diff --git a/.cproject b/.cproject new file mode 100644 index 0000000..de263d0 --- /dev/null +++ b/.cproject @@ -0,0 +1,301 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/.mxproject b/.mxproject new file mode 100644 index 0000000..5f69d25 --- /dev/null +++ b/.mxproject @@ -0,0 +1,64 @@ +[PreviousLibFiles] +LibFiles=Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_cortex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_cortex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_crc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_crc_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_crc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_rcc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_rcc_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_bus.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_rcc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_crs.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_system.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_utils.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_flash.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_flash_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_gpio.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_gpio_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_gpio.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_hsem.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_hsem.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_dma.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_dma_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_dma.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_dmamux.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_mdma.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_pwr.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_pwr_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_pwr.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_def.h;Drivers\STM32H7xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_i2c.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_i2c_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_exti.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_exti.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_dma2d.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_dma2d.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_i2c.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_ltdc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_ltdc_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_ospi.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_tim.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_tim_ex.h;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cortex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_flash.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_flash_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_gpio.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_hsem.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_mdma.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_i2c.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_i2c_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_exti.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma2d.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ltdc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ltdc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ospi.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_tim.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_tim_ex.c;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_cortex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_cortex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_crc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_crc_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_crc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_rcc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_rcc_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_bus.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_rcc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_crs.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_system.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_utils.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_flash.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_flash_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_gpio.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_gpio_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_gpio.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_hsem.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_hsem.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_dma.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_dma_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_dma.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_dmamux.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_mdma.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_pwr.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_pwr_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_pwr.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_def.h;Drivers\STM32H7xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_i2c.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_i2c_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_exti.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_exti.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_dma2d.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_dma2d.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_ll_i2c.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_ltdc.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_ltdc_ex.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_ospi.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_tim.h;Drivers\STM32H7xx_HAL_Driver\Inc\stm32h7xx_hal_tim_ex.h;Drivers\CMSIS\Device\ST\STM32H7xx\Include\stm32h7b3xxq.h;Drivers\CMSIS\Device\ST\STM32H7xx\Include\stm32h7xx.h;Drivers\CMSIS\Device\ST\STM32H7xx\Include\system_stm32h7xx.h;Drivers\CMSIS\Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c;Drivers\CMSIS\Include\cmsis_armcc.h;Drivers\CMSIS\Include\cmsis_armclang.h;Drivers\CMSIS\Include\cmsis_armclang_ltm.h;Drivers\CMSIS\Include\cmsis_compiler.h;Drivers\CMSIS\Include\cmsis_gcc.h;Drivers\CMSIS\Include\cmsis_iccarm.h;Drivers\CMSIS\Include\cmsis_version.h;Drivers\CMSIS\Include\core_armv81mml.h;Drivers\CMSIS\Include\core_armv8mbl.h;Drivers\CMSIS\Include\core_armv8mml.h;Drivers\CMSIS\Include\core_cm0.h;Drivers\CMSIS\Include\core_cm0plus.h;Drivers\CMSIS\Include\core_cm1.h;Drivers\CMSIS\Include\core_cm23.h;Drivers\CMSIS\Include\core_cm3.h;Drivers\CMSIS\Include\core_cm33.h;Drivers\CMSIS\Include\core_cm35p.h;Drivers\CMSIS\Include\core_cm4.h;Drivers\CMSIS\Include\core_cm7.h;Drivers\CMSIS\Include\core_sc000.h;Drivers\CMSIS\Include\core_sc300.h;Drivers\CMSIS\Include\mpu_armv7.h;Drivers\CMSIS\Include\mpu_armv8.h;Drivers\CMSIS\Include\tz_context.h; + +[PreviousUsedCubeIDEFiles] +SourceFiles=Core\Src\main.c;Core\Src\tx_initialize_low_level.S;Core\Src\app_threadx.c;AZURE_RTOS\App\app_azure_rtos.c;TouchGFX\target\generated\TouchGFXConfiguration.cpp;TouchGFX\target\generated\TouchGFXGeneratedHAL.cpp;TouchGFX\target\TouchGFXHAL.cpp;TouchGFX\target\STM32TouchController.cpp;TouchGFX\target\generated\STM32DMA.cpp;TouchGFX\target\generated\OSWrappers.cpp;TouchGFX\target\TouchGFXGPIO.cpp;TouchGFX\App\app_touchgfx.c;Core\Src\stm32h7xx_it.c;Core\Src\stm32h7xx_hal_msp.c;Core\Src\stm32h7xx_hal_timebase_tim.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cortex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_flash.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_flash_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_gpio.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_hsem.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_mdma.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_i2c.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_i2c_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_exti.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma2d.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ltdc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ltdc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ospi.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_tim.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_tim_ex.c;Drivers\CMSIS\Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c;Core\Src\system_stm32h7xx.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cortex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_flash.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_flash_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_gpio.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_hsem.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_mdma.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_i2c.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_i2c_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_exti.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma2d.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ltdc.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ltdc_ex.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_ospi.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_tim.c;Drivers\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_tim_ex.c;Drivers\CMSIS\Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c;Core\Src\system_stm32h7xx.c;;; +HeaderPath=Drivers\STM32H7xx_HAL_Driver\Inc;Drivers\STM32H7xx_HAL_Driver\Inc\Legacy;Drivers\CMSIS\Device\ST\STM32H7xx\Include;Drivers\CMSIS\Include;Middlewares\ST\threadx\common\inc\;Middlewares\ST\threadx\ports\cortex_m7\gnu\inc\;Core\Inc;AZURE_RTOS\App;TouchGFX\App;TouchGFX\target\generated;TouchGFX\target; +CDefines=TX_INCLUDE_USER_DEFINE_FILE;USE_HAL_DRIVER;STM32H7B3xxQ;USE_HAL_DRIVER;USE_HAL_DRIVER; + +[PreviousGenFiles] +AdvancedFolderStructure=true +HeaderFileListSize=13 +HeaderFiles#0=..\Core\Inc\tx_user.h +HeaderFiles#1=..\AZURE_RTOS\App\app_azure_rtos_config.h +HeaderFiles#2=..\Core\Inc\app_threadx.h +HeaderFiles#3=..\AZURE_RTOS\App\app_azure_rtos.h +HeaderFiles#4=..\TouchGFX\App\app_touchgfx.h +HeaderFiles#5=..\TouchGFX\target\generated\TouchGFXGeneratedHAL.hpp +HeaderFiles#6=..\TouchGFX\target\TouchGFXHAL.hpp +HeaderFiles#7=..\TouchGFX\target\STM32TouchController.hpp +HeaderFiles#8=..\TouchGFX\target\generated\STM32DMA.hpp +HeaderFiles#9=..\Core\Inc\stm32h7xx_it.h +HeaderFiles#10=..\Core\Inc\RTE_Components.h +HeaderFiles#11=..\Core\Inc\stm32h7xx_hal_conf.h +HeaderFiles#12=..\Core\Inc\main.h +HeaderFolderListSize=5 +HeaderPath#0=..\Core\Inc +HeaderPath#1=..\AZURE_RTOS\App +HeaderPath#2=..\TouchGFX\App +HeaderPath#3=..\TouchGFX\target\generated +HeaderPath#4=..\TouchGFX\target +HeaderFiles=; +SourceFileListSize=15 +SourceFiles#0=..\Core\Src\tx_initialize_low_level.S +SourceFiles#1=..\Core\Src\app_threadx.c +SourceFiles#2=..\AZURE_RTOS\App\app_azure_rtos.c +SourceFiles#3=..\TouchGFX\target\generated\TouchGFXConfiguration.cpp +SourceFiles#4=..\TouchGFX\target\generated\TouchGFXGeneratedHAL.cpp +SourceFiles#5=..\TouchGFX\target\TouchGFXHAL.cpp +SourceFiles#6=..\TouchGFX\target\STM32TouchController.cpp +SourceFiles#7=..\TouchGFX\target\generated\STM32DMA.cpp +SourceFiles#8=..\TouchGFX\target\generated\OSWrappers.cpp +SourceFiles#9=..\TouchGFX\target\TouchGFXGPIO.cpp +SourceFiles#10=..\TouchGFX\App\app_touchgfx.c +SourceFiles#11=..\Core\Src\stm32h7xx_it.c +SourceFiles#12=..\Core\Src\stm32h7xx_hal_msp.c +SourceFiles#13=..\Core\Src\stm32h7xx_hal_timebase_tim.c +SourceFiles#14=..\Core\Src\main.c +SourceFolderListSize=5 +SourcePath#0=..\Core\Src +SourcePath#1=..\AZURE_RTOS\App +SourcePath#2=..\TouchGFX\target\generated +SourcePath#3=..\TouchGFX\target +SourcePath#4=..\TouchGFX\App +SourceFiles=; + +[ThirdPartyIp] +ThirdPartyIpNumber=1 +ThirdPartyIpName#0=STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0 + +[ThirdPartyIp#STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0] +include=Middlewares\ST\threadx\common\inc;Middlewares\ST\threadx\ports\cortex_m7\gnu\inc; +sourceAsm=Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_thread_context_restore.S;Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_thread_context_save.S;Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_thread_interrupt_control.S;Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_thread_schedule.S;Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_thread_stack_build.S;Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_thread_system_return.S;Middlewares\ST\threadx\ports\cortex_m7\gnu\src\tx_timer_interrupt.S; +source=Middlewares\ST\threadx\common\src\tx_initialize_high_level.c;Middlewares\ST\threadx\common\src\tx_initialize_kernel_enter.c;Middlewares\ST\threadx\common\src\tx_initialize_kernel_setup.c;Middlewares\ST\threadx\common\src\tx_block_allocate.c;Middlewares\ST\threadx\common\src\tx_block_pool_cleanup.c;Middlewares\ST\threadx\common\src\tx_block_pool_create.c;Middlewares\ST\threadx\common\src\tx_block_pool_delete.c;Middlewares\ST\threadx\common\src\tx_block_pool_info_get.c;Middlewares\ST\threadx\common\src\tx_block_pool_initialize.c;Middlewares\ST\threadx\common\src\tx_block_pool_prioritize.c;Middlewares\ST\threadx\common\src\tx_block_release.c;Middlewares\ST\threadx\common\src\tx_byte_allocate.c;Middlewares\ST\threadx\common\src\tx_byte_pool_cleanup.c;Middlewares\ST\threadx\common\src\tx_byte_pool_create.c;Middlewares\ST\threadx\common\src\tx_byte_pool_delete.c;Middlewares\ST\threadx\common\src\tx_byte_pool_info_get.c;Middlewares\ST\threadx\common\src\tx_byte_pool_initialize.c;Middlewares\ST\threadx\common\src\tx_byte_pool_prioritize.c;Middlewares\ST\threadx\common\src\tx_byte_pool_search.c;Middlewares\ST\threadx\common\src\tx_byte_release.c;Middlewares\ST\threadx\common\src\tx_event_flags_cleanup.c;Middlewares\ST\threadx\common\src\tx_event_flags_create.c;Middlewares\ST\threadx\common\src\tx_event_flags_delete.c;Middlewares\ST\threadx\common\src\tx_event_flags_get.c;Middlewares\ST\threadx\common\src\tx_event_flags_info_get.c;Middlewares\ST\threadx\common\src\tx_event_flags_initialize.c;Middlewares\ST\threadx\common\src\tx_event_flags_set.c;Middlewares\ST\threadx\common\src\tx_event_flags_set_notify.c;Middlewares\ST\threadx\common\src\tx_mutex_cleanup.c;Middlewares\ST\threadx\common\src\tx_mutex_create.c;Middlewares\ST\threadx\common\src\tx_mutex_delete.c;Middlewares\ST\threadx\common\src\tx_mutex_get.c;Middlewares\ST\threadx\common\src\tx_mutex_info_get.c;Middlewares\ST\threadx\common\src\tx_mutex_initialize.c;Middlewares\ST\threadx\common\src\tx_mutex_prioritize.c;Middlewares\ST\threadx\common\src\tx_mutex_priority_change.c;Middlewares\ST\threadx\common\src\tx_mutex_put.c;Middlewares\ST\threadx\common\src\tx_queue_cleanup.c;Middlewares\ST\threadx\common\src\tx_queue_create.c;Middlewares\ST\threadx\common\src\tx_queue_delete.c;Middlewares\ST\threadx\common\src\tx_queue_flush.c;Middlewares\ST\threadx\common\src\tx_queue_front_send.c;Middlewares\ST\threadx\common\src\tx_queue_info_get.c;Middlewares\ST\threadx\common\src\tx_queue_initialize.c;Middlewares\ST\threadx\common\src\tx_queue_prioritize.c;Middlewares\ST\threadx\common\src\tx_queue_receive.c;Middlewares\ST\threadx\common\src\tx_queue_send.c;Middlewares\ST\threadx\common\src\tx_queue_send_notify.c;Middlewares\ST\threadx\common\src\tx_semaphore_ceiling_put.c;Middlewares\ST\threadx\common\src\tx_semaphore_cleanup.c;Middlewares\ST\threadx\common\src\tx_semaphore_create.c;Middlewares\ST\threadx\common\src\tx_semaphore_delete.c;Middlewares\ST\threadx\common\src\tx_semaphore_get.c;Middlewares\ST\threadx\common\src\tx_semaphore_info_get.c;Middlewares\ST\threadx\common\src\tx_semaphore_initialize.c;Middlewares\ST\threadx\common\src\tx_semaphore_prioritize.c;Middlewares\ST\threadx\common\src\tx_semaphore_put.c;Middlewares\ST\threadx\common\src\tx_semaphore_put_notify.c;Middlewares\ST\threadx\common\src\tx_thread_create.c;Middlewares\ST\threadx\common\src\tx_thread_delete.c;Middlewares\ST\threadx\common\src\tx_thread_entry_exit_notify.c;Middlewares\ST\threadx\common\src\tx_thread_identify.c;Middlewares\ST\threadx\common\src\tx_thread_info_get.c;Middlewares\ST\threadx\common\src\tx_thread_initialize.c;Middlewares\ST\threadx\common\src\tx_thread_preemption_change.c;Middlewares\ST\threadx\common\src\tx_thread_priority_change.c;Middlewares\ST\threadx\common\src\tx_thread_relinquish.c;Middlewares\ST\threadx\common\src\tx_thread_reset.c;Middlewares\ST\threadx\common\src\tx_thread_resume.c;Middlewares\ST\threadx\common\src\tx_thread_shell_entry.c;Middlewares\ST\threadx\common\src\tx_thread_sleep.c;Middlewares\ST\threadx\common\src\tx_thread_stack_analyze.c;Middlewares\ST\threadx\common\src\tx_thread_stack_error_handler.c;Middlewares\ST\threadx\common\src\tx_thread_stack_error_notify.c;Middlewares\ST\threadx\common\src\tx_thread_suspend.c;Middlewares\ST\threadx\common\src\tx_thread_system_preempt_check.c;Middlewares\ST\threadx\common\src\tx_thread_system_resume.c;Middlewares\ST\threadx\common\src\tx_thread_system_suspend.c;Middlewares\ST\threadx\common\src\tx_thread_terminate.c;Middlewares\ST\threadx\common\src\tx_thread_time_slice.c;Middlewares\ST\threadx\common\src\tx_thread_time_slice_change.c;Middlewares\ST\threadx\common\src\tx_thread_timeout.c;Middlewares\ST\threadx\common\src\tx_thread_wait_abort.c;Middlewares\ST\threadx\common\src\tx_time_get.c;Middlewares\ST\threadx\common\src\tx_time_set.c;Middlewares\ST\threadx\common\src\txe_block_allocate.c;Middlewares\ST\threadx\common\src\txe_block_pool_create.c;Middlewares\ST\threadx\common\src\txe_block_pool_delete.c;Middlewares\ST\threadx\common\src\txe_block_pool_info_get.c;Middlewares\ST\threadx\common\src\txe_block_pool_prioritize.c;Middlewares\ST\threadx\common\src\txe_block_release.c;Middlewares\ST\threadx\common\src\txe_byte_allocate.c;Middlewares\ST\threadx\common\src\txe_byte_pool_create.c;Middlewares\ST\threadx\common\src\txe_byte_pool_delete.c;Middlewares\ST\threadx\common\src\txe_byte_pool_info_get.c;Middlewares\ST\threadx\common\src\txe_byte_pool_prioritize.c;Middlewares\ST\threadx\common\src\txe_byte_release.c;Middlewares\ST\threadx\common\src\txe_event_flags_create.c;Middlewares\ST\threadx\common\src\txe_event_flags_delete.c;Middlewares\ST\threadx\common\src\txe_event_flags_get.c;Middlewares\ST\threadx\common\src\txe_event_flags_info_get.c;Middlewares\ST\threadx\common\src\txe_event_flags_set.c;Middlewares\ST\threadx\common\src\txe_event_flags_set_notify.c;Middlewares\ST\threadx\common\src\txe_mutex_create.c;Middlewares\ST\threadx\common\src\txe_mutex_delete.c;Middlewares\ST\threadx\common\src\txe_mutex_get.c;Middlewares\ST\threadx\common\src\txe_mutex_info_get.c;Middlewares\ST\threadx\common\src\txe_mutex_prioritize.c;Middlewares\ST\threadx\common\src\txe_mutex_put.c;Middlewares\ST\threadx\common\src\txe_queue_create.c;Middlewares\ST\threadx\common\src\txe_queue_delete.c;Middlewares\ST\threadx\common\src\txe_queue_flush.c;Middlewares\ST\threadx\common\src\txe_queue_front_send.c;Middlewares\ST\threadx\common\src\txe_queue_info_get.c;Middlewares\ST\threadx\common\src\txe_queue_prioritize.c;Middlewares\ST\threadx\common\src\txe_queue_receive.c;Middlewares\ST\threadx\common\src\txe_queue_send.c;Middlewares\ST\threadx\common\src\txe_queue_send_notify.c;Middlewares\ST\threadx\common\src\txe_semaphore_ceiling_put.c;Middlewares\ST\threadx\common\src\txe_semaphore_create.c;Middlewares\ST\threadx\common\src\txe_semaphore_delete.c;Middlewares\ST\threadx\common\src\txe_semaphore_get.c;Middlewares\ST\threadx\common\src\txe_semaphore_info_get.c;Middlewares\ST\threadx\common\src\txe_semaphore_prioritize.c;Middlewares\ST\threadx\common\src\txe_semaphore_put.c;Middlewares\ST\threadx\common\src\txe_semaphore_put_notify.c;Middlewares\ST\threadx\common\src\txe_thread_create.c;Middlewares\ST\threadx\common\src\txe_thread_delete.c;Middlewares\ST\threadx\common\src\txe_thread_entry_exit_notify.c;Middlewares\ST\threadx\common\src\txe_thread_info_get.c;Middlewares\ST\threadx\common\src\txe_thread_preemption_change.c;Middlewares\ST\threadx\common\src\txe_thread_priority_change.c;Middlewares\ST\threadx\common\src\txe_thread_relinquish.c;Middlewares\ST\threadx\common\src\txe_thread_reset.c;Middlewares\ST\threadx\common\src\txe_thread_resume.c;Middlewares\ST\threadx\common\src\txe_thread_suspend.c;Middlewares\ST\threadx\common\src\txe_thread_terminate.c;Middlewares\ST\threadx\common\src\txe_thread_time_slice_change.c;Middlewares\ST\threadx\common\src\txe_thread_wait_abort.c;Middlewares\ST\threadx\common\src\tx_timer_activate.c;Middlewares\ST\threadx\common\src\tx_timer_change.c;Middlewares\ST\threadx\common\src\tx_timer_create.c;Middlewares\ST\threadx\common\src\tx_timer_deactivate.c;Middlewares\ST\threadx\common\src\tx_timer_delete.c;Middlewares\ST\threadx\common\src\tx_timer_expiration_process.c;Middlewares\ST\threadx\common\src\tx_timer_info_get.c;Middlewares\ST\threadx\common\src\tx_timer_initialize.c;Middlewares\ST\threadx\common\src\tx_timer_system_activate.c;Middlewares\ST\threadx\common\src\tx_timer_system_deactivate.c;Middlewares\ST\threadx\common\src\tx_timer_thread_entry.c;Middlewares\ST\threadx\common\src\txe_timer_activate.c;Middlewares\ST\threadx\common\src\txe_timer_change.c;Middlewares\ST\threadx\common\src\txe_timer_create.c;Middlewares\ST\threadx\common\src\txe_timer_deactivate.c;Middlewares\ST\threadx\common\src\txe_timer_delete.c;Middlewares\ST\threadx\common\src\txe_timer_info_get.c;Middlewares\ST\threadx\common\src\tx_trace_buffer_full_notify.c;Middlewares\ST\threadx\common\src\tx_trace_disable.c;Middlewares\ST\threadx\common\src\tx_trace_enable.c;Middlewares\ST\threadx\common\src\tx_trace_event_filter.c;Middlewares\ST\threadx\common\src\tx_trace_event_unfilter.c;Middlewares\ST\threadx\common\src\tx_trace_initialize.c;Middlewares\ST\threadx\common\src\tx_trace_interrupt_control.c;Middlewares\ST\threadx\common\src\tx_trace_isr_enter_insert.c;Middlewares\ST\threadx\common\src\tx_trace_isr_exit_insert.c;Middlewares\ST\threadx\common\src\tx_trace_object_register.c;Middlewares\ST\threadx\common\src\tx_trace_object_unregister.c;Middlewares\ST\threadx\common\src\tx_trace_user_event_insert.c; + diff --git a/.project b/.project new file mode 100644 index 0000000..f40975d --- /dev/null +++ b/.project @@ -0,0 +1,33 @@ + + + AZRTOS + + + + + + org.eclipse.cdt.managedbuilder.core.genmakebuilder + clean,full,incremental, + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + com.st.stm32cube.ide.mcu.MCUProjectNature + com.st.stm32cube.ide.mcu.MCUCubeProjectNature + org.eclipse.cdt.core.cnature + com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature + com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature + com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature + com.st.stm32cube.ide.mcu.MCURootProjectNature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + org.eclipse.cdt.core.ccnature + + diff --git a/.settings/language.settings.xml b/.settings/language.settings.xml new file mode 100644 index 0000000..59f49dc --- /dev/null +++ b/.settings/language.settings.xml @@ -0,0 +1,25 @@ + + + + + + + + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/.settings/stm32cubeide.project.prefs b/.settings/stm32cubeide.project.prefs new file mode 100644 index 0000000..da9ffff --- /dev/null +++ b/.settings/stm32cubeide.project.prefs @@ -0,0 +1,5 @@ +635E684B79701B039C64EA45C3F84D30=E3E279001597F4D5DBB561EDC0519B13 +66BE74F758C12D739921AEA421D593D3=3 +8DF89ED150041C4CBC7CB9A9CAA90856=A0F022B0F4C1A3726F29A646A6C3D307 +DC22A860405A8BF2F2C095E5B6529F12=A0F022B0F4C1A3726F29A646A6C3D307 +eclipse.preferences.version=1 diff --git a/AZRTOS Debug.launch b/AZRTOS Debug.launch new file mode 100644 index 0000000..3e9f161 --- /dev/null +++ b/AZRTOS Debug.launch @@ -0,0 +1,80 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/AZRTOS.ioc b/AZRTOS.ioc new file mode 100644 index 0000000..fdfa6af --- /dev/null +++ b/AZRTOS.ioc @@ -0,0 +1,923 @@ +#MicroXplorer Configuration settings - do not modify +DMA2D.ColorMode=DMA2D_OUTPUT_RGB565 +DMA2D.IPParameters=ColorMode +File.Version=6 +GPIO.groupedBy=Group By Peripherals +I2C4.IPParameters=Timing +I2C4.Timing=0xC010151E +KeepUserPlacement=false +LTDC.ActiveH=272 +LTDC.ActiveW=480 +LTDC.Alpha_L0=255 +LTDC.Blue_L0=255 +LTDC.HBP=2 +LTDC.HFP=32 +LTDC.HSync=41 +LTDC.IPParameters=ActiveW,ActiveH,HBP,HFP,VBP,VFP,HSync,VSync,Layers,WindowX1_L0,WindowY1_L0,PixelFormat_L0,Alpha_L0,ImageWidth_L0,ImageHeight_L0,Blue_L0 +LTDC.ImageHeight_L0=272 +LTDC.ImageWidth_L0=480 +LTDC.Layers=0 +LTDC.PixelFormat_L0=LTDC_PIXEL_FORMAT_RGB888 +LTDC.VBP=2 +LTDC.VFP=2 +LTDC.VSync=10 +LTDC.WindowX1_L0=480 +LTDC.WindowY1_L0=272 +Mcu.CPN=STM32H7B3LIH6Q +Mcu.Family=STM32H7 +Mcu.IP0=CORTEX_M7 +Mcu.IP1=CRC +Mcu.IP2=DMA2D +Mcu.IP3=I2C4 +Mcu.IP4=LTDC +Mcu.IP5=NVIC +Mcu.IP6=OCTOSPI1 +Mcu.IP7=RCC +Mcu.IP8=SYS +Mcu.IPNb=9 +Mcu.Name=STM32H7B3LIHxQ +Mcu.Package=TFBGA225 +Mcu.Pin0=PI4 +Mcu.Pin1=PG15 +Mcu.Pin10=PE0 +Mcu.Pin100=PJ4 +Mcu.Pin101=PF14 +Mcu.Pin102=PG1 +Mcu.Pin103=PE9 +Mcu.Pin104=PE15 +Mcu.Pin105=PA2 +Mcu.Pin106=PA3 +Mcu.Pin107=PB2 +Mcu.Pin108=PJ2 +Mcu.Pin109=PJ3 +Mcu.Pin11=PB4 +Mcu.Pin110=PF12 +Mcu.Pin111=PG0 +Mcu.Pin112=PE8 +Mcu.Pin113=PE11 +Mcu.Pin114=PH7 +Mcu.Pin115=VP_CRC_VS_CRC +Mcu.Pin116=VP_DMA2D_VS_DMA2D +Mcu.Pin117=VP_OCTOSPI1_VS_octo +Mcu.Pin118=VP_SYS_VS_tim6 +Mcu.Pin119=VP_STMicroelectronics.X-CUBE-AZRTOS-H7_VS_RTOSJjThreadX_6.1.10_2.1.0 +Mcu.Pin12=PK6 +Mcu.Pin120=VP_STMicroelectronics.X-CUBE-TOUCHGFX_VS_GraphicsJjApplication_4.19.0 +Mcu.Pin13=PK3 +Mcu.Pin14=PG11 +Mcu.Pin15=PJ15 +Mcu.Pin16=PD2 +Mcu.Pin17=PC12 +Mcu.Pin18=PA14 +Mcu.Pin19=PI8 +Mcu.Pin2=PK5 +Mcu.Pin20=PE1 +Mcu.Pin21=PB3 +Mcu.Pin22=PK4 +Mcu.Pin23=PG12 +Mcu.Pin24=PJ14 +Mcu.Pin25=PD0 +Mcu.Pin26=PA15 +Mcu.Pin27=PA12 +Mcu.Pin28=PA11 +Mcu.Pin29=PC14-OSC32_IN +Mcu.Pin3=PG14 +Mcu.Pin30=PC15-OSC32_OUT +Mcu.Pin31=PK7 +Mcu.Pin32=PG13 +Mcu.Pin33=PJ13 +Mcu.Pin34=PC11 +Mcu.Pin35=PI2 +Mcu.Pin36=PJ12 +Mcu.Pin37=PI1 +Mcu.Pin38=PA13 +Mcu.Pin39=PA10 +Mcu.Pin4=PG9 +Mcu.Pin40=PC9 +Mcu.Pin41=PC13 +Mcu.Pin42=PA9 +Mcu.Pin43=PC8 +Mcu.Pin44=PG8 +Mcu.Pin45=PF1 +Mcu.Pin46=PF0 +Mcu.Pin47=PA8 +Mcu.Pin48=PG6 +Mcu.Pin49=PG5 +Mcu.Pin5=PD7 +Mcu.Pin50=PG3 +Mcu.Pin51=PF2 +Mcu.Pin52=PI12 +Mcu.Pin53=PF4 +Mcu.Pin54=PI14 +Mcu.Pin55=PI13 +Mcu.Pin56=PG4 +Mcu.Pin57=PG2 +Mcu.Pin58=PK2 +Mcu.Pin59=PK1 +Mcu.Pin6=PD1 +Mcu.Pin60=PF3 +Mcu.Pin61=PF5 +Mcu.Pin62=PC2 +Mcu.Pin63=PJ11 +Mcu.Pin64=PK0 +Mcu.Pin65=PJ10 +Mcu.Pin66=PJ9 +Mcu.Pin67=PJ8 +Mcu.Pin68=PD13 +Mcu.Pin69=PD14 +Mcu.Pin7=PC10 +Mcu.Pin70=PD15 +Mcu.Pin71=PJ6 +Mcu.Pin72=PJ7 +Mcu.Pin73=PH0-OSC_IN +Mcu.Pin74=PH1-OSC_OUT +Mcu.Pin75=PE12 +Mcu.Pin76=PD8 +Mcu.Pin77=PD10 +Mcu.Pin78=PD12 +Mcu.Pin79=PC1 +Mcu.Pin8=PI3 +Mcu.Pin80=PH2 +Mcu.Pin81=PI15 +Mcu.Pin82=PF13 +Mcu.Pin83=PE7 +Mcu.Pin84=PE13 +Mcu.Pin85=PH6 +Mcu.Pin86=PC3 +Mcu.Pin87=PH3 +Mcu.Pin88=PC5 +Mcu.Pin89=PJ0 +Mcu.Pin9=PI5 +Mcu.Pin90=PF11 +Mcu.Pin91=PF15 +Mcu.Pin92=PE14 +Mcu.Pin93=PE10 +Mcu.Pin94=PJ5 +Mcu.Pin95=PD9 +Mcu.Pin96=PA0 +Mcu.Pin97=PA1 +Mcu.Pin98=PH5 +Mcu.Pin99=PJ1 +Mcu.PinsNb=121 +Mcu.ThirdParty0=STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0 +Mcu.ThirdParty1=STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0 +Mcu.ThirdPartyNb=2 +Mcu.UserConstants= +Mcu.UserName=STM32H7B3LIHxQ +MxCube.Version=6.6.0 +MxDb.Version=DB.6.0.60 +NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false +NVIC.DMA2D_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true\:true +NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false +NVIC.EXTI2_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true\:true +NVIC.ForceEnableDMAVector=true +NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false +NVIC.LTDC_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true\:true +NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false +NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false +NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:false\:false\:false\:false\:false +NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4 +NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:false\:false\:false\:false\:false +NVIC.SavedPendsvIrqHandlerGenerated=true +NVIC.SavedSvcallIrqHandlerGenerated=true +NVIC.SavedSystickIrqHandlerGenerated=true +NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:false\:false\:false\:true\:false +NVIC.TIM6_DAC_IRQn=true\:15\:0\:false\:false\:true\:false\:false\:true\:true +NVIC.TimeBase=TIM6_DAC_IRQn +NVIC.TimeBaseIP=TIM6 +NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false\:false +OCTOSPI1.IPParameters=MemoryType +OCTOSPI1.MemoryType=HAL_OSPI_MEMTYPE_MACRONIX +PA0.GPIOParameters=GPIO_Label +PA0.GPIO_Label=I2S6_WS +PA0.Locked=true +PA0.Signal=I2S6_WS +PA1.GPIOParameters=PinState,GPIO_Label +PA1.GPIO_Label=LCD_BL_CTRL +PA1.Locked=true +PA1.PinState=GPIO_PIN_SET +PA1.Signal=GPIO_Output +PA10.GPIOParameters=GPIO_Label +PA10.GPIO_Label=VCP_RX +PA10.Locked=true +PA10.Signal=USART1_RX +PA11.GPIOParameters=GPIO_Label +PA11.GPIO_Label=SPI2_NSS +PA11.Locked=true +PA11.Signal=GPIO_Output +PA12.GPIOParameters=GPIO_Label +PA12.GPIO_Label=SPI2_SCK +PA12.Locked=true +PA12.Signal=SPI2_SCK +PA13.GPIOParameters=GPIO_Label +PA13.GPIO_Label=JTMS +PA13.Locked=true +PA13.Signal=DEBUG_JTMS-SWDIO +PA14.GPIOParameters=GPIO_Label +PA14.GPIO_Label=JTCK +PA14.Locked=true +PA14.Signal=DEBUG_JTCK-SWCLK +PA15.GPIOParameters=GPIO_Label +PA15.GPIO_Label=JTDI +PA15.Locked=true +PA15.Signal=DEBUG_JTDI +PA2.GPIOParameters=PinState,GPIO_Label +PA2.GPIO_Label=LCD_ON/OFF +PA2.Locked=true +PA2.PinState=GPIO_PIN_SET +PA2.Signal=GPIO_Output +PA3.GPIOParameters=GPIO_Label +PA3.GPIO_Label=I2S6_MCK +PA3.Locked=true +PA3.Signal=I2S6_MCK +PA8.GPIOParameters=GPIO_Label +PA8.GPIO_Label=MCO +PA8.Locked=true +PA8.Mode=Clock-out-1 +PA8.Signal=RCC_MCO_1 +PA9.GPIOParameters=GPIO_Label +PA9.GPIO_Label=VCP_TX +PA9.Locked=true +PA9.Signal=USART1_TX +PB2.GPIOParameters=GPIO_Label +PB2.GPIO_Label=OCSPI1_CLK +PB2.Locked=true +PB2.Mode=O1_P1_CLK +PB2.Signal=OCTOSPIM_P1_CLK +PB3.GPIOParameters=GPIO_Label +PB3.GPIO_Label=JTDO_TRACESWO +PB3.Locked=true +PB3.Signal=DEBUG_JTDO-SWO +PB4.Locked=true +PB4.Signal=DEBUG_JTRST +PC1.GPIOParameters=GPIO_Label +PC1.GPIO_Label=OCSPI1_IO4 +PC1.Locked=true +PC1.Mode=OCTOSPI1_IOL_Port1H +PC1.Signal=OCTOSPIM_P1_IO4 +PC10.GPIOParameters=GPIO_Label +PC10.GPIO_Label=SDIO1_D2 +PC10.Locked=true +PC10.Signal=SDMMC1_D2 +PC11.GPIOParameters=GPIO_Label +PC11.GPIO_Label=SDIO1_D3 +PC11.Locked=true +PC11.Signal=SDMMC1_D3 +PC12.GPIOParameters=GPIO_Label +PC12.GPIO_Label=SDIO1_CK +PC12.Locked=true +PC12.Signal=SDMMC1_CK +PC13.GPIOParameters=GPIO_Label +PC13.GPIO_Label=WAKEUP +PC13.Locked=true +PC13.Signal=GPXTI13 +PC14-OSC32_IN.Locked=true +PC14-OSC32_IN.Mode=LSE-External-Oscillator +PC14-OSC32_IN.Signal=RCC_OSC32_IN +PC15-OSC32_OUT.Locked=true +PC15-OSC32_OUT.Mode=LSE-External-Oscillator +PC15-OSC32_OUT.Signal=RCC_OSC32_OUT +PC2.GPIOParameters=GPIO_Label +PC2.GPIO_Label=SPI2_MISO +PC2.Locked=true +PC2.Signal=SPI2_MISO +PC3.GPIOParameters=GPIO_Label +PC3.GPIO_Label=SPI2_MOSI +PC3.Locked=true +PC3.Signal=SPI2_MOSI +PC5.GPIOParameters=GPIO_Label +PC5.GPIO_Label=OCSPI1_DQS +PC5.Locked=true +PC5.Mode=OCTOSPI1_Port1_DQS +PC5.Signal=OCTOSPIM_P1_DQS +PC8.GPIOParameters=GPIO_Label +PC8.GPIO_Label=SDIO1_D0 +PC8.Locked=true +PC8.Signal=SDMMC1_D0 +PC9.GPIOParameters=GPIO_Label +PC9.GPIO_Label=SDIO1_D1 +PC9.Locked=true +PC9.Signal=SDMMC1_D1 +PD0.GPIOParameters=GPIO_Label +PD0.GPIO_Label=D2 +PD0.Locked=true +PD0.Signal=FMC_D2_DA2 +PD1.GPIOParameters=GPIO_Label +PD1.GPIO_Label=D3 +PD1.Locked=true +PD1.Signal=FMC_D3_DA3 +PD10.GPIOParameters=GPIO_Label +PD10.GPIO_Label=D15 +PD10.Locked=true +PD10.Signal=FMC_D15_DA15 +PD12.GPIOParameters=GPIO_Label,GPIO_Pu +PD12.GPIO_Label=I2C4_SCL +PD12.GPIO_Pu=GPIO_PULLUP +PD12.Locked=true +PD12.Mode=I2C +PD12.Signal=I2C4_SCL +PD13.GPIOParameters=GPIO_Label,GPIO_Pu +PD13.GPIO_Label=I2C4_SDA +PD13.GPIO_Pu=GPIO_PULLUP +PD13.Locked=true +PD13.Mode=I2C +PD13.Signal=I2C4_SDA +PD14.GPIOParameters=GPIO_Label +PD14.GPIO_Label=D0 +PD14.Locked=true +PD14.Signal=FMC_D0_DA0 +PD15.GPIOParameters=GPIO_Label +PD15.GPIO_Label=D1 +PD15.Locked=true +PD15.Signal=FMC_D1_DA1 +PD2.GPIOParameters=GPIO_Label +PD2.GPIO_Label=SDIO1_CMD +PD2.Locked=true +PD2.Signal=SDMMC1_CMD +PD7.GPIOParameters=GPIO_Label +PD7.GPIO_Label=OCSPI1_IO7 +PD7.Locked=true +PD7.Mode=OCTOSPI1_IOL_Port1H +PD7.Signal=OCTOSPIM_P1_IO7 +PD8.GPIOParameters=GPIO_Label +PD8.GPIO_Label=D13 +PD8.Locked=true +PD8.Signal=FMC_D13_DA13 +PD9.GPIOParameters=GPIO_Label +PD9.GPIO_Label=D14 +PD9.Locked=true +PD9.Signal=FMC_D14_DA14 +PE0.GPIOParameters=GPIO_Label +PE0.GPIO_Label=FMC_NBL0 +PE0.Locked=true +PE0.Signal=FMC_NBL0 +PE1.GPIOParameters=GPIO_Label +PE1.GPIO_Label=FMC_NBL1 +PE1.Locked=true +PE1.Signal=FMC_NBL1 +PE10.GPIOParameters=GPIO_Label +PE10.GPIO_Label=D7 +PE10.Locked=true +PE10.Signal=FMC_D7_DA7 +PE11.GPIOParameters=GPIO_Label +PE11.GPIO_Label=D8 +PE11.Locked=true +PE11.Signal=FMC_D8_DA8 +PE12.GPIOParameters=GPIO_Label +PE12.GPIO_Label=D9 +PE12.Locked=true +PE12.Signal=FMC_D9_DA9 +PE13.GPIOParameters=GPIO_Label +PE13.GPIO_Label=D10 +PE13.Locked=true +PE13.Signal=FMC_D10_DA10 +PE14.GPIOParameters=GPIO_Label +PE14.GPIO_Label=D11 +PE14.Locked=true +PE14.Signal=FMC_D11_DA11 +PE15.GPIOParameters=GPIO_Label +PE15.GPIO_Label=D12 +PE15.Locked=true +PE15.Signal=FMC_D12_DA12 +PE7.GPIOParameters=GPIO_Label +PE7.GPIO_Label=D4 +PE7.Locked=true +PE7.Signal=FMC_D4_DA4 +PE8.GPIOParameters=GPIO_Label +PE8.GPIO_Label=D5 +PE8.Locked=true +PE8.Signal=FMC_D5_DA5 +PE9.GPIOParameters=GPIO_Label +PE9.GPIO_Label=D6 +PE9.Locked=true +PE9.Signal=FMC_D6_DA6 +PF0.GPIOParameters=GPIO_Label +PF0.GPIO_Label=A0 +PF0.Locked=true +PF0.Signal=FMC_A0 +PF1.GPIOParameters=GPIO_Label +PF1.GPIO_Label=A1 +PF1.Locked=true +PF1.Signal=FMC_A1 +PF11.GPIOParameters=GPIO_Label +PF11.GPIO_Label=SDNRAS +PF11.Locked=true +PF11.Signal=FMC_SDNRAS +PF12.GPIOParameters=GPIO_Label +PF12.GPIO_Label=A6 +PF12.Locked=true +PF12.Signal=FMC_A6 +PF13.GPIOParameters=GPIO_Label +PF13.GPIO_Label=A7 +PF13.Locked=true +PF13.Signal=FMC_A7 +PF14.GPIOParameters=GPIO_Label +PF14.GPIO_Label=A8 +PF14.Locked=true +PF14.Signal=FMC_A8 +PF15.GPIOParameters=GPIO_Label +PF15.GPIO_Label=A9 +PF15.Locked=true +PF15.Signal=FMC_A9 +PF2.GPIOParameters=GPIO_Label +PF2.GPIO_Label=A2 +PF2.Locked=true +PF2.Signal=FMC_A2 +PF3.GPIOParameters=GPIO_Label +PF3.GPIO_Label=A3 +PF3.Locked=true +PF3.Signal=FMC_A3 +PF4.GPIOParameters=GPIO_Label +PF4.GPIO_Label=A4 +PF4.Locked=true +PF4.Signal=FMC_A4 +PF5.GPIOParameters=GPIO_Label +PF5.GPIO_Label=A5 +PF5.Locked=true +PF5.Signal=FMC_A5 +PG0.GPIOParameters=GPIO_Label +PG0.GPIO_Label=A10 +PG0.Locked=true +PG0.Signal=FMC_A10 +PG1.GPIOParameters=GPIO_Label +PG1.GPIO_Label=A11 +PG1.Locked=true +PG1.Signal=FMC_A11 +PG11.GPIOParameters=GPIO_Label +PG11.GPIO_Label=USER_LED1 +PG11.Locked=true +PG11.Signal=GPIO_Output +PG12.GPIOParameters=GPIO_Label +PG12.GPIO_Label=I2S6_SDI +PG12.Locked=true +PG12.Signal=I2S6_SDI +PG13.GPIOParameters=GPIO_Label +PG13.GPIO_Label=I2S6_CK +PG13.Locked=true +PG13.Signal=I2S6_CK +PG14.GPIOParameters=GPIO_Label +PG14.GPIO_Label=I2S6_SDO +PG14.Locked=true +PG14.Signal=I2S6_SDO +PG15.GPIOParameters=GPIO_Label +PG15.GPIO_Label=SDNCAS +PG15.Locked=true +PG15.Signal=FMC_SDNCAS +PG2.GPIOParameters=GPIO_Label +PG2.GPIO_Label=USER_LED2 +PG2.Locked=true +PG2.Signal=GPIO_Output +PG3.GPIOParameters=PinState,GPIO_Label +PG3.GPIO_Label=AUDIO_NRST +PG3.Locked=true +PG3.PinState=GPIO_PIN_SET +PG3.Signal=GPIO_Output +PG4.GPIOParameters=GPIO_Label +PG4.GPIO_Label=A14 +PG4.Locked=true +PG4.Signal=FMC_A14_BA0 +PG5.GPIOParameters=GPIO_Label +PG5.GPIO_Label=A15 +PG5.Locked=true +PG5.Signal=FMC_A15_BA1 +PG6.GPIOParameters=GPIO_Label +PG6.GPIO_Label=OCSPI1_NCS +PG6.Locked=true +PG6.Mode=OCTOSPI1_Port1_NCS +PG6.Signal=OCTOSPIM_P1_NCS +PG8.GPIOParameters=GPIO_Label +PG8.GPIO_Label=SDCLK +PG8.Locked=true +PG8.Signal=FMC_SDCLK +PG9.GPIOParameters=GPIO_Label +PG9.GPIO_Label=OCSPI1_IO6 +PG9.Locked=true +PG9.Mode=OCTOSPI1_IOL_Port1H +PG9.Signal=OCTOSPIM_P1_IO6 +PH0-OSC_IN.Locked=true +PH0-OSC_IN.Mode=HSE-External-Oscillator +PH0-OSC_IN.Signal=RCC_OSC_IN +PH1-OSC_OUT.Locked=true +PH1-OSC_OUT.Mode=HSE-External-Oscillator +PH1-OSC_OUT.Signal=RCC_OSC_OUT +PH2.GPIOParameters=GPIO_Label +PH2.GPIO_Label=LCD_INT +PH2.Locked=true +PH2.Signal=GPXTI2 +PH3.GPIOParameters=GPIO_Label +PH3.GPIO_Label=OCSPI1_IO5 +PH3.Locked=true +PH3.Mode=OCTOSPI1_IOL_Port1H +PH3.Signal=OCTOSPIM_P1_IO5 +PH5.GPIOParameters=GPIO_Label +PH5.GPIO_Label=SDNWE +PH5.Locked=true +PH5.Signal=FMC_SDNWE +PH6.GPIOParameters=GPIO_Label +PH6.GPIO_Label=SDNE1 +PH6.Locked=true +PH6.Signal=FMC_SDNE1 +PH7.GPIOParameters=GPIO_Label +PH7.GPIO_Label=SDCKE1 +PH7.Locked=true +PH7.Signal=FMC_SDCKE1 +PI1.GPIOParameters=GPIO_Label +PI1.GPIO_Label=WIFI_RST +PI1.Locked=true +PI1.Signal=GPIO_Output +PI12.GPIOParameters=GPIO_Label +PI12.GPIO_Label=LCD_HSYNC +PI12.Locked=true +PI12.Mode=RGB888 +PI12.Signal=LTDC_HSYNC +PI13.GPIOParameters=GPIO_Label +PI13.GPIO_Label=LCD_VSYNC +PI13.Locked=true +PI13.Mode=RGB888 +PI13.Signal=LTDC_VSYNC +PI14.GPIOParameters=GPIO_Label +PI14.GPIO_Label=LCD_CLK +PI14.Locked=true +PI14.Mode=RGB888 +PI14.Signal=LTDC_CLK +PI15.GPIOParameters=GPIO_Label +PI15.GPIO_Label=LCD_R0 +PI15.Locked=true +PI15.Mode=RGB888 +PI15.Signal=LTDC_R0 +PI2.GPIOParameters=GPIO_Label +PI2.GPIO_Label=WIFI_WKUP +PI2.Locked=true +PI2.Signal=GPIO_Output +PI3.GPIOParameters=GPIO_Label +PI3.GPIO_Label=WIFI_BOOT +PI3.Locked=true +PI3.Signal=GPIO_Output +PI4.GPIOParameters=GPIO_Label +PI4.GPIO_Label=WIFI_GPIO +PI4.Locked=true +PI4.Signal=GPXTI4 +PI5.GPIOParameters=GPIO_Label +PI5.GPIO_Label=WIFI_DATRDY +PI5.Locked=true +PI5.Signal=GPXTI5 +PI8.GPIOParameters=GPIO_PuPd,GPIO_Label +PI8.GPIO_Label=uSD_Detect +PI8.GPIO_PuPd=GPIO_PULLUP +PI8.Locked=true +PI8.Signal=GPXTI8 +PJ0.GPIOParameters=GPIO_Label +PJ0.GPIO_Label=LCD_R1 +PJ0.Locked=true +PJ0.Mode=RGB888 +PJ0.Signal=LTDC_R1 +PJ1.GPIOParameters=GPIO_Label +PJ1.GPIO_Label=LCD_R2 +PJ1.Locked=true +PJ1.Mode=RGB888 +PJ1.Signal=LTDC_R2 +PJ10.GPIOParameters=GPIO_Label +PJ10.GPIO_Label=LCD_G3 +PJ10.Locked=true +PJ10.Mode=RGB888 +PJ10.Signal=LTDC_G3 +PJ11.GPIOParameters=GPIO_Label +PJ11.GPIO_Label=LCD_G4 +PJ11.Locked=true +PJ11.Mode=RGB888 +PJ11.Signal=LTDC_G4 +PJ12.GPIOParameters=GPIO_Label +PJ12.GPIO_Label=LCD_B0 +PJ12.Locked=true +PJ12.Mode=RGB888 +PJ12.Signal=LTDC_B0 +PJ13.GPIOParameters=GPIO_Label +PJ13.GPIO_Label=LCD_B1 +PJ13.Locked=true +PJ13.Mode=RGB888 +PJ13.Signal=LTDC_B1 +PJ14.GPIOParameters=GPIO_Label +PJ14.GPIO_Label=LCD_B2 +PJ14.Locked=true +PJ14.Mode=RGB888 +PJ14.Signal=LTDC_B2 +PJ15.GPIOParameters=GPIO_Label +PJ15.GPIO_Label=LCD_B3 +PJ15.Locked=true +PJ15.Mode=RGB888 +PJ15.Signal=LTDC_B3 +PJ2.GPIOParameters=GPIO_Label +PJ2.GPIO_Label=LCD_R3 +PJ2.Locked=true +PJ2.Mode=RGB888 +PJ2.Signal=LTDC_R3 +PJ3.GPIOParameters=GPIO_Label +PJ3.GPIO_Label=LCD_R4 +PJ3.Locked=true +PJ3.Mode=RGB888 +PJ3.Signal=LTDC_R4 +PJ4.GPIOParameters=GPIO_Label +PJ4.GPIO_Label=LCD_R5 +PJ4.Locked=true +PJ4.Mode=RGB888 +PJ4.Signal=LTDC_R5 +PJ5.GPIOParameters=GPIO_Label +PJ5.GPIO_Label=LCD_R6 +PJ5.Locked=true +PJ5.Mode=RGB888 +PJ5.Signal=LTDC_R6 +PJ6.GPIOParameters=GPIO_Label +PJ6.GPIO_Label=LCD_R7 +PJ6.Locked=true +PJ6.Mode=RGB888 +PJ6.Signal=LTDC_R7 +PJ7.GPIOParameters=GPIO_Label +PJ7.GPIO_Label=LCD_G0 +PJ7.Locked=true +PJ7.Mode=RGB888 +PJ7.Signal=LTDC_G0 +PJ8.GPIOParameters=GPIO_Label +PJ8.GPIO_Label=LCD_G1 +PJ8.Locked=true +PJ8.Mode=RGB888 +PJ8.Signal=LTDC_G1 +PJ9.GPIOParameters=GPIO_Label +PJ9.GPIO_Label=LCD_G2 +PJ9.Locked=true +PJ9.Mode=RGB888 +PJ9.Signal=LTDC_G2 +PK0.GPIOParameters=GPIO_Label +PK0.GPIO_Label=LCD_G5 +PK0.Locked=true +PK0.Mode=RGB888 +PK0.Signal=LTDC_G5 +PK1.GPIOParameters=GPIO_Label +PK1.GPIO_Label=LCD_G6 +PK1.Locked=true +PK1.Mode=RGB888 +PK1.Signal=LTDC_G6 +PK2.GPIOParameters=GPIO_Label +PK2.GPIO_Label=LCD_G7 +PK2.Locked=true +PK2.Mode=RGB888 +PK2.Signal=LTDC_G7 +PK3.GPIOParameters=GPIO_Label +PK3.GPIO_Label=LCD_B4 +PK3.Locked=true +PK3.Mode=RGB888 +PK3.Signal=LTDC_B4 +PK4.GPIOParameters=GPIO_Label +PK4.GPIO_Label=LCD_B5 +PK4.Locked=true +PK4.Mode=RGB888 +PK4.Signal=LTDC_B5 +PK5.GPIOParameters=GPIO_Label +PK5.GPIO_Label=LCD_B6 +PK5.Locked=true +PK5.Mode=RGB888 +PK5.Signal=LTDC_B6 +PK6.GPIOParameters=GPIO_Label +PK6.GPIO_Label=LCD_B7 +PK6.Locked=true +PK6.Mode=RGB888 +PK6.Signal=LTDC_B7 +PK7.GPIOParameters=GPIO_Label +PK7.GPIO_Label=LCD_DE +PK7.Locked=true +PK7.Mode=RGB888 +PK7.Signal=LTDC_DE +PinOutPanel.CurrentBGAView=Top +PinOutPanel.RotationAngle=0 +ProjectManager.AskForMigrate=true +ProjectManager.BackupPrevious=false +ProjectManager.CompilerOptimize=6 +ProjectManager.ComputerToolchain=false +ProjectManager.CoupleFile=false +ProjectManager.CustomerFirmwarePackage= +ProjectManager.DefaultFWLocation=true +ProjectManager.DeletePrevious=true +ProjectManager.DeviceId=STM32H7B3LIHxQ +ProjectManager.FirmwarePackage=STM32Cube FW_H7 V1.10.0 +ProjectManager.FreePins=false +ProjectManager.HalAssertFull=false +ProjectManager.HeapSize=0x200 +ProjectManager.KeepUserCode=true +ProjectManager.LastFirmware=true +ProjectManager.LibraryCopy=1 +ProjectManager.MainLocation=Core/Src +ProjectManager.NoMain=false +ProjectManager.PreviousToolchain= +ProjectManager.ProjectBuild=false +ProjectManager.ProjectFileName=AZRTOS.ioc +ProjectManager.ProjectName=AZRTOS +ProjectManager.RegisterCallBack= +ProjectManager.StackSize=0x400 +ProjectManager.TargetToolchain=STM32CubeIDE +ProjectManager.ToolChainLocation= +ProjectManager.UnderRoot=true +ProjectManager.functionlistsort=1-SystemClock_Config-RCC-false-HAL-false,2-MX_GPIO_Init-GPIO-false-HAL-true,3-MX_FMC_Init-FMC-false-HAL-true,4-MX_I2C4_Init-I2C4-false-HAL-true,5-MX_I2S6_Init-I2S6-false-HAL-true,6-MX_LTDC_Init-LTDC-false-HAL-true,7-MX_OCTOSPI1_Init-OCTOSPI1-false-HAL-true,8-MX_USART1_UART_Init-USART1-false-HAL-true,9-MX_CRC_Init-CRC-false-HAL-true,10-MX_DMA2D_Init-DMA2D-false-HAL-true,12-MX_TouchGFX_Init-STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0-false-HAL-false,13-MX_TouchGFX_Process-STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0-false-HAL-false,0-MX_CORTEX_M7_Init-CORTEX_M7-false-HAL-true +RCC.ADCFreq_Value=200000000 +RCC.AHB12Freq_Value=140000000 +RCC.AHB4Freq_Value=140000000 +RCC.APB1Freq_Value=70000000 +RCC.APB2Freq_Value=70000000 +RCC.APB3Freq_Value=70000000 +RCC.APB4Freq_Value=70000000 +RCC.AXIClockFreq_Value=140000000 +RCC.CDCPREFreq_Value=280000000 +RCC.CDPPRE=RCC_APB3_DIV2 +RCC.CDPPRE1=RCC_APB1_DIV2 +RCC.CDPPRE2=RCC_APB2_DIV2 +RCC.CECFreq_Value=32000 +RCC.CKPERFreq_Value=24000000 +RCC.CKPERSourceSelection=RCC_CLKPSOURCE_HSE +RCC.CortexFreq_Value=280000000 +RCC.CpuClockFreq_Value=280000000 +RCC.DFSDM2ACLkFreq_Value=70000000 +RCC.DFSDM2Freq_Value=70000000 +RCC.DFSDMACLkFreq_Value=186666666.66666666 +RCC.DFSDMFreq_Value=70000000 +RCC.DIVM1=12 +RCC.DIVM2=12 +RCC.DIVM3=2 +RCC.DIVN1=280 +RCC.DIVN2=200 +RCC.DIVN3=11 +RCC.DIVP1Freq_Value=280000000 +RCC.DIVP2Freq_Value=200000000 +RCC.DIVP3=17 +RCC.DIVP3Freq_Value=8235351.5625 +RCC.DIVQ1=3 +RCC.DIVQ1Freq_Value=186666666.66666666 +RCC.DIVQ2Freq_Value=200000000 +RCC.DIVQ3Freq_Value=70000488.28125 +RCC.DIVR1=4 +RCC.DIVR1Freq_Value=140000000 +RCC.DIVR2=4 +RCC.DIVR2Freq_Value=100000000 +RCC.DIVR3=21 +RCC.DIVR3Freq_Value=6666713.169642857 +RCC.FDCANFreq_Value=186666666.66666666 +RCC.FMCFreq_Value=140000000 +RCC.FamilyName=M +RCC.HCLK3ClockFreq_Value=140000000 +RCC.HCLKFreq_Value=140000000 +RCC.HPRE=RCC_HCLK_DIV2 +RCC.I2C123Freq_Value=70000000 +RCC.I2C4Freq_Value=70000000 +RCC.IPParameters=ADCFreq_Value,AHB12Freq_Value,AHB4Freq_Value,APB1Freq_Value,APB2Freq_Value,APB3Freq_Value,APB4Freq_Value,AXIClockFreq_Value,CDCPREFreq_Value,CDPPRE,CDPPRE1,CDPPRE2,CECFreq_Value,CKPERFreq_Value,CKPERSourceSelection,CortexFreq_Value,CpuClockFreq_Value,DFSDM2ACLkFreq_Value,DFSDM2Freq_Value,DFSDMACLkFreq_Value,DFSDMFreq_Value,DIVM1,DIVM2,DIVM3,DIVN1,DIVN2,DIVN3,DIVP1Freq_Value,DIVP2Freq_Value,DIVP3,DIVP3Freq_Value,DIVQ1,DIVQ1Freq_Value,DIVQ2Freq_Value,DIVQ3Freq_Value,DIVR1,DIVR1Freq_Value,DIVR2,DIVR2Freq_Value,DIVR3,DIVR3Freq_Value,FDCANFreq_Value,FMCFreq_Value,FamilyName,HCLK3ClockFreq_Value,HCLKFreq_Value,HPRE,I2C123Freq_Value,I2C4Freq_Value,LPTIM1Freq_Value,LPTIM2Freq_Value,LPTIM345Freq_Value,LPUART1Freq_Value,LTDCFreq_Value,MCO1PinFreq_Value,MCO2PinFreq_Value,PLL2FRACN,PLL3FRACN,PLLFRACN,PLLSourceVirtual,PWR_Regulator_Voltage_Scale,QSPICLockSelection,QSPIFreq_Value,RNGFreq_Value,RTCFreq_Value,SAI1Freq_Value,SAI2AFreq_Value,SAI2BFreq_Value,SDMMCFreq_Value,SPDIFRXFreq_Value,SPI123CLockSelection,SPI123Freq_Value,SPI45Freq_Value,SPI6Freq_Value,SRDPPRE,SWPMI1Freq_Value,SYSCLKFreq_VALUE,SYSCLKSource,SupplySource,Tim1OutputFreq_Value,Tim2OutputFreq_Value,TraceFreq_Value,USART16Freq_Value,USART234578Freq_Value,USBFreq_Value,VCO1OutputFreq_Value,VCO2OutputFreq_Value,VCO3OutputFreq_Value,VCOInput1Freq_Value,VCOInput2Freq_Value,VCOInput3Freq_Value +RCC.LPTIM1Freq_Value=70000000 +RCC.LPTIM2Freq_Value=70000000 +RCC.LPTIM345Freq_Value=70000000 +RCC.LPUART1Freq_Value=70000000 +RCC.LTDCFreq_Value=6666713.169642857 +RCC.MCO1PinFreq_Value=64000000 +RCC.MCO2PinFreq_Value=280000000 +RCC.PLL2FRACN=0 +RCC.PLL3FRACN=5462 +RCC.PLLFRACN=0 +RCC.PLLSourceVirtual=RCC_PLLSOURCE_HSE +RCC.PWR_Regulator_Voltage_Scale=PWR_REGULATOR_VOLTAGE_SCALE0 +RCC.QSPICLockSelection=RCC_OSPICLKSOURCE_PLL2 +RCC.QSPIFreq_Value=100000000 +RCC.RNGFreq_Value=48000000 +RCC.RTCFreq_Value=32000 +RCC.SAI1Freq_Value=186666666.66666666 +RCC.SAI2AFreq_Value=186666666.66666666 +RCC.SAI2BFreq_Value=186666666.66666666 +RCC.SDMMCFreq_Value=186666666.66666666 +RCC.SPDIFRXFreq_Value=186666666.66666666 +RCC.SPI123CLockSelection=RCC_SPI123CLKSOURCE_CLKP +RCC.SPI123Freq_Value=24000000 +RCC.SPI45Freq_Value=70000000 +RCC.SPI6Freq_Value=70000000 +RCC.SRDPPRE=RCC_APB4_DIV2 +RCC.SWPMI1Freq_Value=70000000 +RCC.SYSCLKFreq_VALUE=280000000 +RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK +RCC.SupplySource=PWR_DIRECT_SMPS_SUPPLY +RCC.Tim1OutputFreq_Value=140000000 +RCC.Tim2OutputFreq_Value=140000000 +RCC.TraceFreq_Value=64000000 +RCC.USART16Freq_Value=70000000 +RCC.USART234578Freq_Value=70000000 +RCC.USBFreq_Value=186666666.66666666 +RCC.VCO1OutputFreq_Value=560000000 +RCC.VCO2OutputFreq_Value=400000000 +RCC.VCO3OutputFreq_Value=140000976.5625 +RCC.VCOInput1Freq_Value=2000000 +RCC.VCOInput2Freq_Value=2000000 +RCC.VCOInput3Freq_Value=12000000 +SH.FMC_A0.0=FMC_A0 +SH.FMC_A0.ConfNb=1 +SH.FMC_A1.0=FMC_A1 +SH.FMC_A1.ConfNb=1 +SH.FMC_A10.0=FMC_A10 +SH.FMC_A10.ConfNb=1 +SH.FMC_A11.0=FMC_A11 +SH.FMC_A11.ConfNb=1 +SH.FMC_A14_BA0.0=FMC_BA0 +SH.FMC_A14_BA0.ConfNb=1 +SH.FMC_A15_BA1.0=FMC_BA1 +SH.FMC_A15_BA1.ConfNb=1 +SH.FMC_A2.0=FMC_A2 +SH.FMC_A2.ConfNb=1 +SH.FMC_A3.0=FMC_A3 +SH.FMC_A3.ConfNb=1 +SH.FMC_A4.0=FMC_A4 +SH.FMC_A4.ConfNb=1 +SH.FMC_A5.0=FMC_A5 +SH.FMC_A5.ConfNb=1 +SH.FMC_A6.0=FMC_A6 +SH.FMC_A6.ConfNb=1 +SH.FMC_A7.0=FMC_A7 +SH.FMC_A7.ConfNb=1 +SH.FMC_A8.0=FMC_A8 +SH.FMC_A8.ConfNb=1 +SH.FMC_A9.0=FMC_A9 +SH.FMC_A9.ConfNb=1 +SH.FMC_D0_DA0.0=FMC_D0 +SH.FMC_D0_DA0.ConfNb=1 +SH.FMC_D10_DA10.0=FMC_D10 +SH.FMC_D10_DA10.ConfNb=1 +SH.FMC_D11_DA11.0=FMC_D11 +SH.FMC_D11_DA11.ConfNb=1 +SH.FMC_D12_DA12.0=FMC_D12 +SH.FMC_D12_DA12.ConfNb=1 +SH.FMC_D13_DA13.0=FMC_D13 +SH.FMC_D13_DA13.ConfNb=1 +SH.FMC_D14_DA14.0=FMC_D14 +SH.FMC_D14_DA14.ConfNb=1 +SH.FMC_D15_DA15.0=FMC_D15 +SH.FMC_D15_DA15.ConfNb=1 +SH.FMC_D1_DA1.0=FMC_D1 +SH.FMC_D1_DA1.ConfNb=1 +SH.FMC_D2_DA2.0=FMC_D2 +SH.FMC_D2_DA2.ConfNb=1 +SH.FMC_D3_DA3.0=FMC_D3 +SH.FMC_D3_DA3.ConfNb=1 +SH.FMC_D4_DA4.0=FMC_D4 +SH.FMC_D4_DA4.ConfNb=1 +SH.FMC_D5_DA5.0=FMC_D5 +SH.FMC_D5_DA5.ConfNb=1 +SH.FMC_D6_DA6.0=FMC_D6 +SH.FMC_D6_DA6.ConfNb=1 +SH.FMC_D7_DA7.0=FMC_D7 +SH.FMC_D7_DA7.ConfNb=1 +SH.FMC_D8_DA8.0=FMC_D8 +SH.FMC_D8_DA8.ConfNb=1 +SH.FMC_D9_DA9.0=FMC_D9 +SH.FMC_D9_DA9.ConfNb=1 +SH.FMC_NBL0.0=FMC_NBL0 +SH.FMC_NBL0.ConfNb=1 +SH.FMC_NBL1.0=FMC_NBL1 +SH.FMC_NBL1.ConfNb=1 +SH.FMC_SDCLK.0=FMC_SDCLK +SH.FMC_SDCLK.ConfNb=1 +SH.FMC_SDNCAS.0=FMC_SDNCAS +SH.FMC_SDNCAS.ConfNb=1 +SH.FMC_SDNRAS.0=FMC_SDNRAS +SH.FMC_SDNRAS.ConfNb=1 +SH.FMC_SDNWE.0=FMC_SDNWE +SH.FMC_SDNWE.ConfNb=1 +SH.GPXTI13.0=GPIO_EXTI13 +SH.GPXTI13.ConfNb=1 +SH.GPXTI2.0=GPIO_EXTI2 +SH.GPXTI2.ConfNb=1 +SH.GPXTI4.0=GPIO_EXTI4 +SH.GPXTI4.ConfNb=1 +SH.GPXTI5.0=GPIO_EXTI5 +SH.GPXTI5.ConfNb=1 +SH.GPXTI8.0=GPIO_EXTI8 +SH.GPXTI8.ConfNb=1 +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0.IPParameters=TX_APP_MEM_POOL_SIZE,ThreadXCcRTOSJjThreadXJjCore,ThreadXCcRTOSJjThreadXJjTraceXOosupport +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0.RTOSJjThreadX_Checked=true +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0.TX_APP_MEM_POOL_SIZE=4096 +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0.ThreadXCcRTOSJjThreadXJjCore=true +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0.ThreadXCcRTOSJjThreadXJjTraceXOosupport=true +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0_IsAnAzureRtosMw=true +STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0_SwParameter=ThreadXCcRTOSJjThreadXJjTraceXOosupport\:true;ThreadXCcRTOSJjThreadXJjCore\:true; +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.ApplicationCcGraphicsJjApplication=TouchGFXOoGenerator +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.GraphicsJjApplication_Checked=true +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.IPParameters=tgfx_display_interface,tgfx_buffering_strategy,tgfx_vsync,tgfx_hardware_accelerator,ApplicationCcGraphicsJjApplication +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.tgfx_buffering_strategy=Double +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.tgfx_display_interface=disp_ltdc +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.tgfx_hardware_accelerator=dma_2d +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0.tgfx_vsync=vsync_ltdc +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0_IsPackSelfContextualization=true +STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0_SwParameter=ApplicationCcGraphicsJjApplication\:TouchGFXOoGenerator; +VP_CRC_VS_CRC.Mode=CRC_Activate +VP_CRC_VS_CRC.Signal=CRC_VS_CRC +VP_DMA2D_VS_DMA2D.Mode=DMA2D_Activate +VP_DMA2D_VS_DMA2D.Signal=DMA2D_VS_DMA2D +VP_OCTOSPI1_VS_octo.Mode=octo_mode +VP_OCTOSPI1_VS_octo.Signal=OCTOSPI1_VS_octo +VP_STMicroelectronics.X-CUBE-AZRTOS-H7_VS_RTOSJjThreadX_6.1.10_2.1.0.Mode=RTOSJjThreadX +VP_STMicroelectronics.X-CUBE-AZRTOS-H7_VS_RTOSJjThreadX_6.1.10_2.1.0.Signal=STMicroelectronics.X-CUBE-AZRTOS-H7_VS_RTOSJjThreadX_6.1.10_2.1.0 +VP_STMicroelectronics.X-CUBE-TOUCHGFX_VS_GraphicsJjApplication_4.19.0.Mode=GraphicsJjApplication +VP_STMicroelectronics.X-CUBE-TOUCHGFX_VS_GraphicsJjApplication_4.19.0.Signal=STMicroelectronics.X-CUBE-TOUCHGFX_VS_GraphicsJjApplication_4.19.0 +VP_SYS_VS_tim6.Mode=TIM6 +VP_SYS_VS_tim6.Signal=SYS_VS_tim6 +board=STM32H7B3I-DK +boardIOC=true +isbadioc=false diff --git a/AZURE_RTOS/App/app_azure_rtos.c b/AZURE_RTOS/App/app_azure_rtos.c new file mode 100644 index 0000000..4a98e48 --- /dev/null +++ b/AZURE_RTOS/App/app_azure_rtos.c @@ -0,0 +1,145 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file app_azure_rtos.c + * @author MCD Application Team + * @brief azure_rtos application implementation file + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ + +#include "app_azure_rtos.h" +#include "stm32h7xx.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +#if (USE_STATIC_ALLOCATION == 1) +/* USER CODE BEGIN TX_Pool_Buffer */ +/* USER CODE END TX_Pool_Buffer */ +#if defined ( __ICCARM__ ) +#pragma data_alignment=4 +#endif +__ALIGN_BEGIN static UCHAR tx_byte_pool_buffer[TX_APP_MEM_POOL_SIZE] __ALIGN_END; +static TX_BYTE_POOL tx_app_byte_pool; + +#endif + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/** + * @brief Define the initial system. + * @param first_unused_memory : Pointer to the first unused memory + * @retval None + */ +VOID tx_application_define(VOID *first_unused_memory) +{ + /* USER CODE BEGIN tx_application_define_1*/ + + /* USER CODE END tx_application_define_1 */ +#if (USE_STATIC_ALLOCATION == 1) + UINT status = TX_SUCCESS; + VOID *memory_ptr; + + if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS) + { + /* USER CODE BEGIN TX_Byte_Pool_Error */ + + /* USER CODE END TX_Byte_Pool_Error */ + } + else + { + /* USER CODE BEGIN TX_Byte_Pool_Success */ + + /* USER CODE END TX_Byte_Pool_Success */ + + memory_ptr = (VOID *)&tx_app_byte_pool; + status = App_ThreadX_Init(memory_ptr); + if (status != TX_SUCCESS) + { + /* USER CODE BEGIN App_ThreadX_Init_Error */ + while(1) + { + } + /* USER CODE END App_ThreadX_Init_Error */ + } + + /* USER CODE BEGIN App_ThreadX_Init_Success */ + + /* USER CODE END App_ThreadX_Init_Success */ + + } + +#else + /* + * Using dynamic memory allocation requires to apply some changes to the linker file. + * ThreadX needs to pass a pointer to the first free memory location in RAM to the tx_application_define() function, + * using the "first_unused_memory" argument. + * This require changes in the linker files to expose this memory location. + * For EWARM add the following section into the .icf file: + place in RAM_region { last section FREE_MEM }; + * For MDK-ARM + - either define the RW_IRAM1 region in the ".sct" file + - or modify the line below in "tx_low_level_initilize.s to match the memory region being used + LDR r1, =|Image$$RW_IRAM1$$ZI$$Limit| + + * For STM32CubeIDE add the following section into the .ld file: + ._threadx_heap : + { + . = ALIGN(8); + __RAM_segment_used_end__ = .; + . = . + 64K; + . = ALIGN(8); + } >RAM_D1 AT> RAM_D1 + * The simplest way to provide memory for ThreadX is to define a new section, see ._threadx_heap above. + * In the example above the ThreadX heap size is set to 64KBytes. + * The ._threadx_heap must be located between the .bss and the ._user_heap_stack sections in the linker script. + * Caution: Make sure that ThreadX does not need more than the provided heap memory (64KBytes in this example). + * Read more in STM32CubeIDE User Guide, chapter: "Linker script". + + * The "tx_initialize_low_level.s" should be also modified to enable the "USE_DYNAMIC_MEMORY_ALLOCATION" flag. + */ + + /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */ + (void)first_unused_memory; + /* USER CODE END DYNAMIC_MEM_ALLOC */ +#endif + +} diff --git a/AZURE_RTOS/App/app_azure_rtos.h b/AZURE_RTOS/App/app_azure_rtos.h new file mode 100644 index 0000000..1458f9d --- /dev/null +++ b/AZURE_RTOS/App/app_azure_rtos.h @@ -0,0 +1,66 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file app_azure_rtos.h + * @author MCD Application Team + * @brief azure_rtos application header file + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_AZURE_RTOS_H +#define APP_AZURE_RTOS_H +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "app_azure_rtos_config.h" + +#include "app_threadx.h" +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +#ifdef __cplusplus +} +#endif + +#endif /* APP_AZURE_RTOS_H */ diff --git a/AZURE_RTOS/App/app_azure_rtos_config.h b/AZURE_RTOS/App/app_azure_rtos_config.h new file mode 100644 index 0000000..16e95ff --- /dev/null +++ b/AZURE_RTOS/App/app_azure_rtos_config.h @@ -0,0 +1,70 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file app_azure_rtos_config.h + * @author MCD Application Team + * @brief azure_rtos config header file + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_AZURE_RTOS_CONFIG_H +#define APP_AZURE_RTOS_CONFIG_H +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* Using static memory allocation via threadX Byte memory pools */ + +#define USE_STATIC_ALLOCATION 1 + +#define TX_APP_MEM_POOL_SIZE 4096 + +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +#ifdef __cplusplus +} +#endif + +#endif /* APP_AZURE_RTOS_CONFIG_H */ diff --git a/Core/Inc/RTE_Components.h b/Core/Inc/RTE_Components.h new file mode 100644 index 0000000..e19df49 --- /dev/null +++ b/Core/Inc/RTE_Components.h @@ -0,0 +1,30 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file + * @author MCD Application Team + * @version V2.0.0 + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + /* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __RTE_COMPONENTS_H__ +#define __RTE_COMPONENTS_H__ + +/* Defines ------------------------------------------------------------------*/ +/* STMicroelectronics.X-CUBE-AZRTOS-H7.2.1.0 */ +#define THREADX_ENABLED +/* STMicroelectronics.X-CUBE-TOUCHGFX.4.19.0 */ +#define TOUCHGFX_APP + +#endif /* __RTE_COMPONENTS_H__ */ diff --git a/Core/Inc/app_threadx.h b/Core/Inc/app_threadx.h new file mode 100644 index 0000000..e58ba4d --- /dev/null +++ b/Core/Inc/app_threadx.h @@ -0,0 +1,70 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file app_threadx.h + * @author MCD Application Team + * @brief ThreadX applicative header file + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_THREADX_H__ +#define __APP_THREADX_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "tx_api.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +UINT App_ThreadX_Init(VOID *memory_ptr); +void MX_ThreadX_Init(void); +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ + +#ifdef __cplusplus +} +#endif +#endif /* __APP_THREADX_H__ */ diff --git a/Core/Inc/main.h b/Core/Inc/main.h new file mode 100644 index 0000000..2cbb85f --- /dev/null +++ b/Core/Inc/main.h @@ -0,0 +1,289 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); + +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +#define WIFI_GPIO_Pin GPIO_PIN_4 +#define WIFI_GPIO_GPIO_Port GPIOI +#define SDNCAS_Pin GPIO_PIN_15 +#define SDNCAS_GPIO_Port GPIOG +#define LCD_B6_Pin GPIO_PIN_5 +#define LCD_B6_GPIO_Port GPIOK +#define I2S6_SDO_Pin GPIO_PIN_14 +#define I2S6_SDO_GPIO_Port GPIOG +#define OCSPI1_IO6_Pin GPIO_PIN_9 +#define OCSPI1_IO6_GPIO_Port GPIOG +#define OCSPI1_IO7_Pin GPIO_PIN_7 +#define OCSPI1_IO7_GPIO_Port GPIOD +#define D3_Pin GPIO_PIN_1 +#define D3_GPIO_Port GPIOD +#define SDIO1_D2_Pin GPIO_PIN_10 +#define SDIO1_D2_GPIO_Port GPIOC +#define WIFI_BOOT_Pin GPIO_PIN_3 +#define WIFI_BOOT_GPIO_Port GPIOI +#define WIFI_DATRDY_Pin GPIO_PIN_5 +#define WIFI_DATRDY_GPIO_Port GPIOI +#define FMC_NBL0_Pin GPIO_PIN_0 +#define FMC_NBL0_GPIO_Port GPIOE +#define LCD_B7_Pin GPIO_PIN_6 +#define LCD_B7_GPIO_Port GPIOK +#define LCD_B4_Pin GPIO_PIN_3 +#define LCD_B4_GPIO_Port GPIOK +#define USER_LED1_Pin GPIO_PIN_11 +#define USER_LED1_GPIO_Port GPIOG +#define LCD_B3_Pin GPIO_PIN_15 +#define LCD_B3_GPIO_Port GPIOJ +#define SDIO1_CMD_Pin GPIO_PIN_2 +#define SDIO1_CMD_GPIO_Port GPIOD +#define SDIO1_CK_Pin GPIO_PIN_12 +#define SDIO1_CK_GPIO_Port GPIOC +#define JTCK_Pin GPIO_PIN_14 +#define JTCK_GPIO_Port GPIOA +#define uSD_Detect_Pin GPIO_PIN_8 +#define uSD_Detect_GPIO_Port GPIOI +#define FMC_NBL1_Pin GPIO_PIN_1 +#define FMC_NBL1_GPIO_Port GPIOE +#define JTDO_TRACESWO_Pin GPIO_PIN_3 +#define JTDO_TRACESWO_GPIO_Port GPIOB +#define LCD_B5_Pin GPIO_PIN_4 +#define LCD_B5_GPIO_Port GPIOK +#define I2S6_SDI_Pin GPIO_PIN_12 +#define I2S6_SDI_GPIO_Port GPIOG +#define LCD_B2_Pin GPIO_PIN_14 +#define LCD_B2_GPIO_Port GPIOJ +#define D2_Pin GPIO_PIN_0 +#define D2_GPIO_Port GPIOD +#define JTDI_Pin GPIO_PIN_15 +#define JTDI_GPIO_Port GPIOA +#define SPI2_SCK_Pin GPIO_PIN_12 +#define SPI2_SCK_GPIO_Port GPIOA +#define SPI2_NSS_Pin GPIO_PIN_11 +#define SPI2_NSS_GPIO_Port GPIOA +#define LCD_DE_Pin GPIO_PIN_7 +#define LCD_DE_GPIO_Port GPIOK +#define I2S6_CK_Pin GPIO_PIN_13 +#define I2S6_CK_GPIO_Port GPIOG +#define LCD_B1_Pin GPIO_PIN_13 +#define LCD_B1_GPIO_Port GPIOJ +#define SDIO1_D3_Pin GPIO_PIN_11 +#define SDIO1_D3_GPIO_Port GPIOC +#define WIFI_WKUP_Pin GPIO_PIN_2 +#define WIFI_WKUP_GPIO_Port GPIOI +#define LCD_B0_Pin GPIO_PIN_12 +#define LCD_B0_GPIO_Port GPIOJ +#define WIFI_RST_Pin GPIO_PIN_1 +#define WIFI_RST_GPIO_Port GPIOI +#define JTMS_Pin GPIO_PIN_13 +#define JTMS_GPIO_Port GPIOA +#define VCP_RX_Pin GPIO_PIN_10 +#define VCP_RX_GPIO_Port GPIOA +#define SDIO1_D1_Pin GPIO_PIN_9 +#define SDIO1_D1_GPIO_Port GPIOC +#define WAKEUP_Pin GPIO_PIN_13 +#define WAKEUP_GPIO_Port GPIOC +#define VCP_TX_Pin GPIO_PIN_9 +#define VCP_TX_GPIO_Port GPIOA +#define SDIO1_D0_Pin GPIO_PIN_8 +#define SDIO1_D0_GPIO_Port GPIOC +#define SDCLK_Pin GPIO_PIN_8 +#define SDCLK_GPIO_Port GPIOG +#define A1_Pin GPIO_PIN_1 +#define A1_GPIO_Port GPIOF +#define A0_Pin GPIO_PIN_0 +#define A0_GPIO_Port GPIOF +#define MCO_Pin GPIO_PIN_8 +#define MCO_GPIO_Port GPIOA +#define OCSPI1_NCS_Pin GPIO_PIN_6 +#define OCSPI1_NCS_GPIO_Port GPIOG +#define A15_Pin GPIO_PIN_5 +#define A15_GPIO_Port GPIOG +#define AUDIO_NRST_Pin GPIO_PIN_3 +#define AUDIO_NRST_GPIO_Port GPIOG +#define A2_Pin GPIO_PIN_2 +#define A2_GPIO_Port GPIOF +#define LCD_HSYNC_Pin GPIO_PIN_12 +#define LCD_HSYNC_GPIO_Port GPIOI +#define A4_Pin GPIO_PIN_4 +#define A4_GPIO_Port GPIOF +#define LCD_CLK_Pin GPIO_PIN_14 +#define LCD_CLK_GPIO_Port GPIOI +#define LCD_VSYNC_Pin GPIO_PIN_13 +#define LCD_VSYNC_GPIO_Port GPIOI +#define A14_Pin GPIO_PIN_4 +#define A14_GPIO_Port GPIOG +#define USER_LED2_Pin GPIO_PIN_2 +#define USER_LED2_GPIO_Port GPIOG +#define LCD_G7_Pin GPIO_PIN_2 +#define LCD_G7_GPIO_Port GPIOK +#define LCD_G6_Pin GPIO_PIN_1 +#define LCD_G6_GPIO_Port GPIOK +#define A3_Pin GPIO_PIN_3 +#define A3_GPIO_Port GPIOF +#define A5_Pin GPIO_PIN_5 +#define A5_GPIO_Port GPIOF +#define SPI2_MISO_Pin GPIO_PIN_2 +#define SPI2_MISO_GPIO_Port GPIOC +#define LCD_G4_Pin GPIO_PIN_11 +#define LCD_G4_GPIO_Port GPIOJ +#define LCD_G5_Pin GPIO_PIN_0 +#define LCD_G5_GPIO_Port GPIOK +#define LCD_G3_Pin GPIO_PIN_10 +#define LCD_G3_GPIO_Port GPIOJ +#define LCD_G2_Pin GPIO_PIN_9 +#define LCD_G2_GPIO_Port GPIOJ +#define LCD_G1_Pin GPIO_PIN_8 +#define LCD_G1_GPIO_Port GPIOJ +#define I2C4_SDA_Pin GPIO_PIN_13 +#define I2C4_SDA_GPIO_Port GPIOD +#define D0_Pin GPIO_PIN_14 +#define D0_GPIO_Port GPIOD +#define D1_Pin GPIO_PIN_15 +#define D1_GPIO_Port GPIOD +#define LCD_R7_Pin GPIO_PIN_6 +#define LCD_R7_GPIO_Port GPIOJ +#define LCD_G0_Pin GPIO_PIN_7 +#define LCD_G0_GPIO_Port GPIOJ +#define D9_Pin GPIO_PIN_12 +#define D9_GPIO_Port GPIOE +#define D13_Pin GPIO_PIN_8 +#define D13_GPIO_Port GPIOD +#define D15_Pin GPIO_PIN_10 +#define D15_GPIO_Port GPIOD +#define I2C4_SCL_Pin GPIO_PIN_12 +#define I2C4_SCL_GPIO_Port GPIOD +#define OCSPI1_IO4_Pin GPIO_PIN_1 +#define OCSPI1_IO4_GPIO_Port GPIOC +#define LCD_INT_Pin GPIO_PIN_2 +#define LCD_INT_GPIO_Port GPIOH +#define LCD_INT_EXTI_IRQn EXTI2_IRQn +#define LCD_R0_Pin GPIO_PIN_15 +#define LCD_R0_GPIO_Port GPIOI +#define A7_Pin GPIO_PIN_13 +#define A7_GPIO_Port GPIOF +#define D4_Pin GPIO_PIN_7 +#define D4_GPIO_Port GPIOE +#define D10_Pin GPIO_PIN_13 +#define D10_GPIO_Port GPIOE +#define SDNE1_Pin GPIO_PIN_6 +#define SDNE1_GPIO_Port GPIOH +#define SPI2_MOSI_Pin GPIO_PIN_3 +#define SPI2_MOSI_GPIO_Port GPIOC +#define OCSPI1_IO5_Pin GPIO_PIN_3 +#define OCSPI1_IO5_GPIO_Port GPIOH +#define OCSPI1_DQS_Pin GPIO_PIN_5 +#define OCSPI1_DQS_GPIO_Port GPIOC +#define LCD_R1_Pin GPIO_PIN_0 +#define LCD_R1_GPIO_Port GPIOJ +#define SDNRAS_Pin GPIO_PIN_11 +#define SDNRAS_GPIO_Port GPIOF +#define A9_Pin GPIO_PIN_15 +#define A9_GPIO_Port GPIOF +#define D11_Pin GPIO_PIN_14 +#define D11_GPIO_Port GPIOE +#define D7_Pin GPIO_PIN_10 +#define D7_GPIO_Port GPIOE +#define LCD_R6_Pin GPIO_PIN_5 +#define LCD_R6_GPIO_Port GPIOJ +#define D14_Pin GPIO_PIN_9 +#define D14_GPIO_Port GPIOD +#define I2S6_WS_Pin GPIO_PIN_0 +#define I2S6_WS_GPIO_Port GPIOA +#define LCD_BL_CTRL_Pin GPIO_PIN_1 +#define LCD_BL_CTRL_GPIO_Port GPIOA +#define SDNWE_Pin GPIO_PIN_5 +#define SDNWE_GPIO_Port GPIOH +#define LCD_R2_Pin GPIO_PIN_1 +#define LCD_R2_GPIO_Port GPIOJ +#define LCD_R5_Pin GPIO_PIN_4 +#define LCD_R5_GPIO_Port GPIOJ +#define A8_Pin GPIO_PIN_14 +#define A8_GPIO_Port GPIOF +#define A11_Pin GPIO_PIN_1 +#define A11_GPIO_Port GPIOG +#define D6_Pin GPIO_PIN_9 +#define D6_GPIO_Port GPIOE +#define D12_Pin GPIO_PIN_15 +#define D12_GPIO_Port GPIOE +#define LCD_ON_OFF_Pin GPIO_PIN_2 +#define LCD_ON_OFF_GPIO_Port GPIOA +#define I2S6_MCK_Pin GPIO_PIN_3 +#define I2S6_MCK_GPIO_Port GPIOA +#define OCSPI1_CLK_Pin GPIO_PIN_2 +#define OCSPI1_CLK_GPIO_Port GPIOB +#define LCD_R3_Pin GPIO_PIN_2 +#define LCD_R3_GPIO_Port GPIOJ +#define LCD_R4_Pin GPIO_PIN_3 +#define LCD_R4_GPIO_Port GPIOJ +#define A6_Pin GPIO_PIN_12 +#define A6_GPIO_Port GPIOF +#define A10_Pin GPIO_PIN_0 +#define A10_GPIO_Port GPIOG +#define D5_Pin GPIO_PIN_8 +#define D5_GPIO_Port GPIOE +#define D8_Pin GPIO_PIN_11 +#define D8_GPIO_Port GPIOE +#define SDCKE1_Pin GPIO_PIN_7 +#define SDCKE1_GPIO_Port GPIOH +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ diff --git a/Core/Inc/stm32h7xx_hal_conf.h b/Core/Inc/stm32h7xx_hal_conf.h new file mode 100644 index 0000000..fd977ce --- /dev/null +++ b/Core/Inc/stm32h7xx_hal_conf.h @@ -0,0 +1,510 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration file. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_CONF_H +#define STM32H7xx_HAL_CONF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED + + /* #define HAL_ADC_MODULE_ENABLED */ +/* #define HAL_FDCAN_MODULE_ENABLED */ +/* #define HAL_FMAC_MODULE_ENABLED */ +/* #define HAL_CEC_MODULE_ENABLED */ +/* #define HAL_COMP_MODULE_ENABLED */ +/* #define HAL_CORDIC_MODULE_ENABLED */ +#define HAL_CRC_MODULE_ENABLED +/* #define HAL_CRYP_MODULE_ENABLED */ +/* #define HAL_DAC_MODULE_ENABLED */ +/* #define HAL_DCMI_MODULE_ENABLED */ +#define HAL_DMA2D_MODULE_ENABLED +/* #define HAL_ETH_MODULE_ENABLED */ +/* #define HAL_NAND_MODULE_ENABLED */ +/* #define HAL_NOR_MODULE_ENABLED */ +/* #define HAL_OTFDEC_MODULE_ENABLED */ +/* #define HAL_SRAM_MODULE_ENABLED */ +/* #define HAL_SDRAM_MODULE_ENABLED */ +/* #define HAL_HASH_MODULE_ENABLED */ +/* #define HAL_HRTIM_MODULE_ENABLED */ +/* #define HAL_HSEM_MODULE_ENABLED */ +/* #define HAL_GFXMMU_MODULE_ENABLED */ +/* #define HAL_JPEG_MODULE_ENABLED */ +/* #define HAL_OPAMP_MODULE_ENABLED */ +/* #define HAL_OSPI_MODULE_ENABLED */ +#define HAL_OSPI_MODULE_ENABLED +/* #define HAL_I2S_MODULE_ENABLED */ +/* #define HAL_SMBUS_MODULE_ENABLED */ +/* #define HAL_IWDG_MODULE_ENABLED */ +/* #define HAL_LPTIM_MODULE_ENABLED */ +#define HAL_LTDC_MODULE_ENABLED +/* #define HAL_QSPI_MODULE_ENABLED */ +/* #define HAL_RAMECC_MODULE_ENABLED */ +/* #define HAL_RNG_MODULE_ENABLED */ +/* #define HAL_RTC_MODULE_ENABLED */ +/* #define HAL_SAI_MODULE_ENABLED */ +/* #define HAL_SD_MODULE_ENABLED */ +/* #define HAL_MMC_MODULE_ENABLED */ +/* #define HAL_SPDIFRX_MODULE_ENABLED */ +/* #define HAL_SPI_MODULE_ENABLED */ +/* #define HAL_SWPMI_MODULE_ENABLED */ +#define HAL_TIM_MODULE_ENABLED +/* #define HAL_UART_MODULE_ENABLED */ +/* #define HAL_USART_MODULE_ENABLED */ +/* #define HAL_IRDA_MODULE_ENABLED */ +/* #define HAL_SMARTCARD_MODULE_ENABLED */ +/* #define HAL_WWDG_MODULE_ENABLED */ +/* #define HAL_PCD_MODULE_ENABLED */ +/* #define HAL_HCD_MODULE_ENABLED */ +/* #define HAL_DFSDM_MODULE_ENABLED */ +/* #define HAL_DSI_MODULE_ENABLED */ +/* #define HAL_JPEG_MODULE_ENABLED */ +/* #define HAL_MDIOS_MODULE_ENABLED */ +/* #define HAL_PSSI_MODULE_ENABLED */ +/* #define HAL_DTS_MODULE_ENABLED */ +#define HAL_GPIO_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_MDMA_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_EXTI_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED +#define HAL_HSEM_MODULE_ENABLED + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE (24000000UL) /*!< Value of the External oscillator in Hz : FPGA case fixed to 60MHZ */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT (100UL) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal oscillator (CSI) default value. + * This value is the default CSI value after Reset. + */ +#if !defined (CSI_VALUE) + #define CSI_VALUE (4000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* CSI_VALUE */ + +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) + #define HSI_VALUE (64000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) + #define LSE_VALUE (32768UL) /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) + #define LSE_STARTUP_TIMEOUT (5000UL) /*!< Time out for LSE start up, in ms */ +#endif /* LSE_STARTUP_TIMEOUT */ + +#if !defined (LSI_VALUE) + #define LSI_VALUE (32000UL) /*!< LSI Typical Value in Hz*/ +#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ + +/** + * @brief External clock source for I2S peripheral + * This value is used by the I2S HAL module to compute the I2S clock source + * frequency, this source is inserted directly through I2S_CKIN pad. + */ +#if !defined (EXTERNAL_CLOCK_VALUE) + #define EXTERNAL_CLOCK_VALUE 12288000UL /*!< Value of the External clock in Hz*/ +#endif /* EXTERNAL_CLOCK_VALUE */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ +#define VDD_VALUE (3300UL) /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY (15UL) /*!< tick interrupt priority */ +#define USE_RTOS 0 +#define USE_SD_TRANSCEIVER 0U /*!< use uSD Transceiver */ +#define USE_SPI_CRC 0U /*!< use CRC in SPI */ + +#define USE_HAL_ADC_REGISTER_CALLBACKS 0U /* ADC register callback disabled */ +#define USE_HAL_CEC_REGISTER_CALLBACKS 0U /* CEC register callback disabled */ +#define USE_HAL_COMP_REGISTER_CALLBACKS 0U /* COMP register callback disabled */ +#define USE_HAL_CORDIC_REGISTER_CALLBACKS 0U /* CORDIC register callback disabled */ +#define USE_HAL_CRYP_REGISTER_CALLBACKS 0U /* CRYP register callback disabled */ +#define USE_HAL_DAC_REGISTER_CALLBACKS 0U /* DAC register callback disabled */ +#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U /* DCMI register callback disabled */ +#define USE_HAL_DFSDM_REGISTER_CALLBACKS 0U /* DFSDM register callback disabled */ +#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U /* DMA2D register callback disabled */ +#define USE_HAL_DSI_REGISTER_CALLBACKS 0U /* DSI register callback disabled */ +#define USE_HAL_DTS_REGISTER_CALLBACKS 0U /* DTS register callback disabled */ +#define USE_HAL_ETH_REGISTER_CALLBACKS 0U /* ETH register callback disabled */ +#define USE_HAL_FDCAN_REGISTER_CALLBACKS 0U /* FDCAN register callback disabled */ +#define USE_HAL_FMAC_REGISTER_CALLBACKS 0U /* FMAC register callback disabled */ +#define USE_HAL_NAND_REGISTER_CALLBACKS 0U /* NAND register callback disabled */ +#define USE_HAL_NOR_REGISTER_CALLBACKS 0U /* NOR register callback disabled */ +#define USE_HAL_SDRAM_REGISTER_CALLBACKS 0U /* SDRAM register callback disabled */ +#define USE_HAL_SRAM_REGISTER_CALLBACKS 0U /* SRAM register callback disabled */ +#define USE_HAL_HASH_REGISTER_CALLBACKS 0U /* HASH register callback disabled */ +#define USE_HAL_HCD_REGISTER_CALLBACKS 0U /* HCD register callback disabled */ +#define USE_HAL_GFXMMU_REGISTER_CALLBACKS 0U /* GFXMMU register callback disabled */ +#define USE_HAL_HRTIM_REGISTER_CALLBACKS 0U /* HRTIM register callback disabled */ +#define USE_HAL_I2C_REGISTER_CALLBACKS 0U /* I2C register callback disabled */ +#define USE_HAL_I2S_REGISTER_CALLBACKS 0U /* I2S register callback disabled */ +#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U /* IRDA register callback disabled */ +#define USE_HAL_JPEG_REGISTER_CALLBACKS 0U /* JPEG register callback disabled */ +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U /* LPTIM register callback disabled */ +#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U /* LTDC register callback disabled */ +#define USE_HAL_MDIOS_REGISTER_CALLBACKS 0U /* MDIO register callback disabled */ +#define USE_HAL_MMC_REGISTER_CALLBACKS 0U /* MMC register callback disabled */ +#define USE_HAL_OPAMP_REGISTER_CALLBACKS 0U /* MDIO register callback disabled */ +#define USE_HAL_OSPI_REGISTER_CALLBACKS 0U /* OSPI register callback disabled */ +#define USE_HAL_OTFDEC_REGISTER_CALLBACKS 0U /* OTFDEC register callback disabled */ +#define USE_HAL_PCD_REGISTER_CALLBACKS 0U /* PCD register callback disabled */ +#define USE_HAL_QSPI_REGISTER_CALLBACKS 0U /* QSPI register callback disabled */ +#define USE_HAL_RNG_REGISTER_CALLBACKS 0U /* RNG register callback disabled */ +#define USE_HAL_RTC_REGISTER_CALLBACKS 0U /* RTC register callback disabled */ +#define USE_HAL_SAI_REGISTER_CALLBACKS 0U /* SAI register callback disabled */ +#define USE_HAL_SD_REGISTER_CALLBACKS 0U /* SD register callback disabled */ +#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U /* SMARTCARD register callback disabled */ +#define USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U /* SPDIFRX register callback disabled */ +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U /* SMBUS register callback disabled */ +#define USE_HAL_SPI_REGISTER_CALLBACKS 0U /* SPI register callback disabled */ +#define USE_HAL_SWPMI_REGISTER_CALLBACKS 0U /* SWPMI register callback disabled */ +#define USE_HAL_TIM_REGISTER_CALLBACKS 0U /* TIM register callback disabled */ +#define USE_HAL_UART_REGISTER_CALLBACKS 0U /* UART register callback disabled */ +#define USE_HAL_USART_REGISTER_CALLBACKS 0U /* USART register callback disabled */ +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U /* WWDG register callback disabled */ + +/* ########################### Ethernet Configuration ######################### */ +#define ETH_TX_DESC_CNT 4 /* number of Ethernet Tx DMA descriptors */ +#define ETH_RX_DESC_CNT 4 /* number of Ethernet Rx DMA descriptors */ + +#define ETH_MAC_ADDR0 (0x02UL) +#define ETH_MAC_ADDR1 (0x00UL) +#define ETH_MAC_ADDR2 (0x00UL) +#define ETH_MAC_ADDR3 (0x00UL) +#define ETH_MAC_ADDR4 (0x00UL) +#define ETH_MAC_ADDR5 (0x00UL) + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1U */ + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include module's header file + */ + +#ifdef HAL_RCC_MODULE_ENABLED + #include "stm32h7xx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED + #include "stm32h7xx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_DMA_MODULE_ENABLED + #include "stm32h7xx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_MDMA_MODULE_ENABLED + #include "stm32h7xx_hal_mdma.h" +#endif /* HAL_MDMA_MODULE_ENABLED */ + +#ifdef HAL_HASH_MODULE_ENABLED + #include "stm32h7xx_hal_hash.h" +#endif /* HAL_HASH_MODULE_ENABLED */ + +#ifdef HAL_DCMI_MODULE_ENABLED + #include "stm32h7xx_hal_dcmi.h" +#endif /* HAL_DCMI_MODULE_ENABLED */ + +#ifdef HAL_DMA2D_MODULE_ENABLED + #include "stm32h7xx_hal_dma2d.h" +#endif /* HAL_DMA2D_MODULE_ENABLED */ + +#ifdef HAL_DSI_MODULE_ENABLED + #include "stm32h7xx_hal_dsi.h" +#endif /* HAL_DSI_MODULE_ENABLED */ + +#ifdef HAL_DFSDM_MODULE_ENABLED + #include "stm32h7xx_hal_dfsdm.h" +#endif /* HAL_DFSDM_MODULE_ENABLED */ + +#ifdef HAL_DTS_MODULE_ENABLED + #include "stm32h7xx_hal_dts.h" +#endif /* HAL_DTS_MODULE_ENABLED */ + +#ifdef HAL_ETH_MODULE_ENABLED + #include "stm32h7xx_hal_eth.h" +#endif /* HAL_ETH_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED + #include "stm32h7xx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + #include "stm32h7xx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED + #include "stm32h7xx_hal_adc.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_FDCAN_MODULE_ENABLED + #include "stm32h7xx_hal_fdcan.h" +#endif /* HAL_FDCAN_MODULE_ENABLED */ + +#ifdef HAL_CEC_MODULE_ENABLED + #include "stm32h7xx_hal_cec.h" +#endif /* HAL_CEC_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED + #include "stm32h7xx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CORDIC_MODULE_ENABLED + #include "stm32h7xx_hal_cordic.h" +#endif /* HAL_CORDIC_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED + #include "stm32h7xx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED + #include "stm32h7xx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_DAC_MODULE_ENABLED + #include "stm32h7xx_hal_dac.h" +#endif /* HAL_DAC_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED + #include "stm32h7xx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_GFXMMU_MODULE_ENABLED + #include "stm32h7xx_hal_gfxmmu.h" +#endif /* HAL_GFXMMU_MODULE_ENABLED */ + +#ifdef HAL_FMAC_MODULE_ENABLED + #include "stm32h7xx_hal_fmac.h" +#endif /* HAL_FMAC_MODULE_ENABLED */ + +#ifdef HAL_HRTIM_MODULE_ENABLED + #include "stm32h7xx_hal_hrtim.h" +#endif /* HAL_HRTIM_MODULE_ENABLED */ + +#ifdef HAL_HSEM_MODULE_ENABLED + #include "stm32h7xx_hal_hsem.h" +#endif /* HAL_HSEM_MODULE_ENABLED */ + +#ifdef HAL_SRAM_MODULE_ENABLED + #include "stm32h7xx_hal_sram.h" +#endif /* HAL_SRAM_MODULE_ENABLED */ + +#ifdef HAL_NOR_MODULE_ENABLED + #include "stm32h7xx_hal_nor.h" +#endif /* HAL_NOR_MODULE_ENABLED */ + +#ifdef HAL_NAND_MODULE_ENABLED + #include "stm32h7xx_hal_nand.h" +#endif /* HAL_NAND_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED + #include "stm32h7xx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_I2S_MODULE_ENABLED + #include "stm32h7xx_hal_i2s.h" +#endif /* HAL_I2S_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED + #include "stm32h7xx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_JPEG_MODULE_ENABLED + #include "stm32h7xx_hal_jpeg.h" +#endif /* HAL_JPEG_MODULE_ENABLED */ + +#ifdef HAL_MDIOS_MODULE_ENABLED + #include "stm32h7xx_hal_mdios.h" +#endif /* HAL_MDIOS_MODULE_ENABLED */ + +#ifdef HAL_MMC_MODULE_ENABLED + #include "stm32h7xx_hal_mmc.h" +#endif /* HAL_MMC_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED +#include "stm32h7xx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_LTDC_MODULE_ENABLED +#include "stm32h7xx_hal_ltdc.h" +#endif /* HAL_LTDC_MODULE_ENABLED */ + +#ifdef HAL_OPAMP_MODULE_ENABLED +#include "stm32h7xx_hal_opamp.h" +#endif /* HAL_OPAMP_MODULE_ENABLED */ + +#ifdef HAL_OSPI_MODULE_ENABLED + #include "stm32h7xx_hal_ospi.h" +#endif /* HAL_OSPI_MODULE_ENABLED */ + +#ifdef HAL_OTFDEC_MODULE_ENABLED +#include "stm32h7xx_hal_otfdec.h" +#endif /* HAL_OTFDEC_MODULE_ENABLED */ + +#ifdef HAL_PSSI_MODULE_ENABLED + #include "stm32h7xx_hal_pssi.h" +#endif /* HAL_PSSI_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED + #include "stm32h7xx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_QSPI_MODULE_ENABLED + #include "stm32h7xx_hal_qspi.h" +#endif /* HAL_QSPI_MODULE_ENABLED */ + +#ifdef HAL_RAMECC_MODULE_ENABLED + #include "stm32h7xx_hal_ramecc.h" +#endif /* HAL_RAMECC_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED + #include "stm32h7xx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED + #include "stm32h7xx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SAI_MODULE_ENABLED + #include "stm32h7xx_hal_sai.h" +#endif /* HAL_SAI_MODULE_ENABLED */ + +#ifdef HAL_SD_MODULE_ENABLED + #include "stm32h7xx_hal_sd.h" +#endif /* HAL_SD_MODULE_ENABLED */ + +#ifdef HAL_SDRAM_MODULE_ENABLED + #include "stm32h7xx_hal_sdram.h" +#endif /* HAL_SDRAM_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED + #include "stm32h7xx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_SPDIFRX_MODULE_ENABLED + #include "stm32h7xx_hal_spdifrx.h" +#endif /* HAL_SPDIFRX_MODULE_ENABLED */ + +#ifdef HAL_SWPMI_MODULE_ENABLED + #include "stm32h7xx_hal_swpmi.h" +#endif /* HAL_SWPMI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED + #include "stm32h7xx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED + #include "stm32h7xx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED + #include "stm32h7xx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED + #include "stm32h7xx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + #include "stm32h7xx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + #include "stm32h7xx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED + #include "stm32h7xx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED + #include "stm32h7xx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_HCD_MODULE_ENABLED + #include "stm32h7xx_hal_hcd.h" +#endif /* HAL_HCD_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t *file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_CONF_H */ diff --git a/Core/Inc/stm32h7xx_it.h b/Core/Inc/stm32h7xx_it.h new file mode 100644 index 0000000..9ec986a --- /dev/null +++ b/Core/Inc/stm32h7xx_it.h @@ -0,0 +1,67 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_it.h + * @brief This file contains the headers of the interrupt handlers. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32H7xx_IT_H +#define __STM32H7xx_IT_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void NMI_Handler(void); +void HardFault_Handler(void); +void MemManage_Handler(void); +void BusFault_Handler(void); +void UsageFault_Handler(void); +void DebugMon_Handler(void); +void EXTI2_IRQHandler(void); +void TIM6_DAC_IRQHandler(void); +void LTDC_IRQHandler(void); +void DMA2D_IRQHandler(void); +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_IT_H */ diff --git a/Core/Inc/tx_user.h b/Core/Inc/tx_user.h new file mode 100644 index 0000000..982ad02 --- /dev/null +++ b/Core/Inc/tx_user.h @@ -0,0 +1,272 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** User Specific */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +/**************************************************************************/ +/* */ +/* PORT SPECIFIC C INFORMATION RELEASE */ +/* */ +/* tx_user.h PORTABLE C */ +/* 6.1.9 */ +/* */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file contains user defines for configuring ThreadX in specific */ +/* ways. This file will have an effect only if the application and */ +/* ThreadX library are built with TX_INCLUDE_USER_DEFINE_FILE defined. */ +/* Note that all the defines in this file may also be made on the */ +/* command line when building ThreadX library and application objects. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 03-02-2021 Scott Larson Modified comment(s), */ +/* added option to remove */ +/* FileX pointer, */ +/* resulting in version 6.1.5 */ +/* 06-02-2021 Scott Larson Added options for multiple */ +/* block pool search & delay, */ +/* resulting in version 6.1.7 */ +/* 10-15-2021 Yuxin Zhou Modified comment(s), added */ +/* user-configurable symbol */ +/* TX_TIMER_TICKS_PER_SECOND */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ + +#ifndef TX_USER_H +#define TX_USER_H + +/* Define various build options for the ThreadX port. The application should either make changes + here by commenting or un-commenting the conditional compilation defined OR supply the defines + though the compiler's equivalent of the -D option. + + For maximum speed, the following should be defined: + + TX_MAX_PRIORITIES 32 + TX_DISABLE_PREEMPTION_THRESHOLD + TX_DISABLE_REDUNDANT_CLEARING + TX_DISABLE_NOTIFY_CALLBACKS + TX_NOT_INTERRUPTABLE + TX_TIMER_PROCESS_IN_ISR + TX_REACTIVATE_INLINE + TX_DISABLE_STACK_FILLING + TX_INLINE_THREAD_RESUME_SUSPEND + + For minimum size, the following should be defined: + + TX_MAX_PRIORITIES 32 + TX_DISABLE_PREEMPTION_THRESHOLD + TX_DISABLE_REDUNDANT_CLEARING + TX_DISABLE_NOTIFY_CALLBACKS + TX_NO_FILEX_POINTER + TX_NOT_INTERRUPTABLE + TX_TIMER_PROCESS_IN_ISR + + Of course, many of these defines reduce functionality and/or change the behavior of the + system in ways that may not be worth the trade-off. For example, the TX_TIMER_PROCESS_IN_ISR + results in faster and smaller code, however, it increases the amount of processing in the ISR. + In addition, some services that are available in timers are not available from ISRs and will + therefore return an error if this option is used. This may or may not be desirable for a + given application. */ + +/* Override various options with default values already assigned in tx_port.h. Please also refer + to tx_port.h for descriptions on each of these options. */ + +/*#define TX_MAX_PRIORITIES 32*/ +/*#define TX_THREAD_USER_EXTENSION ????*/ +/*#define TX_TIMER_THREAD_STACK_SIZE 1024*/ +/*#define TX_TIMER_THREAD_PRIORITY 0*/ + +/*#define TX_MINIMUM_STACK 200*/ + +/* Determine if timer expirations (application timers, timeouts, and tx_thread_sleep calls + should be processed within the a system timer thread or directly in the timer ISR. + By default, the timer thread is used. When the following is defined, the timer expiration + processing is done directly from the timer ISR, thereby eliminating the timer thread control + block, stack, and context switching to activate it. */ + +/*#define TX_TIMER_PROCESS_IN_ISR*/ + +/* Determine if in-line timer reactivation should be used within the timer expiration processing. + By default, this is disabled and a function call is used. When the following is defined, + reactivating is performed in-line resulting in faster timer processing but slightly larger + code size. */ + +/*#define TX_REACTIVATE_INLINE*/ + +/* Determine is stack filling is enabled. By default, ThreadX stack filling is enabled, + which places an 0xEF pattern in each byte of each thread's stack. This is used by + debuggers with ThreadX-awareness and by the ThreadX run-time stack checking feature. */ + +/*#define TX_DISABLE_STACK_FILLING*/ + +/* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is + disabled. When the following is defined, ThreadX thread stack checking is enabled. If stack + checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING + define is negated, thereby forcing the stack fill which is necessary for the stack checking + logic. */ + +/*#define TX_ENABLE_STACK_CHECKING*/ + +/* Determine if preemption-threshold should be disabled. By default, preemption-threshold is + enabled. If the application does not use preemption-threshold, it may be disabled to reduce + code size and improve performance. */ + +#define TX_DISABLE_PREEMPTION_THRESHOLD + +/* Determine if global ThreadX variables should be cleared. If the compiler startup code clears + the .bss section prior to ThreadX running, the define can be used to eliminate unnecessary + clearing of ThreadX global variables. */ + +/*#define TX_DISABLE_REDUNDANT_CLEARING*/ + +/* Determine if no timer processing is required. This option will help eliminate the timer + processing when not needed. The user will also have to comment out the call to + tx_timer_interrupt, which is typically made from assembly language in + tx_initialize_low_level. Note: if TX_NO_TIMER is used, the define TX_TIMER_PROCESS_IN_ISR + must also be used. */ + +/* +#define TX_NO_TIMER +#ifndef TX_TIMER_PROCESS_IN_ISR +#define TX_TIMER_PROCESS_IN_ISR +#endif +*/ + +/* Determine if the notify callback option should be disabled. By default, notify callbacks are + enabled. If the application does not use notify callbacks, they may be disabled to reduce + code size and improve performance. */ + +#define TX_DISABLE_NOTIFY_CALLBACKS + +/* Determine if the tx_thread_resume and tx_thread_suspend services should have their internal + code in-line. This results in a larger image, but improves the performance of the thread + resume and suspend services. */ + +/*#define TX_INLINE_THREAD_RESUME_SUSPEND*/ + +/* Determine if the internal ThreadX code is non-interruptable. This results in smaller code + size and less processing overhead, but increases the interrupt lockout time. */ + +/*#define TX_NOT_INTERRUPTABLE*/ + +/* Determine if the trace event logging code should be enabled. This causes slight increases in + code size and overhead, but provides the ability to generate system trace information which + is available for viewing in TraceX. */ + +/*#define TX_ENABLE_EVENT_TRACE*/ + +/* Determine if block pool performance gathering is required by the application. When the following is + defined, ThreadX gathers various block pool performance information. */ + +/*#define TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if byte pool performance gathering is required by the application. When the following is + defined, ThreadX gathers various byte pool performance information. */ + +/*#define TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if event flags performance gathering is required by the application. When the following is + defined, ThreadX gathers various event flags performance information. */ + +/*#define TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if mutex performance gathering is required by the application. When the following is + defined, ThreadX gathers various mutex performance information. */ + +/*#define TX_MUTEX_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if queue performance gathering is required by the application. When the following is + defined, ThreadX gathers various queue performance information. */ + +/*#define TX_QUEUE_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if semaphore performance gathering is required by the application. When the following is + defined, ThreadX gathers various semaphore performance information. */ + +/*#define TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if thread performance gathering is required by the application. When the following is + defined, ThreadX gathers various thread performance information. */ + +/*#define TX_THREAD_ENABLE_PERFORMANCE_INFO*/ + +/* Determine if timer performance gathering is required by the application. When the following is + defined, ThreadX gathers various timer performance information. */ + +/*#define TX_TIMER_ENABLE_PERFORMANCE_INFO*/ + +/* Define if the execution change notify is enabled. */ + +/*#define TX_ENABLE_EXECUTION_CHANGE_NOTIFY*/ + +/* Define the get system state macro. */ + +/*#define TX_THREAD_GET_SYSTEM_STATE() _tx_thread_system_state */ + +/* Define the check for whether or not to call the + _tx_thread_system_return function (TX_THREAD_SYSTEM_RETURN_CHECK(c)). */ + +/*#define TX_THREAD_SYSTEM_RETURN_CHECK (c) ((ULONG) _tx_thread_preempt_disable)*/ + +/* Define the common timer tick reference for use by other middleware components. */ + +/*#define TX_TIMER_TICKS_PER_SECOND 100*/ + +/* Determine if there is a FileX pointer in the thread control block. + By default, the pointer is there for legacy/backwards compatibility. + The pointer must also be there for applications using FileX. + Define this to save space in the thread control block. +*/ + +/*#define TX_NO_FILEX_POINTER*/ + +/* Determinate if the basic alignment type is defined. */ + +/*#define ALIGN_TYPE_DEFINED*/ + +/* Define basic alignment type used in block and byte pool operations. */ + +/*#define ALIGN_TYPE ULONG*/ + +/* Define the TX_MEMSET macro to the standard library function. */ + +/*#define TX_MEMSET memset((a),(b),(c))*/ + +#ifdef __ICCARM__ +/* Define if the IAR library is supported. */ +/*#define TX_ENABLE_IAR_LIBRARY_SUPPORT*/ +#endif + +/* Define if the safety critical configuration is enabled. */ + +/*#define TX_SAFETY_CRITICAL*/ + +#endif + diff --git a/Core/Src/app_threadx.c b/Core/Src/app_threadx.c new file mode 100644 index 0000000..b60f433 --- /dev/null +++ b/Core/Src/app_threadx.c @@ -0,0 +1,95 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file app_threadx.c + * @author MCD Application Team + * @brief ThreadX applicative file + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "app_threadx.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "app_touchgfx.h" +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/** + * @brief Application ThreadX Initialization. + * @param memory_ptr: memory pointer + * @retval int + */ +UINT App_ThreadX_Init(VOID *memory_ptr) +{ + UINT ret = TX_SUCCESS; + TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr; + + /* USER CODE BEGIN App_ThreadX_MEM_POOL */ + (void)byte_pool; + /* USER CODE END App_ThreadX_MEM_POOL */ + + /* USER CODE BEGIN App_ThreadX_Init */ + MX_TouchGFX_Init(memory_ptr); + /* USER CODE END App_ThreadX_Init */ + + return ret; +} + + /** + * @brief MX_ThreadX_Init + * @param None + * @retval None + */ +void MX_ThreadX_Init(void) +{ + /* USER CODE BEGIN Before_Kernel_Start */ + + /* USER CODE END Before_Kernel_Start */ + + tx_kernel_enter(); + + /* USER CODE BEGIN Kernel_Start_Error */ + + /* USER CODE END Kernel_Start_Error */ +} + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ diff --git a/Core/Src/main.c b/Core/Src/main.c new file mode 100644 index 0000000..7caf96b --- /dev/null +++ b/Core/Src/main.c @@ -0,0 +1,691 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.c + * @brief : Main program body + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +#include "app_threadx.h" +#include "app_touchgfx.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ + +CRC_HandleTypeDef hcrc; + +DMA2D_HandleTypeDef hdma2d; + +I2C_HandleTypeDef hi2c4; + +LTDC_HandleTypeDef hltdc; + +OSPI_HandleTypeDef hospi1; + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +void SystemClock_Config(void); +static void MX_GPIO_Init(void); +static void MX_I2C4_Init(void); +static void MX_LTDC_Init(void); +static void MX_OCTOSPI1_Init(void); +static void MX_CRC_Init(void); +static void MX_DMA2D_Init(void); +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/** + * @brief The application entry point. + * @retval int + */ +int main(void) +{ + /* USER CODE BEGIN 1 */ + + /* USER CODE END 1 */ + + /* MCU Configuration--------------------------------------------------------*/ + + /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ + HAL_Init(); + + /* USER CODE BEGIN Init */ + + /* USER CODE END Init */ + + /* Configure the system clock */ + SystemClock_Config(); + + /* USER CODE BEGIN SysInit */ + + /* USER CODE END SysInit */ + + /* Initialize all configured peripherals */ + MX_GPIO_Init(); + MX_I2C4_Init(); + MX_LTDC_Init(); + MX_OCTOSPI1_Init(); + MX_CRC_Init(); + MX_DMA2D_Init(); + /* Call PreOsInit function */ + MX_TouchGFX_PreOSInit(); + /* USER CODE BEGIN 2 */ + + /* USER CODE END 2 */ + + MX_ThreadX_Init(); + + /* We should never get here as control is now taken by the scheduler */ + /* Infinite loop */ + /* USER CODE BEGIN WHILE */ + while (1) + { + /* USER CODE END WHILE */ + + /* USER CODE BEGIN 3 */ + } + /* USER CODE END 3 */ +} + +/** + * @brief System Clock Configuration + * @retval None + */ +void SystemClock_Config(void) +{ + RCC_OscInitTypeDef RCC_OscInitStruct = {0}; + RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; + + /*AXI clock gating */ + RCC->CKGAENR = 0xFFFFFFFF; + + /** Supply configuration update enable + */ + HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY); + + /** Configure the main internal regulator output voltage + */ + __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0); + + while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {} + + /** Macro to configure the PLL clock source + */ + __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE); + + /** Initializes the RCC Oscillators according to the specified parameters + * in the RCC_OscInitTypeDef structure. + */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE; + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + RCC_OscInitStruct.HSIState = RCC_HSI_DIV1; + RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; + RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; + RCC_OscInitStruct.PLL.PLLM = 12; + RCC_OscInitStruct.PLL.PLLN = 280; + RCC_OscInitStruct.PLL.PLLP = 2; + RCC_OscInitStruct.PLL.PLLQ = 3; + RCC_OscInitStruct.PLL.PLLR = 4; + RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1; + RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE; + RCC_OscInitStruct.PLL.PLLFRACN = 0; + if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) + { + Error_Handler(); + } + + /** Initializes the CPU, AHB and APB buses clocks + */ + RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK + |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2 + |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1; + RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; + RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; + RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; + RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2; + RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; + RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; + RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; + + if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) + { + Error_Handler(); + } + HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1); +} + +/** + * @brief CRC Initialization Function + * @param None + * @retval None + */ +static void MX_CRC_Init(void) +{ + + /* USER CODE BEGIN CRC_Init 0 */ + + /* USER CODE END CRC_Init 0 */ + + /* USER CODE BEGIN CRC_Init 1 */ + + /* USER CODE END CRC_Init 1 */ + hcrc.Instance = CRC; + hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE; + hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE; + hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE; + hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE; + hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES; + if (HAL_CRC_Init(&hcrc) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN CRC_Init 2 */ + + /* USER CODE END CRC_Init 2 */ + +} + +/** + * @brief DMA2D Initialization Function + * @param None + * @retval None + */ +static void MX_DMA2D_Init(void) +{ + + /* USER CODE BEGIN DMA2D_Init 0 */ + + /* USER CODE END DMA2D_Init 0 */ + + /* USER CODE BEGIN DMA2D_Init 1 */ + + /* USER CODE END DMA2D_Init 1 */ + hdma2d.Instance = DMA2D; + hdma2d.Init.Mode = DMA2D_M2M; + hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565; + hdma2d.Init.OutputOffset = 0; + hdma2d.LayerCfg[1].InputOffset = 0; + hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565; + hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA; + hdma2d.LayerCfg[1].InputAlpha = 0; + hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; + hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR; + hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS; + if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) + { + Error_Handler(); + } + if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN DMA2D_Init 2 */ + + /* USER CODE END DMA2D_Init 2 */ + +} + +/** + * @brief I2C4 Initialization Function + * @param None + * @retval None + */ +static void MX_I2C4_Init(void) +{ + + /* USER CODE BEGIN I2C4_Init 0 */ + + /* USER CODE END I2C4_Init 0 */ + + /* USER CODE BEGIN I2C4_Init 1 */ + + /* USER CODE END I2C4_Init 1 */ + hi2c4.Instance = I2C4; + hi2c4.Init.Timing = 0xC010151E; + hi2c4.Init.OwnAddress1 = 0; + hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; + hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE; + hi2c4.Init.OwnAddress2 = 0; + hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK; + hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE; + hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; + if (HAL_I2C_Init(&hi2c4) != HAL_OK) + { + Error_Handler(); + } + + /** Configure Analogue filter + */ + if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK) + { + Error_Handler(); + } + + /** Configure Digital filter + */ + if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN I2C4_Init 2 */ + + /* USER CODE END I2C4_Init 2 */ + +} + +/** + * @brief LTDC Initialization Function + * @param None + * @retval None + */ +static void MX_LTDC_Init(void) +{ + + /* USER CODE BEGIN LTDC_Init 0 */ + + /* USER CODE END LTDC_Init 0 */ + + LTDC_LayerCfgTypeDef pLayerCfg = {0}; + + /* USER CODE BEGIN LTDC_Init 1 */ + + /* USER CODE END LTDC_Init 1 */ + hltdc.Instance = LTDC; + hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL; + hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL; + hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL; + hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC; + hltdc.Init.HorizontalSync = 40; + hltdc.Init.VerticalSync = 9; + hltdc.Init.AccumulatedHBP = 42; + hltdc.Init.AccumulatedVBP = 11; + hltdc.Init.AccumulatedActiveW = 522; + hltdc.Init.AccumulatedActiveH = 283; + hltdc.Init.TotalWidth = 554; + hltdc.Init.TotalHeigh = 285; + hltdc.Init.Backcolor.Blue = 0; + hltdc.Init.Backcolor.Green = 0; + hltdc.Init.Backcolor.Red = 0; + if (HAL_LTDC_Init(&hltdc) != HAL_OK) + { + Error_Handler(); + } + pLayerCfg.WindowX0 = 0; + pLayerCfg.WindowX1 = 480; + pLayerCfg.WindowY0 = 0; + pLayerCfg.WindowY1 = 272; + pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888; + pLayerCfg.Alpha = 255; + pLayerCfg.Alpha0 = 0; + pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA; + pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA; + pLayerCfg.FBStartAdress = 0; + pLayerCfg.ImageWidth = 480; + pLayerCfg.ImageHeight = 272; + pLayerCfg.Backcolor.Blue = 255; + pLayerCfg.Backcolor.Green = 0; + pLayerCfg.Backcolor.Red = 0; + if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN LTDC_Init 2 */ + + /* USER CODE END LTDC_Init 2 */ + +} + +/** + * @brief OCTOSPI1 Initialization Function + * @param None + * @retval None + */ +static void MX_OCTOSPI1_Init(void) +{ + + /* USER CODE BEGIN OCTOSPI1_Init 0 */ + + /* USER CODE END OCTOSPI1_Init 0 */ + + OSPIM_CfgTypeDef sOspiManagerCfg = {0}; + + /* USER CODE BEGIN OCTOSPI1_Init 1 */ + + /* USER CODE END OCTOSPI1_Init 1 */ + /* OCTOSPI1 parameter configuration*/ + hospi1.Instance = OCTOSPI1; + hospi1.Init.FifoThreshold = 1; + hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE; + hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX; + hospi1.Init.DeviceSize = 32; + hospi1.Init.ChipSelectHighTime = 1; + hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE; + hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0; + hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED; + hospi1.Init.ClockPrescaler = 1; + hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE; + hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE; + hospi1.Init.ChipSelectBoundary = 0; + hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED; + hospi1.Init.MaxTran = 0; + hospi1.Init.Refresh = 0; + if (HAL_OSPI_Init(&hospi1) != HAL_OK) + { + Error_Handler(); + } + sOspiManagerCfg.ClkPort = 1; + sOspiManagerCfg.DQSPort = 1; + sOspiManagerCfg.NCSPort = 1; + sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_HIGH; + if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN OCTOSPI1_Init 2 */ + + /* USER CODE END OCTOSPI1_Init 2 */ + +} + +/** + * @brief GPIO Initialization Function + * @param None + * @retval None + */ +static void MX_GPIO_Init(void) +{ + GPIO_InitTypeDef GPIO_InitStruct = {0}; + + /* GPIO Ports Clock Enable */ + __HAL_RCC_GPIOI_CLK_ENABLE(); + __HAL_RCC_GPIOG_CLK_ENABLE(); + __HAL_RCC_GPIOK_CLK_ENABLE(); + __HAL_RCC_GPIOD_CLK_ENABLE(); + __HAL_RCC_GPIOC_CLK_ENABLE(); + __HAL_RCC_GPIOE_CLK_ENABLE(); + __HAL_RCC_GPIOB_CLK_ENABLE(); + __HAL_RCC_GPIOJ_CLK_ENABLE(); + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_GPIOF_CLK_ENABLE(); + __HAL_RCC_GPIOH_CLK_ENABLE(); + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(GPIOI, WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin, GPIO_PIN_RESET); + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(GPIOG, USER_LED1_Pin|USER_LED2_Pin, GPIO_PIN_RESET); + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET); + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(AUDIO_NRST_GPIO_Port, AUDIO_NRST_Pin, GPIO_PIN_SET); + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(GPIOA, LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin, GPIO_PIN_SET); + + /*Configure GPIO pins : WIFI_GPIO_Pin WIFI_DATRDY_Pin */ + GPIO_InitStruct.Pin = WIFI_GPIO_Pin|WIFI_DATRDY_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + GPIO_InitStruct.Pull = GPIO_NOPULL; + HAL_GPIO_Init(GPIOI, &GPIO_InitStruct); + + /*Configure GPIO pins : SDNCAS_Pin SDCLK_Pin A15_Pin A14_Pin + A11_Pin A10_Pin */ + GPIO_InitStruct.Pin = SDNCAS_Pin|SDCLK_Pin|A15_Pin|A14_Pin + |A11_Pin|A10_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + HAL_GPIO_Init(GPIOG, &GPIO_InitStruct); + + /*Configure GPIO pins : I2S6_SDO_Pin I2S6_SDI_Pin I2S6_CK_Pin */ + GPIO_InitStruct.Pin = I2S6_SDO_Pin|I2S6_SDI_Pin|I2S6_CK_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF5_SPI6; + HAL_GPIO_Init(GPIOG, &GPIO_InitStruct); + + /*Configure GPIO pins : D3_Pin D2_Pin D0_Pin D1_Pin + D13_Pin D15_Pin D14_Pin */ + GPIO_InitStruct.Pin = D3_Pin|D2_Pin|D0_Pin|D1_Pin + |D13_Pin|D15_Pin|D14_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + HAL_GPIO_Init(GPIOD, &GPIO_InitStruct); + + /*Configure GPIO pins : SDIO1_D2_Pin SDIO1_CK_Pin SDIO1_D3_Pin SDIO1_D1_Pin + SDIO1_D0_Pin */ + GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_CK_Pin|SDIO1_D3_Pin|SDIO1_D1_Pin + |SDIO1_D0_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1; + HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); + + /*Configure GPIO pins : WIFI_BOOT_Pin WIFI_WKUP_Pin WIFI_RST_Pin */ + GPIO_InitStruct.Pin = WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + HAL_GPIO_Init(GPIOI, &GPIO_InitStruct); + + /*Configure GPIO pins : FMC_NBL0_Pin FMC_NBL1_Pin D9_Pin D4_Pin + D10_Pin D11_Pin D7_Pin D6_Pin + D12_Pin D5_Pin D8_Pin */ + GPIO_InitStruct.Pin = FMC_NBL0_Pin|FMC_NBL1_Pin|D9_Pin|D4_Pin + |D10_Pin|D11_Pin|D7_Pin|D6_Pin + |D12_Pin|D5_Pin|D8_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + HAL_GPIO_Init(GPIOE, &GPIO_InitStruct); + + /*Configure GPIO pins : USER_LED1_Pin AUDIO_NRST_Pin USER_LED2_Pin */ + GPIO_InitStruct.Pin = USER_LED1_Pin|AUDIO_NRST_Pin|USER_LED2_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + HAL_GPIO_Init(GPIOG, &GPIO_InitStruct); + + /*Configure GPIO pin : SDIO1_CMD_Pin */ + GPIO_InitStruct.Pin = SDIO1_CMD_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1; + HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct); + + /*Configure GPIO pin : uSD_Detect_Pin */ + GPIO_InitStruct.Pin = uSD_Detect_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + GPIO_InitStruct.Pull = GPIO_PULLUP; + HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct); + + /*Configure GPIO pin : SPI2_SCK_Pin */ + GPIO_InitStruct.Pin = SPI2_SCK_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; + HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct); + + /*Configure GPIO pins : SPI2_NSS_Pin LCD_BL_CTRL_Pin LCD_ON_OFF_Pin */ + GPIO_InitStruct.Pin = SPI2_NSS_Pin|LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + + /*Configure GPIO pins : VCP_RX_Pin VCP_TX_Pin */ + GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF7_USART1; + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + + /*Configure GPIO pin : WAKEUP_Pin */ + GPIO_InitStruct.Pin = WAKEUP_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + GPIO_InitStruct.Pull = GPIO_NOPULL; + HAL_GPIO_Init(WAKEUP_GPIO_Port, &GPIO_InitStruct); + + /*Configure GPIO pins : A1_Pin A0_Pin A2_Pin A4_Pin + A3_Pin A5_Pin A7_Pin SDNRAS_Pin + A9_Pin A8_Pin A6_Pin */ + GPIO_InitStruct.Pin = A1_Pin|A0_Pin|A2_Pin|A4_Pin + |A3_Pin|A5_Pin|A7_Pin|SDNRAS_Pin + |A9_Pin|A8_Pin|A6_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + HAL_GPIO_Init(GPIOF, &GPIO_InitStruct); + + /*Configure GPIO pin : MCO_Pin */ + GPIO_InitStruct.Pin = MCO_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct); + + /*Configure GPIO pins : SPI2_MISO_Pin SPI2_MOSI_Pin */ + GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; + HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); + + /*Configure GPIO pin : LCD_INT_Pin */ + GPIO_InitStruct.Pin = LCD_INT_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + GPIO_InitStruct.Pull = GPIO_NOPULL; + HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct); + + /*Configure GPIO pins : SDNE1_Pin SDNWE_Pin SDCKE1_Pin */ + GPIO_InitStruct.Pin = SDNE1_Pin|SDNWE_Pin|SDCKE1_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + HAL_GPIO_Init(GPIOH, &GPIO_InitStruct); + + /*Configure GPIO pins : I2S6_WS_Pin I2S6_MCK_Pin */ + GPIO_InitStruct.Pin = I2S6_WS_Pin|I2S6_MCK_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF5_SPI6; + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + + /* EXTI interrupt init*/ + HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0); + HAL_NVIC_EnableIRQ(EXTI2_IRQn); + +} + +/* USER CODE BEGIN 4 */ + +/* USER CODE END 4 */ + +/** + * @brief Period elapsed callback in non blocking mode + * @note This function is called when TIM6 interrupt took place, inside + * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment + * a global variable "uwTick" used as application time base. + * @param htim : TIM handle + * @retval None + */ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* USER CODE BEGIN Callback 0 */ + + /* USER CODE END Callback 0 */ + if (htim->Instance == TIM6) { + HAL_IncTick(); + } + /* USER CODE BEGIN Callback 1 */ + + /* USER CODE END Callback 1 */ +} + +/** + * @brief This function is executed in case of error occurrence. + * @retval None + */ +void Error_Handler(void) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + __disable_irq(); + while (1) + { + } + /* USER CODE END Error_Handler_Debug */ +} + +#ifdef USE_FULL_ASSERT +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval None + */ +void assert_failed(uint8_t *file, uint32_t line) +{ + /* USER CODE BEGIN 6 */ + /* User can add his own implementation to report the file name and line number, + ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + /* USER CODE END 6 */ +} +#endif /* USE_FULL_ASSERT */ diff --git a/Core/Src/stm32h7xx_hal_msp.c b/Core/Src/stm32h7xx_hal_msp.c new file mode 100644 index 0000000..734053c --- /dev/null +++ b/Core/Src/stm32h7xx_hal_msp.c @@ -0,0 +1,562 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_hal_msp.c + * @brief This file provides code for the MSP Initialization + * and de-Initialization codes. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN Define */ + +/* USER CODE END Define */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN Macro */ + +/* USER CODE END Macro */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* External functions --------------------------------------------------------*/ +/* USER CODE BEGIN ExternalFunctions */ + +/* USER CODE END ExternalFunctions */ + +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ +/** + * Initializes the Global MSP. + */ +void HAL_MspInit(void) +{ + /* USER CODE BEGIN MspInit 0 */ + + /* USER CODE END MspInit 0 */ + + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + /* System interrupt init*/ + + /* USER CODE BEGIN MspInit 1 */ + + /* USER CODE END MspInit 1 */ +} + +/** +* @brief CRC MSP Initialization +* This function configures the hardware resources used in this example +* @param hcrc: CRC handle pointer +* @retval None +*/ +void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc) +{ + if(hcrc->Instance==CRC) + { + /* USER CODE BEGIN CRC_MspInit 0 */ + + /* USER CODE END CRC_MspInit 0 */ + /* Peripheral clock enable */ + __HAL_RCC_CRC_CLK_ENABLE(); + /* USER CODE BEGIN CRC_MspInit 1 */ + + /* USER CODE END CRC_MspInit 1 */ + } + +} + +/** +* @brief CRC MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param hcrc: CRC handle pointer +* @retval None +*/ +void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc) +{ + if(hcrc->Instance==CRC) + { + /* USER CODE BEGIN CRC_MspDeInit 0 */ + + /* USER CODE END CRC_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_CRC_CLK_DISABLE(); + /* USER CODE BEGIN CRC_MspDeInit 1 */ + + /* USER CODE END CRC_MspDeInit 1 */ + } + +} + +/** +* @brief DMA2D MSP Initialization +* This function configures the hardware resources used in this example +* @param hdma2d: DMA2D handle pointer +* @retval None +*/ +void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d) +{ + if(hdma2d->Instance==DMA2D) + { + /* USER CODE BEGIN DMA2D_MspInit 0 */ + + /* USER CODE END DMA2D_MspInit 0 */ + /* Peripheral clock enable */ + __HAL_RCC_DMA2D_CLK_ENABLE(); + /* DMA2D interrupt Init */ + HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0); + HAL_NVIC_EnableIRQ(DMA2D_IRQn); + /* USER CODE BEGIN DMA2D_MspInit 1 */ + + /* USER CODE END DMA2D_MspInit 1 */ + } + +} + +/** +* @brief DMA2D MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param hdma2d: DMA2D handle pointer +* @retval None +*/ +void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d) +{ + if(hdma2d->Instance==DMA2D) + { + /* USER CODE BEGIN DMA2D_MspDeInit 0 */ + + /* USER CODE END DMA2D_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_DMA2D_CLK_DISABLE(); + + /* DMA2D interrupt DeInit */ + HAL_NVIC_DisableIRQ(DMA2D_IRQn); + /* USER CODE BEGIN DMA2D_MspDeInit 1 */ + + /* USER CODE END DMA2D_MspDeInit 1 */ + } + +} + +/** +* @brief I2C MSP Initialization +* This function configures the hardware resources used in this example +* @param hi2c: I2C handle pointer +* @retval None +*/ +void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c) +{ + GPIO_InitTypeDef GPIO_InitStruct = {0}; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + if(hi2c->Instance==I2C4) + { + /* USER CODE BEGIN I2C4_MspInit 0 */ + + /* USER CODE END I2C4_MspInit 0 */ + + /** Initializes the peripherals clock + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4; + PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1; + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + { + Error_Handler(); + } + + __HAL_RCC_GPIOD_CLK_ENABLE(); + /**I2C4 GPIO Configuration + PD13 ------> I2C4_SDA + PD12 ------> I2C4_SCL + */ + GPIO_InitStruct.Pin = I2C4_SDA_Pin|I2C4_SCL_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; + GPIO_InitStruct.Pull = GPIO_PULLUP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF4_I2C4; + HAL_GPIO_Init(GPIOD, &GPIO_InitStruct); + + /* Peripheral clock enable */ + __HAL_RCC_I2C4_CLK_ENABLE(); + /* USER CODE BEGIN I2C4_MspInit 1 */ + + /* USER CODE END I2C4_MspInit 1 */ + } + +} + +/** +* @brief I2C MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param hi2c: I2C handle pointer +* @retval None +*/ +void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c) +{ + if(hi2c->Instance==I2C4) + { + /* USER CODE BEGIN I2C4_MspDeInit 0 */ + + /* USER CODE END I2C4_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_I2C4_CLK_DISABLE(); + + /**I2C4 GPIO Configuration + PD13 ------> I2C4_SDA + PD12 ------> I2C4_SCL + */ + HAL_GPIO_DeInit(I2C4_SDA_GPIO_Port, I2C4_SDA_Pin); + + HAL_GPIO_DeInit(I2C4_SCL_GPIO_Port, I2C4_SCL_Pin); + + /* USER CODE BEGIN I2C4_MspDeInit 1 */ + + /* USER CODE END I2C4_MspDeInit 1 */ + } + +} + +/** +* @brief LTDC MSP Initialization +* This function configures the hardware resources used in this example +* @param hltdc: LTDC handle pointer +* @retval None +*/ +void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc) +{ + GPIO_InitTypeDef GPIO_InitStruct = {0}; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + if(hltdc->Instance==LTDC) + { + /* USER CODE BEGIN LTDC_MspInit 0 */ + + /* USER CODE END LTDC_MspInit 0 */ + + /** Initializes the peripherals clock + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC; + PeriphClkInitStruct.PLL3.PLL3M = 2; + PeriphClkInitStruct.PLL3.PLL3N = 11; + PeriphClkInitStruct.PLL3.PLL3P = 17; + PeriphClkInitStruct.PLL3.PLL3Q = 2; + PeriphClkInitStruct.PLL3.PLL3R = 21; + PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3; + PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE; + PeriphClkInitStruct.PLL3.PLL3FRACN = 5462.0; + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + { + Error_Handler(); + } + + /* Peripheral clock enable */ + __HAL_RCC_LTDC_CLK_ENABLE(); + + __HAL_RCC_GPIOK_CLK_ENABLE(); + __HAL_RCC_GPIOJ_CLK_ENABLE(); + __HAL_RCC_GPIOI_CLK_ENABLE(); + /**LTDC GPIO Configuration + PK5 ------> LTDC_B6 + PK6 ------> LTDC_B7 + PK3 ------> LTDC_B4 + PJ15 ------> LTDC_B3 + PK4 ------> LTDC_B5 + PJ14 ------> LTDC_B2 + PK7 ------> LTDC_DE + PJ13 ------> LTDC_B1 + PJ12 ------> LTDC_B0 + PI12 ------> LTDC_HSYNC + PI14 ------> LTDC_CLK + PI13 ------> LTDC_VSYNC + PK2 ------> LTDC_G7 + PK1 ------> LTDC_G6 + PJ11 ------> LTDC_G4 + PK0 ------> LTDC_G5 + PJ10 ------> LTDC_G3 + PJ9 ------> LTDC_G2 + PJ8 ------> LTDC_G1 + PJ6 ------> LTDC_R7 + PJ7 ------> LTDC_G0 + PI15 ------> LTDC_R0 + PJ0 ------> LTDC_R1 + PJ5 ------> LTDC_R6 + PJ1 ------> LTDC_R2 + PJ4 ------> LTDC_R5 + PJ2 ------> LTDC_R3 + PJ3 ------> LTDC_R4 + */ + GPIO_InitStruct.Pin = LCD_B6_Pin|LCD_B7_Pin|LCD_B4_Pin|LCD_B5_Pin + |LCD_DE_Pin|LCD_G7_Pin|LCD_G6_Pin|LCD_G5_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF14_LTDC; + HAL_GPIO_Init(GPIOK, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = LCD_B3_Pin|LCD_B2_Pin|LCD_B1_Pin|LCD_B0_Pin + |LCD_G4_Pin|LCD_G3_Pin|LCD_G2_Pin|LCD_G1_Pin + |LCD_R7_Pin|LCD_G0_Pin|LCD_R1_Pin|LCD_R6_Pin + |LCD_R2_Pin|LCD_R5_Pin|LCD_R3_Pin|LCD_R4_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF14_LTDC; + HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_CLK_Pin|LCD_VSYNC_Pin|LCD_R0_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF14_LTDC; + HAL_GPIO_Init(GPIOI, &GPIO_InitStruct); + + /* LTDC interrupt Init */ + HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0); + HAL_NVIC_EnableIRQ(LTDC_IRQn); + /* USER CODE BEGIN LTDC_MspInit 1 */ + + /* USER CODE END LTDC_MspInit 1 */ + } + +} + +/** +* @brief LTDC MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param hltdc: LTDC handle pointer +* @retval None +*/ +void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc) +{ + if(hltdc->Instance==LTDC) + { + /* USER CODE BEGIN LTDC_MspDeInit 0 */ + + /* USER CODE END LTDC_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_LTDC_CLK_DISABLE(); + + /**LTDC GPIO Configuration + PK5 ------> LTDC_B6 + PK6 ------> LTDC_B7 + PK3 ------> LTDC_B4 + PJ15 ------> LTDC_B3 + PK4 ------> LTDC_B5 + PJ14 ------> LTDC_B2 + PK7 ------> LTDC_DE + PJ13 ------> LTDC_B1 + PJ12 ------> LTDC_B0 + PI12 ------> LTDC_HSYNC + PI14 ------> LTDC_CLK + PI13 ------> LTDC_VSYNC + PK2 ------> LTDC_G7 + PK1 ------> LTDC_G6 + PJ11 ------> LTDC_G4 + PK0 ------> LTDC_G5 + PJ10 ------> LTDC_G3 + PJ9 ------> LTDC_G2 + PJ8 ------> LTDC_G1 + PJ6 ------> LTDC_R7 + PJ7 ------> LTDC_G0 + PI15 ------> LTDC_R0 + PJ0 ------> LTDC_R1 + PJ5 ------> LTDC_R6 + PJ1 ------> LTDC_R2 + PJ4 ------> LTDC_R5 + PJ2 ------> LTDC_R3 + PJ3 ------> LTDC_R4 + */ + HAL_GPIO_DeInit(GPIOK, LCD_B6_Pin|LCD_B7_Pin|LCD_B4_Pin|LCD_B5_Pin + |LCD_DE_Pin|LCD_G7_Pin|LCD_G6_Pin|LCD_G5_Pin); + + HAL_GPIO_DeInit(GPIOJ, LCD_B3_Pin|LCD_B2_Pin|LCD_B1_Pin|LCD_B0_Pin + |LCD_G4_Pin|LCD_G3_Pin|LCD_G2_Pin|LCD_G1_Pin + |LCD_R7_Pin|LCD_G0_Pin|LCD_R1_Pin|LCD_R6_Pin + |LCD_R2_Pin|LCD_R5_Pin|LCD_R3_Pin|LCD_R4_Pin); + + HAL_GPIO_DeInit(GPIOI, LCD_HSYNC_Pin|LCD_CLK_Pin|LCD_VSYNC_Pin|LCD_R0_Pin); + + /* LTDC interrupt DeInit */ + HAL_NVIC_DisableIRQ(LTDC_IRQn); + /* USER CODE BEGIN LTDC_MspDeInit 1 */ + + /* USER CODE END LTDC_MspDeInit 1 */ + } + +} + +/** +* @brief OSPI MSP Initialization +* This function configures the hardware resources used in this example +* @param hospi: OSPI handle pointer +* @retval None +*/ +void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi) +{ + GPIO_InitTypeDef GPIO_InitStruct = {0}; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + if(hospi->Instance==OCTOSPI1) + { + /* USER CODE BEGIN OCTOSPI1_MspInit 0 */ + + /* USER CODE END OCTOSPI1_MspInit 0 */ + + /** Initializes the peripherals clock + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI; + PeriphClkInitStruct.PLL2.PLL2M = 12; + PeriphClkInitStruct.PLL2.PLL2N = 200; + PeriphClkInitStruct.PLL2.PLL2P = 2; + PeriphClkInitStruct.PLL2.PLL2Q = 2; + PeriphClkInitStruct.PLL2.PLL2R = 4; + PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1; + PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE; + PeriphClkInitStruct.PLL2.PLL2FRACN = 0; + PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2; + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + { + Error_Handler(); + } + + /* Peripheral clock enable */ + __HAL_RCC_OCTOSPIM_CLK_ENABLE(); + __HAL_RCC_OSPI1_CLK_ENABLE(); + + __HAL_RCC_GPIOG_CLK_ENABLE(); + __HAL_RCC_GPIOD_CLK_ENABLE(); + __HAL_RCC_GPIOC_CLK_ENABLE(); + __HAL_RCC_GPIOH_CLK_ENABLE(); + __HAL_RCC_GPIOB_CLK_ENABLE(); + /**OCTOSPI1 GPIO Configuration + PG9 ------> OCTOSPIM_P1_IO6 + PD7 ------> OCTOSPIM_P1_IO7 + PG6 ------> OCTOSPIM_P1_NCS + PC1 ------> OCTOSPIM_P1_IO4 + PH3 ------> OCTOSPIM_P1_IO5 + PC5 ------> OCTOSPIM_P1_DQS + PB2 ------> OCTOSPIM_P1_CLK + */ + GPIO_InitStruct.Pin = OCSPI1_IO6_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1; + HAL_GPIO_Init(OCSPI1_IO6_GPIO_Port, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = OCSPI1_IO7_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1; + HAL_GPIO_Init(OCSPI1_IO7_GPIO_Port, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = OCSPI1_NCS_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1; + HAL_GPIO_Init(OCSPI1_NCS_GPIO_Port, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = OCSPI1_IO4_Pin|OCSPI1_DQS_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1; + HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = OCSPI1_IO5_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1; + HAL_GPIO_Init(OCSPI1_IO5_GPIO_Port, &GPIO_InitStruct); + + GPIO_InitStruct.Pin = OCSPI1_CLK_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1; + HAL_GPIO_Init(OCSPI1_CLK_GPIO_Port, &GPIO_InitStruct); + + /* USER CODE BEGIN OCTOSPI1_MspInit 1 */ + + /* USER CODE END OCTOSPI1_MspInit 1 */ + } + +} + +/** +* @brief OSPI MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param hospi: OSPI handle pointer +* @retval None +*/ +void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi) +{ + if(hospi->Instance==OCTOSPI1) + { + /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */ + + /* USER CODE END OCTOSPI1_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_OCTOSPIM_CLK_DISABLE(); + __HAL_RCC_OSPI1_CLK_DISABLE(); + + /**OCTOSPI1 GPIO Configuration + PG9 ------> OCTOSPIM_P1_IO6 + PD7 ------> OCTOSPIM_P1_IO7 + PG6 ------> OCTOSPIM_P1_NCS + PC1 ------> OCTOSPIM_P1_IO4 + PH3 ------> OCTOSPIM_P1_IO5 + PC5 ------> OCTOSPIM_P1_DQS + PB2 ------> OCTOSPIM_P1_CLK + */ + HAL_GPIO_DeInit(GPIOG, OCSPI1_IO6_Pin|OCSPI1_NCS_Pin); + + HAL_GPIO_DeInit(OCSPI1_IO7_GPIO_Port, OCSPI1_IO7_Pin); + + HAL_GPIO_DeInit(GPIOC, OCSPI1_IO4_Pin|OCSPI1_DQS_Pin); + + HAL_GPIO_DeInit(OCSPI1_IO5_GPIO_Port, OCSPI1_IO5_Pin); + + HAL_GPIO_DeInit(OCSPI1_CLK_GPIO_Port, OCSPI1_CLK_Pin); + + /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */ + + /* USER CODE END OCTOSPI1_MspDeInit 1 */ + } + +} + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ diff --git a/Core/Src/stm32h7xx_hal_timebase_tim.c b/Core/Src/stm32h7xx_hal_timebase_tim.c new file mode 100644 index 0000000..e669c09 --- /dev/null +++ b/Core/Src/stm32h7xx_hal_timebase_tim.c @@ -0,0 +1,130 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_hal_timebase_TIM.c + * @brief HAL time base based on the hardware TIM. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" +#include "stm32h7xx_hal_tim.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +TIM_HandleTypeDef htim6; +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief This function configures the TIM6 as a time base source. + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). + * @param TickPriority: Tick interrupt priority. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) +{ + RCC_ClkInitTypeDef clkconfig; + uint32_t uwTimclock, uwAPB1Prescaler; + + uint32_t uwPrescalerValue; + uint32_t pFLatency; +/*Configure the TIM6 IRQ priority */ + if (TickPriority < (1UL << __NVIC_PRIO_BITS)) + { + HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U); + + /* Enable the TIM6 global Interrupt */ + HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); + uwTickPrio = TickPriority; + } + else + { + return HAL_ERROR; + } + + /* Enable TIM6 clock */ + __HAL_RCC_TIM6_CLK_ENABLE(); + + /* Get clock configuration */ + HAL_RCC_GetClockConfig(&clkconfig, &pFLatency); + + /* Get APB1 prescaler */ + uwAPB1Prescaler = clkconfig.APB1CLKDivider; + /* Compute TIM6 clock */ + if (uwAPB1Prescaler == RCC_HCLK_DIV1) + { + uwTimclock = HAL_RCC_GetPCLK1Freq(); + } + else + { + uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq(); + } + + /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */ + uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U); + + /* Initialize TIM6 */ + htim6.Instance = TIM6; + + /* Initialize TIMx peripheral as follow: + + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base. + + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock. + + ClockDivision = 0 + + Counter direction = Up + */ + htim6.Init.Period = (1000000U / 1000U) - 1U; + htim6.Init.Prescaler = uwPrescalerValue; + htim6.Init.ClockDivision = 0; + htim6.Init.CounterMode = TIM_COUNTERMODE_UP; + + if(HAL_TIM_Base_Init(&htim6) == HAL_OK) + { + /* Start the TIM time Base generation in interrupt mode */ + return HAL_TIM_Base_Start_IT(&htim6); + } + + /* Return function status */ + return HAL_ERROR; +} + +/** + * @brief Suspend Tick increment. + * @note Disable the tick increment by disabling TIM6 update interrupt. + * @param None + * @retval None + */ +void HAL_SuspendTick(void) +{ + /* Disable TIM6 update Interrupt */ + __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE); +} + +/** + * @brief Resume Tick increment. + * @note Enable the tick increment by Enabling TIM6 update interrupt. + * @param None + * @retval None + */ +void HAL_ResumeTick(void) +{ + /* Enable TIM6 Update interrupt */ + __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE); +} + diff --git a/Core/Src/stm32h7xx_it.c b/Core/Src/stm32h7xx_it.c new file mode 100644 index 0000000..f62171f --- /dev/null +++ b/Core/Src/stm32h7xx_it.c @@ -0,0 +1,222 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_it.c + * @brief Interrupt Service Routines. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +#include "stm32h7xx_it.h" +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/* External variables --------------------------------------------------------*/ +extern DMA2D_HandleTypeDef hdma2d; +extern LTDC_HandleTypeDef hltdc; +extern TIM_HandleTypeDef htim6; + +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/******************************************************************************/ +/* Cortex Processor Interruption and Exception Handlers */ +/******************************************************************************/ +/** + * @brief This function handles Non maskable interrupt. + */ +void NMI_Handler(void) +{ + /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ + + /* USER CODE END NonMaskableInt_IRQn 0 */ + /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ + while (1) + { + } + /* USER CODE END NonMaskableInt_IRQn 1 */ +} + +/** + * @brief This function handles Hard fault interrupt. + */ +void HardFault_Handler(void) +{ + /* USER CODE BEGIN HardFault_IRQn 0 */ + + /* USER CODE END HardFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_HardFault_IRQn 0 */ + /* USER CODE END W1_HardFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Memory management fault. + */ +void MemManage_Handler(void) +{ + /* USER CODE BEGIN MemoryManagement_IRQn 0 */ + + /* USER CODE END MemoryManagement_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */ + /* USER CODE END W1_MemoryManagement_IRQn 0 */ + } +} + +/** + * @brief This function handles Pre-fetch fault, memory access fault. + */ +void BusFault_Handler(void) +{ + /* USER CODE BEGIN BusFault_IRQn 0 */ + + /* USER CODE END BusFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_BusFault_IRQn 0 */ + /* USER CODE END W1_BusFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Undefined instruction or illegal state. + */ +void UsageFault_Handler(void) +{ + /* USER CODE BEGIN UsageFault_IRQn 0 */ + + /* USER CODE END UsageFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_UsageFault_IRQn 0 */ + /* USER CODE END W1_UsageFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Debug monitor. + */ +void DebugMon_Handler(void) +{ + /* USER CODE BEGIN DebugMonitor_IRQn 0 */ + + /* USER CODE END DebugMonitor_IRQn 0 */ + /* USER CODE BEGIN DebugMonitor_IRQn 1 */ + + /* USER CODE END DebugMonitor_IRQn 1 */ +} + +/******************************************************************************/ +/* STM32H7xx Peripheral Interrupt Handlers */ +/* Add here the Interrupt Handlers for the used peripherals. */ +/* For the available peripheral interrupt handler names, */ +/* please refer to the startup file (startup_stm32h7xx.s). */ +/******************************************************************************/ + +/** + * @brief This function handles EXTI line2 interrupt. + */ +void EXTI2_IRQHandler(void) +{ + /* USER CODE BEGIN EXTI2_IRQn 0 */ + + /* USER CODE END EXTI2_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler(LCD_INT_Pin); + /* USER CODE BEGIN EXTI2_IRQn 1 */ + + /* USER CODE END EXTI2_IRQn 1 */ +} + +/** + * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts. + */ +void TIM6_DAC_IRQHandler(void) +{ + /* USER CODE BEGIN TIM6_DAC_IRQn 0 */ + + /* USER CODE END TIM6_DAC_IRQn 0 */ + HAL_TIM_IRQHandler(&htim6); + /* USER CODE BEGIN TIM6_DAC_IRQn 1 */ + + /* USER CODE END TIM6_DAC_IRQn 1 */ +} + +/** + * @brief This function handles LTDC global interrupt. + */ +void LTDC_IRQHandler(void) +{ + /* USER CODE BEGIN LTDC_IRQn 0 */ + + /* USER CODE END LTDC_IRQn 0 */ + HAL_LTDC_IRQHandler(&hltdc); + /* USER CODE BEGIN LTDC_IRQn 1 */ + + /* USER CODE END LTDC_IRQn 1 */ +} + +/** + * @brief This function handles DMA2D global interrupt. + */ +void DMA2D_IRQHandler(void) +{ + /* USER CODE BEGIN DMA2D_IRQn 0 */ + + /* USER CODE END DMA2D_IRQn 0 */ + HAL_DMA2D_IRQHandler(&hdma2d); + /* USER CODE BEGIN DMA2D_IRQn 1 */ + + /* USER CODE END DMA2D_IRQn 1 */ +} + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ diff --git a/Core/Src/syscalls.c b/Core/Src/syscalls.c new file mode 100644 index 0000000..fadb992 --- /dev/null +++ b/Core/Src/syscalls.c @@ -0,0 +1,155 @@ +/** + ****************************************************************************** + * @file syscalls.c + * @author Auto-generated by STM32CubeIDE + * @brief STM32CubeIDE Minimal System calls file + * + * For more information about which c-functions + * need which of these lowlevel functions + * please consult the Newlib libc-manual + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Includes */ +#include +#include +#include +#include +#include +#include +#include +#include + + +/* Variables */ +extern int __io_putchar(int ch) __attribute__((weak)); +extern int __io_getchar(void) __attribute__((weak)); + + +char *__env[1] = { 0 }; +char **environ = __env; + + +/* Functions */ +void initialise_monitor_handles() +{ +} + +int _getpid(void) +{ + return 1; +} + +int _kill(int pid, int sig) +{ + errno = EINVAL; + return -1; +} + +void _exit (int status) +{ + _kill(status, -1); + while (1) {} /* Make sure we hang here */ +} + +__attribute__((weak)) int _read(int file, char *ptr, int len) +{ + int DataIdx; + + for (DataIdx = 0; DataIdx < len; DataIdx++) + { + *ptr++ = __io_getchar(); + } + +return len; +} + +__attribute__((weak)) int _write(int file, char *ptr, int len) +{ + int DataIdx; + + for (DataIdx = 0; DataIdx < len; DataIdx++) + { + __io_putchar(*ptr++); + } + return len; +} + +int _close(int file) +{ + return -1; +} + + +int _fstat(int file, struct stat *st) +{ + st->st_mode = S_IFCHR; + return 0; +} + +int _isatty(int file) +{ + return 1; +} + +int _lseek(int file, int ptr, int dir) +{ + return 0; +} + +int _open(char *path, int flags, ...) +{ + /* Pretend like we always fail */ + return -1; +} + +int _wait(int *status) +{ + errno = ECHILD; + return -1; +} + +int _unlink(char *name) +{ + errno = ENOENT; + return -1; +} + +int _times(struct tms *buf) +{ + return -1; +} + +int _stat(char *file, struct stat *st) +{ + st->st_mode = S_IFCHR; + return 0; +} + +int _link(char *old, char *new) +{ + errno = EMLINK; + return -1; +} + +int _fork(void) +{ + errno = EAGAIN; + return -1; +} + +int _execve(char *name, char **argv, char **env) +{ + errno = ENOMEM; + return -1; +} diff --git a/Core/Src/sysmem.c b/Core/Src/sysmem.c new file mode 100644 index 0000000..54081ac --- /dev/null +++ b/Core/Src/sysmem.c @@ -0,0 +1,79 @@ +/** + ****************************************************************************** + * @file sysmem.c + * @author Generated by STM32CubeIDE + * @brief STM32CubeIDE System Memory calls file + * + * For more information about which C functions + * need which of these lowlevel functions + * please consult the newlib libc manual + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Includes */ +#include +#include + +/** + * Pointer to the current high watermark of the heap usage + */ +static uint8_t *__sbrk_heap_end = NULL; + +/** + * @brief _sbrk() allocates memory to the newlib heap and is used by malloc + * and others from the C library + * + * @verbatim + * ############################################################################ + * # .data # .bss # newlib heap # MSP stack # + * # # # # Reserved by _Min_Stack_Size # + * ############################################################################ + * ^-- RAM start ^-- _end _estack, RAM end --^ + * @endverbatim + * + * This implementation starts allocating at the '_end' linker symbol + * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack + * The implementation considers '_estack' linker symbol to be RAM end + * NOTE: If the MSP stack, at any point during execution, grows larger than the + * reserved size, please increase the '_Min_Stack_Size'. + * + * @param incr Memory size + * @return Pointer to allocated memory + */ +void *_sbrk(ptrdiff_t incr) +{ + extern uint8_t _end; /* Symbol defined in the linker script */ + extern uint8_t _estack; /* Symbol defined in the linker script */ + extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */ + const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size; + const uint8_t *max_heap = (uint8_t *)stack_limit; + uint8_t *prev_heap_end; + + /* Initialize heap end at first call */ + if (NULL == __sbrk_heap_end) + { + __sbrk_heap_end = &_end; + } + + /* Protect heap from growing into the reserved MSP stack */ + if (__sbrk_heap_end + incr > max_heap) + { + errno = ENOMEM; + return (void *)-1; + } + + prev_heap_end = __sbrk_heap_end; + __sbrk_heap_end += incr; + + return (void *)prev_heap_end; +} diff --git a/Core/Src/system_stm32h7xx.c b/Core/Src/system_stm32h7xx.c new file mode 100644 index 0000000..c99a7b1 --- /dev/null +++ b/Core/Src/system_stm32h7xx.c @@ -0,0 +1,450 @@ +/** + ****************************************************************************** + * @file system_stm32h7xx.c + * @author MCD Application Team + * @brief CMSIS Cortex-Mx Device Peripheral Access Layer System Source File. + * + * This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32h7xx.s" file. + * + * - SystemCoreClock variable: Contains the core clock, it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32h7xx_system + * @{ + */ + +/** @addtogroup STM32H7xx_System_Private_Includes + * @{ + */ + +#include "stm32h7xx.h" +#include + +#if !defined (HSE_VALUE) +#define HSE_VALUE ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (CSI_VALUE) + #define CSI_VALUE ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* CSI_VALUE */ + +#if !defined (HSI_VALUE) + #define HSI_VALUE ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Defines + * @{ + */ + +/************************* Miscellaneous Configuration ************************/ +/*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) */ +/* #define DATA_IN_D2_SRAM */ + +/* Note: Following vector table addresses must be defined in line with linker + configuration. */ +/*!< Uncomment the following line if you need to relocate the vector table + anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic + remap of boot address selected */ +/* #define USER_VECT_TAB_ADDRESS */ + +#if defined(USER_VECT_TAB_ADDRESS) +#if defined(DUAL_CORE) && defined(CORE_CM4) +/*!< Uncomment the following line if you need to relocate your vector Table + in D2 AXI SRAM else user remap will be done in FLASH BANK2. */ +/* #define VECT_TAB_SRAM */ +#if defined(VECT_TAB_SRAM) +#define VECT_TAB_BASE_ADDRESS D2_AXISRAM_BASE /*!< Vector Table base address field. + This value must be a multiple of 0x300. */ +#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field. + This value must be a multiple of 0x300. */ +#else +#define VECT_TAB_BASE_ADDRESS FLASH_BANK2_BASE /*!< Vector Table base address field. + This value must be a multiple of 0x300. */ +#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field. + This value must be a multiple of 0x300. */ +#endif /* VECT_TAB_SRAM */ +#else +/*!< Uncomment the following line if you need to relocate your vector Table + in D1 AXI SRAM else user remap will be done in FLASH BANK1. */ +/* #define VECT_TAB_SRAM */ +#if defined(VECT_TAB_SRAM) +#define VECT_TAB_BASE_ADDRESS D1_AXISRAM_BASE /*!< Vector Table base address field. + This value must be a multiple of 0x300. */ +#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field. + This value must be a multiple of 0x300. */ +#else +#define VECT_TAB_BASE_ADDRESS FLASH_BANK1_BASE /*!< Vector Table base address field. + This value must be a multiple of 0x300. */ +#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field. + This value must be a multiple of 0x300. */ +#endif /* VECT_TAB_SRAM */ +#endif /* DUAL_CORE && CORE_CM4 */ +#endif /* USER_VECT_TAB_ADDRESS */ +/******************************************************************************/ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Variables + * @{ + */ + /* This variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetHCLKFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ + uint32_t SystemCoreClock = 64000000; + uint32_t SystemD2Clock = 64000000; + const uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9}; + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_FunctionPrototypes + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system + * Initialize the FPU setting and vector table location + * configuration. + * @param None + * @retval None + */ +void SystemInit (void) +{ +#if defined (DATA_IN_D2_SRAM) + __IO uint32_t tmpreg; +#endif /* DATA_IN_D2_SRAM */ + + /* FPU settings ------------------------------------------------------------*/ + #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2))); /* set CP10 and CP11 Full Access */ + #endif + /* Reset the RCC clock configuration to the default reset state ------------*/ + + /* Increasing the CPU frequency */ + if(FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT)); + } + + /* Set HSION bit */ + RCC->CR |= RCC_CR_HSION; + + /* Reset CFGR register */ + RCC->CFGR = 0x00000000; + + /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */ + RCC->CR &= 0xEAF6ED7FU; + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT)); + } + +#if defined(D3_SRAM_BASE) + /* Reset D1CFGR register */ + RCC->D1CFGR = 0x00000000; + + /* Reset D2CFGR register */ + RCC->D2CFGR = 0x00000000; + + /* Reset D3CFGR register */ + RCC->D3CFGR = 0x00000000; +#else + /* Reset CDCFGR1 register */ + RCC->CDCFGR1 = 0x00000000; + + /* Reset CDCFGR2 register */ + RCC->CDCFGR2 = 0x00000000; + + /* Reset SRDCFGR register */ + RCC->SRDCFGR = 0x00000000; +#endif + /* Reset PLLCKSELR register */ + RCC->PLLCKSELR = 0x02020200; + + /* Reset PLLCFGR register */ + RCC->PLLCFGR = 0x01FF0000; + /* Reset PLL1DIVR register */ + RCC->PLL1DIVR = 0x01010280; + /* Reset PLL1FRACR register */ + RCC->PLL1FRACR = 0x00000000; + + /* Reset PLL2DIVR register */ + RCC->PLL2DIVR = 0x01010280; + + /* Reset PLL2FRACR register */ + + RCC->PLL2FRACR = 0x00000000; + /* Reset PLL3DIVR register */ + RCC->PLL3DIVR = 0x01010280; + + /* Reset PLL3FRACR register */ + RCC->PLL3FRACR = 0x00000000; + + /* Reset HSEBYP bit */ + RCC->CR &= 0xFFFBFFFFU; + + /* Disable all interrupts */ + RCC->CIER = 0x00000000; + +#if (STM32H7_DEV_ID == 0x450UL) + /* dual core CM7 or single core line */ + if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) + { + /* if stm32h7 revY*/ + /* Change the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */ + *((__IO uint32_t*)0x51008108) = 0x000000001U; + } +#endif /* STM32H7_DEV_ID */ + +#if defined(DATA_IN_D2_SRAM) + /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */ +#if defined(RCC_AHB2ENR_D2SRAM3EN) + RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN); +#elif defined(RCC_AHB2ENR_D2SRAM2EN) + RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN); +#else + RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN); +#endif /* RCC_AHB2ENR_D2SRAM3EN */ + + tmpreg = RCC->AHB2ENR; + (void) tmpreg; +#endif /* DATA_IN_D2_SRAM */ + +#if defined(DUAL_CORE) && defined(CORE_CM4) + /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/ +#if defined(USER_VECT_TAB_ADDRESS) + SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */ +#endif /* USER_VECT_TAB_ADDRESS */ + +#else + /* + * Disable the FMC bank1 (enabled after reset). + * This, prevents CPU speculation access on this bank which blocks the use of FMC during + * 24us. During this time the others FMC master (such as LTDC) cannot use it! + */ + FMC_Bank1_R->BTCR[0] = 0x000030D2; + + /* Configure the Vector Table location -------------------------------------*/ +#if defined(USER_VECT_TAB_ADDRESS) + SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */ +#endif /* USER_VECT_TAB_ADDRESS */ + +#endif /*DUAL_CORE && CORE_CM4*/ +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock , it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*) + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***) + * - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*), + * HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors. + * + * (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value + * 64 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value + * 25 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * @param None + * @retval None + */ +void SystemCoreClockUpdate (void) +{ + uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp; + uint32_t common_system_clock; + float_t fracn1, pllvco; + + + /* Get SYSCLK source -------------------------------------------------------*/ + + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */ + common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)); + break; + + case RCC_CFGR_SWS_CSI: /* CSI used as system clock source */ + common_system_clock = CSI_VALUE; + break; + + case RCC_CFGR_SWS_HSE: /* HSE used as system clock source */ + common_system_clock = HSE_VALUE; + break; + + case RCC_CFGR_SWS_PLL1: /* PLL1 used as system clock source */ + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4) ; + pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos); + fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3)); + + if (pllm != 0U) + { + switch (pllsource) + { + case RCC_PLLCKSELR_PLLSRC_HSI: /* HSI used as PLL clock source */ + + hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ; + pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + + break; + + case RCC_PLLCKSELR_PLLSRC_CSI: /* CSI used as PLL clock source */ + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + case RCC_PLLCKSELR_PLLSRC_HSE: /* HSE used as PLL clock source */ + pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + default: + hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ; + pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + } + pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ; + common_system_clock = (uint32_t)(float_t)(pllvco/(float_t)pllp); + } + else + { + common_system_clock = 0U; + } + break; + + default: + common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)); + break; + } + + /* Compute SystemClock frequency --------------------------------------------------*/ +#if defined (RCC_D1CFGR_D1CPRE) + tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]; + + /* common_system_clock frequency : CM7 CPU frequency */ + common_system_clock >>= tmp; + + /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency */ + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); + +#else + tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]; + + /* common_system_clock frequency : CM7 CPU frequency */ + common_system_clock >>= tmp; + + /* SystemD2Clock frequency : AXI and AHBs Clock frequency */ + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); + +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; +#endif /* DUAL_CORE && CORE_CM4 */ +} + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ diff --git a/Core/Src/tx_initialize_low_level.S b/Core/Src/tx_initialize_low_level.S new file mode 100644 index 0000000..4879528 --- /dev/null +++ b/Core/Src/tx_initialize_low_level.S @@ -0,0 +1,665 @@ + +// by default AzureRTOS is configured to use static byte pool for +// allocation, in case dynamic allocation is to be used, uncomment +// the define below and update the linker files to define the following symbols +// EWARM toolchain: +// place in RAM_region { last section FREE_MEM}; +// MDK-ARM toolchain; +// either define the RW_IRAM1 region in the ".sct" file or modify this file by referring to the correct memory region. +// LDR r1, =|Image$$RW_IRAM1$$ZI$$Limit| +// STM32CubeIDE toolchain: +// ._threadx_heap : +// { +// . = ALIGN(8); +// __RAM_segment_used_end__ = .; +// . = . + 64K; +// . = ALIGN(8); +// } >RAM_D1 AT> RAM_D1 +// The simplest way to provide memory for ThreadX is to define a new section, see ._threadx_heap above. +// In the example above the ThreadX heap size is set to 64KBytes. +// The ._threadx_heap must be located between the .bss and the ._user_heap_stack sections in the linker script. +// Caution: Make sure that ThreadX does not need more than the provided heap memory (64KBytes in this example). +// Read more in STM32CubeIDE User Guide, chapter: "Linker script". + +//#define USE_DYNAMIC_MEMORY_ALLOCATION + +#if defined(__clang__) +@/**************************************************************************/ +@/* */ +@/* Copyright (c) Microsoft Corporation. All rights reserved. */ +@/* */ +@/* This software is licensed under the Microsoft Software License */ +@/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +@/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +@/* and in the root directory of this software. */ +@/* */ +@/**************************************************************************/ +@ +@ +@/**************************************************************************/ +@/**************************************************************************/ +@/** */ +@/** ThreadX Component */ +@/** */ +@/** Initialize */ +@/** */ +@/**************************************************************************/ +@/**************************************************************************/ +@ +@ + .global _tx_thread_system_stack_ptr + .global _tx_initialize_unused_memory + .global _tx_timer_interrupt + .global __main + .global __tx_SVCallHandler + .global __tx_PendSVHandler + .global __tx_NMIHandler @ NMI + .global __tx_BadHandler @ HardFault + .global __tx_SVCallHandler @ SVCall + .global __tx_DBGHandler @ Monitor + .global __tx_PendSVHandler @ PendSV + .global __tx_SysTickHandler @ SysTick + .global __tx_IntHandler @ Int 0 +#ifdef USE_DYNAMIC_MEMORY_ALLOCATION + .global Image$$RW_IRAM1$$ZI$$Limit +#endif + .global __Vectors +@ +@ +SYSTEM_CLOCK = 280000000 +SYSTICK_CYCLES = ((SYSTEM_CLOCK / 100) -1) + + .text 32 + .align 4 + .syntax unified +@/**************************************************************************/ +@/* */ +@/* FUNCTION RELEASE */ +@/* */ +@/* _tx_initialize_low_level Cortex-M7/AC6 */ +@/* 6.1 */ +@/* AUTHOR */ +@/* */ +@/* William E. Lamie, Microsoft Corporation */ +@/* */ +@/* DESCRIPTION */ +@/* */ +@/* This function is responsible for any low-level processor */ +@/* initialization, including setting up interrupt vectors, setting */ +@/* up a periodic timer interrupt source, saving the system stack */ +@/* pointer for use in ISR processing later, and finding the first */ +@/* available RAM memory address for tx_application_define. */ +@/* */ +@/* INPUT */ +@/* */ +@/* None */ +@/* */ +@/* OUTPUT */ +@/* */ +@/* None */ +@/* */ +@/* CALLS */ +@/* */ +@/* None */ +@/* */ +@/* CALLED BY */ +@/* */ +@/* _tx_initialize_kernel_enter ThreadX entry function */ +@/* */ +@/* RELEASE HISTORY */ +@/* */ +@/* DATE NAME DESCRIPTION */ +@/* */ +@/* 09-30-2020 William E. Lamie Initial Version 6.1 */ +@/* */ +@/**************************************************************************/ +@VOID _tx_initialize_low_level(VOID) +@{ + .global _tx_initialize_low_level + .thumb_func +_tx_initialize_low_level: +@ +@ /* Disable interrupts during ThreadX initialization. */ +@ + CPSID i +@ +@ /* Set base of available memory to end of non-initialised RAM area. */ +@ +#ifdef USE_DYNAMIC_MEMORY_ALLOCATION + LDR r0, =_tx_initialize_unused_memory @ Build address of unused memory pointer + LDR r1, = Image$$RW_IRAM1$$ZI$$Limit @ Build first free address + ADD r1, r1, #4 @ + STR r1, [r0] @ Setup first unused memory pointer +#endif +@ +@ /* Setup Vector Table Offset Register. */ +@ + MOV r0, #0xE000E000 @ Build address of NVIC registers + LDR r1, =__Vectors @ Pickup address of vector table + STR r1, [r0, #0xD08] @ Set vector table address +@ +@ /* Set system stack pointer from vector value. */ +@ + LDR r0, =_tx_thread_system_stack_ptr @ Build address of system stack pointer + LDR r1, =__Vectors @ Pickup address of vector table + LDR r1, [r1] @ Pickup reset stack pointer + STR r1, [r0] @ Save system stack pointer +@ +@ /* Enable the cycle count register. */ +@ + LDR r0, =0xE0001000 @ Build address of DWT register + LDR r1, [r0] @ Pickup the current value + ORR r1, r1, #1 @ Set the CYCCNTENA bit + STR r1, [r0] @ Enable the cycle count register +@ +@ /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference. */ +@ + MOV r0, #0xE000E000 @ Build address of NVIC registers + LDR r1, =SYSTICK_CYCLES + STR r1, [r0, #0x14] @ Setup SysTick Reload Value + MOV r1, #0x7 @ Build SysTick Control Enable Value + STR r1, [r0, #0x10] @ Setup SysTick Control +@ +@ /* Configure handler priorities. */ +@ + LDR r1, =0x00000000 @ Rsrv, UsgF, BusF, MemM + STR r1, [r0, #0xD18] @ Setup System Handlers 4-7 Priority Registers + + LDR r1, =0xFF000000 @ SVCl, Rsrv, Rsrv, Rsrv + STR r1, [r0, #0xD1C] @ Setup System Handlers 8-11 Priority Registers + @ Note: SVC must be lowest priority, which is 0xFF + + LDR r1, =0x40FF0000 @ SysT, PnSV, Rsrv, DbgM + STR r1, [r0, #0xD20] @ Setup System Handlers 12-15 Priority Registers + @ Note: PnSV must be lowest priority, which is 0xFF +@ +@ /* Return to caller. */ +@ + BX lr +@} +@ + +@/* Define shells for each of the unused vectors. */ +@ + .global __tx_BadHandler + .thumb_func +__tx_BadHandler: + B __tx_BadHandler + +@ /* added to catch the hardfault */ + + .global __tx_HardfaultHandler + .thumb_func +__tx_HardfaultHandler: + B __tx_HardfaultHandler + +@ /* added to catch the SVC */ + + .global __tx_SVCallHandler + .thumb_func +__tx_SVCallHandler: + B __tx_SVCallHandler + +@ /* Generic interrupt handler template */ + .global __tx_IntHandler + .thumb_func +__tx_IntHandler: +@ VOID InterruptHandler (VOID) +@ { + PUSH {r0, lr} +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_enter @ Call the ISR enter function +#endif + +@ /* Do interrupt handler work here */ +@ /* BL .... */ + +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit @ Call the ISR exit function +#endif + POP {r0, lr} + BX LR +@ } + +@ /* System Tick timer interrupt handler */ + .global __tx_SysTickHandler + .global SysTick_Handler + .thumb_func +__tx_SysTickHandler: + .thumb_func +SysTick_Handler: +@ VOID TimerInterruptHandler (VOID) +@ { +@ + PUSH {r0, lr} +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_enter @ Call the ISR enter function +#endif + BL _tx_timer_interrupt +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit @ Call the ISR exit function +#endif + POP {r0, lr} + BX LR +@ } + +@ /* NMI, DBG handlers */ + .global __tx_NMIHandler + .thumb_func +__tx_NMIHandler: + B __tx_NMIHandler + + .global __tx_DBGHandler + .thumb_func +__tx_DBGHandler: + B __tx_DBGHandler +.end +#endif + +#ifdef __IAR_SYSTEMS_ASM__ +;/**************************************************************************/ +;/* */ +;/* Copyright (c) Microsoft Corporation. All rights reserved. */ +;/* */ +;/* This software is licensed under the Microsoft Software License */ +;/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +;/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +;/* and in the root directory of this software. */ +;/* */ +;/**************************************************************************/ +; +; +;/**************************************************************************/ +;/**************************************************************************/ +;/** */ +;/** ThreadX Component */ +;/** */ +;/** Initialize */ +;/** */ +;/**************************************************************************/ +;/**************************************************************************/ +; + EXTERN _tx_thread_system_stack_ptr + EXTERN _tx_initialize_unused_memory + EXTERN _tx_timer_interrupt + EXTERN __vector_table + EXTERN _tx_execution_isr_enter + EXTERN _tx_execution_isr_exit +; +; +SYSTEM_CLOCK EQU 280000000 +SYSTICK_CYCLES EQU ((SYSTEM_CLOCK / 100) -1) +#ifdef USE_DYNAMIC_MEMORY_ALLOCATION + RSEG FREE_MEM:DATA + PUBLIC __tx_free_memory_start +__tx_free_memory_start + DS32 4 +#endif +; +; + SECTION `.text`:CODE:NOROOT(2) + THUMB +;/**************************************************************************/ +;/* */ +;/* FUNCTION RELEASE */ +;/* */ +;/* _tx_initialize_low_level Cortex-M7/IAR */ +;/* 6.1 */ +;/* AUTHOR */ +;/* */ +;/* William E. Lamie, Microsoft Corporation */ +;/* */ +;/* DESCRIPTION */ +;/* */ +;/* This function is responsible for any low-level processor */ +;/* initialization, including setting up interrupt vectors, setting */ +;/* up a periodic timer interrupt source, saving the system stack */ +;/* pointer for use in ISR processing later, and finding the first */ +;/* available RAM memory address for tx_application_define. */ +;/* */ +;/* INPUT */ +;/* */ +;/* None */ +;/* */ +;/* OUTPUT */ +;/* */ +;/* None */ +;/* */ +;/* CALLS */ +;/* */ +;/* None */ +;/* */ +;/* CALLED BY */ +;/* */ +;/* _tx_initialize_kernel_enter ThreadX entry function */ +;/* */ +;/* RELEASE HISTORY */ +;/* */ +;/* DATE NAME DESCRIPTION */ +;/* */ +;/* 09-30-2020 William E. Lamie Initial Version 6.1 */ +;/* */ +;/**************************************************************************/ +;VOID _tx_initialize_low_level(VOID) +;{ + PUBLIC _tx_initialize_low_level +_tx_initialize_low_level: +; +; /* Ensure that interrupts are disabled. */ +; + CPSID i ; Disable interrupts +; +; +; /* Set base of available memory to end of non-initialised RAM area. */ +; +#ifdef USE_DYNAMIC_MEMORY_ALLOCATION + + LDR r0, =__tx_free_memory_start ; Get end of non-initialized RAM area + LDR r2, =_tx_initialize_unused_memory ; Build address of unused memory pointer + STR r0, [r2, #0] ; Save first free memory address +#endif +; +; /* Enable the cycle count register. */ +; + LDR r0, =0xE0001000 ; Build address of DWT register + LDR r1, [r0] ; Pickup the current value + ORR r1, r1, #1 ; Set the CYCCNTENA bit + STR r1, [r0] ; Enable the cycle count register +; +; /* Setup Vector Table Offset Register. */ +; + MOV r0, #0xE000E000 ; Build address of NVIC registers + LDR r1, =__vector_table ; Pickup address of vector table + STR r1, [r0, #0xD08] ; Set vector table address +; +; /* Set system stack pointer from vector value. */ +; + LDR r0, =_tx_thread_system_stack_ptr ; Build address of system stack pointer + LDR r1, =__vector_table ; Pickup address of vector table + LDR r1, [r1] ; Pickup reset stack pointer + STR r1, [r0] ; Save system stack pointer +; +; /* Configure SysTick. */ +; + MOV r0, #0xE000E000 ; Build address of NVIC registers + LDR r1, =SYSTICK_CYCLES + STR r1, [r0, #0x14] ; Setup SysTick Reload Value + MOV r1, #0x7 ; Build SysTick Control Enable Value + STR r1, [r0, #0x10] ; Setup SysTick Control +; +; /* Configure handler priorities. */ +; + LDR r1, =0x00000000 ; Rsrv, UsgF, BusF, MemM + STR r1, [r0, #0xD18] ; Setup System Handlers 4-7 Priority Registers + + LDR r1, =0xFF000000 ; SVCl, Rsrv, Rsrv, Rsrv + STR r1, [r0, #0xD1C] ; Setup System Handlers 8-11 Priority Registers + ; Note: SVC must be lowest priority, which is 0xFF + + LDR r1, =0x40FF0000 ; SysT, PnSV, Rsrv, DbgM + STR r1, [r0, #0xD20] ; Setup System Handlers 12-15 Priority Registers + ; Note: PnSV must be lowest priority, which is 0xFF +; +; /* Return to caller. */ +; + BX lr +;} +; +; + PUBLIC SysTick_Handler + PUBLIC __tx_SysTickHandler +__tx_SysTickHandler: +SysTick_Handler: +; +; VOID SysTick_Handler (VOID) +; { +; + PUSH {r0, lr} +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_enter ; Call the ISR enter function +#endif + BL _tx_timer_interrupt +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit ; Call the ISR exit function +#endif + POP {r0, lr} + BX LR +; } + END +#endif + +#if defined (__GNUC__) && !defined(__clang__) +@/**************************************************************************/ +@/* */ +@/* Copyright (c) Microsoft Corporation. All rights reserved. */ +@/* */ +@/* This software is licensed under the Microsoft Software License */ +@/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +@/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +@/* and in the root directory of this software. */ +@/* */ +@/**************************************************************************/ +@ +@ +@/**************************************************************************/ +@/**************************************************************************/ +@/** */ +@/** ThreadX Component */ +@/** */ +@/** Initialize */ +@/** */ +@/**************************************************************************/ +@/**************************************************************************/ +@ +@ + .global _tx_thread_system_stack_ptr + .global _tx_initialize_unused_memory + .global __RAM_segment_used_end__ + .global _tx_timer_interrupt + .global __main + .global __tx_SVCallHandler + .global __tx_PendSVHandler + .global _vectors + .global __tx_NMIHandler @ NMI + .global __tx_BadHandler @ HardFault + .global __tx_SVCallHandler @ SVCall + .global __tx_DBGHandler @ Monitor + .global __tx_PendSVHandler @ PendSV + .global __tx_SysTickHandler @ SysTick + .global __tx_IntHandler @ Int 0 +@ +@ + +SYSTEM_CLOCK = 280000000 +SYSTICK_CYCLES = ((SYSTEM_CLOCK / 100) -1) + + .text 32 + .align 4 + .syntax unified +@/**************************************************************************/ +@/* */ +@/* FUNCTION RELEASE */ +@/* */ +@/* _tx_initialize_low_level Cortex-M7/GNU */ +@/* 6.1 */ +@/* AUTHOR */ +@/* */ +@/* William E. Lamie, Microsoft Corporation */ +@/* */ +@/* DESCRIPTION */ +@/* */ +@/* This function is responsible for any low-level processor */ +@/* initialization, including setting up interrupt vectors, setting */ +@/* up a periodic timer interrupt source, saving the system stack */ +@/* pointer for use in ISR processing later, and finding the first */ +@/* available RAM memory address for tx_application_define. */ +@/* */ +@/* INPUT */ +@/* */ +@/* None */ +@/* */ +@/* OUTPUT */ +@/* */ +@/* None */ +@/* */ +@/* CALLS */ +@/* */ +@/* None */ +@/* */ +@/* CALLED BY */ +@/* */ +@/* _tx_initialize_kernel_enter ThreadX entry function */ +@/* */ +@/* RELEASE HISTORY */ +@/* */ +@/* DATE NAME DESCRIPTION */ +@/* */ +@/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +@/* 09-30-2020 William E. Lamie Modified Comment(s), fixed */ +@/* GNU assembly comment, clean */ +@/* up whitespace, resulting */ +@/* in version 6.1 */ +@/* */ +@/**************************************************************************/ +@VOID _tx_initialize_low_level(VOID) +@{ + .global _tx_initialize_low_level + .thumb_func +_tx_initialize_low_level: +@ +@ /* Disable interrupts during ThreadX initialization. */ +@ + CPSID i +@ +@ /* Set base of available memory to end of non-initialised RAM area. */ +@ +#ifdef USE_DYNAMIC_MEMORY_ALLOCATION + LDR r0, =_tx_initialize_unused_memory @ Build address of unused memory pointer + LDR r1, =__RAM_segment_used_end__ @ Build first free address + ADD r1, r1, #4 @ + STR r1, [r0] @ Setup first unused memory pointer +#endif +@ +@ /* Setup Vector Table Offset Register. */ +@ + MOV r0, #0xE000E000 @ Build address of NVIC registers + LDR r1, =g_pfnVectors @ Pickup address of vector table + STR r1, [r0, #0xD08] @ Set vector table address +@ +@ /* Set system stack pointer from vector value. */ +@ + LDR r0, =_tx_thread_system_stack_ptr @ Build address of system stack pointer + LDR r1, =g_pfnVectors @ Pickup address of vector table + LDR r1, [r1] @ Pickup reset stack pointer + STR r1, [r0] @ Save system stack pointer +@ +@ /* Enable the cycle count register. */ +@ + LDR r0, =0xE0001000 @ Build address of DWT register + LDR r1, [r0] @ Pickup the current value + ORR r1, r1, #1 @ Set the CYCCNTENA bit + STR r1, [r0] @ Enable the cycle count register +@ +@ /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference. */ +@ + MOV r0, #0xE000E000 @ Build address of NVIC registers + LDR r1, =SYSTICK_CYCLES + STR r1, [r0, #0x14] @ Setup SysTick Reload Value + MOV r1, #0x7 @ Build SysTick Control Enable Value + STR r1, [r0, #0x10] @ Setup SysTick Control +@ +@ /* Configure handler priorities. */ +@ + LDR r1, =0x00000000 @ Rsrv, UsgF, BusF, MemM + STR r1, [r0, #0xD18] @ Setup System Handlers 4-7 Priority Registers + + LDR r1, =0xFF000000 @ SVCl, Rsrv, Rsrv, Rsrv + STR r1, [r0, #0xD1C] @ Setup System Handlers 8-11 Priority Registers + @ Note: SVC must be lowest priority, which is 0xFF + + LDR r1, =0x40FF0000 @ SysT, PnSV, Rsrv, DbgM + STR r1, [r0, #0xD20] @ Setup System Handlers 12-15 Priority Registers + @ Note: PnSV must be lowest priority, which is 0xFF +@ +@ /* Return to caller. */ +@ + BX lr +@} +@ + +@/* Define shells for each of the unused vectors. */ +@ + .global __tx_BadHandler + .thumb_func +__tx_BadHandler: + B __tx_BadHandler + +@ /* added to catch the hardfault */ + + .global __tx_HardfaultHandler + .thumb_func +__tx_HardfaultHandler: + B __tx_HardfaultHandler + +@ /* added to catch the SVC */ + + .global __tx_SVCallHandler + .thumb_func +__tx_SVCallHandler: + B __tx_SVCallHandler + +@ /* Generic interrupt handler template */ + .global __tx_IntHandler + .thumb_func +__tx_IntHandler: +@ VOID InterruptHandler (VOID) +@ { + PUSH {r0, lr} +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_enter @ Call the ISR enter function +#endif + +@ /* Do interrupt handler work here */ +@ /* BL .... */ + +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit @ Call the ISR exit function +#endif + POP {r0, lr} + BX LR +@ } + +@ /* System Tick timer interrupt handler */ + .global __tx_SysTickHandler + .global SysTick_Handler + .thumb_func +__tx_SysTickHandler: + .thumb_func +SysTick_Handler: +@ VOID TimerInterruptHandler (VOID) +@ { +@ + PUSH {r0, lr} +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_enter @ Call the ISR enter function +#endif + BL _tx_timer_interrupt +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit @ Call the ISR exit function +#endif + POP {r0, lr} + BX LR +@ } + +@ /* NMI, DBG handlers */ + .global __tx_NMIHandler + .thumb_func +__tx_NMIHandler: + B __tx_NMIHandler + + .global __tx_DBGHandler + .thumb_func +__tx_DBGHandler: + B __tx_DBGHandler + +#endif diff --git a/Core/Startup/startup_stm32h7b3lihxq.s b/Core/Startup/startup_stm32h7b3lihxq.s new file mode 100644 index 0000000..2dea99b --- /dev/null +++ b/Core/Startup/startup_stm32h7b3lihxq.s @@ -0,0 +1,751 @@ +/** + ****************************************************************************** + * @file startup_stm32h7b3xxq.s + * @author MCD Application Team + * @brief STM32H7B3xx Devices vector table for GCC based toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + * Copyright (c) 2019 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m7 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss +/* stack used for SystemInit_ExtMemCtl; always internal RAM used */ + +/** + * @brief This is the code that gets called when the processor first + * starts execution following a reset event. Only the absolutely + * necessary set is performed, after which the application + * supplied main() routine is called. + * @param None + * @retval : None +*/ + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr sp, =_estack /* set stack pointer */ + +/* Call the clock system initialization function.*/ + bl SystemInit + +/* Copy the data segment initializers from flash to SRAM */ + ldr r0, =_sdata + ldr r1, =_edata + ldr r2, =_sidata + movs r3, #0 + b LoopCopyDataInit + +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit +/* Zero fill the bss segment. */ + ldr r2, =_sbss + ldr r4, =_ebss + movs r3, #0 + b LoopFillZerobss + +FillZerobss: + str r3, [r2] + adds r2, r2, #4 + +LoopFillZerobss: + cmp r2, r4 + bcc FillZerobss + +/* Call static constructors */ + bl __libc_init_array +/* Call the application's entry point.*/ + bl main + bx lr +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * @param None + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex M. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +*******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + + /* External Interrupts */ + .word WWDG_IRQHandler /* Window WatchDog */ + .word PVD_PVM_IRQHandler /* PVD/PVM through EXTI Line detection */ + .word RTC_TAMP_STAMP_CSS_LSE_IRQHandler /* Tamper and TimeStamps through the EXTI line */ + .word RTC_WKUP_IRQHandler /* RTC Wakeup through the EXTI line */ + .word FLASH_IRQHandler /* FLASH */ + .word RCC_IRQHandler /* RCC */ + .word EXTI0_IRQHandler /* EXTI Line0 */ + .word EXTI1_IRQHandler /* EXTI Line1 */ + .word EXTI2_IRQHandler /* EXTI Line2 */ + .word EXTI3_IRQHandler /* EXTI Line3 */ + .word EXTI4_IRQHandler /* EXTI Line4 */ + .word DMA1_Stream0_IRQHandler /* DMA1 Stream 0 */ + .word DMA1_Stream1_IRQHandler /* DMA1 Stream 1 */ + .word DMA1_Stream2_IRQHandler /* DMA1 Stream 2 */ + .word DMA1_Stream3_IRQHandler /* DMA1 Stream 3 */ + .word DMA1_Stream4_IRQHandler /* DMA1 Stream 4 */ + .word DMA1_Stream5_IRQHandler /* DMA1 Stream 5 */ + .word DMA1_Stream6_IRQHandler /* DMA1 Stream 6 */ + .word ADC_IRQHandler /* ADC1, ADC2 and ADC3s */ + .word FDCAN1_IT0_IRQHandler /* FDCAN1 interrupt line 0 */ + .word FDCAN2_IT0_IRQHandler /* FDCAN2 interrupt line 0 */ + .word FDCAN1_IT1_IRQHandler /* FDCAN1 interrupt line 1 */ + .word FDCAN2_IT1_IRQHandler /* FDCAN2 interrupt line 1 */ + .word EXTI9_5_IRQHandler /* External Line[9:5]s */ + .word TIM1_BRK_IRQHandler /* TIM1 Break interrupt */ + .word TIM1_UP_IRQHandler /* TIM1 Update interrupt */ + .word TIM1_TRG_COM_IRQHandler /* TIM1 Trigger and Commutation interrupt */ + .word TIM1_CC_IRQHandler /* TIM1 Capture Compare */ + .word TIM2_IRQHandler /* TIM2 */ + .word TIM3_IRQHandler /* TIM3 */ + .word TIM4_IRQHandler /* TIM4 */ + .word I2C1_EV_IRQHandler /* I2C1 Event */ + .word I2C1_ER_IRQHandler /* I2C1 Error */ + .word I2C2_EV_IRQHandler /* I2C2 Event */ + .word I2C2_ER_IRQHandler /* I2C2 Error */ + .word SPI1_IRQHandler /* SPI1 */ + .word SPI2_IRQHandler /* SPI2 */ + .word USART1_IRQHandler /* USART1 */ + .word USART2_IRQHandler /* USART2 */ + .word USART3_IRQHandler /* USART3 */ + .word EXTI15_10_IRQHandler /* External Line[15:10]s */ + .word RTC_Alarm_IRQHandler /* RTC Alarm (A and B) through EXTI Line */ + .word DFSDM2_IRQHandler /* DFSDM2 Interrupt */ + .word TIM8_BRK_TIM12_IRQHandler /* TIM8 Break and TIM12 */ + .word TIM8_UP_TIM13_IRQHandler /* TIM8 Update and TIM13 */ + .word TIM8_TRG_COM_TIM14_IRQHandler /* TIM8 Trigger and Commutation and TIM14 */ + .word TIM8_CC_IRQHandler /* TIM8 Capture Compare */ + .word DMA1_Stream7_IRQHandler /* DMA1 Stream7 */ + .word FMC_IRQHandler /* FMC */ + .word SDMMC1_IRQHandler /* SDMMC1 */ + .word TIM5_IRQHandler /* TIM5 */ + .word SPI3_IRQHandler /* SPI3 */ + .word UART4_IRQHandler /* UART4 */ + .word UART5_IRQHandler /* UART5 */ + .word TIM6_DAC_IRQHandler /* TIM6 and DAC1&2 underrun errors */ + .word TIM7_IRQHandler /* TIM7 */ + .word DMA2_Stream0_IRQHandler /* DMA2 Stream 0 */ + .word DMA2_Stream1_IRQHandler /* DMA2 Stream 1 */ + .word DMA2_Stream2_IRQHandler /* DMA2 Stream 2 */ + .word DMA2_Stream3_IRQHandler /* DMA2 Stream 3 */ + .word DMA2_Stream4_IRQHandler /* DMA2 Stream 4 */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word FDCAN_CAL_IRQHandler /* FDCAN calibration unit interrupt*/ + .word DFSDM1_FLT4_IRQHandler /* DFSDM Filter4 Interrupt */ + .word DFSDM1_FLT5_IRQHandler /* DFSDM Filter5 Interrupt */ + .word DFSDM1_FLT6_IRQHandler /* DFSDM Filter6 Interrupt */ + .word DFSDM1_FLT7_IRQHandler /* DFSDM Filter7 Interrupt */ + .word DMA2_Stream5_IRQHandler /* DMA2 Stream 5 */ + .word DMA2_Stream6_IRQHandler /* DMA2 Stream 6 */ + .word DMA2_Stream7_IRQHandler /* DMA2 Stream 7 */ + .word USART6_IRQHandler /* USART6 */ + .word I2C3_EV_IRQHandler /* I2C3 event */ + .word I2C3_ER_IRQHandler /* I2C3 error */ + .word OTG_HS_EP1_OUT_IRQHandler /* USB OTG HS End Point 1 Out */ + .word OTG_HS_EP1_IN_IRQHandler /* USB OTG HS End Point 1 In */ + .word OTG_HS_WKUP_IRQHandler /* USB OTG HS Wakeup through EXTI */ + .word OTG_HS_IRQHandler /* USB OTG HS */ + .word DCMI_PSSI_IRQHandler /* DCMI, PSSI */ + .word CRYP_IRQHandler /* CRYP crypto global interrupt */ + .word HASH_RNG_IRQHandler /* RNG, HASH */ + .word FPU_IRQHandler /* FPU */ + .word UART7_IRQHandler /* UART7 */ + .word UART8_IRQHandler /* UART8 */ + .word SPI4_IRQHandler /* SPI4 */ + .word SPI5_IRQHandler /* SPI5 */ + .word SPI6_IRQHandler /* SPI6 */ + .word SAI1_IRQHandler /* SAI1 */ + .word LTDC_IRQHandler /* LTDC */ + .word LTDC_ER_IRQHandler /* LTDC error */ + .word DMA2D_IRQHandler /* DMA2D */ + .word SAI2_IRQHandler /* SAI2 */ + .word OCTOSPI1_IRQHandler /* OCTOSPI1 */ + .word LPTIM1_IRQHandler /* LPTIM1 */ + .word CEC_IRQHandler /* HDMI_CEC */ + .word I2C4_EV_IRQHandler /* I2C4 Event */ + .word I2C4_ER_IRQHandler /* I2C4 Error */ + .word SPDIF_RX_IRQHandler /* SPDIF_RX */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word DMAMUX1_OVR_IRQHandler /* DMAMUX1 Overrun interrupt */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word DFSDM1_FLT0_IRQHandler /* DFSDM Filter0 Interrupt */ + .word DFSDM1_FLT1_IRQHandler /* DFSDM Filter1 Interrupt */ + .word DFSDM1_FLT2_IRQHandler /* DFSDM Filter2 Interrupt */ + .word DFSDM1_FLT3_IRQHandler /* DFSDM Filter3 Interrupt */ + .word 0 /* Reserved */ + .word SWPMI1_IRQHandler /* Serial Wire Interface 1 global interrupt */ + .word TIM15_IRQHandler /* TIM15 global Interrupt */ + .word TIM16_IRQHandler /* TIM16 global Interrupt */ + .word TIM17_IRQHandler /* TIM17 global Interrupt */ + .word MDIOS_WKUP_IRQHandler /* MDIOS Wakeup Interrupt */ + .word MDIOS_IRQHandler /* MDIOS global Interrupt */ + .word JPEG_IRQHandler /* JPEG global Interrupt */ + .word MDMA_IRQHandler /* MDMA global Interrupt */ + .word 0 /* Reserved */ + .word SDMMC2_IRQHandler /* SDMMC2 global Interrupt */ + .word HSEM1_IRQHandler /* HSEM1 global Interrupt */ + .word 0 /* Reserved */ + .word DAC2_IRQHandler /* DAC2 global Interrupt */ + .word DMAMUX2_OVR_IRQHandler /* DMAMUX Overrun interrupt */ + .word BDMA2_Channel0_IRQHandler /* BDMA2 Channel 0 global Interrupt */ + .word BDMA2_Channel1_IRQHandler /* BDMA2 Channel 1 global Interrupt */ + .word BDMA2_Channel2_IRQHandler /* BDMA2 Channel 2 global Interrupt */ + .word BDMA2_Channel3_IRQHandler /* BDMA2 Channel 3 global Interrupt */ + .word BDMA2_Channel4_IRQHandler /* BDMA2 Channel 4 global Interrupt */ + .word BDMA2_Channel5_IRQHandler /* BDMA2 Channel 5 global Interrupt */ + .word BDMA2_Channel6_IRQHandler /* BDMA2 Channel 6 global Interrupt */ + .word BDMA2_Channel7_IRQHandler /* BDMA2 Channel 7 global Interrupt */ + .word COMP_IRQHandler /* COMP global Interrupt */ + .word LPTIM2_IRQHandler /* LP TIM2 global interrupt */ + .word LPTIM3_IRQHandler /* LP TIM3 global interrupt */ + .word UART9_IRQHandler /* UART9 global interrupt */ + .word USART10_IRQHandler /* USART10 global interrupt */ + .word LPUART1_IRQHandler /* LP UART1 interrupt */ + .word 0 /* Reserved */ + .word CRS_IRQHandler /* Clock Recovery Global Interrupt */ + .word ECC_IRQHandler /* ECC diagnostic Global Interrupt */ + .word 0 /* Reserved */ + .word DTS_IRQHandler /* DTS */ + .word 0 /* Reserved */ + .word WAKEUP_PIN_IRQHandler /* Interrupt for all 6 wake-up pins */ + .word OCTOSPI2_IRQHandler /* OCTOSPI2 */ + .word OTFDEC1_IRQHandler /* OTFDEC1 */ + .word OTFDEC2_IRQHandler /* OTFDEC2 */ + .word GFXMMU_IRQHandler /* GFXMMU */ + .word BDMA1_IRQHandler /* BDMA1 */ + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak RTC_TAMP_STAMP_CSS_LSE_IRQHandler + .thumb_set RTC_TAMP_STAMP_CSS_LSE_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Stream0_IRQHandler + .thumb_set DMA1_Stream0_IRQHandler,Default_Handler + + .weak DMA1_Stream1_IRQHandler + .thumb_set DMA1_Stream1_IRQHandler,Default_Handler + + .weak DMA1_Stream2_IRQHandler + .thumb_set DMA1_Stream2_IRQHandler,Default_Handler + + .weak DMA1_Stream3_IRQHandler + .thumb_set DMA1_Stream3_IRQHandler,Default_Handler + + .weak DMA1_Stream4_IRQHandler + .thumb_set DMA1_Stream4_IRQHandler,Default_Handler + + .weak DMA1_Stream5_IRQHandler + .thumb_set DMA1_Stream5_IRQHandler,Default_Handler + + .weak DMA1_Stream6_IRQHandler + .thumb_set DMA1_Stream6_IRQHandler,Default_Handler + + .weak ADC_IRQHandler + .thumb_set ADC_IRQHandler,Default_Handler + + .weak FDCAN1_IT0_IRQHandler + .thumb_set FDCAN1_IT0_IRQHandler,Default_Handler + + .weak FDCAN2_IT0_IRQHandler + .thumb_set FDCAN2_IT0_IRQHandler,Default_Handler + + .weak FDCAN1_IT1_IRQHandler + .thumb_set FDCAN1_IT1_IRQHandler,Default_Handler + + .weak FDCAN2_IT1_IRQHandler + .thumb_set FDCAN2_IT1_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_IRQHandler + .thumb_set TIM1_BRK_IRQHandler,Default_Handler + + .weak TIM1_UP_IRQHandler + .thumb_set TIM1_UP_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_IRQHandler + .thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak TIM3_IRQHandler + .thumb_set TIM3_IRQHandler,Default_Handler + + .weak TIM4_IRQHandler + .thumb_set TIM4_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak I2C2_EV_IRQHandler + .thumb_set I2C2_EV_IRQHandler,Default_Handler + + .weak I2C2_ER_IRQHandler + .thumb_set I2C2_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak USART2_IRQHandler + .thumb_set USART2_IRQHandler,Default_Handler + + .weak USART3_IRQHandler + .thumb_set USART3_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak DFSDM2_IRQHandler + .thumb_set DFSDM2_IRQHandler,Default_Handler + + .weak TIM8_BRK_TIM12_IRQHandler + .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler + + .weak TIM8_UP_TIM13_IRQHandler + .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler + + .weak TIM8_TRG_COM_TIM14_IRQHandler + .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler + + .weak TIM8_CC_IRQHandler + .thumb_set TIM8_CC_IRQHandler,Default_Handler + + .weak DMA1_Stream7_IRQHandler + .thumb_set DMA1_Stream7_IRQHandler,Default_Handler + + .weak FMC_IRQHandler + .thumb_set FMC_IRQHandler,Default_Handler + + .weak SDMMC1_IRQHandler + .thumb_set SDMMC1_IRQHandler,Default_Handler + + .weak TIM5_IRQHandler + .thumb_set TIM5_IRQHandler,Default_Handler + + .weak SPI3_IRQHandler + .thumb_set SPI3_IRQHandler,Default_Handler + + .weak UART4_IRQHandler + .thumb_set UART4_IRQHandler,Default_Handler + + .weak UART5_IRQHandler + .thumb_set UART5_IRQHandler,Default_Handler + + .weak TIM6_DAC_IRQHandler + .thumb_set TIM6_DAC_IRQHandler,Default_Handler + + .weak TIM7_IRQHandler + .thumb_set TIM7_IRQHandler,Default_Handler + + .weak DMA2_Stream0_IRQHandler + .thumb_set DMA2_Stream0_IRQHandler,Default_Handler + + .weak DMA2_Stream1_IRQHandler + .thumb_set DMA2_Stream1_IRQHandler,Default_Handler + + .weak DMA2_Stream2_IRQHandler + .thumb_set DMA2_Stream2_IRQHandler,Default_Handler + + .weak DMA2_Stream3_IRQHandler + .thumb_set DMA2_Stream3_IRQHandler,Default_Handler + + .weak DMA2_Stream4_IRQHandler + .thumb_set DMA2_Stream4_IRQHandler,Default_Handler + + .weak FDCAN_CAL_IRQHandler + .thumb_set FDCAN_CAL_IRQHandler,Default_Handler + + .weak DFSDM1_FLT4_IRQHandler + .thumb_set DFSDM1_FLT4_IRQHandler,Default_Handler + + .weak DFSDM1_FLT5_IRQHandler + .thumb_set DFSDM1_FLT5_IRQHandler,Default_Handler + + .weak DFSDM1_FLT6_IRQHandler + .thumb_set DFSDM1_FLT6_IRQHandler,Default_Handler + + .weak DFSDM1_FLT7_IRQHandler + .thumb_set DFSDM1_FLT7_IRQHandler,Default_Handler + + .weak DMA2_Stream5_IRQHandler + .thumb_set DMA2_Stream5_IRQHandler,Default_Handler + + .weak DMA2_Stream6_IRQHandler + .thumb_set DMA2_Stream6_IRQHandler,Default_Handler + + .weak DMA2_Stream7_IRQHandler + .thumb_set DMA2_Stream7_IRQHandler,Default_Handler + + .weak USART6_IRQHandler + .thumb_set USART6_IRQHandler,Default_Handler + + .weak I2C3_EV_IRQHandler + .thumb_set I2C3_EV_IRQHandler,Default_Handler + + .weak I2C3_ER_IRQHandler + .thumb_set I2C3_ER_IRQHandler,Default_Handler + + .weak OTG_HS_EP1_OUT_IRQHandler + .thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler + + .weak OTG_HS_EP1_IN_IRQHandler + .thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler + + .weak OTG_HS_WKUP_IRQHandler + .thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler + + .weak OTG_HS_IRQHandler + .thumb_set OTG_HS_IRQHandler,Default_Handler + + .weak DCMI_PSSI_IRQHandler + .thumb_set DCMI_PSSI_IRQHandler,Default_Handler + + .weak CRYP_IRQHandler + .thumb_set CRYP_IRQHandler,Default_Handler + + .weak HASH_RNG_IRQHandler + .thumb_set HASH_RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler + + .weak UART7_IRQHandler + .thumb_set UART7_IRQHandler,Default_Handler + + .weak UART8_IRQHandler + .thumb_set UART8_IRQHandler,Default_Handler + + .weak SPI4_IRQHandler + .thumb_set SPI4_IRQHandler,Default_Handler + + .weak SPI5_IRQHandler + .thumb_set SPI5_IRQHandler,Default_Handler + + .weak SPI6_IRQHandler + .thumb_set SPI6_IRQHandler,Default_Handler + + .weak SAI1_IRQHandler + .thumb_set SAI1_IRQHandler,Default_Handler + + .weak LTDC_IRQHandler + .thumb_set LTDC_IRQHandler,Default_Handler + + .weak LTDC_ER_IRQHandler + .thumb_set LTDC_ER_IRQHandler,Default_Handler + + .weak DMA2D_IRQHandler + .thumb_set DMA2D_IRQHandler,Default_Handler + + .weak SAI2_IRQHandler + .thumb_set SAI2_IRQHandler,Default_Handler + + .weak OCTOSPI1_IRQHandler + .thumb_set OCTOSPI1_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak CEC_IRQHandler + .thumb_set CEC_IRQHandler,Default_Handler + + .weak I2C4_EV_IRQHandler + .thumb_set I2C4_EV_IRQHandler,Default_Handler + + .weak I2C4_ER_IRQHandler + .thumb_set I2C4_ER_IRQHandler,Default_Handler + + .weak SPDIF_RX_IRQHandler + .thumb_set SPDIF_RX_IRQHandler,Default_Handler + + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler + + .weak DFSDM1_FLT0_IRQHandler + .thumb_set DFSDM1_FLT0_IRQHandler,Default_Handler + + .weak DFSDM1_FLT1_IRQHandler + .thumb_set DFSDM1_FLT1_IRQHandler,Default_Handler + + .weak DFSDM1_FLT2_IRQHandler + .thumb_set DFSDM1_FLT2_IRQHandler,Default_Handler + + .weak DFSDM1_FLT3_IRQHandler + .thumb_set DFSDM1_FLT3_IRQHandler,Default_Handler + + .weak SWPMI1_IRQHandler + .thumb_set SWPMI1_IRQHandler,Default_Handler + + .weak TIM15_IRQHandler + .thumb_set TIM15_IRQHandler,Default_Handler + + .weak TIM16_IRQHandler + .thumb_set TIM16_IRQHandler,Default_Handler + + .weak TIM17_IRQHandler + .thumb_set TIM17_IRQHandler,Default_Handler + + .weak MDIOS_WKUP_IRQHandler + .thumb_set MDIOS_WKUP_IRQHandler,Default_Handler + + .weak MDIOS_IRQHandler + .thumb_set MDIOS_IRQHandler,Default_Handler + + .weak JPEG_IRQHandler + .thumb_set JPEG_IRQHandler,Default_Handler + + .weak MDMA_IRQHandler + .thumb_set MDMA_IRQHandler,Default_Handler + + .weak SDMMC2_IRQHandler + .thumb_set SDMMC2_IRQHandler,Default_Handler + + .weak HSEM1_IRQHandler + .thumb_set HSEM1_IRQHandler,Default_Handler + + .weak DAC2_IRQHandler + .thumb_set DAC2_IRQHandler,Default_Handler + + .weak DMAMUX2_OVR_IRQHandler + .thumb_set DMAMUX2_OVR_IRQHandler,Default_Handler + + .weak BDMA2_Channel0_IRQHandler + .thumb_set BDMA2_Channel0_IRQHandler,Default_Handler + + .weak BDMA2_Channel1_IRQHandler + .thumb_set BDMA2_Channel1_IRQHandler,Default_Handler + + .weak BDMA2_Channel2_IRQHandler + .thumb_set BDMA2_Channel2_IRQHandler,Default_Handler + + .weak BDMA2_Channel3_IRQHandler + .thumb_set BDMA2_Channel3_IRQHandler,Default_Handler + + .weak BDMA2_Channel4_IRQHandler + .thumb_set BDMA2_Channel4_IRQHandler,Default_Handler + + .weak BDMA2_Channel5_IRQHandler + .thumb_set BDMA2_Channel5_IRQHandler,Default_Handler + + .weak BDMA2_Channel6_IRQHandler + .thumb_set BDMA2_Channel6_IRQHandler,Default_Handler + + .weak BDMA2_Channel7_IRQHandler + .thumb_set BDMA2_Channel7_IRQHandler,Default_Handler + + .weak COMP_IRQHandler + .thumb_set COMP_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak LPTIM3_IRQHandler + .thumb_set LPTIM3_IRQHandler,Default_Handler + + .weak LPTIM4_IRQHandler + .thumb_set LPTIM4_IRQHandler,Default_Handler + + .weak LPTIM5_IRQHandler + .thumb_set LPTIM5_IRQHandler,Default_Handler + + .weak UART9_IRQHandler + .thumb_set UART9_IRQHandler,Default_Handler + + .weak USART10_IRQHandler + .thumb_set USART10_IRQHandler,Default_Handler + + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler + + .weak CRS_IRQHandler + .thumb_set CRS_IRQHandler,Default_Handler + + .weak ECC_IRQHandler + .thumb_set ECC_IRQHandler,Default_Handler + + .weak DTS_IRQHandler + .thumb_set DTS_IRQHandler,Default_Handler + + .weak WAKEUP_PIN_IRQHandler + .thumb_set WAKEUP_PIN_IRQHandler,Default_Handler + + .weak OCTOSPI2_IRQHandler + .thumb_set OCTOSPI2_IRQHandler,Default_Handler + + .weak OTFDEC1_IRQHandler + .thumb_set OTFDEC1_IRQHandler,Default_Handler + + .weak OTFDEC2_IRQHandler + .thumb_set OTFDEC2_IRQHandler,Default_Handler + + .weak GFXMMU_IRQHandler + .thumb_set GFXMMU_IRQHandler,Default_Handler + + .weak BDMA1_IRQHandler + .thumb_set BDMA1_IRQHandler,Default_Handler + + diff --git a/Debug/AZRTOS.elf b/Debug/AZRTOS.elf new file mode 100644 index 0000000..f9180a8 Binary files /dev/null and b/Debug/AZRTOS.elf differ diff --git a/Debug/AZRTOS.list b/Debug/AZRTOS.list new file mode 100644 index 0000000..2f3d9d2 --- /dev/null +++ b/Debug/AZRTOS.list @@ -0,0 +1,63633 @@ + +AZRTOS.elf: file format elf32-littlearm + +Sections: +Idx Name Size VMA LMA File off Algn + 0 .isr_vector 000002ac 08000000 08000000 00010000 2**0 + CONTENTS, ALLOC, LOAD, READONLY, DATA + 1 .text 0001dc08 080002b0 080002b0 000102b0 2**4 + CONTENTS, ALLOC, LOAD, READONLY, CODE + 2 .rodata 00003f74 0801deb8 0801deb8 0002deb8 2**2 + CONTENTS, ALLOC, LOAD, READONLY, DATA + 3 FontFlashSection 000001a6 08021e2c 08021e2c 00031e2c 2**2 + CONTENTS, ALLOC, LOAD, READONLY, DATA + 4 FontSearchFlashSection 00000018 08021fd4 08021fd4 00031fd4 2**2 + CONTENTS, ALLOC, LOAD, READONLY, DATA + 5 TextFlashSection 0000000c 08021fec 08021fec 00031fec 2**2 + CONTENTS, ALLOC, LOAD, READONLY, DATA + 6 .init_array 00000014 08021ff8 08021ff8 00031ff8 2**2 + CONTENTS, ALLOC, LOAD, DATA + 7 .fini_array 00000008 0802200c 0802200c 0003200c 2**2 + CONTENTS, ALLOC, LOAD, DATA + 8 .data 000000e0 24000000 08022014 00040000 2**2 + CONTENTS, ALLOC, LOAD, DATA + 9 TouchGFX_Framebuffer 000bf400 240000e0 080220f4 000400e0 2**2 + CONTENTS, ALLOC, LOAD, DATA + 10 .bss 00004b08 240bf4e0 080e14f4 000ff4e0 2**2 + ALLOC + 11 ._user_heap_stack 00000600 240c3fe8 080e14f4 00103fe8 2**0 + ALLOC + 12 .ARM.attributes 0000002e 00000000 00000000 000ff4e0 2**0 + CONTENTS, READONLY + 13 .debug_info 0008d234 00000000 00000000 000ff50e 2**0 + CONTENTS, READONLY, DEBUGGING, OCTETS + 14 .debug_abbrev 0001110f 00000000 00000000 0018c742 2**0 + CONTENTS, READONLY, DEBUGGING, OCTETS + 15 .debug_aranges 00002f20 00000000 00000000 0019d858 2**3 + CONTENTS, READONLY, DEBUGGING, OCTETS + 16 .debug_ranges 00002908 00000000 00000000 001a0778 2**3 + CONTENTS, READONLY, DEBUGGING, OCTETS + 17 .debug_macro 0003ef9d 00000000 00000000 001a3080 2**0 + CONTENTS, READONLY, DEBUGGING, OCTETS + 18 .debug_line 0003fc4b 00000000 00000000 001e201d 2**0 + CONTENTS, READONLY, DEBUGGING, OCTETS + 19 .debug_str 00166265 00000000 00000000 00221c68 2**0 + CONTENTS, READONLY, DEBUGGING, OCTETS + 20 .comment 000000cf 00000000 00000000 00387ecd 2**0 + CONTENTS, READONLY + 21 .debug_frame 0000c2d0 00000000 00000000 00387f9c 2**2 + CONTENTS, READONLY, DEBUGGING, OCTETS + +Disassembly of section .text: + +080002b0 <__do_global_dtors_aux>: + 80002b0: b510 push {r4, lr} + 80002b2: 4c05 ldr r4, [pc, #20] ; (80002c8 <__do_global_dtors_aux+0x18>) + 80002b4: 7823 ldrb r3, [r4, #0] + 80002b6: b933 cbnz r3, 80002c6 <__do_global_dtors_aux+0x16> + 80002b8: 4b04 ldr r3, [pc, #16] ; (80002cc <__do_global_dtors_aux+0x1c>) + 80002ba: b113 cbz r3, 80002c2 <__do_global_dtors_aux+0x12> + 80002bc: 4804 ldr r0, [pc, #16] ; (80002d0 <__do_global_dtors_aux+0x20>) + 80002be: f3af 8000 nop.w + 80002c2: 2301 movs r3, #1 + 80002c4: 7023 strb r3, [r4, #0] + 80002c6: bd10 pop {r4, pc} + 80002c8: 240bf4e0 .word 0x240bf4e0 + 80002cc: 00000000 .word 0x00000000 + 80002d0: 0801dea0 .word 0x0801dea0 + +080002d4 : + 80002d4: b508 push {r3, lr} + 80002d6: 4b03 ldr r3, [pc, #12] ; (80002e4 ) + 80002d8: b11b cbz r3, 80002e2 + 80002da: 4903 ldr r1, [pc, #12] ; (80002e8 ) + 80002dc: 4803 ldr r0, [pc, #12] ; (80002ec ) + 80002de: f3af 8000 nop.w + 80002e2: bd08 pop {r3, pc} + 80002e4: 00000000 .word 0x00000000 + 80002e8: 240bf4e4 .word 0x240bf4e4 + 80002ec: 0801dea0 .word 0x0801dea0 + +080002f0 <_tx_initialize_low_level>: + .thumb_func +_tx_initialize_low_level: +@ +@ /* Disable interrupts during ThreadX initialization. */ +@ + CPSID i + 80002f0: b672 cpsid i + STR r1, [r0] @ Setup first unused memory pointer +#endif +@ +@ /* Setup Vector Table Offset Register. */ +@ + MOV r0, #0xE000E000 @ Build address of NVIC registers + 80002f2: f04f 20e0 mov.w r0, #3758153728 ; 0xe000e000 + LDR r1, =g_pfnVectors @ Pickup address of vector table + 80002f6: 4919 ldr r1, [pc, #100] ; (800035c <__tx_DBGHandler+0x4>) + STR r1, [r0, #0xD08] @ Set vector table address + 80002f8: f8c0 1d08 str.w r1, [r0, #3336] ; 0xd08 +@ +@ /* Set system stack pointer from vector value. */ +@ + LDR r0, =_tx_thread_system_stack_ptr @ Build address of system stack pointer + 80002fc: 4818 ldr r0, [pc, #96] ; (8000360 <__tx_DBGHandler+0x8>) + LDR r1, =g_pfnVectors @ Pickup address of vector table + 80002fe: 4917 ldr r1, [pc, #92] ; (800035c <__tx_DBGHandler+0x4>) + LDR r1, [r1] @ Pickup reset stack pointer + 8000300: 6809 ldr r1, [r1, #0] + STR r1, [r0] @ Save system stack pointer + 8000302: 6001 str r1, [r0, #0] +@ +@ /* Enable the cycle count register. */ +@ + LDR r0, =0xE0001000 @ Build address of DWT register + 8000304: 4817 ldr r0, [pc, #92] ; (8000364 <__tx_DBGHandler+0xc>) + LDR r1, [r0] @ Pickup the current value + 8000306: 6801 ldr r1, [r0, #0] + ORR r1, r1, #1 @ Set the CYCCNTENA bit + 8000308: f041 0101 orr.w r1, r1, #1 + STR r1, [r0] @ Enable the cycle count register + 800030c: 6001 str r1, [r0, #0] +@ +@ /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference. */ +@ + MOV r0, #0xE000E000 @ Build address of NVIC registers + 800030e: f04f 20e0 mov.w r0, #3758153728 ; 0xe000e000 + LDR r1, =SYSTICK_CYCLES + 8000312: 4915 ldr r1, [pc, #84] ; (8000368 <__tx_DBGHandler+0x10>) + STR r1, [r0, #0x14] @ Setup SysTick Reload Value + 8000314: 6141 str r1, [r0, #20] + MOV r1, #0x7 @ Build SysTick Control Enable Value + 8000316: f04f 0107 mov.w r1, #7 + STR r1, [r0, #0x10] @ Setup SysTick Control + 800031a: 6101 str r1, [r0, #16] +@ +@ /* Configure handler priorities. */ +@ + LDR r1, =0x00000000 @ Rsrv, UsgF, BusF, MemM + 800031c: f04f 0100 mov.w r1, #0 + STR r1, [r0, #0xD18] @ Setup System Handlers 4-7 Priority Registers + 8000320: f8c0 1d18 str.w r1, [r0, #3352] ; 0xd18 + + LDR r1, =0xFF000000 @ SVCl, Rsrv, Rsrv, Rsrv + 8000324: f04f 417f mov.w r1, #4278190080 ; 0xff000000 + STR r1, [r0, #0xD1C] @ Setup System Handlers 8-11 Priority Registers + 8000328: f8c0 1d1c str.w r1, [r0, #3356] ; 0xd1c + @ Note: SVC must be lowest priority, which is 0xFF + + LDR r1, =0x40FF0000 @ SysT, PnSV, Rsrv, DbgM + 800032c: 490f ldr r1, [pc, #60] ; (800036c <__tx_DBGHandler+0x14>) + STR r1, [r0, #0xD20] @ Setup System Handlers 12-15 Priority Registers + 800032e: f8c0 1d20 str.w r1, [r0, #3360] ; 0xd20 + @ Note: PnSV must be lowest priority, which is 0xFF +@ +@ /* Return to caller. */ +@ + BX lr + 8000332: 4770 bx lr + +08000334 <__tx_BadHandler>: +@/* Define shells for each of the unused vectors. */ +@ + .global __tx_BadHandler + .thumb_func +__tx_BadHandler: + B __tx_BadHandler + 8000334: f7ff bffe b.w 8000334 <__tx_BadHandler> + +08000338 <__tx_HardfaultHandler>: +@ /* added to catch the hardfault */ + + .global __tx_HardfaultHandler + .thumb_func +__tx_HardfaultHandler: + B __tx_HardfaultHandler + 8000338: f7ff bffe b.w 8000338 <__tx_HardfaultHandler> + +0800033c <__tx_SVCallHandler>: +@ /* added to catch the SVC */ + + .global __tx_SVCallHandler + .thumb_func +__tx_SVCallHandler: + B __tx_SVCallHandler + 800033c: f7ff bffe b.w 800033c <__tx_SVCallHandler> + +08000340 <__tx_IntHandler>: + .global __tx_IntHandler + .thumb_func +__tx_IntHandler: +@ VOID InterruptHandler (VOID) +@ { + PUSH {r0, lr} + 8000340: b501 push {r0, lr} +@ /* BL .... */ + +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit @ Call the ISR exit function +#endif + POP {r0, lr} + 8000342: e8bd 4001 ldmia.w sp!, {r0, lr} + BX LR + 8000346: 4770 bx lr + +08000348 : + .thumb_func +SysTick_Handler: +@ VOID TimerInterruptHandler (VOID) +@ { +@ + PUSH {r0, lr} + 8000348: b501 push {r0, lr} +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_enter @ Call the ISR enter function +#endif + BL _tx_timer_interrupt + 800034a: f000 f891 bl 8000470 <_tx_timer_interrupt> +#ifdef TX_EXECUTION_PROFILE_ENABLE + BL _tx_execution_isr_exit @ Call the ISR exit function +#endif + POP {r0, lr} + 800034e: e8bd 4001 ldmia.w sp!, {r0, lr} + BX LR + 8000352: 4770 bx lr + +08000354 <__tx_NMIHandler>: + +@ /* NMI, DBG handlers */ + .global __tx_NMIHandler + .thumb_func +__tx_NMIHandler: + B __tx_NMIHandler + 8000354: f7ff bffe b.w 8000354 <__tx_NMIHandler> + +08000358 <__tx_DBGHandler>: + + .global __tx_DBGHandler + .thumb_func +__tx_DBGHandler: + B __tx_DBGHandler + 8000358: f7ff bffe b.w 8000358 <__tx_DBGHandler> + LDR r1, =g_pfnVectors @ Pickup address of vector table + 800035c: 08000000 .word 0x08000000 + LDR r0, =_tx_thread_system_stack_ptr @ Build address of system stack pointer + 8000360: 240c0794 .word 0x240c0794 + LDR r0, =0xE0001000 @ Build address of DWT register + 8000364: e0001000 .word 0xe0001000 + LDR r1, =SYSTICK_CYCLES + 8000368: 002ab97f .word 0x002ab97f + LDR r1, =0x40FF0000 @ SysT, PnSV, Rsrv, DbgM + 800036c: 40ff0000 .word 0x40ff0000 + +08000370 <_tx_thread_schedule>: + from the first schedule request. Subsequent scheduling occurs + from the PendSV handling routine below. */ + + /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets. */ + + MOV r0, #0 // Build value for TX_FALSE + 8000370: f04f 0000 mov.w r0, #0 + LDR r2, =_tx_thread_preempt_disable // Build address of preempt disable flag + 8000374: 4a2a ldr r2, [pc, #168] ; (8000420 ) + STR r0, [r2, #0] // Clear preempt disable flag + 8000376: 6010 str r0, [r2, #0] + + /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked. */ + +#ifdef __ARM_FP + MRS r0, CONTROL // Pickup current CONTROL register + 8000378: f3ef 8014 mrs r0, CONTROL + BIC r0, r0, #4 // Clear the FPCA bit + 800037c: f020 0004 bic.w r0, r0, #4 + MSR CONTROL, r0 // Setup new CONTROL register + 8000380: f380 8814 msr CONTROL, r0 +#endif + + /* Enable interrupts */ + CPSIE i + 8000384: b662 cpsie i + + /* Enter the scheduler for the first time. */ + + MOV r0, #0x10000000 // Load PENDSVSET bit + 8000386: f04f 5080 mov.w r0, #268435456 ; 0x10000000 + MOV r1, #0xE000E000 // Load NVIC base + 800038a: f04f 21e0 mov.w r1, #3758153728 ; 0xe000e000 + STR r0, [r1, #0xD04] // Set PENDSVBIT in ICSR + 800038e: f8c1 0d04 str.w r0, [r1, #3332] ; 0xd04 + DSB // Complete all memory accesses + 8000392: f3bf 8f4f dsb sy + ISB // Flush pipeline + 8000396: f3bf 8f6f isb sy + +0800039a <__tx_wait_here>: + + /* Wait here for the PendSV to take place. */ + +__tx_wait_here: + B __tx_wait_here // Wait for the PendSV to happen + 800039a: e7fe b.n 800039a <__tx_wait_here> + +0800039c : + BL _tx_execution_thread_exit // Call the thread exit function + POP {r0, lr} // Recover LR + CPSIE i // Enable interrupts +#endif + + LDR r0, =_tx_thread_current_ptr // Build current thread pointer address + 800039c: 4821 ldr r0, [pc, #132] ; (8000424 ) + LDR r2, =_tx_thread_execute_ptr // Build execute thread pointer address + 800039e: 4a22 ldr r2, [pc, #136] ; (8000428 ) + MOV r3, #0 // Build NULL value + 80003a0: f04f 0300 mov.w r3, #0 + LDR r1, [r0] // Pickup current thread pointer + 80003a4: 6801 ldr r1, [r0, #0] + + /* Determine if there is a current thread to finish preserving. */ + + CBZ r1, __tx_ts_new // If NULL, skip preservation + 80003a6: b191 cbz r1, 80003ce <__tx_ts_new> + + /* Recover PSP and preserve current thread context. */ + + STR r3, [r0] // Set _tx_thread_current_ptr to NULL + 80003a8: 6003 str r3, [r0, #0] + MRS r12, PSP // Pickup PSP pointer (thread's stack pointer) + 80003aa: f3ef 8c09 mrs ip, PSP + STMDB r12!, {r4-r11} // Save its remaining registers + 80003ae: e92c 0ff0 stmdb ip!, {r4, r5, r6, r7, r8, r9, sl, fp} +#ifdef __ARM_FP + TST LR, #0x10 // Determine if the VFP extended frame is present + 80003b2: f01e 0f10 tst.w lr, #16 + BNE _skip_vfp_save + 80003b6: d101 bne.n 80003bc <_skip_vfp_save> + VSTMDB r12!,{s16-s31} // Yes, save additional VFP registers + 80003b8: ed2c 8a10 vstmdb ip!, {s16-s31} + +080003bc <_skip_vfp_save>: +_skip_vfp_save: +#endif + LDR r4, =_tx_timer_time_slice // Build address of time-slice variable + 80003bc: 4c1b ldr r4, [pc, #108] ; (800042c ) + STMDB r12!, {LR} // Save LR on the stack + 80003be: f84c ed04 str.w lr, [ip, #-4]! + + /* Determine if time-slice is active. If it isn't, skip time handling processing. */ + + LDR r5, [r4] // Pickup current time-slice + 80003c2: 6825 ldr r5, [r4, #0] + STR r12, [r1, #8] // Save the thread stack pointer + 80003c4: f8c1 c008 str.w ip, [r1, #8] + CBZ r5, __tx_ts_new // If not active, skip processing + 80003c8: b10d cbz r5, 80003ce <__tx_ts_new> + + /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable. */ + + STR r5, [r1, #24] // Save current time-slice + 80003ca: 618d str r5, [r1, #24] + + /* Clear the global time-slice. */ + + STR r3, [r4] // Clear time-slice + 80003cc: 6023 str r3, [r4, #0] + +080003ce <__tx_ts_new>: + +__tx_ts_new: + + /* Now we are looking for a new thread to execute! */ + + CPSID i // Disable interrupts + 80003ce: b672 cpsid i + LDR r1, [r2] // Is there another thread ready to execute? + 80003d0: 6811 ldr r1, [r2, #0] + CBZ r1, __tx_ts_wait // No, skip to the wait processing + 80003d2: b1b1 cbz r1, 8000402 <__tx_ts_wait> + + /* Yes, another thread is ready for else, make the current thread the new thread. */ + + STR r1, [r0] // Setup the current thread pointer to the new thread + 80003d4: 6001 str r1, [r0, #0] + CPSIE i // Enable interrupts + 80003d6: b662 cpsie i + +080003d8 <__tx_ts_restore>: + + /* Increment the thread run count. */ + +__tx_ts_restore: + LDR r7, [r1, #4] // Pickup the current thread run count + 80003d8: 684f ldr r7, [r1, #4] + LDR r4, =_tx_timer_time_slice // Build address of time-slice variable + 80003da: 4c14 ldr r4, [pc, #80] ; (800042c ) + LDR r5, [r1, #24] // Pickup thread's current time-slice + 80003dc: 698d ldr r5, [r1, #24] + ADD r7, r7, #1 // Increment the thread run count + 80003de: f107 0701 add.w r7, r7, #1 + STR r7, [r1, #4] // Store the new run count + 80003e2: 604f str r7, [r1, #4] + + /* Setup global time-slice with thread's current time-slice. */ + + STR r5, [r4] // Setup global time-slice + 80003e4: 6025 str r5, [r4, #0] + POP {r0, r1} // Recover r0 and r1 +#endif + + /* Restore the thread context and PSP. */ + + LDR r12, [r1, #8] // Pickup thread's stack pointer + 80003e6: f8d1 c008 ldr.w ip, [r1, #8] + LDMIA r12!, {LR} // Pickup LR + 80003ea: f85c eb04 ldr.w lr, [ip], #4 +#ifdef __ARM_FP + TST LR, #0x10 // Determine if the VFP extended frame is present + 80003ee: f01e 0f10 tst.w lr, #16 + BNE _skip_vfp_restore // If not, skip VFP restore + 80003f2: d101 bne.n 80003f8 <_skip_vfp_restore> + VLDMIA r12!, {s16-s31} // Yes, restore additional VFP registers + 80003f4: ecbc 8a10 vldmia ip!, {s16-s31} + +080003f8 <_skip_vfp_restore>: +_skip_vfp_restore: +#endif + LDMIA r12!, {r4-r11} // Recover thread's registers + 80003f8: e8bc 0ff0 ldmia.w ip!, {r4, r5, r6, r7, r8, r9, sl, fp} + MSR PSP, r12 // Setup the thread's stack pointer + 80003fc: f38c 8809 msr PSP, ip + + /* Return to thread. */ + + BX lr // Return to thread! + 8000400: 4770 bx lr + +08000402 <__tx_ts_wait>: + /* The following is the idle wait processing... in this case, no threads are ready for execution and the + system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts + are disabled to allow use of WFI for waiting for a thread to arrive. */ + +__tx_ts_wait: + CPSID i // Disable interrupts + 8000402: b672 cpsid i + LDR r1, [r2] // Pickup the next thread to execute pointer + 8000404: 6811 ldr r1, [r2, #0] + STR r1, [r0] // Store it in the current pointer + 8000406: 6001 str r1, [r0, #0] + CBNZ r1, __tx_ts_ready // If non-NULL, a new thread is ready! + 8000408: b909 cbnz r1, 800040e <__tx_ts_ready> + PUSH {r0-r3} + BL tx_low_power_exit // Exit low power mode + POP {r0-r3} +#endif + + CPSIE i // Enable interrupts + 800040a: b662 cpsie i + B __tx_ts_wait // Loop to continue waiting + 800040c: e7f9 b.n 8000402 <__tx_ts_wait> + +0800040e <__tx_ts_ready>: + + /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are + already in the handler! */ + +__tx_ts_ready: + MOV r7, #0x08000000 // Build clear PendSV value + 800040e: f04f 6700 mov.w r7, #134217728 ; 0x8000000 + MOV r8, #0xE000E000 // Build base NVIC address + 8000412: f04f 28e0 mov.w r8, #3758153728 ; 0xe000e000 + STR r7, [r8, #0xD04] // Clear any PendSV + 8000416: f8c8 7d04 str.w r7, [r8, #3332] ; 0xd04 + + /* Re-enable interrupts and restore new thread. */ + + CPSIE i // Enable interrupts + 800041a: b662 cpsie i + B __tx_ts_restore // Restore the thread + 800041c: e7dc b.n 80003d8 <__tx_ts_restore> + +0800041e : +tx_thread_fpu_disable: + + /* Automatic VPF logic is supported, this function is present only for + backward compatibility purposes and therefore simply returns. */ + + BX LR // Return to caller + 800041e: 4770 bx lr + LDR r2, =_tx_thread_preempt_disable // Build address of preempt disable flag + 8000420: 240c0830 .word 0x240c0830 + LDR r0, =_tx_thread_current_ptr // Build current thread pointer address + 8000424: 240c0798 .word 0x240c0798 + LDR r2, =_tx_thread_execute_ptr // Build execute thread pointer address + 8000428: 240c079c .word 0x240c079c + LDR r4, =_tx_timer_time_slice // Build address of time-slice variable + 800042c: 240c0d9c .word 0x240c0d9c + +08000430 <_tx_thread_stack_build>: + pc Initial value for pc + xPSR Initial value for xPSR + + Stack Bottom: (higher memory address) */ + + LDR r2, [r0, #16] // Pickup end of stack area + 8000430: 6902 ldr r2, [r0, #16] + BIC r2, r2, #0x7 // Align frame for 8-byte alignment + 8000432: f022 0207 bic.w r2, r2, #7 + SUB r2, r2, #68 // Subtract frame size + 8000436: f1a2 0244 sub.w r2, r2, #68 ; 0x44 + LDR r3, =0xFFFFFFFD // Build initial LR value + 800043a: f06f 0302 mvn.w r3, #2 + STR r3, [r2, #0] // Save on the stack + 800043e: 6013 str r3, [r2, #0] + + /* Actually build the stack frame. */ + + MOV r3, #0 // Build initial register value + 8000440: f04f 0300 mov.w r3, #0 + STR r3, [r2, #4] // Store initial r4 + 8000444: 6053 str r3, [r2, #4] + STR r3, [r2, #8] // Store initial r5 + 8000446: 6093 str r3, [r2, #8] + STR r3, [r2, #12] // Store initial r6 + 8000448: 60d3 str r3, [r2, #12] + STR r3, [r2, #16] // Store initial r7 + 800044a: 6113 str r3, [r2, #16] + STR r3, [r2, #20] // Store initial r8 + 800044c: 6153 str r3, [r2, #20] + STR r3, [r2, #24] // Store initial r9 + 800044e: 6193 str r3, [r2, #24] + STR r3, [r2, #28] // Store initial r10 + 8000450: 61d3 str r3, [r2, #28] + STR r3, [r2, #32] // Store initial r11 + 8000452: 6213 str r3, [r2, #32] + + /* Hardware stack follows. */ + + STR r3, [r2, #36] // Store initial r0 + 8000454: 6253 str r3, [r2, #36] ; 0x24 + STR r3, [r2, #40] // Store initial r1 + 8000456: 6293 str r3, [r2, #40] ; 0x28 + STR r3, [r2, #44] // Store initial r2 + 8000458: 62d3 str r3, [r2, #44] ; 0x2c + STR r3, [r2, #48] // Store initial r3 + 800045a: 6313 str r3, [r2, #48] ; 0x30 + STR r3, [r2, #52] // Store initial r12 + 800045c: 6353 str r3, [r2, #52] ; 0x34 + MOV r3, #0xFFFFFFFF // Poison EXC_RETURN value + 800045e: f04f 33ff mov.w r3, #4294967295 + STR r3, [r2, #56] // Store initial lr + 8000462: 6393 str r3, [r2, #56] ; 0x38 + STR r1, [r2, #60] // Store initial pc + 8000464: 63d1 str r1, [r2, #60] ; 0x3c + MOV r3, #0x01000000 // Only T-bit need be set + 8000466: f04f 7380 mov.w r3, #16777216 ; 0x1000000 + STR r3, [r2, #64] // Store initial xPSR + 800046a: 6413 str r3, [r2, #64] ; 0x40 + + /* Setup stack pointer. */ + // thread_ptr -> tx_thread_stack_ptr = r2; + + STR r2, [r0, #8] // Save stack pointer in thread's + 800046c: 6082 str r2, [r0, #8] + // control block + BX lr // Return to caller + 800046e: 4770 bx lr + +08000470 <_tx_timer_interrupt>: + for use. */ + + /* Increment the system clock. */ + // _tx_timer_system_clock++; + + LDR r1, =_tx_timer_system_clock // Pickup address of system clock + 8000470: 4922 ldr r1, [pc, #136] ; (80004fc <__tx_timer_nothing_expired+0x6>) + LDR r0, [r1, #0] // Pickup system clock + 8000472: 6808 ldr r0, [r1, #0] + ADD r0, r0, #1 // Increment system clock + 8000474: f100 0001 add.w r0, r0, #1 + STR r0, [r1, #0] // Store new system clock + 8000478: 6008 str r0, [r1, #0] + + /* Test for time-slice expiration. */ + // if (_tx_timer_time_slice) + // { + + LDR r3, =_tx_timer_time_slice // Pickup address of time-slice + 800047a: 4b21 ldr r3, [pc, #132] ; (8000500 <__tx_timer_nothing_expired+0xa>) + LDR r2, [r3, #0] // Pickup time-slice + 800047c: 681a ldr r2, [r3, #0] + CBZ r2, __tx_timer_no_time_slice // Is it non-active? + 800047e: b13a cbz r2, 8000490 <__tx_timer_no_time_slice> + // Yes, skip time-slice processing + + /* Decrement the time_slice. */ + // _tx_timer_time_slice--; + + SUB r2, r2, #1 // Decrement the time-slice + 8000480: f1a2 0201 sub.w r2, r2, #1 + STR r2, [r3, #0] // Store new time-slice value + 8000484: 601a str r2, [r3, #0] + + /* Check for expiration. */ + // if (__tx_timer_time_slice == 0) + + CBNZ r2, __tx_timer_no_time_slice // Has it expired? + 8000486: b91a cbnz r2, 8000490 <__tx_timer_no_time_slice> + // No, skip expiration processing + + /* Set the time-slice expired flag. */ + // _tx_timer_expired_time_slice = TX_TRUE; + + LDR r3, =_tx_timer_expired_time_slice // Pickup address of expired flag + 8000488: 4b1e ldr r3, [pc, #120] ; (8000504 <__tx_timer_nothing_expired+0xe>) + MOV r0, #1 // Build expired value + 800048a: f04f 0001 mov.w r0, #1 + STR r0, [r3, #0] // Set time-slice expiration flag + 800048e: 6018 str r0, [r3, #0] + +08000490 <__tx_timer_no_time_slice>: + + /* Test for timer expiration. */ + // if (*_tx_timer_current_ptr) + // { + + LDR r1, =_tx_timer_current_ptr // Pickup current timer pointer address + 8000490: 491d ldr r1, [pc, #116] ; (8000508 <__tx_timer_nothing_expired+0x12>) + LDR r0, [r1, #0] // Pickup current timer + 8000492: 6808 ldr r0, [r1, #0] + LDR r2, [r0, #0] // Pickup timer list entry + 8000494: 6802 ldr r2, [r0, #0] + CBZ r2, __tx_timer_no_timer // Is there anything in the list? + 8000496: b122 cbz r2, 80004a2 <__tx_timer_no_timer> + // No, just increment the timer + + /* Set expiration flag. */ + // _tx_timer_expired = TX_TRUE; + + LDR r3, =_tx_timer_expired // Pickup expiration flag address + 8000498: 4b1c ldr r3, [pc, #112] ; (800050c <__tx_timer_nothing_expired+0x16>) + MOV r2, #1 // Build expired value + 800049a: f04f 0201 mov.w r2, #1 + STR r2, [r3, #0] // Set expired flag + 800049e: 601a str r2, [r3, #0] + B __tx_timer_done // Finished timer processing + 80004a0: e008 b.n 80004b4 <__tx_timer_done> + +080004a2 <__tx_timer_no_timer>: +__tx_timer_no_timer: + + /* No timer expired, increment the timer pointer. */ + // _tx_timer_current_ptr++; + + ADD r0, r0, #4 // Move to next timer + 80004a2: f100 0004 add.w r0, r0, #4 + + /* Check for wrap-around. */ + // if (_tx_timer_current_ptr == _tx_timer_list_end) + + LDR r3, =_tx_timer_list_end // Pickup addr of timer list end + 80004a6: 4b1a ldr r3, [pc, #104] ; (8000510 <__tx_timer_nothing_expired+0x1a>) + LDR r2, [r3, #0] // Pickup list end + 80004a8: 681a ldr r2, [r3, #0] + CMP r0, r2 // Are we at list end? + 80004aa: 4290 cmp r0, r2 + BNE __tx_timer_skip_wrap // No, skip wrap-around logic + 80004ac: d101 bne.n 80004b2 <__tx_timer_skip_wrap> + + /* Wrap to beginning of list. */ + // _tx_timer_current_ptr = _tx_timer_list_start; + + LDR r3, =_tx_timer_list_start // Pickup addr of timer list start + 80004ae: 4b19 ldr r3, [pc, #100] ; (8000514 <__tx_timer_nothing_expired+0x1e>) + LDR r0, [r3, #0] // Set current pointer to list start + 80004b0: 6818 ldr r0, [r3, #0] + +080004b2 <__tx_timer_skip_wrap>: + +__tx_timer_skip_wrap: + + STR r0, [r1, #0] // Store new current timer pointer + 80004b2: 6008 str r0, [r1, #0] + +080004b4 <__tx_timer_done>: + + /* See if anything has expired. */ + // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired)) + // { + + LDR r3, =_tx_timer_expired_time_slice // Pickup addr of expired flag + 80004b4: 4b13 ldr r3, [pc, #76] ; (8000504 <__tx_timer_nothing_expired+0xe>) + LDR r2, [r3, #0] // Pickup time-slice expired flag + 80004b6: 681a ldr r2, [r3, #0] + CBNZ r2, __tx_something_expired // Did a time-slice expire? + 80004b8: b912 cbnz r2, 80004c0 <__tx_something_expired> + // If non-zero, time-slice expired + LDR r1, =_tx_timer_expired // Pickup addr of other expired flag + 80004ba: 4914 ldr r1, [pc, #80] ; (800050c <__tx_timer_nothing_expired+0x16>) + LDR r0, [r1, #0] // Pickup timer expired flag + 80004bc: 6808 ldr r0, [r1, #0] + CBZ r0, __tx_timer_nothing_expired // Did a timer expire? + 80004be: b1d0 cbz r0, 80004f6 <__tx_timer_nothing_expired> + +080004c0 <__tx_something_expired>: + // No, nothing expired + +__tx_something_expired: + + STMDB sp!, {r0, lr} // Save the lr register on the stack + 80004c0: e92d 4001 stmdb sp!, {r0, lr} + + /* Did a timer expire? */ + // if (_tx_timer_expired) + // { + + LDR r1, =_tx_timer_expired // Pickup addr of expired flag + 80004c4: 4911 ldr r1, [pc, #68] ; (800050c <__tx_timer_nothing_expired+0x16>) + LDR r0, [r1, #0] // Pickup timer expired flag + 80004c6: 6808 ldr r0, [r1, #0] + CBZ r0, __tx_timer_dont_activate // Check for timer expiration + 80004c8: b108 cbz r0, 80004ce <__tx_timer_dont_activate> + // If not set, skip timer activation + + /* Process timer expiration. */ + // _tx_timer_expiration_process(); + + BL _tx_timer_expiration_process // Call the timer expiration handling routine + 80004ca: f007 fcb3 bl 8007e34 <_tx_timer_expiration_process> + +080004ce <__tx_timer_dont_activate>: + + /* Did time slice expire? */ + // if (_tx_timer_expired_time_slice) + // { + + LDR r3, =_tx_timer_expired_time_slice // Pickup addr of time-slice expired + 80004ce: 4b0d ldr r3, [pc, #52] ; (8000504 <__tx_timer_nothing_expired+0xe>) + LDR r2, [r3, #0] // Pickup the actual flag + 80004d0: 681a ldr r2, [r3, #0] + CBZ r2, __tx_timer_not_ts_expiration // See if the flag is set + 80004d2: b172 cbz r2, 80004f2 <__tx_timer_not_ts_expiration> + // No, skip time-slice processing + + /* Time slice interrupted thread. */ + // _tx_thread_time_slice(); + + BL _tx_thread_time_slice // Call time-slice processing + 80004d4: f007 fc20 bl 8007d18 <_tx_thread_time_slice> + LDR r0, =_tx_thread_preempt_disable // Build address of preempt disable flag + 80004d8: 480f ldr r0, [pc, #60] ; (8000518 <__tx_timer_nothing_expired+0x22>) + LDR r1, [r0] // Is the preempt disable flag set? + 80004da: 6801 ldr r1, [r0, #0] + CBNZ r1, __tx_timer_skip_time_slice // Yes, skip the PendSV logic + 80004dc: b949 cbnz r1, 80004f2 <__tx_timer_not_ts_expiration> + LDR r0, =_tx_thread_current_ptr // Build current thread pointer address + 80004de: 480f ldr r0, [pc, #60] ; (800051c <__tx_timer_nothing_expired+0x26>) + LDR r1, [r0] // Pickup the current thread pointer + 80004e0: 6801 ldr r1, [r0, #0] + LDR r2, =_tx_thread_execute_ptr // Build execute thread pointer address + 80004e2: 4a0f ldr r2, [pc, #60] ; (8000520 <__tx_timer_nothing_expired+0x2a>) + LDR r3, [r2] // Pickup the execute thread pointer + 80004e4: 6813 ldr r3, [r2, #0] + LDR r0, =0xE000ED04 // Build address of control register + 80004e6: 480f ldr r0, [pc, #60] ; (8000524 <__tx_timer_nothing_expired+0x2e>) + LDR r2, =0x10000000 // Build value for PendSV bit + 80004e8: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + CMP r1, r3 // Are they the same? + 80004ec: 4299 cmp r1, r3 + BEQ __tx_timer_skip_time_slice // If the same, there was no time-slice performed + 80004ee: d000 beq.n 80004f2 <__tx_timer_not_ts_expiration> + STR r2, [r0] // Not the same, issue the PendSV for preemption + 80004f0: 6002 str r2, [r0, #0] + +080004f2 <__tx_timer_not_ts_expiration>: + + // } + +__tx_timer_not_ts_expiration: + + LDMIA sp!, {r0, lr} // Recover lr register (r0 is just there for + 80004f2: e8bd 4001 ldmia.w sp!, {r0, lr} + +080004f6 <__tx_timer_nothing_expired>: + + // } + +__tx_timer_nothing_expired: + + DSB // Complete all memory access + 80004f6: f3bf 8f4f dsb sy + BX lr // Return to caller + 80004fa: 4770 bx lr + LDR r1, =_tx_timer_system_clock // Pickup address of system clock + 80004fc: 240c083c .word 0x240c083c + LDR r3, =_tx_timer_time_slice // Pickup address of time-slice + 8000500: 240c0d9c .word 0x240c0d9c + LDR r3, =_tx_timer_expired_time_slice // Pickup address of expired flag + 8000504: 240c0840 .word 0x240c0840 + LDR r1, =_tx_timer_current_ptr // Pickup current timer pointer address + 8000508: 240c08cc .word 0x240c08cc + LDR r3, =_tx_timer_expired // Pickup expiration flag address + 800050c: 240c08d0 .word 0x240c08d0 + LDR r3, =_tx_timer_list_end // Pickup addr of timer list end + 8000510: 240c08c8 .word 0x240c08c8 + LDR r3, =_tx_timer_list_start // Pickup addr of timer list start + 8000514: 240c08c4 .word 0x240c08c4 + LDR r0, =_tx_thread_preempt_disable // Build address of preempt disable flag + 8000518: 240c0830 .word 0x240c0830 + LDR r0, =_tx_thread_current_ptr // Build current thread pointer address + 800051c: 240c0798 .word 0x240c0798 + LDR r2, =_tx_thread_execute_ptr // Build execute thread pointer address + 8000520: 240c079c .word 0x240c079c + LDR r0, =0xE000ED04 // Build address of control register + 8000524: e000ed04 .word 0xe000ed04 + ... + +08000530 : + 8000530: f001 01ff and.w r1, r1, #255 ; 0xff + 8000534: 2a10 cmp r2, #16 + 8000536: db2b blt.n 8000590 + 8000538: f010 0f07 tst.w r0, #7 + 800053c: d008 beq.n 8000550 + 800053e: f810 3b01 ldrb.w r3, [r0], #1 + 8000542: 3a01 subs r2, #1 + 8000544: 428b cmp r3, r1 + 8000546: d02d beq.n 80005a4 + 8000548: f010 0f07 tst.w r0, #7 + 800054c: b342 cbz r2, 80005a0 + 800054e: d1f6 bne.n 800053e + 8000550: b4f0 push {r4, r5, r6, r7} + 8000552: ea41 2101 orr.w r1, r1, r1, lsl #8 + 8000556: ea41 4101 orr.w r1, r1, r1, lsl #16 + 800055a: f022 0407 bic.w r4, r2, #7 + 800055e: f07f 0700 mvns.w r7, #0 + 8000562: 2300 movs r3, #0 + 8000564: e8f0 5602 ldrd r5, r6, [r0], #8 + 8000568: 3c08 subs r4, #8 + 800056a: ea85 0501 eor.w r5, r5, r1 + 800056e: ea86 0601 eor.w r6, r6, r1 + 8000572: fa85 f547 uadd8 r5, r5, r7 + 8000576: faa3 f587 sel r5, r3, r7 + 800057a: fa86 f647 uadd8 r6, r6, r7 + 800057e: faa5 f687 sel r6, r5, r7 + 8000582: b98e cbnz r6, 80005a8 + 8000584: d1ee bne.n 8000564 + 8000586: bcf0 pop {r4, r5, r6, r7} + 8000588: f001 01ff and.w r1, r1, #255 ; 0xff + 800058c: f002 0207 and.w r2, r2, #7 + 8000590: b132 cbz r2, 80005a0 + 8000592: f810 3b01 ldrb.w r3, [r0], #1 + 8000596: 3a01 subs r2, #1 + 8000598: ea83 0301 eor.w r3, r3, r1 + 800059c: b113 cbz r3, 80005a4 + 800059e: d1f8 bne.n 8000592 + 80005a0: 2000 movs r0, #0 + 80005a2: 4770 bx lr + 80005a4: 3801 subs r0, #1 + 80005a6: 4770 bx lr + 80005a8: 2d00 cmp r5, #0 + 80005aa: bf06 itte eq + 80005ac: 4635 moveq r5, r6 + 80005ae: 3803 subeq r0, #3 + 80005b0: 3807 subne r0, #7 + 80005b2: f015 0f01 tst.w r5, #1 + 80005b6: d107 bne.n 80005c8 + 80005b8: 3001 adds r0, #1 + 80005ba: f415 7f80 tst.w r5, #256 ; 0x100 + 80005be: bf02 ittt eq + 80005c0: 3001 addeq r0, #1 + 80005c2: f415 3fc0 tsteq.w r5, #98304 ; 0x18000 + 80005c6: 3001 addeq r0, #1 + 80005c8: bcf0 pop {r4, r5, r6, r7} + 80005ca: 3801 subs r0, #1 + 80005cc: 4770 bx lr + 80005ce: bf00 nop + +080005d0 : + * @brief Define the initial system. + * @param first_unused_memory : Pointer to the first unused memory + * @retval None + */ +VOID tx_application_define(VOID *first_unused_memory) +{ + 80005d0: b580 push {r7, lr} + 80005d2: b086 sub sp, #24 + 80005d4: af02 add r7, sp, #8 + 80005d6: 6078 str r0, [r7, #4] + /* USER CODE BEGIN tx_application_define_1*/ + + /* USER CODE END tx_application_define_1 */ +#if (USE_STATIC_ALLOCATION == 1) + UINT status = TX_SUCCESS; + 80005d8: 2300 movs r3, #0 + 80005da: 60fb str r3, [r7, #12] + VOID *memory_ptr; + + if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS) + 80005dc: 2334 movs r3, #52 ; 0x34 + 80005de: 9300 str r3, [sp, #0] + 80005e0: f44f 5380 mov.w r3, #4096 ; 0x1000 + 80005e4: 4a0a ldr r2, [pc, #40] ; (8000610 ) + 80005e6: 490b ldr r1, [pc, #44] ; (8000614 ) + 80005e8: 480b ldr r0, [pc, #44] ; (8000618 ) + 80005ea: f007 fecd bl 8008388 <_txe_byte_pool_create> + 80005ee: 4603 mov r3, r0 + 80005f0: 2b00 cmp r3, #0 + 80005f2: d109 bne.n 8000608 + { + /* USER CODE BEGIN TX_Byte_Pool_Success */ + + /* USER CODE END TX_Byte_Pool_Success */ + + memory_ptr = (VOID *)&tx_app_byte_pool; + 80005f4: 4b08 ldr r3, [pc, #32] ; (8000618 ) + 80005f6: 60bb str r3, [r7, #8] + status = App_ThreadX_Init(memory_ptr); + 80005f8: 68b8 ldr r0, [r7, #8] + 80005fa: f000 f80f bl 800061c + 80005fe: 60f8 str r0, [r7, #12] + if (status != TX_SUCCESS) + 8000600: 68fb ldr r3, [r7, #12] + 8000602: 2b00 cmp r3, #0 + 8000604: d000 beq.n 8000608 + { + /* USER CODE BEGIN App_ThreadX_Init_Error */ + while(1) + 8000606: e7fe b.n 8000606 + /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */ + (void)first_unused_memory; + /* USER CODE END DYNAMIC_MEM_ALLOC */ +#endif + +} + 8000608: bf00 nop + 800060a: 3710 adds r7, #16 + 800060c: 46bd mov sp, r7 + 800060e: bd80 pop {r7, pc} + 8000610: 240bf4fc .word 0x240bf4fc + 8000614: 0801deb8 .word 0x0801deb8 + 8000618: 240c04fc .word 0x240c04fc + +0800061c : + * @brief Application ThreadX Initialization. + * @param memory_ptr: memory pointer + * @retval int + */ +UINT App_ThreadX_Init(VOID *memory_ptr) +{ + 800061c: b580 push {r7, lr} + 800061e: b084 sub sp, #16 + 8000620: af00 add r7, sp, #0 + 8000622: 6078 str r0, [r7, #4] + UINT ret = TX_SUCCESS; + 8000624: 2300 movs r3, #0 + 8000626: 60fb str r3, [r7, #12] + TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr; + 8000628: 687b ldr r3, [r7, #4] + 800062a: 60bb str r3, [r7, #8] + /* USER CODE BEGIN App_ThreadX_MEM_POOL */ + (void)byte_pool; + /* USER CODE END App_ThreadX_MEM_POOL */ + + /* USER CODE BEGIN App_ThreadX_Init */ + MX_TouchGFX_Init(memory_ptr); + 800062c: 6878 ldr r0, [r7, #4] + 800062e: f008 fa7f bl 8008b30 + /* USER CODE END App_ThreadX_Init */ + + return ret; + 8000632: 68fb ldr r3, [r7, #12] +} + 8000634: 4618 mov r0, r3 + 8000636: 3710 adds r7, #16 + 8000638: 46bd mov sp, r7 + 800063a: bd80 pop {r7, pc} + +0800063c : + * @brief MX_ThreadX_Init + * @param None + * @retval None + */ +void MX_ThreadX_Init(void) +{ + 800063c: b580 push {r7, lr} + 800063e: af00 add r7, sp, #0 + /* USER CODE BEGIN Before_Kernel_Start */ + + /* USER CODE END Before_Kernel_Start */ + + tx_kernel_enter(); + 8000640: f006 f9cc bl 80069dc <_tx_initialize_kernel_enter> + + /* USER CODE BEGIN Kernel_Start_Error */ + + /* USER CODE END Kernel_Start_Error */ +} + 8000644: bf00 nop + 8000646: bd80 pop {r7, pc} + +08000648
: +/** + * @brief The application entry point. + * @retval int + */ +int main(void) +{ + 8000648: b580 push {r7, lr} + 800064a: af00 add r7, sp, #0 + /* USER CODE END 1 */ + + /* MCU Configuration--------------------------------------------------------*/ + + /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ + HAL_Init(); + 800064c: f001 f936 bl 80018bc + /* USER CODE BEGIN Init */ + + /* USER CODE END Init */ + + /* Configure the system clock */ + SystemClock_Config(); + 8000650: f000 f812 bl 8000678 + /* USER CODE BEGIN SysInit */ + + /* USER CODE END SysInit */ + + /* Initialize all configured peripherals */ + MX_GPIO_Init(); + 8000654: f000 fa18 bl 8000a88 + MX_I2C4_Init(); + 8000658: f000 f8f2 bl 8000840 + MX_LTDC_Init(); + 800065c: f000 f930 bl 80008c0 + MX_OCTOSPI1_Init(); + 8000660: f000 f9b0 bl 80009c4 + MX_CRC_Init(); + 8000664: f000 f890 bl 8000788 + MX_DMA2D_Init(); + 8000668: f000 f8b0 bl 80007cc + /* Call PreOsInit function */ + MX_TouchGFX_PreOSInit(); + 800066c: f008 fa58 bl 8008b20 + /* USER CODE BEGIN 2 */ + + /* USER CODE END 2 */ + + MX_ThreadX_Init(); + 8000670: f7ff ffe4 bl 800063c + + /* We should never get here as control is now taken by the scheduler */ + /* Infinite loop */ + /* USER CODE BEGIN WHILE */ + while (1) + 8000674: e7fe b.n 8000674 + ... + +08000678 : +/** + * @brief System Clock Configuration + * @retval None + */ +void SystemClock_Config(void) +{ + 8000678: b580 push {r7, lr} + 800067a: b09c sub sp, #112 ; 0x70 + 800067c: af00 add r7, sp, #0 + RCC_OscInitTypeDef RCC_OscInitStruct = {0}; + 800067e: f107 0324 add.w r3, r7, #36 ; 0x24 + 8000682: 224c movs r2, #76 ; 0x4c + 8000684: 2100 movs r1, #0 + 8000686: 4618 mov r0, r3 + 8000688: f01c fbe6 bl 801ce58 + RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; + 800068c: 1d3b adds r3, r7, #4 + 800068e: 2220 movs r2, #32 + 8000690: 2100 movs r1, #0 + 8000692: 4618 mov r0, r3 + 8000694: f01c fbe0 bl 801ce58 + + /*AXI clock gating */ + RCC->CKGAENR = 0xFFFFFFFF; + 8000698: 4b39 ldr r3, [pc, #228] ; (8000780 ) + 800069a: f04f 32ff mov.w r2, #4294967295 + 800069e: f8c3 20b0 str.w r2, [r3, #176] ; 0xb0 + + /** Supply configuration update enable + */ + HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY); + 80006a2: 2004 movs r0, #4 + 80006a4: f003 faa6 bl 8003bf4 + + /** Configure the main internal regulator output voltage + */ + __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0); + 80006a8: 2300 movs r3, #0 + 80006aa: 603b str r3, [r7, #0] + 80006ac: 4b35 ldr r3, [pc, #212] ; (8000784 ) + 80006ae: 699b ldr r3, [r3, #24] + 80006b0: 4a34 ldr r2, [pc, #208] ; (8000784 ) + 80006b2: f443 4340 orr.w r3, r3, #49152 ; 0xc000 + 80006b6: 6193 str r3, [r2, #24] + 80006b8: 4b32 ldr r3, [pc, #200] ; (8000784 ) + 80006ba: 699b ldr r3, [r3, #24] + 80006bc: f403 4340 and.w r3, r3, #49152 ; 0xc000 + 80006c0: 603b str r3, [r7, #0] + 80006c2: 683b ldr r3, [r7, #0] + + while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {} + 80006c4: bf00 nop + 80006c6: 4b2f ldr r3, [pc, #188] ; (8000784 ) + 80006c8: 699b ldr r3, [r3, #24] + 80006ca: f403 5300 and.w r3, r3, #8192 ; 0x2000 + 80006ce: f5b3 5f00 cmp.w r3, #8192 ; 0x2000 + 80006d2: d1f8 bne.n 80006c6 + + /** Macro to configure the PLL clock source + */ + __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE); + 80006d4: 4b2a ldr r3, [pc, #168] ; (8000780 ) + 80006d6: 6a9b ldr r3, [r3, #40] ; 0x28 + 80006d8: f023 0303 bic.w r3, r3, #3 + 80006dc: 4a28 ldr r2, [pc, #160] ; (8000780 ) + 80006de: f043 0302 orr.w r3, r3, #2 + 80006e2: 6293 str r3, [r2, #40] ; 0x28 + + /** Initializes the RCC Oscillators according to the specified parameters + * in the RCC_OscInitTypeDef structure. + */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE; + 80006e4: 2303 movs r3, #3 + 80006e6: 627b str r3, [r7, #36] ; 0x24 + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + 80006e8: f44f 3380 mov.w r3, #65536 ; 0x10000 + 80006ec: 62bb str r3, [r7, #40] ; 0x28 + RCC_OscInitStruct.HSIState = RCC_HSI_DIV1; + 80006ee: 2301 movs r3, #1 + 80006f0: 633b str r3, [r7, #48] ; 0x30 + RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT; + 80006f2: 2340 movs r3, #64 ; 0x40 + 80006f4: 637b str r3, [r7, #52] ; 0x34 + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; + 80006f6: 2302 movs r3, #2 + 80006f8: 64bb str r3, [r7, #72] ; 0x48 + RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; + 80006fa: 2302 movs r3, #2 + 80006fc: 64fb str r3, [r7, #76] ; 0x4c + RCC_OscInitStruct.PLL.PLLM = 12; + 80006fe: 230c movs r3, #12 + 8000700: 653b str r3, [r7, #80] ; 0x50 + RCC_OscInitStruct.PLL.PLLN = 280; + 8000702: f44f 738c mov.w r3, #280 ; 0x118 + 8000706: 657b str r3, [r7, #84] ; 0x54 + RCC_OscInitStruct.PLL.PLLP = 2; + 8000708: 2302 movs r3, #2 + 800070a: 65bb str r3, [r7, #88] ; 0x58 + RCC_OscInitStruct.PLL.PLLQ = 3; + 800070c: 2303 movs r3, #3 + 800070e: 65fb str r3, [r7, #92] ; 0x5c + RCC_OscInitStruct.PLL.PLLR = 4; + 8000710: 2304 movs r3, #4 + 8000712: 663b str r3, [r7, #96] ; 0x60 + RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1; + 8000714: 2304 movs r3, #4 + 8000716: 667b str r3, [r7, #100] ; 0x64 + RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE; + 8000718: 2300 movs r3, #0 + 800071a: 66bb str r3, [r7, #104] ; 0x68 + RCC_OscInitStruct.PLL.PLLFRACN = 0; + 800071c: 2300 movs r3, #0 + 800071e: 66fb str r3, [r7, #108] ; 0x6c + if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) + 8000720: f107 0324 add.w r3, r7, #36 ; 0x24 + 8000724: 4618 mov r0, r3 + 8000726: f003 fabf bl 8003ca8 + 800072a: 4603 mov r3, r0 + 800072c: 2b00 cmp r3, #0 + 800072e: d001 beq.n 8000734 + { + Error_Handler(); + 8000730: f000 fbe6 bl 8000f00 + } + + /** Initializes the CPU, AHB and APB buses clocks + */ + RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK + 8000734: 233f movs r3, #63 ; 0x3f + 8000736: 607b str r3, [r7, #4] + |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2 + |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1; + RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; + 8000738: 2303 movs r3, #3 + 800073a: 60bb str r3, [r7, #8] + RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; + 800073c: 2300 movs r3, #0 + 800073e: 60fb str r3, [r7, #12] + RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; + 8000740: 2308 movs r3, #8 + 8000742: 613b str r3, [r7, #16] + RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2; + 8000744: 2340 movs r3, #64 ; 0x40 + 8000746: 617b str r3, [r7, #20] + RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; + 8000748: 2340 movs r3, #64 ; 0x40 + 800074a: 61bb str r3, [r7, #24] + RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; + 800074c: f44f 6380 mov.w r3, #1024 ; 0x400 + 8000750: 61fb str r3, [r7, #28] + RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; + 8000752: 2340 movs r3, #64 ; 0x40 + 8000754: 623b str r3, [r7, #32] + + if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) + 8000756: 1d3b adds r3, r7, #4 + 8000758: 2103 movs r1, #3 + 800075a: 4618 mov r0, r3 + 800075c: f003 fea8 bl 80044b0 + 8000760: 4603 mov r3, r0 + 8000762: 2b00 cmp r3, #0 + 8000764: d001 beq.n 800076a + { + Error_Handler(); + 8000766: f000 fbcb bl 8000f00 + } + HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1); + 800076a: f44f 2280 mov.w r2, #262144 ; 0x40000 + 800076e: 2100 movs r1, #0 + 8000770: 2000 movs r0, #0 + 8000772: f004 f853 bl 800481c +} + 8000776: bf00 nop + 8000778: 3770 adds r7, #112 ; 0x70 + 800077a: 46bd mov sp, r7 + 800077c: bd80 pop {r7, pc} + 800077e: bf00 nop + 8000780: 58024400 .word 0x58024400 + 8000784: 58024800 .word 0x58024800 + +08000788 : + * @brief CRC Initialization Function + * @param None + * @retval None + */ +static void MX_CRC_Init(void) +{ + 8000788: b580 push {r7, lr} + 800078a: af00 add r7, sp, #0 + /* USER CODE END CRC_Init 0 */ + + /* USER CODE BEGIN CRC_Init 1 */ + + /* USER CODE END CRC_Init 1 */ + hcrc.Instance = CRC; + 800078c: 4b0d ldr r3, [pc, #52] ; (80007c4 ) + 800078e: 4a0e ldr r2, [pc, #56] ; (80007c8 ) + 8000790: 601a str r2, [r3, #0] + hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE; + 8000792: 4b0c ldr r3, [pc, #48] ; (80007c4 ) + 8000794: 2200 movs r2, #0 + 8000796: 711a strb r2, [r3, #4] + hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE; + 8000798: 4b0a ldr r3, [pc, #40] ; (80007c4 ) + 800079a: 2200 movs r2, #0 + 800079c: 715a strb r2, [r3, #5] + hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE; + 800079e: 4b09 ldr r3, [pc, #36] ; (80007c4 ) + 80007a0: 2200 movs r2, #0 + 80007a2: 615a str r2, [r3, #20] + hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE; + 80007a4: 4b07 ldr r3, [pc, #28] ; (80007c4 ) + 80007a6: 2200 movs r2, #0 + 80007a8: 619a str r2, [r3, #24] + hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES; + 80007aa: 4b06 ldr r3, [pc, #24] ; (80007c4 ) + 80007ac: 2201 movs r2, #1 + 80007ae: 621a str r2, [r3, #32] + if (HAL_CRC_Init(&hcrc) != HAL_OK) + 80007b0: 4804 ldr r0, [pc, #16] ; (80007c4 ) + 80007b2: f001 f9bf bl 8001b34 + 80007b6: 4603 mov r3, r0 + 80007b8: 2b00 cmp r3, #0 + 80007ba: d001 beq.n 80007c0 + { + Error_Handler(); + 80007bc: f000 fba0 bl 8000f00 + } + /* USER CODE BEGIN CRC_Init 2 */ + + /* USER CODE END CRC_Init 2 */ + +} + 80007c0: bf00 nop + 80007c2: bd80 pop {r7, pc} + 80007c4: 240c0530 .word 0x240c0530 + 80007c8: 40023000 .word 0x40023000 + +080007cc : + * @brief DMA2D Initialization Function + * @param None + * @retval None + */ +static void MX_DMA2D_Init(void) +{ + 80007cc: b580 push {r7, lr} + 80007ce: af00 add r7, sp, #0 + /* USER CODE END DMA2D_Init 0 */ + + /* USER CODE BEGIN DMA2D_Init 1 */ + + /* USER CODE END DMA2D_Init 1 */ + hdma2d.Instance = DMA2D; + 80007d0: 4b19 ldr r3, [pc, #100] ; (8000838 ) + 80007d2: 4a1a ldr r2, [pc, #104] ; (800083c ) + 80007d4: 601a str r2, [r3, #0] + hdma2d.Init.Mode = DMA2D_M2M; + 80007d6: 4b18 ldr r3, [pc, #96] ; (8000838 ) + 80007d8: 2200 movs r2, #0 + 80007da: 605a str r2, [r3, #4] + hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565; + 80007dc: 4b16 ldr r3, [pc, #88] ; (8000838 ) + 80007de: 2202 movs r2, #2 + 80007e0: 609a str r2, [r3, #8] + hdma2d.Init.OutputOffset = 0; + 80007e2: 4b15 ldr r3, [pc, #84] ; (8000838 ) + 80007e4: 2200 movs r2, #0 + 80007e6: 60da str r2, [r3, #12] + hdma2d.LayerCfg[1].InputOffset = 0; + 80007e8: 4b13 ldr r3, [pc, #76] ; (8000838 ) + 80007ea: 2200 movs r2, #0 + 80007ec: 645a str r2, [r3, #68] ; 0x44 + hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565; + 80007ee: 4b12 ldr r3, [pc, #72] ; (8000838 ) + 80007f0: 2202 movs r2, #2 + 80007f2: 649a str r2, [r3, #72] ; 0x48 + hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA; + 80007f4: 4b10 ldr r3, [pc, #64] ; (8000838 ) + 80007f6: 2200 movs r2, #0 + 80007f8: 64da str r2, [r3, #76] ; 0x4c + hdma2d.LayerCfg[1].InputAlpha = 0; + 80007fa: 4b0f ldr r3, [pc, #60] ; (8000838 ) + 80007fc: 2200 movs r2, #0 + 80007fe: 651a str r2, [r3, #80] ; 0x50 + hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; + 8000800: 4b0d ldr r3, [pc, #52] ; (8000838 ) + 8000802: 2200 movs r2, #0 + 8000804: 655a str r2, [r3, #84] ; 0x54 + hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR; + 8000806: 4b0c ldr r3, [pc, #48] ; (8000838 ) + 8000808: 2200 movs r2, #0 + 800080a: 659a str r2, [r3, #88] ; 0x58 + hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS; + 800080c: 4b0a ldr r3, [pc, #40] ; (8000838 ) + 800080e: 2200 movs r2, #0 + 8000810: 65da str r2, [r3, #92] ; 0x5c + if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) + 8000812: 4809 ldr r0, [pc, #36] ; (8000838 ) + 8000814: f001 fa78 bl 8001d08 + 8000818: 4603 mov r3, r0 + 800081a: 2b00 cmp r3, #0 + 800081c: d001 beq.n 8000822 + { + Error_Handler(); + 800081e: f000 fb6f bl 8000f00 + } + if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) + 8000822: 2101 movs r1, #1 + 8000824: 4804 ldr r0, [pc, #16] ; (8000838 ) + 8000826: f001 fbe3 bl 8001ff0 + 800082a: 4603 mov r3, r0 + 800082c: 2b00 cmp r3, #0 + 800082e: d001 beq.n 8000834 + { + Error_Handler(); + 8000830: f000 fb66 bl 8000f00 + } + /* USER CODE BEGIN DMA2D_Init 2 */ + + /* USER CODE END DMA2D_Init 2 */ + +} + 8000834: bf00 nop + 8000836: bd80 pop {r7, pc} + 8000838: 240c0554 .word 0x240c0554 + 800083c: 52001000 .word 0x52001000 + +08000840 : + * @brief I2C4 Initialization Function + * @param None + * @retval None + */ +static void MX_I2C4_Init(void) +{ + 8000840: b580 push {r7, lr} + 8000842: af00 add r7, sp, #0 + /* USER CODE END I2C4_Init 0 */ + + /* USER CODE BEGIN I2C4_Init 1 */ + + /* USER CODE END I2C4_Init 1 */ + hi2c4.Instance = I2C4; + 8000844: 4b1b ldr r3, [pc, #108] ; (80008b4 ) + 8000846: 4a1c ldr r2, [pc, #112] ; (80008b8 ) + 8000848: 601a str r2, [r3, #0] + hi2c4.Init.Timing = 0xC010151E; + 800084a: 4b1a ldr r3, [pc, #104] ; (80008b4 ) + 800084c: 4a1b ldr r2, [pc, #108] ; (80008bc ) + 800084e: 605a str r2, [r3, #4] + hi2c4.Init.OwnAddress1 = 0; + 8000850: 4b18 ldr r3, [pc, #96] ; (80008b4 ) + 8000852: 2200 movs r2, #0 + 8000854: 609a str r2, [r3, #8] + hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; + 8000856: 4b17 ldr r3, [pc, #92] ; (80008b4 ) + 8000858: 2201 movs r2, #1 + 800085a: 60da str r2, [r3, #12] + hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE; + 800085c: 4b15 ldr r3, [pc, #84] ; (80008b4 ) + 800085e: 2200 movs r2, #0 + 8000860: 611a str r2, [r3, #16] + hi2c4.Init.OwnAddress2 = 0; + 8000862: 4b14 ldr r3, [pc, #80] ; (80008b4 ) + 8000864: 2200 movs r2, #0 + 8000866: 615a str r2, [r3, #20] + hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK; + 8000868: 4b12 ldr r3, [pc, #72] ; (80008b4 ) + 800086a: 2200 movs r2, #0 + 800086c: 619a str r2, [r3, #24] + hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE; + 800086e: 4b11 ldr r3, [pc, #68] ; (80008b4 ) + 8000870: 2200 movs r2, #0 + 8000872: 61da str r2, [r3, #28] + hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; + 8000874: 4b0f ldr r3, [pc, #60] ; (80008b4 ) + 8000876: 2200 movs r2, #0 + 8000878: 621a str r2, [r3, #32] + if (HAL_I2C_Init(&hi2c4) != HAL_OK) + 800087a: 480e ldr r0, [pc, #56] ; (80008b4 ) + 800087c: f001 fe54 bl 8002528 + 8000880: 4603 mov r3, r0 + 8000882: 2b00 cmp r3, #0 + 8000884: d001 beq.n 800088a + { + Error_Handler(); + 8000886: f000 fb3b bl 8000f00 + } + + /** Configure Analogue filter + */ + if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK) + 800088a: 2100 movs r1, #0 + 800088c: 4809 ldr r0, [pc, #36] ; (80008b4 ) + 800088e: f001 fedb bl 8002648 + 8000892: 4603 mov r3, r0 + 8000894: 2b00 cmp r3, #0 + 8000896: d001 beq.n 800089c + { + Error_Handler(); + 8000898: f000 fb32 bl 8000f00 + } + + /** Configure Digital filter + */ + if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK) + 800089c: 2100 movs r1, #0 + 800089e: 4805 ldr r0, [pc, #20] ; (80008b4 ) + 80008a0: f001 ff1d bl 80026de + 80008a4: 4603 mov r3, r0 + 80008a6: 2b00 cmp r3, #0 + 80008a8: d001 beq.n 80008ae + { + Error_Handler(); + 80008aa: f000 fb29 bl 8000f00 + } + /* USER CODE BEGIN I2C4_Init 2 */ + + /* USER CODE END I2C4_Init 2 */ + +} + 80008ae: bf00 nop + 80008b0: bd80 pop {r7, pc} + 80008b2: bf00 nop + 80008b4: 240c05bc .word 0x240c05bc + 80008b8: 58001c00 .word 0x58001c00 + 80008bc: c010151e .word 0xc010151e + +080008c0 : + * @brief LTDC Initialization Function + * @param None + * @retval None + */ +static void MX_LTDC_Init(void) +{ + 80008c0: b580 push {r7, lr} + 80008c2: b08e sub sp, #56 ; 0x38 + 80008c4: af00 add r7, sp, #0 + + /* USER CODE BEGIN LTDC_Init 0 */ + + /* USER CODE END LTDC_Init 0 */ + + LTDC_LayerCfgTypeDef pLayerCfg = {0}; + 80008c6: 1d3b adds r3, r7, #4 + 80008c8: 2234 movs r2, #52 ; 0x34 + 80008ca: 2100 movs r1, #0 + 80008cc: 4618 mov r0, r3 + 80008ce: f01c fac3 bl 801ce58 + + /* USER CODE BEGIN LTDC_Init 1 */ + + /* USER CODE END LTDC_Init 1 */ + hltdc.Instance = LTDC; + 80008d2: 4b3a ldr r3, [pc, #232] ; (80009bc ) + 80008d4: 4a3a ldr r2, [pc, #232] ; (80009c0 ) + 80008d6: 601a str r2, [r3, #0] + hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL; + 80008d8: 4b38 ldr r3, [pc, #224] ; (80009bc ) + 80008da: 2200 movs r2, #0 + 80008dc: 605a str r2, [r3, #4] + hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL; + 80008de: 4b37 ldr r3, [pc, #220] ; (80009bc ) + 80008e0: 2200 movs r2, #0 + 80008e2: 609a str r2, [r3, #8] + hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL; + 80008e4: 4b35 ldr r3, [pc, #212] ; (80009bc ) + 80008e6: 2200 movs r2, #0 + 80008e8: 60da str r2, [r3, #12] + hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC; + 80008ea: 4b34 ldr r3, [pc, #208] ; (80009bc ) + 80008ec: 2200 movs r2, #0 + 80008ee: 611a str r2, [r3, #16] + hltdc.Init.HorizontalSync = 40; + 80008f0: 4b32 ldr r3, [pc, #200] ; (80009bc ) + 80008f2: 2228 movs r2, #40 ; 0x28 + 80008f4: 615a str r2, [r3, #20] + hltdc.Init.VerticalSync = 9; + 80008f6: 4b31 ldr r3, [pc, #196] ; (80009bc ) + 80008f8: 2209 movs r2, #9 + 80008fa: 619a str r2, [r3, #24] + hltdc.Init.AccumulatedHBP = 42; + 80008fc: 4b2f ldr r3, [pc, #188] ; (80009bc ) + 80008fe: 222a movs r2, #42 ; 0x2a + 8000900: 61da str r2, [r3, #28] + hltdc.Init.AccumulatedVBP = 11; + 8000902: 4b2e ldr r3, [pc, #184] ; (80009bc ) + 8000904: 220b movs r2, #11 + 8000906: 621a str r2, [r3, #32] + hltdc.Init.AccumulatedActiveW = 522; + 8000908: 4b2c ldr r3, [pc, #176] ; (80009bc ) + 800090a: f240 220a movw r2, #522 ; 0x20a + 800090e: 625a str r2, [r3, #36] ; 0x24 + hltdc.Init.AccumulatedActiveH = 283; + 8000910: 4b2a ldr r3, [pc, #168] ; (80009bc ) + 8000912: f240 121b movw r2, #283 ; 0x11b + 8000916: 629a str r2, [r3, #40] ; 0x28 + hltdc.Init.TotalWidth = 554; + 8000918: 4b28 ldr r3, [pc, #160] ; (80009bc ) + 800091a: f240 222a movw r2, #554 ; 0x22a + 800091e: 62da str r2, [r3, #44] ; 0x2c + hltdc.Init.TotalHeigh = 285; + 8000920: 4b26 ldr r3, [pc, #152] ; (80009bc ) + 8000922: f240 121d movw r2, #285 ; 0x11d + 8000926: 631a str r2, [r3, #48] ; 0x30 + hltdc.Init.Backcolor.Blue = 0; + 8000928: 4b24 ldr r3, [pc, #144] ; (80009bc ) + 800092a: 2200 movs r2, #0 + 800092c: f883 2034 strb.w r2, [r3, #52] ; 0x34 + hltdc.Init.Backcolor.Green = 0; + 8000930: 4b22 ldr r3, [pc, #136] ; (80009bc ) + 8000932: 2200 movs r2, #0 + 8000934: f883 2035 strb.w r2, [r3, #53] ; 0x35 + hltdc.Init.Backcolor.Red = 0; + 8000938: 4b20 ldr r3, [pc, #128] ; (80009bc ) + 800093a: 2200 movs r2, #0 + 800093c: f883 2036 strb.w r2, [r3, #54] ; 0x36 + if (HAL_LTDC_Init(&hltdc) != HAL_OK) + 8000940: 481e ldr r0, [pc, #120] ; (80009bc ) + 8000942: f001 ff19 bl 8002778 + 8000946: 4603 mov r3, r0 + 8000948: 2b00 cmp r3, #0 + 800094a: d001 beq.n 8000950 + { + Error_Handler(); + 800094c: f000 fad8 bl 8000f00 + } + pLayerCfg.WindowX0 = 0; + 8000950: 2300 movs r3, #0 + 8000952: 607b str r3, [r7, #4] + pLayerCfg.WindowX1 = 480; + 8000954: f44f 73f0 mov.w r3, #480 ; 0x1e0 + 8000958: 60bb str r3, [r7, #8] + pLayerCfg.WindowY0 = 0; + 800095a: 2300 movs r3, #0 + 800095c: 60fb str r3, [r7, #12] + pLayerCfg.WindowY1 = 272; + 800095e: f44f 7388 mov.w r3, #272 ; 0x110 + 8000962: 613b str r3, [r7, #16] + pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888; + 8000964: 2301 movs r3, #1 + 8000966: 617b str r3, [r7, #20] + pLayerCfg.Alpha = 255; + 8000968: 23ff movs r3, #255 ; 0xff + 800096a: 61bb str r3, [r7, #24] + pLayerCfg.Alpha0 = 0; + 800096c: 2300 movs r3, #0 + 800096e: 61fb str r3, [r7, #28] + pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA; + 8000970: f44f 6380 mov.w r3, #1024 ; 0x400 + 8000974: 623b str r3, [r7, #32] + pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA; + 8000976: 2305 movs r3, #5 + 8000978: 627b str r3, [r7, #36] ; 0x24 + pLayerCfg.FBStartAdress = 0; + 800097a: 2300 movs r3, #0 + 800097c: 62bb str r3, [r7, #40] ; 0x28 + pLayerCfg.ImageWidth = 480; + 800097e: f44f 73f0 mov.w r3, #480 ; 0x1e0 + 8000982: 62fb str r3, [r7, #44] ; 0x2c + pLayerCfg.ImageHeight = 272; + 8000984: f44f 7388 mov.w r3, #272 ; 0x110 + 8000988: 633b str r3, [r7, #48] ; 0x30 + pLayerCfg.Backcolor.Blue = 255; + 800098a: 23ff movs r3, #255 ; 0xff + 800098c: f887 3034 strb.w r3, [r7, #52] ; 0x34 + pLayerCfg.Backcolor.Green = 0; + 8000990: 2300 movs r3, #0 + 8000992: f887 3035 strb.w r3, [r7, #53] ; 0x35 + pLayerCfg.Backcolor.Red = 0; + 8000996: 2300 movs r3, #0 + 8000998: f887 3036 strb.w r3, [r7, #54] ; 0x36 + if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) + 800099c: 1d3b adds r3, r7, #4 + 800099e: 2200 movs r2, #0 + 80009a0: 4619 mov r1, r3 + 80009a2: 4806 ldr r0, [pc, #24] ; (80009bc ) + 80009a4: f002 f870 bl 8002a88 + 80009a8: 4603 mov r3, r0 + 80009aa: 2b00 cmp r3, #0 + 80009ac: d001 beq.n 80009b2 + { + Error_Handler(); + 80009ae: f000 faa7 bl 8000f00 + } + /* USER CODE BEGIN LTDC_Init 2 */ + + /* USER CODE END LTDC_Init 2 */ + +} + 80009b2: bf00 nop + 80009b4: 3738 adds r7, #56 ; 0x38 + 80009b6: 46bd mov sp, r7 + 80009b8: bd80 pop {r7, pc} + 80009ba: bf00 nop + 80009bc: 240c0608 .word 0x240c0608 + 80009c0: 50001000 .word 0x50001000 + +080009c4 : + * @brief OCTOSPI1 Initialization Function + * @param None + * @retval None + */ +static void MX_OCTOSPI1_Init(void) +{ + 80009c4: b580 push {r7, lr} + 80009c6: b086 sub sp, #24 + 80009c8: af00 add r7, sp, #0 + + /* USER CODE BEGIN OCTOSPI1_Init 0 */ + + /* USER CODE END OCTOSPI1_Init 0 */ + + OSPIM_CfgTypeDef sOspiManagerCfg = {0}; + 80009ca: 463b mov r3, r7 + 80009cc: 2200 movs r2, #0 + 80009ce: 601a str r2, [r3, #0] + 80009d0: 605a str r2, [r3, #4] + 80009d2: 609a str r2, [r3, #8] + 80009d4: 60da str r2, [r3, #12] + 80009d6: 611a str r2, [r3, #16] + 80009d8: 615a str r2, [r3, #20] + + /* USER CODE BEGIN OCTOSPI1_Init 1 */ + + /* USER CODE END OCTOSPI1_Init 1 */ + /* OCTOSPI1 parameter configuration*/ + hospi1.Instance = OCTOSPI1; + 80009da: 4b28 ldr r3, [pc, #160] ; (8000a7c ) + 80009dc: 4a28 ldr r2, [pc, #160] ; (8000a80 ) + 80009de: 601a str r2, [r3, #0] + hospi1.Init.FifoThreshold = 1; + 80009e0: 4b26 ldr r3, [pc, #152] ; (8000a7c ) + 80009e2: 2201 movs r2, #1 + 80009e4: 605a str r2, [r3, #4] + hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE; + 80009e6: 4b25 ldr r3, [pc, #148] ; (8000a7c ) + 80009e8: 2200 movs r2, #0 + 80009ea: 609a str r2, [r3, #8] + hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX; + 80009ec: 4b23 ldr r3, [pc, #140] ; (8000a7c ) + 80009ee: f04f 7280 mov.w r2, #16777216 ; 0x1000000 + 80009f2: 60da str r2, [r3, #12] + hospi1.Init.DeviceSize = 32; + 80009f4: 4b21 ldr r3, [pc, #132] ; (8000a7c ) + 80009f6: 2220 movs r2, #32 + 80009f8: 611a str r2, [r3, #16] + hospi1.Init.ChipSelectHighTime = 1; + 80009fa: 4b20 ldr r3, [pc, #128] ; (8000a7c ) + 80009fc: 2201 movs r2, #1 + 80009fe: 615a str r2, [r3, #20] + hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE; + 8000a00: 4b1e ldr r3, [pc, #120] ; (8000a7c ) + 8000a02: 2200 movs r2, #0 + 8000a04: 619a str r2, [r3, #24] + hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0; + 8000a06: 4b1d ldr r3, [pc, #116] ; (8000a7c ) + 8000a08: 2200 movs r2, #0 + 8000a0a: 61da str r2, [r3, #28] + hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED; + 8000a0c: 4b1b ldr r3, [pc, #108] ; (8000a7c ) + 8000a0e: 2200 movs r2, #0 + 8000a10: 621a str r2, [r3, #32] + hospi1.Init.ClockPrescaler = 1; + 8000a12: 4b1a ldr r3, [pc, #104] ; (8000a7c ) + 8000a14: 2201 movs r2, #1 + 8000a16: 625a str r2, [r3, #36] ; 0x24 + hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE; + 8000a18: 4b18 ldr r3, [pc, #96] ; (8000a7c ) + 8000a1a: 2200 movs r2, #0 + 8000a1c: 629a str r2, [r3, #40] ; 0x28 + hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE; + 8000a1e: 4b17 ldr r3, [pc, #92] ; (8000a7c ) + 8000a20: 2200 movs r2, #0 + 8000a22: 62da str r2, [r3, #44] ; 0x2c + hospi1.Init.ChipSelectBoundary = 0; + 8000a24: 4b15 ldr r3, [pc, #84] ; (8000a7c ) + 8000a26: 2200 movs r2, #0 + 8000a28: 631a str r2, [r3, #48] ; 0x30 + hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED; + 8000a2a: 4b14 ldr r3, [pc, #80] ; (8000a7c ) + 8000a2c: 2208 movs r2, #8 + 8000a2e: 635a str r2, [r3, #52] ; 0x34 + hospi1.Init.MaxTran = 0; + 8000a30: 4b12 ldr r3, [pc, #72] ; (8000a7c ) + 8000a32: 2200 movs r2, #0 + 8000a34: 639a str r2, [r3, #56] ; 0x38 + hospi1.Init.Refresh = 0; + 8000a36: 4b11 ldr r3, [pc, #68] ; (8000a7c ) + 8000a38: 2200 movs r2, #0 + 8000a3a: 63da str r2, [r3, #60] ; 0x3c + if (HAL_OSPI_Init(&hospi1) != HAL_OK) + 8000a3c: 480f ldr r0, [pc, #60] ; (8000a7c ) + 8000a3e: f002 fa33 bl 8002ea8 + 8000a42: 4603 mov r3, r0 + 8000a44: 2b00 cmp r3, #0 + 8000a46: d001 beq.n 8000a4c + { + Error_Handler(); + 8000a48: f000 fa5a bl 8000f00 + } + sOspiManagerCfg.ClkPort = 1; + 8000a4c: 2301 movs r3, #1 + 8000a4e: 603b str r3, [r7, #0] + sOspiManagerCfg.DQSPort = 1; + 8000a50: 2301 movs r3, #1 + 8000a52: 607b str r3, [r7, #4] + sOspiManagerCfg.NCSPort = 1; + 8000a54: 2301 movs r3, #1 + 8000a56: 60bb str r3, [r7, #8] + sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_HIGH; + 8000a58: 4b0a ldr r3, [pc, #40] ; (8000a84 ) + 8000a5a: 60fb str r3, [r7, #12] + if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) + 8000a5c: 463b mov r3, r7 + 8000a5e: f241 3288 movw r2, #5000 ; 0x1388 + 8000a62: 4619 mov r1, r3 + 8000a64: 4805 ldr r0, [pc, #20] ; (8000a7c ) + 8000a66: f002 faeb bl 8003040 + 8000a6a: 4603 mov r3, r0 + 8000a6c: 2b00 cmp r3, #0 + 8000a6e: d001 beq.n 8000a74 + { + Error_Handler(); + 8000a70: f000 fa46 bl 8000f00 + } + /* USER CODE BEGIN OCTOSPI1_Init 2 */ + + /* USER CODE END OCTOSPI1_Init 2 */ + +} + 8000a74: bf00 nop + 8000a76: 3718 adds r7, #24 + 8000a78: 46bd mov sp, r7 + 8000a7a: bd80 pop {r7, pc} + 8000a7c: 240c06b0 .word 0x240c06b0 + 8000a80: 52005000 .word 0x52005000 + 8000a84: 01000001 .word 0x01000001 + +08000a88 : + * @brief GPIO Initialization Function + * @param None + * @retval None + */ +static void MX_GPIO_Init(void) +{ + 8000a88: b580 push {r7, lr} + 8000a8a: b090 sub sp, #64 ; 0x40 + 8000a8c: af00 add r7, sp, #0 + GPIO_InitTypeDef GPIO_InitStruct = {0}; + 8000a8e: f107 032c add.w r3, r7, #44 ; 0x2c + 8000a92: 2200 movs r2, #0 + 8000a94: 601a str r2, [r3, #0] + 8000a96: 605a str r2, [r3, #4] + 8000a98: 609a str r2, [r3, #8] + 8000a9a: 60da str r2, [r3, #12] + 8000a9c: 611a str r2, [r3, #16] + + /* GPIO Ports Clock Enable */ + __HAL_RCC_GPIOI_CLK_ENABLE(); + 8000a9e: 4bc0 ldr r3, [pc, #768] ; (8000da0 ) + 8000aa0: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000aa4: 4abe ldr r2, [pc, #760] ; (8000da0 ) + 8000aa6: f443 7380 orr.w r3, r3, #256 ; 0x100 + 8000aaa: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000aae: 4bbc ldr r3, [pc, #752] ; (8000da0 ) + 8000ab0: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000ab4: f403 7380 and.w r3, r3, #256 ; 0x100 + 8000ab8: 62bb str r3, [r7, #40] ; 0x28 + 8000aba: 6abb ldr r3, [r7, #40] ; 0x28 + __HAL_RCC_GPIOG_CLK_ENABLE(); + 8000abc: 4bb8 ldr r3, [pc, #736] ; (8000da0 ) + 8000abe: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000ac2: 4ab7 ldr r2, [pc, #732] ; (8000da0 ) + 8000ac4: f043 0340 orr.w r3, r3, #64 ; 0x40 + 8000ac8: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000acc: 4bb4 ldr r3, [pc, #720] ; (8000da0 ) + 8000ace: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000ad2: f003 0340 and.w r3, r3, #64 ; 0x40 + 8000ad6: 627b str r3, [r7, #36] ; 0x24 + 8000ad8: 6a7b ldr r3, [r7, #36] ; 0x24 + __HAL_RCC_GPIOK_CLK_ENABLE(); + 8000ada: 4bb1 ldr r3, [pc, #708] ; (8000da0 ) + 8000adc: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000ae0: 4aaf ldr r2, [pc, #700] ; (8000da0 ) + 8000ae2: f443 6380 orr.w r3, r3, #1024 ; 0x400 + 8000ae6: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000aea: 4bad ldr r3, [pc, #692] ; (8000da0 ) + 8000aec: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000af0: f403 6380 and.w r3, r3, #1024 ; 0x400 + 8000af4: 623b str r3, [r7, #32] + 8000af6: 6a3b ldr r3, [r7, #32] + __HAL_RCC_GPIOD_CLK_ENABLE(); + 8000af8: 4ba9 ldr r3, [pc, #676] ; (8000da0 ) + 8000afa: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000afe: 4aa8 ldr r2, [pc, #672] ; (8000da0 ) + 8000b00: f043 0308 orr.w r3, r3, #8 + 8000b04: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000b08: 4ba5 ldr r3, [pc, #660] ; (8000da0 ) + 8000b0a: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b0e: f003 0308 and.w r3, r3, #8 + 8000b12: 61fb str r3, [r7, #28] + 8000b14: 69fb ldr r3, [r7, #28] + __HAL_RCC_GPIOC_CLK_ENABLE(); + 8000b16: 4ba2 ldr r3, [pc, #648] ; (8000da0 ) + 8000b18: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b1c: 4aa0 ldr r2, [pc, #640] ; (8000da0 ) + 8000b1e: f043 0304 orr.w r3, r3, #4 + 8000b22: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000b26: 4b9e ldr r3, [pc, #632] ; (8000da0 ) + 8000b28: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b2c: f003 0304 and.w r3, r3, #4 + 8000b30: 61bb str r3, [r7, #24] + 8000b32: 69bb ldr r3, [r7, #24] + __HAL_RCC_GPIOE_CLK_ENABLE(); + 8000b34: 4b9a ldr r3, [pc, #616] ; (8000da0 ) + 8000b36: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b3a: 4a99 ldr r2, [pc, #612] ; (8000da0 ) + 8000b3c: f043 0310 orr.w r3, r3, #16 + 8000b40: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000b44: 4b96 ldr r3, [pc, #600] ; (8000da0 ) + 8000b46: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b4a: f003 0310 and.w r3, r3, #16 + 8000b4e: 617b str r3, [r7, #20] + 8000b50: 697b ldr r3, [r7, #20] + __HAL_RCC_GPIOB_CLK_ENABLE(); + 8000b52: 4b93 ldr r3, [pc, #588] ; (8000da0 ) + 8000b54: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b58: 4a91 ldr r2, [pc, #580] ; (8000da0 ) + 8000b5a: f043 0302 orr.w r3, r3, #2 + 8000b5e: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000b62: 4b8f ldr r3, [pc, #572] ; (8000da0 ) + 8000b64: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b68: f003 0302 and.w r3, r3, #2 + 8000b6c: 613b str r3, [r7, #16] + 8000b6e: 693b ldr r3, [r7, #16] + __HAL_RCC_GPIOJ_CLK_ENABLE(); + 8000b70: 4b8b ldr r3, [pc, #556] ; (8000da0 ) + 8000b72: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b76: 4a8a ldr r2, [pc, #552] ; (8000da0 ) + 8000b78: f443 7300 orr.w r3, r3, #512 ; 0x200 + 8000b7c: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000b80: 4b87 ldr r3, [pc, #540] ; (8000da0 ) + 8000b82: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b86: f403 7300 and.w r3, r3, #512 ; 0x200 + 8000b8a: 60fb str r3, [r7, #12] + 8000b8c: 68fb ldr r3, [r7, #12] + __HAL_RCC_GPIOA_CLK_ENABLE(); + 8000b8e: 4b84 ldr r3, [pc, #528] ; (8000da0 ) + 8000b90: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000b94: 4a82 ldr r2, [pc, #520] ; (8000da0 ) + 8000b96: f043 0301 orr.w r3, r3, #1 + 8000b9a: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000b9e: 4b80 ldr r3, [pc, #512] ; (8000da0 ) + 8000ba0: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000ba4: f003 0301 and.w r3, r3, #1 + 8000ba8: 60bb str r3, [r7, #8] + 8000baa: 68bb ldr r3, [r7, #8] + __HAL_RCC_GPIOF_CLK_ENABLE(); + 8000bac: 4b7c ldr r3, [pc, #496] ; (8000da0 ) + 8000bae: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000bb2: 4a7b ldr r2, [pc, #492] ; (8000da0 ) + 8000bb4: f043 0320 orr.w r3, r3, #32 + 8000bb8: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000bbc: 4b78 ldr r3, [pc, #480] ; (8000da0 ) + 8000bbe: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000bc2: f003 0320 and.w r3, r3, #32 + 8000bc6: 607b str r3, [r7, #4] + 8000bc8: 687b ldr r3, [r7, #4] + __HAL_RCC_GPIOH_CLK_ENABLE(); + 8000bca: 4b75 ldr r3, [pc, #468] ; (8000da0 ) + 8000bcc: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000bd0: 4a73 ldr r2, [pc, #460] ; (8000da0 ) + 8000bd2: f043 0380 orr.w r3, r3, #128 ; 0x80 + 8000bd6: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8000bda: 4b71 ldr r3, [pc, #452] ; (8000da0 ) + 8000bdc: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8000be0: f003 0380 and.w r3, r3, #128 ; 0x80 + 8000be4: 603b str r3, [r7, #0] + 8000be6: 683b ldr r3, [r7, #0] + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(GPIOI, WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin, GPIO_PIN_RESET); + 8000be8: 2200 movs r2, #0 + 8000bea: 210e movs r1, #14 + 8000bec: 486d ldr r0, [pc, #436] ; (8000da4 ) + 8000bee: f001 fc5d bl 80024ac + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(GPIOG, USER_LED1_Pin|USER_LED2_Pin, GPIO_PIN_RESET); + 8000bf2: 2200 movs r2, #0 + 8000bf4: f640 0104 movw r1, #2052 ; 0x804 + 8000bf8: 486b ldr r0, [pc, #428] ; (8000da8 ) + 8000bfa: f001 fc57 bl 80024ac + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET); + 8000bfe: 2200 movs r2, #0 + 8000c00: f44f 6100 mov.w r1, #2048 ; 0x800 + 8000c04: 4869 ldr r0, [pc, #420] ; (8000dac ) + 8000c06: f001 fc51 bl 80024ac + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(AUDIO_NRST_GPIO_Port, AUDIO_NRST_Pin, GPIO_PIN_SET); + 8000c0a: 2201 movs r2, #1 + 8000c0c: 2108 movs r1, #8 + 8000c0e: 4866 ldr r0, [pc, #408] ; (8000da8 ) + 8000c10: f001 fc4c bl 80024ac + + /*Configure GPIO pin Output Level */ + HAL_GPIO_WritePin(GPIOA, LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin, GPIO_PIN_SET); + 8000c14: 2201 movs r2, #1 + 8000c16: 2106 movs r1, #6 + 8000c18: 4864 ldr r0, [pc, #400] ; (8000dac ) + 8000c1a: f001 fc47 bl 80024ac + + /*Configure GPIO pins : WIFI_GPIO_Pin WIFI_DATRDY_Pin */ + GPIO_InitStruct.Pin = WIFI_GPIO_Pin|WIFI_DATRDY_Pin; + 8000c1e: 2330 movs r3, #48 ; 0x30 + 8000c20: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + 8000c22: f44f 1388 mov.w r3, #1114112 ; 0x110000 + 8000c26: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000c28: 2300 movs r3, #0 + 8000c2a: 637b str r3, [r7, #52] ; 0x34 + HAL_GPIO_Init(GPIOI, &GPIO_InitStruct); + 8000c2c: f107 032c add.w r3, r7, #44 ; 0x2c + 8000c30: 4619 mov r1, r3 + 8000c32: 485c ldr r0, [pc, #368] ; (8000da4 ) + 8000c34: f001 fa8a bl 800214c + + /*Configure GPIO pins : SDNCAS_Pin SDCLK_Pin A15_Pin A14_Pin + A11_Pin A10_Pin */ + GPIO_InitStruct.Pin = SDNCAS_Pin|SDCLK_Pin|A15_Pin|A14_Pin + 8000c38: f248 1333 movw r3, #33075 ; 0x8133 + 8000c3c: 62fb str r3, [r7, #44] ; 0x2c + |A11_Pin|A10_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000c3e: 2302 movs r3, #2 + 8000c40: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000c42: 2300 movs r3, #0 + 8000c44: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000c46: 2303 movs r3, #3 + 8000c48: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + 8000c4a: 230c movs r3, #12 + 8000c4c: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOG, &GPIO_InitStruct); + 8000c4e: f107 032c add.w r3, r7, #44 ; 0x2c + 8000c52: 4619 mov r1, r3 + 8000c54: 4854 ldr r0, [pc, #336] ; (8000da8 ) + 8000c56: f001 fa79 bl 800214c + + /*Configure GPIO pins : I2S6_SDO_Pin I2S6_SDI_Pin I2S6_CK_Pin */ + GPIO_InitStruct.Pin = I2S6_SDO_Pin|I2S6_SDI_Pin|I2S6_CK_Pin; + 8000c5a: f44f 43e0 mov.w r3, #28672 ; 0x7000 + 8000c5e: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000c60: 2302 movs r3, #2 + 8000c62: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000c64: 2300 movs r3, #0 + 8000c66: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000c68: 2300 movs r3, #0 + 8000c6a: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF5_SPI6; + 8000c6c: 2305 movs r3, #5 + 8000c6e: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOG, &GPIO_InitStruct); + 8000c70: f107 032c add.w r3, r7, #44 ; 0x2c + 8000c74: 4619 mov r1, r3 + 8000c76: 484c ldr r0, [pc, #304] ; (8000da8 ) + 8000c78: f001 fa68 bl 800214c + + /*Configure GPIO pins : D3_Pin D2_Pin D0_Pin D1_Pin + D13_Pin D15_Pin D14_Pin */ + GPIO_InitStruct.Pin = D3_Pin|D2_Pin|D0_Pin|D1_Pin + 8000c7c: f24c 7303 movw r3, #50947 ; 0xc703 + 8000c80: 62fb str r3, [r7, #44] ; 0x2c + |D13_Pin|D15_Pin|D14_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000c82: 2302 movs r3, #2 + 8000c84: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000c86: 2300 movs r3, #0 + 8000c88: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000c8a: 2303 movs r3, #3 + 8000c8c: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + 8000c8e: 230c movs r3, #12 + 8000c90: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOD, &GPIO_InitStruct); + 8000c92: f107 032c add.w r3, r7, #44 ; 0x2c + 8000c96: 4619 mov r1, r3 + 8000c98: 4845 ldr r0, [pc, #276] ; (8000db0 ) + 8000c9a: f001 fa57 bl 800214c + + /*Configure GPIO pins : SDIO1_D2_Pin SDIO1_CK_Pin SDIO1_D3_Pin SDIO1_D1_Pin + SDIO1_D0_Pin */ + GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_CK_Pin|SDIO1_D3_Pin|SDIO1_D1_Pin + 8000c9e: f44f 53f8 mov.w r3, #7936 ; 0x1f00 + 8000ca2: 62fb str r3, [r7, #44] ; 0x2c + |SDIO1_D0_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000ca4: 2302 movs r3, #2 + 8000ca6: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000ca8: 2300 movs r3, #0 + 8000caa: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000cac: 2303 movs r3, #3 + 8000cae: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1; + 8000cb0: 230c movs r3, #12 + 8000cb2: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); + 8000cb4: f107 032c add.w r3, r7, #44 ; 0x2c + 8000cb8: 4619 mov r1, r3 + 8000cba: 483e ldr r0, [pc, #248] ; (8000db4 ) + 8000cbc: f001 fa46 bl 800214c + + /*Configure GPIO pins : WIFI_BOOT_Pin WIFI_WKUP_Pin WIFI_RST_Pin */ + GPIO_InitStruct.Pin = WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin; + 8000cc0: 230e movs r3, #14 + 8000cc2: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; + 8000cc4: 2301 movs r3, #1 + 8000cc6: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000cc8: 2300 movs r3, #0 + 8000cca: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000ccc: 2300 movs r3, #0 + 8000cce: 63bb str r3, [r7, #56] ; 0x38 + HAL_GPIO_Init(GPIOI, &GPIO_InitStruct); + 8000cd0: f107 032c add.w r3, r7, #44 ; 0x2c + 8000cd4: 4619 mov r1, r3 + 8000cd6: 4833 ldr r0, [pc, #204] ; (8000da4 ) + 8000cd8: f001 fa38 bl 800214c + + /*Configure GPIO pins : FMC_NBL0_Pin FMC_NBL1_Pin D9_Pin D4_Pin + D10_Pin D11_Pin D7_Pin D6_Pin + D12_Pin D5_Pin D8_Pin */ + GPIO_InitStruct.Pin = FMC_NBL0_Pin|FMC_NBL1_Pin|D9_Pin|D4_Pin + 8000cdc: f64f 7383 movw r3, #65411 ; 0xff83 + 8000ce0: 62fb str r3, [r7, #44] ; 0x2c + |D10_Pin|D11_Pin|D7_Pin|D6_Pin + |D12_Pin|D5_Pin|D8_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000ce2: 2302 movs r3, #2 + 8000ce4: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000ce6: 2300 movs r3, #0 + 8000ce8: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000cea: 2303 movs r3, #3 + 8000cec: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + 8000cee: 230c movs r3, #12 + 8000cf0: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOE, &GPIO_InitStruct); + 8000cf2: f107 032c add.w r3, r7, #44 ; 0x2c + 8000cf6: 4619 mov r1, r3 + 8000cf8: 482f ldr r0, [pc, #188] ; (8000db8 ) + 8000cfa: f001 fa27 bl 800214c + + /*Configure GPIO pins : USER_LED1_Pin AUDIO_NRST_Pin USER_LED2_Pin */ + GPIO_InitStruct.Pin = USER_LED1_Pin|AUDIO_NRST_Pin|USER_LED2_Pin; + 8000cfe: f640 030c movw r3, #2060 ; 0x80c + 8000d02: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; + 8000d04: 2301 movs r3, #1 + 8000d06: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000d08: 2300 movs r3, #0 + 8000d0a: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000d0c: 2300 movs r3, #0 + 8000d0e: 63bb str r3, [r7, #56] ; 0x38 + HAL_GPIO_Init(GPIOG, &GPIO_InitStruct); + 8000d10: f107 032c add.w r3, r7, #44 ; 0x2c + 8000d14: 4619 mov r1, r3 + 8000d16: 4824 ldr r0, [pc, #144] ; (8000da8 ) + 8000d18: f001 fa18 bl 800214c + + /*Configure GPIO pin : SDIO1_CMD_Pin */ + GPIO_InitStruct.Pin = SDIO1_CMD_Pin; + 8000d1c: 2304 movs r3, #4 + 8000d1e: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000d20: 2302 movs r3, #2 + 8000d22: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000d24: 2300 movs r3, #0 + 8000d26: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000d28: 2303 movs r3, #3 + 8000d2a: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1; + 8000d2c: 230c movs r3, #12 + 8000d2e: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct); + 8000d30: f107 032c add.w r3, r7, #44 ; 0x2c + 8000d34: 4619 mov r1, r3 + 8000d36: 481e ldr r0, [pc, #120] ; (8000db0 ) + 8000d38: f001 fa08 bl 800214c + + /*Configure GPIO pin : uSD_Detect_Pin */ + GPIO_InitStruct.Pin = uSD_Detect_Pin; + 8000d3c: f44f 7380 mov.w r3, #256 ; 0x100 + 8000d40: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + 8000d42: f44f 1388 mov.w r3, #1114112 ; 0x110000 + 8000d46: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_PULLUP; + 8000d48: 2301 movs r3, #1 + 8000d4a: 637b str r3, [r7, #52] ; 0x34 + HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct); + 8000d4c: f107 032c add.w r3, r7, #44 ; 0x2c + 8000d50: 4619 mov r1, r3 + 8000d52: 4814 ldr r0, [pc, #80] ; (8000da4 ) + 8000d54: f001 f9fa bl 800214c + + /*Configure GPIO pin : SPI2_SCK_Pin */ + GPIO_InitStruct.Pin = SPI2_SCK_Pin; + 8000d58: f44f 5380 mov.w r3, #4096 ; 0x1000 + 8000d5c: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000d5e: 2302 movs r3, #2 + 8000d60: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000d62: 2300 movs r3, #0 + 8000d64: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000d66: 2300 movs r3, #0 + 8000d68: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; + 8000d6a: 2305 movs r3, #5 + 8000d6c: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct); + 8000d6e: f107 032c add.w r3, r7, #44 ; 0x2c + 8000d72: 4619 mov r1, r3 + 8000d74: 480d ldr r0, [pc, #52] ; (8000dac ) + 8000d76: f001 f9e9 bl 800214c + + /*Configure GPIO pins : SPI2_NSS_Pin LCD_BL_CTRL_Pin LCD_ON_OFF_Pin */ + GPIO_InitStruct.Pin = SPI2_NSS_Pin|LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin; + 8000d7a: f640 0306 movw r3, #2054 ; 0x806 + 8000d7e: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; + 8000d80: 2301 movs r3, #1 + 8000d82: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000d84: 2300 movs r3, #0 + 8000d86: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000d88: 2300 movs r3, #0 + 8000d8a: 63bb str r3, [r7, #56] ; 0x38 + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + 8000d8c: f107 032c add.w r3, r7, #44 ; 0x2c + 8000d90: 4619 mov r1, r3 + 8000d92: 4806 ldr r0, [pc, #24] ; (8000dac ) + 8000d94: f001 f9da bl 800214c + + /*Configure GPIO pins : VCP_RX_Pin VCP_TX_Pin */ + GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin; + 8000d98: f44f 63c0 mov.w r3, #1536 ; 0x600 + 8000d9c: e00e b.n 8000dbc + 8000d9e: bf00 nop + 8000da0: 58024400 .word 0x58024400 + 8000da4: 58022000 .word 0x58022000 + 8000da8: 58021800 .word 0x58021800 + 8000dac: 58020000 .word 0x58020000 + 8000db0: 58020c00 .word 0x58020c00 + 8000db4: 58020800 .word 0x58020800 + 8000db8: 58021000 .word 0x58021000 + 8000dbc: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000dbe: 2302 movs r3, #2 + 8000dc0: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000dc2: 2300 movs r3, #0 + 8000dc4: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000dc6: 2300 movs r3, #0 + 8000dc8: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF7_USART1; + 8000dca: 2307 movs r3, #7 + 8000dcc: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + 8000dce: f107 032c add.w r3, r7, #44 ; 0x2c + 8000dd2: 4619 mov r1, r3 + 8000dd4: 483d ldr r0, [pc, #244] ; (8000ecc ) + 8000dd6: f001 f9b9 bl 800214c + + /*Configure GPIO pin : WAKEUP_Pin */ + GPIO_InitStruct.Pin = WAKEUP_Pin; + 8000dda: f44f 5300 mov.w r3, #8192 ; 0x2000 + 8000dde: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + 8000de0: f44f 1388 mov.w r3, #1114112 ; 0x110000 + 8000de4: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000de6: 2300 movs r3, #0 + 8000de8: 637b str r3, [r7, #52] ; 0x34 + HAL_GPIO_Init(WAKEUP_GPIO_Port, &GPIO_InitStruct); + 8000dea: f107 032c add.w r3, r7, #44 ; 0x2c + 8000dee: 4619 mov r1, r3 + 8000df0: 4837 ldr r0, [pc, #220] ; (8000ed0 ) + 8000df2: f001 f9ab bl 800214c + + /*Configure GPIO pins : A1_Pin A0_Pin A2_Pin A4_Pin + A3_Pin A5_Pin A7_Pin SDNRAS_Pin + A9_Pin A8_Pin A6_Pin */ + GPIO_InitStruct.Pin = A1_Pin|A0_Pin|A2_Pin|A4_Pin + 8000df6: f64f 033f movw r3, #63551 ; 0xf83f + 8000dfa: 62fb str r3, [r7, #44] ; 0x2c + |A3_Pin|A5_Pin|A7_Pin|SDNRAS_Pin + |A9_Pin|A8_Pin|A6_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000dfc: 2302 movs r3, #2 + 8000dfe: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000e00: 2300 movs r3, #0 + 8000e02: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000e04: 2303 movs r3, #3 + 8000e06: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + 8000e08: 230c movs r3, #12 + 8000e0a: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOF, &GPIO_InitStruct); + 8000e0c: f107 032c add.w r3, r7, #44 ; 0x2c + 8000e10: 4619 mov r1, r3 + 8000e12: 4830 ldr r0, [pc, #192] ; (8000ed4 ) + 8000e14: f001 f99a bl 800214c + + /*Configure GPIO pin : MCO_Pin */ + GPIO_InitStruct.Pin = MCO_Pin; + 8000e18: f44f 7380 mov.w r3, #256 ; 0x100 + 8000e1c: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000e1e: 2302 movs r3, #2 + 8000e20: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000e22: 2300 movs r3, #0 + 8000e24: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000e26: 2300 movs r3, #0 + 8000e28: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + 8000e2a: 2300 movs r3, #0 + 8000e2c: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct); + 8000e2e: f107 032c add.w r3, r7, #44 ; 0x2c + 8000e32: 4619 mov r1, r3 + 8000e34: 4825 ldr r0, [pc, #148] ; (8000ecc ) + 8000e36: f001 f989 bl 800214c + + /*Configure GPIO pins : SPI2_MISO_Pin SPI2_MOSI_Pin */ + GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin; + 8000e3a: 230c movs r3, #12 + 8000e3c: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000e3e: 2302 movs r3, #2 + 8000e40: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000e42: 2300 movs r3, #0 + 8000e44: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000e46: 2300 movs r3, #0 + 8000e48: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF5_SPI2; + 8000e4a: 2305 movs r3, #5 + 8000e4c: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); + 8000e4e: f107 032c add.w r3, r7, #44 ; 0x2c + 8000e52: 4619 mov r1, r3 + 8000e54: 481e ldr r0, [pc, #120] ; (8000ed0 ) + 8000e56: f001 f979 bl 800214c + + /*Configure GPIO pin : LCD_INT_Pin */ + GPIO_InitStruct.Pin = LCD_INT_Pin; + 8000e5a: 2304 movs r3, #4 + 8000e5c: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; + 8000e5e: f44f 1388 mov.w r3, #1114112 ; 0x110000 + 8000e62: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000e64: 2300 movs r3, #0 + 8000e66: 637b str r3, [r7, #52] ; 0x34 + HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct); + 8000e68: f107 032c add.w r3, r7, #44 ; 0x2c + 8000e6c: 4619 mov r1, r3 + 8000e6e: 481a ldr r0, [pc, #104] ; (8000ed8 ) + 8000e70: f001 f96c bl 800214c + + /*Configure GPIO pins : SDNE1_Pin SDNWE_Pin SDCKE1_Pin */ + GPIO_InitStruct.Pin = SDNE1_Pin|SDNWE_Pin|SDCKE1_Pin; + 8000e74: 23e0 movs r3, #224 ; 0xe0 + 8000e76: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000e78: 2302 movs r3, #2 + 8000e7a: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000e7c: 2300 movs r3, #0 + 8000e7e: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8000e80: 2303 movs r3, #3 + 8000e82: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF12_FMC; + 8000e84: 230c movs r3, #12 + 8000e86: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOH, &GPIO_InitStruct); + 8000e88: f107 032c add.w r3, r7, #44 ; 0x2c + 8000e8c: 4619 mov r1, r3 + 8000e8e: 4812 ldr r0, [pc, #72] ; (8000ed8 ) + 8000e90: f001 f95c bl 800214c + + /*Configure GPIO pins : I2S6_WS_Pin I2S6_MCK_Pin */ + GPIO_InitStruct.Pin = I2S6_WS_Pin|I2S6_MCK_Pin; + 8000e94: 2309 movs r3, #9 + 8000e96: 62fb str r3, [r7, #44] ; 0x2c + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8000e98: 2302 movs r3, #2 + 8000e9a: 633b str r3, [r7, #48] ; 0x30 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8000e9c: 2300 movs r3, #0 + 8000e9e: 637b str r3, [r7, #52] ; 0x34 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8000ea0: 2300 movs r3, #0 + 8000ea2: 63bb str r3, [r7, #56] ; 0x38 + GPIO_InitStruct.Alternate = GPIO_AF5_SPI6; + 8000ea4: 2305 movs r3, #5 + 8000ea6: 63fb str r3, [r7, #60] ; 0x3c + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + 8000ea8: f107 032c add.w r3, r7, #44 ; 0x2c + 8000eac: 4619 mov r1, r3 + 8000eae: 4807 ldr r0, [pc, #28] ; (8000ecc ) + 8000eb0: f001 f94c bl 800214c + + /* EXTI interrupt init*/ + HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0); + 8000eb4: 2200 movs r2, #0 + 8000eb6: 2100 movs r1, #0 + 8000eb8: 2008 movs r0, #8 + 8000eba: f000 fe13 bl 8001ae4 + HAL_NVIC_EnableIRQ(EXTI2_IRQn); + 8000ebe: 2008 movs r0, #8 + 8000ec0: f000 fe2a bl 8001b18 + +} + 8000ec4: bf00 nop + 8000ec6: 3740 adds r7, #64 ; 0x40 + 8000ec8: 46bd mov sp, r7 + 8000eca: bd80 pop {r7, pc} + 8000ecc: 58020000 .word 0x58020000 + 8000ed0: 58020800 .word 0x58020800 + 8000ed4: 58021400 .word 0x58021400 + 8000ed8: 58021c00 .word 0x58021c00 + +08000edc : + * a global variable "uwTick" used as application time base. + * @param htim : TIM handle + * @retval None + */ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) +{ + 8000edc: b580 push {r7, lr} + 8000ede: b082 sub sp, #8 + 8000ee0: af00 add r7, sp, #0 + 8000ee2: 6078 str r0, [r7, #4] + /* USER CODE BEGIN Callback 0 */ + + /* USER CODE END Callback 0 */ + if (htim->Instance == TIM6) { + 8000ee4: 687b ldr r3, [r7, #4] + 8000ee6: 681b ldr r3, [r3, #0] + 8000ee8: 4a04 ldr r2, [pc, #16] ; (8000efc ) + 8000eea: 4293 cmp r3, r2 + 8000eec: d101 bne.n 8000ef2 + HAL_IncTick(); + 8000eee: f000 fd21 bl 8001934 + } + /* USER CODE BEGIN Callback 1 */ + + /* USER CODE END Callback 1 */ +} + 8000ef2: bf00 nop + 8000ef4: 3708 adds r7, #8 + 8000ef6: 46bd mov sp, r7 + 8000ef8: bd80 pop {r7, pc} + 8000efa: bf00 nop + 8000efc: 40001000 .word 0x40001000 + +08000f00 : +/** + * @brief This function is executed in case of error occurrence. + * @retval None + */ +void Error_Handler(void) +{ + 8000f00: b480 push {r7} + 8000f02: af00 add r7, sp, #0 + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); + 8000f04: b672 cpsid i +} + 8000f06: bf00 nop + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + __disable_irq(); + while (1) + 8000f08: e7fe b.n 8000f08 + ... + +08000f0c : +/* USER CODE END 0 */ +/** + * Initializes the Global MSP. + */ +void HAL_MspInit(void) +{ + 8000f0c: b480 push {r7} + 8000f0e: b083 sub sp, #12 + 8000f10: af00 add r7, sp, #0 + /* USER CODE BEGIN MspInit 0 */ + + /* USER CODE END MspInit 0 */ + + __HAL_RCC_SYSCFG_CLK_ENABLE(); + 8000f12: 4b0a ldr r3, [pc, #40] ; (8000f3c ) + 8000f14: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 8000f18: 4a08 ldr r2, [pc, #32] ; (8000f3c ) + 8000f1a: f043 0302 orr.w r3, r3, #2 + 8000f1e: f8c2 3154 str.w r3, [r2, #340] ; 0x154 + 8000f22: 4b06 ldr r3, [pc, #24] ; (8000f3c ) + 8000f24: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 8000f28: f003 0302 and.w r3, r3, #2 + 8000f2c: 607b str r3, [r7, #4] + 8000f2e: 687b ldr r3, [r7, #4] + /* System interrupt init*/ + + /* USER CODE BEGIN MspInit 1 */ + + /* USER CODE END MspInit 1 */ +} + 8000f30: bf00 nop + 8000f32: 370c adds r7, #12 + 8000f34: 46bd mov sp, r7 + 8000f36: f85d 7b04 ldr.w r7, [sp], #4 + 8000f3a: 4770 bx lr + 8000f3c: 58024400 .word 0x58024400 + +08000f40 : +* This function configures the hardware resources used in this example +* @param hcrc: CRC handle pointer +* @retval None +*/ +void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc) +{ + 8000f40: b480 push {r7} + 8000f42: b085 sub sp, #20 + 8000f44: af00 add r7, sp, #0 + 8000f46: 6078 str r0, [r7, #4] + if(hcrc->Instance==CRC) + 8000f48: 687b ldr r3, [r7, #4] + 8000f4a: 681b ldr r3, [r3, #0] + 8000f4c: 4a0b ldr r2, [pc, #44] ; (8000f7c ) + 8000f4e: 4293 cmp r3, r2 + 8000f50: d10e bne.n 8000f70 + { + /* USER CODE BEGIN CRC_MspInit 0 */ + + /* USER CODE END CRC_MspInit 0 */ + /* Peripheral clock enable */ + __HAL_RCC_CRC_CLK_ENABLE(); + 8000f52: 4b0b ldr r3, [pc, #44] ; (8000f80 ) + 8000f54: f8d3 3138 ldr.w r3, [r3, #312] ; 0x138 + 8000f58: 4a09 ldr r2, [pc, #36] ; (8000f80 ) + 8000f5a: f443 7300 orr.w r3, r3, #512 ; 0x200 + 8000f5e: f8c2 3138 str.w r3, [r2, #312] ; 0x138 + 8000f62: 4b07 ldr r3, [pc, #28] ; (8000f80 ) + 8000f64: f8d3 3138 ldr.w r3, [r3, #312] ; 0x138 + 8000f68: f403 7300 and.w r3, r3, #512 ; 0x200 + 8000f6c: 60fb str r3, [r7, #12] + 8000f6e: 68fb ldr r3, [r7, #12] + /* USER CODE BEGIN CRC_MspInit 1 */ + + /* USER CODE END CRC_MspInit 1 */ + } + +} + 8000f70: bf00 nop + 8000f72: 3714 adds r7, #20 + 8000f74: 46bd mov sp, r7 + 8000f76: f85d 7b04 ldr.w r7, [sp], #4 + 8000f7a: 4770 bx lr + 8000f7c: 40023000 .word 0x40023000 + 8000f80: 58024400 .word 0x58024400 + +08000f84 : +* This function configures the hardware resources used in this example +* @param hdma2d: DMA2D handle pointer +* @retval None +*/ +void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d) +{ + 8000f84: b580 push {r7, lr} + 8000f86: b084 sub sp, #16 + 8000f88: af00 add r7, sp, #0 + 8000f8a: 6078 str r0, [r7, #4] + if(hdma2d->Instance==DMA2D) + 8000f8c: 687b ldr r3, [r7, #4] + 8000f8e: 681b ldr r3, [r3, #0] + 8000f90: 4a0e ldr r2, [pc, #56] ; (8000fcc ) + 8000f92: 4293 cmp r3, r2 + 8000f94: d116 bne.n 8000fc4 + { + /* USER CODE BEGIN DMA2D_MspInit 0 */ + + /* USER CODE END DMA2D_MspInit 0 */ + /* Peripheral clock enable */ + __HAL_RCC_DMA2D_CLK_ENABLE(); + 8000f96: 4b0e ldr r3, [pc, #56] ; (8000fd0 ) + 8000f98: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 8000f9c: 4a0c ldr r2, [pc, #48] ; (8000fd0 ) + 8000f9e: f043 0310 orr.w r3, r3, #16 + 8000fa2: f8c2 3134 str.w r3, [r2, #308] ; 0x134 + 8000fa6: 4b0a ldr r3, [pc, #40] ; (8000fd0 ) + 8000fa8: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 8000fac: f003 0310 and.w r3, r3, #16 + 8000fb0: 60fb str r3, [r7, #12] + 8000fb2: 68fb ldr r3, [r7, #12] + /* DMA2D interrupt Init */ + HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0); + 8000fb4: 2200 movs r2, #0 + 8000fb6: 2100 movs r1, #0 + 8000fb8: 205a movs r0, #90 ; 0x5a + 8000fba: f000 fd93 bl 8001ae4 + HAL_NVIC_EnableIRQ(DMA2D_IRQn); + 8000fbe: 205a movs r0, #90 ; 0x5a + 8000fc0: f000 fdaa bl 8001b18 + /* USER CODE BEGIN DMA2D_MspInit 1 */ + + /* USER CODE END DMA2D_MspInit 1 */ + } + +} + 8000fc4: bf00 nop + 8000fc6: 3710 adds r7, #16 + 8000fc8: 46bd mov sp, r7 + 8000fca: bd80 pop {r7, pc} + 8000fcc: 52001000 .word 0x52001000 + 8000fd0: 58024400 .word 0x58024400 + +08000fd4 : +* This function configures the hardware resources used in this example +* @param hi2c: I2C handle pointer +* @retval None +*/ +void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c) +{ + 8000fd4: b580 push {r7, lr} + 8000fd6: b0b8 sub sp, #224 ; 0xe0 + 8000fd8: af00 add r7, sp, #0 + 8000fda: 6078 str r0, [r7, #4] + GPIO_InitTypeDef GPIO_InitStruct = {0}; + 8000fdc: f107 03cc add.w r3, r7, #204 ; 0xcc + 8000fe0: 2200 movs r2, #0 + 8000fe2: 601a str r2, [r3, #0] + 8000fe4: 605a str r2, [r3, #4] + 8000fe6: 609a str r2, [r3, #8] + 8000fe8: 60da str r2, [r3, #12] + 8000fea: 611a str r2, [r3, #16] + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + 8000fec: f107 0314 add.w r3, r7, #20 + 8000ff0: 22b8 movs r2, #184 ; 0xb8 + 8000ff2: 2100 movs r1, #0 + 8000ff4: 4618 mov r0, r3 + 8000ff6: f01b ff2f bl 801ce58 + if(hi2c->Instance==I2C4) + 8000ffa: 687b ldr r3, [r7, #4] + 8000ffc: 681b ldr r3, [r3, #0] + 8000ffe: 4a25 ldr r2, [pc, #148] ; (8001094 ) + 8001000: 4293 cmp r3, r2 + 8001002: d142 bne.n 800108a + + /* USER CODE END I2C4_MspInit 0 */ + + /** Initializes the peripherals clock + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4; + 8001004: 2310 movs r3, #16 + 8001006: 617b str r3, [r7, #20] + PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1; + 8001008: 2300 movs r3, #0 + 800100a: f8c7 30b0 str.w r3, [r7, #176] ; 0xb0 + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + 800100e: f107 0314 add.w r3, r7, #20 + 8001012: 4618 mov r0, r3 + 8001014: f003 fe6e bl 8004cf4 + 8001018: 4603 mov r3, r0 + 800101a: 2b00 cmp r3, #0 + 800101c: d001 beq.n 8001022 + { + Error_Handler(); + 800101e: f7ff ff6f bl 8000f00 + } + + __HAL_RCC_GPIOD_CLK_ENABLE(); + 8001022: 4b1d ldr r3, [pc, #116] ; (8001098 ) + 8001024: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001028: 4a1b ldr r2, [pc, #108] ; (8001098 ) + 800102a: f043 0308 orr.w r3, r3, #8 + 800102e: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8001032: 4b19 ldr r3, [pc, #100] ; (8001098 ) + 8001034: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001038: f003 0308 and.w r3, r3, #8 + 800103c: 613b str r3, [r7, #16] + 800103e: 693b ldr r3, [r7, #16] + /**I2C4 GPIO Configuration + PD13 ------> I2C4_SDA + PD12 ------> I2C4_SCL + */ + GPIO_InitStruct.Pin = I2C4_SDA_Pin|I2C4_SCL_Pin; + 8001040: f44f 5340 mov.w r3, #12288 ; 0x3000 + 8001044: f8c7 30cc str.w r3, [r7, #204] ; 0xcc + GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; + 8001048: 2312 movs r3, #18 + 800104a: f8c7 30d0 str.w r3, [r7, #208] ; 0xd0 + GPIO_InitStruct.Pull = GPIO_PULLUP; + 800104e: 2301 movs r3, #1 + 8001050: f8c7 30d4 str.w r3, [r7, #212] ; 0xd4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 8001054: 2300 movs r3, #0 + 8001056: f8c7 30d8 str.w r3, [r7, #216] ; 0xd8 + GPIO_InitStruct.Alternate = GPIO_AF4_I2C4; + 800105a: 2304 movs r3, #4 + 800105c: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + HAL_GPIO_Init(GPIOD, &GPIO_InitStruct); + 8001060: f107 03cc add.w r3, r7, #204 ; 0xcc + 8001064: 4619 mov r1, r3 + 8001066: 480d ldr r0, [pc, #52] ; (800109c ) + 8001068: f001 f870 bl 800214c + + /* Peripheral clock enable */ + __HAL_RCC_I2C4_CLK_ENABLE(); + 800106c: 4b0a ldr r3, [pc, #40] ; (8001098 ) + 800106e: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 8001072: 4a09 ldr r2, [pc, #36] ; (8001098 ) + 8001074: f043 0380 orr.w r3, r3, #128 ; 0x80 + 8001078: f8c2 3154 str.w r3, [r2, #340] ; 0x154 + 800107c: 4b06 ldr r3, [pc, #24] ; (8001098 ) + 800107e: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 8001082: f003 0380 and.w r3, r3, #128 ; 0x80 + 8001086: 60fb str r3, [r7, #12] + 8001088: 68fb ldr r3, [r7, #12] + /* USER CODE BEGIN I2C4_MspInit 1 */ + + /* USER CODE END I2C4_MspInit 1 */ + } + +} + 800108a: bf00 nop + 800108c: 37e0 adds r7, #224 ; 0xe0 + 800108e: 46bd mov sp, r7 + 8001090: bd80 pop {r7, pc} + 8001092: bf00 nop + 8001094: 58001c00 .word 0x58001c00 + 8001098: 58024400 .word 0x58024400 + 800109c: 58020c00 .word 0x58020c00 + +080010a0 : +* This function configures the hardware resources used in this example +* @param hltdc: LTDC handle pointer +* @retval None +*/ +void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc) +{ + 80010a0: b580 push {r7, lr} + 80010a2: b0ba sub sp, #232 ; 0xe8 + 80010a4: af00 add r7, sp, #0 + 80010a6: 6078 str r0, [r7, #4] + GPIO_InitTypeDef GPIO_InitStruct = {0}; + 80010a8: f107 03d4 add.w r3, r7, #212 ; 0xd4 + 80010ac: 2200 movs r2, #0 + 80010ae: 601a str r2, [r3, #0] + 80010b0: 605a str r2, [r3, #4] + 80010b2: 609a str r2, [r3, #8] + 80010b4: 60da str r2, [r3, #12] + 80010b6: 611a str r2, [r3, #16] + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + 80010b8: f107 031c add.w r3, r7, #28 + 80010bc: 22b8 movs r2, #184 ; 0xb8 + 80010be: 2100 movs r1, #0 + 80010c0: 4618 mov r0, r3 + 80010c2: f01b fec9 bl 801ce58 + if(hltdc->Instance==LTDC) + 80010c6: 687b ldr r3, [r7, #4] + 80010c8: 681b ldr r3, [r3, #0] + 80010ca: 4a56 ldr r2, [pc, #344] ; (8001224 ) + 80010cc: 4293 cmp r3, r2 + 80010ce: f040 80a4 bne.w 800121a + + /* USER CODE END LTDC_MspInit 0 */ + + /** Initializes the peripherals clock + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC; + 80010d2: f04f 5300 mov.w r3, #536870912 ; 0x20000000 + 80010d6: 61fb str r3, [r7, #28] + PeriphClkInitStruct.PLL3.PLL3M = 2; + 80010d8: 2302 movs r3, #2 + 80010da: 643b str r3, [r7, #64] ; 0x40 + PeriphClkInitStruct.PLL3.PLL3N = 11; + 80010dc: 230b movs r3, #11 + 80010de: 647b str r3, [r7, #68] ; 0x44 + PeriphClkInitStruct.PLL3.PLL3P = 17; + 80010e0: 2311 movs r3, #17 + 80010e2: 64bb str r3, [r7, #72] ; 0x48 + PeriphClkInitStruct.PLL3.PLL3Q = 2; + 80010e4: 2302 movs r3, #2 + 80010e6: 64fb str r3, [r7, #76] ; 0x4c + PeriphClkInitStruct.PLL3.PLL3R = 21; + 80010e8: 2315 movs r3, #21 + 80010ea: 653b str r3, [r7, #80] ; 0x50 + PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3; + 80010ec: f44f 6340 mov.w r3, #3072 ; 0xc00 + 80010f0: 657b str r3, [r7, #84] ; 0x54 + PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE; + 80010f2: 2300 movs r3, #0 + 80010f4: 65bb str r3, [r7, #88] ; 0x58 + PeriphClkInitStruct.PLL3.PLL3FRACN = 5462.0; + 80010f6: f241 5356 movw r3, #5462 ; 0x1556 + 80010fa: 65fb str r3, [r7, #92] ; 0x5c + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + 80010fc: f107 031c add.w r3, r7, #28 + 8001100: 4618 mov r0, r3 + 8001102: f003 fdf7 bl 8004cf4 + 8001106: 4603 mov r3, r0 + 8001108: 2b00 cmp r3, #0 + 800110a: d001 beq.n 8001110 + { + Error_Handler(); + 800110c: f7ff fef8 bl 8000f00 + } + + /* Peripheral clock enable */ + __HAL_RCC_LTDC_CLK_ENABLE(); + 8001110: 4b45 ldr r3, [pc, #276] ; (8001228 ) + 8001112: f8d3 3144 ldr.w r3, [r3, #324] ; 0x144 + 8001116: 4a44 ldr r2, [pc, #272] ; (8001228 ) + 8001118: f043 0308 orr.w r3, r3, #8 + 800111c: f8c2 3144 str.w r3, [r2, #324] ; 0x144 + 8001120: 4b41 ldr r3, [pc, #260] ; (8001228 ) + 8001122: f8d3 3144 ldr.w r3, [r3, #324] ; 0x144 + 8001126: f003 0308 and.w r3, r3, #8 + 800112a: 61bb str r3, [r7, #24] + 800112c: 69bb ldr r3, [r7, #24] + + __HAL_RCC_GPIOK_CLK_ENABLE(); + 800112e: 4b3e ldr r3, [pc, #248] ; (8001228 ) + 8001130: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001134: 4a3c ldr r2, [pc, #240] ; (8001228 ) + 8001136: f443 6380 orr.w r3, r3, #1024 ; 0x400 + 800113a: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 800113e: 4b3a ldr r3, [pc, #232] ; (8001228 ) + 8001140: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001144: f403 6380 and.w r3, r3, #1024 ; 0x400 + 8001148: 617b str r3, [r7, #20] + 800114a: 697b ldr r3, [r7, #20] + __HAL_RCC_GPIOJ_CLK_ENABLE(); + 800114c: 4b36 ldr r3, [pc, #216] ; (8001228 ) + 800114e: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001152: 4a35 ldr r2, [pc, #212] ; (8001228 ) + 8001154: f443 7300 orr.w r3, r3, #512 ; 0x200 + 8001158: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 800115c: 4b32 ldr r3, [pc, #200] ; (8001228 ) + 800115e: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001162: f403 7300 and.w r3, r3, #512 ; 0x200 + 8001166: 613b str r3, [r7, #16] + 8001168: 693b ldr r3, [r7, #16] + __HAL_RCC_GPIOI_CLK_ENABLE(); + 800116a: 4b2f ldr r3, [pc, #188] ; (8001228 ) + 800116c: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001170: 4a2d ldr r2, [pc, #180] ; (8001228 ) + 8001172: f443 7380 orr.w r3, r3, #256 ; 0x100 + 8001176: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 800117a: 4b2b ldr r3, [pc, #172] ; (8001228 ) + 800117c: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001180: f403 7380 and.w r3, r3, #256 ; 0x100 + 8001184: 60fb str r3, [r7, #12] + 8001186: 68fb ldr r3, [r7, #12] + PJ1 ------> LTDC_R2 + PJ4 ------> LTDC_R5 + PJ2 ------> LTDC_R3 + PJ3 ------> LTDC_R4 + */ + GPIO_InitStruct.Pin = LCD_B6_Pin|LCD_B7_Pin|LCD_B4_Pin|LCD_B5_Pin + 8001188: 23ff movs r3, #255 ; 0xff + 800118a: f8c7 30d4 str.w r3, [r7, #212] ; 0xd4 + |LCD_DE_Pin|LCD_G7_Pin|LCD_G6_Pin|LCD_G5_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 800118e: 2302 movs r3, #2 + 8001190: f8c7 30d8 str.w r3, [r7, #216] ; 0xd8 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8001194: 2300 movs r3, #0 + 8001196: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 800119a: 2300 movs r3, #0 + 800119c: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Alternate = GPIO_AF14_LTDC; + 80011a0: 230e movs r3, #14 + 80011a2: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + HAL_GPIO_Init(GPIOK, &GPIO_InitStruct); + 80011a6: f107 03d4 add.w r3, r7, #212 ; 0xd4 + 80011aa: 4619 mov r1, r3 + 80011ac: 481f ldr r0, [pc, #124] ; (800122c ) + 80011ae: f000 ffcd bl 800214c + + GPIO_InitStruct.Pin = LCD_B3_Pin|LCD_B2_Pin|LCD_B1_Pin|LCD_B0_Pin + 80011b2: f64f 73ff movw r3, #65535 ; 0xffff + 80011b6: f8c7 30d4 str.w r3, [r7, #212] ; 0xd4 + |LCD_G4_Pin|LCD_G3_Pin|LCD_G2_Pin|LCD_G1_Pin + |LCD_R7_Pin|LCD_G0_Pin|LCD_R1_Pin|LCD_R6_Pin + |LCD_R2_Pin|LCD_R5_Pin|LCD_R3_Pin|LCD_R4_Pin; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 80011ba: 2302 movs r3, #2 + 80011bc: f8c7 30d8 str.w r3, [r7, #216] ; 0xd8 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 80011c0: 2300 movs r3, #0 + 80011c2: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 80011c6: 2300 movs r3, #0 + 80011c8: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Alternate = GPIO_AF14_LTDC; + 80011cc: 230e movs r3, #14 + 80011ce: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct); + 80011d2: f107 03d4 add.w r3, r7, #212 ; 0xd4 + 80011d6: 4619 mov r1, r3 + 80011d8: 4815 ldr r0, [pc, #84] ; (8001230 ) + 80011da: f000 ffb7 bl 800214c + + GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_CLK_Pin|LCD_VSYNC_Pin|LCD_R0_Pin; + 80011de: f44f 4370 mov.w r3, #61440 ; 0xf000 + 80011e2: f8c7 30d4 str.w r3, [r7, #212] ; 0xd4 + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 80011e6: 2302 movs r3, #2 + 80011e8: f8c7 30d8 str.w r3, [r7, #216] ; 0xd8 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 80011ec: 2300 movs r3, #0 + 80011ee: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + 80011f2: 2300 movs r3, #0 + 80011f4: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Alternate = GPIO_AF14_LTDC; + 80011f8: 230e movs r3, #14 + 80011fa: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + HAL_GPIO_Init(GPIOI, &GPIO_InitStruct); + 80011fe: f107 03d4 add.w r3, r7, #212 ; 0xd4 + 8001202: 4619 mov r1, r3 + 8001204: 480b ldr r0, [pc, #44] ; (8001234 ) + 8001206: f000 ffa1 bl 800214c + + /* LTDC interrupt Init */ + HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0); + 800120a: 2200 movs r2, #0 + 800120c: 2100 movs r1, #0 + 800120e: 2058 movs r0, #88 ; 0x58 + 8001210: f000 fc68 bl 8001ae4 + HAL_NVIC_EnableIRQ(LTDC_IRQn); + 8001214: 2058 movs r0, #88 ; 0x58 + 8001216: f000 fc7f bl 8001b18 + /* USER CODE BEGIN LTDC_MspInit 1 */ + + /* USER CODE END LTDC_MspInit 1 */ + } + +} + 800121a: bf00 nop + 800121c: 37e8 adds r7, #232 ; 0xe8 + 800121e: 46bd mov sp, r7 + 8001220: bd80 pop {r7, pc} + 8001222: bf00 nop + 8001224: 50001000 .word 0x50001000 + 8001228: 58024400 .word 0x58024400 + 800122c: 58022800 .word 0x58022800 + 8001230: 58022400 .word 0x58022400 + 8001234: 58022000 .word 0x58022000 + +08001238 : +* This function configures the hardware resources used in this example +* @param hospi: OSPI handle pointer +* @retval None +*/ +void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi) +{ + 8001238: b580 push {r7, lr} + 800123a: b0bc sub sp, #240 ; 0xf0 + 800123c: af00 add r7, sp, #0 + 800123e: 6078 str r0, [r7, #4] + GPIO_InitTypeDef GPIO_InitStruct = {0}; + 8001240: f107 03dc add.w r3, r7, #220 ; 0xdc + 8001244: 2200 movs r2, #0 + 8001246: 601a str r2, [r3, #0] + 8001248: 605a str r2, [r3, #4] + 800124a: 609a str r2, [r3, #8] + 800124c: 60da str r2, [r3, #12] + 800124e: 611a str r2, [r3, #16] + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + 8001250: f107 0324 add.w r3, r7, #36 ; 0x24 + 8001254: 22b8 movs r2, #184 ; 0xb8 + 8001256: 2100 movs r1, #0 + 8001258: 4618 mov r0, r3 + 800125a: f01b fdfd bl 801ce58 + if(hospi->Instance==OCTOSPI1) + 800125e: 687b ldr r3, [r7, #4] + 8001260: 681b ldr r3, [r3, #0] + 8001262: 4a87 ldr r2, [pc, #540] ; (8001480 ) + 8001264: 4293 cmp r3, r2 + 8001266: f040 8107 bne.w 8001478 + + /* USER CODE END OCTOSPI1_MspInit 0 */ + + /** Initializes the peripherals clock + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI; + 800126a: f04f 7300 mov.w r3, #33554432 ; 0x2000000 + 800126e: 627b str r3, [r7, #36] ; 0x24 + PeriphClkInitStruct.PLL2.PLL2M = 12; + 8001270: 230c movs r3, #12 + 8001272: 62bb str r3, [r7, #40] ; 0x28 + PeriphClkInitStruct.PLL2.PLL2N = 200; + 8001274: 23c8 movs r3, #200 ; 0xc8 + 8001276: 62fb str r3, [r7, #44] ; 0x2c + PeriphClkInitStruct.PLL2.PLL2P = 2; + 8001278: 2302 movs r3, #2 + 800127a: 633b str r3, [r7, #48] ; 0x30 + PeriphClkInitStruct.PLL2.PLL2Q = 2; + 800127c: 2302 movs r3, #2 + 800127e: 637b str r3, [r7, #52] ; 0x34 + PeriphClkInitStruct.PLL2.PLL2R = 4; + 8001280: 2304 movs r3, #4 + 8001282: 63bb str r3, [r7, #56] ; 0x38 + PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1; + 8001284: 2340 movs r3, #64 ; 0x40 + 8001286: 63fb str r3, [r7, #60] ; 0x3c + PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE; + 8001288: 2300 movs r3, #0 + 800128a: 643b str r3, [r7, #64] ; 0x40 + PeriphClkInitStruct.PLL2.PLL2FRACN = 0; + 800128c: 2300 movs r3, #0 + 800128e: 647b str r3, [r7, #68] ; 0x44 + PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2; + 8001290: 2320 movs r3, #32 + 8001292: 66fb str r3, [r7, #108] ; 0x6c + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + 8001294: f107 0324 add.w r3, r7, #36 ; 0x24 + 8001298: 4618 mov r0, r3 + 800129a: f003 fd2b bl 8004cf4 + 800129e: 4603 mov r3, r0 + 80012a0: 2b00 cmp r3, #0 + 80012a2: d001 beq.n 80012a8 + { + Error_Handler(); + 80012a4: f7ff fe2c bl 8000f00 + } + + /* Peripheral clock enable */ + __HAL_RCC_OCTOSPIM_CLK_ENABLE(); + 80012a8: 4b76 ldr r3, [pc, #472] ; (8001484 ) + 80012aa: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 80012ae: 4a75 ldr r2, [pc, #468] ; (8001484 ) + 80012b0: f443 1300 orr.w r3, r3, #2097152 ; 0x200000 + 80012b4: f8c2 3134 str.w r3, [r2, #308] ; 0x134 + 80012b8: 4b72 ldr r3, [pc, #456] ; (8001484 ) + 80012ba: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 80012be: f403 1300 and.w r3, r3, #2097152 ; 0x200000 + 80012c2: 623b str r3, [r7, #32] + 80012c4: 6a3b ldr r3, [r7, #32] + __HAL_RCC_OSPI1_CLK_ENABLE(); + 80012c6: 4b6f ldr r3, [pc, #444] ; (8001484 ) + 80012c8: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 80012cc: 4a6d ldr r2, [pc, #436] ; (8001484 ) + 80012ce: f443 4380 orr.w r3, r3, #16384 ; 0x4000 + 80012d2: f8c2 3134 str.w r3, [r2, #308] ; 0x134 + 80012d6: 4b6b ldr r3, [pc, #428] ; (8001484 ) + 80012d8: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 80012dc: f403 4380 and.w r3, r3, #16384 ; 0x4000 + 80012e0: 61fb str r3, [r7, #28] + 80012e2: 69fb ldr r3, [r7, #28] + + __HAL_RCC_GPIOG_CLK_ENABLE(); + 80012e4: 4b67 ldr r3, [pc, #412] ; (8001484 ) + 80012e6: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 80012ea: 4a66 ldr r2, [pc, #408] ; (8001484 ) + 80012ec: f043 0340 orr.w r3, r3, #64 ; 0x40 + 80012f0: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 80012f4: 4b63 ldr r3, [pc, #396] ; (8001484 ) + 80012f6: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 80012fa: f003 0340 and.w r3, r3, #64 ; 0x40 + 80012fe: 61bb str r3, [r7, #24] + 8001300: 69bb ldr r3, [r7, #24] + __HAL_RCC_GPIOD_CLK_ENABLE(); + 8001302: 4b60 ldr r3, [pc, #384] ; (8001484 ) + 8001304: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001308: 4a5e ldr r2, [pc, #376] ; (8001484 ) + 800130a: f043 0308 orr.w r3, r3, #8 + 800130e: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8001312: 4b5c ldr r3, [pc, #368] ; (8001484 ) + 8001314: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001318: f003 0308 and.w r3, r3, #8 + 800131c: 617b str r3, [r7, #20] + 800131e: 697b ldr r3, [r7, #20] + __HAL_RCC_GPIOC_CLK_ENABLE(); + 8001320: 4b58 ldr r3, [pc, #352] ; (8001484 ) + 8001322: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001326: 4a57 ldr r2, [pc, #348] ; (8001484 ) + 8001328: f043 0304 orr.w r3, r3, #4 + 800132c: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8001330: 4b54 ldr r3, [pc, #336] ; (8001484 ) + 8001332: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001336: f003 0304 and.w r3, r3, #4 + 800133a: 613b str r3, [r7, #16] + 800133c: 693b ldr r3, [r7, #16] + __HAL_RCC_GPIOH_CLK_ENABLE(); + 800133e: 4b51 ldr r3, [pc, #324] ; (8001484 ) + 8001340: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001344: 4a4f ldr r2, [pc, #316] ; (8001484 ) + 8001346: f043 0380 orr.w r3, r3, #128 ; 0x80 + 800134a: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 800134e: 4b4d ldr r3, [pc, #308] ; (8001484 ) + 8001350: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001354: f003 0380 and.w r3, r3, #128 ; 0x80 + 8001358: 60fb str r3, [r7, #12] + 800135a: 68fb ldr r3, [r7, #12] + __HAL_RCC_GPIOB_CLK_ENABLE(); + 800135c: 4b49 ldr r3, [pc, #292] ; (8001484 ) + 800135e: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001362: 4a48 ldr r2, [pc, #288] ; (8001484 ) + 8001364: f043 0302 orr.w r3, r3, #2 + 8001368: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 800136c: 4b45 ldr r3, [pc, #276] ; (8001484 ) + 800136e: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8001372: f003 0302 and.w r3, r3, #2 + 8001376: 60bb str r3, [r7, #8] + 8001378: 68bb ldr r3, [r7, #8] + PC1 ------> OCTOSPIM_P1_IO4 + PH3 ------> OCTOSPIM_P1_IO5 + PC5 ------> OCTOSPIM_P1_DQS + PB2 ------> OCTOSPIM_P1_CLK + */ + GPIO_InitStruct.Pin = OCSPI1_IO6_Pin; + 800137a: f44f 7300 mov.w r3, #512 ; 0x200 + 800137e: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8001382: 2302 movs r3, #2 + 8001384: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8001388: 2300 movs r3, #0 + 800138a: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 800138e: 2303 movs r3, #3 + 8001390: f8c7 30e8 str.w r3, [r7, #232] ; 0xe8 + GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1; + 8001394: 2309 movs r3, #9 + 8001396: f8c7 30ec str.w r3, [r7, #236] ; 0xec + HAL_GPIO_Init(OCSPI1_IO6_GPIO_Port, &GPIO_InitStruct); + 800139a: f107 03dc add.w r3, r7, #220 ; 0xdc + 800139e: 4619 mov r1, r3 + 80013a0: 4839 ldr r0, [pc, #228] ; (8001488 ) + 80013a2: f000 fed3 bl 800214c + + GPIO_InitStruct.Pin = OCSPI1_IO7_Pin; + 80013a6: 2380 movs r3, #128 ; 0x80 + 80013a8: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 80013ac: 2302 movs r3, #2 + 80013ae: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 80013b2: 2300 movs r3, #0 + 80013b4: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 80013b8: 2303 movs r3, #3 + 80013ba: f8c7 30e8 str.w r3, [r7, #232] ; 0xe8 + GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1; + 80013be: 230a movs r3, #10 + 80013c0: f8c7 30ec str.w r3, [r7, #236] ; 0xec + HAL_GPIO_Init(OCSPI1_IO7_GPIO_Port, &GPIO_InitStruct); + 80013c4: f107 03dc add.w r3, r7, #220 ; 0xdc + 80013c8: 4619 mov r1, r3 + 80013ca: 4830 ldr r0, [pc, #192] ; (800148c ) + 80013cc: f000 febe bl 800214c + + GPIO_InitStruct.Pin = OCSPI1_NCS_Pin; + 80013d0: 2340 movs r3, #64 ; 0x40 + 80013d2: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 80013d6: 2302 movs r3, #2 + 80013d8: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 80013dc: 2300 movs r3, #0 + 80013de: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 80013e2: 2303 movs r3, #3 + 80013e4: f8c7 30e8 str.w r3, [r7, #232] ; 0xe8 + GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1; + 80013e8: 230a movs r3, #10 + 80013ea: f8c7 30ec str.w r3, [r7, #236] ; 0xec + HAL_GPIO_Init(OCSPI1_NCS_GPIO_Port, &GPIO_InitStruct); + 80013ee: f107 03dc add.w r3, r7, #220 ; 0xdc + 80013f2: 4619 mov r1, r3 + 80013f4: 4824 ldr r0, [pc, #144] ; (8001488 ) + 80013f6: f000 fea9 bl 800214c + + GPIO_InitStruct.Pin = OCSPI1_IO4_Pin|OCSPI1_DQS_Pin; + 80013fa: 2322 movs r3, #34 ; 0x22 + 80013fc: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8001400: 2302 movs r3, #2 + 8001402: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8001406: 2300 movs r3, #0 + 8001408: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 800140c: 2303 movs r3, #3 + 800140e: f8c7 30e8 str.w r3, [r7, #232] ; 0xe8 + GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1; + 8001412: 230a movs r3, #10 + 8001414: f8c7 30ec str.w r3, [r7, #236] ; 0xec + HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); + 8001418: f107 03dc add.w r3, r7, #220 ; 0xdc + 800141c: 4619 mov r1, r3 + 800141e: 481c ldr r0, [pc, #112] ; (8001490 ) + 8001420: f000 fe94 bl 800214c + + GPIO_InitStruct.Pin = OCSPI1_IO5_Pin; + 8001424: 2308 movs r3, #8 + 8001426: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 800142a: 2302 movs r3, #2 + 800142c: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 8001430: 2300 movs r3, #0 + 8001432: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8001436: 2303 movs r3, #3 + 8001438: f8c7 30e8 str.w r3, [r7, #232] ; 0xe8 + GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1; + 800143c: 2309 movs r3, #9 + 800143e: f8c7 30ec str.w r3, [r7, #236] ; 0xec + HAL_GPIO_Init(OCSPI1_IO5_GPIO_Port, &GPIO_InitStruct); + 8001442: f107 03dc add.w r3, r7, #220 ; 0xdc + 8001446: 4619 mov r1, r3 + 8001448: 4812 ldr r0, [pc, #72] ; (8001494 ) + 800144a: f000 fe7f bl 800214c + + GPIO_InitStruct.Pin = OCSPI1_CLK_Pin; + 800144e: 2304 movs r3, #4 + 8001450: f8c7 30dc str.w r3, [r7, #220] ; 0xdc + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8001454: 2302 movs r3, #2 + 8001456: f8c7 30e0 str.w r3, [r7, #224] ; 0xe0 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 800145a: 2300 movs r3, #0 + 800145c: f8c7 30e4 str.w r3, [r7, #228] ; 0xe4 + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8001460: 2303 movs r3, #3 + 8001462: f8c7 30e8 str.w r3, [r7, #232] ; 0xe8 + GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1; + 8001466: 2309 movs r3, #9 + 8001468: f8c7 30ec str.w r3, [r7, #236] ; 0xec + HAL_GPIO_Init(OCSPI1_CLK_GPIO_Port, &GPIO_InitStruct); + 800146c: f107 03dc add.w r3, r7, #220 ; 0xdc + 8001470: 4619 mov r1, r3 + 8001472: 4809 ldr r0, [pc, #36] ; (8001498 ) + 8001474: f000 fe6a bl 800214c + /* USER CODE BEGIN OCTOSPI1_MspInit 1 */ + + /* USER CODE END OCTOSPI1_MspInit 1 */ + } + +} + 8001478: bf00 nop + 800147a: 37f0 adds r7, #240 ; 0xf0 + 800147c: 46bd mov sp, r7 + 800147e: bd80 pop {r7, pc} + 8001480: 52005000 .word 0x52005000 + 8001484: 58024400 .word 0x58024400 + 8001488: 58021800 .word 0x58021800 + 800148c: 58020c00 .word 0x58020c00 + 8001490: 58020800 .word 0x58020800 + 8001494: 58021c00 .word 0x58021c00 + 8001498: 58020400 .word 0x58020400 + +0800149c : + * reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). + * @param TickPriority: Tick interrupt priority. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) +{ + 800149c: b580 push {r7, lr} + 800149e: b090 sub sp, #64 ; 0x40 + 80014a0: af00 add r7, sp, #0 + 80014a2: 6078 str r0, [r7, #4] + uint32_t uwTimclock, uwAPB1Prescaler; + + uint32_t uwPrescalerValue; + uint32_t pFLatency; +/*Configure the TIM6 IRQ priority */ + if (TickPriority < (1UL << __NVIC_PRIO_BITS)) + 80014a4: 687b ldr r3, [r7, #4] + 80014a6: 2b0f cmp r3, #15 + 80014a8: d827 bhi.n 80014fa + { + HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U); + 80014aa: 2200 movs r2, #0 + 80014ac: 6879 ldr r1, [r7, #4] + 80014ae: 2036 movs r0, #54 ; 0x36 + 80014b0: f000 fb18 bl 8001ae4 + + /* Enable the TIM6 global Interrupt */ + HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); + 80014b4: 2036 movs r0, #54 ; 0x36 + 80014b6: f000 fb2f bl 8001b18 + uwTickPrio = TickPriority; + 80014ba: 4a29 ldr r2, [pc, #164] ; (8001560 ) + 80014bc: 687b ldr r3, [r7, #4] + 80014be: 6013 str r3, [r2, #0] + { + return HAL_ERROR; + } + + /* Enable TIM6 clock */ + __HAL_RCC_TIM6_CLK_ENABLE(); + 80014c0: 4b28 ldr r3, [pc, #160] ; (8001564 ) + 80014c2: f8d3 3148 ldr.w r3, [r3, #328] ; 0x148 + 80014c6: 4a27 ldr r2, [pc, #156] ; (8001564 ) + 80014c8: f043 0310 orr.w r3, r3, #16 + 80014cc: f8c2 3148 str.w r3, [r2, #328] ; 0x148 + 80014d0: 4b24 ldr r3, [pc, #144] ; (8001564 ) + 80014d2: f8d3 3148 ldr.w r3, [r3, #328] ; 0x148 + 80014d6: f003 0310 and.w r3, r3, #16 + 80014da: 60fb str r3, [r7, #12] + 80014dc: 68fb ldr r3, [r7, #12] + + /* Get clock configuration */ + HAL_RCC_GetClockConfig(&clkconfig, &pFLatency); + 80014de: f107 0210 add.w r2, r7, #16 + 80014e2: f107 0314 add.w r3, r7, #20 + 80014e6: 4611 mov r1, r2 + 80014e8: 4618 mov r0, r3 + 80014ea: f003 fbc1 bl 8004c70 + + /* Get APB1 prescaler */ + uwAPB1Prescaler = clkconfig.APB1CLKDivider; + 80014ee: 6abb ldr r3, [r7, #40] ; 0x28 + 80014f0: 63bb str r3, [r7, #56] ; 0x38 + /* Compute TIM6 clock */ + if (uwAPB1Prescaler == RCC_HCLK_DIV1) + 80014f2: 6bbb ldr r3, [r7, #56] ; 0x38 + 80014f4: 2b00 cmp r3, #0 + 80014f6: d106 bne.n 8001506 + 80014f8: e001 b.n 80014fe + return HAL_ERROR; + 80014fa: 2301 movs r3, #1 + 80014fc: e02b b.n 8001556 + { + uwTimclock = HAL_RCC_GetPCLK1Freq(); + 80014fe: f003 fba1 bl 8004c44 + 8001502: 63f8 str r0, [r7, #60] ; 0x3c + 8001504: e004 b.n 8001510 + } + else + { + uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq(); + 8001506: f003 fb9d bl 8004c44 + 800150a: 4603 mov r3, r0 + 800150c: 005b lsls r3, r3, #1 + 800150e: 63fb str r3, [r7, #60] ; 0x3c + } + + /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */ + uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U); + 8001510: 6bfb ldr r3, [r7, #60] ; 0x3c + 8001512: 4a15 ldr r2, [pc, #84] ; (8001568 ) + 8001514: fba2 2303 umull r2, r3, r2, r3 + 8001518: 0c9b lsrs r3, r3, #18 + 800151a: 3b01 subs r3, #1 + 800151c: 637b str r3, [r7, #52] ; 0x34 + + /* Initialize TIM6 */ + htim6.Instance = TIM6; + 800151e: 4b13 ldr r3, [pc, #76] ; (800156c ) + 8001520: 4a13 ldr r2, [pc, #76] ; (8001570 ) + 8001522: 601a str r2, [r3, #0] + + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base. + + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock. + + ClockDivision = 0 + + Counter direction = Up + */ + htim6.Init.Period = (1000000U / 1000U) - 1U; + 8001524: 4b11 ldr r3, [pc, #68] ; (800156c ) + 8001526: f240 32e7 movw r2, #999 ; 0x3e7 + 800152a: 60da str r2, [r3, #12] + htim6.Init.Prescaler = uwPrescalerValue; + 800152c: 4a0f ldr r2, [pc, #60] ; (800156c ) + 800152e: 6b7b ldr r3, [r7, #52] ; 0x34 + 8001530: 6053 str r3, [r2, #4] + htim6.Init.ClockDivision = 0; + 8001532: 4b0e ldr r3, [pc, #56] ; (800156c ) + 8001534: 2200 movs r2, #0 + 8001536: 611a str r2, [r3, #16] + htim6.Init.CounterMode = TIM_COUNTERMODE_UP; + 8001538: 4b0c ldr r3, [pc, #48] ; (800156c ) + 800153a: 2200 movs r2, #0 + 800153c: 609a str r2, [r3, #8] + + if(HAL_TIM_Base_Init(&htim6) == HAL_OK) + 800153e: 480b ldr r0, [pc, #44] ; (800156c ) + 8001540: f004 fc48 bl 8005dd4 + 8001544: 4603 mov r3, r0 + 8001546: 2b00 cmp r3, #0 + 8001548: d104 bne.n 8001554 + { + /* Start the TIM time Base generation in interrupt mode */ + return HAL_TIM_Base_Start_IT(&htim6); + 800154a: 4808 ldr r0, [pc, #32] ; (800156c ) + 800154c: f004 fca4 bl 8005e98 + 8001550: 4603 mov r3, r0 + 8001552: e000 b.n 8001556 + } + + /* Return function status */ + return HAL_ERROR; + 8001554: 2301 movs r3, #1 +} + 8001556: 4618 mov r0, r3 + 8001558: 3740 adds r7, #64 ; 0x40 + 800155a: 46bd mov sp, r7 + 800155c: bd80 pop {r7, pc} + 800155e: bf00 nop + 8001560: 2400000c .word 0x2400000c + 8001564: 58024400 .word 0x58024400 + 8001568: 431bde83 .word 0x431bde83 + 800156c: 240c070c .word 0x240c070c + 8001570: 40001000 .word 0x40001000 + +08001574 : +/******************************************************************************/ +/** + * @brief This function handles Non maskable interrupt. + */ +void NMI_Handler(void) +{ + 8001574: b480 push {r7} + 8001576: af00 add r7, sp, #0 + /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ + + /* USER CODE END NonMaskableInt_IRQn 0 */ + /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ + while (1) + 8001578: e7fe b.n 8001578 + +0800157a : + +/** + * @brief This function handles Hard fault interrupt. + */ +void HardFault_Handler(void) +{ + 800157a: b480 push {r7} + 800157c: af00 add r7, sp, #0 + /* USER CODE BEGIN HardFault_IRQn 0 */ + + /* USER CODE END HardFault_IRQn 0 */ + while (1) + 800157e: e7fe b.n 800157e + +08001580 : + +/** + * @brief This function handles Memory management fault. + */ +void MemManage_Handler(void) +{ + 8001580: b480 push {r7} + 8001582: af00 add r7, sp, #0 + /* USER CODE BEGIN MemoryManagement_IRQn 0 */ + + /* USER CODE END MemoryManagement_IRQn 0 */ + while (1) + 8001584: e7fe b.n 8001584 + +08001586 : + +/** + * @brief This function handles Pre-fetch fault, memory access fault. + */ +void BusFault_Handler(void) +{ + 8001586: b480 push {r7} + 8001588: af00 add r7, sp, #0 + /* USER CODE BEGIN BusFault_IRQn 0 */ + + /* USER CODE END BusFault_IRQn 0 */ + while (1) + 800158a: e7fe b.n 800158a + +0800158c : + +/** + * @brief This function handles Undefined instruction or illegal state. + */ +void UsageFault_Handler(void) +{ + 800158c: b480 push {r7} + 800158e: af00 add r7, sp, #0 + /* USER CODE BEGIN UsageFault_IRQn 0 */ + + /* USER CODE END UsageFault_IRQn 0 */ + while (1) + 8001590: e7fe b.n 8001590 + +08001592 : + +/** + * @brief This function handles Debug monitor. + */ +void DebugMon_Handler(void) +{ + 8001592: b480 push {r7} + 8001594: af00 add r7, sp, #0 + + /* USER CODE END DebugMonitor_IRQn 0 */ + /* USER CODE BEGIN DebugMonitor_IRQn 1 */ + + /* USER CODE END DebugMonitor_IRQn 1 */ +} + 8001596: bf00 nop + 8001598: 46bd mov sp, r7 + 800159a: f85d 7b04 ldr.w r7, [sp], #4 + 800159e: 4770 bx lr + +080015a0 : + +/** + * @brief This function handles EXTI line2 interrupt. + */ +void EXTI2_IRQHandler(void) +{ + 80015a0: b580 push {r7, lr} + 80015a2: af00 add r7, sp, #0 + /* USER CODE BEGIN EXTI2_IRQn 0 */ + + /* USER CODE END EXTI2_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler(LCD_INT_Pin); + 80015a4: 2004 movs r0, #4 + 80015a6: f000 ff9a bl 80024de + /* USER CODE BEGIN EXTI2_IRQn 1 */ + + /* USER CODE END EXTI2_IRQn 1 */ +} + 80015aa: bf00 nop + 80015ac: bd80 pop {r7, pc} + ... + +080015b0 : + +/** + * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts. + */ +void TIM6_DAC_IRQHandler(void) +{ + 80015b0: b580 push {r7, lr} + 80015b2: af00 add r7, sp, #0 + /* USER CODE BEGIN TIM6_DAC_IRQn 0 */ + + /* USER CODE END TIM6_DAC_IRQn 0 */ + HAL_TIM_IRQHandler(&htim6); + 80015b4: 4802 ldr r0, [pc, #8] ; (80015c0 ) + 80015b6: f004 fce7 bl 8005f88 + /* USER CODE BEGIN TIM6_DAC_IRQn 1 */ + + /* USER CODE END TIM6_DAC_IRQn 1 */ +} + 80015ba: bf00 nop + 80015bc: bd80 pop {r7, pc} + 80015be: bf00 nop + 80015c0: 240c070c .word 0x240c070c + +080015c4 : + +/** + * @brief This function handles LTDC global interrupt. + */ +void LTDC_IRQHandler(void) +{ + 80015c4: b580 push {r7, lr} + 80015c6: af00 add r7, sp, #0 + /* USER CODE BEGIN LTDC_IRQn 0 */ + + /* USER CODE END LTDC_IRQn 0 */ + HAL_LTDC_IRQHandler(&hltdc); + 80015c8: 4802 ldr r0, [pc, #8] ; (80015d4 ) + 80015ca: f001 f9a5 bl 8002918 + /* USER CODE BEGIN LTDC_IRQn 1 */ + + /* USER CODE END LTDC_IRQn 1 */ +} + 80015ce: bf00 nop + 80015d0: bd80 pop {r7, pc} + 80015d2: bf00 nop + 80015d4: 240c0608 .word 0x240c0608 + +080015d8 : + +/** + * @brief This function handles DMA2D global interrupt. + */ +void DMA2D_IRQHandler(void) +{ + 80015d8: b580 push {r7, lr} + 80015da: af00 add r7, sp, #0 + /* USER CODE BEGIN DMA2D_IRQn 0 */ + + /* USER CODE END DMA2D_IRQn 0 */ + HAL_DMA2D_IRQHandler(&hdma2d); + 80015dc: 4802 ldr r0, [pc, #8] ; (80015e8 ) + 80015de: f000 fbf7 bl 8001dd0 + /* USER CODE BEGIN DMA2D_IRQn 1 */ + + /* USER CODE END DMA2D_IRQn 1 */ +} + 80015e2: bf00 nop + 80015e4: bd80 pop {r7, pc} + 80015e6: bf00 nop + 80015e8: 240c0554 .word 0x240c0554 + +080015ec <_getpid>: +void initialise_monitor_handles() +{ +} + +int _getpid(void) +{ + 80015ec: b480 push {r7} + 80015ee: af00 add r7, sp, #0 + return 1; + 80015f0: 2301 movs r3, #1 +} + 80015f2: 4618 mov r0, r3 + 80015f4: 46bd mov sp, r7 + 80015f6: f85d 7b04 ldr.w r7, [sp], #4 + 80015fa: 4770 bx lr + +080015fc <_kill>: + +int _kill(int pid, int sig) +{ + 80015fc: b580 push {r7, lr} + 80015fe: b082 sub sp, #8 + 8001600: af00 add r7, sp, #0 + 8001602: 6078 str r0, [r7, #4] + 8001604: 6039 str r1, [r7, #0] + errno = EINVAL; + 8001606: f01b fbdb bl 801cdc0 <__errno> + 800160a: 4603 mov r3, r0 + 800160c: 2216 movs r2, #22 + 800160e: 601a str r2, [r3, #0] + return -1; + 8001610: f04f 33ff mov.w r3, #4294967295 +} + 8001614: 4618 mov r0, r3 + 8001616: 3708 adds r7, #8 + 8001618: 46bd mov sp, r7 + 800161a: bd80 pop {r7, pc} + +0800161c <_exit>: + +void _exit (int status) +{ + 800161c: b580 push {r7, lr} + 800161e: b082 sub sp, #8 + 8001620: af00 add r7, sp, #0 + 8001622: 6078 str r0, [r7, #4] + _kill(status, -1); + 8001624: f04f 31ff mov.w r1, #4294967295 + 8001628: 6878 ldr r0, [r7, #4] + 800162a: f7ff ffe7 bl 80015fc <_kill> + while (1) {} /* Make sure we hang here */ + 800162e: e7fe b.n 800162e <_exit+0x12> + +08001630 <_read>: +} + +__attribute__((weak)) int _read(int file, char *ptr, int len) +{ + 8001630: b580 push {r7, lr} + 8001632: b086 sub sp, #24 + 8001634: af00 add r7, sp, #0 + 8001636: 60f8 str r0, [r7, #12] + 8001638: 60b9 str r1, [r7, #8] + 800163a: 607a str r2, [r7, #4] + int DataIdx; + + for (DataIdx = 0; DataIdx < len; DataIdx++) + 800163c: 2300 movs r3, #0 + 800163e: 617b str r3, [r7, #20] + 8001640: e00a b.n 8001658 <_read+0x28> + { + *ptr++ = __io_getchar(); + 8001642: f3af 8000 nop.w + 8001646: 4601 mov r1, r0 + 8001648: 68bb ldr r3, [r7, #8] + 800164a: 1c5a adds r2, r3, #1 + 800164c: 60ba str r2, [r7, #8] + 800164e: b2ca uxtb r2, r1 + 8001650: 701a strb r2, [r3, #0] + for (DataIdx = 0; DataIdx < len; DataIdx++) + 8001652: 697b ldr r3, [r7, #20] + 8001654: 3301 adds r3, #1 + 8001656: 617b str r3, [r7, #20] + 8001658: 697a ldr r2, [r7, #20] + 800165a: 687b ldr r3, [r7, #4] + 800165c: 429a cmp r2, r3 + 800165e: dbf0 blt.n 8001642 <_read+0x12> + } + +return len; + 8001660: 687b ldr r3, [r7, #4] +} + 8001662: 4618 mov r0, r3 + 8001664: 3718 adds r7, #24 + 8001666: 46bd mov sp, r7 + 8001668: bd80 pop {r7, pc} + +0800166a <_write>: + +__attribute__((weak)) int _write(int file, char *ptr, int len) +{ + 800166a: b580 push {r7, lr} + 800166c: b086 sub sp, #24 + 800166e: af00 add r7, sp, #0 + 8001670: 60f8 str r0, [r7, #12] + 8001672: 60b9 str r1, [r7, #8] + 8001674: 607a str r2, [r7, #4] + int DataIdx; + + for (DataIdx = 0; DataIdx < len; DataIdx++) + 8001676: 2300 movs r3, #0 + 8001678: 617b str r3, [r7, #20] + 800167a: e009 b.n 8001690 <_write+0x26> + { + __io_putchar(*ptr++); + 800167c: 68bb ldr r3, [r7, #8] + 800167e: 1c5a adds r2, r3, #1 + 8001680: 60ba str r2, [r7, #8] + 8001682: 781b ldrb r3, [r3, #0] + 8001684: 4618 mov r0, r3 + 8001686: f3af 8000 nop.w + for (DataIdx = 0; DataIdx < len; DataIdx++) + 800168a: 697b ldr r3, [r7, #20] + 800168c: 3301 adds r3, #1 + 800168e: 617b str r3, [r7, #20] + 8001690: 697a ldr r2, [r7, #20] + 8001692: 687b ldr r3, [r7, #4] + 8001694: 429a cmp r2, r3 + 8001696: dbf1 blt.n 800167c <_write+0x12> + } + return len; + 8001698: 687b ldr r3, [r7, #4] +} + 800169a: 4618 mov r0, r3 + 800169c: 3718 adds r7, #24 + 800169e: 46bd mov sp, r7 + 80016a0: bd80 pop {r7, pc} + +080016a2 <_close>: + +int _close(int file) +{ + 80016a2: b480 push {r7} + 80016a4: b083 sub sp, #12 + 80016a6: af00 add r7, sp, #0 + 80016a8: 6078 str r0, [r7, #4] + return -1; + 80016aa: f04f 33ff mov.w r3, #4294967295 +} + 80016ae: 4618 mov r0, r3 + 80016b0: 370c adds r7, #12 + 80016b2: 46bd mov sp, r7 + 80016b4: f85d 7b04 ldr.w r7, [sp], #4 + 80016b8: 4770 bx lr + +080016ba <_fstat>: + + +int _fstat(int file, struct stat *st) +{ + 80016ba: b480 push {r7} + 80016bc: b083 sub sp, #12 + 80016be: af00 add r7, sp, #0 + 80016c0: 6078 str r0, [r7, #4] + 80016c2: 6039 str r1, [r7, #0] + st->st_mode = S_IFCHR; + 80016c4: 683b ldr r3, [r7, #0] + 80016c6: f44f 5200 mov.w r2, #8192 ; 0x2000 + 80016ca: 605a str r2, [r3, #4] + return 0; + 80016cc: 2300 movs r3, #0 +} + 80016ce: 4618 mov r0, r3 + 80016d0: 370c adds r7, #12 + 80016d2: 46bd mov sp, r7 + 80016d4: f85d 7b04 ldr.w r7, [sp], #4 + 80016d8: 4770 bx lr + +080016da <_isatty>: + +int _isatty(int file) +{ + 80016da: b480 push {r7} + 80016dc: b083 sub sp, #12 + 80016de: af00 add r7, sp, #0 + 80016e0: 6078 str r0, [r7, #4] + return 1; + 80016e2: 2301 movs r3, #1 +} + 80016e4: 4618 mov r0, r3 + 80016e6: 370c adds r7, #12 + 80016e8: 46bd mov sp, r7 + 80016ea: f85d 7b04 ldr.w r7, [sp], #4 + 80016ee: 4770 bx lr + +080016f0 <_lseek>: + +int _lseek(int file, int ptr, int dir) +{ + 80016f0: b480 push {r7} + 80016f2: b085 sub sp, #20 + 80016f4: af00 add r7, sp, #0 + 80016f6: 60f8 str r0, [r7, #12] + 80016f8: 60b9 str r1, [r7, #8] + 80016fa: 607a str r2, [r7, #4] + return 0; + 80016fc: 2300 movs r3, #0 +} + 80016fe: 4618 mov r0, r3 + 8001700: 3714 adds r7, #20 + 8001702: 46bd mov sp, r7 + 8001704: f85d 7b04 ldr.w r7, [sp], #4 + 8001708: 4770 bx lr + ... + +0800170c <_sbrk>: + * + * @param incr Memory size + * @return Pointer to allocated memory + */ +void *_sbrk(ptrdiff_t incr) +{ + 800170c: b580 push {r7, lr} + 800170e: b086 sub sp, #24 + 8001710: af00 add r7, sp, #0 + 8001712: 6078 str r0, [r7, #4] + extern uint8_t _end; /* Symbol defined in the linker script */ + extern uint8_t _estack; /* Symbol defined in the linker script */ + extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */ + const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size; + 8001714: 4a14 ldr r2, [pc, #80] ; (8001768 <_sbrk+0x5c>) + 8001716: 4b15 ldr r3, [pc, #84] ; (800176c <_sbrk+0x60>) + 8001718: 1ad3 subs r3, r2, r3 + 800171a: 617b str r3, [r7, #20] + const uint8_t *max_heap = (uint8_t *)stack_limit; + 800171c: 697b ldr r3, [r7, #20] + 800171e: 613b str r3, [r7, #16] + uint8_t *prev_heap_end; + + /* Initialize heap end at first call */ + if (NULL == __sbrk_heap_end) + 8001720: 4b13 ldr r3, [pc, #76] ; (8001770 <_sbrk+0x64>) + 8001722: 681b ldr r3, [r3, #0] + 8001724: 2b00 cmp r3, #0 + 8001726: d102 bne.n 800172e <_sbrk+0x22> + { + __sbrk_heap_end = &_end; + 8001728: 4b11 ldr r3, [pc, #68] ; (8001770 <_sbrk+0x64>) + 800172a: 4a12 ldr r2, [pc, #72] ; (8001774 <_sbrk+0x68>) + 800172c: 601a str r2, [r3, #0] + } + + /* Protect heap from growing into the reserved MSP stack */ + if (__sbrk_heap_end + incr > max_heap) + 800172e: 4b10 ldr r3, [pc, #64] ; (8001770 <_sbrk+0x64>) + 8001730: 681a ldr r2, [r3, #0] + 8001732: 687b ldr r3, [r7, #4] + 8001734: 4413 add r3, r2 + 8001736: 693a ldr r2, [r7, #16] + 8001738: 429a cmp r2, r3 + 800173a: d207 bcs.n 800174c <_sbrk+0x40> + { + errno = ENOMEM; + 800173c: f01b fb40 bl 801cdc0 <__errno> + 8001740: 4603 mov r3, r0 + 8001742: 220c movs r2, #12 + 8001744: 601a str r2, [r3, #0] + return (void *)-1; + 8001746: f04f 33ff mov.w r3, #4294967295 + 800174a: e009 b.n 8001760 <_sbrk+0x54> + } + + prev_heap_end = __sbrk_heap_end; + 800174c: 4b08 ldr r3, [pc, #32] ; (8001770 <_sbrk+0x64>) + 800174e: 681b ldr r3, [r3, #0] + 8001750: 60fb str r3, [r7, #12] + __sbrk_heap_end += incr; + 8001752: 4b07 ldr r3, [pc, #28] ; (8001770 <_sbrk+0x64>) + 8001754: 681a ldr r2, [r3, #0] + 8001756: 687b ldr r3, [r7, #4] + 8001758: 4413 add r3, r2 + 800175a: 4a05 ldr r2, [pc, #20] ; (8001770 <_sbrk+0x64>) + 800175c: 6013 str r3, [r2, #0] + + return (void *)prev_heap_end; + 800175e: 68fb ldr r3, [r7, #12] +} + 8001760: 4618 mov r0, r3 + 8001762: 3718 adds r7, #24 + 8001764: 46bd mov sp, r7 + 8001766: bd80 pop {r7, pc} + 8001768: 24100000 .word 0x24100000 + 800176c: 00000400 .word 0x00000400 + 8001770: 240c0758 .word 0x240c0758 + 8001774: 240c3fe8 .word 0x240c3fe8 + +08001778 : + * configuration. + * @param None + * @retval None + */ +void SystemInit (void) +{ + 8001778: b480 push {r7} + 800177a: af00 add r7, sp, #0 + __IO uint32_t tmpreg; +#endif /* DATA_IN_D2_SRAM */ + + /* FPU settings ------------------------------------------------------------*/ + #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2))); /* set CP10 and CP11 Full Access */ + 800177c: 4b32 ldr r3, [pc, #200] ; (8001848 ) + 800177e: f8d3 3088 ldr.w r3, [r3, #136] ; 0x88 + 8001782: 4a31 ldr r2, [pc, #196] ; (8001848 ) + 8001784: f443 0370 orr.w r3, r3, #15728640 ; 0xf00000 + 8001788: f8c2 3088 str.w r3, [r2, #136] ; 0x88 + #endif + /* Reset the RCC clock configuration to the default reset state ------------*/ + + /* Increasing the CPU frequency */ + if(FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) + 800178c: 4b2f ldr r3, [pc, #188] ; (800184c ) + 800178e: 681b ldr r3, [r3, #0] + 8001790: f003 030f and.w r3, r3, #15 + 8001794: 2b02 cmp r3, #2 + 8001796: d807 bhi.n 80017a8 + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT)); + 8001798: 4b2c ldr r3, [pc, #176] ; (800184c ) + 800179a: 681b ldr r3, [r3, #0] + 800179c: f023 030f bic.w r3, r3, #15 + 80017a0: 4a2a ldr r2, [pc, #168] ; (800184c ) + 80017a2: f043 0303 orr.w r3, r3, #3 + 80017a6: 6013 str r3, [r2, #0] + } + + /* Set HSION bit */ + RCC->CR |= RCC_CR_HSION; + 80017a8: 4b29 ldr r3, [pc, #164] ; (8001850 ) + 80017aa: 681b ldr r3, [r3, #0] + 80017ac: 4a28 ldr r2, [pc, #160] ; (8001850 ) + 80017ae: f043 0301 orr.w r3, r3, #1 + 80017b2: 6013 str r3, [r2, #0] + + /* Reset CFGR register */ + RCC->CFGR = 0x00000000; + 80017b4: 4b26 ldr r3, [pc, #152] ; (8001850 ) + 80017b6: 2200 movs r2, #0 + 80017b8: 611a str r2, [r3, #16] + + /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */ + RCC->CR &= 0xEAF6ED7FU; + 80017ba: 4b25 ldr r3, [pc, #148] ; (8001850 ) + 80017bc: 681a ldr r2, [r3, #0] + 80017be: 4924 ldr r1, [pc, #144] ; (8001850 ) + 80017c0: 4b24 ldr r3, [pc, #144] ; (8001854 ) + 80017c2: 4013 ands r3, r2 + 80017c4: 600b str r3, [r1, #0] + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) + 80017c6: 4b21 ldr r3, [pc, #132] ; (800184c ) + 80017c8: 681b ldr r3, [r3, #0] + 80017ca: f003 030c and.w r3, r3, #12 + 80017ce: 2b00 cmp r3, #0 + 80017d0: d007 beq.n 80017e2 + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT)); + 80017d2: 4b1e ldr r3, [pc, #120] ; (800184c ) + 80017d4: 681b ldr r3, [r3, #0] + 80017d6: f023 030f bic.w r3, r3, #15 + 80017da: 4a1c ldr r2, [pc, #112] ; (800184c ) + 80017dc: f043 0303 orr.w r3, r3, #3 + 80017e0: 6013 str r3, [r2, #0] + + /* Reset D3CFGR register */ + RCC->D3CFGR = 0x00000000; +#else + /* Reset CDCFGR1 register */ + RCC->CDCFGR1 = 0x00000000; + 80017e2: 4b1b ldr r3, [pc, #108] ; (8001850 ) + 80017e4: 2200 movs r2, #0 + 80017e6: 619a str r2, [r3, #24] + + /* Reset CDCFGR2 register */ + RCC->CDCFGR2 = 0x00000000; + 80017e8: 4b19 ldr r3, [pc, #100] ; (8001850 ) + 80017ea: 2200 movs r2, #0 + 80017ec: 61da str r2, [r3, #28] + + /* Reset SRDCFGR register */ + RCC->SRDCFGR = 0x00000000; + 80017ee: 4b18 ldr r3, [pc, #96] ; (8001850 ) + 80017f0: 2200 movs r2, #0 + 80017f2: 621a str r2, [r3, #32] +#endif + /* Reset PLLCKSELR register */ + RCC->PLLCKSELR = 0x02020200; + 80017f4: 4b16 ldr r3, [pc, #88] ; (8001850 ) + 80017f6: 4a18 ldr r2, [pc, #96] ; (8001858 ) + 80017f8: 629a str r2, [r3, #40] ; 0x28 + + /* Reset PLLCFGR register */ + RCC->PLLCFGR = 0x01FF0000; + 80017fa: 4b15 ldr r3, [pc, #84] ; (8001850 ) + 80017fc: 4a17 ldr r2, [pc, #92] ; (800185c ) + 80017fe: 62da str r2, [r3, #44] ; 0x2c + /* Reset PLL1DIVR register */ + RCC->PLL1DIVR = 0x01010280; + 8001800: 4b13 ldr r3, [pc, #76] ; (8001850 ) + 8001802: 4a17 ldr r2, [pc, #92] ; (8001860 ) + 8001804: 631a str r2, [r3, #48] ; 0x30 + /* Reset PLL1FRACR register */ + RCC->PLL1FRACR = 0x00000000; + 8001806: 4b12 ldr r3, [pc, #72] ; (8001850 ) + 8001808: 2200 movs r2, #0 + 800180a: 635a str r2, [r3, #52] ; 0x34 + + /* Reset PLL2DIVR register */ + RCC->PLL2DIVR = 0x01010280; + 800180c: 4b10 ldr r3, [pc, #64] ; (8001850 ) + 800180e: 4a14 ldr r2, [pc, #80] ; (8001860 ) + 8001810: 639a str r2, [r3, #56] ; 0x38 + + /* Reset PLL2FRACR register */ + + RCC->PLL2FRACR = 0x00000000; + 8001812: 4b0f ldr r3, [pc, #60] ; (8001850 ) + 8001814: 2200 movs r2, #0 + 8001816: 63da str r2, [r3, #60] ; 0x3c + /* Reset PLL3DIVR register */ + RCC->PLL3DIVR = 0x01010280; + 8001818: 4b0d ldr r3, [pc, #52] ; (8001850 ) + 800181a: 4a11 ldr r2, [pc, #68] ; (8001860 ) + 800181c: 641a str r2, [r3, #64] ; 0x40 + + /* Reset PLL3FRACR register */ + RCC->PLL3FRACR = 0x00000000; + 800181e: 4b0c ldr r3, [pc, #48] ; (8001850 ) + 8001820: 2200 movs r2, #0 + 8001822: 645a str r2, [r3, #68] ; 0x44 + + /* Reset HSEBYP bit */ + RCC->CR &= 0xFFFBFFFFU; + 8001824: 4b0a ldr r3, [pc, #40] ; (8001850 ) + 8001826: 681b ldr r3, [r3, #0] + 8001828: 4a09 ldr r2, [pc, #36] ; (8001850 ) + 800182a: f423 2380 bic.w r3, r3, #262144 ; 0x40000 + 800182e: 6013 str r3, [r2, #0] + + /* Disable all interrupts */ + RCC->CIER = 0x00000000; + 8001830: 4b07 ldr r3, [pc, #28] ; (8001850 ) + 8001832: 2200 movs r2, #0 + 8001834: 661a str r2, [r3, #96] ; 0x60 + /* + * Disable the FMC bank1 (enabled after reset). + * This, prevents CPU speculation access on this bank which blocks the use of FMC during + * 24us. During this time the others FMC master (such as LTDC) cannot use it! + */ + FMC_Bank1_R->BTCR[0] = 0x000030D2; + 8001836: 4b0b ldr r3, [pc, #44] ; (8001864 ) + 8001838: f243 02d2 movw r2, #12498 ; 0x30d2 + 800183c: 601a str r2, [r3, #0] +#if defined(USER_VECT_TAB_ADDRESS) + SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */ +#endif /* USER_VECT_TAB_ADDRESS */ + +#endif /*DUAL_CORE && CORE_CM4*/ +} + 800183e: bf00 nop + 8001840: 46bd mov sp, r7 + 8001842: f85d 7b04 ldr.w r7, [sp], #4 + 8001846: 4770 bx lr + 8001848: e000ed00 .word 0xe000ed00 + 800184c: 52002000 .word 0x52002000 + 8001850: 58024400 .word 0x58024400 + 8001854: eaf6ed7f .word 0xeaf6ed7f + 8001858: 02020200 .word 0x02020200 + 800185c: 01ff0000 .word 0x01ff0000 + 8001860: 01010280 .word 0x01010280 + 8001864: 52004000 .word 0x52004000 + +08001868 : + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr sp, =_estack /* set stack pointer */ + 8001868: f8df d034 ldr.w sp, [pc, #52] ; 80018a0 + +/* Call the clock system initialization function.*/ + bl SystemInit + 800186c: f7ff ff84 bl 8001778 + +/* Copy the data segment initializers from flash to SRAM */ + ldr r0, =_sdata + 8001870: 480c ldr r0, [pc, #48] ; (80018a4 ) + ldr r1, =_edata + 8001872: 490d ldr r1, [pc, #52] ; (80018a8 ) + ldr r2, =_sidata + 8001874: 4a0d ldr r2, [pc, #52] ; (80018ac ) + movs r3, #0 + 8001876: 2300 movs r3, #0 + b LoopCopyDataInit + 8001878: e002 b.n 8001880 + +0800187a : + +CopyDataInit: + ldr r4, [r2, r3] + 800187a: 58d4 ldr r4, [r2, r3] + str r4, [r0, r3] + 800187c: 50c4 str r4, [r0, r3] + adds r3, r3, #4 + 800187e: 3304 adds r3, #4 + +08001880 : + +LoopCopyDataInit: + adds r4, r0, r3 + 8001880: 18c4 adds r4, r0, r3 + cmp r4, r1 + 8001882: 428c cmp r4, r1 + bcc CopyDataInit + 8001884: d3f9 bcc.n 800187a +/* Zero fill the bss segment. */ + ldr r2, =_sbss + 8001886: 4a0a ldr r2, [pc, #40] ; (80018b0 ) + ldr r4, =_ebss + 8001888: 4c0a ldr r4, [pc, #40] ; (80018b4 ) + movs r3, #0 + 800188a: 2300 movs r3, #0 + b LoopFillZerobss + 800188c: e001 b.n 8001892 + +0800188e : + +FillZerobss: + str r3, [r2] + 800188e: 6013 str r3, [r2, #0] + adds r2, r2, #4 + 8001890: 3204 adds r2, #4 + +08001892 : + +LoopFillZerobss: + cmp r2, r4 + 8001892: 42a2 cmp r2, r4 + bcc FillZerobss + 8001894: d3fb bcc.n 800188e + +/* Call static constructors */ + bl __libc_init_array + 8001896: f01b faab bl 801cdf0 <__libc_init_array> +/* Call the application's entry point.*/ + bl main + 800189a: f7fe fed5 bl 8000648
+ bx lr + 800189e: 4770 bx lr + ldr sp, =_estack /* set stack pointer */ + 80018a0: 24100000 .word 0x24100000 + ldr r0, =_sdata + 80018a4: 24000000 .word 0x24000000 + ldr r1, =_edata + 80018a8: 240000e0 .word 0x240000e0 + ldr r2, =_sidata + 80018ac: 08022014 .word 0x08022014 + ldr r2, =_sbss + 80018b0: 240bf4e0 .word 0x240bf4e0 + ldr r4, =_ebss + 80018b4: 240c3fe8 .word 0x240c3fe8 + +080018b8 : + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + 80018b8: e7fe b.n 80018b8 + ... + +080018bc : + * need to ensure that the SysTick time base is always set to 1 millisecond + * to have correct HAL operation. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_Init(void) +{ + 80018bc: b580 push {r7, lr} + 80018be: b082 sub sp, #8 + 80018c0: af00 add r7, sp, #0 + __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL); /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */ + __HAL_ART_ENABLE(); /* Enable the Cortex-M4 ART */ +#endif /* DUAL_CORE && CORE_CM4 */ + + /* Set Interrupt Group Priority */ + HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); + 80018c2: 2003 movs r0, #3 + 80018c4: f000 f903 bl 8001ace + + /* Update the SystemCoreClock global variable */ +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU); + 80018c8: f003 f812 bl 80048f0 + 80018cc: 4602 mov r2, r0 + 80018ce: 4b15 ldr r3, [pc, #84] ; (8001924 ) + 80018d0: 699b ldr r3, [r3, #24] + 80018d2: 0a1b lsrs r3, r3, #8 + 80018d4: f003 030f and.w r3, r3, #15 + 80018d8: 4913 ldr r1, [pc, #76] ; (8001928 ) + 80018da: 5ccb ldrb r3, [r1, r3] + 80018dc: f003 031f and.w r3, r3, #31 + 80018e0: fa22 f303 lsr.w r3, r2, r3 + 80018e4: 607b str r3, [r7, #4] + + /* Update the SystemD2Clock global variable */ +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); + 80018e6: 4b0f ldr r3, [pc, #60] ; (8001924 ) + 80018e8: 699b ldr r3, [r3, #24] + 80018ea: f003 030f and.w r3, r3, #15 + 80018ee: 4a0e ldr r2, [pc, #56] ; (8001928 ) + 80018f0: 5cd3 ldrb r3, [r2, r3] + 80018f2: f003 031f and.w r3, r3, #31 + 80018f6: 687a ldr r2, [r7, #4] + 80018f8: fa22 f303 lsr.w r3, r2, r3 + 80018fc: 4a0b ldr r2, [pc, #44] ; (800192c ) + 80018fe: 6013 str r3, [r2, #0] +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; + 8001900: 4a0b ldr r2, [pc, #44] ; (8001930 ) + 8001902: 687b ldr r3, [r7, #4] + 8001904: 6013 str r3, [r2, #0] +#endif /* DUAL_CORE && CORE_CM4 */ + + /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */ + if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) + 8001906: 200f movs r0, #15 + 8001908: f7ff fdc8 bl 800149c + 800190c: 4603 mov r3, r0 + 800190e: 2b00 cmp r3, #0 + 8001910: d001 beq.n 8001916 + { + return HAL_ERROR; + 8001912: 2301 movs r3, #1 + 8001914: e002 b.n 800191c + } + + /* Init the low level hardware */ + HAL_MspInit(); + 8001916: f7ff faf9 bl 8000f0c + + /* Return function status */ + return HAL_OK; + 800191a: 2300 movs r3, #0 +} + 800191c: 4618 mov r0, r3 + 800191e: 3708 adds r7, #8 + 8001920: 46bd mov sp, r7 + 8001922: bd80 pop {r7, pc} + 8001924: 58024400 .word 0x58024400 + 8001928: 0801ebec .word 0x0801ebec + 800192c: 24000008 .word 0x24000008 + 8001930: 24000004 .word 0x24000004 + +08001934 : + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_IncTick(void) +{ + 8001934: b480 push {r7} + 8001936: af00 add r7, sp, #0 + uwTick += (uint32_t)uwTickFreq; + 8001938: 4b06 ldr r3, [pc, #24] ; (8001954 ) + 800193a: 781b ldrb r3, [r3, #0] + 800193c: 461a mov r2, r3 + 800193e: 4b06 ldr r3, [pc, #24] ; (8001958 ) + 8001940: 681b ldr r3, [r3, #0] + 8001942: 4413 add r3, r2 + 8001944: 4a04 ldr r2, [pc, #16] ; (8001958 ) + 8001946: 6013 str r3, [r2, #0] +} + 8001948: bf00 nop + 800194a: 46bd mov sp, r7 + 800194c: f85d 7b04 ldr.w r7, [sp], #4 + 8001950: 4770 bx lr + 8001952: bf00 nop + 8001954: 24000010 .word 0x24000010 + 8001958: 240c075c .word 0x240c075c + +0800195c : + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval tick value + */ +__weak uint32_t HAL_GetTick(void) +{ + 800195c: b480 push {r7} + 800195e: af00 add r7, sp, #0 + return uwTick; + 8001960: 4b03 ldr r3, [pc, #12] ; (8001970 ) + 8001962: 681b ldr r3, [r3, #0] +} + 8001964: 4618 mov r0, r3 + 8001966: 46bd mov sp, r7 + 8001968: f85d 7b04 ldr.w r7, [sp], #4 + 800196c: 4770 bx lr + 800196e: bf00 nop + 8001970: 240c075c .word 0x240c075c + +08001974 <__NVIC_SetPriorityGrouping>: + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + 8001974: b480 push {r7} + 8001976: b085 sub sp, #20 + 8001978: af00 add r7, sp, #0 + 800197a: 6078 str r0, [r7, #4] + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + 800197c: 687b ldr r3, [r7, #4] + 800197e: f003 0307 and.w r3, r3, #7 + 8001982: 60fb str r3, [r7, #12] + + reg_value = SCB->AIRCR; /* read old register configuration */ + 8001984: 4b0b ldr r3, [pc, #44] ; (80019b4 <__NVIC_SetPriorityGrouping+0x40>) + 8001986: 68db ldr r3, [r3, #12] + 8001988: 60bb str r3, [r7, #8] + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + 800198a: 68ba ldr r2, [r7, #8] + 800198c: f64f 03ff movw r3, #63743 ; 0xf8ff + 8001990: 4013 ands r3, r2 + 8001992: 60bb str r3, [r7, #8] + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + 8001994: 68fb ldr r3, [r7, #12] + 8001996: 021a lsls r2, r3, #8 + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + 8001998: 68bb ldr r3, [r7, #8] + 800199a: 431a orrs r2, r3 + reg_value = (reg_value | + 800199c: 4b06 ldr r3, [pc, #24] ; (80019b8 <__NVIC_SetPriorityGrouping+0x44>) + 800199e: 4313 orrs r3, r2 + 80019a0: 60bb str r3, [r7, #8] + SCB->AIRCR = reg_value; + 80019a2: 4a04 ldr r2, [pc, #16] ; (80019b4 <__NVIC_SetPriorityGrouping+0x40>) + 80019a4: 68bb ldr r3, [r7, #8] + 80019a6: 60d3 str r3, [r2, #12] +} + 80019a8: bf00 nop + 80019aa: 3714 adds r7, #20 + 80019ac: 46bd mov sp, r7 + 80019ae: f85d 7b04 ldr.w r7, [sp], #4 + 80019b2: 4770 bx lr + 80019b4: e000ed00 .word 0xe000ed00 + 80019b8: 05fa0000 .word 0x05fa0000 + +080019bc <__NVIC_GetPriorityGrouping>: + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + 80019bc: b480 push {r7} + 80019be: af00 add r7, sp, #0 + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); + 80019c0: 4b04 ldr r3, [pc, #16] ; (80019d4 <__NVIC_GetPriorityGrouping+0x18>) + 80019c2: 68db ldr r3, [r3, #12] + 80019c4: 0a1b lsrs r3, r3, #8 + 80019c6: f003 0307 and.w r3, r3, #7 +} + 80019ca: 4618 mov r0, r3 + 80019cc: 46bd mov sp, r7 + 80019ce: f85d 7b04 ldr.w r7, [sp], #4 + 80019d2: 4770 bx lr + 80019d4: e000ed00 .word 0xe000ed00 + +080019d8 <__NVIC_EnableIRQ>: + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + 80019d8: b480 push {r7} + 80019da: b083 sub sp, #12 + 80019dc: af00 add r7, sp, #0 + 80019de: 4603 mov r3, r0 + 80019e0: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 80019e2: f9b7 3006 ldrsh.w r3, [r7, #6] + 80019e6: 2b00 cmp r3, #0 + 80019e8: db0b blt.n 8001a02 <__NVIC_EnableIRQ+0x2a> + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + 80019ea: 88fb ldrh r3, [r7, #6] + 80019ec: f003 021f and.w r2, r3, #31 + 80019f0: 4907 ldr r1, [pc, #28] ; (8001a10 <__NVIC_EnableIRQ+0x38>) + 80019f2: f9b7 3006 ldrsh.w r3, [r7, #6] + 80019f6: 095b lsrs r3, r3, #5 + 80019f8: 2001 movs r0, #1 + 80019fa: fa00 f202 lsl.w r2, r0, r2 + 80019fe: f841 2023 str.w r2, [r1, r3, lsl #2] + __COMPILER_BARRIER(); + } +} + 8001a02: bf00 nop + 8001a04: 370c adds r7, #12 + 8001a06: 46bd mov sp, r7 + 8001a08: f85d 7b04 ldr.w r7, [sp], #4 + 8001a0c: 4770 bx lr + 8001a0e: bf00 nop + 8001a10: e000e100 .word 0xe000e100 + +08001a14 <__NVIC_SetPriority>: + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + 8001a14: b480 push {r7} + 8001a16: b083 sub sp, #12 + 8001a18: af00 add r7, sp, #0 + 8001a1a: 4603 mov r3, r0 + 8001a1c: 6039 str r1, [r7, #0] + 8001a1e: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 8001a20: f9b7 3006 ldrsh.w r3, [r7, #6] + 8001a24: 2b00 cmp r3, #0 + 8001a26: db0a blt.n 8001a3e <__NVIC_SetPriority+0x2a> + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + 8001a28: 683b ldr r3, [r7, #0] + 8001a2a: b2da uxtb r2, r3 + 8001a2c: 490c ldr r1, [pc, #48] ; (8001a60 <__NVIC_SetPriority+0x4c>) + 8001a2e: f9b7 3006 ldrsh.w r3, [r7, #6] + 8001a32: 0112 lsls r2, r2, #4 + 8001a34: b2d2 uxtb r2, r2 + 8001a36: 440b add r3, r1 + 8001a38: f883 2300 strb.w r2, [r3, #768] ; 0x300 + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + 8001a3c: e00a b.n 8001a54 <__NVIC_SetPriority+0x40> + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + 8001a3e: 683b ldr r3, [r7, #0] + 8001a40: b2da uxtb r2, r3 + 8001a42: 4908 ldr r1, [pc, #32] ; (8001a64 <__NVIC_SetPriority+0x50>) + 8001a44: 88fb ldrh r3, [r7, #6] + 8001a46: f003 030f and.w r3, r3, #15 + 8001a4a: 3b04 subs r3, #4 + 8001a4c: 0112 lsls r2, r2, #4 + 8001a4e: b2d2 uxtb r2, r2 + 8001a50: 440b add r3, r1 + 8001a52: 761a strb r2, [r3, #24] +} + 8001a54: bf00 nop + 8001a56: 370c adds r7, #12 + 8001a58: 46bd mov sp, r7 + 8001a5a: f85d 7b04 ldr.w r7, [sp], #4 + 8001a5e: 4770 bx lr + 8001a60: e000e100 .word 0xe000e100 + 8001a64: e000ed00 .word 0xe000ed00 + +08001a68 : + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + 8001a68: b480 push {r7} + 8001a6a: b089 sub sp, #36 ; 0x24 + 8001a6c: af00 add r7, sp, #0 + 8001a6e: 60f8 str r0, [r7, #12] + 8001a70: 60b9 str r1, [r7, #8] + 8001a72: 607a str r2, [r7, #4] + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + 8001a74: 68fb ldr r3, [r7, #12] + 8001a76: f003 0307 and.w r3, r3, #7 + 8001a7a: 61fb str r3, [r7, #28] + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + 8001a7c: 69fb ldr r3, [r7, #28] + 8001a7e: f1c3 0307 rsb r3, r3, #7 + 8001a82: 2b04 cmp r3, #4 + 8001a84: bf28 it cs + 8001a86: 2304 movcs r3, #4 + 8001a88: 61bb str r3, [r7, #24] + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + 8001a8a: 69fb ldr r3, [r7, #28] + 8001a8c: 3304 adds r3, #4 + 8001a8e: 2b06 cmp r3, #6 + 8001a90: d902 bls.n 8001a98 + 8001a92: 69fb ldr r3, [r7, #28] + 8001a94: 3b03 subs r3, #3 + 8001a96: e000 b.n 8001a9a + 8001a98: 2300 movs r3, #0 + 8001a9a: 617b str r3, [r7, #20] + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + 8001a9c: f04f 32ff mov.w r2, #4294967295 + 8001aa0: 69bb ldr r3, [r7, #24] + 8001aa2: fa02 f303 lsl.w r3, r2, r3 + 8001aa6: 43da mvns r2, r3 + 8001aa8: 68bb ldr r3, [r7, #8] + 8001aaa: 401a ands r2, r3 + 8001aac: 697b ldr r3, [r7, #20] + 8001aae: 409a lsls r2, r3 + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + 8001ab0: f04f 31ff mov.w r1, #4294967295 + 8001ab4: 697b ldr r3, [r7, #20] + 8001ab6: fa01 f303 lsl.w r3, r1, r3 + 8001aba: 43d9 mvns r1, r3 + 8001abc: 687b ldr r3, [r7, #4] + 8001abe: 400b ands r3, r1 + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + 8001ac0: 4313 orrs r3, r2 + ); +} + 8001ac2: 4618 mov r0, r3 + 8001ac4: 3724 adds r7, #36 ; 0x24 + 8001ac6: 46bd mov sp, r7 + 8001ac8: f85d 7b04 ldr.w r7, [sp], #4 + 8001acc: 4770 bx lr + +08001ace : + * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. + * The pending IRQ priority will be managed only by the subpriority. + * @retval None + */ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + 8001ace: b580 push {r7, lr} + 8001ad0: b082 sub sp, #8 + 8001ad2: af00 add r7, sp, #0 + 8001ad4: 6078 str r0, [r7, #4] + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + + /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */ + NVIC_SetPriorityGrouping(PriorityGroup); + 8001ad6: 6878 ldr r0, [r7, #4] + 8001ad8: f7ff ff4c bl 8001974 <__NVIC_SetPriorityGrouping> +} + 8001adc: bf00 nop + 8001ade: 3708 adds r7, #8 + 8001ae0: 46bd mov sp, r7 + 8001ae2: bd80 pop {r7, pc} + +08001ae4 : + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority. + * @retval None + */ +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority) +{ + 8001ae4: b580 push {r7, lr} + 8001ae6: b086 sub sp, #24 + 8001ae8: af00 add r7, sp, #0 + 8001aea: 4603 mov r3, r0 + 8001aec: 60b9 str r1, [r7, #8] + 8001aee: 607a str r2, [r7, #4] + 8001af0: 81fb strh r3, [r7, #14] + + /* Check the parameters */ + assert_param(IS_NVIC_SUB_PRIORITY(SubPriority)); + assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority)); + + prioritygroup = NVIC_GetPriorityGrouping(); + 8001af2: f7ff ff63 bl 80019bc <__NVIC_GetPriorityGrouping> + 8001af6: 6178 str r0, [r7, #20] + + NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority)); + 8001af8: 687a ldr r2, [r7, #4] + 8001afa: 68b9 ldr r1, [r7, #8] + 8001afc: 6978 ldr r0, [r7, #20] + 8001afe: f7ff ffb3 bl 8001a68 + 8001b02: 4602 mov r2, r0 + 8001b04: f9b7 300e ldrsh.w r3, [r7, #14] + 8001b08: 4611 mov r1, r2 + 8001b0a: 4618 mov r0, r3 + 8001b0c: f7ff ff82 bl 8001a14 <__NVIC_SetPriority> +} + 8001b10: bf00 nop + 8001b12: 3718 adds r7, #24 + 8001b14: 46bd mov sp, r7 + 8001b16: bd80 pop {r7, pc} + +08001b18 : + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval None + */ +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) +{ + 8001b18: b580 push {r7, lr} + 8001b1a: b082 sub sp, #8 + 8001b1c: af00 add r7, sp, #0 + 8001b1e: 4603 mov r3, r0 + 8001b20: 80fb strh r3, [r7, #6] + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Enable interrupt */ + NVIC_EnableIRQ(IRQn); + 8001b22: f9b7 3006 ldrsh.w r3, [r7, #6] + 8001b26: 4618 mov r0, r3 + 8001b28: f7ff ff56 bl 80019d8 <__NVIC_EnableIRQ> +} + 8001b2c: bf00 nop + 8001b2e: 3708 adds r7, #8 + 8001b30: 46bd mov sp, r7 + 8001b32: bd80 pop {r7, pc} + +08001b34 : + * parameters in the CRC_InitTypeDef and create the associated handle. + * @param hcrc CRC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc) +{ + 8001b34: b580 push {r7, lr} + 8001b36: b082 sub sp, #8 + 8001b38: af00 add r7, sp, #0 + 8001b3a: 6078 str r0, [r7, #4] + /* Check the CRC handle allocation */ + if (hcrc == NULL) + 8001b3c: 687b ldr r3, [r7, #4] + 8001b3e: 2b00 cmp r3, #0 + 8001b40: d101 bne.n 8001b46 + { + return HAL_ERROR; + 8001b42: 2301 movs r3, #1 + 8001b44: e054 b.n 8001bf0 + } + + /* Check the parameters */ + assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); + + if (hcrc->State == HAL_CRC_STATE_RESET) + 8001b46: 687b ldr r3, [r7, #4] + 8001b48: 7f5b ldrb r3, [r3, #29] + 8001b4a: b2db uxtb r3, r3 + 8001b4c: 2b00 cmp r3, #0 + 8001b4e: d105 bne.n 8001b5c + { + /* Allocate lock resource and initialize it */ + hcrc->Lock = HAL_UNLOCKED; + 8001b50: 687b ldr r3, [r7, #4] + 8001b52: 2200 movs r2, #0 + 8001b54: 771a strb r2, [r3, #28] + /* Init the low level hardware */ + HAL_CRC_MspInit(hcrc); + 8001b56: 6878 ldr r0, [r7, #4] + 8001b58: f7ff f9f2 bl 8000f40 + } + + hcrc->State = HAL_CRC_STATE_BUSY; + 8001b5c: 687b ldr r3, [r7, #4] + 8001b5e: 2202 movs r2, #2 + 8001b60: 775a strb r2, [r3, #29] + + /* check whether or not non-default generating polynomial has been + * picked up by user */ + assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse)); + if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE) + 8001b62: 687b ldr r3, [r7, #4] + 8001b64: 791b ldrb r3, [r3, #4] + 8001b66: 2b00 cmp r3, #0 + 8001b68: d10c bne.n 8001b84 + { + /* initialize peripheral with default generating polynomial */ + WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY); + 8001b6a: 687b ldr r3, [r7, #4] + 8001b6c: 681b ldr r3, [r3, #0] + 8001b6e: 4a22 ldr r2, [pc, #136] ; (8001bf8 ) + 8001b70: 615a str r2, [r3, #20] + MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B); + 8001b72: 687b ldr r3, [r7, #4] + 8001b74: 681b ldr r3, [r3, #0] + 8001b76: 689a ldr r2, [r3, #8] + 8001b78: 687b ldr r3, [r7, #4] + 8001b7a: 681b ldr r3, [r3, #0] + 8001b7c: f022 0218 bic.w r2, r2, #24 + 8001b80: 609a str r2, [r3, #8] + 8001b82: e00c b.n 8001b9e + } + else + { + /* initialize CRC peripheral with generating polynomial defined by user */ + if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK) + 8001b84: 687b ldr r3, [r7, #4] + 8001b86: 6899 ldr r1, [r3, #8] + 8001b88: 687b ldr r3, [r7, #4] + 8001b8a: 68db ldr r3, [r3, #12] + 8001b8c: 461a mov r2, r3 + 8001b8e: 6878 ldr r0, [r7, #4] + 8001b90: f000 f834 bl 8001bfc + 8001b94: 4603 mov r3, r0 + 8001b96: 2b00 cmp r3, #0 + 8001b98: d001 beq.n 8001b9e + { + return HAL_ERROR; + 8001b9a: 2301 movs r3, #1 + 8001b9c: e028 b.n 8001bf0 + } + + /* check whether or not non-default CRC initial value has been + * picked up by user */ + assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse)); + if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE) + 8001b9e: 687b ldr r3, [r7, #4] + 8001ba0: 795b ldrb r3, [r3, #5] + 8001ba2: 2b00 cmp r3, #0 + 8001ba4: d105 bne.n 8001bb2 + { + WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE); + 8001ba6: 687b ldr r3, [r7, #4] + 8001ba8: 681b ldr r3, [r3, #0] + 8001baa: f04f 32ff mov.w r2, #4294967295 + 8001bae: 611a str r2, [r3, #16] + 8001bb0: e004 b.n 8001bbc + } + else + { + WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue); + 8001bb2: 687b ldr r3, [r7, #4] + 8001bb4: 681b ldr r3, [r3, #0] + 8001bb6: 687a ldr r2, [r7, #4] + 8001bb8: 6912 ldr r2, [r2, #16] + 8001bba: 611a str r2, [r3, #16] + } + + + /* set input data inversion mode */ + assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode)); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode); + 8001bbc: 687b ldr r3, [r7, #4] + 8001bbe: 681b ldr r3, [r3, #0] + 8001bc0: 689b ldr r3, [r3, #8] + 8001bc2: f023 0160 bic.w r1, r3, #96 ; 0x60 + 8001bc6: 687b ldr r3, [r7, #4] + 8001bc8: 695a ldr r2, [r3, #20] + 8001bca: 687b ldr r3, [r7, #4] + 8001bcc: 681b ldr r3, [r3, #0] + 8001bce: 430a orrs r2, r1 + 8001bd0: 609a str r2, [r3, #8] + + /* set output data inversion mode */ + assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode)); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode); + 8001bd2: 687b ldr r3, [r7, #4] + 8001bd4: 681b ldr r3, [r3, #0] + 8001bd6: 689b ldr r3, [r3, #8] + 8001bd8: f023 0180 bic.w r1, r3, #128 ; 0x80 + 8001bdc: 687b ldr r3, [r7, #4] + 8001bde: 699a ldr r2, [r3, #24] + 8001be0: 687b ldr r3, [r7, #4] + 8001be2: 681b ldr r3, [r3, #0] + 8001be4: 430a orrs r2, r1 + 8001be6: 609a str r2, [r3, #8] + /* makes sure the input data format (bytes, halfwords or words stream) + * is properly specified by user */ + assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + 8001be8: 687b ldr r3, [r7, #4] + 8001bea: 2201 movs r2, #1 + 8001bec: 775a strb r2, [r3, #29] + + /* Return function status */ + return HAL_OK; + 8001bee: 2300 movs r3, #0 +} + 8001bf0: 4618 mov r0, r3 + 8001bf2: 3708 adds r7, #8 + 8001bf4: 46bd mov sp, r7 + 8001bf6: bd80 pop {r7, pc} + 8001bf8: 04c11db7 .word 0x04c11db7 + +08001bfc : + * @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16) + * @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength) +{ + 8001bfc: b480 push {r7} + 8001bfe: b087 sub sp, #28 + 8001c00: af00 add r7, sp, #0 + 8001c02: 60f8 str r0, [r7, #12] + 8001c04: 60b9 str r1, [r7, #8] + 8001c06: 607a str r2, [r7, #4] + HAL_StatusTypeDef status = HAL_OK; + 8001c08: 2300 movs r3, #0 + 8001c0a: 75fb strb r3, [r7, #23] + uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */ + 8001c0c: 231f movs r3, #31 + 8001c0e: 613b str r3, [r7, #16] + * definition. HAL_ERROR is reported if Pol degree is + * larger than that indicated by PolyLength. + * Look for MSB position: msb will contain the degree of + * the second to the largest polynomial member. E.g., for + * X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */ + while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U)) + 8001c10: bf00 nop + 8001c12: 693b ldr r3, [r7, #16] + 8001c14: 1e5a subs r2, r3, #1 + 8001c16: 613a str r2, [r7, #16] + 8001c18: 2b00 cmp r3, #0 + 8001c1a: d009 beq.n 8001c30 + 8001c1c: 693b ldr r3, [r7, #16] + 8001c1e: f003 031f and.w r3, r3, #31 + 8001c22: 68ba ldr r2, [r7, #8] + 8001c24: fa22 f303 lsr.w r3, r2, r3 + 8001c28: f003 0301 and.w r3, r3, #1 + 8001c2c: 2b00 cmp r3, #0 + 8001c2e: d0f0 beq.n 8001c12 + { + } + + switch (PolyLength) + 8001c30: 687b ldr r3, [r7, #4] + 8001c32: 2b18 cmp r3, #24 + 8001c34: d846 bhi.n 8001cc4 + 8001c36: a201 add r2, pc, #4 ; (adr r2, 8001c3c ) + 8001c38: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 8001c3c: 08001ccb .word 0x08001ccb + 8001c40: 08001cc5 .word 0x08001cc5 + 8001c44: 08001cc5 .word 0x08001cc5 + 8001c48: 08001cc5 .word 0x08001cc5 + 8001c4c: 08001cc5 .word 0x08001cc5 + 8001c50: 08001cc5 .word 0x08001cc5 + 8001c54: 08001cc5 .word 0x08001cc5 + 8001c58: 08001cc5 .word 0x08001cc5 + 8001c5c: 08001cb9 .word 0x08001cb9 + 8001c60: 08001cc5 .word 0x08001cc5 + 8001c64: 08001cc5 .word 0x08001cc5 + 8001c68: 08001cc5 .word 0x08001cc5 + 8001c6c: 08001cc5 .word 0x08001cc5 + 8001c70: 08001cc5 .word 0x08001cc5 + 8001c74: 08001cc5 .word 0x08001cc5 + 8001c78: 08001cc5 .word 0x08001cc5 + 8001c7c: 08001cad .word 0x08001cad + 8001c80: 08001cc5 .word 0x08001cc5 + 8001c84: 08001cc5 .word 0x08001cc5 + 8001c88: 08001cc5 .word 0x08001cc5 + 8001c8c: 08001cc5 .word 0x08001cc5 + 8001c90: 08001cc5 .word 0x08001cc5 + 8001c94: 08001cc5 .word 0x08001cc5 + 8001c98: 08001cc5 .word 0x08001cc5 + 8001c9c: 08001ca1 .word 0x08001ca1 + { + case CRC_POLYLENGTH_7B: + if (msb >= HAL_CRC_LENGTH_7B) + 8001ca0: 693b ldr r3, [r7, #16] + 8001ca2: 2b06 cmp r3, #6 + 8001ca4: d913 bls.n 8001cce + { + status = HAL_ERROR; + 8001ca6: 2301 movs r3, #1 + 8001ca8: 75fb strb r3, [r7, #23] + } + break; + 8001caa: e010 b.n 8001cce + case CRC_POLYLENGTH_8B: + if (msb >= HAL_CRC_LENGTH_8B) + 8001cac: 693b ldr r3, [r7, #16] + 8001cae: 2b07 cmp r3, #7 + 8001cb0: d90f bls.n 8001cd2 + { + status = HAL_ERROR; + 8001cb2: 2301 movs r3, #1 + 8001cb4: 75fb strb r3, [r7, #23] + } + break; + 8001cb6: e00c b.n 8001cd2 + case CRC_POLYLENGTH_16B: + if (msb >= HAL_CRC_LENGTH_16B) + 8001cb8: 693b ldr r3, [r7, #16] + 8001cba: 2b0f cmp r3, #15 + 8001cbc: d90b bls.n 8001cd6 + { + status = HAL_ERROR; + 8001cbe: 2301 movs r3, #1 + 8001cc0: 75fb strb r3, [r7, #23] + } + break; + 8001cc2: e008 b.n 8001cd6 + + case CRC_POLYLENGTH_32B: + /* no polynomial definition vs. polynomial length issue possible */ + break; + default: + status = HAL_ERROR; + 8001cc4: 2301 movs r3, #1 + 8001cc6: 75fb strb r3, [r7, #23] + break; + 8001cc8: e006 b.n 8001cd8 + break; + 8001cca: bf00 nop + 8001ccc: e004 b.n 8001cd8 + break; + 8001cce: bf00 nop + 8001cd0: e002 b.n 8001cd8 + break; + 8001cd2: bf00 nop + 8001cd4: e000 b.n 8001cd8 + break; + 8001cd6: bf00 nop + } + if (status == HAL_OK) + 8001cd8: 7dfb ldrb r3, [r7, #23] + 8001cda: 2b00 cmp r3, #0 + 8001cdc: d10d bne.n 8001cfa + { + /* set generating polynomial */ + WRITE_REG(hcrc->Instance->POL, Pol); + 8001cde: 68fb ldr r3, [r7, #12] + 8001ce0: 681b ldr r3, [r3, #0] + 8001ce2: 68ba ldr r2, [r7, #8] + 8001ce4: 615a str r2, [r3, #20] + + /* set generating polynomial size */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength); + 8001ce6: 68fb ldr r3, [r7, #12] + 8001ce8: 681b ldr r3, [r3, #0] + 8001cea: 689b ldr r3, [r3, #8] + 8001cec: f023 0118 bic.w r1, r3, #24 + 8001cf0: 68fb ldr r3, [r7, #12] + 8001cf2: 681b ldr r3, [r3, #0] + 8001cf4: 687a ldr r2, [r7, #4] + 8001cf6: 430a orrs r2, r1 + 8001cf8: 609a str r2, [r3, #8] + } + /* Return function status */ + return status; + 8001cfa: 7dfb ldrb r3, [r7, #23] +} + 8001cfc: 4618 mov r0, r3 + 8001cfe: 371c adds r7, #28 + 8001d00: 46bd mov sp, r7 + 8001d02: f85d 7b04 ldr.w r7, [sp], #4 + 8001d06: 4770 bx lr + +08001d08 : + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d) +{ + 8001d08: b580 push {r7, lr} + 8001d0a: b082 sub sp, #8 + 8001d0c: af00 add r7, sp, #0 + 8001d0e: 6078 str r0, [r7, #4] + /* Check the DMA2D peripheral state */ + if (hdma2d == NULL) + 8001d10: 687b ldr r3, [r7, #4] + 8001d12: 2b00 cmp r3, #0 + 8001d14: d101 bne.n 8001d1a + { + return HAL_ERROR; + 8001d16: 2301 movs r3, #1 + 8001d18: e04f b.n 8001dba + + /* Init the low level hardware */ + hdma2d->MspInitCallback(hdma2d); + } +#else + if (hdma2d->State == HAL_DMA2D_STATE_RESET) + 8001d1a: 687b ldr r3, [r7, #4] + 8001d1c: f893 3061 ldrb.w r3, [r3, #97] ; 0x61 + 8001d20: b2db uxtb r3, r3 + 8001d22: 2b00 cmp r3, #0 + 8001d24: d106 bne.n 8001d34 + { + /* Allocate lock resource and initialize it */ + hdma2d->Lock = HAL_UNLOCKED; + 8001d26: 687b ldr r3, [r7, #4] + 8001d28: 2200 movs r2, #0 + 8001d2a: f883 2060 strb.w r2, [r3, #96] ; 0x60 + /* Init the low level hardware */ + HAL_DMA2D_MspInit(hdma2d); + 8001d2e: 6878 ldr r0, [r7, #4] + 8001d30: f7ff f928 bl 8000f84 + } +#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */ + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + 8001d34: 687b ldr r3, [r7, #4] + 8001d36: 2202 movs r2, #2 + 8001d38: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* DMA2D CR register configuration -------------------------------------------*/ + MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode); + 8001d3c: 687b ldr r3, [r7, #4] + 8001d3e: 681b ldr r3, [r3, #0] + 8001d40: 681a ldr r2, [r3, #0] + 8001d42: 4b20 ldr r3, [pc, #128] ; (8001dc4 ) + 8001d44: 4013 ands r3, r2 + 8001d46: 687a ldr r2, [r7, #4] + 8001d48: 6851 ldr r1, [r2, #4] + 8001d4a: 687a ldr r2, [r7, #4] + 8001d4c: 69d2 ldr r2, [r2, #28] + 8001d4e: 4311 orrs r1, r2 + 8001d50: 687a ldr r2, [r7, #4] + 8001d52: 6812 ldr r2, [r2, #0] + 8001d54: 430b orrs r3, r1 + 8001d56: 6013 str r3, [r2, #0] + + /* DMA2D OPFCCR register configuration ---------------------------------------*/ + MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB, + 8001d58: 687b ldr r3, [r7, #4] + 8001d5a: 681b ldr r3, [r3, #0] + 8001d5c: 6b5a ldr r2, [r3, #52] ; 0x34 + 8001d5e: 4b1a ldr r3, [pc, #104] ; (8001dc8 ) + 8001d60: 4013 ands r3, r2 + 8001d62: 687a ldr r2, [r7, #4] + 8001d64: 6891 ldr r1, [r2, #8] + 8001d66: 687a ldr r2, [r7, #4] + 8001d68: 6992 ldr r2, [r2, #24] + 8001d6a: 4311 orrs r1, r2 + 8001d6c: 687a ldr r2, [r7, #4] + 8001d6e: 6812 ldr r2, [r2, #0] + 8001d70: 430b orrs r3, r1 + 8001d72: 6353 str r3, [r2, #52] ; 0x34 + hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap); + + /* DMA2D OOR register configuration ------------------------------------------*/ + MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); + 8001d74: 687b ldr r3, [r7, #4] + 8001d76: 681b ldr r3, [r3, #0] + 8001d78: 6c1a ldr r2, [r3, #64] ; 0x40 + 8001d7a: 4b14 ldr r3, [pc, #80] ; (8001dcc ) + 8001d7c: 4013 ands r3, r2 + 8001d7e: 687a ldr r2, [r7, #4] + 8001d80: 68d1 ldr r1, [r2, #12] + 8001d82: 687a ldr r2, [r7, #4] + 8001d84: 6812 ldr r2, [r2, #0] + 8001d86: 430b orrs r3, r1 + 8001d88: 6413 str r3, [r2, #64] ; 0x40 + /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/ + MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS), + 8001d8a: 687b ldr r3, [r7, #4] + 8001d8c: 681b ldr r3, [r3, #0] + 8001d8e: 6b5b ldr r3, [r3, #52] ; 0x34 + 8001d90: f423 1140 bic.w r1, r3, #3145728 ; 0x300000 + 8001d94: 687b ldr r3, [r7, #4] + 8001d96: 691b ldr r3, [r3, #16] + 8001d98: 051a lsls r2, r3, #20 + 8001d9a: 687b ldr r3, [r7, #4] + 8001d9c: 695b ldr r3, [r3, #20] + 8001d9e: 055b lsls r3, r3, #21 + 8001da0: 431a orrs r2, r3 + 8001da2: 687b ldr r3, [r7, #4] + 8001da4: 681b ldr r3, [r3, #0] + 8001da6: 430a orrs r2, r1 + 8001da8: 635a str r2, [r3, #52] ; 0x34 + ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \ + (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos))); + + + /* Update error code */ + hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE; + 8001daa: 687b ldr r3, [r7, #4] + 8001dac: 2200 movs r2, #0 + 8001dae: 665a str r2, [r3, #100] ; 0x64 + + /* Initialize the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + 8001db0: 687b ldr r3, [r7, #4] + 8001db2: 2201 movs r2, #1 + 8001db4: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + return HAL_OK; + 8001db8: 2300 movs r3, #0 +} + 8001dba: 4618 mov r0, r3 + 8001dbc: 3708 adds r7, #8 + 8001dbe: 46bd mov sp, r7 + 8001dc0: bd80 pop {r7, pc} + 8001dc2: bf00 nop + 8001dc4: fff8ffbf .word 0xfff8ffbf + 8001dc8: fffffef8 .word 0xfffffef8 + 8001dcc: ffff0000 .word 0xffff0000 + +08001dd0 : + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d) +{ + 8001dd0: b580 push {r7, lr} + 8001dd2: b084 sub sp, #16 + 8001dd4: af00 add r7, sp, #0 + 8001dd6: 6078 str r0, [r7, #4] + uint32_t isrflags = READ_REG(hdma2d->Instance->ISR); + 8001dd8: 687b ldr r3, [r7, #4] + 8001dda: 681b ldr r3, [r3, #0] + 8001ddc: 685b ldr r3, [r3, #4] + 8001dde: 60fb str r3, [r7, #12] + uint32_t crflags = READ_REG(hdma2d->Instance->CR); + 8001de0: 687b ldr r3, [r7, #4] + 8001de2: 681b ldr r3, [r3, #0] + 8001de4: 681b ldr r3, [r3, #0] + 8001de6: 60bb str r3, [r7, #8] + + /* Transfer Error Interrupt management ***************************************/ + if ((isrflags & DMA2D_FLAG_TE) != 0U) + 8001de8: 68fb ldr r3, [r7, #12] + 8001dea: f003 0301 and.w r3, r3, #1 + 8001dee: 2b00 cmp r3, #0 + 8001df0: d026 beq.n 8001e40 + { + if ((crflags & DMA2D_IT_TE) != 0U) + 8001df2: 68bb ldr r3, [r7, #8] + 8001df4: f403 7380 and.w r3, r3, #256 ; 0x100 + 8001df8: 2b00 cmp r3, #0 + 8001dfa: d021 beq.n 8001e40 + { + /* Disable the transfer Error interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE); + 8001dfc: 687b ldr r3, [r7, #4] + 8001dfe: 681b ldr r3, [r3, #0] + 8001e00: 681a ldr r2, [r3, #0] + 8001e02: 687b ldr r3, [r7, #4] + 8001e04: 681b ldr r3, [r3, #0] + 8001e06: f422 7280 bic.w r2, r2, #256 ; 0x100 + 8001e0a: 601a str r2, [r3, #0] + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE; + 8001e0c: 687b ldr r3, [r7, #4] + 8001e0e: 6e5b ldr r3, [r3, #100] ; 0x64 + 8001e10: f043 0201 orr.w r2, r3, #1 + 8001e14: 687b ldr r3, [r7, #4] + 8001e16: 665a str r2, [r3, #100] ; 0x64 + + /* Clear the transfer error flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE); + 8001e18: 687b ldr r3, [r7, #4] + 8001e1a: 681b ldr r3, [r3, #0] + 8001e1c: 2201 movs r2, #1 + 8001e1e: 609a str r2, [r3, #8] + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + 8001e20: 687b ldr r3, [r7, #4] + 8001e22: 2204 movs r2, #4 + 8001e24: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + 8001e28: 687b ldr r3, [r7, #4] + 8001e2a: 2200 movs r2, #0 + 8001e2c: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + if (hdma2d->XferErrorCallback != NULL) + 8001e30: 687b ldr r3, [r7, #4] + 8001e32: 6a5b ldr r3, [r3, #36] ; 0x24 + 8001e34: 2b00 cmp r3, #0 + 8001e36: d003 beq.n 8001e40 + { + /* Transfer error Callback */ + hdma2d->XferErrorCallback(hdma2d); + 8001e38: 687b ldr r3, [r7, #4] + 8001e3a: 6a5b ldr r3, [r3, #36] ; 0x24 + 8001e3c: 6878 ldr r0, [r7, #4] + 8001e3e: 4798 blx r3 + } + } + } + /* Configuration Error Interrupt management **********************************/ + if ((isrflags & DMA2D_FLAG_CE) != 0U) + 8001e40: 68fb ldr r3, [r7, #12] + 8001e42: f003 0320 and.w r3, r3, #32 + 8001e46: 2b00 cmp r3, #0 + 8001e48: d026 beq.n 8001e98 + { + if ((crflags & DMA2D_IT_CE) != 0U) + 8001e4a: 68bb ldr r3, [r7, #8] + 8001e4c: f403 5300 and.w r3, r3, #8192 ; 0x2000 + 8001e50: 2b00 cmp r3, #0 + 8001e52: d021 beq.n 8001e98 + { + /* Disable the Configuration Error interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE); + 8001e54: 687b ldr r3, [r7, #4] + 8001e56: 681b ldr r3, [r3, #0] + 8001e58: 681a ldr r2, [r3, #0] + 8001e5a: 687b ldr r3, [r7, #4] + 8001e5c: 681b ldr r3, [r3, #0] + 8001e5e: f422 5200 bic.w r2, r2, #8192 ; 0x2000 + 8001e62: 601a str r2, [r3, #0] + + /* Clear the Configuration error flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE); + 8001e64: 687b ldr r3, [r7, #4] + 8001e66: 681b ldr r3, [r3, #0] + 8001e68: 2220 movs r2, #32 + 8001e6a: 609a str r2, [r3, #8] + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE; + 8001e6c: 687b ldr r3, [r7, #4] + 8001e6e: 6e5b ldr r3, [r3, #100] ; 0x64 + 8001e70: f043 0202 orr.w r2, r3, #2 + 8001e74: 687b ldr r3, [r7, #4] + 8001e76: 665a str r2, [r3, #100] ; 0x64 + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + 8001e78: 687b ldr r3, [r7, #4] + 8001e7a: 2204 movs r2, #4 + 8001e7c: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + 8001e80: 687b ldr r3, [r7, #4] + 8001e82: 2200 movs r2, #0 + 8001e84: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + if (hdma2d->XferErrorCallback != NULL) + 8001e88: 687b ldr r3, [r7, #4] + 8001e8a: 6a5b ldr r3, [r3, #36] ; 0x24 + 8001e8c: 2b00 cmp r3, #0 + 8001e8e: d003 beq.n 8001e98 + { + /* Transfer error Callback */ + hdma2d->XferErrorCallback(hdma2d); + 8001e90: 687b ldr r3, [r7, #4] + 8001e92: 6a5b ldr r3, [r3, #36] ; 0x24 + 8001e94: 6878 ldr r0, [r7, #4] + 8001e96: 4798 blx r3 + } + } + } + /* CLUT access Error Interrupt management ***********************************/ + if ((isrflags & DMA2D_FLAG_CAE) != 0U) + 8001e98: 68fb ldr r3, [r7, #12] + 8001e9a: f003 0308 and.w r3, r3, #8 + 8001e9e: 2b00 cmp r3, #0 + 8001ea0: d026 beq.n 8001ef0 + { + if ((crflags & DMA2D_IT_CAE) != 0U) + 8001ea2: 68bb ldr r3, [r7, #8] + 8001ea4: f403 6300 and.w r3, r3, #2048 ; 0x800 + 8001ea8: 2b00 cmp r3, #0 + 8001eaa: d021 beq.n 8001ef0 + { + /* Disable the CLUT access error interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE); + 8001eac: 687b ldr r3, [r7, #4] + 8001eae: 681b ldr r3, [r3, #0] + 8001eb0: 681a ldr r2, [r3, #0] + 8001eb2: 687b ldr r3, [r7, #4] + 8001eb4: 681b ldr r3, [r3, #0] + 8001eb6: f422 6200 bic.w r2, r2, #2048 ; 0x800 + 8001eba: 601a str r2, [r3, #0] + + /* Clear the CLUT access error flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE); + 8001ebc: 687b ldr r3, [r7, #4] + 8001ebe: 681b ldr r3, [r3, #0] + 8001ec0: 2208 movs r2, #8 + 8001ec2: 609a str r2, [r3, #8] + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE; + 8001ec4: 687b ldr r3, [r7, #4] + 8001ec6: 6e5b ldr r3, [r3, #100] ; 0x64 + 8001ec8: f043 0204 orr.w r2, r3, #4 + 8001ecc: 687b ldr r3, [r7, #4] + 8001ece: 665a str r2, [r3, #100] ; 0x64 + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + 8001ed0: 687b ldr r3, [r7, #4] + 8001ed2: 2204 movs r2, #4 + 8001ed4: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + 8001ed8: 687b ldr r3, [r7, #4] + 8001eda: 2200 movs r2, #0 + 8001edc: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + if (hdma2d->XferErrorCallback != NULL) + 8001ee0: 687b ldr r3, [r7, #4] + 8001ee2: 6a5b ldr r3, [r3, #36] ; 0x24 + 8001ee4: 2b00 cmp r3, #0 + 8001ee6: d003 beq.n 8001ef0 + { + /* Transfer error Callback */ + hdma2d->XferErrorCallback(hdma2d); + 8001ee8: 687b ldr r3, [r7, #4] + 8001eea: 6a5b ldr r3, [r3, #36] ; 0x24 + 8001eec: 6878 ldr r0, [r7, #4] + 8001eee: 4798 blx r3 + } + } + } + /* Transfer watermark Interrupt management **********************************/ + if ((isrflags & DMA2D_FLAG_TW) != 0U) + 8001ef0: 68fb ldr r3, [r7, #12] + 8001ef2: f003 0304 and.w r3, r3, #4 + 8001ef6: 2b00 cmp r3, #0 + 8001ef8: d013 beq.n 8001f22 + { + if ((crflags & DMA2D_IT_TW) != 0U) + 8001efa: 68bb ldr r3, [r7, #8] + 8001efc: f403 6380 and.w r3, r3, #1024 ; 0x400 + 8001f00: 2b00 cmp r3, #0 + 8001f02: d00e beq.n 8001f22 + { + /* Disable the transfer watermark interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW); + 8001f04: 687b ldr r3, [r7, #4] + 8001f06: 681b ldr r3, [r3, #0] + 8001f08: 681a ldr r2, [r3, #0] + 8001f0a: 687b ldr r3, [r7, #4] + 8001f0c: 681b ldr r3, [r3, #0] + 8001f0e: f422 6280 bic.w r2, r2, #1024 ; 0x400 + 8001f12: 601a str r2, [r3, #0] + + /* Clear the transfer watermark flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW); + 8001f14: 687b ldr r3, [r7, #4] + 8001f16: 681b ldr r3, [r3, #0] + 8001f18: 2204 movs r2, #4 + 8001f1a: 609a str r2, [r3, #8] + + /* Transfer watermark Callback */ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + hdma2d->LineEventCallback(hdma2d); +#else + HAL_DMA2D_LineEventCallback(hdma2d); + 8001f1c: 6878 ldr r0, [r7, #4] + 8001f1e: f000 f853 bl 8001fc8 +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + + } + } + /* Transfer Complete Interrupt management ************************************/ + if ((isrflags & DMA2D_FLAG_TC) != 0U) + 8001f22: 68fb ldr r3, [r7, #12] + 8001f24: f003 0302 and.w r3, r3, #2 + 8001f28: 2b00 cmp r3, #0 + 8001f2a: d024 beq.n 8001f76 + { + if ((crflags & DMA2D_IT_TC) != 0U) + 8001f2c: 68bb ldr r3, [r7, #8] + 8001f2e: f403 7300 and.w r3, r3, #512 ; 0x200 + 8001f32: 2b00 cmp r3, #0 + 8001f34: d01f beq.n 8001f76 + { + /* Disable the transfer complete interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC); + 8001f36: 687b ldr r3, [r7, #4] + 8001f38: 681b ldr r3, [r3, #0] + 8001f3a: 681a ldr r2, [r3, #0] + 8001f3c: 687b ldr r3, [r7, #4] + 8001f3e: 681b ldr r3, [r3, #0] + 8001f40: f422 7200 bic.w r2, r2, #512 ; 0x200 + 8001f44: 601a str r2, [r3, #0] + + /* Clear the transfer complete flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC); + 8001f46: 687b ldr r3, [r7, #4] + 8001f48: 681b ldr r3, [r3, #0] + 8001f4a: 2202 movs r2, #2 + 8001f4c: 609a str r2, [r3, #8] + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE; + 8001f4e: 687b ldr r3, [r7, #4] + 8001f50: 6e5a ldr r2, [r3, #100] ; 0x64 + 8001f52: 687b ldr r3, [r7, #4] + 8001f54: 665a str r2, [r3, #100] ; 0x64 + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_READY; + 8001f56: 687b ldr r3, [r7, #4] + 8001f58: 2201 movs r2, #1 + 8001f5a: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + 8001f5e: 687b ldr r3, [r7, #4] + 8001f60: 2200 movs r2, #0 + 8001f62: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + if (hdma2d->XferCpltCallback != NULL) + 8001f66: 687b ldr r3, [r7, #4] + 8001f68: 6a1b ldr r3, [r3, #32] + 8001f6a: 2b00 cmp r3, #0 + 8001f6c: d003 beq.n 8001f76 + { + /* Transfer complete Callback */ + hdma2d->XferCpltCallback(hdma2d); + 8001f6e: 687b ldr r3, [r7, #4] + 8001f70: 6a1b ldr r3, [r3, #32] + 8001f72: 6878 ldr r0, [r7, #4] + 8001f74: 4798 blx r3 + } + } + } + /* CLUT Transfer Complete Interrupt management ******************************/ + if ((isrflags & DMA2D_FLAG_CTC) != 0U) + 8001f76: 68fb ldr r3, [r7, #12] + 8001f78: f003 0310 and.w r3, r3, #16 + 8001f7c: 2b00 cmp r3, #0 + 8001f7e: d01f beq.n 8001fc0 + { + if ((crflags & DMA2D_IT_CTC) != 0U) + 8001f80: 68bb ldr r3, [r7, #8] + 8001f82: f403 5380 and.w r3, r3, #4096 ; 0x1000 + 8001f86: 2b00 cmp r3, #0 + 8001f88: d01a beq.n 8001fc0 + { + /* Disable the CLUT transfer complete interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC); + 8001f8a: 687b ldr r3, [r7, #4] + 8001f8c: 681b ldr r3, [r3, #0] + 8001f8e: 681a ldr r2, [r3, #0] + 8001f90: 687b ldr r3, [r7, #4] + 8001f92: 681b ldr r3, [r3, #0] + 8001f94: f422 5280 bic.w r2, r2, #4096 ; 0x1000 + 8001f98: 601a str r2, [r3, #0] + + /* Clear the CLUT transfer complete flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC); + 8001f9a: 687b ldr r3, [r7, #4] + 8001f9c: 681b ldr r3, [r3, #0] + 8001f9e: 2210 movs r2, #16 + 8001fa0: 609a str r2, [r3, #8] + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE; + 8001fa2: 687b ldr r3, [r7, #4] + 8001fa4: 6e5a ldr r2, [r3, #100] ; 0x64 + 8001fa6: 687b ldr r3, [r7, #4] + 8001fa8: 665a str r2, [r3, #100] ; 0x64 + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_READY; + 8001faa: 687b ldr r3, [r7, #4] + 8001fac: 2201 movs r2, #1 + 8001fae: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + 8001fb2: 687b ldr r3, [r7, #4] + 8001fb4: 2200 movs r2, #0 + 8001fb6: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + /* CLUT Transfer complete Callback */ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + hdma2d->CLUTLoadingCpltCallback(hdma2d); +#else + HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d); + 8001fba: 6878 ldr r0, [r7, #4] + 8001fbc: f000 f80e bl 8001fdc +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + } + } + +} + 8001fc0: bf00 nop + 8001fc2: 3710 adds r7, #16 + 8001fc4: 46bd mov sp, r7 + 8001fc6: bd80 pop {r7, pc} + +08001fc8 : + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ +__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d) +{ + 8001fc8: b480 push {r7} + 8001fca: b083 sub sp, #12 + 8001fcc: af00 add r7, sp, #0 + 8001fce: 6078 str r0, [r7, #4] + UNUSED(hdma2d); + + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_DMA2D_LineEventCallback can be implemented in the user file. + */ +} + 8001fd0: bf00 nop + 8001fd2: 370c adds r7, #12 + 8001fd4: 46bd mov sp, r7 + 8001fd6: f85d 7b04 ldr.w r7, [sp], #4 + 8001fda: 4770 bx lr + +08001fdc : + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ +__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d) +{ + 8001fdc: b480 push {r7} + 8001fde: b083 sub sp, #12 + 8001fe0: af00 add r7, sp, #0 + 8001fe2: 6078 str r0, [r7, #4] + UNUSED(hdma2d); + + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file. + */ +} + 8001fe4: bf00 nop + 8001fe6: 370c adds r7, #12 + 8001fe8: 46bd mov sp, r7 + 8001fea: f85d 7b04 ldr.w r7, [sp], #4 + 8001fee: 4770 bx lr + +08001ff0 : + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx) +{ + 8001ff0: b480 push {r7} + 8001ff2: b087 sub sp, #28 + 8001ff4: af00 add r7, sp, #0 + 8001ff6: 6078 str r0, [r7, #4] + 8001ff8: 6039 str r1, [r7, #0] + uint32_t regValue; + + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset)); + if (hdma2d->Init.Mode != DMA2D_R2M) + 8001ffa: 687b ldr r3, [r7, #4] + 8001ffc: 685b ldr r3, [r3, #4] + 8001ffe: f5b3 3f40 cmp.w r3, #196608 ; 0x30000 + } + } + assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted)); + assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap)); + + if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR)) + 8002002: 683b ldr r3, [r7, #0] + 8002004: 2b01 cmp r3, #1 + { + assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling)); + } + + /* Process locked */ + __HAL_LOCK(hdma2d); + 8002006: 687b ldr r3, [r7, #4] + 8002008: f893 3060 ldrb.w r3, [r3, #96] ; 0x60 + 800200c: 2b01 cmp r3, #1 + 800200e: d101 bne.n 8002014 + 8002010: 2302 movs r3, #2 + 8002012: e092 b.n 800213a + 8002014: 687b ldr r3, [r7, #4] + 8002016: 2201 movs r2, #1 + 8002018: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + 800201c: 687b ldr r3, [r7, #4] + 800201e: 2202 movs r2, #2 + 8002020: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + pLayerCfg = &hdma2d->LayerCfg[LayerIdx]; + 8002024: 683a ldr r2, [r7, #0] + 8002026: 4613 mov r3, r2 + 8002028: 00db lsls r3, r3, #3 + 800202a: 1a9b subs r3, r3, r2 + 800202c: 009b lsls r3, r3, #2 + 800202e: 3328 adds r3, #40 ; 0x28 + 8002030: 687a ldr r2, [r7, #4] + 8002032: 4413 add r3, r2 + 8002034: 60fb str r3, [r7, #12] + + /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */ + regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \ + 8002036: 68fb ldr r3, [r7, #12] + 8002038: 685a ldr r2, [r3, #4] + 800203a: 68fb ldr r3, [r7, #12] + 800203c: 689b ldr r3, [r3, #8] + 800203e: 041b lsls r3, r3, #16 + 8002040: 431a orrs r2, r3 + (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos); + 8002042: 68fb ldr r3, [r7, #12] + 8002044: 691b ldr r3, [r3, #16] + 8002046: 051b lsls r3, r3, #20 + regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \ + 8002048: 431a orrs r2, r3 + (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos); + 800204a: 68fb ldr r3, [r7, #12] + 800204c: 695b ldr r3, [r3, #20] + 800204e: 055b lsls r3, r3, #21 + regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \ + 8002050: 4313 orrs r3, r2 + 8002052: 613b str r3, [r7, #16] + regMask = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS); + 8002054: 4b3c ldr r3, [pc, #240] ; (8002148 ) + 8002056: 617b str r3, [r7, #20] + + + if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8)) + 8002058: 68fb ldr r3, [r7, #12] + 800205a: 685b ldr r3, [r3, #4] + 800205c: 2b0a cmp r3, #10 + 800205e: d003 beq.n 8002068 + 8002060: 68fb ldr r3, [r7, #12] + 8002062: 685b ldr r3, [r3, #4] + 8002064: 2b09 cmp r3, #9 + 8002066: d107 bne.n 8002078 + { + regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA); + 8002068: 68fb ldr r3, [r7, #12] + 800206a: 68db ldr r3, [r3, #12] + 800206c: f003 437f and.w r3, r3, #4278190080 ; 0xff000000 + 8002070: 693a ldr r2, [r7, #16] + 8002072: 4313 orrs r3, r2 + 8002074: 613b str r3, [r7, #16] + 8002076: e005 b.n 8002084 + } + else + { + regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos); + 8002078: 68fb ldr r3, [r7, #12] + 800207a: 68db ldr r3, [r3, #12] + 800207c: 061b lsls r3, r3, #24 + 800207e: 693a ldr r2, [r7, #16] + 8002080: 4313 orrs r3, r2 + 8002082: 613b str r3, [r7, #16] + } + + /* Configure the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + 8002084: 683b ldr r3, [r7, #0] + 8002086: 2b00 cmp r3, #0 + 8002088: d120 bne.n 80020cc + { + /* Write DMA2D BGPFCCR register */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue); + 800208a: 687b ldr r3, [r7, #4] + 800208c: 681b ldr r3, [r3, #0] + 800208e: 6a5a ldr r2, [r3, #36] ; 0x24 + 8002090: 697b ldr r3, [r7, #20] + 8002092: 43db mvns r3, r3 + 8002094: ea02 0103 and.w r1, r2, r3 + 8002098: 687b ldr r3, [r7, #4] + 800209a: 681b ldr r3, [r3, #0] + 800209c: 693a ldr r2, [r7, #16] + 800209e: 430a orrs r2, r1 + 80020a0: 625a str r2, [r3, #36] ; 0x24 + + /* DMA2D BGOR register configuration -------------------------------------*/ + WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset); + 80020a2: 687b ldr r3, [r7, #4] + 80020a4: 681b ldr r3, [r3, #0] + 80020a6: 68fa ldr r2, [r7, #12] + 80020a8: 6812 ldr r2, [r2, #0] + 80020aa: 619a str r2, [r3, #24] + + /* DMA2D BGCOLR register configuration -------------------------------------*/ + if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8)) + 80020ac: 68fb ldr r3, [r7, #12] + 80020ae: 685b ldr r3, [r3, #4] + 80020b0: 2b0a cmp r3, #10 + 80020b2: d003 beq.n 80020bc + 80020b4: 68fb ldr r3, [r7, #12] + 80020b6: 685b ldr r3, [r3, #4] + 80020b8: 2b09 cmp r3, #9 + 80020ba: d135 bne.n 8002128 + { + WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \ + 80020bc: 68fb ldr r3, [r7, #12] + 80020be: 68da ldr r2, [r3, #12] + 80020c0: 687b ldr r3, [r7, #4] + 80020c2: 681b ldr r3, [r3, #0] + 80020c4: f022 427f bic.w r2, r2, #4278190080 ; 0xff000000 + 80020c8: 629a str r2, [r3, #40] ; 0x28 + 80020ca: e02d b.n 8002128 + } + /* Configure the foreground DMA2D layer */ + else + { + + if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR) + 80020cc: 68fb ldr r3, [r7, #12] + 80020ce: 685b ldr r3, [r3, #4] + 80020d0: 2b0b cmp r3, #11 + 80020d2: d109 bne.n 80020e8 + { + regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos); + 80020d4: 68fb ldr r3, [r7, #12] + 80020d6: 699b ldr r3, [r3, #24] + 80020d8: 049b lsls r3, r3, #18 + 80020da: 693a ldr r2, [r7, #16] + 80020dc: 4313 orrs r3, r2 + 80020de: 613b str r3, [r7, #16] + regMask |= DMA2D_FGPFCCR_CSS; + 80020e0: 697b ldr r3, [r7, #20] + 80020e2: f443 2340 orr.w r3, r3, #786432 ; 0xc0000 + 80020e6: 617b str r3, [r7, #20] + } + + /* Write DMA2D FGPFCCR register */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue); + 80020e8: 687b ldr r3, [r7, #4] + 80020ea: 681b ldr r3, [r3, #0] + 80020ec: 69da ldr r2, [r3, #28] + 80020ee: 697b ldr r3, [r7, #20] + 80020f0: 43db mvns r3, r3 + 80020f2: ea02 0103 and.w r1, r2, r3 + 80020f6: 687b ldr r3, [r7, #4] + 80020f8: 681b ldr r3, [r3, #0] + 80020fa: 693a ldr r2, [r7, #16] + 80020fc: 430a orrs r2, r1 + 80020fe: 61da str r2, [r3, #28] + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset); + 8002100: 687b ldr r3, [r7, #4] + 8002102: 681b ldr r3, [r3, #0] + 8002104: 68fa ldr r2, [r7, #12] + 8002106: 6812 ldr r2, [r2, #0] + 8002108: 611a str r2, [r3, #16] + + /* DMA2D FGCOLR register configuration -------------------------------------*/ + if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8)) + 800210a: 68fb ldr r3, [r7, #12] + 800210c: 685b ldr r3, [r3, #4] + 800210e: 2b0a cmp r3, #10 + 8002110: d003 beq.n 800211a + 8002112: 68fb ldr r3, [r7, #12] + 8002114: 685b ldr r3, [r3, #4] + 8002116: 2b09 cmp r3, #9 + 8002118: d106 bne.n 8002128 + { + WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \ + 800211a: 68fb ldr r3, [r7, #12] + 800211c: 68da ldr r2, [r3, #12] + 800211e: 687b ldr r3, [r7, #4] + 8002120: 681b ldr r3, [r3, #0] + 8002122: f022 427f bic.w r2, r2, #4278190080 ; 0xff000000 + 8002126: 621a str r2, [r3, #32] + DMA2D_FGCOLR_RED)); + } + } + /* Initialize the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + 8002128: 687b ldr r3, [r7, #4] + 800212a: 2201 movs r2, #1 + 800212c: f883 2061 strb.w r2, [r3, #97] ; 0x61 + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + 8002130: 687b ldr r3, [r7, #4] + 8002132: 2200 movs r2, #0 + 8002134: f883 2060 strb.w r2, [r3, #96] ; 0x60 + + return HAL_OK; + 8002138: 2300 movs r3, #0 +} + 800213a: 4618 mov r0, r3 + 800213c: 371c adds r7, #28 + 800213e: 46bd mov sp, r7 + 8002140: f85d 7b04 ldr.w r7, [sp], #4 + 8002144: 4770 bx lr + 8002146: bf00 nop + 8002148: ff33000f .word 0xff33000f + +0800214c : + * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains + * the configuration information for the specified GPIO peripheral. + * @retval None + */ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) +{ + 800214c: b480 push {r7} + 800214e: b089 sub sp, #36 ; 0x24 + 8002150: af00 add r7, sp, #0 + 8002152: 6078 str r0, [r7, #4] + 8002154: 6039 str r1, [r7, #0] + uint32_t position = 0x00U; + 8002156: 2300 movs r3, #0 + 8002158: 61fb str r3, [r7, #28] + EXTI_Core_TypeDef *EXTI_CurrentCPU; + +#if defined(DUAL_CORE) && defined(CORE_CM4) + EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */ +#else + EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */ + 800215a: 4b89 ldr r3, [pc, #548] ; (8002380 ) + 800215c: 617b str r3, [r7, #20] + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Init->Pin)); + assert_param(IS_GPIO_MODE(GPIO_Init->Mode)); + + /* Configure the port pins */ + while (((GPIO_Init->Pin) >> position) != 0x00U) + 800215e: e194 b.n 800248a + { + /* Get current io position */ + iocurrent = (GPIO_Init->Pin) & (1UL << position); + 8002160: 683b ldr r3, [r7, #0] + 8002162: 681a ldr r2, [r3, #0] + 8002164: 2101 movs r1, #1 + 8002166: 69fb ldr r3, [r7, #28] + 8002168: fa01 f303 lsl.w r3, r1, r3 + 800216c: 4013 ands r3, r2 + 800216e: 613b str r3, [r7, #16] + + if (iocurrent != 0x00U) + 8002170: 693b ldr r3, [r7, #16] + 8002172: 2b00 cmp r3, #0 + 8002174: f000 8186 beq.w 8002484 + { + /*--------------------- GPIO Mode Configuration ------------------------*/ + /* In case of Output or Alternate function mode selection */ + if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) + 8002178: 683b ldr r3, [r7, #0] + 800217a: 685b ldr r3, [r3, #4] + 800217c: f003 0303 and.w r3, r3, #3 + 8002180: 2b01 cmp r3, #1 + 8002182: d005 beq.n 8002190 + 8002184: 683b ldr r3, [r7, #0] + 8002186: 685b ldr r3, [r3, #4] + 8002188: f003 0303 and.w r3, r3, #3 + 800218c: 2b02 cmp r3, #2 + 800218e: d130 bne.n 80021f2 + { + /* Check the Speed parameter */ + assert_param(IS_GPIO_SPEED(GPIO_Init->Speed)); + + /* Configure the IO Speed */ + temp = GPIOx->OSPEEDR; + 8002190: 687b ldr r3, [r7, #4] + 8002192: 689b ldr r3, [r3, #8] + 8002194: 61bb str r3, [r7, #24] + temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U)); + 8002196: 69fb ldr r3, [r7, #28] + 8002198: 005b lsls r3, r3, #1 + 800219a: 2203 movs r2, #3 + 800219c: fa02 f303 lsl.w r3, r2, r3 + 80021a0: 43db mvns r3, r3 + 80021a2: 69ba ldr r2, [r7, #24] + 80021a4: 4013 ands r3, r2 + 80021a6: 61bb str r3, [r7, #24] + temp |= (GPIO_Init->Speed << (position * 2U)); + 80021a8: 683b ldr r3, [r7, #0] + 80021aa: 68da ldr r2, [r3, #12] + 80021ac: 69fb ldr r3, [r7, #28] + 80021ae: 005b lsls r3, r3, #1 + 80021b0: fa02 f303 lsl.w r3, r2, r3 + 80021b4: 69ba ldr r2, [r7, #24] + 80021b6: 4313 orrs r3, r2 + 80021b8: 61bb str r3, [r7, #24] + GPIOx->OSPEEDR = temp; + 80021ba: 687b ldr r3, [r7, #4] + 80021bc: 69ba ldr r2, [r7, #24] + 80021be: 609a str r2, [r3, #8] + + /* Configure the IO Output Type */ + temp = GPIOx->OTYPER; + 80021c0: 687b ldr r3, [r7, #4] + 80021c2: 685b ldr r3, [r3, #4] + 80021c4: 61bb str r3, [r7, #24] + temp &= ~(GPIO_OTYPER_OT0 << position) ; + 80021c6: 2201 movs r2, #1 + 80021c8: 69fb ldr r3, [r7, #28] + 80021ca: fa02 f303 lsl.w r3, r2, r3 + 80021ce: 43db mvns r3, r3 + 80021d0: 69ba ldr r2, [r7, #24] + 80021d2: 4013 ands r3, r2 + 80021d4: 61bb str r3, [r7, #24] + temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position); + 80021d6: 683b ldr r3, [r7, #0] + 80021d8: 685b ldr r3, [r3, #4] + 80021da: 091b lsrs r3, r3, #4 + 80021dc: f003 0201 and.w r2, r3, #1 + 80021e0: 69fb ldr r3, [r7, #28] + 80021e2: fa02 f303 lsl.w r3, r2, r3 + 80021e6: 69ba ldr r2, [r7, #24] + 80021e8: 4313 orrs r3, r2 + 80021ea: 61bb str r3, [r7, #24] + GPIOx->OTYPER = temp; + 80021ec: 687b ldr r3, [r7, #4] + 80021ee: 69ba ldr r2, [r7, #24] + 80021f0: 605a str r2, [r3, #4] + } + + if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) + 80021f2: 683b ldr r3, [r7, #0] + 80021f4: 685b ldr r3, [r3, #4] + 80021f6: f003 0303 and.w r3, r3, #3 + 80021fa: 2b03 cmp r3, #3 + 80021fc: d017 beq.n 800222e + { + /* Check the Pull parameter */ + assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); + + /* Activate the Pull-up or Pull down resistor for the current IO */ + temp = GPIOx->PUPDR; + 80021fe: 687b ldr r3, [r7, #4] + 8002200: 68db ldr r3, [r3, #12] + 8002202: 61bb str r3, [r7, #24] + temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U)); + 8002204: 69fb ldr r3, [r7, #28] + 8002206: 005b lsls r3, r3, #1 + 8002208: 2203 movs r2, #3 + 800220a: fa02 f303 lsl.w r3, r2, r3 + 800220e: 43db mvns r3, r3 + 8002210: 69ba ldr r2, [r7, #24] + 8002212: 4013 ands r3, r2 + 8002214: 61bb str r3, [r7, #24] + temp |= ((GPIO_Init->Pull) << (position * 2U)); + 8002216: 683b ldr r3, [r7, #0] + 8002218: 689a ldr r2, [r3, #8] + 800221a: 69fb ldr r3, [r7, #28] + 800221c: 005b lsls r3, r3, #1 + 800221e: fa02 f303 lsl.w r3, r2, r3 + 8002222: 69ba ldr r2, [r7, #24] + 8002224: 4313 orrs r3, r2 + 8002226: 61bb str r3, [r7, #24] + GPIOx->PUPDR = temp; + 8002228: 687b ldr r3, [r7, #4] + 800222a: 69ba ldr r2, [r7, #24] + 800222c: 60da str r2, [r3, #12] + } + + /* In case of Alternate function mode selection */ + if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) + 800222e: 683b ldr r3, [r7, #0] + 8002230: 685b ldr r3, [r3, #4] + 8002232: f003 0303 and.w r3, r3, #3 + 8002236: 2b02 cmp r3, #2 + 8002238: d123 bne.n 8002282 + /* Check the Alternate function parameters */ + assert_param(IS_GPIO_AF_INSTANCE(GPIOx)); + assert_param(IS_GPIO_AF(GPIO_Init->Alternate)); + + /* Configure Alternate function mapped with the current IO */ + temp = GPIOx->AFR[position >> 3U]; + 800223a: 69fb ldr r3, [r7, #28] + 800223c: 08da lsrs r2, r3, #3 + 800223e: 687b ldr r3, [r7, #4] + 8002240: 3208 adds r2, #8 + 8002242: f853 3022 ldr.w r3, [r3, r2, lsl #2] + 8002246: 61bb str r3, [r7, #24] + temp &= ~(0xFU << ((position & 0x07U) * 4U)); + 8002248: 69fb ldr r3, [r7, #28] + 800224a: f003 0307 and.w r3, r3, #7 + 800224e: 009b lsls r3, r3, #2 + 8002250: 220f movs r2, #15 + 8002252: fa02 f303 lsl.w r3, r2, r3 + 8002256: 43db mvns r3, r3 + 8002258: 69ba ldr r2, [r7, #24] + 800225a: 4013 ands r3, r2 + 800225c: 61bb str r3, [r7, #24] + temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U)); + 800225e: 683b ldr r3, [r7, #0] + 8002260: 691a ldr r2, [r3, #16] + 8002262: 69fb ldr r3, [r7, #28] + 8002264: f003 0307 and.w r3, r3, #7 + 8002268: 009b lsls r3, r3, #2 + 800226a: fa02 f303 lsl.w r3, r2, r3 + 800226e: 69ba ldr r2, [r7, #24] + 8002270: 4313 orrs r3, r2 + 8002272: 61bb str r3, [r7, #24] + GPIOx->AFR[position >> 3U] = temp; + 8002274: 69fb ldr r3, [r7, #28] + 8002276: 08da lsrs r2, r3, #3 + 8002278: 687b ldr r3, [r7, #4] + 800227a: 3208 adds r2, #8 + 800227c: 69b9 ldr r1, [r7, #24] + 800227e: f843 1022 str.w r1, [r3, r2, lsl #2] + } + + /* Configure IO Direction mode (Input, Output, Alternate or Analog) */ + temp = GPIOx->MODER; + 8002282: 687b ldr r3, [r7, #4] + 8002284: 681b ldr r3, [r3, #0] + 8002286: 61bb str r3, [r7, #24] + temp &= ~(GPIO_MODER_MODE0 << (position * 2U)); + 8002288: 69fb ldr r3, [r7, #28] + 800228a: 005b lsls r3, r3, #1 + 800228c: 2203 movs r2, #3 + 800228e: fa02 f303 lsl.w r3, r2, r3 + 8002292: 43db mvns r3, r3 + 8002294: 69ba ldr r2, [r7, #24] + 8002296: 4013 ands r3, r2 + 8002298: 61bb str r3, [r7, #24] + temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U)); + 800229a: 683b ldr r3, [r7, #0] + 800229c: 685b ldr r3, [r3, #4] + 800229e: f003 0203 and.w r2, r3, #3 + 80022a2: 69fb ldr r3, [r7, #28] + 80022a4: 005b lsls r3, r3, #1 + 80022a6: fa02 f303 lsl.w r3, r2, r3 + 80022aa: 69ba ldr r2, [r7, #24] + 80022ac: 4313 orrs r3, r2 + 80022ae: 61bb str r3, [r7, #24] + GPIOx->MODER = temp; + 80022b0: 687b ldr r3, [r7, #4] + 80022b2: 69ba ldr r2, [r7, #24] + 80022b4: 601a str r2, [r3, #0] + + /*--------------------- EXTI Mode Configuration ------------------------*/ + /* Configure the External Interrupt or event for the current IO */ + if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U) + 80022b6: 683b ldr r3, [r7, #0] + 80022b8: 685b ldr r3, [r3, #4] + 80022ba: f403 3340 and.w r3, r3, #196608 ; 0x30000 + 80022be: 2b00 cmp r3, #0 + 80022c0: f000 80e0 beq.w 8002484 + { + /* Enable SYSCFG Clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + 80022c4: 4b2f ldr r3, [pc, #188] ; (8002384 ) + 80022c6: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 80022ca: 4a2e ldr r2, [pc, #184] ; (8002384 ) + 80022cc: f043 0302 orr.w r3, r3, #2 + 80022d0: f8c2 3154 str.w r3, [r2, #340] ; 0x154 + 80022d4: 4b2b ldr r3, [pc, #172] ; (8002384 ) + 80022d6: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 80022da: f003 0302 and.w r3, r3, #2 + 80022de: 60fb str r3, [r7, #12] + 80022e0: 68fb ldr r3, [r7, #12] + + temp = SYSCFG->EXTICR[position >> 2U]; + 80022e2: 4a29 ldr r2, [pc, #164] ; (8002388 ) + 80022e4: 69fb ldr r3, [r7, #28] + 80022e6: 089b lsrs r3, r3, #2 + 80022e8: 3302 adds r3, #2 + 80022ea: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 80022ee: 61bb str r3, [r7, #24] + temp &= ~(0x0FUL << (4U * (position & 0x03U))); + 80022f0: 69fb ldr r3, [r7, #28] + 80022f2: f003 0303 and.w r3, r3, #3 + 80022f6: 009b lsls r3, r3, #2 + 80022f8: 220f movs r2, #15 + 80022fa: fa02 f303 lsl.w r3, r2, r3 + 80022fe: 43db mvns r3, r3 + 8002300: 69ba ldr r2, [r7, #24] + 8002302: 4013 ands r3, r2 + 8002304: 61bb str r3, [r7, #24] + temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))); + 8002306: 687b ldr r3, [r7, #4] + 8002308: 4a20 ldr r2, [pc, #128] ; (800238c ) + 800230a: 4293 cmp r3, r2 + 800230c: d052 beq.n 80023b4 + 800230e: 687b ldr r3, [r7, #4] + 8002310: 4a1f ldr r2, [pc, #124] ; (8002390 ) + 8002312: 4293 cmp r3, r2 + 8002314: d031 beq.n 800237a + 8002316: 687b ldr r3, [r7, #4] + 8002318: 4a1e ldr r2, [pc, #120] ; (8002394 ) + 800231a: 4293 cmp r3, r2 + 800231c: d02b beq.n 8002376 + 800231e: 687b ldr r3, [r7, #4] + 8002320: 4a1d ldr r2, [pc, #116] ; (8002398 ) + 8002322: 4293 cmp r3, r2 + 8002324: d025 beq.n 8002372 + 8002326: 687b ldr r3, [r7, #4] + 8002328: 4a1c ldr r2, [pc, #112] ; (800239c ) + 800232a: 4293 cmp r3, r2 + 800232c: d01f beq.n 800236e + 800232e: 687b ldr r3, [r7, #4] + 8002330: 4a1b ldr r2, [pc, #108] ; (80023a0 ) + 8002332: 4293 cmp r3, r2 + 8002334: d019 beq.n 800236a + 8002336: 687b ldr r3, [r7, #4] + 8002338: 4a1a ldr r2, [pc, #104] ; (80023a4 ) + 800233a: 4293 cmp r3, r2 + 800233c: d013 beq.n 8002366 + 800233e: 687b ldr r3, [r7, #4] + 8002340: 4a19 ldr r2, [pc, #100] ; (80023a8 ) + 8002342: 4293 cmp r3, r2 + 8002344: d00d beq.n 8002362 + 8002346: 687b ldr r3, [r7, #4] + 8002348: 4a18 ldr r2, [pc, #96] ; (80023ac ) + 800234a: 4293 cmp r3, r2 + 800234c: d007 beq.n 800235e + 800234e: 687b ldr r3, [r7, #4] + 8002350: 4a17 ldr r2, [pc, #92] ; (80023b0 ) + 8002352: 4293 cmp r3, r2 + 8002354: d101 bne.n 800235a + 8002356: 2309 movs r3, #9 + 8002358: e02d b.n 80023b6 + 800235a: 230a movs r3, #10 + 800235c: e02b b.n 80023b6 + 800235e: 2308 movs r3, #8 + 8002360: e029 b.n 80023b6 + 8002362: 2307 movs r3, #7 + 8002364: e027 b.n 80023b6 + 8002366: 2306 movs r3, #6 + 8002368: e025 b.n 80023b6 + 800236a: 2305 movs r3, #5 + 800236c: e023 b.n 80023b6 + 800236e: 2304 movs r3, #4 + 8002370: e021 b.n 80023b6 + 8002372: 2303 movs r3, #3 + 8002374: e01f b.n 80023b6 + 8002376: 2302 movs r3, #2 + 8002378: e01d b.n 80023b6 + 800237a: 2301 movs r3, #1 + 800237c: e01b b.n 80023b6 + 800237e: bf00 nop + 8002380: 58000080 .word 0x58000080 + 8002384: 58024400 .word 0x58024400 + 8002388: 58000400 .word 0x58000400 + 800238c: 58020000 .word 0x58020000 + 8002390: 58020400 .word 0x58020400 + 8002394: 58020800 .word 0x58020800 + 8002398: 58020c00 .word 0x58020c00 + 800239c: 58021000 .word 0x58021000 + 80023a0: 58021400 .word 0x58021400 + 80023a4: 58021800 .word 0x58021800 + 80023a8: 58021c00 .word 0x58021c00 + 80023ac: 58022000 .word 0x58022000 + 80023b0: 58022400 .word 0x58022400 + 80023b4: 2300 movs r3, #0 + 80023b6: 69fa ldr r2, [r7, #28] + 80023b8: f002 0203 and.w r2, r2, #3 + 80023bc: 0092 lsls r2, r2, #2 + 80023be: 4093 lsls r3, r2 + 80023c0: 69ba ldr r2, [r7, #24] + 80023c2: 4313 orrs r3, r2 + 80023c4: 61bb str r3, [r7, #24] + SYSCFG->EXTICR[position >> 2U] = temp; + 80023c6: 4938 ldr r1, [pc, #224] ; (80024a8 ) + 80023c8: 69fb ldr r3, [r7, #28] + 80023ca: 089b lsrs r3, r3, #2 + 80023cc: 3302 adds r3, #2 + 80023ce: 69ba ldr r2, [r7, #24] + 80023d0: f841 2023 str.w r2, [r1, r3, lsl #2] + + /* Clear Rising Falling edge configuration */ + temp = EXTI->RTSR1; + 80023d4: f04f 43b0 mov.w r3, #1476395008 ; 0x58000000 + 80023d8: 681b ldr r3, [r3, #0] + 80023da: 61bb str r3, [r7, #24] + temp &= ~(iocurrent); + 80023dc: 693b ldr r3, [r7, #16] + 80023de: 43db mvns r3, r3 + 80023e0: 69ba ldr r2, [r7, #24] + 80023e2: 4013 ands r3, r2 + 80023e4: 61bb str r3, [r7, #24] + if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U) + 80023e6: 683b ldr r3, [r7, #0] + 80023e8: 685b ldr r3, [r3, #4] + 80023ea: f403 1380 and.w r3, r3, #1048576 ; 0x100000 + 80023ee: 2b00 cmp r3, #0 + 80023f0: d003 beq.n 80023fa + { + temp |= iocurrent; + 80023f2: 69ba ldr r2, [r7, #24] + 80023f4: 693b ldr r3, [r7, #16] + 80023f6: 4313 orrs r3, r2 + 80023f8: 61bb str r3, [r7, #24] + } + EXTI->RTSR1 = temp; + 80023fa: f04f 42b0 mov.w r2, #1476395008 ; 0x58000000 + 80023fe: 69bb ldr r3, [r7, #24] + 8002400: 6013 str r3, [r2, #0] + + temp = EXTI->FTSR1; + 8002402: f04f 43b0 mov.w r3, #1476395008 ; 0x58000000 + 8002406: 685b ldr r3, [r3, #4] + 8002408: 61bb str r3, [r7, #24] + temp &= ~(iocurrent); + 800240a: 693b ldr r3, [r7, #16] + 800240c: 43db mvns r3, r3 + 800240e: 69ba ldr r2, [r7, #24] + 8002410: 4013 ands r3, r2 + 8002412: 61bb str r3, [r7, #24] + if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U) + 8002414: 683b ldr r3, [r7, #0] + 8002416: 685b ldr r3, [r3, #4] + 8002418: f403 1300 and.w r3, r3, #2097152 ; 0x200000 + 800241c: 2b00 cmp r3, #0 + 800241e: d003 beq.n 8002428 + { + temp |= iocurrent; + 8002420: 69ba ldr r2, [r7, #24] + 8002422: 693b ldr r3, [r7, #16] + 8002424: 4313 orrs r3, r2 + 8002426: 61bb str r3, [r7, #24] + } + EXTI->FTSR1 = temp; + 8002428: f04f 42b0 mov.w r2, #1476395008 ; 0x58000000 + 800242c: 69bb ldr r3, [r7, #24] + 800242e: 6053 str r3, [r2, #4] + + temp = EXTI_CurrentCPU->EMR1; + 8002430: 697b ldr r3, [r7, #20] + 8002432: 685b ldr r3, [r3, #4] + 8002434: 61bb str r3, [r7, #24] + temp &= ~(iocurrent); + 8002436: 693b ldr r3, [r7, #16] + 8002438: 43db mvns r3, r3 + 800243a: 69ba ldr r2, [r7, #24] + 800243c: 4013 ands r3, r2 + 800243e: 61bb str r3, [r7, #24] + if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U) + 8002440: 683b ldr r3, [r7, #0] + 8002442: 685b ldr r3, [r3, #4] + 8002444: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 8002448: 2b00 cmp r3, #0 + 800244a: d003 beq.n 8002454 + { + temp |= iocurrent; + 800244c: 69ba ldr r2, [r7, #24] + 800244e: 693b ldr r3, [r7, #16] + 8002450: 4313 orrs r3, r2 + 8002452: 61bb str r3, [r7, #24] + } + EXTI_CurrentCPU->EMR1 = temp; + 8002454: 697b ldr r3, [r7, #20] + 8002456: 69ba ldr r2, [r7, #24] + 8002458: 605a str r2, [r3, #4] + + /* Clear EXTI line configuration */ + temp = EXTI_CurrentCPU->IMR1; + 800245a: 697b ldr r3, [r7, #20] + 800245c: 681b ldr r3, [r3, #0] + 800245e: 61bb str r3, [r7, #24] + temp &= ~(iocurrent); + 8002460: 693b ldr r3, [r7, #16] + 8002462: 43db mvns r3, r3 + 8002464: 69ba ldr r2, [r7, #24] + 8002466: 4013 ands r3, r2 + 8002468: 61bb str r3, [r7, #24] + if ((GPIO_Init->Mode & EXTI_IT) != 0x00U) + 800246a: 683b ldr r3, [r7, #0] + 800246c: 685b ldr r3, [r3, #4] + 800246e: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 8002472: 2b00 cmp r3, #0 + 8002474: d003 beq.n 800247e + { + temp |= iocurrent; + 8002476: 69ba ldr r2, [r7, #24] + 8002478: 693b ldr r3, [r7, #16] + 800247a: 4313 orrs r3, r2 + 800247c: 61bb str r3, [r7, #24] + } + EXTI_CurrentCPU->IMR1 = temp; + 800247e: 697b ldr r3, [r7, #20] + 8002480: 69ba ldr r2, [r7, #24] + 8002482: 601a str r2, [r3, #0] + } + } + + position++; + 8002484: 69fb ldr r3, [r7, #28] + 8002486: 3301 adds r3, #1 + 8002488: 61fb str r3, [r7, #28] + while (((GPIO_Init->Pin) >> position) != 0x00U) + 800248a: 683b ldr r3, [r7, #0] + 800248c: 681a ldr r2, [r3, #0] + 800248e: 69fb ldr r3, [r7, #28] + 8002490: fa22 f303 lsr.w r3, r2, r3 + 8002494: 2b00 cmp r3, #0 + 8002496: f47f ae63 bne.w 8002160 + } +} + 800249a: bf00 nop + 800249c: bf00 nop + 800249e: 3724 adds r7, #36 ; 0x24 + 80024a0: 46bd mov sp, r7 + 80024a2: f85d 7b04 ldr.w r7, [sp], #4 + 80024a6: 4770 bx lr + 80024a8: 58000400 .word 0x58000400 + +080024ac : + * @arg GPIO_PIN_RESET: to clear the port pin + * @arg GPIO_PIN_SET: to set the port pin + * @retval None + */ +void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState) +{ + 80024ac: b480 push {r7} + 80024ae: b083 sub sp, #12 + 80024b0: af00 add r7, sp, #0 + 80024b2: 6078 str r0, [r7, #4] + 80024b4: 460b mov r3, r1 + 80024b6: 807b strh r3, [r7, #2] + 80024b8: 4613 mov r3, r2 + 80024ba: 707b strb r3, [r7, #1] + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + assert_param(IS_GPIO_PIN_ACTION(PinState)); + + if (PinState != GPIO_PIN_RESET) + 80024bc: 787b ldrb r3, [r7, #1] + 80024be: 2b00 cmp r3, #0 + 80024c0: d003 beq.n 80024ca + { + GPIOx->BSRR = GPIO_Pin; + 80024c2: 887a ldrh r2, [r7, #2] + 80024c4: 687b ldr r3, [r7, #4] + 80024c6: 619a str r2, [r3, #24] + } + else + { + GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER; + } +} + 80024c8: e003 b.n 80024d2 + GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER; + 80024ca: 887b ldrh r3, [r7, #2] + 80024cc: 041a lsls r2, r3, #16 + 80024ce: 687b ldr r3, [r7, #4] + 80024d0: 619a str r2, [r3, #24] +} + 80024d2: bf00 nop + 80024d4: 370c adds r7, #12 + 80024d6: 46bd mov sp, r7 + 80024d8: f85d 7b04 ldr.w r7, [sp], #4 + 80024dc: 4770 bx lr + +080024de : + * @brief Handle EXTI interrupt request. + * @param GPIO_Pin: Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) +{ + 80024de: b580 push {r7, lr} + 80024e0: b082 sub sp, #8 + 80024e2: af00 add r7, sp, #0 + 80024e4: 4603 mov r3, r0 + 80024e6: 80fb strh r3, [r7, #6] + __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin); + HAL_GPIO_EXTI_Callback(GPIO_Pin); + } +#else + /* EXTI line interrupt detected */ + if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U) + 80024e8: f04f 43b0 mov.w r3, #1476395008 ; 0x58000000 + 80024ec: f8d3 2088 ldr.w r2, [r3, #136] ; 0x88 + 80024f0: 88fb ldrh r3, [r7, #6] + 80024f2: 4013 ands r3, r2 + 80024f4: 2b00 cmp r3, #0 + 80024f6: d008 beq.n 800250a + { + __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); + 80024f8: f04f 42b0 mov.w r2, #1476395008 ; 0x58000000 + 80024fc: 88fb ldrh r3, [r7, #6] + 80024fe: f8c2 3088 str.w r3, [r2, #136] ; 0x88 + HAL_GPIO_EXTI_Callback(GPIO_Pin); + 8002502: 88fb ldrh r3, [r7, #6] + 8002504: 4618 mov r0, r3 + 8002506: f000 f804 bl 8002512 + } +#endif +} + 800250a: bf00 nop + 800250c: 3708 adds r7, #8 + 800250e: 46bd mov sp, r7 + 8002510: bd80 pop {r7, pc} + +08002512 : + * @brief EXTI line detection callback. + * @param GPIO_Pin: Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) +{ + 8002512: b480 push {r7} + 8002514: b083 sub sp, #12 + 8002516: af00 add r7, sp, #0 + 8002518: 4603 mov r3, r0 + 800251a: 80fb strh r3, [r7, #6] + UNUSED(GPIO_Pin); + + /* NOTE: This function Should not be modified, when the callback is needed, + the HAL_GPIO_EXTI_Callback could be implemented in the user file + */ +} + 800251c: bf00 nop + 800251e: 370c adds r7, #12 + 8002520: 46bd mov sp, r7 + 8002522: f85d 7b04 ldr.w r7, [sp], #4 + 8002526: 4770 bx lr + +08002528 : + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) +{ + 8002528: b580 push {r7, lr} + 800252a: b082 sub sp, #8 + 800252c: af00 add r7, sp, #0 + 800252e: 6078 str r0, [r7, #4] + /* Check the I2C handle allocation */ + if (hi2c == NULL) + 8002530: 687b ldr r3, [r7, #4] + 8002532: 2b00 cmp r3, #0 + 8002534: d101 bne.n 800253a + { + return HAL_ERROR; + 8002536: 2301 movs r3, #1 + 8002538: e07f b.n 800263a + assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2)); + assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks)); + assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode)); + assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode)); + + if (hi2c->State == HAL_I2C_STATE_RESET) + 800253a: 687b ldr r3, [r7, #4] + 800253c: f893 3041 ldrb.w r3, [r3, #65] ; 0x41 + 8002540: b2db uxtb r3, r3 + 8002542: 2b00 cmp r3, #0 + 8002544: d106 bne.n 8002554 + { + /* Allocate lock resource and initialize it */ + hi2c->Lock = HAL_UNLOCKED; + 8002546: 687b ldr r3, [r7, #4] + 8002548: 2200 movs r2, #0 + 800254a: f883 2040 strb.w r2, [r3, #64] ; 0x40 + + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + hi2c->MspInitCallback(hi2c); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + HAL_I2C_MspInit(hi2c); + 800254e: 6878 ldr r0, [r7, #4] + 8002550: f7fe fd40 bl 8000fd4 +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + hi2c->State = HAL_I2C_STATE_BUSY; + 8002554: 687b ldr r3, [r7, #4] + 8002556: 2224 movs r2, #36 ; 0x24 + 8002558: f883 2041 strb.w r2, [r3, #65] ; 0x41 + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + 800255c: 687b ldr r3, [r7, #4] + 800255e: 681b ldr r3, [r3, #0] + 8002560: 681a ldr r2, [r3, #0] + 8002562: 687b ldr r3, [r7, #4] + 8002564: 681b ldr r3, [r3, #0] + 8002566: f022 0201 bic.w r2, r2, #1 + 800256a: 601a str r2, [r3, #0] + + /*---------------------------- I2Cx TIMINGR Configuration ------------------*/ + /* Configure I2Cx: Frequency range */ + hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK; + 800256c: 687b ldr r3, [r7, #4] + 800256e: 685a ldr r2, [r3, #4] + 8002570: 687b ldr r3, [r7, #4] + 8002572: 681b ldr r3, [r3, #0] + 8002574: f022 6270 bic.w r2, r2, #251658240 ; 0xf000000 + 8002578: 611a str r2, [r3, #16] + + /*---------------------------- I2Cx OAR1 Configuration ---------------------*/ + /* Disable Own Address1 before set the Own Address1 configuration */ + hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN; + 800257a: 687b ldr r3, [r7, #4] + 800257c: 681b ldr r3, [r3, #0] + 800257e: 689a ldr r2, [r3, #8] + 8002580: 687b ldr r3, [r7, #4] + 8002582: 681b ldr r3, [r3, #0] + 8002584: f422 4200 bic.w r2, r2, #32768 ; 0x8000 + 8002588: 609a str r2, [r3, #8] + + /* Configure I2Cx: Own Address1 and ack own address1 mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) + 800258a: 687b ldr r3, [r7, #4] + 800258c: 68db ldr r3, [r3, #12] + 800258e: 2b01 cmp r3, #1 + 8002590: d107 bne.n 80025a2 + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1); + 8002592: 687b ldr r3, [r7, #4] + 8002594: 689a ldr r2, [r3, #8] + 8002596: 687b ldr r3, [r7, #4] + 8002598: 681b ldr r3, [r3, #0] + 800259a: f442 4200 orr.w r2, r2, #32768 ; 0x8000 + 800259e: 609a str r2, [r3, #8] + 80025a0: e006 b.n 80025b0 + } + else /* I2C_ADDRESSINGMODE_10BIT */ + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1); + 80025a2: 687b ldr r3, [r7, #4] + 80025a4: 689a ldr r2, [r3, #8] + 80025a6: 687b ldr r3, [r7, #4] + 80025a8: 681b ldr r3, [r3, #0] + 80025aa: f442 4204 orr.w r2, r2, #33792 ; 0x8400 + 80025ae: 609a str r2, [r3, #8] + } + + /*---------------------------- I2Cx CR2 Configuration ----------------------*/ + /* Configure I2Cx: Addressing Master mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + 80025b0: 687b ldr r3, [r7, #4] + 80025b2: 68db ldr r3, [r3, #12] + 80025b4: 2b02 cmp r3, #2 + 80025b6: d104 bne.n 80025c2 + { + hi2c->Instance->CR2 = (I2C_CR2_ADD10); + 80025b8: 687b ldr r3, [r7, #4] + 80025ba: 681b ldr r3, [r3, #0] + 80025bc: f44f 6200 mov.w r2, #2048 ; 0x800 + 80025c0: 605a str r2, [r3, #4] + } + /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */ + hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK); + 80025c2: 687b ldr r3, [r7, #4] + 80025c4: 681b ldr r3, [r3, #0] + 80025c6: 6859 ldr r1, [r3, #4] + 80025c8: 687b ldr r3, [r7, #4] + 80025ca: 681a ldr r2, [r3, #0] + 80025cc: 4b1d ldr r3, [pc, #116] ; (8002644 ) + 80025ce: 430b orrs r3, r1 + 80025d0: 6053 str r3, [r2, #4] + + /*---------------------------- I2Cx OAR2 Configuration ---------------------*/ + /* Disable Own Address2 before set the Own Address2 configuration */ + hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE; + 80025d2: 687b ldr r3, [r7, #4] + 80025d4: 681b ldr r3, [r3, #0] + 80025d6: 68da ldr r2, [r3, #12] + 80025d8: 687b ldr r3, [r7, #4] + 80025da: 681b ldr r3, [r3, #0] + 80025dc: f422 4200 bic.w r2, r2, #32768 ; 0x8000 + 80025e0: 60da str r2, [r3, #12] + + /* Configure I2Cx: Dual mode and Own Address2 */ + hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \ + 80025e2: 687b ldr r3, [r7, #4] + 80025e4: 691a ldr r2, [r3, #16] + 80025e6: 687b ldr r3, [r7, #4] + 80025e8: 695b ldr r3, [r3, #20] + 80025ea: ea42 0103 orr.w r1, r2, r3 + (hi2c->Init.OwnAddress2Masks << 8)); + 80025ee: 687b ldr r3, [r7, #4] + 80025f0: 699b ldr r3, [r3, #24] + 80025f2: 021a lsls r2, r3, #8 + hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \ + 80025f4: 687b ldr r3, [r7, #4] + 80025f6: 681b ldr r3, [r3, #0] + 80025f8: 430a orrs r2, r1 + 80025fa: 60da str r2, [r3, #12] + + /*---------------------------- I2Cx CR1 Configuration ----------------------*/ + /* Configure I2Cx: Generalcall and NoStretch mode */ + hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode); + 80025fc: 687b ldr r3, [r7, #4] + 80025fe: 69d9 ldr r1, [r3, #28] + 8002600: 687b ldr r3, [r7, #4] + 8002602: 6a1a ldr r2, [r3, #32] + 8002604: 687b ldr r3, [r7, #4] + 8002606: 681b ldr r3, [r3, #0] + 8002608: 430a orrs r2, r1 + 800260a: 601a str r2, [r3, #0] + + /* Enable the selected I2C peripheral */ + __HAL_I2C_ENABLE(hi2c); + 800260c: 687b ldr r3, [r7, #4] + 800260e: 681b ldr r3, [r3, #0] + 8002610: 681a ldr r2, [r3, #0] + 8002612: 687b ldr r3, [r7, #4] + 8002614: 681b ldr r3, [r3, #0] + 8002616: f042 0201 orr.w r2, r2, #1 + 800261a: 601a str r2, [r3, #0] + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + 800261c: 687b ldr r3, [r7, #4] + 800261e: 2200 movs r2, #0 + 8002620: 645a str r2, [r3, #68] ; 0x44 + hi2c->State = HAL_I2C_STATE_READY; + 8002622: 687b ldr r3, [r7, #4] + 8002624: 2220 movs r2, #32 + 8002626: f883 2041 strb.w r2, [r3, #65] ; 0x41 + hi2c->PreviousState = I2C_STATE_NONE; + 800262a: 687b ldr r3, [r7, #4] + 800262c: 2200 movs r2, #0 + 800262e: 631a str r2, [r3, #48] ; 0x30 + hi2c->Mode = HAL_I2C_MODE_NONE; + 8002630: 687b ldr r3, [r7, #4] + 8002632: 2200 movs r2, #0 + 8002634: f883 2042 strb.w r2, [r3, #66] ; 0x42 + + return HAL_OK; + 8002638: 2300 movs r3, #0 +} + 800263a: 4618 mov r0, r3 + 800263c: 3708 adds r7, #8 + 800263e: 46bd mov sp, r7 + 8002640: bd80 pop {r7, pc} + 8002642: bf00 nop + 8002644: 02008000 .word 0x02008000 + +08002648 : + * the configuration information for the specified I2Cx peripheral. + * @param AnalogFilter New state of the Analog filter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter) +{ + 8002648: b480 push {r7} + 800264a: b083 sub sp, #12 + 800264c: af00 add r7, sp, #0 + 800264e: 6078 str r0, [r7, #4] + 8002650: 6039 str r1, [r7, #0] + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + 8002652: 687b ldr r3, [r7, #4] + 8002654: f893 3041 ldrb.w r3, [r3, #65] ; 0x41 + 8002658: b2db uxtb r3, r3 + 800265a: 2b20 cmp r3, #32 + 800265c: d138 bne.n 80026d0 + { + /* Process Locked */ + __HAL_LOCK(hi2c); + 800265e: 687b ldr r3, [r7, #4] + 8002660: f893 3040 ldrb.w r3, [r3, #64] ; 0x40 + 8002664: 2b01 cmp r3, #1 + 8002666: d101 bne.n 800266c + 8002668: 2302 movs r3, #2 + 800266a: e032 b.n 80026d2 + 800266c: 687b ldr r3, [r7, #4] + 800266e: 2201 movs r2, #1 + 8002670: f883 2040 strb.w r2, [r3, #64] ; 0x40 + + hi2c->State = HAL_I2C_STATE_BUSY; + 8002674: 687b ldr r3, [r7, #4] + 8002676: 2224 movs r2, #36 ; 0x24 + 8002678: f883 2041 strb.w r2, [r3, #65] ; 0x41 + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + 800267c: 687b ldr r3, [r7, #4] + 800267e: 681b ldr r3, [r3, #0] + 8002680: 681a ldr r2, [r3, #0] + 8002682: 687b ldr r3, [r7, #4] + 8002684: 681b ldr r3, [r3, #0] + 8002686: f022 0201 bic.w r2, r2, #1 + 800268a: 601a str r2, [r3, #0] + + /* Reset I2Cx ANOFF bit */ + hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF); + 800268c: 687b ldr r3, [r7, #4] + 800268e: 681b ldr r3, [r3, #0] + 8002690: 681a ldr r2, [r3, #0] + 8002692: 687b ldr r3, [r7, #4] + 8002694: 681b ldr r3, [r3, #0] + 8002696: f422 5280 bic.w r2, r2, #4096 ; 0x1000 + 800269a: 601a str r2, [r3, #0] + + /* Set analog filter bit*/ + hi2c->Instance->CR1 |= AnalogFilter; + 800269c: 687b ldr r3, [r7, #4] + 800269e: 681b ldr r3, [r3, #0] + 80026a0: 6819 ldr r1, [r3, #0] + 80026a2: 687b ldr r3, [r7, #4] + 80026a4: 681b ldr r3, [r3, #0] + 80026a6: 683a ldr r2, [r7, #0] + 80026a8: 430a orrs r2, r1 + 80026aa: 601a str r2, [r3, #0] + + __HAL_I2C_ENABLE(hi2c); + 80026ac: 687b ldr r3, [r7, #4] + 80026ae: 681b ldr r3, [r3, #0] + 80026b0: 681a ldr r2, [r3, #0] + 80026b2: 687b ldr r3, [r7, #4] + 80026b4: 681b ldr r3, [r3, #0] + 80026b6: f042 0201 orr.w r2, r2, #1 + 80026ba: 601a str r2, [r3, #0] + + hi2c->State = HAL_I2C_STATE_READY; + 80026bc: 687b ldr r3, [r7, #4] + 80026be: 2220 movs r2, #32 + 80026c0: f883 2041 strb.w r2, [r3, #65] ; 0x41 + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + 80026c4: 687b ldr r3, [r7, #4] + 80026c6: 2200 movs r2, #0 + 80026c8: f883 2040 strb.w r2, [r3, #64] ; 0x40 + + return HAL_OK; + 80026cc: 2300 movs r3, #0 + 80026ce: e000 b.n 80026d2 + } + else + { + return HAL_BUSY; + 80026d0: 2302 movs r3, #2 + } +} + 80026d2: 4618 mov r0, r3 + 80026d4: 370c adds r7, #12 + 80026d6: 46bd mov sp, r7 + 80026d8: f85d 7b04 ldr.w r7, [sp], #4 + 80026dc: 4770 bx lr + +080026de : + * the configuration information for the specified I2Cx peripheral. + * @param DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter) +{ + 80026de: b480 push {r7} + 80026e0: b085 sub sp, #20 + 80026e2: af00 add r7, sp, #0 + 80026e4: 6078 str r0, [r7, #4] + 80026e6: 6039 str r1, [r7, #0] + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + 80026e8: 687b ldr r3, [r7, #4] + 80026ea: f893 3041 ldrb.w r3, [r3, #65] ; 0x41 + 80026ee: b2db uxtb r3, r3 + 80026f0: 2b20 cmp r3, #32 + 80026f2: d139 bne.n 8002768 + { + /* Process Locked */ + __HAL_LOCK(hi2c); + 80026f4: 687b ldr r3, [r7, #4] + 80026f6: f893 3040 ldrb.w r3, [r3, #64] ; 0x40 + 80026fa: 2b01 cmp r3, #1 + 80026fc: d101 bne.n 8002702 + 80026fe: 2302 movs r3, #2 + 8002700: e033 b.n 800276a + 8002702: 687b ldr r3, [r7, #4] + 8002704: 2201 movs r2, #1 + 8002706: f883 2040 strb.w r2, [r3, #64] ; 0x40 + + hi2c->State = HAL_I2C_STATE_BUSY; + 800270a: 687b ldr r3, [r7, #4] + 800270c: 2224 movs r2, #36 ; 0x24 + 800270e: f883 2041 strb.w r2, [r3, #65] ; 0x41 + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + 8002712: 687b ldr r3, [r7, #4] + 8002714: 681b ldr r3, [r3, #0] + 8002716: 681a ldr r2, [r3, #0] + 8002718: 687b ldr r3, [r7, #4] + 800271a: 681b ldr r3, [r3, #0] + 800271c: f022 0201 bic.w r2, r2, #1 + 8002720: 601a str r2, [r3, #0] + + /* Get the old register value */ + tmpreg = hi2c->Instance->CR1; + 8002722: 687b ldr r3, [r7, #4] + 8002724: 681b ldr r3, [r3, #0] + 8002726: 681b ldr r3, [r3, #0] + 8002728: 60fb str r3, [r7, #12] + + /* Reset I2Cx DNF bits [11:8] */ + tmpreg &= ~(I2C_CR1_DNF); + 800272a: 68fb ldr r3, [r7, #12] + 800272c: f423 6370 bic.w r3, r3, #3840 ; 0xf00 + 8002730: 60fb str r3, [r7, #12] + + /* Set I2Cx DNF coefficient */ + tmpreg |= DigitalFilter << 8U; + 8002732: 683b ldr r3, [r7, #0] + 8002734: 021b lsls r3, r3, #8 + 8002736: 68fa ldr r2, [r7, #12] + 8002738: 4313 orrs r3, r2 + 800273a: 60fb str r3, [r7, #12] + + /* Store the new register value */ + hi2c->Instance->CR1 = tmpreg; + 800273c: 687b ldr r3, [r7, #4] + 800273e: 681b ldr r3, [r3, #0] + 8002740: 68fa ldr r2, [r7, #12] + 8002742: 601a str r2, [r3, #0] + + __HAL_I2C_ENABLE(hi2c); + 8002744: 687b ldr r3, [r7, #4] + 8002746: 681b ldr r3, [r3, #0] + 8002748: 681a ldr r2, [r3, #0] + 800274a: 687b ldr r3, [r7, #4] + 800274c: 681b ldr r3, [r3, #0] + 800274e: f042 0201 orr.w r2, r2, #1 + 8002752: 601a str r2, [r3, #0] + + hi2c->State = HAL_I2C_STATE_READY; + 8002754: 687b ldr r3, [r7, #4] + 8002756: 2220 movs r2, #32 + 8002758: f883 2041 strb.w r2, [r3, #65] ; 0x41 + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + 800275c: 687b ldr r3, [r7, #4] + 800275e: 2200 movs r2, #0 + 8002760: f883 2040 strb.w r2, [r3, #64] ; 0x40 + + return HAL_OK; + 8002764: 2300 movs r3, #0 + 8002766: e000 b.n 800276a + } + else + { + return HAL_BUSY; + 8002768: 2302 movs r3, #2 + } +} + 800276a: 4618 mov r0, r3 + 800276c: 3714 adds r7, #20 + 800276e: 46bd mov sp, r7 + 8002770: f85d 7b04 ldr.w r7, [sp], #4 + 8002774: 4770 bx lr + ... + +08002778 : + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc) +{ + 8002778: b580 push {r7, lr} + 800277a: b084 sub sp, #16 + 800277c: af00 add r7, sp, #0 + 800277e: 6078 str r0, [r7, #4] + uint32_t tmp; + uint32_t tmp1; + + /* Check the LTDC peripheral state */ + if (hltdc == NULL) + 8002780: 687b ldr r3, [r7, #4] + 8002782: 2b00 cmp r3, #0 + 8002784: d101 bne.n 800278a + { + return HAL_ERROR; + 8002786: 2301 movs r3, #1 + 8002788: e0bf b.n 800290a + } + /* Init the low level hardware */ + hltdc->MspInitCallback(hltdc); + } +#else + if (hltdc->State == HAL_LTDC_STATE_RESET) + 800278a: 687b ldr r3, [r7, #4] + 800278c: f893 30a1 ldrb.w r3, [r3, #161] ; 0xa1 + 8002790: b2db uxtb r3, r3 + 8002792: 2b00 cmp r3, #0 + 8002794: d106 bne.n 80027a4 + { + /* Allocate lock resource and initialize it */ + hltdc->Lock = HAL_UNLOCKED; + 8002796: 687b ldr r3, [r7, #4] + 8002798: 2200 movs r2, #0 + 800279a: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 + /* Init the low level hardware */ + HAL_LTDC_MspInit(hltdc); + 800279e: 6878 ldr r0, [r7, #4] + 80027a0: f7fe fc7e bl 80010a0 + } +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + 80027a4: 687b ldr r3, [r7, #4] + 80027a6: 2202 movs r2, #2 + 80027a8: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Configure the HS, VS, DE and PC polarity */ + hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL); + 80027ac: 687b ldr r3, [r7, #4] + 80027ae: 681b ldr r3, [r3, #0] + 80027b0: 699a ldr r2, [r3, #24] + 80027b2: 687b ldr r3, [r7, #4] + 80027b4: 681b ldr r3, [r3, #0] + 80027b6: f022 4270 bic.w r2, r2, #4026531840 ; 0xf0000000 + 80027ba: 619a str r2, [r3, #24] + hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \ + 80027bc: 687b ldr r3, [r7, #4] + 80027be: 681b ldr r3, [r3, #0] + 80027c0: 6999 ldr r1, [r3, #24] + 80027c2: 687b ldr r3, [r7, #4] + 80027c4: 685a ldr r2, [r3, #4] + 80027c6: 687b ldr r3, [r7, #4] + 80027c8: 689b ldr r3, [r3, #8] + 80027ca: 431a orrs r2, r3 + hltdc->Init.DEPolarity | hltdc->Init.PCPolarity); + 80027cc: 687b ldr r3, [r7, #4] + 80027ce: 68db ldr r3, [r3, #12] + hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \ + 80027d0: 431a orrs r2, r3 + hltdc->Init.DEPolarity | hltdc->Init.PCPolarity); + 80027d2: 687b ldr r3, [r7, #4] + 80027d4: 691b ldr r3, [r3, #16] + 80027d6: 431a orrs r2, r3 + hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \ + 80027d8: 687b ldr r3, [r7, #4] + 80027da: 681b ldr r3, [r3, #0] + 80027dc: 430a orrs r2, r1 + 80027de: 619a str r2, [r3, #24] + + /* Set Synchronization size */ + hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW); + 80027e0: 687b ldr r3, [r7, #4] + 80027e2: 681b ldr r3, [r3, #0] + 80027e4: 6899 ldr r1, [r3, #8] + 80027e6: 687b ldr r3, [r7, #4] + 80027e8: 681a ldr r2, [r3, #0] + 80027ea: 4b4a ldr r3, [pc, #296] ; (8002914 ) + 80027ec: 400b ands r3, r1 + 80027ee: 6093 str r3, [r2, #8] + tmp = (hltdc->Init.HorizontalSync << 16U); + 80027f0: 687b ldr r3, [r7, #4] + 80027f2: 695b ldr r3, [r3, #20] + 80027f4: 041b lsls r3, r3, #16 + 80027f6: 60fb str r3, [r7, #12] + hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync); + 80027f8: 687b ldr r3, [r7, #4] + 80027fa: 681b ldr r3, [r3, #0] + 80027fc: 6899 ldr r1, [r3, #8] + 80027fe: 687b ldr r3, [r7, #4] + 8002800: 699a ldr r2, [r3, #24] + 8002802: 68fb ldr r3, [r7, #12] + 8002804: 431a orrs r2, r3 + 8002806: 687b ldr r3, [r7, #4] + 8002808: 681b ldr r3, [r3, #0] + 800280a: 430a orrs r2, r1 + 800280c: 609a str r2, [r3, #8] + + /* Set Accumulated Back porch */ + hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP); + 800280e: 687b ldr r3, [r7, #4] + 8002810: 681b ldr r3, [r3, #0] + 8002812: 68d9 ldr r1, [r3, #12] + 8002814: 687b ldr r3, [r7, #4] + 8002816: 681a ldr r2, [r3, #0] + 8002818: 4b3e ldr r3, [pc, #248] ; (8002914 ) + 800281a: 400b ands r3, r1 + 800281c: 60d3 str r3, [r2, #12] + tmp = (hltdc->Init.AccumulatedHBP << 16U); + 800281e: 687b ldr r3, [r7, #4] + 8002820: 69db ldr r3, [r3, #28] + 8002822: 041b lsls r3, r3, #16 + 8002824: 60fb str r3, [r7, #12] + hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP); + 8002826: 687b ldr r3, [r7, #4] + 8002828: 681b ldr r3, [r3, #0] + 800282a: 68d9 ldr r1, [r3, #12] + 800282c: 687b ldr r3, [r7, #4] + 800282e: 6a1a ldr r2, [r3, #32] + 8002830: 68fb ldr r3, [r7, #12] + 8002832: 431a orrs r2, r3 + 8002834: 687b ldr r3, [r7, #4] + 8002836: 681b ldr r3, [r3, #0] + 8002838: 430a orrs r2, r1 + 800283a: 60da str r2, [r3, #12] + + /* Set Accumulated Active Width */ + hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW); + 800283c: 687b ldr r3, [r7, #4] + 800283e: 681b ldr r3, [r3, #0] + 8002840: 6919 ldr r1, [r3, #16] + 8002842: 687b ldr r3, [r7, #4] + 8002844: 681a ldr r2, [r3, #0] + 8002846: 4b33 ldr r3, [pc, #204] ; (8002914 ) + 8002848: 400b ands r3, r1 + 800284a: 6113 str r3, [r2, #16] + tmp = (hltdc->Init.AccumulatedActiveW << 16U); + 800284c: 687b ldr r3, [r7, #4] + 800284e: 6a5b ldr r3, [r3, #36] ; 0x24 + 8002850: 041b lsls r3, r3, #16 + 8002852: 60fb str r3, [r7, #12] + hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH); + 8002854: 687b ldr r3, [r7, #4] + 8002856: 681b ldr r3, [r3, #0] + 8002858: 6919 ldr r1, [r3, #16] + 800285a: 687b ldr r3, [r7, #4] + 800285c: 6a9a ldr r2, [r3, #40] ; 0x28 + 800285e: 68fb ldr r3, [r7, #12] + 8002860: 431a orrs r2, r3 + 8002862: 687b ldr r3, [r7, #4] + 8002864: 681b ldr r3, [r3, #0] + 8002866: 430a orrs r2, r1 + 8002868: 611a str r2, [r3, #16] + + /* Set Total Width */ + hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW); + 800286a: 687b ldr r3, [r7, #4] + 800286c: 681b ldr r3, [r3, #0] + 800286e: 6959 ldr r1, [r3, #20] + 8002870: 687b ldr r3, [r7, #4] + 8002872: 681a ldr r2, [r3, #0] + 8002874: 4b27 ldr r3, [pc, #156] ; (8002914 ) + 8002876: 400b ands r3, r1 + 8002878: 6153 str r3, [r2, #20] + tmp = (hltdc->Init.TotalWidth << 16U); + 800287a: 687b ldr r3, [r7, #4] + 800287c: 6adb ldr r3, [r3, #44] ; 0x2c + 800287e: 041b lsls r3, r3, #16 + 8002880: 60fb str r3, [r7, #12] + hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh); + 8002882: 687b ldr r3, [r7, #4] + 8002884: 681b ldr r3, [r3, #0] + 8002886: 6959 ldr r1, [r3, #20] + 8002888: 687b ldr r3, [r7, #4] + 800288a: 6b1a ldr r2, [r3, #48] ; 0x30 + 800288c: 68fb ldr r3, [r7, #12] + 800288e: 431a orrs r2, r3 + 8002890: 687b ldr r3, [r7, #4] + 8002892: 681b ldr r3, [r3, #0] + 8002894: 430a orrs r2, r1 + 8002896: 615a str r2, [r3, #20] + + /* Set the background color value */ + tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U); + 8002898: 687b ldr r3, [r7, #4] + 800289a: f893 3035 ldrb.w r3, [r3, #53] ; 0x35 + 800289e: 021b lsls r3, r3, #8 + 80028a0: 60fb str r3, [r7, #12] + tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U); + 80028a2: 687b ldr r3, [r7, #4] + 80028a4: f893 3036 ldrb.w r3, [r3, #54] ; 0x36 + 80028a8: 041b lsls r3, r3, #16 + 80028aa: 60bb str r3, [r7, #8] + hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED); + 80028ac: 687b ldr r3, [r7, #4] + 80028ae: 681b ldr r3, [r3, #0] + 80028b0: 6ada ldr r2, [r3, #44] ; 0x2c + 80028b2: 687b ldr r3, [r7, #4] + 80028b4: 681b ldr r3, [r3, #0] + 80028b6: f002 427f and.w r2, r2, #4278190080 ; 0xff000000 + 80028ba: 62da str r2, [r3, #44] ; 0x2c + hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue); + 80028bc: 687b ldr r3, [r7, #4] + 80028be: 681b ldr r3, [r3, #0] + 80028c0: 6ad9 ldr r1, [r3, #44] ; 0x2c + 80028c2: 68ba ldr r2, [r7, #8] + 80028c4: 68fb ldr r3, [r7, #12] + 80028c6: 4313 orrs r3, r2 + 80028c8: 687a ldr r2, [r7, #4] + 80028ca: f892 2034 ldrb.w r2, [r2, #52] ; 0x34 + 80028ce: 431a orrs r2, r3 + 80028d0: 687b ldr r3, [r7, #4] + 80028d2: 681b ldr r3, [r3, #0] + 80028d4: 430a orrs r2, r1 + 80028d6: 62da str r2, [r3, #44] ; 0x2c + + /* Enable the Transfer Error and FIFO underrun interrupts */ + __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU); + 80028d8: 687b ldr r3, [r7, #4] + 80028da: 681b ldr r3, [r3, #0] + 80028dc: 6b5a ldr r2, [r3, #52] ; 0x34 + 80028de: 687b ldr r3, [r7, #4] + 80028e0: 681b ldr r3, [r3, #0] + 80028e2: f042 0206 orr.w r2, r2, #6 + 80028e6: 635a str r2, [r3, #52] ; 0x34 + + /* Enable LTDC by setting LTDCEN bit */ + __HAL_LTDC_ENABLE(hltdc); + 80028e8: 687b ldr r3, [r7, #4] + 80028ea: 681b ldr r3, [r3, #0] + 80028ec: 699a ldr r2, [r3, #24] + 80028ee: 687b ldr r3, [r7, #4] + 80028f0: 681b ldr r3, [r3, #0] + 80028f2: f042 0201 orr.w r2, r2, #1 + 80028f6: 619a str r2, [r3, #24] + + /* Initialize the error code */ + hltdc->ErrorCode = HAL_LTDC_ERROR_NONE; + 80028f8: 687b ldr r3, [r7, #4] + 80028fa: 2200 movs r2, #0 + 80028fc: f8c3 20a4 str.w r2, [r3, #164] ; 0xa4 + + /* Initialize the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + 8002900: 687b ldr r3, [r7, #4] + 8002902: 2201 movs r2, #1 + 8002904: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + return HAL_OK; + 8002908: 2300 movs r3, #0 +} + 800290a: 4618 mov r0, r3 + 800290c: 3710 adds r7, #16 + 800290e: 46bd mov sp, r7 + 8002910: bd80 pop {r7, pc} + 8002912: bf00 nop + 8002914: f000f800 .word 0xf000f800 + +08002918 : + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL status + */ +void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc) +{ + 8002918: b580 push {r7, lr} + 800291a: b084 sub sp, #16 + 800291c: af00 add r7, sp, #0 + 800291e: 6078 str r0, [r7, #4] + uint32_t isrflags = READ_REG(hltdc->Instance->ISR); + 8002920: 687b ldr r3, [r7, #4] + 8002922: 681b ldr r3, [r3, #0] + 8002924: 6b9b ldr r3, [r3, #56] ; 0x38 + 8002926: 60fb str r3, [r7, #12] + uint32_t itsources = READ_REG(hltdc->Instance->IER); + 8002928: 687b ldr r3, [r7, #4] + 800292a: 681b ldr r3, [r3, #0] + 800292c: 6b5b ldr r3, [r3, #52] ; 0x34 + 800292e: 60bb str r3, [r7, #8] + + /* Transfer Error Interrupt management ***************************************/ + if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U)) + 8002930: 68fb ldr r3, [r7, #12] + 8002932: f003 0304 and.w r3, r3, #4 + 8002936: 2b00 cmp r3, #0 + 8002938: d023 beq.n 8002982 + 800293a: 68bb ldr r3, [r7, #8] + 800293c: f003 0304 and.w r3, r3, #4 + 8002940: 2b00 cmp r3, #0 + 8002942: d01e beq.n 8002982 + { + /* Disable the transfer Error interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE); + 8002944: 687b ldr r3, [r7, #4] + 8002946: 681b ldr r3, [r3, #0] + 8002948: 6b5a ldr r2, [r3, #52] ; 0x34 + 800294a: 687b ldr r3, [r7, #4] + 800294c: 681b ldr r3, [r3, #0] + 800294e: f022 0204 bic.w r2, r2, #4 + 8002952: 635a str r2, [r3, #52] ; 0x34 + + /* Clear the transfer error flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE); + 8002954: 687b ldr r3, [r7, #4] + 8002956: 681b ldr r3, [r3, #0] + 8002958: 2204 movs r2, #4 + 800295a: 63da str r2, [r3, #60] ; 0x3c + + /* Update error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_TE; + 800295c: 687b ldr r3, [r7, #4] + 800295e: f8d3 30a4 ldr.w r3, [r3, #164] ; 0xa4 + 8002962: f043 0201 orr.w r2, r3, #1 + 8002966: 687b ldr r3, [r7, #4] + 8002968: f8c3 20a4 str.w r2, [r3, #164] ; 0xa4 + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_ERROR; + 800296c: 687b ldr r3, [r7, #4] + 800296e: 2204 movs r2, #4 + 8002970: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + 8002974: 687b ldr r3, [r7, #4] + 8002976: 2200 movs r2, #0 + 8002978: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + hltdc->ErrorCallback(hltdc); +#else + /* Call legacy error callback*/ + HAL_LTDC_ErrorCallback(hltdc); + 800297c: 6878 ldr r0, [r7, #4] + 800297e: f000 f86f bl 8002a60 +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } + + /* FIFO underrun Interrupt management ***************************************/ + if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U)) + 8002982: 68fb ldr r3, [r7, #12] + 8002984: f003 0302 and.w r3, r3, #2 + 8002988: 2b00 cmp r3, #0 + 800298a: d023 beq.n 80029d4 + 800298c: 68bb ldr r3, [r7, #8] + 800298e: f003 0302 and.w r3, r3, #2 + 8002992: 2b00 cmp r3, #0 + 8002994: d01e beq.n 80029d4 + { + /* Disable the FIFO underrun interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU); + 8002996: 687b ldr r3, [r7, #4] + 8002998: 681b ldr r3, [r3, #0] + 800299a: 6b5a ldr r2, [r3, #52] ; 0x34 + 800299c: 687b ldr r3, [r7, #4] + 800299e: 681b ldr r3, [r3, #0] + 80029a0: f022 0202 bic.w r2, r2, #2 + 80029a4: 635a str r2, [r3, #52] ; 0x34 + + /* Clear the FIFO underrun flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU); + 80029a6: 687b ldr r3, [r7, #4] + 80029a8: 681b ldr r3, [r3, #0] + 80029aa: 2202 movs r2, #2 + 80029ac: 63da str r2, [r3, #60] ; 0x3c + + /* Update error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_FU; + 80029ae: 687b ldr r3, [r7, #4] + 80029b0: f8d3 30a4 ldr.w r3, [r3, #164] ; 0xa4 + 80029b4: f043 0202 orr.w r2, r3, #2 + 80029b8: 687b ldr r3, [r7, #4] + 80029ba: f8c3 20a4 str.w r2, [r3, #164] ; 0xa4 + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_ERROR; + 80029be: 687b ldr r3, [r7, #4] + 80029c0: 2204 movs r2, #4 + 80029c2: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + 80029c6: 687b ldr r3, [r7, #4] + 80029c8: 2200 movs r2, #0 + 80029ca: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + hltdc->ErrorCallback(hltdc); +#else + /* Call legacy error callback*/ + HAL_LTDC_ErrorCallback(hltdc); + 80029ce: 6878 ldr r0, [r7, #4] + 80029d0: f000 f846 bl 8002a60 +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } + + /* Line Interrupt management ************************************************/ + if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U)) + 80029d4: 68fb ldr r3, [r7, #12] + 80029d6: f003 0301 and.w r3, r3, #1 + 80029da: 2b00 cmp r3, #0 + 80029dc: d01b beq.n 8002a16 + 80029de: 68bb ldr r3, [r7, #8] + 80029e0: f003 0301 and.w r3, r3, #1 + 80029e4: 2b00 cmp r3, #0 + 80029e6: d016 beq.n 8002a16 + { + /* Disable the Line interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI); + 80029e8: 687b ldr r3, [r7, #4] + 80029ea: 681b ldr r3, [r3, #0] + 80029ec: 6b5a ldr r2, [r3, #52] ; 0x34 + 80029ee: 687b ldr r3, [r7, #4] + 80029f0: 681b ldr r3, [r3, #0] + 80029f2: f022 0201 bic.w r2, r2, #1 + 80029f6: 635a str r2, [r3, #52] ; 0x34 + + /* Clear the Line interrupt flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI); + 80029f8: 687b ldr r3, [r7, #4] + 80029fa: 681b ldr r3, [r3, #0] + 80029fc: 2201 movs r2, #1 + 80029fe: 63da str r2, [r3, #60] ; 0x3c + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_READY; + 8002a00: 687b ldr r3, [r7, #4] + 8002a02: 2201 movs r2, #1 + 8002a04: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + 8002a08: 687b ldr r3, [r7, #4] + 8002a0a: 2200 movs r2, #0 + 8002a0c: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered Line Event callback */ + hltdc->LineEventCallback(hltdc); +#else + /*Call Legacy Line Event callback */ + HAL_LTDC_LineEventCallback(hltdc); + 8002a10: 6878 ldr r0, [r7, #4] + 8002a12: f00a fc85 bl 800d320 +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } + + /* Register reload Interrupt management ***************************************/ + if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U)) + 8002a16: 68fb ldr r3, [r7, #12] + 8002a18: f003 0308 and.w r3, r3, #8 + 8002a1c: 2b00 cmp r3, #0 + 8002a1e: d01b beq.n 8002a58 + 8002a20: 68bb ldr r3, [r7, #8] + 8002a22: f003 0308 and.w r3, r3, #8 + 8002a26: 2b00 cmp r3, #0 + 8002a28: d016 beq.n 8002a58 + { + /* Disable the register reload interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR); + 8002a2a: 687b ldr r3, [r7, #4] + 8002a2c: 681b ldr r3, [r3, #0] + 8002a2e: 6b5a ldr r2, [r3, #52] ; 0x34 + 8002a30: 687b ldr r3, [r7, #4] + 8002a32: 681b ldr r3, [r3, #0] + 8002a34: f022 0208 bic.w r2, r2, #8 + 8002a38: 635a str r2, [r3, #52] ; 0x34 + + /* Clear the register reload flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR); + 8002a3a: 687b ldr r3, [r7, #4] + 8002a3c: 681b ldr r3, [r3, #0] + 8002a3e: 2208 movs r2, #8 + 8002a40: 63da str r2, [r3, #60] ; 0x3c + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_READY; + 8002a42: 687b ldr r3, [r7, #4] + 8002a44: 2201 movs r2, #1 + 8002a46: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + 8002a4a: 687b ldr r3, [r7, #4] + 8002a4c: 2200 movs r2, #0 + 8002a4e: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered reload Event callback */ + hltdc->ReloadEventCallback(hltdc); +#else + /*Call Legacy Reload Event callback */ + HAL_LTDC_ReloadEventCallback(hltdc); + 8002a52: 6878 ldr r0, [r7, #4] + 8002a54: f000 f80e bl 8002a74 +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } +} + 8002a58: bf00 nop + 8002a5a: 3710 adds r7, #16 + 8002a5c: 46bd mov sp, r7 + 8002a5e: bd80 pop {r7, pc} + +08002a60 : + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc) +{ + 8002a60: b480 push {r7} + 8002a62: b083 sub sp, #12 + 8002a64: af00 add r7, sp, #0 + 8002a66: 6078 str r0, [r7, #4] + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_ErrorCallback could be implemented in the user file + */ +} + 8002a68: bf00 nop + 8002a6a: 370c adds r7, #12 + 8002a6c: 46bd mov sp, r7 + 8002a6e: f85d 7b04 ldr.w r7, [sp], #4 + 8002a72: 4770 bx lr + +08002a74 : + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc) +{ + 8002a74: b480 push {r7} + 8002a76: b083 sub sp, #12 + 8002a78: af00 add r7, sp, #0 + 8002a7a: 6078 str r0, [r7, #4] + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_ReloadEvenCallback could be implemented in the user file + */ +} + 8002a7c: bf00 nop + 8002a7e: 370c adds r7, #12 + 8002a80: 46bd mov sp, r7 + 8002a82: f85d 7b04 ldr.w r7, [sp], #4 + 8002a86: 4770 bx lr + +08002a88 : + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx) +{ + 8002a88: b5b0 push {r4, r5, r7, lr} + 8002a8a: b084 sub sp, #16 + 8002a8c: af00 add r7, sp, #0 + 8002a8e: 60f8 str r0, [r7, #12] + 8002a90: 60b9 str r1, [r7, #8] + 8002a92: 607a str r2, [r7, #4] + assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2)); + assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth)); + assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight)); + + /* Process locked */ + __HAL_LOCK(hltdc); + 8002a94: 68fb ldr r3, [r7, #12] + 8002a96: f893 30a0 ldrb.w r3, [r3, #160] ; 0xa0 + 8002a9a: 2b01 cmp r3, #1 + 8002a9c: d101 bne.n 8002aa2 + 8002a9e: 2302 movs r3, #2 + 8002aa0: e02c b.n 8002afc + 8002aa2: 68fb ldr r3, [r7, #12] + 8002aa4: 2201 movs r2, #1 + 8002aa6: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + 8002aaa: 68fb ldr r3, [r7, #12] + 8002aac: 2202 movs r2, #2 + 8002aae: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Copy new layer configuration into handle structure */ + hltdc->LayerCfg[LayerIdx] = *pLayerCfg; + 8002ab2: 68fa ldr r2, [r7, #12] + 8002ab4: 687b ldr r3, [r7, #4] + 8002ab6: 2134 movs r1, #52 ; 0x34 + 8002ab8: fb01 f303 mul.w r3, r1, r3 + 8002abc: 4413 add r3, r2 + 8002abe: f103 0238 add.w r2, r3, #56 ; 0x38 + 8002ac2: 68bb ldr r3, [r7, #8] + 8002ac4: 4614 mov r4, r2 + 8002ac6: 461d mov r5, r3 + 8002ac8: cd0f ldmia r5!, {r0, r1, r2, r3} + 8002aca: c40f stmia r4!, {r0, r1, r2, r3} + 8002acc: cd0f ldmia r5!, {r0, r1, r2, r3} + 8002ace: c40f stmia r4!, {r0, r1, r2, r3} + 8002ad0: cd0f ldmia r5!, {r0, r1, r2, r3} + 8002ad2: c40f stmia r4!, {r0, r1, r2, r3} + 8002ad4: 682b ldr r3, [r5, #0] + 8002ad6: 6023 str r3, [r4, #0] + + /* Configure the LTDC Layer */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + 8002ad8: 687a ldr r2, [r7, #4] + 8002ada: 68b9 ldr r1, [r7, #8] + 8002adc: 68f8 ldr r0, [r7, #12] + 8002ade: f000 f849 bl 8002b74 + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + 8002ae2: 68fb ldr r3, [r7, #12] + 8002ae4: 681b ldr r3, [r3, #0] + 8002ae6: 2201 movs r2, #1 + 8002ae8: 625a str r2, [r3, #36] ; 0x24 + + /* Initialize the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + 8002aea: 68fb ldr r3, [r7, #12] + 8002aec: 2201 movs r2, #1 + 8002aee: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + 8002af2: 68fb ldr r3, [r7, #12] + 8002af4: 2200 movs r2, #0 + 8002af6: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 + + return HAL_OK; + 8002afa: 2300 movs r3, #0 +} + 8002afc: 4618 mov r0, r3 + 8002afe: 3710 adds r7, #16 + 8002b00: 46bd mov sp, r7 + 8002b02: bdb0 pop {r4, r5, r7, pc} + +08002b04 : + * @param Line Line Interrupt Position. + * @note User application may resort to HAL_LTDC_LineEventCallback() at line interrupt generation. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line) +{ + 8002b04: b480 push {r7} + 8002b06: b083 sub sp, #12 + 8002b08: af00 add r7, sp, #0 + 8002b0a: 6078 str r0, [r7, #4] + 8002b0c: 6039 str r1, [r7, #0] + /* Check the parameters */ + assert_param(IS_LTDC_LIPOS(Line)); + + /* Process locked */ + __HAL_LOCK(hltdc); + 8002b0e: 687b ldr r3, [r7, #4] + 8002b10: f893 30a0 ldrb.w r3, [r3, #160] ; 0xa0 + 8002b14: 2b01 cmp r3, #1 + 8002b16: d101 bne.n 8002b1c + 8002b18: 2302 movs r3, #2 + 8002b1a: e023 b.n 8002b64 + 8002b1c: 687b ldr r3, [r7, #4] + 8002b1e: 2201 movs r2, #1 + 8002b20: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + 8002b24: 687b ldr r3, [r7, #4] + 8002b26: 2202 movs r2, #2 + 8002b28: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Disable the Line interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI); + 8002b2c: 687b ldr r3, [r7, #4] + 8002b2e: 681b ldr r3, [r3, #0] + 8002b30: 6b5a ldr r2, [r3, #52] ; 0x34 + 8002b32: 687b ldr r3, [r7, #4] + 8002b34: 681b ldr r3, [r3, #0] + 8002b36: f022 0201 bic.w r2, r2, #1 + 8002b3a: 635a str r2, [r3, #52] ; 0x34 + + /* Set the Line Interrupt position */ + LTDC->LIPCR = (uint32_t)Line; + 8002b3c: 4a0c ldr r2, [pc, #48] ; (8002b70 ) + 8002b3e: 683b ldr r3, [r7, #0] + 8002b40: 6413 str r3, [r2, #64] ; 0x40 + + /* Enable the Line interrupt */ + __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI); + 8002b42: 687b ldr r3, [r7, #4] + 8002b44: 681b ldr r3, [r3, #0] + 8002b46: 6b5a ldr r2, [r3, #52] ; 0x34 + 8002b48: 687b ldr r3, [r7, #4] + 8002b4a: 681b ldr r3, [r3, #0] + 8002b4c: f042 0201 orr.w r2, r2, #1 + 8002b50: 635a str r2, [r3, #52] ; 0x34 + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + 8002b52: 687b ldr r3, [r7, #4] + 8002b54: 2201 movs r2, #1 + 8002b56: f883 20a1 strb.w r2, [r3, #161] ; 0xa1 + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + 8002b5a: 687b ldr r3, [r7, #4] + 8002b5c: 2200 movs r2, #0 + 8002b5e: f883 20a0 strb.w r2, [r3, #160] ; 0xa0 + + return HAL_OK; + 8002b62: 2300 movs r3, #0 +} + 8002b64: 4618 mov r0, r3 + 8002b66: 370c adds r7, #12 + 8002b68: 46bd mov sp, r7 + 8002b6a: f85d 7b04 ldr.w r7, [sp], #4 + 8002b6e: 4770 bx lr + 8002b70: 50001000 .word 0x50001000 + +08002b74 : + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval None + */ +static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx) +{ + 8002b74: b480 push {r7} + 8002b76: b089 sub sp, #36 ; 0x24 + 8002b78: af00 add r7, sp, #0 + 8002b7a: 60f8 str r0, [r7, #12] + 8002b7c: 60b9 str r1, [r7, #8] + 8002b7e: 607a str r2, [r7, #4] + uint32_t tmp; + uint32_t tmp1; + uint32_t tmp2; + + /* Configure the horizontal start and stop position */ + tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U); + 8002b80: 68bb ldr r3, [r7, #8] + 8002b82: 685a ldr r2, [r3, #4] + 8002b84: 68fb ldr r3, [r7, #12] + 8002b86: 681b ldr r3, [r3, #0] + 8002b88: 68db ldr r3, [r3, #12] + 8002b8a: 0c1b lsrs r3, r3, #16 + 8002b8c: f3c3 030b ubfx r3, r3, #0, #12 + 8002b90: 4413 add r3, r2 + 8002b92: 041b lsls r3, r3, #16 + 8002b94: 61fb str r3, [r7, #28] + LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS); + 8002b96: 68fb ldr r3, [r7, #12] + 8002b98: 681b ldr r3, [r3, #0] + 8002b9a: 461a mov r2, r3 + 8002b9c: 687b ldr r3, [r7, #4] + 8002b9e: 01db lsls r3, r3, #7 + 8002ba0: 4413 add r3, r2 + 8002ba2: 3384 adds r3, #132 ; 0x84 + 8002ba4: 685b ldr r3, [r3, #4] + 8002ba6: 68fa ldr r2, [r7, #12] + 8002ba8: 6812 ldr r2, [r2, #0] + 8002baa: 4611 mov r1, r2 + 8002bac: 687a ldr r2, [r7, #4] + 8002bae: 01d2 lsls r2, r2, #7 + 8002bb0: 440a add r2, r1 + 8002bb2: 3284 adds r2, #132 ; 0x84 + 8002bb4: f403 4370 and.w r3, r3, #61440 ; 0xf000 + 8002bb8: 6053 str r3, [r2, #4] + LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \ + 8002bba: 68bb ldr r3, [r7, #8] + 8002bbc: 681a ldr r2, [r3, #0] + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp); + 8002bbe: 68fb ldr r3, [r7, #12] + 8002bc0: 681b ldr r3, [r3, #0] + 8002bc2: 68db ldr r3, [r3, #12] + 8002bc4: 0c1b lsrs r3, r3, #16 + 8002bc6: f3c3 030b ubfx r3, r3, #0, #12 + LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \ + 8002bca: 4413 add r3, r2 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp); + 8002bcc: 1c5a adds r2, r3, #1 + LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \ + 8002bce: 68fb ldr r3, [r7, #12] + 8002bd0: 681b ldr r3, [r3, #0] + 8002bd2: 4619 mov r1, r3 + 8002bd4: 687b ldr r3, [r7, #4] + 8002bd6: 01db lsls r3, r3, #7 + 8002bd8: 440b add r3, r1 + 8002bda: 3384 adds r3, #132 ; 0x84 + 8002bdc: 4619 mov r1, r3 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp); + 8002bde: 69fb ldr r3, [r7, #28] + 8002be0: 4313 orrs r3, r2 + LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \ + 8002be2: 604b str r3, [r1, #4] + + /* Configure the vertical start and stop position */ + tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U); + 8002be4: 68bb ldr r3, [r7, #8] + 8002be6: 68da ldr r2, [r3, #12] + 8002be8: 68fb ldr r3, [r7, #12] + 8002bea: 681b ldr r3, [r3, #0] + 8002bec: 68db ldr r3, [r3, #12] + 8002bee: f3c3 030a ubfx r3, r3, #0, #11 + 8002bf2: 4413 add r3, r2 + 8002bf4: 041b lsls r3, r3, #16 + 8002bf6: 61fb str r3, [r7, #28] + LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS); + 8002bf8: 68fb ldr r3, [r7, #12] + 8002bfa: 681b ldr r3, [r3, #0] + 8002bfc: 461a mov r2, r3 + 8002bfe: 687b ldr r3, [r7, #4] + 8002c00: 01db lsls r3, r3, #7 + 8002c02: 4413 add r3, r2 + 8002c04: 3384 adds r3, #132 ; 0x84 + 8002c06: 689b ldr r3, [r3, #8] + 8002c08: 68fa ldr r2, [r7, #12] + 8002c0a: 6812 ldr r2, [r2, #0] + 8002c0c: 4611 mov r1, r2 + 8002c0e: 687a ldr r2, [r7, #4] + 8002c10: 01d2 lsls r2, r2, #7 + 8002c12: 440a add r2, r1 + 8002c14: 3284 adds r2, #132 ; 0x84 + 8002c16: f403 4370 and.w r3, r3, #61440 ; 0xf000 + 8002c1a: 6093 str r3, [r2, #8] + LTDC_LAYER(hltdc, LayerIdx)->WVPCR = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp); + 8002c1c: 68bb ldr r3, [r7, #8] + 8002c1e: 689a ldr r2, [r3, #8] + 8002c20: 68fb ldr r3, [r7, #12] + 8002c22: 681b ldr r3, [r3, #0] + 8002c24: 68db ldr r3, [r3, #12] + 8002c26: f3c3 030a ubfx r3, r3, #0, #11 + 8002c2a: 4413 add r3, r2 + 8002c2c: 1c5a adds r2, r3, #1 + 8002c2e: 68fb ldr r3, [r7, #12] + 8002c30: 681b ldr r3, [r3, #0] + 8002c32: 4619 mov r1, r3 + 8002c34: 687b ldr r3, [r7, #4] + 8002c36: 01db lsls r3, r3, #7 + 8002c38: 440b add r3, r1 + 8002c3a: 3384 adds r3, #132 ; 0x84 + 8002c3c: 4619 mov r1, r3 + 8002c3e: 69fb ldr r3, [r7, #28] + 8002c40: 4313 orrs r3, r2 + 8002c42: 608b str r3, [r1, #8] + + /* Specifies the pixel format */ + LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF); + 8002c44: 68fb ldr r3, [r7, #12] + 8002c46: 681b ldr r3, [r3, #0] + 8002c48: 461a mov r2, r3 + 8002c4a: 687b ldr r3, [r7, #4] + 8002c4c: 01db lsls r3, r3, #7 + 8002c4e: 4413 add r3, r2 + 8002c50: 3384 adds r3, #132 ; 0x84 + 8002c52: 691b ldr r3, [r3, #16] + 8002c54: 68fa ldr r2, [r7, #12] + 8002c56: 6812 ldr r2, [r2, #0] + 8002c58: 4611 mov r1, r2 + 8002c5a: 687a ldr r2, [r7, #4] + 8002c5c: 01d2 lsls r2, r2, #7 + 8002c5e: 440a add r2, r1 + 8002c60: 3284 adds r2, #132 ; 0x84 + 8002c62: f023 0307 bic.w r3, r3, #7 + 8002c66: 6113 str r3, [r2, #16] + LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat); + 8002c68: 68fb ldr r3, [r7, #12] + 8002c6a: 681b ldr r3, [r3, #0] + 8002c6c: 461a mov r2, r3 + 8002c6e: 687b ldr r3, [r7, #4] + 8002c70: 01db lsls r3, r3, #7 + 8002c72: 4413 add r3, r2 + 8002c74: 3384 adds r3, #132 ; 0x84 + 8002c76: 461a mov r2, r3 + 8002c78: 68bb ldr r3, [r7, #8] + 8002c7a: 691b ldr r3, [r3, #16] + 8002c7c: 6113 str r3, [r2, #16] + + /* Configure the default color values */ + tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U); + 8002c7e: 68bb ldr r3, [r7, #8] + 8002c80: f893 3031 ldrb.w r3, [r3, #49] ; 0x31 + 8002c84: 021b lsls r3, r3, #8 + 8002c86: 61fb str r3, [r7, #28] + tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U); + 8002c88: 68bb ldr r3, [r7, #8] + 8002c8a: f893 3032 ldrb.w r3, [r3, #50] ; 0x32 + 8002c8e: 041b lsls r3, r3, #16 + 8002c90: 61bb str r3, [r7, #24] + tmp2 = (pLayerCfg->Alpha0 << 24U); + 8002c92: 68bb ldr r3, [r7, #8] + 8002c94: 699b ldr r3, [r3, #24] + 8002c96: 061b lsls r3, r3, #24 + 8002c98: 617b str r3, [r7, #20] + LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | + 8002c9a: 68fb ldr r3, [r7, #12] + 8002c9c: 681b ldr r3, [r3, #0] + 8002c9e: 461a mov r2, r3 + 8002ca0: 687b ldr r3, [r7, #4] + 8002ca2: 01db lsls r3, r3, #7 + 8002ca4: 4413 add r3, r2 + 8002ca6: 3384 adds r3, #132 ; 0x84 + 8002ca8: 699b ldr r3, [r3, #24] + 8002caa: 68fb ldr r3, [r7, #12] + 8002cac: 681b ldr r3, [r3, #0] + 8002cae: 461a mov r2, r3 + 8002cb0: 687b ldr r3, [r7, #4] + 8002cb2: 01db lsls r3, r3, #7 + 8002cb4: 4413 add r3, r2 + 8002cb6: 3384 adds r3, #132 ; 0x84 + 8002cb8: 461a mov r2, r3 + 8002cba: 2300 movs r3, #0 + 8002cbc: 6193 str r3, [r2, #24] + LTDC_LxDCCR_DCALPHA); + LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); + 8002cbe: 68bb ldr r3, [r7, #8] + 8002cc0: f893 3030 ldrb.w r3, [r3, #48] ; 0x30 + 8002cc4: 461a mov r2, r3 + 8002cc6: 69fb ldr r3, [r7, #28] + 8002cc8: 431a orrs r2, r3 + 8002cca: 69bb ldr r3, [r7, #24] + 8002ccc: 431a orrs r2, r3 + 8002cce: 68fb ldr r3, [r7, #12] + 8002cd0: 681b ldr r3, [r3, #0] + 8002cd2: 4619 mov r1, r3 + 8002cd4: 687b ldr r3, [r7, #4] + 8002cd6: 01db lsls r3, r3, #7 + 8002cd8: 440b add r3, r1 + 8002cda: 3384 adds r3, #132 ; 0x84 + 8002cdc: 4619 mov r1, r3 + 8002cde: 697b ldr r3, [r7, #20] + 8002ce0: 4313 orrs r3, r2 + 8002ce2: 618b str r3, [r1, #24] + + /* Specifies the constant alpha value */ + LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA); + 8002ce4: 68fb ldr r3, [r7, #12] + 8002ce6: 681b ldr r3, [r3, #0] + 8002ce8: 461a mov r2, r3 + 8002cea: 687b ldr r3, [r7, #4] + 8002cec: 01db lsls r3, r3, #7 + 8002cee: 4413 add r3, r2 + 8002cf0: 3384 adds r3, #132 ; 0x84 + 8002cf2: 695b ldr r3, [r3, #20] + 8002cf4: 68fa ldr r2, [r7, #12] + 8002cf6: 6812 ldr r2, [r2, #0] + 8002cf8: 4611 mov r1, r2 + 8002cfa: 687a ldr r2, [r7, #4] + 8002cfc: 01d2 lsls r2, r2, #7 + 8002cfe: 440a add r2, r1 + 8002d00: 3284 adds r2, #132 ; 0x84 + 8002d02: f023 03ff bic.w r3, r3, #255 ; 0xff + 8002d06: 6153 str r3, [r2, #20] + LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha); + 8002d08: 68fb ldr r3, [r7, #12] + 8002d0a: 681b ldr r3, [r3, #0] + 8002d0c: 461a mov r2, r3 + 8002d0e: 687b ldr r3, [r7, #4] + 8002d10: 01db lsls r3, r3, #7 + 8002d12: 4413 add r3, r2 + 8002d14: 3384 adds r3, #132 ; 0x84 + 8002d16: 461a mov r2, r3 + 8002d18: 68bb ldr r3, [r7, #8] + 8002d1a: 695b ldr r3, [r3, #20] + 8002d1c: 6153 str r3, [r2, #20] + + /* Specifies the blending factors */ + LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1); + 8002d1e: 68fb ldr r3, [r7, #12] + 8002d20: 681b ldr r3, [r3, #0] + 8002d22: 461a mov r2, r3 + 8002d24: 687b ldr r3, [r7, #4] + 8002d26: 01db lsls r3, r3, #7 + 8002d28: 4413 add r3, r2 + 8002d2a: 3384 adds r3, #132 ; 0x84 + 8002d2c: 69da ldr r2, [r3, #28] + 8002d2e: 68fb ldr r3, [r7, #12] + 8002d30: 681b ldr r3, [r3, #0] + 8002d32: 4619 mov r1, r3 + 8002d34: 687b ldr r3, [r7, #4] + 8002d36: 01db lsls r3, r3, #7 + 8002d38: 440b add r3, r1 + 8002d3a: 3384 adds r3, #132 ; 0x84 + 8002d3c: 4619 mov r1, r3 + 8002d3e: 4b58 ldr r3, [pc, #352] ; (8002ea0 ) + 8002d40: 4013 ands r3, r2 + 8002d42: 61cb str r3, [r1, #28] + LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2); + 8002d44: 68bb ldr r3, [r7, #8] + 8002d46: 69da ldr r2, [r3, #28] + 8002d48: 68bb ldr r3, [r7, #8] + 8002d4a: 6a1b ldr r3, [r3, #32] + 8002d4c: 68f9 ldr r1, [r7, #12] + 8002d4e: 6809 ldr r1, [r1, #0] + 8002d50: 4608 mov r0, r1 + 8002d52: 6879 ldr r1, [r7, #4] + 8002d54: 01c9 lsls r1, r1, #7 + 8002d56: 4401 add r1, r0 + 8002d58: 3184 adds r1, #132 ; 0x84 + 8002d5a: 4313 orrs r3, r2 + 8002d5c: 61cb str r3, [r1, #28] + + /* Configure the color frame buffer start address */ + LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD); + 8002d5e: 68fb ldr r3, [r7, #12] + 8002d60: 681b ldr r3, [r3, #0] + 8002d62: 461a mov r2, r3 + 8002d64: 687b ldr r3, [r7, #4] + 8002d66: 01db lsls r3, r3, #7 + 8002d68: 4413 add r3, r2 + 8002d6a: 3384 adds r3, #132 ; 0x84 + 8002d6c: 6a9b ldr r3, [r3, #40] ; 0x28 + 8002d6e: 68fb ldr r3, [r7, #12] + 8002d70: 681b ldr r3, [r3, #0] + 8002d72: 461a mov r2, r3 + 8002d74: 687b ldr r3, [r7, #4] + 8002d76: 01db lsls r3, r3, #7 + 8002d78: 4413 add r3, r2 + 8002d7a: 3384 adds r3, #132 ; 0x84 + 8002d7c: 461a mov r2, r3 + 8002d7e: 2300 movs r3, #0 + 8002d80: 6293 str r3, [r2, #40] ; 0x28 + LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress); + 8002d82: 68fb ldr r3, [r7, #12] + 8002d84: 681b ldr r3, [r3, #0] + 8002d86: 461a mov r2, r3 + 8002d88: 687b ldr r3, [r7, #4] + 8002d8a: 01db lsls r3, r3, #7 + 8002d8c: 4413 add r3, r2 + 8002d8e: 3384 adds r3, #132 ; 0x84 + 8002d90: 461a mov r2, r3 + 8002d92: 68bb ldr r3, [r7, #8] + 8002d94: 6a5b ldr r3, [r3, #36] ; 0x24 + 8002d96: 6293 str r3, [r2, #40] ; 0x28 + + if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888) + 8002d98: 68bb ldr r3, [r7, #8] + 8002d9a: 691b ldr r3, [r3, #16] + 8002d9c: 2b00 cmp r3, #0 + 8002d9e: d102 bne.n 8002da6 + { + tmp = 4U; + 8002da0: 2304 movs r3, #4 + 8002da2: 61fb str r3, [r7, #28] + 8002da4: e01b b.n 8002dde + } + else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888) + 8002da6: 68bb ldr r3, [r7, #8] + 8002da8: 691b ldr r3, [r3, #16] + 8002daa: 2b01 cmp r3, #1 + 8002dac: d102 bne.n 8002db4 + { + tmp = 3U; + 8002dae: 2303 movs r3, #3 + 8002db0: 61fb str r3, [r7, #28] + 8002db2: e014 b.n 8002dde + } + else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \ + 8002db4: 68bb ldr r3, [r7, #8] + 8002db6: 691b ldr r3, [r3, #16] + 8002db8: 2b04 cmp r3, #4 + 8002dba: d00b beq.n 8002dd4 + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \ + 8002dbc: 68bb ldr r3, [r7, #8] + 8002dbe: 691b ldr r3, [r3, #16] + else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \ + 8002dc0: 2b02 cmp r3, #2 + 8002dc2: d007 beq.n 8002dd4 + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \ + 8002dc4: 68bb ldr r3, [r7, #8] + 8002dc6: 691b ldr r3, [r3, #16] + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \ + 8002dc8: 2b03 cmp r3, #3 + 8002dca: d003 beq.n 8002dd4 + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88)) + 8002dcc: 68bb ldr r3, [r7, #8] + 8002dce: 691b ldr r3, [r3, #16] + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \ + 8002dd0: 2b07 cmp r3, #7 + 8002dd2: d102 bne.n 8002dda + { + tmp = 2U; + 8002dd4: 2302 movs r3, #2 + 8002dd6: 61fb str r3, [r7, #28] + 8002dd8: e001 b.n 8002dde + } + else + { + tmp = 1U; + 8002dda: 2301 movs r3, #1 + 8002ddc: 61fb str r3, [r7, #28] + } + + /* Configure the color frame buffer pitch in byte */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP); + 8002dde: 68fb ldr r3, [r7, #12] + 8002de0: 681b ldr r3, [r3, #0] + 8002de2: 461a mov r2, r3 + 8002de4: 687b ldr r3, [r7, #4] + 8002de6: 01db lsls r3, r3, #7 + 8002de8: 4413 add r3, r2 + 8002dea: 3384 adds r3, #132 ; 0x84 + 8002dec: 6adb ldr r3, [r3, #44] ; 0x2c + 8002dee: 68fa ldr r2, [r7, #12] + 8002df0: 6812 ldr r2, [r2, #0] + 8002df2: 4611 mov r1, r2 + 8002df4: 687a ldr r2, [r7, #4] + 8002df6: 01d2 lsls r2, r2, #7 + 8002df8: 440a add r2, r1 + 8002dfa: 3284 adds r2, #132 ; 0x84 + 8002dfc: f003 23e0 and.w r3, r3, #3758153728 ; 0xe000e000 + 8002e00: 62d3 str r3, [r2, #44] ; 0x2c + LTDC_LAYER(hltdc, LayerIdx)->CFBLR = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp) + 7U)); + 8002e02: 68bb ldr r3, [r7, #8] + 8002e04: 6a9b ldr r3, [r3, #40] ; 0x28 + 8002e06: 69fa ldr r2, [r7, #28] + 8002e08: fb02 f303 mul.w r3, r2, r3 + 8002e0c: 041a lsls r2, r3, #16 + 8002e0e: 68bb ldr r3, [r7, #8] + 8002e10: 6859 ldr r1, [r3, #4] + 8002e12: 68bb ldr r3, [r7, #8] + 8002e14: 681b ldr r3, [r3, #0] + 8002e16: 1acb subs r3, r1, r3 + 8002e18: 69f9 ldr r1, [r7, #28] + 8002e1a: fb01 f303 mul.w r3, r1, r3 + 8002e1e: 3307 adds r3, #7 + 8002e20: 68f9 ldr r1, [r7, #12] + 8002e22: 6809 ldr r1, [r1, #0] + 8002e24: 4608 mov r0, r1 + 8002e26: 6879 ldr r1, [r7, #4] + 8002e28: 01c9 lsls r1, r1, #7 + 8002e2a: 4401 add r1, r0 + 8002e2c: 3184 adds r1, #132 ; 0x84 + 8002e2e: 4313 orrs r3, r2 + 8002e30: 62cb str r3, [r1, #44] ; 0x2c + /* Configure the frame buffer line number */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLNR &= ~(LTDC_LxCFBLNR_CFBLNBR); + 8002e32: 68fb ldr r3, [r7, #12] + 8002e34: 681b ldr r3, [r3, #0] + 8002e36: 461a mov r2, r3 + 8002e38: 687b ldr r3, [r7, #4] + 8002e3a: 01db lsls r3, r3, #7 + 8002e3c: 4413 add r3, r2 + 8002e3e: 3384 adds r3, #132 ; 0x84 + 8002e40: 6b1a ldr r2, [r3, #48] ; 0x30 + 8002e42: 68fb ldr r3, [r7, #12] + 8002e44: 681b ldr r3, [r3, #0] + 8002e46: 4619 mov r1, r3 + 8002e48: 687b ldr r3, [r7, #4] + 8002e4a: 01db lsls r3, r3, #7 + 8002e4c: 440b add r3, r1 + 8002e4e: 3384 adds r3, #132 ; 0x84 + 8002e50: 4619 mov r1, r3 + 8002e52: 4b14 ldr r3, [pc, #80] ; (8002ea4 ) + 8002e54: 4013 ands r3, r2 + 8002e56: 630b str r3, [r1, #48] ; 0x30 + LTDC_LAYER(hltdc, LayerIdx)->CFBLNR = (pLayerCfg->ImageHeight); + 8002e58: 68fb ldr r3, [r7, #12] + 8002e5a: 681b ldr r3, [r3, #0] + 8002e5c: 461a mov r2, r3 + 8002e5e: 687b ldr r3, [r7, #4] + 8002e60: 01db lsls r3, r3, #7 + 8002e62: 4413 add r3, r2 + 8002e64: 3384 adds r3, #132 ; 0x84 + 8002e66: 461a mov r2, r3 + 8002e68: 68bb ldr r3, [r7, #8] + 8002e6a: 6adb ldr r3, [r3, #44] ; 0x2c + 8002e6c: 6313 str r3, [r2, #48] ; 0x30 + + /* Enable LTDC_Layer by setting LEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN; + 8002e6e: 68fb ldr r3, [r7, #12] + 8002e70: 681b ldr r3, [r3, #0] + 8002e72: 461a mov r2, r3 + 8002e74: 687b ldr r3, [r7, #4] + 8002e76: 01db lsls r3, r3, #7 + 8002e78: 4413 add r3, r2 + 8002e7a: 3384 adds r3, #132 ; 0x84 + 8002e7c: 681b ldr r3, [r3, #0] + 8002e7e: 68fa ldr r2, [r7, #12] + 8002e80: 6812 ldr r2, [r2, #0] + 8002e82: 4611 mov r1, r2 + 8002e84: 687a ldr r2, [r7, #4] + 8002e86: 01d2 lsls r2, r2, #7 + 8002e88: 440a add r2, r1 + 8002e8a: 3284 adds r2, #132 ; 0x84 + 8002e8c: f043 0301 orr.w r3, r3, #1 + 8002e90: 6013 str r3, [r2, #0] +} + 8002e92: bf00 nop + 8002e94: 3724 adds r7, #36 ; 0x24 + 8002e96: 46bd mov sp, r7 + 8002e98: f85d 7b04 ldr.w r7, [sp], #4 + 8002e9c: 4770 bx lr + 8002e9e: bf00 nop + 8002ea0: fffff8f8 .word 0xfffff8f8 + 8002ea4: fffff800 .word 0xfffff800 + +08002ea8 : + * in the OSPI_InitTypeDef and initialize the associated handle. + * @param hospi : OSPI handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi) +{ + 8002ea8: b580 push {r7, lr} + 8002eaa: b086 sub sp, #24 + 8002eac: af02 add r7, sp, #8 + 8002eae: 6078 str r0, [r7, #4] + HAL_StatusTypeDef status = HAL_OK; + 8002eb0: 2300 movs r3, #0 + 8002eb2: 73fb strb r3, [r7, #15] + uint32_t tickstart = HAL_GetTick(); + 8002eb4: f7fe fd52 bl 800195c + 8002eb8: 60b8 str r0, [r7, #8] + + /* Check the OSPI handle allocation */ + if (hospi == NULL) + 8002eba: 687b ldr r3, [r7, #4] + 8002ebc: 2b00 cmp r3, #0 + 8002ebe: d102 bne.n 8002ec6 + { + status = HAL_ERROR; + 8002ec0: 2301 movs r3, #1 + 8002ec2: 73fb strb r3, [r7, #15] + 8002ec4: e0a5 b.n 8003012 + assert_param(IS_OSPI_CS_BOUNDARY (hospi->Init.ChipSelectBoundary)); + assert_param(IS_OSPI_DLYBYP (hospi->Init.DelayBlockBypass)); + assert_param(IS_OSPI_MAXTRAN (hospi->Init.MaxTran)); + + /* Initialize error code */ + hospi->ErrorCode = HAL_OSPI_ERROR_NONE; + 8002ec6: 687b ldr r3, [r7, #4] + 8002ec8: 2200 movs r2, #0 + 8002eca: 655a str r2, [r3, #84] ; 0x54 + + /* Check if the state is the reset state */ + if (hospi->State == HAL_OSPI_STATE_RESET) + 8002ecc: 687b ldr r3, [r7, #4] + 8002ece: 6d1b ldr r3, [r3, #80] ; 0x50 + 8002ed0: 2b00 cmp r3, #0 + 8002ed2: f040 809e bne.w 8003012 + + /* Init the low level hardware */ + hospi->MspInitCallback(hospi); +#else + /* Initialization of the low level hardware */ + HAL_OSPI_MspInit(hospi); + 8002ed6: 6878 ldr r0, [r7, #4] + 8002ed8: f7fe f9ae bl 8001238 +#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + + /* Configure the default timeout for the OSPI memory access */ + (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE); + 8002edc: f241 3188 movw r1, #5000 ; 0x1388 + 8002ee0: 6878 ldr r0, [r7, #4] + 8002ee2: f000 f89d bl 8003020 + + /* Configure memory type, device size, chip select high time, delay block bypass, + free running clock, clock mode */ + MODIFY_REG(hospi->Instance->DCR1, + 8002ee6: 687b ldr r3, [r7, #4] + 8002ee8: 681b ldr r3, [r3, #0] + 8002eea: 689a ldr r2, [r3, #8] + 8002eec: 4b4b ldr r3, [pc, #300] ; (800301c ) + 8002eee: 4013 ands r3, r2 + 8002ef0: 687a ldr r2, [r7, #4] + 8002ef2: 68d1 ldr r1, [r2, #12] + 8002ef4: 687a ldr r2, [r7, #4] + 8002ef6: 6912 ldr r2, [r2, #16] + 8002ef8: 3a01 subs r2, #1 + 8002efa: 0412 lsls r2, r2, #16 + 8002efc: 4311 orrs r1, r2 + 8002efe: 687a ldr r2, [r7, #4] + 8002f00: 6952 ldr r2, [r2, #20] + 8002f02: 3a01 subs r2, #1 + 8002f04: 0212 lsls r2, r2, #8 + 8002f06: 4311 orrs r1, r2 + 8002f08: 687a ldr r2, [r7, #4] + 8002f0a: 6b52 ldr r2, [r2, #52] ; 0x34 + 8002f0c: 4311 orrs r1, r2 + 8002f0e: 687a ldr r2, [r7, #4] + 8002f10: 69d2 ldr r2, [r2, #28] + 8002f12: 4311 orrs r1, r2 + 8002f14: 687a ldr r2, [r7, #4] + 8002f16: 6812 ldr r2, [r2, #0] + 8002f18: 430b orrs r3, r1 + 8002f1a: 6093 str r3, [r2, #8] + (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) | + ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) | + hospi->Init.DelayBlockBypass | hospi->Init.ClockMode)); + + /* Configure wrap size */ + MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize); + 8002f1c: 687b ldr r3, [r7, #4] + 8002f1e: 681b ldr r3, [r3, #0] + 8002f20: 68db ldr r3, [r3, #12] + 8002f22: f423 21e0 bic.w r1, r3, #458752 ; 0x70000 + 8002f26: 687b ldr r3, [r7, #4] + 8002f28: 6a1a ldr r2, [r3, #32] + 8002f2a: 687b ldr r3, [r7, #4] + 8002f2c: 681b ldr r3, [r3, #0] + 8002f2e: 430a orrs r2, r1 + 8002f30: 60da str r2, [r3, #12] + + /* Configure chip select boundary and maximum transfer */ + hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) | + 8002f32: 687b ldr r3, [r7, #4] + 8002f34: 6b1b ldr r3, [r3, #48] ; 0x30 + 8002f36: 0419 lsls r1, r3, #16 + (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos)); + 8002f38: 687b ldr r3, [r7, #4] + 8002f3a: 6b9a ldr r2, [r3, #56] ; 0x38 + hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) | + 8002f3c: 687b ldr r3, [r7, #4] + 8002f3e: 681b ldr r3, [r3, #0] + 8002f40: 430a orrs r2, r1 + 8002f42: 611a str r2, [r3, #16] + + /* Configure refresh */ + hospi->Instance->DCR4 = hospi->Init.Refresh; + 8002f44: 687b ldr r3, [r7, #4] + 8002f46: 681b ldr r3, [r3, #0] + 8002f48: 687a ldr r2, [r7, #4] + 8002f4a: 6bd2 ldr r2, [r2, #60] ; 0x3c + 8002f4c: 615a str r2, [r3, #20] + + /* Configure FIFO threshold */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos)); + 8002f4e: 687b ldr r3, [r7, #4] + 8002f50: 681b ldr r3, [r3, #0] + 8002f52: 681b ldr r3, [r3, #0] + 8002f54: f423 51f8 bic.w r1, r3, #7936 ; 0x1f00 + 8002f58: 687b ldr r3, [r7, #4] + 8002f5a: 685b ldr r3, [r3, #4] + 8002f5c: 3b01 subs r3, #1 + 8002f5e: 021a lsls r2, r3, #8 + 8002f60: 687b ldr r3, [r7, #4] + 8002f62: 681b ldr r3, [r3, #0] + 8002f64: 430a orrs r2, r1 + 8002f66: 601a str r2, [r3, #0] + + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout); + 8002f68: 687b ldr r3, [r7, #4] + 8002f6a: 6d9b ldr r3, [r3, #88] ; 0x58 + 8002f6c: 9300 str r3, [sp, #0] + 8002f6e: 68bb ldr r3, [r7, #8] + 8002f70: 2200 movs r2, #0 + 8002f72: 2120 movs r1, #32 + 8002f74: 6878 ldr r0, [r7, #4] + 8002f76: f000 fd4b bl 8003a10 + 8002f7a: 4603 mov r3, r0 + 8002f7c: 73fb strb r3, [r7, #15] + + if (status == HAL_OK) + 8002f7e: 7bfb ldrb r3, [r7, #15] + 8002f80: 2b00 cmp r3, #0 + 8002f82: d146 bne.n 8003012 + { + /* Configure clock prescaler */ + MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER, + 8002f84: 687b ldr r3, [r7, #4] + 8002f86: 681b ldr r3, [r3, #0] + 8002f88: 68db ldr r3, [r3, #12] + 8002f8a: f023 01ff bic.w r1, r3, #255 ; 0xff + 8002f8e: 687b ldr r3, [r7, #4] + 8002f90: 6a5b ldr r3, [r3, #36] ; 0x24 + 8002f92: 1e5a subs r2, r3, #1 + 8002f94: 687b ldr r3, [r7, #4] + 8002f96: 681b ldr r3, [r3, #0] + 8002f98: 430a orrs r2, r1 + 8002f9a: 60da str r2, [r3, #12] + ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos)); + + /* Configure Dual Quad mode */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad); + 8002f9c: 687b ldr r3, [r7, #4] + 8002f9e: 681b ldr r3, [r3, #0] + 8002fa0: 681b ldr r3, [r3, #0] + 8002fa2: f023 0140 bic.w r1, r3, #64 ; 0x40 + 8002fa6: 687b ldr r3, [r7, #4] + 8002fa8: 689a ldr r2, [r3, #8] + 8002faa: 687b ldr r3, [r7, #4] + 8002fac: 681b ldr r3, [r3, #0] + 8002fae: 430a orrs r2, r1 + 8002fb0: 601a str r2, [r3, #0] + + /* Configure sample shifting and delay hold quarter cycle */ + MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC), + 8002fb2: 687b ldr r3, [r7, #4] + 8002fb4: 681b ldr r3, [r3, #0] + 8002fb6: f8d3 3108 ldr.w r3, [r3, #264] ; 0x108 + 8002fba: f023 41a0 bic.w r1, r3, #1342177280 ; 0x50000000 + 8002fbe: 687b ldr r3, [r7, #4] + 8002fc0: 6a9a ldr r2, [r3, #40] ; 0x28 + 8002fc2: 687b ldr r3, [r7, #4] + 8002fc4: 6adb ldr r3, [r3, #44] ; 0x2c + 8002fc6: 431a orrs r2, r3 + 8002fc8: 687b ldr r3, [r7, #4] + 8002fca: 681b ldr r3, [r3, #0] + 8002fcc: 430a orrs r2, r1 + 8002fce: f8c3 2108 str.w r2, [r3, #264] ; 0x108 + (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle)); + + /* Enable OctoSPI */ + __HAL_OSPI_ENABLE(hospi); + 8002fd2: 687b ldr r3, [r7, #4] + 8002fd4: 681b ldr r3, [r3, #0] + 8002fd6: 681a ldr r2, [r3, #0] + 8002fd8: 687b ldr r3, [r7, #4] + 8002fda: 681b ldr r3, [r3, #0] + 8002fdc: f042 0201 orr.w r2, r2, #1 + 8002fe0: 601a str r2, [r3, #0] + + /* Enable free running clock if needed : must be done after OSPI enable */ + if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE) + 8002fe2: 687b ldr r3, [r7, #4] + 8002fe4: 699b ldr r3, [r3, #24] + 8002fe6: 2b02 cmp r3, #2 + 8002fe8: d107 bne.n 8002ffa + { + SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK); + 8002fea: 687b ldr r3, [r7, #4] + 8002fec: 681b ldr r3, [r3, #0] + 8002fee: 689a ldr r2, [r3, #8] + 8002ff0: 687b ldr r3, [r7, #4] + 8002ff2: 681b ldr r3, [r3, #0] + 8002ff4: f042 0202 orr.w r2, r2, #2 + 8002ff8: 609a str r2, [r3, #8] + } + + /* Initialize the OSPI state */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + 8002ffa: 687b ldr r3, [r7, #4] + 8002ffc: 68db ldr r3, [r3, #12] + 8002ffe: f1b3 6f80 cmp.w r3, #67108864 ; 0x4000000 + 8003002: d103 bne.n 800300c + { + hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT; + 8003004: 687b ldr r3, [r7, #4] + 8003006: 2201 movs r2, #1 + 8003008: 651a str r2, [r3, #80] ; 0x50 + 800300a: e002 b.n 8003012 + } + else + { + hospi->State = HAL_OSPI_STATE_READY; + 800300c: 687b ldr r3, [r7, #4] + 800300e: 2202 movs r2, #2 + 8003010: 651a str r2, [r3, #80] ; 0x50 + } + } + } + + /* Return function status */ + return status; + 8003012: 7bfb ldrb r3, [r7, #15] +} + 8003014: 4618 mov r0, r3 + 8003016: 3710 adds r7, #16 + 8003018: 46bd mov sp, r7 + 800301a: bd80 pop {r7, pc} + 800301c: f8e0f8f4 .word 0xf8e0f8f4 + +08003020 : + * @param hospi : OSPI handle. + * @param Timeout : Timeout for the memory access. + * @retval None + */ +HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout) +{ + 8003020: b480 push {r7} + 8003022: b083 sub sp, #12 + 8003024: af00 add r7, sp, #0 + 8003026: 6078 str r0, [r7, #4] + 8003028: 6039 str r1, [r7, #0] + hospi->Timeout = Timeout; + 800302a: 687b ldr r3, [r7, #4] + 800302c: 683a ldr r2, [r7, #0] + 800302e: 659a str r2, [r3, #88] ; 0x58 + return HAL_OK; + 8003030: 2300 movs r3, #0 +} + 8003032: 4618 mov r0, r3 + 8003034: 370c adds r7, #12 + 8003036: 46bd mov sp, r7 + 8003038: f85d 7b04 ldr.w r7, [sp], #4 + 800303c: 4770 bx lr + ... + +08003040 : + * @param cfg : Configuration of the IO Manager for the instance + * @param Timeout : Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout) +{ + 8003040: b580 push {r7, lr} + 8003042: b094 sub sp, #80 ; 0x50 + 8003044: af00 add r7, sp, #0 + 8003046: 60f8 str r0, [r7, #12] + 8003048: 60b9 str r1, [r7, #8] + 800304a: 607a str r2, [r7, #4] + HAL_StatusTypeDef status = HAL_OK; + 800304c: 2300 movs r3, #0 + 800304e: f887 304f strb.w r3, [r7, #79] ; 0x4f + uint32_t instance; + uint8_t index; + uint8_t ospi_enabled = 0U; + 8003052: 2300 movs r3, #0 + 8003054: f887 3046 strb.w r3, [r7, #70] ; 0x46 + assert_param(IS_OSPIM_PORT(cfg->NCSPort)); + assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort)); + assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort)); + assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime)); + + if (hospi->Instance == OCTOSPI1) + 8003058: 68fb ldr r3, [r7, #12] + 800305a: 681b ldr r3, [r3, #0] + 800305c: 4a9d ldr r2, [pc, #628] ; (80032d4 ) + 800305e: 4293 cmp r3, r2 + 8003060: d105 bne.n 800306e + { + instance = 0U; + 8003062: 2300 movs r3, #0 + 8003064: 64bb str r3, [r7, #72] ; 0x48 + other_instance = 1U; + 8003066: 2301 movs r3, #1 + 8003068: f887 3045 strb.w r3, [r7, #69] ; 0x45 + 800306c: e004 b.n 8003078 + } + else + { + instance = 1U; + 800306e: 2301 movs r3, #1 + 8003070: 64bb str r3, [r7, #72] ; 0x48 + other_instance = 0U; + 8003072: 2300 movs r3, #0 + 8003074: f887 3045 strb.w r3, [r7, #69] ; 0x45 + } + + /**************** Get current configuration of the instances ****************/ + for (index = 0U; index < OSPI_NB_INSTANCE; index++) + 8003078: 2300 movs r3, #0 + 800307a: f887 3047 strb.w r3, [r7, #71] ; 0x47 + 800307e: e01d b.n 80030bc + { + if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK) + 8003080: f897 3047 ldrb.w r3, [r7, #71] ; 0x47 + 8003084: 3301 adds r3, #1 + 8003086: b2d8 uxtb r0, r3 + 8003088: f897 2047 ldrb.w r2, [r7, #71] ; 0x47 + 800308c: f107 0114 add.w r1, r7, #20 + 8003090: 4613 mov r3, r2 + 8003092: 005b lsls r3, r3, #1 + 8003094: 4413 add r3, r2 + 8003096: 00db lsls r3, r3, #3 + 8003098: 440b add r3, r1 + 800309a: 4619 mov r1, r3 + 800309c: f000 fcf0 bl 8003a80 + 80030a0: 4603 mov r3, r0 + 80030a2: 2b00 cmp r3, #0 + 80030a4: d005 beq.n 80030b2 + { + status = HAL_ERROR; + 80030a6: 2301 movs r3, #1 + 80030a8: f887 304f strb.w r3, [r7, #79] ; 0x4f + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + 80030ac: 68fb ldr r3, [r7, #12] + 80030ae: 2208 movs r2, #8 + 80030b0: 655a str r2, [r3, #84] ; 0x54 + for (index = 0U; index < OSPI_NB_INSTANCE; index++) + 80030b2: f897 3047 ldrb.w r3, [r7, #71] ; 0x47 + 80030b6: 3301 adds r3, #1 + 80030b8: f887 3047 strb.w r3, [r7, #71] ; 0x47 + 80030bc: f897 3047 ldrb.w r3, [r7, #71] ; 0x47 + 80030c0: 2b01 cmp r3, #1 + 80030c2: d9dd bls.n 8003080 + } + } + + if (status == HAL_OK) + 80030c4: f897 304f ldrb.w r3, [r7, #79] ; 0x4f + 80030c8: 2b00 cmp r3, #0 + 80030ca: f040 8495 bne.w 80039f8 + { + /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/ + if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U) + 80030ce: 4b81 ldr r3, [pc, #516] ; (80032d4 ) + 80030d0: 681b ldr r3, [r3, #0] + 80030d2: f003 0301 and.w r3, r3, #1 + 80030d6: 2b00 cmp r3, #0 + 80030d8: d00b beq.n 80030f2 + { + CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN); + 80030da: 4b7e ldr r3, [pc, #504] ; (80032d4 ) + 80030dc: 681b ldr r3, [r3, #0] + 80030de: 4a7d ldr r2, [pc, #500] ; (80032d4 ) + 80030e0: f023 0301 bic.w r3, r3, #1 + 80030e4: 6013 str r3, [r2, #0] + ospi_enabled |= 0x1U; + 80030e6: f897 3046 ldrb.w r3, [r7, #70] ; 0x46 + 80030ea: f043 0301 orr.w r3, r3, #1 + 80030ee: f887 3046 strb.w r3, [r7, #70] ; 0x46 + } + if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U) + 80030f2: 4b79 ldr r3, [pc, #484] ; (80032d8 ) + 80030f4: 681b ldr r3, [r3, #0] + 80030f6: f003 0301 and.w r3, r3, #1 + 80030fa: 2b00 cmp r3, #0 + 80030fc: d00b beq.n 8003116 + { + CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN); + 80030fe: 4b76 ldr r3, [pc, #472] ; (80032d8 ) + 8003100: 681b ldr r3, [r3, #0] + 8003102: 4a75 ldr r2, [pc, #468] ; (80032d8 ) + 8003104: f023 0301 bic.w r3, r3, #1 + 8003108: 6013 str r3, [r2, #0] + ospi_enabled |= 0x2U; + 800310a: f897 3046 ldrb.w r3, [r7, #70] ; 0x46 + 800310e: f043 0302 orr.w r3, r3, #2 + 8003112: f887 3046 strb.w r3, [r7, #70] ; 0x46 + } + + /***************** Deactivation of previous configuration *****************/ + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN); + 8003116: 4971 ldr r1, [pc, #452] ; (80032dc ) + 8003118: 6cba ldr r2, [r7, #72] ; 0x48 + 800311a: 4613 mov r3, r2 + 800311c: 005b lsls r3, r3, #1 + 800311e: 4413 add r3, r2 + 8003120: 00db lsls r3, r3, #3 + 8003122: 3350 adds r3, #80 ; 0x50 + 8003124: 443b add r3, r7 + 8003126: 3b34 subs r3, #52 ; 0x34 + 8003128: 681b ldr r3, [r3, #0] + 800312a: 3b01 subs r3, #1 + 800312c: 009b lsls r3, r3, #2 + 800312e: 440b add r3, r1 + 8003130: 6859 ldr r1, [r3, #4] + 8003132: 486a ldr r0, [pc, #424] ; (80032dc ) + 8003134: 6cba ldr r2, [r7, #72] ; 0x48 + 8003136: 4613 mov r3, r2 + 8003138: 005b lsls r3, r3, #1 + 800313a: 4413 add r3, r2 + 800313c: 00db lsls r3, r3, #3 + 800313e: 3350 adds r3, #80 ; 0x50 + 8003140: 443b add r3, r7 + 8003142: 3b34 subs r3, #52 ; 0x34 + 8003144: 681b ldr r3, [r3, #0] + 8003146: 3b01 subs r3, #1 + 8003148: f421 7280 bic.w r2, r1, #256 ; 0x100 + 800314c: 009b lsls r3, r3, #2 + 800314e: 4403 add r3, r0 + 8003150: 605a str r2, [r3, #4] + if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U) + 8003152: 4b62 ldr r3, [pc, #392] ; (80032dc ) + 8003154: 681b ldr r3, [r3, #0] + 8003156: f003 0301 and.w r3, r3, #1 + 800315a: 2b00 cmp r3, #0 + 800315c: f000 80c0 beq.w 80032e0 + { + /* De-multiplexing should be performed */ + CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN); + 8003160: 4b5e ldr r3, [pc, #376] ; (80032dc ) + 8003162: 681b ldr r3, [r3, #0] + 8003164: 4a5d ldr r2, [pc, #372] ; (80032dc ) + 8003166: f023 0301 bic.w r3, r3, #1 + 800316a: 6013 str r3, [r2, #0] + + if (other_instance == 1U) + 800316c: f897 3045 ldrb.w r3, [r7, #69] ; 0x45 + 8003170: 2b01 cmp r3, #1 + 8003172: f040 8162 bne.w 800343a + { + SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKSRC); + 8003176: 4959 ldr r1, [pc, #356] ; (80032dc ) + 8003178: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800317c: 4613 mov r3, r2 + 800317e: 005b lsls r3, r3, #1 + 8003180: 4413 add r3, r2 + 8003182: 00db lsls r3, r3, #3 + 8003184: 3350 adds r3, #80 ; 0x50 + 8003186: 443b add r3, r7 + 8003188: 3b3c subs r3, #60 ; 0x3c + 800318a: 681b ldr r3, [r3, #0] + 800318c: 3b01 subs r3, #1 + 800318e: 009b lsls r3, r3, #2 + 8003190: 440b add r3, r1 + 8003192: 6859 ldr r1, [r3, #4] + 8003194: 4851 ldr r0, [pc, #324] ; (80032dc ) + 8003196: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800319a: 4613 mov r3, r2 + 800319c: 005b lsls r3, r3, #1 + 800319e: 4413 add r3, r2 + 80031a0: 00db lsls r3, r3, #3 + 80031a2: 3350 adds r3, #80 ; 0x50 + 80031a4: 443b add r3, r7 + 80031a6: 3b3c subs r3, #60 ; 0x3c + 80031a8: 681b ldr r3, [r3, #0] + 80031aa: 3b01 subs r3, #1 + 80031ac: f041 0202 orr.w r2, r1, #2 + 80031b0: 009b lsls r3, r3, #2 + 80031b2: 4403 add r3, r0 + 80031b4: 605a str r2, [r3, #4] + if (IOM_cfg[other_instance].DQSPort != 0U) + 80031b6: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80031ba: 4613 mov r3, r2 + 80031bc: 005b lsls r3, r3, #1 + 80031be: 4413 add r3, r2 + 80031c0: 00db lsls r3, r3, #3 + 80031c2: 3350 adds r3, #80 ; 0x50 + 80031c4: 443b add r3, r7 + 80031c6: 3b38 subs r3, #56 ; 0x38 + 80031c8: 681b ldr r3, [r3, #0] + 80031ca: 2b00 cmp r3, #0 + 80031cc: d01f beq.n 800320e + { + SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSSRC); + 80031ce: 4943 ldr r1, [pc, #268] ; (80032dc ) + 80031d0: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80031d4: 4613 mov r3, r2 + 80031d6: 005b lsls r3, r3, #1 + 80031d8: 4413 add r3, r2 + 80031da: 00db lsls r3, r3, #3 + 80031dc: 3350 adds r3, #80 ; 0x50 + 80031de: 443b add r3, r7 + 80031e0: 3b38 subs r3, #56 ; 0x38 + 80031e2: 681b ldr r3, [r3, #0] + 80031e4: 3b01 subs r3, #1 + 80031e6: 009b lsls r3, r3, #2 + 80031e8: 440b add r3, r1 + 80031ea: 6859 ldr r1, [r3, #4] + 80031ec: 483b ldr r0, [pc, #236] ; (80032dc ) + 80031ee: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80031f2: 4613 mov r3, r2 + 80031f4: 005b lsls r3, r3, #1 + 80031f6: 4413 add r3, r2 + 80031f8: 00db lsls r3, r3, #3 + 80031fa: 3350 adds r3, #80 ; 0x50 + 80031fc: 443b add r3, r7 + 80031fe: 3b38 subs r3, #56 ; 0x38 + 8003200: 681b ldr r3, [r3, #0] + 8003202: 3b01 subs r3, #1 + 8003204: f041 0220 orr.w r2, r1, #32 + 8003208: 009b lsls r3, r3, #2 + 800320a: 4403 add r3, r0 + 800320c: 605a str r2, [r3, #4] + } + if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE) + 800320e: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003212: 4613 mov r3, r2 + 8003214: 005b lsls r3, r3, #1 + 8003216: 4413 add r3, r2 + 8003218: 00db lsls r3, r3, #3 + 800321a: 3350 adds r3, #80 ; 0x50 + 800321c: 443b add r3, r7 + 800321e: 3b30 subs r3, #48 ; 0x30 + 8003220: 681b ldr r3, [r3, #0] + 8003222: 2b00 cmp r3, #0 + 8003224: d023 beq.n 800326e + { + SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLSRC_1); + 8003226: 492d ldr r1, [pc, #180] ; (80032dc ) + 8003228: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800322c: 4613 mov r3, r2 + 800322e: 005b lsls r3, r3, #1 + 8003230: 4413 add r3, r2 + 8003232: 00db lsls r3, r3, #3 + 8003234: 3350 adds r3, #80 ; 0x50 + 8003236: 443b add r3, r7 + 8003238: 3b30 subs r3, #48 ; 0x30 + 800323a: 681b ldr r3, [r3, #0] + 800323c: 3b01 subs r3, #1 + 800323e: f003 0301 and.w r3, r3, #1 + 8003242: 009b lsls r3, r3, #2 + 8003244: 440b add r3, r1 + 8003246: 6859 ldr r1, [r3, #4] + 8003248: 4824 ldr r0, [pc, #144] ; (80032dc ) + 800324a: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800324e: 4613 mov r3, r2 + 8003250: 005b lsls r3, r3, #1 + 8003252: 4413 add r3, r2 + 8003254: 00db lsls r3, r3, #3 + 8003256: 3350 adds r3, #80 ; 0x50 + 8003258: 443b add r3, r7 + 800325a: 3b30 subs r3, #48 ; 0x30 + 800325c: 681b ldr r3, [r3, #0] + 800325e: 3b01 subs r3, #1 + 8003260: f003 0301 and.w r3, r3, #1 + 8003264: f441 2280 orr.w r2, r1, #262144 ; 0x40000 + 8003268: 009b lsls r3, r3, #2 + 800326a: 4403 add r3, r0 + 800326c: 605a str r2, [r3, #4] + } + if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE) + 800326e: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003272: 4613 mov r3, r2 + 8003274: 005b lsls r3, r3, #1 + 8003276: 4413 add r3, r2 + 8003278: 00db lsls r3, r3, #3 + 800327a: 3350 adds r3, #80 ; 0x50 + 800327c: 443b add r3, r7 + 800327e: 3b2c subs r3, #44 ; 0x2c + 8003280: 681b ldr r3, [r3, #0] + 8003282: 2b00 cmp r3, #0 + 8003284: f000 80d9 beq.w 800343a + { + SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHSRC_1); + 8003288: 4914 ldr r1, [pc, #80] ; (80032dc ) + 800328a: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800328e: 4613 mov r3, r2 + 8003290: 005b lsls r3, r3, #1 + 8003292: 4413 add r3, r2 + 8003294: 00db lsls r3, r3, #3 + 8003296: 3350 adds r3, #80 ; 0x50 + 8003298: 443b add r3, r7 + 800329a: 3b2c subs r3, #44 ; 0x2c + 800329c: 681b ldr r3, [r3, #0] + 800329e: 3b01 subs r3, #1 + 80032a0: f003 0301 and.w r3, r3, #1 + 80032a4: 009b lsls r3, r3, #2 + 80032a6: 440b add r3, r1 + 80032a8: 6859 ldr r1, [r3, #4] + 80032aa: 480c ldr r0, [pc, #48] ; (80032dc ) + 80032ac: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80032b0: 4613 mov r3, r2 + 80032b2: 005b lsls r3, r3, #1 + 80032b4: 4413 add r3, r2 + 80032b6: 00db lsls r3, r3, #3 + 80032b8: 3350 adds r3, #80 ; 0x50 + 80032ba: 443b add r3, r7 + 80032bc: 3b2c subs r3, #44 ; 0x2c + 80032be: 681b ldr r3, [r3, #0] + 80032c0: 3b01 subs r3, #1 + 80032c2: f003 0301 and.w r3, r3, #1 + 80032c6: f041 6280 orr.w r2, r1, #67108864 ; 0x4000000 + 80032ca: 009b lsls r3, r3, #2 + 80032cc: 4403 add r3, r0 + 80032ce: 605a str r2, [r3, #4] + 80032d0: e0b3 b.n 800343a + 80032d2: bf00 nop + 80032d4: 52005000 .word 0x52005000 + 80032d8: 5200a000 .word 0x5200a000 + 80032dc: 5200b400 .word 0x5200b400 + } + } + } + else + { + if (IOM_cfg[instance].ClkPort != 0U) + 80032e0: 6cba ldr r2, [r7, #72] ; 0x48 + 80032e2: 4613 mov r3, r2 + 80032e4: 005b lsls r3, r3, #1 + 80032e6: 4413 add r3, r2 + 80032e8: 00db lsls r3, r3, #3 + 80032ea: 3350 adds r3, #80 ; 0x50 + 80032ec: 443b add r3, r7 + 80032ee: 3b3c subs r3, #60 ; 0x3c + 80032f0: 681b ldr r3, [r3, #0] + 80032f2: 2b00 cmp r3, #0 + 80032f4: f000 80a1 beq.w 800343a + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN); + 80032f8: 4993 ldr r1, [pc, #588] ; (8003548 ) + 80032fa: 6cba ldr r2, [r7, #72] ; 0x48 + 80032fc: 4613 mov r3, r2 + 80032fe: 005b lsls r3, r3, #1 + 8003300: 4413 add r3, r2 + 8003302: 00db lsls r3, r3, #3 + 8003304: 3350 adds r3, #80 ; 0x50 + 8003306: 443b add r3, r7 + 8003308: 3b3c subs r3, #60 ; 0x3c + 800330a: 681b ldr r3, [r3, #0] + 800330c: 3b01 subs r3, #1 + 800330e: 009b lsls r3, r3, #2 + 8003310: 440b add r3, r1 + 8003312: 6859 ldr r1, [r3, #4] + 8003314: 488c ldr r0, [pc, #560] ; (8003548 ) + 8003316: 6cba ldr r2, [r7, #72] ; 0x48 + 8003318: 4613 mov r3, r2 + 800331a: 005b lsls r3, r3, #1 + 800331c: 4413 add r3, r2 + 800331e: 00db lsls r3, r3, #3 + 8003320: 3350 adds r3, #80 ; 0x50 + 8003322: 443b add r3, r7 + 8003324: 3b3c subs r3, #60 ; 0x3c + 8003326: 681b ldr r3, [r3, #0] + 8003328: 3b01 subs r3, #1 + 800332a: f021 0201 bic.w r2, r1, #1 + 800332e: 009b lsls r3, r3, #2 + 8003330: 4403 add r3, r0 + 8003332: 605a str r2, [r3, #4] + if (IOM_cfg[instance].DQSPort != 0U) + 8003334: 6cba ldr r2, [r7, #72] ; 0x48 + 8003336: 4613 mov r3, r2 + 8003338: 005b lsls r3, r3, #1 + 800333a: 4413 add r3, r2 + 800333c: 00db lsls r3, r3, #3 + 800333e: 3350 adds r3, #80 ; 0x50 + 8003340: 443b add r3, r7 + 8003342: 3b38 subs r3, #56 ; 0x38 + 8003344: 681b ldr r3, [r3, #0] + 8003346: 2b00 cmp r3, #0 + 8003348: d01d beq.n 8003386 + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN); + 800334a: 497f ldr r1, [pc, #508] ; (8003548 ) + 800334c: 6cba ldr r2, [r7, #72] ; 0x48 + 800334e: 4613 mov r3, r2 + 8003350: 005b lsls r3, r3, #1 + 8003352: 4413 add r3, r2 + 8003354: 00db lsls r3, r3, #3 + 8003356: 3350 adds r3, #80 ; 0x50 + 8003358: 443b add r3, r7 + 800335a: 3b38 subs r3, #56 ; 0x38 + 800335c: 681b ldr r3, [r3, #0] + 800335e: 3b01 subs r3, #1 + 8003360: 009b lsls r3, r3, #2 + 8003362: 440b add r3, r1 + 8003364: 6859 ldr r1, [r3, #4] + 8003366: 4878 ldr r0, [pc, #480] ; (8003548 ) + 8003368: 6cba ldr r2, [r7, #72] ; 0x48 + 800336a: 4613 mov r3, r2 + 800336c: 005b lsls r3, r3, #1 + 800336e: 4413 add r3, r2 + 8003370: 00db lsls r3, r3, #3 + 8003372: 3350 adds r3, #80 ; 0x50 + 8003374: 443b add r3, r7 + 8003376: 3b38 subs r3, #56 ; 0x38 + 8003378: 681b ldr r3, [r3, #0] + 800337a: 3b01 subs r3, #1 + 800337c: f021 0210 bic.w r2, r1, #16 + 8003380: 009b lsls r3, r3, #2 + 8003382: 4403 add r3, r0 + 8003384: 605a str r2, [r3, #4] + } + if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE) + 8003386: 6cba ldr r2, [r7, #72] ; 0x48 + 8003388: 4613 mov r3, r2 + 800338a: 005b lsls r3, r3, #1 + 800338c: 4413 add r3, r2 + 800338e: 00db lsls r3, r3, #3 + 8003390: 3350 adds r3, #80 ; 0x50 + 8003392: 443b add r3, r7 + 8003394: 3b30 subs r3, #48 ; 0x30 + 8003396: 681b ldr r3, [r3, #0] + 8003398: 2b00 cmp r3, #0 + 800339a: d021 beq.n 80033e0 + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN); + 800339c: 496a ldr r1, [pc, #424] ; (8003548 ) + 800339e: 6cba ldr r2, [r7, #72] ; 0x48 + 80033a0: 4613 mov r3, r2 + 80033a2: 005b lsls r3, r3, #1 + 80033a4: 4413 add r3, r2 + 80033a6: 00db lsls r3, r3, #3 + 80033a8: 3350 adds r3, #80 ; 0x50 + 80033aa: 443b add r3, r7 + 80033ac: 3b30 subs r3, #48 ; 0x30 + 80033ae: 681b ldr r3, [r3, #0] + 80033b0: 3b01 subs r3, #1 + 80033b2: f003 0301 and.w r3, r3, #1 + 80033b6: 009b lsls r3, r3, #2 + 80033b8: 440b add r3, r1 + 80033ba: 6859 ldr r1, [r3, #4] + 80033bc: 4862 ldr r0, [pc, #392] ; (8003548 ) + 80033be: 6cba ldr r2, [r7, #72] ; 0x48 + 80033c0: 4613 mov r3, r2 + 80033c2: 005b lsls r3, r3, #1 + 80033c4: 4413 add r3, r2 + 80033c6: 00db lsls r3, r3, #3 + 80033c8: 3350 adds r3, #80 ; 0x50 + 80033ca: 443b add r3, r7 + 80033cc: 3b30 subs r3, #48 ; 0x30 + 80033ce: 681b ldr r3, [r3, #0] + 80033d0: 3b01 subs r3, #1 + 80033d2: f003 0301 and.w r3, r3, #1 + 80033d6: f421 3280 bic.w r2, r1, #65536 ; 0x10000 + 80033da: 009b lsls r3, r3, #2 + 80033dc: 4403 add r3, r0 + 80033de: 605a str r2, [r3, #4] + } + if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE) + 80033e0: 6cba ldr r2, [r7, #72] ; 0x48 + 80033e2: 4613 mov r3, r2 + 80033e4: 005b lsls r3, r3, #1 + 80033e6: 4413 add r3, r2 + 80033e8: 00db lsls r3, r3, #3 + 80033ea: 3350 adds r3, #80 ; 0x50 + 80033ec: 443b add r3, r7 + 80033ee: 3b2c subs r3, #44 ; 0x2c + 80033f0: 681b ldr r3, [r3, #0] + 80033f2: 2b00 cmp r3, #0 + 80033f4: d021 beq.n 800343a + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN); + 80033f6: 4954 ldr r1, [pc, #336] ; (8003548 ) + 80033f8: 6cba ldr r2, [r7, #72] ; 0x48 + 80033fa: 4613 mov r3, r2 + 80033fc: 005b lsls r3, r3, #1 + 80033fe: 4413 add r3, r2 + 8003400: 00db lsls r3, r3, #3 + 8003402: 3350 adds r3, #80 ; 0x50 + 8003404: 443b add r3, r7 + 8003406: 3b2c subs r3, #44 ; 0x2c + 8003408: 681b ldr r3, [r3, #0] + 800340a: 3b01 subs r3, #1 + 800340c: f003 0301 and.w r3, r3, #1 + 8003410: 009b lsls r3, r3, #2 + 8003412: 440b add r3, r1 + 8003414: 6859 ldr r1, [r3, #4] + 8003416: 484c ldr r0, [pc, #304] ; (8003548 ) + 8003418: 6cba ldr r2, [r7, #72] ; 0x48 + 800341a: 4613 mov r3, r2 + 800341c: 005b lsls r3, r3, #1 + 800341e: 4413 add r3, r2 + 8003420: 00db lsls r3, r3, #3 + 8003422: 3350 adds r3, #80 ; 0x50 + 8003424: 443b add r3, r7 + 8003426: 3b2c subs r3, #44 ; 0x2c + 8003428: 681b ldr r3, [r3, #0] + 800342a: 3b01 subs r3, #1 + 800342c: f003 0301 and.w r3, r3, #1 + 8003430: f021 7280 bic.w r2, r1, #16777216 ; 0x1000000 + 8003434: 009b lsls r3, r3, #2 + 8003436: 4403 add r3, r0 + 8003438: 605a str r2, [r3, #4] + } + } + } + + /********************* Deactivation of other instance *********************/ + if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort) || + 800343a: 68bb ldr r3, [r7, #8] + 800343c: 6819 ldr r1, [r3, #0] + 800343e: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003442: 4613 mov r3, r2 + 8003444: 005b lsls r3, r3, #1 + 8003446: 4413 add r3, r2 + 8003448: 00db lsls r3, r3, #3 + 800344a: 3350 adds r3, #80 ; 0x50 + 800344c: 443b add r3, r7 + 800344e: 3b3c subs r3, #60 ; 0x3c + 8003450: 681b ldr r3, [r3, #0] + 8003452: 4299 cmp r1, r3 + 8003454: d038 beq.n 80034c8 + 8003456: 68bb ldr r3, [r7, #8] + 8003458: 6859 ldr r1, [r3, #4] + 800345a: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800345e: 4613 mov r3, r2 + 8003460: 005b lsls r3, r3, #1 + 8003462: 4413 add r3, r2 + 8003464: 00db lsls r3, r3, #3 + 8003466: 3350 adds r3, #80 ; 0x50 + 8003468: 443b add r3, r7 + 800346a: 3b38 subs r3, #56 ; 0x38 + 800346c: 681b ldr r3, [r3, #0] + 800346e: 4299 cmp r1, r3 + 8003470: d02a beq.n 80034c8 + (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) || + 8003472: 68bb ldr r3, [r7, #8] + 8003474: 6899 ldr r1, [r3, #8] + 8003476: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 800347a: 4613 mov r3, r2 + 800347c: 005b lsls r3, r3, #1 + 800347e: 4413 add r3, r2 + 8003480: 00db lsls r3, r3, #3 + 8003482: 3350 adds r3, #80 ; 0x50 + 8003484: 443b add r3, r7 + 8003486: 3b34 subs r3, #52 ; 0x34 + 8003488: 681b ldr r3, [r3, #0] + if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort) || + 800348a: 4299 cmp r1, r3 + 800348c: d01c beq.n 80034c8 + (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) || + 800348e: 68bb ldr r3, [r7, #8] + 8003490: 68d9 ldr r1, [r3, #12] + 8003492: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003496: 4613 mov r3, r2 + 8003498: 005b lsls r3, r3, #1 + 800349a: 4413 add r3, r2 + 800349c: 00db lsls r3, r3, #3 + 800349e: 3350 adds r3, #80 ; 0x50 + 80034a0: 443b add r3, r7 + 80034a2: 3b30 subs r3, #48 ; 0x30 + 80034a4: 681b ldr r3, [r3, #0] + 80034a6: 4299 cmp r1, r3 + 80034a8: d00e beq.n 80034c8 + (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort)) + 80034aa: 68bb ldr r3, [r7, #8] + 80034ac: 6919 ldr r1, [r3, #16] + 80034ae: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80034b2: 4613 mov r3, r2 + 80034b4: 005b lsls r3, r3, #1 + 80034b6: 4413 add r3, r2 + 80034b8: 00db lsls r3, r3, #3 + 80034ba: 3350 adds r3, #80 ; 0x50 + 80034bc: 443b add r3, r7 + 80034be: 3b2c subs r3, #44 ; 0x2c + 80034c0: 681b ldr r3, [r3, #0] + (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) || + 80034c2: 4299 cmp r1, r3 + 80034c4: f040 810e bne.w 80036e4 + { + if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) && + 80034c8: 68bb ldr r3, [r7, #8] + 80034ca: 6819 ldr r1, [r3, #0] + 80034cc: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80034d0: 4613 mov r3, r2 + 80034d2: 005b lsls r3, r3, #1 + 80034d4: 4413 add r3, r2 + 80034d6: 00db lsls r3, r3, #3 + 80034d8: 3350 adds r3, #80 ; 0x50 + 80034da: 443b add r3, r7 + 80034dc: 3b3c subs r3, #60 ; 0x3c + 80034de: 681b ldr r3, [r3, #0] + 80034e0: 4299 cmp r1, r3 + 80034e2: d133 bne.n 800354c + (cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && + 80034e4: 68bb ldr r3, [r7, #8] + 80034e6: 6859 ldr r1, [r3, #4] + 80034e8: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80034ec: 4613 mov r3, r2 + 80034ee: 005b lsls r3, r3, #1 + 80034f0: 4413 add r3, r2 + 80034f2: 00db lsls r3, r3, #3 + 80034f4: 3350 adds r3, #80 ; 0x50 + 80034f6: 443b add r3, r7 + 80034f8: 3b38 subs r3, #56 ; 0x38 + 80034fa: 681b ldr r3, [r3, #0] + if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) && + 80034fc: 4299 cmp r1, r3 + 80034fe: d125 bne.n 800354c + (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) && + 8003500: 68bb ldr r3, [r7, #8] + 8003502: 68d9 ldr r1, [r3, #12] + 8003504: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003508: 4613 mov r3, r2 + 800350a: 005b lsls r3, r3, #1 + 800350c: 4413 add r3, r2 + 800350e: 00db lsls r3, r3, #3 + 8003510: 3350 adds r3, #80 ; 0x50 + 8003512: 443b add r3, r7 + 8003514: 3b30 subs r3, #48 ; 0x30 + 8003516: 681b ldr r3, [r3, #0] + (cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && + 8003518: 4299 cmp r1, r3 + 800351a: d117 bne.n 800354c + (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort)) + 800351c: 68bb ldr r3, [r7, #8] + 800351e: 6919 ldr r1, [r3, #16] + 8003520: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003524: 4613 mov r3, r2 + 8003526: 005b lsls r3, r3, #1 + 8003528: 4413 add r3, r2 + 800352a: 00db lsls r3, r3, #3 + 800352c: 3350 adds r3, #80 ; 0x50 + 800352e: 443b add r3, r7 + 8003530: 3b2c subs r3, #44 ; 0x2c + 8003532: 681b ldr r3, [r3, #0] + (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) && + 8003534: 4299 cmp r1, r3 + 8003536: d109 bne.n 800354c + { + /* Multiplexing should be performed */ + SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN); + 8003538: 4b03 ldr r3, [pc, #12] ; (8003548 ) + 800353a: 681b ldr r3, [r3, #0] + 800353c: 4a02 ldr r2, [pc, #8] ; (8003548 ) + 800353e: f043 0301 orr.w r3, r3, #1 + 8003542: 6013 str r3, [r2, #0] + 8003544: e0ce b.n 80036e4 + 8003546: bf00 nop + 8003548: 5200b400 .word 0x5200b400 + } + else + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN); + 800354c: 49bb ldr r1, [pc, #748] ; (800383c ) + 800354e: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003552: 4613 mov r3, r2 + 8003554: 005b lsls r3, r3, #1 + 8003556: 4413 add r3, r2 + 8003558: 00db lsls r3, r3, #3 + 800355a: 3350 adds r3, #80 ; 0x50 + 800355c: 443b add r3, r7 + 800355e: 3b3c subs r3, #60 ; 0x3c + 8003560: 681b ldr r3, [r3, #0] + 8003562: 3b01 subs r3, #1 + 8003564: 009b lsls r3, r3, #2 + 8003566: 440b add r3, r1 + 8003568: 6859 ldr r1, [r3, #4] + 800356a: 48b4 ldr r0, [pc, #720] ; (800383c ) + 800356c: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003570: 4613 mov r3, r2 + 8003572: 005b lsls r3, r3, #1 + 8003574: 4413 add r3, r2 + 8003576: 00db lsls r3, r3, #3 + 8003578: 3350 adds r3, #80 ; 0x50 + 800357a: 443b add r3, r7 + 800357c: 3b3c subs r3, #60 ; 0x3c + 800357e: 681b ldr r3, [r3, #0] + 8003580: 3b01 subs r3, #1 + 8003582: f021 0201 bic.w r2, r1, #1 + 8003586: 009b lsls r3, r3, #2 + 8003588: 4403 add r3, r0 + 800358a: 605a str r2, [r3, #4] + if (IOM_cfg[other_instance].DQSPort != 0U) + 800358c: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003590: 4613 mov r3, r2 + 8003592: 005b lsls r3, r3, #1 + 8003594: 4413 add r3, r2 + 8003596: 00db lsls r3, r3, #3 + 8003598: 3350 adds r3, #80 ; 0x50 + 800359a: 443b add r3, r7 + 800359c: 3b38 subs r3, #56 ; 0x38 + 800359e: 681b ldr r3, [r3, #0] + 80035a0: 2b00 cmp r3, #0 + 80035a2: d01f beq.n 80035e4 + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN); + 80035a4: 49a5 ldr r1, [pc, #660] ; (800383c ) + 80035a6: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80035aa: 4613 mov r3, r2 + 80035ac: 005b lsls r3, r3, #1 + 80035ae: 4413 add r3, r2 + 80035b0: 00db lsls r3, r3, #3 + 80035b2: 3350 adds r3, #80 ; 0x50 + 80035b4: 443b add r3, r7 + 80035b6: 3b38 subs r3, #56 ; 0x38 + 80035b8: 681b ldr r3, [r3, #0] + 80035ba: 3b01 subs r3, #1 + 80035bc: 009b lsls r3, r3, #2 + 80035be: 440b add r3, r1 + 80035c0: 6859 ldr r1, [r3, #4] + 80035c2: 489e ldr r0, [pc, #632] ; (800383c ) + 80035c4: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80035c8: 4613 mov r3, r2 + 80035ca: 005b lsls r3, r3, #1 + 80035cc: 4413 add r3, r2 + 80035ce: 00db lsls r3, r3, #3 + 80035d0: 3350 adds r3, #80 ; 0x50 + 80035d2: 443b add r3, r7 + 80035d4: 3b38 subs r3, #56 ; 0x38 + 80035d6: 681b ldr r3, [r3, #0] + 80035d8: 3b01 subs r3, #1 + 80035da: f021 0210 bic.w r2, r1, #16 + 80035de: 009b lsls r3, r3, #2 + 80035e0: 4403 add r3, r0 + 80035e2: 605a str r2, [r3, #4] + } + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN); + 80035e4: 4995 ldr r1, [pc, #596] ; (800383c ) + 80035e6: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80035ea: 4613 mov r3, r2 + 80035ec: 005b lsls r3, r3, #1 + 80035ee: 4413 add r3, r2 + 80035f0: 00db lsls r3, r3, #3 + 80035f2: 3350 adds r3, #80 ; 0x50 + 80035f4: 443b add r3, r7 + 80035f6: 3b34 subs r3, #52 ; 0x34 + 80035f8: 681b ldr r3, [r3, #0] + 80035fa: 3b01 subs r3, #1 + 80035fc: 009b lsls r3, r3, #2 + 80035fe: 440b add r3, r1 + 8003600: 6859 ldr r1, [r3, #4] + 8003602: 488e ldr r0, [pc, #568] ; (800383c ) + 8003604: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003608: 4613 mov r3, r2 + 800360a: 005b lsls r3, r3, #1 + 800360c: 4413 add r3, r2 + 800360e: 00db lsls r3, r3, #3 + 8003610: 3350 adds r3, #80 ; 0x50 + 8003612: 443b add r3, r7 + 8003614: 3b34 subs r3, #52 ; 0x34 + 8003616: 681b ldr r3, [r3, #0] + 8003618: 3b01 subs r3, #1 + 800361a: f421 7280 bic.w r2, r1, #256 ; 0x100 + 800361e: 009b lsls r3, r3, #2 + 8003620: 4403 add r3, r0 + 8003622: 605a str r2, [r3, #4] + if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE) + 8003624: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003628: 4613 mov r3, r2 + 800362a: 005b lsls r3, r3, #1 + 800362c: 4413 add r3, r2 + 800362e: 00db lsls r3, r3, #3 + 8003630: 3350 adds r3, #80 ; 0x50 + 8003632: 443b add r3, r7 + 8003634: 3b30 subs r3, #48 ; 0x30 + 8003636: 681b ldr r3, [r3, #0] + 8003638: 2b00 cmp r3, #0 + 800363a: d023 beq.n 8003684 + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + 800363c: 497f ldr r1, [pc, #508] ; (800383c ) + 800363e: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003642: 4613 mov r3, r2 + 8003644: 005b lsls r3, r3, #1 + 8003646: 4413 add r3, r2 + 8003648: 00db lsls r3, r3, #3 + 800364a: 3350 adds r3, #80 ; 0x50 + 800364c: 443b add r3, r7 + 800364e: 3b30 subs r3, #48 ; 0x30 + 8003650: 681b ldr r3, [r3, #0] + 8003652: 3b01 subs r3, #1 + 8003654: f003 0301 and.w r3, r3, #1 + 8003658: 009b lsls r3, r3, #2 + 800365a: 440b add r3, r1 + 800365c: 6859 ldr r1, [r3, #4] + 800365e: 4877 ldr r0, [pc, #476] ; (800383c ) + 8003660: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003664: 4613 mov r3, r2 + 8003666: 005b lsls r3, r3, #1 + 8003668: 4413 add r3, r2 + 800366a: 00db lsls r3, r3, #3 + 800366c: 3350 adds r3, #80 ; 0x50 + 800366e: 443b add r3, r7 + 8003670: 3b30 subs r3, #48 ; 0x30 + 8003672: 681b ldr r3, [r3, #0] + 8003674: 3b01 subs r3, #1 + 8003676: f003 0301 and.w r3, r3, #1 + 800367a: f421 3280 bic.w r2, r1, #65536 ; 0x10000 + 800367e: 009b lsls r3, r3, #2 + 8003680: 4403 add r3, r0 + 8003682: 605a str r2, [r3, #4] + OCTOSPIM_PCR_IOLEN); + } + if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE) + 8003684: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 8003688: 4613 mov r3, r2 + 800368a: 005b lsls r3, r3, #1 + 800368c: 4413 add r3, r2 + 800368e: 00db lsls r3, r3, #3 + 8003690: 3350 adds r3, #80 ; 0x50 + 8003692: 443b add r3, r7 + 8003694: 3b2c subs r3, #44 ; 0x2c + 8003696: 681b ldr r3, [r3, #0] + 8003698: 2b00 cmp r3, #0 + 800369a: d023 beq.n 80036e4 + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + 800369c: 4967 ldr r1, [pc, #412] ; (800383c ) + 800369e: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80036a2: 4613 mov r3, r2 + 80036a4: 005b lsls r3, r3, #1 + 80036a6: 4413 add r3, r2 + 80036a8: 00db lsls r3, r3, #3 + 80036aa: 3350 adds r3, #80 ; 0x50 + 80036ac: 443b add r3, r7 + 80036ae: 3b2c subs r3, #44 ; 0x2c + 80036b0: 681b ldr r3, [r3, #0] + 80036b2: 3b01 subs r3, #1 + 80036b4: f003 0301 and.w r3, r3, #1 + 80036b8: 009b lsls r3, r3, #2 + 80036ba: 440b add r3, r1 + 80036bc: 6859 ldr r1, [r3, #4] + 80036be: 485f ldr r0, [pc, #380] ; (800383c ) + 80036c0: f897 2045 ldrb.w r2, [r7, #69] ; 0x45 + 80036c4: 4613 mov r3, r2 + 80036c6: 005b lsls r3, r3, #1 + 80036c8: 4413 add r3, r2 + 80036ca: 00db lsls r3, r3, #3 + 80036cc: 3350 adds r3, #80 ; 0x50 + 80036ce: 443b add r3, r7 + 80036d0: 3b2c subs r3, #44 ; 0x2c + 80036d2: 681b ldr r3, [r3, #0] + 80036d4: 3b01 subs r3, #1 + 80036d6: f003 0301 and.w r3, r3, #1 + 80036da: f021 7280 bic.w r2, r1, #16777216 ; 0x1000000 + 80036de: 009b lsls r3, r3, #2 + 80036e0: 4403 add r3, r0 + 80036e2: 605a str r2, [r3, #4] + } + } + } + + /******************** Activation of new configuration *********************/ + MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), + 80036e4: 4a55 ldr r2, [pc, #340] ; (800383c ) + 80036e6: 68bb ldr r3, [r7, #8] + 80036e8: 689b ldr r3, [r3, #8] + 80036ea: 3b01 subs r3, #1 + 80036ec: 009b lsls r3, r3, #2 + 80036ee: 4413 add r3, r2 + 80036f0: 685b ldr r3, [r3, #4] + 80036f2: f423 7240 bic.w r2, r3, #768 ; 0x300 + 80036f6: 6cbb ldr r3, [r7, #72] ; 0x48 + 80036f8: 025b lsls r3, r3, #9 + 80036fa: 431a orrs r2, r3 + 80036fc: 494f ldr r1, [pc, #316] ; (800383c ) + 80036fe: 68bb ldr r3, [r7, #8] + 8003700: 689b ldr r3, [r3, #8] + 8003702: 3b01 subs r3, #1 + 8003704: f442 7280 orr.w r2, r2, #256 ; 0x100 + 8003708: 009b lsls r3, r3, #2 + 800370a: 440b add r3, r1 + 800370c: 605a str r2, [r3, #4] + (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos))); + + if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos)) + 800370e: 68bb ldr r3, [r7, #8] + 8003710: 695b ldr r3, [r3, #20] + 8003712: 1e5a subs r2, r3, #1 + 8003714: 4b49 ldr r3, [pc, #292] ; (800383c ) + 8003716: 681b ldr r3, [r3, #0] + 8003718: 0c1b lsrs r3, r3, #16 + 800371a: b2db uxtb r3, r3 + 800371c: 429a cmp r2, r3 + 800371e: d90a bls.n 8003736 + { + MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos)); + 8003720: 4b46 ldr r3, [pc, #280] ; (800383c ) + 8003722: 681b ldr r3, [r3, #0] + 8003724: f423 027f bic.w r2, r3, #16711680 ; 0xff0000 + 8003728: 68bb ldr r3, [r7, #8] + 800372a: 695b ldr r3, [r3, #20] + 800372c: 3b01 subs r3, #1 + 800372e: 041b lsls r3, r3, #16 + 8003730: 4942 ldr r1, [pc, #264] ; (800383c ) + 8003732: 4313 orrs r3, r2 + 8003734: 600b str r3, [r1, #0] + } + + if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U) + 8003736: 4b41 ldr r3, [pc, #260] ; (800383c ) + 8003738: 681b ldr r3, [r3, #0] + 800373a: f003 0301 and.w r3, r3, #1 + 800373e: 2b00 cmp r3, #0 + 8003740: f000 809a beq.w 8003878 + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN); + 8003744: 4a3d ldr r2, [pc, #244] ; (800383c ) + 8003746: 68bb ldr r3, [r7, #8] + 8003748: 681b ldr r3, [r3, #0] + 800374a: 3b01 subs r3, #1 + 800374c: 009b lsls r3, r3, #2 + 800374e: 4413 add r3, r2 + 8003750: 685b ldr r3, [r3, #4] + 8003752: f023 0203 bic.w r2, r3, #3 + 8003756: 4939 ldr r1, [pc, #228] ; (800383c ) + 8003758: 68bb ldr r3, [r7, #8] + 800375a: 681b ldr r3, [r3, #0] + 800375c: 3b01 subs r3, #1 + 800375e: f042 0201 orr.w r2, r2, #1 + 8003762: 009b lsls r3, r3, #2 + 8003764: 440b add r3, r1 + 8003766: 605a str r2, [r3, #4] + if (cfg->DQSPort != 0U) + 8003768: 68bb ldr r3, [r7, #8] + 800376a: 685b ldr r3, [r3, #4] + 800376c: 2b00 cmp r3, #0 + 800376e: d011 beq.n 8003794 + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN); + 8003770: 4a32 ldr r2, [pc, #200] ; (800383c ) + 8003772: 68bb ldr r3, [r7, #8] + 8003774: 685b ldr r3, [r3, #4] + 8003776: 3b01 subs r3, #1 + 8003778: 009b lsls r3, r3, #2 + 800377a: 4413 add r3, r2 + 800377c: 685b ldr r3, [r3, #4] + 800377e: f023 0230 bic.w r2, r3, #48 ; 0x30 + 8003782: 492e ldr r1, [pc, #184] ; (800383c ) + 8003784: 68bb ldr r3, [r7, #8] + 8003786: 685b ldr r3, [r3, #4] + 8003788: 3b01 subs r3, #1 + 800378a: f042 0210 orr.w r2, r2, #16 + 800378e: 009b lsls r3, r3, #2 + 8003790: 440b add r3, r1 + 8003792: 605a str r2, [r3, #4] + } + + if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U) + 8003794: 68bb ldr r3, [r7, #8] + 8003796: 68db ldr r3, [r3, #12] + 8003798: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 800379c: 2b00 cmp r3, #0 + 800379e: d016 beq.n 80037ce + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + 80037a0: 4a26 ldr r2, [pc, #152] ; (800383c ) + 80037a2: 68bb ldr r3, [r7, #8] + 80037a4: 68db ldr r3, [r3, #12] + 80037a6: 3b01 subs r3, #1 + 80037a8: f003 0301 and.w r3, r3, #1 + 80037ac: 009b lsls r3, r3, #2 + 80037ae: 4413 add r3, r2 + 80037b0: 685b ldr r3, [r3, #4] + 80037b2: f423 22e0 bic.w r2, r3, #458752 ; 0x70000 + 80037b6: 4921 ldr r1, [pc, #132] ; (800383c ) + 80037b8: 68bb ldr r3, [r7, #8] + 80037ba: 68db ldr r3, [r3, #12] + 80037bc: 3b01 subs r3, #1 + 80037be: f003 0301 and.w r3, r3, #1 + 80037c2: f442 3280 orr.w r2, r2, #65536 ; 0x10000 + 80037c6: 009b lsls r3, r3, #2 + 80037c8: 440b add r3, r1 + 80037ca: 605a str r2, [r3, #4] + 80037cc: e019 b.n 8003802 + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN); + } + else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE) + 80037ce: 68bb ldr r3, [r7, #8] + 80037d0: 68db ldr r3, [r3, #12] + 80037d2: 2b00 cmp r3, #0 + 80037d4: d015 beq.n 8003802 + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + 80037d6: 4a19 ldr r2, [pc, #100] ; (800383c ) + 80037d8: 68bb ldr r3, [r7, #8] + 80037da: 68db ldr r3, [r3, #12] + 80037dc: 3b01 subs r3, #1 + 80037de: f003 0301 and.w r3, r3, #1 + 80037e2: 009b lsls r3, r3, #2 + 80037e4: 4413 add r3, r2 + 80037e6: 685b ldr r3, [r3, #4] + 80037e8: f023 62e0 bic.w r2, r3, #117440512 ; 0x7000000 + 80037ec: 4913 ldr r1, [pc, #76] ; (800383c ) + 80037ee: 68bb ldr r3, [r7, #8] + 80037f0: 68db ldr r3, [r3, #12] + 80037f2: 3b01 subs r3, #1 + 80037f4: f003 0301 and.w r3, r3, #1 + 80037f8: f042 7280 orr.w r2, r2, #16777216 ; 0x1000000 + 80037fc: 009b lsls r3, r3, #2 + 80037fe: 440b add r3, r1 + 8003800: 605a str r2, [r3, #4] + else + { + /* Nothing to do */ + } + + if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U) + 8003802: 68bb ldr r3, [r7, #8] + 8003804: 691b ldr r3, [r3, #16] + 8003806: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 800380a: 2b00 cmp r3, #0 + 800380c: d018 beq.n 8003840 + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + 800380e: 4a0b ldr r2, [pc, #44] ; (800383c ) + 8003810: 68bb ldr r3, [r7, #8] + 8003812: 691b ldr r3, [r3, #16] + 8003814: 3b01 subs r3, #1 + 8003816: f003 0301 and.w r3, r3, #1 + 800381a: 009b lsls r3, r3, #2 + 800381c: 4413 add r3, r2 + 800381e: 685b ldr r3, [r3, #4] + 8003820: f423 22e0 bic.w r2, r3, #458752 ; 0x70000 + 8003824: 4905 ldr r1, [pc, #20] ; (800383c ) + 8003826: 68bb ldr r3, [r7, #8] + 8003828: 691b ldr r3, [r3, #16] + 800382a: 3b01 subs r3, #1 + 800382c: f003 0301 and.w r3, r3, #1 + 8003830: f442 3240 orr.w r2, r2, #196608 ; 0x30000 + 8003834: 009b lsls r3, r3, #2 + 8003836: 440b add r3, r1 + 8003838: 605a str r2, [r3, #4] + 800383a: e0c5 b.n 80039c8 + 800383c: 5200b400 .word 0x5200b400 + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0)); + } + else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE) + 8003840: 68bb ldr r3, [r7, #8] + 8003842: 691b ldr r3, [r3, #16] + 8003844: 2b00 cmp r3, #0 + 8003846: f000 80bf beq.w 80039c8 + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + 800384a: 4a6e ldr r2, [pc, #440] ; (8003a04 ) + 800384c: 68bb ldr r3, [r7, #8] + 800384e: 691b ldr r3, [r3, #16] + 8003850: 3b01 subs r3, #1 + 8003852: f003 0301 and.w r3, r3, #1 + 8003856: 009b lsls r3, r3, #2 + 8003858: 4413 add r3, r2 + 800385a: 685b ldr r3, [r3, #4] + 800385c: f023 62e0 bic.w r2, r3, #117440512 ; 0x7000000 + 8003860: 4968 ldr r1, [pc, #416] ; (8003a04 ) + 8003862: 68bb ldr r3, [r7, #8] + 8003864: 691b ldr r3, [r3, #16] + 8003866: 3b01 subs r3, #1 + 8003868: f003 0301 and.w r3, r3, #1 + 800386c: f042 7240 orr.w r2, r2, #50331648 ; 0x3000000 + 8003870: 009b lsls r3, r3, #2 + 8003872: 440b add r3, r1 + 8003874: 605a str r2, [r3, #4] + 8003876: e0a7 b.n 80039c8 + /* Nothing to do */ + } + } + else + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), + 8003878: 4a62 ldr r2, [pc, #392] ; (8003a04 ) + 800387a: 68bb ldr r3, [r7, #8] + 800387c: 681b ldr r3, [r3, #0] + 800387e: 3b01 subs r3, #1 + 8003880: 009b lsls r3, r3, #2 + 8003882: 4413 add r3, r2 + 8003884: 685b ldr r3, [r3, #4] + 8003886: f023 0203 bic.w r2, r3, #3 + 800388a: 6cbb ldr r3, [r7, #72] ; 0x48 + 800388c: 005b lsls r3, r3, #1 + 800388e: 431a orrs r2, r3 + 8003890: 495c ldr r1, [pc, #368] ; (8003a04 ) + 8003892: 68bb ldr r3, [r7, #8] + 8003894: 681b ldr r3, [r3, #0] + 8003896: 3b01 subs r3, #1 + 8003898: f042 0201 orr.w r2, r2, #1 + 800389c: 009b lsls r3, r3, #2 + 800389e: 440b add r3, r1 + 80038a0: 605a str r2, [r3, #4] + (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos))); + if (cfg->DQSPort != 0U) + 80038a2: 68bb ldr r3, [r7, #8] + 80038a4: 685b ldr r3, [r3, #4] + 80038a6: 2b00 cmp r3, #0 + 80038a8: d014 beq.n 80038d4 + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), + 80038aa: 4a56 ldr r2, [pc, #344] ; (8003a04 ) + 80038ac: 68bb ldr r3, [r7, #8] + 80038ae: 685b ldr r3, [r3, #4] + 80038b0: 3b01 subs r3, #1 + 80038b2: 009b lsls r3, r3, #2 + 80038b4: 4413 add r3, r2 + 80038b6: 685b ldr r3, [r3, #4] + 80038b8: f023 0230 bic.w r2, r3, #48 ; 0x30 + 80038bc: 6cbb ldr r3, [r7, #72] ; 0x48 + 80038be: 015b lsls r3, r3, #5 + 80038c0: 431a orrs r2, r3 + 80038c2: 4950 ldr r1, [pc, #320] ; (8003a04 ) + 80038c4: 68bb ldr r3, [r7, #8] + 80038c6: 685b ldr r3, [r3, #4] + 80038c8: 3b01 subs r3, #1 + 80038ca: f042 0210 orr.w r2, r2, #16 + 80038ce: 009b lsls r3, r3, #2 + 80038d0: 440b add r3, r1 + 80038d2: 605a str r2, [r3, #4] + (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos))); + } + + if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U) + 80038d4: 68bb ldr r3, [r7, #8] + 80038d6: 68db ldr r3, [r3, #12] + 80038d8: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 80038dc: 2b00 cmp r3, #0 + 80038de: d019 beq.n 8003914 + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + 80038e0: 4a48 ldr r2, [pc, #288] ; (8003a04 ) + 80038e2: 68bb ldr r3, [r7, #8] + 80038e4: 68db ldr r3, [r3, #12] + 80038e6: 3b01 subs r3, #1 + 80038e8: f003 0301 and.w r3, r3, #1 + 80038ec: 009b lsls r3, r3, #2 + 80038ee: 4413 add r3, r2 + 80038f0: 685b ldr r3, [r3, #4] + 80038f2: f423 22e0 bic.w r2, r3, #458752 ; 0x70000 + 80038f6: 6cbb ldr r3, [r7, #72] ; 0x48 + 80038f8: 049b lsls r3, r3, #18 + 80038fa: 431a orrs r2, r3 + 80038fc: 4941 ldr r1, [pc, #260] ; (8003a04 ) + 80038fe: 68bb ldr r3, [r7, #8] + 8003900: 68db ldr r3, [r3, #12] + 8003902: 3b01 subs r3, #1 + 8003904: f003 0301 and.w r3, r3, #1 + 8003908: f442 3280 orr.w r2, r2, #65536 ; 0x10000 + 800390c: 009b lsls r3, r3, #2 + 800390e: 440b add r3, r1 + 8003910: 605a str r2, [r3, #4] + 8003912: e01c b.n 800394e + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), + (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U)))); + } + else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE) + 8003914: 68bb ldr r3, [r7, #8] + 8003916: 68db ldr r3, [r3, #12] + 8003918: 2b00 cmp r3, #0 + 800391a: d018 beq.n 800394e + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + 800391c: 4a39 ldr r2, [pc, #228] ; (8003a04 ) + 800391e: 68bb ldr r3, [r7, #8] + 8003920: 68db ldr r3, [r3, #12] + 8003922: 3b01 subs r3, #1 + 8003924: f003 0301 and.w r3, r3, #1 + 8003928: 009b lsls r3, r3, #2 + 800392a: 4413 add r3, r2 + 800392c: 685b ldr r3, [r3, #4] + 800392e: f023 62e0 bic.w r2, r3, #117440512 ; 0x7000000 + 8003932: 6cbb ldr r3, [r7, #72] ; 0x48 + 8003934: 069b lsls r3, r3, #26 + 8003936: 431a orrs r2, r3 + 8003938: 4932 ldr r1, [pc, #200] ; (8003a04 ) + 800393a: 68bb ldr r3, [r7, #8] + 800393c: 68db ldr r3, [r3, #12] + 800393e: 3b01 subs r3, #1 + 8003940: f003 0301 and.w r3, r3, #1 + 8003944: f042 7280 orr.w r2, r2, #16777216 ; 0x1000000 + 8003948: 009b lsls r3, r3, #2 + 800394a: 440b add r3, r1 + 800394c: 605a str r2, [r3, #4] + else + { + /* Nothing to do */ + } + + if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U) + 800394e: 68bb ldr r3, [r7, #8] + 8003950: 691b ldr r3, [r3, #16] + 8003952: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 8003956: 2b00 cmp r3, #0 + 8003958: d019 beq.n 800398e + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + 800395a: 4a2a ldr r2, [pc, #168] ; (8003a04 ) + 800395c: 68bb ldr r3, [r7, #8] + 800395e: 691b ldr r3, [r3, #16] + 8003960: 3b01 subs r3, #1 + 8003962: f003 0301 and.w r3, r3, #1 + 8003966: 009b lsls r3, r3, #2 + 8003968: 4413 add r3, r2 + 800396a: 685b ldr r3, [r3, #4] + 800396c: f423 22e0 bic.w r2, r3, #458752 ; 0x70000 + 8003970: 6cbb ldr r3, [r7, #72] ; 0x48 + 8003972: 049b lsls r3, r3, #18 + 8003974: 431a orrs r2, r3 + 8003976: 4923 ldr r1, [pc, #140] ; (8003a04 ) + 8003978: 68bb ldr r3, [r7, #8] + 800397a: 691b ldr r3, [r3, #16] + 800397c: 3b01 subs r3, #1 + 800397e: f003 0301 and.w r3, r3, #1 + 8003982: f442 3240 orr.w r2, r2, #196608 ; 0x30000 + 8003986: 009b lsls r3, r3, #2 + 8003988: 440b add r3, r1 + 800398a: 605a str r2, [r3, #4] + 800398c: e01c b.n 80039c8 + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U)))); + } + else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE) + 800398e: 68bb ldr r3, [r7, #8] + 8003990: 691b ldr r3, [r3, #16] + 8003992: 2b00 cmp r3, #0 + 8003994: d018 beq.n 80039c8 + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + 8003996: 4a1b ldr r2, [pc, #108] ; (8003a04 ) + 8003998: 68bb ldr r3, [r7, #8] + 800399a: 691b ldr r3, [r3, #16] + 800399c: 3b01 subs r3, #1 + 800399e: f003 0301 and.w r3, r3, #1 + 80039a2: 009b lsls r3, r3, #2 + 80039a4: 4413 add r3, r2 + 80039a6: 685b ldr r3, [r3, #4] + 80039a8: f023 62e0 bic.w r2, r3, #117440512 ; 0x7000000 + 80039ac: 6cbb ldr r3, [r7, #72] ; 0x48 + 80039ae: 069b lsls r3, r3, #26 + 80039b0: 431a orrs r2, r3 + 80039b2: 4914 ldr r1, [pc, #80] ; (8003a04 ) + 80039b4: 68bb ldr r3, [r7, #8] + 80039b6: 691b ldr r3, [r3, #16] + 80039b8: 3b01 subs r3, #1 + 80039ba: f003 0301 and.w r3, r3, #1 + 80039be: f042 7240 orr.w r2, r2, #50331648 ; 0x3000000 + 80039c2: 009b lsls r3, r3, #2 + 80039c4: 440b add r3, r1 + 80039c6: 605a str r2, [r3, #4] + /* Nothing to do */ + } + } + + /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/ + if ((ospi_enabled & 0x1U) != 0U) + 80039c8: f897 3046 ldrb.w r3, [r7, #70] ; 0x46 + 80039cc: f003 0301 and.w r3, r3, #1 + 80039d0: 2b00 cmp r3, #0 + 80039d2: d005 beq.n 80039e0 + { + SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN); + 80039d4: 4b0c ldr r3, [pc, #48] ; (8003a08 ) + 80039d6: 681b ldr r3, [r3, #0] + 80039d8: 4a0b ldr r2, [pc, #44] ; (8003a08 ) + 80039da: f043 0301 orr.w r3, r3, #1 + 80039de: 6013 str r3, [r2, #0] + } + if ((ospi_enabled & 0x2U) != 0U) + 80039e0: f897 3046 ldrb.w r3, [r7, #70] ; 0x46 + 80039e4: f003 0302 and.w r3, r3, #2 + 80039e8: 2b00 cmp r3, #0 + 80039ea: d005 beq.n 80039f8 + { + SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN); + 80039ec: 4b07 ldr r3, [pc, #28] ; (8003a0c ) + 80039ee: 681b ldr r3, [r3, #0] + 80039f0: 4a06 ldr r2, [pc, #24] ; (8003a0c ) + 80039f2: f043 0301 orr.w r3, r3, #1 + 80039f6: 6013 str r3, [r2, #0] + } + } + + /* Return function status */ + return status; + 80039f8: f897 304f ldrb.w r3, [r7, #79] ; 0x4f +} + 80039fc: 4618 mov r0, r3 + 80039fe: 3750 adds r7, #80 ; 0x50 + 8003a00: 46bd mov sp, r7 + 8003a02: bd80 pop {r7, pc} + 8003a04: 5200b400 .word 0x5200b400 + 8003a08: 52005000 .word 0x52005000 + 8003a0c: 5200a000 .word 0x5200a000 + +08003a10 : + * @param Tickstart : Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag, + FlagStatus State, uint32_t Tickstart, uint32_t Timeout) +{ + 8003a10: b580 push {r7, lr} + 8003a12: b084 sub sp, #16 + 8003a14: af00 add r7, sp, #0 + 8003a16: 60f8 str r0, [r7, #12] + 8003a18: 60b9 str r1, [r7, #8] + 8003a1a: 603b str r3, [r7, #0] + 8003a1c: 4613 mov r3, r2 + 8003a1e: 71fb strb r3, [r7, #7] + /* Wait until flag is in expected state */ + while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State) + 8003a20: e01a b.n 8003a58 + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + 8003a22: 69bb ldr r3, [r7, #24] + 8003a24: f1b3 3fff cmp.w r3, #4294967295 + 8003a28: d016 beq.n 8003a58 + { + if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + 8003a2a: f7fd ff97 bl 800195c + 8003a2e: 4602 mov r2, r0 + 8003a30: 683b ldr r3, [r7, #0] + 8003a32: 1ad3 subs r3, r2, r3 + 8003a34: 69ba ldr r2, [r7, #24] + 8003a36: 429a cmp r2, r3 + 8003a38: d302 bcc.n 8003a40 + 8003a3a: 69bb ldr r3, [r7, #24] + 8003a3c: 2b00 cmp r3, #0 + 8003a3e: d10b bne.n 8003a58 + { + hospi->State = HAL_OSPI_STATE_ERROR; + 8003a40: 68fb ldr r3, [r7, #12] + 8003a42: f44f 7200 mov.w r2, #512 ; 0x200 + 8003a46: 651a str r2, [r3, #80] ; 0x50 + hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT; + 8003a48: 68fb ldr r3, [r7, #12] + 8003a4a: 6d5b ldr r3, [r3, #84] ; 0x54 + 8003a4c: f043 0201 orr.w r2, r3, #1 + 8003a50: 68fb ldr r3, [r7, #12] + 8003a52: 655a str r2, [r3, #84] ; 0x54 + + return HAL_ERROR; + 8003a54: 2301 movs r3, #1 + 8003a56: e00e b.n 8003a76 + while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State) + 8003a58: 68fb ldr r3, [r7, #12] + 8003a5a: 681b ldr r3, [r3, #0] + 8003a5c: 6a1a ldr r2, [r3, #32] + 8003a5e: 68bb ldr r3, [r7, #8] + 8003a60: 4013 ands r3, r2 + 8003a62: 2b00 cmp r3, #0 + 8003a64: bf14 ite ne + 8003a66: 2301 movne r3, #1 + 8003a68: 2300 moveq r3, #0 + 8003a6a: b2db uxtb r3, r3 + 8003a6c: 461a mov r2, r3 + 8003a6e: 79fb ldrb r3, [r7, #7] + 8003a70: 429a cmp r2, r3 + 8003a72: d1d6 bne.n 8003a22 + } + } + } + return HAL_OK; + 8003a74: 2300 movs r3, #0 +} + 8003a76: 4618 mov r0, r3 + 8003a78: 3710 adds r7, #16 + 8003a7a: 46bd mov sp, r7 + 8003a7c: bd80 pop {r7, pc} + ... + +08003a80 : + * @param instance_nb : number of the instance + * @param cfg : configuration of the IO Manager for the instance + * @retval HAL status + */ +static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg) +{ + 8003a80: b480 push {r7} + 8003a82: b087 sub sp, #28 + 8003a84: af00 add r7, sp, #0 + 8003a86: 4603 mov r3, r0 + 8003a88: 6039 str r1, [r7, #0] + 8003a8a: 71fb strb r3, [r7, #7] + HAL_StatusTypeDef status = HAL_OK; + 8003a8c: 2300 movs r3, #0 + 8003a8e: 75fb strb r3, [r7, #23] + uint32_t reg; + uint32_t value = 0U; + 8003a90: 2300 movs r3, #0 + 8003a92: 613b str r3, [r7, #16] + uint32_t index; + + if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL)) + 8003a94: 79fb ldrb r3, [r7, #7] + 8003a96: 2b00 cmp r3, #0 + 8003a98: d005 beq.n 8003aa6 + 8003a9a: 79fb ldrb r3, [r7, #7] + 8003a9c: 2b02 cmp r3, #2 + 8003a9e: d802 bhi.n 8003aa6 + 8003aa0: 683b ldr r3, [r7, #0] + 8003aa2: 2b00 cmp r3, #0 + 8003aa4: d102 bne.n 8003aac + { + /* Invalid parameter -> error returned */ + status = HAL_ERROR; + 8003aa6: 2301 movs r3, #1 + 8003aa8: 75fb strb r3, [r7, #23] + 8003aaa: e098 b.n 8003bde + } + else + { + /* Initialize the structure */ + cfg->ClkPort = 0U; + 8003aac: 683b ldr r3, [r7, #0] + 8003aae: 2200 movs r2, #0 + 8003ab0: 601a str r2, [r3, #0] + cfg->DQSPort = 0U; + 8003ab2: 683b ldr r3, [r7, #0] + 8003ab4: 2200 movs r2, #0 + 8003ab6: 605a str r2, [r3, #4] + cfg->NCSPort = 0U; + 8003ab8: 683b ldr r3, [r7, #0] + 8003aba: 2200 movs r2, #0 + 8003abc: 609a str r2, [r3, #8] + cfg->IOLowPort = 0U; + 8003abe: 683b ldr r3, [r7, #0] + 8003ac0: 2200 movs r2, #0 + 8003ac2: 60da str r2, [r3, #12] + cfg->IOHighPort = 0U; + 8003ac4: 683b ldr r3, [r7, #0] + 8003ac6: 2200 movs r2, #0 + 8003ac8: 611a str r2, [r3, #16] + + if (instance_nb == 2U) + 8003aca: 79fb ldrb r3, [r7, #7] + 8003acc: 2b02 cmp r3, #2 + 8003ace: d10b bne.n 8003ae8 + { + if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U) + 8003ad0: 4b46 ldr r3, [pc, #280] ; (8003bec ) + 8003ad2: 681b ldr r3, [r3, #0] + 8003ad4: f003 0301 and.w r3, r3, #1 + 8003ad8: 2b00 cmp r3, #0 + 8003ada: d102 bne.n 8003ae2 + { + value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC + 8003adc: 4b44 ldr r3, [pc, #272] ; (8003bf0 ) + 8003ade: 613b str r3, [r7, #16] + 8003ae0: e002 b.n 8003ae8 + | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1); + } + else + { + value = OCTOSPIM_PCR_NCSSRC; + 8003ae2: f44f 7300 mov.w r3, #512 ; 0x200 + 8003ae6: 613b str r3, [r7, #16] + } + } + + /* Get the information about the instance */ + for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++) + 8003ae8: 2300 movs r3, #0 + 8003aea: 60fb str r3, [r7, #12] + 8003aec: e074 b.n 8003bd8 + { + reg = OCTOSPIM->PCR[index]; + 8003aee: 4a3f ldr r2, [pc, #252] ; (8003bec ) + 8003af0: 68fb ldr r3, [r7, #12] + 8003af2: 009b lsls r3, r3, #2 + 8003af4: 4413 add r3, r2 + 8003af6: 685b ldr r3, [r3, #4] + 8003af8: 60bb str r3, [r7, #8] + + if ((reg & OCTOSPIM_PCR_CLKEN) != 0U) + 8003afa: 68bb ldr r3, [r7, #8] + 8003afc: f003 0301 and.w r3, r3, #1 + 8003b00: 2b00 cmp r3, #0 + 8003b02: d00a beq.n 8003b1a + { + /* The clock is enabled on this port */ + if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC)) + 8003b04: 68ba ldr r2, [r7, #8] + 8003b06: 693b ldr r3, [r7, #16] + 8003b08: 4053 eors r3, r2 + 8003b0a: f003 0302 and.w r3, r3, #2 + 8003b0e: 2b00 cmp r3, #0 + 8003b10: d103 bne.n 8003b1a + { + /* The clock correspond to the instance passed as parameter */ + cfg->ClkPort = index+1U; + 8003b12: 68fb ldr r3, [r7, #12] + 8003b14: 1c5a adds r2, r3, #1 + 8003b16: 683b ldr r3, [r7, #0] + 8003b18: 601a str r2, [r3, #0] + } + } + + if ((reg & OCTOSPIM_PCR_DQSEN) != 0U) + 8003b1a: 68bb ldr r3, [r7, #8] + 8003b1c: f003 0310 and.w r3, r3, #16 + 8003b20: 2b00 cmp r3, #0 + 8003b22: d00a beq.n 8003b3a + { + /* The DQS is enabled on this port */ + if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC)) + 8003b24: 68ba ldr r2, [r7, #8] + 8003b26: 693b ldr r3, [r7, #16] + 8003b28: 4053 eors r3, r2 + 8003b2a: f003 0320 and.w r3, r3, #32 + 8003b2e: 2b00 cmp r3, #0 + 8003b30: d103 bne.n 8003b3a + { + /* The DQS correspond to the instance passed as parameter */ + cfg->DQSPort = index+1U; + 8003b32: 68fb ldr r3, [r7, #12] + 8003b34: 1c5a adds r2, r3, #1 + 8003b36: 683b ldr r3, [r7, #0] + 8003b38: 605a str r2, [r3, #4] + } + } + + if ((reg & OCTOSPIM_PCR_NCSEN) != 0U) + 8003b3a: 68bb ldr r3, [r7, #8] + 8003b3c: f403 7380 and.w r3, r3, #256 ; 0x100 + 8003b40: 2b00 cmp r3, #0 + 8003b42: d00a beq.n 8003b5a + { + /* The nCS is enabled on this port */ + if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC)) + 8003b44: 68ba ldr r2, [r7, #8] + 8003b46: 693b ldr r3, [r7, #16] + 8003b48: 4053 eors r3, r2 + 8003b4a: f403 7300 and.w r3, r3, #512 ; 0x200 + 8003b4e: 2b00 cmp r3, #0 + 8003b50: d103 bne.n 8003b5a + { + /* The nCS correspond to the instance passed as parameter */ + cfg->NCSPort = index+1U; + 8003b52: 68fb ldr r3, [r7, #12] + 8003b54: 1c5a adds r2, r3, #1 + 8003b56: 683b ldr r3, [r7, #0] + 8003b58: 609a str r2, [r3, #8] + } + } + + if ((reg & OCTOSPIM_PCR_IOLEN) != 0U) + 8003b5a: 68bb ldr r3, [r7, #8] + 8003b5c: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 8003b60: 2b00 cmp r3, #0 + 8003b62: d018 beq.n 8003b96 + { + /* The IO Low is enabled on this port */ + if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1)) + 8003b64: 68ba ldr r2, [r7, #8] + 8003b66: 693b ldr r3, [r7, #16] + 8003b68: 4053 eors r3, r2 + 8003b6a: f403 2380 and.w r3, r3, #262144 ; 0x40000 + 8003b6e: 2b00 cmp r3, #0 + 8003b70: d111 bne.n 8003b96 + { + /* The IO Low correspond to the instance passed as parameter */ + if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U) + 8003b72: 68bb ldr r3, [r7, #8] + 8003b74: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 8003b78: 2b00 cmp r3, #0 + 8003b7a: d106 bne.n 8003b8a + { + cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U)); + 8003b7c: 68fb ldr r3, [r7, #12] + 8003b7e: 3301 adds r3, #1 + 8003b80: f443 3280 orr.w r2, r3, #65536 ; 0x10000 + 8003b84: 683b ldr r3, [r7, #0] + 8003b86: 60da str r2, [r3, #12] + 8003b88: e005 b.n 8003b96 + } + else + { + cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U)); + 8003b8a: 68fb ldr r3, [r7, #12] + 8003b8c: 3301 adds r3, #1 + 8003b8e: f043 7280 orr.w r2, r3, #16777216 ; 0x1000000 + 8003b92: 683b ldr r3, [r7, #0] + 8003b94: 60da str r2, [r3, #12] + } + } + } + + if ((reg & OCTOSPIM_PCR_IOHEN) != 0U) + 8003b96: 68bb ldr r3, [r7, #8] + 8003b98: f003 7380 and.w r3, r3, #16777216 ; 0x1000000 + 8003b9c: 2b00 cmp r3, #0 + 8003b9e: d018 beq.n 8003bd2 + { + /* The IO High is enabled on this port */ + if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1)) + 8003ba0: 68ba ldr r2, [r7, #8] + 8003ba2: 693b ldr r3, [r7, #16] + 8003ba4: 4053 eors r3, r2 + 8003ba6: f003 6380 and.w r3, r3, #67108864 ; 0x4000000 + 8003baa: 2b00 cmp r3, #0 + 8003bac: d111 bne.n 8003bd2 + { + /* The IO High correspond to the instance passed as parameter */ + if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U) + 8003bae: 68bb ldr r3, [r7, #8] + 8003bb0: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 8003bb4: 2b00 cmp r3, #0 + 8003bb6: d106 bne.n 8003bc6 + { + cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U)); + 8003bb8: 68fb ldr r3, [r7, #12] + 8003bba: 3301 adds r3, #1 + 8003bbc: f443 3280 orr.w r2, r3, #65536 ; 0x10000 + 8003bc0: 683b ldr r3, [r7, #0] + 8003bc2: 611a str r2, [r3, #16] + 8003bc4: e005 b.n 8003bd2 + } + else + { + cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U)); + 8003bc6: 68fb ldr r3, [r7, #12] + 8003bc8: 3301 adds r3, #1 + 8003bca: f043 7280 orr.w r2, r3, #16777216 ; 0x1000000 + 8003bce: 683b ldr r3, [r7, #0] + 8003bd0: 611a str r2, [r3, #16] + for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++) + 8003bd2: 68fb ldr r3, [r7, #12] + 8003bd4: 3301 adds r3, #1 + 8003bd6: 60fb str r3, [r7, #12] + 8003bd8: 68fb ldr r3, [r7, #12] + 8003bda: 2b01 cmp r3, #1 + 8003bdc: d987 bls.n 8003aee + } + } + } + + /* Return function status */ + return status; + 8003bde: 7dfb ldrb r3, [r7, #23] +} + 8003be0: 4618 mov r0, r3 + 8003be2: 371c adds r7, #28 + 8003be4: 46bd mov sp, r7 + 8003be6: f85d 7b04 ldr.w r7, [sp], #4 + 8003bea: 4770 bx lr + 8003bec: 5200b400 .word 0x5200b400 + 8003bf0: 04040222 .word 0x04040222 + +08003bf4 : + * PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS + * regulator. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource) +{ + 8003bf4: b580 push {r7, lr} + 8003bf6: b084 sub sp, #16 + 8003bf8: af00 add r7, sp, #0 + 8003bfa: 6078 str r0, [r7, #4] + + /* Check if supply source was configured */ +#if defined (PWR_FLAG_SCUEN) + if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U) +#else + if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN)) + 8003bfc: 4b29 ldr r3, [pc, #164] ; (8003ca4 ) + 8003bfe: 68db ldr r3, [r3, #12] + 8003c00: f003 0307 and.w r3, r3, #7 + 8003c04: 2b06 cmp r3, #6 + 8003c06: d00a beq.n 8003c1e +#endif /* defined (PWR_FLAG_SCUEN) */ + { + /* Check supply configuration */ + if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource) + 8003c08: 4b26 ldr r3, [pc, #152] ; (8003ca4 ) + 8003c0a: 68db ldr r3, [r3, #12] + 8003c0c: f003 033f and.w r3, r3, #63 ; 0x3f + 8003c10: 687a ldr r2, [r7, #4] + 8003c12: 429a cmp r2, r3 + 8003c14: d001 beq.n 8003c1a + { + /* Supply configuration update locked, can't apply a new supply config */ + return HAL_ERROR; + 8003c16: 2301 movs r3, #1 + 8003c18: e040 b.n 8003c9c + else + { + /* Supply configuration update locked, but new supply configuration + matches with old supply configuration : nothing to do + */ + return HAL_OK; + 8003c1a: 2300 movs r3, #0 + 8003c1c: e03e b.n 8003c9c + } + } + + /* Set the power supply configuration */ + MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource); + 8003c1e: 4b21 ldr r3, [pc, #132] ; (8003ca4 ) + 8003c20: 68db ldr r3, [r3, #12] + 8003c22: f023 023f bic.w r2, r3, #63 ; 0x3f + 8003c26: 491f ldr r1, [pc, #124] ; (8003ca4 ) + 8003c28: 687b ldr r3, [r7, #4] + 8003c2a: 4313 orrs r3, r2 + 8003c2c: 60cb str r3, [r1, #12] + + /* Get tick */ + tickstart = HAL_GetTick (); + 8003c2e: f7fd fe95 bl 800195c + 8003c32: 60f8 str r0, [r7, #12] + + /* Wait till voltage level flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U) + 8003c34: e009 b.n 8003c4a + { + if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY) + 8003c36: f7fd fe91 bl 800195c + 8003c3a: 4602 mov r2, r0 + 8003c3c: 68fb ldr r3, [r7, #12] + 8003c3e: 1ad3 subs r3, r2, r3 + 8003c40: f5b3 7f7a cmp.w r3, #1000 ; 0x3e8 + 8003c44: d901 bls.n 8003c4a + { + return HAL_ERROR; + 8003c46: 2301 movs r3, #1 + 8003c48: e028 b.n 8003c9c + while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U) + 8003c4a: 4b16 ldr r3, [pc, #88] ; (8003ca4 ) + 8003c4c: 685b ldr r3, [r3, #4] + 8003c4e: f403 5300 and.w r3, r3, #8192 ; 0x2000 + 8003c52: f5b3 5f00 cmp.w r3, #8192 ; 0x2000 + 8003c56: d1ee bne.n 8003c36 + } + } + +#if defined (SMPS) + /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */ + if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) || + 8003c58: 687b ldr r3, [r7, #4] + 8003c5a: 2b1e cmp r3, #30 + 8003c5c: d008 beq.n 8003c70 + 8003c5e: 687b ldr r3, [r7, #4] + 8003c60: 2b2e cmp r3, #46 ; 0x2e + 8003c62: d005 beq.n 8003c70 + (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) || + 8003c64: 687b ldr r3, [r7, #4] + 8003c66: 2b1d cmp r3, #29 + 8003c68: d002 beq.n 8003c70 + (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT) || + 8003c6a: 687b ldr r3, [r7, #4] + 8003c6c: 2b2d cmp r3, #45 ; 0x2d + 8003c6e: d114 bne.n 8003c9a + (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT)) + { + /* Get the current tick number */ + tickstart = HAL_GetTick (); + 8003c70: f7fd fe74 bl 800195c + 8003c74: 60f8 str r0, [r7, #12] + + /* Wait till SMPS external supply ready flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U) + 8003c76: e009 b.n 8003c8c + { + if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY) + 8003c78: f7fd fe70 bl 800195c + 8003c7c: 4602 mov r2, r0 + 8003c7e: 68fb ldr r3, [r7, #12] + 8003c80: 1ad3 subs r3, r2, r3 + 8003c82: f5b3 7f7a cmp.w r3, #1000 ; 0x3e8 + 8003c86: d901 bls.n 8003c8c + { + return HAL_ERROR; + 8003c88: 2301 movs r3, #1 + 8003c8a: e007 b.n 8003c9c + while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U) + 8003c8c: 4b05 ldr r3, [pc, #20] ; (8003ca4 ) + 8003c8e: 68db ldr r3, [r3, #12] + 8003c90: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 8003c94: f5b3 3f80 cmp.w r3, #65536 ; 0x10000 + 8003c98: d1ee bne.n 8003c78 + } + } + } +#endif /* defined (SMPS) */ + + return HAL_OK; + 8003c9a: 2300 movs r3, #0 +} + 8003c9c: 4618 mov r0, r3 + 8003c9e: 3710 adds r7, #16 + 8003ca0: 46bd mov sp, r7 + 8003ca2: bd80 pop {r7, pc} + 8003ca4: 58024800 .word 0x58024800 + +08003ca8 : + * supported by this function. User should request a transition to HSE Off + * first and then HSE On or HSE Bypass. + * @retval HAL status + */ +__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + 8003ca8: b580 push {r7, lr} + 8003caa: b08c sub sp, #48 ; 0x30 + 8003cac: af00 add r7, sp, #0 + 8003cae: 6078 str r0, [r7, #4] + uint32_t tickstart; + uint32_t temp1_pllckcfg, temp2_pllckcfg; + + /* Check Null pointer */ + if(RCC_OscInitStruct == NULL) + 8003cb0: 687b ldr r3, [r7, #4] + 8003cb2: 2b00 cmp r3, #0 + 8003cb4: d101 bne.n 8003cba + { + return HAL_ERROR; + 8003cb6: 2301 movs r3, #1 + 8003cb8: e3f4 b.n 80044a4 + } + + /* Check the parameters */ + assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType)); + /*------------------------------- HSE Configuration ------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) + 8003cba: 687b ldr r3, [r7, #4] + 8003cbc: 681b ldr r3, [r3, #0] + 8003cbe: f003 0301 and.w r3, r3, #1 + 8003cc2: 2b00 cmp r3, #0 + 8003cc4: f000 80b3 beq.w 8003e2e + { + /* Check the parameters */ + assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState)); + + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + 8003cc8: 4b95 ldr r3, [pc, #596] ; (8003f20 ) + 8003cca: 691b ldr r3, [r3, #16] + 8003ccc: f003 0338 and.w r3, r3, #56 ; 0x38 + 8003cd0: 62fb str r3, [r7, #44] ; 0x2c + const uint32_t temp_pllckselr = RCC->PLLCKSELR; + 8003cd2: 4b93 ldr r3, [pc, #588] ; (8003f20 ) + 8003cd4: 6a9b ldr r3, [r3, #40] ; 0x28 + 8003cd6: 62bb str r3, [r7, #40] ; 0x28 + /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */ + if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE))) + 8003cd8: 6afb ldr r3, [r7, #44] ; 0x2c + 8003cda: 2b10 cmp r3, #16 + 8003cdc: d007 beq.n 8003cee + 8003cde: 6afb ldr r3, [r7, #44] ; 0x2c + 8003ce0: 2b18 cmp r3, #24 + 8003ce2: d112 bne.n 8003d0a + 8003ce4: 6abb ldr r3, [r7, #40] ; 0x28 + 8003ce6: f003 0303 and.w r3, r3, #3 + 8003cea: 2b02 cmp r3, #2 + 8003cec: d10d bne.n 8003d0a + { + if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) + 8003cee: 4b8c ldr r3, [pc, #560] ; (8003f20 ) + 8003cf0: 681b ldr r3, [r3, #0] + 8003cf2: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 8003cf6: 2b00 cmp r3, #0 + 8003cf8: f000 8098 beq.w 8003e2c + 8003cfc: 687b ldr r3, [r7, #4] + 8003cfe: 685b ldr r3, [r3, #4] + 8003d00: 2b00 cmp r3, #0 + 8003d02: f040 8093 bne.w 8003e2c + { + return HAL_ERROR; + 8003d06: 2301 movs r3, #1 + 8003d08: e3cc b.n 80044a4 + } + } + else + { + /* Set the new HSE configuration ---------------------------------------*/ + __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState); + 8003d0a: 687b ldr r3, [r7, #4] + 8003d0c: 685b ldr r3, [r3, #4] + 8003d0e: f5b3 3f80 cmp.w r3, #65536 ; 0x10000 + 8003d12: d106 bne.n 8003d22 + 8003d14: 4b82 ldr r3, [pc, #520] ; (8003f20 ) + 8003d16: 681b ldr r3, [r3, #0] + 8003d18: 4a81 ldr r2, [pc, #516] ; (8003f20 ) + 8003d1a: f443 3380 orr.w r3, r3, #65536 ; 0x10000 + 8003d1e: 6013 str r3, [r2, #0] + 8003d20: e058 b.n 8003dd4 + 8003d22: 687b ldr r3, [r7, #4] + 8003d24: 685b ldr r3, [r3, #4] + 8003d26: 2b00 cmp r3, #0 + 8003d28: d112 bne.n 8003d50 + 8003d2a: 4b7d ldr r3, [pc, #500] ; (8003f20 ) + 8003d2c: 681b ldr r3, [r3, #0] + 8003d2e: 4a7c ldr r2, [pc, #496] ; (8003f20 ) + 8003d30: f423 3380 bic.w r3, r3, #65536 ; 0x10000 + 8003d34: 6013 str r3, [r2, #0] + 8003d36: 4b7a ldr r3, [pc, #488] ; (8003f20 ) + 8003d38: 681b ldr r3, [r3, #0] + 8003d3a: 4a79 ldr r2, [pc, #484] ; (8003f20 ) + 8003d3c: f423 1380 bic.w r3, r3, #1048576 ; 0x100000 + 8003d40: 6013 str r3, [r2, #0] + 8003d42: 4b77 ldr r3, [pc, #476] ; (8003f20 ) + 8003d44: 681b ldr r3, [r3, #0] + 8003d46: 4a76 ldr r2, [pc, #472] ; (8003f20 ) + 8003d48: f423 2380 bic.w r3, r3, #262144 ; 0x40000 + 8003d4c: 6013 str r3, [r2, #0] + 8003d4e: e041 b.n 8003dd4 + 8003d50: 687b ldr r3, [r7, #4] + 8003d52: 685b ldr r3, [r3, #4] + 8003d54: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000 + 8003d58: d112 bne.n 8003d80 + 8003d5a: 4b71 ldr r3, [pc, #452] ; (8003f20 ) + 8003d5c: 681b ldr r3, [r3, #0] + 8003d5e: 4a70 ldr r2, [pc, #448] ; (8003f20 ) + 8003d60: f443 2380 orr.w r3, r3, #262144 ; 0x40000 + 8003d64: 6013 str r3, [r2, #0] + 8003d66: 4b6e ldr r3, [pc, #440] ; (8003f20 ) + 8003d68: 681b ldr r3, [r3, #0] + 8003d6a: 4a6d ldr r2, [pc, #436] ; (8003f20 ) + 8003d6c: f423 1380 bic.w r3, r3, #1048576 ; 0x100000 + 8003d70: 6013 str r3, [r2, #0] + 8003d72: 4b6b ldr r3, [pc, #428] ; (8003f20 ) + 8003d74: 681b ldr r3, [r3, #0] + 8003d76: 4a6a ldr r2, [pc, #424] ; (8003f20 ) + 8003d78: f443 3380 orr.w r3, r3, #65536 ; 0x10000 + 8003d7c: 6013 str r3, [r2, #0] + 8003d7e: e029 b.n 8003dd4 + 8003d80: 687b ldr r3, [r7, #4] + 8003d82: 685b ldr r3, [r3, #4] + 8003d84: f5b3 1fa8 cmp.w r3, #1376256 ; 0x150000 + 8003d88: d112 bne.n 8003db0 + 8003d8a: 4b65 ldr r3, [pc, #404] ; (8003f20 ) + 8003d8c: 681b ldr r3, [r3, #0] + 8003d8e: 4a64 ldr r2, [pc, #400] ; (8003f20 ) + 8003d90: f443 2380 orr.w r3, r3, #262144 ; 0x40000 + 8003d94: 6013 str r3, [r2, #0] + 8003d96: 4b62 ldr r3, [pc, #392] ; (8003f20 ) + 8003d98: 681b ldr r3, [r3, #0] + 8003d9a: 4a61 ldr r2, [pc, #388] ; (8003f20 ) + 8003d9c: f443 1380 orr.w r3, r3, #1048576 ; 0x100000 + 8003da0: 6013 str r3, [r2, #0] + 8003da2: 4b5f ldr r3, [pc, #380] ; (8003f20 ) + 8003da4: 681b ldr r3, [r3, #0] + 8003da6: 4a5e ldr r2, [pc, #376] ; (8003f20 ) + 8003da8: f443 3380 orr.w r3, r3, #65536 ; 0x10000 + 8003dac: 6013 str r3, [r2, #0] + 8003dae: e011 b.n 8003dd4 + 8003db0: 4b5b ldr r3, [pc, #364] ; (8003f20 ) + 8003db2: 681b ldr r3, [r3, #0] + 8003db4: 4a5a ldr r2, [pc, #360] ; (8003f20 ) + 8003db6: f423 3380 bic.w r3, r3, #65536 ; 0x10000 + 8003dba: 6013 str r3, [r2, #0] + 8003dbc: 4b58 ldr r3, [pc, #352] ; (8003f20 ) + 8003dbe: 681b ldr r3, [r3, #0] + 8003dc0: 4a57 ldr r2, [pc, #348] ; (8003f20 ) + 8003dc2: f423 2380 bic.w r3, r3, #262144 ; 0x40000 + 8003dc6: 6013 str r3, [r2, #0] + 8003dc8: 4b55 ldr r3, [pc, #340] ; (8003f20 ) + 8003dca: 681b ldr r3, [r3, #0] + 8003dcc: 4a54 ldr r2, [pc, #336] ; (8003f20 ) + 8003dce: f423 1380 bic.w r3, r3, #1048576 ; 0x100000 + 8003dd2: 6013 str r3, [r2, #0] + + /* Check the HSE State */ + if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF) + 8003dd4: 687b ldr r3, [r7, #4] + 8003dd6: 685b ldr r3, [r3, #4] + 8003dd8: 2b00 cmp r3, #0 + 8003dda: d013 beq.n 8003e04 + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8003ddc: f7fd fdbe bl 800195c + 8003de0: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSE is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U) + 8003de2: e008 b.n 8003df6 + { + if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE) + 8003de4: f7fd fdba bl 800195c + 8003de8: 4602 mov r2, r0 + 8003dea: 6a7b ldr r3, [r7, #36] ; 0x24 + 8003dec: 1ad3 subs r3, r2, r3 + 8003dee: 2b64 cmp r3, #100 ; 0x64 + 8003df0: d901 bls.n 8003df6 + { + return HAL_TIMEOUT; + 8003df2: 2303 movs r3, #3 + 8003df4: e356 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U) + 8003df6: 4b4a ldr r3, [pc, #296] ; (8003f20 ) + 8003df8: 681b ldr r3, [r3, #0] + 8003dfa: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 8003dfe: 2b00 cmp r3, #0 + 8003e00: d0f0 beq.n 8003de4 + 8003e02: e014 b.n 8003e2e + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8003e04: f7fd fdaa bl 800195c + 8003e08: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSE is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) + 8003e0a: e008 b.n 8003e1e + { + if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE) + 8003e0c: f7fd fda6 bl 800195c + 8003e10: 4602 mov r2, r0 + 8003e12: 6a7b ldr r3, [r7, #36] ; 0x24 + 8003e14: 1ad3 subs r3, r2, r3 + 8003e16: 2b64 cmp r3, #100 ; 0x64 + 8003e18: d901 bls.n 8003e1e + { + return HAL_TIMEOUT; + 8003e1a: 2303 movs r3, #3 + 8003e1c: e342 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) + 8003e1e: 4b40 ldr r3, [pc, #256] ; (8003f20 ) + 8003e20: 681b ldr r3, [r3, #0] + 8003e22: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 8003e26: 2b00 cmp r3, #0 + 8003e28: d1f0 bne.n 8003e0c + 8003e2a: e000 b.n 8003e2e + if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) + 8003e2c: bf00 nop + } + } + } + } + /*----------------------------- HSI Configuration --------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) + 8003e2e: 687b ldr r3, [r7, #4] + 8003e30: 681b ldr r3, [r3, #0] + 8003e32: f003 0302 and.w r3, r3, #2 + 8003e36: 2b00 cmp r3, #0 + 8003e38: f000 808d beq.w 8003f56 + /* Check the parameters */ + assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState)); + assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue)); + + /* When the HSI is used as system clock it will not be disabled */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + 8003e3c: 4b38 ldr r3, [pc, #224] ; (8003f20 ) + 8003e3e: 691b ldr r3, [r3, #16] + 8003e40: f003 0338 and.w r3, r3, #56 ; 0x38 + 8003e44: 623b str r3, [r7, #32] + const uint32_t temp_pllckselr = RCC->PLLCKSELR; + 8003e46: 4b36 ldr r3, [pc, #216] ; (8003f20 ) + 8003e48: 6a9b ldr r3, [r3, #40] ; 0x28 + 8003e4a: 61fb str r3, [r7, #28] + if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI))) + 8003e4c: 6a3b ldr r3, [r7, #32] + 8003e4e: 2b00 cmp r3, #0 + 8003e50: d007 beq.n 8003e62 + 8003e52: 6a3b ldr r3, [r7, #32] + 8003e54: 2b18 cmp r3, #24 + 8003e56: d137 bne.n 8003ec8 + 8003e58: 69fb ldr r3, [r7, #28] + 8003e5a: f003 0303 and.w r3, r3, #3 + 8003e5e: 2b00 cmp r3, #0 + 8003e60: d132 bne.n 8003ec8 + { + /* When HSI is used as system clock it will not be disabled */ + if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)) + 8003e62: 4b2f ldr r3, [pc, #188] ; (8003f20 ) + 8003e64: 681b ldr r3, [r3, #0] + 8003e66: f003 0304 and.w r3, r3, #4 + 8003e6a: 2b00 cmp r3, #0 + 8003e6c: d005 beq.n 8003e7a + 8003e6e: 687b ldr r3, [r7, #4] + 8003e70: 68db ldr r3, [r3, #12] + 8003e72: 2b00 cmp r3, #0 + 8003e74: d101 bne.n 8003e7a + { + return HAL_ERROR; + 8003e76: 2301 movs r3, #1 + 8003e78: e314 b.n 80044a4 + } + /* Otherwise, only HSI division and calibration are allowed */ + else + { + /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */ + __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState); + 8003e7a: 4b29 ldr r3, [pc, #164] ; (8003f20 ) + 8003e7c: 681b ldr r3, [r3, #0] + 8003e7e: f023 0219 bic.w r2, r3, #25 + 8003e82: 687b ldr r3, [r7, #4] + 8003e84: 68db ldr r3, [r3, #12] + 8003e86: 4926 ldr r1, [pc, #152] ; (8003f20 ) + 8003e88: 4313 orrs r3, r2 + 8003e8a: 600b str r3, [r1, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8003e8c: f7fd fd66 bl 800195c + 8003e90: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + 8003e92: e008 b.n 8003ea6 + { + if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE) + 8003e94: f7fd fd62 bl 800195c + 8003e98: 4602 mov r2, r0 + 8003e9a: 6a7b ldr r3, [r7, #36] ; 0x24 + 8003e9c: 1ad3 subs r3, r2, r3 + 8003e9e: 2b02 cmp r3, #2 + 8003ea0: d901 bls.n 8003ea6 + { + return HAL_TIMEOUT; + 8003ea2: 2303 movs r3, #3 + 8003ea4: e2fe b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + 8003ea6: 4b1e ldr r3, [pc, #120] ; (8003f20 ) + 8003ea8: 681b ldr r3, [r3, #0] + 8003eaa: f003 0304 and.w r3, r3, #4 + 8003eae: 2b00 cmp r3, #0 + 8003eb0: d0f0 beq.n 8003e94 + } + } + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + 8003eb2: 4b1b ldr r3, [pc, #108] ; (8003f20 ) + 8003eb4: 685b ldr r3, [r3, #4] + 8003eb6: f023 42fe bic.w r2, r3, #2130706432 ; 0x7f000000 + 8003eba: 687b ldr r3, [r7, #4] + 8003ebc: 691b ldr r3, [r3, #16] + 8003ebe: 061b lsls r3, r3, #24 + 8003ec0: 4917 ldr r1, [pc, #92] ; (8003f20 ) + 8003ec2: 4313 orrs r3, r2 + 8003ec4: 604b str r3, [r1, #4] + if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)) + 8003ec6: e046 b.n 8003f56 + } + + else + { + /* Check the HSI State */ + if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF) + 8003ec8: 687b ldr r3, [r7, #4] + 8003eca: 68db ldr r3, [r3, #12] + 8003ecc: 2b00 cmp r3, #0 + 8003ece: d029 beq.n 8003f24 + { + /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */ + __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState); + 8003ed0: 4b13 ldr r3, [pc, #76] ; (8003f20 ) + 8003ed2: 681b ldr r3, [r3, #0] + 8003ed4: f023 0219 bic.w r2, r3, #25 + 8003ed8: 687b ldr r3, [r7, #4] + 8003eda: 68db ldr r3, [r3, #12] + 8003edc: 4910 ldr r1, [pc, #64] ; (8003f20 ) + 8003ede: 4313 orrs r3, r2 + 8003ee0: 600b str r3, [r1, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8003ee2: f7fd fd3b bl 800195c + 8003ee6: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + 8003ee8: e008 b.n 8003efc + { + if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE) + 8003eea: f7fd fd37 bl 800195c + 8003eee: 4602 mov r2, r0 + 8003ef0: 6a7b ldr r3, [r7, #36] ; 0x24 + 8003ef2: 1ad3 subs r3, r2, r3 + 8003ef4: 2b02 cmp r3, #2 + 8003ef6: d901 bls.n 8003efc + { + return HAL_TIMEOUT; + 8003ef8: 2303 movs r3, #3 + 8003efa: e2d3 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + 8003efc: 4b08 ldr r3, [pc, #32] ; (8003f20 ) + 8003efe: 681b ldr r3, [r3, #0] + 8003f00: f003 0304 and.w r3, r3, #4 + 8003f04: 2b00 cmp r3, #0 + 8003f06: d0f0 beq.n 8003eea + } + } + + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + 8003f08: 4b05 ldr r3, [pc, #20] ; (8003f20 ) + 8003f0a: 685b ldr r3, [r3, #4] + 8003f0c: f023 42fe bic.w r2, r3, #2130706432 ; 0x7f000000 + 8003f10: 687b ldr r3, [r7, #4] + 8003f12: 691b ldr r3, [r3, #16] + 8003f14: 061b lsls r3, r3, #24 + 8003f16: 4902 ldr r1, [pc, #8] ; (8003f20 ) + 8003f18: 4313 orrs r3, r2 + 8003f1a: 604b str r3, [r1, #4] + 8003f1c: e01b b.n 8003f56 + 8003f1e: bf00 nop + 8003f20: 58024400 .word 0x58024400 + } + else + { + /* Disable the Internal High Speed oscillator (HSI). */ + __HAL_RCC_HSI_DISABLE(); + 8003f24: 4b97 ldr r3, [pc, #604] ; (8004184 ) + 8003f26: 681b ldr r3, [r3, #0] + 8003f28: 4a96 ldr r2, [pc, #600] ; (8004184 ) + 8003f2a: f023 0301 bic.w r3, r3, #1 + 8003f2e: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8003f30: f7fd fd14 bl 800195c + 8003f34: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSI is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) + 8003f36: e008 b.n 8003f4a + { + if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE) + 8003f38: f7fd fd10 bl 800195c + 8003f3c: 4602 mov r2, r0 + 8003f3e: 6a7b ldr r3, [r7, #36] ; 0x24 + 8003f40: 1ad3 subs r3, r2, r3 + 8003f42: 2b02 cmp r3, #2 + 8003f44: d901 bls.n 8003f4a + { + return HAL_TIMEOUT; + 8003f46: 2303 movs r3, #3 + 8003f48: e2ac b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) + 8003f4a: 4b8e ldr r3, [pc, #568] ; (8004184 ) + 8003f4c: 681b ldr r3, [r3, #0] + 8003f4e: f003 0304 and.w r3, r3, #4 + 8003f52: 2b00 cmp r3, #0 + 8003f54: d1f0 bne.n 8003f38 + } + } + } + } + /*----------------------------- CSI Configuration --------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI) + 8003f56: 687b ldr r3, [r7, #4] + 8003f58: 681b ldr r3, [r3, #0] + 8003f5a: f003 0310 and.w r3, r3, #16 + 8003f5e: 2b00 cmp r3, #0 + 8003f60: d06a beq.n 8004038 + /* Check the parameters */ + assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState)); + assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue)); + + /* When the CSI is used as system clock it will not disabled */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + 8003f62: 4b88 ldr r3, [pc, #544] ; (8004184 ) + 8003f64: 691b ldr r3, [r3, #16] + 8003f66: f003 0338 and.w r3, r3, #56 ; 0x38 + 8003f6a: 61bb str r3, [r7, #24] + const uint32_t temp_pllckselr = RCC->PLLCKSELR; + 8003f6c: 4b85 ldr r3, [pc, #532] ; (8004184 ) + 8003f6e: 6a9b ldr r3, [r3, #40] ; 0x28 + 8003f70: 617b str r3, [r7, #20] + if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI))) + 8003f72: 69bb ldr r3, [r7, #24] + 8003f74: 2b08 cmp r3, #8 + 8003f76: d007 beq.n 8003f88 + 8003f78: 69bb ldr r3, [r7, #24] + 8003f7a: 2b18 cmp r3, #24 + 8003f7c: d11b bne.n 8003fb6 + 8003f7e: 697b ldr r3, [r7, #20] + 8003f80: f003 0303 and.w r3, r3, #3 + 8003f84: 2b01 cmp r3, #1 + 8003f86: d116 bne.n 8003fb6 + { + /* When CSI is used as system clock it will not disabled */ + if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON)) + 8003f88: 4b7e ldr r3, [pc, #504] ; (8004184 ) + 8003f8a: 681b ldr r3, [r3, #0] + 8003f8c: f403 7380 and.w r3, r3, #256 ; 0x100 + 8003f90: 2b00 cmp r3, #0 + 8003f92: d005 beq.n 8003fa0 + 8003f94: 687b ldr r3, [r7, #4] + 8003f96: 69db ldr r3, [r3, #28] + 8003f98: 2b80 cmp r3, #128 ; 0x80 + 8003f9a: d001 beq.n 8003fa0 + { + return HAL_ERROR; + 8003f9c: 2301 movs r3, #1 + 8003f9e: e281 b.n 80044a4 + } + /* Otherwise, just the calibration is allowed */ + else + { + /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/ + __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue); + 8003fa0: 4b78 ldr r3, [pc, #480] ; (8004184 ) + 8003fa2: 68db ldr r3, [r3, #12] + 8003fa4: f023 527c bic.w r2, r3, #1056964608 ; 0x3f000000 + 8003fa8: 687b ldr r3, [r7, #4] + 8003faa: 6a1b ldr r3, [r3, #32] + 8003fac: 061b lsls r3, r3, #24 + 8003fae: 4975 ldr r1, [pc, #468] ; (8004184 ) + 8003fb0: 4313 orrs r3, r2 + 8003fb2: 60cb str r3, [r1, #12] + if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON)) + 8003fb4: e040 b.n 8004038 + } + } + else + { + /* Check the CSI State */ + if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF) + 8003fb6: 687b ldr r3, [r7, #4] + 8003fb8: 69db ldr r3, [r3, #28] + 8003fba: 2b00 cmp r3, #0 + 8003fbc: d023 beq.n 8004006 + { + /* Enable the Internal High Speed oscillator (CSI). */ + __HAL_RCC_CSI_ENABLE(); + 8003fbe: 4b71 ldr r3, [pc, #452] ; (8004184 ) + 8003fc0: 681b ldr r3, [r3, #0] + 8003fc2: 4a70 ldr r2, [pc, #448] ; (8004184 ) + 8003fc4: f043 0380 orr.w r3, r3, #128 ; 0x80 + 8003fc8: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8003fca: f7fd fcc7 bl 800195c + 8003fce: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till CSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U) + 8003fd0: e008 b.n 8003fe4 + { + if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE) + 8003fd2: f7fd fcc3 bl 800195c + 8003fd6: 4602 mov r2, r0 + 8003fd8: 6a7b ldr r3, [r7, #36] ; 0x24 + 8003fda: 1ad3 subs r3, r2, r3 + 8003fdc: 2b02 cmp r3, #2 + 8003fde: d901 bls.n 8003fe4 + { + return HAL_TIMEOUT; + 8003fe0: 2303 movs r3, #3 + 8003fe2: e25f b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U) + 8003fe4: 4b67 ldr r3, [pc, #412] ; (8004184 ) + 8003fe6: 681b ldr r3, [r3, #0] + 8003fe8: f403 7380 and.w r3, r3, #256 ; 0x100 + 8003fec: 2b00 cmp r3, #0 + 8003fee: d0f0 beq.n 8003fd2 + } + } + + /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/ + __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue); + 8003ff0: 4b64 ldr r3, [pc, #400] ; (8004184 ) + 8003ff2: 68db ldr r3, [r3, #12] + 8003ff4: f023 527c bic.w r2, r3, #1056964608 ; 0x3f000000 + 8003ff8: 687b ldr r3, [r7, #4] + 8003ffa: 6a1b ldr r3, [r3, #32] + 8003ffc: 061b lsls r3, r3, #24 + 8003ffe: 4961 ldr r1, [pc, #388] ; (8004184 ) + 8004000: 4313 orrs r3, r2 + 8004002: 60cb str r3, [r1, #12] + 8004004: e018 b.n 8004038 + } + else + { + /* Disable the Internal High Speed oscillator (CSI). */ + __HAL_RCC_CSI_DISABLE(); + 8004006: 4b5f ldr r3, [pc, #380] ; (8004184 ) + 8004008: 681b ldr r3, [r3, #0] + 800400a: 4a5e ldr r2, [pc, #376] ; (8004184 ) + 800400c: f023 0380 bic.w r3, r3, #128 ; 0x80 + 8004010: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8004012: f7fd fca3 bl 800195c + 8004016: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till CSI is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) + 8004018: e008 b.n 800402c + { + if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE) + 800401a: f7fd fc9f bl 800195c + 800401e: 4602 mov r2, r0 + 8004020: 6a7b ldr r3, [r7, #36] ; 0x24 + 8004022: 1ad3 subs r3, r2, r3 + 8004024: 2b02 cmp r3, #2 + 8004026: d901 bls.n 800402c + { + return HAL_TIMEOUT; + 8004028: 2303 movs r3, #3 + 800402a: e23b b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) + 800402c: 4b55 ldr r3, [pc, #340] ; (8004184 ) + 800402e: 681b ldr r3, [r3, #0] + 8004030: f403 7380 and.w r3, r3, #256 ; 0x100 + 8004034: 2b00 cmp r3, #0 + 8004036: d1f0 bne.n 800401a + } + } + } + } + /*------------------------------ LSI Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) + 8004038: 687b ldr r3, [r7, #4] + 800403a: 681b ldr r3, [r3, #0] + 800403c: f003 0308 and.w r3, r3, #8 + 8004040: 2b00 cmp r3, #0 + 8004042: d036 beq.n 80040b2 + { + /* Check the parameters */ + assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState)); + + /* Check the LSI State */ + if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF) + 8004044: 687b ldr r3, [r7, #4] + 8004046: 695b ldr r3, [r3, #20] + 8004048: 2b00 cmp r3, #0 + 800404a: d019 beq.n 8004080 + { + /* Enable the Internal Low Speed oscillator (LSI). */ + __HAL_RCC_LSI_ENABLE(); + 800404c: 4b4d ldr r3, [pc, #308] ; (8004184 ) + 800404e: 6f5b ldr r3, [r3, #116] ; 0x74 + 8004050: 4a4c ldr r2, [pc, #304] ; (8004184 ) + 8004052: f043 0301 orr.w r3, r3, #1 + 8004056: 6753 str r3, [r2, #116] ; 0x74 + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8004058: f7fd fc80 bl 800195c + 800405c: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till LSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U) + 800405e: e008 b.n 8004072 + { + if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE) + 8004060: f7fd fc7c bl 800195c + 8004064: 4602 mov r2, r0 + 8004066: 6a7b ldr r3, [r7, #36] ; 0x24 + 8004068: 1ad3 subs r3, r2, r3 + 800406a: 2b02 cmp r3, #2 + 800406c: d901 bls.n 8004072 + { + return HAL_TIMEOUT; + 800406e: 2303 movs r3, #3 + 8004070: e218 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U) + 8004072: 4b44 ldr r3, [pc, #272] ; (8004184 ) + 8004074: 6f5b ldr r3, [r3, #116] ; 0x74 + 8004076: f003 0302 and.w r3, r3, #2 + 800407a: 2b00 cmp r3, #0 + 800407c: d0f0 beq.n 8004060 + 800407e: e018 b.n 80040b2 + } + } + else + { + /* Disable the Internal Low Speed oscillator (LSI). */ + __HAL_RCC_LSI_DISABLE(); + 8004080: 4b40 ldr r3, [pc, #256] ; (8004184 ) + 8004082: 6f5b ldr r3, [r3, #116] ; 0x74 + 8004084: 4a3f ldr r2, [pc, #252] ; (8004184 ) + 8004086: f023 0301 bic.w r3, r3, #1 + 800408a: 6753 str r3, [r2, #116] ; 0x74 + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 800408c: f7fd fc66 bl 800195c + 8004090: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till LSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U) + 8004092: e008 b.n 80040a6 + { + if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE) + 8004094: f7fd fc62 bl 800195c + 8004098: 4602 mov r2, r0 + 800409a: 6a7b ldr r3, [r7, #36] ; 0x24 + 800409c: 1ad3 subs r3, r2, r3 + 800409e: 2b02 cmp r3, #2 + 80040a0: d901 bls.n 80040a6 + { + return HAL_TIMEOUT; + 80040a2: 2303 movs r3, #3 + 80040a4: e1fe b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U) + 80040a6: 4b37 ldr r3, [pc, #220] ; (8004184 ) + 80040a8: 6f5b ldr r3, [r3, #116] ; 0x74 + 80040aa: f003 0302 and.w r3, r3, #2 + 80040ae: 2b00 cmp r3, #0 + 80040b0: d1f0 bne.n 8004094 + } + } + } + + /*------------------------------ HSI48 Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) + 80040b2: 687b ldr r3, [r7, #4] + 80040b4: 681b ldr r3, [r3, #0] + 80040b6: f003 0320 and.w r3, r3, #32 + 80040ba: 2b00 cmp r3, #0 + 80040bc: d036 beq.n 800412c + { + /* Check the parameters */ + assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State)); + + /* Check the HSI48 State */ + if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF) + 80040be: 687b ldr r3, [r7, #4] + 80040c0: 699b ldr r3, [r3, #24] + 80040c2: 2b00 cmp r3, #0 + 80040c4: d019 beq.n 80040fa + { + /* Enable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_ENABLE(); + 80040c6: 4b2f ldr r3, [pc, #188] ; (8004184 ) + 80040c8: 681b ldr r3, [r3, #0] + 80040ca: 4a2e ldr r2, [pc, #184] ; (8004184 ) + 80040cc: f443 5380 orr.w r3, r3, #4096 ; 0x1000 + 80040d0: 6013 str r3, [r2, #0] + + /* Get time-out */ + tickstart = HAL_GetTick(); + 80040d2: f7fd fc43 bl 800195c + 80040d6: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSI48 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U) + 80040d8: e008 b.n 80040ec + { + if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE) + 80040da: f7fd fc3f bl 800195c + 80040de: 4602 mov r2, r0 + 80040e0: 6a7b ldr r3, [r7, #36] ; 0x24 + 80040e2: 1ad3 subs r3, r2, r3 + 80040e4: 2b02 cmp r3, #2 + 80040e6: d901 bls.n 80040ec + { + return HAL_TIMEOUT; + 80040e8: 2303 movs r3, #3 + 80040ea: e1db b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U) + 80040ec: 4b25 ldr r3, [pc, #148] ; (8004184 ) + 80040ee: 681b ldr r3, [r3, #0] + 80040f0: f403 5300 and.w r3, r3, #8192 ; 0x2000 + 80040f4: 2b00 cmp r3, #0 + 80040f6: d0f0 beq.n 80040da + 80040f8: e018 b.n 800412c + } + } + else + { + /* Disable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_DISABLE(); + 80040fa: 4b22 ldr r3, [pc, #136] ; (8004184 ) + 80040fc: 681b ldr r3, [r3, #0] + 80040fe: 4a21 ldr r2, [pc, #132] ; (8004184 ) + 8004100: f423 5380 bic.w r3, r3, #4096 ; 0x1000 + 8004104: 6013 str r3, [r2, #0] + + /* Get time-out */ + tickstart = HAL_GetTick(); + 8004106: f7fd fc29 bl 800195c + 800410a: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till HSI48 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U) + 800410c: e008 b.n 8004120 + { + if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE) + 800410e: f7fd fc25 bl 800195c + 8004112: 4602 mov r2, r0 + 8004114: 6a7b ldr r3, [r7, #36] ; 0x24 + 8004116: 1ad3 subs r3, r2, r3 + 8004118: 2b02 cmp r3, #2 + 800411a: d901 bls.n 8004120 + { + return HAL_TIMEOUT; + 800411c: 2303 movs r3, #3 + 800411e: e1c1 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U) + 8004120: 4b18 ldr r3, [pc, #96] ; (8004184 ) + 8004122: 681b ldr r3, [r3, #0] + 8004124: f403 5300 and.w r3, r3, #8192 ; 0x2000 + 8004128: 2b00 cmp r3, #0 + 800412a: d1f0 bne.n 800410e + } + } + } + } + /*------------------------------ LSE Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) + 800412c: 687b ldr r3, [r7, #4] + 800412e: 681b ldr r3, [r3, #0] + 8004130: f003 0304 and.w r3, r3, #4 + 8004134: 2b00 cmp r3, #0 + 8004136: f000 80af beq.w 8004298 + { + /* Check the parameters */ + assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState)); + + /* Enable write access to Backup domain */ + PWR->CR1 |= PWR_CR1_DBP; + 800413a: 4b13 ldr r3, [pc, #76] ; (8004188 ) + 800413c: 681b ldr r3, [r3, #0] + 800413e: 4a12 ldr r2, [pc, #72] ; (8004188 ) + 8004140: f443 7380 orr.w r3, r3, #256 ; 0x100 + 8004144: 6013 str r3, [r2, #0] + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + 8004146: f7fd fc09 bl 800195c + 800414a: 6278 str r0, [r7, #36] ; 0x24 + + while((PWR->CR1 & PWR_CR1_DBP) == 0U) + 800414c: e008 b.n 8004160 + { + if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE) + 800414e: f7fd fc05 bl 800195c + 8004152: 4602 mov r2, r0 + 8004154: 6a7b ldr r3, [r7, #36] ; 0x24 + 8004156: 1ad3 subs r3, r2, r3 + 8004158: 2b64 cmp r3, #100 ; 0x64 + 800415a: d901 bls.n 8004160 + { + return HAL_TIMEOUT; + 800415c: 2303 movs r3, #3 + 800415e: e1a1 b.n 80044a4 + while((PWR->CR1 & PWR_CR1_DBP) == 0U) + 8004160: 4b09 ldr r3, [pc, #36] ; (8004188 ) + 8004162: 681b ldr r3, [r3, #0] + 8004164: f403 7380 and.w r3, r3, #256 ; 0x100 + 8004168: 2b00 cmp r3, #0 + 800416a: d0f0 beq.n 800414e + } + } + + /* Set the new LSE configuration -----------------------------------------*/ + __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState); + 800416c: 687b ldr r3, [r7, #4] + 800416e: 689b ldr r3, [r3, #8] + 8004170: 2b01 cmp r3, #1 + 8004172: d10b bne.n 800418c + 8004174: 4b03 ldr r3, [pc, #12] ; (8004184 ) + 8004176: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004178: 4a02 ldr r2, [pc, #8] ; (8004184 ) + 800417a: f043 0301 orr.w r3, r3, #1 + 800417e: 6713 str r3, [r2, #112] ; 0x70 + 8004180: e05b b.n 800423a + 8004182: bf00 nop + 8004184: 58024400 .word 0x58024400 + 8004188: 58024800 .word 0x58024800 + 800418c: 687b ldr r3, [r7, #4] + 800418e: 689b ldr r3, [r3, #8] + 8004190: 2b00 cmp r3, #0 + 8004192: d112 bne.n 80041ba + 8004194: 4b9d ldr r3, [pc, #628] ; (800440c ) + 8004196: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004198: 4a9c ldr r2, [pc, #624] ; (800440c ) + 800419a: f023 0301 bic.w r3, r3, #1 + 800419e: 6713 str r3, [r2, #112] ; 0x70 + 80041a0: 4b9a ldr r3, [pc, #616] ; (800440c ) + 80041a2: 6f1b ldr r3, [r3, #112] ; 0x70 + 80041a4: 4a99 ldr r2, [pc, #612] ; (800440c ) + 80041a6: f023 0380 bic.w r3, r3, #128 ; 0x80 + 80041aa: 6713 str r3, [r2, #112] ; 0x70 + 80041ac: 4b97 ldr r3, [pc, #604] ; (800440c ) + 80041ae: 6f1b ldr r3, [r3, #112] ; 0x70 + 80041b0: 4a96 ldr r2, [pc, #600] ; (800440c ) + 80041b2: f023 0304 bic.w r3, r3, #4 + 80041b6: 6713 str r3, [r2, #112] ; 0x70 + 80041b8: e03f b.n 800423a + 80041ba: 687b ldr r3, [r7, #4] + 80041bc: 689b ldr r3, [r3, #8] + 80041be: 2b05 cmp r3, #5 + 80041c0: d112 bne.n 80041e8 + 80041c2: 4b92 ldr r3, [pc, #584] ; (800440c ) + 80041c4: 6f1b ldr r3, [r3, #112] ; 0x70 + 80041c6: 4a91 ldr r2, [pc, #580] ; (800440c ) + 80041c8: f043 0304 orr.w r3, r3, #4 + 80041cc: 6713 str r3, [r2, #112] ; 0x70 + 80041ce: 4b8f ldr r3, [pc, #572] ; (800440c ) + 80041d0: 6f1b ldr r3, [r3, #112] ; 0x70 + 80041d2: 4a8e ldr r2, [pc, #568] ; (800440c ) + 80041d4: f023 0380 bic.w r3, r3, #128 ; 0x80 + 80041d8: 6713 str r3, [r2, #112] ; 0x70 + 80041da: 4b8c ldr r3, [pc, #560] ; (800440c ) + 80041dc: 6f1b ldr r3, [r3, #112] ; 0x70 + 80041de: 4a8b ldr r2, [pc, #556] ; (800440c ) + 80041e0: f043 0301 orr.w r3, r3, #1 + 80041e4: 6713 str r3, [r2, #112] ; 0x70 + 80041e6: e028 b.n 800423a + 80041e8: 687b ldr r3, [r7, #4] + 80041ea: 689b ldr r3, [r3, #8] + 80041ec: 2b85 cmp r3, #133 ; 0x85 + 80041ee: d112 bne.n 8004216 + 80041f0: 4b86 ldr r3, [pc, #536] ; (800440c ) + 80041f2: 6f1b ldr r3, [r3, #112] ; 0x70 + 80041f4: 4a85 ldr r2, [pc, #532] ; (800440c ) + 80041f6: f043 0304 orr.w r3, r3, #4 + 80041fa: 6713 str r3, [r2, #112] ; 0x70 + 80041fc: 4b83 ldr r3, [pc, #524] ; (800440c ) + 80041fe: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004200: 4a82 ldr r2, [pc, #520] ; (800440c ) + 8004202: f043 0380 orr.w r3, r3, #128 ; 0x80 + 8004206: 6713 str r3, [r2, #112] ; 0x70 + 8004208: 4b80 ldr r3, [pc, #512] ; (800440c ) + 800420a: 6f1b ldr r3, [r3, #112] ; 0x70 + 800420c: 4a7f ldr r2, [pc, #508] ; (800440c ) + 800420e: f043 0301 orr.w r3, r3, #1 + 8004212: 6713 str r3, [r2, #112] ; 0x70 + 8004214: e011 b.n 800423a + 8004216: 4b7d ldr r3, [pc, #500] ; (800440c ) + 8004218: 6f1b ldr r3, [r3, #112] ; 0x70 + 800421a: 4a7c ldr r2, [pc, #496] ; (800440c ) + 800421c: f023 0301 bic.w r3, r3, #1 + 8004220: 6713 str r3, [r2, #112] ; 0x70 + 8004222: 4b7a ldr r3, [pc, #488] ; (800440c ) + 8004224: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004226: 4a79 ldr r2, [pc, #484] ; (800440c ) + 8004228: f023 0304 bic.w r3, r3, #4 + 800422c: 6713 str r3, [r2, #112] ; 0x70 + 800422e: 4b77 ldr r3, [pc, #476] ; (800440c ) + 8004230: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004232: 4a76 ldr r2, [pc, #472] ; (800440c ) + 8004234: f023 0380 bic.w r3, r3, #128 ; 0x80 + 8004238: 6713 str r3, [r2, #112] ; 0x70 + /* Check the LSE State */ + if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) + 800423a: 687b ldr r3, [r7, #4] + 800423c: 689b ldr r3, [r3, #8] + 800423e: 2b00 cmp r3, #0 + 8004240: d015 beq.n 800426e + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8004242: f7fd fb8b bl 800195c + 8004246: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till LSE is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U) + 8004248: e00a b.n 8004260 + { + if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE) + 800424a: f7fd fb87 bl 800195c + 800424e: 4602 mov r2, r0 + 8004250: 6a7b ldr r3, [r7, #36] ; 0x24 + 8004252: 1ad3 subs r3, r2, r3 + 8004254: f241 3288 movw r2, #5000 ; 0x1388 + 8004258: 4293 cmp r3, r2 + 800425a: d901 bls.n 8004260 + { + return HAL_TIMEOUT; + 800425c: 2303 movs r3, #3 + 800425e: e121 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U) + 8004260: 4b6a ldr r3, [pc, #424] ; (800440c ) + 8004262: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004264: f003 0302 and.w r3, r3, #2 + 8004268: 2b00 cmp r3, #0 + 800426a: d0ee beq.n 800424a + 800426c: e014 b.n 8004298 + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 800426e: f7fd fb75 bl 800195c + 8004272: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till LSE is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U) + 8004274: e00a b.n 800428c + { + if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE) + 8004276: f7fd fb71 bl 800195c + 800427a: 4602 mov r2, r0 + 800427c: 6a7b ldr r3, [r7, #36] ; 0x24 + 800427e: 1ad3 subs r3, r2, r3 + 8004280: f241 3288 movw r2, #5000 ; 0x1388 + 8004284: 4293 cmp r3, r2 + 8004286: d901 bls.n 800428c + { + return HAL_TIMEOUT; + 8004288: 2303 movs r3, #3 + 800428a: e10b b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U) + 800428c: 4b5f ldr r3, [pc, #380] ; (800440c ) + 800428e: 6f1b ldr r3, [r3, #112] ; 0x70 + 8004290: f003 0302 and.w r3, r3, #2 + 8004294: 2b00 cmp r3, #0 + 8004296: d1ee bne.n 8004276 + } + } + /*-------------------------------- PLL Configuration -----------------------*/ + /* Check the parameters */ + assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState)); + if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) + 8004298: 687b ldr r3, [r7, #4] + 800429a: 6a5b ldr r3, [r3, #36] ; 0x24 + 800429c: 2b00 cmp r3, #0 + 800429e: f000 8100 beq.w 80044a2 + { + /* Check if the PLL is used as system clock or not */ + if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1) + 80042a2: 4b5a ldr r3, [pc, #360] ; (800440c ) + 80042a4: 691b ldr r3, [r3, #16] + 80042a6: f003 0338 and.w r3, r3, #56 ; 0x38 + 80042aa: 2b18 cmp r3, #24 + 80042ac: f000 80bb beq.w 8004426 + { + if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) + 80042b0: 687b ldr r3, [r7, #4] + 80042b2: 6a5b ldr r3, [r3, #36] ; 0x24 + 80042b4: 2b02 cmp r3, #2 + 80042b6: f040 8095 bne.w 80043e4 + assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ)); + assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR)); + assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN)); + + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + 80042ba: 4b54 ldr r3, [pc, #336] ; (800440c ) + 80042bc: 681b ldr r3, [r3, #0] + 80042be: 4a53 ldr r2, [pc, #332] ; (800440c ) + 80042c0: f023 7380 bic.w r3, r3, #16777216 ; 0x1000000 + 80042c4: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 80042c6: f7fd fb49 bl 800195c + 80042ca: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till PLL is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U) + 80042cc: e008 b.n 80042e0 + { + if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE) + 80042ce: f7fd fb45 bl 800195c + 80042d2: 4602 mov r2, r0 + 80042d4: 6a7b ldr r3, [r7, #36] ; 0x24 + 80042d6: 1ad3 subs r3, r2, r3 + 80042d8: 2b02 cmp r3, #2 + 80042da: d901 bls.n 80042e0 + { + return HAL_TIMEOUT; + 80042dc: 2303 movs r3, #3 + 80042de: e0e1 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U) + 80042e0: 4b4a ldr r3, [pc, #296] ; (800440c ) + 80042e2: 681b ldr r3, [r3, #0] + 80042e4: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 80042e8: 2b00 cmp r3, #0 + 80042ea: d1f0 bne.n 80042ce + } + } + + /* Configure the main PLL clock source, multiplication and division factors. */ + __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource, + 80042ec: 4b47 ldr r3, [pc, #284] ; (800440c ) + 80042ee: 6a9a ldr r2, [r3, #40] ; 0x28 + 80042f0: 4b47 ldr r3, [pc, #284] ; (8004410 ) + 80042f2: 4013 ands r3, r2 + 80042f4: 687a ldr r2, [r7, #4] + 80042f6: 6a91 ldr r1, [r2, #40] ; 0x28 + 80042f8: 687a ldr r2, [r7, #4] + 80042fa: 6ad2 ldr r2, [r2, #44] ; 0x2c + 80042fc: 0112 lsls r2, r2, #4 + 80042fe: 430a orrs r2, r1 + 8004300: 4942 ldr r1, [pc, #264] ; (800440c ) + 8004302: 4313 orrs r3, r2 + 8004304: 628b str r3, [r1, #40] ; 0x28 + 8004306: 687b ldr r3, [r7, #4] + 8004308: 6b1b ldr r3, [r3, #48] ; 0x30 + 800430a: 3b01 subs r3, #1 + 800430c: f3c3 0208 ubfx r2, r3, #0, #9 + 8004310: 687b ldr r3, [r7, #4] + 8004312: 6b5b ldr r3, [r3, #52] ; 0x34 + 8004314: 3b01 subs r3, #1 + 8004316: 025b lsls r3, r3, #9 + 8004318: b29b uxth r3, r3 + 800431a: 431a orrs r2, r3 + 800431c: 687b ldr r3, [r7, #4] + 800431e: 6b9b ldr r3, [r3, #56] ; 0x38 + 8004320: 3b01 subs r3, #1 + 8004322: 041b lsls r3, r3, #16 + 8004324: f403 03fe and.w r3, r3, #8323072 ; 0x7f0000 + 8004328: 431a orrs r2, r3 + 800432a: 687b ldr r3, [r7, #4] + 800432c: 6bdb ldr r3, [r3, #60] ; 0x3c + 800432e: 3b01 subs r3, #1 + 8004330: 061b lsls r3, r3, #24 + 8004332: f003 43fe and.w r3, r3, #2130706432 ; 0x7f000000 + 8004336: 4935 ldr r1, [pc, #212] ; (800440c ) + 8004338: 4313 orrs r3, r2 + 800433a: 630b str r3, [r1, #48] ; 0x30 + RCC_OscInitStruct->PLL.PLLP, + RCC_OscInitStruct->PLL.PLLQ, + RCC_OscInitStruct->PLL.PLLR); + + /* Disable PLLFRACN . */ + __HAL_RCC_PLLFRACN_DISABLE(); + 800433c: 4b33 ldr r3, [pc, #204] ; (800440c ) + 800433e: 6adb ldr r3, [r3, #44] ; 0x2c + 8004340: 4a32 ldr r2, [pc, #200] ; (800440c ) + 8004342: f023 0301 bic.w r3, r3, #1 + 8004346: 62d3 str r3, [r2, #44] ; 0x2c + + /* Configure PLL PLL1FRACN */ + __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN); + 8004348: 4b30 ldr r3, [pc, #192] ; (800440c ) + 800434a: 6b5a ldr r2, [r3, #52] ; 0x34 + 800434c: 4b31 ldr r3, [pc, #196] ; (8004414 ) + 800434e: 4013 ands r3, r2 + 8004350: 687a ldr r2, [r7, #4] + 8004352: 6c92 ldr r2, [r2, #72] ; 0x48 + 8004354: 00d2 lsls r2, r2, #3 + 8004356: 492d ldr r1, [pc, #180] ; (800440c ) + 8004358: 4313 orrs r3, r2 + 800435a: 634b str r3, [r1, #52] ; 0x34 + + /* Select PLL1 input reference frequency range: VCI */ + __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ; + 800435c: 4b2b ldr r3, [pc, #172] ; (800440c ) + 800435e: 6adb ldr r3, [r3, #44] ; 0x2c + 8004360: f023 020c bic.w r2, r3, #12 + 8004364: 687b ldr r3, [r7, #4] + 8004366: 6c1b ldr r3, [r3, #64] ; 0x40 + 8004368: 4928 ldr r1, [pc, #160] ; (800440c ) + 800436a: 4313 orrs r3, r2 + 800436c: 62cb str r3, [r1, #44] ; 0x2c + + /* Select PLL1 output frequency range : VCO */ + __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ; + 800436e: 4b27 ldr r3, [pc, #156] ; (800440c ) + 8004370: 6adb ldr r3, [r3, #44] ; 0x2c + 8004372: f023 0202 bic.w r2, r3, #2 + 8004376: 687b ldr r3, [r7, #4] + 8004378: 6c5b ldr r3, [r3, #68] ; 0x44 + 800437a: 4924 ldr r1, [pc, #144] ; (800440c ) + 800437c: 4313 orrs r3, r2 + 800437e: 62cb str r3, [r1, #44] ; 0x2c + + /* Enable PLL System Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP); + 8004380: 4b22 ldr r3, [pc, #136] ; (800440c ) + 8004382: 6adb ldr r3, [r3, #44] ; 0x2c + 8004384: 4a21 ldr r2, [pc, #132] ; (800440c ) + 8004386: f443 3380 orr.w r3, r3, #65536 ; 0x10000 + 800438a: 62d3 str r3, [r2, #44] ; 0x2c + + /* Enable PLL1Q Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 800438c: 4b1f ldr r3, [pc, #124] ; (800440c ) + 800438e: 6adb ldr r3, [r3, #44] ; 0x2c + 8004390: 4a1e ldr r2, [pc, #120] ; (800440c ) + 8004392: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8004396: 62d3 str r3, [r2, #44] ; 0x2c + + /* Enable PLL1R Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR); + 8004398: 4b1c ldr r3, [pc, #112] ; (800440c ) + 800439a: 6adb ldr r3, [r3, #44] ; 0x2c + 800439c: 4a1b ldr r2, [pc, #108] ; (800440c ) + 800439e: f443 2380 orr.w r3, r3, #262144 ; 0x40000 + 80043a2: 62d3 str r3, [r2, #44] ; 0x2c + + /* Enable PLL1FRACN . */ + __HAL_RCC_PLLFRACN_ENABLE(); + 80043a4: 4b19 ldr r3, [pc, #100] ; (800440c ) + 80043a6: 6adb ldr r3, [r3, #44] ; 0x2c + 80043a8: 4a18 ldr r2, [pc, #96] ; (800440c ) + 80043aa: f043 0301 orr.w r3, r3, #1 + 80043ae: 62d3 str r3, [r2, #44] ; 0x2c + + /* Enable the main PLL. */ + __HAL_RCC_PLL_ENABLE(); + 80043b0: 4b16 ldr r3, [pc, #88] ; (800440c ) + 80043b2: 681b ldr r3, [r3, #0] + 80043b4: 4a15 ldr r2, [pc, #84] ; (800440c ) + 80043b6: f043 7380 orr.w r3, r3, #16777216 ; 0x1000000 + 80043ba: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 80043bc: f7fd face bl 800195c + 80043c0: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till PLL is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U) + 80043c2: e008 b.n 80043d6 + { + if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE) + 80043c4: f7fd faca bl 800195c + 80043c8: 4602 mov r2, r0 + 80043ca: 6a7b ldr r3, [r7, #36] ; 0x24 + 80043cc: 1ad3 subs r3, r2, r3 + 80043ce: 2b02 cmp r3, #2 + 80043d0: d901 bls.n 80043d6 + { + return HAL_TIMEOUT; + 80043d2: 2303 movs r3, #3 + 80043d4: e066 b.n 80044a4 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U) + 80043d6: 4b0d ldr r3, [pc, #52] ; (800440c ) + 80043d8: 681b ldr r3, [r3, #0] + 80043da: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 80043de: 2b00 cmp r3, #0 + 80043e0: d0f0 beq.n 80043c4 + 80043e2: e05e b.n 80044a2 + } + } + else + { + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + 80043e4: 4b09 ldr r3, [pc, #36] ; (800440c ) + 80043e6: 681b ldr r3, [r3, #0] + 80043e8: 4a08 ldr r2, [pc, #32] ; (800440c ) + 80043ea: f023 7380 bic.w r3, r3, #16777216 ; 0x1000000 + 80043ee: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 80043f0: f7fd fab4 bl 800195c + 80043f4: 6278 str r0, [r7, #36] ; 0x24 + + /* Wait till PLL is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U) + 80043f6: e00f b.n 8004418 + { + if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE) + 80043f8: f7fd fab0 bl 800195c + 80043fc: 4602 mov r2, r0 + 80043fe: 6a7b ldr r3, [r7, #36] ; 0x24 + 8004400: 1ad3 subs r3, r2, r3 + 8004402: 2b02 cmp r3, #2 + 8004404: d908 bls.n 8004418 + { + return HAL_TIMEOUT; + 8004406: 2303 movs r3, #3 + 8004408: e04c b.n 80044a4 + 800440a: bf00 nop + 800440c: 58024400 .word 0x58024400 + 8004410: fffffc0c .word 0xfffffc0c + 8004414: ffff0007 .word 0xffff0007 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U) + 8004418: 4b24 ldr r3, [pc, #144] ; (80044ac ) + 800441a: 681b ldr r3, [r3, #0] + 800441c: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 8004420: 2b00 cmp r3, #0 + 8004422: d1e9 bne.n 80043f8 + 8004424: e03d b.n 80044a2 + } + } + else + { + /* Do not return HAL_ERROR if request repeats the current configuration */ + temp1_pllckcfg = RCC->PLLCKSELR; + 8004426: 4b21 ldr r3, [pc, #132] ; (80044ac ) + 8004428: 6a9b ldr r3, [r3, #40] ; 0x28 + 800442a: 613b str r3, [r7, #16] + temp2_pllckcfg = RCC->PLL1DIVR; + 800442c: 4b1f ldr r3, [pc, #124] ; (80044ac ) + 800442e: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004430: 60fb str r3, [r7, #12] + if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) || + 8004432: 687b ldr r3, [r7, #4] + 8004434: 6a5b ldr r3, [r3, #36] ; 0x24 + 8004436: 2b01 cmp r3, #1 + 8004438: d031 beq.n 800449e + (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || + 800443a: 693b ldr r3, [r7, #16] + 800443c: f003 0203 and.w r2, r3, #3 + 8004440: 687b ldr r3, [r7, #4] + 8004442: 6a9b ldr r3, [r3, #40] ; 0x28 + if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) || + 8004444: 429a cmp r2, r3 + 8004446: d12a bne.n 800449e + ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) || + 8004448: 693b ldr r3, [r7, #16] + 800444a: 091b lsrs r3, r3, #4 + 800444c: f003 023f and.w r2, r3, #63 ; 0x3f + 8004450: 687b ldr r3, [r7, #4] + 8004452: 6adb ldr r3, [r3, #44] ; 0x2c + (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || + 8004454: 429a cmp r2, r3 + 8004456: d122 bne.n 800449e + (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) || + 8004458: 68fb ldr r3, [r7, #12] + 800445a: f3c3 0208 ubfx r2, r3, #0, #9 + 800445e: 687b ldr r3, [r7, #4] + 8004460: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004462: 3b01 subs r3, #1 + ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) || + 8004464: 429a cmp r2, r3 + 8004466: d11a bne.n 800449e + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) || + 8004468: 68fb ldr r3, [r7, #12] + 800446a: 0a5b lsrs r3, r3, #9 + 800446c: f003 027f and.w r2, r3, #127 ; 0x7f + 8004470: 687b ldr r3, [r7, #4] + 8004472: 6b5b ldr r3, [r3, #52] ; 0x34 + 8004474: 3b01 subs r3, #1 + (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) || + 8004476: 429a cmp r2, r3 + 8004478: d111 bne.n 800449e + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) || + 800447a: 68fb ldr r3, [r7, #12] + 800447c: 0c1b lsrs r3, r3, #16 + 800447e: f003 027f and.w r2, r3, #127 ; 0x7f + 8004482: 687b ldr r3, [r7, #4] + 8004484: 6b9b ldr r3, [r3, #56] ; 0x38 + 8004486: 3b01 subs r3, #1 + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) || + 8004488: 429a cmp r2, r3 + 800448a: d108 bne.n 800449e + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U))) + 800448c: 68fb ldr r3, [r7, #12] + 800448e: 0e1b lsrs r3, r3, #24 + 8004490: f003 027f and.w r2, r3, #127 ; 0x7f + 8004494: 687b ldr r3, [r7, #4] + 8004496: 6bdb ldr r3, [r3, #60] ; 0x3c + 8004498: 3b01 subs r3, #1 + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) || + 800449a: 429a cmp r2, r3 + 800449c: d001 beq.n 80044a2 + { + return HAL_ERROR; + 800449e: 2301 movs r3, #1 + 80044a0: e000 b.n 80044a4 + } + } + } + return HAL_OK; + 80044a2: 2300 movs r3, #0 +} + 80044a4: 4618 mov r0, r3 + 80044a6: 3730 adds r7, #48 ; 0x30 + 80044a8: 46bd mov sp, r7 + 80044aa: bd80 pop {r7, pc} + 80044ac: 58024400 .word 0x58024400 + +080044b0 : + * D1CPRE[3:0] bits to ensure that Domain1 core clock not exceed the maximum allowed frequency + * (for more details refer to section above "Initialization/de-initialization functions") + * @retval None + */ +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency) +{ + 80044b0: b580 push {r7, lr} + 80044b2: b086 sub sp, #24 + 80044b4: af00 add r7, sp, #0 + 80044b6: 6078 str r0, [r7, #4] + 80044b8: 6039 str r1, [r7, #0] + HAL_StatusTypeDef halstatus; + uint32_t tickstart; + uint32_t common_system_clock; + + /* Check Null pointer */ + if(RCC_ClkInitStruct == NULL) + 80044ba: 687b ldr r3, [r7, #4] + 80044bc: 2b00 cmp r3, #0 + 80044be: d101 bne.n 80044c4 + { + return HAL_ERROR; + 80044c0: 2301 movs r3, #1 + 80044c2: e19c b.n 80047fe + /* To correctly read data from FLASH memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the CPU clock + (HCLK) and the supply voltage of the device. */ + + /* Increasing the CPU frequency */ + if(FLatency > __HAL_FLASH_GET_LATENCY()) + 80044c4: 4b8a ldr r3, [pc, #552] ; (80046f0 ) + 80044c6: 681b ldr r3, [r3, #0] + 80044c8: f003 030f and.w r3, r3, #15 + 80044cc: 683a ldr r2, [r7, #0] + 80044ce: 429a cmp r2, r3 + 80044d0: d910 bls.n 80044f4 + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + 80044d2: 4b87 ldr r3, [pc, #540] ; (80046f0 ) + 80044d4: 681b ldr r3, [r3, #0] + 80044d6: f023 020f bic.w r2, r3, #15 + 80044da: 4985 ldr r1, [pc, #532] ; (80046f0 ) + 80044dc: 683b ldr r3, [r7, #0] + 80044de: 4313 orrs r3, r2 + 80044e0: 600b str r3, [r1, #0] + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLatency) + 80044e2: 4b83 ldr r3, [pc, #524] ; (80046f0 ) + 80044e4: 681b ldr r3, [r3, #0] + 80044e6: f003 030f and.w r3, r3, #15 + 80044ea: 683a ldr r2, [r7, #0] + 80044ec: 429a cmp r2, r3 + 80044ee: d001 beq.n 80044f4 + { + return HAL_ERROR; + 80044f0: 2301 movs r3, #1 + 80044f2: e184 b.n 80047fe + + } + + /* Increasing the BUS frequency divider */ + /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1) + 80044f4: 687b ldr r3, [r7, #4] + 80044f6: 681b ldr r3, [r3, #0] + 80044f8: f003 0304 and.w r3, r3, #4 + 80044fc: 2b00 cmp r3, #0 + 80044fe: d010 beq.n 8004522 + { + assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider); + } +#else + if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)) + 8004500: 687b ldr r3, [r7, #4] + 8004502: 691a ldr r2, [r3, #16] + 8004504: 4b7b ldr r3, [pc, #492] ; (80046f4 ) + 8004506: 699b ldr r3, [r3, #24] + 8004508: f003 0370 and.w r3, r3, #112 ; 0x70 + 800450c: 429a cmp r2, r3 + 800450e: d908 bls.n 8004522 + { + assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider); + 8004510: 4b78 ldr r3, [pc, #480] ; (80046f4 ) + 8004512: 699b ldr r3, [r3, #24] + 8004514: f023 0270 bic.w r2, r3, #112 ; 0x70 + 8004518: 687b ldr r3, [r7, #4] + 800451a: 691b ldr r3, [r3, #16] + 800451c: 4975 ldr r1, [pc, #468] ; (80046f4 ) + 800451e: 4313 orrs r3, r2 + 8004520: 618b str r3, [r1, #24] + } +#endif + } + + /*-------------------------- PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) + 8004522: 687b ldr r3, [r7, #4] + 8004524: 681b ldr r3, [r3, #0] + 8004526: f003 0308 and.w r3, r3, #8 + 800452a: 2b00 cmp r3, #0 + 800452c: d010 beq.n 8004550 + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)) + 800452e: 687b ldr r3, [r7, #4] + 8004530: 695a ldr r2, [r3, #20] + 8004532: 4b70 ldr r3, [pc, #448] ; (80046f4 ) + 8004534: 69db ldr r3, [r3, #28] + 8004536: f003 0370 and.w r3, r3, #112 ; 0x70 + 800453a: 429a cmp r2, r3 + 800453c: d908 bls.n 8004550 + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + 800453e: 4b6d ldr r3, [pc, #436] ; (80046f4 ) + 8004540: 69db ldr r3, [r3, #28] + 8004542: f023 0270 bic.w r2, r3, #112 ; 0x70 + 8004546: 687b ldr r3, [r7, #4] + 8004548: 695b ldr r3, [r3, #20] + 800454a: 496a ldr r1, [pc, #424] ; (80046f4 ) + 800454c: 4313 orrs r3, r2 + 800454e: 61cb str r3, [r1, #28] + } +#endif + } + /*-------------------------- PCLK2 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) + 8004550: 687b ldr r3, [r7, #4] + 8004552: 681b ldr r3, [r3, #0] + 8004554: f003 0310 and.w r3, r3, #16 + 8004558: 2b00 cmp r3, #0 + 800455a: d010 beq.n 800457e + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)) + 800455c: 687b ldr r3, [r7, #4] + 800455e: 699a ldr r2, [r3, #24] + 8004560: 4b64 ldr r3, [pc, #400] ; (80046f4 ) + 8004562: 69db ldr r3, [r3, #28] + 8004564: f403 63e0 and.w r3, r3, #1792 ; 0x700 + 8004568: 429a cmp r2, r3 + 800456a: d908 bls.n 800457e + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + 800456c: 4b61 ldr r3, [pc, #388] ; (80046f4 ) + 800456e: 69db ldr r3, [r3, #28] + 8004570: f423 62e0 bic.w r2, r3, #1792 ; 0x700 + 8004574: 687b ldr r3, [r7, #4] + 8004576: 699b ldr r3, [r3, #24] + 8004578: 495e ldr r1, [pc, #376] ; (80046f4 ) + 800457a: 4313 orrs r3, r2 + 800457c: 61cb str r3, [r1, #28] + } +#endif + } + + /*-------------------------- D3PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1) + 800457e: 687b ldr r3, [r7, #4] + 8004580: 681b ldr r3, [r3, #0] + 8004582: f003 0320 and.w r3, r3, #32 + 8004586: 2b00 cmp r3, #0 + 8004588: d010 beq.n 80045ac + { + assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + } +#else + if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)) + 800458a: 687b ldr r3, [r7, #4] + 800458c: 69da ldr r2, [r3, #28] + 800458e: 4b59 ldr r3, [pc, #356] ; (80046f4 ) + 8004590: 6a1b ldr r3, [r3, #32] + 8004592: f003 0370 and.w r3, r3, #112 ; 0x70 + 8004596: 429a cmp r2, r3 + 8004598: d908 bls.n 80045ac + { + assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + 800459a: 4b56 ldr r3, [pc, #344] ; (80046f4 ) + 800459c: 6a1b ldr r3, [r3, #32] + 800459e: f023 0270 bic.w r2, r3, #112 ; 0x70 + 80045a2: 687b ldr r3, [r7, #4] + 80045a4: 69db ldr r3, [r3, #28] + 80045a6: 4953 ldr r1, [pc, #332] ; (80046f4 ) + 80045a8: 4313 orrs r3, r2 + 80045aa: 620b str r3, [r1, #32] + } +#endif + } + + /*-------------------------- HCLK Configuration --------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) + 80045ac: 687b ldr r3, [r7, #4] + 80045ae: 681b ldr r3, [r3, #0] + 80045b0: f003 0302 and.w r3, r3, #2 + 80045b4: 2b00 cmp r3, #0 + 80045b6: d010 beq.n 80045da + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#else + if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)) + 80045b8: 687b ldr r3, [r7, #4] + 80045ba: 68da ldr r2, [r3, #12] + 80045bc: 4b4d ldr r3, [pc, #308] ; (80046f4 ) + 80045be: 699b ldr r3, [r3, #24] + 80045c0: f003 030f and.w r3, r3, #15 + 80045c4: 429a cmp r2, r3 + 80045c6: d908 bls.n 80045da + { + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + 80045c8: 4b4a ldr r3, [pc, #296] ; (80046f4 ) + 80045ca: 699b ldr r3, [r3, #24] + 80045cc: f023 020f bic.w r2, r3, #15 + 80045d0: 687b ldr r3, [r7, #4] + 80045d2: 68db ldr r3, [r3, #12] + 80045d4: 4947 ldr r1, [pc, #284] ; (80046f4 ) + 80045d6: 4313 orrs r3, r2 + 80045d8: 618b str r3, [r1, #24] + } +#endif + } + + /*------------------------- SYSCLK Configuration -------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) + 80045da: 687b ldr r3, [r7, #4] + 80045dc: 681b ldr r3, [r3, #0] + 80045de: f003 0301 and.w r3, r3, #1 + 80045e2: 2b00 cmp r3, #0 + 80045e4: d055 beq.n 8004692 + assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider)); + assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource)); +#if defined(RCC_D1CFGR_D1CPRE) + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider); +#else + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider); + 80045e6: 4b43 ldr r3, [pc, #268] ; (80046f4 ) + 80045e8: 699b ldr r3, [r3, #24] + 80045ea: f423 6270 bic.w r2, r3, #3840 ; 0xf00 + 80045ee: 687b ldr r3, [r7, #4] + 80045f0: 689b ldr r3, [r3, #8] + 80045f2: 4940 ldr r1, [pc, #256] ; (80046f4 ) + 80045f4: 4313 orrs r3, r2 + 80045f6: 618b str r3, [r1, #24] +#endif + /* HSE is selected as System Clock Source */ + if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) + 80045f8: 687b ldr r3, [r7, #4] + 80045fa: 685b ldr r3, [r3, #4] + 80045fc: 2b02 cmp r3, #2 + 80045fe: d107 bne.n 8004610 + { + /* Check the HSE ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U) + 8004600: 4b3c ldr r3, [pc, #240] ; (80046f4 ) + 8004602: 681b ldr r3, [r3, #0] + 8004604: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 8004608: 2b00 cmp r3, #0 + 800460a: d121 bne.n 8004650 + { + return HAL_ERROR; + 800460c: 2301 movs r3, #1 + 800460e: e0f6 b.n 80047fe + } + } + /* PLL is selected as System Clock Source */ + else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) + 8004610: 687b ldr r3, [r7, #4] + 8004612: 685b ldr r3, [r3, #4] + 8004614: 2b03 cmp r3, #3 + 8004616: d107 bne.n 8004628 + { + /* Check the PLL ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U) + 8004618: 4b36 ldr r3, [pc, #216] ; (80046f4 ) + 800461a: 681b ldr r3, [r3, #0] + 800461c: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 8004620: 2b00 cmp r3, #0 + 8004622: d115 bne.n 8004650 + { + return HAL_ERROR; + 8004624: 2301 movs r3, #1 + 8004626: e0ea b.n 80047fe + } + } + /* CSI is selected as System Clock Source */ + else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI) + 8004628: 687b ldr r3, [r7, #4] + 800462a: 685b ldr r3, [r3, #4] + 800462c: 2b01 cmp r3, #1 + 800462e: d107 bne.n 8004640 + { + /* Check the PLL ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U) + 8004630: 4b30 ldr r3, [pc, #192] ; (80046f4 ) + 8004632: 681b ldr r3, [r3, #0] + 8004634: f403 7380 and.w r3, r3, #256 ; 0x100 + 8004638: 2b00 cmp r3, #0 + 800463a: d109 bne.n 8004650 + { + return HAL_ERROR; + 800463c: 2301 movs r3, #1 + 800463e: e0de b.n 80047fe + } + /* HSI is selected as System Clock Source */ + else + { + /* Check the HSI ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + 8004640: 4b2c ldr r3, [pc, #176] ; (80046f4 ) + 8004642: 681b ldr r3, [r3, #0] + 8004644: f003 0304 and.w r3, r3, #4 + 8004648: 2b00 cmp r3, #0 + 800464a: d101 bne.n 8004650 + { + return HAL_ERROR; + 800464c: 2301 movs r3, #1 + 800464e: e0d6 b.n 80047fe + } + } + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource); + 8004650: 4b28 ldr r3, [pc, #160] ; (80046f4 ) + 8004652: 691b ldr r3, [r3, #16] + 8004654: f023 0207 bic.w r2, r3, #7 + 8004658: 687b ldr r3, [r7, #4] + 800465a: 685b ldr r3, [r3, #4] + 800465c: 4925 ldr r1, [pc, #148] ; (80046f4 ) + 800465e: 4313 orrs r3, r2 + 8004660: 610b str r3, [r1, #16] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8004662: f7fd f97b bl 800195c + 8004666: 6178 str r0, [r7, #20] + + while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) + 8004668: e00a b.n 8004680 + { + if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE) + 800466a: f7fd f977 bl 800195c + 800466e: 4602 mov r2, r0 + 8004670: 697b ldr r3, [r7, #20] + 8004672: 1ad3 subs r3, r2, r3 + 8004674: f241 3288 movw r2, #5000 ; 0x1388 + 8004678: 4293 cmp r3, r2 + 800467a: d901 bls.n 8004680 + { + return HAL_TIMEOUT; + 800467c: 2303 movs r3, #3 + 800467e: e0be b.n 80047fe + while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) + 8004680: 4b1c ldr r3, [pc, #112] ; (80046f4 ) + 8004682: 691b ldr r3, [r3, #16] + 8004684: f003 0238 and.w r2, r3, #56 ; 0x38 + 8004688: 687b ldr r3, [r7, #4] + 800468a: 685b ldr r3, [r3, #4] + 800468c: 00db lsls r3, r3, #3 + 800468e: 429a cmp r2, r3 + 8004690: d1eb bne.n 800466a + + } + + /* Decreasing the BUS frequency divider */ + /*-------------------------- HCLK Configuration --------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) + 8004692: 687b ldr r3, [r7, #4] + 8004694: 681b ldr r3, [r3, #0] + 8004696: f003 0302 and.w r3, r3, #2 + 800469a: 2b00 cmp r3, #0 + 800469c: d010 beq.n 80046c0 + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#else + if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)) + 800469e: 687b ldr r3, [r7, #4] + 80046a0: 68da ldr r2, [r3, #12] + 80046a2: 4b14 ldr r3, [pc, #80] ; (80046f4 ) + 80046a4: 699b ldr r3, [r3, #24] + 80046a6: f003 030f and.w r3, r3, #15 + 80046aa: 429a cmp r2, r3 + 80046ac: d208 bcs.n 80046c0 + { + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + 80046ae: 4b11 ldr r3, [pc, #68] ; (80046f4 ) + 80046b0: 699b ldr r3, [r3, #24] + 80046b2: f023 020f bic.w r2, r3, #15 + 80046b6: 687b ldr r3, [r7, #4] + 80046b8: 68db ldr r3, [r3, #12] + 80046ba: 490e ldr r1, [pc, #56] ; (80046f4 ) + 80046bc: 4313 orrs r3, r2 + 80046be: 618b str r3, [r1, #24] + } +#endif + } + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(FLatency < __HAL_FLASH_GET_LATENCY()) + 80046c0: 4b0b ldr r3, [pc, #44] ; (80046f0 ) + 80046c2: 681b ldr r3, [r3, #0] + 80046c4: f003 030f and.w r3, r3, #15 + 80046c8: 683a ldr r2, [r7, #0] + 80046ca: 429a cmp r2, r3 + 80046cc: d214 bcs.n 80046f8 + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + 80046ce: 4b08 ldr r3, [pc, #32] ; (80046f0 ) + 80046d0: 681b ldr r3, [r3, #0] + 80046d2: f023 020f bic.w r2, r3, #15 + 80046d6: 4906 ldr r1, [pc, #24] ; (80046f0 ) + 80046d8: 683b ldr r3, [r7, #0] + 80046da: 4313 orrs r3, r2 + 80046dc: 600b str r3, [r1, #0] + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLatency) + 80046de: 4b04 ldr r3, [pc, #16] ; (80046f0 ) + 80046e0: 681b ldr r3, [r3, #0] + 80046e2: f003 030f and.w r3, r3, #15 + 80046e6: 683a ldr r2, [r7, #0] + 80046e8: 429a cmp r2, r3 + 80046ea: d005 beq.n 80046f8 + { + return HAL_ERROR; + 80046ec: 2301 movs r3, #1 + 80046ee: e086 b.n 80047fe + 80046f0: 52002000 .word 0x52002000 + 80046f4: 58024400 .word 0x58024400 + } + } + + /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1) + 80046f8: 687b ldr r3, [r7, #4] + 80046fa: 681b ldr r3, [r3, #0] + 80046fc: f003 0304 and.w r3, r3, #4 + 8004700: 2b00 cmp r3, #0 + 8004702: d010 beq.n 8004726 + { + assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider); + } +#else + if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)) + 8004704: 687b ldr r3, [r7, #4] + 8004706: 691a ldr r2, [r3, #16] + 8004708: 4b3f ldr r3, [pc, #252] ; (8004808 ) + 800470a: 699b ldr r3, [r3, #24] + 800470c: f003 0370 and.w r3, r3, #112 ; 0x70 + 8004710: 429a cmp r2, r3 + 8004712: d208 bcs.n 8004726 + { + assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider); + 8004714: 4b3c ldr r3, [pc, #240] ; (8004808 ) + 8004716: 699b ldr r3, [r3, #24] + 8004718: f023 0270 bic.w r2, r3, #112 ; 0x70 + 800471c: 687b ldr r3, [r7, #4] + 800471e: 691b ldr r3, [r3, #16] + 8004720: 4939 ldr r1, [pc, #228] ; (8004808 ) + 8004722: 4313 orrs r3, r2 + 8004724: 618b str r3, [r1, #24] + } +#endif + } + + /*-------------------------- PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) + 8004726: 687b ldr r3, [r7, #4] + 8004728: 681b ldr r3, [r3, #0] + 800472a: f003 0308 and.w r3, r3, #8 + 800472e: 2b00 cmp r3, #0 + 8004730: d010 beq.n 8004754 + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)) + 8004732: 687b ldr r3, [r7, #4] + 8004734: 695a ldr r2, [r3, #20] + 8004736: 4b34 ldr r3, [pc, #208] ; (8004808 ) + 8004738: 69db ldr r3, [r3, #28] + 800473a: f003 0370 and.w r3, r3, #112 ; 0x70 + 800473e: 429a cmp r2, r3 + 8004740: d208 bcs.n 8004754 + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + 8004742: 4b31 ldr r3, [pc, #196] ; (8004808 ) + 8004744: 69db ldr r3, [r3, #28] + 8004746: f023 0270 bic.w r2, r3, #112 ; 0x70 + 800474a: 687b ldr r3, [r7, #4] + 800474c: 695b ldr r3, [r3, #20] + 800474e: 492e ldr r1, [pc, #184] ; (8004808 ) + 8004750: 4313 orrs r3, r2 + 8004752: 61cb str r3, [r1, #28] + } +#endif + } + + /*-------------------------- PCLK2 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) + 8004754: 687b ldr r3, [r7, #4] + 8004756: 681b ldr r3, [r3, #0] + 8004758: f003 0310 and.w r3, r3, #16 + 800475c: 2b00 cmp r3, #0 + 800475e: d010 beq.n 8004782 + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)) + 8004760: 687b ldr r3, [r7, #4] + 8004762: 699a ldr r2, [r3, #24] + 8004764: 4b28 ldr r3, [pc, #160] ; (8004808 ) + 8004766: 69db ldr r3, [r3, #28] + 8004768: f403 63e0 and.w r3, r3, #1792 ; 0x700 + 800476c: 429a cmp r2, r3 + 800476e: d208 bcs.n 8004782 + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + 8004770: 4b25 ldr r3, [pc, #148] ; (8004808 ) + 8004772: 69db ldr r3, [r3, #28] + 8004774: f423 62e0 bic.w r2, r3, #1792 ; 0x700 + 8004778: 687b ldr r3, [r7, #4] + 800477a: 699b ldr r3, [r3, #24] + 800477c: 4922 ldr r1, [pc, #136] ; (8004808 ) + 800477e: 4313 orrs r3, r2 + 8004780: 61cb str r3, [r1, #28] + } +#endif + } + + /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1) + 8004782: 687b ldr r3, [r7, #4] + 8004784: 681b ldr r3, [r3, #0] + 8004786: f003 0320 and.w r3, r3, #32 + 800478a: 2b00 cmp r3, #0 + 800478c: d010 beq.n 80047b0 + { + assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + } +#else + if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)) + 800478e: 687b ldr r3, [r7, #4] + 8004790: 69da ldr r2, [r3, #28] + 8004792: 4b1d ldr r3, [pc, #116] ; (8004808 ) + 8004794: 6a1b ldr r3, [r3, #32] + 8004796: f003 0370 and.w r3, r3, #112 ; 0x70 + 800479a: 429a cmp r2, r3 + 800479c: d208 bcs.n 80047b0 + { + assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + 800479e: 4b1a ldr r3, [pc, #104] ; (8004808 ) + 80047a0: 6a1b ldr r3, [r3, #32] + 80047a2: f023 0270 bic.w r2, r3, #112 ; 0x70 + 80047a6: 687b ldr r3, [r7, #4] + 80047a8: 69db ldr r3, [r3, #28] + 80047aa: 4917 ldr r1, [pc, #92] ; (8004808 ) + 80047ac: 4313 orrs r3, r2 + 80047ae: 620b str r3, [r1, #32] + + /* Update the SystemCoreClock global variable */ +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU); + 80047b0: f000 f89e bl 80048f0 + 80047b4: 4602 mov r2, r0 + 80047b6: 4b14 ldr r3, [pc, #80] ; (8004808 ) + 80047b8: 699b ldr r3, [r3, #24] + 80047ba: 0a1b lsrs r3, r3, #8 + 80047bc: f003 030f and.w r3, r3, #15 + 80047c0: 4912 ldr r1, [pc, #72] ; (800480c ) + 80047c2: 5ccb ldrb r3, [r1, r3] + 80047c4: f003 031f and.w r3, r3, #31 + 80047c8: fa22 f303 lsr.w r3, r2, r3 + 80047cc: 613b str r3, [r7, #16] +#endif + +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); + 80047ce: 4b0e ldr r3, [pc, #56] ; (8004808 ) + 80047d0: 699b ldr r3, [r3, #24] + 80047d2: f003 030f and.w r3, r3, #15 + 80047d6: 4a0d ldr r2, [pc, #52] ; (800480c ) + 80047d8: 5cd3 ldrb r3, [r2, r3] + 80047da: f003 031f and.w r3, r3, #31 + 80047de: 693a ldr r2, [r7, #16] + 80047e0: fa22 f303 lsr.w r3, r2, r3 + 80047e4: 4a0a ldr r2, [pc, #40] ; (8004810 ) + 80047e6: 6013 str r3, [r2, #0] +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; + 80047e8: 4a0a ldr r2, [pc, #40] ; (8004814 ) + 80047ea: 693b ldr r3, [r7, #16] + 80047ec: 6013 str r3, [r2, #0] +#endif /* DUAL_CORE && CORE_CM4 */ + + /* Configure the source of time base considering new system clocks settings*/ + halstatus = HAL_InitTick (uwTickPrio); + 80047ee: 4b0a ldr r3, [pc, #40] ; (8004818 ) + 80047f0: 681b ldr r3, [r3, #0] + 80047f2: 4618 mov r0, r3 + 80047f4: f7fc fe52 bl 800149c + 80047f8: 4603 mov r3, r0 + 80047fa: 73fb strb r3, [r7, #15] + + return halstatus; + 80047fc: 7bfb ldrb r3, [r7, #15] +} + 80047fe: 4618 mov r0, r3 + 8004800: 3718 adds r7, #24 + 8004802: 46bd mov sp, r7 + 8004804: bd80 pop {r7, pc} + 8004806: bf00 nop + 8004808: 58024400 .word 0x58024400 + 800480c: 0801ebec .word 0x0801ebec + 8004810: 24000008 .word 0x24000008 + 8004814: 24000004 .word 0x24000004 + 8004818: 2400000c .word 0x2400000c + +0800481c : + * This parameter can be one of the following values: + * @arg RCC_MCODIV_1 up to RCC_MCODIV_15 : divider applied to MCOx clock + * @retval None + */ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv) +{ + 800481c: b580 push {r7, lr} + 800481e: b08c sub sp, #48 ; 0x30 + 8004820: af00 add r7, sp, #0 + 8004822: 60f8 str r0, [r7, #12] + 8004824: 60b9 str r1, [r7, #8] + 8004826: 607a str r2, [r7, #4] + GPIO_InitTypeDef GPIO_InitStruct; + /* Check the parameters */ + assert_param(IS_RCC_MCO(RCC_MCOx)); + assert_param(IS_RCC_MCODIV(RCC_MCODiv)); + /* RCC_MCO1 */ + if(RCC_MCOx == RCC_MCO1) + 8004828: 68fb ldr r3, [r7, #12] + 800482a: 2b00 cmp r3, #0 + 800482c: d12a bne.n 8004884 + { + assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource)); + + /* MCO1 Clock Enable */ + MCO1_CLK_ENABLE(); + 800482e: 4b2d ldr r3, [pc, #180] ; (80048e4 ) + 8004830: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8004834: 4a2b ldr r2, [pc, #172] ; (80048e4 ) + 8004836: f043 0301 orr.w r3, r3, #1 + 800483a: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 800483e: 4b29 ldr r3, [pc, #164] ; (80048e4 ) + 8004840: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 8004844: f003 0301 and.w r3, r3, #1 + 8004848: 61bb str r3, [r7, #24] + 800484a: 69bb ldr r3, [r7, #24] + + /* Configure the MCO1 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO1_PIN; + 800484c: f44f 7380 mov.w r3, #256 ; 0x100 + 8004850: 61fb str r3, [r7, #28] + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 8004852: 2302 movs r3, #2 + 8004854: 623b str r3, [r7, #32] + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 8004856: 2303 movs r3, #3 + 8004858: 62bb str r3, [r7, #40] ; 0x28 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 800485a: 2300 movs r3, #0 + 800485c: 627b str r3, [r7, #36] ; 0x24 + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + 800485e: 2300 movs r3, #0 + 8004860: 62fb str r3, [r7, #44] ; 0x2c + HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct); + 8004862: f107 031c add.w r3, r7, #28 + 8004866: 4619 mov r1, r3 + 8004868: 481f ldr r0, [pc, #124] ; (80048e8 ) + 800486a: f7fd fc6f bl 800214c + + /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv)); + 800486e: 4b1d ldr r3, [pc, #116] ; (80048e4 ) + 8004870: 691b ldr r3, [r3, #16] + 8004872: f023 72fe bic.w r2, r3, #33292288 ; 0x1fc0000 + 8004876: 68b9 ldr r1, [r7, #8] + 8004878: 687b ldr r3, [r7, #4] + 800487a: 430b orrs r3, r1 + 800487c: 4919 ldr r1, [pc, #100] ; (80048e4 ) + 800487e: 4313 orrs r3, r2 + 8004880: 610b str r3, [r1, #16] + HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct); + + /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U))); + } +} + 8004882: e02a b.n 80048da + MCO2_CLK_ENABLE(); + 8004884: 4b17 ldr r3, [pc, #92] ; (80048e4 ) + 8004886: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 800488a: 4a16 ldr r2, [pc, #88] ; (80048e4 ) + 800488c: f043 0304 orr.w r3, r3, #4 + 8004890: f8c2 3140 str.w r3, [r2, #320] ; 0x140 + 8004894: 4b13 ldr r3, [pc, #76] ; (80048e4 ) + 8004896: f8d3 3140 ldr.w r3, [r3, #320] ; 0x140 + 800489a: f003 0304 and.w r3, r3, #4 + 800489e: 617b str r3, [r7, #20] + 80048a0: 697b ldr r3, [r7, #20] + GPIO_InitStruct.Pin = MCO2_PIN; + 80048a2: f44f 7300 mov.w r3, #512 ; 0x200 + 80048a6: 61fb str r3, [r7, #28] + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + 80048a8: 2302 movs r3, #2 + 80048aa: 623b str r3, [r7, #32] + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + 80048ac: 2303 movs r3, #3 + 80048ae: 62bb str r3, [r7, #40] ; 0x28 + GPIO_InitStruct.Pull = GPIO_NOPULL; + 80048b0: 2300 movs r3, #0 + 80048b2: 627b str r3, [r7, #36] ; 0x24 + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + 80048b4: 2300 movs r3, #0 + 80048b6: 62fb str r3, [r7, #44] ; 0x2c + HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct); + 80048b8: f107 031c add.w r3, r7, #28 + 80048bc: 4619 mov r1, r3 + 80048be: 480b ldr r0, [pc, #44] ; (80048ec ) + 80048c0: f7fd fc44 bl 800214c + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U))); + 80048c4: 4b07 ldr r3, [pc, #28] ; (80048e4 ) + 80048c6: 691b ldr r3, [r3, #16] + 80048c8: f023 427e bic.w r2, r3, #4261412864 ; 0xfe000000 + 80048cc: 687b ldr r3, [r7, #4] + 80048ce: 01d9 lsls r1, r3, #7 + 80048d0: 68bb ldr r3, [r7, #8] + 80048d2: 430b orrs r3, r1 + 80048d4: 4903 ldr r1, [pc, #12] ; (80048e4 ) + 80048d6: 4313 orrs r3, r2 + 80048d8: 610b str r3, [r1, #16] +} + 80048da: bf00 nop + 80048dc: 3730 adds r7, #48 ; 0x30 + 80048de: 46bd mov sp, r7 + 80048e0: bd80 pop {r7, pc} + 80048e2: bf00 nop + 80048e4: 58024400 .word 0x58024400 + 80048e8: 58020000 .word 0x58020000 + 80048ec: 58020800 .word 0x58020800 + +080048f0 : + * + * + * @retval SYSCLK frequency + */ +uint32_t HAL_RCC_GetSysClockFreq(void) +{ + 80048f0: b480 push {r7} + 80048f2: b089 sub sp, #36 ; 0x24 + 80048f4: af00 add r7, sp, #0 + float_t fracn1, pllvco; + uint32_t sysclockfreq; + + /* Get SYSCLK source -------------------------------------------------------*/ + + switch (RCC->CFGR & RCC_CFGR_SWS) + 80048f6: 4bb3 ldr r3, [pc, #716] ; (8004bc4 ) + 80048f8: 691b ldr r3, [r3, #16] + 80048fa: f003 0338 and.w r3, r3, #56 ; 0x38 + 80048fe: 2b18 cmp r3, #24 + 8004900: f200 8155 bhi.w 8004bae + 8004904: a201 add r2, pc, #4 ; (adr r2, 800490c ) + 8004906: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 800490a: bf00 nop + 800490c: 08004971 .word 0x08004971 + 8004910: 08004baf .word 0x08004baf + 8004914: 08004baf .word 0x08004baf + 8004918: 08004baf .word 0x08004baf + 800491c: 08004baf .word 0x08004baf + 8004920: 08004baf .word 0x08004baf + 8004924: 08004baf .word 0x08004baf + 8004928: 08004baf .word 0x08004baf + 800492c: 08004997 .word 0x08004997 + 8004930: 08004baf .word 0x08004baf + 8004934: 08004baf .word 0x08004baf + 8004938: 08004baf .word 0x08004baf + 800493c: 08004baf .word 0x08004baf + 8004940: 08004baf .word 0x08004baf + 8004944: 08004baf .word 0x08004baf + 8004948: 08004baf .word 0x08004baf + 800494c: 0800499d .word 0x0800499d + 8004950: 08004baf .word 0x08004baf + 8004954: 08004baf .word 0x08004baf + 8004958: 08004baf .word 0x08004baf + 800495c: 08004baf .word 0x08004baf + 8004960: 08004baf .word 0x08004baf + 8004964: 08004baf .word 0x08004baf + 8004968: 08004baf .word 0x08004baf + 800496c: 080049a3 .word 0x080049a3 + { + case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + 8004970: 4b94 ldr r3, [pc, #592] ; (8004bc4 ) + 8004972: 681b ldr r3, [r3, #0] + 8004974: f003 0320 and.w r3, r3, #32 + 8004978: 2b00 cmp r3, #0 + 800497a: d009 beq.n 8004990 + { + sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + 800497c: 4b91 ldr r3, [pc, #580] ; (8004bc4 ) + 800497e: 681b ldr r3, [r3, #0] + 8004980: 08db lsrs r3, r3, #3 + 8004982: f003 0303 and.w r3, r3, #3 + 8004986: 4a90 ldr r2, [pc, #576] ; (8004bc8 ) + 8004988: fa22 f303 lsr.w r3, r2, r3 + 800498c: 61bb str r3, [r7, #24] + else + { + sysclockfreq = (uint32_t) HSI_VALUE; + } + + break; + 800498e: e111 b.n 8004bb4 + sysclockfreq = (uint32_t) HSI_VALUE; + 8004990: 4b8d ldr r3, [pc, #564] ; (8004bc8 ) + 8004992: 61bb str r3, [r7, #24] + break; + 8004994: e10e b.n 8004bb4 + + case RCC_CFGR_SWS_CSI: /* CSI used as system clock source */ + sysclockfreq = CSI_VALUE; + 8004996: 4b8d ldr r3, [pc, #564] ; (8004bcc ) + 8004998: 61bb str r3, [r7, #24] + break; + 800499a: e10b b.n 8004bb4 + + case RCC_CFGR_SWS_HSE: /* HSE used as system clock source */ + sysclockfreq = HSE_VALUE; + 800499c: 4b8c ldr r3, [pc, #560] ; (8004bd0 ) + 800499e: 61bb str r3, [r7, #24] + break; + 80049a0: e108 b.n 8004bb4 + case RCC_CFGR_SWS_PLL1: /* PLL1 used as system clock source */ + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + 80049a2: 4b88 ldr r3, [pc, #544] ; (8004bc4 ) + 80049a4: 6a9b ldr r3, [r3, #40] ; 0x28 + 80049a6: f003 0303 and.w r3, r3, #3 + 80049aa: 617b str r3, [r7, #20] + pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4) ; + 80049ac: 4b85 ldr r3, [pc, #532] ; (8004bc4 ) + 80049ae: 6a9b ldr r3, [r3, #40] ; 0x28 + 80049b0: 091b lsrs r3, r3, #4 + 80049b2: f003 033f and.w r3, r3, #63 ; 0x3f + 80049b6: 613b str r3, [r7, #16] + pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos); + 80049b8: 4b82 ldr r3, [pc, #520] ; (8004bc4 ) + 80049ba: 6adb ldr r3, [r3, #44] ; 0x2c + 80049bc: f003 0301 and.w r3, r3, #1 + 80049c0: 60fb str r3, [r7, #12] + fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3)); + 80049c2: 4b80 ldr r3, [pc, #512] ; (8004bc4 ) + 80049c4: 6b5b ldr r3, [r3, #52] ; 0x34 + 80049c6: 08db lsrs r3, r3, #3 + 80049c8: f3c3 030c ubfx r3, r3, #0, #13 + 80049cc: 68fa ldr r2, [r7, #12] + 80049ce: fb02 f303 mul.w r3, r2, r3 + 80049d2: ee07 3a90 vmov s15, r3 + 80049d6: eef8 7a67 vcvt.f32.u32 s15, s15 + 80049da: edc7 7a02 vstr s15, [r7, #8] + + if (pllm != 0U) + 80049de: 693b ldr r3, [r7, #16] + 80049e0: 2b00 cmp r3, #0 + 80049e2: f000 80e1 beq.w 8004ba8 + 80049e6: 697b ldr r3, [r7, #20] + 80049e8: 2b02 cmp r3, #2 + 80049ea: f000 8083 beq.w 8004af4 + 80049ee: 697b ldr r3, [r7, #20] + 80049f0: 2b02 cmp r3, #2 + 80049f2: f200 80a1 bhi.w 8004b38 + 80049f6: 697b ldr r3, [r7, #20] + 80049f8: 2b00 cmp r3, #0 + 80049fa: d003 beq.n 8004a04 + 80049fc: 697b ldr r3, [r7, #20] + 80049fe: 2b01 cmp r3, #1 + 8004a00: d056 beq.n 8004ab0 + 8004a02: e099 b.n 8004b38 + { + switch (pllsource) + { + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + 8004a04: 4b6f ldr r3, [pc, #444] ; (8004bc4 ) + 8004a06: 681b ldr r3, [r3, #0] + 8004a08: f003 0320 and.w r3, r3, #32 + 8004a0c: 2b00 cmp r3, #0 + 8004a0e: d02d beq.n 8004a6c + { + hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + 8004a10: 4b6c ldr r3, [pc, #432] ; (8004bc4 ) + 8004a12: 681b ldr r3, [r3, #0] + 8004a14: 08db lsrs r3, r3, #3 + 8004a16: f003 0303 and.w r3, r3, #3 + 8004a1a: 4a6b ldr r2, [pc, #428] ; (8004bc8 ) + 8004a1c: fa22 f303 lsr.w r3, r2, r3 + 8004a20: 607b str r3, [r7, #4] + pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + 8004a22: 687b ldr r3, [r7, #4] + 8004a24: ee07 3a90 vmov s15, r3 + 8004a28: eef8 6a67 vcvt.f32.u32 s13, s15 + 8004a2c: 693b ldr r3, [r7, #16] + 8004a2e: ee07 3a90 vmov s15, r3 + 8004a32: eef8 7a67 vcvt.f32.u32 s15, s15 + 8004a36: ee86 7aa7 vdiv.f32 s14, s13, s15 + 8004a3a: 4b62 ldr r3, [pc, #392] ; (8004bc4 ) + 8004a3c: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004a3e: f3c3 0308 ubfx r3, r3, #0, #9 + 8004a42: ee07 3a90 vmov s15, r3 + 8004a46: eef8 6a67 vcvt.f32.u32 s13, s15 + 8004a4a: ed97 6a02 vldr s12, [r7, #8] + 8004a4e: eddf 5a61 vldr s11, [pc, #388] ; 8004bd4 + 8004a52: eec6 7a25 vdiv.f32 s15, s12, s11 + 8004a56: ee76 7aa7 vadd.f32 s15, s13, s15 + 8004a5a: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8004a5e: ee77 7aa6 vadd.f32 s15, s15, s13 + 8004a62: ee67 7a27 vmul.f32 s15, s14, s15 + 8004a66: edc7 7a07 vstr s15, [r7, #28] + } + else + { + pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + } + break; + 8004a6a: e087 b.n 8004b7c + pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + 8004a6c: 693b ldr r3, [r7, #16] + 8004a6e: ee07 3a90 vmov s15, r3 + 8004a72: eef8 7a67 vcvt.f32.u32 s15, s15 + 8004a76: eddf 6a58 vldr s13, [pc, #352] ; 8004bd8 + 8004a7a: ee86 7aa7 vdiv.f32 s14, s13, s15 + 8004a7e: 4b51 ldr r3, [pc, #324] ; (8004bc4 ) + 8004a80: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004a82: f3c3 0308 ubfx r3, r3, #0, #9 + 8004a86: ee07 3a90 vmov s15, r3 + 8004a8a: eef8 6a67 vcvt.f32.u32 s13, s15 + 8004a8e: ed97 6a02 vldr s12, [r7, #8] + 8004a92: eddf 5a50 vldr s11, [pc, #320] ; 8004bd4 + 8004a96: eec6 7a25 vdiv.f32 s15, s12, s11 + 8004a9a: ee76 7aa7 vadd.f32 s15, s13, s15 + 8004a9e: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8004aa2: ee77 7aa6 vadd.f32 s15, s15, s13 + 8004aa6: ee67 7a27 vmul.f32 s15, s14, s15 + 8004aaa: edc7 7a07 vstr s15, [r7, #28] + break; + 8004aae: e065 b.n 8004b7c + + case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */ + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + 8004ab0: 693b ldr r3, [r7, #16] + 8004ab2: ee07 3a90 vmov s15, r3 + 8004ab6: eef8 7a67 vcvt.f32.u32 s15, s15 + 8004aba: eddf 6a48 vldr s13, [pc, #288] ; 8004bdc + 8004abe: ee86 7aa7 vdiv.f32 s14, s13, s15 + 8004ac2: 4b40 ldr r3, [pc, #256] ; (8004bc4 ) + 8004ac4: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004ac6: f3c3 0308 ubfx r3, r3, #0, #9 + 8004aca: ee07 3a90 vmov s15, r3 + 8004ace: eef8 6a67 vcvt.f32.u32 s13, s15 + 8004ad2: ed97 6a02 vldr s12, [r7, #8] + 8004ad6: eddf 5a3f vldr s11, [pc, #252] ; 8004bd4 + 8004ada: eec6 7a25 vdiv.f32 s15, s12, s11 + 8004ade: ee76 7aa7 vadd.f32 s15, s13, s15 + 8004ae2: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8004ae6: ee77 7aa6 vadd.f32 s15, s15, s13 + 8004aea: ee67 7a27 vmul.f32 s15, s14, s15 + 8004aee: edc7 7a07 vstr s15, [r7, #28] + break; + 8004af2: e043 b.n 8004b7c + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + 8004af4: 693b ldr r3, [r7, #16] + 8004af6: ee07 3a90 vmov s15, r3 + 8004afa: eef8 7a67 vcvt.f32.u32 s15, s15 + 8004afe: eddf 6a38 vldr s13, [pc, #224] ; 8004be0 + 8004b02: ee86 7aa7 vdiv.f32 s14, s13, s15 + 8004b06: 4b2f ldr r3, [pc, #188] ; (8004bc4 ) + 8004b08: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004b0a: f3c3 0308 ubfx r3, r3, #0, #9 + 8004b0e: ee07 3a90 vmov s15, r3 + 8004b12: eef8 6a67 vcvt.f32.u32 s13, s15 + 8004b16: ed97 6a02 vldr s12, [r7, #8] + 8004b1a: eddf 5a2e vldr s11, [pc, #184] ; 8004bd4 + 8004b1e: eec6 7a25 vdiv.f32 s15, s12, s11 + 8004b22: ee76 7aa7 vadd.f32 s15, s13, s15 + 8004b26: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8004b2a: ee77 7aa6 vadd.f32 s15, s15, s13 + 8004b2e: ee67 7a27 vmul.f32 s15, s14, s15 + 8004b32: edc7 7a07 vstr s15, [r7, #28] + break; + 8004b36: e021 b.n 8004b7c + + default: + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + 8004b38: 693b ldr r3, [r7, #16] + 8004b3a: ee07 3a90 vmov s15, r3 + 8004b3e: eef8 7a67 vcvt.f32.u32 s15, s15 + 8004b42: eddf 6a26 vldr s13, [pc, #152] ; 8004bdc + 8004b46: ee86 7aa7 vdiv.f32 s14, s13, s15 + 8004b4a: 4b1e ldr r3, [pc, #120] ; (8004bc4 ) + 8004b4c: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004b4e: f3c3 0308 ubfx r3, r3, #0, #9 + 8004b52: ee07 3a90 vmov s15, r3 + 8004b56: eef8 6a67 vcvt.f32.u32 s13, s15 + 8004b5a: ed97 6a02 vldr s12, [r7, #8] + 8004b5e: eddf 5a1d vldr s11, [pc, #116] ; 8004bd4 + 8004b62: eec6 7a25 vdiv.f32 s15, s12, s11 + 8004b66: ee76 7aa7 vadd.f32 s15, s13, s15 + 8004b6a: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8004b6e: ee77 7aa6 vadd.f32 s15, s15, s13 + 8004b72: ee67 7a27 vmul.f32 s15, s14, s15 + 8004b76: edc7 7a07 vstr s15, [r7, #28] + break; + 8004b7a: bf00 nop + } + pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ; + 8004b7c: 4b11 ldr r3, [pc, #68] ; (8004bc4 ) + 8004b7e: 6b1b ldr r3, [r3, #48] ; 0x30 + 8004b80: 0a5b lsrs r3, r3, #9 + 8004b82: f003 037f and.w r3, r3, #127 ; 0x7f + 8004b86: 3301 adds r3, #1 + 8004b88: 603b str r3, [r7, #0] + sysclockfreq = (uint32_t)(float_t)(pllvco/(float_t)pllp); + 8004b8a: 683b ldr r3, [r7, #0] + 8004b8c: ee07 3a90 vmov s15, r3 + 8004b90: eeb8 7a67 vcvt.f32.u32 s14, s15 + 8004b94: edd7 6a07 vldr s13, [r7, #28] + 8004b98: eec6 7a87 vdiv.f32 s15, s13, s14 + 8004b9c: eefc 7ae7 vcvt.u32.f32 s15, s15 + 8004ba0: ee17 3a90 vmov r3, s15 + 8004ba4: 61bb str r3, [r7, #24] + } + else + { + sysclockfreq = 0U; + } + break; + 8004ba6: e005 b.n 8004bb4 + sysclockfreq = 0U; + 8004ba8: 2300 movs r3, #0 + 8004baa: 61bb str r3, [r7, #24] + break; + 8004bac: e002 b.n 8004bb4 + + default: + sysclockfreq = CSI_VALUE; + 8004bae: 4b07 ldr r3, [pc, #28] ; (8004bcc ) + 8004bb0: 61bb str r3, [r7, #24] + break; + 8004bb2: bf00 nop + } + + return sysclockfreq; + 8004bb4: 69bb ldr r3, [r7, #24] +} + 8004bb6: 4618 mov r0, r3 + 8004bb8: 3724 adds r7, #36 ; 0x24 + 8004bba: 46bd mov sp, r7 + 8004bbc: f85d 7b04 ldr.w r7, [sp], #4 + 8004bc0: 4770 bx lr + 8004bc2: bf00 nop + 8004bc4: 58024400 .word 0x58024400 + 8004bc8: 03d09000 .word 0x03d09000 + 8004bcc: 003d0900 .word 0x003d0900 + 8004bd0: 016e3600 .word 0x016e3600 + 8004bd4: 46000000 .word 0x46000000 + 8004bd8: 4c742400 .word 0x4c742400 + 8004bdc: 4a742400 .word 0x4a742400 + 8004be0: 4bb71b00 .word 0x4bb71b00 + +08004be4 : + * @note The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency + * and updated within this function + * @retval HCLK frequency + */ +uint32_t HAL_RCC_GetHCLKFreq(void) +{ + 8004be4: b580 push {r7, lr} + 8004be6: b082 sub sp, #8 + 8004be8: af00 add r7, sp, #0 +uint32_t common_system_clock; + +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU); + 8004bea: f7ff fe81 bl 80048f0 + 8004bee: 4602 mov r2, r0 + 8004bf0: 4b10 ldr r3, [pc, #64] ; (8004c34 ) + 8004bf2: 699b ldr r3, [r3, #24] + 8004bf4: 0a1b lsrs r3, r3, #8 + 8004bf6: f003 030f and.w r3, r3, #15 + 8004bfa: 490f ldr r1, [pc, #60] ; (8004c38 ) + 8004bfc: 5ccb ldrb r3, [r1, r3] + 8004bfe: f003 031f and.w r3, r3, #31 + 8004c02: fa22 f303 lsr.w r3, r2, r3 + 8004c06: 607b str r3, [r7, #4] +#endif + +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); + 8004c08: 4b0a ldr r3, [pc, #40] ; (8004c34 ) + 8004c0a: 699b ldr r3, [r3, #24] + 8004c0c: f003 030f and.w r3, r3, #15 + 8004c10: 4a09 ldr r2, [pc, #36] ; (8004c38 ) + 8004c12: 5cd3 ldrb r3, [r2, r3] + 8004c14: f003 031f and.w r3, r3, #31 + 8004c18: 687a ldr r2, [r7, #4] + 8004c1a: fa22 f303 lsr.w r3, r2, r3 + 8004c1e: 4a07 ldr r2, [pc, #28] ; (8004c3c ) + 8004c20: 6013 str r3, [r2, #0] +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; + 8004c22: 4a07 ldr r2, [pc, #28] ; (8004c40 ) + 8004c24: 687b ldr r3, [r7, #4] + 8004c26: 6013 str r3, [r2, #0] +#endif /* DUAL_CORE && CORE_CM4 */ + + return SystemD2Clock; + 8004c28: 4b04 ldr r3, [pc, #16] ; (8004c3c ) + 8004c2a: 681b ldr r3, [r3, #0] +} + 8004c2c: 4618 mov r0, r3 + 8004c2e: 3708 adds r7, #8 + 8004c30: 46bd mov sp, r7 + 8004c32: bd80 pop {r7, pc} + 8004c34: 58024400 .word 0x58024400 + 8004c38: 0801ebec .word 0x0801ebec + 8004c3c: 24000008 .word 0x24000008 + 8004c40: 24000004 .word 0x24000004 + +08004c44 : + * @note Each time PCLK1 changes, this function must be called to update the + * right PCLK1 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK1 frequency + */ +uint32_t HAL_RCC_GetPCLK1Freq(void) +{ + 8004c44: b580 push {r7, lr} + 8004c46: af00 add r7, sp, #0 +#if defined (RCC_D2CFGR_D2PPRE1) + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU)); +#else + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU)); + 8004c48: f7ff ffcc bl 8004be4 + 8004c4c: 4602 mov r2, r0 + 8004c4e: 4b06 ldr r3, [pc, #24] ; (8004c68 ) + 8004c50: 69db ldr r3, [r3, #28] + 8004c52: 091b lsrs r3, r3, #4 + 8004c54: f003 0307 and.w r3, r3, #7 + 8004c58: 4904 ldr r1, [pc, #16] ; (8004c6c ) + 8004c5a: 5ccb ldrb r3, [r1, r3] + 8004c5c: f003 031f and.w r3, r3, #31 + 8004c60: fa22 f303 lsr.w r3, r2, r3 +#endif +} + 8004c64: 4618 mov r0, r3 + 8004c66: bd80 pop {r7, pc} + 8004c68: 58024400 .word 0x58024400 + 8004c6c: 0801ebec .word 0x0801ebec + +08004c70 : + * will be configured. + * @param pFLatency: Pointer on the Flash Latency. + * @retval None + */ +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency) +{ + 8004c70: b480 push {r7} + 8004c72: b083 sub sp, #12 + 8004c74: af00 add r7, sp, #0 + 8004c76: 6078 str r0, [r7, #4] + 8004c78: 6039 str r1, [r7, #0] + /* Set all possible values for the Clock type parameter --------------------*/ + RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | + 8004c7a: 687b ldr r3, [r7, #4] + 8004c7c: 223f movs r2, #63 ; 0x3f + 8004c7e: 601a str r2, [r3, #0] + RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1 ; + + /* Get the SYSCLK configuration --------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW); + 8004c80: 4b1a ldr r3, [pc, #104] ; (8004cec ) + 8004c82: 691b ldr r3, [r3, #16] + 8004c84: f003 0207 and.w r2, r3, #7 + 8004c88: 687b ldr r3, [r7, #4] + 8004c8a: 605a str r2, [r3, #4] + + /* Get the APB4 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE); +#else + /* Get the SYSCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE); + 8004c8c: 4b17 ldr r3, [pc, #92] ; (8004cec ) + 8004c8e: 699b ldr r3, [r3, #24] + 8004c90: f403 6270 and.w r2, r3, #3840 ; 0xf00 + 8004c94: 687b ldr r3, [r7, #4] + 8004c96: 609a str r2, [r3, #8] + + /* Get the D1HCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE); + 8004c98: 4b14 ldr r3, [pc, #80] ; (8004cec ) + 8004c9a: 699b ldr r3, [r3, #24] + 8004c9c: f003 020f and.w r2, r3, #15 + 8004ca0: 687b ldr r3, [r7, #4] + 8004ca2: 60da str r2, [r3, #12] + + /* Get the APB3 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE); + 8004ca4: 4b11 ldr r3, [pc, #68] ; (8004cec ) + 8004ca6: 699b ldr r3, [r3, #24] + 8004ca8: f003 0270 and.w r2, r3, #112 ; 0x70 + 8004cac: 687b ldr r3, [r7, #4] + 8004cae: 611a str r2, [r3, #16] + + /* Get the APB1 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1); + 8004cb0: 4b0e ldr r3, [pc, #56] ; (8004cec ) + 8004cb2: 69db ldr r3, [r3, #28] + 8004cb4: f003 0270 and.w r2, r3, #112 ; 0x70 + 8004cb8: 687b ldr r3, [r7, #4] + 8004cba: 615a str r2, [r3, #20] + + /* Get the APB2 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2); + 8004cbc: 4b0b ldr r3, [pc, #44] ; (8004cec ) + 8004cbe: 69db ldr r3, [r3, #28] + 8004cc0: f403 62e0 and.w r2, r3, #1792 ; 0x700 + 8004cc4: 687b ldr r3, [r7, #4] + 8004cc6: 619a str r2, [r3, #24] + + /* Get the APB4 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE); + 8004cc8: 4b08 ldr r3, [pc, #32] ; (8004cec ) + 8004cca: 6a1b ldr r3, [r3, #32] + 8004ccc: f003 0270 and.w r2, r3, #112 ; 0x70 + 8004cd0: 687b ldr r3, [r7, #4] + 8004cd2: 61da str r2, [r3, #28] +#endif + + /* Get the Flash Wait State (Latency) configuration ------------------------*/ + *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); + 8004cd4: 4b06 ldr r3, [pc, #24] ; (8004cf0 ) + 8004cd6: 681b ldr r3, [r3, #0] + 8004cd8: f003 020f and.w r2, r3, #15 + 8004cdc: 683b ldr r3, [r7, #0] + 8004cde: 601a str r2, [r3, #0] +} + 8004ce0: bf00 nop + 8004ce2: 370c adds r7, #12 + 8004ce4: 46bd mov sp, r7 + 8004ce6: f85d 7b04 ldr.w r7, [sp], #4 + 8004cea: 4770 bx lr + 8004cec: 58024400 .word 0x58024400 + 8004cf0: 52002000 .word 0x52002000 + +08004cf4 : + * (*) : Available on some STM32H7 lines only. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + 8004cf4: b580 push {r7, lr} + 8004cf6: b086 sub sp, #24 + 8004cf8: af00 add r7, sp, #0 + 8004cfa: 6078 str r0, [r7, #4] + uint32_t tmpreg; + uint32_t tickstart; + HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */ + 8004cfc: 2300 movs r3, #0 + 8004cfe: 75fb strb r3, [r7, #23] + HAL_StatusTypeDef status = HAL_OK; /* Final status */ + 8004d00: 2300 movs r3, #0 + 8004d02: 75bb strb r3, [r7, #22] + + /*---------------------------- SPDIFRX configuration -------------------------------*/ + + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) + 8004d04: 687b ldr r3, [r7, #4] + 8004d06: 681b ldr r3, [r3, #0] + 8004d08: f003 6300 and.w r3, r3, #134217728 ; 0x8000000 + 8004d0c: 2b00 cmp r3, #0 + 8004d0e: d03f beq.n 8004d90 + { + + switch(PeriphClkInit->SpdifrxClockSelection) + 8004d10: 687b ldr r3, [r7, #4] + 8004d12: 6e9b ldr r3, [r3, #104] ; 0x68 + 8004d14: f5b3 1f40 cmp.w r3, #3145728 ; 0x300000 + 8004d18: d02a beq.n 8004d70 + 8004d1a: f5b3 1f40 cmp.w r3, #3145728 ; 0x300000 + 8004d1e: d824 bhi.n 8004d6a + 8004d20: f5b3 1f00 cmp.w r3, #2097152 ; 0x200000 + 8004d24: d018 beq.n 8004d58 + 8004d26: f5b3 1f00 cmp.w r3, #2097152 ; 0x200000 + 8004d2a: d81e bhi.n 8004d6a + 8004d2c: 2b00 cmp r3, #0 + 8004d2e: d003 beq.n 8004d38 + 8004d30: f5b3 1f80 cmp.w r3, #1048576 ; 0x100000 + 8004d34: d007 beq.n 8004d46 + 8004d36: e018 b.n 8004d6a + { + case RCC_SPDIFRXCLKSOURCE_PLL: /* PLL is used as clock source for SPDIFRX*/ + /* Enable PLL1Q Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 8004d38: 4b9f ldr r3, [pc, #636] ; (8004fb8 ) + 8004d3a: 6adb ldr r3, [r3, #44] ; 0x2c + 8004d3c: 4a9e ldr r2, [pc, #632] ; (8004fb8 ) + 8004d3e: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8004d42: 62d3 str r3, [r2, #44] ; 0x2c + + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + 8004d44: e015 b.n 8004d72 + + case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + 8004d46: 687b ldr r3, [r7, #4] + 8004d48: 3304 adds r3, #4 + 8004d4a: 2102 movs r1, #2 + 8004d4c: 4618 mov r0, r3 + 8004d4e: f000 fedd bl 8005b0c + 8004d52: 4603 mov r3, r0 + 8004d54: 75fb strb r3, [r7, #23] + + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + 8004d56: e00c b.n 8004d72 + + case RCC_SPDIFRXCLKSOURCE_PLL3: /* PLL3 is used as clock source for SPDIFRX*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + 8004d58: 687b ldr r3, [r7, #4] + 8004d5a: 3324 adds r3, #36 ; 0x24 + 8004d5c: 2102 movs r1, #2 + 8004d5e: 4618 mov r0, r3 + 8004d60: f000 ff86 bl 8005c70 + 8004d64: 4603 mov r3, r0 + 8004d66: 75fb strb r3, [r7, #23] + + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + 8004d68: e003 b.n 8004d72 + /* Internal OSC clock is used as source of SPDIFRX clock*/ + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8004d6a: 2301 movs r3, #1 + 8004d6c: 75fb strb r3, [r7, #23] + break; + 8004d6e: e000 b.n 8004d72 + break; + 8004d70: bf00 nop + } + + if(ret == HAL_OK) + 8004d72: 7dfb ldrb r3, [r7, #23] + 8004d74: 2b00 cmp r3, #0 + 8004d76: d109 bne.n 8004d8c + { + /* Set the source of SPDIFRX clock*/ + __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection); + 8004d78: 4b8f ldr r3, [pc, #572] ; (8004fb8 ) + 8004d7a: 6d1b ldr r3, [r3, #80] ; 0x50 + 8004d7c: f423 1240 bic.w r2, r3, #3145728 ; 0x300000 + 8004d80: 687b ldr r3, [r7, #4] + 8004d82: 6e9b ldr r3, [r3, #104] ; 0x68 + 8004d84: 498c ldr r1, [pc, #560] ; (8004fb8 ) + 8004d86: 4313 orrs r3, r2 + 8004d88: 650b str r3, [r1, #80] ; 0x50 + 8004d8a: e001 b.n 8004d90 + } + else + { + /* set overall return value */ + status = ret; + 8004d8c: 7dfb ldrb r3, [r7, #23] + 8004d8e: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- SAI1 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) + 8004d90: 687b ldr r3, [r7, #4] + 8004d92: 681b ldr r3, [r3, #0] + 8004d94: f403 7380 and.w r3, r3, #256 ; 0x100 + 8004d98: 2b00 cmp r3, #0 + 8004d9a: d03d beq.n 8004e18 + { + switch(PeriphClkInit->Sai1ClockSelection) + 8004d9c: 687b ldr r3, [r7, #4] + 8004d9e: 6d5b ldr r3, [r3, #84] ; 0x54 + 8004da0: 2b04 cmp r3, #4 + 8004da2: d826 bhi.n 8004df2 + 8004da4: a201 add r2, pc, #4 ; (adr r2, 8004dac ) + 8004da6: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 8004daa: bf00 nop + 8004dac: 08004dc1 .word 0x08004dc1 + 8004db0: 08004dcf .word 0x08004dcf + 8004db4: 08004de1 .word 0x08004de1 + 8004db8: 08004df9 .word 0x08004df9 + 8004dbc: 08004df9 .word 0x08004df9 + { + case RCC_SAI1CLKSOURCE_PLL: /* PLL is used as clock source for SAI1*/ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 8004dc0: 4b7d ldr r3, [pc, #500] ; (8004fb8 ) + 8004dc2: 6adb ldr r3, [r3, #44] ; 0x2c + 8004dc4: 4a7c ldr r2, [pc, #496] ; (8004fb8 ) + 8004dc6: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8004dca: 62d3 str r3, [r2, #44] ; 0x2c + + /* SAI1 clock source configuration done later after clock selection check */ + break; + 8004dcc: e015 b.n 8004dfa + + case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 8004dce: 687b ldr r3, [r7, #4] + 8004dd0: 3304 adds r3, #4 + 8004dd2: 2100 movs r1, #0 + 8004dd4: 4618 mov r0, r3 + 8004dd6: f000 fe99 bl 8005b0c + 8004dda: 4603 mov r3, r0 + 8004ddc: 75fb strb r3, [r7, #23] + + /* SAI1 clock source configuration done later after clock selection check */ + break; + 8004dde: e00c b.n 8004dfa + + case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI1*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + 8004de0: 687b ldr r3, [r7, #4] + 8004de2: 3324 adds r3, #36 ; 0x24 + 8004de4: 2100 movs r1, #0 + 8004de6: 4618 mov r0, r3 + 8004de8: f000 ff42 bl 8005c70 + 8004dec: 4603 mov r3, r0 + 8004dee: 75fb strb r3, [r7, #23] + + /* SAI1 clock source configuration done later after clock selection check */ + break; + 8004df0: e003 b.n 8004dfa + /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */ + /* SAI1 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8004df2: 2301 movs r3, #1 + 8004df4: 75fb strb r3, [r7, #23] + break; + 8004df6: e000 b.n 8004dfa + break; + 8004df8: bf00 nop + } + + if(ret == HAL_OK) + 8004dfa: 7dfb ldrb r3, [r7, #23] + 8004dfc: 2b00 cmp r3, #0 + 8004dfe: d109 bne.n 8004e14 + { + /* Set the source of SAI1 clock*/ + __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection); + 8004e00: 4b6d ldr r3, [pc, #436] ; (8004fb8 ) + 8004e02: 6d1b ldr r3, [r3, #80] ; 0x50 + 8004e04: f023 0207 bic.w r2, r3, #7 + 8004e08: 687b ldr r3, [r7, #4] + 8004e0a: 6d5b ldr r3, [r3, #84] ; 0x54 + 8004e0c: 496a ldr r1, [pc, #424] ; (8004fb8 ) + 8004e0e: 4313 orrs r3, r2 + 8004e10: 650b str r3, [r1, #80] ; 0x50 + 8004e12: e001 b.n 8004e18 + } + else + { + /* set overall return value */ + status = ret; + 8004e14: 7dfb ldrb r3, [r7, #23] + 8004e16: 75bb strb r3, [r7, #22] + +#endif /* SAI3 */ + +#if defined(RCC_CDCCIP1R_SAI2ASEL) + /*---------------------------- SAI2A configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A) + 8004e18: 687b ldr r3, [r7, #4] + 8004e1a: 681b ldr r3, [r3, #0] + 8004e1c: f403 7300 and.w r3, r3, #512 ; 0x200 + 8004e20: 2b00 cmp r3, #0 + 8004e22: d04a beq.n 8004eba + { + switch(PeriphClkInit->Sai2AClockSelection) + 8004e24: 687b ldr r3, [r7, #4] + 8004e26: 6d9b ldr r3, [r3, #88] ; 0x58 + 8004e28: f5b3 7fa0 cmp.w r3, #320 ; 0x140 + 8004e2c: d031 beq.n 8004e92 + 8004e2e: f5b3 7fa0 cmp.w r3, #320 ; 0x140 + 8004e32: d82b bhi.n 8004e8c + 8004e34: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 8004e38: d02d beq.n 8004e96 + 8004e3a: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 8004e3e: d825 bhi.n 8004e8c + 8004e40: 2bc0 cmp r3, #192 ; 0xc0 + 8004e42: d02a beq.n 8004e9a + 8004e44: 2bc0 cmp r3, #192 ; 0xc0 + 8004e46: d821 bhi.n 8004e8c + 8004e48: 2b80 cmp r3, #128 ; 0x80 + 8004e4a: d016 beq.n 8004e7a + 8004e4c: 2b80 cmp r3, #128 ; 0x80 + 8004e4e: d81d bhi.n 8004e8c + 8004e50: 2b00 cmp r3, #0 + 8004e52: d002 beq.n 8004e5a + 8004e54: 2b40 cmp r3, #64 ; 0x40 + 8004e56: d007 beq.n 8004e68 + 8004e58: e018 b.n 8004e8c + { + case RCC_SAI2ACLKSOURCE_PLL: /* PLL is used as clock source for SAI2A */ + /* Enable SAI2A Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 8004e5a: 4b57 ldr r3, [pc, #348] ; (8004fb8 ) + 8004e5c: 6adb ldr r3, [r3, #44] ; 0x2c + 8004e5e: 4a56 ldr r2, [pc, #344] ; (8004fb8 ) + 8004e60: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8004e64: 62d3 str r3, [r2, #44] ; 0x2c + + /* SAI2A clock source configuration done later after clock selection check */ + break; + 8004e66: e019 b.n 8004e9c + + case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 8004e68: 687b ldr r3, [r7, #4] + 8004e6a: 3304 adds r3, #4 + 8004e6c: 2100 movs r1, #0 + 8004e6e: 4618 mov r0, r3 + 8004e70: f000 fe4c bl 8005b0c + 8004e74: 4603 mov r3, r0 + 8004e76: 75fb strb r3, [r7, #23] + + /* SAI2A clock source configuration done later after clock selection check */ + break; + 8004e78: e010 b.n 8004e9c + + case RCC_SAI2ACLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2A */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + 8004e7a: 687b ldr r3, [r7, #4] + 8004e7c: 3324 adds r3, #36 ; 0x24 + 8004e7e: 2100 movs r1, #0 + 8004e80: 4618 mov r0, r3 + 8004e82: f000 fef5 bl 8005c70 + 8004e86: 4603 mov r3, r0 + 8004e88: 75fb strb r3, [r7, #23] + + /* SAI2A clock source configuration done later after clock selection check */ + break; + 8004e8a: e007 b.n 8004e9c + /* SPDIF clock is used as source of SAI2A clock */ + /* SAI2A clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8004e8c: 2301 movs r3, #1 + 8004e8e: 75fb strb r3, [r7, #23] + break; + 8004e90: e004 b.n 8004e9c + break; + 8004e92: bf00 nop + 8004e94: e002 b.n 8004e9c + break; + 8004e96: bf00 nop + 8004e98: e000 b.n 8004e9c + break; + 8004e9a: bf00 nop + } + + if(ret == HAL_OK) + 8004e9c: 7dfb ldrb r3, [r7, #23] + 8004e9e: 2b00 cmp r3, #0 + 8004ea0: d109 bne.n 8004eb6 + { + /* Set the source of SAI2A clock*/ + __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection); + 8004ea2: 4b45 ldr r3, [pc, #276] ; (8004fb8 ) + 8004ea4: 6d1b ldr r3, [r3, #80] ; 0x50 + 8004ea6: f423 72e0 bic.w r2, r3, #448 ; 0x1c0 + 8004eaa: 687b ldr r3, [r7, #4] + 8004eac: 6d9b ldr r3, [r3, #88] ; 0x58 + 8004eae: 4942 ldr r1, [pc, #264] ; (8004fb8 ) + 8004eb0: 4313 orrs r3, r2 + 8004eb2: 650b str r3, [r1, #80] ; 0x50 + 8004eb4: e001 b.n 8004eba + } + else + { + /* set overall return value */ + status = ret; + 8004eb6: 7dfb ldrb r3, [r7, #23] + 8004eb8: 75bb strb r3, [r7, #22] +#endif /*SAI2A*/ + +#if defined(RCC_CDCCIP1R_SAI2BSEL) + + /*---------------------------- SAI2B configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B) + 8004eba: 687b ldr r3, [r7, #4] + 8004ebc: 681b ldr r3, [r3, #0] + 8004ebe: f403 6380 and.w r3, r3, #1024 ; 0x400 + 8004ec2: 2b00 cmp r3, #0 + 8004ec4: d04f beq.n 8004f66 + { + switch(PeriphClkInit->Sai2BClockSelection) + 8004ec6: 687b ldr r3, [r7, #4] + 8004ec8: 6ddb ldr r3, [r3, #92] ; 0x5c + 8004eca: f5b3 6f20 cmp.w r3, #2560 ; 0xa00 + 8004ece: d036 beq.n 8004f3e + 8004ed0: f5b3 6f20 cmp.w r3, #2560 ; 0xa00 + 8004ed4: d830 bhi.n 8004f38 + 8004ed6: f5b3 6f00 cmp.w r3, #2048 ; 0x800 + 8004eda: d032 beq.n 8004f42 + 8004edc: f5b3 6f00 cmp.w r3, #2048 ; 0x800 + 8004ee0: d82a bhi.n 8004f38 + 8004ee2: f5b3 6fc0 cmp.w r3, #1536 ; 0x600 + 8004ee6: d02e beq.n 8004f46 + 8004ee8: f5b3 6fc0 cmp.w r3, #1536 ; 0x600 + 8004eec: d824 bhi.n 8004f38 + 8004eee: f5b3 6f80 cmp.w r3, #1024 ; 0x400 + 8004ef2: d018 beq.n 8004f26 + 8004ef4: f5b3 6f80 cmp.w r3, #1024 ; 0x400 + 8004ef8: d81e bhi.n 8004f38 + 8004efa: 2b00 cmp r3, #0 + 8004efc: d003 beq.n 8004f06 + 8004efe: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 8004f02: d007 beq.n 8004f14 + 8004f04: e018 b.n 8004f38 + { + case RCC_SAI2BCLKSOURCE_PLL: /* PLL is used as clock source for SAI2B */ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 8004f06: 4b2c ldr r3, [pc, #176] ; (8004fb8 ) + 8004f08: 6adb ldr r3, [r3, #44] ; 0x2c + 8004f0a: 4a2b ldr r2, [pc, #172] ; (8004fb8 ) + 8004f0c: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8004f10: 62d3 str r3, [r2, #44] ; 0x2c + + /* SAI2B clock source configuration done later after clock selection check */ + break; + 8004f12: e019 b.n 8004f48 + + case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 8004f14: 687b ldr r3, [r7, #4] + 8004f16: 3304 adds r3, #4 + 8004f18: 2100 movs r1, #0 + 8004f1a: 4618 mov r0, r3 + 8004f1c: f000 fdf6 bl 8005b0c + 8004f20: 4603 mov r3, r0 + 8004f22: 75fb strb r3, [r7, #23] + + /* SAI2B clock source configuration done later after clock selection check */ + break; + 8004f24: e010 b.n 8004f48 + + case RCC_SAI2BCLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2B */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + 8004f26: 687b ldr r3, [r7, #4] + 8004f28: 3324 adds r3, #36 ; 0x24 + 8004f2a: 2100 movs r1, #0 + 8004f2c: 4618 mov r0, r3 + 8004f2e: f000 fe9f bl 8005c70 + 8004f32: 4603 mov r3, r0 + 8004f34: 75fb strb r3, [r7, #23] + + /* SAI2B clock source configuration done later after clock selection check */ + break; + 8004f36: e007 b.n 8004f48 + /* SPDIF clock is used as source of SAI2B clock */ + /* SAI2B clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8004f38: 2301 movs r3, #1 + 8004f3a: 75fb strb r3, [r7, #23] + break; + 8004f3c: e004 b.n 8004f48 + break; + 8004f3e: bf00 nop + 8004f40: e002 b.n 8004f48 + break; + 8004f42: bf00 nop + 8004f44: e000 b.n 8004f48 + break; + 8004f46: bf00 nop + } + + if(ret == HAL_OK) + 8004f48: 7dfb ldrb r3, [r7, #23] + 8004f4a: 2b00 cmp r3, #0 + 8004f4c: d109 bne.n 8004f62 + { + /* Set the source of SAI2B clock*/ + __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection); + 8004f4e: 4b1a ldr r3, [pc, #104] ; (8004fb8 ) + 8004f50: 6d1b ldr r3, [r3, #80] ; 0x50 + 8004f52: f423 6260 bic.w r2, r3, #3584 ; 0xe00 + 8004f56: 687b ldr r3, [r7, #4] + 8004f58: 6ddb ldr r3, [r3, #92] ; 0x5c + 8004f5a: 4917 ldr r1, [pc, #92] ; (8004fb8 ) + 8004f5c: 4313 orrs r3, r2 + 8004f5e: 650b str r3, [r1, #80] ; 0x50 + 8004f60: e001 b.n 8004f66 + } + else + { + /* set overall return value */ + status = ret; + 8004f62: 7dfb ldrb r3, [r7, #23] + 8004f64: 75bb strb r3, [r7, #22] + } +#endif /*QUADSPI*/ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + /*---------------------------- OCTOSPI configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI) + 8004f66: 687b ldr r3, [r7, #4] + 8004f68: 681b ldr r3, [r3, #0] + 8004f6a: f003 7300 and.w r3, r3, #33554432 ; 0x2000000 + 8004f6e: 2b00 cmp r3, #0 + 8004f70: d034 beq.n 8004fdc + { + switch(PeriphClkInit->OspiClockSelection) + 8004f72: 687b ldr r3, [r7, #4] + 8004f74: 6c9b ldr r3, [r3, #72] ; 0x48 + 8004f76: 2b30 cmp r3, #48 ; 0x30 + 8004f78: d01c beq.n 8004fb4 + 8004f7a: 2b30 cmp r3, #48 ; 0x30 + 8004f7c: d817 bhi.n 8004fae + 8004f7e: 2b20 cmp r3, #32 + 8004f80: d00c beq.n 8004f9c + 8004f82: 2b20 cmp r3, #32 + 8004f84: d813 bhi.n 8004fae + 8004f86: 2b00 cmp r3, #0 + 8004f88: d018 beq.n 8004fbc + 8004f8a: 2b10 cmp r3, #16 + 8004f8c: d10f bne.n 8004fae + { + case RCC_OSPICLKSOURCE_PLL: /* PLL is used as clock source for OSPI*/ + /* Enable OSPI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 8004f8e: 4b0a ldr r3, [pc, #40] ; (8004fb8 ) + 8004f90: 6adb ldr r3, [r3, #44] ; 0x2c + 8004f92: 4a09 ldr r2, [pc, #36] ; (8004fb8 ) + 8004f94: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8004f98: 62d3 str r3, [r2, #44] ; 0x2c + + /* OSPI clock source configuration done later after clock selection check */ + break; + 8004f9a: e010 b.n 8004fbe + + case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + 8004f9c: 687b ldr r3, [r7, #4] + 8004f9e: 3304 adds r3, #4 + 8004fa0: 2102 movs r1, #2 + 8004fa2: 4618 mov r0, r3 + 8004fa4: f000 fdb2 bl 8005b0c + 8004fa8: 4603 mov r3, r0 + 8004faa: 75fb strb r3, [r7, #23] + + /* OSPI clock source configuration done later after clock selection check */ + break; + 8004fac: e007 b.n 8004fbe + case RCC_OSPICLKSOURCE_HCLK: + /* HCLK clock selected as OSPI kernel peripheral clock */ + break; + + default: + ret = HAL_ERROR; + 8004fae: 2301 movs r3, #1 + 8004fb0: 75fb strb r3, [r7, #23] + break; + 8004fb2: e004 b.n 8004fbe + break; + 8004fb4: bf00 nop + 8004fb6: e002 b.n 8004fbe + 8004fb8: 58024400 .word 0x58024400 + break; + 8004fbc: bf00 nop + } + + if(ret == HAL_OK) + 8004fbe: 7dfb ldrb r3, [r7, #23] + 8004fc0: 2b00 cmp r3, #0 + 8004fc2: d109 bne.n 8004fd8 + { + /* Set the source of OSPI clock*/ + __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection); + 8004fc4: 4b9b ldr r3, [pc, #620] ; (8005234 ) + 8004fc6: 6cdb ldr r3, [r3, #76] ; 0x4c + 8004fc8: f023 0230 bic.w r2, r3, #48 ; 0x30 + 8004fcc: 687b ldr r3, [r7, #4] + 8004fce: 6c9b ldr r3, [r3, #72] ; 0x48 + 8004fd0: 4998 ldr r1, [pc, #608] ; (8005234 ) + 8004fd2: 4313 orrs r3, r2 + 8004fd4: 64cb str r3, [r1, #76] ; 0x4c + 8004fd6: e001 b.n 8004fdc + } + else + { + /* set overall return value */ + status = ret; + 8004fd8: 7dfb ldrb r3, [r7, #23] + 8004fda: 75bb strb r3, [r7, #22] + } + } +#endif /*OCTOSPI*/ + + /*---------------------------- SPI1/2/3 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123) + 8004fdc: 687b ldr r3, [r7, #4] + 8004fde: 681b ldr r3, [r3, #0] + 8004fe0: f403 5380 and.w r3, r3, #4096 ; 0x1000 + 8004fe4: 2b00 cmp r3, #0 + 8004fe6: d047 beq.n 8005078 + { + switch(PeriphClkInit->Spi123ClockSelection) + 8004fe8: 687b ldr r3, [r7, #4] + 8004fea: 6e1b ldr r3, [r3, #96] ; 0x60 + 8004fec: f5b3 4f80 cmp.w r3, #16384 ; 0x4000 + 8004ff0: d030 beq.n 8005054 + 8004ff2: f5b3 4f80 cmp.w r3, #16384 ; 0x4000 + 8004ff6: d82a bhi.n 800504e + 8004ff8: f5b3 5f40 cmp.w r3, #12288 ; 0x3000 + 8004ffc: d02c beq.n 8005058 + 8004ffe: f5b3 5f40 cmp.w r3, #12288 ; 0x3000 + 8005002: d824 bhi.n 800504e + 8005004: f5b3 5f00 cmp.w r3, #8192 ; 0x2000 + 8005008: d018 beq.n 800503c + 800500a: f5b3 5f00 cmp.w r3, #8192 ; 0x2000 + 800500e: d81e bhi.n 800504e + 8005010: 2b00 cmp r3, #0 + 8005012: d003 beq.n 800501c + 8005014: f5b3 5f80 cmp.w r3, #4096 ; 0x1000 + 8005018: d007 beq.n 800502a + 800501a: e018 b.n 800504e + { + case RCC_SPI123CLKSOURCE_PLL: /* PLL is used as clock source for SPI1/2/3 */ + /* Enable SPI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 800501c: 4b85 ldr r3, [pc, #532] ; (8005234 ) + 800501e: 6adb ldr r3, [r3, #44] ; 0x2c + 8005020: 4a84 ldr r2, [pc, #528] ; (8005234 ) + 8005022: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8005026: 62d3 str r3, [r2, #44] ; 0x2c + + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + 8005028: e017 b.n 800505a + + case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 800502a: 687b ldr r3, [r7, #4] + 800502c: 3304 adds r3, #4 + 800502e: 2100 movs r1, #0 + 8005030: 4618 mov r0, r3 + 8005032: f000 fd6b bl 8005b0c + 8005036: 4603 mov r3, r0 + 8005038: 75fb strb r3, [r7, #23] + + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + 800503a: e00e b.n 800505a + + case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI1/2/3 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + 800503c: 687b ldr r3, [r7, #4] + 800503e: 3324 adds r3, #36 ; 0x24 + 8005040: 2100 movs r1, #0 + 8005042: 4618 mov r0, r3 + 8005044: f000 fe14 bl 8005c70 + 8005048: 4603 mov r3, r0 + 800504a: 75fb strb r3, [r7, #23] + + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + 800504c: e005 b.n 800505a + /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */ + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 800504e: 2301 movs r3, #1 + 8005050: 75fb strb r3, [r7, #23] + break; + 8005052: e002 b.n 800505a + break; + 8005054: bf00 nop + 8005056: e000 b.n 800505a + break; + 8005058: bf00 nop + } + + if(ret == HAL_OK) + 800505a: 7dfb ldrb r3, [r7, #23] + 800505c: 2b00 cmp r3, #0 + 800505e: d109 bne.n 8005074 + { + /* Set the source of SPI1/2/3 clock*/ + __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection); + 8005060: 4b74 ldr r3, [pc, #464] ; (8005234 ) + 8005062: 6d1b ldr r3, [r3, #80] ; 0x50 + 8005064: f423 42e0 bic.w r2, r3, #28672 ; 0x7000 + 8005068: 687b ldr r3, [r7, #4] + 800506a: 6e1b ldr r3, [r3, #96] ; 0x60 + 800506c: 4971 ldr r1, [pc, #452] ; (8005234 ) + 800506e: 4313 orrs r3, r2 + 8005070: 650b str r3, [r1, #80] ; 0x50 + 8005072: e001 b.n 8005078 + } + else + { + /* set overall return value */ + status = ret; + 8005074: 7dfb ldrb r3, [r7, #23] + 8005076: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- SPI4/5 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45) + 8005078: 687b ldr r3, [r7, #4] + 800507a: 681b ldr r3, [r3, #0] + 800507c: f403 5300 and.w r3, r3, #8192 ; 0x2000 + 8005080: 2b00 cmp r3, #0 + 8005082: d049 beq.n 8005118 + { + switch(PeriphClkInit->Spi45ClockSelection) + 8005084: 687b ldr r3, [r7, #4] + 8005086: 6e5b ldr r3, [r3, #100] ; 0x64 + 8005088: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000 + 800508c: d02e beq.n 80050ec + 800508e: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000 + 8005092: d828 bhi.n 80050e6 + 8005094: f5b3 2f80 cmp.w r3, #262144 ; 0x40000 + 8005098: d02a beq.n 80050f0 + 800509a: f5b3 2f80 cmp.w r3, #262144 ; 0x40000 + 800509e: d822 bhi.n 80050e6 + 80050a0: f5b3 3f40 cmp.w r3, #196608 ; 0x30000 + 80050a4: d026 beq.n 80050f4 + 80050a6: f5b3 3f40 cmp.w r3, #196608 ; 0x30000 + 80050aa: d81c bhi.n 80050e6 + 80050ac: f5b3 3f00 cmp.w r3, #131072 ; 0x20000 + 80050b0: d010 beq.n 80050d4 + 80050b2: f5b3 3f00 cmp.w r3, #131072 ; 0x20000 + 80050b6: d816 bhi.n 80050e6 + 80050b8: 2b00 cmp r3, #0 + 80050ba: d01d beq.n 80050f8 + 80050bc: f5b3 3f80 cmp.w r3, #65536 ; 0x10000 + 80050c0: d111 bne.n 80050e6 + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + 80050c2: 687b ldr r3, [r7, #4] + 80050c4: 3304 adds r3, #4 + 80050c6: 2101 movs r1, #1 + 80050c8: 4618 mov r0, r3 + 80050ca: f000 fd1f bl 8005b0c + 80050ce: 4603 mov r3, r0 + 80050d0: 75fb strb r3, [r7, #23] + + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + 80050d2: e012 b.n 80050fa + case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI4/5 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + 80050d4: 687b ldr r3, [r7, #4] + 80050d6: 3324 adds r3, #36 ; 0x24 + 80050d8: 2101 movs r1, #1 + 80050da: 4618 mov r0, r3 + 80050dc: f000 fdc8 bl 8005c70 + 80050e0: 4603 mov r3, r0 + 80050e2: 75fb strb r3, [r7, #23] + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + 80050e4: e009 b.n 80050fa + /* HSE, oscillator is used as source of SPI4/5 clock */ + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 80050e6: 2301 movs r3, #1 + 80050e8: 75fb strb r3, [r7, #23] + break; + 80050ea: e006 b.n 80050fa + break; + 80050ec: bf00 nop + 80050ee: e004 b.n 80050fa + break; + 80050f0: bf00 nop + 80050f2: e002 b.n 80050fa + break; + 80050f4: bf00 nop + 80050f6: e000 b.n 80050fa + break; + 80050f8: bf00 nop + } + + if(ret == HAL_OK) + 80050fa: 7dfb ldrb r3, [r7, #23] + 80050fc: 2b00 cmp r3, #0 + 80050fe: d109 bne.n 8005114 + { + /* Set the source of SPI4/5 clock*/ + __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection); + 8005100: 4b4c ldr r3, [pc, #304] ; (8005234 ) + 8005102: 6d1b ldr r3, [r3, #80] ; 0x50 + 8005104: f423 22e0 bic.w r2, r3, #458752 ; 0x70000 + 8005108: 687b ldr r3, [r7, #4] + 800510a: 6e5b ldr r3, [r3, #100] ; 0x64 + 800510c: 4949 ldr r1, [pc, #292] ; (8005234 ) + 800510e: 4313 orrs r3, r2 + 8005110: 650b str r3, [r1, #80] ; 0x50 + 8005112: e001 b.n 8005118 + } + else + { + /* set overall return value */ + status = ret; + 8005114: 7dfb ldrb r3, [r7, #23] + 8005116: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- SPI6 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6) + 8005118: 687b ldr r3, [r7, #4] + 800511a: 681b ldr r3, [r3, #0] + 800511c: f403 4380 and.w r3, r3, #16384 ; 0x4000 + 8005120: 2b00 cmp r3, #0 + 8005122: d053 beq.n 80051cc + { + switch(PeriphClkInit->Spi6ClockSelection) + 8005124: 687b ldr r3, [r7, #4] + 8005126: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 800512a: f1b3 4fc0 cmp.w r3, #1610612736 ; 0x60000000 + 800512e: d034 beq.n 800519a + 8005130: f1b3 4fc0 cmp.w r3, #1610612736 ; 0x60000000 + 8005134: d82e bhi.n 8005194 + 8005136: f1b3 4fa0 cmp.w r3, #1342177280 ; 0x50000000 + 800513a: d030 beq.n 800519e + 800513c: f1b3 4fa0 cmp.w r3, #1342177280 ; 0x50000000 + 8005140: d828 bhi.n 8005194 + 8005142: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 8005146: d02c beq.n 80051a2 + 8005148: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 800514c: d822 bhi.n 8005194 + 800514e: f1b3 5f40 cmp.w r3, #805306368 ; 0x30000000 + 8005152: d028 beq.n 80051a6 + 8005154: f1b3 5f40 cmp.w r3, #805306368 ; 0x30000000 + 8005158: d81c bhi.n 8005194 + 800515a: f1b3 5f00 cmp.w r3, #536870912 ; 0x20000000 + 800515e: d010 beq.n 8005182 + 8005160: f1b3 5f00 cmp.w r3, #536870912 ; 0x20000000 + 8005164: d816 bhi.n 8005194 + 8005166: 2b00 cmp r3, #0 + 8005168: d01f beq.n 80051aa + 800516a: f1b3 5f80 cmp.w r3, #268435456 ; 0x10000000 + 800516e: d111 bne.n 8005194 + /* SPI6 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + 8005170: 687b ldr r3, [r7, #4] + 8005172: 3304 adds r3, #4 + 8005174: 2101 movs r1, #1 + 8005176: 4618 mov r0, r3 + 8005178: f000 fcc8 bl 8005b0c + 800517c: 4603 mov r3, r0 + 800517e: 75fb strb r3, [r7, #23] + + /* SPI6 clock source configuration done later after clock selection check */ + break; + 8005180: e014 b.n 80051ac + case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI6*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + 8005182: 687b ldr r3, [r7, #4] + 8005184: 3324 adds r3, #36 ; 0x24 + 8005186: 2101 movs r1, #1 + 8005188: 4618 mov r0, r3 + 800518a: f000 fd71 bl 8005c70 + 800518e: 4603 mov r3, r0 + 8005190: 75fb strb r3, [r7, #23] + /* SPI6 clock source configuration done later after clock selection check */ + break; + 8005192: e00b b.n 80051ac + /* SPI6 clock source configuration done later after clock selection check */ + break; +#endif + + default: + ret = HAL_ERROR; + 8005194: 2301 movs r3, #1 + 8005196: 75fb strb r3, [r7, #23] + break; + 8005198: e008 b.n 80051ac + break; + 800519a: bf00 nop + 800519c: e006 b.n 80051ac + break; + 800519e: bf00 nop + 80051a0: e004 b.n 80051ac + break; + 80051a2: bf00 nop + 80051a4: e002 b.n 80051ac + break; + 80051a6: bf00 nop + 80051a8: e000 b.n 80051ac + break; + 80051aa: bf00 nop + } + + if(ret == HAL_OK) + 80051ac: 7dfb ldrb r3, [r7, #23] + 80051ae: 2b00 cmp r3, #0 + 80051b0: d10a bne.n 80051c8 + { + /* Set the source of SPI6 clock*/ + __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection); + 80051b2: 4b20 ldr r3, [pc, #128] ; (8005234 ) + 80051b4: 6d9b ldr r3, [r3, #88] ; 0x58 + 80051b6: f023 42e0 bic.w r2, r3, #1879048192 ; 0x70000000 + 80051ba: 687b ldr r3, [r7, #4] + 80051bc: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 80051c0: 491c ldr r1, [pc, #112] ; (8005234 ) + 80051c2: 4313 orrs r3, r2 + 80051c4: 658b str r3, [r1, #88] ; 0x58 + 80051c6: e001 b.n 80051cc + } + else + { + /* set overall return value */ + status = ret; + 80051c8: 7dfb ldrb r3, [r7, #23] + 80051ca: 75bb strb r3, [r7, #22] + } +#endif /*DSI*/ + +#if defined(FDCAN1) || defined(FDCAN2) + /*---------------------------- FDCAN configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN) + 80051cc: 687b ldr r3, [r7, #4] + 80051ce: 681b ldr r3, [r3, #0] + 80051d0: f403 4300 and.w r3, r3, #32768 ; 0x8000 + 80051d4: 2b00 cmp r3, #0 + 80051d6: d031 beq.n 800523c + { + switch(PeriphClkInit->FdcanClockSelection) + 80051d8: 687b ldr r3, [r7, #4] + 80051da: 6f5b ldr r3, [r3, #116] ; 0x74 + 80051dc: f1b3 5f00 cmp.w r3, #536870912 ; 0x20000000 + 80051e0: d00e beq.n 8005200 + 80051e2: f1b3 5f00 cmp.w r3, #536870912 ; 0x20000000 + 80051e6: d814 bhi.n 8005212 + 80051e8: 2b00 cmp r3, #0 + 80051ea: d015 beq.n 8005218 + 80051ec: f1b3 5f80 cmp.w r3, #268435456 ; 0x10000000 + 80051f0: d10f bne.n 8005212 + { + case RCC_FDCANCLKSOURCE_PLL: /* PLL is used as clock source for FDCAN*/ + /* Enable FDCAN Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 80051f2: 4b10 ldr r3, [pc, #64] ; (8005234 ) + 80051f4: 6adb ldr r3, [r3, #44] ; 0x2c + 80051f6: 4a0f ldr r2, [pc, #60] ; (8005234 ) + 80051f8: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 80051fc: 62d3 str r3, [r2, #44] ; 0x2c + + /* FDCAN clock source configuration done later after clock selection check */ + break; + 80051fe: e00c b.n 800521a + + case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + 8005200: 687b ldr r3, [r7, #4] + 8005202: 3304 adds r3, #4 + 8005204: 2101 movs r1, #1 + 8005206: 4618 mov r0, r3 + 8005208: f000 fc80 bl 8005b0c + 800520c: 4603 mov r3, r0 + 800520e: 75fb strb r3, [r7, #23] + + /* FDCAN clock source configuration done later after clock selection check */ + break; + 8005210: e003 b.n 800521a + /* HSE is used as clock source for FDCAN*/ + /* FDCAN clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8005212: 2301 movs r3, #1 + 8005214: 75fb strb r3, [r7, #23] + break; + 8005216: e000 b.n 800521a + break; + 8005218: bf00 nop + } + + if(ret == HAL_OK) + 800521a: 7dfb ldrb r3, [r7, #23] + 800521c: 2b00 cmp r3, #0 + 800521e: d10b bne.n 8005238 + { + /* Set the source of FDCAN clock*/ + __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection); + 8005220: 4b04 ldr r3, [pc, #16] ; (8005234 ) + 8005222: 6d1b ldr r3, [r3, #80] ; 0x50 + 8005224: f023 5240 bic.w r2, r3, #805306368 ; 0x30000000 + 8005228: 687b ldr r3, [r7, #4] + 800522a: 6f5b ldr r3, [r3, #116] ; 0x74 + 800522c: 4901 ldr r1, [pc, #4] ; (8005234 ) + 800522e: 4313 orrs r3, r2 + 8005230: 650b str r3, [r1, #80] ; 0x50 + 8005232: e003 b.n 800523c + 8005234: 58024400 .word 0x58024400 + } + else + { + /* set overall return value */ + status = ret; + 8005238: 7dfb ldrb r3, [r7, #23] + 800523a: 75bb strb r3, [r7, #22] + } + } +#endif /*FDCAN1 || FDCAN2*/ + + /*---------------------------- FMC configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC) + 800523c: 687b ldr r3, [r7, #4] + 800523e: 681b ldr r3, [r3, #0] + 8005240: f003 7380 and.w r3, r3, #16777216 ; 0x1000000 + 8005244: 2b00 cmp r3, #0 + 8005246: d032 beq.n 80052ae + { + switch(PeriphClkInit->FmcClockSelection) + 8005248: 687b ldr r3, [r7, #4] + 800524a: 6c5b ldr r3, [r3, #68] ; 0x44 + 800524c: 2b03 cmp r3, #3 + 800524e: d81b bhi.n 8005288 + 8005250: a201 add r2, pc, #4 ; (adr r2, 8005258 ) + 8005252: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 8005256: bf00 nop + 8005258: 0800528f .word 0x0800528f + 800525c: 08005269 .word 0x08005269 + 8005260: 08005277 .word 0x08005277 + 8005264: 0800528f .word 0x0800528f + { + case RCC_FMCCLKSOURCE_PLL: /* PLL is used as clock source for FMC*/ + /* Enable FMC Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 8005268: 4bb2 ldr r3, [pc, #712] ; (8005534 ) + 800526a: 6adb ldr r3, [r3, #44] ; 0x2c + 800526c: 4ab1 ldr r2, [pc, #708] ; (8005534 ) + 800526e: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8005272: 62d3 str r3, [r2, #44] ; 0x2c + + /* FMC clock source configuration done later after clock selection check */ + break; + 8005274: e00c b.n 8005290 + + case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + 8005276: 687b ldr r3, [r7, #4] + 8005278: 3304 adds r3, #4 + 800527a: 2102 movs r1, #2 + 800527c: 4618 mov r0, r3 + 800527e: f000 fc45 bl 8005b0c + 8005282: 4603 mov r3, r0 + 8005284: 75fb strb r3, [r7, #23] + + /* FMC clock source configuration done later after clock selection check */ + break; + 8005286: e003 b.n 8005290 + case RCC_FMCCLKSOURCE_HCLK: + /* D1/CD HCLK clock selected as FMC kernel peripheral clock */ + break; + + default: + ret = HAL_ERROR; + 8005288: 2301 movs r3, #1 + 800528a: 75fb strb r3, [r7, #23] + break; + 800528c: e000 b.n 8005290 + break; + 800528e: bf00 nop + } + + if(ret == HAL_OK) + 8005290: 7dfb ldrb r3, [r7, #23] + 8005292: 2b00 cmp r3, #0 + 8005294: d109 bne.n 80052aa + { + /* Set the source of FMC clock*/ + __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection); + 8005296: 4ba7 ldr r3, [pc, #668] ; (8005534 ) + 8005298: 6cdb ldr r3, [r3, #76] ; 0x4c + 800529a: f023 0203 bic.w r2, r3, #3 + 800529e: 687b ldr r3, [r7, #4] + 80052a0: 6c5b ldr r3, [r3, #68] ; 0x44 + 80052a2: 49a4 ldr r1, [pc, #656] ; (8005534 ) + 80052a4: 4313 orrs r3, r2 + 80052a6: 64cb str r3, [r1, #76] ; 0x4c + 80052a8: e001 b.n 80052ae + } + else + { + /* set overall return value */ + status = ret; + 80052aa: 7dfb ldrb r3, [r7, #23] + 80052ac: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- RTC configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) + 80052ae: 687b ldr r3, [r7, #4] + 80052b0: 681b ldr r3, [r3, #0] + 80052b2: f403 0380 and.w r3, r3, #4194304 ; 0x400000 + 80052b6: 2b00 cmp r3, #0 + 80052b8: f000 8086 beq.w 80053c8 + { + /* check for RTC Parameters used to output RTCCLK */ + assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection)); + + /* Enable write access to Backup domain */ + SET_BIT(PWR->CR1, PWR_CR1_DBP); + 80052bc: 4b9e ldr r3, [pc, #632] ; (8005538 ) + 80052be: 681b ldr r3, [r3, #0] + 80052c0: 4a9d ldr r2, [pc, #628] ; (8005538 ) + 80052c2: f443 7380 orr.w r3, r3, #256 ; 0x100 + 80052c6: 6013 str r3, [r2, #0] + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + 80052c8: f7fc fb48 bl 800195c + 80052cc: 6138 str r0, [r7, #16] + + while((PWR->CR1 & PWR_CR1_DBP) == 0U) + 80052ce: e009 b.n 80052e4 + { + if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) + 80052d0: f7fc fb44 bl 800195c + 80052d4: 4602 mov r2, r0 + 80052d6: 693b ldr r3, [r7, #16] + 80052d8: 1ad3 subs r3, r2, r3 + 80052da: 2b64 cmp r3, #100 ; 0x64 + 80052dc: d902 bls.n 80052e4 + { + ret = HAL_TIMEOUT; + 80052de: 2303 movs r3, #3 + 80052e0: 75fb strb r3, [r7, #23] + break; + 80052e2: e005 b.n 80052f0 + while((PWR->CR1 & PWR_CR1_DBP) == 0U) + 80052e4: 4b94 ldr r3, [pc, #592] ; (8005538 ) + 80052e6: 681b ldr r3, [r3, #0] + 80052e8: f403 7380 and.w r3, r3, #256 ; 0x100 + 80052ec: 2b00 cmp r3, #0 + 80052ee: d0ef beq.n 80052d0 + } + } + + if(ret == HAL_OK) + 80052f0: 7dfb ldrb r3, [r7, #23] + 80052f2: 2b00 cmp r3, #0 + 80052f4: d166 bne.n 80053c4 + { + /* Reset the Backup domain only if the RTC Clock source selection is modified */ + if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)) + 80052f6: 4b8f ldr r3, [pc, #572] ; (8005534 ) + 80052f8: 6f1a ldr r2, [r3, #112] ; 0x70 + 80052fa: 687b ldr r3, [r7, #4] + 80052fc: f8d3 30b0 ldr.w r3, [r3, #176] ; 0xb0 + 8005300: 4053 eors r3, r2 + 8005302: f403 7340 and.w r3, r3, #768 ; 0x300 + 8005306: 2b00 cmp r3, #0 + 8005308: d013 beq.n 8005332 + { + /* Store the content of BDCR register before the reset of Backup Domain */ + tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL)); + 800530a: 4b8a ldr r3, [pc, #552] ; (8005534 ) + 800530c: 6f1b ldr r3, [r3, #112] ; 0x70 + 800530e: f423 7340 bic.w r3, r3, #768 ; 0x300 + 8005312: 60fb str r3, [r7, #12] + /* RTC Clock selection can be changed only if the Backup Domain is reset */ + __HAL_RCC_BACKUPRESET_FORCE(); + 8005314: 4b87 ldr r3, [pc, #540] ; (8005534 ) + 8005316: 6f1b ldr r3, [r3, #112] ; 0x70 + 8005318: 4a86 ldr r2, [pc, #536] ; (8005534 ) + 800531a: f443 3380 orr.w r3, r3, #65536 ; 0x10000 + 800531e: 6713 str r3, [r2, #112] ; 0x70 + __HAL_RCC_BACKUPRESET_RELEASE(); + 8005320: 4b84 ldr r3, [pc, #528] ; (8005534 ) + 8005322: 6f1b ldr r3, [r3, #112] ; 0x70 + 8005324: 4a83 ldr r2, [pc, #524] ; (8005534 ) + 8005326: f423 3380 bic.w r3, r3, #65536 ; 0x10000 + 800532a: 6713 str r3, [r2, #112] ; 0x70 + /* Restore the Content of BDCR register */ + RCC->BDCR = tmpreg; + 800532c: 4a81 ldr r2, [pc, #516] ; (8005534 ) + 800532e: 68fb ldr r3, [r7, #12] + 8005330: 6713 str r3, [r2, #112] ; 0x70 + } + + /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */ + if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE) + 8005332: 687b ldr r3, [r7, #4] + 8005334: f8d3 30b0 ldr.w r3, [r3, #176] ; 0xb0 + 8005338: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 800533c: d115 bne.n 800536a + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 800533e: f7fc fb0d bl 800195c + 8005342: 6138 str r0, [r7, #16] + + /* Wait till LSE is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U) + 8005344: e00b b.n 800535e + { + if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + 8005346: f7fc fb09 bl 800195c + 800534a: 4602 mov r2, r0 + 800534c: 693b ldr r3, [r7, #16] + 800534e: 1ad3 subs r3, r2, r3 + 8005350: f241 3288 movw r2, #5000 ; 0x1388 + 8005354: 4293 cmp r3, r2 + 8005356: d902 bls.n 800535e + { + ret = HAL_TIMEOUT; + 8005358: 2303 movs r3, #3 + 800535a: 75fb strb r3, [r7, #23] + break; + 800535c: e005 b.n 800536a + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U) + 800535e: 4b75 ldr r3, [pc, #468] ; (8005534 ) + 8005360: 6f1b ldr r3, [r3, #112] ; 0x70 + 8005362: f003 0302 and.w r3, r3, #2 + 8005366: 2b00 cmp r3, #0 + 8005368: d0ed beq.n 8005346 + } + } + } + + if(ret == HAL_OK) + 800536a: 7dfb ldrb r3, [r7, #23] + 800536c: 2b00 cmp r3, #0 + 800536e: d126 bne.n 80053be + { + __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); + 8005370: 687b ldr r3, [r7, #4] + 8005372: f8d3 30b0 ldr.w r3, [r3, #176] ; 0xb0 + 8005376: f403 7340 and.w r3, r3, #768 ; 0x300 + 800537a: f5b3 7f40 cmp.w r3, #768 ; 0x300 + 800537e: d10d bne.n 800539c + 8005380: 4b6c ldr r3, [pc, #432] ; (8005534 ) + 8005382: 691b ldr r3, [r3, #16] + 8005384: f423 527c bic.w r2, r3, #16128 ; 0x3f00 + 8005388: 687b ldr r3, [r7, #4] + 800538a: f8d3 30b0 ldr.w r3, [r3, #176] ; 0xb0 + 800538e: 0919 lsrs r1, r3, #4 + 8005390: 4b6a ldr r3, [pc, #424] ; (800553c ) + 8005392: 400b ands r3, r1 + 8005394: 4967 ldr r1, [pc, #412] ; (8005534 ) + 8005396: 4313 orrs r3, r2 + 8005398: 610b str r3, [r1, #16] + 800539a: e005 b.n 80053a8 + 800539c: 4b65 ldr r3, [pc, #404] ; (8005534 ) + 800539e: 691b ldr r3, [r3, #16] + 80053a0: 4a64 ldr r2, [pc, #400] ; (8005534 ) + 80053a2: f423 537c bic.w r3, r3, #16128 ; 0x3f00 + 80053a6: 6113 str r3, [r2, #16] + 80053a8: 4b62 ldr r3, [pc, #392] ; (8005534 ) + 80053aa: 6f1a ldr r2, [r3, #112] ; 0x70 + 80053ac: 687b ldr r3, [r7, #4] + 80053ae: f8d3 30b0 ldr.w r3, [r3, #176] ; 0xb0 + 80053b2: f3c3 030b ubfx r3, r3, #0, #12 + 80053b6: 495f ldr r1, [pc, #380] ; (8005534 ) + 80053b8: 4313 orrs r3, r2 + 80053ba: 670b str r3, [r1, #112] ; 0x70 + 80053bc: e004 b.n 80053c8 + } + else + { + /* set overall return value */ + status = ret; + 80053be: 7dfb ldrb r3, [r7, #23] + 80053c0: 75bb strb r3, [r7, #22] + 80053c2: e001 b.n 80053c8 + } + } + else + { + /* set overall return value */ + status = ret; + 80053c4: 7dfb ldrb r3, [r7, #23] + 80053c6: 75bb strb r3, [r7, #22] + } + } + + + /*-------------------------- USART1/6 configuration --------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16) + 80053c8: 687b ldr r3, [r7, #4] + 80053ca: 681b ldr r3, [r3, #0] + 80053cc: f003 0301 and.w r3, r3, #1 + 80053d0: 2b00 cmp r3, #0 + 80053d2: d07f beq.n 80054d4 + { + switch(PeriphClkInit->Usart16ClockSelection) + 80053d4: 687b ldr r3, [r7, #4] + 80053d6: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 80053da: 2b28 cmp r3, #40 ; 0x28 + 80053dc: d866 bhi.n 80054ac + 80053de: a201 add r2, pc, #4 ; (adr r2, 80053e4 ) + 80053e0: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 80053e4: 080054b3 .word 0x080054b3 + 80053e8: 080054ad .word 0x080054ad + 80053ec: 080054ad .word 0x080054ad + 80053f0: 080054ad .word 0x080054ad + 80053f4: 080054ad .word 0x080054ad + 80053f8: 080054ad .word 0x080054ad + 80053fc: 080054ad .word 0x080054ad + 8005400: 080054ad .word 0x080054ad + 8005404: 08005489 .word 0x08005489 + 8005408: 080054ad .word 0x080054ad + 800540c: 080054ad .word 0x080054ad + 8005410: 080054ad .word 0x080054ad + 8005414: 080054ad .word 0x080054ad + 8005418: 080054ad .word 0x080054ad + 800541c: 080054ad .word 0x080054ad + 8005420: 080054ad .word 0x080054ad + 8005424: 0800549b .word 0x0800549b + 8005428: 080054ad .word 0x080054ad + 800542c: 080054ad .word 0x080054ad + 8005430: 080054ad .word 0x080054ad + 8005434: 080054ad .word 0x080054ad + 8005438: 080054ad .word 0x080054ad + 800543c: 080054ad .word 0x080054ad + 8005440: 080054ad .word 0x080054ad + 8005444: 080054b3 .word 0x080054b3 + 8005448: 080054ad .word 0x080054ad + 800544c: 080054ad .word 0x080054ad + 8005450: 080054ad .word 0x080054ad + 8005454: 080054ad .word 0x080054ad + 8005458: 080054ad .word 0x080054ad + 800545c: 080054ad .word 0x080054ad + 8005460: 080054ad .word 0x080054ad + 8005464: 080054b3 .word 0x080054b3 + 8005468: 080054ad .word 0x080054ad + 800546c: 080054ad .word 0x080054ad + 8005470: 080054ad .word 0x080054ad + 8005474: 080054ad .word 0x080054ad + 8005478: 080054ad .word 0x080054ad + 800547c: 080054ad .word 0x080054ad + 8005480: 080054ad .word 0x080054ad + 8005484: 080054b3 .word 0x080054b3 + case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */ + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + 8005488: 687b ldr r3, [r7, #4] + 800548a: 3304 adds r3, #4 + 800548c: 2101 movs r1, #1 + 800548e: 4618 mov r0, r3 + 8005490: f000 fb3c bl 8005b0c + 8005494: 4603 mov r3, r0 + 8005496: 75fb strb r3, [r7, #23] + /* USART1/6 clock source configuration done later after clock selection check */ + break; + 8005498: e00c b.n 80054b4 + + case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + 800549a: 687b ldr r3, [r7, #4] + 800549c: 3324 adds r3, #36 ; 0x24 + 800549e: 2101 movs r1, #1 + 80054a0: 4618 mov r0, r3 + 80054a2: f000 fbe5 bl 8005c70 + 80054a6: 4603 mov r3, r0 + 80054a8: 75fb strb r3, [r7, #23] + /* USART1/6 clock source configuration done later after clock selection check */ + break; + 80054aa: e003 b.n 80054b4 + /* LSE, oscillator is used as source of USART1/6 clock */ + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 80054ac: 2301 movs r3, #1 + 80054ae: 75fb strb r3, [r7, #23] + break; + 80054b0: e000 b.n 80054b4 + break; + 80054b2: bf00 nop + } + + if(ret == HAL_OK) + 80054b4: 7dfb ldrb r3, [r7, #23] + 80054b6: 2b00 cmp r3, #0 + 80054b8: d10a bne.n 80054d0 + { + /* Set the source of USART1/6 clock */ + __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection); + 80054ba: 4b1e ldr r3, [pc, #120] ; (8005534 ) + 80054bc: 6d5b ldr r3, [r3, #84] ; 0x54 + 80054be: f023 0238 bic.w r2, r3, #56 ; 0x38 + 80054c2: 687b ldr r3, [r7, #4] + 80054c4: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 80054c8: 491a ldr r1, [pc, #104] ; (8005534 ) + 80054ca: 4313 orrs r3, r2 + 80054cc: 654b str r3, [r1, #84] ; 0x54 + 80054ce: e001 b.n 80054d4 + } + else + { + /* set overall return value */ + status = ret; + 80054d0: 7dfb ldrb r3, [r7, #23] + 80054d2: 75bb strb r3, [r7, #22] + } + } + + /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578) + 80054d4: 687b ldr r3, [r7, #4] + 80054d6: 681b ldr r3, [r3, #0] + 80054d8: f003 0302 and.w r3, r3, #2 + 80054dc: 2b00 cmp r3, #0 + 80054de: d03f beq.n 8005560 + { + switch(PeriphClkInit->Usart234578ClockSelection) + 80054e0: 687b ldr r3, [r7, #4] + 80054e2: 6fdb ldr r3, [r3, #124] ; 0x7c + 80054e4: 2b05 cmp r3, #5 + 80054e6: d821 bhi.n 800552c + 80054e8: a201 add r2, pc, #4 ; (adr r2, 80054f0 ) + 80054ea: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 80054ee: bf00 nop + 80054f0: 08005541 .word 0x08005541 + 80054f4: 08005509 .word 0x08005509 + 80054f8: 0800551b .word 0x0800551b + 80054fc: 08005541 .word 0x08005541 + 8005500: 08005541 .word 0x08005541 + 8005504: 08005541 .word 0x08005541 + case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */ + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + 8005508: 687b ldr r3, [r7, #4] + 800550a: 3304 adds r3, #4 + 800550c: 2101 movs r1, #1 + 800550e: 4618 mov r0, r3 + 8005510: f000 fafc bl 8005b0c + 8005514: 4603 mov r3, r0 + 8005516: 75fb strb r3, [r7, #23] + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + 8005518: e013 b.n 8005542 + + case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + 800551a: 687b ldr r3, [r7, #4] + 800551c: 3324 adds r3, #36 ; 0x24 + 800551e: 2101 movs r1, #1 + 8005520: 4618 mov r0, r3 + 8005522: f000 fba5 bl 8005c70 + 8005526: 4603 mov r3, r0 + 8005528: 75fb strb r3, [r7, #23] + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + 800552a: e00a b.n 8005542 + /* LSE, oscillator is used as source of USART2/3/4/5/7/8 clock */ + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 800552c: 2301 movs r3, #1 + 800552e: 75fb strb r3, [r7, #23] + break; + 8005530: e007 b.n 8005542 + 8005532: bf00 nop + 8005534: 58024400 .word 0x58024400 + 8005538: 58024800 .word 0x58024800 + 800553c: 00ffffcf .word 0x00ffffcf + break; + 8005540: bf00 nop + } + + if(ret == HAL_OK) + 8005542: 7dfb ldrb r3, [r7, #23] + 8005544: 2b00 cmp r3, #0 + 8005546: d109 bne.n 800555c + { + /* Set the source of USART2/3/4/5/7/8 clock */ + __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection); + 8005548: 4b9f ldr r3, [pc, #636] ; (80057c8 ) + 800554a: 6d5b ldr r3, [r3, #84] ; 0x54 + 800554c: f023 0207 bic.w r2, r3, #7 + 8005550: 687b ldr r3, [r7, #4] + 8005552: 6fdb ldr r3, [r3, #124] ; 0x7c + 8005554: 499c ldr r1, [pc, #624] ; (80057c8 ) + 8005556: 4313 orrs r3, r2 + 8005558: 654b str r3, [r1, #84] ; 0x54 + 800555a: e001 b.n 8005560 + } + else + { + /* set overall return value */ + status = ret; + 800555c: 7dfb ldrb r3, [r7, #23] + 800555e: 75bb strb r3, [r7, #22] + } + } + + /*-------------------------- LPUART1 Configuration -------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) + 8005560: 687b ldr r3, [r7, #4] + 8005562: 681b ldr r3, [r3, #0] + 8005564: f003 0304 and.w r3, r3, #4 + 8005568: 2b00 cmp r3, #0 + 800556a: d039 beq.n 80055e0 + { + switch(PeriphClkInit->Lpuart1ClockSelection) + 800556c: 687b ldr r3, [r7, #4] + 800556e: f8d3 3098 ldr.w r3, [r3, #152] ; 0x98 + 8005572: 2b05 cmp r3, #5 + 8005574: d820 bhi.n 80055b8 + 8005576: a201 add r2, pc, #4 ; (adr r2, 800557c ) + 8005578: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 800557c: 080055bf .word 0x080055bf + 8005580: 08005595 .word 0x08005595 + 8005584: 080055a7 .word 0x080055a7 + 8005588: 080055bf .word 0x080055bf + 800558c: 080055bf .word 0x080055bf + 8005590: 080055bf .word 0x080055bf + case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */ + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + 8005594: 687b ldr r3, [r7, #4] + 8005596: 3304 adds r3, #4 + 8005598: 2101 movs r1, #1 + 800559a: 4618 mov r0, r3 + 800559c: f000 fab6 bl 8005b0c + 80055a0: 4603 mov r3, r0 + 80055a2: 75fb strb r3, [r7, #23] + /* LPUART1 clock source configuration done later after clock selection check */ + break; + 80055a4: e00c b.n 80055c0 + + case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + 80055a6: 687b ldr r3, [r7, #4] + 80055a8: 3324 adds r3, #36 ; 0x24 + 80055aa: 2101 movs r1, #1 + 80055ac: 4618 mov r0, r3 + 80055ae: f000 fb5f bl 8005c70 + 80055b2: 4603 mov r3, r0 + 80055b4: 75fb strb r3, [r7, #23] + /* LPUART1 clock source configuration done later after clock selection check */ + break; + 80055b6: e003 b.n 80055c0 + /* LSE, oscillator is used as source of LPUART1 clock */ + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 80055b8: 2301 movs r3, #1 + 80055ba: 75fb strb r3, [r7, #23] + break; + 80055bc: e000 b.n 80055c0 + break; + 80055be: bf00 nop + } + + if(ret == HAL_OK) + 80055c0: 7dfb ldrb r3, [r7, #23] + 80055c2: 2b00 cmp r3, #0 + 80055c4: d10a bne.n 80055dc + { + /* Set the source of LPUART1 clock */ + __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection); + 80055c6: 4b80 ldr r3, [pc, #512] ; (80057c8 ) + 80055c8: 6d9b ldr r3, [r3, #88] ; 0x58 + 80055ca: f023 0207 bic.w r2, r3, #7 + 80055ce: 687b ldr r3, [r7, #4] + 80055d0: f8d3 3098 ldr.w r3, [r3, #152] ; 0x98 + 80055d4: 497c ldr r1, [pc, #496] ; (80057c8 ) + 80055d6: 4313 orrs r3, r2 + 80055d8: 658b str r3, [r1, #88] ; 0x58 + 80055da: e001 b.n 80055e0 + } + else + { + /* set overall return value */ + status = ret; + 80055dc: 7dfb ldrb r3, [r7, #23] + 80055de: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- LPTIM1 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) + 80055e0: 687b ldr r3, [r7, #4] + 80055e2: 681b ldr r3, [r3, #0] + 80055e4: f003 0320 and.w r3, r3, #32 + 80055e8: 2b00 cmp r3, #0 + 80055ea: d04b beq.n 8005684 + { + switch(PeriphClkInit->Lptim1ClockSelection) + 80055ec: 687b ldr r3, [r7, #4] + 80055ee: f8d3 3094 ldr.w r3, [r3, #148] ; 0x94 + 80055f2: f1b3 4fa0 cmp.w r3, #1342177280 ; 0x50000000 + 80055f6: d02e beq.n 8005656 + 80055f8: f1b3 4fa0 cmp.w r3, #1342177280 ; 0x50000000 + 80055fc: d828 bhi.n 8005650 + 80055fe: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 8005602: d02a beq.n 800565a + 8005604: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 8005608: d822 bhi.n 8005650 + 800560a: f1b3 5f40 cmp.w r3, #805306368 ; 0x30000000 + 800560e: d026 beq.n 800565e + 8005610: f1b3 5f40 cmp.w r3, #805306368 ; 0x30000000 + 8005614: d81c bhi.n 8005650 + 8005616: f1b3 5f00 cmp.w r3, #536870912 ; 0x20000000 + 800561a: d010 beq.n 800563e + 800561c: f1b3 5f00 cmp.w r3, #536870912 ; 0x20000000 + 8005620: d816 bhi.n 8005650 + 8005622: 2b00 cmp r3, #0 + 8005624: d01d beq.n 8005662 + 8005626: f1b3 5f80 cmp.w r3, #268435456 ; 0x10000000 + 800562a: d111 bne.n 8005650 + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 800562c: 687b ldr r3, [r7, #4] + 800562e: 3304 adds r3, #4 + 8005630: 2100 movs r1, #0 + 8005632: 4618 mov r0, r3 + 8005634: f000 fa6a bl 8005b0c + 8005638: 4603 mov r3, r0 + 800563a: 75fb strb r3, [r7, #23] + + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + 800563c: e012 b.n 8005664 + + case RCC_LPTIM1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM1*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + 800563e: 687b ldr r3, [r7, #4] + 8005640: 3324 adds r3, #36 ; 0x24 + 8005642: 2102 movs r1, #2 + 8005644: 4618 mov r0, r3 + 8005646: f000 fb13 bl 8005c70 + 800564a: 4603 mov r3, r0 + 800564c: 75fb strb r3, [r7, #23] + + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + 800564e: e009 b.n 8005664 + /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */ + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8005650: 2301 movs r3, #1 + 8005652: 75fb strb r3, [r7, #23] + break; + 8005654: e006 b.n 8005664 + break; + 8005656: bf00 nop + 8005658: e004 b.n 8005664 + break; + 800565a: bf00 nop + 800565c: e002 b.n 8005664 + break; + 800565e: bf00 nop + 8005660: e000 b.n 8005664 + break; + 8005662: bf00 nop + } + + if(ret == HAL_OK) + 8005664: 7dfb ldrb r3, [r7, #23] + 8005666: 2b00 cmp r3, #0 + 8005668: d10a bne.n 8005680 + { + /* Set the source of LPTIM1 clock*/ + __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection); + 800566a: 4b57 ldr r3, [pc, #348] ; (80057c8 ) + 800566c: 6d5b ldr r3, [r3, #84] ; 0x54 + 800566e: f023 42e0 bic.w r2, r3, #1879048192 ; 0x70000000 + 8005672: 687b ldr r3, [r7, #4] + 8005674: f8d3 3094 ldr.w r3, [r3, #148] ; 0x94 + 8005678: 4953 ldr r1, [pc, #332] ; (80057c8 ) + 800567a: 4313 orrs r3, r2 + 800567c: 654b str r3, [r1, #84] ; 0x54 + 800567e: e001 b.n 8005684 + } + else + { + /* set overall return value */ + status = ret; + 8005680: 7dfb ldrb r3, [r7, #23] + 8005682: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- LPTIM2 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) + 8005684: 687b ldr r3, [r7, #4] + 8005686: 681b ldr r3, [r3, #0] + 8005688: f003 0340 and.w r3, r3, #64 ; 0x40 + 800568c: 2b00 cmp r3, #0 + 800568e: d04b beq.n 8005728 + { + switch(PeriphClkInit->Lptim2ClockSelection) + 8005690: 687b ldr r3, [r7, #4] + 8005692: f8d3 30a0 ldr.w r3, [r3, #160] ; 0xa0 + 8005696: f5b3 5fa0 cmp.w r3, #5120 ; 0x1400 + 800569a: d02e beq.n 80056fa + 800569c: f5b3 5fa0 cmp.w r3, #5120 ; 0x1400 + 80056a0: d828 bhi.n 80056f4 + 80056a2: f5b3 5f80 cmp.w r3, #4096 ; 0x1000 + 80056a6: d02a beq.n 80056fe + 80056a8: f5b3 5f80 cmp.w r3, #4096 ; 0x1000 + 80056ac: d822 bhi.n 80056f4 + 80056ae: f5b3 6f40 cmp.w r3, #3072 ; 0xc00 + 80056b2: d026 beq.n 8005702 + 80056b4: f5b3 6f40 cmp.w r3, #3072 ; 0xc00 + 80056b8: d81c bhi.n 80056f4 + 80056ba: f5b3 6f00 cmp.w r3, #2048 ; 0x800 + 80056be: d010 beq.n 80056e2 + 80056c0: f5b3 6f00 cmp.w r3, #2048 ; 0x800 + 80056c4: d816 bhi.n 80056f4 + 80056c6: 2b00 cmp r3, #0 + 80056c8: d01d beq.n 8005706 + 80056ca: f5b3 6f80 cmp.w r3, #1024 ; 0x400 + 80056ce: d111 bne.n 80056f4 + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 80056d0: 687b ldr r3, [r7, #4] + 80056d2: 3304 adds r3, #4 + 80056d4: 2100 movs r1, #0 + 80056d6: 4618 mov r0, r3 + 80056d8: f000 fa18 bl 8005b0c + 80056dc: 4603 mov r3, r0 + 80056de: 75fb strb r3, [r7, #23] + + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + 80056e0: e012 b.n 8005708 + + case RCC_LPTIM2CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM2*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + 80056e2: 687b ldr r3, [r7, #4] + 80056e4: 3324 adds r3, #36 ; 0x24 + 80056e6: 2102 movs r1, #2 + 80056e8: 4618 mov r0, r3 + 80056ea: f000 fac1 bl 8005c70 + 80056ee: 4603 mov r3, r0 + 80056f0: 75fb strb r3, [r7, #23] + + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + 80056f2: e009 b.n 8005708 + /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */ + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 80056f4: 2301 movs r3, #1 + 80056f6: 75fb strb r3, [r7, #23] + break; + 80056f8: e006 b.n 8005708 + break; + 80056fa: bf00 nop + 80056fc: e004 b.n 8005708 + break; + 80056fe: bf00 nop + 8005700: e002 b.n 8005708 + break; + 8005702: bf00 nop + 8005704: e000 b.n 8005708 + break; + 8005706: bf00 nop + } + + if(ret == HAL_OK) + 8005708: 7dfb ldrb r3, [r7, #23] + 800570a: 2b00 cmp r3, #0 + 800570c: d10a bne.n 8005724 + { + /* Set the source of LPTIM2 clock*/ + __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection); + 800570e: 4b2e ldr r3, [pc, #184] ; (80057c8 ) + 8005710: 6d9b ldr r3, [r3, #88] ; 0x58 + 8005712: f423 52e0 bic.w r2, r3, #7168 ; 0x1c00 + 8005716: 687b ldr r3, [r7, #4] + 8005718: f8d3 30a0 ldr.w r3, [r3, #160] ; 0xa0 + 800571c: 492a ldr r1, [pc, #168] ; (80057c8 ) + 800571e: 4313 orrs r3, r2 + 8005720: 658b str r3, [r1, #88] ; 0x58 + 8005722: e001 b.n 8005728 + } + else + { + /* set overall return value */ + status = ret; + 8005724: 7dfb ldrb r3, [r7, #23] + 8005726: 75bb strb r3, [r7, #22] + } + } + + /*---------------------------- LPTIM345 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345) + 8005728: 687b ldr r3, [r7, #4] + 800572a: 681b ldr r3, [r3, #0] + 800572c: f003 0380 and.w r3, r3, #128 ; 0x80 + 8005730: 2b00 cmp r3, #0 + 8005732: d04d beq.n 80057d0 + { + switch(PeriphClkInit->Lptim345ClockSelection) + 8005734: 687b ldr r3, [r7, #4] + 8005736: f8d3 30a4 ldr.w r3, [r3, #164] ; 0xa4 + 800573a: f5b3 4f20 cmp.w r3, #40960 ; 0xa000 + 800573e: d02e beq.n 800579e + 8005740: f5b3 4f20 cmp.w r3, #40960 ; 0xa000 + 8005744: d828 bhi.n 8005798 + 8005746: f5b3 4f00 cmp.w r3, #32768 ; 0x8000 + 800574a: d02a beq.n 80057a2 + 800574c: f5b3 4f00 cmp.w r3, #32768 ; 0x8000 + 8005750: d822 bhi.n 8005798 + 8005752: f5b3 4fc0 cmp.w r3, #24576 ; 0x6000 + 8005756: d026 beq.n 80057a6 + 8005758: f5b3 4fc0 cmp.w r3, #24576 ; 0x6000 + 800575c: d81c bhi.n 8005798 + 800575e: f5b3 4f80 cmp.w r3, #16384 ; 0x4000 + 8005762: d010 beq.n 8005786 + 8005764: f5b3 4f80 cmp.w r3, #16384 ; 0x4000 + 8005768: d816 bhi.n 8005798 + 800576a: 2b00 cmp r3, #0 + 800576c: d01d beq.n 80057aa + 800576e: f5b3 5f00 cmp.w r3, #8192 ; 0x2000 + 8005772: d111 bne.n 8005798 + case RCC_LPTIM345CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */ + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 8005774: 687b ldr r3, [r7, #4] + 8005776: 3304 adds r3, #4 + 8005778: 2100 movs r1, #0 + 800577a: 4618 mov r0, r3 + 800577c: f000 f9c6 bl 8005b0c + 8005780: 4603 mov r3, r0 + 8005782: 75fb strb r3, [r7, #23] + + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + 8005784: e012 b.n 80057ac + + case RCC_LPTIM345CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM3/4/5 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + 8005786: 687b ldr r3, [r7, #4] + 8005788: 3324 adds r3, #36 ; 0x24 + 800578a: 2102 movs r1, #2 + 800578c: 4618 mov r0, r3 + 800578e: f000 fa6f bl 8005c70 + 8005792: 4603 mov r3, r0 + 8005794: 75fb strb r3, [r7, #23] + + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + 8005796: e009 b.n 80057ac + /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */ + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8005798: 2301 movs r3, #1 + 800579a: 75fb strb r3, [r7, #23] + break; + 800579c: e006 b.n 80057ac + break; + 800579e: bf00 nop + 80057a0: e004 b.n 80057ac + break; + 80057a2: bf00 nop + 80057a4: e002 b.n 80057ac + break; + 80057a6: bf00 nop + 80057a8: e000 b.n 80057ac + break; + 80057aa: bf00 nop + } + + if(ret == HAL_OK) + 80057ac: 7dfb ldrb r3, [r7, #23] + 80057ae: 2b00 cmp r3, #0 + 80057b0: d10c bne.n 80057cc + { + /* Set the source of LPTIM3/4/5 clock */ + __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection); + 80057b2: 4b05 ldr r3, [pc, #20] ; (80057c8 ) + 80057b4: 6d9b ldr r3, [r3, #88] ; 0x58 + 80057b6: f423 4260 bic.w r2, r3, #57344 ; 0xe000 + 80057ba: 687b ldr r3, [r7, #4] + 80057bc: f8d3 30a4 ldr.w r3, [r3, #164] ; 0xa4 + 80057c0: 4901 ldr r1, [pc, #4] ; (80057c8 ) + 80057c2: 4313 orrs r3, r2 + 80057c4: 658b str r3, [r1, #88] ; 0x58 + 80057c6: e003 b.n 80057d0 + 80057c8: 58024400 .word 0x58024400 + } + else + { + /* set overall return value */ + status = ret; + 80057cc: 7dfb ldrb r3, [r7, #23] + 80057ce: 75bb strb r3, [r7, #22] + + __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection); + + } +#else + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123) + 80057d0: 687b ldr r3, [r7, #4] + 80057d2: 681b ldr r3, [r3, #0] + 80057d4: f003 0308 and.w r3, r3, #8 + 80057d8: 2b00 cmp r3, #0 + 80057da: d01a beq.n 8005812 + { + /* Check the parameters */ + assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection)); + + if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 ) + 80057dc: 687b ldr r3, [r7, #4] + 80057de: f8d3 3088 ldr.w r3, [r3, #136] ; 0x88 + 80057e2: f5b3 5f80 cmp.w r3, #4096 ; 0x1000 + 80057e6: d10a bne.n 80057fe + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK) + 80057e8: 687b ldr r3, [r7, #4] + 80057ea: 3324 adds r3, #36 ; 0x24 + 80057ec: 2102 movs r1, #2 + 80057ee: 4618 mov r0, r3 + 80057f0: f000 fa3e bl 8005c70 + 80057f4: 4603 mov r3, r0 + 80057f6: 2b00 cmp r3, #0 + 80057f8: d001 beq.n 80057fe + { + status = HAL_ERROR; + 80057fa: 2301 movs r3, #1 + 80057fc: 75bb strb r3, [r7, #22] + } + } + + __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection); + 80057fe: 4b8c ldr r3, [pc, #560] ; (8005a30 ) + 8005800: 6d5b ldr r3, [r3, #84] ; 0x54 + 8005802: f423 5240 bic.w r2, r3, #12288 ; 0x3000 + 8005806: 687b ldr r3, [r7, #4] + 8005808: f8d3 3088 ldr.w r3, [r3, #136] ; 0x88 + 800580c: 4988 ldr r1, [pc, #544] ; (8005a30 ) + 800580e: 4313 orrs r3, r2 + 8005810: 654b str r3, [r1, #84] ; 0x54 + + } +#endif /* I2C5 */ + + /*------------------------------ I2C4 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) + 8005812: 687b ldr r3, [r7, #4] + 8005814: 681b ldr r3, [r3, #0] + 8005816: f003 0310 and.w r3, r3, #16 + 800581a: 2b00 cmp r3, #0 + 800581c: d01a beq.n 8005854 + { + /* Check the parameters */ + assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection)); + + if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 ) + 800581e: 687b ldr r3, [r7, #4] + 8005820: f8d3 309c ldr.w r3, [r3, #156] ; 0x9c + 8005824: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 8005828: d10a bne.n 8005840 + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK) + 800582a: 687b ldr r3, [r7, #4] + 800582c: 3324 adds r3, #36 ; 0x24 + 800582e: 2102 movs r1, #2 + 8005830: 4618 mov r0, r3 + 8005832: f000 fa1d bl 8005c70 + 8005836: 4603 mov r3, r0 + 8005838: 2b00 cmp r3, #0 + 800583a: d001 beq.n 8005840 + { + status = HAL_ERROR; + 800583c: 2301 movs r3, #1 + 800583e: 75bb strb r3, [r7, #22] + } + } + + __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection); + 8005840: 4b7b ldr r3, [pc, #492] ; (8005a30 ) + 8005842: 6d9b ldr r3, [r3, #88] ; 0x58 + 8005844: f423 7240 bic.w r2, r3, #768 ; 0x300 + 8005848: 687b ldr r3, [r7, #4] + 800584a: f8d3 309c ldr.w r3, [r3, #156] ; 0x9c + 800584e: 4978 ldr r1, [pc, #480] ; (8005a30 ) + 8005850: 4313 orrs r3, r2 + 8005852: 658b str r3, [r1, #88] ; 0x58 + + } + + /*---------------------------- ADC configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) + 8005854: 687b ldr r3, [r7, #4] + 8005856: 681b ldr r3, [r3, #0] + 8005858: f403 2300 and.w r3, r3, #524288 ; 0x80000 + 800585c: 2b00 cmp r3, #0 + 800585e: d034 beq.n 80058ca + { + switch(PeriphClkInit->AdcClockSelection) + 8005860: 687b ldr r3, [r7, #4] + 8005862: f8d3 30a8 ldr.w r3, [r3, #168] ; 0xa8 + 8005866: f5b3 3f00 cmp.w r3, #131072 ; 0x20000 + 800586a: d01d beq.n 80058a8 + 800586c: f5b3 3f00 cmp.w r3, #131072 ; 0x20000 + 8005870: d817 bhi.n 80058a2 + 8005872: 2b00 cmp r3, #0 + 8005874: d003 beq.n 800587e + 8005876: f5b3 3f80 cmp.w r3, #65536 ; 0x10000 + 800587a: d009 beq.n 8005890 + 800587c: e011 b.n 80058a2 + { + + case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + 800587e: 687b ldr r3, [r7, #4] + 8005880: 3304 adds r3, #4 + 8005882: 2100 movs r1, #0 + 8005884: 4618 mov r0, r3 + 8005886: f000 f941 bl 8005b0c + 800588a: 4603 mov r3, r0 + 800588c: 75fb strb r3, [r7, #23] + + /* ADC clock source configuration done later after clock selection check */ + break; + 800588e: e00c b.n 80058aa + + case RCC_ADCCLKSOURCE_PLL3: /* PLL3 is used as clock source for ADC*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + 8005890: 687b ldr r3, [r7, #4] + 8005892: 3324 adds r3, #36 ; 0x24 + 8005894: 2102 movs r1, #2 + 8005896: 4618 mov r0, r3 + 8005898: f000 f9ea bl 8005c70 + 800589c: 4603 mov r3, r0 + 800589e: 75fb strb r3, [r7, #23] + + /* ADC clock source configuration done later after clock selection check */ + break; + 80058a0: e003 b.n 80058aa + /* HSI, HSE, or CSI oscillator is used as source of ADC clock */ + /* ADC clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 80058a2: 2301 movs r3, #1 + 80058a4: 75fb strb r3, [r7, #23] + break; + 80058a6: e000 b.n 80058aa + break; + 80058a8: bf00 nop + } + + if(ret == HAL_OK) + 80058aa: 7dfb ldrb r3, [r7, #23] + 80058ac: 2b00 cmp r3, #0 + 80058ae: d10a bne.n 80058c6 + { + /* Set the source of ADC clock*/ + __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection); + 80058b0: 4b5f ldr r3, [pc, #380] ; (8005a30 ) + 80058b2: 6d9b ldr r3, [r3, #88] ; 0x58 + 80058b4: f423 3240 bic.w r2, r3, #196608 ; 0x30000 + 80058b8: 687b ldr r3, [r7, #4] + 80058ba: f8d3 30a8 ldr.w r3, [r3, #168] ; 0xa8 + 80058be: 495c ldr r1, [pc, #368] ; (8005a30 ) + 80058c0: 4313 orrs r3, r2 + 80058c2: 658b str r3, [r1, #88] ; 0x58 + 80058c4: e001 b.n 80058ca + } + else + { + /* set overall return value */ + status = ret; + 80058c6: 7dfb ldrb r3, [r7, #23] + 80058c8: 75bb strb r3, [r7, #22] + } + } + + /*------------------------------ USB Configuration -------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) + 80058ca: 687b ldr r3, [r7, #4] + 80058cc: 681b ldr r3, [r3, #0] + 80058ce: f403 2380 and.w r3, r3, #262144 ; 0x40000 + 80058d2: 2b00 cmp r3, #0 + 80058d4: d033 beq.n 800593e + { + + switch(PeriphClkInit->UsbClockSelection) + 80058d6: 687b ldr r3, [r7, #4] + 80058d8: f8d3 308c ldr.w r3, [r3, #140] ; 0x8c + 80058dc: f5b3 1f40 cmp.w r3, #3145728 ; 0x300000 + 80058e0: d01c beq.n 800591c + 80058e2: f5b3 1f40 cmp.w r3, #3145728 ; 0x300000 + 80058e6: d816 bhi.n 8005916 + 80058e8: f5b3 1f80 cmp.w r3, #1048576 ; 0x100000 + 80058ec: d003 beq.n 80058f6 + 80058ee: f5b3 1f00 cmp.w r3, #2097152 ; 0x200000 + 80058f2: d007 beq.n 8005904 + 80058f4: e00f b.n 8005916 + { + case RCC_USBCLKSOURCE_PLL: /* PLL is used as clock source for USB*/ + /* Enable USB Clock output generated form System USB . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 80058f6: 4b4e ldr r3, [pc, #312] ; (8005a30 ) + 80058f8: 6adb ldr r3, [r3, #44] ; 0x2c + 80058fa: 4a4d ldr r2, [pc, #308] ; (8005a30 ) + 80058fc: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8005900: 62d3 str r3, [r2, #44] ; 0x2c + + /* USB clock source configuration done later after clock selection check */ + break; + 8005902: e00c b.n 800591e + + case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/ + + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + 8005904: 687b ldr r3, [r7, #4] + 8005906: 3324 adds r3, #36 ; 0x24 + 8005908: 2101 movs r1, #1 + 800590a: 4618 mov r0, r3 + 800590c: f000 f9b0 bl 8005c70 + 8005910: 4603 mov r3, r0 + 8005912: 75fb strb r3, [r7, #23] + + /* USB clock source configuration done later after clock selection check */ + break; + 8005914: e003 b.n 800591e + /* HSI48 oscillator is used as source of USB clock */ + /* USB clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8005916: 2301 movs r3, #1 + 8005918: 75fb strb r3, [r7, #23] + break; + 800591a: e000 b.n 800591e + break; + 800591c: bf00 nop + } + + if(ret == HAL_OK) + 800591e: 7dfb ldrb r3, [r7, #23] + 8005920: 2b00 cmp r3, #0 + 8005922: d10a bne.n 800593a + { + /* Set the source of USB clock*/ + __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection); + 8005924: 4b42 ldr r3, [pc, #264] ; (8005a30 ) + 8005926: 6d5b ldr r3, [r3, #84] ; 0x54 + 8005928: f423 1240 bic.w r2, r3, #3145728 ; 0x300000 + 800592c: 687b ldr r3, [r7, #4] + 800592e: f8d3 308c ldr.w r3, [r3, #140] ; 0x8c + 8005932: 493f ldr r1, [pc, #252] ; (8005a30 ) + 8005934: 4313 orrs r3, r2 + 8005936: 654b str r3, [r1, #84] ; 0x54 + 8005938: e001 b.n 800593e + } + else + { + /* set overall return value */ + status = ret; + 800593a: 7dfb ldrb r3, [r7, #23] + 800593c: 75bb strb r3, [r7, #22] + } + + } + + /*------------------------------------- SDMMC Configuration ------------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC) + 800593e: 687b ldr r3, [r7, #4] + 8005940: 681b ldr r3, [r3, #0] + 8005942: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 8005946: 2b00 cmp r3, #0 + 8005948: d029 beq.n 800599e + { + /* Check the parameters */ + assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection)); + + switch(PeriphClkInit->SdmmcClockSelection) + 800594a: 687b ldr r3, [r7, #4] + 800594c: 6cdb ldr r3, [r3, #76] ; 0x4c + 800594e: 2b00 cmp r3, #0 + 8005950: d003 beq.n 800595a + 8005952: f5b3 3f80 cmp.w r3, #65536 ; 0x10000 + 8005956: d007 beq.n 8005968 + 8005958: e00f b.n 800597a + { + case RCC_SDMMCCLKSOURCE_PLL: /* PLL is used as clock source for SDMMC*/ + /* Enable SDMMC Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 800595a: 4b35 ldr r3, [pc, #212] ; (8005a30 ) + 800595c: 6adb ldr r3, [r3, #44] ; 0x2c + 800595e: 4a34 ldr r2, [pc, #208] ; (8005a30 ) + 8005960: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 8005964: 62d3 str r3, [r2, #44] ; 0x2c + + /* SDMMC clock source configuration done later after clock selection check */ + break; + 8005966: e00b b.n 8005980 + + case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + 8005968: 687b ldr r3, [r7, #4] + 800596a: 3304 adds r3, #4 + 800596c: 2102 movs r1, #2 + 800596e: 4618 mov r0, r3 + 8005970: f000 f8cc bl 8005b0c + 8005974: 4603 mov r3, r0 + 8005976: 75fb strb r3, [r7, #23] + + /* SDMMC clock source configuration done later after clock selection check */ + break; + 8005978: e002 b.n 8005980 + + default: + ret = HAL_ERROR; + 800597a: 2301 movs r3, #1 + 800597c: 75fb strb r3, [r7, #23] + break; + 800597e: bf00 nop + } + + if(ret == HAL_OK) + 8005980: 7dfb ldrb r3, [r7, #23] + 8005982: 2b00 cmp r3, #0 + 8005984: d109 bne.n 800599a + { + /* Set the source of SDMMC clock*/ + __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection); + 8005986: 4b2a ldr r3, [pc, #168] ; (8005a30 ) + 8005988: 6cdb ldr r3, [r3, #76] ; 0x4c + 800598a: f423 3280 bic.w r2, r3, #65536 ; 0x10000 + 800598e: 687b ldr r3, [r7, #4] + 8005990: 6cdb ldr r3, [r3, #76] ; 0x4c + 8005992: 4927 ldr r1, [pc, #156] ; (8005a30 ) + 8005994: 4313 orrs r3, r2 + 8005996: 64cb str r3, [r1, #76] ; 0x4c + 8005998: e001 b.n 800599e + } + else + { + /* set overall return value */ + status = ret; + 800599a: 7dfb ldrb r3, [r7, #23] + 800599c: 75bb strb r3, [r7, #22] + } + } + +#if defined(LTDC) + /*-------------------------------------- LTDC Configuration -----------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) + 800599e: 687b ldr r3, [r7, #4] + 80059a0: 681b ldr r3, [r3, #0] + 80059a2: f003 5300 and.w r3, r3, #536870912 ; 0x20000000 + 80059a6: 2b00 cmp r3, #0 + 80059a8: d00a beq.n 80059c0 + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK) + 80059aa: 687b ldr r3, [r7, #4] + 80059ac: 3324 adds r3, #36 ; 0x24 + 80059ae: 2102 movs r1, #2 + 80059b0: 4618 mov r0, r3 + 80059b2: f000 f95d bl 8005c70 + 80059b6: 4603 mov r3, r0 + 80059b8: 2b00 cmp r3, #0 + 80059ba: d001 beq.n 80059c0 + { + status=HAL_ERROR; + 80059bc: 2301 movs r3, #1 + 80059be: 75bb strb r3, [r7, #22] + } + } +#endif /* LTDC */ + + /*------------------------------ RNG Configuration -------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) + 80059c0: 687b ldr r3, [r7, #4] + 80059c2: 681b ldr r3, [r3, #0] + 80059c4: f403 3300 and.w r3, r3, #131072 ; 0x20000 + 80059c8: 2b00 cmp r3, #0 + 80059ca: d035 beq.n 8005a38 + { + + switch(PeriphClkInit->RngClockSelection) + 80059cc: 687b ldr r3, [r7, #4] + 80059ce: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 80059d2: f5b3 7f40 cmp.w r3, #768 ; 0x300 + 80059d6: d017 beq.n 8005a08 + 80059d8: f5b3 7f40 cmp.w r3, #768 ; 0x300 + 80059dc: d811 bhi.n 8005a02 + 80059de: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 80059e2: d013 beq.n 8005a0c + 80059e4: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 80059e8: d80b bhi.n 8005a02 + 80059ea: 2b00 cmp r3, #0 + 80059ec: d010 beq.n 8005a10 + 80059ee: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 80059f2: d106 bne.n 8005a02 + { + case RCC_RNGCLKSOURCE_PLL: /* PLL is used as clock source for RNG*/ + /* Enable RNG Clock output generated form System RNG . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + 80059f4: 4b0e ldr r3, [pc, #56] ; (8005a30 ) + 80059f6: 6adb ldr r3, [r3, #44] ; 0x2c + 80059f8: 4a0d ldr r2, [pc, #52] ; (8005a30 ) + 80059fa: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 80059fe: 62d3 str r3, [r2, #44] ; 0x2c + + /* RNG clock source configuration done later after clock selection check */ + break; + 8005a00: e007 b.n 8005a12 + /* HSI48 oscillator is used as source of RNG clock */ + /* RNG clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + 8005a02: 2301 movs r3, #1 + 8005a04: 75fb strb r3, [r7, #23] + break; + 8005a06: e004 b.n 8005a12 + break; + 8005a08: bf00 nop + 8005a0a: e002 b.n 8005a12 + break; + 8005a0c: bf00 nop + 8005a0e: e000 b.n 8005a12 + break; + 8005a10: bf00 nop + } + + if(ret == HAL_OK) + 8005a12: 7dfb ldrb r3, [r7, #23] + 8005a14: 2b00 cmp r3, #0 + 8005a16: d10d bne.n 8005a34 + { + /* Set the source of RNG clock*/ + __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection); + 8005a18: 4b05 ldr r3, [pc, #20] ; (8005a30 ) + 8005a1a: 6d5b ldr r3, [r3, #84] ; 0x54 + 8005a1c: f423 7240 bic.w r2, r3, #768 ; 0x300 + 8005a20: 687b ldr r3, [r7, #4] + 8005a22: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 8005a26: 4902 ldr r1, [pc, #8] ; (8005a30 ) + 8005a28: 4313 orrs r3, r2 + 8005a2a: 654b str r3, [r1, #84] ; 0x54 + 8005a2c: e004 b.n 8005a38 + 8005a2e: bf00 nop + 8005a30: 58024400 .word 0x58024400 + } + else + { + /* set overall return value */ + status = ret; + 8005a34: 7dfb ldrb r3, [r7, #23] + 8005a36: 75bb strb r3, [r7, #22] + } + + } + + /*------------------------------ SWPMI1 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) + 8005a38: 687b ldr r3, [r7, #4] + 8005a3a: 681b ldr r3, [r3, #0] + 8005a3c: f403 1380 and.w r3, r3, #1048576 ; 0x100000 + 8005a40: 2b00 cmp r3, #0 + 8005a42: d008 beq.n 8005a56 + { + /* Check the parameters */ + assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection)); + + /* Configure the SWPMI1 interface clock source */ + __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection); + 8005a44: 4b30 ldr r3, [pc, #192] ; (8005b08 ) + 8005a46: 6d1b ldr r3, [r3, #80] ; 0x50 + 8005a48: f023 4200 bic.w r2, r3, #2147483648 ; 0x80000000 + 8005a4c: 687b ldr r3, [r7, #4] + 8005a4e: 6f9b ldr r3, [r3, #120] ; 0x78 + 8005a50: 492d ldr r1, [pc, #180] ; (8005b08 ) + 8005a52: 4313 orrs r3, r2 + 8005a54: 650b str r3, [r1, #80] ; 0x50 + /* Configure the HRTIM1 clock source */ + __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection); + } +#endif /*HRTIM1*/ + /*------------------------------ DFSDM1 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) + 8005a56: 687b ldr r3, [r7, #4] + 8005a58: 681b ldr r3, [r3, #0] + 8005a5a: f403 1300 and.w r3, r3, #2097152 ; 0x200000 + 8005a5e: 2b00 cmp r3, #0 + 8005a60: d008 beq.n 8005a74 + { + /* Check the parameters */ + assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection)); + + /* Configure the DFSDM1 interface clock source */ + __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection); + 8005a62: 4b29 ldr r3, [pc, #164] ; (8005b08 ) + 8005a64: 6d1b ldr r3, [r3, #80] ; 0x50 + 8005a66: f023 7280 bic.w r2, r3, #16777216 ; 0x1000000 + 8005a6a: 687b ldr r3, [r7, #4] + 8005a6c: 6edb ldr r3, [r3, #108] ; 0x6c + 8005a6e: 4926 ldr r1, [pc, #152] ; (8005b08 ) + 8005a70: 4313 orrs r3, r2 + 8005a72: 650b str r3, [r1, #80] ; 0x50 + } + +#if defined(DFSDM2_BASE) + /*------------------------------ DFSDM2 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2) + 8005a74: 687b ldr r3, [r7, #4] + 8005a76: 681b ldr r3, [r3, #0] + 8005a78: f403 6300 and.w r3, r3, #2048 ; 0x800 + 8005a7c: 2b00 cmp r3, #0 + 8005a7e: d008 beq.n 8005a92 + { + /* Check the parameters */ + assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection)); + + /* Configure the DFSDM2 interface clock source */ + __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection); + 8005a80: 4b21 ldr r3, [pc, #132] ; (8005b08 ) + 8005a82: 6d9b ldr r3, [r3, #88] ; 0x58 + 8005a84: f023 6200 bic.w r2, r3, #134217728 ; 0x8000000 + 8005a88: 687b ldr r3, [r7, #4] + 8005a8a: 6f1b ldr r3, [r3, #112] ; 0x70 + 8005a8c: 491e ldr r1, [pc, #120] ; (8005b08 ) + 8005a8e: 4313 orrs r3, r2 + 8005a90: 658b str r3, [r1, #88] ; 0x58 + } +#endif /* DFSDM2 */ + + /*------------------------------------ TIM configuration --------------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM) + 8005a92: 687b ldr r3, [r7, #4] + 8005a94: 681b ldr r3, [r3, #0] + 8005a96: f003 4380 and.w r3, r3, #1073741824 ; 0x40000000 + 8005a9a: 2b00 cmp r3, #0 + 8005a9c: d00d beq.n 8005aba + { + /* Check the parameters */ + assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection)); + + /* Configure Timer Prescaler */ + __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection); + 8005a9e: 4b1a ldr r3, [pc, #104] ; (8005b08 ) + 8005aa0: 691b ldr r3, [r3, #16] + 8005aa2: 4a19 ldr r2, [pc, #100] ; (8005b08 ) + 8005aa4: f423 4300 bic.w r3, r3, #32768 ; 0x8000 + 8005aa8: 6113 str r3, [r2, #16] + 8005aaa: 4b17 ldr r3, [pc, #92] ; (8005b08 ) + 8005aac: 691a ldr r2, [r3, #16] + 8005aae: 687b ldr r3, [r7, #4] + 8005ab0: f8d3 30b4 ldr.w r3, [r3, #180] ; 0xb4 + 8005ab4: 4914 ldr r1, [pc, #80] ; (8005b08 ) + 8005ab6: 4313 orrs r3, r2 + 8005ab8: 610b str r3, [r1, #16] + } + + /*------------------------------------ CKPER configuration --------------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER) + 8005aba: 687b ldr r3, [r7, #4] + 8005abc: 681b ldr r3, [r3, #0] + 8005abe: 2b00 cmp r3, #0 + 8005ac0: da08 bge.n 8005ad4 + { + /* Check the parameters */ + assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection)); + + /* Configure the CKPER clock source */ + __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection); + 8005ac2: 4b11 ldr r3, [pc, #68] ; (8005b08 ) + 8005ac4: 6cdb ldr r3, [r3, #76] ; 0x4c + 8005ac6: f023 5240 bic.w r2, r3, #805306368 ; 0x30000000 + 8005aca: 687b ldr r3, [r7, #4] + 8005acc: 6d1b ldr r3, [r3, #80] ; 0x50 + 8005ace: 490e ldr r1, [pc, #56] ; (8005b08 ) + 8005ad0: 4313 orrs r3, r2 + 8005ad2: 64cb str r3, [r1, #76] ; 0x4c + } + + /*------------------------------ CEC Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) + 8005ad4: 687b ldr r3, [r7, #4] + 8005ad6: 681b ldr r3, [r3, #0] + 8005ad8: f403 0300 and.w r3, r3, #8388608 ; 0x800000 + 8005adc: 2b00 cmp r3, #0 + 8005ade: d009 beq.n 8005af4 + { + /* Check the parameters */ + assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection)); + + /* Configure the CEC interface clock source */ + __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection); + 8005ae0: 4b09 ldr r3, [pc, #36] ; (8005b08 ) + 8005ae2: 6d5b ldr r3, [r3, #84] ; 0x54 + 8005ae4: f423 0240 bic.w r2, r3, #12582912 ; 0xc00000 + 8005ae8: 687b ldr r3, [r7, #4] + 8005aea: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 8005aee: 4906 ldr r1, [pc, #24] ; (8005b08 ) + 8005af0: 4313 orrs r3, r2 + 8005af2: 654b str r3, [r1, #84] ; 0x54 + } + + if (status == HAL_OK) + 8005af4: 7dbb ldrb r3, [r7, #22] + 8005af6: 2b00 cmp r3, #0 + 8005af8: d101 bne.n 8005afe + { + return HAL_OK; + 8005afa: 2300 movs r3, #0 + 8005afc: e000 b.n 8005b00 + } + return HAL_ERROR; + 8005afe: 2301 movs r3, #1 +} + 8005b00: 4618 mov r0, r3 + 8005b02: 3718 adds r7, #24 + 8005b04: 46bd mov sp, r7 + 8005b06: bd80 pop {r7, pc} + 8005b08: 58024400 .word 0x58024400 + +08005b0c : + * @note PLL2 is temporary disabled to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider) +{ + 8005b0c: b580 push {r7, lr} + 8005b0e: b084 sub sp, #16 + 8005b10: af00 add r7, sp, #0 + 8005b12: 6078 str r0, [r7, #4] + 8005b14: 6039 str r1, [r7, #0] + + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + 8005b16: 2300 movs r3, #0 + 8005b18: 73fb strb r3, [r7, #15] + assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE)); + assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL)); + assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN)); + + /* Check that PLL2 OSC clock source is already set */ + if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE) + 8005b1a: 4b53 ldr r3, [pc, #332] ; (8005c68 ) + 8005b1c: 6a9b ldr r3, [r3, #40] ; 0x28 + 8005b1e: f003 0303 and.w r3, r3, #3 + 8005b22: 2b03 cmp r3, #3 + 8005b24: d101 bne.n 8005b2a + { + return HAL_ERROR; + 8005b26: 2301 movs r3, #1 + 8005b28: e099 b.n 8005c5e + + + else + { + /* Disable PLL2. */ + __HAL_RCC_PLL2_DISABLE(); + 8005b2a: 4b4f ldr r3, [pc, #316] ; (8005c68 ) + 8005b2c: 681b ldr r3, [r3, #0] + 8005b2e: 4a4e ldr r2, [pc, #312] ; (8005c68 ) + 8005b30: f023 6380 bic.w r3, r3, #67108864 ; 0x4000000 + 8005b34: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8005b36: f7fb ff11 bl 800195c + 8005b3a: 60b8 str r0, [r7, #8] + + /* Wait till PLL is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U) + 8005b3c: e008 b.n 8005b50 + { + if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE) + 8005b3e: f7fb ff0d bl 800195c + 8005b42: 4602 mov r2, r0 + 8005b44: 68bb ldr r3, [r7, #8] + 8005b46: 1ad3 subs r3, r2, r3 + 8005b48: 2b02 cmp r3, #2 + 8005b4a: d901 bls.n 8005b50 + { + return HAL_TIMEOUT; + 8005b4c: 2303 movs r3, #3 + 8005b4e: e086 b.n 8005c5e + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U) + 8005b50: 4b45 ldr r3, [pc, #276] ; (8005c68 ) + 8005b52: 681b ldr r3, [r3, #0] + 8005b54: f003 6300 and.w r3, r3, #134217728 ; 0x8000000 + 8005b58: 2b00 cmp r3, #0 + 8005b5a: d1f0 bne.n 8005b3e + } + } + + /* Configure PLL2 multiplication and division factors. */ + __HAL_RCC_PLL2_CONFIG(pll2->PLL2M, + 8005b5c: 4b42 ldr r3, [pc, #264] ; (8005c68 ) + 8005b5e: 6a9b ldr r3, [r3, #40] ; 0x28 + 8005b60: f423 327c bic.w r2, r3, #258048 ; 0x3f000 + 8005b64: 687b ldr r3, [r7, #4] + 8005b66: 681b ldr r3, [r3, #0] + 8005b68: 031b lsls r3, r3, #12 + 8005b6a: 493f ldr r1, [pc, #252] ; (8005c68 ) + 8005b6c: 4313 orrs r3, r2 + 8005b6e: 628b str r3, [r1, #40] ; 0x28 + 8005b70: 687b ldr r3, [r7, #4] + 8005b72: 685b ldr r3, [r3, #4] + 8005b74: 3b01 subs r3, #1 + 8005b76: f3c3 0208 ubfx r2, r3, #0, #9 + 8005b7a: 687b ldr r3, [r7, #4] + 8005b7c: 689b ldr r3, [r3, #8] + 8005b7e: 3b01 subs r3, #1 + 8005b80: 025b lsls r3, r3, #9 + 8005b82: b29b uxth r3, r3 + 8005b84: 431a orrs r2, r3 + 8005b86: 687b ldr r3, [r7, #4] + 8005b88: 68db ldr r3, [r3, #12] + 8005b8a: 3b01 subs r3, #1 + 8005b8c: 041b lsls r3, r3, #16 + 8005b8e: f403 03fe and.w r3, r3, #8323072 ; 0x7f0000 + 8005b92: 431a orrs r2, r3 + 8005b94: 687b ldr r3, [r7, #4] + 8005b96: 691b ldr r3, [r3, #16] + 8005b98: 3b01 subs r3, #1 + 8005b9a: 061b lsls r3, r3, #24 + 8005b9c: f003 43fe and.w r3, r3, #2130706432 ; 0x7f000000 + 8005ba0: 4931 ldr r1, [pc, #196] ; (8005c68 ) + 8005ba2: 4313 orrs r3, r2 + 8005ba4: 638b str r3, [r1, #56] ; 0x38 + pll2->PLL2P, + pll2->PLL2Q, + pll2->PLL2R); + + /* Select PLL2 input reference frequency range: VCI */ + __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ; + 8005ba6: 4b30 ldr r3, [pc, #192] ; (8005c68 ) + 8005ba8: 6adb ldr r3, [r3, #44] ; 0x2c + 8005baa: f023 02c0 bic.w r2, r3, #192 ; 0xc0 + 8005bae: 687b ldr r3, [r7, #4] + 8005bb0: 695b ldr r3, [r3, #20] + 8005bb2: 492d ldr r1, [pc, #180] ; (8005c68 ) + 8005bb4: 4313 orrs r3, r2 + 8005bb6: 62cb str r3, [r1, #44] ; 0x2c + + /* Select PLL2 output frequency range : VCO */ + __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ; + 8005bb8: 4b2b ldr r3, [pc, #172] ; (8005c68 ) + 8005bba: 6adb ldr r3, [r3, #44] ; 0x2c + 8005bbc: f023 0220 bic.w r2, r3, #32 + 8005bc0: 687b ldr r3, [r7, #4] + 8005bc2: 699b ldr r3, [r3, #24] + 8005bc4: 4928 ldr r1, [pc, #160] ; (8005c68 ) + 8005bc6: 4313 orrs r3, r2 + 8005bc8: 62cb str r3, [r1, #44] ; 0x2c + + /* Disable PLL2FRACN . */ + __HAL_RCC_PLL2FRACN_DISABLE(); + 8005bca: 4b27 ldr r3, [pc, #156] ; (8005c68 ) + 8005bcc: 6adb ldr r3, [r3, #44] ; 0x2c + 8005bce: 4a26 ldr r2, [pc, #152] ; (8005c68 ) + 8005bd0: f023 0310 bic.w r3, r3, #16 + 8005bd4: 62d3 str r3, [r2, #44] ; 0x2c + + /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */ + __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN); + 8005bd6: 4b24 ldr r3, [pc, #144] ; (8005c68 ) + 8005bd8: 6bda ldr r2, [r3, #60] ; 0x3c + 8005bda: 4b24 ldr r3, [pc, #144] ; (8005c6c ) + 8005bdc: 4013 ands r3, r2 + 8005bde: 687a ldr r2, [r7, #4] + 8005be0: 69d2 ldr r2, [r2, #28] + 8005be2: 00d2 lsls r2, r2, #3 + 8005be4: 4920 ldr r1, [pc, #128] ; (8005c68 ) + 8005be6: 4313 orrs r3, r2 + 8005be8: 63cb str r3, [r1, #60] ; 0x3c + + /* Enable PLL2FRACN . */ + __HAL_RCC_PLL2FRACN_ENABLE(); + 8005bea: 4b1f ldr r3, [pc, #124] ; (8005c68 ) + 8005bec: 6adb ldr r3, [r3, #44] ; 0x2c + 8005bee: 4a1e ldr r2, [pc, #120] ; (8005c68 ) + 8005bf0: f043 0310 orr.w r3, r3, #16 + 8005bf4: 62d3 str r3, [r2, #44] ; 0x2c + + /* Enable the PLL2 clock output */ + if(Divider == DIVIDER_P_UPDATE) + 8005bf6: 683b ldr r3, [r7, #0] + 8005bf8: 2b00 cmp r3, #0 + 8005bfa: d106 bne.n 8005c0a + { + __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP); + 8005bfc: 4b1a ldr r3, [pc, #104] ; (8005c68 ) + 8005bfe: 6adb ldr r3, [r3, #44] ; 0x2c + 8005c00: 4a19 ldr r2, [pc, #100] ; (8005c68 ) + 8005c02: f443 2300 orr.w r3, r3, #524288 ; 0x80000 + 8005c06: 62d3 str r3, [r2, #44] ; 0x2c + 8005c08: e00f b.n 8005c2a + } + else if(Divider == DIVIDER_Q_UPDATE) + 8005c0a: 683b ldr r3, [r7, #0] + 8005c0c: 2b01 cmp r3, #1 + 8005c0e: d106 bne.n 8005c1e + { + __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ); + 8005c10: 4b15 ldr r3, [pc, #84] ; (8005c68 ) + 8005c12: 6adb ldr r3, [r3, #44] ; 0x2c + 8005c14: 4a14 ldr r2, [pc, #80] ; (8005c68 ) + 8005c16: f443 1380 orr.w r3, r3, #1048576 ; 0x100000 + 8005c1a: 62d3 str r3, [r2, #44] ; 0x2c + 8005c1c: e005 b.n 8005c2a + } + else + { + __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR); + 8005c1e: 4b12 ldr r3, [pc, #72] ; (8005c68 ) + 8005c20: 6adb ldr r3, [r3, #44] ; 0x2c + 8005c22: 4a11 ldr r2, [pc, #68] ; (8005c68 ) + 8005c24: f443 1300 orr.w r3, r3, #2097152 ; 0x200000 + 8005c28: 62d3 str r3, [r2, #44] ; 0x2c + } + + /* Enable PLL2. */ + __HAL_RCC_PLL2_ENABLE(); + 8005c2a: 4b0f ldr r3, [pc, #60] ; (8005c68 ) + 8005c2c: 681b ldr r3, [r3, #0] + 8005c2e: 4a0e ldr r2, [pc, #56] ; (8005c68 ) + 8005c30: f043 6380 orr.w r3, r3, #67108864 ; 0x4000000 + 8005c34: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8005c36: f7fb fe91 bl 800195c + 8005c3a: 60b8 str r0, [r7, #8] + + /* Wait till PLL2 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U) + 8005c3c: e008 b.n 8005c50 + { + if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE) + 8005c3e: f7fb fe8d bl 800195c + 8005c42: 4602 mov r2, r0 + 8005c44: 68bb ldr r3, [r7, #8] + 8005c46: 1ad3 subs r3, r2, r3 + 8005c48: 2b02 cmp r3, #2 + 8005c4a: d901 bls.n 8005c50 + { + return HAL_TIMEOUT; + 8005c4c: 2303 movs r3, #3 + 8005c4e: e006 b.n 8005c5e + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U) + 8005c50: 4b05 ldr r3, [pc, #20] ; (8005c68 ) + 8005c52: 681b ldr r3, [r3, #0] + 8005c54: f003 6300 and.w r3, r3, #134217728 ; 0x8000000 + 8005c58: 2b00 cmp r3, #0 + 8005c5a: d0f0 beq.n 8005c3e + } + + } + + + return status; + 8005c5c: 7bfb ldrb r3, [r7, #15] +} + 8005c5e: 4618 mov r0, r3 + 8005c60: 3710 adds r7, #16 + 8005c62: 46bd mov sp, r7 + 8005c64: bd80 pop {r7, pc} + 8005c66: bf00 nop + 8005c68: 58024400 .word 0x58024400 + 8005c6c: ffff0007 .word 0xffff0007 + +08005c70 : + * @note PLL3 is temporary disabled to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider) +{ + 8005c70: b580 push {r7, lr} + 8005c72: b084 sub sp, #16 + 8005c74: af00 add r7, sp, #0 + 8005c76: 6078 str r0, [r7, #4] + 8005c78: 6039 str r1, [r7, #0] + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + 8005c7a: 2300 movs r3, #0 + 8005c7c: 73fb strb r3, [r7, #15] + assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE)); + assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL)); + assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN)); + + /* Check that PLL3 OSC clock source is already set */ + if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE) + 8005c7e: 4b53 ldr r3, [pc, #332] ; (8005dcc ) + 8005c80: 6a9b ldr r3, [r3, #40] ; 0x28 + 8005c82: f003 0303 and.w r3, r3, #3 + 8005c86: 2b03 cmp r3, #3 + 8005c88: d101 bne.n 8005c8e + { + return HAL_ERROR; + 8005c8a: 2301 movs r3, #1 + 8005c8c: e099 b.n 8005dc2 + + + else + { + /* Disable PLL3. */ + __HAL_RCC_PLL3_DISABLE(); + 8005c8e: 4b4f ldr r3, [pc, #316] ; (8005dcc ) + 8005c90: 681b ldr r3, [r3, #0] + 8005c92: 4a4e ldr r2, [pc, #312] ; (8005dcc ) + 8005c94: f023 5380 bic.w r3, r3, #268435456 ; 0x10000000 + 8005c98: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8005c9a: f7fb fe5f bl 800195c + 8005c9e: 60b8 str r0, [r7, #8] + /* Wait till PLL3 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U) + 8005ca0: e008 b.n 8005cb4 + { + if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE) + 8005ca2: f7fb fe5b bl 800195c + 8005ca6: 4602 mov r2, r0 + 8005ca8: 68bb ldr r3, [r7, #8] + 8005caa: 1ad3 subs r3, r2, r3 + 8005cac: 2b02 cmp r3, #2 + 8005cae: d901 bls.n 8005cb4 + { + return HAL_TIMEOUT; + 8005cb0: 2303 movs r3, #3 + 8005cb2: e086 b.n 8005dc2 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U) + 8005cb4: 4b45 ldr r3, [pc, #276] ; (8005dcc ) + 8005cb6: 681b ldr r3, [r3, #0] + 8005cb8: f003 5300 and.w r3, r3, #536870912 ; 0x20000000 + 8005cbc: 2b00 cmp r3, #0 + 8005cbe: d1f0 bne.n 8005ca2 + } + } + + /* Configure the PLL3 multiplication and division factors. */ + __HAL_RCC_PLL3_CONFIG(pll3->PLL3M, + 8005cc0: 4b42 ldr r3, [pc, #264] ; (8005dcc ) + 8005cc2: 6a9b ldr r3, [r3, #40] ; 0x28 + 8005cc4: f023 727c bic.w r2, r3, #66060288 ; 0x3f00000 + 8005cc8: 687b ldr r3, [r7, #4] + 8005cca: 681b ldr r3, [r3, #0] + 8005ccc: 051b lsls r3, r3, #20 + 8005cce: 493f ldr r1, [pc, #252] ; (8005dcc ) + 8005cd0: 4313 orrs r3, r2 + 8005cd2: 628b str r3, [r1, #40] ; 0x28 + 8005cd4: 687b ldr r3, [r7, #4] + 8005cd6: 685b ldr r3, [r3, #4] + 8005cd8: 3b01 subs r3, #1 + 8005cda: f3c3 0208 ubfx r2, r3, #0, #9 + 8005cde: 687b ldr r3, [r7, #4] + 8005ce0: 689b ldr r3, [r3, #8] + 8005ce2: 3b01 subs r3, #1 + 8005ce4: 025b lsls r3, r3, #9 + 8005ce6: b29b uxth r3, r3 + 8005ce8: 431a orrs r2, r3 + 8005cea: 687b ldr r3, [r7, #4] + 8005cec: 68db ldr r3, [r3, #12] + 8005cee: 3b01 subs r3, #1 + 8005cf0: 041b lsls r3, r3, #16 + 8005cf2: f403 03fe and.w r3, r3, #8323072 ; 0x7f0000 + 8005cf6: 431a orrs r2, r3 + 8005cf8: 687b ldr r3, [r7, #4] + 8005cfa: 691b ldr r3, [r3, #16] + 8005cfc: 3b01 subs r3, #1 + 8005cfe: 061b lsls r3, r3, #24 + 8005d00: f003 43fe and.w r3, r3, #2130706432 ; 0x7f000000 + 8005d04: 4931 ldr r1, [pc, #196] ; (8005dcc ) + 8005d06: 4313 orrs r3, r2 + 8005d08: 640b str r3, [r1, #64] ; 0x40 + pll3->PLL3P, + pll3->PLL3Q, + pll3->PLL3R); + + /* Select PLL3 input reference frequency range: VCI */ + __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ; + 8005d0a: 4b30 ldr r3, [pc, #192] ; (8005dcc ) + 8005d0c: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d0e: f423 6240 bic.w r2, r3, #3072 ; 0xc00 + 8005d12: 687b ldr r3, [r7, #4] + 8005d14: 695b ldr r3, [r3, #20] + 8005d16: 492d ldr r1, [pc, #180] ; (8005dcc ) + 8005d18: 4313 orrs r3, r2 + 8005d1a: 62cb str r3, [r1, #44] ; 0x2c + + /* Select PLL3 output frequency range : VCO */ + __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ; + 8005d1c: 4b2b ldr r3, [pc, #172] ; (8005dcc ) + 8005d1e: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d20: f423 7200 bic.w r2, r3, #512 ; 0x200 + 8005d24: 687b ldr r3, [r7, #4] + 8005d26: 699b ldr r3, [r3, #24] + 8005d28: 4928 ldr r1, [pc, #160] ; (8005dcc ) + 8005d2a: 4313 orrs r3, r2 + 8005d2c: 62cb str r3, [r1, #44] ; 0x2c + + /* Disable PLL3FRACN . */ + __HAL_RCC_PLL3FRACN_DISABLE(); + 8005d2e: 4b27 ldr r3, [pc, #156] ; (8005dcc ) + 8005d30: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d32: 4a26 ldr r2, [pc, #152] ; (8005dcc ) + 8005d34: f423 7380 bic.w r3, r3, #256 ; 0x100 + 8005d38: 62d3 str r3, [r2, #44] ; 0x2c + + /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */ + __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN); + 8005d3a: 4b24 ldr r3, [pc, #144] ; (8005dcc ) + 8005d3c: 6c5a ldr r2, [r3, #68] ; 0x44 + 8005d3e: 4b24 ldr r3, [pc, #144] ; (8005dd0 ) + 8005d40: 4013 ands r3, r2 + 8005d42: 687a ldr r2, [r7, #4] + 8005d44: 69d2 ldr r2, [r2, #28] + 8005d46: 00d2 lsls r2, r2, #3 + 8005d48: 4920 ldr r1, [pc, #128] ; (8005dcc ) + 8005d4a: 4313 orrs r3, r2 + 8005d4c: 644b str r3, [r1, #68] ; 0x44 + + /* Enable PLL3FRACN . */ + __HAL_RCC_PLL3FRACN_ENABLE(); + 8005d4e: 4b1f ldr r3, [pc, #124] ; (8005dcc ) + 8005d50: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d52: 4a1e ldr r2, [pc, #120] ; (8005dcc ) + 8005d54: f443 7380 orr.w r3, r3, #256 ; 0x100 + 8005d58: 62d3 str r3, [r2, #44] ; 0x2c + + /* Enable the PLL3 clock output */ + if(Divider == DIVIDER_P_UPDATE) + 8005d5a: 683b ldr r3, [r7, #0] + 8005d5c: 2b00 cmp r3, #0 + 8005d5e: d106 bne.n 8005d6e + { + __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP); + 8005d60: 4b1a ldr r3, [pc, #104] ; (8005dcc ) + 8005d62: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d64: 4a19 ldr r2, [pc, #100] ; (8005dcc ) + 8005d66: f443 0380 orr.w r3, r3, #4194304 ; 0x400000 + 8005d6a: 62d3 str r3, [r2, #44] ; 0x2c + 8005d6c: e00f b.n 8005d8e + } + else if(Divider == DIVIDER_Q_UPDATE) + 8005d6e: 683b ldr r3, [r7, #0] + 8005d70: 2b01 cmp r3, #1 + 8005d72: d106 bne.n 8005d82 + { + __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ); + 8005d74: 4b15 ldr r3, [pc, #84] ; (8005dcc ) + 8005d76: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d78: 4a14 ldr r2, [pc, #80] ; (8005dcc ) + 8005d7a: f443 0300 orr.w r3, r3, #8388608 ; 0x800000 + 8005d7e: 62d3 str r3, [r2, #44] ; 0x2c + 8005d80: e005 b.n 8005d8e + } + else + { + __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR); + 8005d82: 4b12 ldr r3, [pc, #72] ; (8005dcc ) + 8005d84: 6adb ldr r3, [r3, #44] ; 0x2c + 8005d86: 4a11 ldr r2, [pc, #68] ; (8005dcc ) + 8005d88: f043 7380 orr.w r3, r3, #16777216 ; 0x1000000 + 8005d8c: 62d3 str r3, [r2, #44] ; 0x2c + } + + /* Enable PLL3. */ + __HAL_RCC_PLL3_ENABLE(); + 8005d8e: 4b0f ldr r3, [pc, #60] ; (8005dcc ) + 8005d90: 681b ldr r3, [r3, #0] + 8005d92: 4a0e ldr r2, [pc, #56] ; (8005dcc ) + 8005d94: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000 + 8005d98: 6013 str r3, [r2, #0] + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + 8005d9a: f7fb fddf bl 800195c + 8005d9e: 60b8 str r0, [r7, #8] + + /* Wait till PLL3 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U) + 8005da0: e008 b.n 8005db4 + { + if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE) + 8005da2: f7fb fddb bl 800195c + 8005da6: 4602 mov r2, r0 + 8005da8: 68bb ldr r3, [r7, #8] + 8005daa: 1ad3 subs r3, r2, r3 + 8005dac: 2b02 cmp r3, #2 + 8005dae: d901 bls.n 8005db4 + { + return HAL_TIMEOUT; + 8005db0: 2303 movs r3, #3 + 8005db2: e006 b.n 8005dc2 + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U) + 8005db4: 4b05 ldr r3, [pc, #20] ; (8005dcc ) + 8005db6: 681b ldr r3, [r3, #0] + 8005db8: f003 5300 and.w r3, r3, #536870912 ; 0x20000000 + 8005dbc: 2b00 cmp r3, #0 + 8005dbe: d0f0 beq.n 8005da2 + } + + } + + + return status; + 8005dc0: 7bfb ldrb r3, [r7, #15] +} + 8005dc2: 4618 mov r0, r3 + 8005dc4: 3710 adds r7, #16 + 8005dc6: 46bd mov sp, r7 + 8005dc8: bd80 pop {r7, pc} + 8005dca: bf00 nop + 8005dcc: 58024400 .word 0x58024400 + 8005dd0: ffff0007 .word 0xffff0007 + +08005dd4 : + * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init() + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) +{ + 8005dd4: b580 push {r7, lr} + 8005dd6: b082 sub sp, #8 + 8005dd8: af00 add r7, sp, #0 + 8005dda: 6078 str r0, [r7, #4] + /* Check the TIM handle allocation */ + if (htim == NULL) + 8005ddc: 687b ldr r3, [r7, #4] + 8005dde: 2b00 cmp r3, #0 + 8005de0: d101 bne.n 8005de6 + { + return HAL_ERROR; + 8005de2: 2301 movs r3, #1 + 8005de4: e049 b.n 8005e7a + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + 8005de6: 687b ldr r3, [r7, #4] + 8005de8: f893 303d ldrb.w r3, [r3, #61] ; 0x3d + 8005dec: b2db uxtb r3, r3 + 8005dee: 2b00 cmp r3, #0 + 8005df0: d106 bne.n 8005e00 + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + 8005df2: 687b ldr r3, [r7, #4] + 8005df4: 2200 movs r2, #0 + 8005df6: f883 203c strb.w r2, [r3, #60] ; 0x3c + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Base_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspInit(htim); + 8005dfa: 6878 ldr r0, [r7, #4] + 8005dfc: f000 f841 bl 8005e82 +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + 8005e00: 687b ldr r3, [r7, #4] + 8005e02: 2202 movs r2, #2 + 8005e04: f883 203d strb.w r2, [r3, #61] ; 0x3d + + /* Set the Time Base configuration */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + 8005e08: 687b ldr r3, [r7, #4] + 8005e0a: 681a ldr r2, [r3, #0] + 8005e0c: 687b ldr r3, [r7, #4] + 8005e0e: 3304 adds r3, #4 + 8005e10: 4619 mov r1, r3 + 8005e12: 4610 mov r0, r2 + 8005e14: f000 fa00 bl 8006218 + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + 8005e18: 687b ldr r3, [r7, #4] + 8005e1a: 2201 movs r2, #1 + 8005e1c: f883 2048 strb.w r2, [r3, #72] ; 0x48 + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + 8005e20: 687b ldr r3, [r7, #4] + 8005e22: 2201 movs r2, #1 + 8005e24: f883 203e strb.w r2, [r3, #62] ; 0x3e + 8005e28: 687b ldr r3, [r7, #4] + 8005e2a: 2201 movs r2, #1 + 8005e2c: f883 203f strb.w r2, [r3, #63] ; 0x3f + 8005e30: 687b ldr r3, [r7, #4] + 8005e32: 2201 movs r2, #1 + 8005e34: f883 2040 strb.w r2, [r3, #64] ; 0x40 + 8005e38: 687b ldr r3, [r7, #4] + 8005e3a: 2201 movs r2, #1 + 8005e3c: f883 2041 strb.w r2, [r3, #65] ; 0x41 + 8005e40: 687b ldr r3, [r7, #4] + 8005e42: 2201 movs r2, #1 + 8005e44: f883 2042 strb.w r2, [r3, #66] ; 0x42 + 8005e48: 687b ldr r3, [r7, #4] + 8005e4a: 2201 movs r2, #1 + 8005e4c: f883 2043 strb.w r2, [r3, #67] ; 0x43 + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + 8005e50: 687b ldr r3, [r7, #4] + 8005e52: 2201 movs r2, #1 + 8005e54: f883 2044 strb.w r2, [r3, #68] ; 0x44 + 8005e58: 687b ldr r3, [r7, #4] + 8005e5a: 2201 movs r2, #1 + 8005e5c: f883 2045 strb.w r2, [r3, #69] ; 0x45 + 8005e60: 687b ldr r3, [r7, #4] + 8005e62: 2201 movs r2, #1 + 8005e64: f883 2046 strb.w r2, [r3, #70] ; 0x46 + 8005e68: 687b ldr r3, [r7, #4] + 8005e6a: 2201 movs r2, #1 + 8005e6c: f883 2047 strb.w r2, [r3, #71] ; 0x47 + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + 8005e70: 687b ldr r3, [r7, #4] + 8005e72: 2201 movs r2, #1 + 8005e74: f883 203d strb.w r2, [r3, #61] ; 0x3d + + return HAL_OK; + 8005e78: 2300 movs r3, #0 +} + 8005e7a: 4618 mov r0, r3 + 8005e7c: 3708 adds r7, #8 + 8005e7e: 46bd mov sp, r7 + 8005e80: bd80 pop {r7, pc} + +08005e82 : + * @brief Initializes the TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) +{ + 8005e82: b480 push {r7} + 8005e84: b083 sub sp, #12 + 8005e86: af00 add r7, sp, #0 + 8005e88: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspInit could be implemented in the user file + */ +} + 8005e8a: bf00 nop + 8005e8c: 370c adds r7, #12 + 8005e8e: 46bd mov sp, r7 + 8005e90: f85d 7b04 ldr.w r7, [sp], #4 + 8005e94: 4770 bx lr + ... + +08005e98 : + * @brief Starts the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) +{ + 8005e98: b480 push {r7} + 8005e9a: b085 sub sp, #20 + 8005e9c: af00 add r7, sp, #0 + 8005e9e: 6078 str r0, [r7, #4] + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Check the TIM state */ + if (htim->State != HAL_TIM_STATE_READY) + 8005ea0: 687b ldr r3, [r7, #4] + 8005ea2: f893 303d ldrb.w r3, [r3, #61] ; 0x3d + 8005ea6: b2db uxtb r3, r3 + 8005ea8: 2b01 cmp r3, #1 + 8005eaa: d001 beq.n 8005eb0 + { + return HAL_ERROR; + 8005eac: 2301 movs r3, #1 + 8005eae: e054 b.n 8005f5a + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + 8005eb0: 687b ldr r3, [r7, #4] + 8005eb2: 2202 movs r2, #2 + 8005eb4: f883 203d strb.w r2, [r3, #61] ; 0x3d + + /* Enable the TIM Update interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE); + 8005eb8: 687b ldr r3, [r7, #4] + 8005eba: 681b ldr r3, [r3, #0] + 8005ebc: 68da ldr r2, [r3, #12] + 8005ebe: 687b ldr r3, [r7, #4] + 8005ec0: 681b ldr r3, [r3, #0] + 8005ec2: f042 0201 orr.w r2, r2, #1 + 8005ec6: 60da str r2, [r3, #12] + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + 8005ec8: 687b ldr r3, [r7, #4] + 8005eca: 681b ldr r3, [r3, #0] + 8005ecc: 4a26 ldr r2, [pc, #152] ; (8005f68 ) + 8005ece: 4293 cmp r3, r2 + 8005ed0: d022 beq.n 8005f18 + 8005ed2: 687b ldr r3, [r7, #4] + 8005ed4: 681b ldr r3, [r3, #0] + 8005ed6: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 8005eda: d01d beq.n 8005f18 + 8005edc: 687b ldr r3, [r7, #4] + 8005ede: 681b ldr r3, [r3, #0] + 8005ee0: 4a22 ldr r2, [pc, #136] ; (8005f6c ) + 8005ee2: 4293 cmp r3, r2 + 8005ee4: d018 beq.n 8005f18 + 8005ee6: 687b ldr r3, [r7, #4] + 8005ee8: 681b ldr r3, [r3, #0] + 8005eea: 4a21 ldr r2, [pc, #132] ; (8005f70 ) + 8005eec: 4293 cmp r3, r2 + 8005eee: d013 beq.n 8005f18 + 8005ef0: 687b ldr r3, [r7, #4] + 8005ef2: 681b ldr r3, [r3, #0] + 8005ef4: 4a1f ldr r2, [pc, #124] ; (8005f74 ) + 8005ef6: 4293 cmp r3, r2 + 8005ef8: d00e beq.n 8005f18 + 8005efa: 687b ldr r3, [r7, #4] + 8005efc: 681b ldr r3, [r3, #0] + 8005efe: 4a1e ldr r2, [pc, #120] ; (8005f78 ) + 8005f00: 4293 cmp r3, r2 + 8005f02: d009 beq.n 8005f18 + 8005f04: 687b ldr r3, [r7, #4] + 8005f06: 681b ldr r3, [r3, #0] + 8005f08: 4a1c ldr r2, [pc, #112] ; (8005f7c ) + 8005f0a: 4293 cmp r3, r2 + 8005f0c: d004 beq.n 8005f18 + 8005f0e: 687b ldr r3, [r7, #4] + 8005f10: 681b ldr r3, [r3, #0] + 8005f12: 4a1b ldr r2, [pc, #108] ; (8005f80 ) + 8005f14: 4293 cmp r3, r2 + 8005f16: d115 bne.n 8005f44 + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + 8005f18: 687b ldr r3, [r7, #4] + 8005f1a: 681b ldr r3, [r3, #0] + 8005f1c: 689a ldr r2, [r3, #8] + 8005f1e: 4b19 ldr r3, [pc, #100] ; (8005f84 ) + 8005f20: 4013 ands r3, r2 + 8005f22: 60fb str r3, [r7, #12] + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + 8005f24: 68fb ldr r3, [r7, #12] + 8005f26: 2b06 cmp r3, #6 + 8005f28: d015 beq.n 8005f56 + 8005f2a: 68fb ldr r3, [r7, #12] + 8005f2c: f5b3 3f80 cmp.w r3, #65536 ; 0x10000 + 8005f30: d011 beq.n 8005f56 + { + __HAL_TIM_ENABLE(htim); + 8005f32: 687b ldr r3, [r7, #4] + 8005f34: 681b ldr r3, [r3, #0] + 8005f36: 681a ldr r2, [r3, #0] + 8005f38: 687b ldr r3, [r7, #4] + 8005f3a: 681b ldr r3, [r3, #0] + 8005f3c: f042 0201 orr.w r2, r2, #1 + 8005f40: 601a str r2, [r3, #0] + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + 8005f42: e008 b.n 8005f56 + } + } + else + { + __HAL_TIM_ENABLE(htim); + 8005f44: 687b ldr r3, [r7, #4] + 8005f46: 681b ldr r3, [r3, #0] + 8005f48: 681a ldr r2, [r3, #0] + 8005f4a: 687b ldr r3, [r7, #4] + 8005f4c: 681b ldr r3, [r3, #0] + 8005f4e: f042 0201 orr.w r2, r2, #1 + 8005f52: 601a str r2, [r3, #0] + 8005f54: e000 b.n 8005f58 + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + 8005f56: bf00 nop + } + + /* Return function status */ + return HAL_OK; + 8005f58: 2300 movs r3, #0 +} + 8005f5a: 4618 mov r0, r3 + 8005f5c: 3714 adds r7, #20 + 8005f5e: 46bd mov sp, r7 + 8005f60: f85d 7b04 ldr.w r7, [sp], #4 + 8005f64: 4770 bx lr + 8005f66: bf00 nop + 8005f68: 40010000 .word 0x40010000 + 8005f6c: 40000400 .word 0x40000400 + 8005f70: 40000800 .word 0x40000800 + 8005f74: 40000c00 .word 0x40000c00 + 8005f78: 40010400 .word 0x40010400 + 8005f7c: 40001800 .word 0x40001800 + 8005f80: 40014000 .word 0x40014000 + 8005f84: 00010007 .word 0x00010007 + +08005f88 : + * @brief This function handles TIM interrupts requests. + * @param htim TIM handle + * @retval None + */ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) +{ + 8005f88: b580 push {r7, lr} + 8005f8a: b082 sub sp, #8 + 8005f8c: af00 add r7, sp, #0 + 8005f8e: 6078 str r0, [r7, #4] + /* Capture compare 1 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET) + 8005f90: 687b ldr r3, [r7, #4] + 8005f92: 681b ldr r3, [r3, #0] + 8005f94: 691b ldr r3, [r3, #16] + 8005f96: f003 0302 and.w r3, r3, #2 + 8005f9a: 2b02 cmp r3, #2 + 8005f9c: d122 bne.n 8005fe4 + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET) + 8005f9e: 687b ldr r3, [r7, #4] + 8005fa0: 681b ldr r3, [r3, #0] + 8005fa2: 68db ldr r3, [r3, #12] + 8005fa4: f003 0302 and.w r3, r3, #2 + 8005fa8: 2b02 cmp r3, #2 + 8005faa: d11b bne.n 8005fe4 + { + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1); + 8005fac: 687b ldr r3, [r7, #4] + 8005fae: 681b ldr r3, [r3, #0] + 8005fb0: f06f 0202 mvn.w r2, #2 + 8005fb4: 611a str r2, [r3, #16] + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + 8005fb6: 687b ldr r3, [r7, #4] + 8005fb8: 2201 movs r2, #1 + 8005fba: 771a strb r2, [r3, #28] + + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) + 8005fbc: 687b ldr r3, [r7, #4] + 8005fbe: 681b ldr r3, [r3, #0] + 8005fc0: 699b ldr r3, [r3, #24] + 8005fc2: f003 0303 and.w r3, r3, #3 + 8005fc6: 2b00 cmp r3, #0 + 8005fc8: d003 beq.n 8005fd2 + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); + 8005fca: 6878 ldr r0, [r7, #4] + 8005fcc: f000 f905 bl 80061da + 8005fd0: e005 b.n 8005fde + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + 8005fd2: 6878 ldr r0, [r7, #4] + 8005fd4: f000 f8f7 bl 80061c6 + HAL_TIM_PWM_PulseFinishedCallback(htim); + 8005fd8: 6878 ldr r0, [r7, #4] + 8005fda: f000 f908 bl 80061ee +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + 8005fde: 687b ldr r3, [r7, #4] + 8005fe0: 2200 movs r2, #0 + 8005fe2: 771a strb r2, [r3, #28] + } + } + } + /* Capture compare 2 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET) + 8005fe4: 687b ldr r3, [r7, #4] + 8005fe6: 681b ldr r3, [r3, #0] + 8005fe8: 691b ldr r3, [r3, #16] + 8005fea: f003 0304 and.w r3, r3, #4 + 8005fee: 2b04 cmp r3, #4 + 8005ff0: d122 bne.n 8006038 + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET) + 8005ff2: 687b ldr r3, [r7, #4] + 8005ff4: 681b ldr r3, [r3, #0] + 8005ff6: 68db ldr r3, [r3, #12] + 8005ff8: f003 0304 and.w r3, r3, #4 + 8005ffc: 2b04 cmp r3, #4 + 8005ffe: d11b bne.n 8006038 + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2); + 8006000: 687b ldr r3, [r7, #4] + 8006002: 681b ldr r3, [r3, #0] + 8006004: f06f 0204 mvn.w r2, #4 + 8006008: 611a str r2, [r3, #16] + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + 800600a: 687b ldr r3, [r7, #4] + 800600c: 2202 movs r2, #2 + 800600e: 771a strb r2, [r3, #28] + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) + 8006010: 687b ldr r3, [r7, #4] + 8006012: 681b ldr r3, [r3, #0] + 8006014: 699b ldr r3, [r3, #24] + 8006016: f403 7340 and.w r3, r3, #768 ; 0x300 + 800601a: 2b00 cmp r3, #0 + 800601c: d003 beq.n 8006026 + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); + 800601e: 6878 ldr r0, [r7, #4] + 8006020: f000 f8db bl 80061da + 8006024: e005 b.n 8006032 + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + 8006026: 6878 ldr r0, [r7, #4] + 8006028: f000 f8cd bl 80061c6 + HAL_TIM_PWM_PulseFinishedCallback(htim); + 800602c: 6878 ldr r0, [r7, #4] + 800602e: f000 f8de bl 80061ee +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + 8006032: 687b ldr r3, [r7, #4] + 8006034: 2200 movs r2, #0 + 8006036: 771a strb r2, [r3, #28] + } + } + /* Capture compare 3 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET) + 8006038: 687b ldr r3, [r7, #4] + 800603a: 681b ldr r3, [r3, #0] + 800603c: 691b ldr r3, [r3, #16] + 800603e: f003 0308 and.w r3, r3, #8 + 8006042: 2b08 cmp r3, #8 + 8006044: d122 bne.n 800608c + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET) + 8006046: 687b ldr r3, [r7, #4] + 8006048: 681b ldr r3, [r3, #0] + 800604a: 68db ldr r3, [r3, #12] + 800604c: f003 0308 and.w r3, r3, #8 + 8006050: 2b08 cmp r3, #8 + 8006052: d11b bne.n 800608c + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3); + 8006054: 687b ldr r3, [r7, #4] + 8006056: 681b ldr r3, [r3, #0] + 8006058: f06f 0208 mvn.w r2, #8 + 800605c: 611a str r2, [r3, #16] + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + 800605e: 687b ldr r3, [r7, #4] + 8006060: 2204 movs r2, #4 + 8006062: 771a strb r2, [r3, #28] + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) + 8006064: 687b ldr r3, [r7, #4] + 8006066: 681b ldr r3, [r3, #0] + 8006068: 69db ldr r3, [r3, #28] + 800606a: f003 0303 and.w r3, r3, #3 + 800606e: 2b00 cmp r3, #0 + 8006070: d003 beq.n 800607a + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); + 8006072: 6878 ldr r0, [r7, #4] + 8006074: f000 f8b1 bl 80061da + 8006078: e005 b.n 8006086 + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + 800607a: 6878 ldr r0, [r7, #4] + 800607c: f000 f8a3 bl 80061c6 + HAL_TIM_PWM_PulseFinishedCallback(htim); + 8006080: 6878 ldr r0, [r7, #4] + 8006082: f000 f8b4 bl 80061ee +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + 8006086: 687b ldr r3, [r7, #4] + 8006088: 2200 movs r2, #0 + 800608a: 771a strb r2, [r3, #28] + } + } + /* Capture compare 4 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET) + 800608c: 687b ldr r3, [r7, #4] + 800608e: 681b ldr r3, [r3, #0] + 8006090: 691b ldr r3, [r3, #16] + 8006092: f003 0310 and.w r3, r3, #16 + 8006096: 2b10 cmp r3, #16 + 8006098: d122 bne.n 80060e0 + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET) + 800609a: 687b ldr r3, [r7, #4] + 800609c: 681b ldr r3, [r3, #0] + 800609e: 68db ldr r3, [r3, #12] + 80060a0: f003 0310 and.w r3, r3, #16 + 80060a4: 2b10 cmp r3, #16 + 80060a6: d11b bne.n 80060e0 + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4); + 80060a8: 687b ldr r3, [r7, #4] + 80060aa: 681b ldr r3, [r3, #0] + 80060ac: f06f 0210 mvn.w r2, #16 + 80060b0: 611a str r2, [r3, #16] + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + 80060b2: 687b ldr r3, [r7, #4] + 80060b4: 2208 movs r2, #8 + 80060b6: 771a strb r2, [r3, #28] + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) + 80060b8: 687b ldr r3, [r7, #4] + 80060ba: 681b ldr r3, [r3, #0] + 80060bc: 69db ldr r3, [r3, #28] + 80060be: f403 7340 and.w r3, r3, #768 ; 0x300 + 80060c2: 2b00 cmp r3, #0 + 80060c4: d003 beq.n 80060ce + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); + 80060c6: 6878 ldr r0, [r7, #4] + 80060c8: f000 f887 bl 80061da + 80060cc: e005 b.n 80060da + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + 80060ce: 6878 ldr r0, [r7, #4] + 80060d0: f000 f879 bl 80061c6 + HAL_TIM_PWM_PulseFinishedCallback(htim); + 80060d4: 6878 ldr r0, [r7, #4] + 80060d6: f000 f88a bl 80061ee +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + 80060da: 687b ldr r3, [r7, #4] + 80060dc: 2200 movs r2, #0 + 80060de: 771a strb r2, [r3, #28] + } + } + /* TIM Update event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET) + 80060e0: 687b ldr r3, [r7, #4] + 80060e2: 681b ldr r3, [r3, #0] + 80060e4: 691b ldr r3, [r3, #16] + 80060e6: f003 0301 and.w r3, r3, #1 + 80060ea: 2b01 cmp r3, #1 + 80060ec: d10e bne.n 800610c + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET) + 80060ee: 687b ldr r3, [r7, #4] + 80060f0: 681b ldr r3, [r3, #0] + 80060f2: 68db ldr r3, [r3, #12] + 80060f4: f003 0301 and.w r3, r3, #1 + 80060f8: 2b01 cmp r3, #1 + 80060fa: d107 bne.n 800610c + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE); + 80060fc: 687b ldr r3, [r7, #4] + 80060fe: 681b ldr r3, [r3, #0] + 8006100: f06f 0201 mvn.w r2, #1 + 8006104: 611a str r2, [r3, #16] +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); + 8006106: 6878 ldr r0, [r7, #4] + 8006108: f7fa fee8 bl 8000edc +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET) + 800610c: 687b ldr r3, [r7, #4] + 800610e: 681b ldr r3, [r3, #0] + 8006110: 691b ldr r3, [r3, #16] + 8006112: f003 0380 and.w r3, r3, #128 ; 0x80 + 8006116: 2b80 cmp r3, #128 ; 0x80 + 8006118: d10e bne.n 8006138 + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + 800611a: 687b ldr r3, [r7, #4] + 800611c: 681b ldr r3, [r3, #0] + 800611e: 68db ldr r3, [r3, #12] + 8006120: f003 0380 and.w r3, r3, #128 ; 0x80 + 8006124: 2b80 cmp r3, #128 ; 0x80 + 8006126: d107 bne.n 8006138 + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK); + 8006128: 687b ldr r3, [r7, #4] + 800612a: 681b ldr r3, [r3, #0] + 800612c: f06f 0280 mvn.w r2, #128 ; 0x80 + 8006130: 611a str r2, [r3, #16] +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->BreakCallback(htim); +#else + HAL_TIMEx_BreakCallback(htim); + 8006132: 6878 ldr r0, [r7, #4] + 8006134: f000 f914 bl 8006360 +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break2 input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET) + 8006138: 687b ldr r3, [r7, #4] + 800613a: 681b ldr r3, [r3, #0] + 800613c: 691b ldr r3, [r3, #16] + 800613e: f403 7380 and.w r3, r3, #256 ; 0x100 + 8006142: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 8006146: d10e bne.n 8006166 + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + 8006148: 687b ldr r3, [r7, #4] + 800614a: 681b ldr r3, [r3, #0] + 800614c: 68db ldr r3, [r3, #12] + 800614e: f003 0380 and.w r3, r3, #128 ; 0x80 + 8006152: 2b80 cmp r3, #128 ; 0x80 + 8006154: d107 bne.n 8006166 + { + __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2); + 8006156: 687b ldr r3, [r7, #4] + 8006158: 681b ldr r3, [r3, #0] + 800615a: f46f 7280 mvn.w r2, #256 ; 0x100 + 800615e: 611a str r2, [r3, #16] +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->Break2Callback(htim); +#else + HAL_TIMEx_Break2Callback(htim); + 8006160: 6878 ldr r0, [r7, #4] + 8006162: f000 f907 bl 8006374 +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Trigger detection event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET) + 8006166: 687b ldr r3, [r7, #4] + 8006168: 681b ldr r3, [r3, #0] + 800616a: 691b ldr r3, [r3, #16] + 800616c: f003 0340 and.w r3, r3, #64 ; 0x40 + 8006170: 2b40 cmp r3, #64 ; 0x40 + 8006172: d10e bne.n 8006192 + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET) + 8006174: 687b ldr r3, [r7, #4] + 8006176: 681b ldr r3, [r3, #0] + 8006178: 68db ldr r3, [r3, #12] + 800617a: f003 0340 and.w r3, r3, #64 ; 0x40 + 800617e: 2b40 cmp r3, #64 ; 0x40 + 8006180: d107 bne.n 8006192 + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER); + 8006182: 687b ldr r3, [r7, #4] + 8006184: 681b ldr r3, [r3, #0] + 8006186: f06f 0240 mvn.w r2, #64 ; 0x40 + 800618a: 611a str r2, [r3, #16] +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); + 800618c: 6878 ldr r0, [r7, #4] + 800618e: f000 f838 bl 8006202 +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM commutation event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET) + 8006192: 687b ldr r3, [r7, #4] + 8006194: 681b ldr r3, [r3, #0] + 8006196: 691b ldr r3, [r3, #16] + 8006198: f003 0320 and.w r3, r3, #32 + 800619c: 2b20 cmp r3, #32 + 800619e: d10e bne.n 80061be + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET) + 80061a0: 687b ldr r3, [r7, #4] + 80061a2: 681b ldr r3, [r3, #0] + 80061a4: 68db ldr r3, [r3, #12] + 80061a6: f003 0320 and.w r3, r3, #32 + 80061aa: 2b20 cmp r3, #32 + 80061ac: d107 bne.n 80061be + { + __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM); + 80061ae: 687b ldr r3, [r7, #4] + 80061b0: 681b ldr r3, [r3, #0] + 80061b2: f06f 0220 mvn.w r2, #32 + 80061b6: 611a str r2, [r3, #16] +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); + 80061b8: 6878 ldr r0, [r7, #4] + 80061ba: f000 f8c7 bl 800634c +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } +} + 80061be: bf00 nop + 80061c0: 3708 adds r7, #8 + 80061c2: 46bd mov sp, r7 + 80061c4: bd80 pop {r7, pc} + +080061c6 : + * @brief Output Compare callback in non-blocking mode + * @param htim TIM OC handle + * @retval None + */ +__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) +{ + 80061c6: b480 push {r7} + 80061c8: b083 sub sp, #12 + 80061ca: af00 add r7, sp, #0 + 80061cc: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file + */ +} + 80061ce: bf00 nop + 80061d0: 370c adds r7, #12 + 80061d2: 46bd mov sp, r7 + 80061d4: f85d 7b04 ldr.w r7, [sp], #4 + 80061d8: 4770 bx lr + +080061da : + * @brief Input Capture callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) +{ + 80061da: b480 push {r7} + 80061dc: b083 sub sp, #12 + 80061de: af00 add r7, sp, #0 + 80061e0: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureCallback could be implemented in the user file + */ +} + 80061e2: bf00 nop + 80061e4: 370c adds r7, #12 + 80061e6: 46bd mov sp, r7 + 80061e8: f85d 7b04 ldr.w r7, [sp], #4 + 80061ec: 4770 bx lr + +080061ee : + * @brief PWM Pulse finished callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) +{ + 80061ee: b480 push {r7} + 80061f0: b083 sub sp, #12 + 80061f2: af00 add r7, sp, #0 + 80061f4: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file + */ +} + 80061f6: bf00 nop + 80061f8: 370c adds r7, #12 + 80061fa: 46bd mov sp, r7 + 80061fc: f85d 7b04 ldr.w r7, [sp], #4 + 8006200: 4770 bx lr + +08006202 : + * @brief Hall Trigger detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim) +{ + 8006202: b480 push {r7} + 8006204: b083 sub sp, #12 + 8006206: af00 add r7, sp, #0 + 8006208: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerCallback could be implemented in the user file + */ +} + 800620a: bf00 nop + 800620c: 370c adds r7, #12 + 800620e: 46bd mov sp, r7 + 8006210: f85d 7b04 ldr.w r7, [sp], #4 + 8006214: 4770 bx lr + ... + +08006218 : + * @param TIMx TIM peripheral + * @param Structure TIM Base configuration structure + * @retval None + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) +{ + 8006218: b480 push {r7} + 800621a: b085 sub sp, #20 + 800621c: af00 add r7, sp, #0 + 800621e: 6078 str r0, [r7, #4] + 8006220: 6039 str r1, [r7, #0] + uint32_t tmpcr1; + tmpcr1 = TIMx->CR1; + 8006222: 687b ldr r3, [r7, #4] + 8006224: 681b ldr r3, [r3, #0] + 8006226: 60fb str r3, [r7, #12] + + /* Set TIM Time Base Unit parameters ---------------------------------------*/ + if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) + 8006228: 687b ldr r3, [r7, #4] + 800622a: 4a40 ldr r2, [pc, #256] ; (800632c ) + 800622c: 4293 cmp r3, r2 + 800622e: d013 beq.n 8006258 + 8006230: 687b ldr r3, [r7, #4] + 8006232: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 8006236: d00f beq.n 8006258 + 8006238: 687b ldr r3, [r7, #4] + 800623a: 4a3d ldr r2, [pc, #244] ; (8006330 ) + 800623c: 4293 cmp r3, r2 + 800623e: d00b beq.n 8006258 + 8006240: 687b ldr r3, [r7, #4] + 8006242: 4a3c ldr r2, [pc, #240] ; (8006334 ) + 8006244: 4293 cmp r3, r2 + 8006246: d007 beq.n 8006258 + 8006248: 687b ldr r3, [r7, #4] + 800624a: 4a3b ldr r2, [pc, #236] ; (8006338 ) + 800624c: 4293 cmp r3, r2 + 800624e: d003 beq.n 8006258 + 8006250: 687b ldr r3, [r7, #4] + 8006252: 4a3a ldr r2, [pc, #232] ; (800633c ) + 8006254: 4293 cmp r3, r2 + 8006256: d108 bne.n 800626a + { + /* Select the Counter Mode */ + tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS); + 8006258: 68fb ldr r3, [r7, #12] + 800625a: f023 0370 bic.w r3, r3, #112 ; 0x70 + 800625e: 60fb str r3, [r7, #12] + tmpcr1 |= Structure->CounterMode; + 8006260: 683b ldr r3, [r7, #0] + 8006262: 685b ldr r3, [r3, #4] + 8006264: 68fa ldr r2, [r7, #12] + 8006266: 4313 orrs r3, r2 + 8006268: 60fb str r3, [r7, #12] + } + + if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) + 800626a: 687b ldr r3, [r7, #4] + 800626c: 4a2f ldr r2, [pc, #188] ; (800632c ) + 800626e: 4293 cmp r3, r2 + 8006270: d01f beq.n 80062b2 + 8006272: 687b ldr r3, [r7, #4] + 8006274: f1b3 4f80 cmp.w r3, #1073741824 ; 0x40000000 + 8006278: d01b beq.n 80062b2 + 800627a: 687b ldr r3, [r7, #4] + 800627c: 4a2c ldr r2, [pc, #176] ; (8006330 ) + 800627e: 4293 cmp r3, r2 + 8006280: d017 beq.n 80062b2 + 8006282: 687b ldr r3, [r7, #4] + 8006284: 4a2b ldr r2, [pc, #172] ; (8006334 ) + 8006286: 4293 cmp r3, r2 + 8006288: d013 beq.n 80062b2 + 800628a: 687b ldr r3, [r7, #4] + 800628c: 4a2a ldr r2, [pc, #168] ; (8006338 ) + 800628e: 4293 cmp r3, r2 + 8006290: d00f beq.n 80062b2 + 8006292: 687b ldr r3, [r7, #4] + 8006294: 4a29 ldr r2, [pc, #164] ; (800633c ) + 8006296: 4293 cmp r3, r2 + 8006298: d00b beq.n 80062b2 + 800629a: 687b ldr r3, [r7, #4] + 800629c: 4a28 ldr r2, [pc, #160] ; (8006340 ) + 800629e: 4293 cmp r3, r2 + 80062a0: d007 beq.n 80062b2 + 80062a2: 687b ldr r3, [r7, #4] + 80062a4: 4a27 ldr r2, [pc, #156] ; (8006344 ) + 80062a6: 4293 cmp r3, r2 + 80062a8: d003 beq.n 80062b2 + 80062aa: 687b ldr r3, [r7, #4] + 80062ac: 4a26 ldr r2, [pc, #152] ; (8006348 ) + 80062ae: 4293 cmp r3, r2 + 80062b0: d108 bne.n 80062c4 + { + /* Set the clock division */ + tmpcr1 &= ~TIM_CR1_CKD; + 80062b2: 68fb ldr r3, [r7, #12] + 80062b4: f423 7340 bic.w r3, r3, #768 ; 0x300 + 80062b8: 60fb str r3, [r7, #12] + tmpcr1 |= (uint32_t)Structure->ClockDivision; + 80062ba: 683b ldr r3, [r7, #0] + 80062bc: 68db ldr r3, [r3, #12] + 80062be: 68fa ldr r2, [r7, #12] + 80062c0: 4313 orrs r3, r2 + 80062c2: 60fb str r3, [r7, #12] + } + + /* Set the auto-reload preload */ + MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload); + 80062c4: 68fb ldr r3, [r7, #12] + 80062c6: f023 0280 bic.w r2, r3, #128 ; 0x80 + 80062ca: 683b ldr r3, [r7, #0] + 80062cc: 695b ldr r3, [r3, #20] + 80062ce: 4313 orrs r3, r2 + 80062d0: 60fb str r3, [r7, #12] + + TIMx->CR1 = tmpcr1; + 80062d2: 687b ldr r3, [r7, #4] + 80062d4: 68fa ldr r2, [r7, #12] + 80062d6: 601a str r2, [r3, #0] + + /* Set the Autoreload value */ + TIMx->ARR = (uint32_t)Structure->Period ; + 80062d8: 683b ldr r3, [r7, #0] + 80062da: 689a ldr r2, [r3, #8] + 80062dc: 687b ldr r3, [r7, #4] + 80062de: 62da str r2, [r3, #44] ; 0x2c + + /* Set the Prescaler value */ + TIMx->PSC = Structure->Prescaler; + 80062e0: 683b ldr r3, [r7, #0] + 80062e2: 681a ldr r2, [r3, #0] + 80062e4: 687b ldr r3, [r7, #4] + 80062e6: 629a str r2, [r3, #40] ; 0x28 + + if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) + 80062e8: 687b ldr r3, [r7, #4] + 80062ea: 4a10 ldr r2, [pc, #64] ; (800632c ) + 80062ec: 4293 cmp r3, r2 + 80062ee: d00f beq.n 8006310 + 80062f0: 687b ldr r3, [r7, #4] + 80062f2: 4a12 ldr r2, [pc, #72] ; (800633c ) + 80062f4: 4293 cmp r3, r2 + 80062f6: d00b beq.n 8006310 + 80062f8: 687b ldr r3, [r7, #4] + 80062fa: 4a11 ldr r2, [pc, #68] ; (8006340 ) + 80062fc: 4293 cmp r3, r2 + 80062fe: d007 beq.n 8006310 + 8006300: 687b ldr r3, [r7, #4] + 8006302: 4a10 ldr r2, [pc, #64] ; (8006344 ) + 8006304: 4293 cmp r3, r2 + 8006306: d003 beq.n 8006310 + 8006308: 687b ldr r3, [r7, #4] + 800630a: 4a0f ldr r2, [pc, #60] ; (8006348 ) + 800630c: 4293 cmp r3, r2 + 800630e: d103 bne.n 8006318 + { + /* Set the Repetition Counter value */ + TIMx->RCR = Structure->RepetitionCounter; + 8006310: 683b ldr r3, [r7, #0] + 8006312: 691a ldr r2, [r3, #16] + 8006314: 687b ldr r3, [r7, #4] + 8006316: 631a str r2, [r3, #48] ; 0x30 + } + + /* Generate an update event to reload the Prescaler + and the repetition counter (only for advanced timer) value immediately */ + TIMx->EGR = TIM_EGR_UG; + 8006318: 687b ldr r3, [r7, #4] + 800631a: 2201 movs r2, #1 + 800631c: 615a str r2, [r3, #20] +} + 800631e: bf00 nop + 8006320: 3714 adds r7, #20 + 8006322: 46bd mov sp, r7 + 8006324: f85d 7b04 ldr.w r7, [sp], #4 + 8006328: 4770 bx lr + 800632a: bf00 nop + 800632c: 40010000 .word 0x40010000 + 8006330: 40000400 .word 0x40000400 + 8006334: 40000800 .word 0x40000800 + 8006338: 40000c00 .word 0x40000c00 + 800633c: 40010400 .word 0x40010400 + 8006340: 40014000 .word 0x40014000 + 8006344: 40014400 .word 0x40014400 + 8006348: 40014800 .word 0x40014800 + +0800634c : + * @brief Hall commutation changed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim) +{ + 800634c: b480 push {r7} + 800634e: b083 sub sp, #12 + 8006350: af00 add r7, sp, #0 + 8006352: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutCallback could be implemented in the user file + */ +} + 8006354: bf00 nop + 8006356: 370c adds r7, #12 + 8006358: 46bd mov sp, r7 + 800635a: f85d 7b04 ldr.w r7, [sp], #4 + 800635e: 4770 bx lr + +08006360 : + * @brief Hall Break detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim) +{ + 8006360: b480 push {r7} + 8006362: b083 sub sp, #12 + 8006364: af00 add r7, sp, #0 + 8006366: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_BreakCallback could be implemented in the user file + */ +} + 8006368: bf00 nop + 800636a: 370c adds r7, #12 + 800636c: 46bd mov sp, r7 + 800636e: f85d 7b04 ldr.w r7, [sp], #4 + 8006372: 4770 bx lr + +08006374 : + * @brief Hall Break2 detection callback in non blocking mode + * @param htim: TIM handle + * @retval None + */ +__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim) +{ + 8006374: b480 push {r7} + 8006376: b083 sub sp, #12 + 8006378: af00 add r7, sp, #0 + 800637a: 6078 str r0, [r7, #4] + UNUSED(htim); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_TIMEx_Break2Callback could be implemented in the user file + */ +} + 800637c: bf00 nop + 800637e: 370c adds r7, #12 + 8006380: 46bd mov sp, r7 + 8006382: f85d 7b04 ldr.w r7, [sp], #4 + 8006386: 4770 bx lr + +08006388 <_tx_byte_allocate>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size, ULONG wait_option) +{ + 8006388: b580 push {r7, lr} + 800638a: b096 sub sp, #88 ; 0x58 + 800638c: af00 add r7, sp, #0 + 800638e: 60f8 str r0, [r7, #12] + 8006390: 60b9 str r1, [r7, #8] + 8006392: 607a str r2, [r7, #4] + 8006394: 603b str r3, [r7, #0] +#endif + + + /* Round the memory size up to the next size that is evenly divisible by + an ALIGN_TYPE (this is typically a 32-bit ULONG). This guarantees proper alignment. */ + memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE)); + 8006396: 687b ldr r3, [r7, #4] + 8006398: 3303 adds r3, #3 + 800639a: f023 0303 bic.w r3, r3, #3 + 800639e: 607b str r3, [r7, #4] +{ +unsigned int posture; +#ifdef TX_PORT_USE_BASEPRI + __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); +#else + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80063a0: f3ef 8310 mrs r3, PRIMASK + 80063a4: 637b str r3, [r7, #52] ; 0x34 +#endif + return(posture); + 80063a6: 6b7b ldr r3, [r7, #52] ; 0x34 + +__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void) +{ +unsigned int int_posture; + + int_posture = __get_interrupt_posture(); + 80063a8: 633b str r3, [r7, #48] ; 0x30 + +#ifdef TX_PORT_USE_BASEPRI + __set_basepri_value(TX_PORT_BASEPRI); +#else + __asm__ volatile ("CPSID i" : : : "memory"); + 80063aa: b672 cpsid i +#endif + return(int_posture); + 80063ac: 6b3b ldr r3, [r7, #48] ; 0x30 + + /* Disable interrupts. */ + TX_DISABLE + 80063ae: 657b str r3, [r7, #84] ; 0x54 + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 80063b0: 4b55 ldr r3, [pc, #340] ; (8006508 <_tx_byte_allocate+0x180>) + 80063b2: 681b ldr r3, [r3, #0] + 80063b4: 64bb str r3, [r7, #72] ; 0x48 + lower_tbu = *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)); + upper_tbu = *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET)); +#endif + + /* Set the search finished flag to false. */ + finished = TX_FALSE; + 80063b6: 2300 movs r3, #0 + 80063b8: 64fb str r3, [r7, #76] ; 0x4c + /* Loop to handle cases where the owner of the pool changed. */ + do + { + + /* Indicate that this thread is the current owner. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + 80063ba: 68fb ldr r3, [r7, #12] + 80063bc: 6cba ldr r2, [r7, #72] ; 0x48 + 80063be: 621a str r2, [r3, #32] + 80063c0: 6d7b ldr r3, [r7, #84] ; 0x54 + 80063c2: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80063c4: 6a7b ldr r3, [r7, #36] ; 0x24 + 80063c6: f383 8810 msr PRIMASK, r3 +} + 80063ca: bf00 nop + /* Restore interrupts. */ + TX_RESTORE + + /* At this point, the executing thread owns the pool and can perform a search + for free memory. */ + work_ptr = _tx_byte_pool_search(pool_ptr, memory_size); + 80063cc: 6879 ldr r1, [r7, #4] + 80063ce: 68f8 ldr r0, [r7, #12] + 80063d0: f000 f9b2 bl 8006738 <_tx_byte_pool_search> + 80063d4: 6478 str r0, [r7, #68] ; 0x44 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80063d6: f3ef 8310 mrs r3, PRIMASK + 80063da: 62fb str r3, [r7, #44] ; 0x2c + return(posture); + 80063dc: 6afb ldr r3, [r7, #44] ; 0x2c + int_posture = __get_interrupt_posture(); + 80063de: 62bb str r3, [r7, #40] ; 0x28 + __asm__ volatile ("CPSID i" : : : "memory"); + 80063e0: b672 cpsid i + return(int_posture); + 80063e2: 6abb ldr r3, [r7, #40] ; 0x28 + + /* Optional processing extension. */ + TX_BYTE_ALLOCATE_EXTENSION + + /* Lockout interrupts. */ + TX_DISABLE + 80063e4: 657b str r3, [r7, #84] ; 0x54 + + /* Determine if we are finished. */ + if (work_ptr != TX_NULL) + 80063e6: 6c7b ldr r3, [r7, #68] ; 0x44 + 80063e8: 2b00 cmp r3, #0 + 80063ea: d002 beq.n 80063f2 <_tx_byte_allocate+0x6a> + { + + /* Yes, we have found a block the search is finished. */ + finished = TX_TRUE; + 80063ec: 2301 movs r3, #1 + 80063ee: 64fb str r3, [r7, #76] ; 0x4c + 80063f0: e006 b.n 8006400 <_tx_byte_allocate+0x78> + } + else + { + + /* No block was found, does this thread still own the pool? */ + if (pool_ptr -> tx_byte_pool_owner == thread_ptr) + 80063f2: 68fb ldr r3, [r7, #12] + 80063f4: 6a1b ldr r3, [r3, #32] + 80063f6: 6cba ldr r2, [r7, #72] ; 0x48 + 80063f8: 429a cmp r2, r3 + 80063fa: d101 bne.n 8006400 <_tx_byte_allocate+0x78> + { + + /* Yes, then we have looked through the entire pool and haven't found the memory. */ + finished = TX_TRUE; + 80063fc: 2301 movs r3, #1 + 80063fe: 64fb str r3, [r7, #76] ; 0x4c + } + } + + } while (finished == TX_FALSE); + 8006400: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006402: 2b00 cmp r3, #0 + 8006404: d0d9 beq.n 80063ba <_tx_byte_allocate+0x32> + + /* Copy the pointer into the return destination. */ + *memory_ptr = (VOID *) work_ptr; + 8006406: 68bb ldr r3, [r7, #8] + 8006408: 6c7a ldr r2, [r7, #68] ; 0x44 + 800640a: 601a str r2, [r3, #0] + + /* Determine if memory was found. */ + if (work_ptr != TX_NULL) + 800640c: 6c7b ldr r3, [r7, #68] ; 0x44 + 800640e: 2b00 cmp r3, #0 + 8006410: d008 beq.n 8006424 <_tx_byte_allocate+0x9c> + 8006412: 6d7b ldr r3, [r7, #84] ; 0x54 + 8006414: 623b str r3, [r7, #32] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006416: 6a3b ldr r3, [r7, #32] + 8006418: f383 8810 msr PRIMASK, r3 +} + 800641c: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Set the status to success. */ + status = TX_SUCCESS; + 800641e: 2300 movs r3, #0 + 8006420: 653b str r3, [r7, #80] ; 0x50 + 8006422: e06c b.n 80064fe <_tx_byte_allocate+0x176> + { + + /* No memory of sufficient size was found... */ + + /* Determine if the request specifies suspension. */ + if (wait_option != TX_NO_WAIT) + 8006424: 683b ldr r3, [r7, #0] + 8006426: 2b00 cmp r3, #0 + 8006428: d061 beq.n 80064ee <_tx_byte_allocate+0x166> + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + 800642a: 4b38 ldr r3, [pc, #224] ; (800650c <_tx_byte_allocate+0x184>) + 800642c: 681b ldr r3, [r3, #0] + 800642e: 2b00 cmp r3, #0 + 8006430: d007 beq.n 8006442 <_tx_byte_allocate+0xba> + { + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_NO_MEMORY; + 8006432: 2310 movs r3, #16 + 8006434: 653b str r3, [r7, #80] ; 0x50 + 8006436: 6d7b ldr r3, [r7, #84] ; 0x54 + 8006438: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800643a: 69fb ldr r3, [r7, #28] + 800643c: f383 8810 msr PRIMASK, r3 +} + 8006440: e05d b.n 80064fe <_tx_byte_allocate+0x176> + /* Increment the number of suspensions on this pool. */ + pool_ptr -> tx_byte_pool_performance_suspension_count++; +#endif + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_byte_pool_cleanup); + 8006442: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006444: 4a32 ldr r2, [pc, #200] ; (8006510 <_tx_byte_allocate+0x188>) + 8006446: 669a str r2, [r3, #104] ; 0x68 + + /* Setup cleanup information, i.e. this pool control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) pool_ptr; + 8006448: 6cbb ldr r3, [r7, #72] ; 0x48 + 800644a: 68fa ldr r2, [r7, #12] + 800644c: 66da str r2, [r3, #108] ; 0x6c + + /* Save the return memory pointer address as well. */ + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) memory_ptr; + 800644e: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006450: 68ba ldr r2, [r7, #8] + 8006452: 67da str r2, [r3, #124] ; 0x7c + + /* Save the byte size requested. */ + thread_ptr -> tx_thread_suspend_info = memory_size; + 8006454: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006456: 687a ldr r2, [r7, #4] + 8006458: 679a str r2, [r3, #120] ; 0x78 + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; + 800645a: 6cbb ldr r3, [r7, #72] ; 0x48 + 800645c: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 8006460: 1c5a adds r2, r3, #1 + 8006462: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006464: f8c3 20ac str.w r2, [r3, #172] ; 0xac +#endif + + /* Pickup the number of suspended threads. */ + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + 8006468: 68fb ldr r3, [r7, #12] + 800646a: 6a9b ldr r3, [r3, #40] ; 0x28 + 800646c: 643b str r3, [r7, #64] ; 0x40 + + /* Increment the suspension count. */ + (pool_ptr -> tx_byte_pool_suspended_count)++; + 800646e: 68fb ldr r3, [r7, #12] + 8006470: 6a9b ldr r3, [r3, #40] ; 0x28 + 8006472: 1c5a adds r2, r3, #1 + 8006474: 68fb ldr r3, [r7, #12] + 8006476: 629a str r2, [r3, #40] ; 0x28 + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8006478: 6c3b ldr r3, [r7, #64] ; 0x40 + 800647a: 2b00 cmp r3, #0 + 800647c: d109 bne.n 8006492 <_tx_byte_allocate+0x10a> + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + pool_ptr -> tx_byte_pool_suspension_list = thread_ptr; + 800647e: 68fb ldr r3, [r7, #12] + 8006480: 6cba ldr r2, [r7, #72] ; 0x48 + 8006482: 625a str r2, [r3, #36] ; 0x24 + thread_ptr -> tx_thread_suspended_next = thread_ptr; + 8006484: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006486: 6cba ldr r2, [r7, #72] ; 0x48 + 8006488: 671a str r2, [r3, #112] ; 0x70 + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + 800648a: 6cbb ldr r3, [r7, #72] ; 0x48 + 800648c: 6cba ldr r2, [r7, #72] ; 0x48 + 800648e: 675a str r2, [r3, #116] ; 0x74 + 8006490: e011 b.n 80064b6 <_tx_byte_allocate+0x12e> + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = pool_ptr -> tx_byte_pool_suspension_list; + 8006492: 68fb ldr r3, [r7, #12] + 8006494: 6a5b ldr r3, [r3, #36] ; 0x24 + 8006496: 63fb str r3, [r7, #60] ; 0x3c + thread_ptr -> tx_thread_suspended_next = next_thread; + 8006498: 6cbb ldr r3, [r7, #72] ; 0x48 + 800649a: 6bfa ldr r2, [r7, #60] ; 0x3c + 800649c: 671a str r2, [r3, #112] ; 0x70 + previous_thread = next_thread -> tx_thread_suspended_previous; + 800649e: 6bfb ldr r3, [r7, #60] ; 0x3c + 80064a0: 6f5b ldr r3, [r3, #116] ; 0x74 + 80064a2: 63bb str r3, [r7, #56] ; 0x38 + thread_ptr -> tx_thread_suspended_previous = previous_thread; + 80064a4: 6cbb ldr r3, [r7, #72] ; 0x48 + 80064a6: 6bba ldr r2, [r7, #56] ; 0x38 + 80064a8: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = thread_ptr; + 80064aa: 6bbb ldr r3, [r7, #56] ; 0x38 + 80064ac: 6cba ldr r2, [r7, #72] ; 0x48 + 80064ae: 671a str r2, [r3, #112] ; 0x70 + next_thread -> tx_thread_suspended_previous = thread_ptr; + 80064b0: 6bfb ldr r3, [r7, #60] ; 0x3c + 80064b2: 6cba ldr r2, [r7, #72] ; 0x48 + 80064b4: 675a str r2, [r3, #116] ; 0x74 + } + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_BYTE_MEMORY; + 80064b6: 6cbb ldr r3, [r7, #72] ; 0x48 + 80064b8: 2209 movs r2, #9 + 80064ba: 631a str r2, [r3, #48] ; 0x30 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + 80064bc: 6cbb ldr r3, [r7, #72] ; 0x48 + 80064be: 2201 movs r2, #1 + 80064c0: 639a str r2, [r3, #56] ; 0x38 + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + 80064c2: 6cbb ldr r3, [r7, #72] ; 0x48 + 80064c4: 683a ldr r2, [r7, #0] + 80064c6: 64da str r2, [r3, #76] ; 0x4c + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 80064c8: 4b10 ldr r3, [pc, #64] ; (800650c <_tx_byte_allocate+0x184>) + 80064ca: 681b ldr r3, [r3, #0] + 80064cc: 3301 adds r3, #1 + 80064ce: 4a0f ldr r2, [pc, #60] ; (800650c <_tx_byte_allocate+0x184>) + 80064d0: 6013 str r3, [r2, #0] + 80064d2: 6d7b ldr r3, [r7, #84] ; 0x54 + 80064d4: 61bb str r3, [r7, #24] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80064d6: 69bb ldr r3, [r7, #24] + 80064d8: f383 8810 msr PRIMASK, r3 +} + 80064dc: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + 80064de: 6cb8 ldr r0, [r7, #72] ; 0x48 + 80064e0: f001 fb02 bl 8007ae8 <_tx_thread_system_suspend> + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) = (ULONG) *memory_ptr; + } +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + 80064e4: 6cbb ldr r3, [r7, #72] ; 0x48 + 80064e6: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 80064ea: 653b str r3, [r7, #80] ; 0x50 + 80064ec: e007 b.n 80064fe <_tx_byte_allocate+0x176> + 80064ee: 6d7b ldr r3, [r7, #84] ; 0x54 + 80064f0: 617b str r3, [r7, #20] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80064f2: 697b ldr r3, [r7, #20] + 80064f4: f383 8810 msr PRIMASK, r3 +} + 80064f8: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_NO_MEMORY; + 80064fa: 2310 movs r3, #16 + 80064fc: 653b str r3, [r7, #80] ; 0x50 + } + } + + /* Return completion status. */ + return(status); + 80064fe: 6d3b ldr r3, [r7, #80] ; 0x50 +} + 8006500: 4618 mov r0, r3 + 8006502: 3758 adds r7, #88 ; 0x58 + 8006504: 46bd mov sp, r7 + 8006506: bd80 pop {r7, pc} + 8006508: 240c0798 .word 0x240c0798 + 800650c: 240c0830 .word 0x240c0830 + 8006510: 08006515 .word 0x08006515 + +08006514 <_tx_byte_pool_cleanup>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + 8006514: b580 push {r7, lr} + 8006516: b08e sub sp, #56 ; 0x38 + 8006518: af00 add r7, sp, #0 + 800651a: 6078 str r0, [r7, #4] + 800651c: 6039 str r1, [r7, #0] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 800651e: f3ef 8310 mrs r3, PRIMASK + 8006522: 623b str r3, [r7, #32] + return(posture); + 8006524: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 8006526: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 8006528: b672 cpsid i + return(int_posture); + 800652a: 69fb ldr r3, [r7, #28] + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the byte pool. */ + TX_DISABLE + 800652c: 637b str r3, [r7, #52] ; 0x34 + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup)) + 800652e: 687b ldr r3, [r7, #4] + 8006530: 6e9b ldr r3, [r3, #104] ; 0x68 + 8006532: 4a33 ldr r2, [pc, #204] ; (8006600 <_tx_byte_pool_cleanup+0xec>) + 8006534: 4293 cmp r3, r2 + 8006536: d158 bne.n 80065ea <_tx_byte_pool_cleanup+0xd6> + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + 8006538: 687b ldr r3, [r7, #4] + 800653a: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 800653e: 683a ldr r2, [r7, #0] + 8006540: 429a cmp r2, r3 + 8006542: d152 bne.n 80065ea <_tx_byte_pool_cleanup+0xd6> + { + + /* Setup pointer to byte pool control block. */ + pool_ptr = TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + 8006544: 687b ldr r3, [r7, #4] + 8006546: 6edb ldr r3, [r3, #108] ; 0x6c + 8006548: 633b str r3, [r7, #48] ; 0x30 + + /* Check for a NULL byte pool pointer. */ + if (pool_ptr != TX_NULL) + 800654a: 6b3b ldr r3, [r7, #48] ; 0x30 + 800654c: 2b00 cmp r3, #0 + 800654e: d04c beq.n 80065ea <_tx_byte_pool_cleanup+0xd6> + { + + /* Check for valid pool ID. */ + if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID) + 8006550: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006552: 681b ldr r3, [r3, #0] + 8006554: 4a2b ldr r2, [pc, #172] ; (8006604 <_tx_byte_pool_cleanup+0xf0>) + 8006556: 4293 cmp r3, r2 + 8006558: d147 bne.n 80065ea <_tx_byte_pool_cleanup+0xd6> + { + + /* Determine if there are any thread suspensions. */ + if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS) + 800655a: 6b3b ldr r3, [r7, #48] ; 0x30 + 800655c: 6a9b ldr r3, [r3, #40] ; 0x28 + 800655e: 2b00 cmp r3, #0 + 8006560: d043 beq.n 80065ea <_tx_byte_pool_cleanup+0xd6> + /* Setup pointer to byte pool control block. */ + pool_ptr = TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Thread suspended for memory... Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 8006562: 687b ldr r3, [r7, #4] + 8006564: 2200 movs r2, #0 + 8006566: 669a str r2, [r3, #104] ; 0x68 + + /* Decrement the suspension count. */ + pool_ptr -> tx_byte_pool_suspended_count--; + 8006568: 6b3b ldr r3, [r7, #48] ; 0x30 + 800656a: 6a9b ldr r3, [r3, #40] ; 0x28 + 800656c: 1e5a subs r2, r3, #1 + 800656e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006570: 629a str r2, [r3, #40] ; 0x28 + + /* Pickup the suspended count. */ + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + 8006572: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006574: 6a9b ldr r3, [r3, #40] ; 0x28 + 8006576: 62fb str r3, [r7, #44] ; 0x2c + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8006578: 6afb ldr r3, [r7, #44] ; 0x2c + 800657a: 2b00 cmp r3, #0 + 800657c: d103 bne.n 8006586 <_tx_byte_pool_cleanup+0x72> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + pool_ptr -> tx_byte_pool_suspension_list = TX_NULL; + 800657e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006580: 2200 movs r2, #0 + 8006582: 625a str r2, [r3, #36] ; 0x24 + 8006584: e013 b.n 80065ae <_tx_byte_pool_cleanup+0x9a> + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 8006586: 687b ldr r3, [r7, #4] + 8006588: 6f1b ldr r3, [r3, #112] ; 0x70 + 800658a: 62bb str r3, [r7, #40] ; 0x28 + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 800658c: 687b ldr r3, [r7, #4] + 800658e: 6f5b ldr r3, [r3, #116] ; 0x74 + 8006590: 627b str r3, [r7, #36] ; 0x24 + next_thread -> tx_thread_suspended_previous = previous_thread; + 8006592: 6abb ldr r3, [r7, #40] ; 0x28 + 8006594: 6a7a ldr r2, [r7, #36] ; 0x24 + 8006596: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 8006598: 6a7b ldr r3, [r7, #36] ; 0x24 + 800659a: 6aba ldr r2, [r7, #40] ; 0x28 + 800659c: 671a str r2, [r3, #112] ; 0x70 + + /* Determine if we need to update the head pointer. */ + if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr) + 800659e: 6b3b ldr r3, [r7, #48] ; 0x30 + 80065a0: 6a5b ldr r3, [r3, #36] ; 0x24 + 80065a2: 687a ldr r2, [r7, #4] + 80065a4: 429a cmp r2, r3 + 80065a6: d102 bne.n 80065ae <_tx_byte_pool_cleanup+0x9a> + { + + /* Update the list head pointer. */ + pool_ptr -> tx_byte_pool_suspension_list = next_thread; + 80065a8: 6b3b ldr r3, [r7, #48] ; 0x30 + 80065aa: 6aba ldr r2, [r7, #40] ; 0x28 + 80065ac: 625a str r2, [r3, #36] ; 0x24 + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY) + 80065ae: 687b ldr r3, [r7, #4] + 80065b0: 6b1b ldr r3, [r3, #48] ; 0x30 + 80065b2: 2b09 cmp r3, #9 + 80065b4: d119 bne.n 80065ea <_tx_byte_pool_cleanup+0xd6> + /* Increment the number of timeouts on this byte pool. */ + pool_ptr -> tx_byte_pool_performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NO_MEMORY; + 80065b6: 687b ldr r3, [r7, #4] + 80065b8: 2210 movs r2, #16 + 80065ba: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 80065be: 4b12 ldr r3, [pc, #72] ; (8006608 <_tx_byte_pool_cleanup+0xf4>) + 80065c0: 681b ldr r3, [r3, #0] + 80065c2: 3301 adds r3, #1 + 80065c4: 4a10 ldr r2, [pc, #64] ; (8006608 <_tx_byte_pool_cleanup+0xf4>) + 80065c6: 6013 str r3, [r2, #0] + 80065c8: 6b7b ldr r3, [r7, #52] ; 0x34 + 80065ca: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80065cc: 693b ldr r3, [r7, #16] + 80065ce: f383 8810 msr PRIMASK, r3 +} + 80065d2: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + 80065d4: 6878 ldr r0, [r7, #4] + 80065d6: f001 f987 bl 80078e8 <_tx_thread_system_resume> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80065da: f3ef 8310 mrs r3, PRIMASK + 80065de: 61bb str r3, [r7, #24] + return(posture); + 80065e0: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 80065e2: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 80065e4: b672 cpsid i + return(int_posture); + 80065e6: 697b ldr r3, [r7, #20] + + /* Disable interrupts. */ + TX_DISABLE + 80065e8: 637b str r3, [r7, #52] ; 0x34 + 80065ea: 6b7b ldr r3, [r7, #52] ; 0x34 + 80065ec: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80065ee: 68fb ldr r3, [r7, #12] + 80065f0: f383 8810 msr PRIMASK, r3 +} + 80065f4: bf00 nop + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + 80065f6: bf00 nop + 80065f8: 3738 adds r7, #56 ; 0x38 + 80065fa: 46bd mov sp, r7 + 80065fc: bd80 pop {r7, pc} + 80065fe: bf00 nop + 8006600: 08006515 .word 0x08006515 + 8006604: 42595445 .word 0x42595445 + 8006608: 240c0830 .word 0x240c0830 + +0800660c <_tx_byte_pool_create>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size) +{ + 800660c: b580 push {r7, lr} + 800660e: b08e sub sp, #56 ; 0x38 + 8006610: af00 add r7, sp, #0 + 8006612: 60f8 str r0, [r7, #12] + 8006614: 60b9 str r1, [r7, #8] + 8006616: 607a str r2, [r7, #4] + 8006618: 603b str r3, [r7, #0] +TX_BYTE_POOL *previous_pool; +ALIGN_TYPE *free_ptr; + + + /* Initialize the byte pool control block to all zeros. */ + TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL))); + 800661a: 2234 movs r2, #52 ; 0x34 + 800661c: 2100 movs r1, #0 + 800661e: 68f8 ldr r0, [r7, #12] + 8006620: f016 fc1a bl 801ce58 + + /* Round the pool size down to something that is evenly divisible by + an ULONG. */ + pool_size = (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE)); + 8006624: 683b ldr r3, [r7, #0] + 8006626: f023 0303 bic.w r3, r3, #3 + 800662a: 603b str r3, [r7, #0] + + /* Setup the basic byte pool fields. */ + pool_ptr -> tx_byte_pool_name = name_ptr; + 800662c: 68fb ldr r3, [r7, #12] + 800662e: 68ba ldr r2, [r7, #8] + 8006630: 605a str r2, [r3, #4] + + /* Save the start and size of the pool. */ + pool_ptr -> tx_byte_pool_start = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 8006632: 68fb ldr r3, [r7, #12] + 8006634: 687a ldr r2, [r7, #4] + 8006636: 619a str r2, [r3, #24] + pool_ptr -> tx_byte_pool_size = pool_size; + 8006638: 68fb ldr r3, [r7, #12] + 800663a: 683a ldr r2, [r7, #0] + 800663c: 61da str r2, [r3, #28] + + /* Setup memory list to the beginning as well as the search pointer. */ + pool_ptr -> tx_byte_pool_list = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 800663e: 68fb ldr r3, [r7, #12] + 8006640: 687a ldr r2, [r7, #4] + 8006642: 611a str r2, [r3, #16] + pool_ptr -> tx_byte_pool_search = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 8006644: 68fb ldr r3, [r7, #12] + 8006646: 687a ldr r2, [r7, #4] + 8006648: 615a str r2, [r3, #20] + + /* Initially, the pool will have two blocks. One large block at the + beginning that is available and a small allocated block at the end + of the pool that is there just for the algorithm. Be sure to count + the available block's header in the available bytes count. */ + pool_ptr -> tx_byte_pool_available = pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE))); + 800664a: 683b ldr r3, [r7, #0] + 800664c: f1a3 0208 sub.w r2, r3, #8 + 8006650: 68fb ldr r3, [r7, #12] + 8006652: 609a str r2, [r3, #8] + pool_ptr -> tx_byte_pool_fragments = ((UINT) 2); + 8006654: 68fb ldr r3, [r7, #12] + 8006656: 2202 movs r2, #2 + 8006658: 60da str r2, [r3, #12] + /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE + field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the + owning pool (if the block is allocated). */ + + /* Calculate the end of the pool's memory area. */ + block_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 800665a: 687b ldr r3, [r7, #4] + 800665c: 637b str r3, [r7, #52] ; 0x34 + block_ptr = TX_UCHAR_POINTER_ADD(block_ptr, pool_size); + 800665e: 6b7a ldr r2, [r7, #52] ; 0x34 + 8006660: 683b ldr r3, [r7, #0] + 8006662: 4413 add r3, r2 + 8006664: 637b str r3, [r7, #52] ; 0x34 + + /* Backup the end of the pool pointer and build the pre-allocated block. */ + block_ptr = TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE))); + 8006666: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006668: 3b04 subs r3, #4 + 800666a: 637b str r3, [r7, #52] ; 0x34 + + /* Cast the pool pointer into a ULONG. */ + temp_ptr = TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr); + 800666c: 68fb ldr r3, [r7, #12] + 800666e: 633b str r3, [r7, #48] ; 0x30 + block_indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr); + 8006670: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006672: 62fb str r3, [r7, #44] ; 0x2c + *block_indirect_ptr = temp_ptr; + 8006674: 6afb ldr r3, [r7, #44] ; 0x2c + 8006676: 6b3a ldr r2, [r7, #48] ; 0x30 + 8006678: 601a str r2, [r3, #0] + + block_ptr = TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *))); + 800667a: 6b7b ldr r3, [r7, #52] ; 0x34 + 800667c: 3b04 subs r3, #4 + 800667e: 637b str r3, [r7, #52] ; 0x34 + block_indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr); + 8006680: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006682: 62fb str r3, [r7, #44] ; 0x2c + *block_indirect_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 8006684: 6afb ldr r3, [r7, #44] ; 0x2c + 8006686: 687a ldr r2, [r7, #4] + 8006688: 601a str r2, [r3, #0] + + /* Now setup the large available block in the pool. */ + temp_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 800668a: 687b ldr r3, [r7, #4] + 800668c: 633b str r3, [r7, #48] ; 0x30 + block_indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr); + 800668e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006690: 62fb str r3, [r7, #44] ; 0x2c + *block_indirect_ptr = block_ptr; + 8006692: 6afb ldr r3, [r7, #44] ; 0x2c + 8006694: 6b7a ldr r2, [r7, #52] ; 0x34 + 8006696: 601a str r2, [r3, #0] + block_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + 8006698: 687b ldr r3, [r7, #4] + 800669a: 637b str r3, [r7, #52] ; 0x34 + block_ptr = TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *))); + 800669c: 6b7b ldr r3, [r7, #52] ; 0x34 + 800669e: 3304 adds r3, #4 + 80066a0: 637b str r3, [r7, #52] ; 0x34 + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr); + 80066a2: 6b7b ldr r3, [r7, #52] ; 0x34 + 80066a4: 62bb str r3, [r7, #40] ; 0x28 + *free_ptr = TX_BYTE_BLOCK_FREE; + 80066a6: 6abb ldr r3, [r7, #40] ; 0x28 + 80066a8: 4a1f ldr r2, [pc, #124] ; (8006728 <_tx_byte_pool_create+0x11c>) + 80066aa: 601a str r2, [r3, #0] + + /* Clear the owner id. */ + pool_ptr -> tx_byte_pool_owner = TX_NULL; + 80066ac: 68fb ldr r3, [r7, #12] + 80066ae: 2200 movs r2, #0 + 80066b0: 621a str r2, [r3, #32] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80066b2: f3ef 8310 mrs r3, PRIMASK + 80066b6: 61bb str r3, [r7, #24] + return(posture); + 80066b8: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 80066ba: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 80066bc: b672 cpsid i + return(int_posture); + 80066be: 697b ldr r3, [r7, #20] + + /* Disable interrupts to place the byte pool on the created list. */ + TX_DISABLE + 80066c0: 627b str r3, [r7, #36] ; 0x24 + + /* Setup the byte pool ID to make it valid. */ + pool_ptr -> tx_byte_pool_id = TX_BYTE_POOL_ID; + 80066c2: 68fb ldr r3, [r7, #12] + 80066c4: 4a19 ldr r2, [pc, #100] ; (800672c <_tx_byte_pool_create+0x120>) + 80066c6: 601a str r2, [r3, #0] + + /* Place the byte pool on the list of created byte pools. First, + check for an empty list. */ + if (_tx_byte_pool_created_count == TX_EMPTY) + 80066c8: 4b19 ldr r3, [pc, #100] ; (8006730 <_tx_byte_pool_create+0x124>) + 80066ca: 681b ldr r3, [r3, #0] + 80066cc: 2b00 cmp r3, #0 + 80066ce: d109 bne.n 80066e4 <_tx_byte_pool_create+0xd8> + { + + /* The created byte pool list is empty. Add byte pool to empty list. */ + _tx_byte_pool_created_ptr = pool_ptr; + 80066d0: 4a18 ldr r2, [pc, #96] ; (8006734 <_tx_byte_pool_create+0x128>) + 80066d2: 68fb ldr r3, [r7, #12] + 80066d4: 6013 str r3, [r2, #0] + pool_ptr -> tx_byte_pool_created_next = pool_ptr; + 80066d6: 68fb ldr r3, [r7, #12] + 80066d8: 68fa ldr r2, [r7, #12] + 80066da: 62da str r2, [r3, #44] ; 0x2c + pool_ptr -> tx_byte_pool_created_previous = pool_ptr; + 80066dc: 68fb ldr r3, [r7, #12] + 80066de: 68fa ldr r2, [r7, #12] + 80066e0: 631a str r2, [r3, #48] ; 0x30 + 80066e2: e011 b.n 8006708 <_tx_byte_pool_create+0xfc> + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_pool = _tx_byte_pool_created_ptr; + 80066e4: 4b13 ldr r3, [pc, #76] ; (8006734 <_tx_byte_pool_create+0x128>) + 80066e6: 681b ldr r3, [r3, #0] + 80066e8: 623b str r3, [r7, #32] + previous_pool = next_pool -> tx_byte_pool_created_previous; + 80066ea: 6a3b ldr r3, [r7, #32] + 80066ec: 6b1b ldr r3, [r3, #48] ; 0x30 + 80066ee: 61fb str r3, [r7, #28] + + /* Place the new byte pool in the list. */ + next_pool -> tx_byte_pool_created_previous = pool_ptr; + 80066f0: 6a3b ldr r3, [r7, #32] + 80066f2: 68fa ldr r2, [r7, #12] + 80066f4: 631a str r2, [r3, #48] ; 0x30 + previous_pool -> tx_byte_pool_created_next = pool_ptr; + 80066f6: 69fb ldr r3, [r7, #28] + 80066f8: 68fa ldr r2, [r7, #12] + 80066fa: 62da str r2, [r3, #44] ; 0x2c + + /* Setup this byte pool's created links. */ + pool_ptr -> tx_byte_pool_created_previous = previous_pool; + 80066fc: 68fb ldr r3, [r7, #12] + 80066fe: 69fa ldr r2, [r7, #28] + 8006700: 631a str r2, [r3, #48] ; 0x30 + pool_ptr -> tx_byte_pool_created_next = next_pool; + 8006702: 68fb ldr r3, [r7, #12] + 8006704: 6a3a ldr r2, [r7, #32] + 8006706: 62da str r2, [r3, #44] ; 0x2c + } + + /* Increment the number of created byte pools. */ + _tx_byte_pool_created_count++; + 8006708: 4b09 ldr r3, [pc, #36] ; (8006730 <_tx_byte_pool_create+0x124>) + 800670a: 681b ldr r3, [r3, #0] + 800670c: 3301 adds r3, #1 + 800670e: 4a08 ldr r2, [pc, #32] ; (8006730 <_tx_byte_pool_create+0x124>) + 8006710: 6013 str r3, [r2, #0] + 8006712: 6a7b ldr r3, [r7, #36] ; 0x24 + 8006714: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006716: 693b ldr r3, [r7, #16] + 8006718: f383 8810 msr PRIMASK, r3 +} + 800671c: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); + 800671e: 2300 movs r3, #0 +} + 8006720: 4618 mov r0, r3 + 8006722: 3738 adds r7, #56 ; 0x38 + 8006724: 46bd mov sp, r7 + 8006726: bd80 pop {r7, pc} + 8006728: ffffeeee .word 0xffffeeee + 800672c: 42595445 .word 0x42595445 + 8006730: 240c078c .word 0x240c078c + 8006734: 240c0788 .word 0x240c0788 + +08006738 <_tx_byte_pool_search>: +/* calculation, */ +/* resulting in version 6.1.7 */ +/* */ +/**************************************************************************/ +UCHAR *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size) +{ + 8006738: b480 push {r7} + 800673a: b097 sub sp, #92 ; 0x5c + 800673c: af00 add r7, sp, #0 + 800673e: 6078 str r0, [r7, #4] + 8006740: 6039 str r1, [r7, #0] +UCHAR *next_ptr; +UCHAR **this_block_link_ptr; +UCHAR **next_block_link_ptr; +ULONG available_bytes; +UINT examine_blocks; +UINT first_free_block_found = TX_FALSE; + 8006742: 2300 movs r3, #0 + 8006744: 647b str r3, [r7, #68] ; 0x44 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8006746: f3ef 8310 mrs r3, PRIMASK + 800674a: 627b str r3, [r7, #36] ; 0x24 + return(posture); + 800674c: 6a7b ldr r3, [r7, #36] ; 0x24 + int_posture = __get_interrupt_posture(); + 800674e: 623b str r3, [r7, #32] + __asm__ volatile ("CPSID i" : : : "memory"); + 8006750: b672 cpsid i + return(int_posture); + 8006752: 6a3b ldr r3, [r7, #32] +UCHAR *work_ptr; +ULONG total_theoretical_available; + + + /* Disable interrupts. */ + TX_DISABLE + 8006754: 657b str r3, [r7, #84] ; 0x54 + + /* First, determine if there are enough bytes in the pool. */ + /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */ + total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))); + 8006756: 687b ldr r3, [r7, #4] + 8006758: 689a ldr r2, [r3, #8] + 800675a: 687b ldr r3, [r7, #4] + 800675c: 68db ldr r3, [r3, #12] + 800675e: 3b02 subs r3, #2 + 8006760: 00db lsls r3, r3, #3 + 8006762: 4413 add r3, r2 + 8006764: 643b str r3, [r7, #64] ; 0x40 + if (memory_size >= total_theoretical_available) + 8006766: 683a ldr r2, [r7, #0] + 8006768: 6c3b ldr r3, [r7, #64] ; 0x40 + 800676a: 429a cmp r2, r3 + 800676c: d308 bcc.n 8006780 <_tx_byte_pool_search+0x48> + 800676e: 6d7b ldr r3, [r7, #84] ; 0x54 + 8006770: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006772: 69fb ldr r3, [r7, #28] + 8006774: f383 8810 msr PRIMASK, r3 +} + 8006778: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Not enough memory, return a NULL pointer. */ + current_ptr = TX_NULL; + 800677a: 2300 movs r3, #0 + 800677c: 653b str r3, [r7, #80] ; 0x50 + 800677e: e0dd b.n 800693c <_tx_byte_pool_search+0x204> + } + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8006780: 4b72 ldr r3, [pc, #456] ; (800694c <_tx_byte_pool_search+0x214>) + 8006782: 681b ldr r3, [r3, #0] + 8006784: 63fb str r3, [r7, #60] ; 0x3c + + /* Setup ownership of the byte pool. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + 8006786: 687b ldr r3, [r7, #4] + 8006788: 6bfa ldr r2, [r7, #60] ; 0x3c + 800678a: 621a str r2, [r3, #32] + + /* Walk through the memory pool in search for a large enough block. */ + current_ptr = pool_ptr -> tx_byte_pool_search; + 800678c: 687b ldr r3, [r7, #4] + 800678e: 695b ldr r3, [r3, #20] + 8006790: 653b str r3, [r7, #80] ; 0x50 + examine_blocks = pool_ptr -> tx_byte_pool_fragments + ((UINT) 1); + 8006792: 687b ldr r3, [r7, #4] + 8006794: 68db ldr r3, [r3, #12] + 8006796: 3301 adds r3, #1 + 8006798: 64bb str r3, [r7, #72] ; 0x48 + available_bytes = ((ULONG) 0); + 800679a: 2300 movs r3, #0 + 800679c: 64fb str r3, [r7, #76] ; 0x4c + /* Increment the number of fragments searched on this pool. */ + pool_ptr -> tx_byte_pool_performance_search_count++; +#endif + + /* Check to see if this block is free. */ + work_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *))); + 800679e: 6d3b ldr r3, [r7, #80] ; 0x50 + 80067a0: 3304 adds r3, #4 + 80067a2: 63bb str r3, [r7, #56] ; 0x38 + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr); + 80067a4: 6bbb ldr r3, [r7, #56] ; 0x38 + 80067a6: 637b str r3, [r7, #52] ; 0x34 + if ((*free_ptr) == TX_BYTE_BLOCK_FREE) + 80067a8: 6b7b ldr r3, [r7, #52] ; 0x34 + 80067aa: 681b ldr r3, [r3, #0] + 80067ac: 4a68 ldr r2, [pc, #416] ; (8006950 <_tx_byte_pool_search+0x218>) + 80067ae: 4293 cmp r3, r2 + 80067b0: d143 bne.n 800683a <_tx_byte_pool_search+0x102> + { + + /* Determine if this is the first free block. */ + if (first_free_block_found == TX_FALSE) + 80067b2: 6c7b ldr r3, [r7, #68] ; 0x44 + 80067b4: 2b00 cmp r3, #0 + 80067b6: d104 bne.n 80067c2 <_tx_byte_pool_search+0x8a> + { + /* This is the first free block. */ + pool_ptr->tx_byte_pool_search = current_ptr; + 80067b8: 687b ldr r3, [r7, #4] + 80067ba: 6d3a ldr r2, [r7, #80] ; 0x50 + 80067bc: 615a str r2, [r3, #20] + + /* Set the flag to indicate we have found the first free + block. */ + first_free_block_found = TX_TRUE; + 80067be: 2301 movs r3, #1 + 80067c0: 647b str r3, [r7, #68] ; 0x44 + } + + /* Block is free, see if it is large enough. */ + + /* Pickup the next block's pointer. */ + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + 80067c2: 6d3b ldr r3, [r7, #80] ; 0x50 + 80067c4: 633b str r3, [r7, #48] ; 0x30 + next_ptr = *this_block_link_ptr; + 80067c6: 6b3b ldr r3, [r7, #48] ; 0x30 + 80067c8: 681b ldr r3, [r3, #0] + 80067ca: 62fb str r3, [r7, #44] ; 0x2c + + /* Calculate the number of bytes available in this block. */ + available_bytes = TX_UCHAR_POINTER_DIF(next_ptr, current_ptr); + 80067cc: 6afa ldr r2, [r7, #44] ; 0x2c + 80067ce: 6d3b ldr r3, [r7, #80] ; 0x50 + 80067d0: 1ad3 subs r3, r2, r3 + 80067d2: 64fb str r3, [r7, #76] ; 0x4c + available_bytes = available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))); + 80067d4: 6cfb ldr r3, [r7, #76] ; 0x4c + 80067d6: 3b08 subs r3, #8 + 80067d8: 64fb str r3, [r7, #76] ; 0x4c + + /* If this is large enough, we are done because our first-fit algorithm + has been satisfied! */ + if (available_bytes >= memory_size) + 80067da: 6cfa ldr r2, [r7, #76] ; 0x4c + 80067dc: 683b ldr r3, [r7, #0] + 80067de: 429a cmp r2, r3 + 80067e0: d257 bcs.n 8006892 <_tx_byte_pool_search+0x15a> + } + else + { + + /* Clear the available bytes variable. */ + available_bytes = ((ULONG) 0); + 80067e2: 2300 movs r3, #0 + 80067e4: 64fb str r3, [r7, #76] ; 0x4c + + /* Not enough memory, check to see if the neighbor is + free and can be merged. */ + work_ptr = TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *))); + 80067e6: 6afb ldr r3, [r7, #44] ; 0x2c + 80067e8: 3304 adds r3, #4 + 80067ea: 63bb str r3, [r7, #56] ; 0x38 + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr); + 80067ec: 6bbb ldr r3, [r7, #56] ; 0x38 + 80067ee: 637b str r3, [r7, #52] ; 0x34 + if ((*free_ptr) == TX_BYTE_BLOCK_FREE) + 80067f0: 6b7b ldr r3, [r7, #52] ; 0x34 + 80067f2: 681b ldr r3, [r3, #0] + 80067f4: 4a56 ldr r2, [pc, #344] ; (8006950 <_tx_byte_pool_search+0x218>) + 80067f6: 4293 cmp r3, r2 + 80067f8: d113 bne.n 8006822 <_tx_byte_pool_search+0xea> + { + + /* Yes, neighbor block can be merged! This is quickly accomplished + by updating the current block with the next blocks pointer. */ + next_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr); + 80067fa: 6afb ldr r3, [r7, #44] ; 0x2c + 80067fc: 62bb str r3, [r7, #40] ; 0x28 + *this_block_link_ptr = *next_block_link_ptr; + 80067fe: 6abb ldr r3, [r7, #40] ; 0x28 + 8006800: 681a ldr r2, [r3, #0] + 8006802: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006804: 601a str r2, [r3, #0] + + /* Reduce the fragment total. We don't need to increase the bytes + available because all free headers are also included in the available + count. */ + pool_ptr -> tx_byte_pool_fragments--; + 8006806: 687b ldr r3, [r7, #4] + 8006808: 68db ldr r3, [r3, #12] + 800680a: 1e5a subs r2, r3, #1 + 800680c: 687b ldr r3, [r7, #4] + 800680e: 60da str r2, [r3, #12] + /* Increment the number of blocks merged on this pool. */ + pool_ptr -> tx_byte_pool_performance_merge_count++; +#endif + + /* See if the search pointer is affected. */ + if (pool_ptr -> tx_byte_pool_search == next_ptr) + 8006810: 687b ldr r3, [r7, #4] + 8006812: 695b ldr r3, [r3, #20] + 8006814: 6afa ldr r2, [r7, #44] ; 0x2c + 8006816: 429a cmp r2, r3 + 8006818: d114 bne.n 8006844 <_tx_byte_pool_search+0x10c> + { + /* Yes, update the search pointer. */ + pool_ptr -> tx_byte_pool_search = current_ptr; + 800681a: 687b ldr r3, [r7, #4] + 800681c: 6d3a ldr r2, [r7, #80] ; 0x50 + 800681e: 615a str r2, [r3, #20] + 8006820: e010 b.n 8006844 <_tx_byte_pool_search+0x10c> + } + } + else + { + /* Neighbor is not free so we can skip over it! */ + next_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr); + 8006822: 6afb ldr r3, [r7, #44] ; 0x2c + 8006824: 62bb str r3, [r7, #40] ; 0x28 + current_ptr = *next_block_link_ptr; + 8006826: 6abb ldr r3, [r7, #40] ; 0x28 + 8006828: 681b ldr r3, [r3, #0] + 800682a: 653b str r3, [r7, #80] ; 0x50 + + /* Decrement the examined block count to account for this one. */ + if (examine_blocks != ((UINT) 0)) + 800682c: 6cbb ldr r3, [r7, #72] ; 0x48 + 800682e: 2b00 cmp r3, #0 + 8006830: d008 beq.n 8006844 <_tx_byte_pool_search+0x10c> + { + examine_blocks--; + 8006832: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006834: 3b01 subs r3, #1 + 8006836: 64bb str r3, [r7, #72] ; 0x48 + 8006838: e004 b.n 8006844 <_tx_byte_pool_search+0x10c> + } + else + { + + /* Block is not free, move to next block. */ + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + 800683a: 6d3b ldr r3, [r7, #80] ; 0x50 + 800683c: 633b str r3, [r7, #48] ; 0x30 + current_ptr = *this_block_link_ptr; + 800683e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006840: 681b ldr r3, [r3, #0] + 8006842: 653b str r3, [r7, #80] ; 0x50 + } + + /* Another block has been searched... decrement counter. */ + if (examine_blocks != ((UINT) 0)) + 8006844: 6cbb ldr r3, [r7, #72] ; 0x48 + 8006846: 2b00 cmp r3, #0 + 8006848: d002 beq.n 8006850 <_tx_byte_pool_search+0x118> + { + + examine_blocks--; + 800684a: 6cbb ldr r3, [r7, #72] ; 0x48 + 800684c: 3b01 subs r3, #1 + 800684e: 64bb str r3, [r7, #72] ; 0x48 + 8006850: 6d7b ldr r3, [r7, #84] ; 0x54 + 8006852: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006854: 693b ldr r3, [r7, #16] + 8006856: f383 8810 msr PRIMASK, r3 +} + 800685a: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 800685c: f3ef 8310 mrs r3, PRIMASK + 8006860: 61bb str r3, [r7, #24] + return(posture); + 8006862: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 8006864: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 8006866: b672 cpsid i + return(int_posture); + 8006868: 697b ldr r3, [r7, #20] + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts. */ + TX_DISABLE + 800686a: 657b str r3, [r7, #84] ; 0x54 + + /* Determine if anything has changed in terms of pool ownership. */ + if (pool_ptr -> tx_byte_pool_owner != thread_ptr) + 800686c: 687b ldr r3, [r7, #4] + 800686e: 6a1b ldr r3, [r3, #32] + 8006870: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006872: 429a cmp r2, r3 + 8006874: d009 beq.n 800688a <_tx_byte_pool_search+0x152> + { + + /* Pool changed ownership in the brief period interrupts were + enabled. Reset the search. */ + current_ptr = pool_ptr -> tx_byte_pool_search; + 8006876: 687b ldr r3, [r7, #4] + 8006878: 695b ldr r3, [r3, #20] + 800687a: 653b str r3, [r7, #80] ; 0x50 + examine_blocks = pool_ptr -> tx_byte_pool_fragments + ((UINT) 1); + 800687c: 687b ldr r3, [r7, #4] + 800687e: 68db ldr r3, [r3, #12] + 8006880: 3301 adds r3, #1 + 8006882: 64bb str r3, [r7, #72] ; 0x48 + + /* Setup our ownership again. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + 8006884: 687b ldr r3, [r7, #4] + 8006886: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006888: 621a str r2, [r3, #32] + } + } while(examine_blocks != ((UINT) 0)); + 800688a: 6cbb ldr r3, [r7, #72] ; 0x48 + 800688c: 2b00 cmp r3, #0 + 800688e: d186 bne.n 800679e <_tx_byte_pool_search+0x66> + 8006890: e000 b.n 8006894 <_tx_byte_pool_search+0x15c> + break; + 8006892: bf00 nop + + /* Determine if a block was found. If so, determine if it needs to be + split. */ + if (available_bytes != ((ULONG) 0)) + 8006894: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006896: 2b00 cmp r3, #0 + 8006898: d048 beq.n 800692c <_tx_byte_pool_search+0x1f4> + { + + /* Determine if we need to split this block. */ + if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN)) + 800689a: 6cfa ldr r2, [r7, #76] ; 0x4c + 800689c: 683b ldr r3, [r7, #0] + 800689e: 1ad3 subs r3, r2, r3 + 80068a0: 2b13 cmp r3, #19 + 80068a2: d91e bls.n 80068e2 <_tx_byte_pool_search+0x1aa> + { + + /* Split the block. */ + next_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))))); + 80068a4: 683b ldr r3, [r7, #0] + 80068a6: 3308 adds r3, #8 + 80068a8: 6d3a ldr r2, [r7, #80] ; 0x50 + 80068aa: 4413 add r3, r2 + 80068ac: 62fb str r3, [r7, #44] ; 0x2c + + /* Setup the new free block. */ + next_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr); + 80068ae: 6afb ldr r3, [r7, #44] ; 0x2c + 80068b0: 62bb str r3, [r7, #40] ; 0x28 + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + 80068b2: 6d3b ldr r3, [r7, #80] ; 0x50 + 80068b4: 633b str r3, [r7, #48] ; 0x30 + *next_block_link_ptr = *this_block_link_ptr; + 80068b6: 6b3b ldr r3, [r7, #48] ; 0x30 + 80068b8: 681a ldr r2, [r3, #0] + 80068ba: 6abb ldr r3, [r7, #40] ; 0x28 + 80068bc: 601a str r2, [r3, #0] + work_ptr = TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *))); + 80068be: 6afb ldr r3, [r7, #44] ; 0x2c + 80068c0: 3304 adds r3, #4 + 80068c2: 63bb str r3, [r7, #56] ; 0x38 + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr); + 80068c4: 6bbb ldr r3, [r7, #56] ; 0x38 + 80068c6: 637b str r3, [r7, #52] ; 0x34 + *free_ptr = TX_BYTE_BLOCK_FREE; + 80068c8: 6b7b ldr r3, [r7, #52] ; 0x34 + 80068ca: 4a21 ldr r2, [pc, #132] ; (8006950 <_tx_byte_pool_search+0x218>) + 80068cc: 601a str r2, [r3, #0] + + /* Increase the total fragment counter. */ + pool_ptr -> tx_byte_pool_fragments++; + 80068ce: 687b ldr r3, [r7, #4] + 80068d0: 68db ldr r3, [r3, #12] + 80068d2: 1c5a adds r2, r3, #1 + 80068d4: 687b ldr r3, [r7, #4] + 80068d6: 60da str r2, [r3, #12] + + /* Update the current pointer to point at the newly created block. */ + *this_block_link_ptr = next_ptr; + 80068d8: 6b3b ldr r3, [r7, #48] ; 0x30 + 80068da: 6afa ldr r2, [r7, #44] ; 0x2c + 80068dc: 601a str r2, [r3, #0] + + /* Set available equal to memory size for subsequent calculation. */ + available_bytes = memory_size; + 80068de: 683b ldr r3, [r7, #0] + 80068e0: 64fb str r3, [r7, #76] ; 0x4c + pool_ptr -> tx_byte_pool_performance_split_count++; +#endif + } + + /* In any case, mark the current block as allocated. */ + work_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *))); + 80068e2: 6d3b ldr r3, [r7, #80] ; 0x50 + 80068e4: 3304 adds r3, #4 + 80068e6: 63bb str r3, [r7, #56] ; 0x38 + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + 80068e8: 6bbb ldr r3, [r7, #56] ; 0x38 + 80068ea: 633b str r3, [r7, #48] ; 0x30 + *this_block_link_ptr = TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr); + 80068ec: 6b3b ldr r3, [r7, #48] ; 0x30 + 80068ee: 687a ldr r2, [r7, #4] + 80068f0: 601a str r2, [r3, #0] + + /* Reduce the number of available bytes in the pool. */ + pool_ptr -> tx_byte_pool_available = (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))); + 80068f2: 687b ldr r3, [r7, #4] + 80068f4: 689a ldr r2, [r3, #8] + 80068f6: 6cfb ldr r3, [r7, #76] ; 0x4c + 80068f8: 1ad3 subs r3, r2, r3 + 80068fa: f1a3 0208 sub.w r2, r3, #8 + 80068fe: 687b ldr r3, [r7, #4] + 8006900: 609a str r2, [r3, #8] + + /* Determine if the search pointer needs to be updated. This is only done + if the search pointer matches the block to be returned. */ + if (current_ptr == pool_ptr -> tx_byte_pool_search) + 8006902: 687b ldr r3, [r7, #4] + 8006904: 695b ldr r3, [r3, #20] + 8006906: 6d3a ldr r2, [r7, #80] ; 0x50 + 8006908: 429a cmp r2, r3 + 800690a: d105 bne.n 8006918 <_tx_byte_pool_search+0x1e0> + { + + /* Yes, update the search pointer to the next block. */ + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + 800690c: 6d3b ldr r3, [r7, #80] ; 0x50 + 800690e: 633b str r3, [r7, #48] ; 0x30 + pool_ptr -> tx_byte_pool_search = *this_block_link_ptr; + 8006910: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006912: 681a ldr r2, [r3, #0] + 8006914: 687b ldr r3, [r7, #4] + 8006916: 615a str r2, [r3, #20] + 8006918: 6d7b ldr r3, [r7, #84] ; 0x54 + 800691a: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800691c: 68fb ldr r3, [r7, #12] + 800691e: f383 8810 msr PRIMASK, r3 +} + 8006922: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Adjust the pointer for the application. */ + current_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))))); + 8006924: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006926: 3308 adds r3, #8 + 8006928: 653b str r3, [r7, #80] ; 0x50 + 800692a: e007 b.n 800693c <_tx_byte_pool_search+0x204> + 800692c: 6d7b ldr r3, [r7, #84] ; 0x54 + 800692e: 60bb str r3, [r7, #8] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006930: 68bb ldr r3, [r7, #8] + 8006932: f383 8810 msr PRIMASK, r3 +} + 8006936: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Set current pointer to NULL to indicate nothing was found. */ + current_ptr = TX_NULL; + 8006938: 2300 movs r3, #0 + 800693a: 653b str r3, [r7, #80] ; 0x50 + } + } + + /* Return the search pointer. */ + return(current_ptr); + 800693c: 6d3b ldr r3, [r7, #80] ; 0x50 +} + 800693e: 4618 mov r0, r3 + 8006940: 375c adds r7, #92 ; 0x5c + 8006942: 46bd mov sp, r7 + 8006944: f85d 7b04 ldr.w r7, [sp], #4 + 8006948: 4770 bx lr + 800694a: bf00 nop + 800694c: 240c0798 .word 0x240c0798 + 8006950: ffffeeee .word 0xffffeeee + +08006954 <_tx_initialize_high_level>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_initialize_high_level(VOID) +{ + 8006954: b580 push {r7, lr} + 8006956: af00 add r7, sp, #0 + + /* Initialize the event log, if enabled. */ + TX_EL_INITIALIZE + + /* Call the thread control initialization function. */ + _tx_thread_initialize(); + 8006958: f000 ff04 bl 8007764 <_tx_thread_initialize> + +#ifndef TX_NO_TIMER + + /* Call the timer control initialization function. */ + _tx_timer_initialize(); + 800695c: f001 fa8c bl 8007e78 <_tx_timer_initialize> +#endif + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Call the semaphore initialization function. */ + _tx_semaphore_initialize(); + 8006960: 4b12 ldr r3, [pc, #72] ; (80069ac <_tx_initialize_high_level+0x58>) + 8006962: 2200 movs r2, #0 + 8006964: 601a str r2, [r3, #0] + 8006966: 4b12 ldr r3, [pc, #72] ; (80069b0 <_tx_initialize_high_level+0x5c>) + 8006968: 2200 movs r2, #0 + 800696a: 601a str r2, [r3, #0] + + /* Call the queue initialization function. */ + _tx_queue_initialize(); + 800696c: 4b11 ldr r3, [pc, #68] ; (80069b4 <_tx_initialize_high_level+0x60>) + 800696e: 2200 movs r2, #0 + 8006970: 601a str r2, [r3, #0] + 8006972: 4b11 ldr r3, [pc, #68] ; (80069b8 <_tx_initialize_high_level+0x64>) + 8006974: 2200 movs r2, #0 + 8006976: 601a str r2, [r3, #0] + + /* Call the event flag initialization function. */ + _tx_event_flags_initialize(); + 8006978: 4b10 ldr r3, [pc, #64] ; (80069bc <_tx_initialize_high_level+0x68>) + 800697a: 2200 movs r2, #0 + 800697c: 601a str r2, [r3, #0] + 800697e: 4b10 ldr r3, [pc, #64] ; (80069c0 <_tx_initialize_high_level+0x6c>) + 8006980: 2200 movs r2, #0 + 8006982: 601a str r2, [r3, #0] + + /* Call the block pool initialization function. */ + _tx_block_pool_initialize(); + 8006984: 4b0f ldr r3, [pc, #60] ; (80069c4 <_tx_initialize_high_level+0x70>) + 8006986: 2200 movs r2, #0 + 8006988: 601a str r2, [r3, #0] + 800698a: 4b0f ldr r3, [pc, #60] ; (80069c8 <_tx_initialize_high_level+0x74>) + 800698c: 2200 movs r2, #0 + 800698e: 601a str r2, [r3, #0] + + /* Call the byte pool initialization function. */ + _tx_byte_pool_initialize(); + 8006990: 4b0e ldr r3, [pc, #56] ; (80069cc <_tx_initialize_high_level+0x78>) + 8006992: 2200 movs r2, #0 + 8006994: 601a str r2, [r3, #0] + 8006996: 4b0e ldr r3, [pc, #56] ; (80069d0 <_tx_initialize_high_level+0x7c>) + 8006998: 2200 movs r2, #0 + 800699a: 601a str r2, [r3, #0] + + /* Call the mutex initialization function. */ + _tx_mutex_initialize(); + 800699c: 4b0d ldr r3, [pc, #52] ; (80069d4 <_tx_initialize_high_level+0x80>) + 800699e: 2200 movs r2, #0 + 80069a0: 601a str r2, [r3, #0] + 80069a2: 4b0d ldr r3, [pc, #52] ; (80069d8 <_tx_initialize_high_level+0x84>) + 80069a4: 2200 movs r2, #0 + 80069a6: 601a str r2, [r3, #0] +#endif +} + 80069a8: bf00 nop + 80069aa: bd80 pop {r7, pc} + 80069ac: 240c0760 .word 0x240c0760 + 80069b0: 240c0764 .word 0x240c0764 + 80069b4: 240c0768 .word 0x240c0768 + 80069b8: 240c076c .word 0x240c076c + 80069bc: 240c0770 .word 0x240c0770 + 80069c0: 240c0774 .word 0x240c0774 + 80069c4: 240c0780 .word 0x240c0780 + 80069c8: 240c0784 .word 0x240c0784 + 80069cc: 240c0788 .word 0x240c0788 + 80069d0: 240c078c .word 0x240c078c + 80069d4: 240c0778 .word 0x240c0778 + 80069d8: 240c077c .word 0x240c077c + +080069dc <_tx_initialize_kernel_enter>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_initialize_kernel_enter(VOID) +{ + 80069dc: b580 push {r7, lr} + 80069de: af00 add r7, sp, #0 + + /* Determine if the compiler has pre-initialized ThreadX. */ + if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE) + 80069e0: 4b10 ldr r3, [pc, #64] ; (8006a24 <_tx_initialize_kernel_enter+0x48>) + 80069e2: 681b ldr r3, [r3, #0] + 80069e4: f113 3f0f cmn.w r3, #252645135 ; 0xf0f0f0f + 80069e8: d00c beq.n 8006a04 <_tx_initialize_kernel_enter+0x28> + /* No, the initialization still needs to take place. */ + + /* Ensure that the system state variable is set to indicate + initialization is in progress. Note that this variable is + later used to represent interrupt nesting. */ + _tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS; + 80069ea: 4b0e ldr r3, [pc, #56] ; (8006a24 <_tx_initialize_kernel_enter+0x48>) + 80069ec: f04f 32f0 mov.w r2, #4042322160 ; 0xf0f0f0f0 + 80069f0: 601a str r2, [r3, #0] + /* Call any port specific preprocessing. */ + TX_PORT_SPECIFIC_PRE_INITIALIZATION + + /* Invoke the low-level initialization to handle all processor specific + initialization issues. */ + _tx_initialize_low_level(); + 80069f2: f7f9 fc7d bl 80002f0 <_tx_initialize_low_level> + + /* Invoke the high-level initialization to exercise all of the + ThreadX components and the application's initialization + function. */ + _tx_initialize_high_level(); + 80069f6: f7ff ffad bl 8006954 <_tx_initialize_high_level> + + /* Call any port specific post-processing. */ + TX_PORT_SPECIFIC_POST_INITIALIZATION + 80069fa: 4b0b ldr r3, [pc, #44] ; (8006a28 <_tx_initialize_kernel_enter+0x4c>) + 80069fc: 681b ldr r3, [r3, #0] + 80069fe: 3301 adds r3, #1 + 8006a00: 4a09 ldr r2, [pc, #36] ; (8006a28 <_tx_initialize_kernel_enter+0x4c>) + 8006a02: 6013 str r3, [r2, #0] + TX_INITIALIZE_KERNEL_ENTER_EXTENSION + + /* Ensure that the system state variable is set to indicate + initialization is in progress. Note that this variable is + later used to represent interrupt nesting. */ + _tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS; + 8006a04: 4b07 ldr r3, [pc, #28] ; (8006a24 <_tx_initialize_kernel_enter+0x48>) + 8006a06: f04f 32f0 mov.w r2, #4042322160 ; 0xf0f0f0f0 + 8006a0a: 601a str r2, [r3, #0] + + /* Call the application provided initialization function. Pass the + first available memory address to it. */ + tx_application_define(_tx_initialize_unused_memory); + 8006a0c: 4b07 ldr r3, [pc, #28] ; (8006a2c <_tx_initialize_kernel_enter+0x50>) + 8006a0e: 681b ldr r3, [r3, #0] + 8006a10: 4618 mov r0, r3 + 8006a12: f7f9 fddd bl 80005d0 + + /* Set the system state in preparation for entering the thread + scheduler. */ + _tx_thread_system_state = TX_INITIALIZE_IS_FINISHED; + 8006a16: 4b03 ldr r3, [pc, #12] ; (8006a24 <_tx_initialize_kernel_enter+0x48>) + 8006a18: 2200 movs r2, #0 + 8006a1a: 601a str r2, [r3, #0] + + /* Call any port specific pre-scheduler processing. */ + TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION + + /* Enter the scheduling loop to start executing threads! */ + _tx_thread_schedule(); + 8006a1c: f7f9 fca8 bl 8000370 <_tx_thread_schedule> +#ifdef TX_SAFETY_CRITICAL + + /* If we ever get here, raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0); +#endif +} + 8006a20: bf00 nop + 8006a22: bd80 pop {r7, pc} + 8006a24: 24000014 .word 0x24000014 + 8006a28: 240c0830 .word 0x240c0830 + 8006a2c: 240c0790 .word 0x240c0790 + +08006a30 <_tx_queue_cleanup>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_queue_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + 8006a30: b580 push {r7, lr} + 8006a32: b08e sub sp, #56 ; 0x38 + 8006a34: af00 add r7, sp, #0 + 8006a36: 6078 str r0, [r7, #4] + 8006a38: 6039 str r1, [r7, #0] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8006a3a: f3ef 8310 mrs r3, PRIMASK + 8006a3e: 623b str r3, [r7, #32] + return(posture); + 8006a40: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 8006a42: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 8006a44: b672 cpsid i + return(int_posture); + 8006a46: 69fb ldr r3, [r7, #28] + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the queue. */ + TX_DISABLE + 8006a48: 637b str r3, [r7, #52] ; 0x34 + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup)) + 8006a4a: 687b ldr r3, [r7, #4] + 8006a4c: 6e9b ldr r3, [r3, #104] ; 0x68 + 8006a4e: 4a37 ldr r2, [pc, #220] ; (8006b2c <_tx_queue_cleanup+0xfc>) + 8006a50: 4293 cmp r3, r2 + 8006a52: d161 bne.n 8006b18 <_tx_queue_cleanup+0xe8> + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + 8006a54: 687b ldr r3, [r7, #4] + 8006a56: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 8006a5a: 683a ldr r2, [r7, #0] + 8006a5c: 429a cmp r2, r3 + 8006a5e: d15b bne.n 8006b18 <_tx_queue_cleanup+0xe8> + { + + /* Setup pointer to queue control block. */ + queue_ptr = TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + 8006a60: 687b ldr r3, [r7, #4] + 8006a62: 6edb ldr r3, [r3, #108] ; 0x6c + 8006a64: 633b str r3, [r7, #48] ; 0x30 + + /* Check for NULL queue pointer. */ + if (queue_ptr != TX_NULL) + 8006a66: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a68: 2b00 cmp r3, #0 + 8006a6a: d055 beq.n 8006b18 <_tx_queue_cleanup+0xe8> + { + + /* Is the queue ID valid? */ + if (queue_ptr -> tx_queue_id == TX_QUEUE_ID) + 8006a6c: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a6e: 681b ldr r3, [r3, #0] + 8006a70: 4a2f ldr r2, [pc, #188] ; (8006b30 <_tx_queue_cleanup+0x100>) + 8006a72: 4293 cmp r3, r2 + 8006a74: d150 bne.n 8006b18 <_tx_queue_cleanup+0xe8> + { + + /* Determine if there are any thread suspensions. */ + if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS) + 8006a76: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a78: 6adb ldr r3, [r3, #44] ; 0x2c + 8006a7a: 2b00 cmp r3, #0 + 8006a7c: d04c beq.n 8006b18 <_tx_queue_cleanup+0xe8> +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 8006a7e: 687b ldr r3, [r7, #4] + 8006a80: 2200 movs r2, #0 + 8006a82: 669a str r2, [r3, #104] ; 0x68 + + /* Decrement the suspended count. */ + queue_ptr -> tx_queue_suspended_count--; + 8006a84: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a86: 6adb ldr r3, [r3, #44] ; 0x2c + 8006a88: 1e5a subs r2, r3, #1 + 8006a8a: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a8c: 62da str r2, [r3, #44] ; 0x2c + + /* Pickup the suspended count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + 8006a8e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a90: 6adb ldr r3, [r3, #44] ; 0x2c + 8006a92: 62fb str r3, [r7, #44] ; 0x2c + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8006a94: 6afb ldr r3, [r7, #44] ; 0x2c + 8006a96: 2b00 cmp r3, #0 + 8006a98: d103 bne.n 8006aa2 <_tx_queue_cleanup+0x72> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + 8006a9a: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006a9c: 2200 movs r2, #0 + 8006a9e: 629a str r2, [r3, #40] ; 0x28 + 8006aa0: e013 b.n 8006aca <_tx_queue_cleanup+0x9a> + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 8006aa2: 687b ldr r3, [r7, #4] + 8006aa4: 6f1b ldr r3, [r3, #112] ; 0x70 + 8006aa6: 62bb str r3, [r7, #40] ; 0x28 + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 8006aa8: 687b ldr r3, [r7, #4] + 8006aaa: 6f5b ldr r3, [r3, #116] ; 0x74 + 8006aac: 627b str r3, [r7, #36] ; 0x24 + next_thread -> tx_thread_suspended_previous = previous_thread; + 8006aae: 6abb ldr r3, [r7, #40] ; 0x28 + 8006ab0: 6a7a ldr r2, [r7, #36] ; 0x24 + 8006ab2: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 8006ab4: 6a7b ldr r3, [r7, #36] ; 0x24 + 8006ab6: 6aba ldr r2, [r7, #40] ; 0x28 + 8006ab8: 671a str r2, [r3, #112] ; 0x70 + + /* Determine if we need to update the head pointer. */ + if (queue_ptr -> tx_queue_suspension_list == thread_ptr) + 8006aba: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006abc: 6a9b ldr r3, [r3, #40] ; 0x28 + 8006abe: 687a ldr r2, [r7, #4] + 8006ac0: 429a cmp r2, r3 + 8006ac2: d102 bne.n 8006aca <_tx_queue_cleanup+0x9a> + { + + /* Update the list head pointer. */ + queue_ptr -> tx_queue_suspension_list = next_thread; + 8006ac4: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006ac6: 6aba ldr r2, [r7, #40] ; 0x28 + 8006ac8: 629a str r2, [r3, #40] ; 0x28 + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP) + 8006aca: 687b ldr r3, [r7, #4] + 8006acc: 6b1b ldr r3, [r3, #48] ; 0x30 + 8006ace: 2b05 cmp r3, #5 + 8006ad0: d122 bne.n 8006b18 <_tx_queue_cleanup+0xe8> + /* Increment the number of timeouts on this queue. */ + queue_ptr -> tx_queue_performance_timeout_count++; +#endif + + /* Setup return status. */ + if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES) + 8006ad2: 6b3b ldr r3, [r7, #48] ; 0x30 + 8006ad4: 691b ldr r3, [r3, #16] + 8006ad6: 2b00 cmp r3, #0 + 8006ad8: d004 beq.n 8006ae4 <_tx_queue_cleanup+0xb4> + { + + /* Queue full timeout! */ + thread_ptr -> tx_thread_suspend_status = TX_QUEUE_FULL; + 8006ada: 687b ldr r3, [r7, #4] + 8006adc: 220b movs r2, #11 + 8006ade: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + 8006ae2: e003 b.n 8006aec <_tx_queue_cleanup+0xbc> + } + else + { + + /* Queue empty timeout! */ + thread_ptr -> tx_thread_suspend_status = TX_QUEUE_EMPTY; + 8006ae4: 687b ldr r3, [r7, #4] + 8006ae6: 220a movs r2, #10 + 8006ae8: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 8006aec: 4b11 ldr r3, [pc, #68] ; (8006b34 <_tx_queue_cleanup+0x104>) + 8006aee: 681b ldr r3, [r3, #0] + 8006af0: 3301 adds r3, #1 + 8006af2: 4a10 ldr r2, [pc, #64] ; (8006b34 <_tx_queue_cleanup+0x104>) + 8006af4: 6013 str r3, [r2, #0] + 8006af6: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006af8: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006afa: 693b ldr r3, [r7, #16] + 8006afc: f383 8810 msr PRIMASK, r3 +} + 8006b00: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + 8006b02: 6878 ldr r0, [r7, #4] + 8006b04: f000 fef0 bl 80078e8 <_tx_thread_system_resume> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8006b08: f3ef 8310 mrs r3, PRIMASK + 8006b0c: 61bb str r3, [r7, #24] + return(posture); + 8006b0e: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 8006b10: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 8006b12: b672 cpsid i + return(int_posture); + 8006b14: 697b ldr r3, [r7, #20] + + /* Disable interrupts. */ + TX_DISABLE + 8006b16: 637b str r3, [r7, #52] ; 0x34 + 8006b18: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006b1a: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006b1c: 68fb ldr r3, [r7, #12] + 8006b1e: f383 8810 msr PRIMASK, r3 +} + 8006b22: bf00 nop + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + 8006b24: bf00 nop + 8006b26: 3738 adds r7, #56 ; 0x38 + 8006b28: 46bd mov sp, r7 + 8006b2a: bd80 pop {r7, pc} + 8006b2c: 08006a31 .word 0x08006a31 + 8006b30: 51554555 .word 0x51554555 + 8006b34: 240c0830 .word 0x240c0830 + +08006b38 <_tx_queue_create>: +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size) +{ + 8006b38: b580 push {r7, lr} + 8006b3a: b08c sub sp, #48 ; 0x30 + 8006b3c: af00 add r7, sp, #0 + 8006b3e: 60f8 str r0, [r7, #12] + 8006b40: 60b9 str r1, [r7, #8] + 8006b42: 607a str r2, [r7, #4] + 8006b44: 603b str r3, [r7, #0] +TX_QUEUE *next_queue; +TX_QUEUE *previous_queue; + + + /* Initialize queue control block to all zeros. */ + TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE))); + 8006b46: 2238 movs r2, #56 ; 0x38 + 8006b48: 2100 movs r1, #0 + 8006b4a: 68f8 ldr r0, [r7, #12] + 8006b4c: f016 f984 bl 801ce58 + + /* Setup the basic queue fields. */ + queue_ptr -> tx_queue_name = name_ptr; + 8006b50: 68fb ldr r3, [r7, #12] + 8006b52: 68ba ldr r2, [r7, #8] + 8006b54: 605a str r2, [r3, #4] + + /* Save the message size in the control block. */ + queue_ptr -> tx_queue_message_size = message_size; + 8006b56: 68fb ldr r3, [r7, #12] + 8006b58: 687a ldr r2, [r7, #4] + 8006b5a: 609a str r2, [r3, #8] + + /* Determine how many messages will fit in the queue area and the number + of ULONGs used. */ + capacity = (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG))))); + 8006b5c: 687b ldr r3, [r7, #4] + 8006b5e: 009b lsls r3, r3, #2 + 8006b60: 6bba ldr r2, [r7, #56] ; 0x38 + 8006b62: fbb2 f3f3 udiv r3, r2, r3 + 8006b66: 62fb str r3, [r7, #44] ; 0x2c + used_words = capacity * message_size; + 8006b68: 6afb ldr r3, [r7, #44] ; 0x2c + 8006b6a: 687a ldr r2, [r7, #4] + 8006b6c: fb02 f303 mul.w r3, r2, r3 + 8006b70: 62bb str r3, [r7, #40] ; 0x28 + + /* Save the starting address and calculate the ending address of + the queue. Note that the ending address is really one past the + end! */ + queue_ptr -> tx_queue_start = TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start); + 8006b72: 68fb ldr r3, [r7, #12] + 8006b74: 683a ldr r2, [r7, #0] + 8006b76: 619a str r2, [r3, #24] + queue_ptr -> tx_queue_end = TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words); + 8006b78: 68fb ldr r3, [r7, #12] + 8006b7a: 699a ldr r2, [r3, #24] + 8006b7c: 6abb ldr r3, [r7, #40] ; 0x28 + 8006b7e: 009b lsls r3, r3, #2 + 8006b80: 441a add r2, r3 + 8006b82: 68fb ldr r3, [r7, #12] + 8006b84: 61da str r2, [r3, #28] + + /* Set the read and write pointers to the beginning of the queue + area. */ + queue_ptr -> tx_queue_read = TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start); + 8006b86: 68fb ldr r3, [r7, #12] + 8006b88: 683a ldr r2, [r7, #0] + 8006b8a: 621a str r2, [r3, #32] + queue_ptr -> tx_queue_write = TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start); + 8006b8c: 68fb ldr r3, [r7, #12] + 8006b8e: 683a ldr r2, [r7, #0] + 8006b90: 625a str r2, [r3, #36] ; 0x24 + + /* Setup the number of enqueued messages and the number of message + slots available in the queue. */ + queue_ptr -> tx_queue_available_storage = (UINT) capacity; + 8006b92: 68fb ldr r3, [r7, #12] + 8006b94: 6afa ldr r2, [r7, #44] ; 0x2c + 8006b96: 615a str r2, [r3, #20] + queue_ptr -> tx_queue_capacity = (UINT) capacity; + 8006b98: 68fb ldr r3, [r7, #12] + 8006b9a: 6afa ldr r2, [r7, #44] ; 0x2c + 8006b9c: 60da str r2, [r3, #12] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8006b9e: f3ef 8310 mrs r3, PRIMASK + 8006ba2: 61bb str r3, [r7, #24] + return(posture); + 8006ba4: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 8006ba6: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 8006ba8: b672 cpsid i + return(int_posture); + 8006baa: 697b ldr r3, [r7, #20] + + /* Disable interrupts to put the queue on the created list. */ + TX_DISABLE + 8006bac: 627b str r3, [r7, #36] ; 0x24 + + /* Setup the queue ID to make it valid. */ + queue_ptr -> tx_queue_id = TX_QUEUE_ID; + 8006bae: 68fb ldr r3, [r7, #12] + 8006bb0: 4a18 ldr r2, [pc, #96] ; (8006c14 <_tx_queue_create+0xdc>) + 8006bb2: 601a str r2, [r3, #0] + + /* Place the queue on the list of created queues. First, + check for an empty list. */ + if (_tx_queue_created_count == TX_EMPTY) + 8006bb4: 4b18 ldr r3, [pc, #96] ; (8006c18 <_tx_queue_create+0xe0>) + 8006bb6: 681b ldr r3, [r3, #0] + 8006bb8: 2b00 cmp r3, #0 + 8006bba: d109 bne.n 8006bd0 <_tx_queue_create+0x98> + { + + /* The created queue list is empty. Add queue to empty list. */ + _tx_queue_created_ptr = queue_ptr; + 8006bbc: 4a17 ldr r2, [pc, #92] ; (8006c1c <_tx_queue_create+0xe4>) + 8006bbe: 68fb ldr r3, [r7, #12] + 8006bc0: 6013 str r3, [r2, #0] + queue_ptr -> tx_queue_created_next = queue_ptr; + 8006bc2: 68fb ldr r3, [r7, #12] + 8006bc4: 68fa ldr r2, [r7, #12] + 8006bc6: 631a str r2, [r3, #48] ; 0x30 + queue_ptr -> tx_queue_created_previous = queue_ptr; + 8006bc8: 68fb ldr r3, [r7, #12] + 8006bca: 68fa ldr r2, [r7, #12] + 8006bcc: 635a str r2, [r3, #52] ; 0x34 + 8006bce: e011 b.n 8006bf4 <_tx_queue_create+0xbc> + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_queue = _tx_queue_created_ptr; + 8006bd0: 4b12 ldr r3, [pc, #72] ; (8006c1c <_tx_queue_create+0xe4>) + 8006bd2: 681b ldr r3, [r3, #0] + 8006bd4: 623b str r3, [r7, #32] + previous_queue = next_queue -> tx_queue_created_previous; + 8006bd6: 6a3b ldr r3, [r7, #32] + 8006bd8: 6b5b ldr r3, [r3, #52] ; 0x34 + 8006bda: 61fb str r3, [r7, #28] + + /* Place the new queue in the list. */ + next_queue -> tx_queue_created_previous = queue_ptr; + 8006bdc: 6a3b ldr r3, [r7, #32] + 8006bde: 68fa ldr r2, [r7, #12] + 8006be0: 635a str r2, [r3, #52] ; 0x34 + previous_queue -> tx_queue_created_next = queue_ptr; + 8006be2: 69fb ldr r3, [r7, #28] + 8006be4: 68fa ldr r2, [r7, #12] + 8006be6: 631a str r2, [r3, #48] ; 0x30 + + /* Setup this queues's created links. */ + queue_ptr -> tx_queue_created_previous = previous_queue; + 8006be8: 68fb ldr r3, [r7, #12] + 8006bea: 69fa ldr r2, [r7, #28] + 8006bec: 635a str r2, [r3, #52] ; 0x34 + queue_ptr -> tx_queue_created_next = next_queue; + 8006bee: 68fb ldr r3, [r7, #12] + 8006bf0: 6a3a ldr r2, [r7, #32] + 8006bf2: 631a str r2, [r3, #48] ; 0x30 + } + + /* Increment the created queue count. */ + _tx_queue_created_count++; + 8006bf4: 4b08 ldr r3, [pc, #32] ; (8006c18 <_tx_queue_create+0xe0>) + 8006bf6: 681b ldr r3, [r3, #0] + 8006bf8: 3301 adds r3, #1 + 8006bfa: 4a07 ldr r2, [pc, #28] ; (8006c18 <_tx_queue_create+0xe0>) + 8006bfc: 6013 str r3, [r2, #0] + 8006bfe: 6a7b ldr r3, [r7, #36] ; 0x24 + 8006c00: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006c02: 693b ldr r3, [r7, #16] + 8006c04: f383 8810 msr PRIMASK, r3 +} + 8006c08: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); + 8006c0a: 2300 movs r3, #0 +} + 8006c0c: 4618 mov r0, r3 + 8006c0e: 3730 adds r7, #48 ; 0x30 + 8006c10: 46bd mov sp, r7 + 8006c12: bd80 pop {r7, pc} + 8006c14: 51554555 .word 0x51554555 + 8006c18: 240c076c .word 0x240c076c + 8006c1c: 240c0768 .word 0x240c0768 + +08006c20 <_tx_queue_receive>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option) +{ + 8006c20: b580 push {r7, lr} + 8006c22: b096 sub sp, #88 ; 0x58 + 8006c24: af00 add r7, sp, #0 + 8006c26: 60f8 str r0, [r7, #12] + 8006c28: 60b9 str r1, [r7, #8] + 8006c2a: 607a str r2, [r7, #4] +TX_THREAD *previous_thread; +UINT status; + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + 8006c2c: 2300 movs r3, #0 + 8006c2e: 64bb str r3, [r7, #72] ; 0x48 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8006c30: f3ef 8310 mrs r3, PRIMASK + 8006c34: 633b str r3, [r7, #48] ; 0x30 + return(posture); + 8006c36: 6b3b ldr r3, [r7, #48] ; 0x30 + int_posture = __get_interrupt_posture(); + 8006c38: 62fb str r3, [r7, #44] ; 0x2c + __asm__ volatile ("CPSID i" : : : "memory"); + 8006c3a: b672 cpsid i + return(int_posture); + 8006c3c: 6afb ldr r3, [r7, #44] ; 0x2c + + /* Disable interrupts to receive message from queue. */ + TX_DISABLE + 8006c3e: 647b str r3, [r7, #68] ; 0x44 + + /* Log this kernel call. */ + TX_EL_QUEUE_RECEIVE_INSERT + + /* Pickup the thread suspension count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + 8006c40: 68fb ldr r3, [r7, #12] + 8006c42: 6adb ldr r3, [r3, #44] ; 0x2c + 8006c44: 643b str r3, [r7, #64] ; 0x40 + + /* Determine if there is anything in the queue. */ + if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES) + 8006c46: 68fb ldr r3, [r7, #12] + 8006c48: 691b ldr r3, [r3, #16] + 8006c4a: 2b00 cmp r3, #0 + 8006c4c: f000 8136 beq.w 8006ebc <_tx_queue_receive+0x29c> + { + + /* Determine if there are any suspensions. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8006c50: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006c52: 2b00 cmp r3, #0 + 8006c54: d13c bne.n 8006cd0 <_tx_queue_receive+0xb0> + { + + /* There is a message waiting in the queue and there are no suspensi. */ + + /* Setup source and destination pointers. */ + source = queue_ptr -> tx_queue_read; + 8006c56: 68fb ldr r3, [r7, #12] + 8006c58: 6a1b ldr r3, [r3, #32] + 8006c5a: 657b str r3, [r7, #84] ; 0x54 + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr); + 8006c5c: 68bb ldr r3, [r7, #8] + 8006c5e: 653b str r3, [r7, #80] ; 0x50 + size = queue_ptr -> tx_queue_message_size; + 8006c60: 68fb ldr r3, [r7, #12] + 8006c62: 689b ldr r3, [r3, #8] + 8006c64: 64fb str r3, [r7, #76] ; 0x4c + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + 8006c66: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006c68: 1d13 adds r3, r2, #4 + 8006c6a: 657b str r3, [r7, #84] ; 0x54 + 8006c6c: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006c6e: 1d19 adds r1, r3, #4 + 8006c70: 6539 str r1, [r7, #80] ; 0x50 + 8006c72: 6812 ldr r2, [r2, #0] + 8006c74: 601a str r2, [r3, #0] + 8006c76: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006c78: 2b01 cmp r3, #1 + 8006c7a: d90e bls.n 8006c9a <_tx_queue_receive+0x7a> + 8006c7c: e007 b.n 8006c8e <_tx_queue_receive+0x6e> + 8006c7e: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006c80: 1d13 adds r3, r2, #4 + 8006c82: 657b str r3, [r7, #84] ; 0x54 + 8006c84: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006c86: 1d19 adds r1, r3, #4 + 8006c88: 6539 str r1, [r7, #80] ; 0x50 + 8006c8a: 6812 ldr r2, [r2, #0] + 8006c8c: 601a str r2, [r3, #0] + 8006c8e: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006c90: 3b01 subs r3, #1 + 8006c92: 64fb str r3, [r7, #76] ; 0x4c + 8006c94: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006c96: 2b00 cmp r3, #0 + 8006c98: d1f1 bne.n 8006c7e <_tx_queue_receive+0x5e> + + /* Determine if we are at the end. */ + if (source == queue_ptr -> tx_queue_end) + 8006c9a: 68fb ldr r3, [r7, #12] + 8006c9c: 69db ldr r3, [r3, #28] + 8006c9e: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006ca0: 429a cmp r2, r3 + 8006ca2: d102 bne.n 8006caa <_tx_queue_receive+0x8a> + { + + /* Yes, wrap around to the beginning. */ + source = queue_ptr -> tx_queue_start; + 8006ca4: 68fb ldr r3, [r7, #12] + 8006ca6: 699b ldr r3, [r3, #24] + 8006ca8: 657b str r3, [r7, #84] ; 0x54 + } + + /* Setup the queue read pointer. */ + queue_ptr -> tx_queue_read = source; + 8006caa: 68fb ldr r3, [r7, #12] + 8006cac: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006cae: 621a str r2, [r3, #32] + + /* Increase the amount of available storage. */ + queue_ptr -> tx_queue_available_storage++; + 8006cb0: 68fb ldr r3, [r7, #12] + 8006cb2: 695b ldr r3, [r3, #20] + 8006cb4: 1c5a adds r2, r3, #1 + 8006cb6: 68fb ldr r3, [r7, #12] + 8006cb8: 615a str r2, [r3, #20] + + /* Decrease the enqueued count. */ + queue_ptr -> tx_queue_enqueued--; + 8006cba: 68fb ldr r3, [r7, #12] + 8006cbc: 691b ldr r3, [r3, #16] + 8006cbe: 1e5a subs r2, r3, #1 + 8006cc0: 68fb ldr r3, [r7, #12] + 8006cc2: 611a str r2, [r3, #16] + 8006cc4: 6c7b ldr r3, [r7, #68] ; 0x44 + 8006cc6: 62bb str r3, [r7, #40] ; 0x28 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006cc8: 6abb ldr r3, [r7, #40] ; 0x28 + 8006cca: f383 8810 msr PRIMASK, r3 +} + 8006cce: e163 b.n 8006f98 <_tx_queue_receive+0x378> + { + + /* At this point we know the queue is full. */ + + /* Pickup thread suspension list head pointer. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + 8006cd0: 68fb ldr r3, [r7, #12] + 8006cd2: 6a9b ldr r3, [r3, #40] ; 0x28 + 8006cd4: 63fb str r3, [r7, #60] ; 0x3c + + /* Now determine if there is a queue front suspension active. */ + + /* Is the front suspension flag set? */ + if (thread_ptr -> tx_thread_suspend_option == TX_TRUE) + 8006cd6: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006cd8: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 8006cdc: 2b01 cmp r3, #1 + 8006cde: d153 bne.n 8006d88 <_tx_queue_receive+0x168> + /* Yes, a queue front suspension is present. */ + + /* Return the message associated with this suspension. */ + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + 8006ce0: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006ce2: 6fdb ldr r3, [r3, #124] ; 0x7c + 8006ce4: 657b str r3, [r7, #84] ; 0x54 + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr); + 8006ce6: 68bb ldr r3, [r7, #8] + 8006ce8: 653b str r3, [r7, #80] ; 0x50 + size = queue_ptr -> tx_queue_message_size; + 8006cea: 68fb ldr r3, [r7, #12] + 8006cec: 689b ldr r3, [r3, #8] + 8006cee: 64fb str r3, [r7, #76] ; 0x4c + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + 8006cf0: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006cf2: 1d13 adds r3, r2, #4 + 8006cf4: 657b str r3, [r7, #84] ; 0x54 + 8006cf6: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006cf8: 1d19 adds r1, r3, #4 + 8006cfa: 6539 str r1, [r7, #80] ; 0x50 + 8006cfc: 6812 ldr r2, [r2, #0] + 8006cfe: 601a str r2, [r3, #0] + 8006d00: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006d02: 2b01 cmp r3, #1 + 8006d04: d90e bls.n 8006d24 <_tx_queue_receive+0x104> + 8006d06: e007 b.n 8006d18 <_tx_queue_receive+0xf8> + 8006d08: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006d0a: 1d13 adds r3, r2, #4 + 8006d0c: 657b str r3, [r7, #84] ; 0x54 + 8006d0e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006d10: 1d19 adds r1, r3, #4 + 8006d12: 6539 str r1, [r7, #80] ; 0x50 + 8006d14: 6812 ldr r2, [r2, #0] + 8006d16: 601a str r2, [r3, #0] + 8006d18: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006d1a: 3b01 subs r3, #1 + 8006d1c: 64fb str r3, [r7, #76] ; 0x4c + 8006d1e: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006d20: 2b00 cmp r3, #0 + 8006d22: d1f1 bne.n 8006d08 <_tx_queue_receive+0xe8> + + /* Message is now in the caller's destination. See if this is the only suspended thread + on the list. */ + suspended_count--; + 8006d24: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006d26: 3b01 subs r3, #1 + 8006d28: 643b str r3, [r7, #64] ; 0x40 + if (suspended_count == TX_NO_SUSPENSIONS) + 8006d2a: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006d2c: 2b00 cmp r3, #0 + 8006d2e: d103 bne.n 8006d38 <_tx_queue_receive+0x118> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + 8006d30: 68fb ldr r3, [r7, #12] + 8006d32: 2200 movs r2, #0 + 8006d34: 629a str r2, [r3, #40] ; 0x28 + 8006d36: e00e b.n 8006d56 <_tx_queue_receive+0x136> + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 8006d38: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006d3a: 6f1b ldr r3, [r3, #112] ; 0x70 + 8006d3c: 63bb str r3, [r7, #56] ; 0x38 + queue_ptr -> tx_queue_suspension_list = next_thread; + 8006d3e: 68fb ldr r3, [r7, #12] + 8006d40: 6bba ldr r2, [r7, #56] ; 0x38 + 8006d42: 629a str r2, [r3, #40] ; 0x28 + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 8006d44: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006d46: 6f5b ldr r3, [r3, #116] ; 0x74 + 8006d48: 637b str r3, [r7, #52] ; 0x34 + next_thread -> tx_thread_suspended_previous = previous_thread; + 8006d4a: 6bbb ldr r3, [r7, #56] ; 0x38 + 8006d4c: 6b7a ldr r2, [r7, #52] ; 0x34 + 8006d4e: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 8006d50: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006d52: 6bba ldr r2, [r7, #56] ; 0x38 + 8006d54: 671a str r2, [r3, #112] ; 0x70 + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + 8006d56: 68fb ldr r3, [r7, #12] + 8006d58: 6c3a ldr r2, [r7, #64] ; 0x40 + 8006d5a: 62da str r2, [r3, #44] ; 0x2c + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 8006d5c: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006d5e: 2200 movs r2, #0 + 8006d60: 669a str r2, [r3, #104] ; 0x68 + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + 8006d62: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006d64: 2200 movs r2, #0 + 8006d66: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 8006d6a: 4b8e ldr r3, [pc, #568] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006d6c: 681b ldr r3, [r3, #0] + 8006d6e: 3301 adds r3, #1 + 8006d70: 4a8c ldr r2, [pc, #560] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006d72: 6013 str r3, [r2, #0] + 8006d74: 6c7b ldr r3, [r7, #68] ; 0x44 + 8006d76: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006d78: 6a7b ldr r3, [r7, #36] ; 0x24 + 8006d7a: f383 8810 msr PRIMASK, r3 +} + 8006d7e: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); + 8006d80: 6bf8 ldr r0, [r7, #60] ; 0x3c + 8006d82: f000 fdb1 bl 80078e8 <_tx_thread_system_resume> + 8006d86: e107 b.n 8006f98 <_tx_queue_receive+0x378> + /* At this point, we know that the queue is full and there + are one or more threads suspended trying to send another + message to this queue. */ + + /* Setup source and destination pointers. */ + source = queue_ptr -> tx_queue_read; + 8006d88: 68fb ldr r3, [r7, #12] + 8006d8a: 6a1b ldr r3, [r3, #32] + 8006d8c: 657b str r3, [r7, #84] ; 0x54 + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr); + 8006d8e: 68bb ldr r3, [r7, #8] + 8006d90: 653b str r3, [r7, #80] ; 0x50 + size = queue_ptr -> tx_queue_message_size; + 8006d92: 68fb ldr r3, [r7, #12] + 8006d94: 689b ldr r3, [r3, #8] + 8006d96: 64fb str r3, [r7, #76] ; 0x4c + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + 8006d98: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006d9a: 1d13 adds r3, r2, #4 + 8006d9c: 657b str r3, [r7, #84] ; 0x54 + 8006d9e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006da0: 1d19 adds r1, r3, #4 + 8006da2: 6539 str r1, [r7, #80] ; 0x50 + 8006da4: 6812 ldr r2, [r2, #0] + 8006da6: 601a str r2, [r3, #0] + 8006da8: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006daa: 2b01 cmp r3, #1 + 8006dac: d90e bls.n 8006dcc <_tx_queue_receive+0x1ac> + 8006dae: e007 b.n 8006dc0 <_tx_queue_receive+0x1a0> + 8006db0: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006db2: 1d13 adds r3, r2, #4 + 8006db4: 657b str r3, [r7, #84] ; 0x54 + 8006db6: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006db8: 1d19 adds r1, r3, #4 + 8006dba: 6539 str r1, [r7, #80] ; 0x50 + 8006dbc: 6812 ldr r2, [r2, #0] + 8006dbe: 601a str r2, [r3, #0] + 8006dc0: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006dc2: 3b01 subs r3, #1 + 8006dc4: 64fb str r3, [r7, #76] ; 0x4c + 8006dc6: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006dc8: 2b00 cmp r3, #0 + 8006dca: d1f1 bne.n 8006db0 <_tx_queue_receive+0x190> + + /* Determine if we are at the end. */ + if (source == queue_ptr -> tx_queue_end) + 8006dcc: 68fb ldr r3, [r7, #12] + 8006dce: 69db ldr r3, [r3, #28] + 8006dd0: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006dd2: 429a cmp r2, r3 + 8006dd4: d102 bne.n 8006ddc <_tx_queue_receive+0x1bc> + { + + /* Yes, wrap around to the beginning. */ + source = queue_ptr -> tx_queue_start; + 8006dd6: 68fb ldr r3, [r7, #12] + 8006dd8: 699b ldr r3, [r3, #24] + 8006dda: 657b str r3, [r7, #84] ; 0x54 + } + + /* Setup the queue read pointer. */ + queue_ptr -> tx_queue_read = source; + 8006ddc: 68fb ldr r3, [r7, #12] + 8006dde: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006de0: 621a str r2, [r3, #32] + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + 8006de2: 4b70 ldr r3, [pc, #448] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006de4: 681b ldr r3, [r3, #0] + 8006de6: 3301 adds r3, #1 + 8006de8: 4a6e ldr r2, [pc, #440] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006dea: 6013 str r3, [r2, #0] + /* Disable interrupts again. */ + TX_DISABLE +#endif + + /* Decrement the preemption disable variable. */ + _tx_thread_preempt_disable--; + 8006dec: 4b6d ldr r3, [pc, #436] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006dee: 681b ldr r3, [r3, #0] + 8006df0: 3b01 subs r3, #1 + 8006df2: 4a6c ldr r2, [pc, #432] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006df4: 6013 str r3, [r2, #0] + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + 8006df6: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006df8: 6fdb ldr r3, [r3, #124] ; 0x7c + 8006dfa: 657b str r3, [r7, #84] ; 0x54 + destination = queue_ptr -> tx_queue_write; + 8006dfc: 68fb ldr r3, [r7, #12] + 8006dfe: 6a5b ldr r3, [r3, #36] ; 0x24 + 8006e00: 653b str r3, [r7, #80] ; 0x50 + size = queue_ptr -> tx_queue_message_size; + 8006e02: 68fb ldr r3, [r7, #12] + 8006e04: 689b ldr r3, [r3, #8] + 8006e06: 64fb str r3, [r7, #76] ; 0x4c + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + 8006e08: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006e0a: 1d13 adds r3, r2, #4 + 8006e0c: 657b str r3, [r7, #84] ; 0x54 + 8006e0e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006e10: 1d19 adds r1, r3, #4 + 8006e12: 6539 str r1, [r7, #80] ; 0x50 + 8006e14: 6812 ldr r2, [r2, #0] + 8006e16: 601a str r2, [r3, #0] + 8006e18: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006e1a: 2b01 cmp r3, #1 + 8006e1c: d90e bls.n 8006e3c <_tx_queue_receive+0x21c> + 8006e1e: e007 b.n 8006e30 <_tx_queue_receive+0x210> + 8006e20: 6d7a ldr r2, [r7, #84] ; 0x54 + 8006e22: 1d13 adds r3, r2, #4 + 8006e24: 657b str r3, [r7, #84] ; 0x54 + 8006e26: 6d3b ldr r3, [r7, #80] ; 0x50 + 8006e28: 1d19 adds r1, r3, #4 + 8006e2a: 6539 str r1, [r7, #80] ; 0x50 + 8006e2c: 6812 ldr r2, [r2, #0] + 8006e2e: 601a str r2, [r3, #0] + 8006e30: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006e32: 3b01 subs r3, #1 + 8006e34: 64fb str r3, [r7, #76] ; 0x4c + 8006e36: 6cfb ldr r3, [r7, #76] ; 0x4c + 8006e38: 2b00 cmp r3, #0 + 8006e3a: d1f1 bne.n 8006e20 <_tx_queue_receive+0x200> + + /* Determine if we are at the end. */ + if (destination == queue_ptr -> tx_queue_end) + 8006e3c: 68fb ldr r3, [r7, #12] + 8006e3e: 69db ldr r3, [r3, #28] + 8006e40: 6d3a ldr r2, [r7, #80] ; 0x50 + 8006e42: 429a cmp r2, r3 + 8006e44: d102 bne.n 8006e4c <_tx_queue_receive+0x22c> + { + + /* Yes, wrap around to the beginning. */ + destination = queue_ptr -> tx_queue_start; + 8006e46: 68fb ldr r3, [r7, #12] + 8006e48: 699b ldr r3, [r3, #24] + 8006e4a: 653b str r3, [r7, #80] ; 0x50 + } + + /* Adjust the write pointer. */ + queue_ptr -> tx_queue_write = destination; + 8006e4c: 68fb ldr r3, [r7, #12] + 8006e4e: 6d3a ldr r2, [r7, #80] ; 0x50 + 8006e50: 625a str r2, [r3, #36] ; 0x24 + + /* Pickup thread pointer. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + 8006e52: 68fb ldr r3, [r7, #12] + 8006e54: 6a9b ldr r3, [r3, #40] ; 0x28 + 8006e56: 63fb str r3, [r7, #60] ; 0x3c + + /* Message is now in the queue. See if this is the only suspended thread + on the list. */ + suspended_count--; + 8006e58: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006e5a: 3b01 subs r3, #1 + 8006e5c: 643b str r3, [r7, #64] ; 0x40 + if (suspended_count == TX_NO_SUSPENSIONS) + 8006e5e: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006e60: 2b00 cmp r3, #0 + 8006e62: d103 bne.n 8006e6c <_tx_queue_receive+0x24c> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + 8006e64: 68fb ldr r3, [r7, #12] + 8006e66: 2200 movs r2, #0 + 8006e68: 629a str r2, [r3, #40] ; 0x28 + 8006e6a: e00e b.n 8006e8a <_tx_queue_receive+0x26a> + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 8006e6c: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006e6e: 6f1b ldr r3, [r3, #112] ; 0x70 + 8006e70: 63bb str r3, [r7, #56] ; 0x38 + queue_ptr -> tx_queue_suspension_list = next_thread; + 8006e72: 68fb ldr r3, [r7, #12] + 8006e74: 6bba ldr r2, [r7, #56] ; 0x38 + 8006e76: 629a str r2, [r3, #40] ; 0x28 + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 8006e78: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006e7a: 6f5b ldr r3, [r3, #116] ; 0x74 + 8006e7c: 637b str r3, [r7, #52] ; 0x34 + next_thread -> tx_thread_suspended_previous = previous_thread; + 8006e7e: 6bbb ldr r3, [r7, #56] ; 0x38 + 8006e80: 6b7a ldr r2, [r7, #52] ; 0x34 + 8006e82: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 8006e84: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006e86: 6bba ldr r2, [r7, #56] ; 0x38 + 8006e88: 671a str r2, [r3, #112] ; 0x70 + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + 8006e8a: 68fb ldr r3, [r7, #12] + 8006e8c: 6c3a ldr r2, [r7, #64] ; 0x40 + 8006e8e: 62da str r2, [r3, #44] ; 0x2c + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 8006e90: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006e92: 2200 movs r2, #0 + 8006e94: 669a str r2, [r3, #104] ; 0x68 + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + 8006e96: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006e98: 2200 movs r2, #0 + 8006e9a: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 8006e9e: 4b41 ldr r3, [pc, #260] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006ea0: 681b ldr r3, [r3, #0] + 8006ea2: 3301 adds r3, #1 + 8006ea4: 4a3f ldr r2, [pc, #252] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006ea6: 6013 str r3, [r2, #0] + 8006ea8: 6c7b ldr r3, [r7, #68] ; 0x44 + 8006eaa: 623b str r3, [r7, #32] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006eac: 6a3b ldr r3, [r7, #32] + 8006eae: f383 8810 msr PRIMASK, r3 +} + 8006eb2: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); + 8006eb4: 6bf8 ldr r0, [r7, #60] ; 0x3c + 8006eb6: f000 fd17 bl 80078e8 <_tx_thread_system_resume> + 8006eba: e06d b.n 8006f98 <_tx_queue_receive+0x378> + } + } + } + + /* Determine if the request specifies suspension. */ + else if (wait_option != TX_NO_WAIT) + 8006ebc: 687b ldr r3, [r7, #4] + 8006ebe: 2b00 cmp r3, #0 + 8006ec0: d062 beq.n 8006f88 <_tx_queue_receive+0x368> + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + 8006ec2: 4b38 ldr r3, [pc, #224] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006ec4: 681b ldr r3, [r3, #0] + 8006ec6: 2b00 cmp r3, #0 + 8006ec8: d008 beq.n 8006edc <_tx_queue_receive+0x2bc> + 8006eca: 6c7b ldr r3, [r7, #68] ; 0x44 + 8006ecc: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006ece: 69fb ldr r3, [r7, #28] + 8006ed0: f383 8810 msr PRIMASK, r3 +} + 8006ed4: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_QUEUE_EMPTY; + 8006ed6: 230a movs r3, #10 + 8006ed8: 64bb str r3, [r7, #72] ; 0x48 + 8006eda: e05d b.n 8006f98 <_tx_queue_receive+0x378> + /* Increment the number of empty suspensions on this queue. */ + queue_ptr -> tx_queue_performance_empty_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8006edc: 4b32 ldr r3, [pc, #200] ; (8006fa8 <_tx_queue_receive+0x388>) + 8006ede: 681b ldr r3, [r3, #0] + 8006ee0: 63fb str r3, [r7, #60] ; 0x3c + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_queue_cleanup); + 8006ee2: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006ee4: 4a31 ldr r2, [pc, #196] ; (8006fac <_tx_queue_receive+0x38c>) + 8006ee6: 669a str r2, [r3, #104] ; 0x68 + + /* Setup cleanup information, i.e. this queue control + block and the source pointer. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) queue_ptr; + 8006ee8: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006eea: 68fa ldr r2, [r7, #12] + 8006eec: 66da str r2, [r3, #108] ; 0x6c + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) destination_ptr; + 8006eee: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006ef0: 68ba ldr r2, [r7, #8] + 8006ef2: 67da str r2, [r3, #124] ; 0x7c + thread_ptr -> tx_thread_suspend_option = TX_FALSE; + 8006ef4: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006ef6: 2200 movs r2, #0 + 8006ef8: f8c3 2080 str.w r2, [r3, #128] ; 0x80 + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; + 8006efc: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006efe: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 8006f02: 1c5a adds r2, r3, #1 + 8006f04: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f06: f8c3 20ac str.w r2, [r3, #172] ; 0xac +#endif + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8006f0a: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006f0c: 2b00 cmp r3, #0 + 8006f0e: d109 bne.n 8006f24 <_tx_queue_receive+0x304> + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr; + 8006f10: 68fb ldr r3, [r7, #12] + 8006f12: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006f14: 629a str r2, [r3, #40] ; 0x28 + thread_ptr -> tx_thread_suspended_next = thread_ptr; + 8006f16: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f18: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006f1a: 671a str r2, [r3, #112] ; 0x70 + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + 8006f1c: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f1e: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006f20: 675a str r2, [r3, #116] ; 0x74 + 8006f22: e011 b.n 8006f48 <_tx_queue_receive+0x328> + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = queue_ptr -> tx_queue_suspension_list; + 8006f24: 68fb ldr r3, [r7, #12] + 8006f26: 6a9b ldr r3, [r3, #40] ; 0x28 + 8006f28: 63bb str r3, [r7, #56] ; 0x38 + thread_ptr -> tx_thread_suspended_next = next_thread; + 8006f2a: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f2c: 6bba ldr r2, [r7, #56] ; 0x38 + 8006f2e: 671a str r2, [r3, #112] ; 0x70 + previous_thread = next_thread -> tx_thread_suspended_previous; + 8006f30: 6bbb ldr r3, [r7, #56] ; 0x38 + 8006f32: 6f5b ldr r3, [r3, #116] ; 0x74 + 8006f34: 637b str r3, [r7, #52] ; 0x34 + thread_ptr -> tx_thread_suspended_previous = previous_thread; + 8006f36: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f38: 6b7a ldr r2, [r7, #52] ; 0x34 + 8006f3a: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = thread_ptr; + 8006f3c: 6b7b ldr r3, [r7, #52] ; 0x34 + 8006f3e: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006f40: 671a str r2, [r3, #112] ; 0x70 + next_thread -> tx_thread_suspended_previous = thread_ptr; + 8006f42: 6bbb ldr r3, [r7, #56] ; 0x38 + 8006f44: 6bfa ldr r2, [r7, #60] ; 0x3c + 8006f46: 675a str r2, [r3, #116] ; 0x74 + } + + /* Increment the suspended thread count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count + ((UINT) 1); + 8006f48: 6c3b ldr r3, [r7, #64] ; 0x40 + 8006f4a: 1c5a adds r2, r3, #1 + 8006f4c: 68fb ldr r3, [r7, #12] + 8006f4e: 62da str r2, [r3, #44] ; 0x2c + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_QUEUE_SUSP; + 8006f50: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f52: 2205 movs r2, #5 + 8006f54: 631a str r2, [r3, #48] ; 0x30 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + 8006f56: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f58: 2201 movs r2, #1 + 8006f5a: 639a str r2, [r3, #56] ; 0x38 + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + 8006f5c: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f5e: 687a ldr r2, [r7, #4] + 8006f60: 64da str r2, [r3, #76] ; 0x4c + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 8006f62: 4b10 ldr r3, [pc, #64] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006f64: 681b ldr r3, [r3, #0] + 8006f66: 3301 adds r3, #1 + 8006f68: 4a0e ldr r2, [pc, #56] ; (8006fa4 <_tx_queue_receive+0x384>) + 8006f6a: 6013 str r3, [r2, #0] + 8006f6c: 6c7b ldr r3, [r7, #68] ; 0x44 + 8006f6e: 61bb str r3, [r7, #24] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006f70: 69bb ldr r3, [r7, #24] + 8006f72: f383 8810 msr PRIMASK, r3 +} + 8006f76: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + 8006f78: 6bf8 ldr r0, [r7, #60] ; 0x3c + 8006f7a: f000 fdb5 bl 8007ae8 <_tx_thread_system_suspend> +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + 8006f7e: 6bfb ldr r3, [r7, #60] ; 0x3c + 8006f80: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 8006f84: 64bb str r3, [r7, #72] ; 0x48 + 8006f86: e007 b.n 8006f98 <_tx_queue_receive+0x378> + 8006f88: 6c7b ldr r3, [r7, #68] ; 0x44 + 8006f8a: 617b str r3, [r7, #20] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8006f8c: 697b ldr r3, [r7, #20] + 8006f8e: f383 8810 msr PRIMASK, r3 +} + 8006f92: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_QUEUE_EMPTY; + 8006f94: 230a movs r3, #10 + 8006f96: 64bb str r3, [r7, #72] ; 0x48 + } + + /* Return completion status. */ + return(status); + 8006f98: 6cbb ldr r3, [r7, #72] ; 0x48 +} + 8006f9a: 4618 mov r0, r3 + 8006f9c: 3758 adds r7, #88 ; 0x58 + 8006f9e: 46bd mov sp, r7 + 8006fa0: bd80 pop {r7, pc} + 8006fa2: bf00 nop + 8006fa4: 240c0830 .word 0x240c0830 + 8006fa8: 240c0798 .word 0x240c0798 + 8006fac: 08006a31 .word 0x08006a31 + +08006fb0 <_tx_queue_send>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option) +{ + 8006fb0: b580 push {r7, lr} + 8006fb2: b094 sub sp, #80 ; 0x50 + 8006fb4: af00 add r7, sp, #0 + 8006fb6: 60f8 str r0, [r7, #12] + 8006fb8: 60b9 str r1, [r7, #8] + 8006fba: 607a str r2, [r7, #4] +VOID (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr); +#endif + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + 8006fbc: 2300 movs r3, #0 + 8006fbe: 643b str r3, [r7, #64] ; 0x40 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8006fc0: f3ef 8310 mrs r3, PRIMASK + 8006fc4: 62bb str r3, [r7, #40] ; 0x28 + return(posture); + 8006fc6: 6abb ldr r3, [r7, #40] ; 0x28 + int_posture = __get_interrupt_posture(); + 8006fc8: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("CPSID i" : : : "memory"); + 8006fca: b672 cpsid i + return(int_posture); + 8006fcc: 6a7b ldr r3, [r7, #36] ; 0x24 + + /* Disable interrupts to place message in the queue. */ + TX_DISABLE + 8006fce: 63fb str r3, [r7, #60] ; 0x3c + + /* Log this kernel call. */ + TX_EL_QUEUE_SEND_INSERT + + /* Pickup the thread suspension count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + 8006fd0: 68fb ldr r3, [r7, #12] + 8006fd2: 6adb ldr r3, [r3, #44] ; 0x2c + 8006fd4: 63bb str r3, [r7, #56] ; 0x38 + + /* Determine if there is room in the queue. */ + if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES) + 8006fd6: 68fb ldr r3, [r7, #12] + 8006fd8: 695b ldr r3, [r3, #20] + 8006fda: 2b00 cmp r3, #0 + 8006fdc: f000 809b beq.w 8007116 <_tx_queue_send+0x166> + { + + /* There is room for the message in the queue. */ + + /* Determine if there are suspended on this queue. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8006fe0: 6bbb ldr r3, [r7, #56] ; 0x38 + 8006fe2: 2b00 cmp r3, #0 + 8006fe4: d13c bne.n 8007060 <_tx_queue_send+0xb0> + { + + /* No suspended threads, simply place the message in the queue. */ + + /* Reduce the amount of available storage. */ + queue_ptr -> tx_queue_available_storage--; + 8006fe6: 68fb ldr r3, [r7, #12] + 8006fe8: 695b ldr r3, [r3, #20] + 8006fea: 1e5a subs r2, r3, #1 + 8006fec: 68fb ldr r3, [r7, #12] + 8006fee: 615a str r2, [r3, #20] + + /* Increase the enqueued count. */ + queue_ptr -> tx_queue_enqueued++; + 8006ff0: 68fb ldr r3, [r7, #12] + 8006ff2: 691b ldr r3, [r3, #16] + 8006ff4: 1c5a adds r2, r3, #1 + 8006ff6: 68fb ldr r3, [r7, #12] + 8006ff8: 611a str r2, [r3, #16] + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr); + 8006ffa: 68bb ldr r3, [r7, #8] + 8006ffc: 64fb str r3, [r7, #76] ; 0x4c + destination = queue_ptr -> tx_queue_write; + 8006ffe: 68fb ldr r3, [r7, #12] + 8007000: 6a5b ldr r3, [r3, #36] ; 0x24 + 8007002: 64bb str r3, [r7, #72] ; 0x48 + size = queue_ptr -> tx_queue_message_size; + 8007004: 68fb ldr r3, [r7, #12] + 8007006: 689b ldr r3, [r3, #8] + 8007008: 647b str r3, [r7, #68] ; 0x44 + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + 800700a: 6cfa ldr r2, [r7, #76] ; 0x4c + 800700c: 1d13 adds r3, r2, #4 + 800700e: 64fb str r3, [r7, #76] ; 0x4c + 8007010: 6cbb ldr r3, [r7, #72] ; 0x48 + 8007012: 1d19 adds r1, r3, #4 + 8007014: 64b9 str r1, [r7, #72] ; 0x48 + 8007016: 6812 ldr r2, [r2, #0] + 8007018: 601a str r2, [r3, #0] + 800701a: 6c7b ldr r3, [r7, #68] ; 0x44 + 800701c: 2b01 cmp r3, #1 + 800701e: d90e bls.n 800703e <_tx_queue_send+0x8e> + 8007020: e007 b.n 8007032 <_tx_queue_send+0x82> + 8007022: 6cfa ldr r2, [r7, #76] ; 0x4c + 8007024: 1d13 adds r3, r2, #4 + 8007026: 64fb str r3, [r7, #76] ; 0x4c + 8007028: 6cbb ldr r3, [r7, #72] ; 0x48 + 800702a: 1d19 adds r1, r3, #4 + 800702c: 64b9 str r1, [r7, #72] ; 0x48 + 800702e: 6812 ldr r2, [r2, #0] + 8007030: 601a str r2, [r3, #0] + 8007032: 6c7b ldr r3, [r7, #68] ; 0x44 + 8007034: 3b01 subs r3, #1 + 8007036: 647b str r3, [r7, #68] ; 0x44 + 8007038: 6c7b ldr r3, [r7, #68] ; 0x44 + 800703a: 2b00 cmp r3, #0 + 800703c: d1f1 bne.n 8007022 <_tx_queue_send+0x72> + + /* Determine if we are at the end. */ + if (destination == queue_ptr -> tx_queue_end) + 800703e: 68fb ldr r3, [r7, #12] + 8007040: 69db ldr r3, [r3, #28] + 8007042: 6cba ldr r2, [r7, #72] ; 0x48 + 8007044: 429a cmp r2, r3 + 8007046: d102 bne.n 800704e <_tx_queue_send+0x9e> + { + + /* Yes, wrap around to the beginning. */ + destination = queue_ptr -> tx_queue_start; + 8007048: 68fb ldr r3, [r7, #12] + 800704a: 699b ldr r3, [r3, #24] + 800704c: 64bb str r3, [r7, #72] ; 0x48 + } + + /* Adjust the write pointer. */ + queue_ptr -> tx_queue_write = destination; + 800704e: 68fb ldr r3, [r7, #12] + 8007050: 6cba ldr r2, [r7, #72] ; 0x48 + 8007052: 625a str r2, [r3, #36] ; 0x24 + 8007054: 6bfb ldr r3, [r7, #60] ; 0x3c + 8007056: 623b str r3, [r7, #32] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007058: 6a3b ldr r3, [r7, #32] + 800705a: f383 8810 msr PRIMASK, r3 +} + 800705e: e0c8 b.n 80071f2 <_tx_queue_send+0x242> + /* There is a thread suspended on an empty queue. Simply + copy the message to the suspended thread's destination + pointer. */ + + /* Pickup the head of the suspension list. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + 8007060: 68fb ldr r3, [r7, #12] + 8007062: 6a9b ldr r3, [r3, #40] ; 0x28 + 8007064: 637b str r3, [r7, #52] ; 0x34 + + /* See if this is the only suspended thread on the list. */ + suspended_count--; + 8007066: 6bbb ldr r3, [r7, #56] ; 0x38 + 8007068: 3b01 subs r3, #1 + 800706a: 63bb str r3, [r7, #56] ; 0x38 + if (suspended_count == TX_NO_SUSPENSIONS) + 800706c: 6bbb ldr r3, [r7, #56] ; 0x38 + 800706e: 2b00 cmp r3, #0 + 8007070: d103 bne.n 800707a <_tx_queue_send+0xca> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + 8007072: 68fb ldr r3, [r7, #12] + 8007074: 2200 movs r2, #0 + 8007076: 629a str r2, [r3, #40] ; 0x28 + 8007078: e012 b.n 80070a0 <_tx_queue_send+0xf0> + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr -> tx_thread_suspended_next; + 800707a: 6b7b ldr r3, [r7, #52] ; 0x34 + 800707c: 6f1a ldr r2, [r3, #112] ; 0x70 + 800707e: 68fb ldr r3, [r7, #12] + 8007080: 629a str r2, [r3, #40] ; 0x28 + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 8007082: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007084: 6f1b ldr r3, [r3, #112] ; 0x70 + 8007086: 633b str r3, [r7, #48] ; 0x30 + queue_ptr -> tx_queue_suspension_list = next_thread; + 8007088: 68fb ldr r3, [r7, #12] + 800708a: 6b3a ldr r2, [r7, #48] ; 0x30 + 800708c: 629a str r2, [r3, #40] ; 0x28 + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 800708e: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007090: 6f5b ldr r3, [r3, #116] ; 0x74 + 8007092: 62fb str r3, [r7, #44] ; 0x2c + next_thread -> tx_thread_suspended_previous = previous_thread; + 8007094: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007096: 6afa ldr r2, [r7, #44] ; 0x2c + 8007098: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 800709a: 6afb ldr r3, [r7, #44] ; 0x2c + 800709c: 6b3a ldr r2, [r7, #48] ; 0x30 + 800709e: 671a str r2, [r3, #112] ; 0x70 + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + 80070a0: 68fb ldr r3, [r7, #12] + 80070a2: 6bba ldr r2, [r7, #56] ; 0x38 + 80070a4: 62da str r2, [r3, #44] ; 0x2c + + /* Prepare for resumption of the thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 80070a6: 6b7b ldr r3, [r7, #52] ; 0x34 + 80070a8: 2200 movs r2, #0 + 80070aa: 669a str r2, [r3, #104] ; 0x68 + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr); + 80070ac: 68bb ldr r3, [r7, #8] + 80070ae: 64fb str r3, [r7, #76] ; 0x4c + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + 80070b0: 6b7b ldr r3, [r7, #52] ; 0x34 + 80070b2: 6fdb ldr r3, [r3, #124] ; 0x7c + 80070b4: 64bb str r3, [r7, #72] ; 0x48 + size = queue_ptr -> tx_queue_message_size; + 80070b6: 68fb ldr r3, [r7, #12] + 80070b8: 689b ldr r3, [r3, #8] + 80070ba: 647b str r3, [r7, #68] ; 0x44 + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + 80070bc: 6cfa ldr r2, [r7, #76] ; 0x4c + 80070be: 1d13 adds r3, r2, #4 + 80070c0: 64fb str r3, [r7, #76] ; 0x4c + 80070c2: 6cbb ldr r3, [r7, #72] ; 0x48 + 80070c4: 1d19 adds r1, r3, #4 + 80070c6: 64b9 str r1, [r7, #72] ; 0x48 + 80070c8: 6812 ldr r2, [r2, #0] + 80070ca: 601a str r2, [r3, #0] + 80070cc: 6c7b ldr r3, [r7, #68] ; 0x44 + 80070ce: 2b01 cmp r3, #1 + 80070d0: d90e bls.n 80070f0 <_tx_queue_send+0x140> + 80070d2: e007 b.n 80070e4 <_tx_queue_send+0x134> + 80070d4: 6cfa ldr r2, [r7, #76] ; 0x4c + 80070d6: 1d13 adds r3, r2, #4 + 80070d8: 64fb str r3, [r7, #76] ; 0x4c + 80070da: 6cbb ldr r3, [r7, #72] ; 0x48 + 80070dc: 1d19 adds r1, r3, #4 + 80070de: 64b9 str r1, [r7, #72] ; 0x48 + 80070e0: 6812 ldr r2, [r2, #0] + 80070e2: 601a str r2, [r3, #0] + 80070e4: 6c7b ldr r3, [r7, #68] ; 0x44 + 80070e6: 3b01 subs r3, #1 + 80070e8: 647b str r3, [r7, #68] ; 0x44 + 80070ea: 6c7b ldr r3, [r7, #68] ; 0x44 + 80070ec: 2b00 cmp r3, #0 + 80070ee: d1f1 bne.n 80070d4 <_tx_queue_send+0x124> + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + 80070f0: 6b7b ldr r3, [r7, #52] ; 0x34 + 80070f2: 2200 movs r2, #0 + 80070f4: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 80070f8: 4b40 ldr r3, [pc, #256] ; (80071fc <_tx_queue_send+0x24c>) + 80070fa: 681b ldr r3, [r3, #0] + 80070fc: 3301 adds r3, #1 + 80070fe: 4a3f ldr r2, [pc, #252] ; (80071fc <_tx_queue_send+0x24c>) + 8007100: 6013 str r3, [r2, #0] + 8007102: 6bfb ldr r3, [r7, #60] ; 0x3c + 8007104: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007106: 69fb ldr r3, [r7, #28] + 8007108: f383 8810 msr PRIMASK, r3 +} + 800710c: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); + 800710e: 6b78 ldr r0, [r7, #52] ; 0x34 + 8007110: f000 fbea bl 80078e8 <_tx_thread_system_resume> + 8007114: e06d b.n 80071f2 <_tx_queue_send+0x242> +#endif + } + } + + /* At this point, the queue is full. Determine if suspension is requested. */ + else if (wait_option != TX_NO_WAIT) + 8007116: 687b ldr r3, [r7, #4] + 8007118: 2b00 cmp r3, #0 + 800711a: d062 beq.n 80071e2 <_tx_queue_send+0x232> + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + 800711c: 4b37 ldr r3, [pc, #220] ; (80071fc <_tx_queue_send+0x24c>) + 800711e: 681b ldr r3, [r3, #0] + 8007120: 2b00 cmp r3, #0 + 8007122: d008 beq.n 8007136 <_tx_queue_send+0x186> + 8007124: 6bfb ldr r3, [r7, #60] ; 0x3c + 8007126: 61bb str r3, [r7, #24] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007128: 69bb ldr r3, [r7, #24] + 800712a: f383 8810 msr PRIMASK, r3 +} + 800712e: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_QUEUE_FULL; + 8007130: 230b movs r3, #11 + 8007132: 643b str r3, [r7, #64] ; 0x40 + 8007134: e05d b.n 80071f2 <_tx_queue_send+0x242> + /* Increment the number of full suspensions on this queue. */ + queue_ptr -> tx_queue_performance_full_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8007136: 4b32 ldr r3, [pc, #200] ; (8007200 <_tx_queue_send+0x250>) + 8007138: 681b ldr r3, [r3, #0] + 800713a: 637b str r3, [r7, #52] ; 0x34 + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_queue_cleanup); + 800713c: 6b7b ldr r3, [r7, #52] ; 0x34 + 800713e: 4a31 ldr r2, [pc, #196] ; (8007204 <_tx_queue_send+0x254>) + 8007140: 669a str r2, [r3, #104] ; 0x68 + + /* Setup cleanup information, i.e. this queue control + block and the source pointer. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) queue_ptr; + 8007142: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007144: 68fa ldr r2, [r7, #12] + 8007146: 66da str r2, [r3, #108] ; 0x6c + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) source_ptr; + 8007148: 6b7b ldr r3, [r7, #52] ; 0x34 + 800714a: 68ba ldr r2, [r7, #8] + 800714c: 67da str r2, [r3, #124] ; 0x7c + thread_ptr -> tx_thread_suspend_option = TX_FALSE; + 800714e: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007150: 2200 movs r2, #0 + 8007152: f8c3 2080 str.w r2, [r3, #128] ; 0x80 + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; + 8007156: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007158: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 800715c: 1c5a adds r2, r3, #1 + 800715e: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007160: f8c3 20ac str.w r2, [r3, #172] ; 0xac +#endif + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 8007164: 6bbb ldr r3, [r7, #56] ; 0x38 + 8007166: 2b00 cmp r3, #0 + 8007168: d109 bne.n 800717e <_tx_queue_send+0x1ce> + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr; + 800716a: 68fb ldr r3, [r7, #12] + 800716c: 6b7a ldr r2, [r7, #52] ; 0x34 + 800716e: 629a str r2, [r3, #40] ; 0x28 + thread_ptr -> tx_thread_suspended_next = thread_ptr; + 8007170: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007172: 6b7a ldr r2, [r7, #52] ; 0x34 + 8007174: 671a str r2, [r3, #112] ; 0x70 + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + 8007176: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007178: 6b7a ldr r2, [r7, #52] ; 0x34 + 800717a: 675a str r2, [r3, #116] ; 0x74 + 800717c: e011 b.n 80071a2 <_tx_queue_send+0x1f2> + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = queue_ptr -> tx_queue_suspension_list; + 800717e: 68fb ldr r3, [r7, #12] + 8007180: 6a9b ldr r3, [r3, #40] ; 0x28 + 8007182: 633b str r3, [r7, #48] ; 0x30 + thread_ptr -> tx_thread_suspended_next = next_thread; + 8007184: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007186: 6b3a ldr r2, [r7, #48] ; 0x30 + 8007188: 671a str r2, [r3, #112] ; 0x70 + previous_thread = next_thread -> tx_thread_suspended_previous; + 800718a: 6b3b ldr r3, [r7, #48] ; 0x30 + 800718c: 6f5b ldr r3, [r3, #116] ; 0x74 + 800718e: 62fb str r3, [r7, #44] ; 0x2c + thread_ptr -> tx_thread_suspended_previous = previous_thread; + 8007190: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007192: 6afa ldr r2, [r7, #44] ; 0x2c + 8007194: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = thread_ptr; + 8007196: 6afb ldr r3, [r7, #44] ; 0x2c + 8007198: 6b7a ldr r2, [r7, #52] ; 0x34 + 800719a: 671a str r2, [r3, #112] ; 0x70 + next_thread -> tx_thread_suspended_previous = thread_ptr; + 800719c: 6b3b ldr r3, [r7, #48] ; 0x30 + 800719e: 6b7a ldr r2, [r7, #52] ; 0x34 + 80071a0: 675a str r2, [r3, #116] ; 0x74 + } + + /* Increment the suspended thread count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count + ((UINT) 1); + 80071a2: 6bbb ldr r3, [r7, #56] ; 0x38 + 80071a4: 1c5a adds r2, r3, #1 + 80071a6: 68fb ldr r3, [r7, #12] + 80071a8: 62da str r2, [r3, #44] ; 0x2c + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_QUEUE_SUSP; + 80071aa: 6b7b ldr r3, [r7, #52] ; 0x34 + 80071ac: 2205 movs r2, #5 + 80071ae: 631a str r2, [r3, #48] ; 0x30 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + 80071b0: 6b7b ldr r3, [r7, #52] ; 0x34 + 80071b2: 2201 movs r2, #1 + 80071b4: 639a str r2, [r3, #56] ; 0x38 + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + 80071b6: 6b7b ldr r3, [r7, #52] ; 0x34 + 80071b8: 687a ldr r2, [r7, #4] + 80071ba: 64da str r2, [r3, #76] ; 0x4c + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 80071bc: 4b0f ldr r3, [pc, #60] ; (80071fc <_tx_queue_send+0x24c>) + 80071be: 681b ldr r3, [r3, #0] + 80071c0: 3301 adds r3, #1 + 80071c2: 4a0e ldr r2, [pc, #56] ; (80071fc <_tx_queue_send+0x24c>) + 80071c4: 6013 str r3, [r2, #0] + 80071c6: 6bfb ldr r3, [r7, #60] ; 0x3c + 80071c8: 617b str r3, [r7, #20] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80071ca: 697b ldr r3, [r7, #20] + 80071cc: f383 8810 msr PRIMASK, r3 +} + 80071d0: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + 80071d2: 6b78 ldr r0, [r7, #52] ; 0x34 + 80071d4: f000 fc88 bl 8007ae8 <_tx_thread_system_suspend> + } + } +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + 80071d8: 6b7b ldr r3, [r7, #52] ; 0x34 + 80071da: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 80071de: 643b str r3, [r7, #64] ; 0x40 + 80071e0: e007 b.n 80071f2 <_tx_queue_send+0x242> + 80071e2: 6bfb ldr r3, [r7, #60] ; 0x3c + 80071e4: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80071e6: 693b ldr r3, [r7, #16] + 80071e8: f383 8810 msr PRIMASK, r3 +} + 80071ec: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Return error completion. */ + status = TX_QUEUE_FULL; + 80071ee: 230b movs r3, #11 + 80071f0: 643b str r3, [r7, #64] ; 0x40 + } + + /* Return completion status. */ + return(status); + 80071f2: 6c3b ldr r3, [r7, #64] ; 0x40 +} + 80071f4: 4618 mov r0, r3 + 80071f6: 3750 adds r7, #80 ; 0x50 + 80071f8: 46bd mov sp, r7 + 80071fa: bd80 pop {r7, pc} + 80071fc: 240c0830 .word 0x240c0830 + 8007200: 240c0798 .word 0x240c0798 + 8007204: 08006a31 .word 0x08006a31 + +08007208 <_tx_semaphore_cleanup>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + 8007208: b580 push {r7, lr} + 800720a: b08e sub sp, #56 ; 0x38 + 800720c: af00 add r7, sp, #0 + 800720e: 6078 str r0, [r7, #4] + 8007210: 6039 str r1, [r7, #0] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007212: f3ef 8310 mrs r3, PRIMASK + 8007216: 623b str r3, [r7, #32] + return(posture); + 8007218: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 800721a: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 800721c: b672 cpsid i + return(int_posture); + 800721e: 69fb ldr r3, [r7, #28] + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the semaphore. */ + TX_DISABLE + 8007220: 637b str r3, [r7, #52] ; 0x34 + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup)) + 8007222: 687b ldr r3, [r7, #4] + 8007224: 6e9b ldr r3, [r3, #104] ; 0x68 + 8007226: 4a33 ldr r2, [pc, #204] ; (80072f4 <_tx_semaphore_cleanup+0xec>) + 8007228: 4293 cmp r3, r2 + 800722a: d158 bne.n 80072de <_tx_semaphore_cleanup+0xd6> + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + 800722c: 687b ldr r3, [r7, #4] + 800722e: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 8007232: 683a ldr r2, [r7, #0] + 8007234: 429a cmp r2, r3 + 8007236: d152 bne.n 80072de <_tx_semaphore_cleanup+0xd6> + { + + /* Setup pointer to semaphore control block. */ + semaphore_ptr = TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + 8007238: 687b ldr r3, [r7, #4] + 800723a: 6edb ldr r3, [r3, #108] ; 0x6c + 800723c: 633b str r3, [r7, #48] ; 0x30 + + /* Check for a NULL semaphore pointer. */ + if (semaphore_ptr != TX_NULL) + 800723e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007240: 2b00 cmp r3, #0 + 8007242: d04c beq.n 80072de <_tx_semaphore_cleanup+0xd6> + { + + /* Check for a valid semaphore ID. */ + if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID) + 8007244: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007246: 681b ldr r3, [r3, #0] + 8007248: 4a2b ldr r2, [pc, #172] ; (80072f8 <_tx_semaphore_cleanup+0xf0>) + 800724a: 4293 cmp r3, r2 + 800724c: d147 bne.n 80072de <_tx_semaphore_cleanup+0xd6> + { + + /* Determine if there are any thread suspensions. */ + if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS) + 800724e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007250: 691b ldr r3, [r3, #16] + 8007252: 2b00 cmp r3, #0 + 8007254: d043 beq.n 80072de <_tx_semaphore_cleanup+0xd6> +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 8007256: 687b ldr r3, [r7, #4] + 8007258: 2200 movs r2, #0 + 800725a: 669a str r2, [r3, #104] ; 0x68 + + /* Decrement the suspended count. */ + semaphore_ptr -> tx_semaphore_suspended_count--; + 800725c: 6b3b ldr r3, [r7, #48] ; 0x30 + 800725e: 691b ldr r3, [r3, #16] + 8007260: 1e5a subs r2, r3, #1 + 8007262: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007264: 611a str r2, [r3, #16] + + /* Pickup the suspended count. */ + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + 8007266: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007268: 691b ldr r3, [r3, #16] + 800726a: 62fb str r3, [r7, #44] ; 0x2c + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 800726c: 6afb ldr r3, [r7, #44] ; 0x2c + 800726e: 2b00 cmp r3, #0 + 8007270: d103 bne.n 800727a <_tx_semaphore_cleanup+0x72> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = TX_NULL; + 8007272: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007274: 2200 movs r2, #0 + 8007276: 60da str r2, [r3, #12] + 8007278: e013 b.n 80072a2 <_tx_semaphore_cleanup+0x9a> + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 800727a: 687b ldr r3, [r7, #4] + 800727c: 6f1b ldr r3, [r3, #112] ; 0x70 + 800727e: 62bb str r3, [r7, #40] ; 0x28 + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 8007280: 687b ldr r3, [r7, #4] + 8007282: 6f5b ldr r3, [r3, #116] ; 0x74 + 8007284: 627b str r3, [r7, #36] ; 0x24 + next_thread -> tx_thread_suspended_previous = previous_thread; + 8007286: 6abb ldr r3, [r7, #40] ; 0x28 + 8007288: 6a7a ldr r2, [r7, #36] ; 0x24 + 800728a: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 800728c: 6a7b ldr r3, [r7, #36] ; 0x24 + 800728e: 6aba ldr r2, [r7, #40] ; 0x28 + 8007290: 671a str r2, [r3, #112] ; 0x70 + + /* Determine if we need to update the head pointer. */ + if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr) + 8007292: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007294: 68db ldr r3, [r3, #12] + 8007296: 687a ldr r2, [r7, #4] + 8007298: 429a cmp r2, r3 + 800729a: d102 bne.n 80072a2 <_tx_semaphore_cleanup+0x9a> + { + + /* Update the list head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = next_thread; + 800729c: 6b3b ldr r3, [r7, #48] ; 0x30 + 800729e: 6aba ldr r2, [r7, #40] ; 0x28 + 80072a0: 60da str r2, [r3, #12] + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP) + 80072a2: 687b ldr r3, [r7, #4] + 80072a4: 6b1b ldr r3, [r3, #48] ; 0x30 + 80072a6: 2b06 cmp r3, #6 + 80072a8: d119 bne.n 80072de <_tx_semaphore_cleanup+0xd6> + /* Increment the number of timeouts on this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NO_INSTANCE; + 80072aa: 687b ldr r3, [r7, #4] + 80072ac: 220d movs r2, #13 + 80072ae: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 80072b2: 4b12 ldr r3, [pc, #72] ; (80072fc <_tx_semaphore_cleanup+0xf4>) + 80072b4: 681b ldr r3, [r3, #0] + 80072b6: 3301 adds r3, #1 + 80072b8: 4a10 ldr r2, [pc, #64] ; (80072fc <_tx_semaphore_cleanup+0xf4>) + 80072ba: 6013 str r3, [r2, #0] + 80072bc: 6b7b ldr r3, [r7, #52] ; 0x34 + 80072be: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80072c0: 693b ldr r3, [r7, #16] + 80072c2: f383 8810 msr PRIMASK, r3 +} + 80072c6: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + 80072c8: 6878 ldr r0, [r7, #4] + 80072ca: f000 fb0d bl 80078e8 <_tx_thread_system_resume> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80072ce: f3ef 8310 mrs r3, PRIMASK + 80072d2: 61bb str r3, [r7, #24] + return(posture); + 80072d4: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 80072d6: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 80072d8: b672 cpsid i + return(int_posture); + 80072da: 697b ldr r3, [r7, #20] + + /* Disable interrupts. */ + TX_DISABLE + 80072dc: 637b str r3, [r7, #52] ; 0x34 + 80072de: 6b7b ldr r3, [r7, #52] ; 0x34 + 80072e0: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80072e2: 68fb ldr r3, [r7, #12] + 80072e4: f383 8810 msr PRIMASK, r3 +} + 80072e8: bf00 nop + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + 80072ea: bf00 nop + 80072ec: 3738 adds r7, #56 ; 0x38 + 80072ee: 46bd mov sp, r7 + 80072f0: bd80 pop {r7, pc} + 80072f2: bf00 nop + 80072f4: 08007209 .word 0x08007209 + 80072f8: 53454d41 .word 0x53454d41 + 80072fc: 240c0830 .word 0x240c0830 + +08007300 <_tx_semaphore_create>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count) +{ + 8007300: b580 push {r7, lr} + 8007302: b08a sub sp, #40 ; 0x28 + 8007304: af00 add r7, sp, #0 + 8007306: 60f8 str r0, [r7, #12] + 8007308: 60b9 str r1, [r7, #8] + 800730a: 607a str r2, [r7, #4] +TX_SEMAPHORE *next_semaphore; +TX_SEMAPHORE *previous_semaphore; + + + /* Initialize semaphore control block to all zeros. */ + TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE))); + 800730c: 221c movs r2, #28 + 800730e: 2100 movs r1, #0 + 8007310: 68f8 ldr r0, [r7, #12] + 8007312: f015 fda1 bl 801ce58 + + /* Setup the basic semaphore fields. */ + semaphore_ptr -> tx_semaphore_name = name_ptr; + 8007316: 68fb ldr r3, [r7, #12] + 8007318: 68ba ldr r2, [r7, #8] + 800731a: 605a str r2, [r3, #4] + semaphore_ptr -> tx_semaphore_count = initial_count; + 800731c: 68fb ldr r3, [r7, #12] + 800731e: 687a ldr r2, [r7, #4] + 8007320: 609a str r2, [r3, #8] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007322: f3ef 8310 mrs r3, PRIMASK + 8007326: 61bb str r3, [r7, #24] + return(posture); + 8007328: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 800732a: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 800732c: b672 cpsid i + return(int_posture); + 800732e: 697b ldr r3, [r7, #20] + + /* Disable interrupts to place the semaphore on the created list. */ + TX_DISABLE + 8007330: 627b str r3, [r7, #36] ; 0x24 + + /* Setup the semaphore ID to make it valid. */ + semaphore_ptr -> tx_semaphore_id = TX_SEMAPHORE_ID; + 8007332: 68fb ldr r3, [r7, #12] + 8007334: 4a18 ldr r2, [pc, #96] ; (8007398 <_tx_semaphore_create+0x98>) + 8007336: 601a str r2, [r3, #0] + + /* Place the semaphore on the list of created semaphores. First, + check for an empty list. */ + if (_tx_semaphore_created_count == TX_EMPTY) + 8007338: 4b18 ldr r3, [pc, #96] ; (800739c <_tx_semaphore_create+0x9c>) + 800733a: 681b ldr r3, [r3, #0] + 800733c: 2b00 cmp r3, #0 + 800733e: d109 bne.n 8007354 <_tx_semaphore_create+0x54> + { + + /* The created semaphore list is empty. Add semaphore to empty list. */ + _tx_semaphore_created_ptr = semaphore_ptr; + 8007340: 4a17 ldr r2, [pc, #92] ; (80073a0 <_tx_semaphore_create+0xa0>) + 8007342: 68fb ldr r3, [r7, #12] + 8007344: 6013 str r3, [r2, #0] + semaphore_ptr -> tx_semaphore_created_next = semaphore_ptr; + 8007346: 68fb ldr r3, [r7, #12] + 8007348: 68fa ldr r2, [r7, #12] + 800734a: 615a str r2, [r3, #20] + semaphore_ptr -> tx_semaphore_created_previous = semaphore_ptr; + 800734c: 68fb ldr r3, [r7, #12] + 800734e: 68fa ldr r2, [r7, #12] + 8007350: 619a str r2, [r3, #24] + 8007352: e011 b.n 8007378 <_tx_semaphore_create+0x78> + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_semaphore = _tx_semaphore_created_ptr; + 8007354: 4b12 ldr r3, [pc, #72] ; (80073a0 <_tx_semaphore_create+0xa0>) + 8007356: 681b ldr r3, [r3, #0] + 8007358: 623b str r3, [r7, #32] + previous_semaphore = next_semaphore -> tx_semaphore_created_previous; + 800735a: 6a3b ldr r3, [r7, #32] + 800735c: 699b ldr r3, [r3, #24] + 800735e: 61fb str r3, [r7, #28] + + /* Place the new semaphore in the list. */ + next_semaphore -> tx_semaphore_created_previous = semaphore_ptr; + 8007360: 6a3b ldr r3, [r7, #32] + 8007362: 68fa ldr r2, [r7, #12] + 8007364: 619a str r2, [r3, #24] + previous_semaphore -> tx_semaphore_created_next = semaphore_ptr; + 8007366: 69fb ldr r3, [r7, #28] + 8007368: 68fa ldr r2, [r7, #12] + 800736a: 615a str r2, [r3, #20] + + /* Setup this semaphore's next and previous created links. */ + semaphore_ptr -> tx_semaphore_created_previous = previous_semaphore; + 800736c: 68fb ldr r3, [r7, #12] + 800736e: 69fa ldr r2, [r7, #28] + 8007370: 619a str r2, [r3, #24] + semaphore_ptr -> tx_semaphore_created_next = next_semaphore; + 8007372: 68fb ldr r3, [r7, #12] + 8007374: 6a3a ldr r2, [r7, #32] + 8007376: 615a str r2, [r3, #20] + } + + /* Increment the created count. */ + _tx_semaphore_created_count++; + 8007378: 4b08 ldr r3, [pc, #32] ; (800739c <_tx_semaphore_create+0x9c>) + 800737a: 681b ldr r3, [r3, #0] + 800737c: 3301 adds r3, #1 + 800737e: 4a07 ldr r2, [pc, #28] ; (800739c <_tx_semaphore_create+0x9c>) + 8007380: 6013 str r3, [r2, #0] + 8007382: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007384: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007386: 693b ldr r3, [r7, #16] + 8007388: f383 8810 msr PRIMASK, r3 +} + 800738c: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); + 800738e: 2300 movs r3, #0 +} + 8007390: 4618 mov r0, r3 + 8007392: 3728 adds r7, #40 ; 0x28 + 8007394: 46bd mov sp, r7 + 8007396: bd80 pop {r7, pc} + 8007398: 53454d41 .word 0x53454d41 + 800739c: 240c0764 .word 0x240c0764 + 80073a0: 240c0760 .word 0x240c0760 + +080073a4 <_tx_semaphore_get>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option) +{ + 80073a4: b580 push {r7, lr} + 80073a6: b08e sub sp, #56 ; 0x38 + 80073a8: af00 add r7, sp, #0 + 80073aa: 6078 str r0, [r7, #4] + 80073ac: 6039 str r1, [r7, #0] +TX_THREAD *previous_thread; +UINT status; + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + 80073ae: 2300 movs r3, #0 + 80073b0: 637b str r3, [r7, #52] ; 0x34 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80073b2: f3ef 8310 mrs r3, PRIMASK + 80073b6: 623b str r3, [r7, #32] + return(posture); + 80073b8: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 80073ba: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 80073bc: b672 cpsid i + return(int_posture); + 80073be: 69fb ldr r3, [r7, #28] + + /* Disable interrupts to get an instance from the semaphore. */ + TX_DISABLE + 80073c0: 633b str r3, [r7, #48] ; 0x30 + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_GET_INSERT + + /* Determine if there is an instance of the semaphore. */ + if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0)) + 80073c2: 687b ldr r3, [r7, #4] + 80073c4: 689b ldr r3, [r3, #8] + 80073c6: 2b00 cmp r3, #0 + 80073c8: d00a beq.n 80073e0 <_tx_semaphore_get+0x3c> + { + + /* Decrement the semaphore count. */ + semaphore_ptr -> tx_semaphore_count--; + 80073ca: 687b ldr r3, [r7, #4] + 80073cc: 689b ldr r3, [r3, #8] + 80073ce: 1e5a subs r2, r3, #1 + 80073d0: 687b ldr r3, [r7, #4] + 80073d2: 609a str r2, [r3, #8] + 80073d4: 6b3b ldr r3, [r7, #48] ; 0x30 + 80073d6: 61bb str r3, [r7, #24] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80073d8: 69bb ldr r3, [r7, #24] + 80073da: f383 8810 msr PRIMASK, r3 +} + 80073de: e068 b.n 80074b2 <_tx_semaphore_get+0x10e> + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if the request specifies suspension. */ + else if (wait_option != TX_NO_WAIT) + 80073e0: 683b ldr r3, [r7, #0] + 80073e2: 2b00 cmp r3, #0 + 80073e4: d05d beq.n 80074a2 <_tx_semaphore_get+0xfe> + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + 80073e6: 4b35 ldr r3, [pc, #212] ; (80074bc <_tx_semaphore_get+0x118>) + 80073e8: 681b ldr r3, [r3, #0] + 80073ea: 2b00 cmp r3, #0 + 80073ec: d008 beq.n 8007400 <_tx_semaphore_get+0x5c> + 80073ee: 6b3b ldr r3, [r7, #48] ; 0x30 + 80073f0: 617b str r3, [r7, #20] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80073f2: 697b ldr r3, [r7, #20] + 80073f4: f383 8810 msr PRIMASK, r3 +} + 80073f8: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_NO_INSTANCE; + 80073fa: 230d movs r3, #13 + 80073fc: 637b str r3, [r7, #52] ; 0x34 + 80073fe: e058 b.n 80074b2 <_tx_semaphore_get+0x10e> + /* Increment the number of suspensions on this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8007400: 4b2f ldr r3, [pc, #188] ; (80074c0 <_tx_semaphore_get+0x11c>) + 8007402: 681b ldr r3, [r3, #0] + 8007404: 62fb str r3, [r7, #44] ; 0x2c + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_semaphore_cleanup); + 8007406: 6afb ldr r3, [r7, #44] ; 0x2c + 8007408: 4a2e ldr r2, [pc, #184] ; (80074c4 <_tx_semaphore_get+0x120>) + 800740a: 669a str r2, [r3, #104] ; 0x68 + + /* Setup cleanup information, i.e. this semaphore control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) semaphore_ptr; + 800740c: 6afb ldr r3, [r7, #44] ; 0x2c + 800740e: 687a ldr r2, [r7, #4] + 8007410: 66da str r2, [r3, #108] ; 0x6c + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; + 8007412: 6afb ldr r3, [r7, #44] ; 0x2c + 8007414: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 8007418: 1c5a adds r2, r3, #1 + 800741a: 6afb ldr r3, [r7, #44] ; 0x2c + 800741c: f8c3 20ac str.w r2, [r3, #172] ; 0xac +#endif + + /* Setup suspension list. */ + if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS) + 8007420: 687b ldr r3, [r7, #4] + 8007422: 691b ldr r3, [r3, #16] + 8007424: 2b00 cmp r3, #0 + 8007426: d109 bne.n 800743c <_tx_semaphore_get+0x98> + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + semaphore_ptr -> tx_semaphore_suspension_list = thread_ptr; + 8007428: 687b ldr r3, [r7, #4] + 800742a: 6afa ldr r2, [r7, #44] ; 0x2c + 800742c: 60da str r2, [r3, #12] + thread_ptr -> tx_thread_suspended_next = thread_ptr; + 800742e: 6afb ldr r3, [r7, #44] ; 0x2c + 8007430: 6afa ldr r2, [r7, #44] ; 0x2c + 8007432: 671a str r2, [r3, #112] ; 0x70 + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + 8007434: 6afb ldr r3, [r7, #44] ; 0x2c + 8007436: 6afa ldr r2, [r7, #44] ; 0x2c + 8007438: 675a str r2, [r3, #116] ; 0x74 + 800743a: e011 b.n 8007460 <_tx_semaphore_get+0xbc> + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = semaphore_ptr -> tx_semaphore_suspension_list; + 800743c: 687b ldr r3, [r7, #4] + 800743e: 68db ldr r3, [r3, #12] + 8007440: 62bb str r3, [r7, #40] ; 0x28 + thread_ptr -> tx_thread_suspended_next = next_thread; + 8007442: 6afb ldr r3, [r7, #44] ; 0x2c + 8007444: 6aba ldr r2, [r7, #40] ; 0x28 + 8007446: 671a str r2, [r3, #112] ; 0x70 + previous_thread = next_thread -> tx_thread_suspended_previous; + 8007448: 6abb ldr r3, [r7, #40] ; 0x28 + 800744a: 6f5b ldr r3, [r3, #116] ; 0x74 + 800744c: 627b str r3, [r7, #36] ; 0x24 + thread_ptr -> tx_thread_suspended_previous = previous_thread; + 800744e: 6afb ldr r3, [r7, #44] ; 0x2c + 8007450: 6a7a ldr r2, [r7, #36] ; 0x24 + 8007452: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = thread_ptr; + 8007454: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007456: 6afa ldr r2, [r7, #44] ; 0x2c + 8007458: 671a str r2, [r3, #112] ; 0x70 + next_thread -> tx_thread_suspended_previous = thread_ptr; + 800745a: 6abb ldr r3, [r7, #40] ; 0x28 + 800745c: 6afa ldr r2, [r7, #44] ; 0x2c + 800745e: 675a str r2, [r3, #116] ; 0x74 + } + + /* Increment the number of suspensions. */ + semaphore_ptr -> tx_semaphore_suspended_count++; + 8007460: 687b ldr r3, [r7, #4] + 8007462: 691b ldr r3, [r3, #16] + 8007464: 1c5a adds r2, r3, #1 + 8007466: 687b ldr r3, [r7, #4] + 8007468: 611a str r2, [r3, #16] + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_SEMAPHORE_SUSP; + 800746a: 6afb ldr r3, [r7, #44] ; 0x2c + 800746c: 2206 movs r2, #6 + 800746e: 631a str r2, [r3, #48] ; 0x30 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + 8007470: 6afb ldr r3, [r7, #44] ; 0x2c + 8007472: 2201 movs r2, #1 + 8007474: 639a str r2, [r3, #56] ; 0x38 + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + 8007476: 6afb ldr r3, [r7, #44] ; 0x2c + 8007478: 683a ldr r2, [r7, #0] + 800747a: 64da str r2, [r3, #76] ; 0x4c + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 800747c: 4b0f ldr r3, [pc, #60] ; (80074bc <_tx_semaphore_get+0x118>) + 800747e: 681b ldr r3, [r3, #0] + 8007480: 3301 adds r3, #1 + 8007482: 4a0e ldr r2, [pc, #56] ; (80074bc <_tx_semaphore_get+0x118>) + 8007484: 6013 str r3, [r2, #0] + 8007486: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007488: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800748a: 693b ldr r3, [r7, #16] + 800748c: f383 8810 msr PRIMASK, r3 +} + 8007490: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + 8007492: 6af8 ldr r0, [r7, #44] ; 0x2c + 8007494: f000 fb28 bl 8007ae8 <_tx_thread_system_suspend> +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + 8007498: 6afb ldr r3, [r7, #44] ; 0x2c + 800749a: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 800749e: 637b str r3, [r7, #52] ; 0x34 + 80074a0: e007 b.n 80074b2 <_tx_semaphore_get+0x10e> + 80074a2: 6b3b ldr r3, [r7, #48] ; 0x30 + 80074a4: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80074a6: 68fb ldr r3, [r7, #12] + 80074a8: f383 8810 msr PRIMASK, r3 +} + 80074ac: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_NO_INSTANCE; + 80074ae: 230d movs r3, #13 + 80074b0: 637b str r3, [r7, #52] ; 0x34 + } + + /* Return completion status. */ + return(status); + 80074b2: 6b7b ldr r3, [r7, #52] ; 0x34 +} + 80074b4: 4618 mov r0, r3 + 80074b6: 3738 adds r7, #56 ; 0x38 + 80074b8: 46bd mov sp, r7 + 80074ba: bd80 pop {r7, pc} + 80074bc: 240c0830 .word 0x240c0830 + 80074c0: 240c0798 .word 0x240c0798 + 80074c4: 08007209 .word 0x08007209 + +080074c8 <_tx_semaphore_put>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr) +{ + 80074c8: b580 push {r7, lr} + 80074ca: b08c sub sp, #48 ; 0x30 + 80074cc: af00 add r7, sp, #0 + 80074ce: 6078 str r0, [r7, #4] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80074d0: f3ef 8310 mrs r3, PRIMASK + 80074d4: 61bb str r3, [r7, #24] + return(posture); + 80074d6: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 80074d8: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 80074da: b672 cpsid i + return(int_posture); + 80074dc: 697b ldr r3, [r7, #20] +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + + /* Disable interrupts to put an instance back to the semaphore. */ + TX_DISABLE + 80074de: 62fb str r3, [r7, #44] ; 0x2c + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_PUT_INSERT + + /* Pickup the number of suspended threads. */ + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + 80074e0: 687b ldr r3, [r7, #4] + 80074e2: 691b ldr r3, [r3, #16] + 80074e4: 62bb str r3, [r7, #40] ; 0x28 + + /* Determine if there are any threads suspended on the semaphore. */ + if (suspended_count == TX_NO_SUSPENSIONS) + 80074e6: 6abb ldr r3, [r7, #40] ; 0x28 + 80074e8: 2b00 cmp r3, #0 + 80074ea: d10a bne.n 8007502 <_tx_semaphore_put+0x3a> + { + + /* Increment the semaphore count. */ + semaphore_ptr -> tx_semaphore_count++; + 80074ec: 687b ldr r3, [r7, #4] + 80074ee: 689b ldr r3, [r3, #8] + 80074f0: 1c5a adds r2, r3, #1 + 80074f2: 687b ldr r3, [r7, #4] + 80074f4: 609a str r2, [r3, #8] + 80074f6: 6afb ldr r3, [r7, #44] ; 0x2c + 80074f8: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80074fa: 693b ldr r3, [r7, #16] + 80074fc: f383 8810 msr PRIMASK, r3 +} + 8007500: e033 b.n 800756a <_tx_semaphore_put+0xa2> + { + + /* A thread is suspended on this semaphore. */ + + /* Pickup the pointer to the first suspended thread. */ + thread_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + 8007502: 687b ldr r3, [r7, #4] + 8007504: 68db ldr r3, [r3, #12] + 8007506: 627b str r3, [r7, #36] ; 0x24 + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + suspended_count--; + 8007508: 6abb ldr r3, [r7, #40] ; 0x28 + 800750a: 3b01 subs r3, #1 + 800750c: 62bb str r3, [r7, #40] ; 0x28 + if (suspended_count == TX_NO_SUSPENSIONS) + 800750e: 6abb ldr r3, [r7, #40] ; 0x28 + 8007510: 2b00 cmp r3, #0 + 8007512: d103 bne.n 800751c <_tx_semaphore_put+0x54> + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = TX_NULL; + 8007514: 687b ldr r3, [r7, #4] + 8007516: 2200 movs r2, #0 + 8007518: 60da str r2, [r3, #12] + 800751a: e00e b.n 800753a <_tx_semaphore_put+0x72> + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + 800751c: 6a7b ldr r3, [r7, #36] ; 0x24 + 800751e: 6f1b ldr r3, [r3, #112] ; 0x70 + 8007520: 623b str r3, [r7, #32] + semaphore_ptr -> tx_semaphore_suspension_list = next_thread; + 8007522: 687b ldr r3, [r7, #4] + 8007524: 6a3a ldr r2, [r7, #32] + 8007526: 60da str r2, [r3, #12] + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + 8007528: 6a7b ldr r3, [r7, #36] ; 0x24 + 800752a: 6f5b ldr r3, [r3, #116] ; 0x74 + 800752c: 61fb str r3, [r7, #28] + next_thread -> tx_thread_suspended_previous = previous_thread; + 800752e: 6a3b ldr r3, [r7, #32] + 8007530: 69fa ldr r2, [r7, #28] + 8007532: 675a str r2, [r3, #116] ; 0x74 + previous_thread -> tx_thread_suspended_next = next_thread; + 8007534: 69fb ldr r3, [r7, #28] + 8007536: 6a3a ldr r2, [r7, #32] + 8007538: 671a str r2, [r3, #112] ; 0x70 + } + + /* Decrement the suspension count. */ + semaphore_ptr -> tx_semaphore_suspended_count = suspended_count; + 800753a: 687b ldr r3, [r7, #4] + 800753c: 6aba ldr r2, [r7, #40] ; 0x28 + 800753e: 611a str r2, [r3, #16] + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + 8007540: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007542: 2200 movs r2, #0 + 8007544: 669a str r2, [r3, #104] ; 0x68 + /* Pickup the application notify function. */ + semaphore_put_notify = semaphore_ptr -> tx_semaphore_put_notify; +#endif + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + 8007546: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007548: 2200 movs r2, #0 + 800754a: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 800754e: 4b09 ldr r3, [pc, #36] ; (8007574 <_tx_semaphore_put+0xac>) + 8007550: 681b ldr r3, [r3, #0] + 8007552: 3301 adds r3, #1 + 8007554: 4a07 ldr r2, [pc, #28] ; (8007574 <_tx_semaphore_put+0xac>) + 8007556: 6013 str r3, [r2, #0] + 8007558: 6afb ldr r3, [r7, #44] ; 0x2c + 800755a: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800755c: 68fb ldr r3, [r7, #12] + 800755e: f383 8810 msr PRIMASK, r3 +} + 8007562: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); + 8007564: 6a78 ldr r0, [r7, #36] ; 0x24 + 8007566: f000 f9bf bl 80078e8 <_tx_thread_system_resume> + } +#endif + } + + /* Return successful completion. */ + return(TX_SUCCESS); + 800756a: 2300 movs r3, #0 +} + 800756c: 4618 mov r0, r3 + 800756e: 3730 adds r7, #48 ; 0x30 + 8007570: 46bd mov sp, r7 + 8007572: bd80 pop {r7, pc} + 8007574: 240c0830 .word 0x240c0830 + +08007578 <_tx_thread_create>: +/* */ +/**************************************************************************/ +UINT _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input, + VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start) +{ + 8007578: b580 push {r7, lr} + 800757a: b092 sub sp, #72 ; 0x48 + 800757c: af00 add r7, sp, #0 + 800757e: 60f8 str r0, [r7, #12] + 8007580: 60b9 str r1, [r7, #8] + 8007582: 607a str r2, [r7, #4] + 8007584: 603b str r3, [r7, #0] +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +TX_THREAD *saved_thread_ptr; +UINT saved_threshold = ((UINT) 0); + 8007586: 2300 movs r3, #0 + 8007588: 643b str r3, [r7, #64] ; 0x40 +#ifndef TX_DISABLE_STACK_FILLING + + /* Set the thread stack to a pattern prior to creating the initial + stack frame. This pattern is used by the stack checking routines + to see how much has been used. */ + TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size); + 800758a: 6d7a ldr r2, [r7, #84] ; 0x54 + 800758c: 21ef movs r1, #239 ; 0xef + 800758e: 6d38 ldr r0, [r7, #80] ; 0x50 + 8007590: f015 fc62 bl 801ce58 + + /* Prepare the thread control block prior to placing it on the created + list. */ + + /* Initialize thread control block to all zeros. */ + TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD))); + 8007594: 22b0 movs r2, #176 ; 0xb0 + 8007596: 2100 movs r1, #0 + 8007598: 68f8 ldr r0, [r7, #12] + 800759a: f015 fc5d bl 801ce58 + + /* Place the supplied parameters into the thread's control block. */ + thread_ptr -> tx_thread_name = name_ptr; + 800759e: 68fb ldr r3, [r7, #12] + 80075a0: 68ba ldr r2, [r7, #8] + 80075a2: 629a str r2, [r3, #40] ; 0x28 + thread_ptr -> tx_thread_entry = entry_function; + 80075a4: 68fb ldr r3, [r7, #12] + 80075a6: 687a ldr r2, [r7, #4] + 80075a8: 645a str r2, [r3, #68] ; 0x44 + thread_ptr -> tx_thread_entry_parameter = entry_input; + 80075aa: 68fb ldr r3, [r7, #12] + 80075ac: 683a ldr r2, [r7, #0] + 80075ae: 649a str r2, [r3, #72] ; 0x48 + thread_ptr -> tx_thread_stack_start = stack_start; + 80075b0: 68fb ldr r3, [r7, #12] + 80075b2: 6d3a ldr r2, [r7, #80] ; 0x50 + 80075b4: 60da str r2, [r3, #12] + thread_ptr -> tx_thread_stack_size = stack_size; + 80075b6: 68fb ldr r3, [r7, #12] + 80075b8: 6d7a ldr r2, [r7, #84] ; 0x54 + 80075ba: 615a str r2, [r3, #20] + thread_ptr -> tx_thread_priority = priority; + 80075bc: 68fb ldr r3, [r7, #12] + 80075be: 6dba ldr r2, [r7, #88] ; 0x58 + 80075c0: 62da str r2, [r3, #44] ; 0x2c + thread_ptr -> tx_thread_user_priority = priority; + 80075c2: 68fb ldr r3, [r7, #12] + 80075c4: 6dba ldr r2, [r7, #88] ; 0x58 + 80075c6: f8c3 2094 str.w r2, [r3, #148] ; 0x94 + thread_ptr -> tx_thread_time_slice = time_slice; + 80075ca: 68fb ldr r3, [r7, #12] + 80075cc: 6e3a ldr r2, [r7, #96] ; 0x60 + 80075ce: 619a str r2, [r3, #24] + thread_ptr -> tx_thread_new_time_slice = time_slice; + 80075d0: 68fb ldr r3, [r7, #12] + 80075d2: 6e3a ldr r2, [r7, #96] ; 0x60 + 80075d4: 61da str r2, [r3, #28] + thread_ptr -> tx_thread_inherit_priority = ((UINT) TX_MAX_PRIORITIES); + 80075d6: 68fb ldr r3, [r7, #12] + 80075d8: 2220 movs r2, #32 + 80075da: f8c3 209c str.w r2, [r3, #156] ; 0x9c + + /* Calculate the end of the thread's stack area. */ + temp_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start); + 80075de: 6d3b ldr r3, [r7, #80] ; 0x50 + 80075e0: 63fb str r3, [r7, #60] ; 0x3c + temp_ptr = (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1)))); + 80075e2: 6d7b ldr r3, [r7, #84] ; 0x54 + 80075e4: 3b01 subs r3, #1 + 80075e6: 6bfa ldr r2, [r7, #60] ; 0x3c + 80075e8: 4413 add r3, r2 + 80075ea: 63fb str r3, [r7, #60] ; 0x3c + thread_ptr -> tx_thread_stack_end = TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr); + 80075ec: 68fb ldr r3, [r7, #12] + 80075ee: 6bfa ldr r2, [r7, #60] ; 0x3c + 80075f0: 611a str r2, [r3, #16] + thread_ptr -> tx_thread_preempt_threshold = preempt_threshold; + thread_ptr -> tx_thread_user_preempt_threshold = preempt_threshold; +#else + + /* Preemption-threshold is disabled, determine if preemption-threshold was required. */ + if (priority != preempt_threshold) + 80075f2: 6dba ldr r2, [r7, #88] ; 0x58 + 80075f4: 6dfb ldr r3, [r7, #92] ; 0x5c + 80075f6: 429a cmp r2, r3 + 80075f8: d007 beq.n 800760a <_tx_thread_create+0x92> + { + + /* Preemption-threshold specified. Since specific preemption-threshold is not supported, + disable all preemption. */ + thread_ptr -> tx_thread_preempt_threshold = ((UINT) 0); + 80075fa: 68fb ldr r3, [r7, #12] + 80075fc: 2200 movs r2, #0 + 80075fe: 63da str r2, [r3, #60] ; 0x3c + thread_ptr -> tx_thread_user_preempt_threshold = ((UINT) 0); + 8007600: 68fb ldr r3, [r7, #12] + 8007602: 2200 movs r2, #0 + 8007604: f8c3 2098 str.w r2, [r3, #152] ; 0x98 + 8007608: e006 b.n 8007618 <_tx_thread_create+0xa0> + } + else + { + + /* Preemption-threshold is not specified, just setup with the priority. */ + thread_ptr -> tx_thread_preempt_threshold = priority; + 800760a: 68fb ldr r3, [r7, #12] + 800760c: 6dba ldr r2, [r7, #88] ; 0x58 + 800760e: 63da str r2, [r3, #60] ; 0x3c + thread_ptr -> tx_thread_user_preempt_threshold = priority; + 8007610: 68fb ldr r3, [r7, #12] + 8007612: 6dba ldr r2, [r7, #88] ; 0x58 + 8007614: f8c3 2098 str.w r2, [r3, #152] ; 0x98 + } +#endif + + /* Now fill in the values that are required for thread initialization. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + 8007618: 68fb ldr r3, [r7, #12] + 800761a: 2203 movs r2, #3 + 800761c: 631a str r2, [r3, #48] ; 0x30 + + /* Setup the necessary fields in the thread timer block. */ + TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr) + 800761e: 68fb ldr r3, [r7, #12] + 8007620: 4a48 ldr r2, [pc, #288] ; (8007744 <_tx_thread_create+0x1cc>) + 8007622: 655a str r2, [r3, #84] ; 0x54 + 8007624: 68fa ldr r2, [r7, #12] + 8007626: 68fb ldr r3, [r7, #12] + 8007628: 659a str r2, [r3, #88] ; 0x58 + TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr) + + /* Call the target specific stack frame building routine to build the + thread's initial stack and to setup the actual stack pointer in the + control block. */ + _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry); + 800762a: 4947 ldr r1, [pc, #284] ; (8007748 <_tx_thread_create+0x1d0>) + 800762c: 68f8 ldr r0, [r7, #12] + 800762e: f7f8 feff bl 8000430 <_tx_thread_stack_build> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007632: f3ef 8310 mrs r3, PRIMASK + 8007636: 62fb str r3, [r7, #44] ; 0x2c + return(posture); + 8007638: 6afb ldr r3, [r7, #44] ; 0x2c + int_posture = __get_interrupt_posture(); + 800763a: 62bb str r3, [r7, #40] ; 0x28 + __asm__ volatile ("CPSID i" : : : "memory"); + 800763c: b672 cpsid i + return(int_posture); + 800763e: 6abb ldr r3, [r7, #40] ; 0x28 + /* Setup the highest usage stack pointer. */ + thread_ptr -> tx_thread_stack_highest_ptr = thread_ptr -> tx_thread_stack_ptr; +#endif + + /* Prepare to make this thread a member of the created thread list. */ + TX_DISABLE + 8007640: 63bb str r3, [r7, #56] ; 0x38 + + /* Load the thread ID field in the thread control block. */ + thread_ptr -> tx_thread_id = TX_THREAD_ID; + 8007642: 68fb ldr r3, [r7, #12] + 8007644: 4a41 ldr r2, [pc, #260] ; (800774c <_tx_thread_create+0x1d4>) + 8007646: 601a str r2, [r3, #0] + + /* Place the thread on the list of created threads. First, + check for an empty list. */ + if (_tx_thread_created_count == TX_EMPTY) + 8007648: 4b41 ldr r3, [pc, #260] ; (8007750 <_tx_thread_create+0x1d8>) + 800764a: 681b ldr r3, [r3, #0] + 800764c: 2b00 cmp r3, #0 + 800764e: d10b bne.n 8007668 <_tx_thread_create+0xf0> + { + + /* The created thread list is empty. Add thread to empty list. */ + _tx_thread_created_ptr = thread_ptr; + 8007650: 4a40 ldr r2, [pc, #256] ; (8007754 <_tx_thread_create+0x1dc>) + 8007652: 68fb ldr r3, [r7, #12] + 8007654: 6013 str r3, [r2, #0] + thread_ptr -> tx_thread_created_next = thread_ptr; + 8007656: 68fb ldr r3, [r7, #12] + 8007658: 68fa ldr r2, [r7, #12] + 800765a: f8c3 2088 str.w r2, [r3, #136] ; 0x88 + thread_ptr -> tx_thread_created_previous = thread_ptr; + 800765e: 68fb ldr r3, [r7, #12] + 8007660: 68fa ldr r2, [r7, #12] + 8007662: f8c3 208c str.w r2, [r3, #140] ; 0x8c + 8007666: e016 b.n 8007696 <_tx_thread_create+0x11e> + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_thread = _tx_thread_created_ptr; + 8007668: 4b3a ldr r3, [pc, #232] ; (8007754 <_tx_thread_create+0x1dc>) + 800766a: 681b ldr r3, [r3, #0] + 800766c: 637b str r3, [r7, #52] ; 0x34 + previous_thread = next_thread -> tx_thread_created_previous; + 800766e: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007670: f8d3 308c ldr.w r3, [r3, #140] ; 0x8c + 8007674: 633b str r3, [r7, #48] ; 0x30 + + /* Place the new thread in the list. */ + next_thread -> tx_thread_created_previous = thread_ptr; + 8007676: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007678: 68fa ldr r2, [r7, #12] + 800767a: f8c3 208c str.w r2, [r3, #140] ; 0x8c + previous_thread -> tx_thread_created_next = thread_ptr; + 800767e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007680: 68fa ldr r2, [r7, #12] + 8007682: f8c3 2088 str.w r2, [r3, #136] ; 0x88 + + /* Setup this thread's created links. */ + thread_ptr -> tx_thread_created_previous = previous_thread; + 8007686: 68fb ldr r3, [r7, #12] + 8007688: 6b3a ldr r2, [r7, #48] ; 0x30 + 800768a: f8c3 208c str.w r2, [r3, #140] ; 0x8c + thread_ptr -> tx_thread_created_next = next_thread; + 800768e: 68fb ldr r3, [r7, #12] + 8007690: 6b7a ldr r2, [r7, #52] ; 0x34 + 8007692: f8c3 2088 str.w r2, [r3, #136] ; 0x88 + } + + /* Increment the thread created count. */ + _tx_thread_created_count++; + 8007696: 4b2e ldr r3, [pc, #184] ; (8007750 <_tx_thread_create+0x1d8>) + 8007698: 681b ldr r3, [r3, #0] + 800769a: 3301 adds r3, #1 + 800769c: 4a2c ldr r2, [pc, #176] ; (8007750 <_tx_thread_create+0x1d8>) + 800769e: 6013 str r3, [r2, #0] + TX_EL_THREAD_CREATE_INSERT + +#ifndef TX_NOT_INTERRUPTABLE + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 80076a0: 4b2d ldr r3, [pc, #180] ; (8007758 <_tx_thread_create+0x1e0>) + 80076a2: 681b ldr r3, [r3, #0] + 80076a4: 3301 adds r3, #1 + 80076a6: 4a2c ldr r2, [pc, #176] ; (8007758 <_tx_thread_create+0x1e0>) + 80076a8: 6013 str r3, [r2, #0] +#endif + + /* Determine if an automatic start was requested. If so, call the resume + thread function and then check for a preemption condition. */ + if (auto_start == TX_AUTO_START) + 80076aa: 6e7b ldr r3, [r7, #100] ; 0x64 + 80076ac: 2b01 cmp r3, #1 + 80076ae: d129 bne.n 8007704 <_tx_thread_create+0x18c> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80076b0: f3ef 8305 mrs r3, IPSR + 80076b4: 627b str r3, [r7, #36] ; 0x24 + return(ipsr_value); + 80076b6: 6a7a ldr r2, [r7, #36] ; 0x24 + { + + /* Determine if the create call is being called from initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS) + 80076b8: 4b28 ldr r3, [pc, #160] ; (800775c <_tx_thread_create+0x1e4>) + 80076ba: 681b ldr r3, [r3, #0] + 80076bc: 4313 orrs r3, r2 + 80076be: f1b3 3ff0 cmp.w r3, #4042322160 ; 0xf0f0f0f0 + 80076c2: d30d bcc.n 80076e0 <_tx_thread_create+0x168> + + /* Pickup the current thread execute pointer, which corresponds to the + highest priority thread ready to execute. Interrupt lockout is + not required, since interrupts are assumed to be disabled during + initialization. */ + saved_thread_ptr = _tx_thread_execute_ptr; + 80076c4: 4b26 ldr r3, [pc, #152] ; (8007760 <_tx_thread_create+0x1e8>) + 80076c6: 681b ldr r3, [r3, #0] + 80076c8: 647b str r3, [r7, #68] ; 0x44 + + /* Determine if there is thread ready for execution. */ + if (saved_thread_ptr != TX_NULL) + 80076ca: 6c7b ldr r3, [r7, #68] ; 0x44 + 80076cc: 2b00 cmp r3, #0 + 80076ce: d009 beq.n 80076e4 <_tx_thread_create+0x16c> + { + + /* Yes, a thread is ready for execution when initialization completes. */ + + /* Save the current preemption-threshold. */ + saved_threshold = saved_thread_ptr -> tx_thread_preempt_threshold; + 80076d0: 6c7b ldr r3, [r7, #68] ; 0x44 + 80076d2: 6bdb ldr r3, [r3, #60] ; 0x3c + 80076d4: 643b str r3, [r7, #64] ; 0x40 + + /* For initialization, temporarily set the preemption-threshold to the + priority level to make sure the highest-priority thread runs once + initialization is complete. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_thread_ptr -> tx_thread_priority; + 80076d6: 6c7b ldr r3, [r7, #68] ; 0x44 + 80076d8: 6ada ldr r2, [r3, #44] ; 0x2c + 80076da: 6c7b ldr r3, [r7, #68] ; 0x44 + 80076dc: 63da str r2, [r3, #60] ; 0x3c + 80076de: e001 b.n 80076e4 <_tx_thread_create+0x16c> + } + else + { + + /* Simply set the saved thread pointer to NULL. */ + saved_thread_ptr = TX_NULL; + 80076e0: 2300 movs r3, #0 + 80076e2: 647b str r3, [r7, #68] ; 0x44 + 80076e4: 6bbb ldr r3, [r7, #56] ; 0x38 + 80076e6: 623b str r3, [r7, #32] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80076e8: 6a3b ldr r3, [r7, #32] + 80076ea: f383 8810 msr PRIMASK, r3 +} + 80076ee: bf00 nop + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_CREATE_EXTENSION(thread_ptr) + + /* Call the resume thread function to make this thread ready. */ + _tx_thread_system_resume(thread_ptr); + 80076f0: 68f8 ldr r0, [r7, #12] + 80076f2: f000 f8f9 bl 80078e8 <_tx_thread_system_resume> +#endif + + /* Determine if the thread's preemption-threshold needs to be restored. */ + if (saved_thread_ptr != TX_NULL) + 80076f6: 6c7b ldr r3, [r7, #68] ; 0x44 + 80076f8: 2b00 cmp r3, #0 + 80076fa: d01e beq.n 800773a <_tx_thread_create+0x1c2> + { + + /* Yes, restore the previous highest-priority thread's preemption-threshold. This + can only happen if this routine is called from initialization. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_threshold; + 80076fc: 6c7b ldr r3, [r7, #68] ; 0x44 + 80076fe: 6c3a ldr r2, [r7, #64] ; 0x40 + 8007700: 63da str r2, [r3, #60] ; 0x3c + 8007702: e01a b.n 800773a <_tx_thread_create+0x1c2> + 8007704: 6bbb ldr r3, [r7, #56] ; 0x38 + 8007706: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007708: 693b ldr r3, [r7, #16] + 800770a: f383 8810 msr PRIMASK, r3 +} + 800770e: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007710: f3ef 8310 mrs r3, PRIMASK + 8007714: 61bb str r3, [r7, #24] + return(posture); + 8007716: 69bb ldr r3, [r7, #24] + int_posture = __get_interrupt_posture(); + 8007718: 617b str r3, [r7, #20] + __asm__ volatile ("CPSID i" : : : "memory"); + 800771a: b672 cpsid i + return(int_posture); + 800771c: 697b ldr r3, [r7, #20] + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_CREATE_EXTENSION(thread_ptr) + + /* Disable interrupts. */ + TX_DISABLE + 800771e: 63bb str r3, [r7, #56] ; 0x38 + + /* Re-enable preemption. */ + _tx_thread_preempt_disable--; + 8007720: 4b0d ldr r3, [pc, #52] ; (8007758 <_tx_thread_create+0x1e0>) + 8007722: 681b ldr r3, [r3, #0] + 8007724: 3b01 subs r3, #1 + 8007726: 4a0c ldr r2, [pc, #48] ; (8007758 <_tx_thread_create+0x1e0>) + 8007728: 6013 str r3, [r2, #0] + 800772a: 6bbb ldr r3, [r7, #56] ; 0x38 + 800772c: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800772e: 69fb ldr r3, [r7, #28] + 8007730: f383 8810 msr PRIMASK, r3 +} + 8007734: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + 8007736: f000 f89d bl 8007874 <_tx_thread_system_preempt_check> +#endif + } + + /* Always return a success. */ + return(TX_SUCCESS); + 800773a: 2300 movs r3, #0 +} + 800773c: 4618 mov r0, r3 + 800773e: 3748 adds r7, #72 ; 0x48 + 8007740: 46bd mov sp, r7 + 8007742: bd80 pop {r7, pc} + 8007744: 08007dbd .word 0x08007dbd + 8007748: 080077dd .word 0x080077dd + 800774c: 54485244 .word 0x54485244 + 8007750: 240c07a4 .word 0x240c07a4 + 8007754: 240c07a0 .word 0x240c07a0 + 8007758: 240c0830 .word 0x240c0830 + 800775c: 24000014 .word 0x24000014 + 8007760: 240c079c .word 0x240c079c + +08007764 <_tx_thread_initialize>: +/* stack check error handling, */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_initialize(VOID) +{ + 8007764: b580 push {r7, lr} + 8007766: af00 add r7, sp, #0 + respectively. */ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Set current thread pointer to NULL. */ + TX_THREAD_SET_CURRENT(TX_NULL) + 8007768: 4b12 ldr r3, [pc, #72] ; (80077b4 <_tx_thread_initialize+0x50>) + 800776a: 2200 movs r2, #0 + 800776c: 601a str r2, [r3, #0] + + /* Initialize the execute thread pointer to NULL. */ + _tx_thread_execute_ptr = TX_NULL; + 800776e: 4b12 ldr r3, [pc, #72] ; (80077b8 <_tx_thread_initialize+0x54>) + 8007770: 2200 movs r2, #0 + 8007772: 601a str r2, [r3, #0] + 8007774: 4b11 ldr r3, [pc, #68] ; (80077bc <_tx_thread_initialize+0x58>) + 8007776: 2200 movs r2, #0 + 8007778: 601a str r2, [r3, #0] +#endif +#endif + + /* Setup the highest priority variable to the max, indicating no thread is currently + ready. */ + _tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES); + 800777a: 4b11 ldr r3, [pc, #68] ; (80077c0 <_tx_thread_initialize+0x5c>) + 800777c: 2220 movs r2, #32 + 800777e: 601a str r2, [r3, #0] + + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the array of priority head pointers. */ + TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list))); + 8007780: 2280 movs r2, #128 ; 0x80 + 8007782: 2100 movs r1, #0 + 8007784: 480f ldr r0, [pc, #60] ; (80077c4 <_tx_thread_initialize+0x60>) + 8007786: f015 fb67 bl 801ce58 + + /* Initialize the head pointer of the created threads list and the + number of threads created. */ + _tx_thread_created_ptr = TX_NULL; + 800778a: 4b0f ldr r3, [pc, #60] ; (80077c8 <_tx_thread_initialize+0x64>) + 800778c: 2200 movs r2, #0 + 800778e: 601a str r2, [r3, #0] + _tx_thread_created_count = TX_EMPTY; + 8007790: 4b0e ldr r3, [pc, #56] ; (80077cc <_tx_thread_initialize+0x68>) + 8007792: 2200 movs r2, #0 + 8007794: 601a str r2, [r3, #0] + + /* Clear the global preempt disable variable. */ + _tx_thread_preempt_disable = ((UINT) 0); + 8007796: 4b0e ldr r3, [pc, #56] ; (80077d0 <_tx_thread_initialize+0x6c>) + 8007798: 2200 movs r2, #0 + 800779a: 601a str r2, [r3, #0] + + /* Initialize the thread mutex release function pointer. */ + _tx_thread_mutex_release = TX_NULL; + 800779c: 4b0d ldr r3, [pc, #52] ; (80077d4 <_tx_thread_initialize+0x70>) + 800779e: 2200 movs r2, #0 + 80077a0: 601a str r2, [r3, #0] +#endif +#ifdef TX_DISABLE_REDUNDANT_CLEARING + | (((ULONG) 1) << 18) +#endif +#ifdef TX_DISABLE_NOTIFY_CALLBACKS + | (((ULONG) 1) << 17) + 80077a2: 4b0d ldr r3, [pc, #52] ; (80077d8 <_tx_thread_initialize+0x74>) + 80077a4: 681b ldr r3, [r3, #0] + 80077a6: f043 7385 orr.w r3, r3, #17432576 ; 0x10a0000 + _tx_build_options = _tx_build_options + 80077aa: 4a0b ldr r2, [pc, #44] ; (80077d8 <_tx_thread_initialize+0x74>) + 80077ac: 6013 str r3, [r2, #0] +#endif +#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0 + | TX_PORT_SPECIFIC_BUILD_OPTIONS +#endif + ; +} + 80077ae: bf00 nop + 80077b0: bd80 pop {r7, pc} + 80077b2: bf00 nop + 80077b4: 240c0798 .word 0x240c0798 + 80077b8: 240c079c .word 0x240c079c + 80077bc: 240c07a8 .word 0x240c07a8 + 80077c0: 240c07ac .word 0x240c07ac + 80077c4: 240c07b0 .word 0x240c07b0 + 80077c8: 240c07a0 .word 0x240c07a0 + 80077cc: 240c07a4 .word 0x240c07a4 + 80077d0: 240c0830 .word 0x240c0830 + 80077d4: 240c0834 .word 0x240c0834 + 80077d8: 240c0838 .word 0x240c0838 + +080077dc <_tx_thread_shell_entry>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_shell_entry(VOID) +{ + 80077dc: b580 push {r7, lr} + 80077de: b088 sub sp, #32 + 80077e0: af00 add r7, sp, #0 +VOID (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type); +#endif + + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 80077e2: 4b21 ldr r3, [pc, #132] ; (8007868 <_tx_thread_shell_entry+0x8c>) + 80077e4: 681b ldr r3, [r3, #0] + 80077e6: 61fb str r3, [r7, #28] + (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY); + } +#endif + + /* Call current thread's entry function. */ + (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter); + 80077e8: 69fb ldr r3, [r7, #28] + 80077ea: 6c5b ldr r3, [r3, #68] ; 0x44 + 80077ec: 69fa ldr r2, [r7, #28] + 80077ee: 6c92 ldr r2, [r2, #72] ; 0x48 + 80077f0: 4610 mov r0, r2 + 80077f2: 4798 blx r3 + + /* Suspend thread with a "completed" state. */ + + /* Determine if the application is using mutexes. */ + if (_tx_thread_mutex_release != TX_NULL) + 80077f4: 4b1d ldr r3, [pc, #116] ; (800786c <_tx_thread_shell_entry+0x90>) + 80077f6: 681b ldr r3, [r3, #0] + 80077f8: 2b00 cmp r3, #0 + 80077fa: d003 beq.n 8007804 <_tx_thread_shell_entry+0x28> + { + + /* Yes, call the mutex release function via a function pointer that + is setup during mutex initialization. */ + (_tx_thread_mutex_release)(thread_ptr); + 80077fc: 4b1b ldr r3, [pc, #108] ; (800786c <_tx_thread_shell_entry+0x90>) + 80077fe: 681b ldr r3, [r3, #0] + 8007800: 69f8 ldr r0, [r7, #28] + 8007802: 4798 blx r3 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007804: f3ef 8310 mrs r3, PRIMASK + 8007808: 607b str r3, [r7, #4] + return(posture); + 800780a: 687b ldr r3, [r7, #4] + int_posture = __get_interrupt_posture(); + 800780c: 603b str r3, [r7, #0] + __asm__ volatile ("CPSID i" : : : "memory"); + 800780e: b672 cpsid i + return(int_posture); + 8007810: 683b ldr r3, [r7, #0] + } + + /* Lockout interrupts while the thread state is setup. */ + TX_DISABLE + 8007812: 61bb str r3, [r7, #24] + entry_exit_notify = thread_ptr -> tx_thread_entry_exit_notify; +#endif + + /* Set the status to suspending, in order to indicate the suspension + is in progress. */ + thread_ptr -> tx_thread_state = TX_COMPLETED; + 8007814: 69fb ldr r3, [r7, #28] + 8007816: 2201 movs r2, #1 + 8007818: 631a str r2, [r3, #48] ; 0x30 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + 800781a: 69fb ldr r3, [r7, #28] + 800781c: 2201 movs r2, #1 + 800781e: 639a str r2, [r3, #56] ; 0x38 + + /* Setup for no timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + 8007820: 69fb ldr r3, [r7, #28] + 8007822: 2200 movs r2, #0 + 8007824: 64da str r2, [r3, #76] ; 0x4c + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + 8007826: 4b12 ldr r3, [pc, #72] ; (8007870 <_tx_thread_shell_entry+0x94>) + 8007828: 681b ldr r3, [r3, #0] + 800782a: 3301 adds r3, #1 + 800782c: 4a10 ldr r2, [pc, #64] ; (8007870 <_tx_thread_shell_entry+0x94>) + 800782e: 6013 str r3, [r2, #0] + 8007830: 69bb ldr r3, [r7, #24] + 8007832: 60bb str r3, [r7, #8] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007834: 68bb ldr r3, [r7, #8] + 8007836: f383 8810 msr PRIMASK, r3 +} + 800783a: bf00 nop + __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); + 800783c: f3ef 8314 mrs r3, CONTROL + 8007840: 60fb str r3, [r7, #12] + return(control_value); + 8007842: 68fb ldr r3, [r7, #12] + + /* Restore interrupts. */ + TX_RESTORE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_COMPLETED_EXTENSION(thread_ptr) + 8007844: 617b str r3, [r7, #20] + 8007846: 697b ldr r3, [r7, #20] + 8007848: f023 0304 bic.w r3, r3, #4 + 800784c: 617b str r3, [r7, #20] + 800784e: 697b ldr r3, [r7, #20] + 8007850: 613b str r3, [r7, #16] + __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); + 8007852: 693b ldr r3, [r7, #16] + 8007854: f383 8814 msr CONTROL, r3 +} + 8007858: bf00 nop + (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT); + } +#endif + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + 800785a: 69f8 ldr r0, [r7, #28] + 800785c: f000 f944 bl 8007ae8 <_tx_thread_system_suspend> +#ifdef TX_SAFETY_CRITICAL + + /* If we ever get here, raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0); +#endif +} + 8007860: bf00 nop + 8007862: 3720 adds r7, #32 + 8007864: 46bd mov sp, r7 + 8007866: bd80 pop {r7, pc} + 8007868: 240c0798 .word 0x240c0798 + 800786c: 240c0834 .word 0x240c0834 + 8007870: 240c0830 .word 0x240c0830 + +08007874 <_tx_thread_system_preempt_check>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_system_preempt_check(VOID) +{ + 8007874: b480 push {r7} + 8007876: b089 sub sp, #36 ; 0x24 + 8007878: af00 add r7, sp, #0 +TX_THREAD *current_thread; +TX_THREAD *thread_ptr; + + + /* Combine the system state and preempt disable flags into one for comparison. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + 800787a: 4b17 ldr r3, [pc, #92] ; (80078d8 <_tx_thread_system_preempt_check+0x64>) + 800787c: 681b ldr r3, [r3, #0] + 800787e: 61fb str r3, [r7, #28] + + /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled. */ + if (combined_flags == ((ULONG) 0)) + 8007880: 69fb ldr r3, [r7, #28] + 8007882: 2b00 cmp r3, #0 + 8007884: d121 bne.n 80078ca <_tx_thread_system_preempt_check+0x56> + { + + /* No, at thread execution level so continue checking for preemption. */ + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 8007886: 4b15 ldr r3, [pc, #84] ; (80078dc <_tx_thread_system_preempt_check+0x68>) + 8007888: 681b ldr r3, [r3, #0] + 800788a: 61bb str r3, [r7, #24] + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + 800788c: 4b14 ldr r3, [pc, #80] ; (80078e0 <_tx_thread_system_preempt_check+0x6c>) + 800788e: 681b ldr r3, [r3, #0] + 8007890: 617b str r3, [r7, #20] + + /* Determine if preemption should take place. */ + if (current_thread != thread_ptr) + 8007892: 69ba ldr r2, [r7, #24] + 8007894: 697b ldr r3, [r7, #20] + 8007896: 429a cmp r2, r3 + 8007898: d017 beq.n 80078ca <_tx_thread_system_preempt_check+0x56> +__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void) +{ +unsigned int interrupt_save; + + /* Set PendSV to invoke ThreadX scheduler. */ + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + 800789a: 4b12 ldr r3, [pc, #72] ; (80078e4 <_tx_thread_system_preempt_check+0x70>) + 800789c: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + 80078a0: 601a str r2, [r3, #0] + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80078a2: f3ef 8305 mrs r3, IPSR + 80078a6: 613b str r3, [r7, #16] + return(ipsr_value); + 80078a8: 693b ldr r3, [r7, #16] + if (__get_ipsr_value() == 0) + 80078aa: 2b00 cmp r3, #0 + 80078ac: d10c bne.n 80078c8 <_tx_thread_system_preempt_check+0x54> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80078ae: f3ef 8310 mrs r3, PRIMASK + 80078b2: 60fb str r3, [r7, #12] + return(posture); + 80078b4: 68fb ldr r3, [r7, #12] + { + interrupt_save = __get_interrupt_posture(); + 80078b6: 60bb str r3, [r7, #8] + __asm__ volatile ("CPSIE i": : : "memory"); + 80078b8: b662 cpsie i +} + 80078ba: bf00 nop + 80078bc: 68bb ldr r3, [r7, #8] + 80078be: 607b str r3, [r7, #4] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80078c0: 687b ldr r3, [r7, #4] + 80078c2: f383 8810 msr PRIMASK, r3 +} + 80078c6: bf00 nop +#else + __enable_interrupts(); +#endif + __restore_interrupt(interrupt_save); + } +} + 80078c8: bf00 nop + + /* Return to the system so the higher priority thread can be scheduled. */ + _tx_thread_system_return(); + } + } +} + 80078ca: bf00 nop + 80078cc: 3724 adds r7, #36 ; 0x24 + 80078ce: 46bd mov sp, r7 + 80078d0: f85d 7b04 ldr.w r7, [sp], #4 + 80078d4: 4770 bx lr + 80078d6: bf00 nop + 80078d8: 240c0830 .word 0x240c0830 + 80078dc: 240c0798 .word 0x240c0798 + 80078e0: 240c079c .word 0x240c079c + 80078e4: e000ed04 .word 0xe000ed04 + +080078e8 <_tx_thread_system_resume>: +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_system_resume(TX_THREAD *thread_ptr) +#ifndef TX_NOT_INTERRUPTABLE +{ + 80078e8: b580 push {r7, lr} + 80078ea: b096 sub sp, #88 ; 0x58 + 80078ec: af00 add r7, sp, #0 + 80078ee: 6078 str r0, [r7, #4] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80078f0: f3ef 8310 mrs r3, PRIMASK + 80078f4: 637b str r3, [r7, #52] ; 0x34 + return(posture); + 80078f6: 6b7b ldr r3, [r7, #52] ; 0x34 + int_posture = __get_interrupt_posture(); + 80078f8: 633b str r3, [r7, #48] ; 0x30 + __asm__ volatile ("CPSID i" : : : "memory"); + 80078fa: b672 cpsid i + return(int_posture); + 80078fc: 6b3b ldr r3, [r7, #48] ; 0x30 + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + 80078fe: 657b str r3, [r7, #84] ; 0x54 + +#ifndef TX_NO_TIMER + + /* Deactivate the timeout timer if necessary. */ + if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL) + 8007900: 687b ldr r3, [r7, #4] + 8007902: 6e5b ldr r3, [r3, #100] ; 0x64 + 8007904: 2b00 cmp r3, #0 + 8007906: d005 beq.n 8007914 <_tx_thread_system_resume+0x2c> + { + + /* Deactivate the thread's timeout timer. */ + _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer)); + 8007908: 687b ldr r3, [r7, #4] + 800790a: 334c adds r3, #76 ; 0x4c + 800790c: 4618 mov r0, r3 + 800790e: f000 fb91 bl 8008034 <_tx_timer_system_deactivate> + 8007912: e002 b.n 800791a <_tx_thread_system_resume+0x32> + } + else + { + + /* Clear the remaining time to ensure timer doesn't get activated. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + 8007914: 687b ldr r3, [r7, #4] + 8007916: 2200 movs r2, #0 + 8007918: 64da str r2, [r3, #76] ; 0x4c + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Decrease the preempt disabled count. */ + _tx_thread_preempt_disable--; + 800791a: 4b6c ldr r3, [pc, #432] ; (8007acc <_tx_thread_system_resume+0x1e4>) + 800791c: 681b ldr r3, [r3, #0] + 800791e: 3b01 subs r3, #1 + 8007920: 4a6a ldr r2, [pc, #424] ; (8007acc <_tx_thread_system_resume+0x1e4>) + 8007922: 6013 str r3, [r2, #0] + + /* Determine if the thread is in the process of suspending. If so, the thread + control block is already on the linked list so nothing needs to be done. */ + if (thread_ptr -> tx_thread_suspending == TX_FALSE) + 8007924: 687b ldr r3, [r7, #4] + 8007926: 6b9b ldr r3, [r3, #56] ; 0x38 + 8007928: 2b00 cmp r3, #0 + 800792a: f040 8083 bne.w 8007a34 <_tx_thread_system_resume+0x14c> + { + + /* Thread is not in the process of suspending. Now check to make sure the thread + has not already been resumed. */ + if (thread_ptr -> tx_thread_state != TX_READY) + 800792e: 687b ldr r3, [r7, #4] + 8007930: 6b1b ldr r3, [r3, #48] ; 0x30 + 8007932: 2b00 cmp r3, #0 + 8007934: f000 8097 beq.w 8007a66 <_tx_thread_system_resume+0x17e> + { + + /* No, now check to see if the delayed suspension flag is set. */ + if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE) + 8007938: 687b ldr r3, [r7, #4] + 800793a: 6b5b ldr r3, [r3, #52] ; 0x34 + 800793c: 2b00 cmp r3, #0 + 800793e: d172 bne.n 8007a26 <_tx_thread_system_resume+0x13e> + /* Resume the thread! */ + + /* Make this thread ready. */ + + /* Change the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + 8007940: 687b ldr r3, [r7, #4] + 8007942: 2200 movs r2, #0 + 8007944: 631a str r2, [r3, #48] ; 0x30 + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + 8007946: 687b ldr r3, [r7, #4] + 8007948: 6adb ldr r3, [r3, #44] ; 0x2c + 800794a: 653b str r3, [r7, #80] ; 0x50 + thread_ptr -> tx_thread_performance_resume_count++; +#endif + + /* Determine if there are other threads at this priority that are + ready. */ + head_ptr = _tx_thread_priority_list[priority]; + 800794c: 4a60 ldr r2, [pc, #384] ; (8007ad0 <_tx_thread_system_resume+0x1e8>) + 800794e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8007950: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 8007954: 64fb str r3, [r7, #76] ; 0x4c + if (head_ptr == TX_NULL) + 8007956: 6cfb ldr r3, [r7, #76] ; 0x4c + 8007958: 2b00 cmp r3, #0 + 800795a: d154 bne.n 8007a06 <_tx_thread_system_resume+0x11e> + { + + /* First thread at this priority ready. Add to the front of the list. */ + _tx_thread_priority_list[priority] = thread_ptr; + 800795c: 495c ldr r1, [pc, #368] ; (8007ad0 <_tx_thread_system_resume+0x1e8>) + 800795e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8007960: 687a ldr r2, [r7, #4] + 8007962: f841 2023 str.w r2, [r1, r3, lsl #2] + thread_ptr -> tx_thread_ready_next = thread_ptr; + 8007966: 687b ldr r3, [r7, #4] + 8007968: 687a ldr r2, [r7, #4] + 800796a: 621a str r2, [r3, #32] + thread_ptr -> tx_thread_ready_previous = thread_ptr; + 800796c: 687b ldr r3, [r7, #4] + 800796e: 687a ldr r2, [r7, #4] + 8007970: 625a str r2, [r3, #36] ; 0x24 + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active | priority_bit; +#endif + + /* Or in the thread's priority bit. */ + TX_MOD32_BIT_SET(priority, priority_bit) + 8007972: 2201 movs r2, #1 + 8007974: 6d3b ldr r3, [r7, #80] ; 0x50 + 8007976: fa02 f303 lsl.w r3, r2, r3 + 800797a: 647b str r3, [r7, #68] ; 0x44 + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] | priority_bit; + 800797c: 4b55 ldr r3, [pc, #340] ; (8007ad4 <_tx_thread_system_resume+0x1ec>) + 800797e: 681a ldr r2, [r3, #0] + 8007980: 6c7b ldr r3, [r7, #68] ; 0x44 + 8007982: 4313 orrs r3, r2 + 8007984: 4a53 ldr r2, [pc, #332] ; (8007ad4 <_tx_thread_system_resume+0x1ec>) + 8007986: 6013 str r3, [r2, #0] + + /* Determine if this newly ready thread is the highest priority. */ + if (priority < _tx_thread_highest_priority) + 8007988: 4b53 ldr r3, [pc, #332] ; (8007ad8 <_tx_thread_system_resume+0x1f0>) + 800798a: 681b ldr r3, [r3, #0] + 800798c: 6d3a ldr r2, [r7, #80] ; 0x50 + 800798e: 429a cmp r2, r3 + 8007990: d269 bcs.n 8007a66 <_tx_thread_system_resume+0x17e> + { + + /* A new highest priority thread is present. */ + + /* Update the highest priority variable. */ + _tx_thread_highest_priority = priority; + 8007992: 4a51 ldr r2, [pc, #324] ; (8007ad8 <_tx_thread_system_resume+0x1f0>) + 8007994: 6d3b ldr r3, [r7, #80] ; 0x50 + 8007996: 6013 str r3, [r2, #0] + + /* Pickup the execute pointer. Since it is going to be referenced multiple + times, it is placed in a local variable. */ + execute_ptr = _tx_thread_execute_ptr; + 8007998: 4b50 ldr r3, [pc, #320] ; (8007adc <_tx_thread_system_resume+0x1f4>) + 800799a: 681b ldr r3, [r3, #0] + 800799c: 643b str r3, [r7, #64] ; 0x40 + + /* Determine if no thread is currently executing. */ + if (execute_ptr == TX_NULL) + 800799e: 6c3b ldr r3, [r7, #64] ; 0x40 + 80079a0: 2b00 cmp r3, #0 + 80079a2: d103 bne.n 80079ac <_tx_thread_system_resume+0xc4> + { + + /* Simply setup the execute pointer. */ + _tx_thread_execute_ptr = thread_ptr; + 80079a4: 4a4d ldr r2, [pc, #308] ; (8007adc <_tx_thread_system_resume+0x1f4>) + 80079a6: 687b ldr r3, [r7, #4] + 80079a8: 6013 str r3, [r2, #0] + 80079aa: e05c b.n 8007a66 <_tx_thread_system_resume+0x17e> + { + + /* Another thread has been scheduled for execution. */ + + /* Check to see if this is a higher priority thread and determine if preemption is allowed. */ + if (priority < execute_ptr -> tx_thread_preempt_threshold) + 80079ac: 6c3b ldr r3, [r7, #64] ; 0x40 + 80079ae: 6bdb ldr r3, [r3, #60] ; 0x3c + 80079b0: 6d3a ldr r2, [r7, #80] ; 0x50 + 80079b2: 429a cmp r2, r3 + 80079b4: d257 bcs.n 8007a66 <_tx_thread_system_resume+0x17e> + execute_ptr -> tx_thread_performance_last_preempting_thread = thread_ptr; + +#endif + + /* Yes, modify the execute thread pointer. */ + _tx_thread_execute_ptr = thread_ptr; + 80079b6: 4a49 ldr r2, [pc, #292] ; (8007adc <_tx_thread_system_resume+0x1f4>) + 80079b8: 687b ldr r3, [r7, #4] + 80079ba: 6013 str r3, [r2, #0] + 80079bc: 6d7b ldr r3, [r7, #84] ; 0x54 + 80079be: 62fb str r3, [r7, #44] ; 0x2c + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80079c0: 6afb ldr r3, [r7, #44] ; 0x2c + 80079c2: f383 8810 msr PRIMASK, r3 +} + 80079c6: bf00 nop + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + 80079c8: 4b40 ldr r3, [pc, #256] ; (8007acc <_tx_thread_system_resume+0x1e4>) + 80079ca: 681b ldr r3, [r3, #0] + 80079cc: 63fb str r3, [r7, #60] ; 0x3c + if (combined_flags == ((ULONG) 0)) + 80079ce: 6bfb ldr r3, [r7, #60] ; 0x3c + 80079d0: 2b00 cmp r3, #0 + 80079d2: d174 bne.n 8007abe <_tx_thread_system_resume+0x1d6> + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + 80079d4: 4b42 ldr r3, [pc, #264] ; (8007ae0 <_tx_thread_system_resume+0x1f8>) + 80079d6: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + 80079da: 601a str r2, [r3, #0] + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80079dc: f3ef 8305 mrs r3, IPSR + 80079e0: 62bb str r3, [r7, #40] ; 0x28 + return(ipsr_value); + 80079e2: 6abb ldr r3, [r7, #40] ; 0x28 + if (__get_ipsr_value() == 0) + 80079e4: 2b00 cmp r3, #0 + 80079e6: d10c bne.n 8007a02 <_tx_thread_system_resume+0x11a> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80079e8: f3ef 8310 mrs r3, PRIMASK + 80079ec: 627b str r3, [r7, #36] ; 0x24 + return(posture); + 80079ee: 6a7b ldr r3, [r7, #36] ; 0x24 + interrupt_save = __get_interrupt_posture(); + 80079f0: 623b str r3, [r7, #32] + __asm__ volatile ("CPSIE i": : : "memory"); + 80079f2: b662 cpsie i +} + 80079f4: bf00 nop + 80079f6: 6a3b ldr r3, [r7, #32] + 80079f8: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80079fa: 69fb ldr r3, [r7, #28] + 80079fc: f383 8810 msr PRIMASK, r3 +} + 8007a00: bf00 nop +} + 8007a02: bf00 nop + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return in-line when MISRA is not enabled. */ + return; + 8007a04: e05b b.n 8007abe <_tx_thread_system_resume+0x1d6> + { + + /* No, there are other threads at this priority already ready. */ + + /* Just add this thread to the priority list. */ + tail_ptr = head_ptr -> tx_thread_ready_previous; + 8007a06: 6cfb ldr r3, [r7, #76] ; 0x4c + 8007a08: 6a5b ldr r3, [r3, #36] ; 0x24 + 8007a0a: 64bb str r3, [r7, #72] ; 0x48 + tail_ptr -> tx_thread_ready_next = thread_ptr; + 8007a0c: 6cbb ldr r3, [r7, #72] ; 0x48 + 8007a0e: 687a ldr r2, [r7, #4] + 8007a10: 621a str r2, [r3, #32] + head_ptr -> tx_thread_ready_previous = thread_ptr; + 8007a12: 6cfb ldr r3, [r7, #76] ; 0x4c + 8007a14: 687a ldr r2, [r7, #4] + 8007a16: 625a str r2, [r3, #36] ; 0x24 + thread_ptr -> tx_thread_ready_previous = tail_ptr; + 8007a18: 687b ldr r3, [r7, #4] + 8007a1a: 6cba ldr r2, [r7, #72] ; 0x48 + 8007a1c: 625a str r2, [r3, #36] ; 0x24 + thread_ptr -> tx_thread_ready_next = head_ptr; + 8007a1e: 687b ldr r3, [r7, #4] + 8007a20: 6cfa ldr r2, [r7, #76] ; 0x4c + 8007a22: 621a str r2, [r3, #32] + 8007a24: e01f b.n 8007a66 <_tx_thread_system_resume+0x17e> + /* Else, delayed suspend flag was set. */ + else + { + + /* Clear the delayed suspend flag and change the state. */ + thread_ptr -> tx_thread_delayed_suspend = TX_FALSE; + 8007a26: 687b ldr r3, [r7, #4] + 8007a28: 2200 movs r2, #0 + 8007a2a: 635a str r2, [r3, #52] ; 0x34 + thread_ptr -> tx_thread_state = TX_SUSPENDED; + 8007a2c: 687b ldr r3, [r7, #4] + 8007a2e: 2203 movs r2, #3 + 8007a30: 631a str r2, [r3, #48] ; 0x30 + 8007a32: e018 b.n 8007a66 <_tx_thread_system_resume+0x17e> + /* A resumption occurred in the middle of a previous thread suspension. */ + + /* Make sure the type of suspension under way is not a terminate or + thread completion. In either of these cases, do not void the + interrupted suspension processing. */ + if (thread_ptr -> tx_thread_state != TX_COMPLETED) + 8007a34: 687b ldr r3, [r7, #4] + 8007a36: 6b1b ldr r3, [r3, #48] ; 0x30 + 8007a38: 2b01 cmp r3, #1 + 8007a3a: d014 beq.n 8007a66 <_tx_thread_system_resume+0x17e> + { + + /* Make sure the thread isn't terminated. */ + if (thread_ptr -> tx_thread_state != TX_TERMINATED) + 8007a3c: 687b ldr r3, [r7, #4] + 8007a3e: 6b1b ldr r3, [r3, #48] ; 0x30 + 8007a40: 2b02 cmp r3, #2 + 8007a42: d010 beq.n 8007a66 <_tx_thread_system_resume+0x17e> + { + + /* No, now check to see if the delayed suspension flag is set. */ + if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE) + 8007a44: 687b ldr r3, [r7, #4] + 8007a46: 6b5b ldr r3, [r3, #52] ; 0x34 + 8007a48: 2b00 cmp r3, #0 + 8007a4a: d106 bne.n 8007a5a <_tx_thread_system_resume+0x172> + { + + /* Clear the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + 8007a4c: 687b ldr r3, [r7, #4] + 8007a4e: 2200 movs r2, #0 + 8007a50: 639a str r2, [r3, #56] ; 0x38 + + /* Restore the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + 8007a52: 687b ldr r3, [r7, #4] + 8007a54: 2200 movs r2, #0 + 8007a56: 631a str r2, [r3, #48] ; 0x30 + 8007a58: e005 b.n 8007a66 <_tx_thread_system_resume+0x17e> + } + else + { + + /* Clear the delayed suspend flag and change the state. */ + thread_ptr -> tx_thread_delayed_suspend = TX_FALSE; + 8007a5a: 687b ldr r3, [r7, #4] + 8007a5c: 2200 movs r2, #0 + 8007a5e: 635a str r2, [r3, #52] ; 0x34 + thread_ptr -> tx_thread_state = TX_SUSPENDED; + 8007a60: 687b ldr r3, [r7, #4] + 8007a62: 2203 movs r2, #3 + 8007a64: 631a str r2, [r3, #48] ; 0x30 + } + } +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 8007a66: 4b1f ldr r3, [pc, #124] ; (8007ae4 <_tx_thread_system_resume+0x1fc>) + 8007a68: 681b ldr r3, [r3, #0] + 8007a6a: 63bb str r3, [r7, #56] ; 0x38 + 8007a6c: 6d7b ldr r3, [r7, #84] ; 0x54 + 8007a6e: 61bb str r3, [r7, #24] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007a70: 69bb ldr r3, [r7, #24] + 8007a72: f383 8810 msr PRIMASK, r3 +} + 8007a76: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + 8007a78: 4b18 ldr r3, [pc, #96] ; (8007adc <_tx_thread_system_resume+0x1f4>) + 8007a7a: 681b ldr r3, [r3, #0] + 8007a7c: 6bba ldr r2, [r7, #56] ; 0x38 + 8007a7e: 429a cmp r2, r3 + 8007a80: d020 beq.n 8007ac4 <_tx_thread_system_resume+0x1dc> + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + 8007a82: 4b12 ldr r3, [pc, #72] ; (8007acc <_tx_thread_system_resume+0x1e4>) + 8007a84: 681b ldr r3, [r3, #0] + 8007a86: 63fb str r3, [r7, #60] ; 0x3c + if (combined_flags == ((ULONG) 0)) + 8007a88: 6bfb ldr r3, [r7, #60] ; 0x3c + 8007a8a: 2b00 cmp r3, #0 + 8007a8c: d11a bne.n 8007ac4 <_tx_thread_system_resume+0x1dc> + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + 8007a8e: 4b14 ldr r3, [pc, #80] ; (8007ae0 <_tx_thread_system_resume+0x1f8>) + 8007a90: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + 8007a94: 601a str r2, [r3, #0] + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8007a96: f3ef 8305 mrs r3, IPSR + 8007a9a: 617b str r3, [r7, #20] + return(ipsr_value); + 8007a9c: 697b ldr r3, [r7, #20] + if (__get_ipsr_value() == 0) + 8007a9e: 2b00 cmp r3, #0 + 8007aa0: d10f bne.n 8007ac2 <_tx_thread_system_resume+0x1da> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007aa2: f3ef 8310 mrs r3, PRIMASK + 8007aa6: 613b str r3, [r7, #16] + return(posture); + 8007aa8: 693b ldr r3, [r7, #16] + interrupt_save = __get_interrupt_posture(); + 8007aaa: 60fb str r3, [r7, #12] + __asm__ volatile ("CPSIE i": : : "memory"); + 8007aac: b662 cpsie i +} + 8007aae: bf00 nop + 8007ab0: 68fb ldr r3, [r7, #12] + 8007ab2: 60bb str r3, [r7, #8] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007ab4: 68bb ldr r3, [r7, #8] + 8007ab6: f383 8810 msr PRIMASK, r3 +} + 8007aba: bf00 nop +} + 8007abc: e001 b.n 8007ac2 <_tx_thread_system_resume+0x1da> + return; + 8007abe: bf00 nop + 8007ac0: e000 b.n 8007ac4 <_tx_thread_system_resume+0x1dc> + 8007ac2: bf00 nop + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } +} + 8007ac4: 3758 adds r7, #88 ; 0x58 + 8007ac6: 46bd mov sp, r7 + 8007ac8: bd80 pop {r7, pc} + 8007aca: bf00 nop + 8007acc: 240c0830 .word 0x240c0830 + 8007ad0: 240c07b0 .word 0x240c07b0 + 8007ad4: 240c07a8 .word 0x240c07a8 + 8007ad8: 240c07ac .word 0x240c07ac + 8007adc: 240c079c .word 0x240c079c + 8007ae0: e000ed04 .word 0xe000ed04 + 8007ae4: 240c0798 .word 0x240c0798 + +08007ae8 <_tx_thread_system_suspend>: +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_system_suspend(TX_THREAD *thread_ptr) +#ifndef TX_NOT_INTERRUPTABLE +{ + 8007ae8: b580 push {r7, lr} + 8007aea: b09e sub sp, #120 ; 0x78 + 8007aec: af00 add r7, sp, #0 + 8007aee: 6078 str r0, [r7, #4] +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 8007af0: 4b81 ldr r3, [pc, #516] ; (8007cf8 <_tx_thread_system_suspend+0x210>) + 8007af2: 681b ldr r3, [r3, #0] + 8007af4: 677b str r3, [r7, #116] ; 0x74 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007af6: f3ef 8310 mrs r3, PRIMASK + 8007afa: 64fb str r3, [r7, #76] ; 0x4c + return(posture); + 8007afc: 6cfb ldr r3, [r7, #76] ; 0x4c + int_posture = __get_interrupt_posture(); + 8007afe: 64bb str r3, [r7, #72] ; 0x48 + __asm__ volatile ("CPSID i" : : : "memory"); + 8007b00: b672 cpsid i + return(int_posture); + 8007b02: 6cbb ldr r3, [r7, #72] ; 0x48 + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Lockout interrupts while the thread is being suspended. */ + TX_DISABLE + 8007b04: 673b str r3, [r7, #112] ; 0x70 + +#ifndef TX_NO_TIMER + + /* Is the current thread suspending? */ + if (thread_ptr == current_thread) + 8007b06: 687a ldr r2, [r7, #4] + 8007b08: 6f7b ldr r3, [r7, #116] ; 0x74 + 8007b0a: 429a cmp r2, r3 + 8007b0c: d112 bne.n 8007b34 <_tx_thread_system_suspend+0x4c> + { + + /* Pickup the wait option. */ + timeout = thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks; + 8007b0e: 687b ldr r3, [r7, #4] + 8007b10: 6cdb ldr r3, [r3, #76] ; 0x4c + 8007b12: 66fb str r3, [r7, #108] ; 0x6c + + /* Determine if an activation is needed. */ + if (timeout != TX_NO_WAIT) + 8007b14: 6efb ldr r3, [r7, #108] ; 0x6c + 8007b16: 2b00 cmp r3, #0 + 8007b18: d008 beq.n 8007b2c <_tx_thread_system_suspend+0x44> + { + + /* Make sure the suspension is not a wait-forever. */ + if (timeout != TX_WAIT_FOREVER) + 8007b1a: 6efb ldr r3, [r7, #108] ; 0x6c + 8007b1c: f1b3 3fff cmp.w r3, #4294967295 + 8007b20: d004 beq.n 8007b2c <_tx_thread_system_suspend+0x44> + { + + /* Activate the thread timer with the timeout value setup in the caller. */ + _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer)); + 8007b22: 687b ldr r3, [r7, #4] + 8007b24: 334c adds r3, #76 ; 0x4c + 8007b26: 4618 mov r0, r3 + 8007b28: f000 fa22 bl 8007f70 <_tx_timer_system_activate> + } + } + + /* Yes, reset time slice for current thread. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_new_time_slice; + 8007b2c: 687b ldr r3, [r7, #4] + 8007b2e: 69db ldr r3, [r3, #28] + 8007b30: 4a72 ldr r2, [pc, #456] ; (8007cfc <_tx_thread_system_suspend+0x214>) + 8007b32: 6013 str r3, [r2, #0] + } +#endif + + /* Decrease the preempt disabled count. */ + _tx_thread_preempt_disable--; + 8007b34: 4b72 ldr r3, [pc, #456] ; (8007d00 <_tx_thread_system_suspend+0x218>) + 8007b36: 681b ldr r3, [r3, #0] + 8007b38: 3b01 subs r3, #1 + 8007b3a: 4a71 ldr r2, [pc, #452] ; (8007d00 <_tx_thread_system_suspend+0x218>) + 8007b3c: 6013 str r3, [r2, #0] + _tx_thread_performance_suspend_count++; +#endif + + /* Check to make sure the thread suspending flag is still set. If not, it + has already been resumed. */ + if (thread_ptr -> tx_thread_suspending == TX_TRUE) + 8007b3e: 687b ldr r3, [r7, #4] + 8007b40: 6b9b ldr r3, [r3, #56] ; 0x38 + 8007b42: 2b01 cmp r3, #1 + 8007b44: f040 80a6 bne.w 8007c94 <_tx_thread_system_suspend+0x1ac> + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Actually suspend this thread. But first, clear the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + 8007b48: 687b ldr r3, [r7, #4] + 8007b4a: 2200 movs r2, #0 + 8007b4c: 639a str r2, [r3, #56] ; 0x38 + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + 8007b4e: 687b ldr r3, [r7, #4] + 8007b50: 6adb ldr r3, [r3, #44] ; 0x2c + 8007b52: 66bb str r3, [r7, #104] ; 0x68 + + /* Pickup the next ready thread pointer. */ + ready_next = thread_ptr -> tx_thread_ready_next; + 8007b54: 687b ldr r3, [r7, #4] + 8007b56: 6a1b ldr r3, [r3, #32] + 8007b58: 667b str r3, [r7, #100] ; 0x64 + + /* Determine if there are other threads at this priority that are + ready. */ + if (ready_next != thread_ptr) + 8007b5a: 6e7a ldr r2, [r7, #100] ; 0x64 + 8007b5c: 687b ldr r3, [r7, #4] + 8007b5e: 429a cmp r2, r3 + 8007b60: d015 beq.n 8007b8e <_tx_thread_system_suspend+0xa6> + { + + /* Yes, there are other threads at this priority ready. */ + + /* Pickup the previous ready thread pointer. */ + ready_previous = thread_ptr -> tx_thread_ready_previous; + 8007b62: 687b ldr r3, [r7, #4] + 8007b64: 6a5b ldr r3, [r3, #36] ; 0x24 + 8007b66: 653b str r3, [r7, #80] ; 0x50 + + /* Just remove this thread from the priority list. */ + ready_next -> tx_thread_ready_previous = ready_previous; + 8007b68: 6e7b ldr r3, [r7, #100] ; 0x64 + 8007b6a: 6d3a ldr r2, [r7, #80] ; 0x50 + 8007b6c: 625a str r2, [r3, #36] ; 0x24 + ready_previous -> tx_thread_ready_next = ready_next; + 8007b6e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8007b70: 6e7a ldr r2, [r7, #100] ; 0x64 + 8007b72: 621a str r2, [r3, #32] + + /* Determine if this is the head of the priority list. */ + if (_tx_thread_priority_list[priority] == thread_ptr) + 8007b74: 4a63 ldr r2, [pc, #396] ; (8007d04 <_tx_thread_system_suspend+0x21c>) + 8007b76: 6ebb ldr r3, [r7, #104] ; 0x68 + 8007b78: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 8007b7c: 687a ldr r2, [r7, #4] + 8007b7e: 429a cmp r2, r3 + 8007b80: d157 bne.n 8007c32 <_tx_thread_system_suspend+0x14a> + { + + /* Update the head pointer of this priority list. */ + _tx_thread_priority_list[priority] = ready_next; + 8007b82: 4960 ldr r1, [pc, #384] ; (8007d04 <_tx_thread_system_suspend+0x21c>) + 8007b84: 6ebb ldr r3, [r7, #104] ; 0x68 + 8007b86: 6e7a ldr r2, [r7, #100] ; 0x64 + 8007b88: f841 2023 str.w r2, [r1, r3, lsl #2] + 8007b8c: e051 b.n 8007c32 <_tx_thread_system_suspend+0x14a> + else + { + + /* This is the only thread at this priority ready to run. Set the head + pointer to NULL. */ + _tx_thread_priority_list[priority] = TX_NULL; + 8007b8e: 4a5d ldr r2, [pc, #372] ; (8007d04 <_tx_thread_system_suspend+0x21c>) + 8007b90: 6ebb ldr r3, [r7, #104] ; 0x68 + 8007b92: 2100 movs r1, #0 + 8007b94: f842 1023 str.w r1, [r2, r3, lsl #2] + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Clear this priority bit in the ready priority bit map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + 8007b98: 2201 movs r2, #1 + 8007b9a: 6ebb ldr r3, [r7, #104] ; 0x68 + 8007b9c: fa02 f303 lsl.w r3, r2, r3 + 8007ba0: 663b str r3, [r7, #96] ; 0x60 + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit)); + 8007ba2: 4b59 ldr r3, [pc, #356] ; (8007d08 <_tx_thread_system_suspend+0x220>) + 8007ba4: 681a ldr r2, [r3, #0] + 8007ba6: 6e3b ldr r3, [r7, #96] ; 0x60 + 8007ba8: 43db mvns r3, r3 + 8007baa: 4013 ands r3, r2 + 8007bac: 4a56 ldr r2, [pc, #344] ; (8007d08 <_tx_thread_system_suspend+0x220>) + 8007bae: 6013 str r3, [r2, #0] + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); + 8007bb0: 2300 movs r3, #0 + 8007bb2: 65fb str r3, [r7, #92] ; 0x5c +#endif + + /* Setup working variable for the priority map. */ + priority_map = _tx_thread_priority_maps[MAP_INDEX]; + 8007bb4: 4b54 ldr r3, [pc, #336] ; (8007d08 <_tx_thread_system_suspend+0x220>) + 8007bb6: 681b ldr r3, [r3, #0] + 8007bb8: 65bb str r3, [r7, #88] ; 0x58 + + /* Make a quick check for no other threads ready for execution. */ + if (priority_map == ((ULONG) 0)) + 8007bba: 6dbb ldr r3, [r7, #88] ; 0x58 + 8007bbc: 2b00 cmp r3, #0 + 8007bbe: d12b bne.n 8007c18 <_tx_thread_system_suspend+0x130> + { + + /* Nothing else is ready. Set highest priority and execute thread + accordingly. */ + _tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES); + 8007bc0: 4b52 ldr r3, [pc, #328] ; (8007d0c <_tx_thread_system_suspend+0x224>) + 8007bc2: 2220 movs r2, #32 + 8007bc4: 601a str r2, [r3, #0] + _tx_thread_execute_ptr = TX_NULL; + 8007bc6: 4b52 ldr r3, [pc, #328] ; (8007d10 <_tx_thread_system_suspend+0x228>) + 8007bc8: 2200 movs r2, #0 + 8007bca: 601a str r2, [r3, #0] + 8007bcc: 6f3b ldr r3, [r7, #112] ; 0x70 + 8007bce: 647b str r3, [r7, #68] ; 0x44 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007bd0: 6c7b ldr r3, [r7, #68] ; 0x44 + 8007bd2: f383 8810 msr PRIMASK, r3 +} + 8007bd6: bf00 nop + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + 8007bd8: 4b49 ldr r3, [pc, #292] ; (8007d00 <_tx_thread_system_suspend+0x218>) + 8007bda: 681b ldr r3, [r3, #0] + 8007bdc: 657b str r3, [r7, #84] ; 0x54 + if (combined_flags == ((ULONG) 0)) + 8007bde: 6d7b ldr r3, [r7, #84] ; 0x54 + 8007be0: 2b00 cmp r3, #0 + 8007be2: f040 8081 bne.w 8007ce8 <_tx_thread_system_suspend+0x200> + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + 8007be6: 4b4b ldr r3, [pc, #300] ; (8007d14 <_tx_thread_system_suspend+0x22c>) + 8007be8: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + 8007bec: 601a str r2, [r3, #0] + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8007bee: f3ef 8305 mrs r3, IPSR + 8007bf2: 643b str r3, [r7, #64] ; 0x40 + return(ipsr_value); + 8007bf4: 6c3b ldr r3, [r7, #64] ; 0x40 + if (__get_ipsr_value() == 0) + 8007bf6: 2b00 cmp r3, #0 + 8007bf8: d10c bne.n 8007c14 <_tx_thread_system_suspend+0x12c> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007bfa: f3ef 8310 mrs r3, PRIMASK + 8007bfe: 63fb str r3, [r7, #60] ; 0x3c + return(posture); + 8007c00: 6bfb ldr r3, [r7, #60] ; 0x3c + interrupt_save = __get_interrupt_posture(); + 8007c02: 63bb str r3, [r7, #56] ; 0x38 + __asm__ volatile ("CPSIE i": : : "memory"); + 8007c04: b662 cpsie i +} + 8007c06: bf00 nop + 8007c08: 6bbb ldr r3, [r7, #56] ; 0x38 + 8007c0a: 637b str r3, [r7, #52] ; 0x34 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007c0c: 6b7b ldr r3, [r7, #52] ; 0x34 + 8007c0e: f383 8810 msr PRIMASK, r3 +} + 8007c12: bf00 nop +} + 8007c14: bf00 nop + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return; + 8007c16: e067 b.n 8007ce8 <_tx_thread_system_suspend+0x200> + { + + /* Other threads at different priority levels are ready to run. */ + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + 8007c18: 6dbb ldr r3, [r7, #88] ; 0x58 + 8007c1a: fa93 f3a3 rbit r3, r3 + 8007c1e: 65bb str r3, [r7, #88] ; 0x58 + 8007c20: 6dbb ldr r3, [r7, #88] ; 0x58 + 8007c22: fab3 f383 clz r3, r3 + 8007c26: 663b str r3, [r7, #96] ; 0x60 + + /* Setup the next highest priority variable. */ + _tx_thread_highest_priority = base_priority + ((UINT) priority_bit); + 8007c28: 6dfa ldr r2, [r7, #92] ; 0x5c + 8007c2a: 6e3b ldr r3, [r7, #96] ; 0x60 + 8007c2c: 4413 add r3, r2 + 8007c2e: 4a37 ldr r2, [pc, #220] ; (8007d0c <_tx_thread_system_suspend+0x224>) + 8007c30: 6013 str r3, [r2, #0] + } + } + + /* Determine if the suspending thread is the thread designated to execute. */ + if (thread_ptr == _tx_thread_execute_ptr) + 8007c32: 4b37 ldr r3, [pc, #220] ; (8007d10 <_tx_thread_system_suspend+0x228>) + 8007c34: 681b ldr r3, [r3, #0] + 8007c36: 687a ldr r2, [r7, #4] + 8007c38: 429a cmp r2, r3 + 8007c3a: d12b bne.n 8007c94 <_tx_thread_system_suspend+0x1ac> + { + + /* Pickup the highest priority thread to execute. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + 8007c3c: 4b33 ldr r3, [pc, #204] ; (8007d0c <_tx_thread_system_suspend+0x224>) + 8007c3e: 681b ldr r3, [r3, #0] + 8007c40: 4a30 ldr r2, [pc, #192] ; (8007d04 <_tx_thread_system_suspend+0x21c>) + 8007c42: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 8007c46: 4a32 ldr r2, [pc, #200] ; (8007d10 <_tx_thread_system_suspend+0x228>) + 8007c48: 6013 str r3, [r2, #0] + 8007c4a: 6f3b ldr r3, [r7, #112] ; 0x70 + 8007c4c: 633b str r3, [r7, #48] ; 0x30 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007c4e: 6b3b ldr r3, [r7, #48] ; 0x30 + 8007c50: f383 8810 msr PRIMASK, r3 +} + 8007c54: bf00 nop + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + 8007c56: 4b2a ldr r3, [pc, #168] ; (8007d00 <_tx_thread_system_suspend+0x218>) + 8007c58: 681b ldr r3, [r3, #0] + 8007c5a: 657b str r3, [r7, #84] ; 0x54 + if (combined_flags == ((ULONG) 0)) + 8007c5c: 6d7b ldr r3, [r7, #84] ; 0x54 + 8007c5e: 2b00 cmp r3, #0 + 8007c60: d144 bne.n 8007cec <_tx_thread_system_suspend+0x204> + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + 8007c62: 4b2c ldr r3, [pc, #176] ; (8007d14 <_tx_thread_system_suspend+0x22c>) + 8007c64: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + 8007c68: 601a str r2, [r3, #0] + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8007c6a: f3ef 8305 mrs r3, IPSR + 8007c6e: 62fb str r3, [r7, #44] ; 0x2c + return(ipsr_value); + 8007c70: 6afb ldr r3, [r7, #44] ; 0x2c + if (__get_ipsr_value() == 0) + 8007c72: 2b00 cmp r3, #0 + 8007c74: d10c bne.n 8007c90 <_tx_thread_system_suspend+0x1a8> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007c76: f3ef 8310 mrs r3, PRIMASK + 8007c7a: 62bb str r3, [r7, #40] ; 0x28 + return(posture); + 8007c7c: 6abb ldr r3, [r7, #40] ; 0x28 + interrupt_save = __get_interrupt_posture(); + 8007c7e: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("CPSIE i": : : "memory"); + 8007c80: b662 cpsie i +} + 8007c82: bf00 nop + 8007c84: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007c86: 623b str r3, [r7, #32] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007c88: 6a3b ldr r3, [r7, #32] + 8007c8a: f383 8810 msr PRIMASK, r3 +} + 8007c8e: bf00 nop +} + 8007c90: bf00 nop + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return; + 8007c92: e02b b.n 8007cec <_tx_thread_system_suspend+0x204> + 8007c94: 6f3b ldr r3, [r7, #112] ; 0x70 + 8007c96: 61fb str r3, [r7, #28] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007c98: 69fb ldr r3, [r7, #28] + 8007c9a: f383 8810 msr PRIMASK, r3 +} + 8007c9e: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + 8007ca0: 4b1b ldr r3, [pc, #108] ; (8007d10 <_tx_thread_system_suspend+0x228>) + 8007ca2: 681b ldr r3, [r3, #0] + 8007ca4: 6f7a ldr r2, [r7, #116] ; 0x74 + 8007ca6: 429a cmp r2, r3 + 8007ca8: d022 beq.n 8007cf0 <_tx_thread_system_suspend+0x208> + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + 8007caa: 4b15 ldr r3, [pc, #84] ; (8007d00 <_tx_thread_system_suspend+0x218>) + 8007cac: 681b ldr r3, [r3, #0] + 8007cae: 657b str r3, [r7, #84] ; 0x54 + if (combined_flags == ((ULONG) 0)) + 8007cb0: 6d7b ldr r3, [r7, #84] ; 0x54 + 8007cb2: 2b00 cmp r3, #0 + 8007cb4: d11c bne.n 8007cf0 <_tx_thread_system_suspend+0x208> + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + 8007cb6: 4b17 ldr r3, [pc, #92] ; (8007d14 <_tx_thread_system_suspend+0x22c>) + 8007cb8: f04f 5280 mov.w r2, #268435456 ; 0x10000000 + 8007cbc: 601a str r2, [r3, #0] + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8007cbe: f3ef 8305 mrs r3, IPSR + 8007cc2: 61bb str r3, [r7, #24] + return(ipsr_value); + 8007cc4: 69bb ldr r3, [r7, #24] + if (__get_ipsr_value() == 0) + 8007cc6: 2b00 cmp r3, #0 + 8007cc8: d10c bne.n 8007ce4 <_tx_thread_system_suspend+0x1fc> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007cca: f3ef 8310 mrs r3, PRIMASK + 8007cce: 617b str r3, [r7, #20] + return(posture); + 8007cd0: 697b ldr r3, [r7, #20] + interrupt_save = __get_interrupt_posture(); + 8007cd2: 613b str r3, [r7, #16] + __asm__ volatile ("CPSIE i": : : "memory"); + 8007cd4: b662 cpsie i +} + 8007cd6: bf00 nop + 8007cd8: 693b ldr r3, [r7, #16] + 8007cda: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007cdc: 68fb ldr r3, [r7, #12] + 8007cde: f383 8810 msr PRIMASK, r3 +} + 8007ce2: bf00 nop +} + 8007ce4: bf00 nop + _tx_thread_system_return(); + } + } + + /* Return to caller. */ + return; + 8007ce6: e003 b.n 8007cf0 <_tx_thread_system_suspend+0x208> + return; + 8007ce8: bf00 nop + 8007cea: e002 b.n 8007cf2 <_tx_thread_system_suspend+0x20a> + return; + 8007cec: bf00 nop + 8007cee: e000 b.n 8007cf2 <_tx_thread_system_suspend+0x20a> + return; + 8007cf0: bf00 nop +} + 8007cf2: 3778 adds r7, #120 ; 0x78 + 8007cf4: 46bd mov sp, r7 + 8007cf6: bd80 pop {r7, pc} + 8007cf8: 240c0798 .word 0x240c0798 + 8007cfc: 240c0d9c .word 0x240c0d9c + 8007d00: 240c0830 .word 0x240c0830 + 8007d04: 240c07b0 .word 0x240c07b0 + 8007d08: 240c07a8 .word 0x240c07a8 + 8007d0c: 240c07ac .word 0x240c07ac + 8007d10: 240c079c .word 0x240c079c + 8007d14: e000ed04 .word 0xe000ed04 + +08007d18 <_tx_thread_time_slice>: +/* TX_NO_TIMER is defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_time_slice(VOID) +{ + 8007d18: b480 push {r7} + 8007d1a: b087 sub sp, #28 + 8007d1c: af00 add r7, sp, #0 +ULONG system_state; +UINT preempt_disable; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8007d1e: 4b21 ldr r3, [pc, #132] ; (8007da4 <_tx_thread_time_slice+0x8c>) + 8007d20: 681b ldr r3, [r3, #0] + 8007d22: 617b str r3, [r7, #20] + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007d24: f3ef 8310 mrs r3, PRIMASK + 8007d28: 60fb str r3, [r7, #12] + return(posture); + 8007d2a: 68fb ldr r3, [r7, #12] + int_posture = __get_interrupt_posture(); + 8007d2c: 60bb str r3, [r7, #8] + __asm__ volatile ("CPSID i" : : : "memory"); + 8007d2e: b672 cpsid i + return(int_posture); + 8007d30: 68bb ldr r3, [r7, #8] + /* Set the next thread pointer to NULL. */ + next_thread_ptr = TX_NULL; +#endif + + /* Lockout interrupts while the time-slice is evaluated. */ + TX_DISABLE + 8007d32: 613b str r3, [r7, #16] + + /* Clear the expired time-slice flag. */ + _tx_timer_expired_time_slice = TX_FALSE; + 8007d34: 4b1c ldr r3, [pc, #112] ; (8007da8 <_tx_thread_time_slice+0x90>) + 8007d36: 2200 movs r2, #0 + 8007d38: 601a str r2, [r3, #0] + + /* Make sure the thread pointer is valid. */ + if (thread_ptr != TX_NULL) + 8007d3a: 697b ldr r3, [r7, #20] + 8007d3c: 2b00 cmp r3, #0 + 8007d3e: d024 beq.n 8007d8a <_tx_thread_time_slice+0x72> + { + + /* Make sure the thread is still active, i.e. not suspended. */ + if (thread_ptr -> tx_thread_state == TX_READY) + 8007d40: 697b ldr r3, [r7, #20] + 8007d42: 6b1b ldr r3, [r3, #48] ; 0x30 + 8007d44: 2b00 cmp r3, #0 + 8007d46: d120 bne.n 8007d8a <_tx_thread_time_slice+0x72> + { + + /* Setup a fresh time-slice for the thread. */ + thread_ptr -> tx_thread_time_slice = thread_ptr -> tx_thread_new_time_slice; + 8007d48: 697b ldr r3, [r7, #20] + 8007d4a: 69da ldr r2, [r3, #28] + 8007d4c: 697b ldr r3, [r7, #20] + 8007d4e: 619a str r2, [r3, #24] + + /* Reset the actual time-slice variable. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_time_slice; + 8007d50: 697b ldr r3, [r7, #20] + 8007d52: 699b ldr r3, [r3, #24] + 8007d54: 4a15 ldr r2, [pc, #84] ; (8007dac <_tx_thread_time_slice+0x94>) + 8007d56: 6013 str r3, [r2, #0] + + /* Determine if there is another thread at the same priority and preemption-threshold + is not set. Preemption-threshold overrides time-slicing. */ + if (thread_ptr -> tx_thread_ready_next != thread_ptr) + 8007d58: 697b ldr r3, [r7, #20] + 8007d5a: 6a1b ldr r3, [r3, #32] + 8007d5c: 697a ldr r2, [r7, #20] + 8007d5e: 429a cmp r2, r3 + 8007d60: d013 beq.n 8007d8a <_tx_thread_time_slice+0x72> + { + + /* Check to see if preemption-threshold is not being used. */ + if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold) + 8007d62: 697b ldr r3, [r7, #20] + 8007d64: 6ada ldr r2, [r3, #44] ; 0x2c + 8007d66: 697b ldr r3, [r7, #20] + 8007d68: 6bdb ldr r3, [r3, #60] ; 0x3c + 8007d6a: 429a cmp r2, r3 + 8007d6c: d10d bne.n 8007d8a <_tx_thread_time_slice+0x72> + + /* Preemption-threshold is not being used by this thread. */ + + /* There is another thread at this priority, make it the highest at + this priority level. */ + _tx_thread_priority_list[thread_ptr -> tx_thread_priority] = thread_ptr -> tx_thread_ready_next; + 8007d6e: 697b ldr r3, [r7, #20] + 8007d70: 6adb ldr r3, [r3, #44] ; 0x2c + 8007d72: 697a ldr r2, [r7, #20] + 8007d74: 6a12 ldr r2, [r2, #32] + 8007d76: 490e ldr r1, [pc, #56] ; (8007db0 <_tx_thread_time_slice+0x98>) + 8007d78: f841 2023 str.w r2, [r1, r3, lsl #2] + + /* Designate the highest priority thread as the one to execute. Don't use this + thread's priority as an index just in case a higher priority thread is now + ready! */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + 8007d7c: 4b0d ldr r3, [pc, #52] ; (8007db4 <_tx_thread_time_slice+0x9c>) + 8007d7e: 681b ldr r3, [r3, #0] + 8007d80: 4a0b ldr r2, [pc, #44] ; (8007db0 <_tx_thread_time_slice+0x98>) + 8007d82: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 8007d86: 4a0c ldr r2, [pc, #48] ; (8007db8 <_tx_thread_time_slice+0xa0>) + 8007d88: 6013 str r3, [r2, #0] + 8007d8a: 693b ldr r3, [r7, #16] + 8007d8c: 607b str r3, [r7, #4] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007d8e: 687b ldr r3, [r7, #4] + 8007d90: f383 8810 msr PRIMASK, r3 +} + 8007d94: bf00 nop + + /* Yes, check this thread's stack. */ + TX_THREAD_STACK_CHECK(next_thread_ptr) + } +#endif +} + 8007d96: bf00 nop + 8007d98: 371c adds r7, #28 + 8007d9a: 46bd mov sp, r7 + 8007d9c: f85d 7b04 ldr.w r7, [sp], #4 + 8007da0: 4770 bx lr + 8007da2: bf00 nop + 8007da4: 240c0798 .word 0x240c0798 + 8007da8: 240c0840 .word 0x240c0840 + 8007dac: 240c0d9c .word 0x240c0d9c + 8007db0: 240c07b0 .word 0x240c07b0 + 8007db4: 240c07ac .word 0x240c07ac + 8007db8: 240c079c .word 0x240c079c + +08007dbc <_tx_thread_timeout>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_timeout(ULONG timeout_input) +{ + 8007dbc: b580 push {r7, lr} + 8007dbe: b08a sub sp, #40 ; 0x28 + 8007dc0: af00 add r7, sp, #0 + 8007dc2: 6078 str r0, [r7, #4] +VOID (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence); +ULONG suspension_sequence; + + + /* Pickup the thread pointer. */ + TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr) + 8007dc4: 687b ldr r3, [r7, #4] + 8007dc6: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007dc8: f3ef 8310 mrs r3, PRIMASK + 8007dcc: 617b str r3, [r7, #20] + return(posture); + 8007dce: 697b ldr r3, [r7, #20] + int_posture = __get_interrupt_posture(); + 8007dd0: 613b str r3, [r7, #16] + __asm__ volatile ("CPSID i" : : : "memory"); + 8007dd2: b672 cpsid i + return(int_posture); + 8007dd4: 693b ldr r3, [r7, #16] + + /* Disable interrupts. */ + TX_DISABLE + 8007dd6: 623b str r3, [r7, #32] + + /* Determine how the thread is currently suspended. */ + if (thread_ptr -> tx_thread_state == TX_SLEEP) + 8007dd8: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007dda: 6b1b ldr r3, [r3, #48] ; 0x30 + 8007ddc: 2b04 cmp r3, #4 + 8007dde: d10e bne.n 8007dfe <_tx_thread_timeout+0x42> + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Increment the disable preemption flag. */ + _tx_thread_preempt_disable++; + 8007de0: 4b13 ldr r3, [pc, #76] ; (8007e30 <_tx_thread_timeout+0x74>) + 8007de2: 681b ldr r3, [r3, #0] + 8007de4: 3301 adds r3, #1 + 8007de6: 4a12 ldr r2, [pc, #72] ; (8007e30 <_tx_thread_timeout+0x74>) + 8007de8: 6013 str r3, [r2, #0] + 8007dea: 6a3b ldr r3, [r7, #32] + 8007dec: 60fb str r3, [r7, #12] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007dee: 68fb ldr r3, [r7, #12] + 8007df0: f383 8810 msr PRIMASK, r3 +} + 8007df4: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Lift the suspension on the sleeping thread. */ + _tx_thread_system_resume(thread_ptr); + 8007df6: 6a78 ldr r0, [r7, #36] ; 0x24 + 8007df8: f7ff fd76 bl 80078e8 <_tx_thread_system_resume> + + /* Restore interrupts. */ + TX_RESTORE +#endif + } +} + 8007dfc: e013 b.n 8007e26 <_tx_thread_timeout+0x6a> + suspend_cleanup = thread_ptr -> tx_thread_suspend_cleanup; + 8007dfe: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007e00: 6e9b ldr r3, [r3, #104] ; 0x68 + 8007e02: 61fb str r3, [r7, #28] + suspension_sequence = thread_ptr -> tx_thread_suspension_sequence; + 8007e04: 6a7b ldr r3, [r7, #36] ; 0x24 + 8007e06: f8d3 30ac ldr.w r3, [r3, #172] ; 0xac + 8007e0a: 61bb str r3, [r7, #24] + 8007e0c: 6a3b ldr r3, [r7, #32] + 8007e0e: 60bb str r3, [r7, #8] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007e10: 68bb ldr r3, [r7, #8] + 8007e12: f383 8810 msr PRIMASK, r3 +} + 8007e16: bf00 nop + if (suspend_cleanup != TX_NULL) + 8007e18: 69fb ldr r3, [r7, #28] + 8007e1a: 2b00 cmp r3, #0 + 8007e1c: d003 beq.n 8007e26 <_tx_thread_timeout+0x6a> + (suspend_cleanup)(thread_ptr, suspension_sequence); + 8007e1e: 69fb ldr r3, [r7, #28] + 8007e20: 69b9 ldr r1, [r7, #24] + 8007e22: 6a78 ldr r0, [r7, #36] ; 0x24 + 8007e24: 4798 blx r3 +} + 8007e26: bf00 nop + 8007e28: 3728 adds r7, #40 ; 0x28 + 8007e2a: 46bd mov sp, r7 + 8007e2c: bd80 pop {r7, pc} + 8007e2e: bf00 nop + 8007e30: 240c0830 .word 0x240c0830 + +08007e34 <_tx_timer_expiration_process>: +/* TX_NO_TIMER is defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_expiration_process(VOID) +{ + 8007e34: b580 push {r7, lr} + 8007e36: b084 sub sp, #16 + 8007e38: af00 add r7, sp, #0 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8007e3a: f3ef 8310 mrs r3, PRIMASK + 8007e3e: 607b str r3, [r7, #4] + return(posture); + 8007e40: 687b ldr r3, [r7, #4] + int_posture = __get_interrupt_posture(); + 8007e42: 603b str r3, [r7, #0] + __asm__ volatile ("CPSID i" : : : "memory"); + 8007e44: b672 cpsid i + return(int_posture); + 8007e46: 683b ldr r3, [r7, #0] + + /* Don't process in the ISR, wakeup the system timer thread to process the + timer expiration. */ + + /* Disable interrupts. */ + TX_DISABLE + 8007e48: 60fb str r3, [r7, #12] + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + 8007e4a: 4b09 ldr r3, [pc, #36] ; (8007e70 <_tx_timer_expiration_process+0x3c>) + 8007e4c: 681b ldr r3, [r3, #0] + 8007e4e: 3301 adds r3, #1 + 8007e50: 4a07 ldr r2, [pc, #28] ; (8007e70 <_tx_timer_expiration_process+0x3c>) + 8007e52: 6013 str r3, [r2, #0] + 8007e54: 68fb ldr r3, [r7, #12] + 8007e56: 60bb str r3, [r7, #8] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8007e58: 68bb ldr r3, [r7, #8] + 8007e5a: f383 8810 msr PRIMASK, r3 +} + 8007e5e: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Call the system resume function to activate the timer thread. */ + _tx_thread_system_resume(&_tx_timer_thread); + 8007e60: 4804 ldr r0, [pc, #16] ; (8007e74 <_tx_timer_expiration_process+0x40>) + 8007e62: f7ff fd41 bl 80078e8 <_tx_thread_system_resume> + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + 8007e66: bf00 nop + 8007e68: 3710 adds r7, #16 + 8007e6a: 46bd mov sp, r7 + 8007e6c: bd80 pop {r7, pc} + 8007e6e: bf00 nop + 8007e70: 240c0830 .word 0x240c0830 + 8007e74: 240c08e0 .word 0x240c08e0 + +08007e78 <_tx_timer_initialize>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_initialize(VOID) +{ + 8007e78: b590 push {r4, r7, lr} + 8007e7a: b089 sub sp, #36 ; 0x24 + 8007e7c: af06 add r7, sp, #24 +#endif + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the system clock to 0. */ + _tx_timer_system_clock = ((ULONG) 0); + 8007e7e: 4b28 ldr r3, [pc, #160] ; (8007f20 <_tx_timer_initialize+0xa8>) + 8007e80: 2200 movs r2, #0 + 8007e82: 601a str r2, [r3, #0] + + /* Initialize the time-slice value to 0 to make sure it is disabled. */ + _tx_timer_time_slice = ((ULONG) 0); + 8007e84: 4b27 ldr r3, [pc, #156] ; (8007f24 <_tx_timer_initialize+0xac>) + 8007e86: 2200 movs r2, #0 + 8007e88: 601a str r2, [r3, #0] + + /* Clear the expired flags. */ + _tx_timer_expired_time_slice = TX_FALSE; + 8007e8a: 4b27 ldr r3, [pc, #156] ; (8007f28 <_tx_timer_initialize+0xb0>) + 8007e8c: 2200 movs r2, #0 + 8007e8e: 601a str r2, [r3, #0] + _tx_timer_expired = TX_FALSE; + 8007e90: 4b26 ldr r3, [pc, #152] ; (8007f2c <_tx_timer_initialize+0xb4>) + 8007e92: 2200 movs r2, #0 + 8007e94: 601a str r2, [r3, #0] + + /* Set the currently expired timer being processed pointer to NULL. */ + _tx_timer_expired_timer_ptr = TX_NULL; + 8007e96: 4b26 ldr r3, [pc, #152] ; (8007f30 <_tx_timer_initialize+0xb8>) + 8007e98: 2200 movs r2, #0 + 8007e9a: 601a str r2, [r3, #0] + + /* Initialize the thread and application timer management control structures. */ + + /* First, initialize the timer list. */ + TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list))); + 8007e9c: 2280 movs r2, #128 ; 0x80 + 8007e9e: 2100 movs r1, #0 + 8007ea0: 4824 ldr r0, [pc, #144] ; (8007f34 <_tx_timer_initialize+0xbc>) + 8007ea2: f014 ffd9 bl 801ce58 +#endif + + /* Initialize all of the list pointers. */ + _tx_timer_list_start = &_tx_timer_list[0]; + 8007ea6: 4b24 ldr r3, [pc, #144] ; (8007f38 <_tx_timer_initialize+0xc0>) + 8007ea8: 4a22 ldr r2, [pc, #136] ; (8007f34 <_tx_timer_initialize+0xbc>) + 8007eaa: 601a str r2, [r3, #0] + _tx_timer_current_ptr = &_tx_timer_list[0]; + 8007eac: 4b23 ldr r3, [pc, #140] ; (8007f3c <_tx_timer_initialize+0xc4>) + 8007eae: 4a21 ldr r2, [pc, #132] ; (8007f34 <_tx_timer_initialize+0xbc>) + 8007eb0: 601a str r2, [r3, #0] + + /* Set the timer list end pointer to one past the actual timer list. This is done + to make the timer interrupt handling in assembly language a little easier. */ + _tx_timer_list_end = &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)]; + 8007eb2: 4b23 ldr r3, [pc, #140] ; (8007f40 <_tx_timer_initialize+0xc8>) + 8007eb4: 4a23 ldr r2, [pc, #140] ; (8007f44 <_tx_timer_initialize+0xcc>) + 8007eb6: 601a str r2, [r3, #0] + _tx_timer_list_end = TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1)); + 8007eb8: 4b21 ldr r3, [pc, #132] ; (8007f40 <_tx_timer_initialize+0xc8>) + 8007eba: 681b ldr r3, [r3, #0] + 8007ebc: 3304 adds r3, #4 + 8007ebe: 4a20 ldr r2, [pc, #128] ; (8007f40 <_tx_timer_initialize+0xc8>) + 8007ec0: 6013 str r3, [r2, #0] + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Setup the variables associated with the system timer thread's stack and + priority. */ + _tx_timer_stack_start = (VOID *) &_tx_timer_thread_stack_area[0]; + 8007ec2: 4b21 ldr r3, [pc, #132] ; (8007f48 <_tx_timer_initialize+0xd0>) + 8007ec4: 4a21 ldr r2, [pc, #132] ; (8007f4c <_tx_timer_initialize+0xd4>) + 8007ec6: 601a str r2, [r3, #0] + _tx_timer_stack_size = ((ULONG) TX_TIMER_THREAD_STACK_SIZE); + 8007ec8: 4b21 ldr r3, [pc, #132] ; (8007f50 <_tx_timer_initialize+0xd8>) + 8007eca: f44f 6280 mov.w r2, #1024 ; 0x400 + 8007ece: 601a str r2, [r3, #0] + _tx_timer_priority = ((UINT) TX_TIMER_THREAD_PRIORITY); + 8007ed0: 4b20 ldr r3, [pc, #128] ; (8007f54 <_tx_timer_initialize+0xdc>) + 8007ed2: 2200 movs r2, #0 + 8007ed4: 601a str r2, [r3, #0] + low-level initialization component. */ + do + { + + /* Create the system timer thread. */ + status = _tx_thread_create(&_tx_timer_thread, + 8007ed6: 4b1c ldr r3, [pc, #112] ; (8007f48 <_tx_timer_initialize+0xd0>) + 8007ed8: 681b ldr r3, [r3, #0] + 8007eda: 4a1d ldr r2, [pc, #116] ; (8007f50 <_tx_timer_initialize+0xd8>) + 8007edc: 6812 ldr r2, [r2, #0] + 8007ede: 491d ldr r1, [pc, #116] ; (8007f54 <_tx_timer_initialize+0xdc>) + 8007ee0: 6809 ldr r1, [r1, #0] + 8007ee2: 481c ldr r0, [pc, #112] ; (8007f54 <_tx_timer_initialize+0xdc>) + 8007ee4: 6800 ldr r0, [r0, #0] + 8007ee6: 2400 movs r4, #0 + 8007ee8: 9405 str r4, [sp, #20] + 8007eea: 2400 movs r4, #0 + 8007eec: 9404 str r4, [sp, #16] + 8007eee: 9003 str r0, [sp, #12] + 8007ef0: 9102 str r1, [sp, #8] + 8007ef2: 9201 str r2, [sp, #4] + 8007ef4: 9300 str r3, [sp, #0] + 8007ef6: 4b18 ldr r3, [pc, #96] ; (8007f58 <_tx_timer_initialize+0xe0>) + 8007ef8: 4a18 ldr r2, [pc, #96] ; (8007f5c <_tx_timer_initialize+0xe4>) + 8007efa: 4919 ldr r1, [pc, #100] ; (8007f60 <_tx_timer_initialize+0xe8>) + 8007efc: 4819 ldr r0, [pc, #100] ; (8007f64 <_tx_timer_initialize+0xec>) + 8007efe: f7ff fb3b bl 8007578 <_tx_thread_create> + 8007f02: 6078 str r0, [r7, #4] +#endif + + /* Define timer initialize extension. */ + TX_TIMER_INITIALIZE_EXTENSION(status) + + } while (status != TX_SUCCESS); + 8007f04: 687b ldr r3, [r7, #4] + 8007f06: 2b00 cmp r3, #0 + 8007f08: d1e5 bne.n 8007ed6 <_tx_timer_initialize+0x5e> +#endif + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created application timer list. */ + _tx_timer_created_ptr = TX_NULL; + 8007f0a: 4b17 ldr r3, [pc, #92] ; (8007f68 <_tx_timer_initialize+0xf0>) + 8007f0c: 2200 movs r2, #0 + 8007f0e: 601a str r2, [r3, #0] + + /* Set the created count to zero. */ + _tx_timer_created_count = TX_EMPTY; + 8007f10: 4b16 ldr r3, [pc, #88] ; (8007f6c <_tx_timer_initialize+0xf4>) + 8007f12: 2200 movs r2, #0 + 8007f14: 601a str r2, [r3, #0] + _tx_timer_performance_expiration_count = ((ULONG) 0); + _tx_timer_performance__expiration_adjust_count = ((ULONG) 0); +#endif +#endif +#endif +} + 8007f16: bf00 nop + 8007f18: 370c adds r7, #12 + 8007f1a: 46bd mov sp, r7 + 8007f1c: bd90 pop {r4, r7, pc} + 8007f1e: bf00 nop + 8007f20: 240c083c .word 0x240c083c + 8007f24: 240c0d9c .word 0x240c0d9c + 8007f28: 240c0840 .word 0x240c0840 + 8007f2c: 240c08d0 .word 0x240c08d0 + 8007f30: 240c08dc .word 0x240c08dc + 8007f34: 240c0844 .word 0x240c0844 + 8007f38: 240c08c4 .word 0x240c08c4 + 8007f3c: 240c08cc .word 0x240c08cc + 8007f40: 240c08c8 .word 0x240c08c8 + 8007f44: 240c08c0 .word 0x240c08c0 + 8007f48: 240c0990 .word 0x240c0990 + 8007f4c: 240c099c .word 0x240c099c + 8007f50: 240c0994 .word 0x240c0994 + 8007f54: 240c0998 .word 0x240c0998 + 8007f58: 4154494d .word 0x4154494d + 8007f5c: 080080a5 .word 0x080080a5 + 8007f60: 0801decc .word 0x0801decc + 8007f64: 240c08e0 .word 0x240c08e0 + 8007f68: 240c08d4 .word 0x240c08d4 + 8007f6c: 240c08d8 .word 0x240c08d8 + +08007f70 <_tx_timer_system_activate>: +/* TX_NO_TIMER is defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr) +{ + 8007f70: b480 push {r7} + 8007f72: b089 sub sp, #36 ; 0x24 + 8007f74: af00 add r7, sp, #0 + 8007f76: 6078 str r0, [r7, #4] +ULONG remaining_ticks; +ULONG expiration_time; + + + /* Pickup the remaining ticks. */ + remaining_ticks = timer_ptr -> tx_timer_internal_remaining_ticks; + 8007f78: 687b ldr r3, [r7, #4] + 8007f7a: 681b ldr r3, [r3, #0] + 8007f7c: 617b str r3, [r7, #20] + + /* Determine if there is a timer to activate. */ + if (remaining_ticks != ((ULONG) 0)) + 8007f7e: 697b ldr r3, [r7, #20] + 8007f80: 2b00 cmp r3, #0 + 8007f82: d04a beq.n 800801a <_tx_timer_system_activate+0xaa> + { + + /* Determine if the timer is set to wait forever. */ + if (remaining_ticks != TX_WAIT_FOREVER) + 8007f84: 697b ldr r3, [r7, #20] + 8007f86: f1b3 3fff cmp.w r3, #4294967295 + 8007f8a: d046 beq.n 800801a <_tx_timer_system_activate+0xaa> + { + + /* Valid timer activate request. */ + + /* Determine if the timer still needs activation. */ + if (timer_ptr -> tx_timer_internal_list_head == TX_NULL) + 8007f8c: 687b ldr r3, [r7, #4] + 8007f8e: 699b ldr r3, [r3, #24] + 8007f90: 2b00 cmp r3, #0 + 8007f92: d142 bne.n 800801a <_tx_timer_system_activate+0xaa> + { + + /* Activate the timer. */ + + /* Calculate the amount of time remaining for the timer. */ + if (remaining_ticks > TX_TIMER_ENTRIES) + 8007f94: 697b ldr r3, [r7, #20] + 8007f96: 2b20 cmp r3, #32 + 8007f98: d902 bls.n 8007fa0 <_tx_timer_system_activate+0x30> + { + + /* Set expiration time to the maximum number of entries. */ + expiration_time = TX_TIMER_ENTRIES - ((ULONG) 1); + 8007f9a: 231f movs r3, #31 + 8007f9c: 61bb str r3, [r7, #24] + 8007f9e: e002 b.n 8007fa6 <_tx_timer_system_activate+0x36> + { + + /* Timer value fits in the timer entries. */ + + /* Set the expiration time. */ + expiration_time = (remaining_ticks - ((ULONG) 1)); + 8007fa0: 697b ldr r3, [r7, #20] + 8007fa2: 3b01 subs r3, #1 + 8007fa4: 61bb str r3, [r7, #24] + + /* At this point, we are ready to put the timer on one of + the timer lists. */ + + /* Calculate the proper place for the timer. */ + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time); + 8007fa6: 4b20 ldr r3, [pc, #128] ; (8008028 <_tx_timer_system_activate+0xb8>) + 8007fa8: 681a ldr r2, [r3, #0] + 8007faa: 69bb ldr r3, [r7, #24] + 8007fac: 009b lsls r3, r3, #2 + 8007fae: 4413 add r3, r2 + 8007fb0: 61fb str r3, [r7, #28] + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end)) + 8007fb2: 4b1e ldr r3, [pc, #120] ; (800802c <_tx_timer_system_activate+0xbc>) + 8007fb4: 681b ldr r3, [r3, #0] + 8007fb6: 69fa ldr r2, [r7, #28] + 8007fb8: 429a cmp r2, r3 + 8007fba: d30b bcc.n 8007fd4 <_tx_timer_system_activate+0x64> + { + + /* Wrap from the beginning of the list. */ + delta = TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end); + 8007fbc: 4b1b ldr r3, [pc, #108] ; (800802c <_tx_timer_system_activate+0xbc>) + 8007fbe: 681b ldr r3, [r3, #0] + 8007fc0: 69fa ldr r2, [r7, #28] + 8007fc2: 1ad3 subs r3, r2, r3 + 8007fc4: 109b asrs r3, r3, #2 + 8007fc6: 613b str r3, [r7, #16] + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta); + 8007fc8: 4b19 ldr r3, [pc, #100] ; (8008030 <_tx_timer_system_activate+0xc0>) + 8007fca: 681a ldr r2, [r3, #0] + 8007fcc: 693b ldr r3, [r7, #16] + 8007fce: 009b lsls r3, r3, #2 + 8007fd0: 4413 add r3, r2 + 8007fd2: 61fb str r3, [r7, #28] + } + + /* Now put the timer on this list. */ + if ((*timer_list) == TX_NULL) + 8007fd4: 69fb ldr r3, [r7, #28] + 8007fd6: 681b ldr r3, [r3, #0] + 8007fd8: 2b00 cmp r3, #0 + 8007fda: d109 bne.n 8007ff0 <_tx_timer_system_activate+0x80> + { + + /* This list is NULL, just put the new timer on it. */ + + /* Setup the links in this timer. */ + timer_ptr -> tx_timer_internal_active_next = timer_ptr; + 8007fdc: 687b ldr r3, [r7, #4] + 8007fde: 687a ldr r2, [r7, #4] + 8007fe0: 611a str r2, [r3, #16] + timer_ptr -> tx_timer_internal_active_previous = timer_ptr; + 8007fe2: 687b ldr r3, [r7, #4] + 8007fe4: 687a ldr r2, [r7, #4] + 8007fe6: 615a str r2, [r3, #20] + + /* Setup the list head pointer. */ + *timer_list = timer_ptr; + 8007fe8: 69fb ldr r3, [r7, #28] + 8007fea: 687a ldr r2, [r7, #4] + 8007fec: 601a str r2, [r3, #0] + 8007fee: e011 b.n 8008014 <_tx_timer_system_activate+0xa4> + } + else + { + + /* This list is not NULL, add current timer to the end. */ + next_timer = *timer_list; + 8007ff0: 69fb ldr r3, [r7, #28] + 8007ff2: 681b ldr r3, [r3, #0] + 8007ff4: 60fb str r3, [r7, #12] + previous_timer = next_timer -> tx_timer_internal_active_previous; + 8007ff6: 68fb ldr r3, [r7, #12] + 8007ff8: 695b ldr r3, [r3, #20] + 8007ffa: 60bb str r3, [r7, #8] + previous_timer -> tx_timer_internal_active_next = timer_ptr; + 8007ffc: 68bb ldr r3, [r7, #8] + 8007ffe: 687a ldr r2, [r7, #4] + 8008000: 611a str r2, [r3, #16] + next_timer -> tx_timer_internal_active_previous = timer_ptr; + 8008002: 68fb ldr r3, [r7, #12] + 8008004: 687a ldr r2, [r7, #4] + 8008006: 615a str r2, [r3, #20] + timer_ptr -> tx_timer_internal_active_next = next_timer; + 8008008: 687b ldr r3, [r7, #4] + 800800a: 68fa ldr r2, [r7, #12] + 800800c: 611a str r2, [r3, #16] + timer_ptr -> tx_timer_internal_active_previous = previous_timer; + 800800e: 687b ldr r3, [r7, #4] + 8008010: 68ba ldr r2, [r7, #8] + 8008012: 615a str r2, [r3, #20] + } + + /* Setup list head pointer. */ + timer_ptr -> tx_timer_internal_list_head = timer_list; + 8008014: 687b ldr r3, [r7, #4] + 8008016: 69fa ldr r2, [r7, #28] + 8008018: 619a str r2, [r3, #24] + } + } + } +} + 800801a: bf00 nop + 800801c: 3724 adds r7, #36 ; 0x24 + 800801e: 46bd mov sp, r7 + 8008020: f85d 7b04 ldr.w r7, [sp], #4 + 8008024: 4770 bx lr + 8008026: bf00 nop + 8008028: 240c08cc .word 0x240c08cc + 800802c: 240c08c8 .word 0x240c08c8 + 8008030: 240c08c4 .word 0x240c08c4 + +08008034 <_tx_timer_system_deactivate>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr) +{ + 8008034: b480 push {r7} + 8008036: b087 sub sp, #28 + 8008038: af00 add r7, sp, #0 + 800803a: 6078 str r0, [r7, #4] +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; + + + /* Pickup the list head pointer. */ + list_head = timer_ptr -> tx_timer_internal_list_head; + 800803c: 687b ldr r3, [r7, #4] + 800803e: 699b ldr r3, [r3, #24] + 8008040: 617b str r3, [r7, #20] + + /* Determine if the timer still needs deactivation. */ + if (list_head != TX_NULL) + 8008042: 697b ldr r3, [r7, #20] + 8008044: 2b00 cmp r3, #0 + 8008046: d026 beq.n 8008096 <_tx_timer_system_deactivate+0x62> + { + + /* Deactivate the timer. */ + + /* Pickup the next active timer. */ + next_timer = timer_ptr -> tx_timer_internal_active_next; + 8008048: 687b ldr r3, [r7, #4] + 800804a: 691b ldr r3, [r3, #16] + 800804c: 613b str r3, [r7, #16] + + /* See if this is the only timer in the list. */ + if (timer_ptr == next_timer) + 800804e: 687a ldr r2, [r7, #4] + 8008050: 693b ldr r3, [r7, #16] + 8008052: 429a cmp r2, r3 + 8008054: d108 bne.n 8008068 <_tx_timer_system_deactivate+0x34> + { + + /* Yes, the only timer on the list. */ + + /* Determine if the head pointer needs to be updated. */ + if (*(list_head) == timer_ptr) + 8008056: 697b ldr r3, [r7, #20] + 8008058: 681b ldr r3, [r3, #0] + 800805a: 687a ldr r2, [r7, #4] + 800805c: 429a cmp r2, r3 + 800805e: d117 bne.n 8008090 <_tx_timer_system_deactivate+0x5c> + { + + /* Update the head pointer. */ + *(list_head) = TX_NULL; + 8008060: 697b ldr r3, [r7, #20] + 8008062: 2200 movs r2, #0 + 8008064: 601a str r2, [r3, #0] + 8008066: e013 b.n 8008090 <_tx_timer_system_deactivate+0x5c> + { + + /* At least one more timer is on the same expiration list. */ + + /* Update the links of the adjacent timers. */ + previous_timer = timer_ptr -> tx_timer_internal_active_previous; + 8008068: 687b ldr r3, [r7, #4] + 800806a: 695b ldr r3, [r3, #20] + 800806c: 60fb str r3, [r7, #12] + next_timer -> tx_timer_internal_active_previous = previous_timer; + 800806e: 693b ldr r3, [r7, #16] + 8008070: 68fa ldr r2, [r7, #12] + 8008072: 615a str r2, [r3, #20] + previous_timer -> tx_timer_internal_active_next = next_timer; + 8008074: 68fb ldr r3, [r7, #12] + 8008076: 693a ldr r2, [r7, #16] + 8008078: 611a str r2, [r3, #16] + + /* Determine if the head pointer needs to be updated. */ + if (*(list_head) == timer_ptr) + 800807a: 697b ldr r3, [r7, #20] + 800807c: 681b ldr r3, [r3, #0] + 800807e: 687a ldr r2, [r7, #4] + 8008080: 429a cmp r2, r3 + 8008082: d105 bne.n 8008090 <_tx_timer_system_deactivate+0x5c> + { + + /* Update the next timer in the list with the list head pointer. */ + next_timer -> tx_timer_internal_list_head = list_head; + 8008084: 693b ldr r3, [r7, #16] + 8008086: 697a ldr r2, [r7, #20] + 8008088: 619a str r2, [r3, #24] + + /* Update the head pointer. */ + *(list_head) = next_timer; + 800808a: 697b ldr r3, [r7, #20] + 800808c: 693a ldr r2, [r7, #16] + 800808e: 601a str r2, [r3, #0] + } + } + + /* Clear the timer's list head pointer. */ + timer_ptr -> tx_timer_internal_list_head = TX_NULL; + 8008090: 687b ldr r3, [r7, #4] + 8008092: 2200 movs r2, #0 + 8008094: 619a str r2, [r3, #24] + } +} + 8008096: bf00 nop + 8008098: 371c adds r7, #28 + 800809a: 46bd mov sp, r7 + 800809c: f85d 7b04 ldr.w r7, [sp], #4 + 80080a0: 4770 bx lr + ... + +080080a4 <_tx_timer_thread_entry>: +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +#ifndef TX_TIMER_PROCESS_IN_ISR +VOID _tx_timer_thread_entry(ULONG timer_thread_input) +{ + 80080a4: b580 push {r7, lr} + 80080a6: b098 sub sp, #96 ; 0x60 + 80080a8: af00 add r7, sp, #0 + 80080aa: 6078 str r0, [r7, #4] +TX_TIMER_INTERNAL *reactivate_timer; +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; +TX_TIMER_INTERNAL *current_timer; +VOID (*timeout_function)(ULONG id); +ULONG timeout_param = ((ULONG) 0); + 80080ac: 2300 movs r3, #0 + 80080ae: 657b str r3, [r7, #84] ; 0x54 +#endif + + + /* Make sure the timer input is correct. This also gets rid of the + silly compiler warnings. */ + if (timer_thread_input == TX_TIMER_ID) + 80080b0: 687b ldr r3, [r7, #4] + 80080b2: 4a73 ldr r2, [pc, #460] ; (8008280 <_tx_timer_thread_entry+0x1dc>) + 80080b4: 4293 cmp r3, r2 + 80080b6: f040 80de bne.w 8008276 <_tx_timer_thread_entry+0x1d2> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80080ba: f3ef 8310 mrs r3, PRIMASK + 80080be: 643b str r3, [r7, #64] ; 0x40 + return(posture); + 80080c0: 6c3b ldr r3, [r7, #64] ; 0x40 + int_posture = __get_interrupt_posture(); + 80080c2: 63fb str r3, [r7, #60] ; 0x3c + __asm__ volatile ("CPSID i" : : : "memory"); + 80080c4: b672 cpsid i + return(int_posture); + 80080c6: 6bfb ldr r3, [r7, #60] ; 0x3c + { + + /* First, move the current list pointer and clear the timer + expired value. This allows the interrupt handling portion + to continue looking for timer expirations. */ + TX_DISABLE + 80080c8: 65fb str r3, [r7, #92] ; 0x5c + + /* Save the current timer expiration list pointer. */ + expired_timers = *_tx_timer_current_ptr; + 80080ca: 4b6e ldr r3, [pc, #440] ; (8008284 <_tx_timer_thread_entry+0x1e0>) + 80080cc: 681b ldr r3, [r3, #0] + 80080ce: 681b ldr r3, [r3, #0] + 80080d0: 60fb str r3, [r7, #12] + + /* Modify the head pointer in the first timer in the list, if there + is one! */ + if (expired_timers != TX_NULL) + 80080d2: 68fb ldr r3, [r7, #12] + 80080d4: 2b00 cmp r3, #0 + 80080d6: d003 beq.n 80080e0 <_tx_timer_thread_entry+0x3c> + { + + expired_timers -> tx_timer_internal_list_head = &expired_timers; + 80080d8: 68fb ldr r3, [r7, #12] + 80080da: f107 020c add.w r2, r7, #12 + 80080de: 619a str r2, [r3, #24] + } + + /* Set the current list pointer to NULL. */ + *_tx_timer_current_ptr = TX_NULL; + 80080e0: 4b68 ldr r3, [pc, #416] ; (8008284 <_tx_timer_thread_entry+0x1e0>) + 80080e2: 681b ldr r3, [r3, #0] + 80080e4: 2200 movs r2, #0 + 80080e6: 601a str r2, [r3, #0] + + /* Move the current pointer up one timer entry wrap if we get to + the end of the list. */ + _tx_timer_current_ptr = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1); + 80080e8: 4b66 ldr r3, [pc, #408] ; (8008284 <_tx_timer_thread_entry+0x1e0>) + 80080ea: 681b ldr r3, [r3, #0] + 80080ec: 3304 adds r3, #4 + 80080ee: 4a65 ldr r2, [pc, #404] ; (8008284 <_tx_timer_thread_entry+0x1e0>) + 80080f0: 6013 str r3, [r2, #0] + if (_tx_timer_current_ptr == _tx_timer_list_end) + 80080f2: 4b64 ldr r3, [pc, #400] ; (8008284 <_tx_timer_thread_entry+0x1e0>) + 80080f4: 681a ldr r2, [r3, #0] + 80080f6: 4b64 ldr r3, [pc, #400] ; (8008288 <_tx_timer_thread_entry+0x1e4>) + 80080f8: 681b ldr r3, [r3, #0] + 80080fa: 429a cmp r2, r3 + 80080fc: d103 bne.n 8008106 <_tx_timer_thread_entry+0x62> + { + + _tx_timer_current_ptr = _tx_timer_list_start; + 80080fe: 4b63 ldr r3, [pc, #396] ; (800828c <_tx_timer_thread_entry+0x1e8>) + 8008100: 681b ldr r3, [r3, #0] + 8008102: 4a60 ldr r2, [pc, #384] ; (8008284 <_tx_timer_thread_entry+0x1e0>) + 8008104: 6013 str r3, [r2, #0] + } + + /* Clear the expired flag. */ + _tx_timer_expired = TX_FALSE; + 8008106: 4b62 ldr r3, [pc, #392] ; (8008290 <_tx_timer_thread_entry+0x1ec>) + 8008108: 2200 movs r2, #0 + 800810a: 601a str r2, [r3, #0] + 800810c: 6dfb ldr r3, [r7, #92] ; 0x5c + 800810e: 633b str r3, [r7, #48] ; 0x30 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008110: 6b3b ldr r3, [r7, #48] ; 0x30 + 8008112: f383 8810 msr PRIMASK, r3 +} + 8008116: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8008118: f3ef 8310 mrs r3, PRIMASK + 800811c: 63bb str r3, [r7, #56] ; 0x38 + return(posture); + 800811e: 6bbb ldr r3, [r7, #56] ; 0x38 + int_posture = __get_interrupt_posture(); + 8008120: 637b str r3, [r7, #52] ; 0x34 + __asm__ volatile ("CPSID i" : : : "memory"); + 8008122: b672 cpsid i + return(int_posture); + 8008124: 6b7b ldr r3, [r7, #52] ; 0x34 + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + 8008126: 65fb str r3, [r7, #92] ; 0x5c + + /* Next, process the expiration of the associated timers at this + time slot. */ + while (expired_timers != TX_NULL) + 8008128: e07f b.n 800822a <_tx_timer_thread_entry+0x186> + { + + /* Something is on the list. Remove it and process the expiration. */ + current_timer = expired_timers; + 800812a: 68fb ldr r3, [r7, #12] + 800812c: 64fb str r3, [r7, #76] ; 0x4c + + /* Pickup the next timer. */ + next_timer = expired_timers -> tx_timer_internal_active_next; + 800812e: 68fb ldr r3, [r7, #12] + 8008130: 691b ldr r3, [r3, #16] + 8008132: 64bb str r3, [r7, #72] ; 0x48 + + /* Set the reactivate_timer to NULL. */ + reactivate_timer = TX_NULL; + 8008134: 2300 movs r3, #0 + 8008136: 60bb str r3, [r7, #8] + + /* Determine if this is the only timer. */ + if (current_timer == next_timer) + 8008138: 6cfa ldr r2, [r7, #76] ; 0x4c + 800813a: 6cbb ldr r3, [r7, #72] ; 0x48 + 800813c: 429a cmp r2, r3 + 800813e: d102 bne.n 8008146 <_tx_timer_thread_entry+0xa2> + { + + /* Yes, this is the only timer in the list. */ + + /* Set the head pointer to NULL. */ + expired_timers = TX_NULL; + 8008140: 2300 movs r3, #0 + 8008142: 60fb str r3, [r7, #12] + 8008144: e00e b.n 8008164 <_tx_timer_thread_entry+0xc0> + { + + /* No, not the only expired timer. */ + + /* Remove this timer from the expired list. */ + previous_timer = current_timer -> tx_timer_internal_active_previous; + 8008146: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008148: 695b ldr r3, [r3, #20] + 800814a: 647b str r3, [r7, #68] ; 0x44 + next_timer -> tx_timer_internal_active_previous = previous_timer; + 800814c: 6cbb ldr r3, [r7, #72] ; 0x48 + 800814e: 6c7a ldr r2, [r7, #68] ; 0x44 + 8008150: 615a str r2, [r3, #20] + previous_timer -> tx_timer_internal_active_next = next_timer; + 8008152: 6c7b ldr r3, [r7, #68] ; 0x44 + 8008154: 6cba ldr r2, [r7, #72] ; 0x48 + 8008156: 611a str r2, [r3, #16] + + /* Modify the next timer's list head to point at the current list head. */ + next_timer -> tx_timer_internal_list_head = &expired_timers; + 8008158: 6cbb ldr r3, [r7, #72] ; 0x48 + 800815a: f107 020c add.w r2, r7, #12 + 800815e: 619a str r2, [r3, #24] + + /* Set the list head pointer. */ + expired_timers = next_timer; + 8008160: 6cbb ldr r3, [r7, #72] ; 0x48 + 8008162: 60fb str r3, [r7, #12] + + /* In any case, the timer is now off of the expired list. */ + + /* Determine if the timer has expired or if it is just a really + big timer that needs to be placed in the list again. */ + if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + 8008164: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008166: 681b ldr r3, [r3, #0] + 8008168: 2b20 cmp r3, #32 + 800816a: d911 bls.n 8008190 <_tx_timer_thread_entry+0xec> + } +#endif + + /* Decrement the remaining ticks of the timer. */ + current_timer -> tx_timer_internal_remaining_ticks = + current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES; + 800816c: 6cfb ldr r3, [r7, #76] ; 0x4c + 800816e: 681b ldr r3, [r3, #0] + 8008170: f1a3 0220 sub.w r2, r3, #32 + current_timer -> tx_timer_internal_remaining_ticks = + 8008174: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008176: 601a str r2, [r3, #0] + + /* Set the timeout function to NULL in order to bypass the + expiration. */ + timeout_function = TX_NULL; + 8008178: 2300 movs r3, #0 + 800817a: 65bb str r3, [r7, #88] ; 0x58 + + /* Make the timer appear that it is still active while interrupts + are enabled. This will permit proper processing of a timer + deactivate from an ISR. */ + current_timer -> tx_timer_internal_list_head = &reactivate_timer; + 800817c: 6cfb ldr r3, [r7, #76] ; 0x4c + 800817e: f107 0208 add.w r2, r7, #8 + 8008182: 619a str r2, [r3, #24] + current_timer -> tx_timer_internal_active_next = current_timer; + 8008184: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008186: 6cfa ldr r2, [r7, #76] ; 0x4c + 8008188: 611a str r2, [r3, #16] + + /* Setup the temporary timer list head pointer. */ + reactivate_timer = current_timer; + 800818a: 6cfb ldr r3, [r7, #76] ; 0x4c + 800818c: 60bb str r3, [r7, #8] + 800818e: e01a b.n 80081c6 <_tx_timer_thread_entry+0x122> + } +#endif + + /* Copy the calling function and ID into local variables before interrupts + are re-enabled. */ + timeout_function = current_timer -> tx_timer_internal_timeout_function; + 8008190: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008192: 689b ldr r3, [r3, #8] + 8008194: 65bb str r3, [r7, #88] ; 0x58 + timeout_param = current_timer -> tx_timer_internal_timeout_param; + 8008196: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008198: 68db ldr r3, [r3, #12] + 800819a: 657b str r3, [r7, #84] ; 0x54 + + /* Copy the reinitialize ticks into the remaining ticks. */ + current_timer -> tx_timer_internal_remaining_ticks = current_timer -> tx_timer_internal_re_initialize_ticks; + 800819c: 6cfb ldr r3, [r7, #76] ; 0x4c + 800819e: 685a ldr r2, [r3, #4] + 80081a0: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081a2: 601a str r2, [r3, #0] + + /* Determine if the timer should be reactivated. */ + if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0)) + 80081a4: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081a6: 681b ldr r3, [r3, #0] + 80081a8: 2b00 cmp r3, #0 + 80081aa: d009 beq.n 80081c0 <_tx_timer_thread_entry+0x11c> + + /* Make the timer appear that it is still active while processing + the expiration routine and with interrupts enabled. This will + permit proper processing of a timer deactivate from both the + expiration routine and an ISR. */ + current_timer -> tx_timer_internal_list_head = &reactivate_timer; + 80081ac: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081ae: f107 0208 add.w r2, r7, #8 + 80081b2: 619a str r2, [r3, #24] + current_timer -> tx_timer_internal_active_next = current_timer; + 80081b4: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081b6: 6cfa ldr r2, [r7, #76] ; 0x4c + 80081b8: 611a str r2, [r3, #16] + + /* Setup the temporary timer list head pointer. */ + reactivate_timer = current_timer; + 80081ba: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081bc: 60bb str r3, [r7, #8] + 80081be: e002 b.n 80081c6 <_tx_timer_thread_entry+0x122> + else + { + + /* Set the list pointer of this timer to NULL. This is used to indicate + the timer is no longer active. */ + current_timer -> tx_timer_internal_list_head = TX_NULL; + 80081c0: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081c2: 2200 movs r2, #0 + 80081c4: 619a str r2, [r3, #24] + } + } + + /* Set pointer to indicate the expired timer that is currently being processed. */ + _tx_timer_expired_timer_ptr = current_timer; + 80081c6: 4a33 ldr r2, [pc, #204] ; (8008294 <_tx_timer_thread_entry+0x1f0>) + 80081c8: 6cfb ldr r3, [r7, #76] ; 0x4c + 80081ca: 6013 str r3, [r2, #0] + 80081cc: 6dfb ldr r3, [r7, #92] ; 0x5c + 80081ce: 62fb str r3, [r7, #44] ; 0x2c + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80081d0: 6afb ldr r3, [r7, #44] ; 0x2c + 80081d2: f383 8810 msr PRIMASK, r3 +} + 80081d6: bf00 nop + + /* Restore interrupts for timer expiration call. */ + TX_RESTORE + + /* Call the timer-expiration function, if non-NULL. */ + if (timeout_function != TX_NULL) + 80081d8: 6dbb ldr r3, [r7, #88] ; 0x58 + 80081da: 2b00 cmp r3, #0 + 80081dc: d002 beq.n 80081e4 <_tx_timer_thread_entry+0x140> + { + + (timeout_function) (timeout_param); + 80081de: 6dbb ldr r3, [r7, #88] ; 0x58 + 80081e0: 6d78 ldr r0, [r7, #84] ; 0x54 + 80081e2: 4798 blx r3 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80081e4: f3ef 8310 mrs r3, PRIMASK + 80081e8: 62bb str r3, [r7, #40] ; 0x28 + return(posture); + 80081ea: 6abb ldr r3, [r7, #40] ; 0x28 + int_posture = __get_interrupt_posture(); + 80081ec: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("CPSID i" : : : "memory"); + 80081ee: b672 cpsid i + return(int_posture); + 80081f0: 6a7b ldr r3, [r7, #36] ; 0x24 + } + + /* Lockout interrupts again. */ + TX_DISABLE + 80081f2: 65fb str r3, [r7, #92] ; 0x5c + + /* Clear expired timer pointer. */ + _tx_timer_expired_timer_ptr = TX_NULL; + 80081f4: 4b27 ldr r3, [pc, #156] ; (8008294 <_tx_timer_thread_entry+0x1f0>) + 80081f6: 2200 movs r2, #0 + 80081f8: 601a str r2, [r3, #0] + + /* Determine if the timer needs to be reactivated. */ + if (reactivate_timer == current_timer) + 80081fa: 68bb ldr r3, [r7, #8] + 80081fc: 6cfa ldr r2, [r7, #76] ; 0x4c + 80081fe: 429a cmp r2, r3 + 8008200: d105 bne.n 800820e <_tx_timer_thread_entry+0x16a> +#else + + /* Reactivate through the timer activate function. */ + + /* Clear the list head for the timer activate call. */ + current_timer -> tx_timer_internal_list_head = TX_NULL; + 8008202: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008204: 2200 movs r2, #0 + 8008206: 619a str r2, [r3, #24] + + /* Activate the current timer. */ + _tx_timer_system_activate(current_timer); + 8008208: 6cf8 ldr r0, [r7, #76] ; 0x4c + 800820a: f7ff feb1 bl 8007f70 <_tx_timer_system_activate> + 800820e: 6dfb ldr r3, [r7, #92] ; 0x5c + 8008210: 61bb str r3, [r7, #24] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008212: 69bb ldr r3, [r7, #24] + 8008214: f383 8810 msr PRIMASK, r3 +} + 8008218: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 800821a: f3ef 8310 mrs r3, PRIMASK + 800821e: 623b str r3, [r7, #32] + return(posture); + 8008220: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 8008222: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 8008224: b672 cpsid i + return(int_posture); + 8008226: 69fb ldr r3, [r7, #28] + + /* Restore interrupts. */ + TX_RESTORE + + /* Lockout interrupts again. */ + TX_DISABLE + 8008228: 65fb str r3, [r7, #92] ; 0x5c + while (expired_timers != TX_NULL) + 800822a: 68fb ldr r3, [r7, #12] + 800822c: 2b00 cmp r3, #0 + 800822e: f47f af7c bne.w 800812a <_tx_timer_thread_entry+0x86> + + /* Finally, suspend this thread and wait for the next expiration. */ + + /* Determine if another expiration took place while we were in this + thread. If so, process another expiration. */ + if (_tx_timer_expired == TX_FALSE) + 8008232: 4b17 ldr r3, [pc, #92] ; (8008290 <_tx_timer_thread_entry+0x1ec>) + 8008234: 681b ldr r3, [r3, #0] + 8008236: 2b00 cmp r3, #0 + 8008238: d116 bne.n 8008268 <_tx_timer_thread_entry+0x1c4> + { + + /* Otherwise, no timer expiration, so suspend the thread. */ + + /* Build pointer to the timer thread. */ + thread_ptr = &_tx_timer_thread; + 800823a: 4b17 ldr r3, [pc, #92] ; (8008298 <_tx_timer_thread_entry+0x1f4>) + 800823c: 653b str r3, [r7, #80] ; 0x50 + + /* Set the status to suspending, in order to indicate the + suspension is in progress. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + 800823e: 6d3b ldr r3, [r7, #80] ; 0x50 + 8008240: 2203 movs r2, #3 + 8008242: 631a str r2, [r3, #48] ; 0x30 + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + 8008244: 6d3b ldr r3, [r7, #80] ; 0x50 + 8008246: 2201 movs r2, #1 + 8008248: 639a str r2, [r3, #56] ; 0x38 + + /* Increment the preempt disable count prior to suspending. */ + _tx_thread_preempt_disable++; + 800824a: 4b14 ldr r3, [pc, #80] ; (800829c <_tx_timer_thread_entry+0x1f8>) + 800824c: 681b ldr r3, [r3, #0] + 800824e: 3301 adds r3, #1 + 8008250: 4a12 ldr r2, [pc, #72] ; (800829c <_tx_timer_thread_entry+0x1f8>) + 8008252: 6013 str r3, [r2, #0] + 8008254: 6dfb ldr r3, [r7, #92] ; 0x5c + 8008256: 617b str r3, [r7, #20] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008258: 697b ldr r3, [r7, #20] + 800825a: f383 8810 msr PRIMASK, r3 +} + 800825e: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + 8008260: 6d38 ldr r0, [r7, #80] ; 0x50 + 8008262: f7ff fc41 bl 8007ae8 <_tx_thread_system_suspend> + 8008266: e728 b.n 80080ba <_tx_timer_thread_entry+0x16> + 8008268: 6dfb ldr r3, [r7, #92] ; 0x5c + 800826a: 613b str r3, [r7, #16] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800826c: 693b ldr r3, [r7, #16] + 800826e: f383 8810 msr PRIMASK, r3 +} + 8008272: bf00 nop + TX_DISABLE + 8008274: e721 b.n 80080ba <_tx_timer_thread_entry+0x16> + + /* If we ever get here, raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0); +#endif + +} + 8008276: bf00 nop + 8008278: 3760 adds r7, #96 ; 0x60 + 800827a: 46bd mov sp, r7 + 800827c: bd80 pop {r7, pc} + 800827e: bf00 nop + 8008280: 4154494d .word 0x4154494d + 8008284: 240c08cc .word 0x240c08cc + 8008288: 240c08c8 .word 0x240c08c8 + 800828c: 240c08c4 .word 0x240c08c4 + 8008290: 240c08d0 .word 0x240c08d0 + 8008294: 240c08dc .word 0x240c08dc + 8008298: 240c08e0 .word 0x240c08e0 + 800829c: 240c0830 .word 0x240c0830 + +080082a0 <_txe_byte_allocate>: +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, + ULONG memory_size, ULONG wait_option) +{ + 80082a0: b580 push {r7, lr} + 80082a2: b08a sub sp, #40 ; 0x28 + 80082a4: af00 add r7, sp, #0 + 80082a6: 60f8 str r0, [r7, #12] + 80082a8: 60b9 str r1, [r7, #8] + 80082aa: 607a str r2, [r7, #4] + 80082ac: 603b str r3, [r7, #0] +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 80082ae: 2300 movs r3, #0 + 80082b0: 627b str r3, [r7, #36] ; 0x24 + + /* Check for an invalid byte pool pointer. */ + if (pool_ptr == TX_NULL) + 80082b2: 68fb ldr r3, [r7, #12] + 80082b4: 2b00 cmp r3, #0 + 80082b6: d102 bne.n 80082be <_txe_byte_allocate+0x1e> + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + 80082b8: 2302 movs r3, #2 + 80082ba: 627b str r3, [r7, #36] ; 0x24 + 80082bc: e029 b.n 8008312 <_txe_byte_allocate+0x72> + } + + /* Now check for invalid pool ID. */ + else if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID) + 80082be: 68fb ldr r3, [r7, #12] + 80082c0: 681b ldr r3, [r3, #0] + 80082c2: 4a2d ldr r2, [pc, #180] ; (8008378 <_txe_byte_allocate+0xd8>) + 80082c4: 4293 cmp r3, r2 + 80082c6: d002 beq.n 80082ce <_txe_byte_allocate+0x2e> + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + 80082c8: 2302 movs r3, #2 + 80082ca: 627b str r3, [r7, #36] ; 0x24 + 80082cc: e021 b.n 8008312 <_txe_byte_allocate+0x72> + } + + /* Check for an invalid destination for return pointer. */ + else if (memory_ptr == TX_NULL) + 80082ce: 68bb ldr r3, [r7, #8] + 80082d0: 2b00 cmp r3, #0 + 80082d2: d102 bne.n 80082da <_txe_byte_allocate+0x3a> + { + + /* Null destination pointer, return appropriate error. */ + status = TX_PTR_ERROR; + 80082d4: 2303 movs r3, #3 + 80082d6: 627b str r3, [r7, #36] ; 0x24 + 80082d8: e01b b.n 8008312 <_txe_byte_allocate+0x72> + } + + /* Check for an invalid memory size. */ + else if (memory_size == ((ULONG) 0)) + 80082da: 687b ldr r3, [r7, #4] + 80082dc: 2b00 cmp r3, #0 + 80082de: d102 bne.n 80082e6 <_txe_byte_allocate+0x46> + { + + /* Error in size, return appropriate error. */ + status = TX_SIZE_ERROR; + 80082e0: 2305 movs r3, #5 + 80082e2: 627b str r3, [r7, #36] ; 0x24 + 80082e4: e015 b.n 8008312 <_txe_byte_allocate+0x72> + } + + /* Determine if the size is greater than the pool size. */ + else if (memory_size > pool_ptr -> tx_byte_pool_size) + 80082e6: 68fb ldr r3, [r7, #12] + 80082e8: 69db ldr r3, [r3, #28] + 80082ea: 687a ldr r2, [r7, #4] + 80082ec: 429a cmp r2, r3 + 80082ee: d902 bls.n 80082f6 <_txe_byte_allocate+0x56> + { + + /* Error in size, return appropriate error. */ + status = TX_SIZE_ERROR; + 80082f0: 2305 movs r3, #5 + 80082f2: 627b str r3, [r7, #36] ; 0x24 + 80082f4: e00d b.n 8008312 <_txe_byte_allocate+0x72> + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + 80082f6: 683b ldr r3, [r7, #0] + 80082f8: 2b00 cmp r3, #0 + 80082fa: d00a beq.n 8008312 <_txe_byte_allocate+0x72> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80082fc: f3ef 8305 mrs r3, IPSR + 8008300: 61fb str r3, [r7, #28] + return(ipsr_value); + 8008302: 69fa ldr r2, [r7, #28] + { + + /* Is call from ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 8008304: 4b1d ldr r3, [pc, #116] ; (800837c <_txe_byte_allocate+0xdc>) + 8008306: 681b ldr r3, [r3, #0] + 8008308: 4313 orrs r3, r2 + 800830a: 2b00 cmp r3, #0 + 800830c: d001 beq.n 8008312 <_txe_byte_allocate+0x72> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 800830e: 2304 movs r3, #4 + 8008310: 627b str r3, [r7, #36] ; 0x24 + } + } +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Check for timer execution. */ + if (status == TX_SUCCESS) + 8008312: 6a7b ldr r3, [r7, #36] ; 0x24 + 8008314: 2b00 cmp r3, #0 + 8008316: d108 bne.n 800832a <_txe_byte_allocate+0x8a> + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8008318: 4b19 ldr r3, [pc, #100] ; (8008380 <_txe_byte_allocate+0xe0>) + 800831a: 681b ldr r3, [r3, #0] + 800831c: 623b str r3, [r7, #32] + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + 800831e: 6a3b ldr r3, [r7, #32] + 8008320: 4a18 ldr r2, [pc, #96] ; (8008384 <_txe_byte_allocate+0xe4>) + 8008322: 4293 cmp r3, r2 + 8008324: d101 bne.n 800832a <_txe_byte_allocate+0x8a> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008326: 2313 movs r3, #19 + 8008328: 627b str r3, [r7, #36] ; 0x24 + } + } +#endif + + /* Is everything still okay? */ + if (status == TX_SUCCESS) + 800832a: 6a7b ldr r3, [r7, #36] ; 0x24 + 800832c: 2b00 cmp r3, #0 + 800832e: d114 bne.n 800835a <_txe_byte_allocate+0xba> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008330: f3ef 8305 mrs r3, IPSR + 8008334: 61bb str r3, [r7, #24] + return(ipsr_value); + 8008336: 69ba ldr r2, [r7, #24] + { + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 8008338: 4b10 ldr r3, [pc, #64] ; (800837c <_txe_byte_allocate+0xdc>) + 800833a: 681b ldr r3, [r3, #0] + 800833c: 4313 orrs r3, r2 + 800833e: 2b00 cmp r3, #0 + 8008340: d00b beq.n 800835a <_txe_byte_allocate+0xba> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008342: f3ef 8305 mrs r3, IPSR + 8008346: 617b str r3, [r7, #20] + return(ipsr_value); + 8008348: 697a ldr r2, [r7, #20] + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + 800834a: 4b0c ldr r3, [pc, #48] ; (800837c <_txe_byte_allocate+0xdc>) + 800834c: 681b ldr r3, [r3, #0] + 800834e: 4313 orrs r3, r2 + 8008350: f1b3 3ff0 cmp.w r3, #4042322160 ; 0xf0f0f0f0 + 8008354: d201 bcs.n 800835a <_txe_byte_allocate+0xba> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008356: 2313 movs r3, #19 + 8008358: 627b str r3, [r7, #36] ; 0x24 + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 800835a: 6a7b ldr r3, [r7, #36] ; 0x24 + 800835c: 2b00 cmp r3, #0 + 800835e: d106 bne.n 800836e <_txe_byte_allocate+0xce> + { + + /* Call actual byte memory allocate function. */ + status = _tx_byte_allocate(pool_ptr, memory_ptr, memory_size, wait_option); + 8008360: 683b ldr r3, [r7, #0] + 8008362: 687a ldr r2, [r7, #4] + 8008364: 68b9 ldr r1, [r7, #8] + 8008366: 68f8 ldr r0, [r7, #12] + 8008368: f7fe f80e bl 8006388 <_tx_byte_allocate> + 800836c: 6278 str r0, [r7, #36] ; 0x24 + } + + /* Return completion status. */ + return(status); + 800836e: 6a7b ldr r3, [r7, #36] ; 0x24 +} + 8008370: 4618 mov r0, r3 + 8008372: 3728 adds r7, #40 ; 0x28 + 8008374: 46bd mov sp, r7 + 8008376: bd80 pop {r7, pc} + 8008378: 42595445 .word 0x42595445 + 800837c: 24000014 .word 0x24000014 + 8008380: 240c0798 .word 0x240c0798 + 8008384: 240c08e0 .word 0x240c08e0 + +08008388 <_txe_byte_pool_create>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size) +{ + 8008388: b580 push {r7, lr} + 800838a: b092 sub sp, #72 ; 0x48 + 800838c: af00 add r7, sp, #0 + 800838e: 60f8 str r0, [r7, #12] + 8008390: 60b9 str r1, [r7, #8] + 8008392: 607a str r2, [r7, #4] + 8008394: 603b str r3, [r7, #0] +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 8008396: 2300 movs r3, #0 + 8008398: 647b str r3, [r7, #68] ; 0x44 + + /* Check for an invalid byte pool pointer. */ + if (pool_ptr == TX_NULL) + 800839a: 68fb ldr r3, [r7, #12] + 800839c: 2b00 cmp r3, #0 + 800839e: d102 bne.n 80083a6 <_txe_byte_pool_create+0x1e> + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + 80083a0: 2302 movs r3, #2 + 80083a2: 647b str r3, [r7, #68] ; 0x44 + 80083a4: e075 b.n 8008492 <_txe_byte_pool_create+0x10a> + } + + /* Now see if the pool control block size is valid. */ + else if (pool_control_block_size != (sizeof(TX_BYTE_POOL))) + 80083a6: 6d3b ldr r3, [r7, #80] ; 0x50 + 80083a8: 2b34 cmp r3, #52 ; 0x34 + 80083aa: d002 beq.n 80083b2 <_txe_byte_pool_create+0x2a> + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + 80083ac: 2302 movs r3, #2 + 80083ae: 647b str r3, [r7, #68] ; 0x44 + 80083b0: e06f b.n 8008492 <_txe_byte_pool_create+0x10a> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80083b2: f3ef 8310 mrs r3, PRIMASK + 80083b6: 62fb str r3, [r7, #44] ; 0x2c + return(posture); + 80083b8: 6afb ldr r3, [r7, #44] ; 0x2c + int_posture = __get_interrupt_posture(); + 80083ba: 62bb str r3, [r7, #40] ; 0x28 + __asm__ volatile ("CPSID i" : : : "memory"); + 80083bc: b672 cpsid i + return(int_posture); + 80083be: 6abb ldr r3, [r7, #40] ; 0x28 + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + 80083c0: 63bb str r3, [r7, #56] ; 0x38 + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + 80083c2: 4b3b ldr r3, [pc, #236] ; (80084b0 <_txe_byte_pool_create+0x128>) + 80083c4: 681b ldr r3, [r3, #0] + 80083c6: 3301 adds r3, #1 + 80083c8: 4a39 ldr r2, [pc, #228] ; (80084b0 <_txe_byte_pool_create+0x128>) + 80083ca: 6013 str r3, [r2, #0] + 80083cc: 6bbb ldr r3, [r7, #56] ; 0x38 + 80083ce: 633b str r3, [r7, #48] ; 0x30 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80083d0: 6b3b ldr r3, [r7, #48] ; 0x30 + 80083d2: f383 8810 msr PRIMASK, r3 +} + 80083d6: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_pool = _tx_byte_pool_created_ptr; + 80083d8: 4b36 ldr r3, [pc, #216] ; (80084b4 <_txe_byte_pool_create+0x12c>) + 80083da: 681b ldr r3, [r3, #0] + 80083dc: 63fb str r3, [r7, #60] ; 0x3c + for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++) + 80083de: 2300 movs r3, #0 + 80083e0: 643b str r3, [r7, #64] ; 0x40 + 80083e2: e009 b.n 80083f8 <_txe_byte_pool_create+0x70> + { + + /* Determine if this byte pool matches the pool in the list. */ + if (pool_ptr == next_pool) + 80083e4: 68fa ldr r2, [r7, #12] + 80083e6: 6bfb ldr r3, [r7, #60] ; 0x3c + 80083e8: 429a cmp r2, r3 + 80083ea: d00b beq.n 8008404 <_txe_byte_pool_create+0x7c> + } + else + { + + /* Move to the next pool. */ + next_pool = next_pool -> tx_byte_pool_created_next; + 80083ec: 6bfb ldr r3, [r7, #60] ; 0x3c + 80083ee: 6adb ldr r3, [r3, #44] ; 0x2c + 80083f0: 63fb str r3, [r7, #60] ; 0x3c + for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++) + 80083f2: 6c3b ldr r3, [r7, #64] ; 0x40 + 80083f4: 3301 adds r3, #1 + 80083f6: 643b str r3, [r7, #64] ; 0x40 + 80083f8: 4b2f ldr r3, [pc, #188] ; (80084b8 <_txe_byte_pool_create+0x130>) + 80083fa: 681b ldr r3, [r3, #0] + 80083fc: 6c3a ldr r2, [r7, #64] ; 0x40 + 80083fe: 429a cmp r2, r3 + 8008400: d3f0 bcc.n 80083e4 <_txe_byte_pool_create+0x5c> + 8008402: e000 b.n 8008406 <_txe_byte_pool_create+0x7e> + break; + 8008404: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8008406: f3ef 8310 mrs r3, PRIMASK + 800840a: 623b str r3, [r7, #32] + return(posture); + 800840c: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 800840e: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 8008410: b672 cpsid i + return(int_posture); + 8008412: 69fb ldr r3, [r7, #28] + } + } + + /* Disable interrupts. */ + TX_DISABLE + 8008414: 63bb str r3, [r7, #56] ; 0x38 + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + 8008416: 4b26 ldr r3, [pc, #152] ; (80084b0 <_txe_byte_pool_create+0x128>) + 8008418: 681b ldr r3, [r3, #0] + 800841a: 3b01 subs r3, #1 + 800841c: 4a24 ldr r2, [pc, #144] ; (80084b0 <_txe_byte_pool_create+0x128>) + 800841e: 6013 str r3, [r2, #0] + 8008420: 6bbb ldr r3, [r7, #56] ; 0x38 + 8008422: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008424: 6a7b ldr r3, [r7, #36] ; 0x24 + 8008426: f383 8810 msr PRIMASK, r3 +} + 800842a: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + 800842c: f7ff fa22 bl 8007874 <_tx_thread_system_preempt_check> + + /* At this point, check to see if there is a duplicate pool. */ + if (pool_ptr == next_pool) + 8008430: 68fa ldr r2, [r7, #12] + 8008432: 6bfb ldr r3, [r7, #60] ; 0x3c + 8008434: 429a cmp r2, r3 + 8008436: d102 bne.n 800843e <_txe_byte_pool_create+0xb6> + { + + /* Pool is already created, return appropriate error code. */ + status = TX_POOL_ERROR; + 8008438: 2302 movs r3, #2 + 800843a: 647b str r3, [r7, #68] ; 0x44 + 800843c: e029 b.n 8008492 <_txe_byte_pool_create+0x10a> + } + + /* Check for an invalid starting address. */ + else if (pool_start == TX_NULL) + 800843e: 687b ldr r3, [r7, #4] + 8008440: 2b00 cmp r3, #0 + 8008442: d102 bne.n 800844a <_txe_byte_pool_create+0xc2> + { + + /* Null starting address pointer, return appropriate error. */ + status = TX_PTR_ERROR; + 8008444: 2303 movs r3, #3 + 8008446: 647b str r3, [r7, #68] ; 0x44 + 8008448: e023 b.n 8008492 <_txe_byte_pool_create+0x10a> + } + + /* Check for invalid pool size. */ + else if (pool_size < TX_BYTE_POOL_MIN) + 800844a: 683b ldr r3, [r7, #0] + 800844c: 2b63 cmp r3, #99 ; 0x63 + 800844e: d802 bhi.n 8008456 <_txe_byte_pool_create+0xce> + { + + /* Pool not big enough, return appropriate error. */ + status = TX_SIZE_ERROR; + 8008450: 2305 movs r3, #5 + 8008452: 647b str r3, [r7, #68] ; 0x44 + 8008454: e01d b.n 8008492 <_txe_byte_pool_create+0x10a> + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8008456: 4b19 ldr r3, [pc, #100] ; (80084bc <_txe_byte_pool_create+0x134>) + 8008458: 681b ldr r3, [r3, #0] + 800845a: 637b str r3, [r7, #52] ; 0x34 + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + 800845c: 6b7b ldr r3, [r7, #52] ; 0x34 + 800845e: 4a18 ldr r2, [pc, #96] ; (80084c0 <_txe_byte_pool_create+0x138>) + 8008460: 4293 cmp r3, r2 + 8008462: d101 bne.n 8008468 <_txe_byte_pool_create+0xe0> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008464: 2313 movs r3, #19 + 8008466: 647b str r3, [r7, #68] ; 0x44 + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008468: f3ef 8305 mrs r3, IPSR + 800846c: 61bb str r3, [r7, #24] + return(ipsr_value); + 800846e: 69ba ldr r2, [r7, #24] + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 8008470: 4b14 ldr r3, [pc, #80] ; (80084c4 <_txe_byte_pool_create+0x13c>) + 8008472: 681b ldr r3, [r3, #0] + 8008474: 4313 orrs r3, r2 + 8008476: 2b00 cmp r3, #0 + 8008478: d00b beq.n 8008492 <_txe_byte_pool_create+0x10a> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 800847a: f3ef 8305 mrs r3, IPSR + 800847e: 617b str r3, [r7, #20] + return(ipsr_value); + 8008480: 697a ldr r2, [r7, #20] + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + 8008482: 4b10 ldr r3, [pc, #64] ; (80084c4 <_txe_byte_pool_create+0x13c>) + 8008484: 681b ldr r3, [r3, #0] + 8008486: 4313 orrs r3, r2 + 8008488: f1b3 3ff0 cmp.w r3, #4042322160 ; 0xf0f0f0f0 + 800848c: d201 bcs.n 8008492 <_txe_byte_pool_create+0x10a> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 800848e: 2313 movs r3, #19 + 8008490: 647b str r3, [r7, #68] ; 0x44 + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 8008492: 6c7b ldr r3, [r7, #68] ; 0x44 + 8008494: 2b00 cmp r3, #0 + 8008496: d106 bne.n 80084a6 <_txe_byte_pool_create+0x11e> + { + + /* Call actual byte pool create function. */ + status = _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size); + 8008498: 683b ldr r3, [r7, #0] + 800849a: 687a ldr r2, [r7, #4] + 800849c: 68b9 ldr r1, [r7, #8] + 800849e: 68f8 ldr r0, [r7, #12] + 80084a0: f7fe f8b4 bl 800660c <_tx_byte_pool_create> + 80084a4: 6478 str r0, [r7, #68] ; 0x44 + } + + /* Return completion status. */ + return(status); + 80084a6: 6c7b ldr r3, [r7, #68] ; 0x44 +} + 80084a8: 4618 mov r0, r3 + 80084aa: 3748 adds r7, #72 ; 0x48 + 80084ac: 46bd mov sp, r7 + 80084ae: bd80 pop {r7, pc} + 80084b0: 240c0830 .word 0x240c0830 + 80084b4: 240c0788 .word 0x240c0788 + 80084b8: 240c078c .word 0x240c078c + 80084bc: 240c0798 .word 0x240c0798 + 80084c0: 240c08e0 .word 0x240c08e0 + 80084c4: 24000014 .word 0x24000014 + +080084c8 <_txe_queue_create>: +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size, UINT queue_control_block_size) +{ + 80084c8: b580 push {r7, lr} + 80084ca: b094 sub sp, #80 ; 0x50 + 80084cc: af02 add r7, sp, #8 + 80084ce: 60f8 str r0, [r7, #12] + 80084d0: 60b9 str r1, [r7, #8] + 80084d2: 607a str r2, [r7, #4] + 80084d4: 603b str r3, [r7, #0] +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 80084d6: 2300 movs r3, #0 + 80084d8: 647b str r3, [r7, #68] ; 0x44 + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + 80084da: 68fb ldr r3, [r7, #12] + 80084dc: 2b00 cmp r3, #0 + 80084de: d102 bne.n 80084e6 <_txe_queue_create+0x1e> + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 80084e0: 2309 movs r3, #9 + 80084e2: 647b str r3, [r7, #68] ; 0x44 + 80084e4: e083 b.n 80085ee <_txe_queue_create+0x126> + } + + /* Now check for a valid control block size. */ + else if (queue_control_block_size != (sizeof(TX_QUEUE))) + 80084e6: 6d7b ldr r3, [r7, #84] ; 0x54 + 80084e8: 2b38 cmp r3, #56 ; 0x38 + 80084ea: d002 beq.n 80084f2 <_txe_queue_create+0x2a> + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 80084ec: 2309 movs r3, #9 + 80084ee: 647b str r3, [r7, #68] ; 0x44 + 80084f0: e07d b.n 80085ee <_txe_queue_create+0x126> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80084f2: f3ef 8310 mrs r3, PRIMASK + 80084f6: 62fb str r3, [r7, #44] ; 0x2c + return(posture); + 80084f8: 6afb ldr r3, [r7, #44] ; 0x2c + int_posture = __get_interrupt_posture(); + 80084fa: 62bb str r3, [r7, #40] ; 0x28 + __asm__ volatile ("CPSID i" : : : "memory"); + 80084fc: b672 cpsid i + return(int_posture); + 80084fe: 6abb ldr r3, [r7, #40] ; 0x28 + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + 8008500: 63bb str r3, [r7, #56] ; 0x38 + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + 8008502: 4b43 ldr r3, [pc, #268] ; (8008610 <_txe_queue_create+0x148>) + 8008504: 681b ldr r3, [r3, #0] + 8008506: 3301 adds r3, #1 + 8008508: 4a41 ldr r2, [pc, #260] ; (8008610 <_txe_queue_create+0x148>) + 800850a: 6013 str r3, [r2, #0] + 800850c: 6bbb ldr r3, [r7, #56] ; 0x38 + 800850e: 633b str r3, [r7, #48] ; 0x30 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008510: 6b3b ldr r3, [r7, #48] ; 0x30 + 8008512: f383 8810 msr PRIMASK, r3 +} + 8008516: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_queue = _tx_queue_created_ptr; + 8008518: 4b3e ldr r3, [pc, #248] ; (8008614 <_txe_queue_create+0x14c>) + 800851a: 681b ldr r3, [r3, #0] + 800851c: 63fb str r3, [r7, #60] ; 0x3c + for (i = ((ULONG) 0); i < _tx_queue_created_count; i++) + 800851e: 2300 movs r3, #0 + 8008520: 643b str r3, [r7, #64] ; 0x40 + 8008522: e009 b.n 8008538 <_txe_queue_create+0x70> + { + + /* Determine if this queue matches the queue in the list. */ + if (queue_ptr == next_queue) + 8008524: 68fa ldr r2, [r7, #12] + 8008526: 6bfb ldr r3, [r7, #60] ; 0x3c + 8008528: 429a cmp r2, r3 + 800852a: d00b beq.n 8008544 <_txe_queue_create+0x7c> + } + else + { + + /* Move to the next queue. */ + next_queue = next_queue -> tx_queue_created_next; + 800852c: 6bfb ldr r3, [r7, #60] ; 0x3c + 800852e: 6b1b ldr r3, [r3, #48] ; 0x30 + 8008530: 63fb str r3, [r7, #60] ; 0x3c + for (i = ((ULONG) 0); i < _tx_queue_created_count; i++) + 8008532: 6c3b ldr r3, [r7, #64] ; 0x40 + 8008534: 3301 adds r3, #1 + 8008536: 643b str r3, [r7, #64] ; 0x40 + 8008538: 4b37 ldr r3, [pc, #220] ; (8008618 <_txe_queue_create+0x150>) + 800853a: 681b ldr r3, [r3, #0] + 800853c: 6c3a ldr r2, [r7, #64] ; 0x40 + 800853e: 429a cmp r2, r3 + 8008540: d3f0 bcc.n 8008524 <_txe_queue_create+0x5c> + 8008542: e000 b.n 8008546 <_txe_queue_create+0x7e> + break; + 8008544: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8008546: f3ef 8310 mrs r3, PRIMASK + 800854a: 623b str r3, [r7, #32] + return(posture); + 800854c: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 800854e: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 8008550: b672 cpsid i + return(int_posture); + 8008552: 69fb ldr r3, [r7, #28] + } + } + + /* Disable interrupts. */ + TX_DISABLE + 8008554: 63bb str r3, [r7, #56] ; 0x38 + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + 8008556: 4b2e ldr r3, [pc, #184] ; (8008610 <_txe_queue_create+0x148>) + 8008558: 681b ldr r3, [r3, #0] + 800855a: 3b01 subs r3, #1 + 800855c: 4a2c ldr r2, [pc, #176] ; (8008610 <_txe_queue_create+0x148>) + 800855e: 6013 str r3, [r2, #0] + 8008560: 6bbb ldr r3, [r7, #56] ; 0x38 + 8008562: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008564: 6a7b ldr r3, [r7, #36] ; 0x24 + 8008566: f383 8810 msr PRIMASK, r3 +} + 800856a: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + 800856c: f7ff f982 bl 8007874 <_tx_thread_system_preempt_check> + + /* At this point, check to see if there is a duplicate queue. */ + if (queue_ptr == next_queue) + 8008570: 68fa ldr r2, [r7, #12] + 8008572: 6bfb ldr r3, [r7, #60] ; 0x3c + 8008574: 429a cmp r2, r3 + 8008576: d102 bne.n 800857e <_txe_queue_create+0xb6> + { + + /* Queue is already created, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 8008578: 2309 movs r3, #9 + 800857a: 647b str r3, [r7, #68] ; 0x44 + 800857c: e037 b.n 80085ee <_txe_queue_create+0x126> + } + + /* Check the starting address of the queue. */ + else if (queue_start == TX_NULL) + 800857e: 683b ldr r3, [r7, #0] + 8008580: 2b00 cmp r3, #0 + 8008582: d102 bne.n 800858a <_txe_queue_create+0xc2> + { + + /* Invalid starting address of queue. */ + status = TX_PTR_ERROR; + 8008584: 2303 movs r3, #3 + 8008586: 647b str r3, [r7, #68] ; 0x44 + 8008588: e031 b.n 80085ee <_txe_queue_create+0x126> + } + + /* Check for an invalid message size - less than 1. */ + else if (message_size < TX_1_ULONG) + 800858a: 687b ldr r3, [r7, #4] + 800858c: 2b00 cmp r3, #0 + 800858e: d102 bne.n 8008596 <_txe_queue_create+0xce> + { + + /* Invalid message size specified. */ + status = TX_SIZE_ERROR; + 8008590: 2305 movs r3, #5 + 8008592: 647b str r3, [r7, #68] ; 0x44 + 8008594: e02b b.n 80085ee <_txe_queue_create+0x126> + } + + /* Check for an invalid message size - greater than 16. */ + else if (message_size > TX_16_ULONG) + 8008596: 687b ldr r3, [r7, #4] + 8008598: 2b10 cmp r3, #16 + 800859a: d902 bls.n 80085a2 <_txe_queue_create+0xda> + { + + /* Invalid message size specified. */ + status = TX_SIZE_ERROR; + 800859c: 2305 movs r3, #5 + 800859e: 647b str r3, [r7, #68] ; 0x44 + 80085a0: e025 b.n 80085ee <_txe_queue_create+0x126> + } + + /* Check on the queue size. */ + else if ((queue_size/(sizeof(ULONG))) < message_size) + 80085a2: 6d3b ldr r3, [r7, #80] ; 0x50 + 80085a4: 089b lsrs r3, r3, #2 + 80085a6: 687a ldr r2, [r7, #4] + 80085a8: 429a cmp r2, r3 + 80085aa: d902 bls.n 80085b2 <_txe_queue_create+0xea> + { + + /* Invalid queue size specified. */ + status = TX_SIZE_ERROR; + 80085ac: 2305 movs r3, #5 + 80085ae: 647b str r3, [r7, #68] ; 0x44 + 80085b0: e01d b.n 80085ee <_txe_queue_create+0x126> + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 80085b2: 4b1a ldr r3, [pc, #104] ; (800861c <_txe_queue_create+0x154>) + 80085b4: 681b ldr r3, [r3, #0] + 80085b6: 637b str r3, [r7, #52] ; 0x34 + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + 80085b8: 6b7b ldr r3, [r7, #52] ; 0x34 + 80085ba: 4a19 ldr r2, [pc, #100] ; (8008620 <_txe_queue_create+0x158>) + 80085bc: 4293 cmp r3, r2 + 80085be: d101 bne.n 80085c4 <_txe_queue_create+0xfc> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 80085c0: 2313 movs r3, #19 + 80085c2: 647b str r3, [r7, #68] ; 0x44 + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80085c4: f3ef 8305 mrs r3, IPSR + 80085c8: 61bb str r3, [r7, #24] + return(ipsr_value); + 80085ca: 69ba ldr r2, [r7, #24] + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 80085cc: 4b15 ldr r3, [pc, #84] ; (8008624 <_txe_queue_create+0x15c>) + 80085ce: 681b ldr r3, [r3, #0] + 80085d0: 4313 orrs r3, r2 + 80085d2: 2b00 cmp r3, #0 + 80085d4: d00b beq.n 80085ee <_txe_queue_create+0x126> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80085d6: f3ef 8305 mrs r3, IPSR + 80085da: 617b str r3, [r7, #20] + return(ipsr_value); + 80085dc: 697a ldr r2, [r7, #20] + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + 80085de: 4b11 ldr r3, [pc, #68] ; (8008624 <_txe_queue_create+0x15c>) + 80085e0: 681b ldr r3, [r3, #0] + 80085e2: 4313 orrs r3, r2 + 80085e4: f1b3 3ff0 cmp.w r3, #4042322160 ; 0xf0f0f0f0 + 80085e8: d201 bcs.n 80085ee <_txe_queue_create+0x126> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 80085ea: 2313 movs r3, #19 + 80085ec: 647b str r3, [r7, #68] ; 0x44 + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 80085ee: 6c7b ldr r3, [r7, #68] ; 0x44 + 80085f0: 2b00 cmp r3, #0 + 80085f2: d108 bne.n 8008606 <_txe_queue_create+0x13e> + { + + /* Call actual queue create function. */ + status = _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size); + 80085f4: 6d3b ldr r3, [r7, #80] ; 0x50 + 80085f6: 9300 str r3, [sp, #0] + 80085f8: 683b ldr r3, [r7, #0] + 80085fa: 687a ldr r2, [r7, #4] + 80085fc: 68b9 ldr r1, [r7, #8] + 80085fe: 68f8 ldr r0, [r7, #12] + 8008600: f7fe fa9a bl 8006b38 <_tx_queue_create> + 8008604: 6478 str r0, [r7, #68] ; 0x44 + } + + /* Return completion status. */ + return(status); + 8008606: 6c7b ldr r3, [r7, #68] ; 0x44 +} + 8008608: 4618 mov r0, r3 + 800860a: 3748 adds r7, #72 ; 0x48 + 800860c: 46bd mov sp, r7 + 800860e: bd80 pop {r7, pc} + 8008610: 240c0830 .word 0x240c0830 + 8008614: 240c0768 .word 0x240c0768 + 8008618: 240c076c .word 0x240c076c + 800861c: 240c0798 .word 0x240c0798 + 8008620: 240c08e0 .word 0x240c08e0 + 8008624: 24000014 .word 0x24000014 + +08008628 <_txe_queue_receive>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option) +{ + 8008628: b580 push {r7, lr} + 800862a: b088 sub sp, #32 + 800862c: af00 add r7, sp, #0 + 800862e: 60f8 str r0, [r7, #12] + 8008630: 60b9 str r1, [r7, #8] + 8008632: 607a str r2, [r7, #4] +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 8008634: 2300 movs r3, #0 + 8008636: 61fb str r3, [r7, #28] + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + 8008638: 68fb ldr r3, [r7, #12] + 800863a: 2b00 cmp r3, #0 + 800863c: d102 bne.n 8008644 <_txe_queue_receive+0x1c> + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 800863e: 2309 movs r3, #9 + 8008640: 61fb str r3, [r7, #28] + 8008642: e025 b.n 8008690 <_txe_queue_receive+0x68> + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + 8008644: 68fb ldr r3, [r7, #12] + 8008646: 681b ldr r3, [r3, #0] + 8008648: 4a18 ldr r2, [pc, #96] ; (80086ac <_txe_queue_receive+0x84>) + 800864a: 4293 cmp r3, r2 + 800864c: d002 beq.n 8008654 <_txe_queue_receive+0x2c> + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 800864e: 2309 movs r3, #9 + 8008650: 61fb str r3, [r7, #28] + 8008652: e01d b.n 8008690 <_txe_queue_receive+0x68> + } + + /* Check for an invalid destination for message. */ + else if (destination_ptr == TX_NULL) + 8008654: 68bb ldr r3, [r7, #8] + 8008656: 2b00 cmp r3, #0 + 8008658: d102 bne.n 8008660 <_txe_queue_receive+0x38> + { + + /* Null destination pointer, return appropriate error. */ + status = TX_PTR_ERROR; + 800865a: 2303 movs r3, #3 + 800865c: 61fb str r3, [r7, #28] + 800865e: e017 b.n 8008690 <_txe_queue_receive+0x68> + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + 8008660: 687b ldr r3, [r7, #4] + 8008662: 2b00 cmp r3, #0 + 8008664: d014 beq.n 8008690 <_txe_queue_receive+0x68> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008666: f3ef 8305 mrs r3, IPSR + 800866a: 617b str r3, [r7, #20] + return(ipsr_value); + 800866c: 697a ldr r2, [r7, #20] + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 800866e: 4b10 ldr r3, [pc, #64] ; (80086b0 <_txe_queue_receive+0x88>) + 8008670: 681b ldr r3, [r3, #0] + 8008672: 4313 orrs r3, r2 + 8008674: 2b00 cmp r3, #0 + 8008676: d002 beq.n 800867e <_txe_queue_receive+0x56> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 8008678: 2304 movs r3, #4 + 800867a: 61fb str r3, [r7, #28] + 800867c: e008 b.n 8008690 <_txe_queue_receive+0x68> +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 800867e: 4b0d ldr r3, [pc, #52] ; (80086b4 <_txe_queue_receive+0x8c>) + 8008680: 681b ldr r3, [r3, #0] + 8008682: 61bb str r3, [r7, #24] + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + 8008684: 69bb ldr r3, [r7, #24] + 8008686: 4a0c ldr r2, [pc, #48] ; (80086b8 <_txe_queue_receive+0x90>) + 8008688: 4293 cmp r3, r2 + 800868a: d101 bne.n 8008690 <_txe_queue_receive+0x68> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 800868c: 2304 movs r3, #4 + 800868e: 61fb str r3, [r7, #28] +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 8008690: 69fb ldr r3, [r7, #28] + 8008692: 2b00 cmp r3, #0 + 8008694: d105 bne.n 80086a2 <_txe_queue_receive+0x7a> + { + + /* Call actual queue receive function. */ + status = _tx_queue_receive(queue_ptr, destination_ptr, wait_option); + 8008696: 687a ldr r2, [r7, #4] + 8008698: 68b9 ldr r1, [r7, #8] + 800869a: 68f8 ldr r0, [r7, #12] + 800869c: f7fe fac0 bl 8006c20 <_tx_queue_receive> + 80086a0: 61f8 str r0, [r7, #28] + } + + /* Return completion status. */ + return(status); + 80086a2: 69fb ldr r3, [r7, #28] +} + 80086a4: 4618 mov r0, r3 + 80086a6: 3720 adds r7, #32 + 80086a8: 46bd mov sp, r7 + 80086aa: bd80 pop {r7, pc} + 80086ac: 51554555 .word 0x51554555 + 80086b0: 24000014 .word 0x24000014 + 80086b4: 240c0798 .word 0x240c0798 + 80086b8: 240c08e0 .word 0x240c08e0 + +080086bc <_txe_queue_send>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option) +{ + 80086bc: b580 push {r7, lr} + 80086be: b088 sub sp, #32 + 80086c0: af00 add r7, sp, #0 + 80086c2: 60f8 str r0, [r7, #12] + 80086c4: 60b9 str r1, [r7, #8] + 80086c6: 607a str r2, [r7, #4] +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 80086c8: 2300 movs r3, #0 + 80086ca: 61fb str r3, [r7, #28] + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + 80086cc: 68fb ldr r3, [r7, #12] + 80086ce: 2b00 cmp r3, #0 + 80086d0: d102 bne.n 80086d8 <_txe_queue_send+0x1c> + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 80086d2: 2309 movs r3, #9 + 80086d4: 61fb str r3, [r7, #28] + 80086d6: e025 b.n 8008724 <_txe_queue_send+0x68> + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + 80086d8: 68fb ldr r3, [r7, #12] + 80086da: 681b ldr r3, [r3, #0] + 80086dc: 4a18 ldr r2, [pc, #96] ; (8008740 <_txe_queue_send+0x84>) + 80086de: 4293 cmp r3, r2 + 80086e0: d002 beq.n 80086e8 <_txe_queue_send+0x2c> + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + 80086e2: 2309 movs r3, #9 + 80086e4: 61fb str r3, [r7, #28] + 80086e6: e01d b.n 8008724 <_txe_queue_send+0x68> + } + + /* Check for an invalid source for message. */ + else if (source_ptr == TX_NULL) + 80086e8: 68bb ldr r3, [r7, #8] + 80086ea: 2b00 cmp r3, #0 + 80086ec: d102 bne.n 80086f4 <_txe_queue_send+0x38> + { + + /* Null source pointer, return appropriate error. */ + status = TX_PTR_ERROR; + 80086ee: 2303 movs r3, #3 + 80086f0: 61fb str r3, [r7, #28] + 80086f2: e017 b.n 8008724 <_txe_queue_send+0x68> + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + 80086f4: 687b ldr r3, [r7, #4] + 80086f6: 2b00 cmp r3, #0 + 80086f8: d014 beq.n 8008724 <_txe_queue_send+0x68> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80086fa: f3ef 8305 mrs r3, IPSR + 80086fe: 617b str r3, [r7, #20] + return(ipsr_value); + 8008700: 697a ldr r2, [r7, #20] + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 8008702: 4b10 ldr r3, [pc, #64] ; (8008744 <_txe_queue_send+0x88>) + 8008704: 681b ldr r3, [r3, #0] + 8008706: 4313 orrs r3, r2 + 8008708: 2b00 cmp r3, #0 + 800870a: d002 beq.n 8008712 <_txe_queue_send+0x56> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 800870c: 2304 movs r3, #4 + 800870e: 61fb str r3, [r7, #28] + 8008710: e008 b.n 8008724 <_txe_queue_send+0x68> +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 8008712: 4b0d ldr r3, [pc, #52] ; (8008748 <_txe_queue_send+0x8c>) + 8008714: 681b ldr r3, [r3, #0] + 8008716: 61bb str r3, [r7, #24] + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + 8008718: 69bb ldr r3, [r7, #24] + 800871a: 4a0c ldr r2, [pc, #48] ; (800874c <_txe_queue_send+0x90>) + 800871c: 4293 cmp r3, r2 + 800871e: d101 bne.n 8008724 <_txe_queue_send+0x68> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 8008720: 2304 movs r3, #4 + 8008722: 61fb str r3, [r7, #28] +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 8008724: 69fb ldr r3, [r7, #28] + 8008726: 2b00 cmp r3, #0 + 8008728: d105 bne.n 8008736 <_txe_queue_send+0x7a> + { + + /* Call actual queue send function. */ + status = _tx_queue_send(queue_ptr, source_ptr, wait_option); + 800872a: 687a ldr r2, [r7, #4] + 800872c: 68b9 ldr r1, [r7, #8] + 800872e: 68f8 ldr r0, [r7, #12] + 8008730: f7fe fc3e bl 8006fb0 <_tx_queue_send> + 8008734: 61f8 str r0, [r7, #28] + } + + /* Return completion status. */ + return(status); + 8008736: 69fb ldr r3, [r7, #28] +} + 8008738: 4618 mov r0, r3 + 800873a: 3720 adds r7, #32 + 800873c: 46bd mov sp, r7 + 800873e: bd80 pop {r7, pc} + 8008740: 51554555 .word 0x51554555 + 8008744: 24000014 .word 0x24000014 + 8008748: 240c0798 .word 0x240c0798 + 800874c: 240c08e0 .word 0x240c08e0 + +08008750 <_txe_semaphore_create>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size) +{ + 8008750: b580 push {r7, lr} + 8008752: b092 sub sp, #72 ; 0x48 + 8008754: af00 add r7, sp, #0 + 8008756: 60f8 str r0, [r7, #12] + 8008758: 60b9 str r1, [r7, #8] + 800875a: 607a str r2, [r7, #4] + 800875c: 603b str r3, [r7, #0] +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 800875e: 2300 movs r3, #0 + 8008760: 647b str r3, [r7, #68] ; 0x44 + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + 8008762: 68fb ldr r3, [r7, #12] + 8008764: 2b00 cmp r3, #0 + 8008766: d102 bne.n 800876e <_txe_semaphore_create+0x1e> + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 8008768: 230c movs r3, #12 + 800876a: 647b str r3, [r7, #68] ; 0x44 + 800876c: e054 b.n 8008818 <_txe_semaphore_create+0xc8> + } + + /* Now check for a valid semaphore ID. */ + else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE))) + 800876e: 683b ldr r3, [r7, #0] + 8008770: 2b1c cmp r3, #28 + 8008772: d002 beq.n 800877a <_txe_semaphore_create+0x2a> + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 8008774: 230c movs r3, #12 + 8008776: 647b str r3, [r7, #68] ; 0x44 + 8008778: e04e b.n 8008818 <_txe_semaphore_create+0xc8> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 800877a: f3ef 8310 mrs r3, PRIMASK + 800877e: 62fb str r3, [r7, #44] ; 0x2c + return(posture); + 8008780: 6afb ldr r3, [r7, #44] ; 0x2c + int_posture = __get_interrupt_posture(); + 8008782: 62bb str r3, [r7, #40] ; 0x28 + __asm__ volatile ("CPSID i" : : : "memory"); + 8008784: b672 cpsid i + return(int_posture); + 8008786: 6abb ldr r3, [r7, #40] ; 0x28 + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + 8008788: 63bb str r3, [r7, #56] ; 0x38 + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + 800878a: 4b36 ldr r3, [pc, #216] ; (8008864 <_txe_semaphore_create+0x114>) + 800878c: 681b ldr r3, [r3, #0] + 800878e: 3301 adds r3, #1 + 8008790: 4a34 ldr r2, [pc, #208] ; (8008864 <_txe_semaphore_create+0x114>) + 8008792: 6013 str r3, [r2, #0] + 8008794: 6bbb ldr r3, [r7, #56] ; 0x38 + 8008796: 633b str r3, [r7, #48] ; 0x30 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008798: 6b3b ldr r3, [r7, #48] ; 0x30 + 800879a: f383 8810 msr PRIMASK, r3 +} + 800879e: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_semaphore = _tx_semaphore_created_ptr; + 80087a0: 4b31 ldr r3, [pc, #196] ; (8008868 <_txe_semaphore_create+0x118>) + 80087a2: 681b ldr r3, [r3, #0] + 80087a4: 63fb str r3, [r7, #60] ; 0x3c + for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++) + 80087a6: 2300 movs r3, #0 + 80087a8: 643b str r3, [r7, #64] ; 0x40 + 80087aa: e009 b.n 80087c0 <_txe_semaphore_create+0x70> + { + + /* Determine if this semaphore matches the current semaphore in the list. */ + if (semaphore_ptr == next_semaphore) + 80087ac: 68fa ldr r2, [r7, #12] + 80087ae: 6bfb ldr r3, [r7, #60] ; 0x3c + 80087b0: 429a cmp r2, r3 + 80087b2: d00b beq.n 80087cc <_txe_semaphore_create+0x7c> + } + else + { + + /* Move to next semaphore. */ + next_semaphore = next_semaphore -> tx_semaphore_created_next; + 80087b4: 6bfb ldr r3, [r7, #60] ; 0x3c + 80087b6: 695b ldr r3, [r3, #20] + 80087b8: 63fb str r3, [r7, #60] ; 0x3c + for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++) + 80087ba: 6c3b ldr r3, [r7, #64] ; 0x40 + 80087bc: 3301 adds r3, #1 + 80087be: 643b str r3, [r7, #64] ; 0x40 + 80087c0: 4b2a ldr r3, [pc, #168] ; (800886c <_txe_semaphore_create+0x11c>) + 80087c2: 681b ldr r3, [r3, #0] + 80087c4: 6c3a ldr r2, [r7, #64] ; 0x40 + 80087c6: 429a cmp r2, r3 + 80087c8: d3f0 bcc.n 80087ac <_txe_semaphore_create+0x5c> + 80087ca: e000 b.n 80087ce <_txe_semaphore_create+0x7e> + break; + 80087cc: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 80087ce: f3ef 8310 mrs r3, PRIMASK + 80087d2: 623b str r3, [r7, #32] + return(posture); + 80087d4: 6a3b ldr r3, [r7, #32] + int_posture = __get_interrupt_posture(); + 80087d6: 61fb str r3, [r7, #28] + __asm__ volatile ("CPSID i" : : : "memory"); + 80087d8: b672 cpsid i + return(int_posture); + 80087da: 69fb ldr r3, [r7, #28] + } + } + + /* Disable interrupts. */ + TX_DISABLE + 80087dc: 63bb str r3, [r7, #56] ; 0x38 + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + 80087de: 4b21 ldr r3, [pc, #132] ; (8008864 <_txe_semaphore_create+0x114>) + 80087e0: 681b ldr r3, [r3, #0] + 80087e2: 3b01 subs r3, #1 + 80087e4: 4a1f ldr r2, [pc, #124] ; (8008864 <_txe_semaphore_create+0x114>) + 80087e6: 6013 str r3, [r2, #0] + 80087e8: 6bbb ldr r3, [r7, #56] ; 0x38 + 80087ea: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 80087ec: 6a7b ldr r3, [r7, #36] ; 0x24 + 80087ee: f383 8810 msr PRIMASK, r3 +} + 80087f2: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + 80087f4: f7ff f83e bl 8007874 <_tx_thread_system_preempt_check> + + /* At this point, check to see if there is a duplicate semaphore. */ + if (semaphore_ptr == next_semaphore) + 80087f8: 68fa ldr r2, [r7, #12] + 80087fa: 6bfb ldr r3, [r7, #60] ; 0x3c + 80087fc: 429a cmp r2, r3 + 80087fe: d102 bne.n 8008806 <_txe_semaphore_create+0xb6> + { + + /* Semaphore is already created, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 8008800: 230c movs r3, #12 + 8008802: 647b str r3, [r7, #68] ; 0x44 + 8008804: e008 b.n 8008818 <_txe_semaphore_create+0xc8> +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + 8008806: 4b1a ldr r3, [pc, #104] ; (8008870 <_txe_semaphore_create+0x120>) + 8008808: 681b ldr r3, [r3, #0] + 800880a: 637b str r3, [r7, #52] ; 0x34 + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + 800880c: 6b7b ldr r3, [r7, #52] ; 0x34 + 800880e: 4a19 ldr r2, [pc, #100] ; (8008874 <_txe_semaphore_create+0x124>) + 8008810: 4293 cmp r3, r2 + 8008812: d101 bne.n 8008818 <_txe_semaphore_create+0xc8> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008814: 2313 movs r3, #19 + 8008816: 647b str r3, [r7, #68] ; 0x44 + } +#endif + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 8008818: 6c7b ldr r3, [r7, #68] ; 0x44 + 800881a: 2b00 cmp r3, #0 + 800881c: d114 bne.n 8008848 <_txe_semaphore_create+0xf8> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 800881e: f3ef 8305 mrs r3, IPSR + 8008822: 61bb str r3, [r7, #24] + return(ipsr_value); + 8008824: 69ba ldr r2, [r7, #24] + { + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 8008826: 4b14 ldr r3, [pc, #80] ; (8008878 <_txe_semaphore_create+0x128>) + 8008828: 681b ldr r3, [r3, #0] + 800882a: 4313 orrs r3, r2 + 800882c: 2b00 cmp r3, #0 + 800882e: d00b beq.n 8008848 <_txe_semaphore_create+0xf8> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008830: f3ef 8305 mrs r3, IPSR + 8008834: 617b str r3, [r7, #20] + return(ipsr_value); + 8008836: 697a ldr r2, [r7, #20] + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + 8008838: 4b0f ldr r3, [pc, #60] ; (8008878 <_txe_semaphore_create+0x128>) + 800883a: 681b ldr r3, [r3, #0] + 800883c: 4313 orrs r3, r2 + 800883e: f1b3 3ff0 cmp.w r3, #4042322160 ; 0xf0f0f0f0 + 8008842: d201 bcs.n 8008848 <_txe_semaphore_create+0xf8> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008844: 2313 movs r3, #19 + 8008846: 647b str r3, [r7, #68] ; 0x44 + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 8008848: 6c7b ldr r3, [r7, #68] ; 0x44 + 800884a: 2b00 cmp r3, #0 + 800884c: d105 bne.n 800885a <_txe_semaphore_create+0x10a> + { + + /* Call actual semaphore create function. */ + status = _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count); + 800884e: 687a ldr r2, [r7, #4] + 8008850: 68b9 ldr r1, [r7, #8] + 8008852: 68f8 ldr r0, [r7, #12] + 8008854: f7fe fd54 bl 8007300 <_tx_semaphore_create> + 8008858: 6478 str r0, [r7, #68] ; 0x44 + } + + /* Return completion status. */ + return(status); + 800885a: 6c7b ldr r3, [r7, #68] ; 0x44 +} + 800885c: 4618 mov r0, r3 + 800885e: 3748 adds r7, #72 ; 0x48 + 8008860: 46bd mov sp, r7 + 8008862: bd80 pop {r7, pc} + 8008864: 240c0830 .word 0x240c0830 + 8008868: 240c0760 .word 0x240c0760 + 800886c: 240c0764 .word 0x240c0764 + 8008870: 240c0798 .word 0x240c0798 + 8008874: 240c08e0 .word 0x240c08e0 + 8008878: 24000014 .word 0x24000014 + +0800887c <_txe_semaphore_get>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option) +{ + 800887c: b580 push {r7, lr} + 800887e: b086 sub sp, #24 + 8008880: af00 add r7, sp, #0 + 8008882: 6078 str r0, [r7, #4] + 8008884: 6039 str r1, [r7, #0] +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 8008886: 2300 movs r3, #0 + 8008888: 617b str r3, [r7, #20] + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + 800888a: 687b ldr r3, [r7, #4] + 800888c: 2b00 cmp r3, #0 + 800888e: d102 bne.n 8008896 <_txe_semaphore_get+0x1a> + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 8008890: 230c movs r3, #12 + 8008892: 617b str r3, [r7, #20] + 8008894: e01f b.n 80088d6 <_txe_semaphore_get+0x5a> + } + + /* Now check for invalid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + 8008896: 687b ldr r3, [r7, #4] + 8008898: 681b ldr r3, [r3, #0] + 800889a: 4a15 ldr r2, [pc, #84] ; (80088f0 <_txe_semaphore_get+0x74>) + 800889c: 4293 cmp r3, r2 + 800889e: d002 beq.n 80088a6 <_txe_semaphore_get+0x2a> + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 80088a0: 230c movs r3, #12 + 80088a2: 617b str r3, [r7, #20] + 80088a4: e017 b.n 80088d6 <_txe_semaphore_get+0x5a> + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + 80088a6: 683b ldr r3, [r7, #0] + 80088a8: 2b00 cmp r3, #0 + 80088aa: d014 beq.n 80088d6 <_txe_semaphore_get+0x5a> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 80088ac: f3ef 8305 mrs r3, IPSR + 80088b0: 60fb str r3, [r7, #12] + return(ipsr_value); + 80088b2: 68fa ldr r2, [r7, #12] + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 80088b4: 4b0f ldr r3, [pc, #60] ; (80088f4 <_txe_semaphore_get+0x78>) + 80088b6: 681b ldr r3, [r3, #0] + 80088b8: 4313 orrs r3, r2 + 80088ba: 2b00 cmp r3, #0 + 80088bc: d002 beq.n 80088c4 <_txe_semaphore_get+0x48> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 80088be: 2304 movs r3, #4 + 80088c0: 617b str r3, [r7, #20] + 80088c2: e008 b.n 80088d6 <_txe_semaphore_get+0x5a> +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 80088c4: 4b0c ldr r3, [pc, #48] ; (80088f8 <_txe_semaphore_get+0x7c>) + 80088c6: 681b ldr r3, [r3, #0] + 80088c8: 613b str r3, [r7, #16] + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + 80088ca: 693b ldr r3, [r7, #16] + 80088cc: 4a0b ldr r2, [pc, #44] ; (80088fc <_txe_semaphore_get+0x80>) + 80088ce: 4293 cmp r3, r2 + 80088d0: d101 bne.n 80088d6 <_txe_semaphore_get+0x5a> + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + 80088d2: 2304 movs r3, #4 + 80088d4: 617b str r3, [r7, #20] +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 80088d6: 697b ldr r3, [r7, #20] + 80088d8: 2b00 cmp r3, #0 + 80088da: d104 bne.n 80088e6 <_txe_semaphore_get+0x6a> + { + + /* Call actual get semaphore function. */ + status = _tx_semaphore_get(semaphore_ptr, wait_option); + 80088dc: 6839 ldr r1, [r7, #0] + 80088de: 6878 ldr r0, [r7, #4] + 80088e0: f7fe fd60 bl 80073a4 <_tx_semaphore_get> + 80088e4: 6178 str r0, [r7, #20] + } + + /* Return completion status. */ + return(status); + 80088e6: 697b ldr r3, [r7, #20] +} + 80088e8: 4618 mov r0, r3 + 80088ea: 3718 adds r7, #24 + 80088ec: 46bd mov sp, r7 + 80088ee: bd80 pop {r7, pc} + 80088f0: 53454d41 .word 0x53454d41 + 80088f4: 24000014 .word 0x24000014 + 80088f8: 240c0798 .word 0x240c0798 + 80088fc: 240c08e0 .word 0x240c08e0 + +08008900 <_txe_semaphore_put>: +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr) +{ + 8008900: b580 push {r7, lr} + 8008902: b084 sub sp, #16 + 8008904: af00 add r7, sp, #0 + 8008906: 6078 str r0, [r7, #4] + +UINT status; + + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + 8008908: 687b ldr r3, [r7, #4] + 800890a: 2b00 cmp r3, #0 + 800890c: d102 bne.n 8008914 <_txe_semaphore_put+0x14> + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 800890e: 230c movs r3, #12 + 8008910: 60fb str r3, [r7, #12] + 8008912: e00b b.n 800892c <_txe_semaphore_put+0x2c> + } + + /* Now check for invalid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + 8008914: 687b ldr r3, [r7, #4] + 8008916: 681b ldr r3, [r3, #0] + 8008918: 4a07 ldr r2, [pc, #28] ; (8008938 <_txe_semaphore_put+0x38>) + 800891a: 4293 cmp r3, r2 + 800891c: d002 beq.n 8008924 <_txe_semaphore_put+0x24> + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + 800891e: 230c movs r3, #12 + 8008920: 60fb str r3, [r7, #12] + 8008922: e003 b.n 800892c <_txe_semaphore_put+0x2c> + } + else + { + + /* Call actual put semaphore function. */ + status = _tx_semaphore_put(semaphore_ptr); + 8008924: 6878 ldr r0, [r7, #4] + 8008926: f7fe fdcf bl 80074c8 <_tx_semaphore_put> + 800892a: 60f8 str r0, [r7, #12] + } + + /* Return completion status. */ + return(status); + 800892c: 68fb ldr r3, [r7, #12] +} + 800892e: 4618 mov r0, r3 + 8008930: 3710 adds r7, #16 + 8008932: 46bd mov sp, r7 + 8008934: bd80 pop {r7, pc} + 8008936: bf00 nop + 8008938: 53454d41 .word 0x53454d41 + +0800893c <_txe_thread_create>: +UINT _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, + VOID (*entry_function)(ULONG id), ULONG entry_input, + VOID *stack_start, ULONG stack_size, + UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start, UINT thread_control_block_size) +{ + 800893c: b580 push {r7, lr} + 800893e: b09a sub sp, #104 ; 0x68 + 8008940: af06 add r7, sp, #24 + 8008942: 60f8 str r0, [r7, #12] + 8008944: 60b9 str r1, [r7, #8] + 8008946: 607a str r2, [r7, #4] + 8008948: 603b str r3, [r7, #0] +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + 800894a: 2300 movs r3, #0 + 800894c: 64fb str r3, [r7, #76] ; 0x4c + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + 800894e: 68fb ldr r3, [r7, #12] + 8008950: 2b00 cmp r3, #0 + 8008952: d102 bne.n 800895a <_txe_thread_create+0x1e> + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + 8008954: 230e movs r3, #14 + 8008956: 64fb str r3, [r7, #76] ; 0x4c + 8008958: e0bb b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Now check for invalid thread control block size. */ + else if (thread_control_block_size != (sizeof(TX_THREAD))) + 800895a: 6f3b ldr r3, [r7, #112] ; 0x70 + 800895c: 2bb0 cmp r3, #176 ; 0xb0 + 800895e: d002 beq.n 8008966 <_txe_thread_create+0x2a> + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + 8008960: 230e movs r3, #14 + 8008962: 64fb str r3, [r7, #76] ; 0x4c + 8008964: e0b5 b.n 8008ad2 <_txe_thread_create+0x196> + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8008966: f3ef 8310 mrs r3, PRIMASK + 800896a: 62bb str r3, [r7, #40] ; 0x28 + return(posture); + 800896c: 6abb ldr r3, [r7, #40] ; 0x28 + int_posture = __get_interrupt_posture(); + 800896e: 627b str r3, [r7, #36] ; 0x24 + __asm__ volatile ("CPSID i" : : : "memory"); + 8008970: b672 cpsid i + return(int_posture); + 8008972: 6a7b ldr r3, [r7, #36] ; 0x24 + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + 8008974: 63fb str r3, [r7, #60] ; 0x3c + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + 8008976: 4b64 ldr r3, [pc, #400] ; (8008b08 <_txe_thread_create+0x1cc>) + 8008978: 681b ldr r3, [r3, #0] + 800897a: 3301 adds r3, #1 + 800897c: 4a62 ldr r2, [pc, #392] ; (8008b08 <_txe_thread_create+0x1cc>) + 800897e: 6013 str r3, [r2, #0] + 8008980: 6bfb ldr r3, [r7, #60] ; 0x3c + 8008982: 62fb str r3, [r7, #44] ; 0x2c + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008984: 6afb ldr r3, [r7, #44] ; 0x2c + 8008986: f383 8810 msr PRIMASK, r3 +} + 800898a: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + break_flag = TX_FALSE; + 800898c: 2300 movs r3, #0 + 800898e: 64bb str r3, [r7, #72] ; 0x48 + next_thread = _tx_thread_created_ptr; + 8008990: 4b5e ldr r3, [pc, #376] ; (8008b0c <_txe_thread_create+0x1d0>) + 8008992: 681b ldr r3, [r3, #0] + 8008994: 643b str r3, [r7, #64] ; 0x40 + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start); + 8008996: 6dbb ldr r3, [r7, #88] ; 0x58 + 8008998: 63bb str r3, [r7, #56] ; 0x38 + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1))); + 800899a: 6dfb ldr r3, [r7, #92] ; 0x5c + 800899c: 3b01 subs r3, #1 + 800899e: 6bba ldr r2, [r7, #56] ; 0x38 + 80089a0: 4413 add r3, r2 + 80089a2: 63bb str r3, [r7, #56] ; 0x38 + stack_end = TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr); + 80089a4: 6bbb ldr r3, [r7, #56] ; 0x38 + 80089a6: 637b str r3, [r7, #52] ; 0x34 + for (i = ((ULONG) 0); i < _tx_thread_created_count; i++) + 80089a8: 2300 movs r3, #0 + 80089aa: 647b str r3, [r7, #68] ; 0x44 + 80089ac: e02b b.n 8008a06 <_txe_thread_create+0xca> + { + + /* Determine if this thread matches the thread in the list. */ + if (thread_ptr == next_thread) + 80089ae: 68fa ldr r2, [r7, #12] + 80089b0: 6c3b ldr r3, [r7, #64] ; 0x40 + 80089b2: 429a cmp r2, r3 + 80089b4: d101 bne.n 80089ba <_txe_thread_create+0x7e> + { + + /* Set the break flag. */ + break_flag = TX_TRUE; + 80089b6: 2301 movs r3, #1 + 80089b8: 64bb str r3, [r7, #72] ; 0x48 + } + + /* Determine if we need to break the loop. */ + if (break_flag == TX_TRUE) + 80089ba: 6cbb ldr r3, [r7, #72] ; 0x48 + 80089bc: 2b01 cmp r3, #1 + 80089be: d028 beq.n 8008a12 <_txe_thread_create+0xd6> + /* Yes, break out of the loop. */ + break; + } + + /* Check the stack pointer to see if it overlaps with this thread's stack. */ + if (stack_start >= next_thread -> tx_thread_stack_start) + 80089c0: 6c3b ldr r3, [r7, #64] ; 0x40 + 80089c2: 68db ldr r3, [r3, #12] + 80089c4: 6dba ldr r2, [r7, #88] ; 0x58 + 80089c6: 429a cmp r2, r3 + 80089c8: d308 bcc.n 80089dc <_txe_thread_create+0xa0> + { + + if (stack_start < next_thread -> tx_thread_stack_end) + 80089ca: 6c3b ldr r3, [r7, #64] ; 0x40 + 80089cc: 691b ldr r3, [r3, #16] + 80089ce: 6dba ldr r2, [r7, #88] ; 0x58 + 80089d0: 429a cmp r2, r3 + 80089d2: d203 bcs.n 80089dc <_txe_thread_create+0xa0> + { + + /* This stack overlaps with an existing thread, clear the stack pointer to + force a stack error below. */ + stack_start = TX_NULL; + 80089d4: 2300 movs r3, #0 + 80089d6: 65bb str r3, [r7, #88] ; 0x58 + + /* Set the break flag. */ + break_flag = TX_TRUE; + 80089d8: 2301 movs r3, #1 + 80089da: 64bb str r3, [r7, #72] ; 0x48 + } + } + + /* Check the end of the stack to see if it is inside this thread's stack area as well. */ + if (stack_end >= next_thread -> tx_thread_stack_start) + 80089dc: 6c3b ldr r3, [r7, #64] ; 0x40 + 80089de: 68db ldr r3, [r3, #12] + 80089e0: 6b7a ldr r2, [r7, #52] ; 0x34 + 80089e2: 429a cmp r2, r3 + 80089e4: d308 bcc.n 80089f8 <_txe_thread_create+0xbc> + { + + if (stack_end < next_thread -> tx_thread_stack_end) + 80089e6: 6c3b ldr r3, [r7, #64] ; 0x40 + 80089e8: 691b ldr r3, [r3, #16] + 80089ea: 6b7a ldr r2, [r7, #52] ; 0x34 + 80089ec: 429a cmp r2, r3 + 80089ee: d203 bcs.n 80089f8 <_txe_thread_create+0xbc> + { + + /* This stack overlaps with an existing thread, clear the stack pointer to + force a stack error below. */ + stack_start = TX_NULL; + 80089f0: 2300 movs r3, #0 + 80089f2: 65bb str r3, [r7, #88] ; 0x58 + + /* Set the break flag. */ + break_flag = TX_TRUE; + 80089f4: 2301 movs r3, #1 + 80089f6: 64bb str r3, [r7, #72] ; 0x48 + } + } + + /* Move to the next thread. */ + next_thread = next_thread -> tx_thread_created_next; + 80089f8: 6c3b ldr r3, [r7, #64] ; 0x40 + 80089fa: f8d3 3088 ldr.w r3, [r3, #136] ; 0x88 + 80089fe: 643b str r3, [r7, #64] ; 0x40 + for (i = ((ULONG) 0); i < _tx_thread_created_count; i++) + 8008a00: 6c7b ldr r3, [r7, #68] ; 0x44 + 8008a02: 3301 adds r3, #1 + 8008a04: 647b str r3, [r7, #68] ; 0x44 + 8008a06: 4b42 ldr r3, [pc, #264] ; (8008b10 <_txe_thread_create+0x1d4>) + 8008a08: 681b ldr r3, [r3, #0] + 8008a0a: 6c7a ldr r2, [r7, #68] ; 0x44 + 8008a0c: 429a cmp r2, r3 + 8008a0e: d3ce bcc.n 80089ae <_txe_thread_create+0x72> + 8008a10: e000 b.n 8008a14 <_txe_thread_create+0xd8> + break; + 8008a12: bf00 nop + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 8008a14: f3ef 8310 mrs r3, PRIMASK + 8008a18: 61fb str r3, [r7, #28] + return(posture); + 8008a1a: 69fb ldr r3, [r7, #28] + int_posture = __get_interrupt_posture(); + 8008a1c: 61bb str r3, [r7, #24] + __asm__ volatile ("CPSID i" : : : "memory"); + 8008a1e: b672 cpsid i + return(int_posture); + 8008a20: 69bb ldr r3, [r7, #24] + } + + /* Disable interrupts. */ + TX_DISABLE + 8008a22: 63fb str r3, [r7, #60] ; 0x3c + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + 8008a24: 4b38 ldr r3, [pc, #224] ; (8008b08 <_txe_thread_create+0x1cc>) + 8008a26: 681b ldr r3, [r3, #0] + 8008a28: 3b01 subs r3, #1 + 8008a2a: 4a37 ldr r2, [pc, #220] ; (8008b08 <_txe_thread_create+0x1cc>) + 8008a2c: 6013 str r3, [r2, #0] + 8008a2e: 6bfb ldr r3, [r7, #60] ; 0x3c + 8008a30: 623b str r3, [r7, #32] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 8008a32: 6a3b ldr r3, [r7, #32] + 8008a34: f383 8810 msr PRIMASK, r3 +} + 8008a38: bf00 nop + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + 8008a3a: f7fe ff1b bl 8007874 <_tx_thread_system_preempt_check> + + /* At this point, check to see if there is a duplicate thread. */ + if (thread_ptr == next_thread) + 8008a3e: 68fa ldr r2, [r7, #12] + 8008a40: 6c3b ldr r3, [r7, #64] ; 0x40 + 8008a42: 429a cmp r2, r3 + 8008a44: d102 bne.n 8008a4c <_txe_thread_create+0x110> + { + + /* Thread is already created, return appropriate error code. */ + status = TX_THREAD_ERROR; + 8008a46: 230e movs r3, #14 + 8008a48: 64fb str r3, [r7, #76] ; 0x4c + 8008a4a: e042 b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Check for invalid starting address of stack. */ + else if (stack_start == TX_NULL) + 8008a4c: 6dbb ldr r3, [r7, #88] ; 0x58 + 8008a4e: 2b00 cmp r3, #0 + 8008a50: d102 bne.n 8008a58 <_txe_thread_create+0x11c> + { + + /* Invalid stack or entry point, return appropriate error code. */ + status = TX_PTR_ERROR; + 8008a52: 2303 movs r3, #3 + 8008a54: 64fb str r3, [r7, #76] ; 0x4c + 8008a56: e03c b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Check for invalid thread entry point. */ + else if (entry_function == TX_NULL) + 8008a58: 687b ldr r3, [r7, #4] + 8008a5a: 2b00 cmp r3, #0 + 8008a5c: d102 bne.n 8008a64 <_txe_thread_create+0x128> + { + + /* Invalid stack or entry point, return appropriate error code. */ + status = TX_PTR_ERROR; + 8008a5e: 2303 movs r3, #3 + 8008a60: 64fb str r3, [r7, #76] ; 0x4c + 8008a62: e036 b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Check the stack size. */ + else if (stack_size < ((ULONG) TX_MINIMUM_STACK)) + 8008a64: 6dfb ldr r3, [r7, #92] ; 0x5c + 8008a66: 2bc7 cmp r3, #199 ; 0xc7 + 8008a68: d802 bhi.n 8008a70 <_txe_thread_create+0x134> + { + + /* Stack is not big enough, return appropriate error code. */ + status = TX_SIZE_ERROR; + 8008a6a: 2305 movs r3, #5 + 8008a6c: 64fb str r3, [r7, #76] ; 0x4c + 8008a6e: e030 b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Check the priority specified. */ + else if (priority >= ((UINT) TX_MAX_PRIORITIES)) + 8008a70: 6e3b ldr r3, [r7, #96] ; 0x60 + 8008a72: 2b1f cmp r3, #31 + 8008a74: d902 bls.n 8008a7c <_txe_thread_create+0x140> + { + + /* Invalid priority selected, return appropriate error code. */ + status = TX_PRIORITY_ERROR; + 8008a76: 230f movs r3, #15 + 8008a78: 64fb str r3, [r7, #76] ; 0x4c + 8008a7a: e02a b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Check preemption threshold. */ + else if (preempt_threshold > priority) + 8008a7c: 6e7a ldr r2, [r7, #100] ; 0x64 + 8008a7e: 6e3b ldr r3, [r7, #96] ; 0x60 + 8008a80: 429a cmp r2, r3 + 8008a82: d902 bls.n 8008a8a <_txe_thread_create+0x14e> + { + + /* Invalid preempt threshold, return appropriate error code. */ + status = TX_THRESH_ERROR; + 8008a84: 2318 movs r3, #24 + 8008a86: 64fb str r3, [r7, #76] ; 0x4c + 8008a88: e023 b.n 8008ad2 <_txe_thread_create+0x196> + } + + /* Check the start selection. */ + else if (auto_start > TX_AUTO_START) + 8008a8a: 6efb ldr r3, [r7, #108] ; 0x6c + 8008a8c: 2b01 cmp r3, #1 + 8008a8e: d902 bls.n 8008a96 <_txe_thread_create+0x15a> + { + + /* Invalid auto start selection, return appropriate error code. */ + status = TX_START_ERROR; + 8008a90: 2310 movs r3, #16 + 8008a92: 64fb str r3, [r7, #76] ; 0x4c + 8008a94: e01d b.n 8008ad2 <_txe_thread_create+0x196> + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + 8008a96: 4b1f ldr r3, [pc, #124] ; (8008b14 <_txe_thread_create+0x1d8>) + 8008a98: 681b ldr r3, [r3, #0] + 8008a9a: 633b str r3, [r7, #48] ; 0x30 + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (current_thread == &_tx_timer_thread) + 8008a9c: 6b3b ldr r3, [r7, #48] ; 0x30 + 8008a9e: 4a1e ldr r2, [pc, #120] ; (8008b18 <_txe_thread_create+0x1dc>) + 8008aa0: 4293 cmp r3, r2 + 8008aa2: d101 bne.n 8008aa8 <_txe_thread_create+0x16c> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008aa4: 2313 movs r3, #19 + 8008aa6: 64fb str r3, [r7, #76] ; 0x4c + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008aa8: f3ef 8305 mrs r3, IPSR + 8008aac: 617b str r3, [r7, #20] + return(ipsr_value); + 8008aae: 697a ldr r2, [r7, #20] + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + 8008ab0: 4b1a ldr r3, [pc, #104] ; (8008b1c <_txe_thread_create+0x1e0>) + 8008ab2: 681b ldr r3, [r3, #0] + 8008ab4: 4313 orrs r3, r2 + 8008ab6: 2b00 cmp r3, #0 + 8008ab8: d00b beq.n 8008ad2 <_txe_thread_create+0x196> + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + 8008aba: f3ef 8305 mrs r3, IPSR + 8008abe: 613b str r3, [r7, #16] + return(ipsr_value); + 8008ac0: 693a ldr r2, [r7, #16] + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + 8008ac2: 4b16 ldr r3, [pc, #88] ; (8008b1c <_txe_thread_create+0x1e0>) + 8008ac4: 681b ldr r3, [r3, #0] + 8008ac6: 4313 orrs r3, r2 + 8008ac8: f1b3 3ff0 cmp.w r3, #4042322160 ; 0xf0f0f0f0 + 8008acc: d201 bcs.n 8008ad2 <_txe_thread_create+0x196> + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + 8008ace: 2313 movs r3, #19 + 8008ad0: 64fb str r3, [r7, #76] ; 0x4c + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + 8008ad2: 6cfb ldr r3, [r7, #76] ; 0x4c + 8008ad4: 2b00 cmp r3, #0 + 8008ad6: d112 bne.n 8008afe <_txe_thread_create+0x1c2> + { + + /* Call actual thread create function. */ + status = _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input, + 8008ad8: 6efb ldr r3, [r7, #108] ; 0x6c + 8008ada: 9305 str r3, [sp, #20] + 8008adc: 6ebb ldr r3, [r7, #104] ; 0x68 + 8008ade: 9304 str r3, [sp, #16] + 8008ae0: 6e7b ldr r3, [r7, #100] ; 0x64 + 8008ae2: 9303 str r3, [sp, #12] + 8008ae4: 6e3b ldr r3, [r7, #96] ; 0x60 + 8008ae6: 9302 str r3, [sp, #8] + 8008ae8: 6dfb ldr r3, [r7, #92] ; 0x5c + 8008aea: 9301 str r3, [sp, #4] + 8008aec: 6dbb ldr r3, [r7, #88] ; 0x58 + 8008aee: 9300 str r3, [sp, #0] + 8008af0: 683b ldr r3, [r7, #0] + 8008af2: 687a ldr r2, [r7, #4] + 8008af4: 68b9 ldr r1, [r7, #8] + 8008af6: 68f8 ldr r0, [r7, #12] + 8008af8: f7fe fd3e bl 8007578 <_tx_thread_create> + 8008afc: 64f8 str r0, [r7, #76] ; 0x4c + stack_start, stack_size, priority, preempt_threshold, + time_slice, auto_start); + } + + /* Return completion status. */ + return(status); + 8008afe: 6cfb ldr r3, [r7, #76] ; 0x4c +} + 8008b00: 4618 mov r0, r3 + 8008b02: 3750 adds r7, #80 ; 0x50 + 8008b04: 46bd mov sp, r7 + 8008b06: bd80 pop {r7, pc} + 8008b08: 240c0830 .word 0x240c0830 + 8008b0c: 240c07a0 .word 0x240c07a0 + 8008b10: 240c07a4 .word 0x240c07a4 + 8008b14: 240c0798 .word 0x240c0798 + 8008b18: 240c08e0 .word 0x240c08e0 + 8008b1c: 24000014 .word 0x24000014 + +08008b20 : + +/** + * PreOS Initialization function + */ +void MX_TouchGFX_PreOSInit(void) +{ + 8008b20: b580 push {r7, lr} + 8008b22: af00 add r7, sp, #0 + // Calling forward to touchgfx_init in C++ domain + touchgfx_components_init(); + 8008b24: f003 ffb2 bl 800ca8c + touchgfx_init(); + 8008b28: f003 ff86 bl 800ca38 +} + 8008b2c: bf00 nop + 8008b2e: bd80 pop {r7, pc} + +08008b30 : + +/** + * Create TouchGFX Thread + */ +UINT MX_TouchGFX_Init(VOID *memory_ptr) +{ + 8008b30: b580 push {r7, lr} + 8008b32: b08c sub sp, #48 ; 0x30 + 8008b34: af08 add r7, sp, #32 + 8008b36: 6078 str r0, [r7, #4] + UINT ret = TX_SUCCESS; + 8008b38: 2300 movs r3, #0 + 8008b3a: 60fb str r3, [r7, #12] + CHAR *pointer = 0; + 8008b3c: 2300 movs r3, #0 + 8008b3e: 60bb str r3, [r7, #8] + + /* Allocate the stack for TouchGFX Thread. */ + if (tx_byte_allocate((TX_BYTE_POOL*)memory_ptr, (VOID **) &pointer, + 8008b40: f107 0108 add.w r1, r7, #8 + 8008b44: 2300 movs r3, #0 + 8008b46: f44f 627f mov.w r2, #4080 ; 0xff0 + 8008b4a: 6878 ldr r0, [r7, #4] + 8008b4c: f7ff fba8 bl 80082a0 <_txe_byte_allocate> + 8008b50: 4603 mov r3, r0 + 8008b52: 2b00 cmp r3, #0 + 8008b54: d002 beq.n 8008b5c + TOUCHGFX_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS) + { + ret = TX_POOL_ERROR; + 8008b56: 2302 movs r3, #2 + 8008b58: 60fb str r3, [r7, #12] + 8008b5a: e019 b.n 8008b90 + } + + /* Create TouchGFX Thread */ + else if (tx_thread_create(&TouchGFXThread, (CHAR *)"TouchGFX", TouchGFX_Task, 0, + 8008b5c: 68bb ldr r3, [r7, #8] + 8008b5e: 22b0 movs r2, #176 ; 0xb0 + 8008b60: 9206 str r2, [sp, #24] + 8008b62: 2201 movs r2, #1 + 8008b64: 9205 str r2, [sp, #20] + 8008b66: 2200 movs r2, #0 + 8008b68: 9204 str r2, [sp, #16] + 8008b6a: 2205 movs r2, #5 + 8008b6c: 9203 str r2, [sp, #12] + 8008b6e: 2205 movs r2, #5 + 8008b70: 9202 str r2, [sp, #8] + 8008b72: f44f 627f mov.w r2, #4080 ; 0xff0 + 8008b76: 9201 str r2, [sp, #4] + 8008b78: 9300 str r3, [sp, #0] + 8008b7a: 2300 movs r3, #0 + 8008b7c: 4a07 ldr r2, [pc, #28] ; (8008b9c ) + 8008b7e: 4908 ldr r1, [pc, #32] ; (8008ba0 ) + 8008b80: 4808 ldr r0, [pc, #32] ; (8008ba4 ) + 8008b82: f7ff fedb bl 800893c <_txe_thread_create> + 8008b86: 4603 mov r3, r0 + 8008b88: 2b00 cmp r3, #0 + 8008b8a: d001 beq.n 8008b90 + pointer, TOUCHGFX_STACK_SIZE, + 5, 5, + TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS) + { + ret = TX_THREAD_ERROR; + 8008b8c: 230e movs r3, #14 + 8008b8e: 60fb str r3, [r7, #12] + } + + return ret; + 8008b90: 68fb ldr r3, [r7, #12] +} + 8008b92: 4618 mov r0, r3 + 8008b94: 3710 adds r7, #16 + 8008b96: 46bd mov sp, r7 + 8008b98: bd80 pop {r7, pc} + 8008b9a: bf00 nop + 8008b9c: 08008ba9 .word 0x08008ba9 + 8008ba0: 0801dee0 .word 0x0801dee0 + 8008ba4: 240c0da0 .word 0x240c0da0 + +08008ba8 : + +/** + * TouchGFX application thread + */ +void TouchGFX_Task(unsigned long thread_input) +{ + 8008ba8: b580 push {r7, lr} + 8008baa: b082 sub sp, #8 + 8008bac: af00 add r7, sp, #0 + 8008bae: 6078 str r0, [r7, #4] + // Calling forward to touchgfx_taskEntry in C++ domain + touchgfx_taskEntry(); + 8008bb0: f003 ff74 bl 800ca9c +} + 8008bb4: bf00 nop + 8008bb6: 3708 adds r7, #8 + 8008bb8: 46bd mov sp, r7 + 8008bba: bd80 pop {r7, pc} + +08008bbc <_ZN8touchgfx12FontProviderD1Ev>: + * @return The font with a font id of fontId. + */ + virtual Font* getFont(FontId fontId) = 0; + + /** Finalizes an instance of the FontProvider class. */ + virtual ~FontProvider() + 8008bbc: b480 push {r7} + 8008bbe: b083 sub sp, #12 + 8008bc0: af00 add r7, sp, #0 + 8008bc2: 6078 str r0, [r7, #4] + { + 8008bc4: 4a04 ldr r2, [pc, #16] ; (8008bd8 <_ZN8touchgfx12FontProviderD1Ev+0x1c>) + 8008bc6: 687b ldr r3, [r7, #4] + 8008bc8: 601a str r2, [r3, #0] + } + 8008bca: 687b ldr r3, [r7, #4] + 8008bcc: 4618 mov r0, r3 + 8008bce: 370c adds r7, #12 + 8008bd0: 46bd mov sp, r7 + 8008bd2: f85d 7b04 ldr.w r7, [sp], #4 + 8008bd6: 4770 bx lr + 8008bd8: 0801ec18 .word 0x0801ec18 + +08008bdc <_ZN8touchgfx12FontProviderD0Ev>: + virtual ~FontProvider() + 8008bdc: b580 push {r7, lr} + 8008bde: b082 sub sp, #8 + 8008be0: af00 add r7, sp, #0 + 8008be2: 6078 str r0, [r7, #4] + } + 8008be4: 6878 ldr r0, [r7, #4] + 8008be6: f7ff ffe9 bl 8008bbc <_ZN8touchgfx12FontProviderD1Ev> + 8008bea: 2104 movs r1, #4 + 8008bec: 6878 ldr r0, [r7, #4] + 8008bee: f014 f886 bl 801ccfe <_ZdlPvj> + 8008bf2: 687b ldr r3, [r7, #4] + 8008bf4: 4618 mov r0, r3 + 8008bf6: 3708 adds r7, #8 + 8008bf8: 46bd mov sp, r7 + 8008bfa: bd80 pop {r7, pc} + +08008bfc <_ZN23ApplicationFontProvider7getFontEt>: +#include +#include +#include + +touchgfx::Font* ApplicationFontProvider::getFont(touchgfx::FontId typography) +{ + 8008bfc: b580 push {r7, lr} + 8008bfe: b082 sub sp, #8 + 8008c00: af00 add r7, sp, #0 + 8008c02: 6078 str r0, [r7, #4] + 8008c04: 460b mov r3, r1 + 8008c06: 807b strh r3, [r7, #2] + switch (typography) + 8008c08: 887b ldrh r3, [r7, #2] + 8008c0a: 2b02 cmp r3, #2 + 8008c0c: d010 beq.n 8008c30 <_ZN23ApplicationFontProvider7getFontEt+0x34> + 8008c0e: 2b02 cmp r3, #2 + 8008c10: dc13 bgt.n 8008c3a <_ZN23ApplicationFontProvider7getFontEt+0x3e> + 8008c12: 2b00 cmp r3, #0 + 8008c14: d002 beq.n 8008c1c <_ZN23ApplicationFontProvider7getFontEt+0x20> + 8008c16: 2b01 cmp r3, #1 + 8008c18: d005 beq.n 8008c26 <_ZN23ApplicationFontProvider7getFontEt+0x2a> + 8008c1a: e00e b.n 8008c3a <_ZN23ApplicationFontProvider7getFontEt+0x3e> + { + case Typography::DEFAULT: + // verdana_20_4bpp + return const_cast(TypedTextDatabase::getFonts()[0]); + 8008c1c: f002 fa20 bl 800b060 <_ZN17TypedTextDatabase8getFontsEv> + 8008c20: 4603 mov r3, r0 + 8008c22: 681b ldr r3, [r3, #0] + 8008c24: e00a b.n 8008c3c <_ZN23ApplicationFontProvider7getFontEt+0x40> + case Typography::LARGE: + // verdana_40_4bpp + return const_cast(TypedTextDatabase::getFonts()[1]); + 8008c26: f002 fa1b bl 800b060 <_ZN17TypedTextDatabase8getFontsEv> + 8008c2a: 4603 mov r3, r0 + 8008c2c: 685b ldr r3, [r3, #4] + 8008c2e: e005 b.n 8008c3c <_ZN23ApplicationFontProvider7getFontEt+0x40> + case Typography::SMALL: + // verdana_10_4bpp + return const_cast(TypedTextDatabase::getFonts()[2]); + 8008c30: f002 fa16 bl 800b060 <_ZN17TypedTextDatabase8getFontsEv> + 8008c34: 4603 mov r3, r0 + 8008c36: 689b ldr r3, [r3, #8] + 8008c38: e000 b.n 8008c3c <_ZN23ApplicationFontProvider7getFontEt+0x40> + default: + return 0; + 8008c3a: 2300 movs r3, #0 + } +} + 8008c3c: 4618 mov r0, r3 + 8008c3e: 3708 adds r7, #8 + 8008c40: 46bd mov sp, r7 + 8008c42: bd80 pop {r7, pc} + +08008c44 <_ZN23ApplicationFontProviderD1Ev>: + static const touchgfx::FontId LARGE = 1; // verdana_40_4bpp + static const touchgfx::FontId SMALL = 2; // verdana_10_4bpp + static const uint16_t NUMBER_OF_FONTS = 3; +}; + +class ApplicationFontProvider : public touchgfx::FontProvider + 8008c44: b580 push {r7, lr} + 8008c46: b082 sub sp, #8 + 8008c48: af00 add r7, sp, #0 + 8008c4a: 6078 str r0, [r7, #4] + 8008c4c: 4a05 ldr r2, [pc, #20] ; (8008c64 <_ZN23ApplicationFontProviderD1Ev+0x20>) + 8008c4e: 687b ldr r3, [r7, #4] + 8008c50: 601a str r2, [r3, #0] + 8008c52: 687b ldr r3, [r7, #4] + 8008c54: 4618 mov r0, r3 + 8008c56: f7ff ffb1 bl 8008bbc <_ZN8touchgfx12FontProviderD1Ev> + 8008c5a: 687b ldr r3, [r7, #4] + 8008c5c: 4618 mov r0, r3 + 8008c5e: 3708 adds r7, #8 + 8008c60: 46bd mov sp, r7 + 8008c62: bd80 pop {r7, pc} + 8008c64: 0801ec04 .word 0x0801ec04 + +08008c68 <_ZN23ApplicationFontProviderD0Ev>: + 8008c68: b580 push {r7, lr} + 8008c6a: b082 sub sp, #8 + 8008c6c: af00 add r7, sp, #0 + 8008c6e: 6078 str r0, [r7, #4] + 8008c70: 6878 ldr r0, [r7, #4] + 8008c72: f7ff ffe7 bl 8008c44 <_ZN23ApplicationFontProviderD1Ev> + 8008c76: 2104 movs r1, #4 + 8008c78: 6878 ldr r0, [r7, #4] + 8008c7a: f014 f840 bl 801ccfe <_ZdlPvj> + 8008c7e: 687b ldr r3, [r7, #4] + 8008c80: 4618 mov r0, r3 + 8008c82: 3708 adds r7, #8 + 8008c84: 46bd mov sp, r7 + 8008c86: bd80 pop {r7, pc} + +08008c88 <_ZN8touchgfx4FontD1Ev>: + */ +class Font +{ +public: + /** Finalizes an instance of the Font class. */ + virtual ~Font() + 8008c88: b480 push {r7} + 8008c8a: b083 sub sp, #12 + 8008c8c: af00 add r7, sp, #0 + 8008c8e: 6078 str r0, [r7, #4] + { + 8008c90: 4a04 ldr r2, [pc, #16] ; (8008ca4 <_ZN8touchgfx4FontD1Ev+0x1c>) + 8008c92: 687b ldr r3, [r7, #4] + 8008c94: 601a str r2, [r3, #0] + } + 8008c96: 687b ldr r3, [r7, #4] + 8008c98: 4618 mov r0, r3 + 8008c9a: 370c adds r7, #12 + 8008c9c: 46bd mov sp, r7 + 8008c9e: f85d 7b04 ldr.w r7, [sp], #4 + 8008ca2: 4770 bx lr + 8008ca4: 0801ef50 .word 0x0801ef50 + +08008ca8 <_ZN8touchgfx4FontD0Ev>: + virtual ~Font() + 8008ca8: b580 push {r7, lr} + 8008caa: b082 sub sp, #8 + 8008cac: af00 add r7, sp, #0 + 8008cae: 6078 str r0, [r7, #4] + } + 8008cb0: 6878 ldr r0, [r7, #4] + 8008cb2: f7ff ffe9 bl 8008c88 <_ZN8touchgfx4FontD1Ev> + 8008cb6: 2110 movs r1, #16 + 8008cb8: 6878 ldr r0, [r7, #4] + 8008cba: f014 f820 bl 801ccfe <_ZdlPvj> + 8008cbe: 687b ldr r3, [r7, #4] + 8008cc0: 4618 mov r0, r3 + 8008cc2: 3708 adds r7, #8 + 8008cc4: 46bd mov sp, r7 + 8008cc6: bd80 pop {r7, pc} + +08008cc8 <_ZNK8touchgfx4Font8getGlyphEt>: + * + * @return A pointer to the glyph node or null if the glyph was not found. + * + * @see TextProvider::getNextLigature + */ + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode) const + 8008cc8: b590 push {r4, r7, lr} + 8008cca: b087 sub sp, #28 + 8008ccc: af00 add r7, sp, #0 + 8008cce: 6078 str r0, [r7, #4] + 8008cd0: 460b mov r3, r1 + 8008cd2: 807b strh r3, [r7, #2] + { + if (unicode == 0) + 8008cd4: 887b ldrh r3, [r7, #2] + 8008cd6: 2b00 cmp r3, #0 + 8008cd8: d101 bne.n 8008cde <_ZNK8touchgfx4Font8getGlyphEt+0x16> + { + return 0; + 8008cda: 2300 movs r3, #0 + 8008cdc: e010 b.n 8008d00 <_ZNK8touchgfx4Font8getGlyphEt+0x38> + } + const uint8_t* dummyPixelDataPointer = 0; + 8008cde: 2300 movs r3, #0 + 8008ce0: 613b str r3, [r7, #16] + uint8_t bitsPerPixelDummy = 0; + 8008ce2: 2300 movs r3, #0 + 8008ce4: 73fb strb r3, [r7, #15] + const GlyphNode* glyph = getGlyph(unicode, dummyPixelDataPointer, bitsPerPixelDummy); + 8008ce6: 687b ldr r3, [r7, #4] + 8008ce8: 681b ldr r3, [r3, #0] + 8008cea: 3308 adds r3, #8 + 8008cec: 681c ldr r4, [r3, #0] + 8008cee: f107 030f add.w r3, r7, #15 + 8008cf2: f107 0210 add.w r2, r7, #16 + 8008cf6: 8879 ldrh r1, [r7, #2] + 8008cf8: 6878 ldr r0, [r7, #4] + 8008cfa: 47a0 blx r4 + 8008cfc: 6178 str r0, [r7, #20] + return glyph; + 8008cfe: 697b ldr r3, [r7, #20] + } + 8008d00: 4618 mov r0, r3 + 8008d02: 371c adds r7, #28 + 8008d04: 46bd mov sp, r7 + 8008d06: bd90 pop {r4, r7, pc} + +08008d08 <_ZNK8touchgfx4Font15getFallbackCharEv>: + * used when no glyph is available for some character. If 0 (zero) is returned, there is + * no default character. + * + * @return The default character for the typography in case no glyph is available. + */ + virtual Unicode::UnicodeChar getFallbackChar() const + 8008d08: b480 push {r7} + 8008d0a: b083 sub sp, #12 + 8008d0c: af00 add r7, sp, #0 + 8008d0e: 6078 str r0, [r7, #4] + { + return fallbackCharacter; + 8008d10: 687b ldr r3, [r7, #4] + 8008d12: 895b ldrh r3, [r3, #10] + } + 8008d14: 4618 mov r0, r3 + 8008d16: 370c adds r7, #12 + 8008d18: 46bd mov sp, r7 + 8008d1a: f85d 7b04 ldr.w r7, [sp], #4 + 8008d1e: 4770 bx lr + +08008d20 <_ZNK8touchgfx4Font15getEllipsisCharEv>: + * + * @return The ellipsis character for the typography. + * + * @see TextArea::setWideTextAction + */ + virtual Unicode::UnicodeChar getEllipsisChar() const + 8008d20: b480 push {r7} + 8008d22: b083 sub sp, #12 + 8008d24: af00 add r7, sp, #0 + 8008d26: 6078 str r0, [r7, #4] + { + return ellipsisCharacter; + 8008d28: 687b ldr r3, [r7, #4] + 8008d2a: 899b ldrh r3, [r3, #12] + } + 8008d2c: 4618 mov r0, r3 + 8008d2e: 370c adds r7, #12 + 8008d30: 46bd mov sp, r7 + 8008d32: f85d 7b04 ldr.w r7, [sp], #4 + 8008d36: 4770 bx lr + +08008d38 <_ZNK8touchgfx4Font13getFontHeightEv>: + * @return The height in pixels of this font. + * + * @note It is not sufficient to allocate text areas with this height. Use + * getMinimumTextHeight for this. + */ + FORCE_INLINE_FUNCTION virtual uint16_t getFontHeight() const + 8008d38: b480 push {r7} + 8008d3a: b083 sub sp, #12 + 8008d3c: af00 add r7, sp, #0 + 8008d3e: 6078 str r0, [r7, #4] + { + return fontHeight; + 8008d40: 687b ldr r3, [r7, #4] + 8008d42: 889b ldrh r3, [r3, #4] + } + 8008d44: 4618 mov r0, r3 + 8008d46: 370c adds r7, #12 + 8008d48: 46bd mov sp, r7 + 8008d4a: f85d 7b04 ldr.w r7, [sp], #4 + 8008d4e: 4770 bx lr + +08008d50 <_ZNK8touchgfx4Font20getMinimumTextHeightEv>: + * account that certain characters (eg 'g') have pixels below the baseline, thus making + * the text height larger than the font height. + * + * @return The minimum height needed for a text field that uses this font. + */ + FORCE_INLINE_FUNCTION virtual uint16_t getMinimumTextHeight() const + 8008d50: b480 push {r7} + 8008d52: b083 sub sp, #12 + 8008d54: af00 add r7, sp, #0 + 8008d56: 6078 str r0, [r7, #4] + { + return fontHeight + pixelsBelowBaseline; + 8008d58: 687b ldr r3, [r7, #4] + 8008d5a: 889a ldrh r2, [r3, #4] + 8008d5c: 687b ldr r3, [r7, #4] + 8008d5e: 799b ldrb r3, [r3, #6] + 8008d60: b29b uxth r3, r3 + 8008d62: 4413 add r3, r2 + 8008d64: b29b uxth r3, r3 + } + 8008d66: 4618 mov r0, r3 + 8008d68: 370c adds r7, #12 + 8008d6a: 46bd mov sp, r7 + 8008d6c: f85d 7b04 ldr.w r7, [sp], #4 + 8008d70: 4770 bx lr + +08008d72 <_ZNK8touchgfx4Font15getBitsPerPixelEv>: + /** + * Gets bits per pixel for this font. + * + * @return The number of bits used per pixel in this font. + */ + FORCE_INLINE_FUNCTION virtual uint8_t getBitsPerPixel() const + 8008d72: b480 push {r7} + 8008d74: b083 sub sp, #12 + 8008d76: af00 add r7, sp, #0 + 8008d78: 6078 str r0, [r7, #4] + { + return bPerPixel; + 8008d7a: 687b ldr r3, [r7, #4] + 8008d7c: 79db ldrb r3, [r3, #7] + 8008d7e: f3c3 0306 ubfx r3, r3, #0, #7 + 8008d82: b2db uxtb r3, r3 + } + 8008d84: 4618 mov r0, r3 + 8008d86: 370c adds r7, #12 + 8008d88: 46bd mov sp, r7 + 8008d8a: f85d 7b04 ldr.w r7, [sp], #4 + 8008d8e: 4770 bx lr + +08008d90 <_ZNK8touchgfx4Font15getByteAlignRowEv>: + /** + * Are the glyphs saved with each glyph row byte aligned? + * + * @return True if each glyph row is stored byte aligned, false otherwise. + */ + FORCE_INLINE_FUNCTION virtual uint8_t getByteAlignRow() const + 8008d90: b480 push {r7} + 8008d92: b083 sub sp, #12 + 8008d94: af00 add r7, sp, #0 + 8008d96: 6078 str r0, [r7, #4] + { + return bAlignRow; + 8008d98: 687b ldr r3, [r7, #4] + 8008d9a: 79db ldrb r3, [r3, #7] + 8008d9c: f3c3 13c0 ubfx r3, r3, #7, #1 + 8008da0: b2db uxtb r3, r3 + } + 8008da2: 4618 mov r0, r3 + 8008da4: 370c adds r7, #12 + 8008da6: 46bd mov sp, r7 + 8008da8: f85d 7b04 ldr.w r7, [sp], #4 + 8008dac: 4770 bx lr + ... + +08008db0 <_ZN8touchgfx9ConstFontD1Ev>: + * + * @see Font + * + * @note Pure virtual class. Create an application-specific implementation of getPixelData(). + */ +class ConstFont : public Font + 8008db0: b580 push {r7, lr} + 8008db2: b082 sub sp, #8 + 8008db4: af00 add r7, sp, #0 + 8008db6: 6078 str r0, [r7, #4] + 8008db8: 4a05 ldr r2, [pc, #20] ; (8008dd0 <_ZN8touchgfx9ConstFontD1Ev+0x20>) + 8008dba: 687b ldr r3, [r7, #4] + 8008dbc: 601a str r2, [r3, #0] + 8008dbe: 687b ldr r3, [r7, #4] + 8008dc0: 4618 mov r0, r3 + 8008dc2: f7ff ff61 bl 8008c88 <_ZN8touchgfx4FontD1Ev> + 8008dc6: 687b ldr r3, [r7, #4] + 8008dc8: 4618 mov r0, r3 + 8008dca: 3708 adds r7, #8 + 8008dcc: 46bd mov sp, r7 + 8008dce: bd80 pop {r7, pc} + 8008dd0: 080207b8 .word 0x080207b8 + +08008dd4 <_ZN8touchgfx9ConstFontD0Ev>: + 8008dd4: b580 push {r7, lr} + 8008dd6: b082 sub sp, #8 + 8008dd8: af00 add r7, sp, #0 + 8008dda: 6078 str r0, [r7, #4] + 8008ddc: 6878 ldr r0, [r7, #4] + 8008dde: f7ff ffe7 bl 8008db0 <_ZN8touchgfx9ConstFontD1Ev> + 8008de2: 2118 movs r1, #24 + 8008de4: 6878 ldr r0, [r7, #4] + 8008de6: f013 ff8a bl 801ccfe <_ZdlPvj> + 8008dea: 687b ldr r3, [r7, #4] + 8008dec: 4618 mov r0, r3 + 8008dee: 3708 adds r7, #8 + 8008df0: 46bd mov sp, r7 + 8008df2: bd80 pop {r7, pc} + +08008df4 <_ZN8touchgfx13GeneratedFontD1Ev>: + * An GeneratedFont has both glyph table and glyph data placed in a flash which + * supports random access read (i.e. not a NAND flash) + * + * @see ConstFont + */ +class GeneratedFont : public ConstFont + 8008df4: b580 push {r7, lr} + 8008df6: b082 sub sp, #8 + 8008df8: af00 add r7, sp, #0 + 8008dfa: 6078 str r0, [r7, #4] + 8008dfc: 4a05 ldr r2, [pc, #20] ; (8008e14 <_ZN8touchgfx13GeneratedFontD1Ev+0x20>) + 8008dfe: 687b ldr r3, [r7, #4] + 8008e00: 601a str r2, [r3, #0] + 8008e02: 687b ldr r3, [r7, #4] + 8008e04: 4618 mov r0, r3 + 8008e06: f7ff ffd3 bl 8008db0 <_ZN8touchgfx9ConstFontD1Ev> + 8008e0a: 687b ldr r3, [r7, #4] + 8008e0c: 4618 mov r0, r3 + 8008e0e: 3708 adds r7, #8 + 8008e10: 46bd mov sp, r7 + 8008e12: bd80 pop {r7, pc} + 8008e14: 0801ec2c .word 0x0801ec2c + +08008e18 <_ZN8touchgfx13GeneratedFontD0Ev>: + 8008e18: b580 push {r7, lr} + 8008e1a: b082 sub sp, #8 + 8008e1c: af00 add r7, sp, #0 + 8008e1e: 6078 str r0, [r7, #4] + 8008e20: 6878 ldr r0, [r7, #4] + 8008e22: f7ff ffe7 bl 8008df4 <_ZN8touchgfx13GeneratedFontD1Ev> + 8008e26: 2128 movs r1, #40 ; 0x28 + 8008e28: 6878 ldr r0, [r7, #4] + 8008e2a: f013 ff68 bl 801ccfe <_ZdlPvj> + 8008e2e: 687b ldr r3, [r7, #4] + 8008e30: 4618 mov r0, r3 + 8008e32: 3708 adds r7, #8 + 8008e34: 46bd mov sp, r7 + 8008e36: bd80 pop {r7, pc} + +08008e38 <_ZNK8touchgfx13GeneratedFont12getGSUBTableEv>: + /** + * Gets GSUB table. + * + * @return The GSUB table or null if font has GSUB no table + */ + virtual const uint16_t* getGSUBTable() const + 8008e38: b480 push {r7} + 8008e3a: b083 sub sp, #12 + 8008e3c: af00 add r7, sp, #0 + 8008e3e: 6078 str r0, [r7, #4] + { + return gsubTable; + 8008e40: 687b ldr r3, [r7, #4] + 8008e42: 6a1b ldr r3, [r3, #32] + } + 8008e44: 4618 mov r0, r3 + 8008e46: 370c adds r7, #12 + 8008e48: 46bd mov sp, r7 + 8008e4a: f85d 7b04 ldr.w r7, [sp], #4 + 8008e4e: 4770 bx lr + +08008e50 <_ZNK8touchgfx13GeneratedFont23getContextualFormsTableEv>: + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + 8008e50: b480 push {r7} + 8008e52: b083 sub sp, #12 + 8008e54: af00 add r7, sp, #0 + 8008e56: 6078 str r0, [r7, #4] + { + return arabicTable; + 8008e58: 687b ldr r3, [r7, #4] + 8008e5a: 6a5b ldr r3, [r3, #36] ; 0x24 + } + 8008e5c: 4618 mov r0, r3 + 8008e5e: 370c adds r7, #12 + 8008e60: 46bd mov sp, r7 + 8008e62: f85d 7b04 ldr.w r7, [sp], #4 + 8008e66: 4770 bx lr + +08008e68 <_ZN8touchgfx13GeneratedFontC1EPKNS_9GlyphNodeEtthhhhhPKPKhPKNS_11KerningNodeEttPKtPKNS_24FontContextualFormsTableE>: + +#include + +namespace touchgfx +{ +GeneratedFont::GeneratedFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataInternalFlash, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable) + 8008e68: b580 push {r7, lr} + 8008e6a: b08c sub sp, #48 ; 0x30 + 8008e6c: af08 add r7, sp, #32 + 8008e6e: 60f8 str r0, [r7, #12] + 8008e70: 60b9 str r1, [r7, #8] + 8008e72: 4611 mov r1, r2 + 8008e74: 461a mov r2, r3 + 8008e76: 460b mov r3, r1 + 8008e78: 80fb strh r3, [r7, #6] + 8008e7a: 4613 mov r3, r2 + 8008e7c: 80bb strh r3, [r7, #4] + : ConstFont(list, size, height, pixBelowBase, bitsPerPixel, byteAlignRow, maxLeft, maxRight, fallbackChar, ellipsisChar), + glyphData(glyphDataInternalFlash), + kerningData(kerningList), + gsubTable(gsubData), + arabicTable(formsTable) + 8008e7e: 68f8 ldr r0, [r7, #12] + 8008e80: 88b9 ldrh r1, [r7, #4] + 8008e82: 88fa ldrh r2, [r7, #6] + 8008e84: 8f3b ldrh r3, [r7, #56] ; 0x38 + 8008e86: 9306 str r3, [sp, #24] + 8008e88: 8ebb ldrh r3, [r7, #52] ; 0x34 + 8008e8a: 9305 str r3, [sp, #20] + 8008e8c: f897 3028 ldrb.w r3, [r7, #40] ; 0x28 + 8008e90: 9304 str r3, [sp, #16] + 8008e92: f897 3024 ldrb.w r3, [r7, #36] ; 0x24 + 8008e96: 9303 str r3, [sp, #12] + 8008e98: f897 3020 ldrb.w r3, [r7, #32] + 8008e9c: 9302 str r3, [sp, #8] + 8008e9e: 7f3b ldrb r3, [r7, #28] + 8008ea0: 9301 str r3, [sp, #4] + 8008ea2: 7e3b ldrb r3, [r7, #24] + 8008ea4: 9300 str r3, [sp, #0] + 8008ea6: 460b mov r3, r1 + 8008ea8: 68b9 ldr r1, [r7, #8] + 8008eaa: f008 fb15 bl 80114d8 <_ZN8touchgfx9ConstFontC1EPKNS_9GlyphNodeEtthhhhhtt> + 8008eae: 4a0a ldr r2, [pc, #40] ; (8008ed8 <_ZN8touchgfx13GeneratedFontC1EPKNS_9GlyphNodeEtthhhhhPKPKhPKNS_11KerningNodeEttPKtPKNS_24FontContextualFormsTableE+0x70>) + 8008eb0: 68fb ldr r3, [r7, #12] + 8008eb2: 601a str r2, [r3, #0] + 8008eb4: 68fb ldr r3, [r7, #12] + 8008eb6: 6afa ldr r2, [r7, #44] ; 0x2c + 8008eb8: 619a str r2, [r3, #24] + 8008eba: 68fb ldr r3, [r7, #12] + 8008ebc: 6b3a ldr r2, [r7, #48] ; 0x30 + 8008ebe: 61da str r2, [r3, #28] + 8008ec0: 68fb ldr r3, [r7, #12] + 8008ec2: 6bfa ldr r2, [r7, #60] ; 0x3c + 8008ec4: 621a str r2, [r3, #32] + 8008ec6: 68fb ldr r3, [r7, #12] + 8008ec8: 6c3a ldr r2, [r7, #64] ; 0x40 + 8008eca: 625a str r2, [r3, #36] ; 0x24 +{ +} + 8008ecc: 68fb ldr r3, [r7, #12] + 8008ece: 4618 mov r0, r3 + 8008ed0: 3710 adds r7, #16 + 8008ed2: 46bd mov sp, r7 + 8008ed4: bd80 pop {r7, pc} + 8008ed6: bf00 nop + 8008ed8: 0801ec2c .word 0x0801ec2c + +08008edc <_ZNK8touchgfx13GeneratedFont12getPixelDataEPKNS_9GlyphNodeE>: + +const uint8_t* GeneratedFont::getPixelData(const GlyphNode* glyph) const +{ + 8008edc: b480 push {r7} + 8008ede: b085 sub sp, #20 + 8008ee0: af00 add r7, sp, #0 + 8008ee2: 6078 str r0, [r7, #4] + 8008ee4: 6039 str r1, [r7, #0] + const uint8_t* const* table = (const uint8_t* const*)glyphData; + 8008ee6: 687b ldr r3, [r7, #4] + 8008ee8: 699b ldr r3, [r3, #24] + 8008eea: 60fb str r3, [r7, #12] + return &(table[glyph->unicode / 2048][glyph->dataOffset]); + 8008eec: 683b ldr r3, [r7, #0] + 8008eee: 889b ldrh r3, [r3, #4] + 8008ef0: 0adb lsrs r3, r3, #11 + 8008ef2: b29b uxth r3, r3 + 8008ef4: 009b lsls r3, r3, #2 + 8008ef6: 68fa ldr r2, [r7, #12] + 8008ef8: 4413 add r3, r2 + 8008efa: 681a ldr r2, [r3, #0] + 8008efc: 683b ldr r3, [r7, #0] + 8008efe: 681b ldr r3, [r3, #0] + 8008f00: 4413 add r3, r2 +} + 8008f02: 4618 mov r0, r3 + 8008f04: 3714 adds r7, #20 + 8008f06: 46bd mov sp, r7 + 8008f08: f85d 7b04 ldr.w r7, [sp], #4 + 8008f0c: 4770 bx lr + +08008f0e <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE>: + +int8_t GeneratedFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + 8008f0e: b480 push {r7} + 8008f10: b089 sub sp, #36 ; 0x24 + 8008f12: af00 add r7, sp, #0 + 8008f14: 60f8 str r0, [r7, #12] + 8008f16: 460b mov r3, r1 + 8008f18: 607a str r2, [r7, #4] + 8008f1a: 817b strh r3, [r7, #10] + if (!glyph || glyph->kerningTableSize == 0) + 8008f1c: 687b ldr r3, [r7, #4] + 8008f1e: 2b00 cmp r3, #0 + 8008f20: d003 beq.n 8008f2a <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x1c> + 8008f22: 687b ldr r3, [r7, #4] + 8008f24: 7b1b ldrb r3, [r3, #12] + 8008f26: 2b00 cmp r3, #0 + 8008f28: d101 bne.n 8008f2e <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x20> + { + return 0; + 8008f2a: 2300 movs r3, #0 + 8008f2c: e030 b.n 8008f90 <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x82> + } + + const KerningNode* kerndata = kerningData + glyph->kerningTablePos(); + 8008f2e: 68fb ldr r3, [r7, #12] + 8008f30: 69da ldr r2, [r3, #28] + 8008f32: 687b ldr r3, [r7, #4] + 8008f34: 617b str r3, [r7, #20] + return ((flags & GLYPH_DATA_KERNINGTABLEPOS_BIT8_10) << 8) | _kerningTablePos; + 8008f36: 697b ldr r3, [r7, #20] + 8008f38: 7b5b ldrb r3, [r3, #13] + 8008f3a: 021b lsls r3, r3, #8 + 8008f3c: b21b sxth r3, r3 + 8008f3e: f403 63e0 and.w r3, r3, #1792 ; 0x700 + 8008f42: b219 sxth r1, r3 + 8008f44: 697b ldr r3, [r7, #20] + 8008f46: 7adb ldrb r3, [r3, #11] + 8008f48: b21b sxth r3, r3 + 8008f4a: 430b orrs r3, r1 + 8008f4c: b21b sxth r3, r3 + 8008f4e: b29b uxth r3, r3 + 8008f50: 009b lsls r3, r3, #2 + 8008f52: 4413 add r3, r2 + 8008f54: 61fb str r3, [r7, #28] + for (uint16_t i = glyph->kerningTableSize; i > 0; i--, kerndata++) + 8008f56: 687b ldr r3, [r7, #4] + 8008f58: 7b1b ldrb r3, [r3, #12] + 8008f5a: 837b strh r3, [r7, #26] + 8008f5c: 8b7b ldrh r3, [r7, #26] + 8008f5e: 2b00 cmp r3, #0 + 8008f60: d015 beq.n 8008f8e <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x80> + { + if (prevChar == kerndata->unicodePrevChar) + 8008f62: 69fb ldr r3, [r7, #28] + 8008f64: 881b ldrh r3, [r3, #0] + 8008f66: 897a ldrh r2, [r7, #10] + 8008f68: 429a cmp r2, r3 + 8008f6a: d103 bne.n 8008f74 <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x66> + { + return kerndata->distance; + 8008f6c: 69fb ldr r3, [r7, #28] + 8008f6e: f993 3002 ldrsb.w r3, [r3, #2] + 8008f72: e00d b.n 8008f90 <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x82> + } + if (prevChar < kerndata->unicodePrevChar) + 8008f74: 69fb ldr r3, [r7, #28] + 8008f76: 881b ldrh r3, [r3, #0] + 8008f78: 897a ldrh r2, [r7, #10] + 8008f7a: 429a cmp r2, r3 + 8008f7c: d306 bcc.n 8008f8c <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x7e> + for (uint16_t i = glyph->kerningTableSize; i > 0; i--, kerndata++) + 8008f7e: 8b7b ldrh r3, [r7, #26] + 8008f80: 3b01 subs r3, #1 + 8008f82: 837b strh r3, [r7, #26] + 8008f84: 69fb ldr r3, [r7, #28] + 8008f86: 3304 adds r3, #4 + 8008f88: 61fb str r3, [r7, #28] + 8008f8a: e7e7 b.n 8008f5c <_ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE+0x4e> + { + break; + 8008f8c: bf00 nop + } + } + return 0; + 8008f8e: 2300 movs r3, #0 +} + 8008f90: 4618 mov r0, r3 + 8008f92: 3724 adds r7, #36 ; 0x24 + 8008f94: 46bd mov sp, r7 + 8008f96: f85d 7b04 ldr.w r7, [sp], #4 + 8008f9a: 4770 bx lr + +08008f9c <__tcf_0>: +KEEP extern const touchgfx::KerningNode kerning_verdana_10_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE; +touchgfx::GeneratedFont& getFont_verdana_10_4bpp(); + +touchgfx::GeneratedFont& getFont_verdana_10_4bpp() +{ + static touchgfx::GeneratedFont verdana_10_4bpp(glyphs_verdana_10_4bpp, 1, 10, 0, 4, 1, 0, 0, unicodes_verdana_10_4bpp, kerning_verdana_10_4bpp, 63, 0, 0, 0); + 8008f9c: b580 push {r7, lr} + 8008f9e: af00 add r7, sp, #0 + 8008fa0: 4801 ldr r0, [pc, #4] ; (8008fa8 <__tcf_0+0xc>) + 8008fa2: f7ff ff27 bl 8008df4 <_ZN8touchgfx13GeneratedFontD1Ev> + 8008fa6: bd80 pop {r7, pc} + 8008fa8: 240c0e50 .word 0x240c0e50 + +08008fac <_Z23getFont_verdana_10_4bppv>: +{ + 8008fac: b580 push {r7, lr} + 8008fae: b08c sub sp, #48 ; 0x30 + 8008fb0: af0c add r7, sp, #48 ; 0x30 + static touchgfx::GeneratedFont verdana_10_4bpp(glyphs_verdana_10_4bpp, 1, 10, 0, 4, 1, 0, 0, unicodes_verdana_10_4bpp, kerning_verdana_10_4bpp, 63, 0, 0, 0); + 8008fb2: 4b1f ldr r3, [pc, #124] ; (8009030 <_Z23getFont_verdana_10_4bppv+0x84>) + 8008fb4: 781b ldrb r3, [r3, #0] + 8008fb6: f3bf 8f5b dmb ish + 8008fba: b2db uxtb r3, r3 + 8008fbc: f003 0301 and.w r3, r3, #1 + 8008fc0: 2b00 cmp r3, #0 + 8008fc2: bf0c ite eq + 8008fc4: 2301 moveq r3, #1 + 8008fc6: 2300 movne r3, #0 + 8008fc8: b2db uxtb r3, r3 + 8008fca: 2b00 cmp r3, #0 + 8008fcc: d02c beq.n 8009028 <_Z23getFont_verdana_10_4bppv+0x7c> + 8008fce: 4818 ldr r0, [pc, #96] ; (8009030 <_Z23getFont_verdana_10_4bppv+0x84>) + 8008fd0: f013 fe97 bl 801cd02 <__cxa_guard_acquire> + 8008fd4: 4603 mov r3, r0 + 8008fd6: 2b00 cmp r3, #0 + 8008fd8: bf14 ite ne + 8008fda: 2301 movne r3, #1 + 8008fdc: 2300 moveq r3, #0 + 8008fde: b2db uxtb r3, r3 + 8008fe0: 2b00 cmp r3, #0 + 8008fe2: d021 beq.n 8009028 <_Z23getFont_verdana_10_4bppv+0x7c> + 8008fe4: 2300 movs r3, #0 + 8008fe6: 930a str r3, [sp, #40] ; 0x28 + 8008fe8: 2300 movs r3, #0 + 8008fea: 9309 str r3, [sp, #36] ; 0x24 + 8008fec: 2300 movs r3, #0 + 8008fee: 9308 str r3, [sp, #32] + 8008ff0: 233f movs r3, #63 ; 0x3f + 8008ff2: 9307 str r3, [sp, #28] + 8008ff4: 4b0f ldr r3, [pc, #60] ; (8009034 <_Z23getFont_verdana_10_4bppv+0x88>) + 8008ff6: 9306 str r3, [sp, #24] + 8008ff8: 4b0f ldr r3, [pc, #60] ; (8009038 <_Z23getFont_verdana_10_4bppv+0x8c>) + 8008ffa: 9305 str r3, [sp, #20] + 8008ffc: 2300 movs r3, #0 + 8008ffe: 9304 str r3, [sp, #16] + 8009000: 2300 movs r3, #0 + 8009002: 9303 str r3, [sp, #12] + 8009004: 2301 movs r3, #1 + 8009006: 9302 str r3, [sp, #8] + 8009008: 2304 movs r3, #4 + 800900a: 9301 str r3, [sp, #4] + 800900c: 2300 movs r3, #0 + 800900e: 9300 str r3, [sp, #0] + 8009010: 230a movs r3, #10 + 8009012: 2201 movs r2, #1 + 8009014: 4909 ldr r1, [pc, #36] ; (800903c <_Z23getFont_verdana_10_4bppv+0x90>) + 8009016: 480a ldr r0, [pc, #40] ; (8009040 <_Z23getFont_verdana_10_4bppv+0x94>) + 8009018: f7ff ff26 bl 8008e68 <_ZN8touchgfx13GeneratedFontC1EPKNS_9GlyphNodeEtthhhhhPKPKhPKNS_11KerningNodeEttPKtPKNS_24FontContextualFormsTableE> + 800901c: 4809 ldr r0, [pc, #36] ; (8009044 <_Z23getFont_verdana_10_4bppv+0x98>) + 800901e: f013 febb bl 801cd98 + 8009022: 4803 ldr r0, [pc, #12] ; (8009030 <_Z23getFont_verdana_10_4bppv+0x84>) + 8009024: f013 fe79 bl 801cd1a <__cxa_guard_release> + return verdana_10_4bpp; + 8009028: 4b05 ldr r3, [pc, #20] ; (8009040 <_Z23getFont_verdana_10_4bppv+0x94>) +} + 800902a: 4618 mov r0, r3 + 800902c: 46bd mov sp, r7 + 800902e: bd80 pop {r7, pc} + 8009030: 240c0e78 .word 0x240c0e78 + 8009034: 08021fd4 .word 0x08021fd4 + 8009038: 08021fe0 .word 0x08021fe0 + 800903c: 08021fa4 .word 0x08021fa4 + 8009040: 240c0e50 .word 0x240c0e50 + 8009044: 08008f9d .word 0x08008f9d + +08009048 <__tcf_0>: +KEEP extern const touchgfx::KerningNode kerning_verdana_20_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE; +touchgfx::GeneratedFont& getFont_verdana_20_4bpp(); + +touchgfx::GeneratedFont& getFont_verdana_20_4bpp() +{ + static touchgfx::GeneratedFont verdana_20_4bpp(glyphs_verdana_20_4bpp, 1, 20, 0, 4, 1, 0, 0, unicodes_verdana_20_4bpp, kerning_verdana_20_4bpp, 63, 0, 0, 0); + 8009048: b580 push {r7, lr} + 800904a: af00 add r7, sp, #0 + 800904c: 4801 ldr r0, [pc, #4] ; (8009054 <__tcf_0+0xc>) + 800904e: f7ff fed1 bl 8008df4 <_ZN8touchgfx13GeneratedFontD1Ev> + 8009052: bd80 pop {r7, pc} + 8009054: 240c0e7c .word 0x240c0e7c + +08009058 <_Z23getFont_verdana_20_4bppv>: +{ + 8009058: b580 push {r7, lr} + 800905a: b08c sub sp, #48 ; 0x30 + 800905c: af0c add r7, sp, #48 ; 0x30 + static touchgfx::GeneratedFont verdana_20_4bpp(glyphs_verdana_20_4bpp, 1, 20, 0, 4, 1, 0, 0, unicodes_verdana_20_4bpp, kerning_verdana_20_4bpp, 63, 0, 0, 0); + 800905e: 4b1f ldr r3, [pc, #124] ; (80090dc <_Z23getFont_verdana_20_4bppv+0x84>) + 8009060: 781b ldrb r3, [r3, #0] + 8009062: f3bf 8f5b dmb ish + 8009066: b2db uxtb r3, r3 + 8009068: f003 0301 and.w r3, r3, #1 + 800906c: 2b00 cmp r3, #0 + 800906e: bf0c ite eq + 8009070: 2301 moveq r3, #1 + 8009072: 2300 movne r3, #0 + 8009074: b2db uxtb r3, r3 + 8009076: 2b00 cmp r3, #0 + 8009078: d02c beq.n 80090d4 <_Z23getFont_verdana_20_4bppv+0x7c> + 800907a: 4818 ldr r0, [pc, #96] ; (80090dc <_Z23getFont_verdana_20_4bppv+0x84>) + 800907c: f013 fe41 bl 801cd02 <__cxa_guard_acquire> + 8009080: 4603 mov r3, r0 + 8009082: 2b00 cmp r3, #0 + 8009084: bf14 ite ne + 8009086: 2301 movne r3, #1 + 8009088: 2300 moveq r3, #0 + 800908a: b2db uxtb r3, r3 + 800908c: 2b00 cmp r3, #0 + 800908e: d021 beq.n 80090d4 <_Z23getFont_verdana_20_4bppv+0x7c> + 8009090: 2300 movs r3, #0 + 8009092: 930a str r3, [sp, #40] ; 0x28 + 8009094: 2300 movs r3, #0 + 8009096: 9309 str r3, [sp, #36] ; 0x24 + 8009098: 2300 movs r3, #0 + 800909a: 9308 str r3, [sp, #32] + 800909c: 233f movs r3, #63 ; 0x3f + 800909e: 9307 str r3, [sp, #28] + 80090a0: 4b0f ldr r3, [pc, #60] ; (80090e0 <_Z23getFont_verdana_20_4bppv+0x88>) + 80090a2: 9306 str r3, [sp, #24] + 80090a4: 4b0f ldr r3, [pc, #60] ; (80090e4 <_Z23getFont_verdana_20_4bppv+0x8c>) + 80090a6: 9305 str r3, [sp, #20] + 80090a8: 2300 movs r3, #0 + 80090aa: 9304 str r3, [sp, #16] + 80090ac: 2300 movs r3, #0 + 80090ae: 9303 str r3, [sp, #12] + 80090b0: 2301 movs r3, #1 + 80090b2: 9302 str r3, [sp, #8] + 80090b4: 2304 movs r3, #4 + 80090b6: 9301 str r3, [sp, #4] + 80090b8: 2300 movs r3, #0 + 80090ba: 9300 str r3, [sp, #0] + 80090bc: 2314 movs r3, #20 + 80090be: 2201 movs r2, #1 + 80090c0: 4909 ldr r1, [pc, #36] ; (80090e8 <_Z23getFont_verdana_20_4bppv+0x90>) + 80090c2: 480a ldr r0, [pc, #40] ; (80090ec <_Z23getFont_verdana_20_4bppv+0x94>) + 80090c4: f7ff fed0 bl 8008e68 <_ZN8touchgfx13GeneratedFontC1EPKNS_9GlyphNodeEtthhhhhPKPKhPKNS_11KerningNodeEttPKtPKNS_24FontContextualFormsTableE> + 80090c8: 4809 ldr r0, [pc, #36] ; (80090f0 <_Z23getFont_verdana_20_4bppv+0x98>) + 80090ca: f013 fe65 bl 801cd98 + 80090ce: 4803 ldr r0, [pc, #12] ; (80090dc <_Z23getFont_verdana_20_4bppv+0x84>) + 80090d0: f013 fe23 bl 801cd1a <__cxa_guard_release> + return verdana_20_4bpp; + 80090d4: 4b05 ldr r3, [pc, #20] ; (80090ec <_Z23getFont_verdana_20_4bppv+0x94>) +} + 80090d6: 4618 mov r0, r3 + 80090d8: 46bd mov sp, r7 + 80090da: bd80 pop {r7, pc} + 80090dc: 240c0ea4 .word 0x240c0ea4 + 80090e0: 08021fd8 .word 0x08021fd8 + 80090e4: 08021fe4 .word 0x08021fe4 + 80090e8: 08021fb4 .word 0x08021fb4 + 80090ec: 240c0e7c .word 0x240c0e7c + 80090f0: 08009049 .word 0x08009049 + +080090f4 <__tcf_0>: +KEEP extern const touchgfx::KerningNode kerning_verdana_40_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE; +touchgfx::GeneratedFont& getFont_verdana_40_4bpp(); + +touchgfx::GeneratedFont& getFont_verdana_40_4bpp() +{ + static touchgfx::GeneratedFont verdana_40_4bpp(glyphs_verdana_40_4bpp, 1, 40, 0, 4, 1, 0, 0, unicodes_verdana_40_4bpp, kerning_verdana_40_4bpp, 63, 0, 0, 0); + 80090f4: b580 push {r7, lr} + 80090f6: af00 add r7, sp, #0 + 80090f8: 4801 ldr r0, [pc, #4] ; (8009100 <__tcf_0+0xc>) + 80090fa: f7ff fe7b bl 8008df4 <_ZN8touchgfx13GeneratedFontD1Ev> + 80090fe: bd80 pop {r7, pc} + 8009100: 240c0ea8 .word 0x240c0ea8 + +08009104 <_Z23getFont_verdana_40_4bppv>: +{ + 8009104: b580 push {r7, lr} + 8009106: b08c sub sp, #48 ; 0x30 + 8009108: af0c add r7, sp, #48 ; 0x30 + static touchgfx::GeneratedFont verdana_40_4bpp(glyphs_verdana_40_4bpp, 1, 40, 0, 4, 1, 0, 0, unicodes_verdana_40_4bpp, kerning_verdana_40_4bpp, 63, 0, 0, 0); + 800910a: 4b1f ldr r3, [pc, #124] ; (8009188 <_Z23getFont_verdana_40_4bppv+0x84>) + 800910c: 781b ldrb r3, [r3, #0] + 800910e: f3bf 8f5b dmb ish + 8009112: b2db uxtb r3, r3 + 8009114: f003 0301 and.w r3, r3, #1 + 8009118: 2b00 cmp r3, #0 + 800911a: bf0c ite eq + 800911c: 2301 moveq r3, #1 + 800911e: 2300 movne r3, #0 + 8009120: b2db uxtb r3, r3 + 8009122: 2b00 cmp r3, #0 + 8009124: d02c beq.n 8009180 <_Z23getFont_verdana_40_4bppv+0x7c> + 8009126: 4818 ldr r0, [pc, #96] ; (8009188 <_Z23getFont_verdana_40_4bppv+0x84>) + 8009128: f013 fdeb bl 801cd02 <__cxa_guard_acquire> + 800912c: 4603 mov r3, r0 + 800912e: 2b00 cmp r3, #0 + 8009130: bf14 ite ne + 8009132: 2301 movne r3, #1 + 8009134: 2300 moveq r3, #0 + 8009136: b2db uxtb r3, r3 + 8009138: 2b00 cmp r3, #0 + 800913a: d021 beq.n 8009180 <_Z23getFont_verdana_40_4bppv+0x7c> + 800913c: 2300 movs r3, #0 + 800913e: 930a str r3, [sp, #40] ; 0x28 + 8009140: 2300 movs r3, #0 + 8009142: 9309 str r3, [sp, #36] ; 0x24 + 8009144: 2300 movs r3, #0 + 8009146: 9308 str r3, [sp, #32] + 8009148: 233f movs r3, #63 ; 0x3f + 800914a: 9307 str r3, [sp, #28] + 800914c: 4b0f ldr r3, [pc, #60] ; (800918c <_Z23getFont_verdana_40_4bppv+0x88>) + 800914e: 9306 str r3, [sp, #24] + 8009150: 4b0f ldr r3, [pc, #60] ; (8009190 <_Z23getFont_verdana_40_4bppv+0x8c>) + 8009152: 9305 str r3, [sp, #20] + 8009154: 2300 movs r3, #0 + 8009156: 9304 str r3, [sp, #16] + 8009158: 2300 movs r3, #0 + 800915a: 9303 str r3, [sp, #12] + 800915c: 2301 movs r3, #1 + 800915e: 9302 str r3, [sp, #8] + 8009160: 2304 movs r3, #4 + 8009162: 9301 str r3, [sp, #4] + 8009164: 2300 movs r3, #0 + 8009166: 9300 str r3, [sp, #0] + 8009168: 2328 movs r3, #40 ; 0x28 + 800916a: 2201 movs r2, #1 + 800916c: 4909 ldr r1, [pc, #36] ; (8009194 <_Z23getFont_verdana_40_4bppv+0x90>) + 800916e: 480a ldr r0, [pc, #40] ; (8009198 <_Z23getFont_verdana_40_4bppv+0x94>) + 8009170: f7ff fe7a bl 8008e68 <_ZN8touchgfx13GeneratedFontC1EPKNS_9GlyphNodeEtthhhhhPKPKhPKNS_11KerningNodeEttPKtPKNS_24FontContextualFormsTableE> + 8009174: 4809 ldr r0, [pc, #36] ; (800919c <_Z23getFont_verdana_40_4bppv+0x98>) + 8009176: f013 fe0f bl 801cd98 + 800917a: 4803 ldr r0, [pc, #12] ; (8009188 <_Z23getFont_verdana_40_4bppv+0x84>) + 800917c: f013 fdcd bl 801cd1a <__cxa_guard_release> + return verdana_40_4bpp; + 8009180: 4b05 ldr r3, [pc, #20] ; (8009198 <_Z23getFont_verdana_40_4bppv+0x94>) +} + 8009182: 4618 mov r0, r3 + 8009184: 46bd mov sp, r7 + 8009186: bd80 pop {r7, pc} + 8009188: 240c0ed0 .word 0x240c0ed0 + 800918c: 08021fdc .word 0x08021fdc + 8009190: 08021fe8 .word 0x08021fe8 + 8009194: 08021fc4 .word 0x08021fc4 + 8009198: 240c0ea8 .word 0x240c0ea8 + 800919c: 080090f5 .word 0x080090f5 + +080091a0 <_ZnwjPv>: +#endif // __cpp_sized_deallocation +#endif // __cpp_aligned_new + +// Default placement versions of operator new. +_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT +{ return __p; } + 80091a0: b480 push {r7} + 80091a2: b083 sub sp, #12 + 80091a4: af00 add r7, sp, #0 + 80091a6: 6078 str r0, [r7, #4] + 80091a8: 6039 str r1, [r7, #0] + 80091aa: 683b ldr r3, [r7, #0] + 80091ac: 4618 mov r0, r3 + 80091ae: 370c adds r7, #12 + 80091b0: 46bd mov sp, r7 + 80091b2: f85d 7b04 ldr.w r7, [sp], #4 + 80091b6: 4770 bx lr + +080091b8 <_ZN8touchgfx15UIEventListener16handleClickEventERKNS_10ClickEventE>: + * This handler is invoked when a mouse click or display touch event has been detected + * by the system. + * + * @param event The event data. + */ + virtual void handleClickEvent(const ClickEvent& event) + 80091b8: b480 push {r7} + 80091ba: b083 sub sp, #12 + 80091bc: af00 add r7, sp, #0 + 80091be: 6078 str r0, [r7, #4] + 80091c0: 6039 str r1, [r7, #0] + { + } + 80091c2: bf00 nop + 80091c4: 370c adds r7, #12 + 80091c6: 46bd mov sp, r7 + 80091c8: f85d 7b04 ldr.w r7, [sp], #4 + 80091cc: 4770 bx lr + +080091ce <_ZN8touchgfx15UIEventListener15handleDragEventERKNS_9DragEventE>: + /** + * This handler is invoked when a drag event has been detected by the system. + * + * @param event The event data. + */ + virtual void handleDragEvent(const DragEvent& event) + 80091ce: b480 push {r7} + 80091d0: b083 sub sp, #12 + 80091d2: af00 add r7, sp, #0 + 80091d4: 6078 str r0, [r7, #4] + 80091d6: 6039 str r1, [r7, #0] + { + } + 80091d8: bf00 nop + 80091da: 370c adds r7, #12 + 80091dc: 46bd mov sp, r7 + 80091de: f85d 7b04 ldr.w r7, [sp], #4 + 80091e2: 4770 bx lr + +080091e4 <_ZN8touchgfx15UIEventListener18handleGestureEventERKNS_12GestureEventE>: + /** + * This handler is invoked when a gesture event has been detected by the system. + * + * @param event The event data. + */ + virtual void handleGestureEvent(const GestureEvent& event) + 80091e4: b480 push {r7} + 80091e6: b083 sub sp, #12 + 80091e8: af00 add r7, sp, #0 + 80091ea: 6078 str r0, [r7, #4] + 80091ec: 6039 str r1, [r7, #0] + { + } + 80091ee: bf00 nop + 80091f0: 370c adds r7, #12 + 80091f2: 46bd mov sp, r7 + 80091f4: f85d 7b04 ldr.w r7, [sp], #4 + 80091f8: 4770 bx lr + +080091fa <_ZN8touchgfx15UIEventListener14handleKeyEventEh>: + /** + * This handler is invoked when a key (or button) event has been detected by the system. + * + * @param c The key or button pressed. + */ + virtual void handleKeyEvent(uint8_t c) + 80091fa: b480 push {r7} + 80091fc: b083 sub sp, #12 + 80091fe: af00 add r7, sp, #0 + 8009200: 6078 str r0, [r7, #4] + 8009202: 460b mov r3, r1 + 8009204: 70fb strb r3, [r7, #3] + { + } + 8009206: bf00 nop + 8009208: 370c adds r7, #12 + 800920a: 46bd mov sp, r7 + 800920c: f85d 7b04 ldr.w r7, [sp], #4 + 8009210: 4770 bx lr + +08009212 <_ZN8touchgfx15UIEventListener15handleTickEventEv>: + + /** + * This handler is invoked when a system tick event has been generated. The system tick + * period is configured in the HAL. + */ + virtual void handleTickEvent() + 8009212: b480 push {r7} + 8009214: b083 sub sp, #12 + 8009216: af00 add r7, sp, #0 + 8009218: 6078 str r0, [r7, #4] + { + } + 800921a: bf00 nop + 800921c: 370c adds r7, #12 + 800921e: 46bd mov sp, r7 + 8009220: f85d 7b04 ldr.w r7, [sp], #4 + 8009224: 4770 bx lr + +08009226 <_ZN8touchgfx15UIEventListener29handlePendingScreenTransitionEv>: + + /** This handler is invoked when a change screen event is pending. */ + virtual void handlePendingScreenTransition() + 8009226: b480 push {r7} + 8009228: b083 sub sp, #12 + 800922a: af00 add r7, sp, #0 + 800922c: 6078 str r0, [r7, #4] + { + } + 800922e: bf00 nop + 8009230: 370c adds r7, #12 + 8009232: 46bd mov sp, r7 + 8009234: f85d 7b04 ldr.w r7, [sp], #4 + 8009238: 4770 bx lr + ... + +0800923c <_ZN8touchgfx15UIEventListenerD1Ev>: + + /** Finalizes an instance of the UIEventListener class. */ + virtual ~UIEventListener() + 800923c: b480 push {r7} + 800923e: b083 sub sp, #12 + 8009240: af00 add r7, sp, #0 + 8009242: 6078 str r0, [r7, #4] + { + 8009244: 4a04 ldr r2, [pc, #16] ; (8009258 <_ZN8touchgfx15UIEventListenerD1Ev+0x1c>) + 8009246: 687b ldr r3, [r7, #4] + 8009248: 601a str r2, [r3, #0] + } + 800924a: 687b ldr r3, [r7, #4] + 800924c: 4618 mov r0, r3 + 800924e: 370c adds r7, #12 + 8009250: 46bd mov sp, r7 + 8009252: f85d 7b04 ldr.w r7, [sp], #4 + 8009256: 4770 bx lr + 8009258: 0801ed94 .word 0x0801ed94 + +0800925c <_ZN8touchgfx15UIEventListenerD0Ev>: + virtual ~UIEventListener() + 800925c: b580 push {r7, lr} + 800925e: b082 sub sp, #8 + 8009260: af00 add r7, sp, #0 + 8009262: 6078 str r0, [r7, #4] + } + 8009264: 6878 ldr r0, [r7, #4] + 8009266: f7ff ffe9 bl 800923c <_ZN8touchgfx15UIEventListenerD1Ev> + 800926a: 2104 movs r1, #4 + 800926c: 6878 ldr r0, [r7, #4] + 800926e: f013 fd46 bl 801ccfe <_ZdlPvj> + 8009272: 687b ldr r3, [r7, #4] + 8009274: 4618 mov r0, r3 + 8009276: 3708 adds r7, #8 + 8009278: 46bd mov sp, r7 + 800927a: bd80 pop {r7, pc} + +0800927c <_ZN8touchgfx11Application19changeToStartScreenEv>: + * @note The application will not make a complete restart - if + * your Model contains data, this will not be reset, unless + * this is explicitly done in your + * FrontendApplication::changeToStartScreen(). + */ + virtual void changeToStartScreen() + 800927c: b480 push {r7} + 800927e: b083 sub sp, #12 + 8009280: af00 add r7, sp, #0 + 8009282: 6078 str r0, [r7, #4] + { + } + 8009284: bf00 nop + 8009286: 370c adds r7, #12 + 8009288: 46bd mov sp, r7 + 800928a: f85d 7b04 ldr.w r7, [sp], #4 + 800928e: 4770 bx lr + +08009290 <_ZN8touchgfx11Application15appSwitchScreenEh>: + * means to switch screen from places that does not have access to a pointer to the new + * screen. Base implementation is empty. + * + * @param screenId An id that maps to the desired screen. + */ + virtual void appSwitchScreen(uint8_t screenId) + 8009290: b480 push {r7} + 8009292: b083 sub sp, #12 + 8009294: af00 add r7, sp, #0 + 8009296: 6078 str r0, [r7, #4] + 8009298: 460b mov r3, r1 + 800929a: 70fb strb r3, [r7, #3] + { + } + 800929c: bf00 nop + 800929e: 370c adds r7, #12 + 80092a0: 46bd mov sp, r7 + 80092a2: f85d 7b04 ldr.w r7, [sp], #4 + 80092a6: 4770 bx lr + +080092a8 <_ZN8touchgfx11Application13requestRedrawERNS_4RectE>: + /** + * An application specific function for requesting redraw of given Rect. + * + * @param [in,out] rect The Rect that must be redrawn. + */ + virtual void requestRedraw(Rect& rect) + 80092a8: b480 push {r7} + 80092aa: b083 sub sp, #12 + 80092ac: af00 add r7, sp, #0 + 80092ae: 6078 str r0, [r7, #4] + 80092b0: 6039 str r1, [r7, #0] + { + redraw = rect; + 80092b2: 687b ldr r3, [r7, #4] + 80092b4: 683a ldr r2, [r7, #0] + 80092b6: f503 7396 add.w r3, r3, #300 ; 0x12c + 80092ba: 6810 ldr r0, [r2, #0] + 80092bc: 6851 ldr r1, [r2, #4] + 80092be: c303 stmia r3!, {r0, r1} + } + 80092c0: bf00 nop + 80092c2: 370c adds r7, #12 + 80092c4: 46bd mov sp, r7 + 80092c6: f85d 7b04 ldr.w r7, [sp], #4 + 80092ca: 4770 bx lr + +080092cc <_ZN8touchgfx15GenericCallbackIvvvED1Ev>: +template <> +class GenericCallback +{ +public: + /** Finalizes an instance of the GenericCallback class. */ + virtual ~GenericCallback() + 80092cc: b480 push {r7} + 80092ce: b083 sub sp, #12 + 80092d0: af00 add r7, sp, #0 + 80092d2: 6078 str r0, [r7, #4] + { + 80092d4: 4a04 ldr r2, [pc, #16] ; (80092e8 <_ZN8touchgfx15GenericCallbackIvvvED1Ev+0x1c>) + 80092d6: 687b ldr r3, [r7, #4] + 80092d8: 601a str r2, [r3, #0] + } + 80092da: 687b ldr r3, [r7, #4] + 80092dc: 4618 mov r0, r3 + 80092de: 370c adds r7, #12 + 80092e0: 46bd mov sp, r7 + 80092e2: f85d 7b04 ldr.w r7, [sp], #4 + 80092e6: 4770 bx lr + 80092e8: 0801ed7c .word 0x0801ed7c + +080092ec <_ZN8touchgfx15GenericCallbackIvvvED0Ev>: + virtual ~GenericCallback() + 80092ec: b580 push {r7, lr} + 80092ee: b082 sub sp, #8 + 80092f0: af00 add r7, sp, #0 + 80092f2: 6078 str r0, [r7, #4] + } + 80092f4: 6878 ldr r0, [r7, #4] + 80092f6: f7ff ffe9 bl 80092cc <_ZN8touchgfx15GenericCallbackIvvvED1Ev> + 80092fa: 2104 movs r1, #4 + 80092fc: 6878 ldr r0, [r7, #4] + 80092fe: f013 fcfe bl 801ccfe <_ZdlPvj> + 8009302: 687b ldr r3, [r7, #4] + 8009304: 4618 mov r0, r3 + 8009306: 3708 adds r7, #8 + 8009308: 46bd mov sp, r7 + 800930a: bd80 pop {r7, pc} + +0800930c <_ZN8touchgfx3HAL11getInstanceEv>: + /** + * Gets the HAL instance. + * + * @return The HAL instance. + */ + static HAL* getInstance() + 800930c: b480 push {r7} + 800930e: af00 add r7, sp, #0 + { + return instance; + 8009310: 4b03 ldr r3, [pc, #12] ; (8009320 <_ZN8touchgfx3HAL11getInstanceEv+0x14>) + 8009312: 681b ldr r3, [r3, #0] + } + 8009314: 4618 mov r0, r3 + 8009316: 46bd mov sp, r7 + 8009318: f85d 7b04 ldr.w r7, [sp], #4 + 800931c: 4770 bx lr + 800931e: bf00 nop + 8009320: 240c3d44 .word 0x240c3d44 + +08009324 <_ZN8touchgfx3HAL3lcdEv>: + /** + * Gets a reference to the LCD. + * + * @return A reference to the LCD. + */ + static LCD& lcd() + 8009324: b480 push {r7} + 8009326: af00 add r7, sp, #0 + { + if (instance->useAuxiliaryLCD && instance->auxiliaryLCD) + 8009328: 4b0b ldr r3, [pc, #44] ; (8009358 <_ZN8touchgfx3HAL3lcdEv+0x34>) + 800932a: 681b ldr r3, [r3, #0] + 800932c: f893 3076 ldrb.w r3, [r3, #118] ; 0x76 + 8009330: 2b00 cmp r3, #0 + 8009332: d008 beq.n 8009346 <_ZN8touchgfx3HAL3lcdEv+0x22> + 8009334: 4b08 ldr r3, [pc, #32] ; (8009358 <_ZN8touchgfx3HAL3lcdEv+0x34>) + 8009336: 681b ldr r3, [r3, #0] + 8009338: 6cdb ldr r3, [r3, #76] ; 0x4c + 800933a: 2b00 cmp r3, #0 + 800933c: d003 beq.n 8009346 <_ZN8touchgfx3HAL3lcdEv+0x22> + { + return *instance->auxiliaryLCD; + 800933e: 4b06 ldr r3, [pc, #24] ; (8009358 <_ZN8touchgfx3HAL3lcdEv+0x34>) + 8009340: 681b ldr r3, [r3, #0] + 8009342: 6cdb ldr r3, [r3, #76] ; 0x4c + 8009344: e002 b.n 800934c <_ZN8touchgfx3HAL3lcdEv+0x28> + } + return instance->lcdRef; + 8009346: 4b04 ldr r3, [pc, #16] ; (8009358 <_ZN8touchgfx3HAL3lcdEv+0x34>) + 8009348: 681b ldr r3, [r3, #0] + 800934a: 689b ldr r3, [r3, #8] + } + 800934c: 4618 mov r0, r3 + 800934e: 46bd mov sp, r7 + 8009350: f85d 7b04 ldr.w r7, [sp], #4 + 8009354: 4770 bx lr + 8009356: bf00 nop + 8009358: 240c3d44 .word 0x240c3d44 + +0800935c <_ZN8touchgfx10TransitionC1Ev>: + */ +class Transition +{ +public: + /** Initializes a new instance of the Transition class. */ + Transition() + 800935c: b480 push {r7} + 800935e: b083 sub sp, #12 + 8009360: af00 add r7, sp, #0 + 8009362: 6078 str r0, [r7, #4] + : screenContainer(0), done(false) + 8009364: 4a07 ldr r2, [pc, #28] ; (8009384 <_ZN8touchgfx10TransitionC1Ev+0x28>) + 8009366: 687b ldr r3, [r7, #4] + 8009368: 601a str r2, [r3, #0] + 800936a: 687b ldr r3, [r7, #4] + 800936c: 2200 movs r2, #0 + 800936e: 605a str r2, [r3, #4] + 8009370: 687b ldr r3, [r7, #4] + 8009372: 2200 movs r2, #0 + 8009374: 721a strb r2, [r3, #8] + { + } + 8009376: 687b ldr r3, [r7, #4] + 8009378: 4618 mov r0, r3 + 800937a: 370c adds r7, #12 + 800937c: 46bd mov sp, r7 + 800937e: f85d 7b04 ldr.w r7, [sp], #4 + 8009382: 4770 bx lr + 8009384: 0801ed58 .word 0x0801ed58 + +08009388 <_ZN8touchgfx10TransitionD1Ev>: + + /** Finalizes an instance of the Transition class. */ + virtual ~Transition() + 8009388: b480 push {r7} + 800938a: b083 sub sp, #12 + 800938c: af00 add r7, sp, #0 + 800938e: 6078 str r0, [r7, #4] + { + 8009390: 4a04 ldr r2, [pc, #16] ; (80093a4 <_ZN8touchgfx10TransitionD1Ev+0x1c>) + 8009392: 687b ldr r3, [r7, #4] + 8009394: 601a str r2, [r3, #0] + } + 8009396: 687b ldr r3, [r7, #4] + 8009398: 4618 mov r0, r3 + 800939a: 370c adds r7, #12 + 800939c: 46bd mov sp, r7 + 800939e: f85d 7b04 ldr.w r7, [sp], #4 + 80093a2: 4770 bx lr + 80093a4: 0801ed58 .word 0x0801ed58 + +080093a8 <_ZN8touchgfx10TransitionD0Ev>: + virtual ~Transition() + 80093a8: b580 push {r7, lr} + 80093aa: b082 sub sp, #8 + 80093ac: af00 add r7, sp, #0 + 80093ae: 6078 str r0, [r7, #4] + } + 80093b0: 6878 ldr r0, [r7, #4] + 80093b2: f7ff ffe9 bl 8009388 <_ZN8touchgfx10TransitionD1Ev> + 80093b6: 210c movs r1, #12 + 80093b8: 6878 ldr r0, [r7, #4] + 80093ba: f013 fca0 bl 801ccfe <_ZdlPvj> + 80093be: 687b ldr r3, [r7, #4] + 80093c0: 4618 mov r0, r3 + 80093c2: 3708 adds r7, #8 + 80093c4: 46bd mov sp, r7 + 80093c6: bd80 pop {r7, pc} + +080093c8 <_ZN8touchgfx10Transition15handleTickEventEv>: + + /** Called for every tick when transitioning. */ + virtual void handleTickEvent() + 80093c8: b480 push {r7} + 80093ca: b083 sub sp, #12 + 80093cc: af00 add r7, sp, #0 + 80093ce: 6078 str r0, [r7, #4] + { + } + 80093d0: bf00 nop + 80093d2: 370c adds r7, #12 + 80093d4: 46bd mov sp, r7 + 80093d6: f85d 7b04 ldr.w r7, [sp], #4 + 80093da: 4770 bx lr + +080093dc <_ZN8touchgfx10Transition8tearDownEv>: + + /** + * Tears down the Animation. Called before the destructor is called, when the + * application changes the transition. + */ + virtual void tearDown() + 80093dc: b480 push {r7} + 80093de: b083 sub sp, #12 + 80093e0: af00 add r7, sp, #0 + 80093e2: 6078 str r0, [r7, #4] + { + } + 80093e4: bf00 nop + 80093e6: 370c adds r7, #12 + 80093e8: 46bd mov sp, r7 + 80093ea: f85d 7b04 ldr.w r7, [sp], #4 + 80093ee: 4770 bx lr + +080093f0 <_ZN8touchgfx10Transition4initEv>: + + /** + * Initializes the transition. Called after the constructor is called, when the + * application changes the transition. + */ + virtual void init() + 80093f0: b480 push {r7} + 80093f2: b083 sub sp, #12 + 80093f4: af00 add r7, sp, #0 + 80093f6: 6078 str r0, [r7, #4] + { + } + 80093f8: bf00 nop + 80093fa: 370c adds r7, #12 + 80093fc: 46bd mov sp, r7 + 80093fe: f85d 7b04 ldr.w r7, [sp], #4 + 8009402: 4770 bx lr + +08009404 <_ZN8touchgfx10Transition10invalidateEv>: + /** + * Invalidates the screen when starting the Transition. Default is + * to invalidate the whole screen. Subclasses can do partial + * invalidation. + */ + virtual void invalidate() + 8009404: b580 push {r7, lr} + 8009406: b082 sub sp, #8 + 8009408: af00 add r7, sp, #0 + 800940a: 6078 str r0, [r7, #4] + { + Application::getInstance()->invalidate(); + 800940c: f007 f828 bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 8009410: 4603 mov r3, r0 + 8009412: 4618 mov r0, r3 + 8009414: f007 fbec bl 8010bf0 <_ZN8touchgfx11Application10invalidateEv> + } + 8009418: bf00 nop + 800941a: 3708 adds r7, #8 + 800941c: 46bd mov sp, r7 + 800941e: bd80 pop {r7, pc} + +08009420 <_ZN8touchgfx10Transition18setScreenContainerERNS_9ContainerE>: + * Sets the Screen Container. Is used by Screen to enable the transition to access the + * Container. + * + * @param [in] cont The Container the transition should have access to. + */ + virtual void setScreenContainer(Container& cont) + 8009420: b480 push {r7} + 8009422: b083 sub sp, #12 + 8009424: af00 add r7, sp, #0 + 8009426: 6078 str r0, [r7, #4] + 8009428: 6039 str r1, [r7, #0] + { + screenContainer = &cont; + 800942a: 687b ldr r3, [r7, #4] + 800942c: 683a ldr r2, [r7, #0] + 800942e: 605a str r2, [r3, #4] + } + 8009430: bf00 nop + 8009432: 370c adds r7, #12 + 8009434: 46bd mov sp, r7 + 8009436: f85d 7b04 ldr.w r7, [sp], #4 + 800943a: 4770 bx lr + +0800943c <_ZN8touchgfx11ApplicationD1Ev>: +class Application : public UIEventListener + 800943c: b580 push {r7, lr} + 800943e: b082 sub sp, #8 + 8009440: af00 add r7, sp, #0 + 8009442: 6078 str r0, [r7, #4] + 8009444: 4a05 ldr r2, [pc, #20] ; (800945c <_ZN8touchgfx11ApplicationD1Ev+0x20>) + 8009446: 687b ldr r3, [r7, #4] + 8009448: 601a str r2, [r3, #0] + 800944a: 687b ldr r3, [r7, #4] + 800944c: 4618 mov r0, r3 + 800944e: f7ff fef5 bl 800923c <_ZN8touchgfx15UIEventListenerD1Ev> + 8009452: 687b ldr r3, [r7, #4] + 8009454: 4618 mov r0, r3 + 8009456: 3708 adds r7, #8 + 8009458: 46bd mov sp, r7 + 800945a: bd80 pop {r7, pc} + 800945c: 08020530 .word 0x08020530 + +08009460 <_ZN8touchgfx11ApplicationD0Ev>: + 8009460: b580 push {r7, lr} + 8009462: b082 sub sp, #8 + 8009464: af00 add r7, sp, #0 + 8009466: 6078 str r0, [r7, #4] + 8009468: 6878 ldr r0, [r7, #4] + 800946a: f7ff ffe7 bl 800943c <_ZN8touchgfx11ApplicationD1Ev> + 800946e: f44f 719c mov.w r1, #312 ; 0x138 + 8009472: 6878 ldr r0, [r7, #4] + 8009474: f013 fc43 bl 801ccfe <_ZdlPvj> + 8009478: 687b ldr r3, [r7, #4] + 800947a: 4618 mov r0, r3 + 800947c: 3708 adds r7, #8 + 800947e: 46bd mov sp, r7 + 8009480: bd80 pop {r7, pc} + ... + +08009484 <_ZN8touchgfx14MVPApplicationC1Ev>: + */ +class MVPApplication : public Application +{ +public: + /** Initializes a new instance of the MVPApplication class. */ + MVPApplication() + 8009484: b580 push {r7, lr} + 8009486: b082 sub sp, #8 + 8009488: af00 add r7, sp, #0 + 800948a: 6078 str r0, [r7, #4] + : currentPresenter(0), + pendingScreenTransitionCallback(0) + 800948c: 687b ldr r3, [r7, #4] + 800948e: 4618 mov r0, r3 + 8009490: f007 f808 bl 80104a4 <_ZN8touchgfx11ApplicationC1Ev> + 8009494: 4a09 ldr r2, [pc, #36] ; (80094bc <_ZN8touchgfx14MVPApplicationC1Ev+0x38>) + 8009496: 687b ldr r3, [r7, #4] + 8009498: 601a str r2, [r3, #0] + 800949a: 687b ldr r3, [r7, #4] + 800949c: 2200 movs r2, #0 + 800949e: f8c3 2138 str.w r2, [r3, #312] ; 0x138 + 80094a2: 687b ldr r3, [r7, #4] + 80094a4: 2200 movs r2, #0 + 80094a6: f8c3 213c str.w r2, [r3, #316] ; 0x13c + { + instance = this; + 80094aa: 687b ldr r3, [r7, #4] + 80094ac: 4a04 ldr r2, [pc, #16] ; (80094c0 <_ZN8touchgfx14MVPApplicationC1Ev+0x3c>) + 80094ae: 6013 str r3, [r2, #0] + } + 80094b0: 687b ldr r3, [r7, #4] + 80094b2: 4618 mov r0, r3 + 80094b4: 3708 adds r7, #8 + 80094b6: 46bd mov sp, r7 + 80094b8: bd80 pop {r7, pc} + 80094ba: bf00 nop + 80094bc: 0801ed0c .word 0x0801ed0c + 80094c0: 240c3db0 .word 0x240c3db0 + +080094c4 <_ZN8touchgfx14MVPApplication29handlePendingScreenTransitionEv>: + /** + * Handles the pending screen transition. + * + * Delegates the work to evaluatePendingScreenTransition() + */ + virtual void handlePendingScreenTransition() + 80094c4: b580 push {r7, lr} + 80094c6: b082 sub sp, #8 + 80094c8: af00 add r7, sp, #0 + 80094ca: 6078 str r0, [r7, #4] + { + evaluatePendingScreenTransition(); + 80094cc: 6878 ldr r0, [r7, #4] + 80094ce: f000 f804 bl 80094da <_ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv> + } + 80094d2: bf00 nop + 80094d4: 3708 adds r7, #8 + 80094d6: 46bd mov sp, r7 + 80094d8: bd80 pop {r7, pc} + +080094da <_ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv>: + + /** + * Evaluates the pending Callback instances. If a callback is valid, it is executed and + * a Screen transition is executed. + */ + void evaluatePendingScreenTransition() + 80094da: b580 push {r7, lr} + 80094dc: b082 sub sp, #8 + 80094de: af00 add r7, sp, #0 + 80094e0: 6078 str r0, [r7, #4] + { + if (pendingScreenTransitionCallback && pendingScreenTransitionCallback->isValid()) + 80094e2: 687b ldr r3, [r7, #4] + 80094e4: f8d3 313c ldr.w r3, [r3, #316] ; 0x13c + 80094e8: 2b00 cmp r3, #0 + 80094ea: d00f beq.n 800950c <_ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv+0x32> + 80094ec: 687b ldr r3, [r7, #4] + 80094ee: f8d3 213c ldr.w r2, [r3, #316] ; 0x13c + 80094f2: 687b ldr r3, [r7, #4] + 80094f4: f8d3 313c ldr.w r3, [r3, #316] ; 0x13c + 80094f8: 681b ldr r3, [r3, #0] + 80094fa: 330c adds r3, #12 + 80094fc: 681b ldr r3, [r3, #0] + 80094fe: 4610 mov r0, r2 + 8009500: 4798 blx r3 + 8009502: 4603 mov r3, r0 + 8009504: 2b00 cmp r3, #0 + 8009506: d001 beq.n 800950c <_ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv+0x32> + 8009508: 2301 movs r3, #1 + 800950a: e000 b.n 800950e <_ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv+0x34> + 800950c: 2300 movs r3, #0 + 800950e: 2b00 cmp r3, #0 + 8009510: d00e beq.n 8009530 <_ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv+0x56> + { + pendingScreenTransitionCallback->execute(); + 8009512: 687b ldr r3, [r7, #4] + 8009514: f8d3 213c ldr.w r2, [r3, #316] ; 0x13c + 8009518: 687b ldr r3, [r7, #4] + 800951a: f8d3 313c ldr.w r3, [r3, #316] ; 0x13c + 800951e: 681b ldr r3, [r3, #0] + 8009520: 3308 adds r3, #8 + 8009522: 681b ldr r3, [r3, #0] + 8009524: 4610 mov r0, r2 + 8009526: 4798 blx r3 + pendingScreenTransitionCallback = 0; + 8009528: 687b ldr r3, [r7, #4] + 800952a: 2200 movs r2, #0 + 800952c: f8c3 213c str.w r2, [r3, #316] ; 0x13c + } + } + 8009530: bf00 nop + 8009532: 3708 adds r7, #8 + 8009534: 46bd mov sp, r7 + 8009536: bd80 pop {r7, pc} + +08009538 <_ZN5Model4bindEP13ModelListener>: +class Model +{ +public: + Model(); + + void bind(ModelListener* listener) + 8009538: b480 push {r7} + 800953a: b083 sub sp, #12 + 800953c: af00 add r7, sp, #0 + 800953e: 6078 str r0, [r7, #4] + 8009540: 6039 str r1, [r7, #0] + { + modelListener = listener; + 8009542: 687b ldr r3, [r7, #4] + 8009544: 683a ldr r2, [r7, #0] + 8009546: 601a str r2, [r3, #0] + } + 8009548: bf00 nop + 800954a: 370c adds r7, #12 + 800954c: 46bd mov sp, r7 + 800954e: f85d 7b04 ldr.w r7, [sp], #4 + 8009552: 4770 bx lr + +08009554 <_ZN8touchgfx14MVPApplicationD1Ev>: +class MVPApplication : public Application + 8009554: b580 push {r7, lr} + 8009556: b082 sub sp, #8 + 8009558: af00 add r7, sp, #0 + 800955a: 6078 str r0, [r7, #4] + 800955c: 4a05 ldr r2, [pc, #20] ; (8009574 <_ZN8touchgfx14MVPApplicationD1Ev+0x20>) + 800955e: 687b ldr r3, [r7, #4] + 8009560: 601a str r2, [r3, #0] + 8009562: 687b ldr r3, [r7, #4] + 8009564: 4618 mov r0, r3 + 8009566: f7ff ff69 bl 800943c <_ZN8touchgfx11ApplicationD1Ev> + 800956a: 687b ldr r3, [r7, #4] + 800956c: 4618 mov r0, r3 + 800956e: 3708 adds r7, #8 + 8009570: 46bd mov sp, r7 + 8009572: bd80 pop {r7, pc} + 8009574: 0801ed0c .word 0x0801ed0c + +08009578 <_ZN8touchgfx14MVPApplicationD0Ev>: + 8009578: b580 push {r7, lr} + 800957a: b082 sub sp, #8 + 800957c: af00 add r7, sp, #0 + 800957e: 6078 str r0, [r7, #4] + 8009580: 6878 ldr r0, [r7, #4] + 8009582: f7ff ffe7 bl 8009554 <_ZN8touchgfx14MVPApplicationD1Ev> + 8009586: f44f 71a0 mov.w r1, #320 ; 0x140 + 800958a: 6878 ldr r0, [r7, #4] + 800958c: f013 fbb7 bl 801ccfe <_ZdlPvj> + 8009590: 687b ldr r3, [r7, #4] + 8009592: 4618 mov r0, r3 + 8009594: 3708 adds r7, #8 + 8009596: 46bd mov sp, r7 + 8009598: bd80 pop {r7, pc} + ... + +0800959c <_ZN23FrontendApplicationBaseD1Ev>: + +class FrontendApplicationBase : public touchgfx::MVPApplication +{ +public: + FrontendApplicationBase(Model& m, FrontendHeap& heap); + virtual ~FrontendApplicationBase() { } + 800959c: b580 push {r7, lr} + 800959e: b082 sub sp, #8 + 80095a0: af00 add r7, sp, #0 + 80095a2: 6078 str r0, [r7, #4] + 80095a4: 4a08 ldr r2, [pc, #32] ; (80095c8 <_ZN23FrontendApplicationBaseD1Ev+0x2c>) + 80095a6: 687b ldr r3, [r7, #4] + 80095a8: 601a str r2, [r3, #0] + 80095aa: 687b ldr r3, [r7, #4] + 80095ac: f503 73a0 add.w r3, r3, #320 ; 0x140 + 80095b0: 4618 mov r0, r3 + 80095b2: f000 fac9 bl 8009b48 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED1Ev> + 80095b6: 687b ldr r3, [r7, #4] + 80095b8: 4618 mov r0, r3 + 80095ba: f7ff ffcb bl 8009554 <_ZN8touchgfx14MVPApplicationD1Ev> + 80095be: 687b ldr r3, [r7, #4] + 80095c0: 4618 mov r0, r3 + 80095c2: 3708 adds r7, #8 + 80095c4: 46bd mov sp, r7 + 80095c6: bd80 pop {r7, pc} + 80095c8: 0801eca8 .word 0x0801eca8 + +080095cc <_ZN23FrontendApplicationBaseD0Ev>: + 80095cc: b580 push {r7, lr} + 80095ce: b082 sub sp, #8 + 80095d0: af00 add r7, sp, #0 + 80095d2: 6078 str r0, [r7, #4] + 80095d4: 6878 ldr r0, [r7, #4] + 80095d6: f7ff ffe1 bl 800959c <_ZN23FrontendApplicationBaseD1Ev> + 80095da: f44f 71ac mov.w r1, #344 ; 0x158 + 80095de: 6878 ldr r0, [r7, #4] + 80095e0: f013 fb8d bl 801ccfe <_ZdlPvj> + 80095e4: 687b ldr r3, [r7, #4] + 80095e6: 4618 mov r0, r3 + 80095e8: 3708 adds r7, #8 + 80095ea: 46bd mov sp, r7 + 80095ec: bd80 pop {r7, pc} + +080095ee <_ZN23FrontendApplicationBase19changeToStartScreenEv>: + + virtual void changeToStartScreen() + 80095ee: b580 push {r7, lr} + 80095f0: b082 sub sp, #8 + 80095f2: af00 add r7, sp, #0 + 80095f4: 6078 str r0, [r7, #4] + { + gotoScreen1ScreenNoTransition(); + 80095f6: 6878 ldr r0, [r7, #4] + 80095f8: f000 f87a bl 80096f0 <_ZN23FrontendApplicationBase29gotoScreen1ScreenNoTransitionEv> + } + 80095fc: bf00 nop + 80095fe: 3708 adds r7, #8 + 8009600: 46bd mov sp, r7 + 8009602: bd80 pop {r7, pc} + +08009604 <_ZN8touchgfx12NoTransition15handleTickEventEv>: + */ +class NoTransition : public Transition +{ +public: + /** Indicates that the transition is done after the first tick. */ + virtual void handleTickEvent() + 8009604: b480 push {r7} + 8009606: b083 sub sp, #12 + 8009608: af00 add r7, sp, #0 + 800960a: 6078 str r0, [r7, #4] + { + done = true; + 800960c: 687b ldr r3, [r7, #4] + 800960e: 2201 movs r2, #1 + 8009610: 721a strb r2, [r3, #8] + } + 8009612: bf00 nop + 8009614: 370c adds r7, #12 + 8009616: 46bd mov sp, r7 + 8009618: f85d 7b04 ldr.w r7, [sp], #4 + 800961c: 4770 bx lr + +0800961e <_ZN13ModelListener4bindEP5Model>: +public: + ModelListener() : model(0) {} + + virtual ~ModelListener() {} + + void bind(Model* m) + 800961e: b480 push {r7} + 8009620: b083 sub sp, #12 + 8009622: af00 add r7, sp, #0 + 8009624: 6078 str r0, [r7, #4] + 8009626: 6039 str r1, [r7, #0] + { + model = m; + 8009628: 687b ldr r3, [r7, #4] + 800962a: 683a ldr r2, [r7, #0] + 800962c: 605a str r2, [r3, #4] + } + 800962e: bf00 nop + 8009630: 370c adds r7, #12 + 8009632: 46bd mov sp, r7 + 8009634: f85d 7b04 ldr.w r7, [sp], #4 + 8009638: 4770 bx lr + ... + +0800963c <_ZN23FrontendApplicationBaseC1ER5ModelR12FrontendHeap>: +#include +#include + +using namespace touchgfx; + +FrontendApplicationBase::FrontendApplicationBase(Model& m, FrontendHeap& heap) + 800963c: b580 push {r7, lr} + 800963e: b084 sub sp, #16 + 8009640: af00 add r7, sp, #0 + 8009642: 60f8 str r0, [r7, #12] + 8009644: 60b9 str r1, [r7, #8] + 8009646: 607a str r2, [r7, #4] + : touchgfx::MVPApplication(), + transitionCallback(), + frontendHeap(heap), + model(m) + 8009648: 68fb ldr r3, [r7, #12] + 800964a: 4618 mov r0, r3 + 800964c: f7ff ff1a bl 8009484 <_ZN8touchgfx14MVPApplicationC1Ev> + 8009650: 4a12 ldr r2, [pc, #72] ; (800969c <_ZN23FrontendApplicationBaseC1ER5ModelR12FrontendHeap+0x60>) + 8009652: 68fb ldr r3, [r7, #12] + 8009654: 601a str r2, [r3, #0] + 8009656: 68fb ldr r3, [r7, #12] + 8009658: f503 73a0 add.w r3, r3, #320 ; 0x140 + 800965c: 4618 mov r0, r3 + 800965e: f000 f89d bl 800979c <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC1Ev> + 8009662: 68fb ldr r3, [r7, #12] + 8009664: 687a ldr r2, [r7, #4] + 8009666: f8c3 2150 str.w r2, [r3, #336] ; 0x150 + 800966a: 68fb ldr r3, [r7, #12] + 800966c: 68ba ldr r2, [r7, #8] + 800966e: f8c3 2154 str.w r2, [r3, #340] ; 0x154 +{ + touchgfx::HAL::getInstance()->setDisplayOrientation(touchgfx::ORIENTATION_LANDSCAPE); + 8009672: f7ff fe4b bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 8009676: 4603 mov r3, r0 + 8009678: 681a ldr r2, [r3, #0] + 800967a: 3208 adds r2, #8 + 800967c: 6812 ldr r2, [r2, #0] + 800967e: 2100 movs r1, #0 + 8009680: 4618 mov r0, r3 + 8009682: 4790 blx r2 + reinterpret_cast(touchgfx::HAL::lcd()).enableTextureMapperAll(); + 8009684: f7ff fe4e bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 8009688: 4603 mov r3, r0 + 800968a: 4618 mov r0, r3 + 800968c: f00c ff73 bl 8016576 <_ZN8touchgfx8LCD24bpp22enableTextureMapperAllEv> +} + 8009690: 68fb ldr r3, [r7, #12] + 8009692: 4618 mov r0, r3 + 8009694: 3710 adds r7, #16 + 8009696: 46bd mov sp, r7 + 8009698: bd80 pop {r7, pc} + 800969a: bf00 nop + 800969c: 0801eca8 .word 0x0801eca8 + +080096a0 <_ZN8touchgfx15GenericCallbackIvvvEaSERKS1_>: +class GenericCallback + 80096a0: b480 push {r7} + 80096a2: b083 sub sp, #12 + 80096a4: af00 add r7, sp, #0 + 80096a6: 6078 str r0, [r7, #4] + 80096a8: 6039 str r1, [r7, #0] + 80096aa: 687b ldr r3, [r7, #4] + 80096ac: 4618 mov r0, r3 + 80096ae: 370c adds r7, #12 + 80096b0: 46bd mov sp, r7 + 80096b2: f85d 7b04 ldr.w r7, [sp], #4 + 80096b6: 4770 bx lr + +080096b8 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEaSEOS2_>: + * + * @note The member function to call must return void. The function can have zero, one, two or + * three arguments of any type. + */ +template +struct Callback : public GenericCallback<> + 80096b8: b580 push {r7, lr} + 80096ba: b082 sub sp, #8 + 80096bc: af00 add r7, sp, #0 + 80096be: 6078 str r0, [r7, #4] + 80096c0: 6039 str r1, [r7, #0] + 80096c2: 687b ldr r3, [r7, #4] + 80096c4: 683a ldr r2, [r7, #0] + 80096c6: 4611 mov r1, r2 + 80096c8: 4618 mov r0, r3 + 80096ca: f7ff ffe9 bl 80096a0 <_ZN8touchgfx15GenericCallbackIvvvEaSERKS1_> + 80096ce: 683b ldr r3, [r7, #0] + 80096d0: 685a ldr r2, [r3, #4] + 80096d2: 687b ldr r3, [r7, #4] + 80096d4: 605a str r2, [r3, #4] + 80096d6: 687b ldr r3, [r7, #4] + 80096d8: 683a ldr r2, [r7, #0] + 80096da: 3308 adds r3, #8 + 80096dc: 3208 adds r2, #8 + 80096de: e892 0003 ldmia.w r2, {r0, r1} + 80096e2: e883 0003 stmia.w r3, {r0, r1} + 80096e6: 687b ldr r3, [r7, #4] + 80096e8: 4618 mov r0, r3 + 80096ea: 3708 adds r7, #8 + 80096ec: 46bd mov sp, r7 + 80096ee: bd80 pop {r7, pc} + +080096f0 <_ZN23FrontendApplicationBase29gotoScreen1ScreenNoTransitionEv>: + */ + +// Screen1 + +void FrontendApplicationBase::gotoScreen1ScreenNoTransition() +{ + 80096f0: b590 push {r4, r7, lr} + 80096f2: b089 sub sp, #36 ; 0x24 + 80096f4: af00 add r7, sp, #0 + 80096f6: 6078 str r0, [r7, #4] + transitionCallback = touchgfx::Callback(this, &FrontendApplication::gotoScreen1ScreenNoTransitionImpl); + 80096f8: 687b ldr r3, [r7, #4] + 80096fa: f503 74a0 add.w r4, r3, #320 ; 0x140 + 80096fe: 4b10 ldr r3, [pc, #64] ; (8009740 <_ZN23FrontendApplicationBase29gotoScreen1ScreenNoTransitionEv+0x50>) + 8009700: 61bb str r3, [r7, #24] + 8009702: 2300 movs r3, #0 + 8009704: 61fb str r3, [r7, #28] + 8009706: f107 0008 add.w r0, r7, #8 + 800970a: f107 0318 add.w r3, r7, #24 + 800970e: cb0c ldmia r3, {r2, r3} + 8009710: 6879 ldr r1, [r7, #4] + 8009712: f000 f85f bl 80097d4 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC1EPS1_MS1_FvvE> + 8009716: f107 0308 add.w r3, r7, #8 + 800971a: 4619 mov r1, r3 + 800971c: 4620 mov r0, r4 + 800971e: f7ff ffcb bl 80096b8 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEaSEOS2_> + 8009722: f107 0308 add.w r3, r7, #8 + 8009726: 4618 mov r0, r3 + 8009728: f000 fa0e bl 8009b48 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED1Ev> + pendingScreenTransitionCallback = &transitionCallback; + 800972c: 687b ldr r3, [r7, #4] + 800972e: f503 72a0 add.w r2, r3, #320 ; 0x140 + 8009732: 687b ldr r3, [r7, #4] + 8009734: f8c3 213c str.w r2, [r3, #316] ; 0x13c +} + 8009738: bf00 nop + 800973a: 3724 adds r7, #36 ; 0x24 + 800973c: 46bd mov sp, r7 + 800973e: bd90 pop {r4, r7, pc} + 8009740: 08009745 .word 0x08009745 + +08009744 <_ZN23FrontendApplicationBase33gotoScreen1ScreenNoTransitionImplEv>: + +void FrontendApplicationBase::gotoScreen1ScreenNoTransitionImpl() +{ + 8009744: b580 push {r7, lr} + 8009746: b084 sub sp, #16 + 8009748: af02 add r7, sp, #8 + 800974a: 6078 str r0, [r7, #4] + touchgfx::makeTransition(¤tScreen, ¤tPresenter, frontendHeap, ¤tTransition, &model); + 800974c: 687b ldr r3, [r7, #4] + 800974e: f503 719c add.w r1, r3, #312 ; 0x138 + 8009752: 687b ldr r3, [r7, #4] + 8009754: f8d3 3150 ldr.w r3, [r3, #336] ; 0x150 + 8009758: 461a mov r2, r3 + 800975a: 687b ldr r3, [r7, #4] + 800975c: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 8009760: 9300 str r3, [sp, #0] + 8009762: 4b04 ldr r3, [pc, #16] ; (8009774 <_ZN23FrontendApplicationBase33gotoScreen1ScreenNoTransitionImplEv+0x30>) + 8009764: 4804 ldr r0, [pc, #16] ; (8009778 <_ZN23FrontendApplicationBase33gotoScreen1ScreenNoTransitionImplEv+0x34>) + 8009766: f000 f867 bl 8009838 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_> +} + 800976a: bf00 nop + 800976c: 3708 adds r7, #8 + 800976e: 46bd mov sp, r7 + 8009770: bd80 pop {r7, pc} + 8009772: bf00 nop + 8009774: 240c3da4 .word 0x240c3da4 + 8009778: 240c3da0 .word 0x240c3da0 + +0800977c <_ZN8touchgfx15GenericCallbackIvvvEC1Ev>: +class GenericCallback + 800977c: b480 push {r7} + 800977e: b083 sub sp, #12 + 8009780: af00 add r7, sp, #0 + 8009782: 6078 str r0, [r7, #4] + 8009784: 4a04 ldr r2, [pc, #16] ; (8009798 <_ZN8touchgfx15GenericCallbackIvvvEC1Ev+0x1c>) + 8009786: 687b ldr r3, [r7, #4] + 8009788: 601a str r2, [r3, #0] + 800978a: 687b ldr r3, [r7, #4] + 800978c: 4618 mov r0, r3 + 800978e: 370c adds r7, #12 + 8009790: 46bd mov sp, r7 + 8009792: f85d 7b04 ldr.w r7, [sp], #4 + 8009796: 4770 bx lr + 8009798: 0801ed7c .word 0x0801ed7c + +0800979c <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC1Ev>: +{ + /** Initializes a new instance of the Callback class. */ + Callback() + 800979c: b580 push {r7, lr} + 800979e: b082 sub sp, #8 + 80097a0: af00 add r7, sp, #0 + 80097a2: 6078 str r0, [r7, #4] + : pobject(0), pmemfun_0(0) + 80097a4: 687b ldr r3, [r7, #4] + 80097a6: 4618 mov r0, r3 + 80097a8: f7ff ffe8 bl 800977c <_ZN8touchgfx15GenericCallbackIvvvEC1Ev> + 80097ac: 4a08 ldr r2, [pc, #32] ; (80097d0 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC1Ev+0x34>) + 80097ae: 687b ldr r3, [r7, #4] + 80097b0: 601a str r2, [r3, #0] + 80097b2: 687b ldr r3, [r7, #4] + 80097b4: 2200 movs r2, #0 + 80097b6: 605a str r2, [r3, #4] + 80097b8: 687b ldr r3, [r7, #4] + 80097ba: 2200 movs r2, #0 + 80097bc: 609a str r2, [r3, #8] + 80097be: 687b ldr r3, [r7, #4] + 80097c0: 2200 movs r2, #0 + 80097c2: 60da str r2, [r3, #12] + { + } + 80097c4: 687b ldr r3, [r7, #4] + 80097c6: 4618 mov r0, r3 + 80097c8: 3708 adds r7, #8 + 80097ca: 46bd mov sp, r7 + 80097cc: bd80 pop {r7, pc} + 80097ce: bf00 nop + 80097d0: 0801ecf4 .word 0x0801ecf4 + +080097d4 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC1EPS1_MS1_FvvE>: + * + * @param [in] pobject Pointer to the object on which the function should be called. + * @param [in] pmemfun_0 Address of member function. This is the version where function takes + * zero arguments. + */ + Callback(dest_type* pobject, void (dest_type::*pmemfun_0)()) + 80097d4: b580 push {r7, lr} + 80097d6: b084 sub sp, #16 + 80097d8: af00 add r7, sp, #0 + 80097da: 60f8 str r0, [r7, #12] + 80097dc: 60b9 str r1, [r7, #8] + 80097de: 4639 mov r1, r7 + 80097e0: e881 000c stmia.w r1, {r2, r3} + : pobject(pobject), pmemfun_0(pmemfun_0) + 80097e4: 68fb ldr r3, [r7, #12] + 80097e6: 4618 mov r0, r3 + 80097e8: f7ff ffc8 bl 800977c <_ZN8touchgfx15GenericCallbackIvvvEC1Ev> + 80097ec: 4a08 ldr r2, [pc, #32] ; (8009810 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC1EPS1_MS1_FvvE+0x3c>) + 80097ee: 68fb ldr r3, [r7, #12] + 80097f0: 601a str r2, [r3, #0] + 80097f2: 68fb ldr r3, [r7, #12] + 80097f4: 68ba ldr r2, [r7, #8] + 80097f6: 605a str r2, [r3, #4] + 80097f8: 68fb ldr r3, [r7, #12] + 80097fa: 3308 adds r3, #8 + 80097fc: 463a mov r2, r7 + 80097fe: e892 0003 ldmia.w r2, {r0, r1} + 8009802: e883 0003 stmia.w r3, {r0, r1} + { + } + 8009806: 68fb ldr r3, [r7, #12] + 8009808: 4618 mov r0, r3 + 800980a: 3710 adds r7, #16 + 800980c: 46bd mov sp, r7 + 800980e: bd80 pop {r7, pc} + 8009810: 0801ecf4 .word 0x0801ecf4 + +08009814 <_ZN8touchgfx12NoTransitionC1Ev>: +class NoTransition : public Transition + 8009814: b580 push {r7, lr} + 8009816: b082 sub sp, #8 + 8009818: af00 add r7, sp, #0 + 800981a: 6078 str r0, [r7, #4] + 800981c: 687b ldr r3, [r7, #4] + 800981e: 4618 mov r0, r3 + 8009820: f7ff fd9c bl 800935c <_ZN8touchgfx10TransitionC1Ev> + 8009824: 4a03 ldr r2, [pc, #12] ; (8009834 <_ZN8touchgfx12NoTransitionC1Ev+0x20>) + 8009826: 687b ldr r3, [r7, #4] + 8009828: 601a str r2, [r3, #0] + 800982a: 687b ldr r3, [r7, #4] + 800982c: 4618 mov r0, r3 + 800982e: 3708 adds r7, #8 + 8009830: 46bd mov sp, r7 + 8009832: bd80 pop {r7, pc} + 8009834: 0801ec84 .word 0x0801ec84 + +08009838 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_>: + * + * @return Pointer to the new Presenter of the requested type. Incidentally it will be the same + * value as the old presenter due to memory reuse. + */ +template +PresenterType* makeTransition(Screen** currentScreen, Presenter** currentPresenter, MVPHeap& heap, Transition** currentTrans, ModelType* model) + 8009838: b590 push {r4, r7, lr} + 800983a: b08f sub sp, #60 ; 0x3c + 800983c: af00 add r7, sp, #0 + 800983e: 60f8 str r0, [r7, #12] + 8009840: 60b9 str r1, [r7, #8] + 8009842: 607a str r2, [r7, #4] + 8009844: 603b str r3, [r7, #0] +{ + assert(sizeof(ScreenType) <= heap.screenStorage.element_size() && "View allocation error: Check that all views are added to FrontendHeap::ViewTypes"); + 8009846: 687b ldr r3, [r7, #4] + 8009848: 689a ldr r2, [r3, #8] + 800984a: 687b ldr r3, [r7, #4] + 800984c: 689b ldr r3, [r3, #8] + 800984e: 681b ldr r3, [r3, #0] + 8009850: 3320 adds r3, #32 + 8009852: 681b ldr r3, [r3, #0] + 8009854: 4610 mov r0, r2 + 8009856: 4798 blx r3 + 8009858: 4603 mov r3, r0 + 800985a: f641 522f movw r2, #7471 ; 0x1d2f + 800985e: 4293 cmp r3, r2 + 8009860: d805 bhi.n 800986e <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x36> + 8009862: 4b7f ldr r3, [pc, #508] ; (8009a60 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x228>) + 8009864: 4a7f ldr r2, [pc, #508] ; (8009a64 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x22c>) + 8009866: 21a3 movs r1, #163 ; 0xa3 + 8009868: 487f ldr r0, [pc, #508] ; (8009a68 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x230>) + 800986a: f013 fa77 bl 801cd5c <__assert_func> + 800986e: bf00 nop + assert(sizeof(PresenterType) <= heap.presenterStorage.element_size() && "Presenter allocation error: Check that all presenters are added to FrontendHeap::PresenterTypes"); + 8009870: 687b ldr r3, [r7, #4] + 8009872: 685a ldr r2, [r3, #4] + 8009874: 687b ldr r3, [r7, #4] + 8009876: 685b ldr r3, [r3, #4] + 8009878: 681b ldr r3, [r3, #0] + 800987a: 3320 adds r3, #32 + 800987c: 681b ldr r3, [r3, #0] + 800987e: 4610 mov r0, r2 + 8009880: 4798 blx r3 + 8009882: 4603 mov r3, r0 + 8009884: 2b0f cmp r3, #15 + 8009886: d805 bhi.n 8009894 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x5c> + 8009888: 4b78 ldr r3, [pc, #480] ; (8009a6c <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x234>) + 800988a: 4a76 ldr r2, [pc, #472] ; (8009a64 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x22c>) + 800988c: 21a4 movs r1, #164 ; 0xa4 + 800988e: 4876 ldr r0, [pc, #472] ; (8009a68 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x230>) + 8009890: f013 fa64 bl 801cd5c <__assert_func> + 8009894: bf00 nop + assert(sizeof(TransType) <= heap.transitionStorage.element_size() && "Transition allocation error: Check that all transitions are added to FrontendHeap::TransitionTypes"); + 8009896: 687b ldr r3, [r7, #4] + 8009898: 68da ldr r2, [r3, #12] + 800989a: 687b ldr r3, [r7, #4] + 800989c: 68db ldr r3, [r3, #12] + 800989e: 681b ldr r3, [r3, #0] + 80098a0: 3320 adds r3, #32 + 80098a2: 681b ldr r3, [r3, #0] + 80098a4: 4610 mov r0, r2 + 80098a6: 4798 blx r3 + 80098a8: 4603 mov r3, r0 + 80098aa: 2b0b cmp r3, #11 + 80098ac: d805 bhi.n 80098ba <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x82> + 80098ae: 4b70 ldr r3, [pc, #448] ; (8009a70 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x238>) + 80098b0: 4a6c ldr r2, [pc, #432] ; (8009a64 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x22c>) + 80098b2: 21a5 movs r1, #165 ; 0xa5 + 80098b4: 486c ldr r0, [pc, #432] ; (8009a68 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x230>) + 80098b6: f013 fa51 bl 801cd5c <__assert_func> + 80098ba: bf00 nop + 80098bc: 68fb ldr r3, [r7, #12] + 80098be: 62bb str r3, [r7, #40] ; 0x28 + 80098c0: 68bb ldr r3, [r7, #8] + 80098c2: 627b str r3, [r7, #36] ; 0x24 + 80098c4: 683b ldr r3, [r7, #0] + 80098c6: 623b str r3, [r7, #32] + Application::getInstance()->clearAllTimerWidgets(); + 80098c8: f006 fdca bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 80098cc: 4603 mov r3, r0 + 80098ce: 4618 mov r0, r3 + 80098d0: f006 fdcc bl 801046c <_ZN8touchgfx11Application20clearAllTimerWidgetsEv> + if (*currentTrans) + 80098d4: 6a3b ldr r3, [r7, #32] + 80098d6: 681b ldr r3, [r3, #0] + 80098d8: 2b00 cmp r3, #0 + 80098da: d008 beq.n 80098ee <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0xb6> + (*currentTrans)->tearDown(); + 80098dc: 6a3b ldr r3, [r7, #32] + 80098de: 681a ldr r2, [r3, #0] + 80098e0: 6a3b ldr r3, [r7, #32] + 80098e2: 681b ldr r3, [r3, #0] + 80098e4: 681b ldr r3, [r3, #0] + 80098e6: 330c adds r3, #12 + 80098e8: 681b ldr r3, [r3, #0] + 80098ea: 4610 mov r0, r2 + 80098ec: 4798 blx r3 + if (*currentTrans) + 80098ee: 6a3b ldr r3, [r7, #32] + 80098f0: 681b ldr r3, [r3, #0] + 80098f2: 2b00 cmp r3, #0 + 80098f4: d007 beq.n 8009906 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0xce> + (*currentTrans)->~Transition(); + 80098f6: 6a3b ldr r3, [r7, #32] + 80098f8: 681a ldr r2, [r3, #0] + 80098fa: 6a3b ldr r3, [r7, #32] + 80098fc: 681b ldr r3, [r3, #0] + 80098fe: 681b ldr r3, [r3, #0] + 8009900: 681b ldr r3, [r3, #0] + 8009902: 4610 mov r0, r2 + 8009904: 4798 blx r3 + if (*currentScreen) + 8009906: 6abb ldr r3, [r7, #40] ; 0x28 + 8009908: 681b ldr r3, [r3, #0] + 800990a: 2b00 cmp r3, #0 + 800990c: d008 beq.n 8009920 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0xe8> + (*currentScreen)->tearDownScreen(); + 800990e: 6abb ldr r3, [r7, #40] ; 0x28 + 8009910: 681a ldr r2, [r3, #0] + 8009912: 6abb ldr r3, [r7, #40] ; 0x28 + 8009914: 681b ldr r3, [r3, #0] + 8009916: 681b ldr r3, [r3, #0] + 8009918: 3314 adds r3, #20 + 800991a: 681b ldr r3, [r3, #0] + 800991c: 4610 mov r0, r2 + 800991e: 4798 blx r3 + if (*currentPresenter) + 8009920: 6a7b ldr r3, [r7, #36] ; 0x24 + 8009922: 681b ldr r3, [r3, #0] + 8009924: 2b00 cmp r3, #0 + 8009926: d008 beq.n 800993a <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x102> + (*currentPresenter)->deactivate(); + 8009928: 6a7b ldr r3, [r7, #36] ; 0x24 + 800992a: 681a ldr r2, [r3, #0] + 800992c: 6a7b ldr r3, [r7, #36] ; 0x24 + 800992e: 681b ldr r3, [r3, #0] + 8009930: 681b ldr r3, [r3, #0] + 8009932: 3304 adds r3, #4 + 8009934: 681b ldr r3, [r3, #0] + 8009936: 4610 mov r0, r2 + 8009938: 4798 blx r3 + if (*currentScreen) + 800993a: 6abb ldr r3, [r7, #40] ; 0x28 + 800993c: 681b ldr r3, [r3, #0] + 800993e: 2b00 cmp r3, #0 + 8009940: d007 beq.n 8009952 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x11a> + (*currentScreen)->~Screen(); + 8009942: 6abb ldr r3, [r7, #40] ; 0x28 + 8009944: 681a ldr r2, [r3, #0] + 8009946: 6abb ldr r3, [r7, #40] ; 0x28 + 8009948: 681b ldr r3, [r3, #0] + 800994a: 681b ldr r3, [r3, #0] + 800994c: 681b ldr r3, [r3, #0] + 800994e: 4610 mov r0, r2 + 8009950: 4798 blx r3 + if (*currentPresenter) + 8009952: 6a7b ldr r3, [r7, #36] ; 0x24 + 8009954: 681b ldr r3, [r3, #0] + 8009956: 2b00 cmp r3, #0 + 8009958: d008 beq.n 800996c <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x134> + (*currentPresenter)->~Presenter(); + 800995a: 6a7b ldr r3, [r7, #36] ; 0x24 + 800995c: 681a ldr r2, [r3, #0] + 800995e: 6a7b ldr r3, [r7, #36] ; 0x24 + 8009960: 681b ldr r3, [r3, #0] + 8009962: 681b ldr r3, [r3, #0] + 8009964: 3308 adds r3, #8 + 8009966: 681b ldr r3, [r3, #0] + 8009968: 4610 mov r0, r2 + 800996a: 4798 blx r3 +} + 800996c: bf00 nop + + prepareTransition(currentScreen, currentPresenter, currentTrans); + + TransType* newTransition = new (&heap.transitionStorage.at(0)) TransType; + 800996e: 687b ldr r3, [r7, #4] + 8009970: 68db ldr r3, [r3, #12] + 8009972: 2100 movs r1, #0 + 8009974: 4618 mov r0, r3 + 8009976: f000 f87d bl 8009a74 <_ZN8touchgfx17AbstractPartition2atINS_12NoTransitionEEERT_t> + 800997a: 4603 mov r3, r0 + 800997c: 4619 mov r1, r3 + 800997e: 200c movs r0, #12 + 8009980: f7ff fc0e bl 80091a0 <_ZnwjPv> + 8009984: 4604 mov r4, r0 + 8009986: 4620 mov r0, r4 + 8009988: f7ff ff44 bl 8009814 <_ZN8touchgfx12NoTransitionC1Ev> + 800998c: 637c str r4, [r7, #52] ; 0x34 + ScreenType* newScreen = new (&heap.screenStorage.at(0)) ScreenType; + 800998e: 687b ldr r3, [r7, #4] + 8009990: 689b ldr r3, [r3, #8] + 8009992: 2100 movs r1, #0 + 8009994: 4618 mov r0, r3 + 8009996: f000 f880 bl 8009a9a <_ZN8touchgfx17AbstractPartition2atI11Screen1ViewEERT_t> + 800999a: 4603 mov r3, r0 + 800999c: 4619 mov r1, r3 + 800999e: f641 5030 movw r0, #7472 ; 0x1d30 + 80099a2: f7ff fbfd bl 80091a0 <_ZnwjPv> + 80099a6: 4604 mov r4, r0 + 80099a8: 4620 mov r0, r4 + 80099aa: f001 fcf5 bl 800b398 <_ZN11Screen1ViewC1Ev> + 80099ae: 633c str r4, [r7, #48] ; 0x30 + PresenterType* newPresenter = new (&heap.presenterStorage.at(0)) PresenterType(*newScreen); + 80099b0: 687b ldr r3, [r7, #4] + 80099b2: 685b ldr r3, [r3, #4] + 80099b4: 2100 movs r1, #0 + 80099b6: 4618 mov r0, r3 + 80099b8: f000 f882 bl 8009ac0 <_ZN8touchgfx17AbstractPartition2atI16Screen1PresenterEERT_t> + 80099bc: 4603 mov r3, r0 + 80099be: 4619 mov r1, r3 + 80099c0: 2010 movs r0, #16 + 80099c2: f7ff fbed bl 80091a0 <_ZnwjPv> + 80099c6: 4604 mov r4, r0 + 80099c8: 6b39 ldr r1, [r7, #48] ; 0x30 + 80099ca: 4620 mov r0, r4 + 80099cc: f001 fc8c bl 800b2e8 <_ZN16Screen1PresenterC1ER11Screen1View> + 80099d0: 62fc str r4, [r7, #44] ; 0x2c + *currentTrans = newTransition; + 80099d2: 683b ldr r3, [r7, #0] + 80099d4: 6b7a ldr r2, [r7, #52] ; 0x34 + 80099d6: 601a str r2, [r3, #0] + *currentPresenter = newPresenter; + 80099d8: 68bb ldr r3, [r7, #8] + 80099da: 6afa ldr r2, [r7, #44] ; 0x2c + 80099dc: 601a str r2, [r3, #0] + *currentScreen = newScreen; + 80099de: 68fb ldr r3, [r7, #12] + 80099e0: 6b3a ldr r2, [r7, #48] ; 0x30 + 80099e2: 601a str r2, [r3, #0] + model->bind(newPresenter); + 80099e4: 6afb ldr r3, [r7, #44] ; 0x2c + 80099e6: 2b00 cmp r3, #0 + 80099e8: d002 beq.n 80099f0 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x1b8> + 80099ea: 6afb ldr r3, [r7, #44] ; 0x2c + 80099ec: 3304 adds r3, #4 + 80099ee: e000 b.n 80099f2 <_ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_+0x1ba> + 80099f0: 2300 movs r3, #0 + 80099f2: 4619 mov r1, r3 + 80099f4: 6cb8 ldr r0, [r7, #72] ; 0x48 + 80099f6: f7ff fd9f bl 8009538 <_ZN5Model4bindEP13ModelListener> + newPresenter->bind(model); + 80099fa: 6afb ldr r3, [r7, #44] ; 0x2c + 80099fc: 3304 adds r3, #4 + 80099fe: 6cb9 ldr r1, [r7, #72] ; 0x48 + 8009a00: 4618 mov r0, r3 + 8009a02: f7ff fe0c bl 800961e <_ZN13ModelListener4bindEP5Model> + newScreen->bind(*newPresenter); + 8009a06: 6b3b ldr r3, [r7, #48] ; 0x30 + 8009a08: 6af9 ldr r1, [r7, #44] ; 0x2c + 8009a0a: 4618 mov r0, r3 + 8009a0c: f000 f86b bl 8009ae6 <_ZN8touchgfx4ViewI16Screen1PresenterE4bindERS1_> + 8009a10: 6b3b ldr r3, [r7, #48] ; 0x30 + 8009a12: 61fb str r3, [r7, #28] + 8009a14: 6afb ldr r3, [r7, #44] ; 0x2c + 8009a16: 61bb str r3, [r7, #24] + 8009a18: 6b7b ldr r3, [r7, #52] ; 0x34 + 8009a1a: 617b str r3, [r7, #20] + newScreen->setupScreen(); + 8009a1c: 69fb ldr r3, [r7, #28] + 8009a1e: 681b ldr r3, [r3, #0] + 8009a20: 330c adds r3, #12 + 8009a22: 681b ldr r3, [r3, #0] + 8009a24: 69f8 ldr r0, [r7, #28] + 8009a26: 4798 blx r3 + newPresenter->activate(); + 8009a28: 69bb ldr r3, [r7, #24] + 8009a2a: 681b ldr r3, [r3, #0] + 8009a2c: 681b ldr r3, [r3, #0] + 8009a2e: 69b8 ldr r0, [r7, #24] + 8009a30: 4798 blx r3 + newScreen->bindTransition(*newTransition); + 8009a32: 6979 ldr r1, [r7, #20] + 8009a34: 69f8 ldr r0, [r7, #28] + 8009a36: f008 f977 bl 8011d28 <_ZN8touchgfx6Screen14bindTransitionERNS_10TransitionE> + newTransition->init(); + 8009a3a: 697b ldr r3, [r7, #20] + 8009a3c: 681b ldr r3, [r3, #0] + 8009a3e: 3310 adds r3, #16 + 8009a40: 681b ldr r3, [r3, #0] + 8009a42: 6978 ldr r0, [r7, #20] + 8009a44: 4798 blx r3 + newTransition->invalidate(); + 8009a46: 697b ldr r3, [r7, #20] + 8009a48: 681b ldr r3, [r3, #0] + 8009a4a: 3314 adds r3, #20 + 8009a4c: 681b ldr r3, [r3, #0] + 8009a4e: 6978 ldr r0, [r7, #20] + 8009a50: 4798 blx r3 +} + 8009a52: bf00 nop + + finalizeTransition((Screen*)newScreen, (Presenter*)newPresenter, (Transition*)newTransition); + + return newPresenter; + 8009a54: 6afb ldr r3, [r7, #44] ; 0x2c +} + 8009a56: 4618 mov r0, r3 + 8009a58: 373c adds r7, #60 ; 0x3c + 8009a5a: 46bd mov sp, r7 + 8009a5c: bd90 pop {r4, r7, pc} + 8009a5e: bf00 nop + 8009a60: 0801deec .word 0x0801deec + 8009a64: 0801df7c .word 0x0801df7c + 8009a68: 0801e080 .word 0x0801e080 + 8009a6c: 0801e0c4 .word 0x0801e0c4 + 8009a70: 0801e168 .word 0x0801e168 + +08009a74 <_ZN8touchgfx17AbstractPartition2atINS_12NoTransitionEEERT_t>: + * @param index The index into the Partition storage where the returned object is located. + * + * @return A typed reference to the object at the specified index. + */ + template + T& at(const uint16_t index) + 8009a74: b580 push {r7, lr} + 8009a76: b082 sub sp, #8 + 8009a78: af00 add r7, sp, #0 + 8009a7a: 6078 str r0, [r7, #4] + 8009a7c: 460b mov r3, r1 + 8009a7e: 807b strh r3, [r7, #2] + { + return *static_cast(element(index)); + 8009a80: 687b ldr r3, [r7, #4] + 8009a82: 681b ldr r3, [r3, #0] + 8009a84: 3324 adds r3, #36 ; 0x24 + 8009a86: 681b ldr r3, [r3, #0] + 8009a88: 887a ldrh r2, [r7, #2] + 8009a8a: 4611 mov r1, r2 + 8009a8c: 6878 ldr r0, [r7, #4] + 8009a8e: 4798 blx r3 + 8009a90: 4603 mov r3, r0 + } + 8009a92: 4618 mov r0, r3 + 8009a94: 3708 adds r7, #8 + 8009a96: 46bd mov sp, r7 + 8009a98: bd80 pop {r7, pc} + +08009a9a <_ZN8touchgfx17AbstractPartition2atI11Screen1ViewEERT_t>: + T& at(const uint16_t index) + 8009a9a: b580 push {r7, lr} + 8009a9c: b082 sub sp, #8 + 8009a9e: af00 add r7, sp, #0 + 8009aa0: 6078 str r0, [r7, #4] + 8009aa2: 460b mov r3, r1 + 8009aa4: 807b strh r3, [r7, #2] + return *static_cast(element(index)); + 8009aa6: 687b ldr r3, [r7, #4] + 8009aa8: 681b ldr r3, [r3, #0] + 8009aaa: 3324 adds r3, #36 ; 0x24 + 8009aac: 681b ldr r3, [r3, #0] + 8009aae: 887a ldrh r2, [r7, #2] + 8009ab0: 4611 mov r1, r2 + 8009ab2: 6878 ldr r0, [r7, #4] + 8009ab4: 4798 blx r3 + 8009ab6: 4603 mov r3, r0 + } + 8009ab8: 4618 mov r0, r3 + 8009aba: 3708 adds r7, #8 + 8009abc: 46bd mov sp, r7 + 8009abe: bd80 pop {r7, pc} + +08009ac0 <_ZN8touchgfx17AbstractPartition2atI16Screen1PresenterEERT_t>: + T& at(const uint16_t index) + 8009ac0: b580 push {r7, lr} + 8009ac2: b082 sub sp, #8 + 8009ac4: af00 add r7, sp, #0 + 8009ac6: 6078 str r0, [r7, #4] + 8009ac8: 460b mov r3, r1 + 8009aca: 807b strh r3, [r7, #2] + return *static_cast(element(index)); + 8009acc: 687b ldr r3, [r7, #4] + 8009ace: 681b ldr r3, [r3, #0] + 8009ad0: 3324 adds r3, #36 ; 0x24 + 8009ad2: 681b ldr r3, [r3, #0] + 8009ad4: 887a ldrh r2, [r7, #2] + 8009ad6: 4611 mov r1, r2 + 8009ad8: 6878 ldr r0, [r7, #4] + 8009ada: 4798 blx r3 + 8009adc: 4603 mov r3, r0 + } + 8009ade: 4618 mov r0, r3 + 8009ae0: 3708 adds r7, #8 + 8009ae2: 46bd mov sp, r7 + 8009ae4: bd80 pop {r7, pc} + +08009ae6 <_ZN8touchgfx4ViewI16Screen1PresenterE4bindERS1_>: + * Binds an instance of a specific Presenter type (subclass) to the View instance. This + * function is called automatically when a new presenter/view pair is activated. + * + * @param [in] presenter The specific Presenter to be associated with the View. + */ + void bind(T& presenter) + 8009ae6: b480 push {r7} + 8009ae8: b083 sub sp, #12 + 8009aea: af00 add r7, sp, #0 + 8009aec: 6078 str r0, [r7, #4] + 8009aee: 6039 str r1, [r7, #0] + { + this->presenter = &presenter; + 8009af0: 687b ldr r3, [r7, #4] + 8009af2: 683a ldr r2, [r7, #0] + 8009af4: 63da str r2, [r3, #60] ; 0x3c + } + 8009af6: bf00 nop + 8009af8: 370c adds r7, #12 + 8009afa: 46bd mov sp, r7 + 8009afc: f85d 7b04 ldr.w r7, [sp], #4 + 8009b00: 4770 bx lr + ... + +08009b04 <_ZN8touchgfx12NoTransitionD1Ev>: + 8009b04: b580 push {r7, lr} + 8009b06: b082 sub sp, #8 + 8009b08: af00 add r7, sp, #0 + 8009b0a: 6078 str r0, [r7, #4] + 8009b0c: 4a05 ldr r2, [pc, #20] ; (8009b24 <_ZN8touchgfx12NoTransitionD1Ev+0x20>) + 8009b0e: 687b ldr r3, [r7, #4] + 8009b10: 601a str r2, [r3, #0] + 8009b12: 687b ldr r3, [r7, #4] + 8009b14: 4618 mov r0, r3 + 8009b16: f7ff fc37 bl 8009388 <_ZN8touchgfx10TransitionD1Ev> + 8009b1a: 687b ldr r3, [r7, #4] + 8009b1c: 4618 mov r0, r3 + 8009b1e: 3708 adds r7, #8 + 8009b20: 46bd mov sp, r7 + 8009b22: bd80 pop {r7, pc} + 8009b24: 0801ec84 .word 0x0801ec84 + +08009b28 <_ZN8touchgfx12NoTransitionD0Ev>: + 8009b28: b580 push {r7, lr} + 8009b2a: b082 sub sp, #8 + 8009b2c: af00 add r7, sp, #0 + 8009b2e: 6078 str r0, [r7, #4] + 8009b30: 6878 ldr r0, [r7, #4] + 8009b32: f7ff ffe7 bl 8009b04 <_ZN8touchgfx12NoTransitionD1Ev> + 8009b36: 210c movs r1, #12 + 8009b38: 6878 ldr r0, [r7, #4] + 8009b3a: f013 f8e0 bl 801ccfe <_ZdlPvj> + 8009b3e: 687b ldr r3, [r7, #4] + 8009b40: 4618 mov r0, r3 + 8009b42: 3708 adds r7, #8 + 8009b44: 46bd mov sp, r7 + 8009b46: bd80 pop {r7, pc} + +08009b48 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED1Ev>: +struct Callback : public GenericCallback<> + 8009b48: b580 push {r7, lr} + 8009b4a: b082 sub sp, #8 + 8009b4c: af00 add r7, sp, #0 + 8009b4e: 6078 str r0, [r7, #4] + 8009b50: 4a05 ldr r2, [pc, #20] ; (8009b68 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED1Ev+0x20>) + 8009b52: 687b ldr r3, [r7, #4] + 8009b54: 601a str r2, [r3, #0] + 8009b56: 687b ldr r3, [r7, #4] + 8009b58: 4618 mov r0, r3 + 8009b5a: f7ff fbb7 bl 80092cc <_ZN8touchgfx15GenericCallbackIvvvED1Ev> + 8009b5e: 687b ldr r3, [r7, #4] + 8009b60: 4618 mov r0, r3 + 8009b62: 3708 adds r7, #8 + 8009b64: 46bd mov sp, r7 + 8009b66: bd80 pop {r7, pc} + 8009b68: 0801ecf4 .word 0x0801ecf4 + +08009b6c <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED0Ev>: + 8009b6c: b580 push {r7, lr} + 8009b6e: b082 sub sp, #8 + 8009b70: af00 add r7, sp, #0 + 8009b72: 6078 str r0, [r7, #4] + 8009b74: 6878 ldr r0, [r7, #4] + 8009b76: f7ff ffe7 bl 8009b48 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED1Ev> + 8009b7a: 2110 movs r1, #16 + 8009b7c: 6878 ldr r0, [r7, #4] + 8009b7e: f013 f8be bl 801ccfe <_ZdlPvj> + 8009b82: 687b ldr r3, [r7, #4] + 8009b84: 4618 mov r0, r3 + 8009b86: 3708 adds r7, #8 + 8009b88: 46bd mov sp, r7 + 8009b8a: bd80 pop {r7, pc} + +08009b8c <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvE7executeEv>: + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + */ + virtual void execute() + 8009b8c: b580 push {r7, lr} + 8009b8e: b082 sub sp, #8 + 8009b90: af00 add r7, sp, #0 + 8009b92: 6078 str r0, [r7, #4] + { + (pobject->*pmemfun_0)(); + 8009b94: 687b ldr r3, [r7, #4] + 8009b96: 685b ldr r3, [r3, #4] + 8009b98: 687a ldr r2, [r7, #4] + 8009b9a: 68d2 ldr r2, [r2, #12] + 8009b9c: 1052 asrs r2, r2, #1 + 8009b9e: 1899 adds r1, r3, r2 + 8009ba0: 687b ldr r3, [r7, #4] + 8009ba2: 68db ldr r3, [r3, #12] + 8009ba4: f003 0301 and.w r3, r3, #1 + 8009ba8: 2b00 cmp r3, #0 + 8009baa: d102 bne.n 8009bb2 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvE7executeEv+0x26> + 8009bac: 687b ldr r3, [r7, #4] + 8009bae: 689b ldr r3, [r3, #8] + 8009bb0: e00a b.n 8009bc8 <_ZN8touchgfx8CallbackI23FrontendApplicationBasevvvE7executeEv+0x3c> + 8009bb2: 687b ldr r3, [r7, #4] + 8009bb4: 685b ldr r3, [r3, #4] + 8009bb6: 687a ldr r2, [r7, #4] + 8009bb8: 68d2 ldr r2, [r2, #12] + 8009bba: 1052 asrs r2, r2, #1 + 8009bbc: 4413 add r3, r2 + 8009bbe: 681b ldr r3, [r3, #0] + 8009bc0: 687a ldr r2, [r7, #4] + 8009bc2: 6892 ldr r2, [r2, #8] + 8009bc4: 4413 add r3, r2 + 8009bc6: 681b ldr r3, [r3, #0] + 8009bc8: 4608 mov r0, r1 + 8009bca: 4798 blx r3 + } + 8009bcc: bf00 nop + 8009bce: 3708 adds r7, #8 + 8009bd0: 46bd mov sp, r7 + 8009bd2: bd80 pop {r7, pc} + +08009bd4 <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv>: + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const + 8009bd4: b480 push {r7} + 8009bd6: b083 sub sp, #12 + 8009bd8: af00 add r7, sp, #0 + 8009bda: 6078 str r0, [r7, #4] + { + return (pobject != 0) && (pmemfun_0 != 0); + 8009bdc: 687b ldr r3, [r7, #4] + 8009bde: 685b ldr r3, [r3, #4] + 8009be0: 2b00 cmp r3, #0 + 8009be2: d010 beq.n 8009c06 <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv+0x32> + 8009be4: 687b ldr r3, [r7, #4] + 8009be6: 689b ldr r3, [r3, #8] + 8009be8: 2b00 cmp r3, #0 + 8009bea: d107 bne.n 8009bfc <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv+0x28> + 8009bec: 687b ldr r3, [r7, #4] + 8009bee: 68db ldr r3, [r3, #12] + 8009bf0: f003 0301 and.w r3, r3, #1 + 8009bf4: 2b00 cmp r3, #0 + 8009bf6: d101 bne.n 8009bfc <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv+0x28> + 8009bf8: 2301 movs r3, #1 + 8009bfa: e000 b.n 8009bfe <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv+0x2a> + 8009bfc: 2300 movs r3, #0 + 8009bfe: 2b01 cmp r3, #1 + 8009c00: d001 beq.n 8009c06 <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv+0x32> + 8009c02: 2301 movs r3, #1 + 8009c04: e000 b.n 8009c08 <_ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv+0x34> + 8009c06: 2300 movs r3, #0 + } + 8009c08: 4618 mov r0, r3 + 8009c0a: 370c adds r7, #12 + 8009c0c: 46bd mov sp, r7 + 8009c0e: f85d 7b04 ldr.w r7, [sp], #4 + 8009c12: 4770 bx lr + +08009c14 <_ZN8touchgfx9colortypeC1Em>: + * + * @param col The color. + * + * @see Color::getColorFrom24BitRGB + */ + colortype(uint32_t col) + 8009c14: b480 push {r7} + 8009c16: b083 sub sp, #12 + 8009c18: af00 add r7, sp, #0 + 8009c1a: 6078 str r0, [r7, #4] + 8009c1c: 6039 str r1, [r7, #0] + : color(col) + 8009c1e: 687b ldr r3, [r7, #4] + 8009c20: 683a ldr r2, [r7, #0] + 8009c22: 601a str r2, [r3, #0] + { + } + 8009c24: 687b ldr r3, [r7, #4] + 8009c26: 4618 mov r0, r3 + 8009c28: 370c adds r7, #12 + 8009c2a: 46bd mov sp, r7 + 8009c2c: f85d 7b04 ldr.w r7, [sp], #4 + 8009c30: 4770 bx lr + +08009c32 <_ZNK8touchgfx9colortypecvmEv>: + /** + * Cast that converts the given colortype to an uint32_t. + * + * @return The result of the operation. + */ + operator uint32_t() const + 8009c32: b480 push {r7} + 8009c34: b083 sub sp, #12 + 8009c36: af00 add r7, sp, #0 + 8009c38: 6078 str r0, [r7, #4] + { + return color; + 8009c3a: 687b ldr r3, [r7, #4] + 8009c3c: 681b ldr r3, [r3, #0] + } + 8009c3e: 4618 mov r0, r3 + 8009c40: 370c adds r7, #12 + 8009c42: 46bd mov sp, r7 + 8009c44: f85d 7b04 ldr.w r7, [sp], #4 + 8009c48: 4770 bx lr + +08009c4a <_ZN8touchgfx4RectC1Ev>: +/** Class representing a Rectangle with a few convenient methods. */ +class Rect +{ +public: + /** Default constructor. Resulting in an empty Rect with coordinates 0,0. */ + Rect() + 8009c4a: b480 push {r7} + 8009c4c: b083 sub sp, #12 + 8009c4e: af00 add r7, sp, #0 + 8009c50: 6078 str r0, [r7, #4] + : x(0), y(0), width(0), height(0) + 8009c52: 687b ldr r3, [r7, #4] + 8009c54: 2200 movs r2, #0 + 8009c56: 801a strh r2, [r3, #0] + 8009c58: 687b ldr r3, [r7, #4] + 8009c5a: 2200 movs r2, #0 + 8009c5c: 805a strh r2, [r3, #2] + 8009c5e: 687b ldr r3, [r7, #4] + 8009c60: 2200 movs r2, #0 + 8009c62: 809a strh r2, [r3, #4] + 8009c64: 687b ldr r3, [r7, #4] + 8009c66: 2200 movs r2, #0 + 8009c68: 80da strh r2, [r3, #6] + { + } + 8009c6a: 687b ldr r3, [r7, #4] + 8009c6c: 4618 mov r0, r3 + 8009c6e: 370c adds r7, #12 + 8009c70: 46bd mov sp, r7 + 8009c72: f85d 7b04 ldr.w r7, [sp], #4 + 8009c76: 4770 bx lr + +08009c78 <_ZN8touchgfx8DrawableC1Ev>: + */ +class Drawable +{ +public: + /** Initializes a new instance of the Drawable class. */ + Drawable() + 8009c78: b580 push {r7, lr} + 8009c7a: b082 sub sp, #8 + 8009c7c: af00 add r7, sp, #0 + 8009c7e: 6078 str r0, [r7, #4] + nextSibling(0), + nextDrawChainElement(0), + cachedAbsX(0), + cachedAbsY(0), + touchable(false), + visible(true) + 8009c80: 4a14 ldr r2, [pc, #80] ; (8009cd4 <_ZN8touchgfx8DrawableC1Ev+0x5c>) + 8009c82: 687b ldr r3, [r7, #4] + 8009c84: 601a str r2, [r3, #0] + 8009c86: 687b ldr r3, [r7, #4] + 8009c88: 3304 adds r3, #4 + 8009c8a: 4618 mov r0, r3 + 8009c8c: f7ff ffdd bl 8009c4a <_ZN8touchgfx4RectC1Ev> + 8009c90: 687b ldr r3, [r7, #4] + 8009c92: 330c adds r3, #12 + 8009c94: 4618 mov r0, r3 + 8009c96: f7ff ffd8 bl 8009c4a <_ZN8touchgfx4RectC1Ev> + 8009c9a: 687b ldr r3, [r7, #4] + 8009c9c: 2200 movs r2, #0 + 8009c9e: 615a str r2, [r3, #20] + 8009ca0: 687b ldr r3, [r7, #4] + 8009ca2: 2200 movs r2, #0 + 8009ca4: 619a str r2, [r3, #24] + 8009ca6: 687b ldr r3, [r7, #4] + 8009ca8: 2200 movs r2, #0 + 8009caa: 61da str r2, [r3, #28] + 8009cac: 687b ldr r3, [r7, #4] + 8009cae: 2200 movs r2, #0 + 8009cb0: 841a strh r2, [r3, #32] + 8009cb2: 687b ldr r3, [r7, #4] + 8009cb4: 2200 movs r2, #0 + 8009cb6: 845a strh r2, [r3, #34] ; 0x22 + 8009cb8: 687b ldr r3, [r7, #4] + 8009cba: 2200 movs r2, #0 + 8009cbc: f883 2024 strb.w r2, [r3, #36] ; 0x24 + 8009cc0: 687b ldr r3, [r7, #4] + 8009cc2: 2201 movs r2, #1 + 8009cc4: f883 2025 strb.w r2, [r3, #37] ; 0x25 + { + } + 8009cc8: 687b ldr r3, [r7, #4] + 8009cca: 4618 mov r0, r3 + 8009ccc: 3708 adds r7, #8 + 8009cce: 46bd mov sp, r7 + 8009cd0: bd80 pop {r7, pc} + 8009cd2: bf00 nop + 8009cd4: 08020750 .word 0x08020750 + +08009cd8 <_ZN8touchgfx8DrawableD1Ev>: + + /** Finalizes an instance of the Drawable class. */ + virtual ~Drawable() + 8009cd8: b480 push {r7} + 8009cda: b083 sub sp, #12 + 8009cdc: af00 add r7, sp, #0 + 8009cde: 6078 str r0, [r7, #4] + { + 8009ce0: 4a04 ldr r2, [pc, #16] ; (8009cf4 <_ZN8touchgfx8DrawableD1Ev+0x1c>) + 8009ce2: 687b ldr r3, [r7, #4] + 8009ce4: 601a str r2, [r3, #0] + } + 8009ce6: 687b ldr r3, [r7, #4] + 8009ce8: 4618 mov r0, r3 + 8009cea: 370c adds r7, #12 + 8009cec: 46bd mov sp, r7 + 8009cee: f85d 7b04 ldr.w r7, [sp], #4 + 8009cf2: 4770 bx lr + 8009cf4: 08020750 .word 0x08020750 + +08009cf8 <_ZN8touchgfx8DrawableD0Ev>: + virtual ~Drawable() + 8009cf8: b580 push {r7, lr} + 8009cfa: b082 sub sp, #8 + 8009cfc: af00 add r7, sp, #0 + 8009cfe: 6078 str r0, [r7, #4] + } + 8009d00: 6878 ldr r0, [r7, #4] + 8009d02: f7ff ffe9 bl 8009cd8 <_ZN8touchgfx8DrawableD1Ev> + 8009d06: 2128 movs r1, #40 ; 0x28 + 8009d08: 6878 ldr r0, [r7, #4] + 8009d0a: f012 fff8 bl 801ccfe <_ZdlPvj> + 8009d0e: 687b ldr r3, [r7, #4] + 8009d10: 4618 mov r0, r3 + 8009d12: 3708 adds r7, #8 + 8009d14: 46bd mov sp, r7 + 8009d16: bd80 pop {r7, pc} + +08009d18 <_ZNK8touchgfx8Drawable17invalidateContentEv>: + * Tell the framework that the contents of the Drawable needs to be redrawn. If the Drawable is + * invisible, nothing happens. Subclasses of Drawable are encouraged to implement this function + * and invalidate as little as possible, i.e. the smallest rectangle covering the visual element(s) + * drawn by the widget. + */ + virtual void invalidateContent() const + 8009d18: b580 push {r7, lr} + 8009d1a: b082 sub sp, #8 + 8009d1c: af00 add r7, sp, #0 + 8009d1e: 6078 str r0, [r7, #4] + { + // Consider checking if *this is in the draw chain + if (visible) + 8009d20: 687b ldr r3, [r7, #4] + 8009d22: f893 3025 ldrb.w r3, [r3, #37] ; 0x25 + 8009d26: 2b00 cmp r3, #0 + 8009d28: d005 beq.n 8009d36 <_ZNK8touchgfx8Drawable17invalidateContentEv+0x1e> + { + invalidate(); + 8009d2a: 687b ldr r3, [r7, #4] + 8009d2c: 681b ldr r3, [r3, #0] + 8009d2e: 3314 adds r3, #20 + 8009d30: 681b ldr r3, [r3, #0] + 8009d32: 6878 ldr r0, [r7, #4] + 8009d34: 4798 blx r3 + } + } + 8009d36: bf00 nop + 8009d38: 3708 adds r7, #8 + 8009d3a: 46bd mov sp, r7 + 8009d3c: bd80 pop {r7, pc} + +08009d3e <_ZN8touchgfx8Drawable13getFirstChildEv>: + * Function for obtaining the first child of this drawable if any. + * + * @return A pointer on the first child drawable if any. + * @see Container::getFirstChild + */ + virtual Drawable* getFirstChild() + 8009d3e: b480 push {r7} + 8009d40: b083 sub sp, #12 + 8009d42: af00 add r7, sp, #0 + 8009d44: 6078 str r0, [r7, #4] + { + return 0; + 8009d46: 2300 movs r3, #0 + } + 8009d48: 4618 mov r0, r3 + 8009d4a: 370c adds r7, #12 + 8009d4c: 46bd mov sp, r7 + 8009d4e: f85d 7b04 ldr.w r7, [sp], #4 + 8009d52: 4770 bx lr + +08009d54 <_ZN8touchgfx8Drawable11setPositionEssss>: + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + * + * @see setXY,setWidthHeight,setPosition(const Drawable&) + */ + void setPosition(int16_t x, int16_t y, int16_t width, int16_t height) + 8009d54: b580 push {r7, lr} + 8009d56: b084 sub sp, #16 + 8009d58: af00 add r7, sp, #0 + 8009d5a: 60f8 str r0, [r7, #12] + 8009d5c: 4608 mov r0, r1 + 8009d5e: 4611 mov r1, r2 + 8009d60: 461a mov r2, r3 + 8009d62: 4603 mov r3, r0 + 8009d64: 817b strh r3, [r7, #10] + 8009d66: 460b mov r3, r1 + 8009d68: 813b strh r3, [r7, #8] + 8009d6a: 4613 mov r3, r2 + 8009d6c: 80fb strh r3, [r7, #6] + { + setXY(x, y); + 8009d6e: f9b7 2008 ldrsh.w r2, [r7, #8] + 8009d72: f9b7 300a ldrsh.w r3, [r7, #10] + 8009d76: 4619 mov r1, r3 + 8009d78: 68f8 ldr r0, [r7, #12] + 8009d7a: f000 f82a bl 8009dd2 <_ZN8touchgfx8Drawable5setXYEss> + setWidthHeight(width, height); + 8009d7e: f9b7 2018 ldrsh.w r2, [r7, #24] + 8009d82: f9b7 3006 ldrsh.w r3, [r7, #6] + 8009d86: 4619 mov r1, r3 + 8009d88: 68f8 ldr r0, [r7, #12] + 8009d8a: f000 f87e bl 8009e8a <_ZN8touchgfx8Drawable14setWidthHeightEss> + } + 8009d8e: bf00 nop + 8009d90: 3710 adds r7, #16 + 8009d92: 46bd mov sp, r7 + 8009d94: bd80 pop {r7, pc} + +08009d96 <_ZN8touchgfx8Drawable4setXEs>: + * + * @param x The new x value, relative to the parent. A negative value is allowed. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setX(int16_t x) + 8009d96: b480 push {r7} + 8009d98: b083 sub sp, #12 + 8009d9a: af00 add r7, sp, #0 + 8009d9c: 6078 str r0, [r7, #4] + 8009d9e: 460b mov r3, r1 + 8009da0: 807b strh r3, [r7, #2] + { + rect.x = x; + 8009da2: 687b ldr r3, [r7, #4] + 8009da4: 887a ldrh r2, [r7, #2] + 8009da6: 809a strh r2, [r3, #4] + } + 8009da8: bf00 nop + 8009daa: 370c adds r7, #12 + 8009dac: 46bd mov sp, r7 + 8009dae: f85d 7b04 ldr.w r7, [sp], #4 + 8009db2: 4770 bx lr + +08009db4 <_ZN8touchgfx8Drawable4setYEs>: + * + * @param y The new y value, relative to the parent. A negative value is allowed. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setY(int16_t y) + 8009db4: b480 push {r7} + 8009db6: b083 sub sp, #12 + 8009db8: af00 add r7, sp, #0 + 8009dba: 6078 str r0, [r7, #4] + 8009dbc: 460b mov r3, r1 + 8009dbe: 807b strh r3, [r7, #2] + { + rect.y = y; + 8009dc0: 687b ldr r3, [r7, #4] + 8009dc2: 887a ldrh r2, [r7, #2] + 8009dc4: 80da strh r2, [r3, #6] + } + 8009dc6: bf00 nop + 8009dc8: 370c adds r7, #12 + 8009dca: 46bd mov sp, r7 + 8009dcc: f85d 7b04 ldr.w r7, [sp], #4 + 8009dd0: 4770 bx lr + +08009dd2 <_ZN8touchgfx8Drawable5setXYEss>: + * + * @see moveTo + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + void setXY(int16_t x, int16_t y) + 8009dd2: b580 push {r7, lr} + 8009dd4: b082 sub sp, #8 + 8009dd6: af00 add r7, sp, #0 + 8009dd8: 6078 str r0, [r7, #4] + 8009dda: 460b mov r3, r1 + 8009ddc: 807b strh r3, [r7, #2] + 8009dde: 4613 mov r3, r2 + 8009de0: 803b strh r3, [r7, #0] + { + setX(x); + 8009de2: 687b ldr r3, [r7, #4] + 8009de4: 681b ldr r3, [r3, #0] + 8009de6: 3330 adds r3, #48 ; 0x30 + 8009de8: 681b ldr r3, [r3, #0] + 8009dea: f9b7 2002 ldrsh.w r2, [r7, #2] + 8009dee: 4611 mov r1, r2 + 8009df0: 6878 ldr r0, [r7, #4] + 8009df2: 4798 blx r3 + setY(y); + 8009df4: 687b ldr r3, [r7, #4] + 8009df6: 681b ldr r3, [r3, #0] + 8009df8: 3334 adds r3, #52 ; 0x34 + 8009dfa: 681b ldr r3, [r3, #0] + 8009dfc: f9b7 2000 ldrsh.w r2, [r7] + 8009e00: 4611 mov r1, r2 + 8009e02: 6878 ldr r0, [r7, #4] + 8009e04: 4798 blx r3 + } + 8009e06: bf00 nop + 8009e08: 3708 adds r7, #8 + 8009e0a: 46bd mov sp, r7 + 8009e0c: bd80 pop {r7, pc} + +08009e0e <_ZN8touchgfx8Drawable8setWidthEs>: + * + * @param width The new width. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setWidth(int16_t width) + 8009e0e: b480 push {r7} + 8009e10: b083 sub sp, #12 + 8009e12: af00 add r7, sp, #0 + 8009e14: 6078 str r0, [r7, #4] + 8009e16: 460b mov r3, r1 + 8009e18: 807b strh r3, [r7, #2] + { + rect.width = width; + 8009e1a: 687b ldr r3, [r7, #4] + 8009e1c: 887a ldrh r2, [r7, #2] + 8009e1e: 811a strh r2, [r3, #8] + } + 8009e20: bf00 nop + 8009e22: 370c adds r7, #12 + 8009e24: 46bd mov sp, r7 + 8009e26: f85d 7b04 ldr.w r7, [sp], #4 + 8009e2a: 4770 bx lr + +08009e2c <_ZN8touchgfx8Drawable9setHeightEs>: + * + * @param height The new height. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setHeight(int16_t height) + 8009e2c: b480 push {r7} + 8009e2e: b083 sub sp, #12 + 8009e30: af00 add r7, sp, #0 + 8009e32: 6078 str r0, [r7, #4] + 8009e34: 460b mov r3, r1 + 8009e36: 807b strh r3, [r7, #2] + { + rect.height = height; + 8009e38: 687b ldr r3, [r7, #4] + 8009e3a: 887a ldrh r2, [r7, #2] + 8009e3c: 815a strh r2, [r3, #10] + } + 8009e3e: bf00 nop + 8009e40: 370c adds r7, #12 + 8009e42: 46bd mov sp, r7 + 8009e44: f85d 7b04 ldr.w r7, [sp], #4 + 8009e48: 4770 bx lr + +08009e4a <_ZN8touchgfx8Drawable20childGeometryChangedEv>: + /** + * This function can be called on parent nodes to signal that the size or position of + * one or more of its children has changed. Currently only used in ScrollableContainer + * to redraw scrollbars when the size of the scrolling contents changes. + */ + virtual void childGeometryChanged() + 8009e4a: b480 push {r7} + 8009e4c: b083 sub sp, #12 + 8009e4e: af00 add r7, sp, #0 + 8009e50: 6078 str r0, [r7, #4] + { + } + 8009e52: bf00 nop + 8009e54: 370c adds r7, #12 + 8009e56: 46bd mov sp, r7 + 8009e58: f85d 7b04 ldr.w r7, [sp], #4 + 8009e5c: 4770 bx lr + +08009e5e <_ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE>: + * ignores the event. The event is only received if the Drawable is touchable and + * visible. + * + * @param event The ClickEvent received from the HAL. + */ + virtual void handleClickEvent(const ClickEvent& event) + 8009e5e: b480 push {r7} + 8009e60: b083 sub sp, #12 + 8009e62: af00 add r7, sp, #0 + 8009e64: 6078 str r0, [r7, #4] + 8009e66: 6039 str r1, [r7, #0] + { + } + 8009e68: bf00 nop + 8009e6a: 370c adds r7, #12 + 8009e6c: 46bd mov sp, r7 + 8009e6e: f85d 7b04 ldr.w r7, [sp], #4 + 8009e72: 4770 bx lr + +08009e74 <_ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE>: + * ignores the event. The event is only received if the Drawable is touchable and + * visible. + * + * @param event The GestureEvent received from the HAL. + */ + virtual void handleGestureEvent(const GestureEvent& event) + 8009e74: b480 push {r7} + 8009e76: b083 sub sp, #12 + 8009e78: af00 add r7, sp, #0 + 8009e7a: 6078 str r0, [r7, #4] + 8009e7c: 6039 str r1, [r7, #0] + { + } + 8009e7e: bf00 nop + 8009e80: 370c adds r7, #12 + 8009e82: 46bd mov sp, r7 + 8009e84: f85d 7b04 ldr.w r7, [sp], #4 + 8009e88: 4770 bx lr + +08009e8a <_ZN8touchgfx8Drawable14setWidthHeightEss>: + * coordinates). + * + * @param width The width. + * @param height The height. + */ + void setWidthHeight(int16_t width, int16_t height) + 8009e8a: b580 push {r7, lr} + 8009e8c: b082 sub sp, #8 + 8009e8e: af00 add r7, sp, #0 + 8009e90: 6078 str r0, [r7, #4] + 8009e92: 460b mov r3, r1 + 8009e94: 807b strh r3, [r7, #2] + 8009e96: 4613 mov r3, r2 + 8009e98: 803b strh r3, [r7, #0] + { + setWidth(width); + 8009e9a: 687b ldr r3, [r7, #4] + 8009e9c: 681b ldr r3, [r3, #0] + 8009e9e: 3338 adds r3, #56 ; 0x38 + 8009ea0: 681b ldr r3, [r3, #0] + 8009ea2: f9b7 2002 ldrsh.w r2, [r7, #2] + 8009ea6: 4611 mov r1, r2 + 8009ea8: 6878 ldr r0, [r7, #4] + 8009eaa: 4798 blx r3 + setHeight(height); + 8009eac: 687b ldr r3, [r7, #4] + 8009eae: 681b ldr r3, [r3, #0] + 8009eb0: 333c adds r3, #60 ; 0x3c + 8009eb2: 681b ldr r3, [r3, #0] + 8009eb4: f9b7 2000 ldrsh.w r2, [r7] + 8009eb8: 4611 mov r1, r2 + 8009eba: 6878 ldr r0, [r7, #4] + 8009ebc: 4798 blx r3 + } + 8009ebe: bf00 nop + 8009ec0: 3708 adds r7, #8 + 8009ec2: 46bd mov sp, r7 + 8009ec4: bd80 pop {r7, pc} + +08009ec6 <_ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE>: + * ignores the event. The event is only received if the drawable is touchable and + * visible. + * + * @param event The DragEvent received from the HAL. + */ + virtual void handleDragEvent(const DragEvent& event) + 8009ec6: b480 push {r7} + 8009ec8: b083 sub sp, #12 + 8009eca: af00 add r7, sp, #0 + 8009ecc: 6078 str r0, [r7, #4] + 8009ece: 6039 str r1, [r7, #0] + { + } + 8009ed0: bf00 nop + 8009ed2: 370c adds r7, #12 + 8009ed4: 46bd mov sp, r7 + 8009ed6: f85d 7b04 ldr.w r7, [sp], #4 + 8009eda: 4770 bx lr + +08009edc <_ZN8touchgfx8Drawable15handleTickEventEv>: + * Called periodically by the framework if the Drawable instance has subscribed to timer + * ticks. + * + * @see Application::registerTimerWidget + */ + virtual void handleTickEvent() + 8009edc: b480 push {r7} + 8009ede: b083 sub sp, #12 + 8009ee0: af00 add r7, sp, #0 + 8009ee2: 6078 str r0, [r7, #4] + { + } + 8009ee4: bf00 nop + 8009ee6: 370c adds r7, #12 + 8009ee8: 46bd mov sp, r7 + 8009eea: f85d 7b04 ldr.w r7, [sp], #4 + 8009eee: 4770 bx lr + +08009ef0 <_ZNK8touchgfx8Drawable9isVisibleEv>: + * + * @return true if the Drawable is visible. + * + * @see setVisible + */ + bool isVisible() const + 8009ef0: b480 push {r7} + 8009ef2: b083 sub sp, #12 + 8009ef4: af00 add r7, sp, #0 + 8009ef6: 6078 str r0, [r7, #4] + { + return visible; + 8009ef8: 687b ldr r3, [r7, #4] + 8009efa: f893 3025 ldrb.w r3, [r3, #37] ; 0x25 + } + 8009efe: 4618 mov r0, r3 + 8009f00: 370c adds r7, #12 + 8009f02: 46bd mov sp, r7 + 8009f04: f85d 7b04 ldr.w r7, [sp], #4 + 8009f08: 4770 bx lr + +08009f0a <_ZNK8touchgfx8Drawable11isTouchableEv>: + * + * @return True if touch events are received. + * + * @see setTouchable + */ + bool isTouchable() const + 8009f0a: b480 push {r7} + 8009f0c: b083 sub sp, #12 + 8009f0e: af00 add r7, sp, #0 + 8009f10: 6078 str r0, [r7, #4] + { + return touchable; + 8009f12: 687b ldr r3, [r7, #4] + 8009f14: f893 3024 ldrb.w r3, [r3, #36] ; 0x24 + } + 8009f18: 4618 mov r0, r3 + 8009f1a: 370c adds r7, #12 + 8009f1c: 46bd mov sp, r7 + 8009f1e: f85d 7b04 ldr.w r7, [sp], #4 + 8009f22: 4770 bx lr + +08009f24 <_ZN8touchgfx8Drawable6moveToEss>: + * + * @see moveRelative, setXY + * + * @note Will redraw the appropriate areas of the screen. + */ + virtual void moveTo(int16_t x, int16_t y) + 8009f24: b580 push {r7, lr} + 8009f26: b082 sub sp, #8 + 8009f28: af00 add r7, sp, #0 + 8009f2a: 6078 str r0, [r7, #4] + 8009f2c: 460b mov r3, r1 + 8009f2e: 807b strh r3, [r7, #2] + 8009f30: 4613 mov r3, r2 + 8009f32: 803b strh r3, [r7, #0] + { + moveRelative(x - rect.x, y - rect.y); + 8009f34: 687b ldr r3, [r7, #4] + 8009f36: 681b ldr r3, [r3, #0] + 8009f38: 3354 adds r3, #84 ; 0x54 + 8009f3a: 681b ldr r3, [r3, #0] + 8009f3c: 8879 ldrh r1, [r7, #2] + 8009f3e: 687a ldr r2, [r7, #4] + 8009f40: f9b2 2004 ldrsh.w r2, [r2, #4] + 8009f44: b292 uxth r2, r2 + 8009f46: 1a8a subs r2, r1, r2 + 8009f48: b292 uxth r2, r2 + 8009f4a: b210 sxth r0, r2 + 8009f4c: 8839 ldrh r1, [r7, #0] + 8009f4e: 687a ldr r2, [r7, #4] + 8009f50: f9b2 2006 ldrsh.w r2, [r2, #6] + 8009f54: b292 uxth r2, r2 + 8009f56: 1a8a subs r2, r1, r2 + 8009f58: b292 uxth r2, r2 + 8009f5a: b212 sxth r2, r2 + 8009f5c: 4601 mov r1, r0 + 8009f5e: 6878 ldr r0, [r7, #4] + 8009f60: 4798 blx r3 + } + 8009f62: bf00 nop + 8009f64: 3708 adds r7, #8 + 8009f66: 46bd mov sp, r7 + 8009f68: bd80 pop {r7, pc} + +08009f6a <_ZN8touchgfx8Drawable19resetDrawChainCacheEv>: + * + * Reset cached coordinate data. + * + * @note For TouchGFX internal use only. + */ + void resetDrawChainCache() + 8009f6a: b480 push {r7} + 8009f6c: b083 sub sp, #12 + 8009f6e: af00 add r7, sp, #0 + 8009f70: 6078 str r0, [r7, #4] + { + // Resetting the cached indicators + cachedVisibleRect.x = UNCACHED_INDICATOR; + 8009f72: 687b ldr r3, [r7, #4] + 8009f74: f64f 72ff movw r2, #65535 ; 0xffff + 8009f78: 819a strh r2, [r3, #12] + cachedAbsX = UNCACHED_INDICATOR; + 8009f7a: 687b ldr r3, [r7, #4] + 8009f7c: f64f 72ff movw r2, #65535 ; 0xffff + 8009f80: 841a strh r2, [r3, #32] + cachedAbsY = UNCACHED_INDICATOR; + 8009f82: 687b ldr r3, [r7, #4] + 8009f84: f64f 72ff movw r2, #65535 ; 0xffff + 8009f88: 845a strh r2, [r3, #34] ; 0x22 + } + 8009f8a: bf00 nop + 8009f8c: 370c adds r7, #12 + 8009f8e: 46bd mov sp, r7 + 8009f90: f85d 7b04 ldr.w r7, [sp], #4 + 8009f94: 4770 bx lr + +08009f96 <_ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_>: + * @param invalidatedArea Include drawables that intersect with this area only. + * @param [in,out] nextPreviousElement Modifiable element in linked list. + * + * @note For TouchGFX internal use only. + */ + virtual void setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement) + 8009f96: b580 push {r7, lr} + 8009f98: b084 sub sp, #16 + 8009f9a: af00 add r7, sp, #0 + 8009f9c: 60f8 str r0, [r7, #12] + 8009f9e: 60b9 str r1, [r7, #8] + 8009fa0: 607a str r2, [r7, #4] + { + resetDrawChainCache(); + 8009fa2: 68f8 ldr r0, [r7, #12] + 8009fa4: f7ff ffe1 bl 8009f6a <_ZN8touchgfx8Drawable19resetDrawChainCacheEv> + nextDrawChainElement = *nextPreviousElement; + 8009fa8: 687b ldr r3, [r7, #4] + 8009faa: 681a ldr r2, [r3, #0] + 8009fac: 68fb ldr r3, [r7, #12] + 8009fae: 61da str r2, [r3, #28] + *nextPreviousElement = this; + 8009fb0: 687b ldr r3, [r7, #4] + 8009fb2: 68fa ldr r2, [r7, #12] + 8009fb4: 601a str r2, [r3, #0] + } + 8009fb6: bf00 nop + 8009fb8: 3710 adds r7, #16 + 8009fba: 46bd mov sp, r7 + 8009fbc: bd80 pop {r7, pc} + +08009fbe <_ZN8touchgfx3HAL15getAuxiliaryLCDEv>: + /** + * Get the auxiliary LCD class attached to the HAL instance if any. + * + * @return A pointer on the axiliary LCD class attached to the HAL instance. + */ + LCD* getAuxiliaryLCD() + 8009fbe: b480 push {r7} + 8009fc0: b083 sub sp, #12 + 8009fc2: af00 add r7, sp, #0 + 8009fc4: 6078 str r0, [r7, #4] + { + return auxiliaryLCD; + 8009fc6: 687b ldr r3, [r7, #4] + 8009fc8: 6cdb ldr r3, [r3, #76] ; 0x4c + } + 8009fca: 4618 mov r0, r3 + 8009fcc: 370c adds r7, #12 + 8009fce: 46bd mov sp, r7 + 8009fd0: f85d 7b04 ldr.w r7, [sp], #4 + 8009fd4: 4770 bx lr + ... + +08009fd8 <_ZN8touchgfx6ScreenD1Ev>: +public: + /** Initializes a new instance of the Screen class. */ + Screen(); + + /** Finalizes an instance of the Screen class. */ + virtual ~Screen() + 8009fd8: b580 push {r7, lr} + 8009fda: b082 sub sp, #8 + 8009fdc: af00 add r7, sp, #0 + 8009fde: 6078 str r0, [r7, #4] + { + 8009fe0: 4a06 ldr r2, [pc, #24] ; (8009ffc <_ZN8touchgfx6ScreenD1Ev+0x24>) + 8009fe2: 687b ldr r3, [r7, #4] + 8009fe4: 601a str r2, [r3, #0] + 8009fe6: 687b ldr r3, [r7, #4] + 8009fe8: 3304 adds r3, #4 + 8009fea: 4618 mov r0, r3 + 8009fec: f000 fd6a bl 800aac4 <_ZN8touchgfx9ContainerD1Ev> + } + 8009ff0: 687b ldr r3, [r7, #4] + 8009ff2: 4618 mov r0, r3 + 8009ff4: 3708 adds r7, #8 + 8009ff6: 46bd mov sp, r7 + 8009ff8: bd80 pop {r7, pc} + 8009ffa: bf00 nop + 8009ffc: 0802084c .word 0x0802084c + +0800a000 <_ZN8touchgfx6ScreenD0Ev>: + virtual ~Screen() + 800a000: b580 push {r7, lr} + 800a002: b082 sub sp, #8 + 800a004: af00 add r7, sp, #0 + 800a006: 6078 str r0, [r7, #4] + } + 800a008: 6878 ldr r0, [r7, #4] + 800a00a: f7ff ffe5 bl 8009fd8 <_ZN8touchgfx6ScreenD1Ev> + 800a00e: 213c movs r1, #60 ; 0x3c + 800a010: 6878 ldr r0, [r7, #4] + 800a012: f012 fe74 bl 801ccfe <_ZdlPvj> + 800a016: 687b ldr r3, [r7, #4] + 800a018: 4618 mov r0, r3 + 800a01a: 3708 adds r7, #8 + 800a01c: 46bd mov sp, r7 + 800a01e: bd80 pop {r7, pc} + +0800a020 <_ZN8touchgfx6Screen11setupScreenEv>: + * version does nothing, but place any screen specific initialization code in an + * overridden version. + * + * @see Application::switchScreen + */ + virtual void setupScreen() + 800a020: b480 push {r7} + 800a022: b083 sub sp, #12 + 800a024: af00 add r7, sp, #0 + 800a026: 6078 str r0, [r7, #4] + { + } + 800a028: bf00 nop + 800a02a: 370c adds r7, #12 + 800a02c: 46bd mov sp, r7 + 800a02e: f85d 7b04 ldr.w r7, [sp], #4 + 800a032: 4770 bx lr + +0800a034 <_ZN8touchgfx6Screen15afterTransitionEv>: + * version does nothing, but override to do screen specific initialization code that has + * to be done after the transition to the screen. + * + * @see Application::handleTickEvent + */ + virtual void afterTransition() + 800a034: b480 push {r7} + 800a036: b083 sub sp, #12 + 800a038: af00 add r7, sp, #0 + 800a03a: 6078 str r0, [r7, #4] + { + } + 800a03c: bf00 nop + 800a03e: 370c adds r7, #12 + 800a040: 46bd mov sp, r7 + 800a042: f85d 7b04 ldr.w r7, [sp], #4 + 800a046: 4770 bx lr + +0800a048 <_ZN8touchgfx6Screen14tearDownScreenEv>: + * Base version does nothing, but place any screen specific cleanup code in an + * overridden version. + * + * @see Application::switchScreen + */ + virtual void tearDownScreen() + 800a048: b480 push {r7} + 800a04a: b083 sub sp, #12 + 800a04c: af00 add r7, sp, #0 + 800a04e: 6078 str r0, [r7, #4] + { + } + 800a050: bf00 nop + 800a052: 370c adds r7, #12 + 800a054: 46bd mov sp, r7 + 800a056: f85d 7b04 ldr.w r7, [sp], #4 + 800a05a: 4770 bx lr + +0800a05c <_ZN8touchgfx6Screen15handleTickEventEv>: + + /** + * Called by the Application on the current screen with a frequency of + * Application::TICK_INTERVAL_MS. + */ + virtual void handleTickEvent() + 800a05c: b480 push {r7} + 800a05e: b083 sub sp, #12 + 800a060: af00 add r7, sp, #0 + 800a062: 6078 str r0, [r7, #4] + { + } + 800a064: bf00 nop + 800a066: 370c adds r7, #12 + 800a068: 46bd mov sp, r7 + 800a06a: f85d 7b04 ldr.w r7, [sp], #4 + 800a06e: 4770 bx lr + +0800a070 <_ZN8touchgfx6Screen14handleKeyEventEh>: + * Called by the Application on the reception of a "key", the meaning of which is + * platform/application specific. Default implementation does nothing. + * + * @param key The key to handle. + */ + virtual void handleKeyEvent(uint8_t key) + 800a070: b480 push {r7} + 800a072: b083 sub sp, #12 + 800a074: af00 add r7, sp, #0 + 800a076: 6078 str r0, [r7, #4] + 800a078: 460b mov r3, r1 + 800a07a: 70fb strb r3, [r7, #3] + { + } + 800a07c: bf00 nop + 800a07e: 370c adds r7, #12 + 800a080: 46bd mov sp, r7 + 800a082: f85d 7b04 ldr.w r7, [sp], #4 + 800a086: 4770 bx lr + +0800a088 <_ZN8touchgfx6Screen3addERNS_8DrawableE>: + * @param [in] d The Drawable to add. + * + * @note Must not be called with a Drawable that was already added to the screen. If in doubt, + * call remove() first. + */ + void add(Drawable& d) + 800a088: b580 push {r7, lr} + 800a08a: b082 sub sp, #8 + 800a08c: af00 add r7, sp, #0 + 800a08e: 6078 str r0, [r7, #4] + 800a090: 6039 str r1, [r7, #0] + { + container.add(d); + 800a092: 687b ldr r3, [r7, #4] + 800a094: 3304 adds r3, #4 + 800a096: 6839 ldr r1, [r7, #0] + 800a098: 4618 mov r0, r3 + 800a09a: f003 fa8f bl 800d5bc <_ZN8touchgfx9Container3addERNS_8DrawableE> + } + 800a09e: bf00 nop + 800a0a0: 3708 adds r7, #8 + 800a0a2: 46bd mov sp, r7 + 800a0a4: bd80 pop {r7, pc} + +0800a0a6 <_ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE>: + * + * @param x Not used since this Widget is the only "child". + * @param y Not used since this Widget is the only "child". + * @param [out] last Result, the address of the actual instance of the Widget. + */ + virtual void getLastChild(int16_t x, int16_t y, Drawable** last) + 800a0a6: b580 push {r7, lr} + 800a0a8: b084 sub sp, #16 + 800a0aa: af00 add r7, sp, #0 + 800a0ac: 60f8 str r0, [r7, #12] + 800a0ae: 607b str r3, [r7, #4] + 800a0b0: 460b mov r3, r1 + 800a0b2: 817b strh r3, [r7, #10] + 800a0b4: 4613 mov r3, r2 + 800a0b6: 813b strh r3, [r7, #8] + { + (void)x; + (void)y; + if (isVisible() && isTouchable()) + 800a0b8: 68fb ldr r3, [r7, #12] + 800a0ba: 4618 mov r0, r3 + 800a0bc: f7ff ff18 bl 8009ef0 <_ZNK8touchgfx8Drawable9isVisibleEv> + 800a0c0: 4603 mov r3, r0 + 800a0c2: 2b00 cmp r3, #0 + 800a0c4: d008 beq.n 800a0d8 <_ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE+0x32> + 800a0c6: 68fb ldr r3, [r7, #12] + 800a0c8: 4618 mov r0, r3 + 800a0ca: f7ff ff1e bl 8009f0a <_ZNK8touchgfx8Drawable11isTouchableEv> + 800a0ce: 4603 mov r3, r0 + 800a0d0: 2b00 cmp r3, #0 + 800a0d2: d001 beq.n 800a0d8 <_ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE+0x32> + 800a0d4: 2301 movs r3, #1 + 800a0d6: e000 b.n 800a0da <_ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE+0x34> + 800a0d8: 2300 movs r3, #0 + 800a0da: 2b00 cmp r3, #0 + 800a0dc: d002 beq.n 800a0e4 <_ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE+0x3e> + { + *last = this; + 800a0de: 68fa ldr r2, [r7, #12] + 800a0e0: 687b ldr r3, [r7, #4] + 800a0e2: 601a str r2, [r3, #0] + } + } + 800a0e4: bf00 nop + 800a0e6: 3710 adds r7, #16 + 800a0e8: 46bd mov sp, r7 + 800a0ea: bd80 pop {r7, pc} + +0800a0ec <_ZN8touchgfx6WidgetC1Ev>: +class Widget : public Drawable + 800a0ec: b580 push {r7, lr} + 800a0ee: b082 sub sp, #8 + 800a0f0: af00 add r7, sp, #0 + 800a0f2: 6078 str r0, [r7, #4] + 800a0f4: 687b ldr r3, [r7, #4] + 800a0f6: 4618 mov r0, r3 + 800a0f8: f7ff fdbe bl 8009c78 <_ZN8touchgfx8DrawableC1Ev> + 800a0fc: 4a03 ldr r2, [pc, #12] ; (800a10c <_ZN8touchgfx6WidgetC1Ev+0x20>) + 800a0fe: 687b ldr r3, [r7, #4] + 800a100: 601a str r2, [r3, #0] + 800a102: 687b ldr r3, [r7, #4] + 800a104: 4618 mov r0, r3 + 800a106: 3708 adds r7, #8 + 800a108: 46bd mov sp, r7 + 800a10a: bd80 pop {r7, pc} + 800a10c: 0801eed4 .word 0x0801eed4 + +0800a110 <_ZN8touchgfx6WidgetD1Ev>: + 800a110: b580 push {r7, lr} + 800a112: b082 sub sp, #8 + 800a114: af00 add r7, sp, #0 + 800a116: 6078 str r0, [r7, #4] + 800a118: 4a05 ldr r2, [pc, #20] ; (800a130 <_ZN8touchgfx6WidgetD1Ev+0x20>) + 800a11a: 687b ldr r3, [r7, #4] + 800a11c: 601a str r2, [r3, #0] + 800a11e: 687b ldr r3, [r7, #4] + 800a120: 4618 mov r0, r3 + 800a122: f7ff fdd9 bl 8009cd8 <_ZN8touchgfx8DrawableD1Ev> + 800a126: 687b ldr r3, [r7, #4] + 800a128: 4618 mov r0, r3 + 800a12a: 3708 adds r7, #8 + 800a12c: 46bd mov sp, r7 + 800a12e: bd80 pop {r7, pc} + 800a130: 0801eed4 .word 0x0801eed4 + +0800a134 <_ZN8touchgfx6WidgetD0Ev>: + 800a134: b580 push {r7, lr} + 800a136: b082 sub sp, #8 + 800a138: af00 add r7, sp, #0 + 800a13a: 6078 str r0, [r7, #4] + 800a13c: 6878 ldr r0, [r7, #4] + 800a13e: f7ff ffe7 bl 800a110 <_ZN8touchgfx6WidgetD1Ev> + 800a142: 2128 movs r1, #40 ; 0x28 + 800a144: 6878 ldr r0, [r7, #4] + 800a146: f012 fdda bl 801ccfe <_ZdlPvj> + 800a14a: 687b ldr r3, [r7, #4] + 800a14c: 4618 mov r0, r3 + 800a14e: 3708 adds r7, #8 + 800a150: 46bd mov sp, r7 + 800a152: bd80 pop {r7, pc} + +0800a154 <_ZN8touchgfx3BoxC1Ev>: + */ +class Box : public Widget +{ +public: + /** Construct a new Box with a default alpha value of 255 (solid) */ + Box() + 800a154: b580 push {r7, lr} + 800a156: b082 sub sp, #8 + 800a158: af00 add r7, sp, #0 + 800a15a: 6078 str r0, [r7, #4] + : Widget(), alpha(255), color(0) + 800a15c: 687b ldr r3, [r7, #4] + 800a15e: 4618 mov r0, r3 + 800a160: 2326 movs r3, #38 ; 0x26 + 800a162: 461a mov r2, r3 + 800a164: 2100 movs r1, #0 + 800a166: f012 fe77 bl 801ce58 + 800a16a: 687b ldr r3, [r7, #4] + 800a16c: 4618 mov r0, r3 + 800a16e: f7ff ffbd bl 800a0ec <_ZN8touchgfx6WidgetC1Ev> + 800a172: 4a09 ldr r2, [pc, #36] ; (800a198 <_ZN8touchgfx3BoxC1Ev+0x44>) + 800a174: 687b ldr r3, [r7, #4] + 800a176: 601a str r2, [r3, #0] + 800a178: 687b ldr r3, [r7, #4] + 800a17a: 22ff movs r2, #255 ; 0xff + 800a17c: f883 2026 strb.w r2, [r3, #38] ; 0x26 + 800a180: 687b ldr r3, [r7, #4] + 800a182: 3328 adds r3, #40 ; 0x28 + 800a184: 2100 movs r1, #0 + 800a186: 4618 mov r0, r3 + 800a188: f7ff fd44 bl 8009c14 <_ZN8touchgfx9colortypeC1Em> + { + } + 800a18c: 687b ldr r3, [r7, #4] + 800a18e: 4618 mov r0, r3 + 800a190: 3708 adds r7, #8 + 800a192: 46bd mov sp, r7 + 800a194: bd80 pop {r7, pc} + 800a196: bf00 nop + 800a198: 080202c0 .word 0x080202c0 + +0800a19c <_ZN8touchgfx3Box8setColorENS_9colortypeE>: + * + * @param color The color of the box. + * + * @see getColor, Color::getColorFrom24BitRGB + */ + void setColor(colortype color) + 800a19c: b480 push {r7} + 800a19e: b083 sub sp, #12 + 800a1a0: af00 add r7, sp, #0 + 800a1a2: 6078 str r0, [r7, #4] + 800a1a4: 6039 str r1, [r7, #0] + { + this->color = color; + 800a1a6: 687b ldr r3, [r7, #4] + 800a1a8: 683a ldr r2, [r7, #0] + 800a1aa: 629a str r2, [r3, #40] ; 0x28 + } + 800a1ac: bf00 nop + 800a1ae: 370c adds r7, #12 + 800a1b0: 46bd mov sp, r7 + 800a1b2: f85d 7b04 ldr.w r7, [sp], #4 + 800a1b6: 4770 bx lr + +0800a1b8 <_ZN8touchgfx15AbstractPainterC1Ev>: + */ +class AbstractPainter +{ +public: + /** Initializes a new instance of the AbstractPainter class. */ + AbstractPainter() + 800a1b8: b480 push {r7} + 800a1ba: b083 sub sp, #12 + 800a1bc: af00 add r7, sp, #0 + 800a1be: 6078 str r0, [r7, #4] + : areaOffsetX(0), + areaOffsetY(0), + widgetAlpha(255) + 800a1c0: 4a09 ldr r2, [pc, #36] ; (800a1e8 <_ZN8touchgfx15AbstractPainterC1Ev+0x30>) + 800a1c2: 687b ldr r3, [r7, #4] + 800a1c4: 601a str r2, [r3, #0] + 800a1c6: 687b ldr r3, [r7, #4] + 800a1c8: 2200 movs r2, #0 + 800a1ca: 809a strh r2, [r3, #4] + 800a1cc: 687b ldr r3, [r7, #4] + 800a1ce: 2200 movs r2, #0 + 800a1d0: 80da strh r2, [r3, #6] + 800a1d2: 687b ldr r3, [r7, #4] + 800a1d4: 22ff movs r2, #255 ; 0xff + 800a1d6: 721a strb r2, [r3, #8] + { + } + 800a1d8: 687b ldr r3, [r7, #4] + 800a1da: 4618 mov r0, r3 + 800a1dc: 370c adds r7, #12 + 800a1de: 46bd mov sp, r7 + 800a1e0: f85d 7b04 ldr.w r7, [sp], #4 + 800a1e4: 4770 bx lr + 800a1e6: bf00 nop + 800a1e8: 0801eec0 .word 0x0801eec0 + +0800a1ec <_ZN8touchgfx15AbstractPainterD1Ev>: + + /** Finalizes an instance of the AbstractPainter class. */ + virtual ~AbstractPainter() + 800a1ec: b480 push {r7} + 800a1ee: b083 sub sp, #12 + 800a1f0: af00 add r7, sp, #0 + 800a1f2: 6078 str r0, [r7, #4] + { + 800a1f4: 4a04 ldr r2, [pc, #16] ; (800a208 <_ZN8touchgfx15AbstractPainterD1Ev+0x1c>) + 800a1f6: 687b ldr r3, [r7, #4] + 800a1f8: 601a str r2, [r3, #0] + } + 800a1fa: 687b ldr r3, [r7, #4] + 800a1fc: 4618 mov r0, r3 + 800a1fe: 370c adds r7, #12 + 800a200: 46bd mov sp, r7 + 800a202: f85d 7b04 ldr.w r7, [sp], #4 + 800a206: 4770 bx lr + 800a208: 0801eec0 .word 0x0801eec0 + +0800a20c <_ZN8touchgfx15AbstractPainterD0Ev>: + virtual ~AbstractPainter() + 800a20c: b580 push {r7, lr} + 800a20e: b082 sub sp, #8 + 800a210: af00 add r7, sp, #0 + 800a212: 6078 str r0, [r7, #4] + } + 800a214: 6878 ldr r0, [r7, #4] + 800a216: f7ff ffe9 bl 800a1ec <_ZN8touchgfx15AbstractPainterD1Ev> + 800a21a: 210c movs r1, #12 + 800a21c: 6878 ldr r0, [r7, #4] + 800a21e: f012 fd6e bl 801ccfe <_ZdlPvj> + 800a222: 687b ldr r3, [r7, #4] + 800a224: 4618 mov r0, r3 + 800a226: 3708 adds r7, #8 + 800a228: 46bd mov sp, r7 + 800a22a: bd80 pop {r7, pc} + +0800a22c <_ZN8touchgfx7CWRUtil2Q5C1Ev>: + */ + class Q5 + { + public: + /** Initializes a new instance of the Q5 class. */ + Q5() + 800a22c: b480 push {r7} + 800a22e: b083 sub sp, #12 + 800a230: af00 add r7, sp, #0 + 800a232: 6078 str r0, [r7, #4] + : v(0) + 800a234: 687b ldr r3, [r7, #4] + 800a236: 2200 movs r2, #0 + 800a238: 601a str r2, [r3, #0] + { + } + 800a23a: 687b ldr r3, [r7, #4] + 800a23c: 4618 mov r0, r3 + 800a23e: 370c adds r7, #12 + 800a240: 46bd mov sp, r7 + 800a242: f85d 7b04 ldr.w r7, [sp], #4 + 800a246: 4770 bx lr + +0800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei>: + * Constructor from integer. No conversion is done - the integer is assumed to already + * be in Q5 format. + * + * @param i Integer pre-formattet in Q5 format. + */ + explicit Q5(int i) + 800a248: b480 push {r7} + 800a24a: b083 sub sp, #12 + 800a24c: af00 add r7, sp, #0 + 800a24e: 6078 str r0, [r7, #4] + 800a250: 6039 str r1, [r7, #0] + : v(i) + 800a252: 687b ldr r3, [r7, #4] + 800a254: 683a ldr r2, [r7, #0] + 800a256: 601a str r2, [r3, #0] + { + } + 800a258: 687b ldr r3, [r7, #4] + 800a25a: 4618 mov r0, r3 + 800a25c: 370c adds r7, #12 + 800a25e: 46bd mov sp, r7 + 800a260: f85d 7b04 ldr.w r7, [sp], #4 + 800a264: 4770 bx lr + +0800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv>: + /** + * Gets the Q5 as an integer without conversion. + * + * @return The unconverted Q5 value. + */ + operator int() const + 800a266: b480 push {r7} + 800a268: b083 sub sp, #12 + 800a26a: af00 add r7, sp, #0 + 800a26c: 6078 str r0, [r7, #4] + { + return v; + 800a26e: 687b ldr r3, [r7, #4] + 800a270: 681b ldr r3, [r3, #0] + } + 800a272: 4618 mov r0, r3 + 800a274: 370c adds r7, #12 + 800a276: 46bd mov sp, r7 + 800a278: f85d 7b04 ldr.w r7, [sp], #4 + 800a27c: 4770 bx lr + +0800a27e <_ZN8touchgfx7CWRUtil3Q10C1Ei>: + * Constructor from integer. No conversion is done - the integer is assumed to already + * be in Q10 format. + * + * @param i int pre-formattet in Q10 format. + */ + explicit Q10(int i) + 800a27e: b480 push {r7} + 800a280: b083 sub sp, #12 + 800a282: af00 add r7, sp, #0 + 800a284: 6078 str r0, [r7, #4] + 800a286: 6039 str r1, [r7, #0] + : v(i) + 800a288: 687b ldr r3, [r7, #4] + 800a28a: 683a ldr r2, [r7, #0] + 800a28c: 601a str r2, [r3, #0] + { + } + 800a28e: 687b ldr r3, [r7, #4] + 800a290: 4618 mov r0, r3 + 800a292: 370c adds r7, #12 + 800a294: 46bd mov sp, r7 + 800a296: f85d 7b04 ldr.w r7, [sp], #4 + 800a29a: 4770 bx lr + +0800a29c <_ZN8touchgfx12CanvasWidget8setAlphaEh>: + * @see setPainter + */ + virtual AbstractPainter& getPainter() const; + + /** @copydoc Image::setAlpha */ + virtual void setAlpha(uint8_t newAlpha) + 800a29c: b480 push {r7} + 800a29e: b083 sub sp, #12 + 800a2a0: af00 add r7, sp, #0 + 800a2a2: 6078 str r0, [r7, #4] + 800a2a4: 460b mov r3, r1 + 800a2a6: 70fb strb r3, [r7, #3] + { + alpha = newAlpha; + 800a2a8: 687b ldr r3, [r7, #4] + 800a2aa: 78fa ldrb r2, [r7, #3] + 800a2ac: f883 2026 strb.w r2, [r3, #38] ; 0x26 + } + 800a2b0: bf00 nop + 800a2b2: 370c adds r7, #12 + 800a2b4: 46bd mov sp, r7 + 800a2b6: f85d 7b04 ldr.w r7, [sp], #4 + 800a2ba: 4770 bx lr + +0800a2bc <_ZNK8touchgfx12CanvasWidget8getAlphaEv>: + + /** @copydoc Image::getAlpha() */ + virtual uint8_t getAlpha() const + 800a2bc: b480 push {r7} + 800a2be: b083 sub sp, #12 + 800a2c0: af00 add r7, sp, #0 + 800a2c2: 6078 str r0, [r7, #4] + { + return alpha; + 800a2c4: 687b ldr r3, [r7, #4] + 800a2c6: f893 3026 ldrb.w r3, [r3, #38] ; 0x26 + } + 800a2ca: 4618 mov r0, r3 + 800a2cc: 370c adds r7, #12 + 800a2ce: 46bd mov sp, r7 + 800a2d0: f85d 7b04 ldr.w r7, [sp], #4 + 800a2d4: 4770 bx lr + ... + +0800a2d8 <_ZN8touchgfx21AbstractPainterRGB888C1Ev>: + * @see AbstractPainter + */ +class AbstractPainterRGB888 : public AbstractPainter +{ +public: + AbstractPainterRGB888() + 800a2d8: b580 push {r7, lr} + 800a2da: b084 sub sp, #16 + 800a2dc: af00 add r7, sp, #0 + 800a2de: 6078 str r0, [r7, #4] + : AbstractPainter(), currentX(0), currentY(0) + 800a2e0: 687b ldr r3, [r7, #4] + 800a2e2: 4618 mov r0, r3 + 800a2e4: f7ff ff68 bl 800a1b8 <_ZN8touchgfx15AbstractPainterC1Ev> + 800a2e8: 4a29 ldr r2, [pc, #164] ; (800a390 <_ZN8touchgfx21AbstractPainterRGB888C1Ev+0xb8>) + 800a2ea: 687b ldr r3, [r7, #4] + 800a2ec: 601a str r2, [r3, #0] + 800a2ee: 687b ldr r3, [r7, #4] + 800a2f0: 2200 movs r2, #0 + 800a2f2: 60da str r2, [r3, #12] + 800a2f4: 687b ldr r3, [r7, #4] + 800a2f6: 2200 movs r2, #0 + 800a2f8: 611a str r2, [r3, #16] + 800a2fa: 2301 movs r3, #1 + 800a2fc: 73fb strb r3, [r7, #15] + * + * @return True if the format matches the framebuffer format, false otherwise. + */ + FORCE_INLINE_FUNCTION static bool compatibleFramebuffer(Bitmap::BitmapFormat format) + { + bool compat = HAL::lcd().framebufferFormat() == format; + 800a2fe: f7ff f811 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800a302: 4603 mov r3, r0 + 800a304: 681a ldr r2, [r3, #0] + 800a306: 322c adds r2, #44 ; 0x2c + 800a308: 6812 ldr r2, [r2, #0] + 800a30a: 4618 mov r0, r3 + 800a30c: 4790 blx r2 + 800a30e: 4603 mov r3, r0 + 800a310: 461a mov r2, r3 + 800a312: 7bfb ldrb r3, [r7, #15] + 800a314: 4293 cmp r3, r2 + 800a316: bf0c ite eq + 800a318: 2301 moveq r3, #1 + 800a31a: 2300 movne r3, #0 + 800a31c: 73bb strb r3, [r7, #14] + if (HAL::getInstance()->getAuxiliaryLCD()) + 800a31e: f7fe fff5 bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800a322: 4603 mov r3, r0 + 800a324: 4618 mov r0, r3 + 800a326: f7ff fe4a bl 8009fbe <_ZN8touchgfx3HAL15getAuxiliaryLCDEv> + 800a32a: 4603 mov r3, r0 + 800a32c: 2b00 cmp r3, #0 + 800a32e: bf14 ite ne + 800a330: 2301 movne r3, #1 + 800a332: 2300 moveq r3, #0 + 800a334: b2db uxtb r3, r3 + 800a336: 2b00 cmp r3, #0 + 800a338: d01b beq.n 800a372 <_ZN8touchgfx21AbstractPainterRGB888C1Ev+0x9a> + { + compat |= HAL::getInstance()->getAuxiliaryLCD()->framebufferFormat() == format; + 800a33a: f7fe ffe7 bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800a33e: 4603 mov r3, r0 + 800a340: 4618 mov r0, r3 + 800a342: f7ff fe3c bl 8009fbe <_ZN8touchgfx3HAL15getAuxiliaryLCDEv> + 800a346: 4603 mov r3, r0 + 800a348: 681a ldr r2, [r3, #0] + 800a34a: 322c adds r2, #44 ; 0x2c + 800a34c: 6812 ldr r2, [r2, #0] + 800a34e: 4618 mov r0, r3 + 800a350: 4790 blx r2 + 800a352: 4603 mov r3, r0 + 800a354: 461a mov r2, r3 + 800a356: 7bfb ldrb r3, [r7, #15] + 800a358: 4293 cmp r3, r2 + 800a35a: bf0c ite eq + 800a35c: 2301 moveq r3, #1 + 800a35e: 2300 movne r3, #0 + 800a360: b2da uxtb r2, r3 + 800a362: 7bbb ldrb r3, [r7, #14] + 800a364: 4313 orrs r3, r2 + 800a366: b2db uxtb r3, r3 + 800a368: 2b00 cmp r3, #0 + 800a36a: bf14 ite ne + 800a36c: 2301 movne r3, #1 + 800a36e: 2300 moveq r3, #0 + 800a370: 73bb strb r3, [r7, #14] + } + return compat; + 800a372: 7bbb ldrb r3, [r7, #14] + { + assert(compatibleFramebuffer(Bitmap::RGB888) && "The chosen painter only works with RGB888 displays"); + 800a374: 2b00 cmp r3, #0 + 800a376: d105 bne.n 800a384 <_ZN8touchgfx21AbstractPainterRGB888C1Ev+0xac> + 800a378: 4b06 ldr r3, [pc, #24] ; (800a394 <_ZN8touchgfx21AbstractPainterRGB888C1Ev+0xbc>) + 800a37a: 4a07 ldr r2, [pc, #28] ; (800a398 <_ZN8touchgfx21AbstractPainterRGB888C1Ev+0xc0>) + 800a37c: 2128 movs r1, #40 ; 0x28 + 800a37e: 4807 ldr r0, [pc, #28] ; (800a39c <_ZN8touchgfx21AbstractPainterRGB888C1Ev+0xc4>) + 800a380: f012 fcec bl 801cd5c <__assert_func> + 800a384: bf00 nop + } + 800a386: 687b ldr r3, [r7, #4] + 800a388: 4618 mov r0, r3 + 800a38a: 3710 adds r7, #16 + 800a38c: 46bd mov sp, r7 + 800a38e: bd80 pop {r7, pc} + 800a390: 0802014c .word 0x0802014c + 800a394: 0801e20c .word 0x0801e20c + 800a398: 0801e26c .word 0x0801e26c + 800a39c: 0801e2a8 .word 0x0801e2a8 + +0800a3a0 <_ZN8touchgfx21AbstractPainterRGB888D1Ev>: +class AbstractPainterRGB888 : public AbstractPainter + 800a3a0: b580 push {r7, lr} + 800a3a2: b082 sub sp, #8 + 800a3a4: af00 add r7, sp, #0 + 800a3a6: 6078 str r0, [r7, #4] + 800a3a8: 4a05 ldr r2, [pc, #20] ; (800a3c0 <_ZN8touchgfx21AbstractPainterRGB888D1Ev+0x20>) + 800a3aa: 687b ldr r3, [r7, #4] + 800a3ac: 601a str r2, [r3, #0] + 800a3ae: 687b ldr r3, [r7, #4] + 800a3b0: 4618 mov r0, r3 + 800a3b2: f7ff ff1b bl 800a1ec <_ZN8touchgfx15AbstractPainterD1Ev> + 800a3b6: 687b ldr r3, [r7, #4] + 800a3b8: 4618 mov r0, r3 + 800a3ba: 3708 adds r7, #8 + 800a3bc: 46bd mov sp, r7 + 800a3be: bd80 pop {r7, pc} + 800a3c0: 0802014c .word 0x0802014c + +0800a3c4 <_ZN8touchgfx21AbstractPainterRGB888D0Ev>: + 800a3c4: b580 push {r7, lr} + 800a3c6: b082 sub sp, #8 + 800a3c8: af00 add r7, sp, #0 + 800a3ca: 6078 str r0, [r7, #4] + 800a3cc: 6878 ldr r0, [r7, #4] + 800a3ce: f7ff ffe7 bl 800a3a0 <_ZN8touchgfx21AbstractPainterRGB888D1Ev> + 800a3d2: 2114 movs r1, #20 + 800a3d4: 6878 ldr r0, [r7, #4] + 800a3d6: f012 fc92 bl 801ccfe <_ZdlPvj> + 800a3da: 687b ldr r3, [r7, #4] + 800a3dc: 4618 mov r0, r3 + 800a3de: 3708 adds r7, #8 + 800a3e0: 46bd mov sp, r7 + 800a3e2: bd80 pop {r7, pc} + +0800a3e4 <_ZN8touchgfx13PainterRGB888C1ENS_9colortypeE>: + /** + * Initializes a new instance of the PainterRGB888 class. + * + * @param color (Optional) the color, default is black. + */ + PainterRGB888(colortype color = 0) + 800a3e4: b580 push {r7, lr} + 800a3e6: b082 sub sp, #8 + 800a3e8: af00 add r7, sp, #0 + 800a3ea: 6078 str r0, [r7, #4] + 800a3ec: 6039 str r1, [r7, #0] + : AbstractPainterRGB888(), painterRed(0), painterGreen(0), painterBlue(0) + 800a3ee: 687b ldr r3, [r7, #4] + 800a3f0: 4618 mov r0, r3 + 800a3f2: f7ff ff71 bl 800a2d8 <_ZN8touchgfx21AbstractPainterRGB888C1Ev> + 800a3f6: 4a0a ldr r2, [pc, #40] ; (800a420 <_ZN8touchgfx13PainterRGB888C1ENS_9colortypeE+0x3c>) + 800a3f8: 687b ldr r3, [r7, #4] + 800a3fa: 601a str r2, [r3, #0] + 800a3fc: 687b ldr r3, [r7, #4] + 800a3fe: 2200 movs r2, #0 + 800a400: 751a strb r2, [r3, #20] + 800a402: 687b ldr r3, [r7, #4] + 800a404: 2200 movs r2, #0 + 800a406: 755a strb r2, [r3, #21] + 800a408: 687b ldr r3, [r7, #4] + 800a40a: 2200 movs r2, #0 + 800a40c: 759a strb r2, [r3, #22] + { + setColor(color); + 800a40e: 6839 ldr r1, [r7, #0] + 800a410: 6878 ldr r0, [r7, #4] + 800a412: f000 f807 bl 800a424 <_ZN8touchgfx13PainterRGB8888setColorENS_9colortypeE> + } + 800a416: 687b ldr r3, [r7, #4] + 800a418: 4618 mov r0, r3 + 800a41a: 3708 adds r7, #8 + 800a41c: 46bd mov sp, r7 + 800a41e: bd80 pop {r7, pc} + 800a420: 0802016c .word 0x0802016c + +0800a424 <_ZN8touchgfx13PainterRGB8888setColorENS_9colortypeE>: + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + 800a424: b580 push {r7, lr} + 800a426: b086 sub sp, #24 + 800a428: af00 add r7, sp, #0 + 800a42a: 6078 str r0, [r7, #4] + 800a42c: 6039 str r1, [r7, #0] + 800a42e: 683b ldr r3, [r7, #0] + 800a430: 617b str r3, [r7, #20] + * + * @return The red part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRed(colortype color) + { + return color >> 16; + 800a432: f107 0314 add.w r3, r7, #20 + 800a436: 4618 mov r0, r3 + 800a438: f7ff fbfb bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800a43c: 4603 mov r3, r0 + 800a43e: 0c1b lsrs r3, r3, #16 + 800a440: b2da uxtb r2, r3 + { + painterRed = Color::getRed(color); + 800a442: 687b ldr r3, [r7, #4] + 800a444: 751a strb r2, [r3, #20] + 800a446: 683b ldr r3, [r7, #0] + 800a448: 613b str r3, [r7, #16] + * + * @return The green part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreen(colortype color) + { + return color >> 8; + 800a44a: f107 0310 add.w r3, r7, #16 + 800a44e: 4618 mov r0, r3 + 800a450: f7ff fbef bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800a454: 4603 mov r3, r0 + 800a456: 0a1b lsrs r3, r3, #8 + 800a458: b2da uxtb r2, r3 + painterGreen = Color::getGreen(color); + 800a45a: 687b ldr r3, [r7, #4] + 800a45c: 755a strb r2, [r3, #21] + 800a45e: 683b ldr r3, [r7, #0] + 800a460: 60fb str r3, [r7, #12] + * + * @return The blue part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlue(colortype color) + { + return color; + 800a462: f107 030c add.w r3, r7, #12 + 800a466: 4618 mov r0, r3 + 800a468: f7ff fbe3 bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800a46c: 4603 mov r3, r0 + 800a46e: b2da uxtb r2, r3 + painterBlue = Color::getBlue(color); + 800a470: 687b ldr r3, [r7, #4] + 800a472: 759a strb r2, [r3, #22] + } + 800a474: bf00 nop + 800a476: 3718 adds r7, #24 + 800a478: 46bd mov sp, r7 + 800a47a: bd80 pop {r7, pc} + +0800a47c <_ZN8touchgfx4ViewI16Screen1PresenterED1Ev>: +class View : public Screen + 800a47c: b580 push {r7, lr} + 800a47e: b082 sub sp, #8 + 800a480: af00 add r7, sp, #0 + 800a482: 6078 str r0, [r7, #4] + 800a484: 4a05 ldr r2, [pc, #20] ; (800a49c <_ZN8touchgfx4ViewI16Screen1PresenterED1Ev+0x20>) + 800a486: 687b ldr r3, [r7, #4] + 800a488: 601a str r2, [r3, #0] + 800a48a: 687b ldr r3, [r7, #4] + 800a48c: 4618 mov r0, r3 + 800a48e: f7ff fda3 bl 8009fd8 <_ZN8touchgfx6ScreenD1Ev> + 800a492: 687b ldr r3, [r7, #4] + 800a494: 4618 mov r0, r3 + 800a496: 3708 adds r7, #8 + 800a498: 46bd mov sp, r7 + 800a49a: bd80 pop {r7, pc} + 800a49c: 0801ee8c .word 0x0801ee8c + +0800a4a0 <_ZN8touchgfx4ViewI16Screen1PresenterED0Ev>: + 800a4a0: b580 push {r7, lr} + 800a4a2: b082 sub sp, #8 + 800a4a4: af00 add r7, sp, #0 + 800a4a6: 6078 str r0, [r7, #4] + 800a4a8: 6878 ldr r0, [r7, #4] + 800a4aa: f7ff ffe7 bl 800a47c <_ZN8touchgfx4ViewI16Screen1PresenterED1Ev> + 800a4ae: 2140 movs r1, #64 ; 0x40 + 800a4b0: 6878 ldr r0, [r7, #4] + 800a4b2: f012 fc24 bl 801ccfe <_ZdlPvj> + 800a4b6: 687b ldr r3, [r7, #4] + 800a4b8: 4618 mov r0, r3 + 800a4ba: 3708 adds r7, #8 + 800a4bc: 46bd mov sp, r7 + 800a4be: bd80 pop {r7, pc} + +0800a4c0 <_ZN15Screen1ViewBaseD1Ev>: + +class Screen1ViewBase : public touchgfx::View +{ +public: + Screen1ViewBase(); + virtual ~Screen1ViewBase() {} + 800a4c0: b580 push {r7, lr} + 800a4c2: b082 sub sp, #8 + 800a4c4: af00 add r7, sp, #0 + 800a4c6: 6078 str r0, [r7, #4] + 800a4c8: 4a0d ldr r2, [pc, #52] ; (800a500 <_ZN15Screen1ViewBaseD1Ev+0x40>) + 800a4ca: 687b ldr r3, [r7, #4] + 800a4cc: 601a str r2, [r3, #0] + 800a4ce: 687b ldr r3, [r7, #4] + 800a4d0: 33f8 adds r3, #248 ; 0xf8 + 800a4d2: 4618 mov r0, r3 + 800a4d4: f000 fb3a bl 800ab4c <_ZN8touchgfx13PainterRGB888D1Ev> + 800a4d8: 687b ldr r3, [r7, #4] + 800a4da: 336c adds r3, #108 ; 0x6c + 800a4dc: 4618 mov r0, r3 + 800a4de: f000 facf bl 800aa80 <_ZN8touchgfx5ShapeILt4EED1Ev> + 800a4e2: 687b ldr r3, [r7, #4] + 800a4e4: 3340 adds r3, #64 ; 0x40 + 800a4e6: 4618 mov r0, r3 + 800a4e8: f000 fb0e bl 800ab08 <_ZN8touchgfx3BoxD1Ev> + 800a4ec: 687b ldr r3, [r7, #4] + 800a4ee: 4618 mov r0, r3 + 800a4f0: f7ff ffc4 bl 800a47c <_ZN8touchgfx4ViewI16Screen1PresenterED1Ev> + 800a4f4: 687b ldr r3, [r7, #4] + 800a4f6: 4618 mov r0, r3 + 800a4f8: 3708 adds r7, #8 + 800a4fa: 46bd mov sp, r7 + 800a4fc: bd80 pop {r7, pc} + 800a4fe: bf00 nop + 800a500: 0801edbc .word 0x0801edbc + +0800a504 <_ZN15Screen1ViewBaseD0Ev>: + 800a504: b580 push {r7, lr} + 800a506: b082 sub sp, #8 + 800a508: af00 add r7, sp, #0 + 800a50a: 6078 str r0, [r7, #4] + 800a50c: 6878 ldr r0, [r7, #4] + 800a50e: f7ff ffd7 bl 800a4c0 <_ZN15Screen1ViewBaseD1Ev> + 800a512: f641 5130 movw r1, #7472 ; 0x1d30 + 800a516: 6878 ldr r0, [r7, #4] + 800a518: f012 fbf1 bl 801ccfe <_ZdlPvj> + 800a51c: 687b ldr r3, [r7, #4] + 800a51e: 4618 mov r0, r3 + 800a520: 3708 adds r7, #8 + 800a522: 46bd mov sp, r7 + 800a524: bd80 pop {r7, pc} + ... + +0800a528 <_ZN8touchgfx12CanvasWidgetD1Ev>: +class CanvasWidget : public Widget + 800a528: b580 push {r7, lr} + 800a52a: b082 sub sp, #8 + 800a52c: af00 add r7, sp, #0 + 800a52e: 6078 str r0, [r7, #4] + 800a530: 4a05 ldr r2, [pc, #20] ; (800a548 <_ZN8touchgfx12CanvasWidgetD1Ev+0x20>) + 800a532: 687b ldr r3, [r7, #4] + 800a534: 601a str r2, [r3, #0] + 800a536: 687b ldr r3, [r7, #4] + 800a538: 4618 mov r0, r3 + 800a53a: f7ff fde9 bl 800a110 <_ZN8touchgfx6WidgetD1Ev> + 800a53e: 687b ldr r3, [r7, #4] + 800a540: 4618 mov r0, r3 + 800a542: 3708 adds r7, #8 + 800a544: 46bd mov sp, r7 + 800a546: bd80 pop {r7, pc} + 800a548: 080201f0 .word 0x080201f0 + +0800a54c <_ZN8touchgfx12CanvasWidgetD0Ev>: + 800a54c: b580 push {r7, lr} + 800a54e: b082 sub sp, #8 + 800a550: af00 add r7, sp, #0 + 800a552: 6078 str r0, [r7, #4] + 800a554: 6878 ldr r0, [r7, #4] + 800a556: f7ff ffe7 bl 800a528 <_ZN8touchgfx12CanvasWidgetD1Ev> + 800a55a: 2130 movs r1, #48 ; 0x30 + 800a55c: 6878 ldr r0, [r7, #4] + 800a55e: f012 fbce bl 801ccfe <_ZdlPvj> + 800a562: 687b ldr r3, [r7, #4] + 800a564: 4618 mov r0, r3 + 800a566: 3708 adds r7, #8 + 800a568: 46bd mov sp, r7 + 800a56a: bd80 pop {r7, pc} + +0800a56c <_ZN8touchgfx13AbstractShapeD1Ev>: + * around 0,0. The shapes points (corners) are calculated with regards to scaling and + * rotation to allow for faster redrawing. Care must be taken to call + * updateAbstractShapeCache() after updating the shape, the scale of the shape or the + * rotation of the shape. + */ +class AbstractShape : public CanvasWidget + 800a56c: b580 push {r7, lr} + 800a56e: b082 sub sp, #8 + 800a570: af00 add r7, sp, #0 + 800a572: 6078 str r0, [r7, #4] + 800a574: 4a05 ldr r2, [pc, #20] ; (800a58c <_ZN8touchgfx13AbstractShapeD1Ev+0x20>) + 800a576: 687b ldr r3, [r7, #4] + 800a578: 601a str r2, [r3, #0] + 800a57a: 687b ldr r3, [r7, #4] + 800a57c: 4618 mov r0, r3 + 800a57e: f7ff ffd3 bl 800a528 <_ZN8touchgfx12CanvasWidgetD1Ev> + 800a582: 687b ldr r3, [r7, #4] + 800a584: 4618 mov r0, r3 + 800a586: 3708 adds r7, #8 + 800a588: 46bd mov sp, r7 + 800a58a: bd80 pop {r7, pc} + 800a58c: 080200b0 .word 0x080200b0 + +0800a590 <_ZN8touchgfx13AbstractShapeD0Ev>: + 800a590: b580 push {r7, lr} + 800a592: b082 sub sp, #8 + 800a594: af00 add r7, sp, #0 + 800a596: 6078 str r0, [r7, #4] + 800a598: 6878 ldr r0, [r7, #4] + 800a59a: f7ff ffe7 bl 800a56c <_ZN8touchgfx13AbstractShapeD1Ev> + 800a59e: 214c movs r1, #76 ; 0x4c + 800a5a0: 6878 ldr r0, [r7, #4] + 800a5a2: f012 fbac bl 801ccfe <_ZdlPvj> + 800a5a6: 687b ldr r3, [r7, #4] + 800a5a8: 4618 mov r0, r3 + 800a5aa: 3708 adds r7, #8 + 800a5ac: 46bd mov sp, r7 + 800a5ae: bd80 pop {r7, pc} + +0800a5b0 <_ZN8touchgfx5ShapeILt4EEC1Ev>: + * scaled, rotated and moved freely. Example uses could be the hands of a clock. + * + * @see AbstractShape + */ +template +class Shape : public AbstractShape + 800a5b0: b5b0 push {r4, r5, r7, lr} + 800a5b2: b082 sub sp, #8 + 800a5b4: af00 add r7, sp, #0 + 800a5b6: 6078 str r0, [r7, #4] + 800a5b8: 687b ldr r3, [r7, #4] + 800a5ba: 4618 mov r0, r3 + 800a5bc: f004 faa0 bl 800eb00 <_ZN8touchgfx13AbstractShapeC1Ev> + 800a5c0: 4a1b ldr r2, [pc, #108] ; (800a630 <_ZN8touchgfx5ShapeILt4EEC1Ev+0x80>) + 800a5c2: 687b ldr r3, [r7, #4] + 800a5c4: 601a str r2, [r3, #0] + 800a5c6: 687b ldr r3, [r7, #4] + 800a5c8: 334c adds r3, #76 ; 0x4c + 800a5ca: 2403 movs r4, #3 + 800a5cc: 461d mov r5, r3 + 800a5ce: 2c00 cmp r4, #0 + 800a5d0: db05 blt.n 800a5de <_ZN8touchgfx5ShapeILt4EEC1Ev+0x2e> + 800a5d2: 4628 mov r0, r5 + 800a5d4: f7ff fe2a bl 800a22c <_ZN8touchgfx7CWRUtil2Q5C1Ev> + 800a5d8: 3504 adds r5, #4 + 800a5da: 3c01 subs r4, #1 + 800a5dc: e7f7 b.n 800a5ce <_ZN8touchgfx5ShapeILt4EEC1Ev+0x1e> + 800a5de: 687b ldr r3, [r7, #4] + 800a5e0: 335c adds r3, #92 ; 0x5c + 800a5e2: 2403 movs r4, #3 + 800a5e4: 461d mov r5, r3 + 800a5e6: 2c00 cmp r4, #0 + 800a5e8: db05 blt.n 800a5f6 <_ZN8touchgfx5ShapeILt4EEC1Ev+0x46> + 800a5ea: 4628 mov r0, r5 + 800a5ec: f7ff fe1e bl 800a22c <_ZN8touchgfx7CWRUtil2Q5C1Ev> + 800a5f0: 3504 adds r5, #4 + 800a5f2: 3c01 subs r4, #1 + 800a5f4: e7f7 b.n 800a5e6 <_ZN8touchgfx5ShapeILt4EEC1Ev+0x36> + 800a5f6: 687b ldr r3, [r7, #4] + 800a5f8: 336c adds r3, #108 ; 0x6c + 800a5fa: 2403 movs r4, #3 + 800a5fc: 461d mov r5, r3 + 800a5fe: 2c00 cmp r4, #0 + 800a600: db05 blt.n 800a60e <_ZN8touchgfx5ShapeILt4EEC1Ev+0x5e> + 800a602: 4628 mov r0, r5 + 800a604: f7ff fe12 bl 800a22c <_ZN8touchgfx7CWRUtil2Q5C1Ev> + 800a608: 3504 adds r5, #4 + 800a60a: 3c01 subs r4, #1 + 800a60c: e7f7 b.n 800a5fe <_ZN8touchgfx5ShapeILt4EEC1Ev+0x4e> + 800a60e: 687b ldr r3, [r7, #4] + 800a610: 337c adds r3, #124 ; 0x7c + 800a612: 2403 movs r4, #3 + 800a614: 461d mov r5, r3 + 800a616: 2c00 cmp r4, #0 + 800a618: db05 blt.n 800a626 <_ZN8touchgfx5ShapeILt4EEC1Ev+0x76> + 800a61a: 4628 mov r0, r5 + 800a61c: f7ff fe06 bl 800a22c <_ZN8touchgfx7CWRUtil2Q5C1Ev> + 800a620: 3504 adds r5, #4 + 800a622: 3c01 subs r4, #1 + 800a624: e7f7 b.n 800a616 <_ZN8touchgfx5ShapeILt4EEC1Ev+0x66> + 800a626: 687b ldr r3, [r7, #4] + 800a628: 4618 mov r0, r3 + 800a62a: 3708 adds r7, #8 + 800a62c: 46bd mov sp, r7 + 800a62e: bdb0 pop {r4, r5, r7, pc} + 800a630: 0801edf0 .word 0x0801edf0 + +0800a634 <_ZN15Screen1ViewBaseC1Ev>: +#include +#include +#include + + +Screen1ViewBase::Screen1ViewBase() + 800a634: b5b0 push {r4, r5, r7, lr} + 800a636: b092 sub sp, #72 ; 0x48 + 800a638: af02 add r7, sp, #8 + 800a63a: 6078 str r0, [r7, #4] + 800a63c: 687b ldr r3, [r7, #4] + 800a63e: 4618 mov r0, r3 + 800a640: f000 f8d8 bl 800a7f4 <_ZN8touchgfx4ViewI16Screen1PresenterEC1Ev> + 800a644: 4a63 ldr r2, [pc, #396] ; (800a7d4 <_ZN15Screen1ViewBaseC1Ev+0x1a0>) + 800a646: 687b ldr r3, [r7, #4] + 800a648: 601a str r2, [r3, #0] + 800a64a: 687b ldr r3, [r7, #4] + 800a64c: 3340 adds r3, #64 ; 0x40 + 800a64e: 4618 mov r0, r3 + 800a650: f7ff fd80 bl 800a154 <_ZN8touchgfx3BoxC1Ev> + 800a654: 687b ldr r3, [r7, #4] + 800a656: 336c adds r3, #108 ; 0x6c + 800a658: 4618 mov r0, r3 + 800a65a: f7ff ffa9 bl 800a5b0 <_ZN8touchgfx5ShapeILt4EEC1Ev> + 800a65e: 687b ldr r3, [r7, #4] + 800a660: f103 04f8 add.w r4, r3, #248 ; 0xf8 + 800a664: f107 032c add.w r3, r7, #44 ; 0x2c + 800a668: 2100 movs r1, #0 + 800a66a: 4618 mov r0, r3 + 800a66c: f7ff fad2 bl 8009c14 <_ZN8touchgfx9colortypeC1Em> + 800a670: 6af9 ldr r1, [r7, #44] ; 0x2c + 800a672: 4620 mov r0, r4 + 800a674: f7ff feb6 bl 800a3e4 <_ZN8touchgfx13PainterRGB888C1ENS_9colortypeE> +{ + + touchgfx::CanvasWidgetRenderer::setupBuffer(canvasBuffer, CANVAS_BUFFER_SIZE); + 800a678: 687b ldr r3, [r7, #4] + 800a67a: f503 7388 add.w r3, r3, #272 ; 0x110 + 800a67e: f44f 51e1 mov.w r1, #7200 ; 0x1c20 + 800a682: 4618 mov r0, r3 + 800a684: f004 fdb8 bl 800f1f8 <_ZN8touchgfx20CanvasWidgetRenderer11setupBufferEPhj> + + __background.setPosition(0, 0, 480, 272); + 800a688: 687b ldr r3, [r7, #4] + 800a68a: f103 0040 add.w r0, r3, #64 ; 0x40 + 800a68e: f44f 7388 mov.w r3, #272 ; 0x110 + 800a692: 9300 str r3, [sp, #0] + 800a694: f44f 73f0 mov.w r3, #480 ; 0x1e0 + 800a698: 2200 movs r2, #0 + 800a69a: 2100 movs r1, #0 + 800a69c: f7ff fb5a bl 8009d54 <_ZN8touchgfx8Drawable11setPositionEssss> + __background.setColor(touchgfx::Color::getColorFromRGB(0, 0, 0)); + 800a6a0: 687b ldr r3, [r7, #4] + 800a6a2: f103 0440 add.w r4, r3, #64 ; 0x40 + 800a6a6: 2300 movs r3, #0 + 800a6a8: f887 303c strb.w r3, [r7, #60] ; 0x3c + 800a6ac: 2300 movs r3, #0 + 800a6ae: f887 303b strb.w r3, [r7, #59] ; 0x3b + 800a6b2: 2300 movs r3, #0 + 800a6b4: f887 303a strb.w r3, [r7, #58] ; 0x3a + return 0xFF000000 | (red << 16) | (green << 8) | (blue); + 800a6b8: f897 303c ldrb.w r3, [r7, #60] ; 0x3c + 800a6bc: 041b lsls r3, r3, #16 + 800a6be: 461a mov r2, r3 + 800a6c0: f897 303b ldrb.w r3, [r7, #59] ; 0x3b + 800a6c4: 021b lsls r3, r3, #8 + 800a6c6: 431a orrs r2, r3 + 800a6c8: f897 303a ldrb.w r3, [r7, #58] ; 0x3a + 800a6cc: 4313 orrs r3, r2 + 800a6ce: f043 427f orr.w r2, r3, #4278190080 ; 0xff000000 + 800a6d2: f107 0334 add.w r3, r7, #52 ; 0x34 + 800a6d6: 4611 mov r1, r2 + 800a6d8: 4618 mov r0, r3 + 800a6da: f7ff fa9b bl 8009c14 <_ZN8touchgfx9colortypeC1Em> + 800a6de: 6b7b ldr r3, [r7, #52] ; 0x34 + 800a6e0: 4619 mov r1, r3 + 800a6e2: 4620 mov r0, r4 + 800a6e4: f7ff fd5a bl 800a19c <_ZN8touchgfx3Box8setColorENS_9colortypeE> + + shape1.setPosition(0, 0, 80, 80); + 800a6e8: 687b ldr r3, [r7, #4] + 800a6ea: f103 006c add.w r0, r3, #108 ; 0x6c + 800a6ee: 2350 movs r3, #80 ; 0x50 + 800a6f0: 9300 str r3, [sp, #0] + 800a6f2: 2350 movs r3, #80 ; 0x50 + 800a6f4: 2200 movs r2, #0 + 800a6f6: 2100 movs r1, #0 + 800a6f8: f7ff fb2c bl 8009d54 <_ZN8touchgfx8Drawable11setPositionEssss> + shape1.setOrigin(0.000f, 0.000f); + 800a6fc: 687b ldr r3, [r7, #4] + 800a6fe: 336c adds r3, #108 ; 0x6c + 800a700: eddf 0a35 vldr s1, [pc, #212] ; 800a7d8 <_ZN15Screen1ViewBaseC1Ev+0x1a4> + 800a704: ed9f 0a34 vldr s0, [pc, #208] ; 800a7d8 <_ZN15Screen1ViewBaseC1Ev+0x1a4> + 800a708: 4618 mov r0, r3 + 800a70a: f000 f889 bl 800a820 <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_> + shape1.setScale(1.000f, 1.000f); + 800a70e: 687b ldr r3, [r7, #4] + 800a710: 336c adds r3, #108 ; 0x6c + 800a712: eef7 0a00 vmov.f32 s1, #112 ; 0x3f800000 1.0 + 800a716: eeb7 0a00 vmov.f32 s0, #112 ; 0x3f800000 1.0 + 800a71a: 4618 mov r0, r3 + 800a71c: f000 f8e0 bl 800a8e0 <_ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_> + shape1.setAngle(0.000f); + 800a720: 687b ldr r3, [r7, #4] + 800a722: 336c adds r3, #108 ; 0x6c + 800a724: ed9f 0a2c vldr s0, [pc, #176] ; 800a7d8 <_ZN15Screen1ViewBaseC1Ev+0x1a4> + 800a728: 4618 mov r0, r3 + 800a72a: f000 f91d bl 800a968 <_ZN8touchgfx13AbstractShape8setAngleIfEEvT_> + shape1Painter.setColor(touchgfx::Color::getColorFromRGB(255, 255, 255)); + 800a72e: 687b ldr r3, [r7, #4] + 800a730: f103 04f8 add.w r4, r3, #248 ; 0xf8 + 800a734: 23ff movs r3, #255 ; 0xff + 800a736: f887 303f strb.w r3, [r7, #63] ; 0x3f + 800a73a: 23ff movs r3, #255 ; 0xff + 800a73c: f887 303e strb.w r3, [r7, #62] ; 0x3e + 800a740: 23ff movs r3, #255 ; 0xff + 800a742: f887 303d strb.w r3, [r7, #61] ; 0x3d + 800a746: f897 303f ldrb.w r3, [r7, #63] ; 0x3f + 800a74a: 041b lsls r3, r3, #16 + 800a74c: 461a mov r2, r3 + 800a74e: f897 303e ldrb.w r3, [r7, #62] ; 0x3e + 800a752: 021b lsls r3, r3, #8 + 800a754: 431a orrs r2, r3 + 800a756: f897 303d ldrb.w r3, [r7, #61] ; 0x3d + 800a75a: 4313 orrs r3, r2 + 800a75c: f043 427f orr.w r2, r3, #4278190080 ; 0xff000000 + 800a760: f107 0330 add.w r3, r7, #48 ; 0x30 + 800a764: 4611 mov r1, r2 + 800a766: 4618 mov r0, r3 + 800a768: f7ff fa54 bl 8009c14 <_ZN8touchgfx9colortypeC1Em> + 800a76c: 6b3b ldr r3, [r7, #48] ; 0x30 + 800a76e: 4619 mov r1, r3 + 800a770: 4620 mov r0, r4 + 800a772: f7ff fe57 bl 800a424 <_ZN8touchgfx13PainterRGB8888setColorENS_9colortypeE> + shape1.setPainter(shape1Painter); + 800a776: 687b ldr r3, [r7, #4] + 800a778: f103 026c add.w r2, r3, #108 ; 0x6c + 800a77c: 687b ldr r3, [r7, #4] + 800a77e: 33f8 adds r3, #248 ; 0xf8 + 800a780: 4619 mov r1, r3 + 800a782: 4610 mov r0, r2 + 800a784: f004 fbde bl 800ef44 <_ZN8touchgfx12CanvasWidget10setPainterERNS_15AbstractPainterE> + const touchgfx::AbstractShape::ShapePoint shape1Points[4] = { { 40.000f, 0.000f }, { 80.000f, 40.000f }, { 40.000f, 80.000f }, { 0.000f, 40.000f } }; + 800a788: 4b14 ldr r3, [pc, #80] ; (800a7dc <_ZN15Screen1ViewBaseC1Ev+0x1a8>) + 800a78a: f107 040c add.w r4, r7, #12 + 800a78e: 461d mov r5, r3 + 800a790: cd0f ldmia r5!, {r0, r1, r2, r3} + 800a792: c40f stmia r4!, {r0, r1, r2, r3} + 800a794: e895 000f ldmia.w r5, {r0, r1, r2, r3} + 800a798: e884 000f stmia.w r4, {r0, r1, r2, r3} + shape1.setShape(shape1Points); + 800a79c: 687b ldr r3, [r7, #4] + 800a79e: 336c adds r3, #108 ; 0x6c + 800a7a0: f107 020c add.w r2, r7, #12 + 800a7a4: 4611 mov r1, r2 + 800a7a6: 4618 mov r0, r3 + 800a7a8: f000 f916 bl 800a9d8 <_ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE> + + add(__background); + 800a7ac: 687a ldr r2, [r7, #4] + 800a7ae: 687b ldr r3, [r7, #4] + 800a7b0: 3340 adds r3, #64 ; 0x40 + 800a7b2: 4619 mov r1, r3 + 800a7b4: 4610 mov r0, r2 + 800a7b6: f7ff fc67 bl 800a088 <_ZN8touchgfx6Screen3addERNS_8DrawableE> + add(shape1); + 800a7ba: 687a ldr r2, [r7, #4] + 800a7bc: 687b ldr r3, [r7, #4] + 800a7be: 336c adds r3, #108 ; 0x6c + 800a7c0: 4619 mov r1, r3 + 800a7c2: 4610 mov r0, r2 + 800a7c4: f7ff fc60 bl 800a088 <_ZN8touchgfx6Screen3addERNS_8DrawableE> +} + 800a7c8: 687b ldr r3, [r7, #4] + 800a7ca: 4618 mov r0, r3 + 800a7cc: 3740 adds r7, #64 ; 0x40 + 800a7ce: 46bd mov sp, r7 + 800a7d0: bdb0 pop {r4, r5, r7, pc} + 800a7d2: bf00 nop + 800a7d4: 0801edbc .word 0x0801edbc + 800a7d8: 00000000 .word 0x00000000 + 800a7dc: 0801e308 .word 0x0801e308 + +0800a7e0 <_ZN15Screen1ViewBase11setupScreenEv>: + +void Screen1ViewBase::setupScreen() +{ + 800a7e0: b480 push {r7} + 800a7e2: b083 sub sp, #12 + 800a7e4: af00 add r7, sp, #0 + 800a7e6: 6078 str r0, [r7, #4] + +} + 800a7e8: bf00 nop + 800a7ea: 370c adds r7, #12 + 800a7ec: 46bd mov sp, r7 + 800a7ee: f85d 7b04 ldr.w r7, [sp], #4 + 800a7f2: 4770 bx lr + +0800a7f4 <_ZN8touchgfx4ViewI16Screen1PresenterEC1Ev>: + View() + 800a7f4: b580 push {r7, lr} + 800a7f6: b082 sub sp, #8 + 800a7f8: af00 add r7, sp, #0 + 800a7fa: 6078 str r0, [r7, #4] + : presenter(0) + 800a7fc: 687b ldr r3, [r7, #4] + 800a7fe: 4618 mov r0, r3 + 800a800: f007 f8e6 bl 80119d0 <_ZN8touchgfx6ScreenC1Ev> + 800a804: 4a05 ldr r2, [pc, #20] ; (800a81c <_ZN8touchgfx4ViewI16Screen1PresenterEC1Ev+0x28>) + 800a806: 687b ldr r3, [r7, #4] + 800a808: 601a str r2, [r3, #0] + 800a80a: 687b ldr r3, [r7, #4] + 800a80c: 2200 movs r2, #0 + 800a80e: 63da str r2, [r3, #60] ; 0x3c + } + 800a810: 687b ldr r3, [r7, #4] + 800a812: 4618 mov r0, r3 + 800a814: 3708 adds r7, #8 + 800a816: 46bd mov sp, r7 + 800a818: bd80 pop {r7, pc} + 800a81a: bf00 nop + 800a81c: 0801ee8c .word 0x0801ee8c + +0800a820 <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_>: + * @see moveOrigin + * + * @note The area containing the AbstractShape is not invalidated. + */ + template + void setOrigin(T x, T y) + 800a820: b590 push {r4, r7, lr} + 800a822: b08b sub sp, #44 ; 0x2c + 800a824: af00 add r7, sp, #0 + 800a826: 60f8 str r0, [r7, #12] + 800a828: ed87 0a02 vstr s0, [r7, #8] + 800a82c: edc7 0a01 vstr s1, [r7, #4] + 800a830: 68bb ldr r3, [r7, #8] + 800a832: 623b str r3, [r7, #32] + template + FORCE_INLINE_FUNCTION +#endif + static Q5 toQ5(T value) + { + return Q5(int(value * Rasterizer::POLY_BASE_SIZE)); + 800a834: edd7 7a08 vldr s15, [r7, #32] + 800a838: ed9f 7a28 vldr s14, [pc, #160] ; 800a8dc <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0xbc> + 800a83c: ee67 7a87 vmul.f32 s15, s15, s14 + 800a840: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800a844: f107 031c add.w r3, r7, #28 + 800a848: ee17 1a90 vmov r1, s15 + 800a84c: 4618 mov r0, r3 + 800a84e: f7ff fcfb bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800a852: 69fb ldr r3, [r7, #28] + { + CWRUtil::Q5 dxNew = CWRUtil::toQ5(x); + 800a854: 617b str r3, [r7, #20] + 800a856: 687b ldr r3, [r7, #4] + 800a858: 627b str r3, [r7, #36] ; 0x24 + 800a85a: edd7 7a09 vldr s15, [r7, #36] ; 0x24 + 800a85e: ed9f 7a1f vldr s14, [pc, #124] ; 800a8dc <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0xbc> + 800a862: ee67 7a87 vmul.f32 s15, s15, s14 + 800a866: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800a86a: f107 0318 add.w r3, r7, #24 + 800a86e: ee17 1a90 vmov r1, s15 + 800a872: 4618 mov r0, r3 + 800a874: f7ff fce8 bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800a878: 69bb ldr r3, [r7, #24] + CWRUtil::Q5 dyNew = CWRUtil::toQ5(y); + 800a87a: 613b str r3, [r7, #16] + + if (dx == dxNew && dy == dyNew) + 800a87c: 68fb ldr r3, [r7, #12] + 800a87e: 3330 adds r3, #48 ; 0x30 + 800a880: 4618 mov r0, r3 + 800a882: f7ff fcf0 bl 800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv> + 800a886: 4604 mov r4, r0 + 800a888: f107 0314 add.w r3, r7, #20 + 800a88c: 4618 mov r0, r3 + 800a88e: f7ff fcea bl 800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv> + 800a892: 4603 mov r3, r0 + 800a894: 429c cmp r4, r3 + 800a896: d10f bne.n 800a8b8 <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0x98> + 800a898: 68fb ldr r3, [r7, #12] + 800a89a: 3334 adds r3, #52 ; 0x34 + 800a89c: 4618 mov r0, r3 + 800a89e: f7ff fce2 bl 800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv> + 800a8a2: 4604 mov r4, r0 + 800a8a4: f107 0310 add.w r3, r7, #16 + 800a8a8: 4618 mov r0, r3 + 800a8aa: f7ff fcdc bl 800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv> + 800a8ae: 4603 mov r3, r0 + 800a8b0: 429c cmp r4, r3 + 800a8b2: d101 bne.n 800a8b8 <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0x98> + 800a8b4: 2301 movs r3, #1 + 800a8b6: e000 b.n 800a8ba <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0x9a> + 800a8b8: 2300 movs r3, #0 + 800a8ba: 2b00 cmp r3, #0 + 800a8bc: d109 bne.n 800a8d2 <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0xb2> + { + return; + } + + dx = dxNew; + 800a8be: 68fb ldr r3, [r7, #12] + 800a8c0: 697a ldr r2, [r7, #20] + 800a8c2: 631a str r2, [r3, #48] ; 0x30 + dy = dyNew; + 800a8c4: 68fb ldr r3, [r7, #12] + 800a8c6: 693a ldr r2, [r7, #16] + 800a8c8: 635a str r2, [r3, #52] ; 0x34 + + updateAbstractShapeCache(); + 800a8ca: 68f8 ldr r0, [r7, #12] + 800a8cc: f004 f92e bl 800eb2c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv> + 800a8d0: e000 b.n 800a8d4 <_ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_+0xb4> + return; + 800a8d2: bf00 nop + } + 800a8d4: 372c adds r7, #44 ; 0x2c + 800a8d6: 46bd mov sp, r7 + 800a8d8: bd90 pop {r4, r7, pc} + 800a8da: bf00 nop + 800a8dc: 42000000 .word 0x42000000 + +0800a8e0 <_ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_>: + * @see getScale, updateScale + * + * @note The area containing the AbstractShape is not invalidated. + */ + template + void setScale(T newXScale, T newYScale) + 800a8e0: b580 push {r7, lr} + 800a8e2: b088 sub sp, #32 + 800a8e4: af00 add r7, sp, #0 + 800a8e6: 60f8 str r0, [r7, #12] + 800a8e8: ed87 0a02 vstr s0, [r7, #8] + 800a8ec: edc7 0a01 vstr s1, [r7, #4] + 800a8f0: 68bb ldr r3, [r7, #8] + 800a8f2: 61bb str r3, [r7, #24] + template + FORCE_INLINE_FUNCTION +#endif + static Q10 toQ10(T value) + { + return Q10(int(value * Rasterizer::POLY_BASE_SIZE * Rasterizer::POLY_BASE_SIZE)); + 800a8f4: edd7 7a06 vldr s15, [r7, #24] + 800a8f8: ed9f 7a1a vldr s14, [pc, #104] ; 800a964 <_ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_+0x84> + 800a8fc: ee67 7a87 vmul.f32 s15, s15, s14 + 800a900: ed9f 7a18 vldr s14, [pc, #96] ; 800a964 <_ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_+0x84> + 800a904: ee67 7a87 vmul.f32 s15, s15, s14 + 800a908: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800a90c: f107 0314 add.w r3, r7, #20 + 800a910: ee17 1a90 vmov r1, s15 + 800a914: 4618 mov r0, r3 + 800a916: f7ff fcb2 bl 800a27e <_ZN8touchgfx7CWRUtil3Q10C1Ei> + 800a91a: 697b ldr r3, [r7, #20] + 800a91c: 461a mov r2, r3 + { + xScale = CWRUtil::toQ10(newXScale); + 800a91e: 68fb ldr r3, [r7, #12] + 800a920: 63da str r2, [r3, #60] ; 0x3c + 800a922: 687b ldr r3, [r7, #4] + 800a924: 61fb str r3, [r7, #28] + 800a926: edd7 7a07 vldr s15, [r7, #28] + 800a92a: ed9f 7a0e vldr s14, [pc, #56] ; 800a964 <_ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_+0x84> + 800a92e: ee67 7a87 vmul.f32 s15, s15, s14 + 800a932: ed9f 7a0c vldr s14, [pc, #48] ; 800a964 <_ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_+0x84> + 800a936: ee67 7a87 vmul.f32 s15, s15, s14 + 800a93a: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800a93e: f107 0310 add.w r3, r7, #16 + 800a942: ee17 1a90 vmov r1, s15 + 800a946: 4618 mov r0, r3 + 800a948: f7ff fc99 bl 800a27e <_ZN8touchgfx7CWRUtil3Q10C1Ei> + 800a94c: 693b ldr r3, [r7, #16] + 800a94e: 461a mov r2, r3 + yScale = CWRUtil::toQ10(newYScale); + 800a950: 68fb ldr r3, [r7, #12] + 800a952: 641a str r2, [r3, #64] ; 0x40 + updateAbstractShapeCache(); + 800a954: 68f8 ldr r0, [r7, #12] + 800a956: f004 f8e9 bl 800eb2c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv> + } + 800a95a: bf00 nop + 800a95c: 3720 adds r7, #32 + 800a95e: 46bd mov sp, r7 + 800a960: bd80 pop {r7, pc} + 800a962: bf00 nop + 800a964: 42000000 .word 0x42000000 + +0800a968 <_ZN8touchgfx13AbstractShape8setAngleIfEEvT_>: + void setAngle(T angle) + 800a968: b590 push {r4, r7, lr} + 800a96a: b087 sub sp, #28 + 800a96c: af00 add r7, sp, #0 + 800a96e: 6078 str r0, [r7, #4] + 800a970: ed87 0a00 vstr s0, [r7] + 800a974: 683b ldr r3, [r7, #0] + 800a976: 617b str r3, [r7, #20] + return Q5(int(value * Rasterizer::POLY_BASE_SIZE)); + 800a978: edd7 7a05 vldr s15, [r7, #20] + 800a97c: ed9f 7a15 vldr s14, [pc, #84] ; 800a9d4 <_ZN8touchgfx13AbstractShape8setAngleIfEEvT_+0x6c> + 800a980: ee67 7a87 vmul.f32 s15, s15, s14 + 800a984: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800a988: f107 0310 add.w r3, r7, #16 + 800a98c: ee17 1a90 vmov r1, s15 + 800a990: 4618 mov r0, r3 + 800a992: f7ff fc59 bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800a996: 693b ldr r3, [r7, #16] + CWRUtil::Q5 angleQ5 = CWRUtil::toQ5(angle); + 800a998: 60fb str r3, [r7, #12] + if (shapeAngle != angleQ5) + 800a99a: 687b ldr r3, [r7, #4] + 800a99c: 3338 adds r3, #56 ; 0x38 + 800a99e: 4618 mov r0, r3 + 800a9a0: f7ff fc61 bl 800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv> + 800a9a4: 4604 mov r4, r0 + 800a9a6: f107 030c add.w r3, r7, #12 + 800a9aa: 4618 mov r0, r3 + 800a9ac: f7ff fc5b bl 800a266 <_ZNK8touchgfx7CWRUtil2Q5cviEv> + 800a9b0: 4603 mov r3, r0 + 800a9b2: 429c cmp r4, r3 + 800a9b4: bf14 ite ne + 800a9b6: 2301 movne r3, #1 + 800a9b8: 2300 moveq r3, #0 + 800a9ba: b2db uxtb r3, r3 + 800a9bc: 2b00 cmp r3, #0 + 800a9be: d005 beq.n 800a9cc <_ZN8touchgfx13AbstractShape8setAngleIfEEvT_+0x64> + shapeAngle = angleQ5; + 800a9c0: 687b ldr r3, [r7, #4] + 800a9c2: 68fa ldr r2, [r7, #12] + 800a9c4: 639a str r2, [r3, #56] ; 0x38 + updateAbstractShapeCache(); + 800a9c6: 6878 ldr r0, [r7, #4] + 800a9c8: f004 f8b0 bl 800eb2c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv> + } + 800a9cc: bf00 nop + 800a9ce: 371c adds r7, #28 + 800a9d0: 46bd mov sp, r7 + 800a9d2: bd90 pop {r4, r7, pc} + 800a9d4: 42000000 .word 0x42000000 + +0800a9d8 <_ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE>: + void setShape(const ShapePoint* points) + 800a9d8: b5b0 push {r4, r5, r7, lr} + 800a9da: b088 sub sp, #32 + 800a9dc: af00 add r7, sp, #0 + 800a9de: 6078 str r0, [r7, #4] + 800a9e0: 6039 str r1, [r7, #0] + int numPoints = getNumPoints(); + 800a9e2: 687b ldr r3, [r7, #4] + 800a9e4: 681b ldr r3, [r3, #0] + 800a9e6: 3378 adds r3, #120 ; 0x78 + 800a9e8: 681b ldr r3, [r3, #0] + 800a9ea: 6878 ldr r0, [r7, #4] + 800a9ec: 4798 blx r3 + 800a9ee: 61b8 str r0, [r7, #24] + for (int i = 0; i < numPoints; i++) + 800a9f0: 2300 movs r3, #0 + 800a9f2: 61fb str r3, [r7, #28] + 800a9f4: 69fa ldr r2, [r7, #28] + 800a9f6: 69bb ldr r3, [r7, #24] + 800a9f8: 429a cmp r2, r3 + 800a9fa: da38 bge.n 800aa6e <_ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE+0x96> + setCorner(i, CWRUtil::toQ5(points[i].x), CWRUtil::toQ5(points[i].y)); + 800a9fc: 687b ldr r3, [r7, #4] + 800a9fe: 681b ldr r3, [r3, #0] + 800aa00: 337c adds r3, #124 ; 0x7c + 800aa02: 681c ldr r4, [r3, #0] + 800aa04: 69fb ldr r3, [r7, #28] + 800aa06: 00db lsls r3, r3, #3 + 800aa08: 683a ldr r2, [r7, #0] + 800aa0a: 4413 add r3, r2 + 800aa0c: 681b ldr r3, [r3, #0] + 800aa0e: 613b str r3, [r7, #16] + 800aa10: edd7 7a04 vldr s15, [r7, #16] + 800aa14: ed9f 7a19 vldr s14, [pc, #100] ; 800aa7c <_ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE+0xa4> + 800aa18: ee67 7a87 vmul.f32 s15, s15, s14 + 800aa1c: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800aa20: f107 030c add.w r3, r7, #12 + 800aa24: ee17 1a90 vmov r1, s15 + 800aa28: 4618 mov r0, r3 + 800aa2a: f7ff fc0d bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800aa2e: 68fb ldr r3, [r7, #12] + 800aa30: 461d mov r5, r3 + 800aa32: 69fb ldr r3, [r7, #28] + 800aa34: 00db lsls r3, r3, #3 + 800aa36: 683a ldr r2, [r7, #0] + 800aa38: 4413 add r3, r2 + 800aa3a: 685b ldr r3, [r3, #4] + 800aa3c: 617b str r3, [r7, #20] + 800aa3e: edd7 7a05 vldr s15, [r7, #20] + 800aa42: ed9f 7a0e vldr s14, [pc, #56] ; 800aa7c <_ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE+0xa4> + 800aa46: ee67 7a87 vmul.f32 s15, s15, s14 + 800aa4a: eefd 7ae7 vcvt.s32.f32 s15, s15 + 800aa4e: f107 0308 add.w r3, r7, #8 + 800aa52: ee17 1a90 vmov r1, s15 + 800aa56: 4618 mov r0, r3 + 800aa58: f7ff fbf6 bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800aa5c: 68bb ldr r3, [r7, #8] + 800aa5e: 462a mov r2, r5 + 800aa60: 69f9 ldr r1, [r7, #28] + 800aa62: 6878 ldr r0, [r7, #4] + 800aa64: 47a0 blx r4 + for (int i = 0; i < numPoints; i++) + 800aa66: 69fb ldr r3, [r7, #28] + 800aa68: 3301 adds r3, #1 + 800aa6a: 61fb str r3, [r7, #28] + 800aa6c: e7c2 b.n 800a9f4 <_ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE+0x1c> + updateAbstractShapeCache(); + 800aa6e: 6878 ldr r0, [r7, #4] + 800aa70: f004 f85c bl 800eb2c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv> + } + 800aa74: bf00 nop + 800aa76: 3720 adds r7, #32 + 800aa78: 46bd mov sp, r7 + 800aa7a: bdb0 pop {r4, r5, r7, pc} + 800aa7c: 42000000 .word 0x42000000 + +0800aa80 <_ZN8touchgfx5ShapeILt4EED1Ev>: + 800aa80: b580 push {r7, lr} + 800aa82: b082 sub sp, #8 + 800aa84: af00 add r7, sp, #0 + 800aa86: 6078 str r0, [r7, #4] + 800aa88: 4a05 ldr r2, [pc, #20] ; (800aaa0 <_ZN8touchgfx5ShapeILt4EED1Ev+0x20>) + 800aa8a: 687b ldr r3, [r7, #4] + 800aa8c: 601a str r2, [r3, #0] + 800aa8e: 687b ldr r3, [r7, #4] + 800aa90: 4618 mov r0, r3 + 800aa92: f7ff fd6b bl 800a56c <_ZN8touchgfx13AbstractShapeD1Ev> + 800aa96: 687b ldr r3, [r7, #4] + 800aa98: 4618 mov r0, r3 + 800aa9a: 3708 adds r7, #8 + 800aa9c: 46bd mov sp, r7 + 800aa9e: bd80 pop {r7, pc} + 800aaa0: 0801edf0 .word 0x0801edf0 + +0800aaa4 <_ZN8touchgfx5ShapeILt4EED0Ev>: + 800aaa4: b580 push {r7, lr} + 800aaa6: b082 sub sp, #8 + 800aaa8: af00 add r7, sp, #0 + 800aaaa: 6078 str r0, [r7, #4] + 800aaac: 6878 ldr r0, [r7, #4] + 800aaae: f7ff ffe7 bl 800aa80 <_ZN8touchgfx5ShapeILt4EED1Ev> + 800aab2: 218c movs r1, #140 ; 0x8c + 800aab4: 6878 ldr r0, [r7, #4] + 800aab6: f012 f922 bl 801ccfe <_ZdlPvj> + 800aaba: 687b ldr r3, [r7, #4] + 800aabc: 4618 mov r0, r3 + 800aabe: 3708 adds r7, #8 + 800aac0: 46bd mov sp, r7 + 800aac2: bd80 pop {r7, pc} + +0800aac4 <_ZN8touchgfx9ContainerD1Ev>: + * intersect with the geometry of the container will be visible (e.g. setting a + * container's width to 0 will render all children invisible). + * + * @see Drawable + */ +class Container : public Drawable + 800aac4: b580 push {r7, lr} + 800aac6: b082 sub sp, #8 + 800aac8: af00 add r7, sp, #0 + 800aaca: 6078 str r0, [r7, #4] + 800aacc: 4a05 ldr r2, [pc, #20] ; (800aae4 <_ZN8touchgfx9ContainerD1Ev+0x20>) + 800aace: 687b ldr r3, [r7, #4] + 800aad0: 601a str r2, [r3, #0] + 800aad2: 687b ldr r3, [r7, #4] + 800aad4: 4618 mov r0, r3 + 800aad6: f7ff f8ff bl 8009cd8 <_ZN8touchgfx8DrawableD1Ev> + 800aada: 687b ldr r3, [r7, #4] + 800aadc: 4618 mov r0, r3 + 800aade: 3708 adds r7, #8 + 800aae0: 46bd mov sp, r7 + 800aae2: bd80 pop {r7, pc} + 800aae4: 0801f654 .word 0x0801f654 + +0800aae8 <_ZN8touchgfx9ContainerD0Ev>: + 800aae8: b580 push {r7, lr} + 800aaea: b082 sub sp, #8 + 800aaec: af00 add r7, sp, #0 + 800aaee: 6078 str r0, [r7, #4] + 800aaf0: 6878 ldr r0, [r7, #4] + 800aaf2: f7ff ffe7 bl 800aac4 <_ZN8touchgfx9ContainerD1Ev> + 800aaf6: 212c movs r1, #44 ; 0x2c + 800aaf8: 6878 ldr r0, [r7, #4] + 800aafa: f012 f900 bl 801ccfe <_ZdlPvj> + 800aafe: 687b ldr r3, [r7, #4] + 800ab00: 4618 mov r0, r3 + 800ab02: 3708 adds r7, #8 + 800ab04: 46bd mov sp, r7 + 800ab06: bd80 pop {r7, pc} + +0800ab08 <_ZN8touchgfx3BoxD1Ev>: +class Box : public Widget + 800ab08: b580 push {r7, lr} + 800ab0a: b082 sub sp, #8 + 800ab0c: af00 add r7, sp, #0 + 800ab0e: 6078 str r0, [r7, #4] + 800ab10: 4a05 ldr r2, [pc, #20] ; (800ab28 <_ZN8touchgfx3BoxD1Ev+0x20>) + 800ab12: 687b ldr r3, [r7, #4] + 800ab14: 601a str r2, [r3, #0] + 800ab16: 687b ldr r3, [r7, #4] + 800ab18: 4618 mov r0, r3 + 800ab1a: f7ff faf9 bl 800a110 <_ZN8touchgfx6WidgetD1Ev> + 800ab1e: 687b ldr r3, [r7, #4] + 800ab20: 4618 mov r0, r3 + 800ab22: 3708 adds r7, #8 + 800ab24: 46bd mov sp, r7 + 800ab26: bd80 pop {r7, pc} + 800ab28: 080202c0 .word 0x080202c0 + +0800ab2c <_ZN8touchgfx3BoxD0Ev>: + 800ab2c: b580 push {r7, lr} + 800ab2e: b082 sub sp, #8 + 800ab30: af00 add r7, sp, #0 + 800ab32: 6078 str r0, [r7, #4] + 800ab34: 6878 ldr r0, [r7, #4] + 800ab36: f7ff ffe7 bl 800ab08 <_ZN8touchgfx3BoxD1Ev> + 800ab3a: 212c movs r1, #44 ; 0x2c + 800ab3c: 6878 ldr r0, [r7, #4] + 800ab3e: f012 f8de bl 801ccfe <_ZdlPvj> + 800ab42: 687b ldr r3, [r7, #4] + 800ab44: 4618 mov r0, r3 + 800ab46: 3708 adds r7, #8 + 800ab48: 46bd mov sp, r7 + 800ab4a: bd80 pop {r7, pc} + +0800ab4c <_ZN8touchgfx13PainterRGB888D1Ev>: +class PainterRGB888 : public AbstractPainterRGB888 + 800ab4c: b580 push {r7, lr} + 800ab4e: b082 sub sp, #8 + 800ab50: af00 add r7, sp, #0 + 800ab52: 6078 str r0, [r7, #4] + 800ab54: 4a05 ldr r2, [pc, #20] ; (800ab6c <_ZN8touchgfx13PainterRGB888D1Ev+0x20>) + 800ab56: 687b ldr r3, [r7, #4] + 800ab58: 601a str r2, [r3, #0] + 800ab5a: 687b ldr r3, [r7, #4] + 800ab5c: 4618 mov r0, r3 + 800ab5e: f7ff fc1f bl 800a3a0 <_ZN8touchgfx21AbstractPainterRGB888D1Ev> + 800ab62: 687b ldr r3, [r7, #4] + 800ab64: 4618 mov r0, r3 + 800ab66: 3708 adds r7, #8 + 800ab68: 46bd mov sp, r7 + 800ab6a: bd80 pop {r7, pc} + 800ab6c: 0802016c .word 0x0802016c + +0800ab70 <_ZN8touchgfx13PainterRGB888D0Ev>: + 800ab70: b580 push {r7, lr} + 800ab72: b082 sub sp, #8 + 800ab74: af00 add r7, sp, #0 + 800ab76: 6078 str r0, [r7, #4] + 800ab78: 6878 ldr r0, [r7, #4] + 800ab7a: f7ff ffe7 bl 800ab4c <_ZN8touchgfx13PainterRGB888D1Ev> + 800ab7e: 2118 movs r1, #24 + 800ab80: 6878 ldr r0, [r7, #4] + 800ab82: f012 f8bc bl 801ccfe <_ZdlPvj> + 800ab86: 687b ldr r3, [r7, #4] + 800ab88: 4618 mov r0, r3 + 800ab8a: 3708 adds r7, #8 + 800ab8c: 46bd mov sp, r7 + 800ab8e: bd80 pop {r7, pc} + +0800ab90 <_ZNK8touchgfx5ShapeILt4EE12getNumPointsEv>: +{ +public: + virtual int getNumPoints() const + 800ab90: b480 push {r7} + 800ab92: b083 sub sp, #12 + 800ab94: af00 add r7, sp, #0 + 800ab96: 6078 str r0, [r7, #4] + { + return POINTS; + 800ab98: 2304 movs r3, #4 + } + 800ab9a: 4618 mov r0, r3 + 800ab9c: 370c adds r7, #12 + 800ab9e: 46bd mov sp, r7 + 800aba0: f85d 7b04 ldr.w r7, [sp], #4 + 800aba4: 4770 bx lr + +0800aba6 <_ZN8touchgfx5ShapeILt4EE9setCornerEiNS_7CWRUtil2Q5ES3_>: + + virtual void setCorner(int i, CWRUtil::Q5 x, CWRUtil::Q5 y) + 800aba6: b480 push {r7} + 800aba8: b085 sub sp, #20 + 800abaa: af00 add r7, sp, #0 + 800abac: 60f8 str r0, [r7, #12] + 800abae: 60b9 str r1, [r7, #8] + 800abb0: 607a str r2, [r7, #4] + 800abb2: 603b str r3, [r7, #0] + { + if (i >= 0 && i < POINTS) + 800abb4: 68bb ldr r3, [r7, #8] + 800abb6: 2b00 cmp r3, #0 + 800abb8: db10 blt.n 800abdc <_ZN8touchgfx5ShapeILt4EE9setCornerEiNS_7CWRUtil2Q5ES3_+0x36> + 800abba: 68bb ldr r3, [r7, #8] + 800abbc: 2b03 cmp r3, #3 + 800abbe: dc0d bgt.n 800abdc <_ZN8touchgfx5ShapeILt4EE9setCornerEiNS_7CWRUtil2Q5ES3_+0x36> + { + xCorner[i] = x, yCorner[i] = y; + 800abc0: 68fa ldr r2, [r7, #12] + 800abc2: 68bb ldr r3, [r7, #8] + 800abc4: 3312 adds r3, #18 + 800abc6: 009b lsls r3, r3, #2 + 800abc8: 4413 add r3, r2 + 800abca: 687a ldr r2, [r7, #4] + 800abcc: 605a str r2, [r3, #4] + 800abce: 68fa ldr r2, [r7, #12] + 800abd0: 68bb ldr r3, [r7, #8] + 800abd2: 3316 adds r3, #22 + 800abd4: 009b lsls r3, r3, #2 + 800abd6: 4413 add r3, r2 + 800abd8: 683a ldr r2, [r7, #0] + 800abda: 605a str r2, [r3, #4] + } + } + 800abdc: bf00 nop + 800abde: 3714 adds r7, #20 + 800abe0: 46bd mov sp, r7 + 800abe2: f85d 7b04 ldr.w r7, [sp], #4 + 800abe6: 4770 bx lr + +0800abe8 <_ZNK8touchgfx5ShapeILt4EE10getCornerXEi>: + + virtual CWRUtil::Q5 getCornerX(int i) const + 800abe8: b580 push {r7, lr} + 800abea: b084 sub sp, #16 + 800abec: af00 add r7, sp, #0 + 800abee: 6078 str r0, [r7, #4] + 800abf0: 6039 str r1, [r7, #0] + { + if (i >= 0 && i < POINTS) + 800abf2: 683b ldr r3, [r7, #0] + 800abf4: 2b00 cmp r3, #0 + 800abf6: db09 blt.n 800ac0c <_ZNK8touchgfx5ShapeILt4EE10getCornerXEi+0x24> + 800abf8: 683b ldr r3, [r7, #0] + 800abfa: 2b03 cmp r3, #3 + 800abfc: dc06 bgt.n 800ac0c <_ZNK8touchgfx5ShapeILt4EE10getCornerXEi+0x24> + { + return xCorner[i]; + 800abfe: 687a ldr r2, [r7, #4] + 800ac00: 683b ldr r3, [r7, #0] + 800ac02: 3312 adds r3, #18 + 800ac04: 009b lsls r3, r3, #2 + 800ac06: 4413 add r3, r2 + 800ac08: 685b ldr r3, [r3, #4] + 800ac0a: e00b b.n 800ac24 <_ZNK8touchgfx5ShapeILt4EE10getCornerXEi+0x3c> + 800ac0c: 2300 movs r3, #0 + 800ac0e: 60fb str r3, [r7, #12] + 800ac10: 68fb ldr r3, [r7, #12] + 800ac12: 015a lsls r2, r3, #5 + 800ac14: f107 0308 add.w r3, r7, #8 + 800ac18: 4611 mov r1, r2 + 800ac1a: 4618 mov r0, r3 + 800ac1c: f7ff fb14 bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800ac20: 68bb ldr r3, [r7, #8] + } + return CWRUtil::toQ5(0); + 800ac22: bf00 nop + } + 800ac24: 4618 mov r0, r3 + 800ac26: 3710 adds r7, #16 + 800ac28: 46bd mov sp, r7 + 800ac2a: bd80 pop {r7, pc} + +0800ac2c <_ZNK8touchgfx5ShapeILt4EE10getCornerYEi>: + + virtual CWRUtil::Q5 getCornerY(int i) const + 800ac2c: b580 push {r7, lr} + 800ac2e: b084 sub sp, #16 + 800ac30: af00 add r7, sp, #0 + 800ac32: 6078 str r0, [r7, #4] + 800ac34: 6039 str r1, [r7, #0] + { + if (i >= 0 && i < POINTS) + 800ac36: 683b ldr r3, [r7, #0] + 800ac38: 2b00 cmp r3, #0 + 800ac3a: db09 blt.n 800ac50 <_ZNK8touchgfx5ShapeILt4EE10getCornerYEi+0x24> + 800ac3c: 683b ldr r3, [r7, #0] + 800ac3e: 2b03 cmp r3, #3 + 800ac40: dc06 bgt.n 800ac50 <_ZNK8touchgfx5ShapeILt4EE10getCornerYEi+0x24> + { + return yCorner[i]; + 800ac42: 687a ldr r2, [r7, #4] + 800ac44: 683b ldr r3, [r7, #0] + 800ac46: 3316 adds r3, #22 + 800ac48: 009b lsls r3, r3, #2 + 800ac4a: 4413 add r3, r2 + 800ac4c: 685b ldr r3, [r3, #4] + 800ac4e: e00b b.n 800ac68 <_ZNK8touchgfx5ShapeILt4EE10getCornerYEi+0x3c> + 800ac50: 2300 movs r3, #0 + 800ac52: 60fb str r3, [r7, #12] + 800ac54: 68fb ldr r3, [r7, #12] + 800ac56: 015a lsls r2, r3, #5 + 800ac58: f107 0308 add.w r3, r7, #8 + 800ac5c: 4611 mov r1, r2 + 800ac5e: 4618 mov r0, r3 + 800ac60: f7ff faf2 bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800ac64: 68bb ldr r3, [r7, #8] + } + return CWRUtil::toQ5(0); + 800ac66: bf00 nop + } + 800ac68: 4618 mov r0, r3 + 800ac6a: 3710 adds r7, #16 + 800ac6c: 46bd mov sp, r7 + 800ac6e: bd80 pop {r7, pc} + +0800ac70 <_ZN8touchgfx5ShapeILt4EE8setCacheEiNS_7CWRUtil2Q5ES3_>: + +protected: + virtual void setCache(int i, CWRUtil::Q5 x, CWRUtil::Q5 y) + 800ac70: b480 push {r7} + 800ac72: b085 sub sp, #20 + 800ac74: af00 add r7, sp, #0 + 800ac76: 60f8 str r0, [r7, #12] + 800ac78: 60b9 str r1, [r7, #8] + 800ac7a: 607a str r2, [r7, #4] + 800ac7c: 603b str r3, [r7, #0] + { + if (i >= 0 && i < POINTS) + 800ac7e: 68bb ldr r3, [r7, #8] + 800ac80: 2b00 cmp r3, #0 + 800ac82: db10 blt.n 800aca6 <_ZN8touchgfx5ShapeILt4EE8setCacheEiNS_7CWRUtil2Q5ES3_+0x36> + 800ac84: 68bb ldr r3, [r7, #8] + 800ac86: 2b03 cmp r3, #3 + 800ac88: dc0d bgt.n 800aca6 <_ZN8touchgfx5ShapeILt4EE8setCacheEiNS_7CWRUtil2Q5ES3_+0x36> + { + xCache[i] = x, yCache[i] = y; + 800ac8a: 68fa ldr r2, [r7, #12] + 800ac8c: 68bb ldr r3, [r7, #8] + 800ac8e: 331a adds r3, #26 + 800ac90: 009b lsls r3, r3, #2 + 800ac92: 4413 add r3, r2 + 800ac94: 687a ldr r2, [r7, #4] + 800ac96: 605a str r2, [r3, #4] + 800ac98: 68fa ldr r2, [r7, #12] + 800ac9a: 68bb ldr r3, [r7, #8] + 800ac9c: 331e adds r3, #30 + 800ac9e: 009b lsls r3, r3, #2 + 800aca0: 4413 add r3, r2 + 800aca2: 683a ldr r2, [r7, #0] + 800aca4: 605a str r2, [r3, #4] + } + } + 800aca6: bf00 nop + 800aca8: 3714 adds r7, #20 + 800acaa: 46bd mov sp, r7 + 800acac: f85d 7b04 ldr.w r7, [sp], #4 + 800acb0: 4770 bx lr + +0800acb2 <_ZNK8touchgfx5ShapeILt4EE9getCacheXEi>: + + virtual CWRUtil::Q5 getCacheX(int i) const + 800acb2: b580 push {r7, lr} + 800acb4: b084 sub sp, #16 + 800acb6: af00 add r7, sp, #0 + 800acb8: 6078 str r0, [r7, #4] + 800acba: 6039 str r1, [r7, #0] + { + if (i >= 0 && i < POINTS) + 800acbc: 683b ldr r3, [r7, #0] + 800acbe: 2b00 cmp r3, #0 + 800acc0: db09 blt.n 800acd6 <_ZNK8touchgfx5ShapeILt4EE9getCacheXEi+0x24> + 800acc2: 683b ldr r3, [r7, #0] + 800acc4: 2b03 cmp r3, #3 + 800acc6: dc06 bgt.n 800acd6 <_ZNK8touchgfx5ShapeILt4EE9getCacheXEi+0x24> + { + return xCache[i]; + 800acc8: 687a ldr r2, [r7, #4] + 800acca: 683b ldr r3, [r7, #0] + 800accc: 331a adds r3, #26 + 800acce: 009b lsls r3, r3, #2 + 800acd0: 4413 add r3, r2 + 800acd2: 685b ldr r3, [r3, #4] + 800acd4: e00b b.n 800acee <_ZNK8touchgfx5ShapeILt4EE9getCacheXEi+0x3c> + 800acd6: 2300 movs r3, #0 + 800acd8: 60fb str r3, [r7, #12] + 800acda: 68fb ldr r3, [r7, #12] + 800acdc: 015a lsls r2, r3, #5 + 800acde: f107 0308 add.w r3, r7, #8 + 800ace2: 4611 mov r1, r2 + 800ace4: 4618 mov r0, r3 + 800ace6: f7ff faaf bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800acea: 68bb ldr r3, [r7, #8] + } + return CWRUtil::toQ5(0); + 800acec: bf00 nop + } + 800acee: 4618 mov r0, r3 + 800acf0: 3710 adds r7, #16 + 800acf2: 46bd mov sp, r7 + 800acf4: bd80 pop {r7, pc} + +0800acf6 <_ZNK8touchgfx5ShapeILt4EE9getCacheYEi>: + + virtual CWRUtil::Q5 getCacheY(int i) const + 800acf6: b580 push {r7, lr} + 800acf8: b084 sub sp, #16 + 800acfa: af00 add r7, sp, #0 + 800acfc: 6078 str r0, [r7, #4] + 800acfe: 6039 str r1, [r7, #0] + { + if (i >= 0 && i < POINTS) + 800ad00: 683b ldr r3, [r7, #0] + 800ad02: 2b00 cmp r3, #0 + 800ad04: db09 blt.n 800ad1a <_ZNK8touchgfx5ShapeILt4EE9getCacheYEi+0x24> + 800ad06: 683b ldr r3, [r7, #0] + 800ad08: 2b03 cmp r3, #3 + 800ad0a: dc06 bgt.n 800ad1a <_ZNK8touchgfx5ShapeILt4EE9getCacheYEi+0x24> + { + return yCache[i]; + 800ad0c: 687a ldr r2, [r7, #4] + 800ad0e: 683b ldr r3, [r7, #0] + 800ad10: 331e adds r3, #30 + 800ad12: 009b lsls r3, r3, #2 + 800ad14: 4413 add r3, r2 + 800ad16: 685b ldr r3, [r3, #4] + 800ad18: e00b b.n 800ad32 <_ZNK8touchgfx5ShapeILt4EE9getCacheYEi+0x3c> + 800ad1a: 2300 movs r3, #0 + 800ad1c: 60fb str r3, [r7, #12] + 800ad1e: 68fb ldr r3, [r7, #12] + 800ad20: 015a lsls r2, r3, #5 + 800ad22: f107 0308 add.w r3, r7, #8 + 800ad26: 4611 mov r1, r2 + 800ad28: 4618 mov r0, r3 + 800ad2a: f7ff fa8d bl 800a248 <_ZN8touchgfx7CWRUtil2Q5C1Ei> + 800ad2e: 68bb ldr r3, [r7, #8] + } + return CWRUtil::toQ5(0); + 800ad30: bf00 nop + } + 800ad32: 4618 mov r0, r3 + 800ad34: 3710 adds r7, #16 + 800ad36: 46bd mov sp, r7 + 800ad38: bd80 pop {r7, pc} + ... + +0800ad3c <_ZN14BitmapDatabase11getInstanceEv>: +}; + +namespace BitmapDatabase +{ +const touchgfx::Bitmap::BitmapData* getInstance() +{ + 800ad3c: b480 push {r7} + 800ad3e: af00 add r7, sp, #0 + return bitmap_database; + 800ad40: 4b02 ldr r3, [pc, #8] ; (800ad4c <_ZN14BitmapDatabase11getInstanceEv+0x10>) +} + 800ad42: 4618 mov r0, r3 + 800ad44: 46bd mov sp, r7 + 800ad46: f85d 7b04 ldr.w r7, [sp], #4 + 800ad4a: 4770 bx lr + 800ad4c: 0801ef34 .word 0x0801ef34 + +0800ad50 <_ZN14BitmapDatabase15getInstanceSizeEv>: + +uint16_t getInstanceSize() +{ + 800ad50: b480 push {r7} + 800ad52: af00 add r7, sp, #0 + return (uint16_t)(sizeof(bitmap_database) / sizeof(touchgfx::Bitmap::BitmapData)); + 800ad54: 2301 movs r3, #1 +} + 800ad56: 4618 mov r0, r3 + 800ad58: 46bd mov sp, r7 + 800ad5a: f85d 7b04 ldr.w r7, [sp], #4 + 800ad5e: 4770 bx lr + +0800ad60 <_ZNK8touchgfx4Font10getKerningEtPKNS_9GlyphNodeE>: + * @param prevChar The Unicode value of the previous character. + * @param glyph the glyph object for the current character. + * + * @return The kerning distance between prevChar and glyph char. + */ + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const + 800ad60: b480 push {r7} + 800ad62: b085 sub sp, #20 + 800ad64: af00 add r7, sp, #0 + 800ad66: 60f8 str r0, [r7, #12] + 800ad68: 460b mov r3, r1 + 800ad6a: 607a str r2, [r7, #4] + 800ad6c: 817b strh r3, [r7, #10] + { + return 0; + 800ad6e: 2300 movs r3, #0 + } + 800ad70: 4618 mov r0, r3 + 800ad72: 3714 adds r7, #20 + 800ad74: 46bd mov sp, r7 + 800ad76: f85d 7b04 ldr.w r7, [sp], #4 + 800ad7a: 4770 bx lr + +0800ad7c <_ZNK8touchgfx4Font12getGSUBTableEv>: + /** + * Gets GSUB table. Currently only used for Devanagari fonts. + * + * @return The GSUB table or null if font has GSUB no table. + */ + virtual const uint16_t* getGSUBTable() const + 800ad7c: b480 push {r7} + 800ad7e: b083 sub sp, #12 + 800ad80: af00 add r7, sp, #0 + 800ad82: 6078 str r0, [r7, #4] + { + return 0; + 800ad84: 2300 movs r3, #0 + } + 800ad86: 4618 mov r0, r3 + 800ad88: 370c adds r7, #12 + 800ad8a: 46bd mov sp, r7 + 800ad8c: f85d 7b04 ldr.w r7, [sp], #4 + 800ad90: 4770 bx lr + +0800ad92 <_ZNK8touchgfx4Font23getContextualFormsTableEv>: + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + 800ad92: b480 push {r7} + 800ad94: b083 sub sp, #12 + 800ad96: af00 add r7, sp, #0 + 800ad98: 6078 str r0, [r7, #4] + { + return 0; + 800ad9a: 2300 movs r3, #0 + } + 800ad9c: 4618 mov r0, r3 + 800ad9e: 370c adds r7, #12 + 800ada0: 46bd mov sp, r7 + 800ada2: f85d 7b04 ldr.w r7, [sp], #4 + 800ada6: 4770 bx lr + +0800ada8 <_ZN8touchgfx9TypedText25registerTypedTextDatabaseEPKNS0_13TypedTextDataEPKPKNS_4FontEt>: + * + * @param data A reference to the TypedTextData storage array. + * @param f The fonts associated with the array. + * @param n The number of typed texts in the array. + */ + static void registerTypedTextDatabase(const TypedTextData* data, const Font* const* f, const uint16_t n) + 800ada8: b480 push {r7} + 800adaa: b085 sub sp, #20 + 800adac: af00 add r7, sp, #0 + 800adae: 60f8 str r0, [r7, #12] + 800adb0: 60b9 str r1, [r7, #8] + 800adb2: 4613 mov r3, r2 + 800adb4: 80fb strh r3, [r7, #6] + { + typedTexts = data; + 800adb6: 4a07 ldr r2, [pc, #28] ; (800add4 <_ZN8touchgfx9TypedText25registerTypedTextDatabaseEPKNS0_13TypedTextDataEPKPKNS_4FontEt+0x2c>) + 800adb8: 68fb ldr r3, [r7, #12] + 800adba: 6013 str r3, [r2, #0] + fonts = f; + 800adbc: 4a06 ldr r2, [pc, #24] ; (800add8 <_ZN8touchgfx9TypedText25registerTypedTextDatabaseEPKNS0_13TypedTextDataEPKPKNS_4FontEt+0x30>) + 800adbe: 68bb ldr r3, [r7, #8] + 800adc0: 6013 str r3, [r2, #0] + numberOfTypedTexts = n; + 800adc2: 4a06 ldr r2, [pc, #24] ; (800addc <_ZN8touchgfx9TypedText25registerTypedTextDatabaseEPKNS0_13TypedTextDataEPKPKNS_4FontEt+0x34>) + 800adc4: 88fb ldrh r3, [r7, #6] + 800adc6: 8013 strh r3, [r2, #0] + } + 800adc8: bf00 nop + 800adca: 3714 adds r7, #20 + 800adcc: 46bd mov sp, r7 + 800adce: f85d 7b04 ldr.w r7, [sp], #4 + 800add2: 4770 bx lr + 800add4: 240c3db4 .word 0x240c3db4 + 800add8: 240c3dbc .word 0x240c3dbc + 800addc: 240c3db8 .word 0x240c3db8 + +0800ade0 <_ZNK8touchgfx4Font14getStringWidthEPKtz>: +#include +#include +#include + +uint16_t touchgfx::Font::getStringWidth(const touchgfx::Unicode::UnicodeChar* text, ...) const +{ + 800ade0: b40e push {r1, r2, r3} + 800ade2: b580 push {r7, lr} + 800ade4: b085 sub sp, #20 + 800ade6: af00 add r7, sp, #0 + 800ade8: 6078 str r0, [r7, #4] + va_list pArg; + va_start(pArg, text); + 800adea: f107 0320 add.w r3, r7, #32 + 800adee: 60bb str r3, [r7, #8] + uint16_t width = getStringWidthLTR(TEXT_DIRECTION_LTR, text, pArg); + 800adf0: 68bb ldr r3, [r7, #8] + 800adf2: 69fa ldr r2, [r7, #28] + 800adf4: 2100 movs r1, #0 + 800adf6: 6878 ldr r0, [r7, #4] + 800adf8: f006 f99e bl 8011138 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list> + 800adfc: 4603 mov r3, r0 + 800adfe: 81fb strh r3, [r7, #14] + va_end(pArg); + return width; + 800ae00: 89fb ldrh r3, [r7, #14] +} + 800ae02: 4618 mov r0, r3 + 800ae04: 3714 adds r7, #20 + 800ae06: 46bd mov sp, r7 + 800ae08: e8bd 4080 ldmia.w sp!, {r7, lr} + 800ae0c: b003 add sp, #12 + 800ae0e: 4770 bx lr + +0800ae10 <_ZNK8touchgfx4Font14getStringWidthEhPKtz>: + +uint16_t touchgfx::Font::getStringWidth(touchgfx::TextDirection textDirection, const touchgfx::Unicode::UnicodeChar* text, ...) const +{ + 800ae10: b40c push {r2, r3} + 800ae12: b580 push {r7, lr} + 800ae14: b084 sub sp, #16 + 800ae16: af00 add r7, sp, #0 + 800ae18: 6078 str r0, [r7, #4] + 800ae1a: 460b mov r3, r1 + 800ae1c: 70fb strb r3, [r7, #3] + va_list pArg; + va_start(pArg, text); + 800ae1e: f107 031c add.w r3, r7, #28 + 800ae22: 60bb str r3, [r7, #8] + uint16_t width = getStringWidthLTR(textDirection, text, pArg); + 800ae24: 78f9 ldrb r1, [r7, #3] + 800ae26: 68bb ldr r3, [r7, #8] + 800ae28: 69ba ldr r2, [r7, #24] + 800ae2a: 6878 ldr r0, [r7, #4] + 800ae2c: f006 f984 bl 8011138 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list> + 800ae30: 4603 mov r3, r0 + 800ae32: 81fb strh r3, [r7, #14] + va_end(pArg); + return width; + 800ae34: 89fb ldrh r3, [r7, #14] +} + 800ae36: 4618 mov r0, r3 + 800ae38: 3710 adds r7, #16 + 800ae3a: 46bd mov sp, r7 + 800ae3c: e8bd 4080 ldmia.w sp!, {r7, lr} + 800ae40: b002 add sp, #8 + 800ae42: 4770 bx lr + +0800ae44 <_ZN8touchgfx12TextProvider15getNextLigatureEh>: + +touchgfx::Unicode::UnicodeChar touchgfx::TextProvider::getNextLigature(TextDirection direction) +{ + 800ae44: b580 push {r7, lr} + 800ae46: b08a sub sp, #40 ; 0x28 + 800ae48: af00 add r7, sp, #0 + 800ae4a: 6078 str r0, [r7, #4] + 800ae4c: 460b mov r3, r1 + 800ae4e: 70fb strb r3, [r7, #3] + if (fontGsubTable && nextCharacters.peekChar()) + 800ae50: 687b ldr r3, [r7, #4] + 800ae52: 6c5b ldr r3, [r3, #68] ; 0x44 + 800ae54: 2b00 cmp r3, #0 + 800ae56: d016 beq.n 800ae86 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x42> + 800ae58: 687b ldr r3, [r7, #4] + 800ae5a: 3322 adds r3, #34 ; 0x22 + 800ae5c: 627b str r3, [r7, #36] ; 0x24 + { + return used == size; + } + FORCE_INLINE_FUNCTION Unicode::UnicodeChar peekChar() + { + assert(used > 0); + 800ae5e: 6a7b ldr r3, [r7, #36] ; 0x24 + 800ae60: 8adb ldrh r3, [r3, #22] + 800ae62: 2b00 cmp r3, #0 + 800ae64: d105 bne.n 800ae72 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x2e> + 800ae66: 4b43 ldr r3, [pc, #268] ; (800af74 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x130>) + 800ae68: 4a43 ldr r2, [pc, #268] ; (800af78 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x134>) + 800ae6a: 21c0 movs r1, #192 ; 0xc0 + 800ae6c: 4843 ldr r0, [pc, #268] ; (800af7c <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x138>) + 800ae6e: f011 ff75 bl 801cd5c <__assert_func> + return buffer[pos]; + 800ae72: 6a7b ldr r3, [r7, #36] ; 0x24 + 800ae74: 8a9b ldrh r3, [r3, #20] + 800ae76: 461a mov r2, r3 + 800ae78: 6a7b ldr r3, [r7, #36] ; 0x24 + 800ae7a: f833 3012 ldrh.w r3, [r3, r2, lsl #1] + 800ae7e: 2b00 cmp r3, #0 + 800ae80: d001 beq.n 800ae86 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x42> + 800ae82: 2301 movs r3, #1 + 800ae84: e000 b.n 800ae88 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x44> + 800ae86: 2300 movs r3, #0 + 800ae88: 2b00 cmp r3, #0 + 800ae8a: d06a beq.n 800af62 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x11e> + { + substituteGlyphs(); + 800ae8c: 6878 ldr r0, [r7, #4] + 800ae8e: f007 fc61 bl 8012754 <_ZN8touchgfx12TextProvider16substituteGlyphsEv> + if (nextCharacters.peekChar(1) == 0x093F) // Hindi I-matra + 800ae92: 687b ldr r3, [r7, #4] + 800ae94: 3322 adds r3, #34 ; 0x22 + 800ae96: 623b str r3, [r7, #32] + 800ae98: 2301 movs r3, #1 + 800ae9a: 83fb strh r3, [r7, #30] + } + FORCE_INLINE_FUNCTION Unicode::UnicodeChar peekChar(uint16_t offset) + { + assert(offset < used); + 800ae9c: 6a3b ldr r3, [r7, #32] + 800ae9e: 8adb ldrh r3, [r3, #22] + 800aea0: 8bfa ldrh r2, [r7, #30] + 800aea2: 429a cmp r2, r3 + 800aea4: d305 bcc.n 800aeb2 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x6e> + 800aea6: 4b36 ldr r3, [pc, #216] ; (800af80 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x13c>) + 800aea8: 4a36 ldr r2, [pc, #216] ; (800af84 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x140>) + 800aeaa: 21c5 movs r1, #197 ; 0xc5 + 800aeac: 4833 ldr r0, [pc, #204] ; (800af7c <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x138>) + 800aeae: f011 ff55 bl 801cd5c <__assert_func> + const uint16_t index = pos + offset; + 800aeb2: 6a3b ldr r3, [r7, #32] + 800aeb4: 8a9a ldrh r2, [r3, #20] + 800aeb6: 8bfb ldrh r3, [r7, #30] + 800aeb8: 4413 add r3, r2 + 800aeba: 83bb strh r3, [r7, #28] + return buffer[index < size ? index : index - size]; + 800aebc: 8bbb ldrh r3, [r7, #28] + 800aebe: 2b09 cmp r3, #9 + 800aec0: d801 bhi.n 800aec6 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x82> + 800aec2: 8bbb ldrh r3, [r7, #28] + 800aec4: e001 b.n 800aeca <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x86> + 800aec6: 8bbb ldrh r3, [r7, #28] + 800aec8: 3b0a subs r3, #10 + 800aeca: 6a3a ldr r2, [r7, #32] + 800aecc: f832 3013 ldrh.w r3, [r2, r3, lsl #1] + 800aed0: f640 123f movw r2, #2367 ; 0x93f + 800aed4: 4293 cmp r3, r2 + 800aed6: bf0c ite eq + 800aed8: 2301 moveq r3, #1 + 800aeda: 2300 movne r3, #0 + 800aedc: b2db uxtb r3, r3 + 800aede: 2b00 cmp r3, #0 + 800aee0: d03f beq.n 800af62 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x11e> + { + nextCharacters.replaceAt1(nextCharacters.peekChar()); + 800aee2: 687b ldr r3, [r7, #4] + 800aee4: 3322 adds r3, #34 ; 0x22 + 800aee6: 687a ldr r2, [r7, #4] + 800aee8: 3222 adds r2, #34 ; 0x22 + 800aeea: 60ba str r2, [r7, #8] + assert(used > 0); + 800aeec: 68ba ldr r2, [r7, #8] + 800aeee: 8ad2 ldrh r2, [r2, #22] + 800aef0: 2a00 cmp r2, #0 + 800aef2: d105 bne.n 800af00 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0xbc> + 800aef4: 4b1f ldr r3, [pc, #124] ; (800af74 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x130>) + 800aef6: 4a20 ldr r2, [pc, #128] ; (800af78 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x134>) + 800aef8: 21c0 movs r1, #192 ; 0xc0 + 800aefa: 4820 ldr r0, [pc, #128] ; (800af7c <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x138>) + 800aefc: f011 ff2e bl 801cd5c <__assert_func> + return buffer[pos]; + 800af00: 68ba ldr r2, [r7, #8] + 800af02: 8a92 ldrh r2, [r2, #20] + 800af04: 4611 mov r1, r2 + 800af06: 68ba ldr r2, [r7, #8] + 800af08: f832 2011 ldrh.w r2, [r2, r1, lsl #1] + 800af0c: 613b str r3, [r7, #16] + 800af0e: 4613 mov r3, r2 + 800af10: 81fb strh r3, [r7, #14] + { + buffer[pos] = newChar; + } + FORCE_INLINE_FUNCTION void replaceAt1(Unicode::UnicodeChar newChar) + { + assert(used > 1); + 800af12: 693b ldr r3, [r7, #16] + 800af14: 8adb ldrh r3, [r3, #22] + 800af16: 2b01 cmp r3, #1 + 800af18: d806 bhi.n 800af28 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0xe4> + 800af1a: 4b1b ldr r3, [pc, #108] ; (800af88 <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x144>) + 800af1c: 4a1b ldr r2, [pc, #108] ; (800af8c <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x148>) + 800af1e: f240 110d movw r1, #269 ; 0x10d + 800af22: 4816 ldr r0, [pc, #88] ; (800af7c <_ZN8touchgfx12TextProvider15getNextLigatureEh+0x138>) + 800af24: f011 ff1a bl 801cd5c <__assert_func> + const uint16_t index = pos + 1; + 800af28: 693b ldr r3, [r7, #16] + 800af2a: 8a9b ldrh r3, [r3, #20] + 800af2c: 3301 adds r3, #1 + 800af2e: 81bb strh r3, [r7, #12] + buffer[index < size ? index : 0] = newChar; + 800af30: 89bb ldrh r3, [r7, #12] + 800af32: 2b09 cmp r3, #9 + 800af34: d801 bhi.n 800af3a <_ZN8touchgfx12TextProvider15getNextLigatureEh+0xf6> + 800af36: 89bb ldrh r3, [r7, #12] + 800af38: e000 b.n 800af3c <_ZN8touchgfx12TextProvider15getNextLigatureEh+0xf8> + 800af3a: 2300 movs r3, #0 + 800af3c: 693a ldr r2, [r7, #16] + 800af3e: 89f9 ldrh r1, [r7, #14] + 800af40: f822 1013 strh.w r1, [r2, r3, lsl #1] + } + 800af44: bf00 nop + nextCharacters.replaceAt0(0x093F); + 800af46: 687b ldr r3, [r7, #4] + 800af48: 3322 adds r3, #34 ; 0x22 + 800af4a: 61bb str r3, [r7, #24] + 800af4c: f640 133f movw r3, #2367 ; 0x93f + 800af50: 82fb strh r3, [r7, #22] + buffer[pos] = newChar; + 800af52: 69bb ldr r3, [r7, #24] + 800af54: 8a9b ldrh r3, [r3, #20] + 800af56: 4619 mov r1, r3 + 800af58: 69bb ldr r3, [r7, #24] + 800af5a: 8afa ldrh r2, [r7, #22] + 800af5c: f823 2011 strh.w r2, [r3, r1, lsl #1] + } + 800af60: bf00 nop + } + } + return getNextChar(); + 800af62: 6878 ldr r0, [r7, #4] + 800af64: f007 fada bl 801251c <_ZN8touchgfx12TextProvider11getNextCharEv> + 800af68: 4603 mov r3, r0 +} + 800af6a: 4618 mov r0, r3 + 800af6c: 3728 adds r7, #40 ; 0x28 + 800af6e: 46bd mov sp, r7 + 800af70: bd80 pop {r7, pc} + 800af72: bf00 nop + 800af74: 0801e328 .word 0x0801e328 + 800af78: 0801e334 .word 0x0801e334 + 800af7c: 0801e3e0 .word 0x0801e3e0 + 800af80: 0801e428 .word 0x0801e428 + 800af84: 0801e438 .word 0x0801e438 + 800af88: 0801e50c .word 0x0801e50c + 800af8c: 0801e518 .word 0x0801e518 + +0800af90 <_ZN8touchgfx12TextProvider18initializeInternalEv>: + +void touchgfx::TextProvider::initializeInternal() +{ + 800af90: b580 push {r7, lr} + 800af92: b082 sub sp, #8 + 800af94: af00 add r7, sp, #0 + 800af96: 6078 str r0, [r7, #4] + fillInputBuffer(); + 800af98: 6878 ldr r0, [r7, #4] + 800af9a: f007 fa77 bl 801248c <_ZN8touchgfx12TextProvider15fillInputBufferEv> +} + 800af9e: bf00 nop + 800afa0: 3708 adds r7, #8 + 800afa2: 46bd mov sp, r7 + 800afa4: bd80 pop {r7, pc} + ... + +0800afa8 <_ZN8touchgfx5Texts11setLanguageEt>: +touchgfx::LanguageId touchgfx::Texts::currentLanguage = static_cast(0); +static const touchgfx::Unicode::UnicodeChar* currentLanguagePtr = 0; +static const uint32_t* currentLanguageIndices = 0; + +void touchgfx::Texts::setLanguage(touchgfx::LanguageId id) +{ + 800afa8: b590 push {r4, r7, lr} + 800afaa: b085 sub sp, #20 + 800afac: af00 add r7, sp, #0 + 800afae: 4603 mov r3, r0 + 800afb0: 80fb strh r3, [r7, #6] + const touchgfx::TypedText::TypedTextData* currentLanguageTypedText = 0; + 800afb2: 2300 movs r3, #0 + 800afb4: 60fb str r3, [r7, #12] + if (id < 1) + 800afb6: 88fb ldrh r3, [r7, #6] + 800afb8: 2b00 cmp r3, #0 + 800afba: d127 bne.n 800b00c <_ZN8touchgfx5Texts11setLanguageEt+0x64> + { + if (languagesArray[id] != 0) + 800afbc: 88fb ldrh r3, [r7, #6] + 800afbe: 4a1e ldr r2, [pc, #120] ; (800b038 <_ZN8touchgfx5Texts11setLanguageEt+0x90>) + 800afc0: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 800afc4: 2b00 cmp r3, #0 + 800afc6: d016 beq.n 800aff6 <_ZN8touchgfx5Texts11setLanguageEt+0x4e> + { + // Dynamic translation is added + const TranslationHeader* translation = languagesArray[id]; + 800afc8: 88fb ldrh r3, [r7, #6] + 800afca: 4a1b ldr r2, [pc, #108] ; (800b038 <_ZN8touchgfx5Texts11setLanguageEt+0x90>) + 800afcc: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 800afd0: 60bb str r3, [r7, #8] + currentLanguagePtr = (const touchgfx::Unicode::UnicodeChar*)(((const uint8_t*)translation) + translation->offset_to_texts); + 800afd2: 68bb ldr r3, [r7, #8] + 800afd4: 681b ldr r3, [r3, #0] + 800afd6: 68ba ldr r2, [r7, #8] + 800afd8: 4413 add r3, r2 + 800afda: 4a18 ldr r2, [pc, #96] ; (800b03c <_ZN8touchgfx5Texts11setLanguageEt+0x94>) + 800afdc: 6013 str r3, [r2, #0] + currentLanguageIndices = (const uint32_t*)(((const uint8_t*)translation) + translation->offset_to_indices); + 800afde: 68bb ldr r3, [r7, #8] + 800afe0: 685b ldr r3, [r3, #4] + 800afe2: 68ba ldr r2, [r7, #8] + 800afe4: 4413 add r3, r2 + 800afe6: 4a16 ldr r2, [pc, #88] ; (800b040 <_ZN8touchgfx5Texts11setLanguageEt+0x98>) + 800afe8: 6013 str r3, [r2, #0] + currentLanguageTypedText = (const touchgfx::TypedText::TypedTextData*)(((const uint8_t*)translation) + translation->offset_to_typedtext); + 800afea: 68bb ldr r3, [r7, #8] + 800afec: 689b ldr r3, [r3, #8] + 800afee: 68ba ldr r2, [r7, #8] + 800aff0: 4413 add r3, r2 + 800aff2: 60fb str r3, [r7, #12] + 800aff4: e00a b.n 800b00c <_ZN8touchgfx5Texts11setLanguageEt+0x64> + } + else + { + // Compiled and linked in languages + currentLanguagePtr = texts_all_languages; + 800aff6: 4b11 ldr r3, [pc, #68] ; (800b03c <_ZN8touchgfx5Texts11setLanguageEt+0x94>) + 800aff8: 4a12 ldr r2, [pc, #72] ; (800b044 <_ZN8touchgfx5Texts11setLanguageEt+0x9c>) + 800affa: 601a str r2, [r3, #0] + currentLanguageIndices = staticLanguageIndices[id]; + 800affc: 2200 movs r2, #0 + 800affe: 4b10 ldr r3, [pc, #64] ; (800b040 <_ZN8touchgfx5Texts11setLanguageEt+0x98>) + 800b000: 601a str r2, [r3, #0] + currentLanguageTypedText = typedTextDatabaseArray[id]; + 800b002: 88fb ldrh r3, [r7, #6] + 800b004: 4a10 ldr r2, [pc, #64] ; (800b048 <_ZN8touchgfx5Texts11setLanguageEt+0xa0>) + 800b006: f852 3023 ldr.w r3, [r2, r3, lsl #2] + 800b00a: 60fb str r3, [r7, #12] + } + } + + if (currentLanguageTypedText) + 800b00c: 68fb ldr r3, [r7, #12] + 800b00e: 2b00 cmp r3, #0 + 800b010: d00d beq.n 800b02e <_ZN8touchgfx5Texts11setLanguageEt+0x86> + { + currentLanguage = id; + 800b012: 4a0e ldr r2, [pc, #56] ; (800b04c <_ZN8touchgfx5Texts11setLanguageEt+0xa4>) + 800b014: 88fb ldrh r3, [r7, #6] + 800b016: 8013 strh r3, [r2, #0] + touchgfx::TypedText::registerTypedTextDatabase(currentLanguageTypedText, + TypedTextDatabase::getFonts(), TypedTextDatabase::getInstanceSize()); + 800b018: f000 f822 bl 800b060 <_ZN17TypedTextDatabase8getFontsEv> + 800b01c: 4604 mov r4, r0 + touchgfx::TypedText::registerTypedTextDatabase(currentLanguageTypedText, + 800b01e: f000 f817 bl 800b050 <_ZN17TypedTextDatabase15getInstanceSizeEv> + 800b022: 4603 mov r3, r0 + 800b024: 461a mov r2, r3 + 800b026: 4621 mov r1, r4 + 800b028: 68f8 ldr r0, [r7, #12] + 800b02a: f7ff febd bl 800ada8 <_ZN8touchgfx9TypedText25registerTypedTextDatabaseEPKNS0_13TypedTextDataEPKPKNS_4FontEt> + } +} + 800b02e: bf00 nop + 800b030: 3714 adds r7, #20 + 800b032: 46bd mov sp, r7 + 800b034: bd90 pop {r4, r7, pc} + 800b036: bf00 nop + 800b038: 240c0ed4 .word 0x240c0ed4 + 800b03c: 240c0edc .word 0x240c0edc + 800b040: 240c0ee0 .word 0x240c0ee0 + 800b044: 08021fec .word 0x08021fec + 800b048: 08021ff4 .word 0x08021ff4 + 800b04c: 240c0ed8 .word 0x240c0ed8 + +0800b050 <_ZN17TypedTextDatabase15getInstanceSizeEv>: +{ + return typedTextDatabaseArray[id]; +} + +uint16_t getInstanceSize() +{ + 800b050: b480 push {r7} + 800b052: af00 add r7, sp, #0 + return sizeof(typedText_database_DEFAULT) / sizeof(touchgfx::TypedText::TypedTextData); + 800b054: 2301 movs r3, #1 +} + 800b056: 4618 mov r0, r3 + 800b058: 46bd mov sp, r7 + 800b05a: f85d 7b04 ldr.w r7, [sp], #4 + 800b05e: 4770 bx lr + +0800b060 <_ZN17TypedTextDatabase8getFontsEv>: + +const touchgfx::Font** getFonts() +{ + 800b060: b480 push {r7} + 800b062: af00 add r7, sp, #0 + return touchgfx_fonts; + 800b064: 4b02 ldr r3, [pc, #8] ; (800b070 <_ZN17TypedTextDatabase8getFontsEv+0x10>) +} + 800b066: 4618 mov r0, r3 + 800b068: 46bd mov sp, r7 + 800b06a: f85d 7b04 ldr.w r7, [sp], #4 + 800b06e: 4770 bx lr + 800b070: 240c0ee4 .word 0x240c0ee4 + +0800b074 <_Z41__static_initialization_and_destruction_0ii>: + case 2: + touchgfx_fonts[2] = &(getFont_verdana_10_4bpp()); + break; + } +} +} // namespace TypedTextDatabase + 800b074: b580 push {r7, lr} + 800b076: b082 sub sp, #8 + 800b078: af00 add r7, sp, #0 + 800b07a: 6078 str r0, [r7, #4] + 800b07c: 6039 str r1, [r7, #0] + 800b07e: 687b ldr r3, [r7, #4] + 800b080: 2b01 cmp r3, #1 + 800b082: d113 bne.n 800b0ac <_Z41__static_initialization_and_destruction_0ii+0x38> + 800b084: 683b ldr r3, [r7, #0] + 800b086: f64f 72ff movw r2, #65535 ; 0xffff + 800b08a: 4293 cmp r3, r2 + 800b08c: d10e bne.n 800b0ac <_Z41__static_initialization_and_destruction_0ii+0x38> + &(getFont_verdana_20_4bpp()), + 800b08e: f7fd ffe3 bl 8009058 <_Z23getFont_verdana_20_4bppv> + 800b092: 4603 mov r3, r0 +}; + 800b094: 4a07 ldr r2, [pc, #28] ; (800b0b4 <_Z41__static_initialization_and_destruction_0ii+0x40>) + 800b096: 6013 str r3, [r2, #0] + &(getFont_verdana_40_4bpp()), + 800b098: f7fe f834 bl 8009104 <_Z23getFont_verdana_40_4bppv> + 800b09c: 4603 mov r3, r0 +}; + 800b09e: 4a05 ldr r2, [pc, #20] ; (800b0b4 <_Z41__static_initialization_and_destruction_0ii+0x40>) + 800b0a0: 6053 str r3, [r2, #4] + &(getFont_verdana_10_4bpp()) + 800b0a2: f7fd ff83 bl 8008fac <_Z23getFont_verdana_10_4bppv> + 800b0a6: 4603 mov r3, r0 +}; + 800b0a8: 4a02 ldr r2, [pc, #8] ; (800b0b4 <_Z41__static_initialization_and_destruction_0ii+0x40>) + 800b0aa: 6093 str r3, [r2, #8] +} // namespace TypedTextDatabase + 800b0ac: bf00 nop + 800b0ae: 3708 adds r7, #8 + 800b0b0: 46bd mov sp, r7 + 800b0b2: bd80 pop {r7, pc} + 800b0b4: 240c0ee4 .word 0x240c0ee4 + +0800b0b8 <_GLOBAL__sub_I_touchgfx_fonts>: + 800b0b8: b580 push {r7, lr} + 800b0ba: af00 add r7, sp, #0 + 800b0bc: f64f 71ff movw r1, #65535 ; 0xffff + 800b0c0: 2001 movs r0, #1 + 800b0c2: f7ff ffd7 bl 800b074 <_Z41__static_initialization_and_destruction_0ii> + 800b0c6: bd80 pop {r7, pc} + +0800b0c8 <_ZN19FrontendApplicationD1Ev>: + +class FrontendApplication : public FrontendApplicationBase +{ +public: + FrontendApplication(Model& m, FrontendHeap& heap); + virtual ~FrontendApplication() { } + 800b0c8: b580 push {r7, lr} + 800b0ca: b082 sub sp, #8 + 800b0cc: af00 add r7, sp, #0 + 800b0ce: 6078 str r0, [r7, #4] + 800b0d0: 4a05 ldr r2, [pc, #20] ; (800b0e8 <_ZN19FrontendApplicationD1Ev+0x20>) + 800b0d2: 687b ldr r3, [r7, #4] + 800b0d4: 601a str r2, [r3, #0] + 800b0d6: 687b ldr r3, [r7, #4] + 800b0d8: 4618 mov r0, r3 + 800b0da: f7fe fa5f bl 800959c <_ZN23FrontendApplicationBaseD1Ev> + 800b0de: 687b ldr r3, [r7, #4] + 800b0e0: 4618 mov r0, r3 + 800b0e2: 3708 adds r7, #8 + 800b0e4: 46bd mov sp, r7 + 800b0e6: bd80 pop {r7, pc} + 800b0e8: 0801efa4 .word 0x0801efa4 + +0800b0ec <_ZN19FrontendApplicationD0Ev>: + 800b0ec: b580 push {r7, lr} + 800b0ee: b082 sub sp, #8 + 800b0f0: af00 add r7, sp, #0 + 800b0f2: 6078 str r0, [r7, #4] + 800b0f4: 6878 ldr r0, [r7, #4] + 800b0f6: f7ff ffe7 bl 800b0c8 <_ZN19FrontendApplicationD1Ev> + 800b0fa: f44f 71ac mov.w r1, #344 ; 0x158 + 800b0fe: 6878 ldr r0, [r7, #4] + 800b100: f011 fdfd bl 801ccfe <_ZdlPvj> + 800b104: 687b ldr r3, [r7, #4] + 800b106: 4618 mov r0, r3 + 800b108: 3708 adds r7, #8 + 800b10a: 46bd mov sp, r7 + 800b10c: bd80 pop {r7, pc} + +0800b10e <_ZN19FrontendApplication15handleTickEventEv>: + + virtual void handleTickEvent() + 800b10e: b580 push {r7, lr} + 800b110: b082 sub sp, #8 + 800b112: af00 add r7, sp, #0 + 800b114: 6078 str r0, [r7, #4] + { + model.tick(); + 800b116: 687b ldr r3, [r7, #4] + 800b118: f8d3 3154 ldr.w r3, [r3, #340] ; 0x154 + 800b11c: 4618 mov r0, r3 + 800b11e: f000 f82d bl 800b17c <_ZN5Model4tickEv> + FrontendApplicationBase::handleTickEvent(); + 800b122: 687b ldr r3, [r7, #4] + 800b124: 4618 mov r0, r3 + 800b126: f005 f83d bl 80101a4 <_ZN8touchgfx11Application15handleTickEventEv> + } + 800b12a: bf00 nop + 800b12c: 3708 adds r7, #8 + 800b12e: 46bd mov sp, r7 + 800b130: bd80 pop {r7, pc} + ... + +0800b134 <_ZN19FrontendApplicationC1ER5ModelR12FrontendHeap>: +#include + +FrontendApplication::FrontendApplication(Model& m, FrontendHeap& heap) + 800b134: b580 push {r7, lr} + 800b136: b084 sub sp, #16 + 800b138: af00 add r7, sp, #0 + 800b13a: 60f8 str r0, [r7, #12] + 800b13c: 60b9 str r1, [r7, #8] + 800b13e: 607a str r2, [r7, #4] + : FrontendApplicationBase(m, heap) + 800b140: 68fb ldr r3, [r7, #12] + 800b142: 687a ldr r2, [r7, #4] + 800b144: 68b9 ldr r1, [r7, #8] + 800b146: 4618 mov r0, r3 + 800b148: f7fe fa78 bl 800963c <_ZN23FrontendApplicationBaseC1ER5ModelR12FrontendHeap> + 800b14c: 4a03 ldr r2, [pc, #12] ; (800b15c <_ZN19FrontendApplicationC1ER5ModelR12FrontendHeap+0x28>) + 800b14e: 68fb ldr r3, [r7, #12] + 800b150: 601a str r2, [r3, #0] +{ + +} + 800b152: 68fb ldr r3, [r7, #12] + 800b154: 4618 mov r0, r3 + 800b156: 3710 adds r7, #16 + 800b158: 46bd mov sp, r7 + 800b15a: bd80 pop {r7, pc} + 800b15c: 0801efa4 .word 0x0801efa4 + +0800b160 <_ZN5ModelC1Ev>: +#include +#include + +Model::Model() : modelListener(0) + 800b160: b480 push {r7} + 800b162: b083 sub sp, #12 + 800b164: af00 add r7, sp, #0 + 800b166: 6078 str r0, [r7, #4] + 800b168: 687b ldr r3, [r7, #4] + 800b16a: 2200 movs r2, #0 + 800b16c: 601a str r2, [r3, #0] +{ + +} + 800b16e: 687b ldr r3, [r7, #4] + 800b170: 4618 mov r0, r3 + 800b172: 370c adds r7, #12 + 800b174: 46bd mov sp, r7 + 800b176: f85d 7b04 ldr.w r7, [sp], #4 + 800b17a: 4770 bx lr + +0800b17c <_ZN5Model4tickEv>: + +void Model::tick() +{ + 800b17c: b480 push {r7} + 800b17e: b083 sub sp, #12 + 800b180: af00 add r7, sp, #0 + 800b182: 6078 str r0, [r7, #4] + +} + 800b184: bf00 nop + 800b186: 370c adds r7, #12 + 800b188: 46bd mov sp, r7 + 800b18a: f85d 7b04 ldr.w r7, [sp], #4 + 800b18e: 4770 bx lr + +0800b190 <_ZN8touchgfx9Presenter8activateEv>: + * Place initialization code for the Presenter here. + * + * The activate function is called automatically when a screen transition causes this + * Presenter to become active. Place initialization code for the Presenter here. + */ + virtual void activate() + 800b190: b480 push {r7} + 800b192: b083 sub sp, #12 + 800b194: af00 add r7, sp, #0 + 800b196: 6078 str r0, [r7, #4] + { + } + 800b198: bf00 nop + 800b19a: 370c adds r7, #12 + 800b19c: 46bd mov sp, r7 + 800b19e: f85d 7b04 ldr.w r7, [sp], #4 + 800b1a2: 4770 bx lr + +0800b1a4 <_ZN8touchgfx9Presenter10deactivateEv>: + * Place cleanup code for the Presenter here. + * + * The deactivate function is called automatically when a screen transition causes this + * Presenter to become inactive. Place cleanup code for the Presenter here. + */ + virtual void deactivate() + 800b1a4: b480 push {r7} + 800b1a6: b083 sub sp, #12 + 800b1a8: af00 add r7, sp, #0 + 800b1aa: 6078 str r0, [r7, #4] + { + } + 800b1ac: bf00 nop + 800b1ae: 370c adds r7, #12 + 800b1b0: 46bd mov sp, r7 + 800b1b2: f85d 7b04 ldr.w r7, [sp], #4 + 800b1b6: 4770 bx lr + +0800b1b8 <_ZN8touchgfx9PresenterD1Ev>: + + /** Finalizes an instance of the Presenter class. */ + virtual ~Presenter() + 800b1b8: b480 push {r7} + 800b1ba: b083 sub sp, #12 + 800b1bc: af00 add r7, sp, #0 + 800b1be: 6078 str r0, [r7, #4] + { + 800b1c0: 4a04 ldr r2, [pc, #16] ; (800b1d4 <_ZN8touchgfx9PresenterD1Ev+0x1c>) + 800b1c2: 687b ldr r3, [r7, #4] + 800b1c4: 601a str r2, [r3, #0] + } + 800b1c6: 687b ldr r3, [r7, #4] + 800b1c8: 4618 mov r0, r3 + 800b1ca: 370c adds r7, #12 + 800b1cc: 46bd mov sp, r7 + 800b1ce: f85d 7b04 ldr.w r7, [sp], #4 + 800b1d2: 4770 bx lr + 800b1d4: 0801f028 .word 0x0801f028 + +0800b1d8 <_ZN8touchgfx9PresenterD0Ev>: + virtual ~Presenter() + 800b1d8: b580 push {r7, lr} + 800b1da: b082 sub sp, #8 + 800b1dc: af00 add r7, sp, #0 + 800b1de: 6078 str r0, [r7, #4] + } + 800b1e0: 6878 ldr r0, [r7, #4] + 800b1e2: f7ff ffe9 bl 800b1b8 <_ZN8touchgfx9PresenterD1Ev> + 800b1e6: 2104 movs r1, #4 + 800b1e8: 6878 ldr r0, [r7, #4] + 800b1ea: f011 fd88 bl 801ccfe <_ZdlPvj> + 800b1ee: 687b ldr r3, [r7, #4] + 800b1f0: 4618 mov r0, r3 + 800b1f2: 3708 adds r7, #8 + 800b1f4: 46bd mov sp, r7 + 800b1f6: bd80 pop {r7, pc} + +0800b1f8 <_ZN8touchgfx9PresenterC1Ev>: + +protected: + /** Initializes a new instance of the Presenter class. */ + Presenter() + 800b1f8: b480 push {r7} + 800b1fa: b083 sub sp, #12 + 800b1fc: af00 add r7, sp, #0 + 800b1fe: 6078 str r0, [r7, #4] + { + 800b200: 4a04 ldr r2, [pc, #16] ; (800b214 <_ZN8touchgfx9PresenterC1Ev+0x1c>) + 800b202: 687b ldr r3, [r7, #4] + 800b204: 601a str r2, [r3, #0] + } + 800b206: 687b ldr r3, [r7, #4] + 800b208: 4618 mov r0, r3 + 800b20a: 370c adds r7, #12 + 800b20c: 46bd mov sp, r7 + 800b20e: f85d 7b04 ldr.w r7, [sp], #4 + 800b212: 4770 bx lr + 800b214: 0801f028 .word 0x0801f028 + +0800b218 <_ZN13ModelListenerC1Ev>: + ModelListener() : model(0) {} + 800b218: b480 push {r7} + 800b21a: b083 sub sp, #12 + 800b21c: af00 add r7, sp, #0 + 800b21e: 6078 str r0, [r7, #4] + 800b220: 4a06 ldr r2, [pc, #24] ; (800b23c <_ZN13ModelListenerC1Ev+0x24>) + 800b222: 687b ldr r3, [r7, #4] + 800b224: 601a str r2, [r3, #0] + 800b226: 687b ldr r3, [r7, #4] + 800b228: 2200 movs r2, #0 + 800b22a: 605a str r2, [r3, #4] + 800b22c: 687b ldr r3, [r7, #4] + 800b22e: 4618 mov r0, r3 + 800b230: 370c adds r7, #12 + 800b232: 46bd mov sp, r7 + 800b234: f85d 7b04 ldr.w r7, [sp], #4 + 800b238: 4770 bx lr + 800b23a: bf00 nop + 800b23c: 0801f018 .word 0x0801f018 + +0800b240 <_ZN13ModelListenerD1Ev>: + virtual ~ModelListener() {} + 800b240: b480 push {r7} + 800b242: b083 sub sp, #12 + 800b244: af00 add r7, sp, #0 + 800b246: 6078 str r0, [r7, #4] + 800b248: 4a04 ldr r2, [pc, #16] ; (800b25c <_ZN13ModelListenerD1Ev+0x1c>) + 800b24a: 687b ldr r3, [r7, #4] + 800b24c: 601a str r2, [r3, #0] + 800b24e: 687b ldr r3, [r7, #4] + 800b250: 4618 mov r0, r3 + 800b252: 370c adds r7, #12 + 800b254: 46bd mov sp, r7 + 800b256: f85d 7b04 ldr.w r7, [sp], #4 + 800b25a: 4770 bx lr + 800b25c: 0801f018 .word 0x0801f018 + +0800b260 <_ZN13ModelListenerD0Ev>: + 800b260: b580 push {r7, lr} + 800b262: b082 sub sp, #8 + 800b264: af00 add r7, sp, #0 + 800b266: 6078 str r0, [r7, #4] + 800b268: 6878 ldr r0, [r7, #4] + 800b26a: f7ff ffe9 bl 800b240 <_ZN13ModelListenerD1Ev> + 800b26e: 2108 movs r1, #8 + 800b270: 6878 ldr r0, [r7, #4] + 800b272: f011 fd44 bl 801ccfe <_ZdlPvj> + 800b276: 687b ldr r3, [r7, #4] + 800b278: 4618 mov r0, r3 + 800b27a: 3708 adds r7, #8 + 800b27c: 46bd mov sp, r7 + 800b27e: bd80 pop {r7, pc} + +0800b280 <_ZN16Screen1PresenterD1Ev>: + * The deactivate function is called automatically when this screen is "switched out" + * (ie. made inactive). Teardown functionality can be placed here. + */ + virtual void deactivate(); + + virtual ~Screen1Presenter() {}; + 800b280: b580 push {r7, lr} + 800b282: b082 sub sp, #8 + 800b284: af00 add r7, sp, #0 + 800b286: 6078 str r0, [r7, #4] + 800b288: 4a09 ldr r2, [pc, #36] ; (800b2b0 <_ZN16Screen1PresenterD1Ev+0x30>) + 800b28a: 687b ldr r3, [r7, #4] + 800b28c: 601a str r2, [r3, #0] + 800b28e: 4a09 ldr r2, [pc, #36] ; (800b2b4 <_ZN16Screen1PresenterD1Ev+0x34>) + 800b290: 687b ldr r3, [r7, #4] + 800b292: 605a str r2, [r3, #4] + 800b294: 687b ldr r3, [r7, #4] + 800b296: 3304 adds r3, #4 + 800b298: 4618 mov r0, r3 + 800b29a: f7ff ffd1 bl 800b240 <_ZN13ModelListenerD1Ev> + 800b29e: 687b ldr r3, [r7, #4] + 800b2a0: 4618 mov r0, r3 + 800b2a2: f7ff ff89 bl 800b1b8 <_ZN8touchgfx9PresenterD1Ev> + 800b2a6: 687b ldr r3, [r7, #4] + 800b2a8: 4618 mov r0, r3 + 800b2aa: 3708 adds r7, #8 + 800b2ac: 46bd mov sp, r7 + 800b2ae: bd80 pop {r7, pc} + 800b2b0: 0801eff0 .word 0x0801eff0 + 800b2b4: 0801f008 .word 0x0801f008 + +0800b2b8 <_ZThn4_N16Screen1PresenterD1Ev>: + 800b2b8: f1a0 0004 sub.w r0, r0, #4 + 800b2bc: e7e0 b.n 800b280 <_ZN16Screen1PresenterD1Ev> + 800b2be: bf00 nop + +0800b2c0 <_ZN16Screen1PresenterD0Ev>: + 800b2c0: b580 push {r7, lr} + 800b2c2: b082 sub sp, #8 + 800b2c4: af00 add r7, sp, #0 + 800b2c6: 6078 str r0, [r7, #4] + 800b2c8: 6878 ldr r0, [r7, #4] + 800b2ca: f7ff ffd9 bl 800b280 <_ZN16Screen1PresenterD1Ev> + 800b2ce: 2110 movs r1, #16 + 800b2d0: 6878 ldr r0, [r7, #4] + 800b2d2: f011 fd14 bl 801ccfe <_ZdlPvj> + 800b2d6: 687b ldr r3, [r7, #4] + 800b2d8: 4618 mov r0, r3 + 800b2da: 3708 adds r7, #8 + 800b2dc: 46bd mov sp, r7 + 800b2de: bd80 pop {r7, pc} + +0800b2e0 <_ZThn4_N16Screen1PresenterD0Ev>: + 800b2e0: f1a0 0004 sub.w r0, r0, #4 + 800b2e4: e7ec b.n 800b2c0 <_ZN16Screen1PresenterD0Ev> + ... + +0800b2e8 <_ZN16Screen1PresenterC1ER11Screen1View>: +#include +#include + +Screen1Presenter::Screen1Presenter(Screen1View& v) + 800b2e8: b580 push {r7, lr} + 800b2ea: b082 sub sp, #8 + 800b2ec: af00 add r7, sp, #0 + 800b2ee: 6078 str r0, [r7, #4] + 800b2f0: 6039 str r1, [r7, #0] + : view(v) + 800b2f2: 687b ldr r3, [r7, #4] + 800b2f4: 4618 mov r0, r3 + 800b2f6: f7ff ff7f bl 800b1f8 <_ZN8touchgfx9PresenterC1Ev> + 800b2fa: 687b ldr r3, [r7, #4] + 800b2fc: 3304 adds r3, #4 + 800b2fe: 4618 mov r0, r3 + 800b300: f7ff ff8a bl 800b218 <_ZN13ModelListenerC1Ev> + 800b304: 4a06 ldr r2, [pc, #24] ; (800b320 <_ZN16Screen1PresenterC1ER11Screen1View+0x38>) + 800b306: 687b ldr r3, [r7, #4] + 800b308: 601a str r2, [r3, #0] + 800b30a: 4a06 ldr r2, [pc, #24] ; (800b324 <_ZN16Screen1PresenterC1ER11Screen1View+0x3c>) + 800b30c: 687b ldr r3, [r7, #4] + 800b30e: 605a str r2, [r3, #4] + 800b310: 687b ldr r3, [r7, #4] + 800b312: 683a ldr r2, [r7, #0] + 800b314: 60da str r2, [r3, #12] +{ + +} + 800b316: 687b ldr r3, [r7, #4] + 800b318: 4618 mov r0, r3 + 800b31a: 3708 adds r7, #8 + 800b31c: 46bd mov sp, r7 + 800b31e: bd80 pop {r7, pc} + 800b320: 0801eff0 .word 0x0801eff0 + 800b324: 0801f008 .word 0x0801f008 + +0800b328 <_ZN16Screen1Presenter8activateEv>: + +void Screen1Presenter::activate() +{ + 800b328: b480 push {r7} + 800b32a: b083 sub sp, #12 + 800b32c: af00 add r7, sp, #0 + 800b32e: 6078 str r0, [r7, #4] + +} + 800b330: bf00 nop + 800b332: 370c adds r7, #12 + 800b334: 46bd mov sp, r7 + 800b336: f85d 7b04 ldr.w r7, [sp], #4 + 800b33a: 4770 bx lr + +0800b33c <_ZN16Screen1Presenter10deactivateEv>: + +void Screen1Presenter::deactivate() +{ + 800b33c: b480 push {r7} + 800b33e: b083 sub sp, #12 + 800b340: af00 add r7, sp, #0 + 800b342: 6078 str r0, [r7, #4] + +} + 800b344: bf00 nop + 800b346: 370c adds r7, #12 + 800b348: 46bd mov sp, r7 + 800b34a: f85d 7b04 ldr.w r7, [sp], #4 + 800b34e: 4770 bx lr + +0800b350 <_ZN11Screen1ViewD1Ev>: + +class Screen1View : public Screen1ViewBase +{ +public: + Screen1View(); + virtual ~Screen1View() {} + 800b350: b580 push {r7, lr} + 800b352: b082 sub sp, #8 + 800b354: af00 add r7, sp, #0 + 800b356: 6078 str r0, [r7, #4] + 800b358: 4a05 ldr r2, [pc, #20] ; (800b370 <_ZN11Screen1ViewD1Ev+0x20>) + 800b35a: 687b ldr r3, [r7, #4] + 800b35c: 601a str r2, [r3, #0] + 800b35e: 687b ldr r3, [r7, #4] + 800b360: 4618 mov r0, r3 + 800b362: f7ff f8ad bl 800a4c0 <_ZN15Screen1ViewBaseD1Ev> + 800b366: 687b ldr r3, [r7, #4] + 800b368: 4618 mov r0, r3 + 800b36a: 3708 adds r7, #8 + 800b36c: 46bd mov sp, r7 + 800b36e: bd80 pop {r7, pc} + 800b370: 0801f040 .word 0x0801f040 + +0800b374 <_ZN11Screen1ViewD0Ev>: + 800b374: b580 push {r7, lr} + 800b376: b082 sub sp, #8 + 800b378: af00 add r7, sp, #0 + 800b37a: 6078 str r0, [r7, #4] + 800b37c: 6878 ldr r0, [r7, #4] + 800b37e: f7ff ffe7 bl 800b350 <_ZN11Screen1ViewD1Ev> + 800b382: f641 5130 movw r1, #7472 ; 0x1d30 + 800b386: 6878 ldr r0, [r7, #4] + 800b388: f011 fcb9 bl 801ccfe <_ZdlPvj> + 800b38c: 687b ldr r3, [r7, #4] + 800b38e: 4618 mov r0, r3 + 800b390: 3708 adds r7, #8 + 800b392: 46bd mov sp, r7 + 800b394: bd80 pop {r7, pc} + ... + +0800b398 <_ZN11Screen1ViewC1Ev>: +#include + +Screen1View::Screen1View() + 800b398: b580 push {r7, lr} + 800b39a: b082 sub sp, #8 + 800b39c: af00 add r7, sp, #0 + 800b39e: 6078 str r0, [r7, #4] + 800b3a0: 687b ldr r3, [r7, #4] + 800b3a2: 4618 mov r0, r3 + 800b3a4: f7ff f946 bl 800a634 <_ZN15Screen1ViewBaseC1Ev> + 800b3a8: 4a03 ldr r2, [pc, #12] ; (800b3b8 <_ZN11Screen1ViewC1Ev+0x20>) + 800b3aa: 687b ldr r3, [r7, #4] + 800b3ac: 601a str r2, [r3, #0] +{ + +} + 800b3ae: 687b ldr r3, [r7, #4] + 800b3b0: 4618 mov r0, r3 + 800b3b2: 3708 adds r7, #8 + 800b3b4: 46bd mov sp, r7 + 800b3b6: bd80 pop {r7, pc} + 800b3b8: 0801f040 .word 0x0801f040 + +0800b3bc <_ZN11Screen1View11setupScreenEv>: + +void Screen1View::setupScreen() +{ + 800b3bc: b580 push {r7, lr} + 800b3be: b082 sub sp, #8 + 800b3c0: af00 add r7, sp, #0 + 800b3c2: 6078 str r0, [r7, #4] + Screen1ViewBase::setupScreen(); + 800b3c4: 687b ldr r3, [r7, #4] + 800b3c6: 4618 mov r0, r3 + 800b3c8: f7ff fa0a bl 800a7e0 <_ZN15Screen1ViewBase11setupScreenEv> +} + 800b3cc: bf00 nop + 800b3ce: 3708 adds r7, #8 + 800b3d0: 46bd mov sp, r7 + 800b3d2: bd80 pop {r7, pc} + +0800b3d4 <_ZN11Screen1View14tearDownScreenEv>: + +void Screen1View::tearDownScreen() +{ + 800b3d4: b580 push {r7, lr} + 800b3d6: b082 sub sp, #8 + 800b3d8: af00 add r7, sp, #0 + 800b3da: 6078 str r0, [r7, #4] + Screen1ViewBase::tearDownScreen(); + 800b3dc: 687b ldr r3, [r7, #4] + 800b3de: 4618 mov r0, r3 + 800b3e0: f7fe fe32 bl 800a048 <_ZN8touchgfx6Screen14tearDownScreenEv> +} + 800b3e4: bf00 nop + 800b3e6: 3708 adds r7, #8 + 800b3e8: 46bd mov sp, r7 + 800b3ea: bd80 pop {r7, pc} + +0800b3ec <_ZN8touchgfx15TouchControllerD1Ev>: +/** Basic Touch Controller interface. */ +class TouchController +{ +public: + /** Finalizes an instance of the TouchController class. */ + virtual ~TouchController() + 800b3ec: b480 push {r7} + 800b3ee: b083 sub sp, #12 + 800b3f0: af00 add r7, sp, #0 + 800b3f2: 6078 str r0, [r7, #4] + { + 800b3f4: 4a04 ldr r2, [pc, #16] ; (800b408 <_ZN8touchgfx15TouchControllerD1Ev+0x1c>) + 800b3f6: 687b ldr r3, [r7, #4] + 800b3f8: 601a str r2, [r3, #0] + } + 800b3fa: 687b ldr r3, [r7, #4] + 800b3fc: 4618 mov r0, r3 + 800b3fe: 370c adds r7, #12 + 800b400: 46bd mov sp, r7 + 800b402: f85d 7b04 ldr.w r7, [sp], #4 + 800b406: 4770 bx lr + 800b408: 0801f08c .word 0x0801f08c + +0800b40c <_ZN8touchgfx15TouchControllerD0Ev>: + virtual ~TouchController() + 800b40c: b580 push {r7, lr} + 800b40e: b082 sub sp, #8 + 800b410: af00 add r7, sp, #0 + 800b412: 6078 str r0, [r7, #4] + } + 800b414: 6878 ldr r0, [r7, #4] + 800b416: f7ff ffe9 bl 800b3ec <_ZN8touchgfx15TouchControllerD1Ev> + 800b41a: 2104 movs r1, #4 + 800b41c: 6878 ldr r0, [r7, #4] + 800b41e: f011 fc6e bl 801ccfe <_ZdlPvj> + 800b422: 687b ldr r3, [r7, #4] + 800b424: 4618 mov r0, r3 + 800b426: 3708 adds r7, #8 + 800b428: 46bd mov sp, r7 + 800b42a: bd80 pop {r7, pc} + +0800b42c <_ZN20STM32TouchController4initEv>: +/* USER CODE BEGIN STM32TouchController */ + +#include + +void STM32TouchController::init() +{ + 800b42c: b480 push {r7} + 800b42e: b083 sub sp, #12 + 800b430: af00 add r7, sp, #0 + 800b432: 6078 str r0, [r7, #4] + /** + * Initialize touch controller and driver + * + */ +} + 800b434: bf00 nop + 800b436: 370c adds r7, #12 + 800b438: 46bd mov sp, r7 + 800b43a: f85d 7b04 ldr.w r7, [sp], #4 + 800b43e: 4770 bx lr + +0800b440 <_ZN20STM32TouchController11sampleTouchERlS0_>: + +bool STM32TouchController::sampleTouch(int32_t& x, int32_t& y) +{ + 800b440: b480 push {r7} + 800b442: b085 sub sp, #20 + 800b444: af00 add r7, sp, #0 + 800b446: 60f8 str r0, [r7, #12] + 800b448: 60b9 str r1, [r7, #8] + 800b44a: 607a str r2, [r7, #4] + * + * This function is called by the TouchGFX framework. + * By default sampleTouch is called every tick, this can be adjusted by HAL::setTouchSampleRate(int8_t); + * + */ + return false; + 800b44c: 2300 movs r3, #0 +} + 800b44e: 4618 mov r0, r3 + 800b450: 3714 adds r7, #20 + 800b452: 46bd mov sp, r7 + 800b454: f85d 7b04 ldr.w r7, [sp], #4 + 800b458: 4770 bx lr + ... + +0800b45c <_ZN20STM32TouchControllerD1Ev>: + * @brief This class specializes TouchController Interface. + * + * @sa touchgfx::TouchController + */ + +class STM32TouchController : public touchgfx::TouchController + 800b45c: b580 push {r7, lr} + 800b45e: b082 sub sp, #8 + 800b460: af00 add r7, sp, #0 + 800b462: 6078 str r0, [r7, #4] + 800b464: 4a05 ldr r2, [pc, #20] ; (800b47c <_ZN20STM32TouchControllerD1Ev+0x20>) + 800b466: 687b ldr r3, [r7, #4] + 800b468: 601a str r2, [r3, #0] + 800b46a: 687b ldr r3, [r7, #4] + 800b46c: 4618 mov r0, r3 + 800b46e: f7ff ffbd bl 800b3ec <_ZN8touchgfx15TouchControllerD1Ev> + 800b472: 687b ldr r3, [r7, #4] + 800b474: 4618 mov r0, r3 + 800b476: 3708 adds r7, #8 + 800b478: 46bd mov sp, r7 + 800b47a: bd80 pop {r7, pc} + 800b47c: 0801f074 .word 0x0801f074 + +0800b480 <_ZN20STM32TouchControllerD0Ev>: + 800b480: b580 push {r7, lr} + 800b482: b082 sub sp, #8 + 800b484: af00 add r7, sp, #0 + 800b486: 6078 str r0, [r7, #4] + 800b488: 6878 ldr r0, [r7, #4] + 800b48a: f7ff ffe7 bl 800b45c <_ZN20STM32TouchControllerD1Ev> + 800b48e: 2104 movs r1, #4 + 800b490: 6878 ldr r0, [r7, #4] + 800b492: f011 fc34 bl 801ccfe <_ZdlPvj> + 800b496: 687b ldr r3, [r7, #4] + 800b498: 4618 mov r0, r3 + 800b49a: 3708 adds r7, #8 + 800b49c: 46bd mov sp, r7 + 800b49e: bd80 pop {r7, pc} + +0800b4a0 <_ZN8touchgfx4GPIO3setENS0_7GPIO_IDE>: + +/* + * Sets a pin high. + */ +void GPIO::set(GPIO_ID id) +{ + 800b4a0: b480 push {r7} + 800b4a2: b083 sub sp, #12 + 800b4a4: af00 add r7, sp, #0 + 800b4a6: 4603 mov r3, r0 + 800b4a8: 71fb strb r3, [r7, #7] + +} + 800b4aa: bf00 nop + 800b4ac: 370c adds r7, #12 + 800b4ae: 46bd mov sp, r7 + 800b4b0: f85d 7b04 ldr.w r7, [sp], #4 + 800b4b4: 4770 bx lr + +0800b4b6 <_ZN8touchgfx4GPIO5clearENS0_7GPIO_IDE>: + +/* + * Sets a pin low. + */ +void GPIO::clear(GPIO_ID id) +{ + 800b4b6: b480 push {r7} + 800b4b8: b083 sub sp, #12 + 800b4ba: af00 add r7, sp, #0 + 800b4bc: 4603 mov r3, r0 + 800b4be: 71fb strb r3, [r7, #7] + +} + 800b4c0: bf00 nop + 800b4c2: 370c adds r7, #12 + 800b4c4: 46bd mov sp, r7 + 800b4c6: f85d 7b04 ldr.w r7, [sp], #4 + 800b4ca: 4770 bx lr + +0800b4cc <_ZN8touchgfx4GPIO6toggleENS0_7GPIO_IDE>: + +/* + * Toggles a pin. + */ +void GPIO::toggle(GPIO_ID id) +{ + 800b4cc: b480 push {r7} + 800b4ce: b083 sub sp, #12 + 800b4d0: af00 add r7, sp, #0 + 800b4d2: 4603 mov r3, r0 + 800b4d4: 71fb strb r3, [r7, #7] + +} + 800b4d6: bf00 nop + 800b4d8: 370c adds r7, #12 + 800b4da: 46bd mov sp, r7 + 800b4dc: f85d 7b04 ldr.w r7, [sp], #4 + 800b4e0: 4770 bx lr + ... + +0800b4e4 <_ZN8touchgfx3HALD1Ev>: + virtual ~HAL() + 800b4e4: b480 push {r7} + 800b4e6: b083 sub sp, #12 + 800b4e8: af00 add r7, sp, #0 + 800b4ea: 6078 str r0, [r7, #4] + { + 800b4ec: 4a04 ldr r2, [pc, #16] ; (800b500 <_ZN8touchgfx3HALD1Ev+0x1c>) + 800b4ee: 687b ldr r3, [r7, #4] + 800b4f0: 601a str r2, [r3, #0] + } + 800b4f2: 687b ldr r3, [r7, #4] + 800b4f4: 4618 mov r0, r3 + 800b4f6: 370c adds r7, #12 + 800b4f8: 46bd mov sp, r7 + 800b4fa: f85d 7b04 ldr.w r7, [sp], #4 + 800b4fe: 4770 bx lr + 800b500: 0801f978 .word 0x0801f978 + +0800b504 <_ZN8touchgfx3HALD0Ev>: + virtual ~HAL() + 800b504: b580 push {r7, lr} + 800b506: b082 sub sp, #8 + 800b508: af00 add r7, sp, #0 + 800b50a: 6078 str r0, [r7, #4] + } + 800b50c: 6878 ldr r0, [r7, #4] + 800b50e: f7ff ffe9 bl 800b4e4 <_ZN8touchgfx3HALD1Ev> + 800b512: 217c movs r1, #124 ; 0x7c + 800b514: 6878 ldr r0, [r7, #4] + 800b516: f011 fbf2 bl 801ccfe <_ZdlPvj> + 800b51a: 687b ldr r3, [r7, #4] + 800b51c: 4618 mov r0, r3 + 800b51e: 3708 adds r7, #8 + 800b520: 46bd mov sp, r7 + 800b522: bd80 pop {r7, pc} + +0800b524 <_ZN8touchgfx3HAL21setDisplayOrientationENS_18DisplayOrientationE>: + virtual void setDisplayOrientation(DisplayOrientation orientation) + 800b524: b480 push {r7} + 800b526: b083 sub sp, #12 + 800b528: af00 add r7, sp, #0 + 800b52a: 6078 str r0, [r7, #4] + 800b52c: 460b mov r3, r1 + 800b52e: 70fb strb r3, [r7, #3] + requestedOrientation = orientation; + 800b530: 687b ldr r3, [r7, #4] + 800b532: 78fa ldrb r2, [r7, #3] + 800b534: f883 2074 strb.w r2, [r3, #116] ; 0x74 + displayOrientationChangeRequested = true; + 800b538: 687b ldr r3, [r7, #4] + 800b53a: 2201 movs r2, #1 + 800b53c: f883 2075 strb.w r2, [r3, #117] ; 0x75 + } + 800b540: bf00 nop + 800b542: 370c adds r7, #12 + 800b544: 46bd mov sp, r7 + 800b546: f85d 7b04 ldr.w r7, [sp], #4 + 800b54a: 4770 bx lr + +0800b54c <_ZN8touchgfx3HAL18setFrameBufferSizeEtt>: + virtual void setFrameBufferSize(uint16_t width, uint16_t height) + 800b54c: b580 push {r7, lr} + 800b54e: b082 sub sp, #8 + 800b550: af00 add r7, sp, #0 + 800b552: 6078 str r0, [r7, #4] + 800b554: 460b mov r3, r1 + 800b556: 807b strh r3, [r7, #2] + 800b558: 4613 mov r3, r2 + 800b55a: 803b strh r3, [r7, #0] + assert(width >= DISPLAY_WIDTH && height >= DISPLAY_HEIGHT && "Framebuffer cannot be smaller than display"); + 800b55c: 4b0c ldr r3, [pc, #48] ; (800b590 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x44>) + 800b55e: 881b ldrh r3, [r3, #0] + 800b560: 887a ldrh r2, [r7, #2] + 800b562: 429a cmp r2, r3 + 800b564: d304 bcc.n 800b570 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x24> + 800b566: 4b0b ldr r3, [pc, #44] ; (800b594 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x48>) + 800b568: 881b ldrh r3, [r3, #0] + 800b56a: 883a ldrh r2, [r7, #0] + 800b56c: 429a cmp r2, r3 + 800b56e: d205 bcs.n 800b57c <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x30> + 800b570: 4b09 ldr r3, [pc, #36] ; (800b598 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x4c>) + 800b572: 4a0a ldr r2, [pc, #40] ; (800b59c <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x50>) + 800b574: 219e movs r1, #158 ; 0x9e + 800b576: 480a ldr r0, [pc, #40] ; (800b5a0 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x54>) + 800b578: f011 fbf0 bl 801cd5c <__assert_func> + FRAME_BUFFER_WIDTH = width; + 800b57c: 4a09 ldr r2, [pc, #36] ; (800b5a4 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x58>) + 800b57e: 887b ldrh r3, [r7, #2] + 800b580: 8013 strh r3, [r2, #0] + FRAME_BUFFER_HEIGHT = height; + 800b582: 4a09 ldr r2, [pc, #36] ; (800b5a8 <_ZN8touchgfx3HAL18setFrameBufferSizeEtt+0x5c>) + 800b584: 883b ldrh r3, [r7, #0] + 800b586: 8013 strh r3, [r2, #0] + } + 800b588: bf00 nop + 800b58a: 3708 adds r7, #8 + 800b58c: 46bd mov sp, r7 + 800b58e: bd80 pop {r7, pc} + 800b590: 240c3d36 .word 0x240c3d36 + 800b594: 240c3d38 .word 0x240c3d38 + 800b598: 0801e5cc .word 0x0801e5cc + 800b59c: 0801e630 .word 0x0801e630 + 800b5a0: 0801e674 .word 0x0801e674 + 800b5a4: 240c3d3c .word 0x240c3d3c + 800b5a8: 240c3d3e .word 0x240c3d3e + +0800b5ac <_ZN8touchgfx3HAL11getBlitCapsEv>: + virtual BlitOperations getBlitCaps() + 800b5ac: b580 push {r7, lr} + 800b5ae: b082 sub sp, #8 + 800b5b0: af00 add r7, sp, #0 + 800b5b2: 6078 str r0, [r7, #4] + if (useDMAAcceleration) + 800b5b4: 687b ldr r3, [r7, #4] + 800b5b6: f893 3077 ldrb.w r3, [r3, #119] ; 0x77 + 800b5ba: 2b00 cmp r3, #0 + 800b5bc: d009 beq.n 800b5d2 <_ZN8touchgfx3HAL11getBlitCapsEv+0x26> + return dma.getBlitCaps(); + 800b5be: 687b ldr r3, [r7, #4] + 800b5c0: 685a ldr r2, [r3, #4] + 800b5c2: 687b ldr r3, [r7, #4] + 800b5c4: 685b ldr r3, [r3, #4] + 800b5c6: 681b ldr r3, [r3, #0] + 800b5c8: 681b ldr r3, [r3, #0] + 800b5ca: 4610 mov r0, r2 + 800b5cc: 4798 blx r3 + 800b5ce: 4603 mov r3, r0 + 800b5d0: e000 b.n 800b5d4 <_ZN8touchgfx3HAL11getBlitCapsEv+0x28> + return static_cast(0); + 800b5d2: 2300 movs r3, #0 + } + 800b5d4: 4618 mov r0, r3 + 800b5d6: 3708 adds r7, #8 + 800b5d8: 46bd mov sp, r7 + 800b5da: bd80 pop {r7, pc} + +0800b5dc <_ZN8touchgfx3HAL15backPorchExitedEv>: + virtual void backPorchExited() + 800b5dc: b580 push {r7, lr} + 800b5de: b082 sub sp, #8 + 800b5e0: af00 add r7, sp, #0 + 800b5e2: 6078 str r0, [r7, #4] + swapFrameBuffers(); + 800b5e4: 6878 ldr r0, [r7, #4] + 800b5e6: f003 f8b3 bl 800e750 <_ZN8touchgfx3HAL16swapFrameBuffersEv> + tick(); + 800b5ea: 687b ldr r3, [r7, #4] + 800b5ec: 681b ldr r3, [r3, #0] + 800b5ee: 33ac adds r3, #172 ; 0xac + 800b5f0: 681b ldr r3, [r3, #0] + 800b5f2: 6878 ldr r0, [r7, #4] + 800b5f4: 4798 blx r3 + } + 800b5f6: bf00 nop + 800b5f8: 3708 adds r7, #8 + 800b5fa: 46bd mov sp, r7 + 800b5fc: bd80 pop {r7, pc} + +0800b5fe <_ZN8touchgfx3HAL9sampleKeyERh>: + virtual bool sampleKey(uint8_t& key) + 800b5fe: b480 push {r7} + 800b600: b083 sub sp, #12 + 800b602: af00 add r7, sp, #0 + 800b604: 6078 str r0, [r7, #4] + 800b606: 6039 str r1, [r7, #0] + return false; + 800b608: 2300 movs r3, #0 + } + 800b60a: 4618 mov r0, r3 + 800b60c: 370c adds r7, #12 + 800b60e: 46bd mov sp, r7 + 800b610: f85d 7b04 ldr.w r7, [sp], #4 + 800b614: 4770 bx lr + ... + +0800b618 <_ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_>: + virtual void setFrameBufferStartAddresses(void* frameBuffer, void* doubleBuffer, void* animationStorage) + 800b618: b580 push {r7, lr} + 800b61a: b084 sub sp, #16 + 800b61c: af00 add r7, sp, #0 + 800b61e: 60f8 str r0, [r7, #12] + 800b620: 60b9 str r1, [r7, #8] + 800b622: 607a str r2, [r7, #4] + 800b624: 603b str r3, [r7, #0] + assert(frameBuffer != 0 && "A framebuffer address must be set"); + 800b626: 68bb ldr r3, [r7, #8] + 800b628: 2b00 cmp r3, #0 + 800b62a: d106 bne.n 800b63a <_ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_+0x22> + 800b62c: 4b0f ldr r3, [pc, #60] ; (800b66c <_ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_+0x54>) + 800b62e: 4a10 ldr r2, [pc, #64] ; (800b670 <_ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_+0x58>) + 800b630: f240 21bb movw r1, #699 ; 0x2bb + 800b634: 480f ldr r0, [pc, #60] ; (800b674 <_ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_+0x5c>) + 800b636: f011 fb91 bl 801cd5c <__assert_func> + frameBuffer0 = reinterpret_cast(frameBuffer); + 800b63a: 68fb ldr r3, [r7, #12] + 800b63c: 68ba ldr r2, [r7, #8] + 800b63e: 63da str r2, [r3, #60] ; 0x3c + frameBuffer1 = reinterpret_cast(doubleBuffer); + 800b640: 68fb ldr r3, [r7, #12] + 800b642: 687a ldr r2, [r7, #4] + 800b644: 641a str r2, [r3, #64] ; 0x40 + USE_DOUBLE_BUFFERING = doubleBuffer != 0; + 800b646: 687b ldr r3, [r7, #4] + 800b648: 2b00 cmp r3, #0 + 800b64a: bf14 ite ne + 800b64c: 2301 movne r3, #1 + 800b64e: 2300 moveq r3, #0 + 800b650: b2da uxtb r2, r3 + 800b652: 4b09 ldr r3, [pc, #36] ; (800b678 <_ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_+0x60>) + 800b654: 701a strb r2, [r3, #0] + setAnimationStorage(animationStorage); + 800b656: 68fb ldr r3, [r7, #12] + 800b658: 681b ldr r3, [r3, #0] + 800b65a: 338c adds r3, #140 ; 0x8c + 800b65c: 681b ldr r3, [r3, #0] + 800b65e: 6839 ldr r1, [r7, #0] + 800b660: 68f8 ldr r0, [r7, #12] + 800b662: 4798 blx r3 + } + 800b664: bf00 nop + 800b666: 3710 adds r7, #16 + 800b668: 46bd mov sp, r7 + 800b66a: bd80 pop {r7, pc} + 800b66c: 0801e6b8 .word 0x0801e6b8 + 800b670: 0801e6f0 .word 0x0801e6f0 + 800b674: 0801e674 .word 0x0801e674 + 800b678: 240c3d40 .word 0x240c3d40 + +0800b67c <_ZN8touchgfx3HAL19setAnimationStorageEPv>: + virtual void setAnimationStorage(void* animationStorage) + 800b67c: b480 push {r7} + 800b67e: b083 sub sp, #12 + 800b680: af00 add r7, sp, #0 + 800b682: 6078 str r0, [r7, #4] + 800b684: 6039 str r1, [r7, #0] + frameBuffer2 = reinterpret_cast(animationStorage); + 800b686: 687b ldr r3, [r7, #4] + 800b688: 683a ldr r2, [r7, #0] + 800b68a: 645a str r2, [r3, #68] ; 0x44 + USE_ANIMATION_STORAGE = animationStorage != 0; + 800b68c: 683b ldr r3, [r7, #0] + 800b68e: 2b00 cmp r3, #0 + 800b690: bf14 ite ne + 800b692: 2301 movne r3, #1 + 800b694: 2300 moveq r3, #0 + 800b696: b2da uxtb r2, r3 + 800b698: 4b03 ldr r3, [pc, #12] ; (800b6a8 <_ZN8touchgfx3HAL19setAnimationStorageEPv+0x2c>) + 800b69a: 701a strb r2, [r3, #0] + } + 800b69c: bf00 nop + 800b69e: 370c adds r7, #12 + 800b6a0: 46bd mov sp, r7 + 800b6a2: f85d 7b04 ldr.w r7, [sp], #4 + 800b6a6: 4770 bx lr + 800b6a8: 240c3d41 .word 0x240c3d41 + +0800b6ac <_ZNK8touchgfx3HAL18getFlashDataReaderEv>: + virtual FlashDataReader* getFlashDataReader() const + 800b6ac: b480 push {r7} + 800b6ae: b083 sub sp, #12 + 800b6b0: af00 add r7, sp, #0 + 800b6b2: 6078 str r0, [r7, #4] + return 0; + 800b6b4: 2300 movs r3, #0 + } + 800b6b6: 4618 mov r0, r3 + 800b6b8: 370c adds r7, #12 + 800b6ba: 46bd mov sp, r7 + 800b6bc: f85d 7b04 ldr.w r7, [sp], #4 + 800b6c0: 4770 bx lr + +0800b6c2 <_ZN8touchgfx3HAL9taskDelayEt>: + virtual void taskDelay(uint16_t ms) + 800b6c2: b580 push {r7, lr} + 800b6c4: b082 sub sp, #8 + 800b6c6: af00 add r7, sp, #0 + 800b6c8: 6078 str r0, [r7, #4] + 800b6ca: 460b mov r3, r1 + 800b6cc: 807b strh r3, [r7, #2] + if (taskDelayFunc) + 800b6ce: 687b ldr r3, [r7, #4] + 800b6d0: 6b9b ldr r3, [r3, #56] ; 0x38 + 800b6d2: 2b00 cmp r3, #0 + 800b6d4: d004 beq.n 800b6e0 <_ZN8touchgfx3HAL9taskDelayEt+0x1e> + taskDelayFunc(ms); + 800b6d6: 687b ldr r3, [r7, #4] + 800b6d8: 6b9b ldr r3, [r3, #56] ; 0x38 + 800b6da: 887a ldrh r2, [r7, #2] + 800b6dc: 4610 mov r0, r2 + 800b6de: 4798 blx r3 + } + 800b6e0: bf00 nop + 800b6e2: 3708 adds r7, #8 + 800b6e4: 46bd mov sp, r7 + 800b6e6: bd80 pop {r7, pc} + +0800b6e8 <_ZN8touchgfx3HAL17getTFTCurrentLineEv>: + virtual uint16_t getTFTCurrentLine() + 800b6e8: b480 push {r7} + 800b6ea: b083 sub sp, #12 + 800b6ec: af00 add r7, sp, #0 + 800b6ee: 6078 str r0, [r7, #4] + return 0xFFFFu; + 800b6f0: f64f 73ff movw r3, #65535 ; 0xffff + } + 800b6f4: 4618 mov r0, r3 + 800b6f6: 370c adds r7, #12 + 800b6f8: 46bd mov sp, r7 + 800b6fa: f85d 7b04 ldr.w r7, [sp], #4 + 800b6fe: 4770 bx lr + +0800b700 <_ZN8touchgfx3HAL10getDMATypeEv>: + virtual DMAType getDMAType() + 800b700: b580 push {r7, lr} + 800b702: b082 sub sp, #8 + 800b704: af00 add r7, sp, #0 + 800b706: 6078 str r0, [r7, #4] + return dma.getDMAType(); + 800b708: 687b ldr r3, [r7, #4] + 800b70a: 685a ldr r2, [r3, #4] + 800b70c: 687b ldr r3, [r7, #4] + 800b70e: 685b ldr r3, [r3, #4] + 800b710: 681b ldr r3, [r3, #0] + 800b712: 3318 adds r3, #24 + 800b714: 681b ldr r3, [r3, #0] + 800b716: 4610 mov r0, r2 + 800b718: 4798 blx r3 + 800b71a: 4603 mov r3, r0 + } + 800b71c: 4618 mov r0, r3 + 800b71e: 3708 adds r7, #8 + 800b720: 46bd mov sp, r7 + 800b722: bd80 pop {r7, pc} + +0800b724 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv>: + + /** Called by the touch driver to indicate that no touch is currently detected. */ + virtual void noTouch(); + + /** Perform the actual display orientation change. */ + virtual void performDisplayOrientationChange() + 800b724: b480 push {r7} + 800b726: b085 sub sp, #20 + 800b728: af00 add r7, sp, #0 + 800b72a: 6078 str r0, [r7, #4] + { + if (requestedOrientation != nativeDisplayOrientation) + 800b72c: 687b ldr r3, [r7, #4] + 800b72e: f893 2074 ldrb.w r2, [r3, #116] ; 0x74 + 800b732: 687b ldr r3, [r7, #4] + 800b734: f893 3034 ldrb.w r3, [r3, #52] ; 0x34 + 800b738: 429a cmp r2, r3 + 800b73a: d011 beq.n 800b760 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x3c> + { + if (DISPLAY_ROTATION == rotate0) + 800b73c: 4b14 ldr r3, [pc, #80] ; (800b790 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x6c>) + 800b73e: 781b ldrb r3, [r3, #0] + 800b740: 2b00 cmp r3, #0 + 800b742: d11e bne.n 800b782 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x5e> + { + const uint16_t tmp = DISPLAY_HEIGHT; + 800b744: 4b13 ldr r3, [pc, #76] ; (800b794 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x70>) + 800b746: 881b ldrh r3, [r3, #0] + 800b748: 81bb strh r3, [r7, #12] + DISPLAY_HEIGHT = DISPLAY_WIDTH; + 800b74a: 4b13 ldr r3, [pc, #76] ; (800b798 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x74>) + 800b74c: 881a ldrh r2, [r3, #0] + 800b74e: 4b11 ldr r3, [pc, #68] ; (800b794 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x70>) + 800b750: 801a strh r2, [r3, #0] + DISPLAY_WIDTH = tmp; + 800b752: 4a11 ldr r2, [pc, #68] ; (800b798 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x74>) + 800b754: 89bb ldrh r3, [r7, #12] + 800b756: 8013 strh r3, [r2, #0] + DISPLAY_ROTATION = rotate90; + 800b758: 4b0d ldr r3, [pc, #52] ; (800b790 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x6c>) + 800b75a: 2201 movs r2, #1 + 800b75c: 701a strb r2, [r3, #0] + const uint16_t tmp = DISPLAY_HEIGHT; + DISPLAY_HEIGHT = DISPLAY_WIDTH; + DISPLAY_WIDTH = tmp; + DISPLAY_ROTATION = rotate0; + } + } + 800b75e: e010 b.n 800b782 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x5e> + else if (DISPLAY_ROTATION != rotate0) + 800b760: 4b0b ldr r3, [pc, #44] ; (800b790 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x6c>) + 800b762: 781b ldrb r3, [r3, #0] + 800b764: 2b00 cmp r3, #0 + 800b766: d00c beq.n 800b782 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x5e> + const uint16_t tmp = DISPLAY_HEIGHT; + 800b768: 4b0a ldr r3, [pc, #40] ; (800b794 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x70>) + 800b76a: 881b ldrh r3, [r3, #0] + 800b76c: 81fb strh r3, [r7, #14] + DISPLAY_HEIGHT = DISPLAY_WIDTH; + 800b76e: 4b0a ldr r3, [pc, #40] ; (800b798 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x74>) + 800b770: 881a ldrh r2, [r3, #0] + 800b772: 4b08 ldr r3, [pc, #32] ; (800b794 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x70>) + 800b774: 801a strh r2, [r3, #0] + DISPLAY_WIDTH = tmp; + 800b776: 4a08 ldr r2, [pc, #32] ; (800b798 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x74>) + 800b778: 89fb ldrh r3, [r7, #14] + 800b77a: 8013 strh r3, [r2, #0] + DISPLAY_ROTATION = rotate0; + 800b77c: 4b04 ldr r3, [pc, #16] ; (800b790 <_ZN8touchgfx3HAL31performDisplayOrientationChangeEv+0x6c>) + 800b77e: 2200 movs r2, #0 + 800b780: 701a strb r2, [r3, #0] + } + 800b782: bf00 nop + 800b784: 3714 adds r7, #20 + 800b786: 46bd mov sp, r7 + 800b788: f85d 7b04 ldr.w r7, [sp], #4 + 800b78c: 4770 bx lr + 800b78e: bf00 nop + 800b790: 240c3d3a .word 0x240c3d3a + 800b794: 240c3d38 .word 0x240c3d38 + 800b798: 240c3d36 .word 0x240c3d36 + +0800b79c <_ZN20TouchGFXGeneratedHAL16flushFrameBufferEv>: + * + * This specialization is only in place to keep compilers happy. Base impl. will call the + * Rect version. + * @see HAL::flushFrameBuffer + */ + virtual void flushFrameBuffer() + 800b79c: b580 push {r7, lr} + 800b79e: b082 sub sp, #8 + 800b7a0: af00 add r7, sp, #0 + 800b7a2: 6078 str r0, [r7, #4] + { + HAL::flushFrameBuffer(); + 800b7a4: 687b ldr r3, [r7, #4] + 800b7a6: 4618 mov r0, r3 + 800b7a8: f002 f95c bl 800da64 <_ZN8touchgfx3HAL16flushFrameBufferEv> + } + 800b7ac: bf00 nop + 800b7ae: 3708 adds r7, #8 + 800b7b0: 46bd mov sp, r7 + 800b7b2: bd80 pop {r7, pc} + +0800b7b4 <_ZN20TouchGFXGeneratedHALD1Ev>: +class TouchGFXGeneratedHAL : public touchgfx::HAL + 800b7b4: b580 push {r7, lr} + 800b7b6: b082 sub sp, #8 + 800b7b8: af00 add r7, sp, #0 + 800b7ba: 6078 str r0, [r7, #4] + 800b7bc: 4a05 ldr r2, [pc, #20] ; (800b7d4 <_ZN20TouchGFXGeneratedHALD1Ev+0x20>) + 800b7be: 687b ldr r3, [r7, #4] + 800b7c0: 601a str r2, [r3, #0] + 800b7c2: 687b ldr r3, [r7, #4] + 800b7c4: 4618 mov r0, r3 + 800b7c6: f7ff fe8d bl 800b4e4 <_ZN8touchgfx3HALD1Ev> + 800b7ca: 687b ldr r3, [r7, #4] + 800b7cc: 4618 mov r0, r3 + 800b7ce: 3708 adds r7, #8 + 800b7d0: 46bd mov sp, r7 + 800b7d2: bd80 pop {r7, pc} + 800b7d4: 0801f2c4 .word 0x0801f2c4 + +0800b7d8 <_ZN20TouchGFXGeneratedHALD0Ev>: + 800b7d8: b580 push {r7, lr} + 800b7da: b082 sub sp, #8 + 800b7dc: af00 add r7, sp, #0 + 800b7de: 6078 str r0, [r7, #4] + 800b7e0: 6878 ldr r0, [r7, #4] + 800b7e2: f7ff ffe7 bl 800b7b4 <_ZN20TouchGFXGeneratedHALD1Ev> + 800b7e6: 217c movs r1, #124 ; 0x7c + 800b7e8: 6878 ldr r0, [r7, #4] + 800b7ea: f011 fa88 bl 801ccfe <_ZdlPvj> + 800b7ee: 687b ldr r3, [r7, #4] + 800b7f0: 4618 mov r0, r3 + 800b7f2: 3708 adds r7, #8 + 800b7f4: 46bd mov sp, r7 + 800b7f6: bd80 pop {r7, pc} + +0800b7f8 <_ZN11TouchGFXHAL16flushFrameBufferEv>: + * + * This specialization is only in place to keep compilers happy. Base impl. will call the + * Rect version. + * @see HAL::flushFrameBuffer + */ + virtual void flushFrameBuffer() + 800b7f8: b580 push {r7, lr} + 800b7fa: b082 sub sp, #8 + 800b7fc: af00 add r7, sp, #0 + 800b7fe: 6078 str r0, [r7, #4] + { + TouchGFXGeneratedHAL::flushFrameBuffer(); + 800b800: 687b ldr r3, [r7, #4] + 800b802: 4618 mov r0, r3 + 800b804: f7ff ffca bl 800b79c <_ZN20TouchGFXGeneratedHAL16flushFrameBufferEv> + } + 800b808: bf00 nop + 800b80a: 3708 adds r7, #8 + 800b80c: 46bd mov sp, r7 + 800b80e: bd80 pop {r7, pc} + +0800b810 <_ZN11TouchGFXHAL10initializeEv>: +#include "stm32h7xx.h" + +using namespace touchgfx; + +void TouchGFXHAL::initialize() +{ + 800b810: b580 push {r7, lr} + 800b812: b082 sub sp, #8 + 800b814: af00 add r7, sp, #0 + 800b816: 6078 str r0, [r7, #4] + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + // Please note, HAL::initialize() must be called to initialize the framework. + + TouchGFXGeneratedHAL::initialize(); + 800b818: 687b ldr r3, [r7, #4] + 800b81a: 4618 mov r0, r3 + 800b81c: f001 fba8 bl 800cf70 <_ZN20TouchGFXGeneratedHAL10initializeEv> +} + 800b820: bf00 nop + 800b822: 3708 adds r7, #8 + 800b824: 46bd mov sp, r7 + 800b826: bd80 pop {r7, pc} + +0800b828 <_ZN11TouchGFXHAL9taskEntryEv>: +void TouchGFXHAL::taskEntry() +{ + 800b828: b580 push {r7, lr} + 800b82a: b082 sub sp, #8 + 800b82c: af00 add r7, sp, #0 + 800b82e: 6078 str r0, [r7, #4] + enableLCDControllerInterrupt(); + 800b830: 687b ldr r3, [r7, #4] + 800b832: 681b ldr r3, [r3, #0] + 800b834: 3380 adds r3, #128 ; 0x80 + 800b836: 681b ldr r3, [r3, #0] + 800b838: 6878 ldr r0, [r7, #4] + 800b83a: 4798 blx r3 + enableInterrupts(); + 800b83c: 687b ldr r3, [r7, #4] + 800b83e: 681b ldr r3, [r3, #0] + 800b840: 3378 adds r3, #120 ; 0x78 + 800b842: 681b ldr r3, [r3, #0] + 800b844: 6878 ldr r0, [r7, #4] + 800b846: 4798 blx r3 + + OSWrappers::waitForVSync(); + 800b848: f000 f9f4 bl 800bc34 <_ZN8touchgfx10OSWrappers12waitForVSyncEv> + backPorchExited(); + 800b84c: 687a ldr r2, [r7, #4] + 800b84e: 687b ldr r3, [r7, #4] + 800b850: 681b ldr r3, [r3, #0] + 800b852: 3370 adds r3, #112 ; 0x70 + 800b854: 681b ldr r3, [r3, #0] + 800b856: 4610 mov r0, r2 + 800b858: 4798 blx r3 + + // Turning on display after first frame is rendered + HAL_GPIO_WritePin(GPIOK, GPIO_PIN_7, GPIO_PIN_RESET); + 800b85a: 2200 movs r2, #0 + 800b85c: 2180 movs r1, #128 ; 0x80 + 800b85e: 480b ldr r0, [pc, #44] ; (800b88c <_ZN11TouchGFXHAL9taskEntryEv+0x64>) + 800b860: f7f6 fe24 bl 80024ac + /* Assert display enable LCD_DISP_CTRL pin */ + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); + 800b864: 2201 movs r2, #1 + 800b866: 2104 movs r1, #4 + 800b868: 4809 ldr r0, [pc, #36] ; (800b890 <_ZN11TouchGFXHAL9taskEntryEv+0x68>) + 800b86a: f7f6 fe1f bl 80024ac + /* Assert back light LCD_BL_CTRL pin */ + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); + 800b86e: 2201 movs r2, #1 + 800b870: 2102 movs r1, #2 + 800b872: 4807 ldr r0, [pc, #28] ; (800b890 <_ZN11TouchGFXHAL9taskEntryEv+0x68>) + 800b874: f7f6 fe1a bl 80024ac + + for (;;) + { + OSWrappers::waitForVSync(); + 800b878: f000 f9dc bl 800bc34 <_ZN8touchgfx10OSWrappers12waitForVSyncEv> + backPorchExited(); + 800b87c: 687a ldr r2, [r7, #4] + 800b87e: 687b ldr r3, [r7, #4] + 800b880: 681b ldr r3, [r3, #0] + 800b882: 3370 adds r3, #112 ; 0x70 + 800b884: 681b ldr r3, [r3, #0] + 800b886: 4610 mov r0, r2 + 800b888: 4798 blx r3 + OSWrappers::waitForVSync(); + 800b88a: e7f5 b.n 800b878 <_ZN11TouchGFXHAL9taskEntryEv+0x50> + 800b88c: 58022800 .word 0x58022800 + 800b890: 58020000 .word 0x58020000 + +0800b894 <_ZNK11TouchGFXHAL17getTFTFrameBufferEv>: + * Gets the frame buffer address used by the TFT controller. + * + * @return The address of the frame buffer currently being displayed on the TFT. + */ +uint16_t* TouchGFXHAL::getTFTFrameBuffer() const +{ + 800b894: b580 push {r7, lr} + 800b896: b082 sub sp, #8 + 800b898: af00 add r7, sp, #0 + 800b89a: 6078 str r0, [r7, #4] + // Calling parent implementation of getTFTFrameBuffer(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + return TouchGFXGeneratedHAL::getTFTFrameBuffer(); + 800b89c: 687b ldr r3, [r7, #4] + 800b89e: 4618 mov r0, r3 + 800b8a0: f001 fc08 bl 800d0b4 <_ZNK20TouchGFXGeneratedHAL17getTFTFrameBufferEv> + 800b8a4: 4603 mov r3, r0 +} + 800b8a6: 4618 mov r0, r3 + 800b8a8: 3708 adds r7, #8 + 800b8aa: 46bd mov sp, r7 + 800b8ac: bd80 pop {r7, pc} + +0800b8ae <_ZN11TouchGFXHAL17setTFTFrameBufferEPt>: + * Sets the frame buffer address used by the TFT controller. + * + * @param [in] address New frame buffer address. + */ +void TouchGFXHAL::setTFTFrameBuffer(uint16_t* address) +{ + 800b8ae: b580 push {r7, lr} + 800b8b0: b082 sub sp, #8 + 800b8b2: af00 add r7, sp, #0 + 800b8b4: 6078 str r0, [r7, #4] + 800b8b6: 6039 str r1, [r7, #0] + // Calling parent implementation of setTFTFrameBuffer(uint16_t* address). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::setTFTFrameBuffer(address); + 800b8b8: 687b ldr r3, [r7, #4] + 800b8ba: 6839 ldr r1, [r7, #0] + 800b8bc: 4618 mov r0, r3 + 800b8be: f001 fc07 bl 800d0d0 <_ZN20TouchGFXGeneratedHAL17setTFTFrameBufferEPt> +} + 800b8c2: bf00 nop + 800b8c4: 3708 adds r7, #8 + 800b8c6: 46bd mov sp, r7 + 800b8c8: bd80 pop {r7, pc} + +0800b8ca <_ZN11TouchGFXHAL16flushFrameBufferERKN8touchgfx4RectE>: + * @param rect The area of the screen that has been drawn, expressed in absolute coordinates. + * + * @see flushFrameBuffer(). + */ +void TouchGFXHAL::flushFrameBuffer(const touchgfx::Rect& rect) +{ + 800b8ca: b580 push {r7, lr} + 800b8cc: b082 sub sp, #8 + 800b8ce: af00 add r7, sp, #0 + 800b8d0: 6078 str r0, [r7, #4] + 800b8d2: 6039 str r1, [r7, #0] + // be called to notify the touchgfx framework that flush has been performed. + // To calculate he start adress of rect, + // use advanceFrameBufferToRect(uint8_t* fbPtr, const touchgfx::Rect& rect) + // defined in TouchGFXGeneratedHAL.cpp + + TouchGFXGeneratedHAL::flushFrameBuffer(rect); + 800b8d4: 687b ldr r3, [r7, #4] + 800b8d6: 6839 ldr r1, [r7, #0] + 800b8d8: 4618 mov r0, r3 + 800b8da: f001 fc0f bl 800d0fc <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE> +} + 800b8de: bf00 nop + 800b8e0: 3708 adds r7, #8 + 800b8e2: 46bd mov sp, r7 + 800b8e4: bd80 pop {r7, pc} + +0800b8e6 <_ZN11TouchGFXHAL9blockCopyEPvPKvm>: + +bool TouchGFXHAL::blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes) +{ + 800b8e6: b580 push {r7, lr} + 800b8e8: b084 sub sp, #16 + 800b8ea: af00 add r7, sp, #0 + 800b8ec: 60f8 str r0, [r7, #12] + 800b8ee: 60b9 str r1, [r7, #8] + 800b8f0: 607a str r2, [r7, #4] + 800b8f2: 603b str r3, [r7, #0] + return TouchGFXGeneratedHAL::blockCopy(dest, src, numBytes); + 800b8f4: 68f8 ldr r0, [r7, #12] + 800b8f6: 683b ldr r3, [r7, #0] + 800b8f8: 687a ldr r2, [r7, #4] + 800b8fa: 68b9 ldr r1, [r7, #8] + 800b8fc: f001 fc56 bl 800d1ac <_ZN20TouchGFXGeneratedHAL9blockCopyEPvPKvm> + 800b900: 4603 mov r3, r0 +} + 800b902: 4618 mov r0, r3 + 800b904: 3710 adds r7, #16 + 800b906: 46bd mov sp, r7 + 800b908: bd80 pop {r7, pc} + +0800b90a <_ZN11TouchGFXHAL19configureInterruptsEv>: +/** + * Configures the interrupts relevant for TouchGFX. This primarily entails setting + * the interrupt priorities for the DMA and LCD interrupts. + */ +void TouchGFXHAL::configureInterrupts() +{ + 800b90a: b580 push {r7, lr} + 800b90c: b082 sub sp, #8 + 800b90e: af00 add r7, sp, #0 + 800b910: 6078 str r0, [r7, #4] + // Calling parent implementation of configureInterrupts(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::configureInterrupts(); + 800b912: 687b ldr r3, [r7, #4] + 800b914: 4618 mov r0, r3 + 800b916: f001 fb4f bl 800cfb8 <_ZN20TouchGFXGeneratedHAL19configureInterruptsEv> +} + 800b91a: bf00 nop + 800b91c: 3708 adds r7, #8 + 800b91e: 46bd mov sp, r7 + 800b920: bd80 pop {r7, pc} + +0800b922 <_ZN11TouchGFXHAL16enableInterruptsEv>: + +/** + * Used for enabling interrupts set in configureInterrupts() + */ +void TouchGFXHAL::enableInterrupts() +{ + 800b922: b580 push {r7, lr} + 800b924: b082 sub sp, #8 + 800b926: af00 add r7, sp, #0 + 800b928: 6078 str r0, [r7, #4] + // Calling parent implementation of enableInterrupts(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::enableInterrupts(); + 800b92a: 687b ldr r3, [r7, #4] + 800b92c: 4618 mov r0, r3 + 800b92e: f001 fb53 bl 800cfd8 <_ZN20TouchGFXGeneratedHAL16enableInterruptsEv> +} + 800b932: bf00 nop + 800b934: 3708 adds r7, #8 + 800b936: 46bd mov sp, r7 + 800b938: bd80 pop {r7, pc} + +0800b93a <_ZN11TouchGFXHAL17disableInterruptsEv>: + +/** + * Used for disabling interrupts set in configureInterrupts() + */ +void TouchGFXHAL::disableInterrupts() +{ + 800b93a: b580 push {r7, lr} + 800b93c: b082 sub sp, #8 + 800b93e: af00 add r7, sp, #0 + 800b940: 6078 str r0, [r7, #4] + // Calling parent implementation of disableInterrupts(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::disableInterrupts(); + 800b942: 687b ldr r3, [r7, #4] + 800b944: 4618 mov r0, r3 + 800b946: f001 fb55 bl 800cff4 <_ZN20TouchGFXGeneratedHAL17disableInterruptsEv> +} + 800b94a: bf00 nop + 800b94c: 3708 adds r7, #8 + 800b94e: 46bd mov sp, r7 + 800b950: bd80 pop {r7, pc} + +0800b952 <_ZN11TouchGFXHAL28enableLCDControllerInterruptEv>: +/** + * Configure the LCD controller to fire interrupts at VSYNC. Called automatically + * once TouchGFX initialization has completed. + */ +void TouchGFXHAL::enableLCDControllerInterrupt() +{ + 800b952: b580 push {r7, lr} + 800b954: b082 sub sp, #8 + 800b956: af00 add r7, sp, #0 + 800b958: 6078 str r0, [r7, #4] + // Calling parent implementation of enableLCDControllerInterrupt(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::enableLCDControllerInterrupt(); + 800b95a: 687b ldr r3, [r7, #4] + 800b95c: 4618 mov r0, r3 + 800b95e: f001 fb57 bl 800d010 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv> +} + 800b962: bf00 nop + 800b964: 3708 adds r7, #8 + 800b966: 46bd mov sp, r7 + 800b968: bd80 pop {r7, pc} + +0800b96a <_ZN11TouchGFXHAL10beginFrameEv>: + +bool TouchGFXHAL::beginFrame() +{ + 800b96a: b580 push {r7, lr} + 800b96c: b082 sub sp, #8 + 800b96e: af00 add r7, sp, #0 + 800b970: 6078 str r0, [r7, #4] + return TouchGFXGeneratedHAL::beginFrame(); + 800b972: 687b ldr r3, [r7, #4] + 800b974: 4618 mov r0, r3 + 800b976: f001 fb79 bl 800d06c <_ZN20TouchGFXGeneratedHAL10beginFrameEv> + 800b97a: 4603 mov r3, r0 +} + 800b97c: 4618 mov r0, r3 + 800b97e: 3708 adds r7, #8 + 800b980: 46bd mov sp, r7 + 800b982: bd80 pop {r7, pc} + +0800b984 <_ZN11TouchGFXHAL8endFrameEv>: + +void TouchGFXHAL::endFrame() +{ + 800b984: b580 push {r7, lr} + 800b986: b082 sub sp, #8 + 800b988: af00 add r7, sp, #0 + 800b98a: 6078 str r0, [r7, #4] + TouchGFXGeneratedHAL::endFrame(); + 800b98c: 687b ldr r3, [r7, #4] + 800b98e: 4618 mov r0, r3 + 800b990: f001 fb7a bl 800d088 <_ZN20TouchGFXGeneratedHAL8endFrameEv> +} + 800b994: bf00 nop + 800b996: 3708 adds r7, #8 + 800b998: 46bd mov sp, r7 + 800b99a: bd80 pop {r7, pc} + +0800b99c <_ZN11TouchGFXHALD1Ev>: +class TouchGFXHAL : public TouchGFXGeneratedHAL + 800b99c: b580 push {r7, lr} + 800b99e: b082 sub sp, #8 + 800b9a0: af00 add r7, sp, #0 + 800b9a2: 6078 str r0, [r7, #4] + 800b9a4: 4a05 ldr r2, [pc, #20] ; (800b9bc <_ZN11TouchGFXHALD1Ev+0x20>) + 800b9a6: 687b ldr r3, [r7, #4] + 800b9a8: 601a str r2, [r3, #0] + 800b9aa: 687b ldr r3, [r7, #4] + 800b9ac: 4618 mov r0, r3 + 800b9ae: f7ff ff01 bl 800b7b4 <_ZN20TouchGFXGeneratedHALD1Ev> + 800b9b2: 687b ldr r3, [r7, #4] + 800b9b4: 4618 mov r0, r3 + 800b9b6: 3708 adds r7, #8 + 800b9b8: 46bd mov sp, r7 + 800b9ba: bd80 pop {r7, pc} + 800b9bc: 0801f0a4 .word 0x0801f0a4 + +0800b9c0 <_ZN11TouchGFXHALD0Ev>: + 800b9c0: b580 push {r7, lr} + 800b9c2: b082 sub sp, #8 + 800b9c4: af00 add r7, sp, #0 + 800b9c6: 6078 str r0, [r7, #4] + 800b9c8: 6878 ldr r0, [r7, #4] + 800b9ca: f7ff ffe7 bl 800b99c <_ZN11TouchGFXHALD1Ev> + 800b9ce: 217c movs r1, #124 ; 0x7c + 800b9d0: 6878 ldr r0, [r7, #4] + 800b9d2: f011 f994 bl 801ccfe <_ZdlPvj> + 800b9d6: 687b ldr r3, [r7, #4] + 800b9d8: 4618 mov r0, r3 + 800b9da: 3708 adds r7, #8 + 800b9dc: 46bd mov sp, r7 + 800b9de: bd80 pop {r7, pc} + +0800b9e0 <_ZN8touchgfx10OSWrappers10initializeEv>: + +/* + * Initialize frame buffer semaphore and queue/mutex for VSYNC signal. + */ +void OSWrappers::initialize() +{ + 800b9e0: b580 push {r7, lr} + 800b9e2: b084 sub sp, #16 + 800b9e4: af02 add r7, sp, #8 + CHAR* pointer; + + /* Create a byte memory pool from which to allocate the thread stacks. */ + if (tx_byte_pool_create(&oswrapper_byte_pool, (CHAR*) "OSWrapper Byte Pool", oswrapper_pool_mem, + 800b9e6: 2334 movs r3, #52 ; 0x34 + 800b9e8: 9300 str r3, [sp, #0] + 800b9ea: 2364 movs r3, #100 ; 0x64 + 800b9ec: 4a2b ldr r2, [pc, #172] ; (800ba9c <_ZN8touchgfx10OSWrappers10initializeEv+0xbc>) + 800b9ee: 492c ldr r1, [pc, #176] ; (800baa0 <_ZN8touchgfx10OSWrappers10initializeEv+0xc0>) + 800b9f0: 482c ldr r0, [pc, #176] ; (800baa4 <_ZN8touchgfx10OSWrappers10initializeEv+0xc4>) + 800b9f2: f7fc fcc9 bl 8008388 <_txe_byte_pool_create> + 800b9f6: 4603 mov r3, r0 + OSWRAPPER_BYTE_POOL_SIZE) != TX_SUCCESS) + 800b9f8: 2b00 cmp r3, #0 + 800b9fa: bf14 ite ne + 800b9fc: 2301 movne r3, #1 + 800b9fe: 2300 moveq r3, #0 + 800ba00: b2db uxtb r3, r3 + if (tx_byte_pool_create(&oswrapper_byte_pool, (CHAR*) "OSWrapper Byte Pool", oswrapper_pool_mem, + 800ba02: 2b00 cmp r3, #0 + 800ba04: d005 beq.n 800ba12 <_ZN8touchgfx10OSWrappers10initializeEv+0x32> + { + assert(0 && "Failed to create OSWrapper Pool memory!"); + 800ba06: 4b28 ldr r3, [pc, #160] ; (800baa8 <_ZN8touchgfx10OSWrappers10initializeEv+0xc8>) + 800ba08: 4a28 ldr r2, [pc, #160] ; (800baac <_ZN8touchgfx10OSWrappers10initializeEv+0xcc>) + 800ba0a: 2138 movs r1, #56 ; 0x38 + 800ba0c: 4828 ldr r0, [pc, #160] ; (800bab0 <_ZN8touchgfx10OSWrappers10initializeEv+0xd0>) + 800ba0e: f011 f9a5 bl 801cd5c <__assert_func> + } + + /* Allocate the vsync_q. */ + if (tx_byte_allocate(&oswrapper_byte_pool, (VOID**) &pointer, + 800ba12: 1d39 adds r1, r7, #4 + 800ba14: 2300 movs r3, #0 + 800ba16: 2204 movs r2, #4 + 800ba18: 4822 ldr r0, [pc, #136] ; (800baa4 <_ZN8touchgfx10OSWrappers10initializeEv+0xc4>) + 800ba1a: f7fc fc41 bl 80082a0 <_txe_byte_allocate> + 800ba1e: 4603 mov r3, r0 + OSWRAPPER_QUEUE_SIZE, TX_NO_WAIT) != TX_SUCCESS) + 800ba20: 2b00 cmp r3, #0 + 800ba22: bf14 ite ne + 800ba24: 2301 movne r3, #1 + 800ba26: 2300 moveq r3, #0 + 800ba28: b2db uxtb r3, r3 + if (tx_byte_allocate(&oswrapper_byte_pool, (VOID**) &pointer, + 800ba2a: 2b00 cmp r3, #0 + 800ba2c: d005 beq.n 800ba3a <_ZN8touchgfx10OSWrappers10initializeEv+0x5a> + { + assert(0 && "Failed to allocate memory for the Vsync Message Queue!"); + 800ba2e: 4b21 ldr r3, [pc, #132] ; (800bab4 <_ZN8touchgfx10OSWrappers10initializeEv+0xd4>) + 800ba30: 4a1e ldr r2, [pc, #120] ; (800baac <_ZN8touchgfx10OSWrappers10initializeEv+0xcc>) + 800ba32: 213f movs r1, #63 ; 0x3f + 800ba34: 481e ldr r0, [pc, #120] ; (800bab0 <_ZN8touchgfx10OSWrappers10initializeEv+0xd0>) + 800ba36: f011 f991 bl 801cd5c <__assert_func> + } + + // Create a queue of length 1 + if (tx_queue_create(&vsync_q, (CHAR*) "Vsync Message Queue", TX_1_ULONG, + 800ba3a: 687b ldr r3, [r7, #4] + 800ba3c: 2238 movs r2, #56 ; 0x38 + 800ba3e: 9201 str r2, [sp, #4] + 800ba40: 2204 movs r2, #4 + 800ba42: 9200 str r2, [sp, #0] + 800ba44: 2201 movs r2, #1 + 800ba46: 491c ldr r1, [pc, #112] ; (800bab8 <_ZN8touchgfx10OSWrappers10initializeEv+0xd8>) + 800ba48: 481c ldr r0, [pc, #112] ; (800babc <_ZN8touchgfx10OSWrappers10initializeEv+0xdc>) + 800ba4a: f7fc fd3d bl 80084c8 <_txe_queue_create> + 800ba4e: 4603 mov r3, r0 + pointer, OSWRAPPER_QUEUE_SIZE) != TX_SUCCESS) + 800ba50: 2b00 cmp r3, #0 + 800ba52: bf14 ite ne + 800ba54: 2301 movne r3, #1 + 800ba56: 2300 moveq r3, #0 + 800ba58: b2db uxtb r3, r3 + if (tx_queue_create(&vsync_q, (CHAR*) "Vsync Message Queue", TX_1_ULONG, + 800ba5a: 2b00 cmp r3, #0 + 800ba5c: d005 beq.n 800ba6a <_ZN8touchgfx10OSWrappers10initializeEv+0x8a> + { + assert(0 && "Failed to create Vsync Message Queue!"); + 800ba5e: 4b18 ldr r3, [pc, #96] ; (800bac0 <_ZN8touchgfx10OSWrappers10initializeEv+0xe0>) + 800ba60: 4a12 ldr r2, [pc, #72] ; (800baac <_ZN8touchgfx10OSWrappers10initializeEv+0xcc>) + 800ba62: 2146 movs r1, #70 ; 0x46 + 800ba64: 4812 ldr r0, [pc, #72] ; (800bab0 <_ZN8touchgfx10OSWrappers10initializeEv+0xd0>) + 800ba66: f011 f979 bl 801cd5c <__assert_func> + } + + // Create the Framebuffer Semaphore (Binary) + if (tx_semaphore_create(&frame_buffer_sem, (CHAR*) "FrameBuffer Semaphore", 1) != TX_SUCCESS) + 800ba6a: 231c movs r3, #28 + 800ba6c: 2201 movs r2, #1 + 800ba6e: 4915 ldr r1, [pc, #84] ; (800bac4 <_ZN8touchgfx10OSWrappers10initializeEv+0xe4>) + 800ba70: 4815 ldr r0, [pc, #84] ; (800bac8 <_ZN8touchgfx10OSWrappers10initializeEv+0xe8>) + 800ba72: f7fc fe6d bl 8008750 <_txe_semaphore_create> + 800ba76: 4603 mov r3, r0 + 800ba78: 2b00 cmp r3, #0 + 800ba7a: bf14 ite ne + 800ba7c: 2301 movne r3, #1 + 800ba7e: 2300 moveq r3, #0 + 800ba80: b2db uxtb r3, r3 + 800ba82: 2b00 cmp r3, #0 + 800ba84: d005 beq.n 800ba92 <_ZN8touchgfx10OSWrappers10initializeEv+0xb2> + { + assert(0 && "Failed to create FrameBuffer Semaphore!"); + 800ba86: 4b11 ldr r3, [pc, #68] ; (800bacc <_ZN8touchgfx10OSWrappers10initializeEv+0xec>) + 800ba88: 4a08 ldr r2, [pc, #32] ; (800baac <_ZN8touchgfx10OSWrappers10initializeEv+0xcc>) + 800ba8a: 214c movs r1, #76 ; 0x4c + 800ba8c: 4808 ldr r0, [pc, #32] ; (800bab0 <_ZN8touchgfx10OSWrappers10initializeEv+0xd0>) + 800ba8e: f011 f965 bl 801cd5c <__assert_func> + } +} + 800ba92: bf00 nop + 800ba94: 3708 adds r7, #8 + 800ba96: 46bd mov sp, r7 + 800ba98: bd80 pop {r7, pc} + 800ba9a: bf00 nop + 800ba9c: 240c0ef0 .word 0x240c0ef0 + 800baa0: 0801e740 .word 0x0801e740 + 800baa4: 240c0f54 .word 0x240c0f54 + 800baa8: 0801e754 .word 0x0801e754 + 800baac: 0801e784 .word 0x0801e784 + 800bab0: 0801e7b4 .word 0x0801e7b4 + 800bab4: 0801e7e0 .word 0x0801e7e0 + 800bab8: 0801e820 .word 0x0801e820 + 800babc: 240c0fa4 .word 0x240c0fa4 + 800bac0: 0801e834 .word 0x0801e834 + 800bac4: 0801e864 .word 0x0801e864 + 800bac8: 240c0f88 .word 0x240c0f88 + 800bacc: 0801e87c .word 0x0801e87c + +0800bad0 <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv>: + +/* + * Take the frame buffer semaphore. Blocks until semaphore is available. + */ +void OSWrappers::takeFrameBufferSemaphore() +{ + 800bad0: b580 push {r7, lr} + 800bad2: af00 add r7, sp, #0 + if (tx_semaphore_get(&frame_buffer_sem, TX_WAIT_FOREVER) != TX_SUCCESS) + 800bad4: f04f 31ff mov.w r1, #4294967295 + 800bad8: 4809 ldr r0, [pc, #36] ; (800bb00 <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv+0x30>) + 800bada: f7fc fecf bl 800887c <_txe_semaphore_get> + 800bade: 4603 mov r3, r0 + 800bae0: 2b00 cmp r3, #0 + 800bae2: bf14 ite ne + 800bae4: 2301 movne r3, #1 + 800bae6: 2300 moveq r3, #0 + 800bae8: b2db uxtb r3, r3 + 800baea: 2b00 cmp r3, #0 + 800baec: d005 beq.n 800bafa <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv+0x2a> + { + assert(0 && "Failed to get FrameBuffer Semaphore!"); + 800baee: 4b05 ldr r3, [pc, #20] ; (800bb04 <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv+0x34>) + 800baf0: 4a05 ldr r2, [pc, #20] ; (800bb08 <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv+0x38>) + 800baf2: 2157 movs r1, #87 ; 0x57 + 800baf4: 4805 ldr r0, [pc, #20] ; (800bb0c <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv+0x3c>) + 800baf6: f011 f931 bl 801cd5c <__assert_func> + } +} + 800bafa: bf00 nop + 800bafc: bd80 pop {r7, pc} + 800bafe: bf00 nop + 800bb00: 240c0f88 .word 0x240c0f88 + 800bb04: 0801e8ac .word 0x0801e8ac + 800bb08: 0801e8d8 .word 0x0801e8d8 + 800bb0c: 0801e7b4 .word 0x0801e7b4 + +0800bb10 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv>: + +/* + * Release the frame buffer semaphore. + */ +void OSWrappers::giveFrameBufferSemaphore() +{ + 800bb10: b580 push {r7, lr} + 800bb12: af00 add r7, sp, #0 + if (!frame_buffer_sem.tx_semaphore_count) + 800bb14: 4b0b ldr r3, [pc, #44] ; (800bb44 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x34>) + 800bb16: 689b ldr r3, [r3, #8] + 800bb18: 2b00 cmp r3, #0 + 800bb1a: d110 bne.n 800bb3e <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x2e> + { + if (tx_semaphore_put(&frame_buffer_sem) != TX_SUCCESS) + 800bb1c: 4809 ldr r0, [pc, #36] ; (800bb44 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x34>) + 800bb1e: f7fc feef bl 8008900 <_txe_semaphore_put> + 800bb22: 4603 mov r3, r0 + 800bb24: 2b00 cmp r3, #0 + 800bb26: bf14 ite ne + 800bb28: 2301 movne r3, #1 + 800bb2a: 2300 moveq r3, #0 + 800bb2c: b2db uxtb r3, r3 + 800bb2e: 2b00 cmp r3, #0 + 800bb30: d005 beq.n 800bb3e <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x2e> + { + assert(0 && "Failed to put FrameBuffer Semaphore!"); + 800bb32: 4b05 ldr r3, [pc, #20] ; (800bb48 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x38>) + 800bb34: 4a05 ldr r2, [pc, #20] ; (800bb4c <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x3c>) + 800bb36: 2164 movs r1, #100 ; 0x64 + 800bb38: 4805 ldr r0, [pc, #20] ; (800bb50 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv+0x40>) + 800bb3a: f011 f90f bl 801cd5c <__assert_func> + } + } +} + 800bb3e: bf00 nop + 800bb40: bd80 pop {r7, pc} + 800bb42: bf00 nop + 800bb44: 240c0f88 .word 0x240c0f88 + 800bb48: 0801e918 .word 0x0801e918 + 800bb4c: 0801e944 .word 0x0801e944 + 800bb50: 0801e7b4 .word 0x0801e7b4 + +0800bb54 <_ZN8touchgfx10OSWrappers27tryTakeFrameBufferSemaphoreEv>: + * + * Note must return immediately! This function does not care who has the taken the semaphore, + * it only serves to make sure that the semaphore is taken by someone. + */ +void OSWrappers::tryTakeFrameBufferSemaphore() +{ + 800bb54: b580 push {r7, lr} + 800bb56: af00 add r7, sp, #0 + if (tx_semaphore_get(&frame_buffer_sem, TX_NO_WAIT) != TX_SUCCESS) + 800bb58: 2100 movs r1, #0 + 800bb5a: 4803 ldr r0, [pc, #12] ; (800bb68 <_ZN8touchgfx10OSWrappers27tryTakeFrameBufferSemaphoreEv+0x14>) + 800bb5c: f7fc fe8e bl 800887c <_txe_semaphore_get> + 800bb60: 4603 mov r3, r0 + 800bb62: 2b00 cmp r3, #0 + { + // Typically we should inform the requester about failing to get this semaphore + // Maybe we should update the prototype of this method to return the result of the try + // assert(0 && "Failed to get FrameBuffer Semaphore!"); + } +} + 800bb64: bf00 nop + 800bb66: bd80 pop {r7, pc} + 800bb68: 240c0f88 .word 0x240c0f88 + +0800bb6c <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv>: + * + * Release the frame buffer semaphore in a way that is safe in interrupt context. + * Called from ISR. + */ +void OSWrappers::giveFrameBufferSemaphoreFromISR() +{ + 800bb6c: b580 push {r7, lr} + 800bb6e: b084 sub sp, #16 + 800bb70: af00 add r7, sp, #0 + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); + 800bb72: f3ef 8310 mrs r3, PRIMASK + 800bb76: 60bb str r3, [r7, #8] + return(posture); + 800bb78: 68bb ldr r3, [r7, #8] + int_posture = __get_interrupt_posture(); + 800bb7a: 607b str r3, [r7, #4] + __asm__ volatile ("CPSID i" : : : "memory"); + 800bb7c: b672 cpsid i + return(int_posture); + 800bb7e: 687b ldr r3, [r7, #4] + TX_INTERRUPT_SAVE_AREA + TX_DISABLE; + 800bb80: 60fb str r3, [r7, #12] + _tx_thread_preempt_disable++; + 800bb82: 4b15 ldr r3, [pc, #84] ; (800bbd8 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x6c>) + 800bb84: 681b ldr r3, [r3, #0] + 800bb86: 3301 adds r3, #1 + 800bb88: 4a13 ldr r2, [pc, #76] ; (800bbd8 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x6c>) + 800bb8a: 6013 str r3, [r2, #0] + if (!frame_buffer_sem.tx_semaphore_count) + 800bb8c: 4b13 ldr r3, [pc, #76] ; (800bbdc <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x70>) + 800bb8e: 689b ldr r3, [r3, #8] + 800bb90: 2b00 cmp r3, #0 + 800bb92: d110 bne.n 800bbb6 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x4a> + { + if (tx_semaphore_put(&frame_buffer_sem) != TX_SUCCESS) + 800bb94: 4811 ldr r0, [pc, #68] ; (800bbdc <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x70>) + 800bb96: f7fc feb3 bl 8008900 <_txe_semaphore_put> + 800bb9a: 4603 mov r3, r0 + 800bb9c: 2b00 cmp r3, #0 + 800bb9e: bf14 ite ne + 800bba0: 2301 movne r3, #1 + 800bba2: 2300 moveq r3, #0 + 800bba4: b2db uxtb r3, r3 + 800bba6: 2b00 cmp r3, #0 + 800bba8: d005 beq.n 800bbb6 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x4a> + { + assert(0 && "Failed to put FrameBuffer Semaphore!"); + 800bbaa: 4b0d ldr r3, [pc, #52] ; (800bbe0 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x74>) + 800bbac: 4a0d ldr r2, [pc, #52] ; (800bbe4 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x78>) + 800bbae: 218a movs r1, #138 ; 0x8a + 800bbb0: 480d ldr r0, [pc, #52] ; (800bbe8 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x7c>) + 800bbb2: f011 f8d3 bl 801cd5c <__assert_func> + } + } + _tx_thread_preempt_disable--; + 800bbb6: 4b08 ldr r3, [pc, #32] ; (800bbd8 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x6c>) + 800bbb8: 681b ldr r3, [r3, #0] + 800bbba: 3b01 subs r3, #1 + 800bbbc: 4a06 ldr r2, [pc, #24] ; (800bbd8 <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv+0x6c>) + 800bbbe: 6013 str r3, [r2, #0] + 800bbc0: 68fb ldr r3, [r7, #12] + 800bbc2: 603b str r3, [r7, #0] + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); + 800bbc4: 683b ldr r3, [r7, #0] + 800bbc6: f383 8810 msr PRIMASK, r3 +} + 800bbca: bf00 nop + TX_RESTORE; + _tx_thread_system_preempt_check(); + 800bbcc: f7fb fe52 bl 8007874 <_tx_thread_system_preempt_check> +} + 800bbd0: bf00 nop + 800bbd2: 3710 adds r7, #16 + 800bbd4: 46bd mov sp, r7 + 800bbd6: bd80 pop {r7, pc} + 800bbd8: 240c0830 .word 0x240c0830 + 800bbdc: 240c0f88 .word 0x240c0f88 + 800bbe0: 0801e918 .word 0x0801e918 + 800bbe4: 0801e984 .word 0x0801e984 + 800bbe8: 0801e7b4 .word 0x0801e7b4 + +0800bbec <_ZN8touchgfx10OSWrappers11signalVSyncEv>: + * + * Note This function is called from an ISR, and should (depending on OS) trigger a + * scheduling. + */ +void OSWrappers::signalVSync() +{ + 800bbec: b580 push {r7, lr} + 800bbee: b082 sub sp, #8 + 800bbf0: af00 add r7, sp, #0 + UINT ret; + + // Send the message only if the queue is empty. + // This call is from ISR, so no need to re-send + // the message if not yet consumed by threads + if (vsync_q.tx_queue_enqueued == 0) + 800bbf2: 4b0b ldr r3, [pc, #44] ; (800bc20 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x34>) + 800bbf4: 691b ldr r3, [r3, #16] + 800bbf6: 2b00 cmp r3, #0 + 800bbf8: d10e bne.n 800bc18 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x2c> + { + // This is supposed to be called from Vsync Interrupt Handler + // So wait_option should be equal to TX_NO_WAIT + ret = tx_queue_send(&vsync_q, &dummy_msg, TX_NO_WAIT); + 800bbfa: 2200 movs r2, #0 + 800bbfc: 4909 ldr r1, [pc, #36] ; (800bc24 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x38>) + 800bbfe: 4808 ldr r0, [pc, #32] ; (800bc20 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x34>) + 800bc00: f7fc fd5c bl 80086bc <_txe_queue_send> + 800bc04: 6078 str r0, [r7, #4] + if (ret != TX_SUCCESS) + 800bc06: 687b ldr r3, [r7, #4] + 800bc08: 2b00 cmp r3, #0 + 800bc0a: d005 beq.n 800bc18 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x2c> + { + assert(0 && "Failed to Signal Vsync!"); + 800bc0c: 4b06 ldr r3, [pc, #24] ; (800bc28 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x3c>) + 800bc0e: 4a07 ldr r2, [pc, #28] ; (800bc2c <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x40>) + 800bc10: 21a6 movs r1, #166 ; 0xa6 + 800bc12: 4807 ldr r0, [pc, #28] ; (800bc30 <_ZN8touchgfx10OSWrappers11signalVSyncEv+0x44>) + 800bc14: f011 f8a2 bl 801cd5c <__assert_func> + } + } +} + 800bc18: bf00 nop + 800bc1a: 3708 adds r7, #8 + 800bc1c: 46bd mov sp, r7 + 800bc1e: bd80 pop {r7, pc} + 800bc20: 240c0fa4 .word 0x240c0fa4 + 800bc24: 24000018 .word 0x24000018 + 800bc28: 0801e9c8 .word 0x0801e9c8 + 800bc2c: 0801e9e8 .word 0x0801e9e8 + 800bc30: 0801e7b4 .word 0x0801e7b4 + +0800bc34 <_ZN8touchgfx10OSWrappers12waitForVSyncEv>: + * + * Note This function must first clear the mutex/queue and then wait for the next one to + * occur. + */ +void OSWrappers::waitForVSync() +{ + 800bc34: b580 push {r7, lr} + 800bc36: b082 sub sp, #8 + 800bc38: af00 add r7, sp, #0 + UINT ret; + + // First make sure the queue is empty, by trying to remove an element with 0 timeout. + ret = tx_queue_receive(&vsync_q, &dummy_msg, TX_NO_WAIT); + 800bc3a: 2200 movs r2, #0 + 800bc3c: 490f ldr r1, [pc, #60] ; (800bc7c <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x48>) + 800bc3e: 4810 ldr r0, [pc, #64] ; (800bc80 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x4c>) + 800bc40: f7fc fcf2 bl 8008628 <_txe_queue_receive> + 800bc44: 6078 str r0, [r7, #4] + + if ((ret == TX_SUCCESS) || (ret == TX_QUEUE_EMPTY)) + 800bc46: 687b ldr r3, [r7, #4] + 800bc48: 2b00 cmp r3, #0 + 800bc4a: d002 beq.n 800bc52 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x1e> + 800bc4c: 687b ldr r3, [r7, #4] + 800bc4e: 2b0a cmp r3, #10 + 800bc50: d106 bne.n 800bc60 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x2c> + { + // Then, wait for next VSYNC to occur. + ret = tx_queue_receive(&vsync_q, &dummy_msg, TX_WAIT_FOREVER); + 800bc52: f04f 32ff mov.w r2, #4294967295 + 800bc56: 4909 ldr r1, [pc, #36] ; (800bc7c <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x48>) + 800bc58: 4809 ldr r0, [pc, #36] ; (800bc80 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x4c>) + 800bc5a: f7fc fce5 bl 8008628 <_txe_queue_receive> + 800bc5e: 6078 str r0, [r7, #4] + } + + if (ret != TX_SUCCESS) + 800bc60: 687b ldr r3, [r7, #4] + 800bc62: 2b00 cmp r3, #0 + 800bc64: d005 beq.n 800bc72 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x3e> + { + assert(0 && "Failed to Wait for Vsync!"); + 800bc66: 4b07 ldr r3, [pc, #28] ; (800bc84 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x50>) + 800bc68: 4a07 ldr r2, [pc, #28] ; (800bc88 <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x54>) + 800bc6a: 21c9 movs r1, #201 ; 0xc9 + 800bc6c: 4807 ldr r0, [pc, #28] ; (800bc8c <_ZN8touchgfx10OSWrappers12waitForVSyncEv+0x58>) + 800bc6e: f011 f875 bl 801cd5c <__assert_func> + } +} + 800bc72: bf00 nop + 800bc74: 3708 adds r7, #8 + 800bc76: 46bd mov sp, r7 + 800bc78: bd80 pop {r7, pc} + 800bc7a: bf00 nop + 800bc7c: 24000018 .word 0x24000018 + 800bc80: 240c0fa4 .word 0x240c0fa4 + 800bc84: 0801ea18 .word 0x0801ea18 + 800bc88: 0801ea3c .word 0x0801ea3c + 800bc8c: 0801e7b4 .word 0x0801e7b4 + +0800bc90 <__NVIC_EnableIRQ>: +{ + 800bc90: b480 push {r7} + 800bc92: b083 sub sp, #12 + 800bc94: af00 add r7, sp, #0 + 800bc96: 4603 mov r3, r0 + 800bc98: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 800bc9a: f9b7 3006 ldrsh.w r3, [r7, #6] + 800bc9e: 2b00 cmp r3, #0 + 800bca0: db0b blt.n 800bcba <__NVIC_EnableIRQ+0x2a> + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + 800bca2: 88fb ldrh r3, [r7, #6] + 800bca4: f003 021f and.w r2, r3, #31 + 800bca8: 4907 ldr r1, [pc, #28] ; (800bcc8 <__NVIC_EnableIRQ+0x38>) + 800bcaa: f9b7 3006 ldrsh.w r3, [r7, #6] + 800bcae: 095b lsrs r3, r3, #5 + 800bcb0: 2001 movs r0, #1 + 800bcb2: fa00 f202 lsl.w r2, r0, r2 + 800bcb6: f841 2023 str.w r2, [r1, r3, lsl #2] +} + 800bcba: bf00 nop + 800bcbc: 370c adds r7, #12 + 800bcbe: 46bd mov sp, r7 + 800bcc0: f85d 7b04 ldr.w r7, [sp], #4 + 800bcc4: 4770 bx lr + 800bcc6: bf00 nop + 800bcc8: e000e100 .word 0xe000e100 + +0800bccc <__NVIC_DisableIRQ>: +{ + 800bccc: b480 push {r7} + 800bcce: b083 sub sp, #12 + 800bcd0: af00 add r7, sp, #0 + 800bcd2: 4603 mov r3, r0 + 800bcd4: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 800bcd6: f9b7 3006 ldrsh.w r3, [r7, #6] + 800bcda: 2b00 cmp r3, #0 + 800bcdc: db12 blt.n 800bd04 <__NVIC_DisableIRQ+0x38> + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + 800bcde: 88fb ldrh r3, [r7, #6] + 800bce0: f003 021f and.w r2, r3, #31 + 800bce4: 490a ldr r1, [pc, #40] ; (800bd10 <__NVIC_DisableIRQ+0x44>) + 800bce6: f9b7 3006 ldrsh.w r3, [r7, #6] + 800bcea: 095b lsrs r3, r3, #5 + 800bcec: 2001 movs r0, #1 + 800bcee: fa00 f202 lsl.w r2, r0, r2 + 800bcf2: 3320 adds r3, #32 + 800bcf4: f841 2023 str.w r2, [r1, r3, lsl #2] + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); + 800bcf8: f3bf 8f4f dsb sy +} + 800bcfc: bf00 nop + __ASM volatile ("isb 0xF":::"memory"); + 800bcfe: f3bf 8f6f isb sy +} + 800bd02: bf00 nop +} + 800bd04: bf00 nop + 800bd06: 370c adds r7, #12 + 800bd08: 46bd mov sp, r7 + 800bd0a: f85d 7b04 ldr.w r7, [sp], #4 + 800bd0e: 4770 bx lr + 800bd10: e000e100 .word 0xe000e100 + +0800bd14 <_ZN8touchgfx9colortypeC1Ev>: + colortype() + 800bd14: b480 push {r7} + 800bd16: b083 sub sp, #12 + 800bd18: af00 add r7, sp, #0 + 800bd1a: 6078 str r0, [r7, #4] + : color(0) + 800bd1c: 687b ldr r3, [r7, #4] + 800bd1e: 2200 movs r2, #0 + 800bd20: 601a str r2, [r3, #0] + } + 800bd22: 687b ldr r3, [r7, #4] + 800bd24: 4618 mov r0, r3 + 800bd26: 370c adds r7, #12 + 800bd28: 46bd mov sp, r7 + 800bd2a: f85d 7b04 ldr.w r7, [sp], #4 + 800bd2e: 4770 bx lr + +0800bd30 <_ZN8touchgfx9DMA_QueueD1Ev>: + * @param op The blitop to add. + */ + virtual void pushCopyOf(const BlitOp& op) = 0; + + /** Finalizes an instance of the DMA_Queue class. */ + virtual ~DMA_Queue() + 800bd30: b480 push {r7} + 800bd32: b083 sub sp, #12 + 800bd34: af00 add r7, sp, #0 + 800bd36: 6078 str r0, [r7, #4] + { + 800bd38: 4a04 ldr r2, [pc, #16] ; (800bd4c <_ZN8touchgfx9DMA_QueueD1Ev+0x1c>) + 800bd3a: 687b ldr r3, [r7, #4] + 800bd3c: 601a str r2, [r3, #0] + } + 800bd3e: 687b ldr r3, [r7, #4] + 800bd40: 4618 mov r0, r3 + 800bd42: 370c adds r7, #12 + 800bd44: 46bd mov sp, r7 + 800bd46: f85d 7b04 ldr.w r7, [sp], #4 + 800bd4a: 4770 bx lr + 800bd4c: 0801f1cc .word 0x0801f1cc + +0800bd50 <_ZN8touchgfx9DMA_QueueD0Ev>: + virtual ~DMA_Queue() + 800bd50: b580 push {r7, lr} + 800bd52: b082 sub sp, #8 + 800bd54: af00 add r7, sp, #0 + 800bd56: 6078 str r0, [r7, #4] + } + 800bd58: 6878 ldr r0, [r7, #4] + 800bd5a: f7ff ffe9 bl 800bd30 <_ZN8touchgfx9DMA_QueueD1Ev> + 800bd5e: 2104 movs r1, #4 + 800bd60: 6878 ldr r0, [r7, #4] + 800bd62: f010 ffcc bl 801ccfe <_ZdlPvj> + 800bd66: 687b ldr r3, [r7, #4] + 800bd68: 4618 mov r0, r3 + 800bd6a: 3708 adds r7, #8 + 800bd6c: 46bd mov sp, r7 + 800bd6e: bd80 pop {r7, pc} + +0800bd70 <_ZN8touchgfx13DMA_Interface5flushEv>: + * @param op The operation to add. + */ + virtual void addToQueue(const BlitOp& op); + + /** This function blocks until all DMA transfers in the queue have been completed. */ + virtual void flush() + 800bd70: b580 push {r7, lr} + 800bd72: b082 sub sp, #8 + 800bd74: af00 add r7, sp, #0 + 800bd76: 6078 str r0, [r7, #4] + { + waitForFrameBufferSemaphore(); + 800bd78: 687b ldr r3, [r7, #4] + 800bd7a: 681b ldr r3, [r3, #0] + 800bd7c: 3344 adds r3, #68 ; 0x44 + 800bd7e: 681b ldr r3, [r3, #0] + 800bd80: 6878 ldr r0, [r7, #4] + 800bd82: 4798 blx r3 + } + 800bd84: bf00 nop + 800bd86: 3708 adds r7, #8 + 800bd88: 46bd mov sp, r7 + 800bd8a: bd80 pop {r7, pc} + +0800bd8c <_ZN8touchgfx13DMA_InterfaceD1Ev>: + { + return DMA_TYPE_GENERIC; + } + + /** Finalizes an instance of the DMA_Interface class. */ + virtual ~DMA_Interface() + 800bd8c: b480 push {r7} + 800bd8e: b083 sub sp, #12 + 800bd90: af00 add r7, sp, #0 + 800bd92: 6078 str r0, [r7, #4] + { + 800bd94: 4a04 ldr r2, [pc, #16] ; (800bda8 <_ZN8touchgfx13DMA_InterfaceD1Ev+0x1c>) + 800bd96: 687b ldr r3, [r7, #4] + 800bd98: 601a str r2, [r3, #0] + } + 800bd9a: 687b ldr r3, [r7, #4] + 800bd9c: 4618 mov r0, r3 + 800bd9e: 370c adds r7, #12 + 800bda0: 46bd mov sp, r7 + 800bda2: f85d 7b04 ldr.w r7, [sp], #4 + 800bda6: 4770 bx lr + 800bda8: 0801fed8 .word 0x0801fed8 + +0800bdac <_ZN8touchgfx13DMA_InterfaceD0Ev>: + virtual ~DMA_Interface() + 800bdac: b580 push {r7, lr} + 800bdae: b082 sub sp, #8 + 800bdb0: af00 add r7, sp, #0 + 800bdb2: 6078 str r0, [r7, #4] + } + 800bdb4: 6878 ldr r0, [r7, #4] + 800bdb6: f7ff ffe9 bl 800bd8c <_ZN8touchgfx13DMA_InterfaceD1Ev> + 800bdba: 210c movs r1, #12 + 800bdbc: 6878 ldr r0, [r7, #4] + 800bdbe: f010 ff9e bl 801ccfe <_ZdlPvj> + 800bdc2: 687b ldr r3, [r7, #4] + 800bdc4: 4618 mov r0, r3 + 800bdc6: 3708 adds r7, #8 + 800bdc8: 46bd mov sp, r7 + 800bdca: bd80 pop {r7, pc} + +0800bdcc <_ZN8touchgfx13DMA_InterfaceC1ERNS_9DMA_QueueE>: + /** + * Constructs a DMA Interface object. + * + * @param [in] dmaQueue Reference to the queue of DMA operations. + */ + DMA_Interface(DMA_Queue& dmaQueue) + 800bdcc: b480 push {r7} + 800bdce: b083 sub sp, #12 + 800bdd0: af00 add r7, sp, #0 + 800bdd2: 6078 str r0, [r7, #4] + 800bdd4: 6039 str r1, [r7, #0] + : queue(dmaQueue), isRunning(false), isAllowed(false) + 800bdd6: 4a09 ldr r2, [pc, #36] ; (800bdfc <_ZN8touchgfx13DMA_InterfaceC1ERNS_9DMA_QueueE+0x30>) + 800bdd8: 687b ldr r3, [r7, #4] + 800bdda: 601a str r2, [r3, #0] + 800bddc: 687b ldr r3, [r7, #4] + 800bdde: 683a ldr r2, [r7, #0] + 800bde0: 605a str r2, [r3, #4] + 800bde2: 687b ldr r3, [r7, #4] + 800bde4: 2200 movs r2, #0 + 800bde6: 721a strb r2, [r3, #8] + 800bde8: 687b ldr r3, [r7, #4] + 800bdea: 2200 movs r2, #0 + 800bdec: 725a strb r2, [r3, #9] + { + } + 800bdee: 687b ldr r3, [r7, #4] + 800bdf0: 4618 mov r0, r3 + 800bdf2: 370c adds r7, #12 + 800bdf4: 46bd mov sp, r7 + 800bdf6: f85d 7b04 ldr.w r7, [sp], #4 + 800bdfa: 4770 bx lr + 800bdfc: 0801fed8 .word 0x0801fed8 + +0800be00 <_ZN8STM32DMA10getDMATypeEv>: + * Function for obtaining the DMA type of the concrete DMA_Interface implementation. + * As default, will return DMA_TYPE_CHROMART type value. + * + * @return a DMAType value of the concrete DMA_Interface implementation. + */ + virtual touchgfx::DMAType getDMAType(void) + 800be00: b480 push {r7} + 800be02: b083 sub sp, #12 + 800be04: af00 add r7, sp, #0 + 800be06: 6078 str r0, [r7, #4] + { + return touchgfx::DMA_TYPE_CHROMART; + 800be08: 2301 movs r3, #1 + } + 800be0a: 4618 mov r0, r3 + 800be0c: 370c adds r7, #12 + 800be0e: 46bd mov sp, r7 + 800be10: f85d 7b04 ldr.w r7, [sp], #4 + 800be14: 4770 bx lr + +0800be16 <_ZN8STM32DMA18signalDMAInterruptEv>: + * + * @brief Raises a DMA interrupt signal. + * + * Raises a DMA interrupt signal. + */ + virtual void signalDMAInterrupt() + 800be16: b580 push {r7, lr} + 800be18: b082 sub sp, #8 + 800be1a: af00 add r7, sp, #0 + 800be1c: 6078 str r0, [r7, #4] + { + executeCompleted(); + 800be1e: 687a ldr r2, [r7, #4] + 800be20: 687b ldr r3, [r7, #4] + 800be22: 681b ldr r3, [r3, #0] + 800be24: 3328 adds r3, #40 ; 0x28 + 800be26: 681b ldr r3, [r3, #0] + 800be28: 4610 mov r0, r2 + 800be2a: 4798 blx r3 + } + 800be2c: bf00 nop + 800be2e: 3708 adds r7, #8 + 800be30: 46bd mov sp, r7 + 800be32: bd80 pop {r7, pc} + +0800be34 <_ZN8touchgfx3HAL18signalDMAInterruptEv>: + void signalDMAInterrupt() + 800be34: b580 push {r7, lr} + 800be36: b082 sub sp, #8 + 800be38: af00 add r7, sp, #0 + 800be3a: 6078 str r0, [r7, #4] + dma.signalDMAInterrupt(); + 800be3c: 687b ldr r3, [r7, #4] + 800be3e: 685a ldr r2, [r3, #4] + 800be40: 687b ldr r3, [r7, #4] + 800be42: 685b ldr r3, [r3, #4] + 800be44: 681b ldr r3, [r3, #0] + 800be46: 3314 adds r3, #20 + 800be48: 681b ldr r3, [r3, #0] + 800be4a: 4610 mov r0, r2 + 800be4c: 4798 blx r3 + } + 800be4e: bf00 nop + 800be50: 3708 adds r7, #8 + 800be52: 46bd mov sp, r7 + 800be54: bd80 pop {r7, pc} + +0800be56 : + +extern "C" DMA2D_HandleTypeDef hdma2d; + +extern "C" { + static void DMA2D_XferCpltCallback(DMA2D_HandleTypeDef* handle) + { + 800be56: b580 push {r7, lr} + 800be58: b082 sub sp, #8 + 800be5a: af00 add r7, sp, #0 + 800be5c: 6078 str r0, [r7, #4] + (void)handle; // Unused argument + HAL::getInstance()->signalDMAInterrupt(); + 800be5e: f7fd fa55 bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800be62: 4603 mov r3, r0 + 800be64: 4618 mov r0, r3 + 800be66: f7ff ffe5 bl 800be34 <_ZN8touchgfx3HAL18signalDMAInterruptEv> + } + 800be6a: bf00 nop + 800be6c: 3708 adds r7, #8 + 800be6e: 46bd mov sp, r7 + 800be70: bd80 pop {r7, pc} + +0800be72 <_ZN8touchgfx6BlitOpC1Ev>: + +/** + * BlitOp instances carry the required information for performing operations on the LCD + * (framebuffer) using DMA. + */ +struct BlitOp + 800be72: b580 push {r7, lr} + 800be74: b082 sub sp, #8 + 800be76: af00 add r7, sp, #0 + 800be78: 6078 str r0, [r7, #4] + 800be7a: 687b ldr r3, [r7, #4] + 800be7c: 330c adds r3, #12 + 800be7e: 4618 mov r0, r3 + 800be80: f7ff ff48 bl 800bd14 <_ZN8touchgfx9colortypeC1Ev> + 800be84: 687b ldr r3, [r7, #4] + 800be86: 4618 mov r0, r3 + 800be88: 3708 adds r7, #8 + 800be8a: 46bd mov sp, r7 + 800be8c: bd80 pop {r7, pc} + ... + +0800be90 <_ZN8STM32DMAC1Ev>: +} + +STM32DMA::STM32DMA() + 800be90: b5b0 push {r4, r5, r7, lr} + 800be92: b082 sub sp, #8 + 800be94: af00 add r7, sp, #0 + 800be96: 6078 str r0, [r7, #4] + : DMA_Interface(dma_queue), dma_queue(queue_storage, sizeof(queue_storage) / sizeof(queue_storage[0])) + 800be98: 687a ldr r2, [r7, #4] + 800be9a: 687b ldr r3, [r7, #4] + 800be9c: 330c adds r3, #12 + 800be9e: 4619 mov r1, r3 + 800bea0: 4610 mov r0, r2 + 800bea2: f7ff ff93 bl 800bdcc <_ZN8touchgfx13DMA_InterfaceC1ERNS_9DMA_QueueE> + 800bea6: 4a0e ldr r2, [pc, #56] ; (800bee0 <_ZN8STM32DMAC1Ev+0x50>) + 800bea8: 687b ldr r3, [r7, #4] + 800beaa: 601a str r2, [r3, #0] + 800beac: 687b ldr r3, [r7, #4] + 800beae: f103 000c add.w r0, r3, #12 + 800beb2: 687b ldr r3, [r7, #4] + 800beb4: 3320 adds r3, #32 + 800beb6: 2260 movs r2, #96 ; 0x60 + 800beb8: 4619 mov r1, r3 + 800beba: f002 fdad bl 800ea18 <_ZN8touchgfx17LockFreeDMA_QueueC1EPNS_6BlitOpEi> + 800bebe: 687b ldr r3, [r7, #4] + 800bec0: 3320 adds r3, #32 + 800bec2: 245f movs r4, #95 ; 0x5f + 800bec4: 461d mov r5, r3 + 800bec6: 2c00 cmp r4, #0 + 800bec8: db05 blt.n 800bed6 <_ZN8STM32DMAC1Ev+0x46> + 800beca: 4628 mov r0, r5 + 800becc: f7ff ffd1 bl 800be72 <_ZN8touchgfx6BlitOpC1Ev> + 800bed0: 3524 adds r5, #36 ; 0x24 + 800bed2: 3c01 subs r4, #1 + 800bed4: e7f7 b.n 800bec6 <_ZN8STM32DMAC1Ev+0x36> +{ +} + 800bed6: 687b ldr r3, [r7, #4] + 800bed8: 4618 mov r0, r3 + 800beda: 3708 adds r7, #8 + 800bedc: 46bd mov sp, r7 + 800bede: bdb0 pop {r4, r5, r7, pc} + 800bee0: 0801f17c .word 0x0801f17c + +0800bee4 <_ZN8STM32DMAD1Ev>: + +STM32DMA::~STM32DMA() + 800bee4: b580 push {r7, lr} + 800bee6: b082 sub sp, #8 + 800bee8: af00 add r7, sp, #0 + 800beea: 6078 str r0, [r7, #4] + 800beec: 4a09 ldr r2, [pc, #36] ; (800bf14 <_ZN8STM32DMAD1Ev+0x30>) + 800beee: 687b ldr r3, [r7, #4] + 800bef0: 601a str r2, [r3, #0] +{ + /* Disable DMA2D global Interrupt */ + NVIC_DisableIRQ(DMA2D_IRQn); + 800bef2: 205a movs r0, #90 ; 0x5a + 800bef4: f7ff feea bl 800bccc <__NVIC_DisableIRQ> +STM32DMA::~STM32DMA() + 800bef8: 687b ldr r3, [r7, #4] + 800befa: 330c adds r3, #12 + 800befc: 4618 mov r0, r3 + 800befe: f000 fab3 bl 800c468 <_ZN8touchgfx17LockFreeDMA_QueueD1Ev> + 800bf02: 687b ldr r3, [r7, #4] + 800bf04: 4618 mov r0, r3 + 800bf06: f7ff ff41 bl 800bd8c <_ZN8touchgfx13DMA_InterfaceD1Ev> +} + 800bf0a: 687b ldr r3, [r7, #4] + 800bf0c: 4618 mov r0, r3 + 800bf0e: 3708 adds r7, #8 + 800bf10: 46bd mov sp, r7 + 800bf12: bd80 pop {r7, pc} + 800bf14: 0801f17c .word 0x0801f17c + +0800bf18 <_ZN8STM32DMAD0Ev>: +STM32DMA::~STM32DMA() + 800bf18: b580 push {r7, lr} + 800bf1a: b082 sub sp, #8 + 800bf1c: af00 add r7, sp, #0 + 800bf1e: 6078 str r0, [r7, #4] +} + 800bf20: 6878 ldr r0, [r7, #4] + 800bf22: f7ff ffdf bl 800bee4 <_ZN8STM32DMAD1Ev> + 800bf26: f44f 615a mov.w r1, #3488 ; 0xda0 + 800bf2a: 6878 ldr r0, [r7, #4] + 800bf2c: f010 fee7 bl 801ccfe <_ZdlPvj> + 800bf30: 687b ldr r3, [r7, #4] + 800bf32: 4618 mov r0, r3 + 800bf34: 3708 adds r7, #8 + 800bf36: 46bd mov sp, r7 + 800bf38: bd80 pop {r7, pc} + ... + +0800bf3c <_ZN8STM32DMA10initializeEv>: + +void STM32DMA::initialize() +{ + 800bf3c: b580 push {r7, lr} + 800bf3e: b084 sub sp, #16 + 800bf40: af00 add r7, sp, #0 + 800bf42: 6078 str r0, [r7, #4] + /* Ensure DMA2D Clock is enabled */ + __HAL_RCC_DMA2D_CLK_ENABLE(); + 800bf44: 4b12 ldr r3, [pc, #72] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf46: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 800bf4a: 4a11 ldr r2, [pc, #68] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf4c: f043 0310 orr.w r3, r3, #16 + 800bf50: f8c2 3134 str.w r3, [r2, #308] ; 0x134 + 800bf54: 4b0e ldr r3, [pc, #56] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf56: f8d3 3134 ldr.w r3, [r3, #308] ; 0x134 + 800bf5a: f003 0310 and.w r3, r3, #16 + 800bf5e: 60fb str r3, [r7, #12] + 800bf60: 68fb ldr r3, [r7, #12] + __HAL_RCC_DMA2D_FORCE_RESET(); + 800bf62: 4b0b ldr r3, [pc, #44] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf64: 6fdb ldr r3, [r3, #124] ; 0x7c + 800bf66: 4a0a ldr r2, [pc, #40] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf68: f043 0310 orr.w r3, r3, #16 + 800bf6c: 67d3 str r3, [r2, #124] ; 0x7c + __HAL_RCC_DMA2D_RELEASE_RESET(); + 800bf6e: 4b08 ldr r3, [pc, #32] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf70: 6fdb ldr r3, [r3, #124] ; 0x7c + 800bf72: 4a07 ldr r2, [pc, #28] ; (800bf90 <_ZN8STM32DMA10initializeEv+0x54>) + 800bf74: f023 0310 bic.w r3, r3, #16 + 800bf78: 67d3 str r3, [r2, #124] ; 0x7c + + /* Add transfer complete callback function */ + hdma2d.XferCpltCallback = DMA2D_XferCpltCallback; + 800bf7a: 4b06 ldr r3, [pc, #24] ; (800bf94 <_ZN8STM32DMA10initializeEv+0x58>) + 800bf7c: 4a06 ldr r2, [pc, #24] ; (800bf98 <_ZN8STM32DMA10initializeEv+0x5c>) + 800bf7e: 621a str r2, [r3, #32] + + /* Enable DMA2D global Interrupt */ + NVIC_EnableIRQ(DMA2D_IRQn); + 800bf80: 205a movs r0, #90 ; 0x5a + 800bf82: f7ff fe85 bl 800bc90 <__NVIC_EnableIRQ> +} + 800bf86: bf00 nop + 800bf88: 3710 adds r7, #16 + 800bf8a: 46bd mov sp, r7 + 800bf8c: bd80 pop {r7, pc} + 800bf8e: bf00 nop + 800bf90: 58024400 .word 0x58024400 + 800bf94: 240c0554 .word 0x240c0554 + 800bf98: 0800be57 .word 0x0800be57 + +0800bf9c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE>: + +inline uint32_t STM32DMA::getChromARTInputFormat(Bitmap::BitmapFormat format) +{ + 800bf9c: b580 push {r7, lr} + 800bf9e: b084 sub sp, #16 + 800bfa0: af00 add r7, sp, #0 + 800bfa2: 6078 str r0, [r7, #4] + 800bfa4: 460b mov r3, r1 + 800bfa6: 70fb strb r3, [r7, #3] + // Default color mode set to ARGB8888 + uint32_t dma2dColorMode = DMA2D_INPUT_ARGB8888; + 800bfa8: 2300 movs r3, #0 + 800bfaa: 60fb str r3, [r7, #12] + + switch (format) + 800bfac: 78fb ldrb r3, [r7, #3] + 800bfae: 2b0b cmp r3, #11 + 800bfb0: d826 bhi.n 800c000 <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x64> + 800bfb2: a201 add r2, pc, #4 ; (adr r2, 800bfb8 <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x1c>) + 800bfb4: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 800bfb8: 0800bff5 .word 0x0800bff5 + 800bfbc: 0800bfef .word 0x0800bfef + 800bfc0: 0800bfe9 .word 0x0800bfe9 + 800bfc4: 0800c001 .word 0x0800c001 + 800bfc8: 0800c001 .word 0x0800c001 + 800bfcc: 0800c001 .word 0x0800c001 + 800bfd0: 0800c001 .word 0x0800c001 + 800bfd4: 0800bffb .word 0x0800bffb + 800bfd8: 0800bffb .word 0x0800bffb + 800bfdc: 0800bffb .word 0x0800bffb + 800bfe0: 0800bffb .word 0x0800bffb + 800bfe4: 0800bffb .word 0x0800bffb + { + case Bitmap::ARGB8888: /* DMA2D input mode set to 32bit ARGB */ + dma2dColorMode = DMA2D_INPUT_ARGB8888; + 800bfe8: 2300 movs r3, #0 + 800bfea: 60fb str r3, [r7, #12] + break; + 800bfec: e00e b.n 800c00c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x70> + case Bitmap::RGB888: /* DMA2D input mode set to 24bit RGB */ + dma2dColorMode = DMA2D_INPUT_RGB888; + 800bfee: 2301 movs r3, #1 + 800bff0: 60fb str r3, [r7, #12] + break; + 800bff2: e00b b.n 800c00c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x70> + case Bitmap::RGB565: /* DMA2D input mode set to 16bit RGB */ + dma2dColorMode = DMA2D_INPUT_RGB565; + 800bff4: 2302 movs r3, #2 + 800bff6: 60fb str r3, [r7, #12] + break; + 800bff8: e008 b.n 800c00c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x70> + case Bitmap::ARGB2222: /* Fall through */ + case Bitmap::ABGR2222: /* Fall through */ + case Bitmap::RGBA2222: /* Fall through */ + case Bitmap::BGRA2222: /* Fall through */ + case Bitmap::L8: /* DMA2D input mode set to 8bit Color Look up table*/ + dma2dColorMode = DMA2D_INPUT_L8; + 800bffa: 2305 movs r3, #5 + 800bffc: 60fb str r3, [r7, #12] + break; + 800bffe: e005 b.n 800c00c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x70> + case Bitmap::BW: /* Fall through */ + case Bitmap::BW_RLE: /* Fall through */ + case Bitmap::GRAY4: /* Fall through */ + case Bitmap::GRAY2: /* Fall through */ + default: /* Unsupported input format for DMA2D */ + assert(0 && "Unsupported Format!"); + 800c000: 4b05 ldr r3, [pc, #20] ; (800c018 <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x7c>) + 800c002: 4a06 ldr r2, [pc, #24] ; (800c01c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x80>) + 800c004: 2166 movs r1, #102 ; 0x66 + 800c006: 4806 ldr r0, [pc, #24] ; (800c020 <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x84>) + 800c008: f010 fea8 bl 801cd5c <__assert_func> + break; + } + + return dma2dColorMode; + 800c00c: 68fb ldr r3, [r7, #12] +} + 800c00e: 4618 mov r0, r3 + 800c010: 3710 adds r7, #16 + 800c012: 46bd mov sp, r7 + 800c014: bd80 pop {r7, pc} + 800c016: bf00 nop + 800c018: 0801ea70 .word 0x0801ea70 + 800c01c: 0801ea8c .word 0x0801ea8c + 800c020: 0801ead8 .word 0x0801ead8 + +0800c024 <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE>: + +inline uint32_t STM32DMA::getChromARTOutputFormat(Bitmap::BitmapFormat format) +{ + 800c024: b580 push {r7, lr} + 800c026: b084 sub sp, #16 + 800c028: af00 add r7, sp, #0 + 800c02a: 6078 str r0, [r7, #4] + 800c02c: 460b mov r3, r1 + 800c02e: 70fb strb r3, [r7, #3] + // Default color mode set to ARGB8888 + uint32_t dma2dColorMode = DMA2D_OUTPUT_ARGB8888; + 800c030: 2300 movs r3, #0 + 800c032: 60fb str r3, [r7, #12] + + switch (format) + 800c034: 78fb ldrb r3, [r7, #3] + 800c036: 2b0a cmp r3, #10 + 800c038: d821 bhi.n 800c07e <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x5a> + 800c03a: a201 add r2, pc, #4 ; (adr r2, 800c040 <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x1c>) + 800c03c: f852 f023 ldr.w pc, [r2, r3, lsl #2] + 800c040: 0800c079 .word 0x0800c079 + 800c044: 0800c073 .word 0x0800c073 + 800c048: 0800c06d .word 0x0800c06d + 800c04c: 0800c07f .word 0x0800c07f + 800c050: 0800c07f .word 0x0800c07f + 800c054: 0800c07f .word 0x0800c07f + 800c058: 0800c07f .word 0x0800c07f + 800c05c: 0800c073 .word 0x0800c073 + 800c060: 0800c073 .word 0x0800c073 + 800c064: 0800c073 .word 0x0800c073 + 800c068: 0800c073 .word 0x0800c073 + { + case Bitmap::ARGB8888: /* DMA2D output mode set to 32bit ARGB */ + dma2dColorMode = DMA2D_OUTPUT_ARGB8888; + 800c06c: 2300 movs r3, #0 + 800c06e: 60fb str r3, [r7, #12] + break; + 800c070: e00b b.n 800c08a <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x66> + case Bitmap::RGB888: /* Fall through */ + case Bitmap::ARGB2222: /* Fall through */ + case Bitmap::ABGR2222: /* Fall through */ + case Bitmap::RGBA2222: /* Fall through */ + case Bitmap::BGRA2222: /* DMA2D output mode set to 24bit RGB */ + dma2dColorMode = DMA2D_OUTPUT_RGB888; + 800c072: 2301 movs r3, #1 + 800c074: 60fb str r3, [r7, #12] + break; + 800c076: e008 b.n 800c08a <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x66> + case Bitmap::RGB565: /* DMA2D output mode set to 16bit RGB */ + dma2dColorMode = DMA2D_OUTPUT_RGB565; + 800c078: 2302 movs r3, #2 + 800c07a: 60fb str r3, [r7, #12] + break; + 800c07c: e005 b.n 800c08a <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x66> + case Bitmap::BW: /* Fall through */ + case Bitmap::BW_RLE: /* Fall through */ + case Bitmap::GRAY4: /* Fall through */ + case Bitmap::GRAY2: /* Fall through */ + default: /* Unsupported output format for DMA2D */ + assert(0 && "Unsupported Format!"); + 800c07e: 4b05 ldr r3, [pc, #20] ; (800c094 <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x70>) + 800c080: 4a05 ldr r2, [pc, #20] ; (800c098 <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x74>) + 800c082: 2187 movs r1, #135 ; 0x87 + 800c084: 4805 ldr r0, [pc, #20] ; (800c09c <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE+0x78>) + 800c086: f010 fe69 bl 801cd5c <__assert_func> + break; + } + + return dma2dColorMode; + 800c08a: 68fb ldr r3, [r7, #12] +} + 800c08c: 4618 mov r0, r3 + 800c08e: 3710 adds r7, #16 + 800c090: 46bd mov sp, r7 + 800c092: bd80 pop {r7, pc} + 800c094: 0801ea70 .word 0x0801ea70 + 800c098: 0801eb04 .word 0x0801eb04 + 800c09c: 0801ead8 .word 0x0801ead8 + +0800c0a0 <_ZN8STM32DMA11getBlitCapsEv>: + +BlitOperations STM32DMA::getBlitCaps() +{ + 800c0a0: b480 push {r7} + 800c0a2: b083 sub sp, #12 + 800c0a4: af00 add r7, sp, #0 + 800c0a6: 6078 str r0, [r7, #4] + | BLIT_OP_COPY_L8 + | BLIT_OP_COPY_WITH_ALPHA + | BLIT_OP_COPY_ARGB8888 + | BLIT_OP_COPY_ARGB8888_WITH_ALPHA + | BLIT_OP_COPY_A4 + | BLIT_OP_COPY_A8); + 800c0a8: f240 33ef movw r3, #1007 ; 0x3ef +} + 800c0ac: 4618 mov r0, r3 + 800c0ae: 370c adds r7, #12 + 800c0b0: 46bd mov sp, r7 + 800c0b2: f85d 7b04 ldr.w r7, [sp], #4 + 800c0b6: 4770 bx lr + +0800c0b8 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE>: + * BLIT_OP_COPY_ARGB8888_WITH_ALPHA + * BLIT_OP_COPY_A4 + * BLIT_OP_COPY_A8 + */ +void STM32DMA::setupDataCopy(const BlitOp& blitOp) +{ + 800c0b8: b590 push {r4, r7, lr} + 800c0ba: b089 sub sp, #36 ; 0x24 + 800c0bc: af00 add r7, sp, #0 + 800c0be: 6078 str r0, [r7, #4] + 800c0c0: 6039 str r1, [r7, #0] + uint32_t dma2dForegroundColorMode = getChromARTInputFormat(static_cast(blitOp.srcFormat)); + 800c0c2: 683b ldr r3, [r7, #0] + 800c0c4: 7f5b ldrb r3, [r3, #29] + 800c0c6: 4619 mov r1, r3 + 800c0c8: 6878 ldr r0, [r7, #4] + 800c0ca: f7ff ff67 bl 800bf9c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE> + 800c0ce: 61b8 str r0, [r7, #24] + uint32_t dma2dBackgroundColorMode = getChromARTInputFormat(static_cast(blitOp.dstFormat)); + 800c0d0: 683b ldr r3, [r7, #0] + 800c0d2: 7f9b ldrb r3, [r3, #30] + 800c0d4: 4619 mov r1, r3 + 800c0d6: 6878 ldr r0, [r7, #4] + 800c0d8: f7ff ff60 bl 800bf9c <_ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE> + 800c0dc: 6178 str r0, [r7, #20] + uint32_t dma2dOutputColorMode = getChromARTOutputFormat(static_cast(blitOp.dstFormat)); + 800c0de: 683b ldr r3, [r7, #0] + 800c0e0: 7f9b ldrb r3, [r3, #30] + 800c0e2: 4619 mov r1, r3 + 800c0e4: 6878 ldr r0, [r7, #4] + 800c0e6: f7ff ff9d bl 800c024 <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE> + 800c0ea: 6138 str r0, [r7, #16] + + /* DMA2D OOR register configuration ------------------------------------------*/ + WRITE_REG(DMA2D->OOR, blitOp.dstLoopStride - blitOp.nSteps); + 800c0ec: 683b ldr r3, [r7, #0] + 800c0ee: 8b5b ldrh r3, [r3, #26] + 800c0f0: 461a mov r2, r3 + 800c0f2: 683b ldr r3, [r7, #0] + 800c0f4: 8a9b ldrh r3, [r3, #20] + 800c0f6: 1ad2 subs r2, r2, r3 + 800c0f8: 4b92 ldr r3, [pc, #584] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c0fa: 641a str r2, [r3, #64] ; 0x40 + + /* DMA2D BGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->BGOR, blitOp.dstLoopStride - blitOp.nSteps); + 800c0fc: 683b ldr r3, [r7, #0] + 800c0fe: 8b5b ldrh r3, [r3, #26] + 800c100: 461a mov r2, r3 + 800c102: 683b ldr r3, [r7, #0] + 800c104: 8a9b ldrh r3, [r3, #20] + 800c106: 1ad2 subs r2, r2, r3 + 800c108: 4b8e ldr r3, [pc, #568] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c10a: 619a str r2, [r3, #24] + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGOR, blitOp.srcLoopStride - blitOp.nSteps); + 800c10c: 683b ldr r3, [r7, #0] + 800c10e: 8b1b ldrh r3, [r3, #24] + 800c110: 461a mov r2, r3 + 800c112: 683b ldr r3, [r7, #0] + 800c114: 8a9b ldrh r3, [r3, #20] + 800c116: 1ad2 subs r2, r2, r3 + 800c118: 4b8a ldr r3, [pc, #552] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c11a: 611a str r2, [r3, #16] + + /* DMA2D OPFCCR register configuration ---------------------------------------*/ + WRITE_REG(DMA2D->OPFCCR, dma2dOutputColorMode); + 800c11c: 4a89 ldr r2, [pc, #548] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c11e: 693b ldr r3, [r7, #16] + 800c120: 6353 str r3, [r2, #52] ; 0x34 + + /* Configure DMA2D data size */ + WRITE_REG(DMA2D->NLR, (blitOp.nLoops | (blitOp.nSteps << DMA2D_NLR_PL_Pos))); + 800c122: 683b ldr r3, [r7, #0] + 800c124: 8adb ldrh r3, [r3, #22] + 800c126: 461a mov r2, r3 + 800c128: 683b ldr r3, [r7, #0] + 800c12a: 8a9b ldrh r3, [r3, #20] + 800c12c: 041b lsls r3, r3, #16 + 800c12e: 431a orrs r2, r3 + 800c130: 4b84 ldr r3, [pc, #528] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c132: 645a str r2, [r3, #68] ; 0x44 + + /* Configure DMA2D destination address */ + WRITE_REG(DMA2D->OMAR, reinterpret_cast(blitOp.pDst)); + 800c134: 683b ldr r3, [r7, #0] + 800c136: 691a ldr r2, [r3, #16] + 800c138: 4b82 ldr r3, [pc, #520] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c13a: 63da str r2, [r3, #60] ; 0x3c + + /* Configure DMA2D source address */ + WRITE_REG(DMA2D->FGMAR, reinterpret_cast(blitOp.pSrc)); + 800c13c: 683b ldr r3, [r7, #0] + 800c13e: 685a ldr r2, [r3, #4] + 800c140: 4b80 ldr r3, [pc, #512] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c142: 60da str r2, [r3, #12] + + switch (blitOp.operation) + 800c144: 683b ldr r3, [r7, #0] + 800c146: 681b ldr r3, [r3, #0] + 800c148: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 800c14c: d037 beq.n 800c1be <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x106> + 800c14e: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 800c152: f200 80e3 bhi.w 800c31c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x264> + 800c156: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 800c15a: d015 beq.n 800c188 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0xd0> + 800c15c: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 800c160: f200 80dc bhi.w 800c31c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x264> + 800c164: 2b80 cmp r3, #128 ; 0x80 + 800c166: d045 beq.n 800c1f4 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x13c> + 800c168: 2b80 cmp r3, #128 ; 0x80 + 800c16a: f200 80d7 bhi.w 800c31c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x264> + 800c16e: 2b40 cmp r3, #64 ; 0x40 + 800c170: f000 80bf beq.w 800c2f2 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x23a> + 800c174: 2b40 cmp r3, #64 ; 0x40 + 800c176: f200 80d1 bhi.w 800c31c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x264> + 800c17a: 2b04 cmp r3, #4 + 800c17c: f000 80a4 beq.w 800c2c8 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x210> + 800c180: 2b20 cmp r3, #32 + 800c182: f000 80b6 beq.w 800c2f2 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x23a> + 800c186: e0c9 b.n 800c31c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x264> + { + case BLIT_OP_COPY_A4: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, DMA2D_INPUT_A4 | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + 800c188: 683b ldr r3, [r7, #0] + 800c18a: 7f1b ldrb r3, [r3, #28] + 800c18c: 061b lsls r3, r3, #24 + 800c18e: 4619 mov r1, r3 + 800c190: 4a6c ldr r2, [pc, #432] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c192: 4b6d ldr r3, [pc, #436] ; (800c348 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x290>) + 800c194: 430b orrs r3, r1 + 800c196: 61d3 str r3, [r2, #28] + + /* set DMA2D foreground color */ + WRITE_REG(DMA2D->FGCOLR, blitOp.color); + 800c198: 683b ldr r3, [r7, #0] + 800c19a: 330c adds r3, #12 + 800c19c: 4c69 ldr r4, [pc, #420] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c19e: 4618 mov r0, r3 + 800c1a0: f7fd fd47 bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800c1a4: 4603 mov r3, r0 + 800c1a6: 6223 str r3, [r4, #32] + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c1a8: 4a66 ldr r2, [pc, #408] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1aa: 697b ldr r3, [r7, #20] + 800c1ac: 6253 str r3, [r2, #36] ; 0x24 + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + 800c1ae: 683b ldr r3, [r7, #0] + 800c1b0: 691a ldr r2, [r3, #16] + 800c1b2: 4b64 ldr r3, [pc, #400] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1b4: 615a str r2, [r3, #20] + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + 800c1b6: 4b63 ldr r3, [pc, #396] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1b8: 4a64 ldr r2, [pc, #400] ; (800c34c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x294>) + 800c1ba: 601a str r2, [r3, #0] + break; + 800c1bc: e0d9 b.n 800c372 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ba> + case BLIT_OP_COPY_A8: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, DMA2D_INPUT_A8 | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + 800c1be: 683b ldr r3, [r7, #0] + 800c1c0: 7f1b ldrb r3, [r3, #28] + 800c1c2: 061b lsls r3, r3, #24 + 800c1c4: 4619 mov r1, r3 + 800c1c6: 4a5f ldr r2, [pc, #380] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1c8: 4b61 ldr r3, [pc, #388] ; (800c350 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x298>) + 800c1ca: 430b orrs r3, r1 + 800c1cc: 61d3 str r3, [r2, #28] + + /* set DMA2D foreground color */ + WRITE_REG(DMA2D->FGCOLR, blitOp.color); + 800c1ce: 683b ldr r3, [r7, #0] + 800c1d0: 330c adds r3, #12 + 800c1d2: 4c5c ldr r4, [pc, #368] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1d4: 4618 mov r0, r3 + 800c1d6: f7fd fd2c bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800c1da: 4603 mov r3, r0 + 800c1dc: 6223 str r3, [r4, #32] + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c1de: 4a59 ldr r2, [pc, #356] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1e0: 697b ldr r3, [r7, #20] + 800c1e2: 6253 str r3, [r2, #36] ; 0x24 + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + 800c1e4: 683b ldr r3, [r7, #0] + 800c1e6: 691a ldr r2, [r3, #16] + 800c1e8: 4b56 ldr r3, [pc, #344] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1ea: 615a str r2, [r3, #20] + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + 800c1ec: 4b55 ldr r3, [pc, #340] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c1ee: 4a57 ldr r2, [pc, #348] ; (800c34c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x294>) + 800c1f0: 601a str r2, [r3, #0] + break; + 800c1f2: e0be b.n 800c372 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ba> + case BLIT_OP_COPY_L8: + { + const clutData_t* const palette = reinterpret_cast(blitOp.pClut); + 800c1f4: 683b ldr r3, [r7, #0] + 800c1f6: 689b ldr r3, [r3, #8] + 800c1f8: 60fb str r3, [r7, #12] + bool blend = true; + 800c1fa: 2301 movs r3, #1 + 800c1fc: 77fb strb r3, [r7, #31] + + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + 800c1fe: 683b ldr r3, [r7, #0] + 800c200: 7f1b ldrb r3, [r3, #28] + 800c202: 061b lsls r3, r3, #24 + 800c204: 461a mov r2, r3 + 800c206: 69bb ldr r3, [r7, #24] + 800c208: 4313 orrs r3, r2 + 800c20a: 4a4e ldr r2, [pc, #312] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c20c: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 800c210: 61d3 str r3, [r2, #28] + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c212: 4a4c ldr r2, [pc, #304] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c214: 697b ldr r3, [r7, #20] + 800c216: 6253 str r3, [r2, #36] ; 0x24 + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + 800c218: 683b ldr r3, [r7, #0] + 800c21a: 691a ldr r2, [r3, #16] + 800c21c: 4b49 ldr r3, [pc, #292] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c21e: 615a str r2, [r3, #20] + + /* Write foreground CLUT memory address */ + WRITE_REG(DMA2D->FGCMAR, reinterpret_cast(&palette->data)); + 800c220: 68fb ldr r3, [r7, #12] + 800c222: 1d1a adds r2, r3, #4 + 800c224: 4b47 ldr r3, [pc, #284] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c226: 62da str r2, [r3, #44] ; 0x2c + + switch ((Bitmap::ClutFormat)palette->format) + 800c228: 68fb ldr r3, [r7, #12] + 800c22a: 881b ldrh r3, [r3, #0] + 800c22c: b2db uxtb r3, r3 + 800c22e: 2b00 cmp r3, #0 + 800c230: d002 beq.n 800c238 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x180> + 800c232: 2b01 cmp r3, #1 + 800c234: d00d beq.n 800c252 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x19a> + 800c236: e020 b.n 800c27a <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x1c2> + { + case Bitmap::CLUT_FORMAT_L8_ARGB8888: + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(DMA2D->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), (((palette->size - 1) << DMA2D_FGPFCCR_CS_Pos) | (DMA2D_CCM_ARGB8888 << DMA2D_FGPFCCR_CCM_Pos))); + 800c238: 4b42 ldr r3, [pc, #264] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c23a: 69da ldr r2, [r3, #28] + 800c23c: 4b45 ldr r3, [pc, #276] ; (800c354 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x29c>) + 800c23e: 4013 ands r3, r2 + 800c240: 68fa ldr r2, [r7, #12] + 800c242: 8852 ldrh r2, [r2, #2] + 800c244: 3a01 subs r2, #1 + 800c246: 0212 lsls r2, r2, #8 + 800c248: 4611 mov r1, r2 + 800c24a: 4a3e ldr r2, [pc, #248] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c24c: 430b orrs r3, r1 + 800c24e: 61d3 str r3, [r2, #28] + break; + 800c250: e01a b.n 800c288 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x1d0> + case Bitmap::CLUT_FORMAT_L8_RGB888: + if(blitOp.alpha == 255) + 800c252: 683b ldr r3, [r7, #0] + 800c254: 7f1b ldrb r3, [r3, #28] + 800c256: 2bff cmp r3, #255 ; 0xff + 800c258: d101 bne.n 800c25e <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x1a6> + { + blend = false; + 800c25a: 2300 movs r3, #0 + 800c25c: 77fb strb r3, [r7, #31] + } + MODIFY_REG(DMA2D->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), (((palette->size - 1) << DMA2D_FGPFCCR_CS_Pos) | (DMA2D_CCM_RGB888 << DMA2D_FGPFCCR_CCM_Pos))); + 800c25e: 4b39 ldr r3, [pc, #228] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c260: 69da ldr r2, [r3, #28] + 800c262: 4b3c ldr r3, [pc, #240] ; (800c354 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x29c>) + 800c264: 4013 ands r3, r2 + 800c266: 68fa ldr r2, [r7, #12] + 800c268: 8852 ldrh r2, [r2, #2] + 800c26a: 3a01 subs r2, #1 + 800c26c: 0212 lsls r2, r2, #8 + 800c26e: 4313 orrs r3, r2 + 800c270: 4a34 ldr r2, [pc, #208] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c272: f043 0310 orr.w r3, r3, #16 + 800c276: 61d3 str r3, [r2, #28] + break; + 800c278: e006 b.n 800c288 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x1d0> + case Bitmap::CLUT_FORMAT_L8_RGB565: + default: + assert(0 && "Unsupported format"); + 800c27a: 4b37 ldr r3, [pc, #220] ; (800c358 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2a0>) + 800c27c: 4a37 ldr r2, [pc, #220] ; (800c35c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2a4>) + 800c27e: f240 1101 movw r1, #257 ; 0x101 + 800c282: 4837 ldr r0, [pc, #220] ; (800c360 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2a8>) + 800c284: f010 fd6a bl 801cd5c <__assert_func> + break; + } + + /* Enable the CLUT loading for the foreground */ + SET_BIT(DMA2D->FGPFCCR, DMA2D_FGPFCCR_START); + 800c288: 4b2e ldr r3, [pc, #184] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c28a: 69db ldr r3, [r3, #28] + 800c28c: 4a2d ldr r2, [pc, #180] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c28e: f043 0320 orr.w r3, r3, #32 + 800c292: 61d3 str r3, [r2, #28] + + while ((READ_REG(DMA2D->FGPFCCR) & DMA2D_FGPFCCR_START) != 0U) + 800c294: 4b2b ldr r3, [pc, #172] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c296: 69db ldr r3, [r3, #28] + 800c298: f003 0320 and.w r3, r3, #32 + 800c29c: 2b00 cmp r3, #0 + 800c29e: bf14 ite ne + 800c2a0: 2301 movne r3, #1 + 800c2a2: 2300 moveq r3, #0 + 800c2a4: b2db uxtb r3, r3 + 800c2a6: 2b00 cmp r3, #0 + 800c2a8: d000 beq.n 800c2ac <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x1f4> + 800c2aa: e7f3 b.n 800c294 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x1dc> + { + } + DMA2D->IFCR = (DMA2D_FLAG_CTC); + 800c2ac: 4b25 ldr r3, [pc, #148] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2ae: 2210 movs r2, #16 + 800c2b0: 609a str r2, [r3, #8] + + /* Set DMA2D mode */ + if(blend) + 800c2b2: 7ffb ldrb r3, [r7, #31] + 800c2b4: 2b00 cmp r3, #0 + 800c2b6: d003 beq.n 800c2c0 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x208> + { + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + 800c2b8: 4b22 ldr r3, [pc, #136] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2ba: 4a24 ldr r2, [pc, #144] ; (800c34c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x294>) + 800c2bc: 601a str r2, [r3, #0] + else + { + WRITE_REG(DMA2D->CR, DMA2D_M2M_PFC | DMA2D_IT_TC | DMA2D_CR_START); + } + } + break; + 800c2be: e058 b.n 800c372 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ba> + WRITE_REG(DMA2D->CR, DMA2D_M2M_PFC | DMA2D_IT_TC | DMA2D_CR_START); + 800c2c0: 4b20 ldr r3, [pc, #128] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2c2: 4a28 ldr r2, [pc, #160] ; (800c364 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ac>) + 800c2c4: 601a str r2, [r3, #0] + break; + 800c2c6: e054 b.n 800c372 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ba> + case BLIT_OP_COPY_WITH_ALPHA: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + 800c2c8: 683b ldr r3, [r7, #0] + 800c2ca: 7f1b ldrb r3, [r3, #28] + 800c2cc: 061b lsls r3, r3, #24 + 800c2ce: 461a mov r2, r3 + 800c2d0: 69bb ldr r3, [r7, #24] + 800c2d2: 4313 orrs r3, r2 + 800c2d4: 4a1b ldr r2, [pc, #108] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2d6: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 800c2da: 61d3 str r3, [r2, #28] + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c2dc: 4a19 ldr r2, [pc, #100] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2de: 697b ldr r3, [r7, #20] + 800c2e0: 6253 str r3, [r2, #36] ; 0x24 + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + 800c2e2: 683b ldr r3, [r7, #0] + 800c2e4: 691a ldr r2, [r3, #16] + 800c2e6: 4b17 ldr r3, [pc, #92] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2e8: 615a str r2, [r3, #20] + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + 800c2ea: 4b16 ldr r3, [pc, #88] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c2ec: 4a17 ldr r2, [pc, #92] ; (800c34c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x294>) + 800c2ee: 601a str r2, [r3, #0] + break; + 800c2f0: e03f b.n 800c372 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ba> + case BLIT_OP_COPY_ARGB8888: + case BLIT_OP_COPY_ARGB8888_WITH_ALPHA: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + 800c2f2: 683b ldr r3, [r7, #0] + 800c2f4: 7f1b ldrb r3, [r3, #28] + 800c2f6: 061b lsls r3, r3, #24 + 800c2f8: 461a mov r2, r3 + 800c2fa: 69bb ldr r3, [r7, #24] + 800c2fc: 4313 orrs r3, r2 + 800c2fe: 4a11 ldr r2, [pc, #68] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c300: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 800c304: 61d3 str r3, [r2, #28] + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c306: 4a0f ldr r2, [pc, #60] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c308: 697b ldr r3, [r7, #20] + 800c30a: 6253 str r3, [r2, #36] ; 0x24 + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + 800c30c: 683b ldr r3, [r7, #0] + 800c30e: 691a ldr r2, [r3, #16] + 800c310: 4b0c ldr r3, [pc, #48] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c312: 615a str r2, [r3, #20] + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + 800c314: 4b0b ldr r3, [pc, #44] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c316: 4a0d ldr r2, [pc, #52] ; (800c34c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x294>) + 800c318: 601a str r2, [r3, #0] + break; + 800c31a: e02a b.n 800c372 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ba> + default: /* BLIT_OP_COPY */ + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + 800c31c: 683b ldr r3, [r7, #0] + 800c31e: 7f1b ldrb r3, [r3, #28] + 800c320: 061b lsls r3, r3, #24 + 800c322: 461a mov r2, r3 + 800c324: 69bb ldr r3, [r7, #24] + 800c326: 4313 orrs r3, r2 + 800c328: 4a06 ldr r2, [pc, #24] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c32a: f443 3300 orr.w r3, r3, #131072 ; 0x20000 + 800c32e: 61d3 str r3, [r2, #28] + + /* Perform pixel-format-conversion (PFC) If Bitmap format is not same format as framebuffer format */ + if (blitOp.srcFormat != blitOp.dstFormat) + 800c330: 683b ldr r3, [r7, #0] + 800c332: 7f5a ldrb r2, [r3, #29] + 800c334: 683b ldr r3, [r7, #0] + 800c336: 7f9b ldrb r3, [r3, #30] + 800c338: 429a cmp r2, r3 + 800c33a: d015 beq.n 800c368 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2b0> + { + /* Start DMA2D : PFC Mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_PFC | DMA2D_IT_TC | DMA2D_CR_START); + 800c33c: 4b01 ldr r3, [pc, #4] ; (800c344 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x28c>) + 800c33e: 4a09 ldr r2, [pc, #36] ; (800c364 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2ac>) + 800c340: 601a str r2, [r3, #0] + { + /* Start DMA2D : M2M Mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M | DMA2D_IT_TC | DMA2D_CR_START); + } + + break; + 800c342: e015 b.n 800c370 <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2b8> + 800c344: 52001000 .word 0x52001000 + 800c348: 0002000a .word 0x0002000a + 800c34c: 00020201 .word 0x00020201 + 800c350: 00020009 .word 0x00020009 + 800c354: ffff00ef .word 0xffff00ef + 800c358: 0801eb50 .word 0x0801eb50 + 800c35c: 0801eb6c .word 0x0801eb6c + 800c360: 0801ead8 .word 0x0801ead8 + 800c364: 00010201 .word 0x00010201 + WRITE_REG(DMA2D->CR, DMA2D_M2M | DMA2D_IT_TC | DMA2D_CR_START); + 800c368: 4b04 ldr r3, [pc, #16] ; (800c37c <_ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE+0x2c4>) + 800c36a: f240 2201 movw r2, #513 ; 0x201 + 800c36e: 601a str r2, [r3, #0] + break; + 800c370: bf00 nop + } +} + 800c372: bf00 nop + 800c374: 3724 adds r7, #36 ; 0x24 + 800c376: 46bd mov sp, r7 + 800c378: bd90 pop {r4, r7, pc} + 800c37a: bf00 nop + 800c37c: 52001000 .word 0x52001000 + +0800c380 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE>: + * void STM32DMA::setupDataFill(const BlitOp& blitOp) handles blit operation of + * BLIT_OP_FILL + * BLIT_OP_FILL_WITH_ALPHA + */ +void STM32DMA::setupDataFill(const BlitOp& blitOp) +{ + 800c380: b590 push {r4, r7, lr} + 800c382: b085 sub sp, #20 + 800c384: af00 add r7, sp, #0 + 800c386: 6078 str r0, [r7, #4] + 800c388: 6039 str r1, [r7, #0] + uint32_t dma2dOutputColorMode = getChromARTOutputFormat(static_cast(blitOp.dstFormat)); + 800c38a: 683b ldr r3, [r7, #0] + 800c38c: 7f9b ldrb r3, [r3, #30] + 800c38e: 4619 mov r1, r3 + 800c390: 6878 ldr r0, [r7, #4] + 800c392: f7ff fe47 bl 800c024 <_ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE> + 800c396: 60f8 str r0, [r7, #12] + + /* DMA2D OPFCCR register configuration ---------------------------------------*/ + WRITE_REG(DMA2D->OPFCCR, dma2dOutputColorMode); + 800c398: 4a2f ldr r2, [pc, #188] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c39a: 68fb ldr r3, [r7, #12] + 800c39c: 6353 str r3, [r2, #52] ; 0x34 + + /* Configure DMA2D data size */ + WRITE_REG(DMA2D->NLR, (blitOp.nLoops | (blitOp.nSteps << DMA2D_NLR_PL_Pos))); + 800c39e: 683b ldr r3, [r7, #0] + 800c3a0: 8adb ldrh r3, [r3, #22] + 800c3a2: 461a mov r2, r3 + 800c3a4: 683b ldr r3, [r7, #0] + 800c3a6: 8a9b ldrh r3, [r3, #20] + 800c3a8: 041b lsls r3, r3, #16 + 800c3aa: 431a orrs r2, r3 + 800c3ac: 4b2a ldr r3, [pc, #168] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c3ae: 645a str r2, [r3, #68] ; 0x44 + + /* Configure DMA2D destination address */ + WRITE_REG(DMA2D->OMAR, reinterpret_cast(blitOp.pDst)); + 800c3b0: 683b ldr r3, [r7, #0] + 800c3b2: 691a ldr r2, [r3, #16] + 800c3b4: 4b28 ldr r3, [pc, #160] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c3b6: 63da str r2, [r3, #60] ; 0x3c + + /* DMA2D OOR register configuration ------------------------------------------*/ + WRITE_REG(DMA2D->OOR, blitOp.dstLoopStride - blitOp.nSteps); + 800c3b8: 683b ldr r3, [r7, #0] + 800c3ba: 8b5b ldrh r3, [r3, #26] + 800c3bc: 461a mov r2, r3 + 800c3be: 683b ldr r3, [r7, #0] + 800c3c0: 8a9b ldrh r3, [r3, #20] + 800c3c2: 1ad2 subs r2, r2, r3 + 800c3c4: 4b24 ldr r3, [pc, #144] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c3c6: 641a str r2, [r3, #64] ; 0x40 + + if (blitOp.operation == BLIT_OP_FILL_WITH_ALPHA) + 800c3c8: 683b ldr r3, [r7, #0] + 800c3ca: 681b ldr r3, [r3, #0] + 800c3cc: 2b08 cmp r3, #8 + 800c3ce: d12e bne.n 800c42e <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xae> + { + /* DMA2D BGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->BGOR, blitOp.dstLoopStride - blitOp.nSteps); + 800c3d0: 683b ldr r3, [r7, #0] + 800c3d2: 8b5b ldrh r3, [r3, #26] + 800c3d4: 461a mov r2, r3 + 800c3d6: 683b ldr r3, [r7, #0] + 800c3d8: 8a9b ldrh r3, [r3, #20] + 800c3da: 1ad2 subs r2, r2, r3 + 800c3dc: 4b1e ldr r3, [pc, #120] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c3de: 619a str r2, [r3, #24] + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGOR, blitOp.dstLoopStride - blitOp.nSteps); + 800c3e0: 683b ldr r3, [r7, #0] + 800c3e2: 8b5b ldrh r3, [r3, #26] + 800c3e4: 461a mov r2, r3 + 800c3e6: 683b ldr r3, [r7, #0] + 800c3e8: 8a9b ldrh r3, [r3, #20] + 800c3ea: 1ad2 subs r2, r2, r3 + 800c3ec: 4b1a ldr r3, [pc, #104] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c3ee: 611a str r2, [r3, #16] + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dOutputColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c3f0: 4a19 ldr r2, [pc, #100] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c3f2: 68fb ldr r3, [r7, #12] + 800c3f4: 6253 str r3, [r2, #36] ; 0x24 + + /* Write DMA2D FGPFCCR register */ + WRITE_REG(DMA2D->FGPFCCR, DMA2D_INPUT_A8 | (DMA2D_REPLACE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | ((blitOp.alpha << 24) & DMA2D_BGPFCCR_ALPHA)); + 800c3f6: 683b ldr r3, [r7, #0] + 800c3f8: 7f1b ldrb r3, [r3, #28] + 800c3fa: 061b lsls r3, r3, #24 + 800c3fc: 4619 mov r1, r3 + 800c3fe: 4a16 ldr r2, [pc, #88] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c400: 4b16 ldr r3, [pc, #88] ; (800c45c <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xdc>) + 800c402: 430b orrs r3, r1 + 800c404: 61d3 str r3, [r2, #28] + + /* DMA2D FGCOLR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGCOLR, blitOp.color); + 800c406: 683b ldr r3, [r7, #0] + 800c408: 330c adds r3, #12 + 800c40a: 4c13 ldr r4, [pc, #76] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c40c: 4618 mov r0, r3 + 800c40e: f7fd fc10 bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800c412: 4603 mov r3, r0 + 800c414: 6223 str r3, [r4, #32] + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + 800c416: 683b ldr r3, [r7, #0] + 800c418: 691a ldr r2, [r3, #16] + 800c41a: 4b0f ldr r3, [pc, #60] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c41c: 615a str r2, [r3, #20] + + /* Configure DMA2D source address */ + WRITE_REG(DMA2D->FGMAR, reinterpret_cast(blitOp.pDst)); + 800c41e: 683b ldr r3, [r7, #0] + 800c420: 691a ldr r2, [r3, #16] + 800c422: 4b0d ldr r3, [pc, #52] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c424: 60da str r2, [r3, #12] + + /* Enable the Peripheral and Enable the transfer complete interrupt */ + WRITE_REG(DMA2D->CR, (DMA2D_IT_TC | DMA2D_CR_START | DMA2D_M2M_BLEND)); + 800c426: 4b0c ldr r3, [pc, #48] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c428: 4a0d ldr r2, [pc, #52] ; (800c460 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xe0>) + 800c42a: 601a str r2, [r3, #0] + WRITE_REG(DMA2D->OCOLR, blitOp.color); + + /* Enable the Peripheral and Enable the transfer complete interrupt */ + WRITE_REG(DMA2D->CR, (DMA2D_IT_TC | DMA2D_CR_START | DMA2D_R2M)); + } +} + 800c42c: e010 b.n 800c450 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd0> + WRITE_REG(DMA2D->FGPFCCR, dma2dOutputColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + 800c42e: 4a0a ldr r2, [pc, #40] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c430: 68fb ldr r3, [r7, #12] + 800c432: 61d3 str r3, [r2, #28] + WRITE_REG(DMA2D->FGOR, 0); + 800c434: 4b08 ldr r3, [pc, #32] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c436: 2200 movs r2, #0 + 800c438: 611a str r2, [r3, #16] + WRITE_REG(DMA2D->OCOLR, blitOp.color); + 800c43a: 683b ldr r3, [r7, #0] + 800c43c: 330c adds r3, #12 + 800c43e: 4c06 ldr r4, [pc, #24] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c440: 4618 mov r0, r3 + 800c442: f7fd fbf6 bl 8009c32 <_ZNK8touchgfx9colortypecvmEv> + 800c446: 4603 mov r3, r0 + 800c448: 63a3 str r3, [r4, #56] ; 0x38 + WRITE_REG(DMA2D->CR, (DMA2D_IT_TC | DMA2D_CR_START | DMA2D_R2M)); + 800c44a: 4b03 ldr r3, [pc, #12] ; (800c458 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xd8>) + 800c44c: 4a05 ldr r2, [pc, #20] ; (800c464 <_ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE+0xe4>) + 800c44e: 601a str r2, [r3, #0] +} + 800c450: bf00 nop + 800c452: 3714 adds r7, #20 + 800c454: 46bd mov sp, r7 + 800c456: bd90 pop {r4, r7, pc} + 800c458: 52001000 .word 0x52001000 + 800c45c: 00010009 .word 0x00010009 + 800c460: 00020201 .word 0x00020201 + 800c464: 00030201 .word 0x00030201 + +0800c468 <_ZN8touchgfx17LockFreeDMA_QueueD1Ev>: +class LockFreeDMA_Queue : public DMA_Queue + 800c468: b580 push {r7, lr} + 800c46a: b082 sub sp, #8 + 800c46c: af00 add r7, sp, #0 + 800c46e: 6078 str r0, [r7, #4] + 800c470: 4a05 ldr r2, [pc, #20] ; (800c488 <_ZN8touchgfx17LockFreeDMA_QueueD1Ev+0x20>) + 800c472: 687b ldr r3, [r7, #4] + 800c474: 601a str r2, [r3, #0] + 800c476: 687b ldr r3, [r7, #4] + 800c478: 4618 mov r0, r3 + 800c47a: f7ff fc59 bl 800bd30 <_ZN8touchgfx9DMA_QueueD1Ev> + 800c47e: 687b ldr r3, [r7, #4] + 800c480: 4618 mov r0, r3 + 800c482: 3708 adds r7, #8 + 800c484: 46bd mov sp, r7 + 800c486: bd80 pop {r7, pc} + 800c488: 0801ff28 .word 0x0801ff28 + +0800c48c <_ZN8touchgfx17LockFreeDMA_QueueD0Ev>: + 800c48c: b580 push {r7, lr} + 800c48e: b082 sub sp, #8 + 800c490: af00 add r7, sp, #0 + 800c492: 6078 str r0, [r7, #4] + 800c494: 6878 ldr r0, [r7, #4] + 800c496: f7ff ffe7 bl 800c468 <_ZN8touchgfx17LockFreeDMA_QueueD1Ev> + 800c49a: 2114 movs r1, #20 + 800c49c: 6878 ldr r0, [r7, #4] + 800c49e: f010 fc2e bl 801ccfe <_ZdlPvj> + 800c4a2: 687b ldr r3, [r7, #4] + 800c4a4: 4618 mov r0, r3 + 800c4a6: 3708 adds r7, #8 + 800c4a8: 46bd mov sp, r7 + 800c4aa: bd80 pop {r7, pc} + +0800c4ac <_ZN8touchgfx9TypedText13registerTextsEPKNS_5TextsE>: + * Registers an array of texts. This function is called automatically from + * touchgfx_generic_init(). Should not be called under normal circumstances. + * + * @param t The array of texts. + */ + static void registerTexts(const Texts* t) + 800c4ac: b480 push {r7} + 800c4ae: b083 sub sp, #12 + 800c4b0: af00 add r7, sp, #0 + 800c4b2: 6078 str r0, [r7, #4] + { + texts = t; + 800c4b4: 4a04 ldr r2, [pc, #16] ; (800c4c8 <_ZN8touchgfx9TypedText13registerTextsEPKNS_5TextsE+0x1c>) + 800c4b6: 687b ldr r3, [r7, #4] + 800c4b8: 6013 str r3, [r2, #0] + } + 800c4ba: bf00 nop + 800c4bc: 370c adds r7, #12 + 800c4be: 46bd mov sp, r7 + 800c4c0: f85d 7b04 ldr.w r7, [sp], #4 + 800c4c4: 4770 bx lr + 800c4c6: bf00 nop + 800c4c8: 240c3dc0 .word 0x240c3dc0 + +0800c4cc <_ZN8touchgfx7MVPHeapC1ERNS_17AbstractPartitionES2_S2_RNS_14MVPApplicationE>: + * @param [in] scr A memory partition containing enough memory to hold the largest view. + * @param [in] tra A memory partition containing enough memory to hold the largest + * transition. + * @param [in] app A reference to the MVPApplication instance. + */ + MVPHeap(AbstractPartition& pres, + 800c4cc: b480 push {r7} + 800c4ce: b085 sub sp, #20 + 800c4d0: af00 add r7, sp, #0 + 800c4d2: 60f8 str r0, [r7, #12] + 800c4d4: 60b9 str r1, [r7, #8] + 800c4d6: 607a str r2, [r7, #4] + 800c4d8: 603b str r3, [r7, #0] + AbstractPartition& tra, + MVPApplication& app) + : presenterStorage(pres), + screenStorage(scr), + transitionStorage(tra), + frontendApplication(app) + 800c4da: 4a0b ldr r2, [pc, #44] ; (800c508 <_ZN8touchgfx7MVPHeapC1ERNS_17AbstractPartitionES2_S2_RNS_14MVPApplicationE+0x3c>) + 800c4dc: 68fb ldr r3, [r7, #12] + 800c4de: 601a str r2, [r3, #0] + 800c4e0: 68fb ldr r3, [r7, #12] + 800c4e2: 68ba ldr r2, [r7, #8] + 800c4e4: 605a str r2, [r3, #4] + 800c4e6: 68fb ldr r3, [r7, #12] + 800c4e8: 687a ldr r2, [r7, #4] + 800c4ea: 609a str r2, [r3, #8] + 800c4ec: 68fb ldr r3, [r7, #12] + 800c4ee: 683a ldr r2, [r7, #0] + 800c4f0: 60da str r2, [r3, #12] + 800c4f2: 68fb ldr r3, [r7, #12] + 800c4f4: 69ba ldr r2, [r7, #24] + 800c4f6: 611a str r2, [r3, #16] + { + } + 800c4f8: 68fb ldr r3, [r7, #12] + 800c4fa: 4618 mov r0, r3 + 800c4fc: 3714 adds r7, #20 + 800c4fe: 46bd mov sp, r7 + 800c500: f85d 7b04 ldr.w r7, [sp], #4 + 800c504: 4770 bx lr + 800c506: bf00 nop + 800c508: 0801f2b4 .word 0x0801f2b4 + +0800c50c <_ZN8touchgfx7MVPHeapD1Ev>: + + /** Finalizes an instance of the MVPHeap class. */ + virtual ~MVPHeap() + 800c50c: b480 push {r7} + 800c50e: b083 sub sp, #12 + 800c510: af00 add r7, sp, #0 + 800c512: 6078 str r0, [r7, #4] + { + 800c514: 4a04 ldr r2, [pc, #16] ; (800c528 <_ZN8touchgfx7MVPHeapD1Ev+0x1c>) + 800c516: 687b ldr r3, [r7, #4] + 800c518: 601a str r2, [r3, #0] + } + 800c51a: 687b ldr r3, [r7, #4] + 800c51c: 4618 mov r0, r3 + 800c51e: 370c adds r7, #12 + 800c520: 46bd mov sp, r7 + 800c522: f85d 7b04 ldr.w r7, [sp], #4 + 800c526: 4770 bx lr + 800c528: 0801f2b4 .word 0x0801f2b4 + +0800c52c <_ZN8touchgfx7MVPHeapD0Ev>: + virtual ~MVPHeap() + 800c52c: b580 push {r7, lr} + 800c52e: b082 sub sp, #8 + 800c530: af00 add r7, sp, #0 + 800c532: 6078 str r0, [r7, #4] + } + 800c534: 6878 ldr r0, [r7, #4] + 800c536: f7ff ffe9 bl 800c50c <_ZN8touchgfx7MVPHeapD1Ev> + 800c53a: 2114 movs r1, #20 + 800c53c: 6878 ldr r0, [r7, #4] + 800c53e: f010 fbde bl 801ccfe <_ZdlPvj> + 800c542: 687b ldr r3, [r7, #4] + 800c544: 4618 mov r0, r3 + 800c546: 3708 adds r7, #8 + 800c548: 46bd mov sp, r7 + 800c54a: bd80 pop {r7, pc} + +0800c54c <_ZN8touchgfx3LCDD1Ev>: + : textureMapperClass(0) + { + } + + /** Finalizes an instance of the LCD class. */ + virtual ~LCD() + 800c54c: b480 push {r7} + 800c54e: b083 sub sp, #12 + 800c550: af00 add r7, sp, #0 + 800c552: 6078 str r0, [r7, #4] + { + 800c554: 4a04 ldr r2, [pc, #16] ; (800c568 <_ZN8touchgfx3LCDD1Ev+0x1c>) + 800c556: 687b ldr r3, [r7, #4] + 800c558: 601a str r2, [r3, #0] + } + 800c55a: 687b ldr r3, [r7, #4] + 800c55c: 4618 mov r0, r3 + 800c55e: 370c adds r7, #12 + 800c560: 46bd mov sp, r7 + 800c562: f85d 7b04 ldr.w r7, [sp], #4 + 800c566: 4770 bx lr + 800c568: 0802043c .word 0x0802043c + +0800c56c <_ZN8touchgfx3LCDD0Ev>: + virtual ~LCD() + 800c56c: b580 push {r7, lr} + 800c56e: b082 sub sp, #8 + 800c570: af00 add r7, sp, #0 + 800c572: 6078 str r0, [r7, #4] + } + 800c574: 6878 ldr r0, [r7, #4] + 800c576: f7ff ffe9 bl 800c54c <_ZN8touchgfx3LCDD1Ev> + 800c57a: 2108 movs r1, #8 + 800c57c: 6878 ldr r0, [r7, #4] + 800c57e: f010 fbbe bl 801ccfe <_ZdlPvj> + 800c582: 687b ldr r3, [r7, #4] + 800c584: 4618 mov r0, r3 + 800c586: 3708 adds r7, #8 + 800c588: 46bd mov sp, r7 + 800c58a: bd80 pop {r7, pc} + +0800c58c <_ZN8touchgfx8Gestures9DragStateC1Ev>: + static const uint8_t MIN_VELOCITY_AT_RELEASE_BEFORE_SWIPE = 3; + + /** Defines the state of a drag. */ + struct DragState + { + DragState() + 800c58c: b480 push {r7} + 800c58e: b083 sub sp, #12 + 800c590: af00 add r7, sp, #0 + 800c592: 6078 str r0, [r7, #4] + downX(0), + downY(0), + tickCount(0), + velocityX(0), + velocityY(0), + inProgress(false) + 800c594: 687b ldr r3, [r7, #4] + 800c596: 2200 movs r2, #0 + 800c598: 801a strh r2, [r3, #0] + 800c59a: 687b ldr r3, [r7, #4] + 800c59c: 2200 movs r2, #0 + 800c59e: 805a strh r2, [r3, #2] + 800c5a0: 687b ldr r3, [r7, #4] + 800c5a2: 2200 movs r2, #0 + 800c5a4: 809a strh r2, [r3, #4] + 800c5a6: 687b ldr r3, [r7, #4] + 800c5a8: 2200 movs r2, #0 + 800c5aa: 80da strh r2, [r3, #6] + 800c5ac: 687b ldr r3, [r7, #4] + 800c5ae: 2200 movs r2, #0 + 800c5b0: 811a strh r2, [r3, #8] + 800c5b2: 687b ldr r3, [r7, #4] + 800c5b4: 2200 movs r2, #0 + 800c5b6: 815a strh r2, [r3, #10] + 800c5b8: 687b ldr r3, [r7, #4] + 800c5ba: 2200 movs r2, #0 + 800c5bc: 819a strh r2, [r3, #12] + 800c5be: 687b ldr r3, [r7, #4] + 800c5c0: 2200 movs r2, #0 + 800c5c2: 739a strb r2, [r3, #14] + { + } + 800c5c4: 687b ldr r3, [r7, #4] + 800c5c6: 4618 mov r0, r3 + 800c5c8: 370c adds r7, #12 + 800c5ca: 46bd mov sp, r7 + 800c5cc: f85d 7b04 ldr.w r7, [sp], #4 + 800c5d0: 4770 bx lr + +0800c5d2 <_ZN8touchgfx8GesturesC1Ev>: + bool inProgress; ///< Whether a drag is in progress or not + }; + +public: + /** Default constructor. Does nothing. */ + Gestures() + 800c5d2: b580 push {r7, lr} + 800c5d4: b082 sub sp, #8 + 800c5d6: af00 add r7, sp, #0 + 800c5d8: 6078 str r0, [r7, #4] + : drag(), listener(0), dragThresholdValue(0) + 800c5da: 687b ldr r3, [r7, #4] + 800c5dc: 4618 mov r0, r3 + 800c5de: f7ff ffd5 bl 800c58c <_ZN8touchgfx8Gestures9DragStateC1Ev> + 800c5e2: 687b ldr r3, [r7, #4] + 800c5e4: 2200 movs r2, #0 + 800c5e6: 611a str r2, [r3, #16] + 800c5e8: 687b ldr r3, [r7, #4] + 800c5ea: 2200 movs r2, #0 + 800c5ec: 829a strh r2, [r3, #20] + { + } + 800c5ee: 687b ldr r3, [r7, #4] + 800c5f0: 4618 mov r0, r3 + 800c5f2: 3708 adds r7, #8 + 800c5f4: 46bd mov sp, r7 + 800c5f6: bd80 pop {r7, pc} + +0800c5f8 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt>: + HAL(DMA_Interface& dmaInterface, LCD& display, TouchController& touchCtrl, uint16_t width, uint16_t height) + 800c5f8: b580 push {r7, lr} + 800c5fa: b084 sub sp, #16 + 800c5fc: af00 add r7, sp, #0 + 800c5fe: 60f8 str r0, [r7, #12] + 800c600: 60b9 str r1, [r7, #8] + 800c602: 607a str r2, [r7, #4] + 800c604: 603b str r3, [r7, #0] + lastRenderMethod(HARDWARE) + 800c606: 4a55 ldr r2, [pc, #340] ; (800c75c <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x164>) + 800c608: 68fb ldr r3, [r7, #12] + 800c60a: 601a str r2, [r3, #0] + 800c60c: 68fb ldr r3, [r7, #12] + 800c60e: 68ba ldr r2, [r7, #8] + 800c610: 605a str r2, [r3, #4] + 800c612: 68fb ldr r3, [r7, #12] + 800c614: 687a ldr r2, [r7, #4] + 800c616: 609a str r2, [r3, #8] + 800c618: 68fb ldr r3, [r7, #12] + 800c61a: 683a ldr r2, [r7, #0] + 800c61c: 60da str r2, [r3, #12] + 800c61e: 68fb ldr r3, [r7, #12] + 800c620: 2200 movs r2, #0 + 800c622: 611a str r2, [r3, #16] + 800c624: 68fb ldr r3, [r7, #12] + 800c626: 2200 movs r2, #0 + 800c628: 615a str r2, [r3, #20] + 800c62a: 68fb ldr r3, [r7, #12] + 800c62c: 2200 movs r2, #0 + 800c62e: 619a str r2, [r3, #24] + 800c630: 68fb ldr r3, [r7, #12] + 800c632: 331c adds r3, #28 + 800c634: 4618 mov r0, r3 + 800c636: f7ff ffcc bl 800c5d2 <_ZN8touchgfx8GesturesC1Ev> + 800c63a: 68fb ldr r3, [r7, #12] + 800c63c: 2200 movs r2, #0 + 800c63e: f883 2034 strb.w r2, [r3, #52] ; 0x34 + 800c642: 68fb ldr r3, [r7, #12] + 800c644: 2200 movs r2, #0 + 800c646: 639a str r2, [r3, #56] ; 0x38 + 800c648: 68fb ldr r3, [r7, #12] + 800c64a: 2200 movs r2, #0 + 800c64c: 63da str r2, [r3, #60] ; 0x3c + 800c64e: 68fb ldr r3, [r7, #12] + 800c650: 2200 movs r2, #0 + 800c652: 641a str r2, [r3, #64] ; 0x40 + 800c654: 68fb ldr r3, [r7, #12] + 800c656: 2200 movs r2, #0 + 800c658: 645a str r2, [r3, #68] ; 0x44 + 800c65a: 68fb ldr r3, [r7, #12] + 800c65c: 2200 movs r2, #0 + 800c65e: f883 2048 strb.w r2, [r3, #72] ; 0x48 + 800c662: 68fb ldr r3, [r7, #12] + 800c664: 2201 movs r2, #1 + 800c666: f883 2049 strb.w r2, [r3, #73] ; 0x49 + 800c66a: 68fb ldr r3, [r7, #12] + 800c66c: 2200 movs r2, #0 + 800c66e: f883 204a strb.w r2, [r3, #74] ; 0x4a + 800c672: 68fb ldr r3, [r7, #12] + 800c674: 2200 movs r2, #0 + 800c676: f883 204b strb.w r2, [r3, #75] ; 0x4b + 800c67a: 68fb ldr r3, [r7, #12] + 800c67c: 2200 movs r2, #0 + 800c67e: 64da str r2, [r3, #76] ; 0x4c + 800c680: 68fb ldr r3, [r7, #12] + 800c682: 3350 adds r3, #80 ; 0x50 + 800c684: 4618 mov r0, r3 + 800c686: f7fd fae0 bl 8009c4a <_ZN8touchgfx4RectC1Ev> + 800c68a: 68fb ldr r3, [r7, #12] + 800c68c: 2200 movs r2, #0 + 800c68e: 659a str r2, [r3, #88] ; 0x58 + 800c690: 68fb ldr r3, [r7, #12] + 800c692: 2200 movs r2, #0 + 800c694: 65da str r2, [r3, #92] ; 0x5c + 800c696: 68fb ldr r3, [r7, #12] + 800c698: 2200 movs r2, #0 + 800c69a: 661a str r2, [r3, #96] ; 0x60 + 800c69c: 68fb ldr r3, [r7, #12] + 800c69e: 2201 movs r2, #1 + 800c6a0: f883 2064 strb.w r2, [r3, #100] ; 0x64 + 800c6a4: 68fb ldr r3, [r7, #12] + 800c6a6: 2200 movs r2, #0 + 800c6a8: f883 2065 strb.w r2, [r3, #101] ; 0x65 + 800c6ac: 68fb ldr r3, [r7, #12] + 800c6ae: 2200 movs r2, #0 + 800c6b0: f883 2066 strb.w r2, [r3, #102] ; 0x66 + 800c6b4: 68fb ldr r3, [r7, #12] + 800c6b6: 2201 movs r2, #1 + 800c6b8: f883 2067 strb.w r2, [r3, #103] ; 0x67 + 800c6bc: 68fb ldr r3, [r7, #12] + 800c6be: 2200 movs r2, #0 + 800c6c0: f883 2068 strb.w r2, [r3, #104] ; 0x68 + 800c6c4: 68fb ldr r3, [r7, #12] + 800c6c6: 2200 movs r2, #0 + 800c6c8: f883 2069 strb.w r2, [r3, #105] ; 0x69 + 800c6cc: 68fb ldr r3, [r7, #12] + 800c6ce: 2200 movs r2, #0 + 800c6d0: f883 206a strb.w r2, [r3, #106] ; 0x6a + 800c6d4: 68fb ldr r3, [r7, #12] + 800c6d6: 2200 movs r2, #0 + 800c6d8: f883 206b strb.w r2, [r3, #107] ; 0x6b + 800c6dc: 68fb ldr r3, [r7, #12] + 800c6de: 2200 movs r2, #0 + 800c6e0: f883 206c strb.w r2, [r3, #108] ; 0x6c + 800c6e4: 68fb ldr r3, [r7, #12] + 800c6e6: 2200 movs r2, #0 + 800c6e8: 671a str r2, [r3, #112] ; 0x70 + 800c6ea: 68fb ldr r3, [r7, #12] + 800c6ec: 2200 movs r2, #0 + 800c6ee: f883 2074 strb.w r2, [r3, #116] ; 0x74 + 800c6f2: 68fb ldr r3, [r7, #12] + 800c6f4: 2200 movs r2, #0 + 800c6f6: f883 2075 strb.w r2, [r3, #117] ; 0x75 + 800c6fa: 68fb ldr r3, [r7, #12] + 800c6fc: 2200 movs r2, #0 + 800c6fe: f883 2076 strb.w r2, [r3, #118] ; 0x76 + 800c702: 68fb ldr r3, [r7, #12] + 800c704: 2201 movs r2, #1 + 800c706: f883 2077 strb.w r2, [r3, #119] ; 0x77 + 800c70a: 68fb ldr r3, [r7, #12] + 800c70c: 2201 movs r2, #1 + 800c70e: f883 2078 strb.w r2, [r3, #120] ; 0x78 + instance = this; + 800c712: 4a13 ldr r2, [pc, #76] ; (800c760 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x168>) + 800c714: 68fb ldr r3, [r7, #12] + 800c716: 6013 str r3, [r2, #0] + FRAME_BUFFER_WIDTH = DISPLAY_WIDTH = width; + 800c718: 4a12 ldr r2, [pc, #72] ; (800c764 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x16c>) + 800c71a: 8b3b ldrh r3, [r7, #24] + 800c71c: 8013 strh r3, [r2, #0] + 800c71e: 4b11 ldr r3, [pc, #68] ; (800c764 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x16c>) + 800c720: 881a ldrh r2, [r3, #0] + 800c722: 4b11 ldr r3, [pc, #68] ; (800c768 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x170>) + 800c724: 801a strh r2, [r3, #0] + FRAME_BUFFER_HEIGHT = DISPLAY_HEIGHT = height; + 800c726: 4a11 ldr r2, [pc, #68] ; (800c76c <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x174>) + 800c728: 8bbb ldrh r3, [r7, #28] + 800c72a: 8013 strh r3, [r2, #0] + 800c72c: 4b0f ldr r3, [pc, #60] ; (800c76c <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x174>) + 800c72e: 881a ldrh r2, [r3, #0] + 800c730: 4b0f ldr r3, [pc, #60] ; (800c770 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x178>) + 800c732: 801a strh r2, [r3, #0] + DISPLAY_ROTATION = rotate0; + 800c734: 4b0f ldr r3, [pc, #60] ; (800c774 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt+0x17c>) + 800c736: 2200 movs r2, #0 + 800c738: 701a strb r2, [r3, #0] + nativeDisplayOrientation = ((width >= height) ? ORIENTATION_LANDSCAPE : ORIENTATION_PORTRAIT); + 800c73a: 8b3a ldrh r2, [r7, #24] + 800c73c: 8bbb ldrh r3, [r7, #28] + 800c73e: 429a cmp r2, r3 + 800c740: bf34 ite cc + 800c742: 2301 movcc r3, #1 + 800c744: 2300 movcs r3, #0 + 800c746: b2db uxtb r3, r3 + 800c748: 461a mov r2, r3 + 800c74a: 68fb ldr r3, [r7, #12] + 800c74c: f883 2034 strb.w r2, [r3, #52] ; 0x34 + } + 800c750: 68fb ldr r3, [r7, #12] + 800c752: 4618 mov r0, r3 + 800c754: 3710 adds r7, #16 + 800c756: 46bd mov sp, r7 + 800c758: bd80 pop {r7, pc} + 800c75a: bf00 nop + 800c75c: 0801f978 .word 0x0801f978 + 800c760: 240c3d44 .word 0x240c3d44 + 800c764: 240c3d36 .word 0x240c3d36 + 800c768: 240c3d3c .word 0x240c3d3c + 800c76c: 240c3d38 .word 0x240c3d38 + 800c770: 240c3d3e .word 0x240c3d3e + 800c774: 240c3d3a .word 0x240c3d3a + +0800c778 <_ZN16FrontendHeapBase15gotoStartScreenER19FrontendApplication>: + /** + * Determine (compile time) the Transition type of largest size. + */ + typedef touchgfx::meta::select_type_maxsize< GeneratedTransitionTypes >::type MaxGeneratedTransitionType; + + virtual void gotoStartScreen(FrontendApplication& app) + 800c778: b580 push {r7, lr} + 800c77a: b082 sub sp, #8 + 800c77c: af00 add r7, sp, #0 + 800c77e: 6078 str r0, [r7, #4] + 800c780: 6039 str r1, [r7, #0] + { + app.gotoScreen1ScreenNoTransition(); + 800c782: 683b ldr r3, [r7, #0] + 800c784: 4618 mov r0, r3 + 800c786: f7fc ffb3 bl 80096f0 <_ZN23FrontendApplicationBase29gotoScreen1ScreenNoTransitionEv> + } + 800c78a: bf00 nop + 800c78c: 3708 adds r7, #8 + 800c78e: 46bd mov sp, r7 + 800c790: bd80 pop {r7, pc} + ... + +0800c794 <_ZN16FrontendHeapBaseC1ERN8touchgfx17AbstractPartitionES2_S2_R19FrontendApplication>: +protected: + FrontendHeapBase(touchgfx::AbstractPartition& presenters, touchgfx::AbstractPartition& views, touchgfx::AbstractPartition& transitions, FrontendApplication& app) + 800c794: b580 push {r7, lr} + 800c796: b086 sub sp, #24 + 800c798: af02 add r7, sp, #8 + 800c79a: 60f8 str r0, [r7, #12] + 800c79c: 60b9 str r1, [r7, #8] + 800c79e: 607a str r2, [r7, #4] + 800c7a0: 603b str r3, [r7, #0] + : MVPHeap(presenters, views, transitions, app) + 800c7a2: 68f8 ldr r0, [r7, #12] + 800c7a4: 69bb ldr r3, [r7, #24] + 800c7a6: 9300 str r3, [sp, #0] + 800c7a8: 683b ldr r3, [r7, #0] + 800c7aa: 687a ldr r2, [r7, #4] + 800c7ac: 68b9 ldr r1, [r7, #8] + 800c7ae: f7ff fe8d bl 800c4cc <_ZN8touchgfx7MVPHeapC1ERNS_17AbstractPartitionES2_S2_RNS_14MVPApplicationE> + 800c7b2: 4a04 ldr r2, [pc, #16] ; (800c7c4 <_ZN16FrontendHeapBaseC1ERN8touchgfx17AbstractPartitionES2_S2_R19FrontendApplication+0x30>) + 800c7b4: 68fb ldr r3, [r7, #12] + 800c7b6: 601a str r2, [r3, #0] + { + + } + 800c7b8: 68fb ldr r3, [r7, #12] + 800c7ba: 4618 mov r0, r3 + 800c7bc: 3710 adds r7, #16 + 800c7be: 46bd mov sp, r7 + 800c7c0: bd80 pop {r7, pc} + 800c7c2: bf00 nop + 800c7c4: 0801f2a0 .word 0x0801f2a0 + +0800c7c8 <__tcf_0>: + > > CombinedTransitionTypes; + typedef touchgfx::meta::select_type_maxsize< CombinedTransitionTypes >::type MaxTransitionType; + + static FrontendHeap& getInstance() + { + static FrontendHeap instance; + 800c7c8: b580 push {r7, lr} + 800c7ca: af00 add r7, sp, #0 + 800c7cc: 4801 ldr r0, [pc, #4] ; (800c7d4 <__tcf_0+0xc>) + 800c7ce: f000 f96f bl 800cab0 <_ZN12FrontendHeapD1Ev> + 800c7d2: bd80 pop {r7, pc} + 800c7d4: 240c0fdc .word 0x240c0fdc + +0800c7d8 <_ZN12FrontendHeap11getInstanceEv>: + static FrontendHeap& getInstance() + 800c7d8: b580 push {r7, lr} + 800c7da: af00 add r7, sp, #0 + static FrontendHeap instance; + 800c7dc: 4b12 ldr r3, [pc, #72] ; (800c828 <_ZN12FrontendHeap11getInstanceEv+0x50>) + 800c7de: 781b ldrb r3, [r3, #0] + 800c7e0: f3bf 8f5b dmb ish + 800c7e4: b2db uxtb r3, r3 + 800c7e6: f003 0301 and.w r3, r3, #1 + 800c7ea: 2b00 cmp r3, #0 + 800c7ec: bf0c ite eq + 800c7ee: 2301 moveq r3, #1 + 800c7f0: 2300 movne r3, #0 + 800c7f2: b2db uxtb r3, r3 + 800c7f4: 2b00 cmp r3, #0 + 800c7f6: d013 beq.n 800c820 <_ZN12FrontendHeap11getInstanceEv+0x48> + 800c7f8: 480b ldr r0, [pc, #44] ; (800c828 <_ZN12FrontendHeap11getInstanceEv+0x50>) + 800c7fa: f010 fa82 bl 801cd02 <__cxa_guard_acquire> + 800c7fe: 4603 mov r3, r0 + 800c800: 2b00 cmp r3, #0 + 800c802: bf14 ite ne + 800c804: 2301 movne r3, #1 + 800c806: 2300 moveq r3, #0 + 800c808: b2db uxtb r3, r3 + 800c80a: 2b00 cmp r3, #0 + 800c80c: d008 beq.n 800c820 <_ZN12FrontendHeap11getInstanceEv+0x48> + 800c80e: 4807 ldr r0, [pc, #28] ; (800c82c <_ZN12FrontendHeap11getInstanceEv+0x54>) + 800c810: f000 f868 bl 800c8e4 <_ZN12FrontendHeapC1Ev> + 800c814: 4806 ldr r0, [pc, #24] ; (800c830 <_ZN12FrontendHeap11getInstanceEv+0x58>) + 800c816: f010 fabf bl 801cd98 + 800c81a: 4803 ldr r0, [pc, #12] ; (800c828 <_ZN12FrontendHeap11getInstanceEv+0x50>) + 800c81c: f010 fa7d bl 801cd1a <__cxa_guard_release> + return instance; + 800c820: 4b02 ldr r3, [pc, #8] ; (800c82c <_ZN12FrontendHeap11getInstanceEv+0x54>) + } + 800c822: 4618 mov r0, r3 + 800c824: bd80 pop {r7, pc} + 800c826: bf00 nop + 800c828: 240c2eb0 .word 0x240c2eb0 + 800c82c: 240c0fdc .word 0x240c0fdc + 800c830: 0800c7c9 .word 0x0800c7c9 + +0800c834 <_ZN16FrontendHeapBaseD1Ev>: +class FrontendHeapBase : public touchgfx::MVPHeap + 800c834: b580 push {r7, lr} + 800c836: b082 sub sp, #8 + 800c838: af00 add r7, sp, #0 + 800c83a: 6078 str r0, [r7, #4] + 800c83c: 4a05 ldr r2, [pc, #20] ; (800c854 <_ZN16FrontendHeapBaseD1Ev+0x20>) + 800c83e: 687b ldr r3, [r7, #4] + 800c840: 601a str r2, [r3, #0] + 800c842: 687b ldr r3, [r7, #4] + 800c844: 4618 mov r0, r3 + 800c846: f7ff fe61 bl 800c50c <_ZN8touchgfx7MVPHeapD1Ev> + 800c84a: 687b ldr r3, [r7, #4] + 800c84c: 4618 mov r0, r3 + 800c84e: 3708 adds r7, #8 + 800c850: 46bd mov sp, r7 + 800c852: bd80 pop {r7, pc} + 800c854: 0801f2a0 .word 0x0801f2a0 + +0800c858 <_ZN16FrontendHeapBaseD0Ev>: + 800c858: b580 push {r7, lr} + 800c85a: b082 sub sp, #8 + 800c85c: af00 add r7, sp, #0 + 800c85e: 6078 str r0, [r7, #4] + 800c860: 6878 ldr r0, [r7, #4] + 800c862: f7ff ffe7 bl 800c834 <_ZN16FrontendHeapBaseD1Ev> + 800c866: 2114 movs r1, #20 + 800c868: 6878 ldr r0, [r7, #4] + 800c86a: f010 fa48 bl 801ccfe <_ZdlPvj> + 800c86e: 687b ldr r3, [r7, #4] + 800c870: 4618 mov r0, r3 + 800c872: 3708 adds r7, #8 + 800c874: 46bd mov sp, r7 + 800c876: bd80 pop {r7, pc} + +0800c878 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EEC1Ev>: + * @tparam NUMBER_OF_ELEMENTS Type of the number of elements. + * + * @see AbstractPartition + */ +template +class Partition : public AbstractPartition + 800c878: b580 push {r7, lr} + 800c87a: b082 sub sp, #8 + 800c87c: af00 add r7, sp, #0 + 800c87e: 6078 str r0, [r7, #4] + 800c880: 687b ldr r3, [r7, #4] + 800c882: 4618 mov r0, r3 + 800c884: f000 fe1e bl 800d4c4 <_ZN8touchgfx17AbstractPartitionC1Ev> + 800c888: 4a03 ldr r2, [pc, #12] ; (800c898 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EEC1Ev+0x20>) + 800c88a: 687b ldr r3, [r7, #4] + 800c88c: 601a str r2, [r3, #0] + 800c88e: 687b ldr r3, [r7, #4] + 800c890: 4618 mov r0, r3 + 800c892: 3708 adds r7, #8 + 800c894: 46bd mov sp, r7 + 800c896: bd80 pop {r7, pc} + 800c898: 0801f26c .word 0x0801f26c + +0800c89c <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EEC1Ev>: + 800c89c: b580 push {r7, lr} + 800c89e: b082 sub sp, #8 + 800c8a0: af00 add r7, sp, #0 + 800c8a2: 6078 str r0, [r7, #4] + 800c8a4: 687b ldr r3, [r7, #4] + 800c8a6: 4618 mov r0, r3 + 800c8a8: f000 fe0c bl 800d4c4 <_ZN8touchgfx17AbstractPartitionC1Ev> + 800c8ac: 4a03 ldr r2, [pc, #12] ; (800c8bc <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EEC1Ev+0x20>) + 800c8ae: 687b ldr r3, [r7, #4] + 800c8b0: 601a str r2, [r3, #0] + 800c8b2: 687b ldr r3, [r7, #4] + 800c8b4: 4618 mov r0, r3 + 800c8b6: 3708 adds r7, #8 + 800c8b8: 46bd mov sp, r7 + 800c8ba: bd80 pop {r7, pc} + 800c8bc: 0801f238 .word 0x0801f238 + +0800c8c0 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EEC1Ev>: + 800c8c0: b580 push {r7, lr} + 800c8c2: b082 sub sp, #8 + 800c8c4: af00 add r7, sp, #0 + 800c8c6: 6078 str r0, [r7, #4] + 800c8c8: 687b ldr r3, [r7, #4] + 800c8ca: 4618 mov r0, r3 + 800c8cc: f000 fdfa bl 800d4c4 <_ZN8touchgfx17AbstractPartitionC1Ev> + 800c8d0: 4a03 ldr r2, [pc, #12] ; (800c8e0 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EEC1Ev+0x20>) + 800c8d2: 687b ldr r3, [r7, #4] + 800c8d4: 601a str r2, [r3, #0] + 800c8d6: 687b ldr r3, [r7, #4] + 800c8d8: 4618 mov r0, r3 + 800c8da: 3708 adds r7, #8 + 800c8dc: 46bd mov sp, r7 + 800c8de: bd80 pop {r7, pc} + 800c8e0: 0801f204 .word 0x0801f204 + +0800c8e4 <_ZN12FrontendHeapC1Ev>: + touchgfx::Partition< CombinedTransitionTypes, 1 > transitions; + Model model; + FrontendApplication app; + +private: + FrontendHeap() : FrontendHeapBase(presenters, views, transitions, app), + 800c8e4: b5b0 push {r4, r5, r7, lr} + 800c8e6: b084 sub sp, #16 + 800c8e8: af02 add r7, sp, #8 + 800c8ea: 6078 str r0, [r7, #4] + app(model, *this) + 800c8ec: 6878 ldr r0, [r7, #4] + 800c8ee: 687b ldr r3, [r7, #4] + 800c8f0: f103 0414 add.w r4, r3, #20 + 800c8f4: 687b ldr r3, [r7, #4] + 800c8f6: f103 052c add.w r5, r3, #44 ; 0x2c + 800c8fa: 687b ldr r3, [r7, #4] + 800c8fc: f641 5264 movw r2, #7524 ; 0x1d64 + 800c900: 441a add r2, r3 + FrontendHeap() : FrontendHeapBase(presenters, views, transitions, app), + 800c902: 6879 ldr r1, [r7, #4] + 800c904: f641 537c movw r3, #7548 ; 0x1d7c + 800c908: 440b add r3, r1 + app(model, *this) + 800c90a: 9300 str r3, [sp, #0] + 800c90c: 4613 mov r3, r2 + 800c90e: 462a mov r2, r5 + 800c910: 4621 mov r1, r4 + 800c912: f7ff ff3f bl 800c794 <_ZN16FrontendHeapBaseC1ERN8touchgfx17AbstractPartitionES2_S2_R19FrontendApplication> + 800c916: 4a1a ldr r2, [pc, #104] ; (800c980 <_ZN12FrontendHeapC1Ev+0x9c>) + 800c918: 687b ldr r3, [r7, #4] + 800c91a: 601a str r2, [r3, #0] + 800c91c: 687b ldr r3, [r7, #4] + 800c91e: 3314 adds r3, #20 + 800c920: 4618 mov r0, r3 + 800c922: f7ff ffa9 bl 800c878 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EEC1Ev> + 800c926: 687b ldr r3, [r7, #4] + 800c928: 332c adds r3, #44 ; 0x2c + 800c92a: 4618 mov r0, r3 + 800c92c: f7ff ffb6 bl 800c89c <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EEC1Ev> + 800c930: 687a ldr r2, [r7, #4] + 800c932: f641 5364 movw r3, #7524 ; 0x1d64 + 800c936: 4413 add r3, r2 + 800c938: 4618 mov r0, r3 + 800c93a: f7ff ffc1 bl 800c8c0 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EEC1Ev> + 800c93e: 687a ldr r2, [r7, #4] + 800c940: f641 5378 movw r3, #7544 ; 0x1d78 + 800c944: 4413 add r3, r2 + 800c946: 4618 mov r0, r3 + 800c948: f7fe fc0a bl 800b160 <_ZN5ModelC1Ev> + 800c94c: 687a ldr r2, [r7, #4] + 800c94e: f641 537c movw r3, #7548 ; 0x1d7c + 800c952: 4413 add r3, r2 + 800c954: 687a ldr r2, [r7, #4] + 800c956: f641 5178 movw r1, #7544 ; 0x1d78 + 800c95a: 4411 add r1, r2 + 800c95c: 687a ldr r2, [r7, #4] + 800c95e: 4618 mov r0, r3 + 800c960: f7fe fbe8 bl 800b134 <_ZN19FrontendApplicationC1ER5ModelR12FrontendHeap> + { + gotoStartScreen(app); + 800c964: 6878 ldr r0, [r7, #4] + 800c966: 687a ldr r2, [r7, #4] + 800c968: f641 537c movw r3, #7548 ; 0x1d7c + 800c96c: 4413 add r3, r2 + 800c96e: 4619 mov r1, r3 + 800c970: f7ff ff02 bl 800c778 <_ZN16FrontendHeapBase15gotoStartScreenER19FrontendApplication> + } + 800c974: 687b ldr r3, [r7, #4] + 800c976: 4618 mov r0, r3 + 800c978: 3708 adds r7, #8 + 800c97a: 46bd mov sp, r7 + 800c97c: bdb0 pop {r4, r5, r7, pc} + 800c97e: bf00 nop + 800c980: 0801f1f0 .word 0x0801f1f0 + +0800c984 <_ZN20TouchGFXGeneratedHALC1ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt>: + TouchGFXGeneratedHAL(touchgfx::DMA_Interface& dma, touchgfx::LCD& display, touchgfx::TouchController& tc, uint16_t width, uint16_t height) : + 800c984: b580 push {r7, lr} + 800c986: b086 sub sp, #24 + 800c988: af02 add r7, sp, #8 + 800c98a: 60f8 str r0, [r7, #12] + 800c98c: 60b9 str r1, [r7, #8] + 800c98e: 607a str r2, [r7, #4] + 800c990: 603b str r3, [r7, #0] + touchgfx::HAL(dma, display, tc, width, height) + 800c992: 68f8 ldr r0, [r7, #12] + 800c994: 8bbb ldrh r3, [r7, #28] + 800c996: 9301 str r3, [sp, #4] + 800c998: 8b3b ldrh r3, [r7, #24] + 800c99a: 9300 str r3, [sp, #0] + 800c99c: 683b ldr r3, [r7, #0] + 800c99e: 687a ldr r2, [r7, #4] + 800c9a0: 68b9 ldr r1, [r7, #8] + 800c9a2: f7ff fe29 bl 800c5f8 <_ZN8touchgfx3HALC1ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt> + 800c9a6: 4a04 ldr r2, [pc, #16] ; (800c9b8 <_ZN20TouchGFXGeneratedHALC1ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt+0x34>) + 800c9a8: 68fb ldr r3, [r7, #12] + 800c9aa: 601a str r2, [r3, #0] + } + 800c9ac: 68fb ldr r3, [r7, #12] + 800c9ae: 4618 mov r0, r3 + 800c9b0: 3710 adds r7, #16 + 800c9b2: 46bd mov sp, r7 + 800c9b4: bd80 pop {r7, pc} + 800c9b6: bf00 nop + 800c9b8: 0801f2c4 .word 0x0801f2c4 + +0800c9bc <_ZN11TouchGFXHALC1ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt>: + TouchGFXHAL(touchgfx::DMA_Interface& dma, touchgfx::LCD& display, touchgfx::TouchController& tc, uint16_t width, uint16_t height) : TouchGFXGeneratedHAL(dma, display, tc, width, height) + 800c9bc: b580 push {r7, lr} + 800c9be: b086 sub sp, #24 + 800c9c0: af02 add r7, sp, #8 + 800c9c2: 60f8 str r0, [r7, #12] + 800c9c4: 60b9 str r1, [r7, #8] + 800c9c6: 607a str r2, [r7, #4] + 800c9c8: 603b str r3, [r7, #0] + 800c9ca: 68f8 ldr r0, [r7, #12] + 800c9cc: 8bbb ldrh r3, [r7, #28] + 800c9ce: 9301 str r3, [sp, #4] + 800c9d0: 8b3b ldrh r3, [r7, #24] + 800c9d2: 9300 str r3, [sp, #0] + 800c9d4: 683b ldr r3, [r7, #0] + 800c9d6: 687a ldr r2, [r7, #4] + 800c9d8: 68b9 ldr r1, [r7, #8] + 800c9da: f7ff ffd3 bl 800c984 <_ZN20TouchGFXGeneratedHALC1ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt> + 800c9de: 4a04 ldr r2, [pc, #16] ; (800c9f0 <_ZN11TouchGFXHALC1ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt+0x34>) + 800c9e0: 68fb ldr r3, [r7, #12] + 800c9e2: 601a str r2, [r3, #0] + } + 800c9e4: 68fb ldr r3, [r7, #12] + 800c9e6: 4618 mov r0, r3 + 800c9e8: 3710 adds r7, #16 + 800c9ea: 46bd mov sp, r7 + 800c9ec: bd80 pop {r7, pc} + 800c9ee: bf00 nop + 800c9f0: 0801f0a4 .word 0x0801f0a4 + +0800c9f4 <_ZN8touchgfx15TouchControllerC1Ev>: +class TouchController + 800c9f4: b480 push {r7} + 800c9f6: b083 sub sp, #12 + 800c9f8: af00 add r7, sp, #0 + 800c9fa: 6078 str r0, [r7, #4] + 800c9fc: 4a04 ldr r2, [pc, #16] ; (800ca10 <_ZN8touchgfx15TouchControllerC1Ev+0x1c>) + 800c9fe: 687b ldr r3, [r7, #4] + 800ca00: 601a str r2, [r3, #0] + 800ca02: 687b ldr r3, [r7, #4] + 800ca04: 4618 mov r0, r3 + 800ca06: 370c adds r7, #12 + 800ca08: 46bd mov sp, r7 + 800ca0a: f85d 7b04 ldr.w r7, [sp], #4 + 800ca0e: 4770 bx lr + 800ca10: 0801f08c .word 0x0801f08c + +0800ca14 <_ZN20STM32TouchControllerC1Ev>: +{ +public: + + STM32TouchController() {} + 800ca14: b580 push {r7, lr} + 800ca16: b082 sub sp, #8 + 800ca18: af00 add r7, sp, #0 + 800ca1a: 6078 str r0, [r7, #4] + 800ca1c: 687b ldr r3, [r7, #4] + 800ca1e: 4618 mov r0, r3 + 800ca20: f7ff ffe8 bl 800c9f4 <_ZN8touchgfx15TouchControllerC1Ev> + 800ca24: 4a03 ldr r2, [pc, #12] ; (800ca34 <_ZN20STM32TouchControllerC1Ev+0x20>) + 800ca26: 687b ldr r3, [r7, #4] + 800ca28: 601a str r2, [r3, #0] + 800ca2a: 687b ldr r3, [r7, #4] + 800ca2c: 4618 mov r0, r3 + 800ca2e: 3708 adds r7, #8 + 800ca30: 46bd mov sp, r7 + 800ca32: bd80 pop {r7, pc} + 800ca34: 0801f074 .word 0x0801f074 + +0800ca38 : +static ApplicationFontProvider fontProvider; +static Texts texts; +static TouchGFXHAL hal(dma, display, tc, 480, 272); + +void touchgfx_init() +{ + 800ca38: b590 push {r4, r7, lr} + 800ca3a: b085 sub sp, #20 + 800ca3c: af02 add r7, sp, #8 + Bitmap::registerBitmapDatabase(BitmapDatabase::getInstance(), BitmapDatabase::getInstanceSize()); + 800ca3e: f7fe f97d bl 800ad3c <_ZN14BitmapDatabase11getInstanceEv> + 800ca42: 4604 mov r4, r0 + 800ca44: f7fe f984 bl 800ad50 <_ZN14BitmapDatabase15getInstanceSizeEv> + 800ca48: 4603 mov r3, r0 + 800ca4a: 4619 mov r1, r3 + 800ca4c: 2300 movs r3, #0 + 800ca4e: 9300 str r3, [sp, #0] + 800ca50: 2300 movs r3, #0 + 800ca52: 2200 movs r2, #0 + 800ca54: 4620 mov r0, r4 + 800ca56: f006 fa37 bl 8012ec8 <_ZN8touchgfx6Bitmap22registerBitmapDatabaseEPKNS0_10BitmapDataEtPtmm> + TypedText::registerTexts(&texts); + 800ca5a: 4809 ldr r0, [pc, #36] ; (800ca80 ) + 800ca5c: f7ff fd26 bl 800c4ac <_ZN8touchgfx9TypedText13registerTextsEPKNS_5TextsE> + Texts::setLanguage(0); + 800ca60: 2000 movs r0, #0 + 800ca62: f7fe faa1 bl 800afa8 <_ZN8touchgfx5Texts11setLanguageEt> + + FontManager::setFontProvider(&fontProvider); + 800ca66: 4807 ldr r0, [pc, #28] ; (800ca84 ) + 800ca68: f006 f8ca bl 8012c00 <_ZN8touchgfx11FontManager15setFontProviderEPNS_12FontProviderE> + + FrontendHeap& heap = FrontendHeap::getInstance(); + 800ca6c: f7ff feb4 bl 800c7d8 <_ZN12FrontendHeap11getInstanceEv> + 800ca70: 6078 str r0, [r7, #4] + (void)heap; + + /* + * Initialize TouchGFX + */ + hal.initialize(); + 800ca72: 4805 ldr r0, [pc, #20] ; (800ca88 ) + 800ca74: f7fe fecc bl 800b810 <_ZN11TouchGFXHAL10initializeEv> +} + 800ca78: bf00 nop + 800ca7a: 370c adds r7, #12 + 800ca7c: 46bd mov sp, r7 + 800ca7e: bd90 pop {r4, r7, pc} + 800ca80: 240c3cb0 .word 0x240c3cb0 + 800ca84: 2400001c .word 0x2400001c + 800ca88: 240c3cb4 .word 0x240c3cb4 + +0800ca8c : + +void touchgfx_components_init() +{ + 800ca8c: b480 push {r7} + 800ca8e: af00 add r7, sp, #0 +} + 800ca90: bf00 nop + 800ca92: 46bd mov sp, r7 + 800ca94: f85d 7b04 ldr.w r7, [sp], #4 + 800ca98: 4770 bx lr + ... + +0800ca9c : + +void touchgfx_taskEntry() +{ + 800ca9c: b580 push {r7, lr} + 800ca9e: af00 add r7, sp, #0 + * Main event loop. Will wait for VSYNC signal, and then process next frame. Call + * this function from your GUI task. + * + * Note This function never returns + */ + hal.taskEntry(); + 800caa0: 4802 ldr r0, [pc, #8] ; (800caac ) + 800caa2: f7fe fec1 bl 800b828 <_ZN11TouchGFXHAL9taskEntryEv> +} + 800caa6: bf00 nop + 800caa8: bd80 pop {r7, pc} + 800caaa: bf00 nop + 800caac: 240c3cb4 .word 0x240c3cb4 + +0800cab0 <_ZN12FrontendHeapD1Ev>: +class FrontendHeap : public FrontendHeapBase + 800cab0: b580 push {r7, lr} + 800cab2: b082 sub sp, #8 + 800cab4: af00 add r7, sp, #0 + 800cab6: 6078 str r0, [r7, #4] + 800cab8: 4a11 ldr r2, [pc, #68] ; (800cb00 <_ZN12FrontendHeapD1Ev+0x50>) + 800caba: 687b ldr r3, [r7, #4] + 800cabc: 601a str r2, [r3, #0] + 800cabe: 687a ldr r2, [r7, #4] + 800cac0: f641 537c movw r3, #7548 ; 0x1d7c + 800cac4: 4413 add r3, r2 + 800cac6: 4618 mov r0, r3 + 800cac8: f7fe fafe bl 800b0c8 <_ZN19FrontendApplicationD1Ev> + 800cacc: 687a ldr r2, [r7, #4] + 800cace: f641 5364 movw r3, #7524 ; 0x1d64 + 800cad2: 4413 add r3, r2 + 800cad4: 4618 mov r0, r3 + 800cad6: f000 f827 bl 800cb28 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED1Ev> + 800cada: 687b ldr r3, [r7, #4] + 800cadc: 332c adds r3, #44 ; 0x2c + 800cade: 4618 mov r0, r3 + 800cae0: f000 f844 bl 800cb6c <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED1Ev> + 800cae4: 687b ldr r3, [r7, #4] + 800cae6: 3314 adds r3, #20 + 800cae8: 4618 mov r0, r3 + 800caea: f000 f863 bl 800cbb4 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED1Ev> + 800caee: 687b ldr r3, [r7, #4] + 800caf0: 4618 mov r0, r3 + 800caf2: f7ff fe9f bl 800c834 <_ZN16FrontendHeapBaseD1Ev> + 800caf6: 687b ldr r3, [r7, #4] + 800caf8: 4618 mov r0, r3 + 800cafa: 3708 adds r7, #8 + 800cafc: 46bd mov sp, r7 + 800cafe: bd80 pop {r7, pc} + 800cb00: 0801f1f0 .word 0x0801f1f0 + +0800cb04 <_ZN12FrontendHeapD0Ev>: + 800cb04: b580 push {r7, lr} + 800cb06: b082 sub sp, #8 + 800cb08: af00 add r7, sp, #0 + 800cb0a: 6078 str r0, [r7, #4] + 800cb0c: 6878 ldr r0, [r7, #4] + 800cb0e: f7ff ffcf bl 800cab0 <_ZN12FrontendHeapD1Ev> + 800cb12: f641 61d4 movw r1, #7892 ; 0x1ed4 + 800cb16: 6878 ldr r0, [r7, #4] + 800cb18: f010 f8f1 bl 801ccfe <_ZdlPvj> + 800cb1c: 687b ldr r3, [r7, #4] + 800cb1e: 4618 mov r0, r3 + 800cb20: 3708 adds r7, #8 + 800cb22: 46bd mov sp, r7 + 800cb24: bd80 pop {r7, pc} + ... + +0800cb28 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED1Ev>: + 800cb28: b580 push {r7, lr} + 800cb2a: b082 sub sp, #8 + 800cb2c: af00 add r7, sp, #0 + 800cb2e: 6078 str r0, [r7, #4] + 800cb30: 4a05 ldr r2, [pc, #20] ; (800cb48 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED1Ev+0x20>) + 800cb32: 687b ldr r3, [r7, #4] + 800cb34: 601a str r2, [r3, #0] + 800cb36: 687b ldr r3, [r7, #4] + 800cb38: 4618 mov r0, r3 + 800cb3a: f000 fcc1 bl 800d4c0 <_ZN8touchgfx17AbstractPartitionD1Ev> + 800cb3e: 687b ldr r3, [r7, #4] + 800cb40: 4618 mov r0, r3 + 800cb42: 3708 adds r7, #8 + 800cb44: 46bd mov sp, r7 + 800cb46: bd80 pop {r7, pc} + 800cb48: 0801f204 .word 0x0801f204 + +0800cb4c <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED0Ev>: + 800cb4c: b580 push {r7, lr} + 800cb4e: b082 sub sp, #8 + 800cb50: af00 add r7, sp, #0 + 800cb52: 6078 str r0, [r7, #4] + 800cb54: 6878 ldr r0, [r7, #4] + 800cb56: f7ff ffe7 bl 800cb28 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED1Ev> + 800cb5a: 2114 movs r1, #20 + 800cb5c: 6878 ldr r0, [r7, #4] + 800cb5e: f010 f8ce bl 801ccfe <_ZdlPvj> + 800cb62: 687b ldr r3, [r7, #4] + 800cb64: 4618 mov r0, r3 + 800cb66: 3708 adds r7, #8 + 800cb68: 46bd mov sp, r7 + 800cb6a: bd80 pop {r7, pc} + +0800cb6c <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED1Ev>: + 800cb6c: b580 push {r7, lr} + 800cb6e: b082 sub sp, #8 + 800cb70: af00 add r7, sp, #0 + 800cb72: 6078 str r0, [r7, #4] + 800cb74: 4a05 ldr r2, [pc, #20] ; (800cb8c <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED1Ev+0x20>) + 800cb76: 687b ldr r3, [r7, #4] + 800cb78: 601a str r2, [r3, #0] + 800cb7a: 687b ldr r3, [r7, #4] + 800cb7c: 4618 mov r0, r3 + 800cb7e: f000 fc9f bl 800d4c0 <_ZN8touchgfx17AbstractPartitionD1Ev> + 800cb82: 687b ldr r3, [r7, #4] + 800cb84: 4618 mov r0, r3 + 800cb86: 3708 adds r7, #8 + 800cb88: 46bd mov sp, r7 + 800cb8a: bd80 pop {r7, pc} + 800cb8c: 0801f238 .word 0x0801f238 + +0800cb90 <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED0Ev>: + 800cb90: b580 push {r7, lr} + 800cb92: b082 sub sp, #8 + 800cb94: af00 add r7, sp, #0 + 800cb96: 6078 str r0, [r7, #4] + 800cb98: 6878 ldr r0, [r7, #4] + 800cb9a: f7ff ffe7 bl 800cb6c <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED1Ev> + 800cb9e: f641 5138 movw r1, #7480 ; 0x1d38 + 800cba2: 6878 ldr r0, [r7, #4] + 800cba4: f010 f8ab bl 801ccfe <_ZdlPvj> + 800cba8: 687b ldr r3, [r7, #4] + 800cbaa: 4618 mov r0, r3 + 800cbac: 3708 adds r7, #8 + 800cbae: 46bd mov sp, r7 + 800cbb0: bd80 pop {r7, pc} + ... + +0800cbb4 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED1Ev>: + 800cbb4: b580 push {r7, lr} + 800cbb6: b082 sub sp, #8 + 800cbb8: af00 add r7, sp, #0 + 800cbba: 6078 str r0, [r7, #4] + 800cbbc: 4a05 ldr r2, [pc, #20] ; (800cbd4 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED1Ev+0x20>) + 800cbbe: 687b ldr r3, [r7, #4] + 800cbc0: 601a str r2, [r3, #0] + 800cbc2: 687b ldr r3, [r7, #4] + 800cbc4: 4618 mov r0, r3 + 800cbc6: f000 fc7b bl 800d4c0 <_ZN8touchgfx17AbstractPartitionD1Ev> + 800cbca: 687b ldr r3, [r7, #4] + 800cbcc: 4618 mov r0, r3 + 800cbce: 3708 adds r7, #8 + 800cbd0: 46bd mov sp, r7 + 800cbd2: bd80 pop {r7, pc} + 800cbd4: 0801f26c .word 0x0801f26c + +0800cbd8 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED0Ev>: + 800cbd8: b580 push {r7, lr} + 800cbda: b082 sub sp, #8 + 800cbdc: af00 add r7, sp, #0 + 800cbde: 6078 str r0, [r7, #4] + 800cbe0: 6878 ldr r0, [r7, #4] + 800cbe2: f7ff ffe7 bl 800cbb4 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED1Ev> + 800cbe6: 2118 movs r1, #24 + 800cbe8: 6878 ldr r0, [r7, #4] + 800cbea: f010 f888 bl 801ccfe <_ZdlPvj> + 800cbee: 687b ldr r3, [r7, #4] + 800cbf0: 4618 mov r0, r3 + 800cbf2: 3708 adds r7, #8 + 800cbf4: 46bd mov sp, r7 + 800cbf6: bd80 pop {r7, pc} + +0800cbf8 <_ZN8touchgfx8LCD24bppD1Ev>: + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD24bpp : public LCD + 800cbf8: b580 push {r7, lr} + 800cbfa: b082 sub sp, #8 + 800cbfc: af00 add r7, sp, #0 + 800cbfe: 6078 str r0, [r7, #4] + 800cc00: 4a05 ldr r2, [pc, #20] ; (800cc18 <_ZN8touchgfx8LCD24bppD1Ev+0x20>) + 800cc02: 687b ldr r3, [r7, #4] + 800cc04: 601a str r2, [r3, #0] + 800cc06: 687b ldr r3, [r7, #4] + 800cc08: 4618 mov r0, r3 + 800cc0a: f7ff fc9f bl 800c54c <_ZN8touchgfx3LCDD1Ev> + 800cc0e: 687b ldr r3, [r7, #4] + 800cc10: 4618 mov r0, r3 + 800cc12: 3708 adds r7, #8 + 800cc14: 46bd mov sp, r7 + 800cc16: bd80 pop {r7, pc} + 800cc18: 08021608 .word 0x08021608 + +0800cc1c <_ZN8touchgfx8LCD24bppD0Ev>: + 800cc1c: b580 push {r7, lr} + 800cc1e: b082 sub sp, #8 + 800cc20: af00 add r7, sp, #0 + 800cc22: 6078 str r0, [r7, #4] + 800cc24: 6878 ldr r0, [r7, #4] + 800cc26: f7ff ffe7 bl 800cbf8 <_ZN8touchgfx8LCD24bppD1Ev> + 800cc2a: 2158 movs r1, #88 ; 0x58 + 800cc2c: 6878 ldr r0, [r7, #4] + 800cc2e: f010 f866 bl 801ccfe <_ZdlPvj> + 800cc32: 687b ldr r3, [r7, #4] + 800cc34: 4618 mov r0, r3 + 800cc36: 3708 adds r7, #8 + 800cc38: 46bd mov sp, r7 + 800cc3a: bd80 pop {r7, pc} + +0800cc3c <_Z41__static_initialization_and_destruction_0ii>: + 800cc3c: b580 push {r7, lr} + 800cc3e: b084 sub sp, #16 + 800cc40: af02 add r7, sp, #8 + 800cc42: 6078 str r0, [r7, #4] + 800cc44: 6039 str r1, [r7, #0] + 800cc46: 687b ldr r3, [r7, #4] + 800cc48: 2b01 cmp r3, #1 + 800cc4a: d119 bne.n 800cc80 <_Z41__static_initialization_and_destruction_0ii+0x44> + 800cc4c: 683b ldr r3, [r7, #0] + 800cc4e: f64f 72ff movw r2, #65535 ; 0xffff + 800cc52: 4293 cmp r3, r2 + 800cc54: d114 bne.n 800cc80 <_Z41__static_initialization_and_destruction_0ii+0x44> +static STM32TouchController tc; + 800cc56: 4818 ldr r0, [pc, #96] ; (800ccb8 <_Z41__static_initialization_and_destruction_0ii+0x7c>) + 800cc58: f7ff fedc bl 800ca14 <_ZN20STM32TouchControllerC1Ev> +static STM32DMA dma; + 800cc5c: 4817 ldr r0, [pc, #92] ; (800ccbc <_Z41__static_initialization_and_destruction_0ii+0x80>) + 800cc5e: f7ff f917 bl 800be90 <_ZN8STM32DMAC1Ev> +static LCD24bpp display; + 800cc62: 4817 ldr r0, [pc, #92] ; (800ccc0 <_Z41__static_initialization_and_destruction_0ii+0x84>) + 800cc64: f008 fb9a bl 801539c <_ZN8touchgfx8LCD24bppC1Ev> +static TouchGFXHAL hal(dma, display, tc, 480, 272); + 800cc68: f44f 7388 mov.w r3, #272 ; 0x110 + 800cc6c: 9301 str r3, [sp, #4] + 800cc6e: f44f 73f0 mov.w r3, #480 ; 0x1e0 + 800cc72: 9300 str r3, [sp, #0] + 800cc74: 4b10 ldr r3, [pc, #64] ; (800ccb8 <_Z41__static_initialization_and_destruction_0ii+0x7c>) + 800cc76: 4a12 ldr r2, [pc, #72] ; (800ccc0 <_Z41__static_initialization_and_destruction_0ii+0x84>) + 800cc78: 4910 ldr r1, [pc, #64] ; (800ccbc <_Z41__static_initialization_and_destruction_0ii+0x80>) + 800cc7a: 4812 ldr r0, [pc, #72] ; (800ccc4 <_Z41__static_initialization_and_destruction_0ii+0x88>) + 800cc7c: f7ff fe9e bl 800c9bc <_ZN11TouchGFXHALC1ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt> + 800cc80: 687b ldr r3, [r7, #4] + 800cc82: 2b00 cmp r3, #0 + 800cc84: d113 bne.n 800ccae <_Z41__static_initialization_and_destruction_0ii+0x72> + 800cc86: 683b ldr r3, [r7, #0] + 800cc88: f64f 72ff movw r2, #65535 ; 0xffff + 800cc8c: 4293 cmp r3, r2 + 800cc8e: d10e bne.n 800ccae <_Z41__static_initialization_and_destruction_0ii+0x72> + 800cc90: 480c ldr r0, [pc, #48] ; (800ccc4 <_Z41__static_initialization_and_destruction_0ii+0x88>) + 800cc92: f7fe fe83 bl 800b99c <_ZN11TouchGFXHALD1Ev> +static ApplicationFontProvider fontProvider; + 800cc96: 480c ldr r0, [pc, #48] ; (800ccc8 <_Z41__static_initialization_and_destruction_0ii+0x8c>) + 800cc98: f7fb ffd4 bl 8008c44 <_ZN23ApplicationFontProviderD1Ev> +static LCD24bpp display; + 800cc9c: 4808 ldr r0, [pc, #32] ; (800ccc0 <_Z41__static_initialization_and_destruction_0ii+0x84>) + 800cc9e: f7ff ffab bl 800cbf8 <_ZN8touchgfx8LCD24bppD1Ev> +static STM32DMA dma; + 800cca2: 4806 ldr r0, [pc, #24] ; (800ccbc <_Z41__static_initialization_and_destruction_0ii+0x80>) + 800cca4: f7ff f91e bl 800bee4 <_ZN8STM32DMAD1Ev> +static STM32TouchController tc; + 800cca8: 4803 ldr r0, [pc, #12] ; (800ccb8 <_Z41__static_initialization_and_destruction_0ii+0x7c>) + 800ccaa: f7fe fbd7 bl 800b45c <_ZN20STM32TouchControllerD1Ev> +} + 800ccae: bf00 nop + 800ccb0: 3708 adds r7, #8 + 800ccb2: 46bd mov sp, r7 + 800ccb4: bd80 pop {r7, pc} + 800ccb6: bf00 nop + 800ccb8: 240c2eb4 .word 0x240c2eb4 + 800ccbc: 240c2eb8 .word 0x240c2eb8 + 800ccc0: 240c3c58 .word 0x240c3c58 + 800ccc4: 240c3cb4 .word 0x240c3cb4 + 800ccc8: 2400001c .word 0x2400001c + +0800cccc <_ZNK8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE8capacityEv>: + { + INTS_PR_ELEMENT = (sizeof(typename meta::select_type_maxsize::type) + sizeof(int) - 1) / sizeof(int), + SIZE_OF_ELEMENT = INTS_PR_ELEMENT * sizeof(int) + }; + + virtual uint16_t capacity() const + 800cccc: b480 push {r7} + 800ccce: b083 sub sp, #12 + 800ccd0: af00 add r7, sp, #0 + 800ccd2: 6078 str r0, [r7, #4] + { + return NUMBER_OF_ELEMENTS; + 800ccd4: 2301 movs r3, #1 + } + 800ccd6: 4618 mov r0, r3 + 800ccd8: 370c adds r7, #12 + 800ccda: 46bd mov sp, r7 + 800ccdc: f85d 7b04 ldr.w r7, [sp], #4 + 800cce0: 4770 bx lr + +0800cce2 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE12element_sizeEv>: + + virtual uint32_t element_size() + 800cce2: b480 push {r7} + 800cce4: b083 sub sp, #12 + 800cce6: af00 add r7, sp, #0 + 800cce8: 6078 str r0, [r7, #4] + { + return sizeof(stBlocks[0]); + 800ccea: 230c movs r3, #12 + } + 800ccec: 4618 mov r0, r3 + 800ccee: 370c adds r7, #12 + 800ccf0: 46bd mov sp, r7 + 800ccf2: f85d 7b04 ldr.w r7, [sp], #4 + 800ccf6: 4770 bx lr + +0800ccf8 <_ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE7elementEt>: + +protected: + virtual void* element(uint16_t index) + 800ccf8: b480 push {r7} + 800ccfa: b083 sub sp, #12 + 800ccfc: af00 add r7, sp, #0 + 800ccfe: 6078 str r0, [r7, #4] + 800cd00: 460b mov r3, r1 + 800cd02: 807b strh r3, [r7, #2] + { + return &stBlocks[index]; + 800cd04: 887a ldrh r2, [r7, #2] + 800cd06: 4613 mov r3, r2 + 800cd08: 005b lsls r3, r3, #1 + 800cd0a: 4413 add r3, r2 + 800cd0c: 009b lsls r3, r3, #2 + 800cd0e: 3308 adds r3, #8 + 800cd10: 687a ldr r2, [r7, #4] + 800cd12: 4413 add r3, r2 + } + 800cd14: 4618 mov r0, r3 + 800cd16: 370c adds r7, #12 + 800cd18: 46bd mov sp, r7 + 800cd1a: f85d 7b04 ldr.w r7, [sp], #4 + 800cd1e: 4770 bx lr + +0800cd20 <_ZNK8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE7elementEt>: + + virtual const void* element(uint16_t index) const + 800cd20: b480 push {r7} + 800cd22: b083 sub sp, #12 + 800cd24: af00 add r7, sp, #0 + 800cd26: 6078 str r0, [r7, #4] + 800cd28: 460b mov r3, r1 + 800cd2a: 807b strh r3, [r7, #2] + { + return &stBlocks[index]; + 800cd2c: 887a ldrh r2, [r7, #2] + 800cd2e: 4613 mov r3, r2 + 800cd30: 005b lsls r3, r3, #1 + 800cd32: 4413 add r3, r2 + 800cd34: 009b lsls r3, r3, #2 + 800cd36: 3308 adds r3, #8 + 800cd38: 687a ldr r2, [r7, #4] + 800cd3a: 4413 add r3, r2 + } + 800cd3c: 4618 mov r0, r3 + 800cd3e: 370c adds r7, #12 + 800cd40: 46bd mov sp, r7 + 800cd42: f85d 7b04 ldr.w r7, [sp], #4 + 800cd46: 4770 bx lr + +0800cd48 <_ZNK8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE8capacityEv>: + virtual uint16_t capacity() const + 800cd48: b480 push {r7} + 800cd4a: b083 sub sp, #12 + 800cd4c: af00 add r7, sp, #0 + 800cd4e: 6078 str r0, [r7, #4] + return NUMBER_OF_ELEMENTS; + 800cd50: 2301 movs r3, #1 + } + 800cd52: 4618 mov r0, r3 + 800cd54: 370c adds r7, #12 + 800cd56: 46bd mov sp, r7 + 800cd58: f85d 7b04 ldr.w r7, [sp], #4 + 800cd5c: 4770 bx lr + +0800cd5e <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE12element_sizeEv>: + virtual uint32_t element_size() + 800cd5e: b480 push {r7} + 800cd60: b083 sub sp, #12 + 800cd62: af00 add r7, sp, #0 + 800cd64: 6078 str r0, [r7, #4] + return sizeof(stBlocks[0]); + 800cd66: f641 5330 movw r3, #7472 ; 0x1d30 + } + 800cd6a: 4618 mov r0, r3 + 800cd6c: 370c adds r7, #12 + 800cd6e: 46bd mov sp, r7 + 800cd70: f85d 7b04 ldr.w r7, [sp], #4 + 800cd74: 4770 bx lr + +0800cd76 <_ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE7elementEt>: + virtual void* element(uint16_t index) + 800cd76: b480 push {r7} + 800cd78: b083 sub sp, #12 + 800cd7a: af00 add r7, sp, #0 + 800cd7c: 6078 str r0, [r7, #4] + 800cd7e: 460b mov r3, r1 + 800cd80: 807b strh r3, [r7, #2] + return &stBlocks[index]; + 800cd82: 887b ldrh r3, [r7, #2] + 800cd84: f641 5230 movw r2, #7472 ; 0x1d30 + 800cd88: fb02 f303 mul.w r3, r2, r3 + 800cd8c: 3308 adds r3, #8 + 800cd8e: 687a ldr r2, [r7, #4] + 800cd90: 4413 add r3, r2 + } + 800cd92: 4618 mov r0, r3 + 800cd94: 370c adds r7, #12 + 800cd96: 46bd mov sp, r7 + 800cd98: f85d 7b04 ldr.w r7, [sp], #4 + 800cd9c: 4770 bx lr + +0800cd9e <_ZNK8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE7elementEt>: + virtual const void* element(uint16_t index) const + 800cd9e: b480 push {r7} + 800cda0: b083 sub sp, #12 + 800cda2: af00 add r7, sp, #0 + 800cda4: 6078 str r0, [r7, #4] + 800cda6: 460b mov r3, r1 + 800cda8: 807b strh r3, [r7, #2] + return &stBlocks[index]; + 800cdaa: 887b ldrh r3, [r7, #2] + 800cdac: f641 5230 movw r2, #7472 ; 0x1d30 + 800cdb0: fb02 f303 mul.w r3, r2, r3 + 800cdb4: 3308 adds r3, #8 + 800cdb6: 687a ldr r2, [r7, #4] + 800cdb8: 4413 add r3, r2 + } + 800cdba: 4618 mov r0, r3 + 800cdbc: 370c adds r7, #12 + 800cdbe: 46bd mov sp, r7 + 800cdc0: f85d 7b04 ldr.w r7, [sp], #4 + 800cdc4: 4770 bx lr + +0800cdc6 <_ZNK8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE8capacityEv>: + virtual uint16_t capacity() const + 800cdc6: b480 push {r7} + 800cdc8: b083 sub sp, #12 + 800cdca: af00 add r7, sp, #0 + 800cdcc: 6078 str r0, [r7, #4] + return NUMBER_OF_ELEMENTS; + 800cdce: 2301 movs r3, #1 + } + 800cdd0: 4618 mov r0, r3 + 800cdd2: 370c adds r7, #12 + 800cdd4: 46bd mov sp, r7 + 800cdd6: f85d 7b04 ldr.w r7, [sp], #4 + 800cdda: 4770 bx lr + +0800cddc <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE12element_sizeEv>: + virtual uint32_t element_size() + 800cddc: b480 push {r7} + 800cdde: b083 sub sp, #12 + 800cde0: af00 add r7, sp, #0 + 800cde2: 6078 str r0, [r7, #4] + return sizeof(stBlocks[0]); + 800cde4: 2310 movs r3, #16 + } + 800cde6: 4618 mov r0, r3 + 800cde8: 370c adds r7, #12 + 800cdea: 46bd mov sp, r7 + 800cdec: f85d 7b04 ldr.w r7, [sp], #4 + 800cdf0: 4770 bx lr + +0800cdf2 <_ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE7elementEt>: + virtual void* element(uint16_t index) + 800cdf2: b480 push {r7} + 800cdf4: b083 sub sp, #12 + 800cdf6: af00 add r7, sp, #0 + 800cdf8: 6078 str r0, [r7, #4] + 800cdfa: 460b mov r3, r1 + 800cdfc: 807b strh r3, [r7, #2] + return &stBlocks[index]; + 800cdfe: 887b ldrh r3, [r7, #2] + 800ce00: 011b lsls r3, r3, #4 + 800ce02: 3308 adds r3, #8 + 800ce04: 687a ldr r2, [r7, #4] + 800ce06: 4413 add r3, r2 + } + 800ce08: 4618 mov r0, r3 + 800ce0a: 370c adds r7, #12 + 800ce0c: 46bd mov sp, r7 + 800ce0e: f85d 7b04 ldr.w r7, [sp], #4 + 800ce12: 4770 bx lr + +0800ce14 <_ZNK8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE7elementEt>: + virtual const void* element(uint16_t index) const + 800ce14: b480 push {r7} + 800ce16: b083 sub sp, #12 + 800ce18: af00 add r7, sp, #0 + 800ce1a: 6078 str r0, [r7, #4] + 800ce1c: 460b mov r3, r1 + 800ce1e: 807b strh r3, [r7, #2] + return &stBlocks[index]; + 800ce20: 887b ldrh r3, [r7, #2] + 800ce22: 011b lsls r3, r3, #4 + 800ce24: 3308 adds r3, #8 + 800ce26: 687a ldr r2, [r7, #4] + 800ce28: 4413 add r3, r2 + } + 800ce2a: 4618 mov r0, r3 + 800ce2c: 370c adds r7, #12 + 800ce2e: 46bd mov sp, r7 + 800ce30: f85d 7b04 ldr.w r7, [sp], #4 + 800ce34: 4770 bx lr + +0800ce36 <_GLOBAL__sub_I_touchgfx_init>: + 800ce36: b580 push {r7, lr} + 800ce38: af00 add r7, sp, #0 + 800ce3a: f64f 71ff movw r1, #65535 ; 0xffff + 800ce3e: 2001 movs r0, #1 + 800ce40: f7ff fefc bl 800cc3c <_Z41__static_initialization_and_destruction_0ii> + 800ce44: bd80 pop {r7, pc} + +0800ce46 <_GLOBAL__sub_D_touchgfx_init>: + 800ce46: b580 push {r7, lr} + 800ce48: af00 add r7, sp, #0 + 800ce4a: f64f 71ff movw r1, #65535 ; 0xffff + 800ce4e: 2000 movs r0, #0 + 800ce50: f7ff fef4 bl 800cc3c <_Z41__static_initialization_and_destruction_0ii> + 800ce54: bd80 pop {r7, pc} + +0800ce56 <_ZN8touchgfx3HAL17frontPorchEnteredEv>: + void frontPorchEntered() + 800ce56: b580 push {r7, lr} + 800ce58: b082 sub sp, #8 + 800ce5a: af00 add r7, sp, #0 + 800ce5c: 6078 str r0, [r7, #4] + allowDMATransfers(); + 800ce5e: 687b ldr r3, [r7, #4] + 800ce60: 681b ldr r3, [r3, #0] + 800ce62: 3320 adds r3, #32 + 800ce64: 681b ldr r3, [r3, #0] + 800ce66: 6878 ldr r0, [r7, #4] + 800ce68: 4798 blx r3 + } + 800ce6a: bf00 nop + 800ce6c: 3708 adds r7, #8 + 800ce6e: 46bd mov sp, r7 + 800ce70: bd80 pop {r7, pc} + +0800ce72 <_ZN8touchgfx3HAL5vSyncEv>: + void vSync() + 800ce72: b480 push {r7} + 800ce74: b083 sub sp, #12 + 800ce76: af00 add r7, sp, #0 + 800ce78: 6078 str r0, [r7, #4] + vSyncCnt++; + 800ce7a: 687b ldr r3, [r7, #4] + 800ce7c: f893 3066 ldrb.w r3, [r3, #102] ; 0x66 + 800ce80: 3301 adds r3, #1 + 800ce82: b2da uxtb r2, r3 + 800ce84: 687b ldr r3, [r7, #4] + 800ce86: f883 2066 strb.w r2, [r3, #102] ; 0x66 + } + 800ce8a: bf00 nop + 800ce8c: 370c adds r7, #12 + 800ce8e: 46bd mov sp, r7 + 800ce90: f85d 7b04 ldr.w r7, [sp], #4 + 800ce94: 4770 bx lr + ... + +0800ce98 <__NVIC_EnableIRQ>: +{ + 800ce98: b480 push {r7} + 800ce9a: b083 sub sp, #12 + 800ce9c: af00 add r7, sp, #0 + 800ce9e: 4603 mov r3, r0 + 800cea0: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 800cea2: f9b7 3006 ldrsh.w r3, [r7, #6] + 800cea6: 2b00 cmp r3, #0 + 800cea8: db0b blt.n 800cec2 <__NVIC_EnableIRQ+0x2a> + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + 800ceaa: 88fb ldrh r3, [r7, #6] + 800ceac: f003 021f and.w r2, r3, #31 + 800ceb0: 4907 ldr r1, [pc, #28] ; (800ced0 <__NVIC_EnableIRQ+0x38>) + 800ceb2: f9b7 3006 ldrsh.w r3, [r7, #6] + 800ceb6: 095b lsrs r3, r3, #5 + 800ceb8: 2001 movs r0, #1 + 800ceba: fa00 f202 lsl.w r2, r0, r2 + 800cebe: f841 2023 str.w r2, [r1, r3, lsl #2] +} + 800cec2: bf00 nop + 800cec4: 370c adds r7, #12 + 800cec6: 46bd mov sp, r7 + 800cec8: f85d 7b04 ldr.w r7, [sp], #4 + 800cecc: 4770 bx lr + 800cece: bf00 nop + 800ced0: e000e100 .word 0xe000e100 + +0800ced4 <__NVIC_DisableIRQ>: +{ + 800ced4: b480 push {r7} + 800ced6: b083 sub sp, #12 + 800ced8: af00 add r7, sp, #0 + 800ceda: 4603 mov r3, r0 + 800cedc: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 800cede: f9b7 3006 ldrsh.w r3, [r7, #6] + 800cee2: 2b00 cmp r3, #0 + 800cee4: db12 blt.n 800cf0c <__NVIC_DisableIRQ+0x38> + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + 800cee6: 88fb ldrh r3, [r7, #6] + 800cee8: f003 021f and.w r2, r3, #31 + 800ceec: 490a ldr r1, [pc, #40] ; (800cf18 <__NVIC_DisableIRQ+0x44>) + 800ceee: f9b7 3006 ldrsh.w r3, [r7, #6] + 800cef2: 095b lsrs r3, r3, #5 + 800cef4: 2001 movs r0, #1 + 800cef6: fa00 f202 lsl.w r2, r0, r2 + 800cefa: 3320 adds r3, #32 + 800cefc: f841 2023 str.w r2, [r1, r3, lsl #2] + __ASM volatile ("dsb 0xF":::"memory"); + 800cf00: f3bf 8f4f dsb sy +} + 800cf04: bf00 nop + __ASM volatile ("isb 0xF":::"memory"); + 800cf06: f3bf 8f6f isb sy +} + 800cf0a: bf00 nop +} + 800cf0c: bf00 nop + 800cf0e: 370c adds r7, #12 + 800cf10: 46bd mov sp, r7 + 800cf12: f85d 7b04 ldr.w r7, [sp], #4 + 800cf16: 4770 bx lr + 800cf18: e000e100 .word 0xe000e100 + +0800cf1c <__NVIC_SetPriority>: +{ + 800cf1c: b480 push {r7} + 800cf1e: b083 sub sp, #12 + 800cf20: af00 add r7, sp, #0 + 800cf22: 4603 mov r3, r0 + 800cf24: 6039 str r1, [r7, #0] + 800cf26: 80fb strh r3, [r7, #6] + if ((int32_t)(IRQn) >= 0) + 800cf28: f9b7 3006 ldrsh.w r3, [r7, #6] + 800cf2c: 2b00 cmp r3, #0 + 800cf2e: db0a blt.n 800cf46 <__NVIC_SetPriority+0x2a> + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + 800cf30: 683b ldr r3, [r7, #0] + 800cf32: b2da uxtb r2, r3 + 800cf34: 490c ldr r1, [pc, #48] ; (800cf68 <__NVIC_SetPriority+0x4c>) + 800cf36: f9b7 3006 ldrsh.w r3, [r7, #6] + 800cf3a: 0112 lsls r2, r2, #4 + 800cf3c: b2d2 uxtb r2, r2 + 800cf3e: 440b add r3, r1 + 800cf40: f883 2300 strb.w r2, [r3, #768] ; 0x300 +} + 800cf44: e00a b.n 800cf5c <__NVIC_SetPriority+0x40> + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + 800cf46: 683b ldr r3, [r7, #0] + 800cf48: b2da uxtb r2, r3 + 800cf4a: 4908 ldr r1, [pc, #32] ; (800cf6c <__NVIC_SetPriority+0x50>) + 800cf4c: 88fb ldrh r3, [r7, #6] + 800cf4e: f003 030f and.w r3, r3, #15 + 800cf52: 3b04 subs r3, #4 + 800cf54: 0112 lsls r2, r2, #4 + 800cf56: b2d2 uxtb r2, r2 + 800cf58: 440b add r3, r1 + 800cf5a: 761a strb r2, [r3, #24] +} + 800cf5c: bf00 nop + 800cf5e: 370c adds r7, #12 + 800cf60: 46bd mov sp, r7 + 800cf62: f85d 7b04 ldr.w r7, [sp], #4 + 800cf66: 4770 bx lr + 800cf68: e000e100 .word 0xe000e100 + 800cf6c: e000ed00 .word 0xe000ed00 + +0800cf70 <_ZN20TouchGFXGeneratedHAL10initializeEv>: + static uint16_t lcd_int_active_line; + static uint16_t lcd_int_porch_line; +} + +void TouchGFXGeneratedHAL::initialize() +{ + 800cf70: b5b0 push {r4, r5, r7, lr} + 800cf72: b082 sub sp, #8 + 800cf74: af00 add r7, sp, #0 + 800cf76: 6078 str r0, [r7, #4] + HAL::initialize(); + 800cf78: 687b ldr r3, [r7, #4] + 800cf7a: 4618 mov r0, r3 + 800cf7c: f000 fdc7 bl 800db0e <_ZN8touchgfx3HAL10initializeEv> + registerEventListener(*(Application::getInstance())); + 800cf80: 687d ldr r5, [r7, #4] + 800cf82: 687b ldr r3, [r7, #4] + 800cf84: 681b ldr r3, [r3, #0] + 800cf86: 3364 adds r3, #100 ; 0x64 + 800cf88: 681c ldr r4, [r3, #0] + 800cf8a: f003 fa69 bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 800cf8e: 4603 mov r3, r0 + 800cf90: 4619 mov r1, r3 + 800cf92: 4628 mov r0, r5 + 800cf94: 47a0 blx r4 + setFrameBufferStartAddresses((void*)frameBuf, (void*)(frameBuf + sizeof(frameBuf) / (sizeof(uint32_t) * 2)), (void*)0); + 800cf96: 6878 ldr r0, [r7, #4] + 800cf98: 687b ldr r3, [r7, #4] + 800cf9a: 681b ldr r3, [r3, #0] + 800cf9c: 3388 adds r3, #136 ; 0x88 + 800cf9e: 681c ldr r4, [r3, #0] + 800cfa0: 4a03 ldr r2, [pc, #12] ; (800cfb0 <_ZN20TouchGFXGeneratedHAL10initializeEv+0x40>) + 800cfa2: 2300 movs r3, #0 + 800cfa4: 4903 ldr r1, [pc, #12] ; (800cfb4 <_ZN20TouchGFXGeneratedHAL10initializeEv+0x44>) + 800cfa6: 47a0 blx r4 +} + 800cfa8: bf00 nop + 800cfaa: 3708 adds r7, #8 + 800cfac: 46bd mov sp, r7 + 800cfae: bdb0 pop {r4, r5, r7, pc} + 800cfb0: 2405fae0 .word 0x2405fae0 + 800cfb4: 240000e0 .word 0x240000e0 + +0800cfb8 <_ZN20TouchGFXGeneratedHAL19configureInterruptsEv>: + +void TouchGFXGeneratedHAL::configureInterrupts() +{ + 800cfb8: b580 push {r7, lr} + 800cfba: b082 sub sp, #8 + 800cfbc: af00 add r7, sp, #0 + 800cfbe: 6078 str r0, [r7, #4] + NVIC_SetPriority(DMA2D_IRQn, 9); + 800cfc0: 2109 movs r1, #9 + 800cfc2: 205a movs r0, #90 ; 0x5a + 800cfc4: f7ff ffaa bl 800cf1c <__NVIC_SetPriority> + NVIC_SetPriority(LTDC_IRQn, 9); + 800cfc8: 2109 movs r1, #9 + 800cfca: 2058 movs r0, #88 ; 0x58 + 800cfcc: f7ff ffa6 bl 800cf1c <__NVIC_SetPriority> +} + 800cfd0: bf00 nop + 800cfd2: 3708 adds r7, #8 + 800cfd4: 46bd mov sp, r7 + 800cfd6: bd80 pop {r7, pc} + +0800cfd8 <_ZN20TouchGFXGeneratedHAL16enableInterruptsEv>: + +void TouchGFXGeneratedHAL::enableInterrupts() +{ + 800cfd8: b580 push {r7, lr} + 800cfda: b082 sub sp, #8 + 800cfdc: af00 add r7, sp, #0 + 800cfde: 6078 str r0, [r7, #4] + NVIC_EnableIRQ(DMA2D_IRQn); + 800cfe0: 205a movs r0, #90 ; 0x5a + 800cfe2: f7ff ff59 bl 800ce98 <__NVIC_EnableIRQ> + NVIC_EnableIRQ(LTDC_IRQn); + 800cfe6: 2058 movs r0, #88 ; 0x58 + 800cfe8: f7ff ff56 bl 800ce98 <__NVIC_EnableIRQ> +} + 800cfec: bf00 nop + 800cfee: 3708 adds r7, #8 + 800cff0: 46bd mov sp, r7 + 800cff2: bd80 pop {r7, pc} + +0800cff4 <_ZN20TouchGFXGeneratedHAL17disableInterruptsEv>: + +void TouchGFXGeneratedHAL::disableInterrupts() +{ + 800cff4: b580 push {r7, lr} + 800cff6: b082 sub sp, #8 + 800cff8: af00 add r7, sp, #0 + 800cffa: 6078 str r0, [r7, #4] + NVIC_DisableIRQ(DMA2D_IRQn); + 800cffc: 205a movs r0, #90 ; 0x5a + 800cffe: f7ff ff69 bl 800ced4 <__NVIC_DisableIRQ> + NVIC_DisableIRQ(LTDC_IRQn); + 800d002: 2058 movs r0, #88 ; 0x58 + 800d004: f7ff ff66 bl 800ced4 <__NVIC_DisableIRQ> +} + 800d008: bf00 nop + 800d00a: 3708 adds r7, #8 + 800d00c: 46bd mov sp, r7 + 800d00e: bd80 pop {r7, pc} + +0800d010 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv>: + +void TouchGFXGeneratedHAL::enableLCDControllerInterrupt() +{ + 800d010: b480 push {r7} + 800d012: b083 sub sp, #12 + 800d014: af00 add r7, sp, #0 + 800d016: 6078 str r0, [r7, #4] + lcd_int_active_line = (LTDC->BPCR & 0x7FF) - 1; + 800d018: 4b11 ldr r3, [pc, #68] ; (800d060 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x50>) + 800d01a: 68db ldr r3, [r3, #12] + 800d01c: b29b uxth r3, r3 + 800d01e: f3c3 030a ubfx r3, r3, #0, #11 + 800d022: b29b uxth r3, r3 + 800d024: 3b01 subs r3, #1 + 800d026: b29a uxth r2, r3 + 800d028: 4b0e ldr r3, [pc, #56] ; (800d064 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x54>) + 800d02a: 801a strh r2, [r3, #0] + lcd_int_porch_line = (LTDC->AWCR & 0x7FF) - 1; + 800d02c: 4b0c ldr r3, [pc, #48] ; (800d060 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x50>) + 800d02e: 691b ldr r3, [r3, #16] + 800d030: b29b uxth r3, r3 + 800d032: f3c3 030a ubfx r3, r3, #0, #11 + 800d036: b29b uxth r3, r3 + 800d038: 3b01 subs r3, #1 + 800d03a: b29a uxth r2, r3 + 800d03c: 4b0a ldr r3, [pc, #40] ; (800d068 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x58>) + 800d03e: 801a strh r2, [r3, #0] + + /* Sets the Line Interrupt position */ + LTDC->LIPCR = lcd_int_active_line; + 800d040: 4b08 ldr r3, [pc, #32] ; (800d064 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x54>) + 800d042: 881a ldrh r2, [r3, #0] + 800d044: 4b06 ldr r3, [pc, #24] ; (800d060 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x50>) + 800d046: 641a str r2, [r3, #64] ; 0x40 + /* Line Interrupt Enable */ + LTDC->IER |= LTDC_IER_LIE; + 800d048: 4b05 ldr r3, [pc, #20] ; (800d060 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x50>) + 800d04a: 6b5b ldr r3, [r3, #52] ; 0x34 + 800d04c: 4a04 ldr r2, [pc, #16] ; (800d060 <_ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv+0x50>) + 800d04e: f043 0301 orr.w r3, r3, #1 + 800d052: 6353 str r3, [r2, #52] ; 0x34 +} + 800d054: bf00 nop + 800d056: 370c adds r7, #12 + 800d058: 46bd mov sp, r7 + 800d05a: f85d 7b04 ldr.w r7, [sp], #4 + 800d05e: 4770 bx lr + 800d060: 50001000 .word 0x50001000 + 800d064: 240c3d32 .word 0x240c3d32 + 800d068: 240c3d34 .word 0x240c3d34 + +0800d06c <_ZN20TouchGFXGeneratedHAL10beginFrameEv>: + +bool TouchGFXGeneratedHAL::beginFrame() +{ + 800d06c: b580 push {r7, lr} + 800d06e: b082 sub sp, #8 + 800d070: af00 add r7, sp, #0 + 800d072: 6078 str r0, [r7, #4] + return HAL::beginFrame(); + 800d074: 687b ldr r3, [r7, #4] + 800d076: 4618 mov r0, r3 + 800d078: f000 fd30 bl 800dadc <_ZN8touchgfx3HAL10beginFrameEv> + 800d07c: 4603 mov r3, r0 +} + 800d07e: 4618 mov r0, r3 + 800d080: 3708 adds r7, #8 + 800d082: 46bd mov sp, r7 + 800d084: bd80 pop {r7, pc} + ... + +0800d088 <_ZN20TouchGFXGeneratedHAL8endFrameEv>: + +void TouchGFXGeneratedHAL::endFrame() +{ + 800d088: b580 push {r7, lr} + 800d08a: b082 sub sp, #8 + 800d08c: af00 add r7, sp, #0 + 800d08e: 6078 str r0, [r7, #4] + if (frameBufferUpdatedThisFrame) + 800d090: 687b ldr r3, [r7, #4] + 800d092: f893 304b ldrb.w r3, [r3, #75] ; 0x4b + 800d096: 2b00 cmp r3, #0 + 800d098: d002 beq.n 800d0a0 <_ZN20TouchGFXGeneratedHAL8endFrameEv+0x18> + { + refreshRequested = true; + 800d09a: 4b05 ldr r3, [pc, #20] ; (800d0b0 <_ZN20TouchGFXGeneratedHAL8endFrameEv+0x28>) + 800d09c: 2201 movs r2, #1 + 800d09e: 701a strb r2, [r3, #0] + } + HAL::endFrame(); + 800d0a0: 687b ldr r3, [r7, #4] + 800d0a2: 4618 mov r0, r3 + 800d0a4: f000 fd26 bl 800daf4 <_ZN8touchgfx3HAL8endFrameEv> +} + 800d0a8: bf00 nop + 800d0aa: 3708 adds r7, #8 + 800d0ac: 46bd mov sp, r7 + 800d0ae: bd80 pop {r7, pc} + 800d0b0: 240c3d30 .word 0x240c3d30 + +0800d0b4 <_ZNK20TouchGFXGeneratedHAL17getTFTFrameBufferEv>: + +uint16_t* TouchGFXGeneratedHAL::getTFTFrameBuffer() const +{ + 800d0b4: b480 push {r7} + 800d0b6: b083 sub sp, #12 + 800d0b8: af00 add r7, sp, #0 + 800d0ba: 6078 str r0, [r7, #4] + return (uint16_t*)LTDC_Layer1->CFBAR; + 800d0bc: 4b03 ldr r3, [pc, #12] ; (800d0cc <_ZNK20TouchGFXGeneratedHAL17getTFTFrameBufferEv+0x18>) + 800d0be: 6a9b ldr r3, [r3, #40] ; 0x28 +} + 800d0c0: 4618 mov r0, r3 + 800d0c2: 370c adds r7, #12 + 800d0c4: 46bd mov sp, r7 + 800d0c6: f85d 7b04 ldr.w r7, [sp], #4 + 800d0ca: 4770 bx lr + 800d0cc: 50001084 .word 0x50001084 + +0800d0d0 <_ZN20TouchGFXGeneratedHAL17setTFTFrameBufferEPt>: + +void TouchGFXGeneratedHAL::setTFTFrameBuffer(uint16_t* adr) +{ + 800d0d0: b480 push {r7} + 800d0d2: b083 sub sp, #12 + 800d0d4: af00 add r7, sp, #0 + 800d0d6: 6078 str r0, [r7, #4] + 800d0d8: 6039 str r1, [r7, #0] + LTDC_Layer1->CFBAR = (uint32_t)adr; + 800d0da: 4a06 ldr r2, [pc, #24] ; (800d0f4 <_ZN20TouchGFXGeneratedHAL17setTFTFrameBufferEPt+0x24>) + 800d0dc: 683b ldr r3, [r7, #0] + 800d0de: 6293 str r3, [r2, #40] ; 0x28 + + /* Reload immediate */ + LTDC->SRCR = (uint32_t)LTDC_SRCR_IMR; + 800d0e0: 4b05 ldr r3, [pc, #20] ; (800d0f8 <_ZN20TouchGFXGeneratedHAL17setTFTFrameBufferEPt+0x28>) + 800d0e2: 2201 movs r2, #1 + 800d0e4: 625a str r2, [r3, #36] ; 0x24 +} + 800d0e6: bf00 nop + 800d0e8: 370c adds r7, #12 + 800d0ea: 46bd mov sp, r7 + 800d0ec: f85d 7b04 ldr.w r7, [sp], #4 + 800d0f0: 4770 bx lr + 800d0f2: bf00 nop + 800d0f4: 50001084 .word 0x50001084 + 800d0f8: 50001000 .word 0x50001000 + +0800d0fc <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE>: + +void TouchGFXGeneratedHAL::flushFrameBuffer(const touchgfx::Rect& rect) +{ + 800d0fc: b580 push {r7, lr} + 800d0fe: b086 sub sp, #24 + 800d100: af00 add r7, sp, #0 + 800d102: 6078 str r0, [r7, #4] + 800d104: 6039 str r1, [r7, #0] + HAL::flushFrameBuffer(rect); + 800d106: 687b ldr r3, [r7, #4] + 800d108: 6839 ldr r1, [r7, #0] + 800d10a: 4618 mov r0, r3 + 800d10c: f000 fcb0 bl 800da70 <_ZN8touchgfx3HAL16flushFrameBufferERKNS_4RectE> + // If the framebuffer is placed in Write Through cached memory (e.g. SRAM) then + // the DCache must be flushed prior to DMA2D accessing it. That's done + // using the function SCB_CleanInvalidateDCache(). Remember to enable "CPU Cache" in the + // "System Core" settings for "Cortex M7" in CubeMX in order for this function call to work. + if (SCB->CCR & SCB_CCR_DC_Msk) + 800d110: 4b25 ldr r3, [pc, #148] ; (800d1a8 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0xac>) + 800d112: 695b ldr r3, [r3, #20] + 800d114: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 800d118: 2b00 cmp r3, #0 + 800d11a: bf14 ite ne + 800d11c: 2301 movne r3, #1 + 800d11e: 2300 moveq r3, #0 + 800d120: b2db uxtb r3, r3 + 800d122: 2b00 cmp r3, #0 + 800d124: d03c beq.n 800d1a0 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0xa4> + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + 800d126: 4b20 ldr r3, [pc, #128] ; (800d1a8 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0xac>) + 800d128: 2200 movs r2, #0 + 800d12a: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + __ASM volatile ("dsb 0xF":::"memory"); + 800d12e: f3bf 8f4f dsb sy +} + 800d132: bf00 nop + __DSB(); + + ccsidr = SCB->CCSIDR; + 800d134: 4b1c ldr r3, [pc, #112] ; (800d1a8 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0xac>) + 800d136: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 800d13a: 617b str r3, [r7, #20] + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + 800d13c: 697b ldr r3, [r7, #20] + 800d13e: 0b5b lsrs r3, r3, #13 + 800d140: f3c3 030e ubfx r3, r3, #0, #15 + 800d144: 613b str r3, [r7, #16] + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + 800d146: 697b ldr r3, [r7, #20] + 800d148: 08db lsrs r3, r3, #3 + 800d14a: f3c3 0309 ubfx r3, r3, #0, #10 + 800d14e: 60fb str r3, [r7, #12] + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + 800d150: 693b ldr r3, [r7, #16] + 800d152: 015a lsls r2, r3, #5 + 800d154: f643 73e0 movw r3, #16352 ; 0x3fe0 + 800d158: 4013 ands r3, r2 + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + 800d15a: 68fa ldr r2, [r7, #12] + 800d15c: 0792 lsls r2, r2, #30 + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + 800d15e: 4912 ldr r1, [pc, #72] ; (800d1a8 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0xac>) + 800d160: 4313 orrs r3, r2 + 800d162: f8c1 3274 str.w r3, [r1, #628] ; 0x274 + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + 800d166: 68fb ldr r3, [r7, #12] + 800d168: 1e5a subs r2, r3, #1 + 800d16a: 60fa str r2, [r7, #12] + 800d16c: 2b00 cmp r3, #0 + 800d16e: bf14 ite ne + 800d170: 2301 movne r3, #1 + 800d172: 2300 moveq r3, #0 + 800d174: b2db uxtb r3, r3 + 800d176: 2b00 cmp r3, #0 + 800d178: d000 beq.n 800d17c <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0x80> + do { + 800d17a: e7e9 b.n 800d150 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0x54> + } while(sets-- != 0U); + 800d17c: 693b ldr r3, [r7, #16] + 800d17e: 1e5a subs r2, r3, #1 + 800d180: 613a str r2, [r7, #16] + 800d182: 2b00 cmp r3, #0 + 800d184: bf14 ite ne + 800d186: 2301 movne r3, #1 + 800d188: 2300 moveq r3, #0 + 800d18a: b2db uxtb r3, r3 + 800d18c: 2b00 cmp r3, #0 + 800d18e: d000 beq.n 800d192 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0x96> + do { + 800d190: e7d9 b.n 800d146 <_ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE+0x4a> + __ASM volatile ("dsb 0xF":::"memory"); + 800d192: f3bf 8f4f dsb sy +} + 800d196: bf00 nop + __ASM volatile ("isb 0xF":::"memory"); + 800d198: f3bf 8f6f isb sy +} + 800d19c: bf00 nop + + __DSB(); + __ISB(); + #endif +} + 800d19e: bf00 nop + { + SCB_CleanInvalidateDCache(); + } +} + 800d1a0: bf00 nop + 800d1a2: 3718 adds r7, #24 + 800d1a4: 46bd mov sp, r7 + 800d1a6: bd80 pop {r7, pc} + 800d1a8: e000ed00 .word 0xe000ed00 + +0800d1ac <_ZN20TouchGFXGeneratedHAL9blockCopyEPvPKvm>: + +bool TouchGFXGeneratedHAL::blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes) +{ + 800d1ac: b580 push {r7, lr} + 800d1ae: b084 sub sp, #16 + 800d1b0: af00 add r7, sp, #0 + 800d1b2: 60f8 str r0, [r7, #12] + 800d1b4: 60b9 str r1, [r7, #8] + 800d1b6: 607a str r2, [r7, #4] + 800d1b8: 603b str r3, [r7, #0] + return HAL::blockCopy(dest, src, numBytes); + 800d1ba: 68f8 ldr r0, [r7, #12] + 800d1bc: 683b ldr r3, [r7, #0] + 800d1be: 687a ldr r2, [r7, #4] + 800d1c0: 68b9 ldr r1, [r7, #8] + 800d1c2: f000 fdbe bl 800dd42 <_ZN8touchgfx3HAL9blockCopyEPvPKvm> + 800d1c6: 4603 mov r3, r0 +} + 800d1c8: 4618 mov r0, r3 + 800d1ca: 3710 adds r7, #16 + 800d1cc: 46bd mov sp, r7 + 800d1ce: bd80 pop {r7, pc} + +0800d1d0 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv>: + +void TouchGFXGeneratedHAL::InvalidateCache() +{ + 800d1d0: b480 push {r7} + 800d1d2: b087 sub sp, #28 + 800d1d4: af00 add r7, sp, #0 + 800d1d6: 6078 str r0, [r7, #4] + // If the framebuffer is placed in Write Through cached memory (e.g. SRAM) then + // the DCache must be flushed prior to DMA2D accessing it. That's done + // using the function SCB_CleanInvalidateDCache(). Remember to enable "CPU Cache" in the + // "System Core" settings for "Cortex M7" in CubeMX in order for this function call to work. + if (SCB->CCR & SCB_CCR_DC_Msk) + 800d1d8: 4b26 ldr r3, [pc, #152] ; (800d274 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0xa4>) + 800d1da: 695b ldr r3, [r3, #20] + 800d1dc: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 800d1e0: 2b00 cmp r3, #0 + 800d1e2: bf14 ite ne + 800d1e4: 2301 movne r3, #1 + 800d1e6: 2300 moveq r3, #0 + 800d1e8: b2db uxtb r3, r3 + 800d1ea: 2b00 cmp r3, #0 + 800d1ec: d03c beq.n 800d268 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0x98> + SCB->CSSELR = 0U; /* select Level 1 data cache */ + 800d1ee: 4b21 ldr r3, [pc, #132] ; (800d274 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0xa4>) + 800d1f0: 2200 movs r2, #0 + 800d1f2: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + __ASM volatile ("dsb 0xF":::"memory"); + 800d1f6: f3bf 8f4f dsb sy +} + 800d1fa: bf00 nop + ccsidr = SCB->CCSIDR; + 800d1fc: 4b1d ldr r3, [pc, #116] ; (800d274 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0xa4>) + 800d1fe: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 800d202: 617b str r3, [r7, #20] + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + 800d204: 697b ldr r3, [r7, #20] + 800d206: 0b5b lsrs r3, r3, #13 + 800d208: f3c3 030e ubfx r3, r3, #0, #15 + 800d20c: 613b str r3, [r7, #16] + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + 800d20e: 697b ldr r3, [r7, #20] + 800d210: 08db lsrs r3, r3, #3 + 800d212: f3c3 0309 ubfx r3, r3, #0, #10 + 800d216: 60fb str r3, [r7, #12] + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + 800d218: 693b ldr r3, [r7, #16] + 800d21a: 015a lsls r2, r3, #5 + 800d21c: f643 73e0 movw r3, #16352 ; 0x3fe0 + 800d220: 4013 ands r3, r2 + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + 800d222: 68fa ldr r2, [r7, #12] + 800d224: 0792 lsls r2, r2, #30 + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + 800d226: 4913 ldr r1, [pc, #76] ; (800d274 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0xa4>) + 800d228: 4313 orrs r3, r2 + 800d22a: f8c1 3274 str.w r3, [r1, #628] ; 0x274 + } while (ways-- != 0U); + 800d22e: 68fb ldr r3, [r7, #12] + 800d230: 1e5a subs r2, r3, #1 + 800d232: 60fa str r2, [r7, #12] + 800d234: 2b00 cmp r3, #0 + 800d236: bf14 ite ne + 800d238: 2301 movne r3, #1 + 800d23a: 2300 moveq r3, #0 + 800d23c: b2db uxtb r3, r3 + 800d23e: 2b00 cmp r3, #0 + 800d240: d000 beq.n 800d244 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0x74> + do { + 800d242: e7e9 b.n 800d218 <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0x48> + } while(sets-- != 0U); + 800d244: 693b ldr r3, [r7, #16] + 800d246: 1e5a subs r2, r3, #1 + 800d248: 613a str r2, [r7, #16] + 800d24a: 2b00 cmp r3, #0 + 800d24c: bf14 ite ne + 800d24e: 2301 movne r3, #1 + 800d250: 2300 moveq r3, #0 + 800d252: b2db uxtb r3, r3 + 800d254: 2b00 cmp r3, #0 + 800d256: d000 beq.n 800d25a <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0x8a> + do { + 800d258: e7d9 b.n 800d20e <_ZN20TouchGFXGeneratedHAL15InvalidateCacheEv+0x3e> + __ASM volatile ("dsb 0xF":::"memory"); + 800d25a: f3bf 8f4f dsb sy +} + 800d25e: bf00 nop + __ASM volatile ("isb 0xF":::"memory"); + 800d260: f3bf 8f6f isb sy +} + 800d264: bf00 nop +} + 800d266: bf00 nop + { + SCB_CleanInvalidateDCache(); + } +} + 800d268: bf00 nop + 800d26a: 371c adds r7, #28 + 800d26c: 46bd mov sp, r7 + 800d26e: f85d 7b04 ldr.w r7, [sp], #4 + 800d272: 4770 bx lr + 800d274: e000ed00 .word 0xe000ed00 + +0800d278 <_ZN20TouchGFXGeneratedHAL10FlushCacheEv>: + +void TouchGFXGeneratedHAL::FlushCache() +{ + 800d278: b480 push {r7} + 800d27a: b087 sub sp, #28 + 800d27c: af00 add r7, sp, #0 + 800d27e: 6078 str r0, [r7, #4] + // If the framebuffer is placed in Write Through cached memory (e.g. SRAM) then + // the DCache must be flushed prior to DMA2D accessing it. That's done + // using the function SCB_CleanInvalidateDCache(). Remember to enable "CPU Cache" in the + // "System Core" settings for "Cortex M7" in CubeMX in order for this function call to work. + if (SCB->CCR & SCB_CCR_DC_Msk) + 800d280: 4b26 ldr r3, [pc, #152] ; (800d31c <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0xa4>) + 800d282: 695b ldr r3, [r3, #20] + 800d284: f403 3380 and.w r3, r3, #65536 ; 0x10000 + 800d288: 2b00 cmp r3, #0 + 800d28a: bf14 ite ne + 800d28c: 2301 movne r3, #1 + 800d28e: 2300 moveq r3, #0 + 800d290: b2db uxtb r3, r3 + 800d292: 2b00 cmp r3, #0 + 800d294: d03c beq.n 800d310 <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0x98> + SCB->CSSELR = 0U; /* select Level 1 data cache */ + 800d296: 4b21 ldr r3, [pc, #132] ; (800d31c <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0xa4>) + 800d298: 2200 movs r2, #0 + 800d29a: f8c3 2084 str.w r2, [r3, #132] ; 0x84 + __ASM volatile ("dsb 0xF":::"memory"); + 800d29e: f3bf 8f4f dsb sy +} + 800d2a2: bf00 nop + ccsidr = SCB->CCSIDR; + 800d2a4: 4b1d ldr r3, [pc, #116] ; (800d31c <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0xa4>) + 800d2a6: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 800d2aa: 617b str r3, [r7, #20] + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + 800d2ac: 697b ldr r3, [r7, #20] + 800d2ae: 0b5b lsrs r3, r3, #13 + 800d2b0: f3c3 030e ubfx r3, r3, #0, #15 + 800d2b4: 613b str r3, [r7, #16] + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + 800d2b6: 697b ldr r3, [r7, #20] + 800d2b8: 08db lsrs r3, r3, #3 + 800d2ba: f3c3 0309 ubfx r3, r3, #0, #10 + 800d2be: 60fb str r3, [r7, #12] + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + 800d2c0: 693b ldr r3, [r7, #16] + 800d2c2: 015a lsls r2, r3, #5 + 800d2c4: f643 73e0 movw r3, #16352 ; 0x3fe0 + 800d2c8: 4013 ands r3, r2 + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + 800d2ca: 68fa ldr r2, [r7, #12] + 800d2cc: 0792 lsls r2, r2, #30 + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + 800d2ce: 4913 ldr r1, [pc, #76] ; (800d31c <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0xa4>) + 800d2d0: 4313 orrs r3, r2 + 800d2d2: f8c1 3274 str.w r3, [r1, #628] ; 0x274 + } while (ways-- != 0U); + 800d2d6: 68fb ldr r3, [r7, #12] + 800d2d8: 1e5a subs r2, r3, #1 + 800d2da: 60fa str r2, [r7, #12] + 800d2dc: 2b00 cmp r3, #0 + 800d2de: bf14 ite ne + 800d2e0: 2301 movne r3, #1 + 800d2e2: 2300 moveq r3, #0 + 800d2e4: b2db uxtb r3, r3 + 800d2e6: 2b00 cmp r3, #0 + 800d2e8: d000 beq.n 800d2ec <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0x74> + do { + 800d2ea: e7e9 b.n 800d2c0 <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0x48> + } while(sets-- != 0U); + 800d2ec: 693b ldr r3, [r7, #16] + 800d2ee: 1e5a subs r2, r3, #1 + 800d2f0: 613a str r2, [r7, #16] + 800d2f2: 2b00 cmp r3, #0 + 800d2f4: bf14 ite ne + 800d2f6: 2301 movne r3, #1 + 800d2f8: 2300 moveq r3, #0 + 800d2fa: b2db uxtb r3, r3 + 800d2fc: 2b00 cmp r3, #0 + 800d2fe: d000 beq.n 800d302 <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0x8a> + do { + 800d300: e7d9 b.n 800d2b6 <_ZN20TouchGFXGeneratedHAL10FlushCacheEv+0x3e> + __ASM volatile ("dsb 0xF":::"memory"); + 800d302: f3bf 8f4f dsb sy +} + 800d306: bf00 nop + __ASM volatile ("isb 0xF":::"memory"); + 800d308: f3bf 8f6f isb sy +} + 800d30c: bf00 nop +} + 800d30e: bf00 nop + { + SCB_CleanInvalidateDCache(); + } +} + 800d310: bf00 nop + 800d312: 371c adds r7, #28 + 800d314: 46bd mov sp, r7 + 800d316: f85d 7b04 ldr.w r7, [sp], #4 + 800d31a: 4770 bx lr + 800d31c: e000ed00 .word 0xe000ed00 + +0800d320 : + +extern "C" +{ + void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef* hltdc) + { + 800d320: b580 push {r7, lr} + 800d322: b082 sub sp, #8 + 800d324: af00 add r7, sp, #0 + 800d326: 6078 str r0, [r7, #4] + if (!HAL::getInstance()) + 800d328: f7fb fff0 bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800d32c: 4603 mov r3, r0 + 800d32e: 2b00 cmp r3, #0 + 800d330: bf0c ite eq + 800d332: 2301 moveq r3, #1 + 800d334: 2300 movne r3, #0 + 800d336: b2db uxtb r3, r3 + 800d338: 2b00 cmp r3, #0 + 800d33a: d132 bne.n 800d3a2 + { + return; + } + + if (LTDC->LIPCR == lcd_int_active_line) + 800d33c: 4b1b ldr r3, [pc, #108] ; (800d3ac ) + 800d33e: 6c1b ldr r3, [r3, #64] ; 0x40 + 800d340: 4a1b ldr r2, [pc, #108] ; (800d3b0 ) + 800d342: 8812 ldrh r2, [r2, #0] + 800d344: 4293 cmp r3, r2 + 800d346: bf0c ite eq + 800d348: 2301 moveq r3, #1 + 800d34a: 2300 movne r3, #0 + 800d34c: b2db uxtb r3, r3 + 800d34e: 2b00 cmp r3, #0 + 800d350: d017 beq.n 800d382 + { + //entering active area + HAL_LTDC_ProgramLineEvent(hltdc, lcd_int_porch_line); + 800d352: 4b18 ldr r3, [pc, #96] ; (800d3b4 ) + 800d354: 881b ldrh r3, [r3, #0] + 800d356: 4619 mov r1, r3 + 800d358: 6878 ldr r0, [r7, #4] + 800d35a: f7f5 fbd3 bl 8002b04 + HAL::getInstance()->vSync(); + 800d35e: f7fb ffd5 bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800d362: 4603 mov r3, r0 + 800d364: 4618 mov r0, r3 + 800d366: f7ff fd84 bl 800ce72 <_ZN8touchgfx3HAL5vSyncEv> + OSWrappers::signalVSync(); + 800d36a: f7fe fc3f bl 800bbec <_ZN8touchgfx10OSWrappers11signalVSyncEv> + + // Swap frame buffers immediately instead of waiting for the task to be scheduled in. + // Note: task will also swap when it wakes up, but that operation is guarded and will not have + // any effect if already swapped. + HAL::getInstance()->swapFrameBuffers(); + 800d36e: f7fb ffcd bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800d372: 4603 mov r3, r0 + 800d374: 4618 mov r0, r3 + 800d376: f001 f9eb bl 800e750 <_ZN8touchgfx3HAL16swapFrameBuffersEv> + GPIO::set(GPIO::VSYNC_FREQ); + 800d37a: 2000 movs r0, #0 + 800d37c: f7fe f890 bl 800b4a0 <_ZN8touchgfx4GPIO3setENS0_7GPIO_IDE> + 800d380: e010 b.n 800d3a4 + } + else + { + //exiting active area + HAL_LTDC_ProgramLineEvent(hltdc, lcd_int_active_line); + 800d382: 4b0b ldr r3, [pc, #44] ; (800d3b0 ) + 800d384: 881b ldrh r3, [r3, #0] + 800d386: 4619 mov r1, r3 + 800d388: 6878 ldr r0, [r7, #4] + 800d38a: f7f5 fbbb bl 8002b04 + + // Signal to the framework that display update has finished. + HAL::getInstance()->frontPorchEntered(); + 800d38e: f7fb ffbd bl 800930c <_ZN8touchgfx3HAL11getInstanceEv> + 800d392: 4603 mov r3, r0 + 800d394: 4618 mov r0, r3 + 800d396: f7ff fd5e bl 800ce56 <_ZN8touchgfx3HAL17frontPorchEnteredEv> + GPIO::clear(GPIO::VSYNC_FREQ); + 800d39a: 2000 movs r0, #0 + 800d39c: f7fe f88b bl 800b4b6 <_ZN8touchgfx4GPIO5clearENS0_7GPIO_IDE> + 800d3a0: e000 b.n 800d3a4 + return; + 800d3a2: bf00 nop + } + } + 800d3a4: 3708 adds r7, #8 + 800d3a6: 46bd mov sp, r7 + 800d3a8: bd80 pop {r7, pc} + 800d3aa: bf00 nop + 800d3ac: 50001000 .word 0x50001000 + 800d3b0: 240c3d32 .word 0x240c3d32 + 800d3b4: 240c3d34 .word 0x240c3d34 + +0800d3b8 <_ZNK8touchgfx17AbstractPartition18getAllocationCountEv>: + 800d3b8: 8880 ldrh r0, [r0, #4] + 800d3ba: 4770 bx lr + +0800d3bc <_ZN8touchgfx17AbstractPartition5clearEv>: + 800d3bc: 2300 movs r3, #0 + 800d3be: 8083 strh r3, [r0, #4] + 800d3c0: 4770 bx lr + ... + +0800d3c4 <_ZN8touchgfx17AbstractPartition7indexOfEPKv>: + 800d3c4: b5f8 push {r3, r4, r5, r6, r7, lr} + 800d3c6: 6803 ldr r3, [r0, #0] + 800d3c8: 460e mov r6, r1 + 800d3ca: 2100 movs r1, #0 + 800d3cc: 4605 mov r5, r0 + 800d3ce: 6a5b ldr r3, [r3, #36] ; 0x24 + 800d3d0: 4798 blx r3 + 800d3d2: 4604 mov r4, r0 + 800d3d4: 682b ldr r3, [r5, #0] + 800d3d6: 4628 mov r0, r5 + 800d3d8: 1b34 subs r4, r6, r4 + 800d3da: 6a1b ldr r3, [r3, #32] + 800d3dc: b2a4 uxth r4, r4 + 800d3de: 4798 blx r3 + 800d3e0: 88ab ldrh r3, [r5, #4] + 800d3e2: fbb4 f4f0 udiv r4, r4, r0 + 800d3e6: 42a3 cmp r3, r4 + 800d3e8: d805 bhi.n 800d3f6 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x32> + 800d3ea: 4b0e ldr r3, [pc, #56] ; (800d424 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x60>) + 800d3ec: 211d movs r1, #29 + 800d3ee: 4a0e ldr r2, [pc, #56] ; (800d428 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x64>) + 800d3f0: 480e ldr r0, [pc, #56] ; (800d42c <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x68>) + 800d3f2: f00f fcb3 bl 801cd5c <__assert_func> + 800d3f6: 682b ldr r3, [r5, #0] + 800d3f8: 2100 movs r1, #0 + 800d3fa: 4628 mov r0, r5 + 800d3fc: 6a5b ldr r3, [r3, #36] ; 0x24 + 800d3fe: 4798 blx r3 + 800d400: 682b ldr r3, [r5, #0] + 800d402: 4607 mov r7, r0 + 800d404: 4628 mov r0, r5 + 800d406: 6a1b ldr r3, [r3, #32] + 800d408: 4798 blx r3 + 800d40a: 1bf3 subs r3, r6, r7 + 800d40c: b29b uxth r3, r3 + 800d40e: fbb3 f2f0 udiv r2, r3, r0 + 800d412: fb02 3010 mls r0, r2, r0, r3 + 800d416: b118 cbz r0, 800d420 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x5c> + 800d418: 4b05 ldr r3, [pc, #20] ; (800d430 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x6c>) + 800d41a: 211e movs r1, #30 + 800d41c: 4a02 ldr r2, [pc, #8] ; (800d428 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x64>) + 800d41e: e7e7 b.n 800d3f0 <_ZN8touchgfx17AbstractPartition7indexOfEPKv+0x2c> + 800d420: 4620 mov r0, r4 + 800d422: bdf8 pop {r3, r4, r5, r6, r7, pc} + 800d424: 0801f394 .word 0x0801f394 + 800d428: 0801f502 .word 0x0801f502 + 800d42c: 0801f3a9 .word 0x0801f3a9 + 800d430: 0801f3d7 .word 0x0801f3d7 + +0800d434 <_ZN8touchgfx17AbstractPartition8allocateEt>: + 800d434: b538 push {r3, r4, r5, lr} + 800d436: 6803 ldr r3, [r0, #0] + 800d438: 460d mov r5, r1 + 800d43a: 4604 mov r4, r0 + 800d43c: 6a1b ldr r3, [r3, #32] + 800d43e: 4798 blx r3 + 800d440: 4285 cmp r5, r0 + 800d442: d905 bls.n 800d450 <_ZN8touchgfx17AbstractPartition8allocateEt+0x1c> + 800d444: 4b0c ldr r3, [pc, #48] ; (800d478 <_ZN8touchgfx17AbstractPartition8allocateEt+0x44>) + 800d446: 212f movs r1, #47 ; 0x2f + 800d448: 4a0c ldr r2, [pc, #48] ; (800d47c <_ZN8touchgfx17AbstractPartition8allocateEt+0x48>) + 800d44a: 480d ldr r0, [pc, #52] ; (800d480 <_ZN8touchgfx17AbstractPartition8allocateEt+0x4c>) + 800d44c: f00f fc86 bl 801cd5c <__assert_func> + 800d450: 6823 ldr r3, [r4, #0] + 800d452: 4620 mov r0, r4 + 800d454: 88a5 ldrh r5, [r4, #4] + 800d456: 69db ldr r3, [r3, #28] + 800d458: 4798 blx r3 + 800d45a: 4285 cmp r5, r0 + 800d45c: d303 bcc.n 800d466 <_ZN8touchgfx17AbstractPartition8allocateEt+0x32> + 800d45e: 4b09 ldr r3, [pc, #36] ; (800d484 <_ZN8touchgfx17AbstractPartition8allocateEt+0x50>) + 800d460: 2130 movs r1, #48 ; 0x30 + 800d462: 4a06 ldr r2, [pc, #24] ; (800d47c <_ZN8touchgfx17AbstractPartition8allocateEt+0x48>) + 800d464: e7f1 b.n 800d44a <_ZN8touchgfx17AbstractPartition8allocateEt+0x16> + 800d466: 6823 ldr r3, [r4, #0] + 800d468: 4620 mov r0, r4 + 800d46a: 88a1 ldrh r1, [r4, #4] + 800d46c: 6a5b ldr r3, [r3, #36] ; 0x24 + 800d46e: 4798 blx r3 + 800d470: 88a3 ldrh r3, [r4, #4] + 800d472: 3301 adds r3, #1 + 800d474: 80a3 strh r3, [r4, #4] + 800d476: bd38 pop {r3, r4, r5, pc} + 800d478: 0801f451 .word 0x0801f451 + 800d47c: 0801f545 .word 0x0801f545 + 800d480: 0801f3a9 .word 0x0801f3a9 + 800d484: 0801f468 .word 0x0801f468 + +0800d488 <_ZN8touchgfx17AbstractPartition10allocateAtEtt>: + 800d488: b570 push {r4, r5, r6, lr} + 800d48a: 6803 ldr r3, [r0, #0] + 800d48c: 4616 mov r6, r2 + 800d48e: 4604 mov r4, r0 + 800d490: 460d mov r5, r1 + 800d492: 6a1b ldr r3, [r3, #32] + 800d494: 4798 blx r3 + 800d496: 4286 cmp r6, r0 + 800d498: d905 bls.n 800d4a6 <_ZN8touchgfx17AbstractPartition10allocateAtEtt+0x1e> + 800d49a: 4b06 ldr r3, [pc, #24] ; (800d4b4 <_ZN8touchgfx17AbstractPartition10allocateAtEtt+0x2c>) + 800d49c: 2139 movs r1, #57 ; 0x39 + 800d49e: 4a06 ldr r2, [pc, #24] ; (800d4b8 <_ZN8touchgfx17AbstractPartition10allocateAtEtt+0x30>) + 800d4a0: 4806 ldr r0, [pc, #24] ; (800d4bc <_ZN8touchgfx17AbstractPartition10allocateAtEtt+0x34>) + 800d4a2: f00f fc5b bl 801cd5c <__assert_func> + 800d4a6: 6823 ldr r3, [r4, #0] + 800d4a8: 4629 mov r1, r5 + 800d4aa: 4620 mov r0, r4 + 800d4ac: 6a5b ldr r3, [r3, #36] ; 0x24 + 800d4ae: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 800d4b2: 4718 bx r3 + 800d4b4: 0801f451 .word 0x0801f451 + 800d4b8: 0801f4b8 .word 0x0801f4b8 + 800d4bc: 0801f3a9 .word 0x0801f3a9 + +0800d4c0 <_ZN8touchgfx17AbstractPartitionD1Ev>: + 800d4c0: 4770 bx lr + ... + +0800d4c4 <_ZN8touchgfx17AbstractPartitionC1Ev>: + 800d4c4: 4a02 ldr r2, [pc, #8] ; (800d4d0 <_ZN8touchgfx17AbstractPartitionC1Ev+0xc>) + 800d4c6: 6002 str r2, [r0, #0] + 800d4c8: 2200 movs r2, #0 + 800d4ca: 8082 strh r2, [r0, #4] + 800d4cc: 4770 bx lr + 800d4ce: bf00 nop + 800d4d0: 0801f48c .word 0x0801f48c + +0800d4d4 <_ZN8touchgfx9Container13getFirstChildEv>: + 800d4d4: 6a80 ldr r0, [r0, #40] ; 0x28 + 800d4d6: 4770 bx lr + +0800d4d8 <_ZN8touchgfx9Container8containsERKNS_8DrawableE>: + 800d4d8: 6a83 ldr r3, [r0, #40] ; 0x28 + 800d4da: 2000 movs r0, #0 + 800d4dc: b12b cbz r3, 800d4ea <_ZN8touchgfx9Container8containsERKNS_8DrawableE+0x12> + 800d4de: b920 cbnz r0, 800d4ea <_ZN8touchgfx9Container8containsERKNS_8DrawableE+0x12> + 800d4e0: 1a5a subs r2, r3, r1 + 800d4e2: 699b ldr r3, [r3, #24] + 800d4e4: 4250 negs r0, r2 + 800d4e6: 4150 adcs r0, r2 + 800d4e8: e7f8 b.n 800d4dc <_ZN8touchgfx9Container8containsERKNS_8DrawableE+0x4> + 800d4ea: 4770 bx lr + +0800d4ec <_ZN8touchgfx9Container9removeAllEv>: + 800d4ec: 2200 movs r2, #0 + 800d4ee: 6a83 ldr r3, [r0, #40] ; 0x28 + 800d4f0: b123 cbz r3, 800d4fc <_ZN8touchgfx9Container9removeAllEv+0x10> + 800d4f2: 6999 ldr r1, [r3, #24] + 800d4f4: 6281 str r1, [r0, #40] ; 0x28 + 800d4f6: e9c3 2205 strd r2, r2, [r3, #20] + 800d4fa: e7f8 b.n 800d4ee <_ZN8touchgfx9Container9removeAllEv+0x2> + 800d4fc: 4770 bx lr + +0800d4fe <_ZN8touchgfx9Container6unlinkEv>: + 800d4fe: 2300 movs r3, #0 + 800d500: 6283 str r3, [r0, #40] ; 0x28 + 800d502: 4770 bx lr + +0800d504 <_ZNK8touchgfx9Container12getSolidRectEv>: + 800d504: 2200 movs r2, #0 + 800d506: 8002 strh r2, [r0, #0] + 800d508: 8042 strh r2, [r0, #2] + 800d50a: 8082 strh r2, [r0, #4] + 800d50c: 80c2 strh r2, [r0, #6] + 800d50e: 4770 bx lr + +0800d510 <_ZN8touchgfx9Container20moveChildrenRelativeEss>: + 800d510: b570 push {r4, r5, r6, lr} + 800d512: 460d mov r5, r1 + 800d514: 4616 mov r6, r2 + 800d516: 6a84 ldr r4, [r0, #40] ; 0x28 + 800d518: b13c cbz r4, 800d52a <_ZN8touchgfx9Container20moveChildrenRelativeEss+0x1a> + 800d51a: 6823 ldr r3, [r4, #0] + 800d51c: 4620 mov r0, r4 + 800d51e: 4632 mov r2, r6 + 800d520: 4629 mov r1, r5 + 800d522: 6d5b ldr r3, [r3, #84] ; 0x54 + 800d524: 4798 blx r3 + 800d526: 69a4 ldr r4, [r4, #24] + 800d528: e7f6 b.n 800d518 <_ZN8touchgfx9Container20moveChildrenRelativeEss+0x8> + 800d52a: bd70 pop {r4, r5, r6, pc} + +0800d52c <_ZN8touchgfx9Container12forEachChildEPNS_15GenericCallbackIRNS_8DrawableEvvEE>: + 800d52c: b538 push {r3, r4, r5, lr} + 800d52e: 460d mov r5, r1 + 800d530: 6a84 ldr r4, [r0, #40] ; 0x28 + 800d532: b134 cbz r4, 800d542 <_ZN8touchgfx9Container12forEachChildEPNS_15GenericCallbackIRNS_8DrawableEvvEE+0x16> + 800d534: 682b ldr r3, [r5, #0] + 800d536: 4621 mov r1, r4 + 800d538: 4628 mov r0, r5 + 800d53a: 689b ldr r3, [r3, #8] + 800d53c: 4798 blx r3 + 800d53e: 69a4 ldr r4, [r4, #24] + 800d540: e7f7 b.n 800d532 <_ZN8touchgfx9Container12forEachChildEPNS_15GenericCallbackIRNS_8DrawableEvvEE+0x6> + 800d542: bd38 pop {r3, r4, r5, pc} + +0800d544 <_ZNK8touchgfx9Container17invalidateContentEv>: + 800d544: b510 push {r4, lr} + 800d546: 6a84 ldr r4, [r0, #40] ; 0x28 + 800d548: b12c cbz r4, 800d556 <_ZNK8touchgfx9Container17invalidateContentEv+0x12> + 800d54a: 6823 ldr r3, [r4, #0] + 800d54c: 4620 mov r0, r4 + 800d54e: 699b ldr r3, [r3, #24] + 800d550: 4798 blx r3 + 800d552: 69a4 ldr r4, [r4, #24] + 800d554: e7f8 b.n 800d548 <_ZNK8touchgfx9Container17invalidateContentEv+0x4> + 800d556: bd10 pop {r4, pc} + +0800d558 <_ZN8touchgfx9Container6removeERNS_8DrawableE>: + 800d558: 6a83 ldr r3, [r0, #40] ; 0x28 + 800d55a: b19b cbz r3, 800d584 <_ZN8touchgfx9Container6removeERNS_8DrawableE+0x2c> + 800d55c: 428b cmp r3, r1 + 800d55e: d109 bne.n 800d574 <_ZN8touchgfx9Container6removeERNS_8DrawableE+0x1c> + 800d560: 699a ldr r2, [r3, #24] + 800d562: 2100 movs r1, #0 + 800d564: 6159 str r1, [r3, #20] + 800d566: 6282 str r2, [r0, #40] ; 0x28 + 800d568: b902 cbnz r2, 800d56c <_ZN8touchgfx9Container6removeERNS_8DrawableE+0x14> + 800d56a: 4770 bx lr + 800d56c: 6199 str r1, [r3, #24] + 800d56e: 4770 bx lr + 800d570: 4613 mov r3, r2 + 800d572: b13a cbz r2, 800d584 <_ZN8touchgfx9Container6removeERNS_8DrawableE+0x2c> + 800d574: 699a ldr r2, [r3, #24] + 800d576: 428a cmp r2, r1 + 800d578: d1fa bne.n 800d570 <_ZN8touchgfx9Container6removeERNS_8DrawableE+0x18> + 800d57a: 698a ldr r2, [r1, #24] + 800d57c: 619a str r2, [r3, #24] + 800d57e: 2300 movs r3, #0 + 800d580: e9c1 3305 strd r3, r3, [r1, #20] + 800d584: 4770 bx lr + +0800d586 <_ZN8touchgfx9Container6insertEPNS_8DrawableERS1_>: + 800d586: b410 push {r4} + 800d588: 6a83 ldr r3, [r0, #40] ; 0x28 + 800d58a: 4604 mov r4, r0 + 800d58c: b92b cbnz r3, 800d59a <_ZN8touchgfx9Container6insertEPNS_8DrawableERS1_+0x14> + 800d58e: 6803 ldr r3, [r0, #0] + 800d590: 4611 mov r1, r2 + 800d592: f85d 4b04 ldr.w r4, [sp], #4 + 800d596: 6e1b ldr r3, [r3, #96] ; 0x60 + 800d598: 4718 bx r3 + 800d59a: b941 cbnz r1, 800d5ae <_ZN8touchgfx9Container6insertEPNS_8DrawableERS1_+0x28> + 800d59c: 6193 str r3, [r2, #24] + 800d59e: 6282 str r2, [r0, #40] ; 0x28 + 800d5a0: 6154 str r4, [r2, #20] + 800d5a2: f85d 4b04 ldr.w r4, [sp], #4 + 800d5a6: 4770 bx lr + 800d5a8: 4603 mov r3, r0 + 800d5aa: 2800 cmp r0, #0 + 800d5ac: d0f9 beq.n 800d5a2 <_ZN8touchgfx9Container6insertEPNS_8DrawableERS1_+0x1c> + 800d5ae: 4299 cmp r1, r3 + 800d5b0: 6998 ldr r0, [r3, #24] + 800d5b2: d1f9 bne.n 800d5a8 <_ZN8touchgfx9Container6insertEPNS_8DrawableERS1_+0x22> + 800d5b4: 6190 str r0, [r2, #24] + 800d5b6: 618a str r2, [r1, #24] + 800d5b8: e7f2 b.n 800d5a0 <_ZN8touchgfx9Container6insertEPNS_8DrawableERS1_+0x1a> + ... + +0800d5bc <_ZN8touchgfx9Container3addERNS_8DrawableE>: + 800d5bc: 4288 cmp r0, r1 + 800d5be: b508 push {r3, lr} + 800d5c0: d105 bne.n 800d5ce <_ZN8touchgfx9Container3addERNS_8DrawableE+0x12> + 800d5c2: 4b11 ldr r3, [pc, #68] ; (800d608 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x4c>) + 800d5c4: 2120 movs r1, #32 + 800d5c6: 4a11 ldr r2, [pc, #68] ; (800d60c <_ZN8touchgfx9Container3addERNS_8DrawableE+0x50>) + 800d5c8: 4811 ldr r0, [pc, #68] ; (800d610 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x54>) + 800d5ca: f00f fbc7 bl 801cd5c <__assert_func> + 800d5ce: 694b ldr r3, [r1, #20] + 800d5d0: b11b cbz r3, 800d5da <_ZN8touchgfx9Container3addERNS_8DrawableE+0x1e> + 800d5d2: 4b10 ldr r3, [pc, #64] ; (800d614 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x58>) + 800d5d4: 2121 movs r1, #33 ; 0x21 + 800d5d6: 4a0d ldr r2, [pc, #52] ; (800d60c <_ZN8touchgfx9Container3addERNS_8DrawableE+0x50>) + 800d5d8: e7f6 b.n 800d5c8 <_ZN8touchgfx9Container3addERNS_8DrawableE+0xc> + 800d5da: e9c1 0305 strd r0, r3, [r1, #20] + 800d5de: 6a83 ldr r3, [r0, #40] ; 0x28 + 800d5e0: b913 cbnz r3, 800d5e8 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x2c> + 800d5e2: 6281 str r1, [r0, #40] ; 0x28 + 800d5e4: bd08 pop {r3, pc} + 800d5e6: 4613 mov r3, r2 + 800d5e8: 699a ldr r2, [r3, #24] + 800d5ea: b12a cbz r2, 800d5f8 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x3c> + 800d5ec: 428b cmp r3, r1 + 800d5ee: d1fa bne.n 800d5e6 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x2a> + 800d5f0: 4b09 ldr r3, [pc, #36] ; (800d618 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x5c>) + 800d5f2: 2132 movs r1, #50 ; 0x32 + 800d5f4: 4a05 ldr r2, [pc, #20] ; (800d60c <_ZN8touchgfx9Container3addERNS_8DrawableE+0x50>) + 800d5f6: e7e7 b.n 800d5c8 <_ZN8touchgfx9Container3addERNS_8DrawableE+0xc> + 800d5f8: 428b cmp r3, r1 + 800d5fa: d103 bne.n 800d604 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x48> + 800d5fc: 4b06 ldr r3, [pc, #24] ; (800d618 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x5c>) + 800d5fe: 2135 movs r1, #53 ; 0x35 + 800d600: 4a02 ldr r2, [pc, #8] ; (800d60c <_ZN8touchgfx9Container3addERNS_8DrawableE+0x50>) + 800d602: e7e1 b.n 800d5c8 <_ZN8touchgfx9Container3addERNS_8DrawableE+0xc> + 800d604: 6199 str r1, [r3, #24] + 800d606: e7ed b.n 800d5e4 <_ZN8touchgfx9Container3addERNS_8DrawableE+0x28> + 800d608: 0801f583 .word 0x0801f583 + 800d60c: 0801f6dc .word 0x0801f6dc + 800d610: 0801f5af .word 0x0801f5af + 800d614: 0801f5e2 .word 0x0801f5e2 + 800d618: 0801f618 .word 0x0801f618 + +0800d61c <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE>: + 800d61c: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 800d620: 461f mov r7, r3 + 800d622: f890 3024 ldrb.w r3, [r0, #36] ; 0x24 + 800d626: 460d mov r5, r1 + 800d628: 4616 mov r6, r2 + 800d62a: b103 cbz r3, 800d62e <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x12> + 800d62c: 6038 str r0, [r7, #0] + 800d62e: 6a84 ldr r4, [r0, #40] ; 0x28 + 800d630: b314 cbz r4, 800d678 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x5c> + 800d632: f894 3025 ldrb.w r3, [r4, #37] ; 0x25 + 800d636: b1eb cbz r3, 800d674 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x58> + 800d638: f9b4 1004 ldrsh.w r1, [r4, #4] + 800d63c: 428d cmp r5, r1 + 800d63e: db19 blt.n 800d674 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x58> + 800d640: b289 uxth r1, r1 + 800d642: 8923 ldrh r3, [r4, #8] + 800d644: 440b add r3, r1 + 800d646: b21b sxth r3, r3 + 800d648: 429d cmp r5, r3 + 800d64a: da13 bge.n 800d674 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x58> + 800d64c: f9b4 2006 ldrsh.w r2, [r4, #6] + 800d650: 4296 cmp r6, r2 + 800d652: db0f blt.n 800d674 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x58> + 800d654: b292 uxth r2, r2 + 800d656: 8963 ldrh r3, [r4, #10] + 800d658: 4413 add r3, r2 + 800d65a: b21b sxth r3, r3 + 800d65c: 429e cmp r6, r3 + 800d65e: da09 bge.n 800d674 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x58> + 800d660: 6823 ldr r3, [r4, #0] + 800d662: 1ab2 subs r2, r6, r2 + 800d664: 1a69 subs r1, r5, r1 + 800d666: 4620 mov r0, r4 + 800d668: f8d3 8024 ldr.w r8, [r3, #36] ; 0x24 + 800d66c: b212 sxth r2, r2 + 800d66e: 463b mov r3, r7 + 800d670: b209 sxth r1, r1 + 800d672: 47c0 blx r8 + 800d674: 69a4 ldr r4, [r4, #24] + 800d676: e7db b.n 800d630 <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE+0x14> + 800d678: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + +0800d67c <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_>: + 800d67c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800d680: 4c6d ldr r4, [pc, #436] ; (800d838 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x1bc>) + 800d682: b0a1 sub sp, #132 ; 0x84 + 800d684: 4606 mov r6, r0 + 800d686: 6824 ldr r4, [r4, #0] + 800d688: 9d2a ldr r5, [sp, #168] ; 0xa8 + 800d68a: f894 9049 ldrb.w r9, [r4, #73] ; 0x49 + 800d68e: 2400 movs r4, #0 + 800d690: 9303 str r3, [sp, #12] + 800d692: 802c strh r4, [r5, #0] + 800d694: 9d2b ldr r5, [sp, #172] ; 0xac + 800d696: 802c strh r4, [r5, #0] + 800d698: 601c str r4, [r3, #0] + 800d69a: e9cd 1201 strd r1, r2, [sp, #4] + 800d69e: f7ff ffbd bl 800d61c <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE> + 800d6a2: f1b9 0f03 cmp.w r9, #3 + 800d6a6: f340 80c1 ble.w 800d82c <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x1b0> + 800d6aa: 4631 mov r1, r6 + 800d6ac: a80c add r0, sp, #48 ; 0x30 + 800d6ae: f003 ff01 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 800d6b2: f9bd 3030 ldrsh.w r3, [sp, #48] ; 0x30 + 800d6b6: 9306 str r3, [sp, #24] + 800d6b8: f9bd 3032 ldrsh.w r3, [sp, #50] ; 0x32 + 800d6bc: 9307 str r3, [sp, #28] + 800d6be: 9b03 ldr r3, [sp, #12] + 800d6c0: f8d3 a000 ldr.w sl, [r3] + 800d6c4: f1ba 0f00 cmp.w sl, #0 + 800d6c8: f000 80b3 beq.w 800d832 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x1b6> + 800d6cc: 4651 mov r1, sl + 800d6ce: a810 add r0, sp, #64 ; 0x40 + 800d6d0: f003 fef0 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 800d6d4: 2002 movs r0, #2 + 800d6d6: f9bd 1044 ldrsh.w r1, [sp, #68] ; 0x44 + 800d6da: 9b01 ldr r3, [sp, #4] + 800d6dc: 9a06 ldr r2, [sp, #24] + 800d6de: fb91 f1f0 sdiv r1, r1, r0 + 800d6e2: 189d adds r5, r3, r2 + 800d6e4: f9bd 3040 ldrsh.w r3, [sp, #64] ; 0x40 + 800d6e8: 9a07 ldr r2, [sp, #28] + 800d6ea: 4419 add r1, r3 + 800d6ec: 9b02 ldr r3, [sp, #8] + 800d6ee: 4413 add r3, r2 + 800d6f0: f9bd 2046 ldrsh.w r2, [sp, #70] ; 0x46 + 800d6f4: 1a6d subs r5, r5, r1 + 800d6f6: f9bd 1042 ldrsh.w r1, [sp, #66] ; 0x42 + 800d6fa: fb92 f2f0 sdiv r2, r2, r0 + 800d6fe: 440a add r2, r1 + 800d700: 1a9b subs r3, r3, r2 + 800d702: 435b muls r3, r3 + 800d704: fb05 3505 mla r5, r5, r5, r3 + 800d708: 4f4c ldr r7, [pc, #304] ; (800d83c <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x1c0>) + 800d70a: ac10 add r4, sp, #64 ; 0x40 + 800d70c: f1b9 0f0c cmp.w r9, #12 + 800d710: cf0f ldmia r7!, {r0, r1, r2, r3} + 800d712: c40f stmia r4!, {r0, r1, r2, r3} + 800d714: cf0f ldmia r7!, {r0, r1, r2, r3} + 800d716: c40f stmia r4!, {r0, r1, r2, r3} + 800d718: cf0f ldmia r7!, {r0, r1, r2, r3} + 800d71a: c40f stmia r4!, {r0, r1, r2, r3} + 800d71c: e897 000f ldmia.w r7, {r0, r1, r2, r3} + 800d720: e884 000f stmia.w r4, {r0, r1, r2, r3} + 800d724: f04f 0303 mov.w r3, #3 + 800d728: bfd8 it le + 800d72a: f109 32ff addle.w r2, r9, #4294967295 + 800d72e: f04f 0400 mov.w r4, #0 + 800d732: f8cd 9000 str.w r9, [sp] + 800d736: bfcc ite gt + 800d738: 4698 movgt r8, r3 + 800d73a: fb92 f8f3 sdivle r8, r2, r3 + 800d73e: 1c63 adds r3, r4, #1 + 800d740: aa10 add r2, sp, #64 ; 0x40 + 800d742: f004 0401 and.w r4, r4, #1 + 800d746: f04f 0b00 mov.w fp, #0 + 800d74a: 9308 str r3, [sp, #32] + 800d74c: 9b00 ldr r3, [sp, #0] + 800d74e: eb02 1444 add.w r4, r2, r4, lsl #5 + 800d752: fb93 f3f8 sdiv r3, r3, r8 + 800d756: 3404 adds r4, #4 + 800d758: b29b uxth r3, r3 + 800d75a: 9304 str r3, [sp, #16] + 800d75c: 9a04 ldr r2, [sp, #16] + 800d75e: f854 3c04 ldr.w r3, [r4, #-4] + 800d762: fb13 f302 smulbb r3, r3, r2 + 800d766: 9a01 ldr r2, [sp, #4] + 800d768: b29b uxth r3, r3 + 800d76a: 1899 adds r1, r3, r2 + 800d76c: 9305 str r3, [sp, #20] + 800d76e: f9b6 3004 ldrsh.w r3, [r6, #4] + 800d772: b209 sxth r1, r1 + 800d774: 4299 cmp r1, r3 + 800d776: db4d blt.n 800d814 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x198> + 800d778: 8932 ldrh r2, [r6, #8] + 800d77a: 4413 add r3, r2 + 800d77c: b21b sxth r3, r3 + 800d77e: 4299 cmp r1, r3 + 800d780: da48 bge.n 800d814 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x198> + 800d782: 9b04 ldr r3, [sp, #16] + 800d784: 6827 ldr r7, [r4, #0] + 800d786: fb17 f703 smulbb r7, r7, r3 + 800d78a: 9b02 ldr r3, [sp, #8] + 800d78c: b2bf uxth r7, r7 + 800d78e: 18fa adds r2, r7, r3 + 800d790: f9b6 3006 ldrsh.w r3, [r6, #6] + 800d794: b212 sxth r2, r2 + 800d796: 429a cmp r2, r3 + 800d798: db3c blt.n 800d814 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x198> + 800d79a: 8970 ldrh r0, [r6, #10] + 800d79c: 4403 add r3, r0 + 800d79e: b21b sxth r3, r3 + 800d7a0: 429a cmp r2, r3 + 800d7a2: da37 bge.n 800d814 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x198> + 800d7a4: 2300 movs r3, #0 + 800d7a6: 4630 mov r0, r6 + 800d7a8: 930b str r3, [sp, #44] ; 0x2c + 800d7aa: ab0b add r3, sp, #44 ; 0x2c + 800d7ac: f7ff ff36 bl 800d61c <_ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE> + 800d7b0: 9a0b ldr r2, [sp, #44] ; 0x2c + 800d7b2: b37a cbz r2, 800d814 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x198> + 800d7b4: 4552 cmp r2, sl + 800d7b6: d02d beq.n 800d814 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x198> + 800d7b8: 4611 mov r1, r2 + 800d7ba: a80e add r0, sp, #56 ; 0x38 + 800d7bc: 9209 str r2, [sp, #36] ; 0x24 + 800d7be: f003 fe79 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 800d7c2: f04f 0e02 mov.w lr, #2 + 800d7c6: f9bd 103c ldrsh.w r1, [sp, #60] ; 0x3c + 800d7ca: 9a06 ldr r2, [sp, #24] + 800d7cc: f9bd 0038 ldrsh.w r0, [sp, #56] ; 0x38 + 800d7d0: 9b01 ldr r3, [sp, #4] + 800d7d2: f9bd c03e ldrsh.w ip, [sp, #62] ; 0x3e + 800d7d6: 4413 add r3, r2 + 800d7d8: 9a07 ldr r2, [sp, #28] + 800d7da: fb91 f1fe sdiv r1, r1, lr + 800d7de: fb9c fcfe sdiv ip, ip, lr + 800d7e2: 4401 add r1, r0 + 800d7e4: 1a58 subs r0, r3, r1 + 800d7e6: 9b02 ldr r3, [sp, #8] + 800d7e8: f9bd 103a ldrsh.w r1, [sp, #58] ; 0x3a + 800d7ec: 4413 add r3, r2 + 800d7ee: 9a09 ldr r2, [sp, #36] ; 0x24 + 800d7f0: 448c add ip, r1 + 800d7f2: eba3 030c sub.w r3, r3, ip + 800d7f6: 435b muls r3, r3 + 800d7f8: fb00 3300 mla r3, r0, r0, r3 + 800d7fc: 42ab cmp r3, r5 + 800d7fe: d208 bcs.n 800d812 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x196> + 800d800: 990b ldr r1, [sp, #44] ; 0x2c + 800d802: 461d mov r5, r3 + 800d804: 9803 ldr r0, [sp, #12] + 800d806: 6001 str r1, [r0, #0] + 800d808: 992a ldr r1, [sp, #168] ; 0xa8 + 800d80a: 9805 ldr r0, [sp, #20] + 800d80c: 8008 strh r0, [r1, #0] + 800d80e: 992b ldr r1, [sp, #172] ; 0xac + 800d810: 800f strh r7, [r1, #0] + 800d812: 4692 mov sl, r2 + 800d814: f10b 0b01 add.w fp, fp, #1 + 800d818: 3408 adds r4, #8 + 800d81a: f1bb 0f04 cmp.w fp, #4 + 800d81e: d19d bne.n 800d75c <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0xe0> + 800d820: 9b00 ldr r3, [sp, #0] + 800d822: 9c08 ldr r4, [sp, #32] + 800d824: 444b add r3, r9 + 800d826: 4544 cmp r4, r8 + 800d828: 9300 str r3, [sp, #0] + 800d82a: d188 bne.n 800d73e <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0xc2> + 800d82c: b021 add sp, #132 ; 0x84 + 800d82e: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800d832: f04f 35ff mov.w r5, #4294967295 + 800d836: e767 b.n 800d708 <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_+0x8c> + 800d838: 240c3d44 .word 0x240c3d44 + 800d83c: 0801ebac .word 0x0801ebac + +0800d840 <_ZN8touchgfx4RectaNERKS0_>: + 800d840: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800d844: f9b1 7000 ldrsh.w r7, [r1] + 800d848: 888c ldrh r4, [r1, #4] + 800d84a: f9b0 9000 ldrsh.w r9, [r0] + 800d84e: 443c add r4, r7 + 800d850: b2a4 uxth r4, r4 + 800d852: fa0f f884 sxth.w r8, r4 + 800d856: 45c1 cmp r9, r8 + 800d858: da2f bge.n 800d8ba <_ZN8touchgfx4RectaNERKS0_+0x7a> + 800d85a: 8882 ldrh r2, [r0, #4] + 800d85c: 444a add r2, r9 + 800d85e: b292 uxth r2, r2 + 800d860: fa0f fe82 sxth.w lr, r2 + 800d864: 4577 cmp r7, lr + 800d866: da28 bge.n 800d8ba <_ZN8touchgfx4RectaNERKS0_+0x7a> + 800d868: f9b1 5002 ldrsh.w r5, [r1, #2] + 800d86c: 88cb ldrh r3, [r1, #6] + 800d86e: f9b0 6002 ldrsh.w r6, [r0, #2] + 800d872: 442b add r3, r5 + 800d874: b21b sxth r3, r3 + 800d876: 429e cmp r6, r3 + 800d878: da1f bge.n 800d8ba <_ZN8touchgfx4RectaNERKS0_+0x7a> + 800d87a: 88c3 ldrh r3, [r0, #6] + 800d87c: 4433 add r3, r6 + 800d87e: b29b uxth r3, r3 + 800d880: fa0f fc83 sxth.w ip, r3 + 800d884: 4565 cmp r5, ip + 800d886: da18 bge.n 800d8ba <_ZN8touchgfx4RectaNERKS0_+0x7a> + 800d888: 454f cmp r7, r9 + 800d88a: bfb8 it lt + 800d88c: 464f movlt r7, r9 + 800d88e: 42b5 cmp r5, r6 + 800d890: bfb8 it lt + 800d892: 4635 movlt r5, r6 + 800d894: 45f0 cmp r8, lr + 800d896: bfd8 it le + 800d898: 4622 movle r2, r4 + 800d89a: 1bd2 subs r2, r2, r7 + 800d89c: 8082 strh r2, [r0, #4] + 800d89e: 884a ldrh r2, [r1, #2] + 800d8a0: 88c9 ldrh r1, [r1, #6] + 800d8a2: 8007 strh r7, [r0, #0] + 800d8a4: 440a add r2, r1 + 800d8a6: 8045 strh r5, [r0, #2] + 800d8a8: b292 uxth r2, r2 + 800d8aa: b211 sxth r1, r2 + 800d8ac: 458c cmp ip, r1 + 800d8ae: bfa8 it ge + 800d8b0: 4613 movge r3, r2 + 800d8b2: 1b5b subs r3, r3, r5 + 800d8b4: 80c3 strh r3, [r0, #6] + 800d8b6: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800d8ba: 2300 movs r3, #0 + 800d8bc: 8003 strh r3, [r0, #0] + 800d8be: 8043 strh r3, [r0, #2] + 800d8c0: 8083 strh r3, [r0, #4] + 800d8c2: 80c3 strh r3, [r0, #6] + 800d8c4: e7f7 b.n 800d8b6 <_ZN8touchgfx4RectaNERKS0_+0x76> + +0800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv>: + 800d8c6: f9b0 3004 ldrsh.w r3, [r0, #4] + 800d8ca: 2b00 cmp r3, #0 + 800d8cc: dd06 ble.n 800d8dc <_ZNK8touchgfx4Rect7isEmptyEv+0x16> + 800d8ce: f9b0 0006 ldrsh.w r0, [r0, #6] + 800d8d2: 2800 cmp r0, #0 + 800d8d4: bfcc ite gt + 800d8d6: 2000 movgt r0, #0 + 800d8d8: 2001 movle r0, #1 + 800d8da: 4770 bx lr + 800d8dc: 2001 movs r0, #1 + 800d8de: 4770 bx lr + +0800d8e0 <_ZNK8touchgfx9Container16getContainedAreaEv>: + 800d8e0: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 800d8e4: 2300 movs r3, #0 + 800d8e6: 4604 mov r4, r0 + 800d8e8: 6a8d ldr r5, [r1, #40] ; 0x28 + 800d8ea: 8003 strh r3, [r0, #0] + 800d8ec: 8043 strh r3, [r0, #2] + 800d8ee: 8083 strh r3, [r0, #4] + 800d8f0: 80c3 strh r3, [r0, #6] + 800d8f2: 2d00 cmp r5, #0 + 800d8f4: d040 beq.n 800d978 <_ZNK8touchgfx9Container16getContainedAreaEv+0x98> + 800d8f6: 1d28 adds r0, r5, #4 + 800d8f8: f7ff ffe5 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 800d8fc: b988 cbnz r0, 800d922 <_ZNK8touchgfx9Container16getContainedAreaEv+0x42> + 800d8fe: 4620 mov r0, r4 + 800d900: f7ff ffe1 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 800d904: f9b5 2004 ldrsh.w r2, [r5, #4] + 800d908: f9b5 3006 ldrsh.w r3, [r5, #6] + 800d90c: f9b5 e008 ldrsh.w lr, [r5, #8] + 800d910: f9b5 c00a ldrsh.w ip, [r5, #10] + 800d914: b138 cbz r0, 800d926 <_ZNK8touchgfx9Container16getContainedAreaEv+0x46> + 800d916: 8022 strh r2, [r4, #0] + 800d918: 8063 strh r3, [r4, #2] + 800d91a: f8a4 e004 strh.w lr, [r4, #4] + 800d91e: f8a4 c006 strh.w ip, [r4, #6] + 800d922: 69ad ldr r5, [r5, #24] + 800d924: e7e5 b.n 800d8f2 <_ZNK8touchgfx9Container16getContainedAreaEv+0x12> + 800d926: f9b4 0000 ldrsh.w r0, [r4] + 800d92a: f9b4 1002 ldrsh.w r1, [r4, #2] + 800d92e: 4290 cmp r0, r2 + 800d930: 4607 mov r7, r0 + 800d932: f8b4 8004 ldrh.w r8, [r4, #4] + 800d936: 460e mov r6, r1 + 800d938: bfa8 it ge + 800d93a: 4617 movge r7, r2 + 800d93c: 4299 cmp r1, r3 + 800d93e: 4472 add r2, lr + 800d940: f8b4 e006 ldrh.w lr, [r4, #6] + 800d944: bfa8 it ge + 800d946: 461e movge r6, r3 + 800d948: 4440 add r0, r8 + 800d94a: 4471 add r1, lr + 800d94c: 4463 add r3, ip + 800d94e: b200 sxth r0, r0 + 800d950: 8027 strh r7, [r4, #0] + 800d952: b212 sxth r2, r2 + 800d954: 8066 strh r6, [r4, #2] + 800d956: b209 sxth r1, r1 + 800d958: b21b sxth r3, r3 + 800d95a: 4290 cmp r0, r2 + 800d95c: bfac ite ge + 800d95e: ebc7 0200 rsbge r2, r7, r0 + 800d962: ebc7 0202 rsblt r2, r7, r2 + 800d966: 4299 cmp r1, r3 + 800d968: bfac ite ge + 800d96a: ebc6 0301 rsbge r3, r6, r1 + 800d96e: ebc6 0303 rsblt r3, r6, r3 + 800d972: 80a2 strh r2, [r4, #4] + 800d974: 80e3 strh r3, [r4, #6] + 800d976: e7d4 b.n 800d922 <_ZNK8touchgfx9Container16getContainedAreaEv+0x42> + 800d978: 4620 mov r0, r4 + 800d97a: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + +0800d97e <_ZNK8touchgfx9Container4drawERKNS_4RectE>: + 800d97e: e92d 41f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, lr} + 800d982: f890 3025 ldrb.w r3, [r0, #37] ; 0x25 + 800d986: b383 cbz r3, 800d9ea <_ZNK8touchgfx9Container4drawERKNS_4RectE+0x6c> + 800d988: 6a84 ldr r4, [r0, #40] ; 0x28 + 800d98a: b374 cbz r4, 800d9ea <_ZNK8touchgfx9Container4drawERKNS_4RectE+0x6c> + 800d98c: f9b1 5000 ldrsh.w r5, [r1] + 800d990: f9b1 6002 ldrsh.w r6, [r1, #2] + 800d994: f9b1 7004 ldrsh.w r7, [r1, #4] + 800d998: f9b1 8006 ldrsh.w r8, [r1, #6] + 800d99c: f894 3025 ldrb.w r3, [r4, #37] ; 0x25 + 800d9a0: b303 cbz r3, 800d9e4 <_ZNK8touchgfx9Container4drawERKNS_4RectE+0x66> + 800d9a2: 4668 mov r0, sp + 800d9a4: 1d21 adds r1, r4, #4 + 800d9a6: f8ad 5000 strh.w r5, [sp] + 800d9aa: f8ad 6002 strh.w r6, [sp, #2] + 800d9ae: f8ad 7004 strh.w r7, [sp, #4] + 800d9b2: f8ad 8006 strh.w r8, [sp, #6] + 800d9b6: f7ff ff43 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 800d9ba: 4668 mov r0, sp + 800d9bc: f7ff ff83 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 800d9c0: b980 cbnz r0, 800d9e4 <_ZNK8touchgfx9Container4drawERKNS_4RectE+0x66> + 800d9c2: f8bd 3000 ldrh.w r3, [sp] + 800d9c6: 4669 mov r1, sp + 800d9c8: 88a2 ldrh r2, [r4, #4] + 800d9ca: 4620 mov r0, r4 + 800d9cc: 1a9b subs r3, r3, r2 + 800d9ce: 88e2 ldrh r2, [r4, #6] + 800d9d0: f8ad 3000 strh.w r3, [sp] + 800d9d4: f8bd 3002 ldrh.w r3, [sp, #2] + 800d9d8: 1a9b subs r3, r3, r2 + 800d9da: f8ad 3002 strh.w r3, [sp, #2] + 800d9de: 6823 ldr r3, [r4, #0] + 800d9e0: 689b ldr r3, [r3, #8] + 800d9e2: 4798 blx r3 + 800d9e4: 69a4 ldr r4, [r4, #24] + 800d9e6: 2c00 cmp r4, #0 + 800d9e8: d1d8 bne.n 800d99c <_ZNK8touchgfx9Container4drawERKNS_4RectE+0x1e> + 800d9ea: b002 add sp, #8 + 800d9ec: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + +0800d9f0 <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE>: + 800d9f0: b573 push {r0, r1, r4, r5, r6, lr} + 800d9f2: f890 3025 ldrb.w r3, [r0, #37] ; 0x25 + 800d9f6: 460d mov r5, r1 + 800d9f8: 4616 mov r6, r2 + 800d9fa: b323 cbz r3, 800da46 <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE+0x56> + 800d9fc: 6a84 ldr r4, [r0, #40] ; 0x28 + 800d9fe: b314 cbz r4, 800da46 <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE+0x56> + 800da00: f894 3025 ldrb.w r3, [r4, #37] ; 0x25 + 800da04: b1eb cbz r3, 800da42 <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE+0x52> + 800da06: 6828 ldr r0, [r5, #0] + 800da08: 466b mov r3, sp + 800da0a: 6869 ldr r1, [r5, #4] + 800da0c: c303 stmia r3!, {r0, r1} + 800da0e: 4668 mov r0, sp + 800da10: 1d21 adds r1, r4, #4 + 800da12: f7ff ff15 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 800da16: 4668 mov r0, sp + 800da18: f7ff ff55 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 800da1c: b988 cbnz r0, 800da42 <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE+0x52> + 800da1e: f8bd 3000 ldrh.w r3, [sp] + 800da22: 4669 mov r1, sp + 800da24: 88a2 ldrh r2, [r4, #4] + 800da26: 4620 mov r0, r4 + 800da28: 1a9b subs r3, r3, r2 + 800da2a: 88e2 ldrh r2, [r4, #6] + 800da2c: f8ad 3000 strh.w r3, [sp] + 800da30: f8bd 3002 ldrh.w r3, [sp, #2] + 800da34: 1a9b subs r3, r3, r2 + 800da36: 4632 mov r2, r6 + 800da38: f8ad 3002 strh.w r3, [sp, #2] + 800da3c: 6823 ldr r3, [r4, #0] + 800da3e: 6ddb ldr r3, [r3, #92] ; 0x5c + 800da40: 4798 blx r3 + 800da42: 69a4 ldr r4, [r4, #24] + 800da44: e7db b.n 800d9fe <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE+0xe> + 800da46: b002 add sp, #8 + 800da48: bd70 pop {r4, r5, r6, pc} + +0800da4a <_ZN8touchgfx3HAL15InvalidateCacheEv>: + 800da4a: 4770 bx lr + +0800da4c <_ZN8touchgfx3HAL10FlushCacheEv>: + 800da4c: 4770 bx lr + +0800da4e <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEt>: + 800da4e: 6803 ldr r3, [r0, #0] + 800da50: b513 push {r0, r1, r4, lr} + 800da52: f8d3 40a8 ldr.w r4, [r3, #168] ; 0xa8 + 800da56: 2300 movs r3, #0 + 800da58: e9cd 3300 strd r3, r3, [sp] + 800da5c: 466b mov r3, sp + 800da5e: 47a0 blx r4 + 800da60: b002 add sp, #8 + 800da62: bd10 pop {r4, pc} + +0800da64 <_ZN8touchgfx3HAL16flushFrameBufferEv>: + 800da64: 2301 movs r3, #1 + 800da66: f880 304b strb.w r3, [r0, #75] ; 0x4b + 800da6a: f880 3069 strb.w r3, [r0, #105] ; 0x69 + 800da6e: 4770 bx lr + +0800da70 <_ZN8touchgfx3HAL16flushFrameBufferERKNS_4RectE>: + 800da70: 2301 movs r3, #1 + 800da72: f880 304b strb.w r3, [r0, #75] ; 0x4b + 800da76: f880 3069 strb.w r3, [r0, #105] ; 0x69 + 800da7a: 4770 bx lr + +0800da7c <_ZN8touchgfx3HAL17allowDMATransfersEv>: + 800da7c: 6843 ldr r3, [r0, #4] + 800da7e: 2201 movs r2, #1 + 800da80: 725a strb r2, [r3, #9] + 800da82: 6840 ldr r0, [r0, #4] + 800da84: 6803 ldr r3, [r0, #0] + 800da86: 691b ldr r3, [r3, #16] + 800da88: 4718 bx r3 + +0800da8a <_ZN8touchgfx3HAL8flushDMAEv>: + 800da8a: 6840 ldr r0, [r0, #4] + 800da8c: 6803 ldr r3, [r0, #0] + 800da8e: 689b ldr r3, [r3, #8] + 800da90: 4718 bx r3 + +0800da92 <_ZN8touchgfx3HAL8blitCopyEPKtttttthbtNS_6Bitmap12BitmapFormatES4_b>: + 800da92: b530 push {r4, r5, lr} + 800da94: b08b sub sp, #44 ; 0x2c + 800da96: 6804 ldr r4, [r0, #0] + 800da98: f89d 5058 ldrb.w r5, [sp, #88] ; 0x58 + 800da9c: 9509 str r5, [sp, #36] ; 0x24 + 800da9e: f89d 5054 ldrb.w r5, [sp, #84] ; 0x54 + 800daa2: 9508 str r5, [sp, #32] + 800daa4: f89d 5050 ldrb.w r5, [sp, #80] ; 0x50 + 800daa8: 9507 str r5, [sp, #28] + 800daaa: f8bd 504c ldrh.w r5, [sp, #76] ; 0x4c + 800daae: 9506 str r5, [sp, #24] + 800dab0: f89d 5048 ldrb.w r5, [sp, #72] ; 0x48 + 800dab4: 9505 str r5, [sp, #20] + 800dab6: f89d 5044 ldrb.w r5, [sp, #68] ; 0x44 + 800daba: 9504 str r5, [sp, #16] + 800dabc: f8bd 5040 ldrh.w r5, [sp, #64] ; 0x40 + 800dac0: 9503 str r5, [sp, #12] + 800dac2: f8bd 503c ldrh.w r5, [sp, #60] ; 0x3c + 800dac6: 9502 str r5, [sp, #8] + 800dac8: f8bd 5038 ldrh.w r5, [sp, #56] ; 0x38 + 800dacc: e9cd 3500 strd r3, r5, [sp] + 800dad0: 4613 mov r3, r2 + 800dad2: 6be4 ldr r4, [r4, #60] ; 0x3c + 800dad4: 2200 movs r2, #0 + 800dad6: 47a0 blx r4 + 800dad8: b00b add sp, #44 ; 0x2c + 800dada: bd30 pop {r4, r5, pc} + +0800dadc <_ZN8touchgfx3HAL10beginFrameEv>: + 800dadc: 4b04 ldr r3, [pc, #16] ; (800daf0 <_ZN8touchgfx3HAL10beginFrameEv+0x14>) + 800dade: 781b ldrb r3, [r3, #0] + 800dae0: b123 cbz r3, 800daec <_ZN8touchgfx3HAL10beginFrameEv+0x10> + 800dae2: f890 006a ldrb.w r0, [r0, #106] ; 0x6a + 800dae6: f080 0001 eor.w r0, r0, #1 + 800daea: 4770 bx lr + 800daec: 2001 movs r0, #1 + 800daee: 4770 bx lr + 800daf0: 240c3d40 .word 0x240c3d40 + +0800daf4 <_ZN8touchgfx3HAL8endFrameEv>: + 800daf4: b510 push {r4, lr} + 800daf6: 4604 mov r4, r0 + 800daf8: 6840 ldr r0, [r0, #4] + 800dafa: 6803 ldr r3, [r0, #0] + 800dafc: 689b ldr r3, [r3, #8] + 800dafe: 4798 blx r3 + 800db00: f894 3069 ldrb.w r3, [r4, #105] ; 0x69 + 800db04: b113 cbz r3, 800db0c <_ZN8touchgfx3HAL8endFrameEv+0x18> + 800db06: 2301 movs r3, #1 + 800db08: f884 306a strb.w r3, [r4, #106] ; 0x6a + 800db0c: bd10 pop {r4, pc} + +0800db0e <_ZN8touchgfx3HAL10initializeEv>: + 800db0e: b510 push {r4, lr} + 800db10: 4604 mov r4, r0 + 800db12: f7fd ff65 bl 800b9e0 <_ZN8touchgfx10OSWrappers10initializeEv> + 800db16: 6860 ldr r0, [r4, #4] + 800db18: 6803 ldr r3, [r0, #0] + 800db1a: 68db ldr r3, [r3, #12] + 800db1c: 4798 blx r3 + 800db1e: 68e0 ldr r0, [r4, #12] + 800db20: 6803 ldr r3, [r0, #0] + 800db22: 689b ldr r3, [r3, #8] + 800db24: 4798 blx r3 + 800db26: 6823 ldr r3, [r4, #0] + 800db28: 4620 mov r0, r4 + 800db2a: 6f5b ldr r3, [r3, #116] ; 0x74 + 800db2c: e8bd 4010 ldmia.w sp!, {r4, lr} + 800db30: 4718 bx r3 + +0800db32 <_ZN8touchgfx3HAL9taskEntryEv>: + 800db32: b508 push {r3, lr} + 800db34: 6803 ldr r3, [r0, #0] + 800db36: 4604 mov r4, r0 + 800db38: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 800db3c: 4798 blx r3 + 800db3e: 6823 ldr r3, [r4, #0] + 800db40: 6f9b ldr r3, [r3, #120] ; 0x78 + 800db42: 4620 mov r0, r4 + 800db44: 4798 blx r3 + 800db46: f7fe f875 bl 800bc34 <_ZN8touchgfx10OSWrappers12waitForVSyncEv> + 800db4a: 6823 ldr r3, [r4, #0] + 800db4c: 6f1b ldr r3, [r3, #112] ; 0x70 + 800db4e: e7f8 b.n 800db42 <_ZN8touchgfx3HAL9taskEntryEv+0x10> + +0800db50 <_ZN8touchgfx3HAL4tickEv>: + 800db50: b57f push {r0, r1, r2, r3, r4, r5, r6, lr} + 800db52: 6803 ldr r3, [r0, #0] + 800db54: 4604 mov r4, r0 + 800db56: 4d5b ldr r5, [pc, #364] ; (800dcc4 <_ZN8touchgfx3HAL4tickEv+0x174>) + 800db58: f8d3 30b0 ldr.w r3, [r3, #176] ; 0xb0 + 800db5c: 4798 blx r3 + 800db5e: 2800 cmp r0, #0 + 800db60: f000 8095 beq.w 800dc8e <_ZN8touchgfx3HAL4tickEv+0x13e> + 800db64: 2001 movs r0, #1 + 800db66: 2600 movs r6, #0 + 800db68: f7fd fc9a bl 800b4a0 <_ZN8touchgfx4GPIO3setENS0_7GPIO_IDE> + 800db6c: f894 3066 ldrb.w r3, [r4, #102] ; 0x66 + 800db70: f884 604b strb.w r6, [r4, #75] ; 0x4b + 800db74: f884 3067 strb.w r3, [r4, #103] ; 0x67 + 800db78: f894 3075 ldrb.w r3, [r4, #117] ; 0x75 + 800db7c: f884 6066 strb.w r6, [r4, #102] ; 0x66 + 800db80: b133 cbz r3, 800db90 <_ZN8touchgfx3HAL4tickEv+0x40> + 800db82: 6823 ldr r3, [r4, #0] + 800db84: 4620 mov r0, r4 + 800db86: f8d3 30c4 ldr.w r3, [r3, #196] ; 0xc4 + 800db8a: 4798 blx r3 + 800db8c: f884 6075 strb.w r6, [r4, #117] ; 0x75 + 800db90: f894 304a ldrb.w r3, [r4, #74] ; 0x4a + 800db94: 2601 movs r6, #1 + 800db96: 6862 ldr r2, [r4, #4] + 800db98: f083 0301 eor.w r3, r3, #1 + 800db9c: 702e strb r6, [r5, #0] + 800db9e: 7253 strb r3, [r2, #9] + 800dba0: f002 fc5e bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 800dba4: 6803 ldr r3, [r0, #0] + 800dba6: 6b5b ldr r3, [r3, #52] ; 0x34 + 800dba8: 4798 blx r3 + 800dbaa: f894 3067 ldrb.w r3, [r4, #103] ; 0x67 + 800dbae: b90b cbnz r3, 800dbb4 <_ZN8touchgfx3HAL4tickEv+0x64> + 800dbb0: f884 6067 strb.w r6, [r4, #103] ; 0x67 + 800dbb4: f002 fc54 bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 800dbb8: 6803 ldr r3, [r0, #0] + 800dbba: 695b ldr r3, [r3, #20] + 800dbbc: 4798 blx r3 + 800dbbe: 6da0 ldr r0, [r4, #88] ; 0x58 + 800dbc0: 6803 ldr r3, [r0, #0] + 800dbc2: 691b ldr r3, [r3, #16] + 800dbc4: 4798 blx r3 + 800dbc6: f894 3067 ldrb.w r3, [r4, #103] ; 0x67 + 800dbca: f894 2068 ldrb.w r2, [r4, #104] ; 0x68 + 800dbce: 3b01 subs r3, #1 + 800dbd0: b2db uxtb r3, r3 + 800dbd2: f884 3067 strb.w r3, [r4, #103] ; 0x67 + 800dbd6: b10a cbz r2, 800dbdc <_ZN8touchgfx3HAL4tickEv+0x8c> + 800dbd8: 2b00 cmp r3, #0 + 800dbda: d1eb bne.n 800dbb4 <_ZN8touchgfx3HAL4tickEv+0x64> + 800dbdc: 4a3a ldr r2, [pc, #232] ; (800dcc8 <_ZN8touchgfx3HAL4tickEv+0x178>) + 800dbde: f994 1064 ldrsb.w r1, [r4, #100] ; 0x64 + 800dbe2: 7813 ldrb r3, [r2, #0] + 800dbe4: 3301 adds r3, #1 + 800dbe6: b25b sxtb r3, r3 + 800dbe8: 4299 cmp r1, r3 + 800dbea: 7013 strb r3, [r2, #0] + 800dbec: dc10 bgt.n 800dc10 <_ZN8touchgfx3HAL4tickEv+0xc0> + 800dbee: 2300 movs r3, #0 + 800dbf0: 68e0 ldr r0, [r4, #12] + 800dbf2: a902 add r1, sp, #8 + 800dbf4: 7013 strb r3, [r2, #0] + 800dbf6: aa03 add r2, sp, #12 + 800dbf8: 6803 ldr r3, [r0, #0] + 800dbfa: 68db ldr r3, [r3, #12] + 800dbfc: 4798 blx r3 + 800dbfe: 6823 ldr r3, [r4, #0] + 800dc00: 2800 cmp r0, #0 + 800dc02: d050 beq.n 800dca6 <_ZN8touchgfx3HAL4tickEv+0x156> + 800dc04: f8d3 30bc ldr.w r3, [r3, #188] ; 0xbc + 800dc08: 4620 mov r0, r4 + 800dc0a: e9dd 1202 ldrd r1, r2, [sp, #8] + 800dc0e: 4798 blx r3 + 800dc10: 2300 movs r3, #0 + 800dc12: 6960 ldr r0, [r4, #20] + 800dc14: f88d 3007 strb.w r3, [sp, #7] + 800dc18: b158 cbz r0, 800dc32 <_ZN8touchgfx3HAL4tickEv+0xe2> + 800dc1a: 6803 ldr r3, [r0, #0] + 800dc1c: f10d 0107 add.w r1, sp, #7 + 800dc20: 68db ldr r3, [r3, #12] + 800dc22: 4798 blx r3 + 800dc24: b128 cbz r0, 800dc32 <_ZN8touchgfx3HAL4tickEv+0xe2> + 800dc26: 6da0 ldr r0, [r4, #88] ; 0x58 + 800dc28: f89d 1007 ldrb.w r1, [sp, #7] + 800dc2c: 6803 ldr r3, [r0, #0] + 800dc2e: 68db ldr r3, [r3, #12] + 800dc30: 4798 blx r3 + 800dc32: f104 001c add.w r0, r4, #28 + 800dc36: f00d fb95 bl 801b364 <_ZN8touchgfx8Gestures4tickEv> + 800dc3a: f894 306c ldrb.w r3, [r4, #108] ; 0x6c + 800dc3e: b30b cbz r3, 800dc84 <_ZN8touchgfx3HAL4tickEv+0x134> + 800dc40: 6920 ldr r0, [r4, #16] + 800dc42: 6803 ldr r3, [r0, #0] + 800dc44: 691b ldr r3, [r3, #16] + 800dc46: 4798 blx r3 + 800dc48: 6f23 ldr r3, [r4, #112] ; 0x70 + 800dc4a: 4606 mov r6, r0 + 800dc4c: b903 cbnz r3, 800dc50 <_ZN8touchgfx3HAL4tickEv+0x100> + 800dc4e: 6720 str r0, [r4, #112] ; 0x70 + 800dc50: 6f23 ldr r3, [r4, #112] ; 0x70 + 800dc52: 4a1e ldr r2, [pc, #120] ; (800dccc <_ZN8touchgfx3HAL4tickEv+0x17c>) + 800dc54: 1af3 subs r3, r6, r3 + 800dc56: 4293 cmp r3, r2 + 800dc58: d914 bls.n 800dc84 <_ZN8touchgfx3HAL4tickEv+0x134> + 800dc5a: 6920 ldr r0, [r4, #16] + 800dc5c: 6803 ldr r3, [r0, #0] + 800dc5e: 699b ldr r3, [r3, #24] + 800dc60: 4798 blx r3 + 800dc62: 6f23 ldr r3, [r4, #112] ; 0x70 + 800dc64: 2264 movs r2, #100 ; 0x64 + 800dc66: 1af3 subs r3, r6, r3 + 800dc68: fbb3 f3f2 udiv r3, r3, r2 + 800dc6c: fbb0 f0f3 udiv r0, r0, r3 + 800dc70: 2800 cmp r0, #0 + 800dc72: dc1d bgt.n 800dcb0 <_ZN8touchgfx3HAL4tickEv+0x160> + 800dc74: f884 2065 strb.w r2, [r4, #101] ; 0x65 + 800dc78: 6920 ldr r0, [r4, #16] + 800dc7a: 2100 movs r1, #0 + 800dc7c: 6803 ldr r3, [r0, #0] + 800dc7e: 69db ldr r3, [r3, #28] + 800dc80: 4798 blx r3 + 800dc82: 6726 str r6, [r4, #112] ; 0x70 + 800dc84: f002 fbec bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 800dc88: 6803 ldr r3, [r0, #0] + 800dc8a: 6b9b ldr r3, [r3, #56] ; 0x38 + 800dc8c: 4798 blx r3 + 800dc8e: 6823 ldr r3, [r4, #0] + 800dc90: 4620 mov r0, r4 + 800dc92: f8d3 30b4 ldr.w r3, [r3, #180] ; 0xb4 + 800dc96: 4798 blx r3 + 800dc98: 2001 movs r0, #1 + 800dc9a: f7fd fc0c bl 800b4b6 <_ZN8touchgfx4GPIO5clearENS0_7GPIO_IDE> + 800dc9e: 2300 movs r3, #0 + 800dca0: 702b strb r3, [r5, #0] + 800dca2: b004 add sp, #16 + 800dca4: bd70 pop {r4, r5, r6, pc} + 800dca6: f8d3 30c0 ldr.w r3, [r3, #192] ; 0xc0 + 800dcaa: 4620 mov r0, r4 + 800dcac: 4798 blx r3 + 800dcae: e7af b.n 800dc10 <_ZN8touchgfx3HAL4tickEv+0xc0> + 800dcb0: 2863 cmp r0, #99 ; 0x63 + 800dcb2: bfcb itete gt + 800dcb4: 2300 movgt r3, #0 + 800dcb6: f1c0 0064 rsble r0, r0, #100 ; 0x64 + 800dcba: f884 3065 strbgt.w r3, [r4, #101] ; 0x65 + 800dcbe: f884 0065 strble.w r0, [r4, #101] ; 0x65 + 800dcc2: e7d9 b.n 800dc78 <_ZN8touchgfx3HAL4tickEv+0x128> + 800dcc4: 240c3d48 .word 0x240c3d48 + 800dcc8: 240c3d49 .word 0x240c3d49 + 800dccc: 05f5e100 .word 0x05f5e100 + +0800dcd0 <_ZN8touchgfx3HAL17unlockFrameBufferEv>: + 800dcd0: f7fd bf1e b.w 800bb10 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv> + +0800dcd4 <_ZN8touchgfx3HAL21registerEventListenerERNS_15UIEventListenerE>: + 800dcd4: 6581 str r1, [r0, #88] ; 0x58 + 800dcd6: 301c adds r0, #28 + 800dcd8: f00d bb42 b.w 801b360 <_ZN8touchgfx8Gestures21registerEventListenerERNS_15UIEventListenerE> + +0800dcdc <_ZN8touchgfx3HAL5touchEll>: + 800dcdc: b530 push {r4, r5, lr} + 800dcde: b087 sub sp, #28 + 800dce0: 4604 mov r4, r0 + 800dce2: a804 add r0, sp, #16 + 800dce4: e9cd 1204 strd r1, r2, [sp, #16] + 800dce8: f002 f944 bl 800ff74 <_ZN8touchgfx16TouchCalibration14translatePointERNS_5PointE> + 800dcec: 9b04 ldr r3, [sp, #16] + 800dcee: a906 add r1, sp, #24 + 800dcf0: a803 add r0, sp, #12 + 800dcf2: f8ad 300c strh.w r3, [sp, #12] + 800dcf6: 9b05 ldr r3, [sp, #20] + 800dcf8: f821 3d0a strh.w r3, [r1, #-10]! + 800dcfc: f002 f98c bl 8010018 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERsS1_> + 800dd00: f894 106b ldrb.w r1, [r4, #107] ; 0x6b + 800dd04: f104 001c add.w r0, r4, #28 + 800dd08: f8bd 200c ldrh.w r2, [sp, #12] + 800dd0c: f8bd 300e ldrh.w r3, [sp, #14] + 800dd10: b189 cbz r1, 800dd36 <_ZN8touchgfx3HAL5touchEll+0x5a> + 800dd12: f8b4 5060 ldrh.w r5, [r4, #96] ; 0x60 + 800dd16: 9300 str r3, [sp, #0] + 800dd18: 4613 mov r3, r2 + 800dd1a: f8b4 105c ldrh.w r1, [r4, #92] ; 0x5c + 800dd1e: 462a mov r2, r5 + 800dd20: f00d fb2e bl 801b380 <_ZN8touchgfx8Gestures17registerDragEventEtttt> + 800dd24: b128 cbz r0, 800dd32 <_ZN8touchgfx3HAL5touchEll+0x56> + 800dd26: f9bd 300c ldrsh.w r3, [sp, #12] + 800dd2a: 65e3 str r3, [r4, #92] ; 0x5c + 800dd2c: f9bd 300e ldrsh.w r3, [sp, #14] + 800dd30: 6623 str r3, [r4, #96] ; 0x60 + 800dd32: b007 add sp, #28 + 800dd34: bd30 pop {r4, r5, pc} + 800dd36: f00d fb63 bl 801b400 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt> + 800dd3a: 2301 movs r3, #1 + 800dd3c: f884 306b strb.w r3, [r4, #107] ; 0x6b + 800dd40: e7f1 b.n 800dd26 <_ZN8touchgfx3HAL5touchEll+0x4a> + +0800dd42 <_ZN8touchgfx3HAL9blockCopyEPvPKvm>: + 800dd42: b510 push {r4, lr} + 800dd44: 2b00 cmp r3, #0 + 800dd46: d046 beq.n 800ddd6 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x94> + 800dd48: ea81 0002 eor.w r0, r1, r2 + 800dd4c: 07c4 lsls r4, r0, #31 + 800dd4e: d508 bpl.n 800dd62 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x20> + 800dd50: 440b add r3, r1 + 800dd52: 3a01 subs r2, #1 + 800dd54: 428b cmp r3, r1 + 800dd56: d93e bls.n 800ddd6 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x94> + 800dd58: f812 0f01 ldrb.w r0, [r2, #1]! + 800dd5c: f801 0b01 strb.w r0, [r1], #1 + 800dd60: e7f8 b.n 800dd54 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x12> + 800dd62: 07d0 lsls r0, r2, #31 + 800dd64: bf42 ittt mi + 800dd66: f812 0b01 ldrbmi.w r0, [r2], #1 + 800dd6a: f103 33ff addmi.w r3, r3, #4294967295 + 800dd6e: f801 0b01 strbmi.w r0, [r1], #1 + 800dd72: 2b01 cmp r3, #1 + 800dd74: d911 bls.n 800dd9a <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x58> + 800dd76: ea81 0402 eor.w r4, r1, r2 + 800dd7a: 4610 mov r0, r2 + 800dd7c: 07a4 lsls r4, r4, #30 + 800dd7e: d022 beq.n 800ddc6 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x84> + 800dd80: f023 0401 bic.w r4, r3, #1 + 800dd84: 440c add r4, r1 + 800dd86: 428c cmp r4, r1 + 800dd88: 4602 mov r2, r0 + 800dd8a: d904 bls.n 800dd96 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x54> + 800dd8c: 8812 ldrh r2, [r2, #0] + 800dd8e: 3002 adds r0, #2 + 800dd90: f821 2b02 strh.w r2, [r1], #2 + 800dd94: e7f7 b.n 800dd86 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x44> + 800dd96: f003 0301 and.w r3, r3, #1 + 800dd9a: f023 0003 bic.w r0, r3, #3 + 800dd9e: 4408 add r0, r1 + 800dda0: 4288 cmp r0, r1 + 800dda2: 4614 mov r4, r2 + 800dda4: d904 bls.n 800ddb0 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x6e> + 800dda6: 6824 ldr r4, [r4, #0] + 800dda8: 3204 adds r2, #4 + 800ddaa: f841 4b04 str.w r4, [r1], #4 + 800ddae: e7f7 b.n 800dda0 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x5e> + 800ddb0: f003 0303 and.w r3, r3, #3 + 800ddb4: 3a01 subs r2, #1 + 800ddb6: 440b add r3, r1 + 800ddb8: 428b cmp r3, r1 + 800ddba: d90c bls.n 800ddd6 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x94> + 800ddbc: f812 0f01 ldrb.w r0, [r2, #1]! + 800ddc0: f801 0b01 strb.w r0, [r1], #1 + 800ddc4: e7f8 b.n 800ddb8 <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x76> + 800ddc6: 0790 lsls r0, r2, #30 + 800ddc8: d0e7 beq.n 800dd9a <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x58> + 800ddca: f832 0b02 ldrh.w r0, [r2], #2 + 800ddce: 3b02 subs r3, #2 + 800ddd0: f821 0b02 strh.w r0, [r1], #2 + 800ddd4: e7e1 b.n 800dd9a <_ZN8touchgfx3HAL9blockCopyEPvPKvm+0x58> + 800ddd6: 2001 movs r0, #1 + 800ddd8: bd10 pop {r4, pc} + +0800ddda <_ZN8touchgfx3HAL7noTouchEv>: + 800ddda: b510 push {r4, lr} + 800dddc: f890 306b ldrb.w r3, [r0, #107] ; 0x6b + 800dde0: 4604 mov r4, r0 + 800dde2: b153 cbz r3, 800ddfa <_ZN8touchgfx3HAL7noTouchEv+0x20> + 800dde4: f8b0 3060 ldrh.w r3, [r0, #96] ; 0x60 + 800dde8: 2101 movs r1, #1 + 800ddea: f8b0 205c ldrh.w r2, [r0, #92] ; 0x5c + 800ddee: 301c adds r0, #28 + 800ddf0: f00d fb06 bl 801b400 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt> + 800ddf4: 2300 movs r3, #0 + 800ddf6: f884 306b strb.w r3, [r4, #107] ; 0x6b + 800ddfa: bd10 pop {r4, pc} + +0800ddfc <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt>: + 800ddfc: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800de00: 4604 mov r4, r0 + 800de02: 6980 ldr r0, [r0, #24] + 800de04: b085 sub sp, #20 + 800de06: 460f mov r7, r1 + 800de08: 4690 mov r8, r2 + 800de0a: 4699 mov r9, r3 + 800de0c: b930 cbnz r0, 800de1c <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x20> + 800de0e: 4b1c ldr r3, [pc, #112] ; (800de80 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x84>) + 800de10: f44f 719f mov.w r1, #318 ; 0x13e + 800de14: 4a1b ldr r2, [pc, #108] ; (800de84 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x88>) + 800de16: 481c ldr r0, [pc, #112] ; (800de88 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x8c>) + 800de18: f00e ffa0 bl 801cd5c <__assert_func> + 800de1c: ad04 add r5, sp, #16 + 800de1e: 2600 movs r6, #0 + 800de20: f845 6d04 str.w r6, [r5, #-4]! + 800de24: 6806 ldr r6, [r0, #0] + 800de26: 9501 str r5, [sp, #4] + 800de28: f8bd 5030 ldrh.w r5, [sp, #48] ; 0x30 + 800de2c: 9500 str r5, [sp, #0] + 800de2e: 6835 ldr r5, [r6, #0] + 800de30: 47a8 blx r5 + 800de32: 4d16 ldr r5, [pc, #88] ; (800de8c <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x90>) + 800de34: 4606 mov r6, r0 + 800de36: f8a5 9000 strh.w r9, [r5] + 800de3a: f7fb fa73 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800de3e: 6803 ldr r3, [r0, #0] + 800de40: 6adb ldr r3, [r3, #44] ; 0x2c + 800de42: 4798 blx r3 + 800de44: 2801 cmp r0, #1 + 800de46: d012 beq.n 800de6e <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x72> + 800de48: d306 bcc.n 800de58 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x5c> + 800de4a: 280d cmp r0, #13 + 800de4c: d80b bhi.n 800de66 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x6a> + 800de4e: 4b10 ldr r3, [pc, #64] ; (800de90 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x94>) + 800de50: f240 115b movw r1, #347 ; 0x15b + 800de54: 4a0b ldr r2, [pc, #44] ; (800de84 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x88>) + 800de56: e7de b.n 800de16 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x1a> + 800de58: 882b ldrh r3, [r5, #0] + 800de5a: fb08 7203 mla r2, r8, r3, r7 + 800de5e: 9b03 ldr r3, [sp, #12] + 800de60: eba3 0342 sub.w r3, r3, r2, lsl #1 + 800de64: 63e3 str r3, [r4, #60] ; 0x3c + 800de66: 4630 mov r0, r6 + 800de68: b005 add sp, #20 + 800de6a: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800de6e: 882a ldrh r2, [r5, #0] + 800de70: 9b03 ldr r3, [sp, #12] + 800de72: fb08 7202 mla r2, r8, r2, r7 + 800de76: eb02 0242 add.w r2, r2, r2, lsl #1 + 800de7a: 1a9a subs r2, r3, r2 + 800de7c: 63e2 str r2, [r4, #60] ; 0x3c + 800de7e: e7f2 b.n 800de66 <_ZN8touchgfx3HAL27configurePartialFrameBufferEtttt+0x6a> + 800de80: 0801f87d .word 0x0801f87d + 800de84: 0801fc13 .word 0x0801fc13 + 800de88: 0801f8c2 .word 0x0801f8c2 + 800de8c: 240c3d3c .word 0x240c3d3c + 800de90: 0801f8e8 .word 0x0801f8e8 + +0800de94 <_ZN8touchgfx3HAL8blitCopyEPKtttttthbb>: + 800de94: b5f0 push {r4, r5, r6, r7, lr} + 800de96: b08b sub sp, #44 ; 0x2c + 800de98: 4617 mov r7, r2 + 800de9a: 4604 mov r4, r0 + 800de9c: 460e mov r6, r1 + 800de9e: 461d mov r5, r3 + 800dea0: f7fb fa40 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800dea4: 6803 ldr r3, [r0, #0] + 800dea6: 6adb ldr r3, [r3, #44] ; 0x2c + 800dea8: 4798 blx r3 + 800deaa: f89d 3054 ldrb.w r3, [sp, #84] ; 0x54 + 800deae: 9007 str r0, [sp, #28] + 800deb0: 4631 mov r1, r6 + 800deb2: 6822 ldr r2, [r4, #0] + 800deb4: e9cd 0308 strd r0, r3, [sp, #32] + 800deb8: 4b0c ldr r3, [pc, #48] ; (800deec <_ZN8touchgfx3HAL8blitCopyEPKtttttthbb+0x58>) + 800deba: 4620 mov r0, r4 + 800debc: 881b ldrh r3, [r3, #0] + 800debe: 9306 str r3, [sp, #24] + 800dec0: f89d 3050 ldrb.w r3, [sp, #80] ; 0x50 + 800dec4: 9305 str r3, [sp, #20] + 800dec6: f89d 304c ldrb.w r3, [sp, #76] ; 0x4c + 800deca: 9304 str r3, [sp, #16] + 800decc: f8bd 3048 ldrh.w r3, [sp, #72] ; 0x48 + 800ded0: 9303 str r3, [sp, #12] + 800ded2: f8bd 3044 ldrh.w r3, [sp, #68] ; 0x44 + 800ded6: 9302 str r3, [sp, #8] + 800ded8: f8bd 3040 ldrh.w r3, [sp, #64] ; 0x40 + 800dedc: e9cd 5300 strd r5, r3, [sp] + 800dee0: 463b mov r3, r7 + 800dee2: 6bd5 ldr r5, [r2, #60] ; 0x3c + 800dee4: 2200 movs r2, #0 + 800dee6: 47a8 blx r5 + 800dee8: b00b add sp, #44 ; 0x2c + 800deea: bdf0 pop {r4, r5, r6, r7, pc} + 800deec: 240c3d3c .word 0x240c3d3c + +0800def0 <_ZN8touchgfx3HAL16blitCopyARGB8888EPKtttttthb>: + 800def0: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800def4: 4698 mov r8, r3 + 800def6: 6803 ldr r3, [r0, #0] + 800def8: b08b sub sp, #44 ; 0x2c + 800defa: 4617 mov r7, r2 + 800defc: 6bdd ldr r5, [r3, #60] ; 0x3c + 800defe: 460e mov r6, r1 + 800df00: 4b13 ldr r3, [pc, #76] ; (800df50 <_ZN8touchgfx3HAL16blitCopyARGB8888EPKtttttthb+0x60>) + 800df02: 4604 mov r4, r0 + 800df04: f8b3 9000 ldrh.w r9, [r3] + 800df08: f7fb fa0c bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800df0c: 6803 ldr r3, [r0, #0] + 800df0e: 6adb ldr r3, [r3, #44] ; 0x2c + 800df10: 4798 blx r3 + 800df12: f89d 3058 ldrb.w r3, [sp, #88] ; 0x58 + 800df16: 2200 movs r2, #0 + 800df18: 4631 mov r1, r6 + 800df1a: e9cd 0308 strd r0, r3, [sp, #32] + 800df1e: 2302 movs r3, #2 + 800df20: 4620 mov r0, r4 + 800df22: e9cd 9306 strd r9, r3, [sp, #24] + 800df26: 2301 movs r3, #1 + 800df28: 9305 str r3, [sp, #20] + 800df2a: f89d 3054 ldrb.w r3, [sp, #84] ; 0x54 + 800df2e: 9304 str r3, [sp, #16] + 800df30: f8bd 3050 ldrh.w r3, [sp, #80] ; 0x50 + 800df34: 9303 str r3, [sp, #12] + 800df36: f8bd 304c ldrh.w r3, [sp, #76] ; 0x4c + 800df3a: 9302 str r3, [sp, #8] + 800df3c: f8bd 3048 ldrh.w r3, [sp, #72] ; 0x48 + 800df40: e9cd 8300 strd r8, r3, [sp] + 800df44: 463b mov r3, r7 + 800df46: 47a8 blx r5 + 800df48: b00b add sp, #44 ; 0x2c + 800df4a: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800df4e: bf00 nop + 800df50: 240c3d3c .word 0x240c3d3c + +0800df54 <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthb>: + 800df54: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800df58: 4698 mov r8, r3 + 800df5a: 6803 ldr r3, [r0, #0] + 800df5c: b087 sub sp, #28 + 800df5e: 460e mov r6, r1 + 800df60: 6d9d ldr r5, [r3, #88] ; 0x58 + 800df62: 4617 mov r7, r2 + 800df64: 4b0f ldr r3, [pc, #60] ; (800dfa4 <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthb+0x50>) + 800df66: 4604 mov r4, r0 + 800df68: f8b3 9000 ldrh.w r9, [r3] + 800df6c: f7fb f9da bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800df70: 6803 ldr r3, [r0, #0] + 800df72: 6adb ldr r3, [r3, #44] ; 0x2c + 800df74: 4798 blx r3 + 800df76: f89d 3044 ldrb.w r3, [sp, #68] ; 0x44 + 800df7a: 463a mov r2, r7 + 800df7c: 4631 mov r1, r6 + 800df7e: f8cd 900c str.w r9, [sp, #12] + 800df82: e9cd 0304 strd r0, r3, [sp, #16] + 800df86: f89d 3040 ldrb.w r3, [sp, #64] ; 0x40 + 800df8a: 4620 mov r0, r4 + 800df8c: 9302 str r3, [sp, #8] + 800df8e: f8bd 303c ldrh.w r3, [sp, #60] ; 0x3c + 800df92: 9301 str r3, [sp, #4] + 800df94: f8bd 3038 ldrh.w r3, [sp, #56] ; 0x38 + 800df98: 9300 str r3, [sp, #0] + 800df9a: 4643 mov r3, r8 + 800df9c: 47a8 blx r5 + 800df9e: b007 add sp, #28 + 800dfa0: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800dfa4: 240c3d3c .word 0x240c3d3c + +0800dfa8 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE>: + 800dfa8: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800dfac: 4604 mov r4, r0 + 800dfae: b08f sub sp, #60 ; 0x3c + 800dfb0: 4610 mov r0, r2 + 800dfb2: 460d mov r5, r1 + 800dfb4: 4691 mov r9, r2 + 800dfb6: 461e mov r6, r3 + 800dfb8: f004 fe3a bl 8012c30 <_ZN8touchgfx6Bitmap23dynamicBitmapGetAddressEt> + 800dfbc: 2800 cmp r0, #0 + 800dfbe: f000 809c beq.w 800e0fa <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x152> + 800dfc2: 6823 ldr r3, [r4, #0] + 800dfc4: 4620 mov r0, r4 + 800dfc6: f8df b194 ldr.w fp, [pc, #404] ; 800e15c <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1b4> + 800dfca: f10d 0838 add.w r8, sp, #56 ; 0x38 + 800dfce: 6a9b ldr r3, [r3, #40] ; 0x28 + 800dfd0: 4798 blx r3 + 800dfd2: 6823 ldr r3, [r4, #0] + 800dfd4: 4620 mov r0, r4 + 800dfd6: f8df a188 ldr.w sl, [pc, #392] ; 800e160 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1b8> + 800dfda: 6adb ldr r3, [r3, #44] ; 0x2c + 800dfdc: 4798 blx r3 + 800dfde: f8bb 3000 ldrh.w r3, [fp] + 800dfe2: 4f5b ldr r7, [pc, #364] ; (800e150 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1a8>) + 800dfe4: 9301 str r3, [sp, #4] + 800dfe6: f8ba 3000 ldrh.w r3, [sl] + 800dfea: f828 9d1c strh.w r9, [r8, #-28]! + 800dfee: 4640 mov r0, r8 + 800dff0: 9302 str r3, [sp, #8] + 800dff2: 883b ldrh r3, [r7, #0] + 800dff4: 9303 str r3, [sp, #12] + 800dff6: 4b57 ldr r3, [pc, #348] ; (800e154 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1ac>) + 800dff8: 881a ldrh r2, [r3, #0] + 800dffa: 9305 str r3, [sp, #20] + 800dffc: 9204 str r2, [sp, #16] + 800dffe: f004 ff77 bl 8012ef0 <_ZNK8touchgfx6Bitmap8getWidthEv> + 800e002: 8038 strh r0, [r7, #0] + 800e004: 4640 mov r0, r8 + 800e006: f004 ffb7 bl 8012f78 <_ZNK8touchgfx6Bitmap9getHeightEv> + 800e00a: 9b05 ldr r3, [sp, #20] + 800e00c: 8018 strh r0, [r3, #0] + 800e00e: 4b52 ldr r3, [pc, #328] ; (800e158 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1b0>) + 800e010: 781b ldrb r3, [r3, #0] + 800e012: 2b00 cmp r3, #0 + 800e014: d174 bne.n 800e100 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x158> + 800e016: 883b ldrh r3, [r7, #0] + 800e018: f8aa 0000 strh.w r0, [sl] + 800e01c: f8ab 3000 strh.w r3, [fp] + 800e020: 4648 mov r0, r9 + 800e022: e9d4 870f ldrd r8, r7, [r4, #60] ; 0x3c + 800e026: f004 fe03 bl 8012c30 <_ZN8touchgfx6Bitmap23dynamicBitmapGetAddressEt> + 800e02a: 2200 movs r2, #0 + 800e02c: e9c4 000f strd r0, r0, [r4, #60] ; 0x3c + 800e030: 4611 mov r1, r2 + 800e032: 4628 mov r0, r5 + 800e034: f9b5 9004 ldrsh.w r9, [r5, #4] + 800e038: f9b5 a006 ldrsh.w sl, [r5, #6] + 800e03c: f7fb fec9 bl 8009dd2 <_ZN8touchgfx8Drawable5setXYEss> + 800e040: 2301 movs r3, #1 + 800e042: f895 b025 ldrb.w fp, [r5, #37] ; 0x25 + 800e046: f885 3025 strb.w r3, [r5, #37] ; 0x25 + 800e04a: f9b6 3004 ldrsh.w r3, [r6, #4] + 800e04e: 2b00 cmp r3, #0 + 800e050: dd5c ble.n 800e10c <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x164> + 800e052: f9b6 3006 ldrsh.w r3, [r6, #6] + 800e056: 2b00 cmp r3, #0 + 800e058: dd58 ble.n 800e10c <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x164> + 800e05a: 462a mov r2, r5 + 800e05c: ab0a add r3, sp, #40 ; 0x28 + 800e05e: f852 0f04 ldr.w r0, [r2, #4]! + 800e062: 6851 ldr r1, [r2, #4] + 800e064: c303 stmia r3!, {r0, r1} + 800e066: 4631 mov r1, r6 + 800e068: a80a add r0, sp, #40 ; 0x28 + 800e06a: f7ff fbe9 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 800e06e: 4b38 ldr r3, [pc, #224] ; (800e150 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1a8>) + 800e070: 2100 movs r1, #0 + 800e072: f9b3 2000 ldrsh.w r2, [r3] + 800e076: 4b37 ldr r3, [pc, #220] ; (800e154 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1ac>) + 800e078: f8ad 2034 strh.w r2, [sp, #52] ; 0x34 + 800e07c: aa0a add r2, sp, #40 ; 0x28 + 800e07e: f9b3 3000 ldrsh.w r3, [r3] + 800e082: 910c str r1, [sp, #48] ; 0x30 + 800e084: f8ad 3036 strh.w r3, [sp, #54] ; 0x36 + 800e088: ab08 add r3, sp, #32 + 800e08a: e892 0003 ldmia.w r2, {r0, r1} + 800e08e: e883 0003 stmia.w r3, {r0, r1} + 800e092: 4618 mov r0, r3 + 800e094: a90c add r1, sp, #48 ; 0x30 + 800e096: f7ff fbd3 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 800e09a: 6ce3 ldr r3, [r4, #76] ; 0x4c + 800e09c: 2b00 cmp r3, #0 + 800e09e: d13c bne.n 800e11a <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x172> + 800e0a0: 2000 movs r0, #0 + 800e0a2: f884 0076 strb.w r0, [r4, #118] ; 0x76 + 800e0a6: 2600 movs r6, #0 + 800e0a8: 696b ldr r3, [r5, #20] + 800e0aa: a908 add r1, sp, #32 + 800e0ac: 682a ldr r2, [r5, #0] + 800e0ae: 4628 mov r0, r5 + 800e0b0: 9305 str r3, [sp, #20] + 800e0b2: 616e str r6, [r5, #20] + 800e0b4: 6892 ldr r2, [r2, #8] + 800e0b6: 4790 blx r2 + 800e0b8: 9b05 ldr r3, [sp, #20] + 800e0ba: 4652 mov r2, sl + 800e0bc: 4649 mov r1, r9 + 800e0be: 616b str r3, [r5, #20] + 800e0c0: 4628 mov r0, r5 + 800e0c2: f884 6076 strb.w r6, [r4, #118] ; 0x76 + 800e0c6: f885 b025 strb.w fp, [r5, #37] ; 0x25 + 800e0ca: f7fb fe82 bl 8009dd2 <_ZN8touchgfx8Drawable5setXYEss> + 800e0ce: 9a01 ldr r2, [sp, #4] + 800e0d0: 4b22 ldr r3, [pc, #136] ; (800e15c <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1b4>) + 800e0d2: 4620 mov r0, r4 + 800e0d4: 801a strh r2, [r3, #0] + 800e0d6: 9a02 ldr r2, [sp, #8] + 800e0d8: 4b21 ldr r3, [pc, #132] ; (800e160 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1b8>) + 800e0da: 801a strh r2, [r3, #0] + 800e0dc: 9a03 ldr r2, [sp, #12] + 800e0de: 4b1c ldr r3, [pc, #112] ; (800e150 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1a8>) + 800e0e0: 801a strh r2, [r3, #0] + 800e0e2: 4b1c ldr r3, [pc, #112] ; (800e154 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x1ac>) + 800e0e4: 9a04 ldr r2, [sp, #16] + 800e0e6: 801a strh r2, [r3, #0] + 800e0e8: 6823 ldr r3, [r4, #0] + 800e0ea: e9c4 870f strd r8, r7, [r4, #60] ; 0x3c + 800e0ee: 6a9b ldr r3, [r3, #40] ; 0x28 + 800e0f0: 4798 blx r3 + 800e0f2: 6823 ldr r3, [r4, #0] + 800e0f4: 4620 mov r0, r4 + 800e0f6: 6adb ldr r3, [r3, #44] ; 0x2c + 800e0f8: 4798 blx r3 + 800e0fa: b00f add sp, #60 ; 0x3c + 800e0fc: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800e100: 883b ldrh r3, [r7, #0] + 800e102: f8ab 0000 strh.w r0, [fp] + 800e106: f8aa 3000 strh.w r3, [sl] + 800e10a: e789 b.n 800e020 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0x78> + 800e10c: 462a mov r2, r5 + 800e10e: ab0a add r3, sp, #40 ; 0x28 + 800e110: f852 0f04 ldr.w r0, [r2, #4]! + 800e114: 6851 ldr r1, [r2, #4] + 800e116: c303 stmia r3!, {r0, r1} + 800e118: e7a9 b.n 800e06e <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0xc6> + 800e11a: a807 add r0, sp, #28 + 800e11c: f004 fffa bl 8013114 <_ZNK8touchgfx6Bitmap9getFormatEv> + 800e120: 4606 mov r6, r0 + 800e122: 6ce0 ldr r0, [r4, #76] ; 0x4c + 800e124: 6803 ldr r3, [r0, #0] + 800e126: 6adb ldr r3, [r3, #44] ; 0x2c + 800e128: 4798 blx r3 + 800e12a: 4286 cmp r6, r0 + 800e12c: d1b8 bne.n 800e0a0 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0xf8> + 800e12e: f7fb f8f9 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800e132: 6803 ldr r3, [r0, #0] + 800e134: 4606 mov r6, r0 + 800e136: a807 add r0, sp, #28 + 800e138: 6b5b ldr r3, [r3, #52] ; 0x34 + 800e13a: 9305 str r3, [sp, #20] + 800e13c: f004 ffea bl 8013114 <_ZNK8touchgfx6Bitmap9getFormatEv> + 800e140: 9b05 ldr r3, [sp, #20] + 800e142: 4601 mov r1, r0 + 800e144: 4630 mov r0, r6 + 800e146: 4798 blx r3 + 800e148: f080 0001 eor.w r0, r0, #1 + 800e14c: b2c0 uxtb r0, r0 + 800e14e: e7a8 b.n 800e0a2 <_ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE+0xfa> + 800e150: 240c3d36 .word 0x240c3d36 + 800e154: 240c3d38 .word 0x240c3d38 + 800e158: 240c3d3a .word 0x240c3d3a + 800e15c: 240c3d3c .word 0x240c3d3c + 800e160: 240c3d3e .word 0x240c3d3e + +0800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv>: + 800e164: 4b07 ldr r3, [pc, #28] ; (800e184 <_ZN8touchgfx3HAL20getClientFrameBufferEv+0x20>) + 800e166: b510 push {r4, lr} + 800e168: 781b ldrb r3, [r3, #0] + 800e16a: 4604 mov r4, r0 + 800e16c: b13b cbz r3, 800e17e <_ZN8touchgfx3HAL20getClientFrameBufferEv+0x1a> + 800e16e: 6803 ldr r3, [r0, #0] + 800e170: 6b1b ldr r3, [r3, #48] ; 0x30 + 800e172: 4798 blx r3 + 800e174: 6be3 ldr r3, [r4, #60] ; 0x3c + 800e176: 4283 cmp r3, r0 + 800e178: d101 bne.n 800e17e <_ZN8touchgfx3HAL20getClientFrameBufferEv+0x1a> + 800e17a: 6c20 ldr r0, [r4, #64] ; 0x40 + 800e17c: bd10 pop {r4, pc} + 800e17e: 6be0 ldr r0, [r4, #60] ; 0x3c + 800e180: e7fc b.n 800e17c <_ZN8touchgfx3HAL20getClientFrameBufferEv+0x18> + 800e182: bf00 nop + 800e184: 240c3d40 .word 0x240c3d40 + +0800e188 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt>: + 800e188: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr} + 800e18c: b08a sub sp, #40 ; 0x28 + 800e18e: 4692 mov sl, r2 + 800e190: 461d mov r5, r3 + 800e192: f44f 6380 mov.w r3, #1024 ; 0x400 + 800e196: f8bd 9054 ldrh.w r9, [sp, #84] ; 0x54 + 800e19a: 2400 movs r4, #0 + 800e19c: f8bd 8048 ldrh.w r8, [sp, #72] ; 0x48 + 800e1a0: 4606 mov r6, r0 + 800e1a2: f8bd 704c ldrh.w r7, [sp, #76] ; 0x4c + 800e1a6: fb09 a505 mla r5, r9, r5, sl + 800e1aa: 9404 str r4, [sp, #16] + 800e1ac: f8ad 8018 strh.w r8, [sp, #24] + 800e1b0: f8ad 701a strh.w r7, [sp, #26] + 800e1b4: f88d 4020 strb.w r4, [sp, #32] + 800e1b8: e9cd 3101 strd r3, r1, [sp, #4] + 800e1bc: f8bd 3050 ldrh.w r3, [sp, #80] ; 0x50 + 800e1c0: f8ad 301c strh.w r3, [sp, #28] + 800e1c4: f7ff ffce bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e1c8: eb00 0545 add.w r5, r0, r5, lsl #1 + 800e1cc: f8ad 901e strh.w r9, [sp, #30] + 800e1d0: f88d 4022 strb.w r4, [sp, #34] ; 0x22 + 800e1d4: 9505 str r5, [sp, #20] + 800e1d6: f88d 4021 strb.w r4, [sp, #33] ; 0x21 + 800e1da: f88d 4023 strb.w r4, [sp, #35] ; 0x23 + 800e1de: f88d 4024 strb.w r4, [sp, #36] ; 0x24 + 800e1e2: f1b8 0f00 cmp.w r8, #0 + 800e1e6: d000 beq.n 800e1ea <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x62> + 800e1e8: b937 cbnz r7, 800e1f8 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x70> + 800e1ea: 4b0d ldr r3, [pc, #52] ; (800e220 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x98>) + 800e1ec: f240 2102 movw r1, #514 ; 0x202 + 800e1f0: 4a0c ldr r2, [pc, #48] ; (800e224 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x9c>) + 800e1f2: 480d ldr r0, [pc, #52] ; (800e228 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0xa0>) + 800e1f4: f00e fdb2 bl 801cd5c <__assert_func> + 800e1f8: 6833 ldr r3, [r6, #0] + 800e1fa: 4630 mov r0, r6 + 800e1fc: 9c01 ldr r4, [sp, #4] + 800e1fe: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e200: 4798 blx r3 + 800e202: 4220 tst r0, r4 + 800e204: d104 bne.n 800e210 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x88> + 800e206: 4b09 ldr r3, [pc, #36] ; (800e22c <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0xa4>) + 800e208: f240 2103 movw r1, #515 ; 0x203 + 800e20c: 4a05 ldr r2, [pc, #20] ; (800e224 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x9c>) + 800e20e: e7f0 b.n 800e1f2 <_ZN8touchgfx3HAL12blitCopyWordEPKttttttt+0x6a> + 800e210: 6870 ldr r0, [r6, #4] + 800e212: a901 add r1, sp, #4 + 800e214: 6803 ldr r3, [r0, #0] + 800e216: 685b ldr r3, [r3, #4] + 800e218: 4798 blx r3 + 800e21a: b00a add sp, #40 ; 0x28 + 800e21c: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 800e220: 0801f717 .word 0x0801f717 + 800e224: 0801fa48 .word 0x0801fa48 + 800e228: 0801f8c2 .word 0x0801f8c2 + 800e22c: 0801f74f .word 0x0801f74f + +0800e230 <_ZN8touchgfx3HAL12blitFillWordEtttttt>: + 800e230: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800e234: b08b sub sp, #44 ; 0x2c + 800e236: 4693 mov fp, r2 + 800e238: 461d mov r5, r3 + 800e23a: 2400 movs r4, #0 + 800e23c: f8bd 9058 ldrh.w r9, [sp, #88] ; 0x58 + 800e240: f44f 6300 mov.w r3, #2048 ; 0x800 + 800e244: 468a mov sl, r1 + 800e246: f8bd 8050 ldrh.w r8, [sp, #80] ; 0x50 + 800e24a: fb09 b505 mla r5, r9, r5, fp + 800e24e: f8bd 7054 ldrh.w r7, [sp, #84] ; 0x54 + 800e252: 4606 mov r6, r0 + 800e254: 9404 str r4, [sp, #16] + 800e256: e9cd 3401 strd r3, r4, [sp, #4] + 800e25a: f7ff ff83 bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e25e: f8ad 8018 strh.w r8, [sp, #24] + 800e262: eb00 0545 add.w r5, r0, r5, lsl #1 + 800e266: f8ad 701a strh.w r7, [sp, #26] + 800e26a: f8ad 401c strh.w r4, [sp, #28] + 800e26e: 9505 str r5, [sp, #20] + 800e270: f8ad 901e strh.w r9, [sp, #30] + 800e274: f8cd a010 str.w sl, [sp, #16] + 800e278: f8ad 4020 strh.w r4, [sp, #32] + 800e27c: f88d 4022 strb.w r4, [sp, #34] ; 0x22 + 800e280: f88d 4023 strb.w r4, [sp, #35] ; 0x23 + 800e284: f88d 4024 strb.w r4, [sp, #36] ; 0x24 + 800e288: f1b8 0f00 cmp.w r8, #0 + 800e28c: d000 beq.n 800e290 <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x60> + 800e28e: b937 cbnz r7, 800e29e <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x6e> + 800e290: 4b0d ldr r3, [pc, #52] ; (800e2c8 <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x98>) + 800e292: f240 2119 movw r1, #537 ; 0x219 + 800e296: 4a0d ldr r2, [pc, #52] ; (800e2cc <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x9c>) + 800e298: 480d ldr r0, [pc, #52] ; (800e2d0 <_ZN8touchgfx3HAL12blitFillWordEtttttt+0xa0>) + 800e29a: f00e fd5f bl 801cd5c <__assert_func> + 800e29e: 6833 ldr r3, [r6, #0] + 800e2a0: 4630 mov r0, r6 + 800e2a2: 9c01 ldr r4, [sp, #4] + 800e2a4: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e2a6: 4798 blx r3 + 800e2a8: 4220 tst r0, r4 + 800e2aa: d104 bne.n 800e2b6 <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x86> + 800e2ac: 4b09 ldr r3, [pc, #36] ; (800e2d4 <_ZN8touchgfx3HAL12blitFillWordEtttttt+0xa4>) + 800e2ae: f240 211a movw r1, #538 ; 0x21a + 800e2b2: 4a06 ldr r2, [pc, #24] ; (800e2cc <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x9c>) + 800e2b4: e7f0 b.n 800e298 <_ZN8touchgfx3HAL12blitFillWordEtttttt+0x68> + 800e2b6: 6870 ldr r0, [r6, #4] + 800e2b8: a901 add r1, sp, #4 + 800e2ba: 6803 ldr r3, [r0, #0] + 800e2bc: 685b ldr r3, [r3, #4] + 800e2be: 4798 blx r3 + 800e2c0: b00b add sp, #44 ; 0x2c + 800e2c2: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800e2c6: bf00 nop + 800e2c8: 0801f794 .word 0x0801f794 + 800e2cc: 0801fabe .word 0x0801fabe + 800e2d0: 0801f8c2 .word 0x0801f8c2 + 800e2d4: 0801f7cc .word 0x0801f7cc + +0800e2d8 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE>: + 800e2d8: b508 push {r3, lr} + 800e2da: 290d cmp r1, #13 + 800e2dc: d817 bhi.n 800e30e <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x36> + 800e2de: e8df f001 tbb [pc, r1] + 800e2e2: 090b .short 0x090b + 800e2e4: 0d0d0d07 .word 0x0d0d0d07 + 800e2e8: 1414140d .word 0x1414140d + 800e2ec: 0d0d1414 .word 0x0d0d1414 + 800e2f0: 2020 movs r0, #32 + 800e2f2: bd08 pop {r3, pc} + 800e2f4: 2018 movs r0, #24 + 800e2f6: e7fc b.n 800e2f2 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x1a> + 800e2f8: 2010 movs r0, #16 + 800e2fa: e7fa b.n 800e2f2 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x1a> + 800e2fc: 4b05 ldr r3, [pc, #20] ; (800e314 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x3c>) + 800e2fe: f240 2183 movw r1, #643 ; 0x283 + 800e302: 4a05 ldr r2, [pc, #20] ; (800e318 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x40>) + 800e304: 4805 ldr r0, [pc, #20] ; (800e31c <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x44>) + 800e306: f00e fd29 bl 801cd5c <__assert_func> + 800e30a: 2008 movs r0, #8 + 800e30c: e7f1 b.n 800e2f2 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x1a> + 800e30e: 2000 movs r0, #0 + 800e310: e7ef b.n 800e2f2 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE+0x1a> + 800e312: bf00 nop + 800e314: 0801f93e .word 0x0801f93e + 800e318: 0801fde9 .word 0x0801fde9 + 800e31c: 0801f8c2 .word 0x0801f8c2 + +0800e320 <_ZNK8touchgfx3HAL13getDstAddressEttPttNS_6Bitmap12BitmapFormatE>: + 800e320: b570 push {r4, r5, r6, lr} + 800e322: 460d mov r5, r1 + 800e324: f89d 1014 ldrb.w r1, [sp, #20] + 800e328: 4616 mov r6, r2 + 800e32a: 461c mov r4, r3 + 800e32c: f7ff ffd4 bl 800e2d8 <_ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE> + 800e330: f8bd 1010 ldrh.w r1, [sp, #16] + 800e334: 10c0 asrs r0, r0, #3 + 800e336: fb06 5101 mla r1, r6, r1, r5 + 800e33a: fb00 4001 mla r0, r0, r1, r4 + 800e33e: bd70 pop {r4, r5, r6, pc} + +0800e340 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b>: + 800e340: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr} + 800e344: b08c sub sp, #48 ; 0x30 + 800e346: f04f 0c00 mov.w ip, #0 + 800e34a: 4604 mov r4, r0 + 800e34c: 469a mov sl, r3 + 800e34e: f89d 506c ldrb.w r5, [sp, #108] ; 0x6c + 800e352: f8bd 7054 ldrh.w r7, [sp, #84] ; 0x54 + 800e356: 2d0b cmp r5, #11 + 800e358: f8bd 6058 ldrh.w r6, [sp, #88] ; 0x58 + 800e35c: f89d 3060 ldrb.w r3, [sp, #96] ; 0x60 + 800e360: f89d 0064 ldrb.w r0, [sp, #100] ; 0x64 + 800e364: f8bd 9068 ldrh.w r9, [sp, #104] ; 0x68 + 800e368: f89d 8070 ldrb.w r8, [sp, #112] ; 0x70 + 800e36c: f8cd c018 str.w ip, [sp, #24] + 800e370: d130 bne.n 800e3d4 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x94> + 800e372: 2080 movs r0, #128 ; 0x80 + 800e374: 9205 str r2, [sp, #20] + 800e376: f8bd 205c ldrh.w r2, [sp, #92] ; 0x5c + 800e37a: f88d 3028 strb.w r3, [sp, #40] ; 0x28 + 800e37e: f8ad 2024 strh.w r2, [sp, #36] ; 0x24 + 800e382: f8ad 7020 strh.w r7, [sp, #32] + 800e386: f8ad 6022 strh.w r6, [sp, #34] ; 0x22 + 800e38a: e9cd 0103 strd r0, r1, [sp, #12] + 800e38e: 4620 mov r0, r4 + 800e390: f7ff fee8 bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e394: f8bd 2050 ldrh.w r2, [sp, #80] ; 0x50 + 800e398: 4603 mov r3, r0 + 800e39a: 4651 mov r1, sl + 800e39c: 4620 mov r0, r4 + 800e39e: e9cd 9800 strd r9, r8, [sp] + 800e3a2: f7ff ffbd bl 800e320 <_ZNK8touchgfx3HAL13getDstAddressEttPttNS_6Bitmap12BitmapFormatE> + 800e3a6: f89d 3074 ldrb.w r3, [sp, #116] ; 0x74 + 800e3aa: 9007 str r0, [sp, #28] + 800e3ac: f88d 302b strb.w r3, [sp, #43] ; 0x2b + 800e3b0: 2300 movs r3, #0 + 800e3b2: f8ad 9026 strh.w r9, [sp, #38] ; 0x26 + 800e3b6: f88d 5029 strb.w r5, [sp, #41] ; 0x29 + 800e3ba: f88d 802a strb.w r8, [sp, #42] ; 0x2a + 800e3be: f88d 302c strb.w r3, [sp, #44] ; 0x2c + 800e3c2: b107 cbz r7, 800e3c6 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x86> + 800e3c4: b9d6 cbnz r6, 800e3fc <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xbc> + 800e3c6: 4b17 ldr r3, [pc, #92] ; (800e424 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xe4>) + 800e3c8: f240 11c9 movw r1, #457 ; 0x1c9 + 800e3cc: 4a16 ldr r2, [pc, #88] ; (800e428 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xe8>) + 800e3ce: 4817 ldr r0, [pc, #92] ; (800e42c <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xec>) + 800e3d0: f00e fcc4 bl 801cd5c <__assert_func> + 800e3d4: 2d02 cmp r5, #2 + 800e3d6: d108 bne.n 800e3ea <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xaa> + 800e3d8: 2bff cmp r3, #255 ; 0xff + 800e3da: d104 bne.n 800e3e6 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xa6> + 800e3dc: 2800 cmp r0, #0 + 800e3de: bf14 ite ne + 800e3e0: 2040 movne r0, #64 ; 0x40 + 800e3e2: 2020 moveq r0, #32 + 800e3e4: e7c6 b.n 800e374 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x34> + 800e3e6: 2040 movs r0, #64 ; 0x40 + 800e3e8: e7c4 b.n 800e374 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x34> + 800e3ea: 2bff cmp r3, #255 ; 0xff + 800e3ec: d104 bne.n 800e3f8 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xb8> + 800e3ee: 2800 cmp r0, #0 + 800e3f0: bf14 ite ne + 800e3f2: 2004 movne r0, #4 + 800e3f4: 2001 moveq r0, #1 + 800e3f6: e7bd b.n 800e374 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x34> + 800e3f8: 2004 movs r0, #4 + 800e3fa: e7bb b.n 800e374 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x34> + 800e3fc: 6823 ldr r3, [r4, #0] + 800e3fe: 4620 mov r0, r4 + 800e400: 9d03 ldr r5, [sp, #12] + 800e402: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e404: 4798 blx r3 + 800e406: 4228 tst r0, r5 + 800e408: d104 bne.n 800e414 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xd4> + 800e40a: 4b09 ldr r3, [pc, #36] ; (800e430 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xf0>) + 800e40c: f44f 71e5 mov.w r1, #458 ; 0x1ca + 800e410: 4a05 ldr r2, [pc, #20] ; (800e428 <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0xe8>) + 800e412: e7dc b.n 800e3ce <_ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b+0x8e> + 800e414: 6860 ldr r0, [r4, #4] + 800e416: a903 add r1, sp, #12 + 800e418: 6803 ldr r3, [r0, #0] + 800e41a: 685b ldr r3, [r3, #4] + 800e41c: 4798 blx r3 + 800e41e: b00c add sp, #48 ; 0x30 + 800e420: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 800e424: 0801f717 .word 0x0801f717 + 800e428: 0801fc77 .word 0x0801fc77 + 800e42c: 0801f8c2 .word 0x0801f8c2 + 800e430: 0801f74f .word 0x0801f74f + +0800e434 <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEb>: + 800e434: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800e438: b08d sub sp, #52 ; 0x34 + 800e43a: 469b mov fp, r3 + 800e43c: 2500 movs r5, #0 + 800e43e: 4604 mov r4, r0 + 800e440: f89d 7060 ldrb.w r7, [sp, #96] ; 0x60 + 800e444: 4692 mov sl, r2 + 800e446: f89d 6068 ldrb.w r6, [sp, #104] ; 0x68 + 800e44a: 4689 mov r9, r1 + 800e44c: 2fff cmp r7, #255 ; 0xff + 800e44e: f8bd 8064 ldrh.w r8, [sp, #100] ; 0x64 + 800e452: 9506 str r5, [sp, #24] + 800e454: bf14 ite ne + 800e456: 2308 movne r3, #8 + 800e458: 2302 moveq r3, #2 + 800e45a: e9cd 3503 strd r3, r5, [sp, #12] + 800e45e: f7ff fe81 bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e462: 465a mov r2, fp + 800e464: 4603 mov r3, r0 + 800e466: 4651 mov r1, sl + 800e468: 4620 mov r0, r4 + 800e46a: e9cd 8600 strd r8, r6, [sp] + 800e46e: f7ff ff57 bl 800e320 <_ZNK8touchgfx3HAL13getDstAddressEttPttNS_6Bitmap12BitmapFormatE> + 800e472: f8bd 3058 ldrh.w r3, [sp, #88] ; 0x58 + 800e476: f8ad 5024 strh.w r5, [sp, #36] ; 0x24 + 800e47a: f8ad 3020 strh.w r3, [sp, #32] + 800e47e: f8bd 305c ldrh.w r3, [sp, #92] ; 0x5c + 800e482: f88d 502c strb.w r5, [sp, #44] ; 0x2c + 800e486: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 800e48a: f89d 306c ldrb.w r3, [sp, #108] ; 0x6c + 800e48e: 9d03 ldr r5, [sp, #12] + 800e490: f88d 302b strb.w r3, [sp, #43] ; 0x2b + 800e494: 6823 ldr r3, [r4, #0] + 800e496: 9007 str r0, [sp, #28] + 800e498: 4620 mov r0, r4 + 800e49a: f8ad 8026 strh.w r8, [sp, #38] ; 0x26 + 800e49e: f8cd 9018 str.w r9, [sp, #24] + 800e4a2: f88d 7028 strb.w r7, [sp, #40] ; 0x28 + 800e4a6: f88d 6029 strb.w r6, [sp, #41] ; 0x29 + 800e4aa: f88d 602a strb.w r6, [sp, #42] ; 0x2a + 800e4ae: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e4b0: 4798 blx r3 + 800e4b2: 4228 tst r0, r5 + 800e4b4: d106 bne.n 800e4c4 <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEb+0x90> + 800e4b6: 4b07 ldr r3, [pc, #28] ; (800e4d4 <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEb+0xa0>) + 800e4b8: f44f 710c mov.w r1, #560 ; 0x230 + 800e4bc: 4a06 ldr r2, [pc, #24] ; (800e4d8 <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEb+0xa4>) + 800e4be: 4807 ldr r0, [pc, #28] ; (800e4dc <_ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEb+0xa8>) + 800e4c0: f00e fc4c bl 801cd5c <__assert_func> + 800e4c4: 6860 ldr r0, [r4, #4] + 800e4c6: a903 add r1, sp, #12 + 800e4c8: 6803 ldr r3, [r0, #0] + 800e4ca: 685b ldr r3, [r3, #4] + 800e4cc: 4798 blx r3 + 800e4ce: b00d add sp, #52 ; 0x34 + 800e4d0: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800e4d4: 0801f74f .word 0x0801f74f + 800e4d8: 0801fd4e .word 0x0801fd4e + 800e4dc: 0801f8c2 .word 0x0801f8c2 + +0800e4e0 <_ZNK8touchgfx3HAL13getDstAddressEttPt>: + 800e4e0: e92d 41f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, lr} + 800e4e4: 461f mov r7, r3 + 800e4e6: 4b0b ldr r3, [pc, #44] ; (800e514 <_ZNK8touchgfx3HAL13getDstAddressEttPt+0x34>) + 800e4e8: 460d mov r5, r1 + 800e4ea: 4616 mov r6, r2 + 800e4ec: f8b3 8000 ldrh.w r8, [r3] + 800e4f0: 4604 mov r4, r0 + 800e4f2: f7fa ff17 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800e4f6: 6803 ldr r3, [r0, #0] + 800e4f8: 6adb ldr r3, [r3, #44] ; 0x2c + 800e4fa: 4798 blx r3 + 800e4fc: 463b mov r3, r7 + 800e4fe: 4632 mov r2, r6 + 800e500: 4629 mov r1, r5 + 800e502: e9cd 8000 strd r8, r0, [sp] + 800e506: 4620 mov r0, r4 + 800e508: f7ff ff0a bl 800e320 <_ZNK8touchgfx3HAL13getDstAddressEttPttNS_6Bitmap12BitmapFormatE> + 800e50c: b002 add sp, #8 + 800e50e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 800e512: bf00 nop + 800e514: 240c3d3c .word 0x240c3d3c + +0800e518 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb>: + 800e518: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800e51c: b08b sub sp, #44 ; 0x2c + 800e51e: 4699 mov r9, r3 + 800e520: 4690 mov r8, r2 + 800e522: 4604 mov r4, r0 + 800e524: f8bd 305c ldrh.w r3, [sp, #92] ; 0x5c + 800e528: 2500 movs r5, #0 + 800e52a: f8bd 7048 ldrh.w r7, [sp, #72] ; 0x48 + 800e52e: f8bd 604c ldrh.w r6, [sp, #76] ; 0x4c + 800e532: 9504 str r5, [sp, #16] + 800e534: f8ad 7018 strh.w r7, [sp, #24] + 800e538: f8ad 601a strh.w r6, [sp, #26] + 800e53c: e9cd 3101 strd r3, r1, [sp, #4] + 800e540: f8bd 3050 ldrh.w r3, [sp, #80] ; 0x50 + 800e544: f8ad 301c strh.w r3, [sp, #28] + 800e548: f89d 3058 ldrb.w r3, [sp, #88] ; 0x58 + 800e54c: f88d 3020 strb.w r3, [sp, #32] + 800e550: f7ff fe08 bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e554: 464a mov r2, r9 + 800e556: 4603 mov r3, r0 + 800e558: 4641 mov r1, r8 + 800e55a: 4620 mov r0, r4 + 800e55c: f7ff ffc0 bl 800e4e0 <_ZNK8touchgfx3HAL13getDstAddressEttPt> + 800e560: 4b19 ldr r3, [pc, #100] ; (800e5c8 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0xb0>) + 800e562: 9005 str r0, [sp, #20] + 800e564: 881b ldrh r3, [r3, #0] + 800e566: f8ad 301e strh.w r3, [sp, #30] + 800e56a: f7fa fedb bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800e56e: 6803 ldr r3, [r0, #0] + 800e570: 6adb ldr r3, [r3, #44] ; 0x2c + 800e572: 4798 blx r3 + 800e574: f88d 0022 strb.w r0, [sp, #34] ; 0x22 + 800e578: f88d 0021 strb.w r0, [sp, #33] ; 0x21 + 800e57c: b107 cbz r7, 800e580 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0x68> + 800e57e: b936 cbnz r6, 800e58e <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0x76> + 800e580: 4b12 ldr r3, [pc, #72] ; (800e5cc <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0xb4>) + 800e582: f44f 71f3 mov.w r1, #486 ; 0x1e6 + 800e586: 4a12 ldr r2, [pc, #72] ; (800e5d0 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0xb8>) + 800e588: 4812 ldr r0, [pc, #72] ; (800e5d4 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0xbc>) + 800e58a: f00e fbe7 bl 801cd5c <__assert_func> + 800e58e: 6823 ldr r3, [r4, #0] + 800e590: 4620 mov r0, r4 + 800e592: 9e01 ldr r6, [sp, #4] + 800e594: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e596: 4798 blx r3 + 800e598: 4230 tst r0, r6 + 800e59a: d104 bne.n 800e5a6 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0x8e> + 800e59c: 4b0e ldr r3, [pc, #56] ; (800e5d8 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0xc0>) + 800e59e: f240 11e7 movw r1, #487 ; 0x1e7 + 800e5a2: 4a0b ldr r2, [pc, #44] ; (800e5d0 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0xb8>) + 800e5a4: e7f0 b.n 800e588 <_ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb+0x70> + 800e5a6: 9b15 ldr r3, [sp, #84] ; 0x54 + 800e5a8: a901 add r1, sp, #4 + 800e5aa: 6860 ldr r0, [r4, #4] + 800e5ac: 9304 str r3, [sp, #16] + 800e5ae: f89d 3060 ldrb.w r3, [sp, #96] ; 0x60 + 800e5b2: f88d 5024 strb.w r5, [sp, #36] ; 0x24 + 800e5b6: f88d 3023 strb.w r3, [sp, #35] ; 0x23 + 800e5ba: 6803 ldr r3, [r0, #0] + 800e5bc: 685b ldr r3, [r3, #4] + 800e5be: 4798 blx r3 + 800e5c0: b00b add sp, #44 ; 0x2c + 800e5c2: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800e5c6: bf00 nop + 800e5c8: 240c3d3c .word 0x240c3d3c + 800e5cc: 0801f717 .word 0x0801f717 + 800e5d0: 0801fb23 .word 0x0801fb23 + 800e5d4: 0801f8c2 .word 0x0801f8c2 + 800e5d8: 0801f74f .word 0x0801f74f + +0800e5dc <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE>: + 800e5dc: b5f0 push {r4, r5, r6, r7, lr} + 800e5de: b08d sub sp, #52 ; 0x34 + 800e5e0: 4604 mov r4, r0 + 800e5e2: 466b mov r3, sp + 800e5e4: e883 0006 stmia.w r3, {r1, r2} + 800e5e8: 4b21 ldr r3, [pc, #132] ; (800e670 <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE+0x94>) + 800e5ea: 781b ldrb r3, [r3, #0] + 800e5ec: b933 cbnz r3, 800e5fc <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE+0x20> + 800e5ee: 4b21 ldr r3, [pc, #132] ; (800e674 <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE+0x98>) + 800e5f0: f240 2141 movw r1, #577 ; 0x241 + 800e5f4: 4a20 ldr r2, [pc, #128] ; (800e678 <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE+0x9c>) + 800e5f6: 4821 ldr r0, [pc, #132] ; (800e67c <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE+0xa0>) + 800e5f8: f00e fbb0 bl 801cd5c <__assert_func> + 800e5fc: 2300 movs r3, #0 + 800e5fe: 2501 movs r5, #1 + 800e600: f8bd 6000 ldrh.w r6, [sp] + 800e604: 9306 str r3, [sp, #24] + 800e606: 6803 ldr r3, [r0, #0] + 800e608: f8bd 7002 ldrh.w r7, [sp, #2] + 800e60c: 9503 str r5, [sp, #12] + 800e60e: 6b1b ldr r3, [r3, #48] ; 0x30 + 800e610: 4798 blx r3 + 800e612: 463a mov r2, r7 + 800e614: 4631 mov r1, r6 + 800e616: 4603 mov r3, r0 + 800e618: 4620 mov r0, r4 + 800e61a: f7ff ff61 bl 800e4e0 <_ZNK8touchgfx3HAL13getDstAddressEttPt> + 800e61e: 6c63 ldr r3, [r4, #68] ; 0x44 + 800e620: 9004 str r0, [sp, #16] + 800e622: 9307 str r3, [sp, #28] + 800e624: f8bd 3004 ldrh.w r3, [sp, #4] + 800e628: f8ad 3020 strh.w r3, [sp, #32] + 800e62c: f8bd 3006 ldrh.w r3, [sp, #6] + 800e630: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 800e634: 4b12 ldr r3, [pc, #72] ; (800e680 <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE+0xa4>) + 800e636: 881b ldrh r3, [r3, #0] + 800e638: f8ad 3024 strh.w r3, [sp, #36] ; 0x24 + 800e63c: f8ad 3026 strh.w r3, [sp, #38] ; 0x26 + 800e640: f7fa fe70 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800e644: 6803 ldr r3, [r0, #0] + 800e646: 6adb ldr r3, [r3, #44] ; 0x2c + 800e648: 4798 blx r3 + 800e64a: 23ff movs r3, #255 ; 0xff + 800e64c: f88d 0029 strb.w r0, [sp, #41] ; 0x29 + 800e650: a903 add r1, sp, #12 + 800e652: f88d 002a strb.w r0, [sp, #42] ; 0x2a + 800e656: 6860 ldr r0, [r4, #4] + 800e658: f88d 3028 strb.w r3, [sp, #40] ; 0x28 + 800e65c: f88d 502b strb.w r5, [sp, #43] ; 0x2b + 800e660: f88d 502c strb.w r5, [sp, #44] ; 0x2c + 800e664: 6803 ldr r3, [r0, #0] + 800e666: 685b ldr r3, [r3, #4] + 800e668: 4798 blx r3 + 800e66a: 6c60 ldr r0, [r4, #68] ; 0x44 + 800e66c: b00d add sp, #52 ; 0x34 + 800e66e: bdf0 pop {r4, r5, r6, r7, pc} + 800e670: 240c3d41 .word 0x240c3d41 + 800e674: 0801f816 .word 0x0801f816 + 800e678: 0801fbcd .word 0x0801fbcd + 800e67c: 0801f8c2 .word 0x0801f8c2 + 800e680: 240c3d3c .word 0x240c3d3c + +0800e684 <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectEPtm>: + 800e684: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 800e688: b08c sub sp, #48 ; 0x30 + 800e68a: 461e mov r6, r3 + 800e68c: 2300 movs r3, #0 + 800e68e: 4604 mov r4, r0 + 800e690: 466d mov r5, sp + 800e692: 9306 str r3, [sp, #24] + 800e694: 6803 ldr r3, [r0, #0] + 800e696: e885 0006 stmia.w r5, {r1, r2} + 800e69a: 2501 movs r5, #1 + 800e69c: f8bd 7000 ldrh.w r7, [sp] + 800e6a0: f8bd 8002 ldrh.w r8, [sp, #2] + 800e6a4: 9503 str r5, [sp, #12] + 800e6a6: 6b1b ldr r3, [r3, #48] ; 0x30 + 800e6a8: 4798 blx r3 + 800e6aa: 4642 mov r2, r8 + 800e6ac: 4639 mov r1, r7 + 800e6ae: 4603 mov r3, r0 + 800e6b0: 4620 mov r0, r4 + 800e6b2: f7ff ff15 bl 800e4e0 <_ZNK8touchgfx3HAL13getDstAddressEttPt> + 800e6b6: f8bd 3004 ldrh.w r3, [sp, #4] + 800e6ba: 9004 str r0, [sp, #16] + 800e6bc: f8ad 3020 strh.w r3, [sp, #32] + 800e6c0: f8bd 3006 ldrh.w r3, [sp, #6] + 800e6c4: 9607 str r6, [sp, #28] + 800e6c6: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 800e6ca: 4b10 ldr r3, [pc, #64] ; (800e70c <_ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectEPtm+0x88>) + 800e6cc: 881b ldrh r3, [r3, #0] + 800e6ce: f8ad 3024 strh.w r3, [sp, #36] ; 0x24 + 800e6d2: 9b12 ldr r3, [sp, #72] ; 0x48 + 800e6d4: f8ad 3026 strh.w r3, [sp, #38] ; 0x26 + 800e6d8: f7fa fe24 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 800e6dc: 6803 ldr r3, [r0, #0] + 800e6de: 6adb ldr r3, [r3, #44] ; 0x2c + 800e6e0: 4798 blx r3 + 800e6e2: 23ff movs r3, #255 ; 0xff + 800e6e4: f88d 0029 strb.w r0, [sp, #41] ; 0x29 + 800e6e8: a903 add r1, sp, #12 + 800e6ea: f88d 002a strb.w r0, [sp, #42] ; 0x2a + 800e6ee: 6860 ldr r0, [r4, #4] + 800e6f0: f88d 3028 strb.w r3, [sp, #40] ; 0x28 + 800e6f4: f88d 502b strb.w r5, [sp, #43] ; 0x2b + 800e6f8: f88d 502c strb.w r5, [sp, #44] ; 0x2c + 800e6fc: 6803 ldr r3, [r0, #0] + 800e6fe: 685b ldr r3, [r3, #4] + 800e700: 4798 blx r3 + 800e702: 4630 mov r0, r6 + 800e704: b00c add sp, #48 ; 0x30 + 800e706: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 800e70a: bf00 nop + 800e70c: 240c3d3c .word 0x240c3d3c + +0800e710 <_ZN8touchgfx3HAL25copyFromTFTToClientBufferENS_4RectE>: + 800e710: b5f0 push {r4, r5, r6, r7, lr} + 800e712: b085 sub sp, #20 + 800e714: 4605 mov r5, r0 + 800e716: ac02 add r4, sp, #8 + 800e718: e884 0006 stmia.w r4, {r1, r2} + 800e71c: f8bd 6008 ldrh.w r6, [sp, #8] + 800e720: f8bd 700a ldrh.w r7, [sp, #10] + 800e724: f7ff fd1e bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e728: 4631 mov r1, r6 + 800e72a: 4603 mov r3, r0 + 800e72c: 463a mov r2, r7 + 800e72e: 4628 mov r0, r5 + 800e730: f7ff fed6 bl 800e4e0 <_ZNK8touchgfx3HAL13getDstAddressEttPt> + 800e734: 4a05 ldr r2, [pc, #20] ; (800e74c <_ZN8touchgfx3HAL25copyFromTFTToClientBufferENS_4RectE+0x3c>) + 800e736: 682b ldr r3, [r5, #0] + 800e738: 8812 ldrh r2, [r2, #0] + 800e73a: 9200 str r2, [sp, #0] + 800e73c: 6ede ldr r6, [r3, #108] ; 0x6c + 800e73e: 4603 mov r3, r0 + 800e740: 4628 mov r0, r5 + 800e742: e894 0006 ldmia.w r4, {r1, r2} + 800e746: 47b0 blx r6 + 800e748: b005 add sp, #20 + 800e74a: bdf0 pop {r4, r5, r6, r7, pc} + 800e74c: 240c3d3c .word 0x240c3d3c + +0800e750 <_ZN8touchgfx3HAL16swapFrameBuffersEv>: + 800e750: b570 push {r4, r5, r6, lr} + 800e752: f890 306a ldrb.w r3, [r0, #106] ; 0x6a + 800e756: 4604 mov r4, r0 + 800e758: b19b cbz r3, 800e782 <_ZN8touchgfx3HAL16swapFrameBuffersEv+0x32> + 800e75a: 2002 movs r0, #2 + 800e75c: f7fc feb6 bl 800b4cc <_ZN8touchgfx4GPIO6toggleENS0_7GPIO_IDE> + 800e760: 2300 movs r3, #0 + 800e762: 4620 mov r0, r4 + 800e764: f884 306a strb.w r3, [r4, #106] ; 0x6a + 800e768: f884 3069 strb.w r3, [r4, #105] ; 0x69 + 800e76c: 6823 ldr r3, [r4, #0] + 800e76e: f8d3 50b8 ldr.w r5, [r3, #184] ; 0xb8 + 800e772: f7ff fcf7 bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e776: 4601 mov r1, r0 + 800e778: 4620 mov r0, r4 + 800e77a: 462b mov r3, r5 + 800e77c: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 800e780: 4718 bx r3 + 800e782: bd70 pop {r4, r5, r6, pc} + +0800e784 <_ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE>: + 800e784: b538 push {r3, r4, r5, lr} + 800e786: f890 3078 ldrb.w r3, [r0, #120] ; 0x78 + 800e78a: 4604 mov r4, r0 + 800e78c: 460d mov r5, r1 + 800e78e: 428b cmp r3, r1 + 800e790: d006 beq.n 800e7a0 <_ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE+0x1c> + 800e792: 6803 ldr r3, [r0, #0] + 800e794: b929 cbnz r1, 800e7a2 <_ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE+0x1e> + 800e796: f8d3 30c8 ldr.w r3, [r3, #200] ; 0xc8 + 800e79a: 4798 blx r3 + 800e79c: f884 5078 strb.w r5, [r4, #120] ; 0x78 + 800e7a0: bd38 pop {r3, r4, r5, pc} + 800e7a2: f8d3 30cc ldr.w r3, [r3, #204] ; 0xcc + 800e7a6: e7f8 b.n 800e79a <_ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE+0x16> + +0800e7a8 <_ZN8touchgfx3HAL15lockFrameBufferEv>: + 800e7a8: 4b0d ldr r3, [pc, #52] ; (800e7e0 <_ZN8touchgfx3HAL15lockFrameBufferEv+0x38>) + 800e7aa: b510 push {r4, lr} + 800e7ac: 781b ldrb r3, [r3, #0] + 800e7ae: 4604 mov r4, r0 + 800e7b0: b95b cbnz r3, 800e7ca <_ZN8touchgfx3HAL15lockFrameBufferEv+0x22> + 800e7b2: f890 3048 ldrb.w r3, [r0, #72] ; 0x48 + 800e7b6: 2b02 cmp r3, #2 + 800e7b8: d007 beq.n 800e7ca <_ZN8touchgfx3HAL15lockFrameBufferEv+0x22> + 800e7ba: 6840 ldr r0, [r0, #4] + 800e7bc: f000 f938 bl 800ea30 <_ZN8touchgfx13DMA_Interface15isDmaQueueEmptyEv> + 800e7c0: b118 cbz r0, 800e7ca <_ZN8touchgfx3HAL15lockFrameBufferEv+0x22> + 800e7c2: 6862 ldr r2, [r4, #4] + 800e7c4: 7a53 ldrb r3, [r2, #9] + 800e7c6: 2b00 cmp r3, #0 + 800e7c8: d0fc beq.n 800e7c4 <_ZN8touchgfx3HAL15lockFrameBufferEv+0x1c> + 800e7ca: f7fd f981 bl 800bad0 <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv> + 800e7ce: 4620 mov r0, r4 + 800e7d0: 2100 movs r1, #0 + 800e7d2: f7ff ffd7 bl 800e784 <_ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE> + 800e7d6: 4620 mov r0, r4 + 800e7d8: f7ff fcc4 bl 800e164 <_ZN8touchgfx3HAL20getClientFrameBufferEv> + 800e7dc: bd10 pop {r4, pc} + 800e7de: bf00 nop + 800e7e0: 240c3d40 .word 0x240c3d40 + +0800e7e4 <_ZN8touchgfx13DMA_Interface10initializeEv>: + 800e7e4: 4770 bx lr + +0800e7e6 <_ZN8touchgfx13DMA_Interface10getDMATypeEv>: + 800e7e6: 2000 movs r0, #0 + 800e7e8: 4770 bx lr + +0800e7ea <_ZN8touchgfx17LockFreeDMA_Queue7isEmptyEv>: + 800e7ea: e9d0 2003 ldrd r2, r0, [r0, #12] + 800e7ee: 1a13 subs r3, r2, r0 + 800e7f0: 4258 negs r0, r3 + 800e7f2: 4158 adcs r0, r3 + 800e7f4: 4770 bx lr + +0800e7f6 <_ZN8touchgfx17LockFreeDMA_Queue6isFullEv>: + 800e7f6: e9d0 2303 ldrd r2, r3, [r0, #12] + 800e7fa: 1a9b subs r3, r3, r2 + 800e7fc: 2b00 cmp r3, #0 + 800e7fe: bfdc itt le + 800e800: 6882 ldrle r2, [r0, #8] + 800e802: 189b addle r3, r3, r2 + 800e804: 2b01 cmp r3, #1 + 800e806: bfcc ite gt + 800e808: 2000 movgt r0, #0 + 800e80a: 2001 movle r0, #1 + 800e80c: 4770 bx lr + +0800e80e <_ZN8touchgfx17LockFreeDMA_Queue5firstEv>: + 800e80e: 6902 ldr r2, [r0, #16] + 800e810: 6843 ldr r3, [r0, #4] + 800e812: 2024 movs r0, #36 ; 0x24 + 800e814: fb00 3002 mla r0, r0, r2, r3 + 800e818: 4770 bx lr + +0800e81a <_ZN8touchgfx13DMA_Interface13seedExecutionEv>: + 800e81a: 6803 ldr r3, [r0, #0] + 800e81c: 691b ldr r3, [r3, #16] + 800e81e: 4718 bx r3 + +0800e820 <_ZN8touchgfx13DMA_Interface11enableAlphaEh>: + 800e820: 4770 bx lr + +0800e822 <_ZN8touchgfx13DMA_Interface12disableAlphaEv>: + 800e822: 4770 bx lr + +0800e824 <_ZN8touchgfx13DMA_Interface7executeEv>: + 800e824: 2301 movs r3, #1 + 800e826: b570 push {r4, r5, r6, lr} + 800e828: 7203 strb r3, [r0, #8] + 800e82a: 4604 mov r4, r0 + 800e82c: 6840 ldr r0, [r0, #4] + 800e82e: 6803 ldr r3, [r0, #0] + 800e830: 699b ldr r3, [r3, #24] + 800e832: 4798 blx r3 + 800e834: 6803 ldr r3, [r0, #0] + 800e836: 4605 mov r5, r0 + 800e838: 2b40 cmp r3, #64 ; 0x40 + 800e83a: d039 beq.n 800e8b0 <_ZN8touchgfx13DMA_Interface7executeEv+0x8c> + 800e83c: d815 bhi.n 800e86a <_ZN8touchgfx13DMA_Interface7executeEv+0x46> + 800e83e: 2b04 cmp r3, #4 + 800e840: d022 beq.n 800e888 <_ZN8touchgfx13DMA_Interface7executeEv+0x64> + 800e842: d808 bhi.n 800e856 <_ZN8touchgfx13DMA_Interface7executeEv+0x32> + 800e844: 2b01 cmp r3, #1 + 800e846: d033 beq.n 800e8b0 <_ZN8touchgfx13DMA_Interface7executeEv+0x8c> + 800e848: 2b02 cmp r3, #2 + 800e84a: d108 bne.n 800e85e <_ZN8touchgfx13DMA_Interface7executeEv+0x3a> + 800e84c: 6823 ldr r3, [r4, #0] + 800e84e: 4620 mov r0, r4 + 800e850: 6bdb ldr r3, [r3, #60] ; 0x3c + 800e852: 4798 blx r3 + 800e854: e025 b.n 800e8a2 <_ZN8touchgfx13DMA_Interface7executeEv+0x7e> + 800e856: 2b08 cmp r3, #8 + 800e858: d01e beq.n 800e898 <_ZN8touchgfx13DMA_Interface7executeEv+0x74> + 800e85a: 2b20 cmp r3, #32 + 800e85c: d028 beq.n 800e8b0 <_ZN8touchgfx13DMA_Interface7executeEv+0x8c> + 800e85e: 4b17 ldr r3, [pc, #92] ; (800e8bc <_ZN8touchgfx13DMA_Interface7executeEv+0x98>) + 800e860: 2188 movs r1, #136 ; 0x88 + 800e862: 4a17 ldr r2, [pc, #92] ; (800e8c0 <_ZN8touchgfx13DMA_Interface7executeEv+0x9c>) + 800e864: 4817 ldr r0, [pc, #92] ; (800e8c4 <_ZN8touchgfx13DMA_Interface7executeEv+0xa0>) + 800e866: f00e fa79 bl 801cd5c <__assert_func> + 800e86a: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 800e86e: d01f beq.n 800e8b0 <_ZN8touchgfx13DMA_Interface7executeEv+0x8c> + 800e870: d804 bhi.n 800e87c <_ZN8touchgfx13DMA_Interface7executeEv+0x58> + 800e872: 2b80 cmp r3, #128 ; 0x80 + 800e874: d01c beq.n 800e8b0 <_ZN8touchgfx13DMA_Interface7executeEv+0x8c> + 800e876: f5b3 7f80 cmp.w r3, #256 ; 0x100 + 800e87a: e7ef b.n 800e85c <_ZN8touchgfx13DMA_Interface7executeEv+0x38> + 800e87c: f5b3 6f80 cmp.w r3, #1024 ; 0x400 + 800e880: d016 beq.n 800e8b0 <_ZN8touchgfx13DMA_Interface7executeEv+0x8c> + 800e882: f5b3 6f00 cmp.w r3, #2048 ; 0x800 + 800e886: e7e0 b.n 800e84a <_ZN8touchgfx13DMA_Interface7executeEv+0x26> + 800e888: 6823 ldr r3, [r4, #0] + 800e88a: 7f01 ldrb r1, [r0, #28] + 800e88c: 4620 mov r0, r4 + 800e88e: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e890: 4798 blx r3 + 800e892: 6823 ldr r3, [r4, #0] + 800e894: 6b1b ldr r3, [r3, #48] ; 0x30 + 800e896: e006 b.n 800e8a6 <_ZN8touchgfx13DMA_Interface7executeEv+0x82> + 800e898: 6823 ldr r3, [r4, #0] + 800e89a: 7f01 ldrb r1, [r0, #28] + 800e89c: 4620 mov r0, r4 + 800e89e: 6b9b ldr r3, [r3, #56] ; 0x38 + 800e8a0: 4798 blx r3 + 800e8a2: 6823 ldr r3, [r4, #0] + 800e8a4: 6b5b ldr r3, [r3, #52] ; 0x34 + 800e8a6: 4629 mov r1, r5 + 800e8a8: 4620 mov r0, r4 + 800e8aa: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 800e8ae: 4718 bx r3 + 800e8b0: 6823 ldr r3, [r4, #0] + 800e8b2: 4620 mov r0, r4 + 800e8b4: 6bdb ldr r3, [r3, #60] ; 0x3c + 800e8b6: 4798 blx r3 + 800e8b8: e7eb b.n 800e892 <_ZN8touchgfx13DMA_Interface7executeEv+0x6e> + 800e8ba: bf00 nop + 800e8bc: 0801fe32 .word 0x0801fe32 + 800e8c0: 0801ff44 .word 0x0801ff44 + 800e8c4: 0801fe57 .word 0x0801fe57 + +0800e8c8 <_ZN8touchgfx13DMA_Interface10addToQueueERKNS_6BlitOpE>: + 800e8c8: b570 push {r4, r5, r6, lr} + 800e8ca: 4604 mov r4, r0 + 800e8cc: 460e mov r6, r1 + 800e8ce: 6860 ldr r0, [r4, #4] + 800e8d0: 6803 ldr r3, [r0, #0] + 800e8d2: 685b ldr r3, [r3, #4] + 800e8d4: 4798 blx r3 + 800e8d6: 2800 cmp r0, #0 + 800e8d8: d1f9 bne.n 800e8ce <_ZN8touchgfx13DMA_Interface10addToQueueERKNS_6BlitOpE+0x6> + 800e8da: 4d0d ldr r5, [pc, #52] ; (800e910 <_ZN8touchgfx13DMA_Interface10addToQueueERKNS_6BlitOpE+0x48>) + 800e8dc: 6828 ldr r0, [r5, #0] + 800e8de: 6803 ldr r3, [r0, #0] + 800e8e0: 6fdb ldr r3, [r3, #124] ; 0x7c + 800e8e2: 4798 blx r3 + 800e8e4: f7fd f936 bl 800bb54 <_ZN8touchgfx10OSWrappers27tryTakeFrameBufferSemaphoreEv> + 800e8e8: 6828 ldr r0, [r5, #0] + 800e8ea: 2101 movs r1, #1 + 800e8ec: f7ff ff4a bl 800e784 <_ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE> + 800e8f0: 6860 ldr r0, [r4, #4] + 800e8f2: 4631 mov r1, r6 + 800e8f4: 6803 ldr r3, [r0, #0] + 800e8f6: 689b ldr r3, [r3, #8] + 800e8f8: 4798 blx r3 + 800e8fa: 6823 ldr r3, [r4, #0] + 800e8fc: 4620 mov r0, r4 + 800e8fe: 6adb ldr r3, [r3, #44] ; 0x2c + 800e900: 4798 blx r3 + 800e902: 6828 ldr r0, [r5, #0] + 800e904: 6803 ldr r3, [r0, #0] + 800e906: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 800e90a: 6f9b ldr r3, [r3, #120] ; 0x78 + 800e90c: 4718 bx r3 + 800e90e: bf00 nop + 800e910: 240c3d44 .word 0x240c3d44 + +0800e914 <_ZN8touchgfx13DMA_Interface27waitForFrameBufferSemaphoreEv>: + 800e914: b508 push {r3, lr} + 800e916: f7fd f8db bl 800bad0 <_ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv> + 800e91a: e8bd 4008 ldmia.w sp!, {r3, lr} + 800e91e: f7fd b8f7 b.w 800bb10 <_ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv> + +0800e922 <_ZN8touchgfx13DMA_Interface5startEv>: + 800e922: b510 push {r4, lr} + 800e924: 4604 mov r4, r0 + 800e926: 6840 ldr r0, [r0, #4] + 800e928: 6803 ldr r3, [r0, #0] + 800e92a: 681b ldr r3, [r3, #0] + 800e92c: 4798 blx r3 + 800e92e: b948 cbnz r0, 800e944 <_ZN8touchgfx13DMA_Interface5startEv+0x22> + 800e930: 7a63 ldrb r3, [r4, #9] + 800e932: b13b cbz r3, 800e944 <_ZN8touchgfx13DMA_Interface5startEv+0x22> + 800e934: 7a23 ldrb r3, [r4, #8] + 800e936: b92b cbnz r3, 800e944 <_ZN8touchgfx13DMA_Interface5startEv+0x22> + 800e938: 6823 ldr r3, [r4, #0] + 800e93a: 4620 mov r0, r4 + 800e93c: 6a5b ldr r3, [r3, #36] ; 0x24 + 800e93e: e8bd 4010 ldmia.w sp!, {r4, lr} + 800e942: 4718 bx r3 + 800e944: bd10 pop {r4, pc} + ... + +0800e948 <_ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE>: + 800e948: b510 push {r4, lr} + 800e94a: e9d0 3203 ldrd r3, r2, [r0, #12] + 800e94e: 1ad2 subs r2, r2, r3 + 800e950: 2a00 cmp r2, #0 + 800e952: bfdc itt le + 800e954: 6884 ldrle r4, [r0, #8] + 800e956: 1912 addle r2, r2, r4 + 800e958: 2a01 cmp r2, #1 + 800e95a: dd17 ble.n 800e98c <_ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE+0x44> + 800e95c: 6842 ldr r2, [r0, #4] + 800e95e: 2424 movs r4, #36 ; 0x24 + 800e960: fb04 2303 mla r3, r4, r3, r2 + 800e964: f101 0220 add.w r2, r1, #32 + 800e968: f851 4b04 ldr.w r4, [r1], #4 + 800e96c: 4291 cmp r1, r2 + 800e96e: f843 4b04 str.w r4, [r3], #4 + 800e972: d1f9 bne.n 800e968 <_ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE+0x20> + 800e974: 780a ldrb r2, [r1, #0] + 800e976: 701a strb r2, [r3, #0] + 800e978: 68c3 ldr r3, [r0, #12] + 800e97a: 6882 ldr r2, [r0, #8] + 800e97c: f3bf 8f5b dmb ish + 800e980: 3301 adds r3, #1 + 800e982: 429a cmp r2, r3 + 800e984: bfd8 it le + 800e986: 1a9b suble r3, r3, r2 + 800e988: 60c3 str r3, [r0, #12] + 800e98a: bd10 pop {r4, pc} + 800e98c: 4b02 ldr r3, [pc, #8] ; (800e998 <_ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE+0x50>) + 800e98e: 2136 movs r1, #54 ; 0x36 + 800e990: 4a02 ldr r2, [pc, #8] ; (800e99c <_ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE+0x54>) + 800e992: 4803 ldr r0, [pc, #12] ; (800e9a0 <_ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE+0x58>) + 800e994: f00e f9e2 bl 801cd5c <__assert_func> + 800e998: 0801fe7d .word 0x0801fe7d + 800e99c: 0801ff74 .word 0x0801ff74 + 800e9a0: 0801fe57 .word 0x0801fe57 + +0800e9a4 <_ZN8touchgfx17LockFreeDMA_Queue3popEv>: + 800e9a4: b510 push {r4, lr} + 800e9a6: 6803 ldr r3, [r0, #0] + 800e9a8: 4604 mov r4, r0 + 800e9aa: 681b ldr r3, [r3, #0] + 800e9ac: 4798 blx r3 + 800e9ae: b128 cbz r0, 800e9bc <_ZN8touchgfx17LockFreeDMA_Queue3popEv+0x18> + 800e9b0: 4b07 ldr r3, [pc, #28] ; (800e9d0 <_ZN8touchgfx17LockFreeDMA_Queue3popEv+0x2c>) + 800e9b2: 213c movs r1, #60 ; 0x3c + 800e9b4: 4a07 ldr r2, [pc, #28] ; (800e9d4 <_ZN8touchgfx17LockFreeDMA_Queue3popEv+0x30>) + 800e9b6: 4808 ldr r0, [pc, #32] ; (800e9d8 <_ZN8touchgfx17LockFreeDMA_Queue3popEv+0x34>) + 800e9b8: f00e f9d0 bl 801cd5c <__assert_func> + 800e9bc: 6923 ldr r3, [r4, #16] + 800e9be: 68a2 ldr r2, [r4, #8] + 800e9c0: f3bf 8f5b dmb ish + 800e9c4: 3301 adds r3, #1 + 800e9c6: 429a cmp r2, r3 + 800e9c8: bfd8 it le + 800e9ca: 1a9b suble r3, r3, r2 + 800e9cc: 6123 str r3, [r4, #16] + 800e9ce: bd10 pop {r4, pc} + 800e9d0: 0801fea0 .word 0x0801fea0 + 800e9d4: 0801ffc2 .word 0x0801ffc2 + 800e9d8: 0801fe57 .word 0x0801fe57 + +0800e9dc <_ZN8touchgfx13DMA_Interface16executeCompletedEv>: + 800e9dc: b570 push {r4, r5, r6, lr} + 800e9de: 4604 mov r4, r0 + 800e9e0: 6840 ldr r0, [r0, #4] + 800e9e2: 6803 ldr r3, [r0, #0] + 800e9e4: 681b ldr r3, [r3, #0] + 800e9e6: 4798 blx r3 + 800e9e8: 4605 mov r5, r0 + 800e9ea: b930 cbnz r0, 800e9fa <_ZN8touchgfx13DMA_Interface16executeCompletedEv+0x1e> + 800e9ec: 7a23 ldrb r3, [r4, #8] + 800e9ee: b123 cbz r3, 800e9fa <_ZN8touchgfx13DMA_Interface16executeCompletedEv+0x1e> + 800e9f0: 6860 ldr r0, [r4, #4] + 800e9f2: 6803 ldr r3, [r0, #0] + 800e9f4: 695b ldr r3, [r3, #20] + 800e9f6: 4798 blx r3 + 800e9f8: 7225 strb r5, [r4, #8] + 800e9fa: 6860 ldr r0, [r4, #4] + 800e9fc: 6803 ldr r3, [r0, #0] + 800e9fe: 681b ldr r3, [r3, #0] + 800ea00: 4798 blx r3 + 800ea02: b928 cbnz r0, 800ea10 <_ZN8touchgfx13DMA_Interface16executeCompletedEv+0x34> + 800ea04: 6823 ldr r3, [r4, #0] + 800ea06: 4620 mov r0, r4 + 800ea08: 6a5b ldr r3, [r3, #36] ; 0x24 + 800ea0a: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 800ea0e: 4718 bx r3 + 800ea10: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 800ea14: f7fd b8aa b.w 800bb6c <_ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv> + +0800ea18 <_ZN8touchgfx17LockFreeDMA_QueueC1EPNS_6BlitOpEi>: + 800ea18: b510 push {r4, lr} + 800ea1a: 6082 str r2, [r0, #8] + 800ea1c: 2200 movs r2, #0 + 800ea1e: 4c03 ldr r4, [pc, #12] ; (800ea2c <_ZN8touchgfx17LockFreeDMA_QueueC1EPNS_6BlitOpEi+0x14>) + 800ea20: e9c0 2203 strd r2, r2, [r0, #12] + 800ea24: e9c0 4100 strd r4, r1, [r0] + 800ea28: bd10 pop {r4, pc} + 800ea2a: bf00 nop + 800ea2c: 0801ff28 .word 0x0801ff28 + +0800ea30 <_ZN8touchgfx13DMA_Interface15isDmaQueueEmptyEv>: + 800ea30: 6840 ldr r0, [r0, #4] + 800ea32: 6803 ldr r3, [r0, #0] + 800ea34: 681b ldr r3, [r3, #0] + 800ea36: 4718 bx r3 + +0800ea38 <_ZNK8touchgfx13AbstractShape14getMinimalRectEv>: + 800ea38: f101 0344 add.w r3, r1, #68 ; 0x44 + 800ea3c: 4602 mov r2, r0 + 800ea3e: cb03 ldmia r3!, {r0, r1} + 800ea40: 6010 str r0, [r2, #0] + 800ea42: 4610 mov r0, r2 + 800ea44: 6051 str r1, [r2, #4] + 800ea46: 4770 bx lr + +0800ea48 <_ZNK8touchgfx7CWRUtil2Q5mlERKNS0_3Q15E>: + 800ea48: b507 push {r0, r1, r2, lr} + 800ea4a: f44f 4200 mov.w r2, #32768 ; 0x8000 + 800ea4e: ab01 add r3, sp, #4 + 800ea50: 6809 ldr r1, [r1, #0] + 800ea52: 6800 ldr r0, [r0, #0] + 800ea54: f002 fe3c bl 80116d0 <_ZN8touchgfx6muldivElllRl> + 800ea58: b003 add sp, #12 + 800ea5a: f85d fb04 ldr.w pc, [sp], #4 + ... + +0800ea60 <_ZN8touchgfx7CWRUtil4sineEi>: + 800ea60: f44f 72b4 mov.w r2, #360 ; 0x168 + 800ea64: fb90 f3f2 sdiv r3, r0, r2 + 800ea68: fb03 0312 mls r3, r3, r2, r0 + 800ea6c: 4413 add r3, r2 + 800ea6e: fb93 f0f2 sdiv r0, r3, r2 + 800ea72: fb02 3010 mls r0, r2, r0, r3 + 800ea76: 4b0a ldr r3, [pc, #40] ; (800eaa0 <_ZN8touchgfx7CWRUtil4sineEi+0x40>) + 800ea78: 285a cmp r0, #90 ; 0x5a + 800ea7a: dc02 bgt.n 800ea82 <_ZN8touchgfx7CWRUtil4sineEi+0x22> + 800ea7c: f833 0010 ldrh.w r0, [r3, r0, lsl #1] + 800ea80: 4770 bx lr + 800ea82: 28b4 cmp r0, #180 ; 0xb4 + 800ea84: dc02 bgt.n 800ea8c <_ZN8touchgfx7CWRUtil4sineEi+0x2c> + 800ea86: f1c0 00b4 rsb r0, r0, #180 ; 0xb4 + 800ea8a: e7f7 b.n 800ea7c <_ZN8touchgfx7CWRUtil4sineEi+0x1c> + 800ea8c: f5b0 7f87 cmp.w r0, #270 ; 0x10e + 800ea90: bfd4 ite le + 800ea92: 38b4 suble r0, #180 ; 0xb4 + 800ea94: f5c0 70b4 rsbgt r0, r0, #360 ; 0x168 + 800ea98: f833 0010 ldrh.w r0, [r3, r0, lsl #1] + 800ea9c: 4240 negs r0, r0 + 800ea9e: 4770 bx lr + 800eaa0: 0801fff2 .word 0x0801fff2 + +0800eaa4 <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E>: + 800eaa4: f44f 5234 mov.w r2, #11520 ; 0x2d00 + 800eaa8: fb90 f3f2 sdiv r3, r0, r2 + 800eaac: b573 push {r0, r1, r4, r5, r6, lr} + 800eaae: fb03 0012 mls r0, r3, r2, r0 + 800eab2: 4410 add r0, r2 + 800eab4: fb90 f4f2 sdiv r4, r0, r2 + 800eab8: fb02 0414 mls r4, r2, r4, r0 + 800eabc: f004 061f and.w r6, r4, #31 + 800eac0: 1164 asrs r4, r4, #5 + 800eac2: 4620 mov r0, r4 + 800eac4: f7ff ffcc bl 800ea60 <_ZN8touchgfx7CWRUtil4sineEi> + 800eac8: 4605 mov r5, r0 + 800eaca: b90e cbnz r6, 800ead0 <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E+0x2c> + 800eacc: b002 add sp, #8 + 800eace: bd70 pop {r4, r5, r6, pc} + 800ead0: 1c60 adds r0, r4, #1 + 800ead2: f7ff ffc5 bl 800ea60 <_ZN8touchgfx7CWRUtil4sineEi> + 800ead6: ab01 add r3, sp, #4 + 800ead8: 2220 movs r2, #32 + 800eada: 4631 mov r1, r6 + 800eadc: 1b40 subs r0, r0, r5 + 800eade: f002 fdf7 bl 80116d0 <_ZN8touchgfx6muldivElllRl> + 800eae2: 4428 add r0, r5 + 800eae4: e7f2 b.n 800eacc <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E+0x28> + +0800eae6 <_ZN8touchgfx7CWRUtil5mulQ5ENS0_2Q5ENS0_3Q10E>: + 800eae6: b507 push {r0, r1, r2, lr} + 800eae8: f44f 6280 mov.w r2, #1024 ; 0x400 + 800eaec: ab01 add r3, sp, #4 + 800eaee: 0140 lsls r0, r0, #5 + 800eaf0: f002 fdee bl 80116d0 <_ZN8touchgfx6muldivElllRl> + 800eaf4: 2320 movs r3, #32 + 800eaf6: fb90 f0f3 sdiv r0, r0, r3 + 800eafa: b003 add sp, #12 + 800eafc: f85d fb04 ldr.w pc, [sp], #4 + +0800eb00 <_ZN8touchgfx13AbstractShapeC1Ev>: + 800eb00: b510 push {r4, lr} + 800eb02: 4604 mov r4, r0 + 800eb04: f000 fb22 bl 800f14c <_ZN8touchgfx12CanvasWidgetC1Ev> + 800eb08: 4b07 ldr r3, [pc, #28] ; (800eb28 <_ZN8touchgfx13AbstractShapeC1Ev+0x28>) + 800eb0a: f44f 6280 mov.w r2, #1024 ; 0x400 + 800eb0e: 4620 mov r0, r4 + 800eb10: 6023 str r3, [r4, #0] + 800eb12: 2300 movs r3, #0 + 800eb14: e9c4 220f strd r2, r2, [r4, #60] ; 0x3c + 800eb18: e9c4 330c strd r3, r3, [r4, #48] ; 0x30 + 800eb1c: 63a3 str r3, [r4, #56] ; 0x38 + 800eb1e: 60a3 str r3, [r4, #8] + 800eb20: e9c4 3311 strd r3, r3, [r4, #68] ; 0x44 + 800eb24: bd10 pop {r4, pc} + 800eb26: bf00 nop + 800eb28: 080200b0 .word 0x080200b0 + +0800eb2c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv>: + 800eb2c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800eb30: 2500 movs r5, #0 + 800eb32: 6803 ldr r3, [r0, #0] + 800eb34: b087 sub sp, #28 + 800eb36: 4604 mov r4, r0 + 800eb38: 462e mov r6, r5 + 800eb3a: 46a8 mov r8, r5 + 800eb3c: 462f mov r7, r5 + 800eb3e: 46a9 mov r9, r5 + 800eb40: 6f9b ldr r3, [r3, #120] ; 0x78 + 800eb42: 4798 blx r3 + 800eb44: 9000 str r0, [sp, #0] + 800eb46: 9b00 ldr r3, [sp, #0] + 800eb48: 429d cmp r5, r3 + 800eb4a: da7f bge.n 800ec4c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x120> + 800eb4c: 6823 ldr r3, [r4, #0] + 800eb4e: 4629 mov r1, r5 + 800eb50: 4620 mov r0, r4 + 800eb52: f8d3 3080 ldr.w r3, [r3, #128] ; 0x80 + 800eb56: 4798 blx r3 + 800eb58: 6823 ldr r3, [r4, #0] + 800eb5a: 4682 mov sl, r0 + 800eb5c: 4629 mov r1, r5 + 800eb5e: f8d3 3084 ldr.w r3, [r3, #132] ; 0x84 + 800eb62: 4620 mov r0, r4 + 800eb64: 4798 blx r3 + 800eb66: 6be1 ldr r1, [r4, #60] ; 0x3c + 800eb68: 4683 mov fp, r0 + 800eb6a: 4650 mov r0, sl + 800eb6c: f7ff ffbb bl 800eae6 <_ZN8touchgfx7CWRUtil5mulQ5ENS0_2Q5ENS0_3Q10E> + 800eb70: 9002 str r0, [sp, #8] + 800eb72: 6ba0 ldr r0, [r4, #56] ; 0x38 + 800eb74: f5c0 6034 rsb r0, r0, #2880 ; 0xb40 + 800eb78: f7ff ff94 bl 800eaa4 <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E> + 800eb7c: a903 add r1, sp, #12 + 800eb7e: 9003 str r0, [sp, #12] + 800eb80: a802 add r0, sp, #8 + 800eb82: f7ff ff61 bl 800ea48 <_ZNK8touchgfx7CWRUtil2Q5mlERKNS0_3Q15E> + 800eb86: 6b22 ldr r2, [r4, #48] ; 0x30 + 800eb88: 6c21 ldr r1, [r4, #64] ; 0x40 + 800eb8a: 4402 add r2, r0 + 800eb8c: 4658 mov r0, fp + 800eb8e: 9201 str r2, [sp, #4] + 800eb90: f7ff ffa9 bl 800eae6 <_ZN8touchgfx7CWRUtil5mulQ5ENS0_2Q5ENS0_3Q10E> + 800eb94: 9004 str r0, [sp, #16] + 800eb96: 6ba0 ldr r0, [r4, #56] ; 0x38 + 800eb98: f7ff ff84 bl 800eaa4 <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E> + 800eb9c: a905 add r1, sp, #20 + 800eb9e: 9005 str r0, [sp, #20] + 800eba0: a804 add r0, sp, #16 + 800eba2: f7ff ff51 bl 800ea48 <_ZNK8touchgfx7CWRUtil2Q5mlERKNS0_3Q15E> + 800eba6: 9a01 ldr r2, [sp, #4] + 800eba8: 1a12 subs r2, r2, r0 + 800ebaa: b125 cbz r5, 800ebb6 <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x8a> + 800ebac: 2320 movs r3, #32 + 800ebae: fb92 f3f3 sdiv r3, r2, r3 + 800ebb2: 429f cmp r7, r3 + 800ebb4: da03 bge.n 800ebbe <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x92> + 800ebb6: 2720 movs r7, #32 + 800ebb8: fb92 f7f7 sdiv r7, r2, r7 + 800ebbc: b125 cbz r5, 800ebc8 <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x9c> + 800ebbe: 2320 movs r3, #32 + 800ebc0: fb92 f3f3 sdiv r3, r2, r3 + 800ebc4: 4599 cmp r9, r3 + 800ebc6: dd03 ble.n 800ebd0 <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0xa4> + 800ebc8: f04f 0920 mov.w r9, #32 + 800ebcc: fb92 f9f9 sdiv r9, r2, r9 + 800ebd0: 6c21 ldr r1, [r4, #64] ; 0x40 + 800ebd2: 4658 mov r0, fp + 800ebd4: 9201 str r2, [sp, #4] + 800ebd6: f7ff ff86 bl 800eae6 <_ZN8touchgfx7CWRUtil5mulQ5ENS0_2Q5ENS0_3Q10E> + 800ebda: 9002 str r0, [sp, #8] + 800ebdc: 6ba0 ldr r0, [r4, #56] ; 0x38 + 800ebde: f5c0 6034 rsb r0, r0, #2880 ; 0xb40 + 800ebe2: f7ff ff5f bl 800eaa4 <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E> + 800ebe6: a903 add r1, sp, #12 + 800ebe8: 9003 str r0, [sp, #12] + 800ebea: a802 add r0, sp, #8 + 800ebec: f7ff ff2c bl 800ea48 <_ZNK8touchgfx7CWRUtil2Q5mlERKNS0_3Q15E> + 800ebf0: 6b63 ldr r3, [r4, #52] ; 0x34 + 800ebf2: 6be1 ldr r1, [r4, #60] ; 0x3c + 800ebf4: eb00 0b03 add.w fp, r0, r3 + 800ebf8: 4650 mov r0, sl + 800ebfa: f7ff ff74 bl 800eae6 <_ZN8touchgfx7CWRUtil5mulQ5ENS0_2Q5ENS0_3Q10E> + 800ebfe: 9004 str r0, [sp, #16] + 800ec00: 6ba0 ldr r0, [r4, #56] ; 0x38 + 800ec02: f7ff ff4f bl 800eaa4 <_ZN8touchgfx7CWRUtil4sineENS0_2Q5E> + 800ec06: a905 add r1, sp, #20 + 800ec08: 9005 str r0, [sp, #20] + 800ec0a: a804 add r0, sp, #16 + 800ec0c: f7ff ff1c bl 800ea48 <_ZNK8touchgfx7CWRUtil2Q5mlERKNS0_3Q15E> + 800ec10: 9a01 ldr r2, [sp, #4] + 800ec12: eb00 030b add.w r3, r0, fp + 800ec16: b125 cbz r5, 800ec22 <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0xf6> + 800ec18: 2120 movs r1, #32 + 800ec1a: fb93 f1f1 sdiv r1, r3, r1 + 800ec1e: 428e cmp r6, r1 + 800ec20: da03 bge.n 800ec2a <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0xfe> + 800ec22: 2620 movs r6, #32 + 800ec24: fb93 f6f6 sdiv r6, r3, r6 + 800ec28: b125 cbz r5, 800ec34 <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x108> + 800ec2a: 2120 movs r1, #32 + 800ec2c: fb93 f1f1 sdiv r1, r3, r1 + 800ec30: 4588 cmp r8, r1 + 800ec32: dd03 ble.n 800ec3c <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x110> + 800ec34: f04f 0820 mov.w r8, #32 + 800ec38: fb93 f8f8 sdiv r8, r3, r8 + 800ec3c: 6821 ldr r1, [r4, #0] + 800ec3e: 4620 mov r0, r4 + 800ec40: f8d1 a088 ldr.w sl, [r1, #136] ; 0x88 + 800ec44: 4629 mov r1, r5 + 800ec46: 47d0 blx sl + 800ec48: 3501 adds r5, #1 + 800ec4a: e77c b.n 800eb46 <_ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv+0x1a> + 800ec4c: 3701 adds r7, #1 + 800ec4e: 3601 adds r6, #1 + 800ec50: f8a4 9044 strh.w r9, [r4, #68] ; 0x44 + 800ec54: f8a4 8046 strh.w r8, [r4, #70] ; 0x46 + 800ec58: eba7 0909 sub.w r9, r7, r9 + 800ec5c: eba6 0808 sub.w r8, r6, r8 + 800ec60: f8a4 9048 strh.w r9, [r4, #72] ; 0x48 + 800ec64: f8a4 804a strh.w r8, [r4, #74] ; 0x4a + 800ec68: b007 add sp, #28 + 800ec6a: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +0800ec6e <_ZNK8touchgfx13AbstractShape16drawCanvasWidgetERKNS_4RectE>: + 800ec6e: b5f0 push {r4, r5, r6, r7, lr} + 800ec70: b0b1 sub sp, #196 ; 0xc4 + 800ec72: 4604 mov r4, r0 + 800ec74: 460a mov r2, r1 + 800ec76: 4601 mov r1, r0 + 800ec78: a801 add r0, sp, #4 + 800ec7a: f00c fc73 bl 801b564 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE> + 800ec7e: 6823 ldr r3, [r4, #0] + 800ec80: 4620 mov r0, r4 + 800ec82: 6f9b ldr r3, [r3, #120] ; 0x78 + 800ec84: 4798 blx r3 + 800ec86: 4606 mov r6, r0 + 800ec88: 2800 cmp r0, #0 + 800ec8a: d033 beq.n 800ecf4 <_ZNK8touchgfx13AbstractShape16drawCanvasWidgetERKNS_4RectE+0x86> + 800ec8c: 6823 ldr r3, [r4, #0] + 800ec8e: 2100 movs r1, #0 + 800ec90: 4620 mov r0, r4 + 800ec92: f8d3 308c ldr.w r3, [r3, #140] ; 0x8c + 800ec96: 4798 blx r3 + 800ec98: 6823 ldr r3, [r4, #0] + 800ec9a: 4605 mov r5, r0 + 800ec9c: 2100 movs r1, #0 + 800ec9e: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 800eca2: 4620 mov r0, r4 + 800eca4: 4798 blx r3 + 800eca6: 4629 mov r1, r5 + 800eca8: 2501 movs r5, #1 + 800ecaa: 4602 mov r2, r0 + 800ecac: a801 add r0, sp, #4 + 800ecae: f00c fe24 bl 801b8fa <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_> + 800ecb2: 42b5 cmp r5, r6 + 800ecb4: da13 bge.n 800ecde <_ZNK8touchgfx13AbstractShape16drawCanvasWidgetERKNS_4RectE+0x70> + 800ecb6: 6823 ldr r3, [r4, #0] + 800ecb8: 4629 mov r1, r5 + 800ecba: 4620 mov r0, r4 + 800ecbc: f8d3 308c ldr.w r3, [r3, #140] ; 0x8c + 800ecc0: 4798 blx r3 + 800ecc2: 6823 ldr r3, [r4, #0] + 800ecc4: 4607 mov r7, r0 + 800ecc6: 4629 mov r1, r5 + 800ecc8: f8d3 3090 ldr.w r3, [r3, #144] ; 0x90 + 800eccc: 4620 mov r0, r4 + 800ecce: 4798 blx r3 + 800ecd0: 4639 mov r1, r7 + 800ecd2: 4602 mov r2, r0 + 800ecd4: a801 add r0, sp, #4 + 800ecd6: f00c fd9f bl 801b818 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_> + 800ecda: 3501 adds r5, #1 + 800ecdc: e7e9 b.n 800ecb2 <_ZNK8touchgfx13AbstractShape16drawCanvasWidgetERKNS_4RectE+0x44> + 800ecde: 21ff movs r1, #255 ; 0xff + 800ece0: a801 add r0, sp, #4 + 800ece2: f00c ff0e bl 801bb02 <_ZN8touchgfx6Canvas6renderEh> + 800ece6: 4604 mov r4, r0 + 800ece8: a801 add r0, sp, #4 + 800ecea: f00c ff49 bl 801bb80 <_ZN8touchgfx6CanvasD1Ev> + 800ecee: 4620 mov r0, r4 + 800ecf0: b031 add sp, #196 ; 0xc4 + 800ecf2: bdf0 pop {r4, r5, r6, r7, pc} + 800ecf4: 2401 movs r4, #1 + 800ecf6: e7f7 b.n 800ece8 <_ZNK8touchgfx13AbstractShape16drawCanvasWidgetERKNS_4RectE+0x7a> + +0800ecf8 <_ZN8touchgfx21AbstractPainterRGB88810renderInitEv>: + 800ecf8: 2001 movs r0, #1 + 800ecfa: 4770 bx lr + +0800ecfc <_ZN8touchgfx21AbstractPainterRGB88810renderNextERhS1_S1_S1_>: + 800ecfc: 2000 movs r0, #0 + 800ecfe: 4770 bx lr + +0800ed00 <_ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh>: + 800ed00: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800ed04: 460d mov r5, r1 + 800ed06: f9b0 1004 ldrsh.w r1, [r0, #4] + 800ed0a: b085 sub sp, #20 + 800ed0c: 4690 mov r8, r2 + 800ed0e: 4411 add r1, r2 + 800ed10: f9b0 2006 ldrsh.w r2, [r0, #6] + 800ed14: 4699 mov r9, r3 + 800ed16: 6803 ldr r3, [r0, #0] + 800ed18: 60c1 str r1, [r0, #12] + 800ed1a: 4604 mov r4, r0 + 800ed1c: 990c ldr r1, [sp, #48] ; 0x30 + 800ed1e: 440a add r2, r1 + 800ed20: 6102 str r2, [r0, #16] + 800ed22: 68db ldr r3, [r3, #12] + 800ed24: e9dd 670d ldrd r6, r7, [sp, #52] ; 0x34 + 800ed28: 4798 blx r3 + 800ed2a: 2800 cmp r0, #0 + 800ed2c: d03a beq.n 800eda4 <_ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh+0xa4> + 800ed2e: 44c8 add r8, r9 + 800ed30: eb06 0646 add.w r6, r6, r6, lsl #1 + 800ed34: eb08 0848 add.w r8, r8, r8, lsl #1 + 800ed38: 4445 add r5, r8 + 800ed3a: 442e add r6, r5 + 800ed3c: 6823 ldr r3, [r4, #0] + 800ed3e: f10d 020f add.w r2, sp, #15 + 800ed42: a903 add r1, sp, #12 + 800ed44: 4620 mov r0, r4 + 800ed46: 9200 str r2, [sp, #0] + 800ed48: f10d 020d add.w r2, sp, #13 + 800ed4c: f8d3 8010 ldr.w r8, [r3, #16] + 800ed50: f10d 030e add.w r3, sp, #14 + 800ed54: 47c0 blx r8 + 800ed56: b1f0 cbz r0, 800ed96 <_ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh+0x96> + 800ed58: f89d 300f ldrb.w r3, [sp, #15] + 800ed5c: 7a20 ldrb r0, [r4, #8] + 800ed5e: f89d 200c ldrb.w r2, [sp, #12] + 800ed62: 4358 muls r0, r3 + 800ed64: f89d 100e ldrb.w r1, [sp, #14] + 800ed68: 1c43 adds r3, r0, #1 + 800ed6a: eb03 2310 add.w r3, r3, r0, lsr #8 + 800ed6e: 7838 ldrb r0, [r7, #0] + 800ed70: 121b asrs r3, r3, #8 + 800ed72: fb10 f003 smulbb r0, r0, r3 + 800ed76: b283 uxth r3, r0 + 800ed78: 1c58 adds r0, r3, #1 + 800ed7a: eb00 2013 add.w r0, r0, r3, lsr #8 + 800ed7e: 6823 ldr r3, [r4, #0] + 800ed80: 1200 asrs r0, r0, #8 + 800ed82: f8d3 8014 ldr.w r8, [r3, #20] + 800ed86: f89d 300d ldrb.w r3, [sp, #13] + 800ed8a: 28ff cmp r0, #255 ; 0xff + 800ed8c: d10d bne.n 800edaa <_ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh+0xaa> + 800ed8e: 9100 str r1, [sp, #0] + 800ed90: 4629 mov r1, r5 + 800ed92: 4620 mov r0, r4 + 800ed94: 47c0 blx r8 + 800ed96: 68e3 ldr r3, [r4, #12] + 800ed98: 3503 adds r5, #3 + 800ed9a: 3701 adds r7, #1 + 800ed9c: 3301 adds r3, #1 + 800ed9e: 42ae cmp r6, r5 + 800eda0: 60e3 str r3, [r4, #12] + 800eda2: d8cb bhi.n 800ed3c <_ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh+0x3c> + 800eda4: b005 add sp, #20 + 800eda6: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800edaa: fa1f fc80 uxth.w ip, r0 + 800edae: 43c0 mvns r0, r0 + 800edb0: f895 e002 ldrb.w lr, [r5, #2] + 800edb4: fb12 f20c smulbb r2, r2, ip + 800edb8: b2c0 uxtb r0, r0 + 800edba: fb13 f30c smulbb r3, r3, ip + 800edbe: fb0e 2200 mla r2, lr, r0, r2 + 800edc2: f895 e001 ldrb.w lr, [r5, #1] + 800edc6: fb11 f10c smulbb r1, r1, ip + 800edca: fb0e 3300 mla r3, lr, r0, r3 + 800edce: f895 e000 ldrb.w lr, [r5] + 800edd2: b292 uxth r2, r2 + 800edd4: b29b uxth r3, r3 + 800edd6: fb0e 1000 mla r0, lr, r0, r1 + 800edda: 1c59 adds r1, r3, #1 + 800eddc: b280 uxth r0, r0 + 800edde: eb01 2313 add.w r3, r1, r3, lsr #8 + 800ede2: 1c51 adds r1, r2, #1 + 800ede4: eb01 2212 add.w r2, r1, r2, lsr #8 + 800ede8: 1c41 adds r1, r0, #1 + 800edea: f3c3 2307 ubfx r3, r3, #8, #8 + 800edee: eb01 2010 add.w r0, r1, r0, lsr #8 + 800edf2: f3c2 2207 ubfx r2, r2, #8, #8 + 800edf6: f3c0 2007 ubfx r0, r0, #8, #8 + 800edfa: 9000 str r0, [sp, #0] + 800edfc: e7c8 b.n 800ed90 <_ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh+0x90> + +0800edfe <_ZN8touchgfx21AbstractPainterRGB88811renderPixelEPthhh>: + 800edfe: f89d 0000 ldrb.w r0, [sp] + 800ee02: 704b strb r3, [r1, #1] + 800ee04: 7008 strb r0, [r1, #0] + 800ee06: 708a strb r2, [r1, #2] + 800ee08: 4770 bx lr + +0800ee0a <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh>: + 800ee0a: 4413 add r3, r2 + 800ee0c: eb03 0343 add.w r3, r3, r3, lsl #1 + 800ee10: b5f0 push {r4, r5, r6, r7, lr} + 800ee12: 4419 add r1, r3 + 800ee14: 7a03 ldrb r3, [r0, #8] + 800ee16: e9dd 6406 ldrd r6, r4, [sp, #24] + 800ee1a: 2bff cmp r3, #255 ; 0xff + 800ee1c: eb06 0646 add.w r6, r6, r6, lsl #1 + 800ee20: 440e add r6, r1 + 800ee22: d13d bne.n 800eea0 <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh+0x96> + 800ee24: f814 3b01 ldrb.w r3, [r4], #1 + 800ee28: 3103 adds r1, #3 + 800ee2a: 7d87 ldrb r7, [r0, #22] + 800ee2c: 2bff cmp r3, #255 ; 0xff + 800ee2e: d10a bne.n 800ee46 <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh+0x3c> + 800ee30: f801 7c03 strb.w r7, [r1, #-3] + 800ee34: 7d43 ldrb r3, [r0, #21] + 800ee36: f801 3c02 strb.w r3, [r1, #-2] + 800ee3a: 7d03 ldrb r3, [r0, #20] + 800ee3c: f801 3c01 strb.w r3, [r1, #-1] + 800ee40: 428e cmp r6, r1 + 800ee42: d8ef bhi.n 800ee24 <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh+0x1a> + 800ee44: bdf0 pop {r4, r5, r6, r7, pc} + 800ee46: b29a uxth r2, r3 + 800ee48: 43db mvns r3, r3 + 800ee4a: f811 5c03 ldrb.w r5, [r1, #-3] + 800ee4e: fb17 f702 smulbb r7, r7, r2 + 800ee52: b2db uxtb r3, r3 + 800ee54: fb05 7503 mla r5, r5, r3, r7 + 800ee58: b2ad uxth r5, r5 + 800ee5a: 1c6f adds r7, r5, #1 + 800ee5c: eb07 2515 add.w r5, r7, r5, lsr #8 + 800ee60: f811 7c02 ldrb.w r7, [r1, #-2] + 800ee64: fb17 f703 smulbb r7, r7, r3 + 800ee68: 122d asrs r5, r5, #8 + 800ee6a: f801 5c03 strb.w r5, [r1, #-3] + 800ee6e: 7d45 ldrb r5, [r0, #21] + 800ee70: fb05 7502 mla r5, r5, r2, r7 + 800ee74: b2ad uxth r5, r5 + 800ee76: 1c6f adds r7, r5, #1 + 800ee78: eb07 2515 add.w r5, r7, r5, lsr #8 + 800ee7c: 122d asrs r5, r5, #8 + 800ee7e: f801 5c02 strb.w r5, [r1, #-2] + 800ee82: f811 5c01 ldrb.w r5, [r1, #-1] + 800ee86: 7d07 ldrb r7, [r0, #20] + 800ee88: fb15 f303 smulbb r3, r5, r3 + 800ee8c: fb07 3202 mla r2, r7, r2, r3 + 800ee90: b292 uxth r2, r2 + 800ee92: 1c53 adds r3, r2, #1 + 800ee94: eb03 2212 add.w r2, r3, r2, lsr #8 + 800ee98: 1212 asrs r2, r2, #8 + 800ee9a: f801 2c01 strb.w r2, [r1, #-1] + 800ee9e: e7cf b.n 800ee40 <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh+0x36> + 800eea0: 3103 adds r1, #3 + 800eea2: f814 2b01 ldrb.w r2, [r4], #1 + 800eea6: 428e cmp r6, r1 + 800eea8: 7a03 ldrb r3, [r0, #8] + 800eeaa: f101 0103 add.w r1, r1, #3 + 800eeae: f811 cc06 ldrb.w ip, [r1, #-6] + 800eeb2: fb02 f303 mul.w r3, r2, r3 + 800eeb6: f103 0201 add.w r2, r3, #1 + 800eeba: eb02 2213 add.w r2, r2, r3, lsr #8 + 800eebe: ea4f 2222 mov.w r2, r2, asr #8 + 800eec2: b295 uxth r5, r2 + 800eec4: ea6f 0202 mvn.w r2, r2 + 800eec8: b2d3 uxtb r3, r2 + 800eeca: 7d82 ldrb r2, [r0, #22] + 800eecc: fb1c fc03 smulbb ip, ip, r3 + 800eed0: fb02 c205 mla r2, r2, r5, ip + 800eed4: b292 uxth r2, r2 + 800eed6: f102 0c01 add.w ip, r2, #1 + 800eeda: eb0c 2212 add.w r2, ip, r2, lsr #8 + 800eede: f811 cc05 ldrb.w ip, [r1, #-5] + 800eee2: fb1c fc03 smulbb ip, ip, r3 + 800eee6: ea4f 2222 mov.w r2, r2, asr #8 + 800eeea: f801 2c06 strb.w r2, [r1, #-6] + 800eeee: 7d42 ldrb r2, [r0, #21] + 800eef0: fb02 c205 mla r2, r2, r5, ip + 800eef4: b292 uxth r2, r2 + 800eef6: f102 0c01 add.w ip, r2, #1 + 800eefa: eb0c 2212 add.w r2, ip, r2, lsr #8 + 800eefe: ea4f 2222 mov.w r2, r2, asr #8 + 800ef02: f801 2c05 strb.w r2, [r1, #-5] + 800ef06: f811 2c04 ldrb.w r2, [r1, #-4] + 800ef0a: f890 c014 ldrb.w ip, [r0, #20] + 800ef0e: fb12 f303 smulbb r3, r2, r3 + 800ef12: fb0c 3305 mla r3, ip, r5, r3 + 800ef16: b29b uxth r3, r3 + 800ef18: f103 0201 add.w r2, r3, #1 + 800ef1c: eb02 2313 add.w r3, r2, r3, lsr #8 + 800ef20: ea4f 2323 mov.w r3, r3, asr #8 + 800ef24: f801 3c04 strb.w r3, [r1, #-4] + 800ef28: d8bb bhi.n 800eea2 <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh+0x98> + 800ef2a: e78b b.n 800ee44 <_ZN8touchgfx13PainterRGB8886renderEPhiiijPKh+0x3a> + +0800ef2c <_ZN8touchgfx13PainterRGB88810renderNextERhS1_S1_S1_>: + 800ef2c: b510 push {r4, lr} + 800ef2e: 7d04 ldrb r4, [r0, #20] + 800ef30: 700c strb r4, [r1, #0] + 800ef32: 7d41 ldrb r1, [r0, #21] + 800ef34: 7011 strb r1, [r2, #0] + 800ef36: 7d82 ldrb r2, [r0, #22] + 800ef38: 2001 movs r0, #1 + 800ef3a: 701a strb r2, [r3, #0] + 800ef3c: 22ff movs r2, #255 ; 0xff + 800ef3e: 9b02 ldr r3, [sp, #8] + 800ef40: 701a strb r2, [r3, #0] + 800ef42: bd10 pop {r4, pc} + +0800ef44 <_ZN8touchgfx12CanvasWidget10setPainterERNS_15AbstractPainterE>: + 800ef44: 6281 str r1, [r0, #40] ; 0x28 + 800ef46: 4770 bx lr + +0800ef48 <_ZNK8touchgfx12CanvasWidget14getMinimalRectEv>: + 800ef48: b510 push {r4, lr} + 800ef4a: 2200 movs r2, #0 + 800ef4c: f9b1 4008 ldrsh.w r4, [r1, #8] + 800ef50: f9b1 100a ldrsh.w r1, [r1, #10] + 800ef54: 8002 strh r2, [r0, #0] + 800ef56: 8042 strh r2, [r0, #2] + 800ef58: 8084 strh r4, [r0, #4] + 800ef5a: 80c1 strh r1, [r0, #6] + 800ef5c: bd10 pop {r4, pc} + +0800ef5e <_ZNK8touchgfx12CanvasWidget12getSolidRectEv>: + 800ef5e: 2200 movs r2, #0 + 800ef60: 8002 strh r2, [r0, #0] + 800ef62: 8042 strh r2, [r0, #2] + 800ef64: 8082 strh r2, [r0, #4] + 800ef66: 80c2 strh r2, [r0, #6] + 800ef68: 4770 bx lr + ... + +0800ef6c <_ZNK8touchgfx12CanvasWidget10getPainterEv>: + 800ef6c: b508 push {r3, lr} + 800ef6e: 6a80 ldr r0, [r0, #40] ; 0x28 + 800ef70: b928 cbnz r0, 800ef7e <_ZNK8touchgfx12CanvasWidget10getPainterEv+0x12> + 800ef72: 4b03 ldr r3, [pc, #12] ; (800ef80 <_ZNK8touchgfx12CanvasWidget10getPainterEv+0x14>) + 800ef74: 2123 movs r1, #35 ; 0x23 + 800ef76: 4a03 ldr r2, [pc, #12] ; (800ef84 <_ZNK8touchgfx12CanvasWidget10getPainterEv+0x18>) + 800ef78: 4803 ldr r0, [pc, #12] ; (800ef88 <_ZNK8touchgfx12CanvasWidget10getPainterEv+0x1c>) + 800ef7a: f00d feef bl 801cd5c <__assert_func> + 800ef7e: bd08 pop {r3, pc} + 800ef80: 08020184 .word 0x08020184 + 800ef84: 08020268 .word 0x08020268 + 800ef88: 080201ab .word 0x080201ab + +0800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_>: + 800ef8c: b510 push {r4, lr} + 800ef8e: f9b1 4000 ldrsh.w r4, [r1] + 800ef92: 888a ldrh r2, [r1, #4] + 800ef94: f9b0 3000 ldrsh.w r3, [r0] + 800ef98: 4422 add r2, r4 + 800ef9a: b212 sxth r2, r2 + 800ef9c: 4293 cmp r3, r2 + 800ef9e: da15 bge.n 800efcc <_ZNK8touchgfx4Rect9intersectERKS0_+0x40> + 800efa0: 8882 ldrh r2, [r0, #4] + 800efa2: 4413 add r3, r2 + 800efa4: b21b sxth r3, r3 + 800efa6: 429c cmp r4, r3 + 800efa8: da10 bge.n 800efcc <_ZNK8touchgfx4Rect9intersectERKS0_+0x40> + 800efaa: f9b1 3002 ldrsh.w r3, [r1, #2] + 800efae: 88c9 ldrh r1, [r1, #6] + 800efb0: f9b0 2002 ldrsh.w r2, [r0, #2] + 800efb4: 4419 add r1, r3 + 800efb6: b209 sxth r1, r1 + 800efb8: 428a cmp r2, r1 + 800efba: da07 bge.n 800efcc <_ZNK8touchgfx4Rect9intersectERKS0_+0x40> + 800efbc: 88c0 ldrh r0, [r0, #6] + 800efbe: 4410 add r0, r2 + 800efc0: b200 sxth r0, r0 + 800efc2: 4283 cmp r3, r0 + 800efc4: bfac ite ge + 800efc6: 2000 movge r0, #0 + 800efc8: 2001 movlt r0, #1 + 800efca: bd10 pop {r4, pc} + 800efcc: 2000 movs r0, #0 + 800efce: e7fc b.n 800efca <_ZNK8touchgfx4Rect9intersectERKS0_+0x3e> + +0800efd0 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE>: + 800efd0: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800efd4: b08b sub sp, #44 ; 0x2c + 800efd6: 4604 mov r4, r0 + 800efd8: 6808 ldr r0, [r1, #0] + 800efda: f04f 0a00 mov.w sl, #0 + 800efde: 6849 ldr r1, [r1, #4] + 800efe0: ab04 add r3, sp, #16 + 800efe2: f647 7bff movw fp, #32767 ; 0x7fff + 800efe6: c303 stmia r3!, {r0, r1} + 800efe8: 4b35 ldr r3, [pc, #212] ; (800f0c0 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xf0>) + 800efea: 4621 mov r1, r4 + 800efec: a806 add r0, sp, #24 + 800efee: 781b ldrb r3, [r3, #0] + 800eff0: 2b01 cmp r3, #1 + 800eff2: 6823 ldr r3, [r4, #0] + 800eff4: 6f1b ldr r3, [r3, #112] ; 0x70 + 800eff6: bf1f itttt ne + 800eff8: f10d 090e addne.w r9, sp, #14 + 800effc: ae05 addne r6, sp, #20 + 800effe: f10d 0516 addne.w r5, sp, #22 + 800f002: f10d 0812 addne.w r8, sp, #18 + 800f006: bf01 itttt eq + 800f008: f10d 0916 addeq.w r9, sp, #22 + 800f00c: f10d 060e addeq.w r6, sp, #14 + 800f010: ad05 addeq r5, sp, #20 + 800f012: f10d 0810 addeq.w r8, sp, #16 + 800f016: 4798 blx r3 + 800f018: f9b5 3000 ldrsh.w r3, [r5] + 800f01c: f9b4 202c ldrsh.w r2, [r4, #44] ; 0x2c + 800f020: 2b00 cmp r3, #0 + 800f022: d042 beq.n 800f0aa <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xda> + 800f024: 4293 cmp r3, r2 + 800f026: bfa8 it ge + 800f028: 4613 movge r3, r2 + 800f02a: f8ad 300e strh.w r3, [sp, #14] + 800f02e: f9bd 700e ldrsh.w r7, [sp, #14] + 800f032: 2f00 cmp r7, #0 + 800f034: dd21 ble.n 800f07a <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xaa> + 800f036: f9bd 0010 ldrsh.w r0, [sp, #16] + 800f03a: f9bd 1012 ldrsh.w r1, [sp, #18] + 800f03e: f9b6 2000 ldrsh.w r2, [r6] + 800f042: f9b9 3000 ldrsh.w r3, [r9] + 800f046: f8ad 0020 strh.w r0, [sp, #32] + 800f04a: a808 add r0, sp, #32 + 800f04c: f8ad 1022 strh.w r1, [sp, #34] ; 0x22 + 800f050: a906 add r1, sp, #24 + 800f052: f8ad 2024 strh.w r2, [sp, #36] ; 0x24 + 800f056: f8ad 3026 strh.w r3, [sp, #38] ; 0x26 + 800f05a: f7ff ff97 bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 800f05e: 9001 str r0, [sp, #4] + 800f060: b1d0 cbz r0, 800f098 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xc8> + 800f062: 6822 ldr r2, [r4, #0] + 800f064: a908 add r1, sp, #32 + 800f066: 4620 mov r0, r4 + 800f068: 6f52 ldr r2, [r2, #116] ; 0x74 + 800f06a: 4790 blx r2 + 800f06c: b9a0 cbnz r0, 800f098 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xc8> + 800f06e: 107f asrs r7, r7, #1 + 800f070: 9b01 ldr r3, [sp, #4] + 800f072: f8ad 700e strh.w r7, [sp, #14] + 800f076: 469a mov sl, r3 + 800f078: e7d9 b.n 800f02e <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0x5e> + 800f07a: d10d bne.n 800f098 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xc8> + 800f07c: 2301 movs r3, #1 + 800f07e: f8ad 300e strh.w r3, [sp, #14] + 800f082: f8b8 2000 ldrh.w r2, [r8] + 800f086: f8bd 100e ldrh.w r1, [sp, #14] + 800f08a: 440a add r2, r1 + 800f08c: f8a8 2000 strh.w r2, [r8] + 800f090: 882b ldrh r3, [r5, #0] + 800f092: 1a5b subs r3, r3, r1 + 800f094: 802b strh r3, [r5, #0] + 800f096: e7bf b.n 800f018 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0x48> + 800f098: f1ba 0f00 cmp.w sl, #0 + 800f09c: d0f1 beq.n 800f082 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xb2> + 800f09e: f9b4 302c ldrsh.w r3, [r4, #44] ; 0x2c + 800f0a2: 455b cmp r3, fp + 800f0a4: bf08 it eq + 800f0a6: 85a7 strheq r7, [r4, #44] ; 0x2c + 800f0a8: e7eb b.n 800f082 <_ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE+0xb2> + 800f0aa: f647 73ff movw r3, #32767 ; 0x7fff + 800f0ae: 429a cmp r2, r3 + 800f0b0: bf04 itt eq + 800f0b2: f647 73fe movweq r3, #32766 ; 0x7ffe + 800f0b6: 85a3 strheq r3, [r4, #44] ; 0x2c + 800f0b8: b00b add sp, #44 ; 0x2c + 800f0ba: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800f0be: bf00 nop + 800f0c0: 240c3d3a .word 0x240c3d3a + +0800f0c4 <_ZNK8touchgfx12CanvasWidget10invalidateEv>: + 800f0c4: b5f0 push {r4, r5, r6, r7, lr} + 800f0c6: b085 sub sp, #20 + 800f0c8: 6803 ldr r3, [r0, #0] + 800f0ca: 4604 mov r4, r0 + 800f0cc: 4601 mov r1, r0 + 800f0ce: 6f1b ldr r3, [r3, #112] ; 0x70 + 800f0d0: 4668 mov r0, sp + 800f0d2: 4798 blx r3 + 800f0d4: f9b4 6008 ldrsh.w r6, [r4, #8] + 800f0d8: f9b4 500a ldrsh.w r5, [r4, #10] + 800f0dc: 2300 movs r3, #0 + 800f0de: a902 add r1, sp, #8 + 800f0e0: 4668 mov r0, sp + 800f0e2: 9302 str r3, [sp, #8] + 800f0e4: f8ad 600c strh.w r6, [sp, #12] + 800f0e8: f8ad 500e strh.w r5, [sp, #14] + 800f0ec: f7ff ff4e bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 800f0f0: b340 cbz r0, 800f144 <_ZNK8touchgfx12CanvasWidget10invalidateEv+0x80> + 800f0f2: f9bd 2000 ldrsh.w r2, [sp] + 800f0f6: f8bd 7004 ldrh.w r7, [sp, #4] + 800f0fa: ea22 70e2 bic.w r0, r2, r2, asr #31 + 800f0fe: f9bd 3002 ldrsh.w r3, [sp, #2] + 800f102: 443a add r2, r7 + 800f104: ea23 71e3 bic.w r1, r3, r3, asr #31 + 800f108: f8ad 0000 strh.w r0, [sp] + 800f10c: b292 uxth r2, r2 + 800f10e: f8ad 1002 strh.w r1, [sp, #2] + 800f112: b217 sxth r7, r2 + 800f114: 42be cmp r6, r7 + 800f116: bfd8 it le + 800f118: b2b2 uxthle r2, r6 + 800f11a: 1a12 subs r2, r2, r0 + 800f11c: f8ad 2004 strh.w r2, [sp, #4] + 800f120: f8bd 2006 ldrh.w r2, [sp, #6] + 800f124: 4413 add r3, r2 + 800f126: b29b uxth r3, r3 + 800f128: b21a sxth r2, r3 + 800f12a: 4295 cmp r5, r2 + 800f12c: bfd8 it le + 800f12e: b2ab uxthle r3, r5 + 800f130: 1a5b subs r3, r3, r1 + 800f132: f8ad 3006 strh.w r3, [sp, #6] + 800f136: 6823 ldr r3, [r4, #0] + 800f138: 4669 mov r1, sp + 800f13a: 4620 mov r0, r4 + 800f13c: 691b ldr r3, [r3, #16] + 800f13e: 4798 blx r3 + 800f140: b005 add sp, #20 + 800f142: bdf0 pop {r4, r5, r6, r7, pc} + 800f144: e9cd 0000 strd r0, r0, [sp] + 800f148: e7f5 b.n 800f136 <_ZNK8touchgfx12CanvasWidget10invalidateEv+0x72> + ... + +0800f14c <_ZN8touchgfx12CanvasWidgetC1Ev>: + 800f14c: 2101 movs r1, #1 + 800f14e: 2200 movs r2, #0 + 800f150: f880 1025 strb.w r1, [r0, #37] ; 0x25 + 800f154: 490c ldr r1, [pc, #48] ; (800f188 <_ZN8touchgfx12CanvasWidgetC1Ev+0x3c>) + 800f156: 8082 strh r2, [r0, #4] + 800f158: 80c2 strh r2, [r0, #6] + 800f15a: 8102 strh r2, [r0, #8] + 800f15c: 8142 strh r2, [r0, #10] + 800f15e: 8182 strh r2, [r0, #12] + 800f160: 81c2 strh r2, [r0, #14] + 800f162: 8202 strh r2, [r0, #16] + 800f164: 8242 strh r2, [r0, #18] + 800f166: 61c2 str r2, [r0, #28] + 800f168: 8402 strh r2, [r0, #32] + 800f16a: 8442 strh r2, [r0, #34] ; 0x22 + 800f16c: f880 2024 strb.w r2, [r0, #36] ; 0x24 + 800f170: 6001 str r1, [r0, #0] + 800f172: 21ff movs r1, #255 ; 0xff + 800f174: 6282 str r2, [r0, #40] ; 0x28 + 800f176: f880 1026 strb.w r1, [r0, #38] ; 0x26 + 800f17a: e9c0 2205 strd r2, r2, [r0, #20] + 800f17e: f647 72ff movw r2, #32767 ; 0x7fff + 800f182: 8582 strh r2, [r0, #44] ; 0x2c + 800f184: 4770 bx lr + 800f186: bf00 nop + 800f188: 080201f0 .word 0x080201f0 + +0800f18c <_ZNK8touchgfx3Box12getSolidRectEv>: + 800f18c: 2300 movs r3, #0 + 800f18e: 8083 strh r3, [r0, #4] + 800f190: 80c3 strh r3, [r0, #6] + 800f192: 8003 strh r3, [r0, #0] + 800f194: 8043 strh r3, [r0, #2] + 800f196: f891 3026 ldrb.w r3, [r1, #38] ; 0x26 + 800f19a: 2bff cmp r3, #255 ; 0xff + 800f19c: bf01 itttt eq + 800f19e: 890b ldrheq r3, [r1, #8] + 800f1a0: 8083 strheq r3, [r0, #4] + 800f1a2: 894b ldrheq r3, [r1, #10] + 800f1a4: 80c3 strheq r3, [r0, #6] + 800f1a6: 4770 bx lr + +0800f1a8 <_ZNK8touchgfx3Box4drawERKNS_4RectE>: + 800f1a8: b537 push {r0, r1, r2, r4, r5, lr} + 800f1aa: 4604 mov r4, r0 + 800f1ac: 466b mov r3, sp + 800f1ae: 6808 ldr r0, [r1, #0] + 800f1b0: 6849 ldr r1, [r1, #4] + 800f1b2: c303 stmia r3!, {r0, r1} + 800f1b4: 6823 ldr r3, [r4, #0] + 800f1b6: 4669 mov r1, sp + 800f1b8: 4620 mov r0, r4 + 800f1ba: 6adb ldr r3, [r3, #44] ; 0x2c + 800f1bc: 4798 blx r3 + 800f1be: 4b08 ldr r3, [pc, #32] ; (800f1e0 <_ZNK8touchgfx3Box4drawERKNS_4RectE+0x38>) + 800f1c0: 681b ldr r3, [r3, #0] + 800f1c2: f893 2076 ldrb.w r2, [r3, #118] ; 0x76 + 800f1c6: b10a cbz r2, 800f1cc <_ZNK8touchgfx3Box4drawERKNS_4RectE+0x24> + 800f1c8: 6cd8 ldr r0, [r3, #76] ; 0x4c + 800f1ca: b900 cbnz r0, 800f1ce <_ZNK8touchgfx3Box4drawERKNS_4RectE+0x26> + 800f1cc: 6898 ldr r0, [r3, #8] + 800f1ce: 6803 ldr r3, [r0, #0] + 800f1d0: 4669 mov r1, sp + 800f1d2: 6aa2 ldr r2, [r4, #40] ; 0x28 + 800f1d4: 6a1d ldr r5, [r3, #32] + 800f1d6: f894 3026 ldrb.w r3, [r4, #38] ; 0x26 + 800f1da: 47a8 blx r5 + 800f1dc: b003 add sp, #12 + 800f1de: bd30 pop {r4, r5, pc} + 800f1e0: 240c3d44 .word 0x240c3d44 + +0800f1e4 <_ZNK8touchgfx3Box17invalidateContentEv>: + 800f1e4: f890 2026 ldrb.w r2, [r0, #38] ; 0x26 + 800f1e8: b12a cbz r2, 800f1f6 <_ZNK8touchgfx3Box17invalidateContentEv+0x12> + 800f1ea: f890 2025 ldrb.w r2, [r0, #37] ; 0x25 + 800f1ee: b112 cbz r2, 800f1f6 <_ZNK8touchgfx3Box17invalidateContentEv+0x12> + 800f1f0: 6803 ldr r3, [r0, #0] + 800f1f2: 695b ldr r3, [r3, #20] + 800f1f4: 4718 bx r3 + 800f1f6: 4770 bx lr + +0800f1f8 <_ZN8touchgfx20CanvasWidgetRenderer11setupBufferEPhj>: + 800f1f8: 4b02 ldr r3, [pc, #8] ; (800f204 <_ZN8touchgfx20CanvasWidgetRenderer11setupBufferEPhj+0xc>) + 800f1fa: 6018 str r0, [r3, #0] + 800f1fc: 4b02 ldr r3, [pc, #8] ; (800f208 <_ZN8touchgfx20CanvasWidgetRenderer11setupBufferEPhj+0x10>) + 800f1fe: 6019 str r1, [r3, #0] + 800f200: 4770 bx lr + 800f202: bf00 nop + 800f204: 240c3d4c .word 0x240c3d4c + 800f208: 240c3d60 .word 0x240c3d60 + +0800f20c <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj>: + 800f20c: b538 push {r3, r4, r5, lr} + 800f20e: 4c2b ldr r4, [pc, #172] ; (800f2bc <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xb0>) + 800f210: 4b2b ldr r3, [pc, #172] ; (800f2c0 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xb4>) + 800f212: 6821 ldr r1, [r4, #0] + 800f214: 681a ldr r2, [r3, #0] + 800f216: 4281 cmp r1, r0 + 800f218: 4d2a ldr r5, [pc, #168] ; (800f2c4 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xb8>) + 800f21a: 492b ldr r1, [pc, #172] ; (800f2c8 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xbc>) + 800f21c: d108 bne.n 800f230 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x24> + 800f21e: 682b ldr r3, [r5, #0] + 800f220: 4293 cmp r3, r2 + 800f222: d105 bne.n 800f230 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x24> + 800f224: 6808 ldr r0, [r1, #0] + 800f226: 280f cmp r0, #15 + 800f228: bf94 ite ls + 800f22a: 2000 movls r0, #0 + 800f22c: 2001 movhi r0, #1 + 800f22e: bd38 pop {r3, r4, r5, pc} + 800f230: 4b26 ldr r3, [pc, #152] ; (800f2cc <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc0>) + 800f232: 6020 str r0, [r4, #0] + 800f234: 681b ldr r3, [r3, #0] + 800f236: 602a str r2, [r5, #0] + 800f238: 4298 cmp r0, r3 + 800f23a: d905 bls.n 800f248 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x3c> + 800f23c: 4b24 ldr r3, [pc, #144] ; (800f2d0 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc4>) + 800f23e: 2135 movs r1, #53 ; 0x35 + 800f240: 4a24 ldr r2, [pc, #144] ; (800f2d4 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc8>) + 800f242: 4825 ldr r0, [pc, #148] ; (800f2d8 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xcc>) + 800f244: f00d fd8a bl 801cd5c <__assert_func> + 800f248: f010 0403 ands.w r4, r0, #3 + 800f24c: bf1f itttt ne + 800f24e: f1c4 0504 rsbne r5, r4, #4 + 800f252: 3b04 subne r3, #4 + 800f254: 1952 addne r2, r2, r5 + 800f256: 191b addne r3, r3, r4 + 800f258: 4d20 ldr r5, [pc, #128] ; (800f2dc <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xd0>) + 800f25a: 4402 add r2, r0 + 800f25c: 1a1b subs r3, r3, r0 + 800f25e: 3001 adds r0, #1 + 800f260: 602a str r2, [r5, #0] + 800f262: f020 0401 bic.w r4, r0, #1 + 800f266: 42a3 cmp r3, r4 + 800f268: d203 bcs.n 800f272 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x66> + 800f26a: 4b19 ldr r3, [pc, #100] ; (800f2d0 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc4>) + 800f26c: 2148 movs r1, #72 ; 0x48 + 800f26e: 4a19 ldr r2, [pc, #100] ; (800f2d4 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc8>) + 800f270: e7e7 b.n 800f242 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x36> + 800f272: f010 0002 ands.w r0, r0, #2 + 800f276: bf1f itttt ne + 800f278: f1c0 0504 rsbne r5, r0, #4 + 800f27c: 1952 addne r2, r2, r5 + 800f27e: 1f05 subne r5, r0, #4 + 800f280: 195b addne r3, r3, r5 + 800f282: 4422 add r2, r4 + 800f284: 4d16 ldr r5, [pc, #88] ; (800f2e0 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xd4>) + 800f286: 1b1b subs r3, r3, r4 + 800f288: 602a str r2, [r5, #0] + 800f28a: 429c cmp r4, r3 + 800f28c: d903 bls.n 800f296 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x8a> + 800f28e: 4b10 ldr r3, [pc, #64] ; (800f2d0 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc4>) + 800f290: 215b movs r1, #91 ; 0x5b + 800f292: 4a10 ldr r2, [pc, #64] ; (800f2d4 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc8>) + 800f294: e7d5 b.n 800f242 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x36> + 800f296: b120 cbz r0, 800f2a2 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x96> + 800f298: f1c0 0504 rsb r5, r0, #4 + 800f29c: 3804 subs r0, #4 + 800f29e: 442a add r2, r5 + 800f2a0: 4403 add r3, r0 + 800f2a2: 1b1b subs r3, r3, r4 + 800f2a4: 4422 add r2, r4 + 800f2a6: 480f ldr r0, [pc, #60] ; (800f2e4 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xd8>) + 800f2a8: 2b0f cmp r3, #15 + 800f2aa: 600b str r3, [r1, #0] + 800f2ac: 6002 str r2, [r0, #0] + 800f2ae: d803 bhi.n 800f2b8 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xac> + 800f2b0: 4b0d ldr r3, [pc, #52] ; (800f2e8 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xdc>) + 800f2b2: 216e movs r1, #110 ; 0x6e + 800f2b4: 4a07 ldr r2, [pc, #28] ; (800f2d4 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0xc8>) + 800f2b6: e7c4 b.n 800f242 <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x36> + 800f2b8: 2001 movs r0, #1 + 800f2ba: e7b8 b.n 800f22e <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj+0x22> + 800f2bc: 240c3d54 .word 0x240c3d54 + 800f2c0: 240c3d4c .word 0x240c3d4c + 800f2c4: 240c3d5c .word 0x240c3d5c + 800f2c8: 240c3d64 .word 0x240c3d64 + 800f2cc: 240c3d60 .word 0x240c3d60 + 800f2d0: 08020320 .word 0x08020320 + 800f2d4: 080203e8 .word 0x080203e8 + 800f2d8: 08020359 .word 0x08020359 + 800f2dc: 240c3d68 .word 0x240c3d68 + 800f2e0: 240c3d58 .word 0x240c3d58 + 800f2e4: 240c3d50 .word 0x240c3d50 + 800f2e8: 080203a3 .word 0x080203a3 + +0800f2ec <_ZN8touchgfx20CanvasWidgetRenderer9hasBufferEv>: + 800f2ec: 4b04 ldr r3, [pc, #16] ; (800f300 <_ZN8touchgfx20CanvasWidgetRenderer9hasBufferEv+0x14>) + 800f2ee: 6818 ldr r0, [r3, #0] + 800f2f0: b120 cbz r0, 800f2fc <_ZN8touchgfx20CanvasWidgetRenderer9hasBufferEv+0x10> + 800f2f2: 4b04 ldr r3, [pc, #16] ; (800f304 <_ZN8touchgfx20CanvasWidgetRenderer9hasBufferEv+0x18>) + 800f2f4: 6818 ldr r0, [r3, #0] + 800f2f6: 3000 adds r0, #0 + 800f2f8: bf18 it ne + 800f2fa: 2001 movne r0, #1 + 800f2fc: 4770 bx lr + 800f2fe: bf00 nop + 800f300: 240c3d4c .word 0x240c3d4c + 800f304: 240c3d60 .word 0x240c3d60 + +0800f308 <_ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv>: + 800f308: 4b01 ldr r3, [pc, #4] ; (800f310 <_ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv+0x8>) + 800f30a: 6818 ldr r0, [r3, #0] + 800f30c: 4770 bx lr + 800f30e: bf00 nop + 800f310: 240c3d54 .word 0x240c3d54 + +0800f314 <_ZN8touchgfx20CanvasWidgetRenderer17getScanlineCoversEv>: + 800f314: 4b01 ldr r3, [pc, #4] ; (800f31c <_ZN8touchgfx20CanvasWidgetRenderer17getScanlineCoversEv+0x8>) + 800f316: 6818 ldr r0, [r3, #0] + 800f318: 4770 bx lr + 800f31a: bf00 nop + 800f31c: 240c3d5c .word 0x240c3d5c + +0800f320 <_ZN8touchgfx20CanvasWidgetRenderer23getScanlineStartIndicesEv>: + 800f320: 4b01 ldr r3, [pc, #4] ; (800f328 <_ZN8touchgfx20CanvasWidgetRenderer23getScanlineStartIndicesEv+0x8>) + 800f322: 6818 ldr r0, [r3, #0] + 800f324: 4770 bx lr + 800f326: bf00 nop + 800f328: 240c3d68 .word 0x240c3d68 + +0800f32c <_ZN8touchgfx20CanvasWidgetRenderer17getScanlineCountsEv>: + 800f32c: 4b01 ldr r3, [pc, #4] ; (800f334 <_ZN8touchgfx20CanvasWidgetRenderer17getScanlineCountsEv+0x8>) + 800f32e: 6818 ldr r0, [r3, #0] + 800f330: 4770 bx lr + 800f332: bf00 nop + 800f334: 240c3d58 .word 0x240c3d58 + +0800f338 <_ZN8touchgfx20CanvasWidgetRenderer16getOutlineBufferEv>: + 800f338: 4b01 ldr r3, [pc, #4] ; (800f340 <_ZN8touchgfx20CanvasWidgetRenderer16getOutlineBufferEv+0x8>) + 800f33a: 6818 ldr r0, [r3, #0] + 800f33c: 4770 bx lr + 800f33e: bf00 nop + 800f340: 240c3d50 .word 0x240c3d50 + +0800f344 <_ZN8touchgfx20CanvasWidgetRenderer20getOutlineBufferSizeEv>: + 800f344: 4b01 ldr r3, [pc, #4] ; (800f34c <_ZN8touchgfx20CanvasWidgetRenderer20getOutlineBufferSizeEv+0x8>) + 800f346: 6818 ldr r0, [r3, #0] + 800f348: 4770 bx lr + 800f34a: bf00 nop + 800f34c: 240c3d64 .word 0x240c3d64 + +0800f350 <_ZN8touchgfx3LCD27supportDynamicBitmapDrawingENS_6Bitmap12BitmapFormatE>: + 800f350: b510 push {r4, lr} + 800f352: 6803 ldr r3, [r0, #0] + 800f354: 460c mov r4, r1 + 800f356: 6adb ldr r3, [r3, #44] ; 0x2c + 800f358: 4798 blx r3 + 800f35a: 1b03 subs r3, r0, r4 + 800f35c: 4258 negs r0, r3 + 800f35e: 4158 adcs r0, r3 + 800f360: bd10 pop {r4, pc} + ... + +0800f364 <_ZN8touchgfx3LCD15setDefaultColorENS_9colortypeE>: + 800f364: 4b01 ldr r3, [pc, #4] ; (800f36c <_ZN8touchgfx3LCD15setDefaultColorENS_9colortypeE+0x8>) + 800f366: 6019 str r1, [r3, #0] + 800f368: 4770 bx lr + 800f36a: bf00 nop + 800f36c: 240c3d6c .word 0x240c3d6c + +0800f370 <_ZN8touchgfx3LCD18drawTextureMapQuadERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht>: + 800f370: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800f374: 4696 mov lr, r2 + 800f376: b097 sub sp, #92 ; 0x5c + 800f378: 4605 mov r5, r0 + 800f37a: 4614 mov r4, r2 + 800f37c: 460e mov r6, r1 + 800f37e: 461f mov r7, r3 + 800f380: f10d 0c1c add.w ip, sp, #28 + 800f384: f8bd 8088 ldrh.w r8, [sp, #136] ; 0x88 + 800f388: f89d 908c ldrb.w r9, [sp, #140] ; 0x8c + 800f38c: f8bd a090 ldrh.w sl, [sp, #144] ; 0x90 + 800f390: e8be 000f ldmia.w lr!, {r0, r1, r2, r3} + 800f394: e8ac 000f stmia.w ip!, {r0, r1, r2, r3} + 800f398: f8de 3000 ldr.w r3, [lr] + 800f39c: f104 0e14 add.w lr, r4, #20 + 800f3a0: f8cc 3000 str.w r3, [ip] + 800f3a4: f10d 0c30 add.w ip, sp, #48 ; 0x30 + 800f3a8: e8be 000f ldmia.w lr!, {r0, r1, r2, r3} + 800f3ac: e8ac 000f stmia.w ip!, {r0, r1, r2, r3} + 800f3b0: f8de 3000 ldr.w r3, [lr] + 800f3b4: f104 0e28 add.w lr, r4, #40 ; 0x28 + 800f3b8: f8cc 3000 str.w r3, [ip] + 800f3bc: f10d 0c44 add.w ip, sp, #68 ; 0x44 + 800f3c0: e8be 000f ldmia.w lr!, {r0, r1, r2, r3} + 800f3c4: e8ac 000f stmia.w ip!, {r0, r1, r2, r3} + 800f3c8: f8de 3000 ldr.w r3, [lr] + 800f3cc: 4631 mov r1, r6 + 800f3ce: 9a21 ldr r2, [sp, #132] ; 0x84 + 800f3d0: 4628 mov r0, r5 + 800f3d2: f8cc 3000 str.w r3, [ip] + 800f3d6: 682b ldr r3, [r5, #0] + 800f3d8: 9201 str r2, [sp, #4] + 800f3da: 9a20 ldr r2, [sp, #128] ; 0x80 + 800f3dc: f8cd 8008 str.w r8, [sp, #8] + 800f3e0: 9200 str r2, [sp, #0] + 800f3e2: aa07 add r2, sp, #28 + 800f3e4: e9cd 9a03 strd r9, sl, [sp, #12] + 800f3e8: f8d3 b03c ldr.w fp, [r3, #60] ; 0x3c + 800f3ec: 463b mov r3, r7 + 800f3ee: 47d8 blx fp + 800f3f0: 46a6 mov lr, r4 + 800f3f2: f10d 0c1c add.w ip, sp, #28 + 800f3f6: e8be 000f ldmia.w lr!, {r0, r1, r2, r3} + 800f3fa: e8ac 000f stmia.w ip!, {r0, r1, r2, r3} + 800f3fe: f8de 3000 ldr.w r3, [lr] + 800f402: f104 0e28 add.w lr, r4, #40 ; 0x28 + 800f406: 343c adds r4, #60 ; 0x3c + 800f408: f8cc 3000 str.w r3, [ip] + 800f40c: f10d 0c30 add.w ip, sp, #48 ; 0x30 + 800f410: e8be 000f ldmia.w lr!, {r0, r1, r2, r3} + 800f414: e8ac 000f stmia.w ip!, {r0, r1, r2, r3} + 800f418: f8de 3000 ldr.w r3, [lr] + 800f41c: f8cc 3000 str.w r3, [ip] + 800f420: f10d 0c44 add.w ip, sp, #68 ; 0x44 + 800f424: cc0f ldmia r4!, {r0, r1, r2, r3} + 800f426: e8ac 000f stmia.w ip!, {r0, r1, r2, r3} + 800f42a: 6823 ldr r3, [r4, #0] + 800f42c: 4631 mov r1, r6 + 800f42e: 4628 mov r0, r5 + 800f430: f8cc 3000 str.w r3, [ip] + 800f434: 682b ldr r3, [r5, #0] + 800f436: e9cd 9a03 strd r9, sl, [sp, #12] + 800f43a: 9a21 ldr r2, [sp, #132] ; 0x84 + 800f43c: f8cd 8008 str.w r8, [sp, #8] + 800f440: 9201 str r2, [sp, #4] + 800f442: 9a20 ldr r2, [sp, #128] ; 0x80 + 800f444: 9200 str r2, [sp, #0] + 800f446: aa07 add r2, sp, #28 + 800f448: 6bdc ldr r4, [r3, #60] ; 0x3c + 800f44a: 463b mov r3, r7 + 800f44c: 47a0 blx r4 + 800f44e: b017 add sp, #92 ; 0x5c + 800f450: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +0800f454 <_ZN8touchgfx3LCD28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth>: + 800f454: 2000 movs r0, #0 + 800f456: 4770 bx lr + +0800f458 <_ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht>: + 800f458: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800f45c: b08d sub sp, #52 ; 0x34 + 800f45e: 4688 mov r8, r1 + 800f460: f8d3 c000 ldr.w ip, [r3] + 800f464: 9916 ldr r1, [sp, #88] ; 0x58 + 800f466: f8bd 4070 ldrh.w r4, [sp, #112] ; 0x70 + 800f46a: 680f ldr r7, [r1, #0] + 800f46c: ed92 4a09 vldr s8, [r2, #36] ; 0x24 + 800f470: eba7 070c sub.w r7, r7, ip + 800f474: edd2 4a0b vldr s9, [r2, #44] ; 0x2c + 800f478: edd3 6a07 vldr s13, [r3, #28] + 800f47c: 42bc cmp r4, r7 + 800f47e: 9918 ldr r1, [sp, #96] ; 0x60 + 800f480: f8dd a064 ldr.w sl, [sp, #100] ; 0x64 + 800f484: bfa8 it ge + 800f486: 463c movge r4, r7 + 800f488: f9b1 9000 ldrsh.w r9, [r1] + 800f48c: f9ba 1000 ldrsh.w r1, [sl] + 800f490: ee07 4a90 vmov s15, r4 + 800f494: eb09 0e0c add.w lr, r9, ip + 800f498: edd3 1a0a vldr s3, [r3, #40] ; 0x28 + 800f49c: eeb8 5ae7 vcvt.f32.s32 s10, s15 + 800f4a0: edd2 7a0d vldr s15, [r2, #52] ; 0x34 + 800f4a4: ed93 2a0d vldr s4, [r3, #52] ; 0x34 + 800f4a8: 4571 cmp r1, lr + 800f4aa: ee25 4a04 vmul.f32 s8, s10, s8 + 800f4ae: ee65 4a24 vmul.f32 s9, s10, s9 + 800f4b2: ee25 5a27 vmul.f32 s10, s10, s15 + 800f4b6: eef7 7a00 vmov.f32 s15, #112 ; 0x3f800000 1.0 + 800f4ba: ee71 0aa4 vadd.f32 s1, s3, s9 + 800f4be: ee32 1a05 vadd.f32 s2, s4, s10 + 800f4c2: ee87 7aa6 vdiv.f32 s14, s15, s13 + 800f4c6: ee36 0a84 vadd.f32 s0, s13, s8 + 800f4ca: ee61 1a87 vmul.f32 s3, s3, s14 + 800f4ce: ee22 2a07 vmul.f32 s4, s4, s14 + 800f4d2: f340 808c ble.w 800f5ee <_ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht+0x196> + 800f4d6: eba1 060e sub.w r6, r1, lr + 800f4da: fb96 f5f4 sdiv r5, r6, r4 + 800f4de: ee07 5a10 vmov s14, r5 + 800f4e2: 2d00 cmp r5, #0 + 800f4e4: fb04 6615 mls r6, r4, r5, r6 + 800f4e8: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 800f4ec: eea7 0a04 vfma.f32 s0, s14, s8 + 800f4f0: eee7 0a24 vfma.f32 s1, s14, s9 + 800f4f4: eea7 1a05 vfma.f32 s2, s14, s10 + 800f4f8: dd12 ble.n 800f520 <_ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht+0xc8> + 800f4fa: ee70 6a44 vsub.f32 s13, s0, s8 + 800f4fe: ee70 1ae4 vsub.f32 s3, s1, s9 + 800f502: ee31 2a45 vsub.f32 s4, s2, s10 + 800f506: eef5 6a40 vcmp.f32 s13, #0.0 + 800f50a: eef1 fa10 vmrs APSR_nzcv, fpscr + 800f50e: bf14 ite ne + 800f510: ee87 7aa6 vdivne.f32 s14, s15, s13 + 800f514: eeb0 7a67 vmoveq.f32 s14, s15 + 800f518: ee61 1a87 vmul.f32 s3, s3, s14 + 800f51c: ee22 2a07 vmul.f32 s4, s4, s14 + 800f520: fb05 f204 mul.w r2, r5, r4 + 800f524: 1abf subs r7, r7, r2 + 800f526: 4494 add ip, r2 + 800f528: f8ba 2004 ldrh.w r2, [sl, #4] + 800f52c: 4411 add r1, r2 + 800f52e: eb09 020c add.w r2, r9, ip + 800f532: b209 sxth r1, r1 + 800f534: 443a add r2, r7 + 800f536: 428a cmp r2, r1 + 800f538: bfc4 itt gt + 800f53a: eba1 0209 subgt.w r2, r1, r9 + 800f53e: eba2 070c subgt.w r7, r2, ip + 800f542: 2f00 cmp r7, #0 + 800f544: dd50 ble.n 800f5e8 <_ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht+0x190> + 800f546: fb97 f1f4 sdiv r1, r7, r4 + 800f54a: fb04 7211 mls r2, r4, r1, r7 + 800f54e: b90a cbnz r2, 800f554 <_ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht+0xfc> + 800f550: 3901 subs r1, #1 + 800f552: 4622 mov r2, r4 + 800f554: eec7 3a80 vdiv.f32 s7, s15, s0 + 800f558: 6840 ldr r0, [r0, #4] + 800f55a: f89d b06c ldrb.w fp, [sp, #108] ; 0x6c + 800f55e: 44b6 add lr, r6 + 800f560: f8d0 a000 ldr.w sl, [r0] + 800f564: 2900 cmp r1, #0 + 800f566: bfcc ite gt + 800f568: 46a1 movgt r9, r4 + 800f56a: 4691 movle r9, r2 + 800f56c: 900b str r0, [sp, #44] ; 0x2c + 800f56e: 9817 ldr r0, [sp, #92] ; 0x5c + 800f570: fb04 e505 mla r5, r4, r5, lr + 800f574: eef0 6a42 vmov.f32 s13, s4 + 800f578: f8cd b024 str.w fp, [sp, #36] ; 0x24 + 800f57c: 9008 str r0, [sp, #32] + 800f57e: eeb0 7a61 vmov.f32 s14, s3 + 800f582: 9818 ldr r0, [sp, #96] ; 0x60 + 800f584: 695b ldr r3, [r3, #20] + 800f586: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 800f58a: f9b0 b002 ldrsh.w fp, [r0, #2] + 800f58e: eebe 7ac8 vcvt.s32.f32 s14, s14, #16 + 800f592: 980b ldr r0, [sp, #44] ; 0x2c + 800f594: 445b add r3, fp + 800f596: 9307 str r3, [sp, #28] + 800f598: ee16 3a90 vmov r3, s13 + 800f59c: e9cd 8505 strd r8, r5, [sp, #20] + 800f5a0: ee60 2aa3 vmul.f32 s5, s1, s7 + 800f5a4: ee21 3a23 vmul.f32 s6, s2, s7 + 800f5a8: ee72 7ae1 vsub.f32 s15, s5, s3 + 800f5ac: eefe 7ac8 vcvt.s32.f32 s15, s15, #16 + 800f5b0: ee17 7a90 vmov r7, s15 + 800f5b4: ee73 7a42 vsub.f32 s15, s6, s4 + 800f5b8: fb97 f7f4 sdiv r7, r7, r4 + 800f5bc: eefe 7ac8 vcvt.s32.f32 s15, s15, #16 + 800f5c0: ee17 ca90 vmov ip, s15 + 800f5c4: fb9c fcf4 sdiv ip, ip, r4 + 800f5c8: fb0c 3306 mla r3, ip, r6, r3 + 800f5cc: 9302 str r3, [sp, #8] + 800f5ce: ee17 3a10 vmov r3, s14 + 800f5d2: e9cd 7c03 strd r7, ip, [sp, #12] + 800f5d6: fb07 3706 mla r7, r7, r6, r3 + 800f5da: eba9 0306 sub.w r3, r9, r6 + 800f5de: e9cd 4700 strd r4, r7, [sp] + 800f5e2: f8da 4008 ldr.w r4, [sl, #8] + 800f5e6: 47a0 blx r4 + 800f5e8: b00d add sp, #52 ; 0x34 + 800f5ea: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800f5ee: 2500 movs r5, #0 + 800f5f0: 462e mov r6, r5 + 800f5f2: e799 b.n 800f528 <_ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht+0xd0> + +0800f5f4 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht>: + 800f5f4: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800f5f8: b0db sub sp, #364 ; 0x16c + 800f5fa: 461d mov r5, r3 + 800f5fc: 4614 mov r4, r2 + 800f5fe: f8bd 3198 ldrh.w r3, [sp, #408] ; 0x198 + 800f602: 910f str r1, [sp, #60] ; 0x3c + 800f604: 4629 mov r1, r5 + 800f606: 930a str r3, [sp, #40] ; 0x28 + 800f608: f89d 319c ldrb.w r3, [sp, #412] ; 0x19c + 800f60c: 9009 str r0, [sp, #36] ; 0x24 + 800f60e: 930b str r3, [sp, #44] ; 0x2c + 800f610: f8bd 31a0 ldrh.w r3, [sp, #416] ; 0x1a0 + 800f614: f8dd b194 ldr.w fp, [sp, #404] ; 0x194 + 800f618: 9310 str r3, [sp, #64] ; 0x40 + 800f61a: 6803 ldr r3, [r0, #0] + 800f61c: 6c5f ldr r7, [r3, #68] ; 0x44 + 800f61e: e9dd 230a ldrd r2, r3, [sp, #40] ; 0x28 + 800f622: 47b8 blx r7 + 800f624: 9b09 ldr r3, [sp, #36] ; 0x24 + 800f626: 6058 str r0, [r3, #4] + 800f628: 2800 cmp r0, #0 + 800f62a: f000 83a1 beq.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f62e: 682b ldr r3, [r5, #0] + 800f630: eef2 7a04 vmov.f32 s15, #36 ; 0x41200000 10.0 + 800f634: ed94 7a02 vldr s14, [r4, #8] + 800f638: 9314 str r3, [sp, #80] ; 0x50 + 800f63a: 686b ldr r3, [r5, #4] + 800f63c: eeb4 7ae7 vcmpe.f32 s14, s15 + 800f640: 9315 str r3, [sp, #84] ; 0x54 + 800f642: 4bc1 ldr r3, [pc, #772] ; (800f948 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x354>) + 800f644: 7819 ldrb r1, [r3, #0] + 800f646: e9d5 2302 ldrd r2, r3, [r5, #8] + 800f64a: 2900 cmp r1, #0 + 800f64c: bf16 itet ne + 800f64e: 4619 movne r1, r3 + 800f650: 4611 moveq r1, r2 + 800f652: 4613 movne r3, r2 + 800f654: eef1 fa10 vmrs APSR_nzcv, fpscr + 800f658: 9116 str r1, [sp, #88] ; 0x58 + 800f65a: e9cd 3217 strd r3, r2, [sp, #92] ; 0x5c + 800f65e: f240 8387 bls.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f662: ed94 7a07 vldr s14, [r4, #28] + 800f666: eeb4 7ae7 vcmpe.f32 s14, s15 + 800f66a: eef1 fa10 vmrs APSR_nzcv, fpscr + 800f66e: f240 837f bls.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f672: ed94 7a0c vldr s14, [r4, #48] ; 0x30 + 800f676: eeb4 7ae7 vcmpe.f32 s14, s15 + 800f67a: eef1 fa10 vmrs APSR_nzcv, fpscr + 800f67e: f240 8377 bls.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f682: 6822 ldr r2, [r4, #0] + 800f684: 4bb1 ldr r3, [pc, #708] ; (800f94c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x358>) + 800f686: 429a cmp r2, r3 + 800f688: f2c0 8372 blt.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f68c: 49b0 ldr r1, [pc, #704] ; (800f950 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x35c>) + 800f68e: 6963 ldr r3, [r4, #20] + 800f690: 428a cmp r2, r1 + 800f692: f300 836d bgt.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f696: f503 331c add.w r3, r3, #159744 ; 0x27000 + 800f69a: 48ae ldr r0, [pc, #696] ; (800f954 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x360>) + 800f69c: 33ff adds r3, #255 ; 0xff + 800f69e: 4283 cmp r3, r0 + 800f6a0: f200 8366 bhi.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f6a4: 6aa3 ldr r3, [r4, #40] ; 0x28 + 800f6a6: 4dac ldr r5, [pc, #688] ; (800f958 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x364>) + 800f6a8: f503 331c add.w r3, r3, #159744 ; 0x27000 + 800f6ac: 33ff adds r3, #255 ; 0xff + 800f6ae: 42ab cmp r3, r5 + 800f6b0: f200 835e bhi.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f6b4: 6862 ldr r2, [r4, #4] + 800f6b6: f502 331c add.w r3, r2, #159744 ; 0x27000 + 800f6ba: 33ff adds r3, #255 ; 0xff + 800f6bc: 4283 cmp r3, r0 + 800f6be: f200 8357 bhi.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f6c2: 69a1 ldr r1, [r4, #24] + 800f6c4: f501 331c add.w r3, r1, #159744 ; 0x27000 + 800f6c8: 33ff adds r3, #255 ; 0xff + 800f6ca: 4283 cmp r3, r0 + 800f6cc: f200 8350 bhi.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f6d0: 6ae3 ldr r3, [r4, #44] ; 0x2c + 800f6d2: f503 301c add.w r0, r3, #159744 ; 0x27000 + 800f6d6: 30ff adds r0, #255 ; 0xff + 800f6d8: 42a8 cmp r0, r5 + 800f6da: f200 8349 bhi.w 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800f6de: 428a cmp r2, r1 + 800f6e0: f280 8110 bge.w 800f904 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x310> + 800f6e4: 429a cmp r2, r3 + 800f6e6: f300 8119 bgt.w 800f91c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x328> + 800f6ea: 4299 cmp r1, r3 + 800f6ec: f280 811d bge.w 800f92a <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x336> + 800f6f0: 2502 movs r5, #2 + 800f6f2: 2701 movs r7, #1 + 800f6f4: 46a9 mov r9, r5 + 800f6f6: 46b8 mov r8, r7 + 800f6f8: f04f 0a00 mov.w sl, #0 + 800f6fc: 4621 mov r1, r4 + 800f6fe: a849 add r0, sp, #292 ; 0x124 + 800f700: f003 f856 bl 80127b0 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE> + 800f704: 4622 mov r2, r4 + 800f706: 4653 mov r3, sl + 800f708: a949 add r1, sp, #292 ; 0x124 + 800f70a: f8cd 9000 str.w r9, [sp] + 800f70e: a819 add r0, sp, #100 ; 0x64 + 800f710: f003 f97e bl 8012a10 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii> + 800f714: 4622 mov r2, r4 + 800f716: 4653 mov r3, sl + 800f718: a949 add r1, sp, #292 ; 0x124 + 800f71a: f8cd 8000 str.w r8, [sp] + 800f71e: a829 add r0, sp, #164 ; 0xa4 + 800f720: f003 f976 bl 8012a10 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii> + 800f724: 4643 mov r3, r8 + 800f726: 4622 mov r2, r4 + 800f728: a949 add r1, sp, #292 ; 0x124 + 800f72a: f8cd 9000 str.w r9, [sp] + 800f72e: a839 add r0, sp, #228 ; 0xe4 + 800f730: f003 f96e bl 8012a10 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii> + 800f734: 42af cmp r7, r5 + 800f736: af12 add r7, sp, #72 ; 0x48 + 800f738: bfb7 itett lt + 800f73a: 2300 movlt r3, #0 + 800f73c: 2301 movge r3, #1 + 800f73e: ad29 addlt r5, sp, #164 ; 0xa4 + 800f740: ac19 addlt r4, sp, #100 ; 0x64 + 800f742: bfb1 iteee lt + 800f744: 930e strlt r3, [sp, #56] ; 0x38 + 800f746: ad19 addge r5, sp, #100 ; 0x64 + 800f748: 930e strge r3, [sp, #56] ; 0x38 + 800f74a: ac29 addge r4, sp, #164 ; 0xa4 + 800f74c: 9b0f ldr r3, [sp, #60] ; 0x3c + 800f74e: e893 0003 ldmia.w r3, {r0, r1} + 800f752: e887 0003 stmia.w r7, {r0, r1} + 800f756: b928 cbnz r0, 800f764 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x170> + 800f758: 4b80 ldr r3, [pc, #512] ; (800f95c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x368>) + 800f75a: 6818 ldr r0, [r3, #0] + 800f75c: 6803 ldr r3, [r0, #0] + 800f75e: 6a9b ldr r3, [r3, #40] ; 0x28 + 800f760: 4798 blx r3 + 800f762: 6038 str r0, [r7, #0] + 800f764: 9b64 ldr r3, [sp, #400] ; 0x190 + 800f766: f8bb 0006 ldrh.w r0, [fp, #6] + 800f76a: f9b3 3002 ldrsh.w r3, [r3, #2] + 800f76e: 9a2f ldr r2, [sp, #188] ; 0xbc + 800f770: 930c str r3, [sp, #48] ; 0x30 + 800f772: 990c ldr r1, [sp, #48] ; 0x30 + 800f774: 6963 ldr r3, [r4, #20] + 800f776: 440b add r3, r1 + 800f778: f9bb 1002 ldrsh.w r1, [fp, #2] + 800f77c: 4408 add r0, r1 + 800f77e: b200 sxth r0, r0 + 800f780: 4283 cmp r3, r0 + 800f782: 900d str r0, [sp, #52] ; 0x34 + 800f784: f280 80dd bge.w 800f942 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x34e> + 800f788: 428b cmp r3, r1 + 800f78a: da08 bge.n 800f79e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x1aa> + 800f78c: 2a00 cmp r2, #0 + 800f78e: dd06 ble.n 800f79e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x1aa> + 800f790: 1acb subs r3, r1, r3 + 800f792: 429a cmp r2, r3 + 800f794: f2c0 80e4 blt.w 800f960 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x36c> + 800f798: 2b00 cmp r3, #0 + 800f79a: f300 80e2 bgt.w 800f962 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x36e> + 800f79e: 6967 ldr r7, [r4, #20] + 800f7a0: f10d 0850 add.w r8, sp, #80 ; 0x50 + 800f7a4: 9b0c ldr r3, [sp, #48] ; 0x30 + 800f7a6: 443b add r3, r7 + 800f7a8: 461f mov r7, r3 + 800f7aa: 9b0d ldr r3, [sp, #52] ; 0x34 + 800f7ac: 1bdf subs r7, r3, r7 + 800f7ae: 4297 cmp r7, r2 + 800f7b0: bfa8 it ge + 800f7b2: 4617 movge r7, r2 + 800f7b4: 2f00 cmp r7, #0 + 800f7b6: f340 8166 ble.w 800fa86 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x492> + 800f7ba: 9b64 ldr r3, [sp, #400] ; 0x190 + 800f7bc: 6829 ldr r1, [r5, #0] + 800f7be: f9b3 2000 ldrsh.w r2, [r3] + 800f7c2: f9bb 3000 ldrsh.w r3, [fp] + 800f7c6: 4411 add r1, r2 + 800f7c8: 6820 ldr r0, [r4, #0] + 800f7ca: 4299 cmp r1, r3 + 800f7cc: dd1a ble.n 800f804 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x210> + 800f7ce: f8bb 1004 ldrh.w r1, [fp, #4] + 800f7d2: 4402 add r2, r0 + 800f7d4: 440b add r3, r1 + 800f7d6: b21b sxth r3, r3 + 800f7d8: 429a cmp r2, r3 + 800f7da: dc13 bgt.n 800f804 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x210> + 800f7dc: 9a10 ldr r2, [sp, #64] ; 0x40 + 800f7de: a912 add r1, sp, #72 ; 0x48 + 800f7e0: 9b09 ldr r3, [sp, #36] ; 0x24 + 800f7e2: 9809 ldr r0, [sp, #36] ; 0x24 + 800f7e4: 681b ldr r3, [r3, #0] + 800f7e6: 9206 str r2, [sp, #24] + 800f7e8: 9a0b ldr r2, [sp, #44] ; 0x2c + 800f7ea: 9500 str r5, [sp, #0] + 800f7ec: 9205 str r2, [sp, #20] + 800f7ee: 9a0a ldr r2, [sp, #40] ; 0x28 + 800f7f0: e9cd b203 strd fp, r2, [sp, #12] + 800f7f4: 9a64 ldr r2, [sp, #400] ; 0x190 + 800f7f6: e9cd 8201 strd r8, r2, [sp, #4] + 800f7fa: aa49 add r2, sp, #292 ; 0x124 + 800f7fc: f8d3 9048 ldr.w r9, [r3, #72] ; 0x48 + 800f800: 4623 mov r3, r4 + 800f802: 47c8 blx r9 + 800f804: ed94 7a0a vldr s14, [r4, #40] ; 0x28 + 800f808: edd4 7a0b vldr s15, [r4, #44] ; 0x2c + 800f80c: edd4 6a0e vldr s13, [r4, #56] ; 0x38 + 800f810: ee37 7a27 vadd.f32 s14, s14, s15 + 800f814: edd4 7a0d vldr s15, [r4, #52] ; 0x34 + 800f818: 68a1 ldr r1, [r4, #8] + 800f81a: ee77 7aa6 vadd.f32 s15, s15, s13 + 800f81e: ed94 6a08 vldr s12, [r4, #32] + 800f822: edd4 6a07 vldr s13, [r4, #28] + 800f826: ed84 7a0a vstr s14, [r4, #40] ; 0x28 + 800f82a: ee76 6a86 vadd.f32 s13, s13, s12 + 800f82e: edc4 7a0d vstr s15, [r4, #52] ; 0x34 + 800f832: e9d4 2300 ldrd r2, r3, [r4] + 800f836: edc4 6a07 vstr s13, [r4, #28] + 800f83a: 441a add r2, r3 + 800f83c: 6963 ldr r3, [r4, #20] + 800f83e: 3301 adds r3, #1 + 800f840: 6022 str r2, [r4, #0] + 800f842: 6163 str r3, [r4, #20] + 800f844: 69a3 ldr r3, [r4, #24] + 800f846: 3b01 subs r3, #1 + 800f848: 61a3 str r3, [r4, #24] + 800f84a: 6923 ldr r3, [r4, #16] + 800f84c: 440b add r3, r1 + 800f84e: 68e1 ldr r1, [r4, #12] + 800f850: 428b cmp r3, r1 + 800f852: 6123 str r3, [r4, #16] + 800f854: db15 blt.n 800f882 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x28e> + 800f856: ed94 6a09 vldr s12, [r4, #36] ; 0x24 + 800f85a: 3201 adds r2, #1 + 800f85c: 1a5b subs r3, r3, r1 + 800f85e: ee76 6a26 vadd.f32 s13, s12, s13 + 800f862: 6022 str r2, [r4, #0] + 800f864: 6123 str r3, [r4, #16] + 800f866: edc4 6a07 vstr s13, [r4, #28] + 800f86a: edd4 6a0c vldr s13, [r4, #48] ; 0x30 + 800f86e: ee36 7a87 vadd.f32 s14, s13, s14 + 800f872: ed84 7a0a vstr s14, [r4, #40] ; 0x28 + 800f876: ed94 7a0f vldr s14, [r4, #60] ; 0x3c + 800f87a: ee77 7a27 vadd.f32 s15, s14, s15 + 800f87e: edc4 7a0d vstr s15, [r4, #52] ; 0x34 + 800f882: ed95 7a0a vldr s14, [r5, #40] ; 0x28 + 800f886: edd5 7a0b vldr s15, [r5, #44] ; 0x2c + 800f88a: edd5 6a0e vldr s13, [r5, #56] ; 0x38 + 800f88e: ee37 7a27 vadd.f32 s14, s14, s15 + 800f892: edd5 7a0d vldr s15, [r5, #52] ; 0x34 + 800f896: 68a9 ldr r1, [r5, #8] + 800f898: ee77 7aa6 vadd.f32 s15, s15, s13 + 800f89c: ed95 6a08 vldr s12, [r5, #32] + 800f8a0: edd5 6a07 vldr s13, [r5, #28] + 800f8a4: ed85 7a0a vstr s14, [r5, #40] ; 0x28 + 800f8a8: ee76 6a86 vadd.f32 s13, s13, s12 + 800f8ac: edc5 7a0d vstr s15, [r5, #52] ; 0x34 + 800f8b0: e9d5 2300 ldrd r2, r3, [r5] + 800f8b4: edc5 6a07 vstr s13, [r5, #28] + 800f8b8: 441a add r2, r3 + 800f8ba: 696b ldr r3, [r5, #20] + 800f8bc: 3301 adds r3, #1 + 800f8be: 602a str r2, [r5, #0] + 800f8c0: 616b str r3, [r5, #20] + 800f8c2: 69ab ldr r3, [r5, #24] + 800f8c4: 3b01 subs r3, #1 + 800f8c6: 61ab str r3, [r5, #24] + 800f8c8: 692b ldr r3, [r5, #16] + 800f8ca: 440b add r3, r1 + 800f8cc: 68e9 ldr r1, [r5, #12] + 800f8ce: 428b cmp r3, r1 + 800f8d0: 612b str r3, [r5, #16] + 800f8d2: db15 blt.n 800f900 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x30c> + 800f8d4: ed95 6a09 vldr s12, [r5, #36] ; 0x24 + 800f8d8: 3201 adds r2, #1 + 800f8da: 1a5b subs r3, r3, r1 + 800f8dc: ee76 6a26 vadd.f32 s13, s12, s13 + 800f8e0: 602a str r2, [r5, #0] + 800f8e2: 612b str r3, [r5, #16] + 800f8e4: edc5 6a07 vstr s13, [r5, #28] + 800f8e8: edd5 6a0c vldr s13, [r5, #48] ; 0x30 + 800f8ec: ee36 7a87 vadd.f32 s14, s13, s14 + 800f8f0: ed85 7a0a vstr s14, [r5, #40] ; 0x28 + 800f8f4: ed95 7a0f vldr s14, [r5, #60] ; 0x3c + 800f8f8: ee77 7a27 vadd.f32 s15, s14, s15 + 800f8fc: edc5 7a0d vstr s15, [r5, #52] ; 0x34 + 800f900: 3f01 subs r7, #1 + 800f902: e757 b.n 800f7b4 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x1c0> + 800f904: 4299 cmp r1, r3 + 800f906: dc13 bgt.n 800f930 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x33c> + 800f908: 429a cmp r2, r3 + 800f90a: da14 bge.n 800f936 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x342> + 800f90c: 2502 movs r5, #2 + 800f90e: 2703 movs r7, #3 + 800f910: f04f 0800 mov.w r8, #0 + 800f914: 46a9 mov r9, r5 + 800f916: f04f 0a01 mov.w sl, #1 + 800f91a: e6ef b.n 800f6fc <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x108> + 800f91c: 2501 movs r5, #1 + 800f91e: 2700 movs r7, #0 + 800f920: 46a9 mov r9, r5 + 800f922: 46b8 mov r8, r7 + 800f924: f04f 0a02 mov.w sl, #2 + 800f928: e6e8 b.n 800f6fc <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x108> + 800f92a: 2501 movs r5, #1 + 800f92c: 2702 movs r7, #2 + 800f92e: e6e1 b.n 800f6f4 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x100> + 800f930: 2500 movs r5, #0 + 800f932: 2701 movs r7, #1 + 800f934: e7f4 b.n 800f920 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x32c> + 800f936: 2702 movs r7, #2 + 800f938: 2503 movs r5, #3 + 800f93a: f04f 0900 mov.w r9, #0 + 800f93e: 46b8 mov r8, r7 + 800f940: e7e9 b.n 800f916 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x322> + 800f942: 4613 mov r3, r2 + 800f944: e728 b.n 800f798 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x1a4> + 800f946: bf00 nop + 800f948: 240c3d3a .word 0x240c3d3a + 800f94c: fffd8f01 .word 0xfffd8f01 + 800f950: 00027100 .word 0x00027100 + 800f954: 0004e1ff .word 0x0004e1ff + 800f958: 0004e1fe .word 0x0004e1fe + 800f95c: 240c3d44 .word 0x240c3d44 + 800f960: 4613 mov r3, r2 + 800f962: 992b ldr r1, [sp, #172] ; 0xac + 800f964: 469e mov lr, r3 + 800f966: 9f2e ldr r7, [sp, #184] ; 0xb8 + 800f968: 469c mov ip, r3 + 800f96a: 9111 str r1, [sp, #68] ; 0x44 + 800f96c: f04f 0900 mov.w r9, #0 + 800f970: eddd 4a34 vldr s9, [sp, #208] ; 0xd0 + 800f974: ed9d 7a33 vldr s14, [sp, #204] ; 0xcc + 800f978: ed9d 4a37 vldr s8, [sp, #220] ; 0xdc + 800f97c: eddd 7a36 vldr s15, [sp, #216] ; 0xd8 + 800f980: eddd 3a31 vldr s7, [sp, #196] ; 0xc4 + 800f984: eddd 6a30 vldr s13, [sp, #192] ; 0xc0 + 800f988: ed9d 5a32 vldr s10, [sp, #200] ; 0xc8 + 800f98c: eddd 5a35 vldr s11, [sp, #212] ; 0xd4 + 800f990: ed9d 6a38 vldr s12, [sp, #224] ; 0xe0 + 800f994: e9dd 0a29 ldrd r0, sl, [sp, #164] ; 0xa4 + 800f998: e9dd 812c ldrd r8, r1, [sp, #176] ; 0xb0 + 800f99c: f1bc 0f00 cmp.w ip, #0 + 800f9a0: d147 bne.n 800fa32 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x43e> + 800f9a2: eb03 0c07 add.w ip, r3, r7 + 800f9a6: 1ad7 subs r7, r2, r3 + 800f9a8: f1b9 0f00 cmp.w r9, #0 + 800f9ac: d009 beq.n 800f9c2 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x3ce> + 800f9ae: 9029 str r0, [sp, #164] ; 0xa4 + 800f9b0: ed8d 7a33 vstr s14, [sp, #204] ; 0xcc + 800f9b4: edcd 7a36 vstr s15, [sp, #216] ; 0xd8 + 800f9b8: edcd 6a30 vstr s13, [sp, #192] ; 0xc0 + 800f9bc: 912d str r1, [sp, #180] ; 0xb4 + 800f9be: e9cd c72e strd ip, r7, [sp, #184] ; 0xb8 + 800f9c2: 991b ldr r1, [sp, #108] ; 0x6c + 800f9c4: f04f 0800 mov.w r8, #0 + 800f9c8: eddd 4a24 vldr s9, [sp, #144] ; 0x90 + 800f9cc: 9111 str r1, [sp, #68] ; 0x44 + 800f9ce: eddd 6a23 vldr s13, [sp, #140] ; 0x8c + 800f9d2: ed9d 4a27 vldr s8, [sp, #156] ; 0x9c + 800f9d6: ed9d 7a26 vldr s14, [sp, #152] ; 0x98 + 800f9da: eddd 3a21 vldr s7, [sp, #132] ; 0x84 + 800f9de: eddd 7a20 vldr s15, [sp, #128] ; 0x80 + 800f9e2: ed9d 5a22 vldr s10, [sp, #136] ; 0x88 + 800f9e6: eddd 5a25 vldr s11, [sp, #148] ; 0x94 + 800f9ea: ed9d 6a28 vldr s12, [sp, #160] ; 0xa0 + 800f9ee: e9dd 0a19 ldrd r0, sl, [sp, #100] ; 0x64 + 800f9f2: e9dd c71e ldrd ip, r7, [sp, #120] ; 0x78 + 800f9f6: e9dd 911c ldrd r9, r1, [sp, #112] ; 0x70 + 800f9fa: f1be 0f00 cmp.w lr, #0 + 800f9fe: d031 beq.n 800fa64 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x470> + 800fa00: 9e11 ldr r6, [sp, #68] ; 0x44 + 800fa02: 4450 add r0, sl + 800fa04: ee76 6aa4 vadd.f32 s13, s13, s9 + 800fa08: 4431 add r1, r6 + 800fa0a: ee37 7a04 vadd.f32 s14, s14, s8 + 800fa0e: ee77 7aa3 vadd.f32 s15, s15, s7 + 800fa12: 4549 cmp r1, r9 + 800fa14: db08 blt.n 800fa28 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x434> + 800fa16: ee77 7a85 vadd.f32 s15, s15, s10 + 800fa1a: 3001 adds r0, #1 + 800fa1c: ee76 6aa5 vadd.f32 s13, s13, s11 + 800fa20: eba1 0109 sub.w r1, r1, r9 + 800fa24: ee37 7a06 vadd.f32 s14, s14, s12 + 800fa28: f10e 3eff add.w lr, lr, #4294967295 + 800fa2c: f04f 0801 mov.w r8, #1 + 800fa30: e7e3 b.n 800f9fa <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x406> + 800fa32: 9e11 ldr r6, [sp, #68] ; 0x44 + 800fa34: 4450 add r0, sl + 800fa36: ee37 7a24 vadd.f32 s14, s14, s9 + 800fa3a: 4431 add r1, r6 + 800fa3c: ee77 7a84 vadd.f32 s15, s15, s8 + 800fa40: ee76 6aa3 vadd.f32 s13, s13, s7 + 800fa44: 4541 cmp r1, r8 + 800fa46: db08 blt.n 800fa5a <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x466> + 800fa48: ee76 6a85 vadd.f32 s13, s13, s10 + 800fa4c: 3001 adds r0, #1 + 800fa4e: ee37 7a25 vadd.f32 s14, s14, s11 + 800fa52: eba1 0108 sub.w r1, r1, r8 + 800fa56: ee77 7a86 vadd.f32 s15, s15, s12 + 800fa5a: f10c 3cff add.w ip, ip, #4294967295 + 800fa5e: f04f 0901 mov.w r9, #1 + 800fa62: e79b b.n 800f99c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x3a8> + 800fa64: 449c add ip, r3 + 800fa66: 1aff subs r7, r7, r3 + 800fa68: f1b8 0f00 cmp.w r8, #0 + 800fa6c: d009 beq.n 800fa82 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x48e> + 800fa6e: 9019 str r0, [sp, #100] ; 0x64 + 800fa70: edcd 6a23 vstr s13, [sp, #140] ; 0x8c + 800fa74: ed8d 7a26 vstr s14, [sp, #152] ; 0x98 + 800fa78: edcd 7a20 vstr s15, [sp, #128] ; 0x80 + 800fa7c: 911d str r1, [sp, #116] ; 0x74 + 800fa7e: e9cd c71e strd ip, r7, [sp, #120] ; 0x78 + 800fa82: 1ad2 subs r2, r2, r3 + 800fa84: e68b b.n 800f79e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x1aa> + 800fa86: 9b0e ldr r3, [sp, #56] ; 0x38 + 800fa88: 9a3f ldr r2, [sp, #252] ; 0xfc + 800fa8a: 2b00 cmp r3, #0 + 800fa8c: f000 80d1 beq.w 800fc32 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x63e> + 800fa90: ad19 add r5, sp, #100 ; 0x64 + 800fa92: ac39 add r4, sp, #228 ; 0xe4 + 800fa94: 9b64 ldr r3, [sp, #400] ; 0x190 + 800fa96: f8bb 0006 ldrh.w r0, [fp, #6] + 800fa9a: f9b3 3002 ldrsh.w r3, [r3, #2] + 800fa9e: 930c str r3, [sp, #48] ; 0x30 + 800faa0: 990c ldr r1, [sp, #48] ; 0x30 + 800faa2: 6963 ldr r3, [r4, #20] + 800faa4: 440b add r3, r1 + 800faa6: f9bb 1002 ldrsh.w r1, [fp, #2] + 800faaa: 4408 add r0, r1 + 800faac: b200 sxth r0, r0 + 800faae: 4283 cmp r3, r0 + 800fab0: 900d str r0, [sp, #52] ; 0x34 + 800fab2: f280 80c1 bge.w 800fc38 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x644> + 800fab6: 428b cmp r3, r1 + 800fab8: da08 bge.n 800facc <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x4d8> + 800faba: 2a00 cmp r2, #0 + 800fabc: dd06 ble.n 800facc <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x4d8> + 800fabe: 1acb subs r3, r1, r3 + 800fac0: 429a cmp r2, r3 + 800fac2: f2c0 80bb blt.w 800fc3c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x648> + 800fac6: 2b00 cmp r3, #0 + 800fac8: f300 80b9 bgt.w 800fc3e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x64a> + 800facc: 6967 ldr r7, [r4, #20] + 800face: f10d 0850 add.w r8, sp, #80 ; 0x50 + 800fad2: 9b0c ldr r3, [sp, #48] ; 0x30 + 800fad4: 443b add r3, r7 + 800fad6: 461f mov r7, r3 + 800fad8: 9b0d ldr r3, [sp, #52] ; 0x34 + 800fada: 1bdf subs r7, r3, r7 + 800fadc: 4297 cmp r7, r2 + 800fade: bfa8 it ge + 800fae0: 4617 movge r7, r2 + 800fae2: 2f00 cmp r7, #0 + 800fae4: f340 813c ble.w 800fd60 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x76c> + 800fae8: 9b64 ldr r3, [sp, #400] ; 0x190 + 800faea: 6829 ldr r1, [r5, #0] + 800faec: f9b3 2000 ldrsh.w r2, [r3] + 800faf0: f9bb 3000 ldrsh.w r3, [fp] + 800faf4: 4411 add r1, r2 + 800faf6: 6820 ldr r0, [r4, #0] + 800faf8: 4299 cmp r1, r3 + 800fafa: dd1a ble.n 800fb32 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x53e> + 800fafc: f8bb 1004 ldrh.w r1, [fp, #4] + 800fb00: 4402 add r2, r0 + 800fb02: 440b add r3, r1 + 800fb04: b21b sxth r3, r3 + 800fb06: 429a cmp r2, r3 + 800fb08: dc13 bgt.n 800fb32 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x53e> + 800fb0a: 9a10 ldr r2, [sp, #64] ; 0x40 + 800fb0c: a912 add r1, sp, #72 ; 0x48 + 800fb0e: 9b09 ldr r3, [sp, #36] ; 0x24 + 800fb10: 9809 ldr r0, [sp, #36] ; 0x24 + 800fb12: 681b ldr r3, [r3, #0] + 800fb14: 9206 str r2, [sp, #24] + 800fb16: 9a0b ldr r2, [sp, #44] ; 0x2c + 800fb18: 9500 str r5, [sp, #0] + 800fb1a: 9205 str r2, [sp, #20] + 800fb1c: 9a0a ldr r2, [sp, #40] ; 0x28 + 800fb1e: e9cd b203 strd fp, r2, [sp, #12] + 800fb22: 9a64 ldr r2, [sp, #400] ; 0x190 + 800fb24: e9cd 8201 strd r8, r2, [sp, #4] + 800fb28: aa49 add r2, sp, #292 ; 0x124 + 800fb2a: f8d3 9048 ldr.w r9, [r3, #72] ; 0x48 + 800fb2e: 4623 mov r3, r4 + 800fb30: 47c8 blx r9 + 800fb32: ed94 7a0a vldr s14, [r4, #40] ; 0x28 + 800fb36: edd4 7a0b vldr s15, [r4, #44] ; 0x2c + 800fb3a: edd4 6a0e vldr s13, [r4, #56] ; 0x38 + 800fb3e: ee37 7a27 vadd.f32 s14, s14, s15 + 800fb42: edd4 7a0d vldr s15, [r4, #52] ; 0x34 + 800fb46: 68a1 ldr r1, [r4, #8] + 800fb48: ee77 7aa6 vadd.f32 s15, s15, s13 + 800fb4c: ed94 6a08 vldr s12, [r4, #32] + 800fb50: edd4 6a07 vldr s13, [r4, #28] + 800fb54: ed84 7a0a vstr s14, [r4, #40] ; 0x28 + 800fb58: ee76 6a86 vadd.f32 s13, s13, s12 + 800fb5c: edc4 7a0d vstr s15, [r4, #52] ; 0x34 + 800fb60: e9d4 2300 ldrd r2, r3, [r4] + 800fb64: edc4 6a07 vstr s13, [r4, #28] + 800fb68: 441a add r2, r3 + 800fb6a: 6963 ldr r3, [r4, #20] + 800fb6c: 3301 adds r3, #1 + 800fb6e: 6022 str r2, [r4, #0] + 800fb70: 6163 str r3, [r4, #20] + 800fb72: 69a3 ldr r3, [r4, #24] + 800fb74: 3b01 subs r3, #1 + 800fb76: 61a3 str r3, [r4, #24] + 800fb78: 6923 ldr r3, [r4, #16] + 800fb7a: 440b add r3, r1 + 800fb7c: 68e1 ldr r1, [r4, #12] + 800fb7e: 428b cmp r3, r1 + 800fb80: 6123 str r3, [r4, #16] + 800fb82: db15 blt.n 800fbb0 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x5bc> + 800fb84: ed94 6a09 vldr s12, [r4, #36] ; 0x24 + 800fb88: 3201 adds r2, #1 + 800fb8a: 1a5b subs r3, r3, r1 + 800fb8c: ee76 6a26 vadd.f32 s13, s12, s13 + 800fb90: 6022 str r2, [r4, #0] + 800fb92: 6123 str r3, [r4, #16] + 800fb94: edc4 6a07 vstr s13, [r4, #28] + 800fb98: edd4 6a0c vldr s13, [r4, #48] ; 0x30 + 800fb9c: ee36 7a87 vadd.f32 s14, s13, s14 + 800fba0: ed84 7a0a vstr s14, [r4, #40] ; 0x28 + 800fba4: ed94 7a0f vldr s14, [r4, #60] ; 0x3c + 800fba8: ee77 7a27 vadd.f32 s15, s14, s15 + 800fbac: edc4 7a0d vstr s15, [r4, #52] ; 0x34 + 800fbb0: ed95 7a0a vldr s14, [r5, #40] ; 0x28 + 800fbb4: edd5 7a0b vldr s15, [r5, #44] ; 0x2c + 800fbb8: edd5 6a0e vldr s13, [r5, #56] ; 0x38 + 800fbbc: ee37 7a27 vadd.f32 s14, s14, s15 + 800fbc0: edd5 7a0d vldr s15, [r5, #52] ; 0x34 + 800fbc4: 68a9 ldr r1, [r5, #8] + 800fbc6: ee77 7aa6 vadd.f32 s15, s15, s13 + 800fbca: ed95 6a08 vldr s12, [r5, #32] + 800fbce: edd5 6a07 vldr s13, [r5, #28] + 800fbd2: ed85 7a0a vstr s14, [r5, #40] ; 0x28 + 800fbd6: ee76 6a86 vadd.f32 s13, s13, s12 + 800fbda: edc5 7a0d vstr s15, [r5, #52] ; 0x34 + 800fbde: e9d5 2300 ldrd r2, r3, [r5] + 800fbe2: edc5 6a07 vstr s13, [r5, #28] + 800fbe6: 441a add r2, r3 + 800fbe8: 696b ldr r3, [r5, #20] + 800fbea: 3301 adds r3, #1 + 800fbec: 602a str r2, [r5, #0] + 800fbee: 616b str r3, [r5, #20] + 800fbf0: 69ab ldr r3, [r5, #24] + 800fbf2: 3b01 subs r3, #1 + 800fbf4: 61ab str r3, [r5, #24] + 800fbf6: 692b ldr r3, [r5, #16] + 800fbf8: 440b add r3, r1 + 800fbfa: 68e9 ldr r1, [r5, #12] + 800fbfc: 428b cmp r3, r1 + 800fbfe: 612b str r3, [r5, #16] + 800fc00: db15 blt.n 800fc2e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x63a> + 800fc02: ed95 6a09 vldr s12, [r5, #36] ; 0x24 + 800fc06: 3201 adds r2, #1 + 800fc08: 1a5b subs r3, r3, r1 + 800fc0a: ee76 6a26 vadd.f32 s13, s12, s13 + 800fc0e: 602a str r2, [r5, #0] + 800fc10: 612b str r3, [r5, #16] + 800fc12: edc5 6a07 vstr s13, [r5, #28] + 800fc16: edd5 6a0c vldr s13, [r5, #48] ; 0x30 + 800fc1a: ee36 7a87 vadd.f32 s14, s13, s14 + 800fc1e: ed85 7a0a vstr s14, [r5, #40] ; 0x28 + 800fc22: ed95 7a0f vldr s14, [r5, #60] ; 0x3c + 800fc26: ee77 7a27 vadd.f32 s15, s14, s15 + 800fc2a: edc5 7a0d vstr s15, [r5, #52] ; 0x34 + 800fc2e: 3f01 subs r7, #1 + 800fc30: e757 b.n 800fae2 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x4ee> + 800fc32: ad39 add r5, sp, #228 ; 0xe4 + 800fc34: ac19 add r4, sp, #100 ; 0x64 + 800fc36: e72d b.n 800fa94 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x4a0> + 800fc38: 4613 mov r3, r2 + 800fc3a: e744 b.n 800fac6 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x4d2> + 800fc3c: 4613 mov r3, r2 + 800fc3e: 9e3b ldr r6, [sp, #236] ; 0xec + 800fc40: 469e mov lr, r3 + 800fc42: f8dd c0f8 ldr.w ip, [sp, #248] ; 0xf8 + 800fc46: 461f mov r7, r3 + 800fc48: ed9d 7a43 vldr s14, [sp, #268] ; 0x10c + 800fc4c: f04f 0900 mov.w r9, #0 + 800fc50: eddd 4a44 vldr s9, [sp, #272] ; 0x110 + 800fc54: eddd 7a46 vldr s15, [sp, #280] ; 0x118 + 800fc58: ed9d 4a47 vldr s8, [sp, #284] ; 0x11c + 800fc5c: eddd 6a40 vldr s13, [sp, #256] ; 0x100 + 800fc60: eddd 3a41 vldr s7, [sp, #260] ; 0x104 + 800fc64: 993d ldr r1, [sp, #244] ; 0xf4 + 800fc66: f8dd 80f0 ldr.w r8, [sp, #240] ; 0xf0 + 800fc6a: ed9d 5a42 vldr s10, [sp, #264] ; 0x108 + 800fc6e: eddd 5a45 vldr s11, [sp, #276] ; 0x114 + 800fc72: ed9d 6a48 vldr s12, [sp, #288] ; 0x120 + 800fc76: 960e str r6, [sp, #56] ; 0x38 + 800fc78: e9dd 0a39 ldrd r0, sl, [sp, #228] ; 0xe4 + 800fc7c: 2f00 cmp r7, #0 + 800fc7e: d146 bne.n 800fd0e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x71a> + 800fc80: 449c add ip, r3 + 800fc82: 1ad7 subs r7, r2, r3 + 800fc84: f1b9 0f00 cmp.w r9, #0 + 800fc88: d009 beq.n 800fc9e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x6aa> + 800fc8a: 9039 str r0, [sp, #228] ; 0xe4 + 800fc8c: 913d str r1, [sp, #244] ; 0xf4 + 800fc8e: edcd 6a40 vstr s13, [sp, #256] ; 0x100 + 800fc92: ed8d 7a43 vstr s14, [sp, #268] ; 0x10c + 800fc96: edcd 7a46 vstr s15, [sp, #280] ; 0x118 + 800fc9a: e9cd c73e strd ip, r7, [sp, #248] ; 0xf8 + 800fc9e: 991b ldr r1, [sp, #108] ; 0x6c + 800fca0: f04f 0800 mov.w r8, #0 + 800fca4: eddd 4a24 vldr s9, [sp, #144] ; 0x90 + 800fca8: 910e str r1, [sp, #56] ; 0x38 + 800fcaa: eddd 6a23 vldr s13, [sp, #140] ; 0x8c + 800fcae: ed9d 4a27 vldr s8, [sp, #156] ; 0x9c + 800fcb2: ed9d 7a26 vldr s14, [sp, #152] ; 0x98 + 800fcb6: eddd 3a21 vldr s7, [sp, #132] ; 0x84 + 800fcba: eddd 7a20 vldr s15, [sp, #128] ; 0x80 + 800fcbe: ed9d 5a22 vldr s10, [sp, #136] ; 0x88 + 800fcc2: eddd 5a25 vldr s11, [sp, #148] ; 0x94 + 800fcc6: ed9d 6a28 vldr s12, [sp, #160] ; 0xa0 + 800fcca: e9dd 0a19 ldrd r0, sl, [sp, #100] ; 0x64 + 800fcce: e9dd c71e ldrd ip, r7, [sp, #120] ; 0x78 + 800fcd2: e9dd 911c ldrd r9, r1, [sp, #112] ; 0x70 + 800fcd6: f1be 0f00 cmp.w lr, #0 + 800fcda: d030 beq.n 800fd3e <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x74a> + 800fcdc: 9e0e ldr r6, [sp, #56] ; 0x38 + 800fcde: 4450 add r0, sl + 800fce0: ee76 6aa4 vadd.f32 s13, s13, s9 + 800fce4: 4431 add r1, r6 + 800fce6: ee37 7a04 vadd.f32 s14, s14, s8 + 800fcea: ee77 7aa3 vadd.f32 s15, s15, s7 + 800fcee: 4549 cmp r1, r9 + 800fcf0: db08 blt.n 800fd04 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x710> + 800fcf2: ee77 7a85 vadd.f32 s15, s15, s10 + 800fcf6: 3001 adds r0, #1 + 800fcf8: ee76 6aa5 vadd.f32 s13, s13, s11 + 800fcfc: eba1 0109 sub.w r1, r1, r9 + 800fd00: ee37 7a06 vadd.f32 s14, s14, s12 + 800fd04: f10e 3eff add.w lr, lr, #4294967295 + 800fd08: f04f 0801 mov.w r8, #1 + 800fd0c: e7e3 b.n 800fcd6 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x6e2> + 800fd0e: 9e0e ldr r6, [sp, #56] ; 0x38 + 800fd10: 4450 add r0, sl + 800fd12: ee37 7a24 vadd.f32 s14, s14, s9 + 800fd16: 4431 add r1, r6 + 800fd18: ee77 7a84 vadd.f32 s15, s15, s8 + 800fd1c: ee76 6aa3 vadd.f32 s13, s13, s7 + 800fd20: 4541 cmp r1, r8 + 800fd22: db08 blt.n 800fd36 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x742> + 800fd24: ee76 6a85 vadd.f32 s13, s13, s10 + 800fd28: 3001 adds r0, #1 + 800fd2a: ee37 7a25 vadd.f32 s14, s14, s11 + 800fd2e: eba1 0108 sub.w r1, r1, r8 + 800fd32: ee77 7a86 vadd.f32 s15, s15, s12 + 800fd36: 3f01 subs r7, #1 + 800fd38: f04f 0901 mov.w r9, #1 + 800fd3c: e79e b.n 800fc7c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x688> + 800fd3e: 449c add ip, r3 + 800fd40: 1aff subs r7, r7, r3 + 800fd42: f1b8 0f00 cmp.w r8, #0 + 800fd46: d009 beq.n 800fd5c <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x768> + 800fd48: 9019 str r0, [sp, #100] ; 0x64 + 800fd4a: edcd 6a23 vstr s13, [sp, #140] ; 0x8c + 800fd4e: ed8d 7a26 vstr s14, [sp, #152] ; 0x98 + 800fd52: edcd 7a20 vstr s15, [sp, #128] ; 0x80 + 800fd56: 911d str r1, [sp, #116] ; 0x74 + 800fd58: e9cd c71e strd ip, r7, [sp, #120] ; 0x78 + 800fd5c: 1ad2 subs r2, r2, r3 + 800fd5e: e6b5 b.n 800facc <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x4d8> + 800fd60: 9b0f ldr r3, [sp, #60] ; 0x3c + 800fd62: 681b ldr r3, [r3, #0] + 800fd64: b923 cbnz r3, 800fd70 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x77c> + 800fd66: 4b04 ldr r3, [pc, #16] ; (800fd78 <_ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht+0x784>) + 800fd68: 6818 ldr r0, [r3, #0] + 800fd6a: 6803 ldr r3, [r0, #0] + 800fd6c: 6adb ldr r3, [r3, #44] ; 0x2c + 800fd6e: 4798 blx r3 + 800fd70: b05b add sp, #364 ; 0x16c + 800fd72: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800fd76: bf00 nop + 800fd78: 240c3d44 .word 0x240c3d44 + +0800fd7c <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE>: + 800fd7c: 2b02 cmp r3, #2 + 800fd7e: b510 push {r4, lr} + 800fd80: f9b0 4000 ldrsh.w r4, [r0] + 800fd84: d00b beq.n 800fd9e <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE+0x22> + 800fd86: 2b03 cmp r3, #3 + 800fd88: d00e beq.n 800fda8 <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE+0x2c> + 800fd8a: 2b01 cmp r3, #1 + 800fd8c: d001 beq.n 800fd92 <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE+0x16> + 800fd8e: 1860 adds r0, r4, r1 + 800fd90: bd10 pop {r4, pc} + 800fd92: 8880 ldrh r0, [r0, #4] + 800fd94: 4420 add r0, r4 + 800fd96: b200 sxth r0, r0 + 800fd98: 1a80 subs r0, r0, r2 + 800fd9a: 3801 subs r0, #1 + 800fd9c: e7f8 b.n 800fd90 <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE+0x14> + 800fd9e: 8880 ldrh r0, [r0, #4] + 800fda0: 4420 add r0, r4 + 800fda2: b200 sxth r0, r0 + 800fda4: 1a40 subs r0, r0, r1 + 800fda6: e7f8 b.n 800fd9a <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE+0x1e> + 800fda8: 18a0 adds r0, r4, r2 + 800fdaa: e7f1 b.n 800fd90 <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE+0x14> + +0800fdac <_ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE>: + 800fdac: 2b02 cmp r3, #2 + 800fdae: b510 push {r4, lr} + 800fdb0: f9b0 4002 ldrsh.w r4, [r0, #2] + 800fdb4: d006 beq.n 800fdc4 <_ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE+0x18> + 800fdb6: 2b03 cmp r3, #3 + 800fdb8: d00a beq.n 800fdd0 <_ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE+0x24> + 800fdba: 2b01 cmp r3, #1 + 800fdbc: bf14 ite ne + 800fdbe: 18a0 addne r0, r4, r2 + 800fdc0: 1860 addeq r0, r4, r1 + 800fdc2: bd10 pop {r4, pc} + 800fdc4: 88c0 ldrh r0, [r0, #6] + 800fdc6: 4420 add r0, r4 + 800fdc8: b200 sxth r0, r0 + 800fdca: 1a80 subs r0, r0, r2 + 800fdcc: 3801 subs r0, #1 + 800fdce: e7f8 b.n 800fdc2 <_ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE+0x16> + 800fdd0: 88c0 ldrh r0, [r0, #6] + 800fdd2: 4420 add r0, r4 + 800fdd4: b200 sxth r0, r0 + 800fdd6: 1a40 subs r0, r0, r1 + 800fdd8: e7f8 b.n 800fdcc <_ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE+0x20> + ... + +0800fddc <_GLOBAL__sub_I__ZN8touchgfx3LCD12defaultColorE>: + 800fddc: 4b01 ldr r3, [pc, #4] ; (800fde4 <_GLOBAL__sub_I__ZN8touchgfx3LCD12defaultColorE+0x8>) + 800fdde: 2200 movs r2, #0 + 800fde0: 601a str r2, [r3, #0] + 800fde2: 4770 bx lr + 800fde4: 240c3d6c .word 0x240c3d6c + +0800fde8 <_ZN8touchgfx16TouchCalibration4clzuEm>: + 800fde8: 4603 mov r3, r0 + 800fdea: b1c8 cbz r0, 800fe20 <_ZN8touchgfx16TouchCalibration4clzuEm+0x38> + 800fdec: 0c02 lsrs r2, r0, #16 + 800fdee: 0412 lsls r2, r2, #16 + 800fdf0: b9a2 cbnz r2, 800fe1c <_ZN8touchgfx16TouchCalibration4clzuEm+0x34> + 800fdf2: 0403 lsls r3, r0, #16 + 800fdf4: 2010 movs r0, #16 + 800fdf6: f013 4f7f tst.w r3, #4278190080 ; 0xff000000 + 800fdfa: bf04 itt eq + 800fdfc: 021b lsleq r3, r3, #8 + 800fdfe: 3008 addeq r0, #8 + 800fe00: f013 4f70 tst.w r3, #4026531840 ; 0xf0000000 + 800fe04: bf04 itt eq + 800fe06: 011b lsleq r3, r3, #4 + 800fe08: 3004 addeq r0, #4 + 800fe0a: f013 4f40 tst.w r3, #3221225472 ; 0xc0000000 + 800fe0e: bf04 itt eq + 800fe10: 009b lsleq r3, r3, #2 + 800fe12: 3002 addeq r0, #2 + 800fe14: 2b00 cmp r3, #0 + 800fe16: db04 blt.n 800fe22 <_ZN8touchgfx16TouchCalibration4clzuEm+0x3a> + 800fe18: 3001 adds r0, #1 + 800fe1a: 4770 bx lr + 800fe1c: 2000 movs r0, #0 + 800fe1e: e7ea b.n 800fdf6 <_ZN8touchgfx16TouchCalibration4clzuEm+0xe> + 800fe20: 2020 movs r0, #32 + 800fe22: 4770 bx lr + +0800fe24 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm>: + 800fe24: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 800fe28: b087 sub sp, #28 + 800fe2a: 4681 mov r9, r0 + 800fe2c: 4698 mov r8, r3 + 800fe2e: 4610 mov r0, r2 + 800fe30: 460d mov r5, r1 + 800fe32: e9dd 4710 ldrd r4, r7, [sp, #64] ; 0x40 + 800fe36: b981 cbnz r1, 800fe5a <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm+0x36> + 800fe38: b14b cbz r3, 800fe4e <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm+0x2a> + 800fe3a: 460b mov r3, r1 + 800fe3c: 464a mov r2, r9 + 800fe3e: 4641 mov r1, r8 + 800fe40: e9cd 4700 strd r4, r7, [sp] + 800fe44: f7ff ffee bl 800fe24 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm> + 800fe48: b007 add sp, #28 + 800fe4a: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 800fe4e: f04f 33ff mov.w r3, #4294967295 + 800fe52: f06f 4000 mvn.w r0, #2147483648 ; 0x80000000 + 800fe56: 603b str r3, [r7, #0] + 800fe58: e7f6 b.n 800fe48 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm+0x24> + 800fe5a: fa32 fa01 lsrs.w sl, r2, r1 + 800fe5e: d107 bne.n 800fe70 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm+0x4c> + 800fe60: fb09 f602 mul.w r6, r9, r2 + 800fe64: fbb6 f0f4 udiv r0, r6, r4 + 800fe68: fb04 6610 mls r6, r4, r0, r6 + 800fe6c: 603e str r6, [r7, #0] + 800fe6e: e7eb b.n 800fe48 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm+0x24> + 800fe70: 2601 movs r6, #1 + 800fe72: fa09 fb01 lsl.w fp, r9, r1 + 800fe76: 408e lsls r6, r1 + 800fe78: fbbb f3f4 udiv r3, fp, r4 + 800fe7c: 3e01 subs r6, #1 + 800fe7e: 9302 str r3, [sp, #8] + 800fe80: fb0a f303 mul.w r3, sl, r3 + 800fe84: 4016 ands r6, r2 + 800fe86: 9303 str r3, [sp, #12] + 800fe88: 4630 mov r0, r6 + 800fe8a: f7ff ffad bl 800fde8 <_ZN8touchgfx16TouchCalibration4clzuEm> + 800fe8e: 464a mov r2, r9 + 800fe90: 460b mov r3, r1 + 800fe92: 4601 mov r1, r0 + 800fe94: 4630 mov r0, r6 + 800fe96: e9cd 4700 strd r4, r7, [sp] + 800fe9a: f7ff ffc3 bl 800fe24 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm> + 800fe9e: 9b02 ldr r3, [sp, #8] + 800fea0: 4606 mov r6, r0 + 800fea2: eb05 0108 add.w r1, r5, r8 + 800fea6: fb04 bb13 mls fp, r4, r3, fp + 800feaa: 4658 mov r0, fp + 800feac: f7ff ff9c bl 800fde8 <_ZN8touchgfx16TouchCalibration4clzuEm> + 800feb0: ab05 add r3, sp, #20 + 800feb2: 465a mov r2, fp + 800feb4: e9cd 4300 strd r4, r3, [sp] + 800feb8: 4603 mov r3, r0 + 800feba: 4650 mov r0, sl + 800febc: f7ff ffb2 bl 800fe24 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm> + 800fec0: 6839 ldr r1, [r7, #0] + 800fec2: 9a05 ldr r2, [sp, #20] + 800fec4: 9b03 ldr r3, [sp, #12] + 800fec6: 4411 add r1, r2 + 800fec8: fbb1 f2f4 udiv r2, r1, r4 + 800fecc: 18d3 adds r3, r2, r3 + 800fece: fb04 1412 mls r4, r4, r2, r1 + 800fed2: 441e add r6, r3 + 800fed4: 603c str r4, [r7, #0] + 800fed6: 4430 add r0, r6 + 800fed8: e7b6 b.n 800fe48 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm+0x24> + +0800feda <_ZN8touchgfx16TouchCalibration6muldivEllllRl>: + 800feda: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 800fede: b085 sub sp, #20 + 800fee0: f1b0 0900 subs.w r9, r0, #0 + 800fee4: 461d mov r5, r3 + 800fee6: 4617 mov r7, r2 + 800fee8: 9c0c ldr r4, [sp, #48] ; 0x30 + 800feea: bfbb ittet lt + 800feec: f1c9 0900 rsblt r9, r9, #0 + 800fef0: f04f 36ff movlt.w r6, #4294967295 + 800fef4: 2601 movge r6, #1 + 800fef6: 6823 ldrlt r3, [r4, #0] + 800fef8: bfbc itt lt + 800fefa: 425b neglt r3, r3 + 800fefc: 6023 strlt r3, [r4, #0] + 800fefe: 2a00 cmp r2, #0 + 800ff00: da04 bge.n 800ff0c <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x32> + 800ff02: 6823 ldr r3, [r4, #0] + 800ff04: 4257 negs r7, r2 + 800ff06: 4276 negs r6, r6 + 800ff08: 425b negs r3, r3 + 800ff0a: 6023 str r3, [r4, #0] + 800ff0c: 2d00 cmp r5, #0 + 800ff0e: 4638 mov r0, r7 + 800ff10: bfba itte lt + 800ff12: 426d neglt r5, r5 + 800ff14: f04f 38ff movlt.w r8, #4294967295 + 800ff18: f04f 0801 movge.w r8, #1 + 800ff1c: f7ff ff64 bl 800fde8 <_ZN8touchgfx16TouchCalibration4clzuEm> + 800ff20: ab03 add r3, sp, #12 + 800ff22: 463a mov r2, r7 + 800ff24: e9cd 5300 strd r5, r3, [sp] + 800ff28: 4603 mov r3, r0 + 800ff2a: 4648 mov r0, r9 + 800ff2c: f7ff ff7a bl 800fe24 <_ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm> + 800ff30: 6823 ldr r3, [r4, #0] + 800ff32: 9a03 ldr r2, [sp, #12] + 800ff34: 4546 cmp r6, r8 + 800ff36: 441a add r2, r3 + 800ff38: fb92 f3f5 sdiv r3, r2, r5 + 800ff3c: 4418 add r0, r3 + 800ff3e: fb05 2313 mls r3, r5, r3, r2 + 800ff42: bf18 it ne + 800ff44: 4240 negne r0, r0 + 800ff46: 1c72 adds r2, r6, #1 + 800ff48: 6023 str r3, [r4, #0] + 800ff4a: d105 bne.n 800ff58 <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x7e> + 800ff4c: 2b00 cmp r3, #0 + 800ff4e: f1c3 0200 rsb r2, r3, #0 + 800ff52: db0b blt.n 800ff6c <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x92> + 800ff54: 6022 str r2, [r4, #0] + 800ff56: e006 b.n 800ff66 <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x8c> + 800ff58: 2e01 cmp r6, #1 + 800ff5a: d104 bne.n 800ff66 <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x8c> + 800ff5c: 2b00 cmp r3, #0 + 800ff5e: da02 bge.n 800ff66 <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x8c> + 800ff60: 442b add r3, r5 + 800ff62: 3801 subs r0, #1 + 800ff64: 6023 str r3, [r4, #0] + 800ff66: b005 add sp, #20 + 800ff68: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 800ff6c: 3801 subs r0, #1 + 800ff6e: 1b52 subs r2, r2, r5 + 800ff70: e7f0 b.n 800ff54 <_ZN8touchgfx16TouchCalibration6muldivEllllRl+0x7a> + ... + +0800ff74 <_ZN8touchgfx16TouchCalibration14translatePointERNS_5PointE>: + 800ff74: e92d 41ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr} + 800ff78: 4c1c ldr r4, [pc, #112] ; (800ffec <_ZN8touchgfx16TouchCalibration14translatePointERNS_5PointE+0x78>) + 800ff7a: 4605 mov r5, r0 + 800ff7c: 6807 ldr r7, [r0, #0] + 800ff7e: 69a3 ldr r3, [r4, #24] + 800ff80: b92b cbnz r3, 800ff8e <_ZN8touchgfx16TouchCalibration14translatePointERNS_5PointE+0x1a> + 800ff82: 6840 ldr r0, [r0, #4] + 800ff84: e9c5 7000 strd r7, r0, [r5] + 800ff88: b004 add sp, #16 + 800ff8a: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 800ff8e: f04f 0802 mov.w r8, #2 + 800ff92: 68a2 ldr r2, [r4, #8] + 800ff94: ae04 add r6, sp, #16 + 800ff96: 6820 ldr r0, [r4, #0] + 800ff98: fb93 f1f8 sdiv r1, r3, r8 + 800ff9c: 440a add r2, r1 + 800ff9e: 69e1 ldr r1, [r4, #28] + 800ffa0: f846 2d04 str.w r2, [r6, #-4]! + 800ffa4: 463a mov r2, r7 + 800ffa6: 9600 str r6, [sp, #0] + 800ffa8: f7ff ff97 bl 800feda <_ZN8touchgfx16TouchCalibration6muldivEllllRl> + 800ffac: 69a3 ldr r3, [r4, #24] + 800ffae: 4607 mov r7, r0 + 800ffb0: 686a ldr r2, [r5, #4] + 800ffb2: 6a21 ldr r1, [r4, #32] + 800ffb4: 9600 str r6, [sp, #0] + 800ffb6: 6860 ldr r0, [r4, #4] + 800ffb8: f7ff ff8f bl 800feda <_ZN8touchgfx16TouchCalibration6muldivEllllRl> + 800ffbc: 69a3 ldr r3, [r4, #24] + 800ffbe: 6962 ldr r2, [r4, #20] + 800ffc0: 4407 add r7, r0 + 800ffc2: 6a61 ldr r1, [r4, #36] ; 0x24 + 800ffc4: 9600 str r6, [sp, #0] + 800ffc6: 68e0 ldr r0, [r4, #12] + 800ffc8: fb93 f8f8 sdiv r8, r3, r8 + 800ffcc: 4442 add r2, r8 + 800ffce: 9203 str r2, [sp, #12] + 800ffd0: 682a ldr r2, [r5, #0] + 800ffd2: f7ff ff82 bl 800feda <_ZN8touchgfx16TouchCalibration6muldivEllllRl> + 800ffd6: 4680 mov r8, r0 + 800ffd8: 9600 str r6, [sp, #0] + 800ffda: 69a3 ldr r3, [r4, #24] + 800ffdc: 686a ldr r2, [r5, #4] + 800ffde: 6aa1 ldr r1, [r4, #40] ; 0x28 + 800ffe0: 6920 ldr r0, [r4, #16] + 800ffe2: f7ff ff7a bl 800feda <_ZN8touchgfx16TouchCalibration6muldivEllllRl> + 800ffe6: 4440 add r0, r8 + 800ffe8: e7cc b.n 800ff84 <_ZN8touchgfx16TouchCalibration14translatePointERNS_5PointE+0x10> + 800ffea: bf00 nop + 800ffec: 240c3d70 .word 0x240c3d70 + +0800fff0 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_>: + 800fff0: 4b07 ldr r3, [pc, #28] ; (8010010 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_+0x20>) + 800fff2: 781b ldrb r3, [r3, #0] + 800fff4: 2b01 cmp r3, #1 + 800fff6: d109 bne.n 801000c <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_+0x1c> + 800fff8: f9b1 3000 ldrsh.w r3, [r1] + 800fffc: f9b0 2000 ldrsh.w r2, [r0] + 8010000: 8003 strh r3, [r0, #0] + 8010002: 4b04 ldr r3, [pc, #16] ; (8010014 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_+0x24>) + 8010004: 881b ldrh r3, [r3, #0] + 8010006: 3b01 subs r3, #1 + 8010008: 1a9b subs r3, r3, r2 + 801000a: 800b strh r3, [r1, #0] + 801000c: 4770 bx lr + 801000e: bf00 nop + 8010010: 240c3d3a .word 0x240c3d3a + 8010014: 240c3d36 .word 0x240c3d36 + +08010018 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERsS1_>: + 8010018: 4b07 ldr r3, [pc, #28] ; (8010038 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERsS1_+0x20>) + 801001a: b510 push {r4, lr} + 801001c: 781b ldrb r3, [r3, #0] + 801001e: 2b01 cmp r3, #1 + 8010020: d108 bne.n 8010034 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERsS1_+0x1c> + 8010022: 4b06 ldr r3, [pc, #24] ; (801003c <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERsS1_+0x24>) + 8010024: 880c ldrh r4, [r1, #0] + 8010026: 881b ldrh r3, [r3, #0] + 8010028: f9b0 2000 ldrsh.w r2, [r0] + 801002c: 3b01 subs r3, #1 + 801002e: 1b1b subs r3, r3, r4 + 8010030: 8003 strh r3, [r0, #0] + 8010032: 800a strh r2, [r1, #0] + 8010034: bd10 pop {r4, pc} + 8010036: bf00 nop + 8010038: 240c3d3a .word 0x240c3d3a + 801003c: 240c3d36 .word 0x240c3d36 + +08010040 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE>: + 8010040: 4b0a ldr r3, [pc, #40] ; (801006c <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE+0x2c>) + 8010042: b510 push {r4, lr} + 8010044: 781b ldrb r3, [r3, #0] + 8010046: 2b01 cmp r3, #1 + 8010048: d10e bne.n 8010068 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE+0x28> + 801004a: f9b0 1006 ldrsh.w r1, [r0, #6] + 801004e: 8843 ldrh r3, [r0, #2] + 8010050: f9b0 4000 ldrsh.w r4, [r0] + 8010054: 18ca adds r2, r1, r3 + 8010056: 4b06 ldr r3, [pc, #24] ; (8010070 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE+0x30>) + 8010058: 8044 strh r4, [r0, #2] + 801005a: 881b ldrh r3, [r3, #0] + 801005c: 1a9b subs r3, r3, r2 + 801005e: 8003 strh r3, [r0, #0] + 8010060: f9b0 3004 ldrsh.w r3, [r0, #4] + 8010064: 8081 strh r1, [r0, #4] + 8010066: 80c3 strh r3, [r0, #6] + 8010068: bd10 pop {r4, pc} + 801006a: bf00 nop + 801006c: 240c3d3a .word 0x240c3d3a + 8010070: 240c3d36 .word 0x240c3d36 + +08010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE>: + 8010074: 4b08 ldr r3, [pc, #32] ; (8010098 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE+0x24>) + 8010076: 781b ldrb r3, [r3, #0] + 8010078: 2b01 cmp r3, #1 + 801007a: d10c bne.n 8010096 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE+0x22> + 801007c: 8803 ldrh r3, [r0, #0] + 801007e: f9b0 1004 ldrsh.w r1, [r0, #4] + 8010082: 8842 ldrh r2, [r0, #2] + 8010084: 8002 strh r2, [r0, #0] + 8010086: 185a adds r2, r3, r1 + 8010088: 4b04 ldr r3, [pc, #16] ; (801009c <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE+0x28>) + 801008a: 881b ldrh r3, [r3, #0] + 801008c: 1a9b subs r3, r3, r2 + 801008e: 8043 strh r3, [r0, #2] + 8010090: 88c3 ldrh r3, [r0, #6] + 8010092: 80c1 strh r1, [r0, #6] + 8010094: 8083 strh r3, [r0, #4] + 8010096: 4770 bx lr + 8010098: 240c3d3a .word 0x240c3d3a + 801009c: 240c3d36 .word 0x240c3d36 + +080100a0 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_RKNS_4RectE>: + 80100a0: 4b07 ldr r3, [pc, #28] ; (80100c0 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_RKNS_4RectE+0x20>) + 80100a2: b510 push {r4, lr} + 80100a4: 781b ldrb r3, [r3, #0] + 80100a6: 2b01 cmp r3, #1 + 80100a8: d108 bne.n 80100bc <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_RKNS_4RectE+0x1c> + 80100aa: f9b1 3000 ldrsh.w r3, [r1] + 80100ae: f9b0 4000 ldrsh.w r4, [r0] + 80100b2: 8003 strh r3, [r0, #0] + 80100b4: 8893 ldrh r3, [r2, #4] + 80100b6: 3b01 subs r3, #1 + 80100b8: 1b1b subs r3, r3, r4 + 80100ba: 800b strh r3, [r1, #0] + 80100bc: bd10 pop {r4, pc} + 80100be: bf00 nop + 80100c0: 240c3d3a .word 0x240c3d3a + +080100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_>: + 80100c4: 4b0a ldr r3, [pc, #40] ; (80100f0 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_+0x2c>) + 80100c6: 460a mov r2, r1 + 80100c8: b510 push {r4, lr} + 80100ca: 781b ldrb r3, [r3, #0] + 80100cc: 2b01 cmp r3, #1 + 80100ce: d10d bne.n 80100ec <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_+0x28> + 80100d0: 8881 ldrh r1, [r0, #4] + 80100d2: 8803 ldrh r3, [r0, #0] + 80100d4: 440b add r3, r1 + 80100d6: 4601 mov r1, r0 + 80100d8: 3b01 subs r3, #1 + 80100da: f821 3b02 strh.w r3, [r1], #2 + 80100de: f7ff ffdf bl 80100a0 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_RKNS_4RectE> + 80100e2: f9b0 3004 ldrsh.w r3, [r0, #4] + 80100e6: 88c2 ldrh r2, [r0, #6] + 80100e8: 80c3 strh r3, [r0, #6] + 80100ea: 8082 strh r2, [r0, #4] + 80100ec: bd10 pop {r4, pc} + 80100ee: bf00 nop + 80100f0: 240c3d3a .word 0x240c3d3a + +080100f4 <_ZN8touchgfx11Application13requestRedrawEv>: + 80100f4: 4b06 ldr r3, [pc, #24] ; (8010110 <_ZN8touchgfx11Application13requestRedrawEv+0x1c>) + 80100f6: 2100 movs r1, #0 + 80100f8: f9b3 2000 ldrsh.w r2, [r3] + 80100fc: 4b05 ldr r3, [pc, #20] ; (8010114 <_ZN8touchgfx11Application13requestRedrawEv+0x20>) + 80100fe: f8c0 112c str.w r1, [r0, #300] ; 0x12c + 8010102: f9b3 3000 ldrsh.w r3, [r3] + 8010106: f8a0 2130 strh.w r2, [r0, #304] ; 0x130 + 801010a: f8a0 3132 strh.w r3, [r0, #306] ; 0x132 + 801010e: 4770 bx lr + 8010110: 240c3d36 .word 0x240c3d36 + 8010114: 240c3d38 .word 0x240c3d38 + +08010118 <_ZN8touchgfx11Application16handleClickEventERKNS_10ClickEventE>: + 8010118: 4b03 ldr r3, [pc, #12] ; (8010128 <_ZN8touchgfx11Application16handleClickEventERKNS_10ClickEventE+0x10>) + 801011a: 6818 ldr r0, [r3, #0] + 801011c: b110 cbz r0, 8010124 <_ZN8touchgfx11Application16handleClickEventERKNS_10ClickEventE+0xc> + 801011e: 6803 ldr r3, [r0, #0] + 8010120: 699b ldr r3, [r3, #24] + 8010122: 4718 bx r3 + 8010124: 4770 bx lr + 8010126: bf00 nop + 8010128: 240c3da0 .word 0x240c3da0 + +0801012c <_ZN8touchgfx11Application29handlePendingScreenTransitionEv>: + 801012c: 4770 bx lr + ... + +08010130 <_ZN8touchgfx11Application4drawEv>: + 8010130: 4b09 ldr r3, [pc, #36] ; (8010158 <_ZN8touchgfx11Application4drawEv+0x28>) + 8010132: b507 push {r0, r1, r2, lr} + 8010134: f9b3 2000 ldrsh.w r2, [r3] + 8010138: 2100 movs r1, #0 + 801013a: 4b08 ldr r3, [pc, #32] ; (801015c <_ZN8touchgfx11Application4drawEv+0x2c>) + 801013c: 9100 str r1, [sp, #0] + 801013e: 4669 mov r1, sp + 8010140: f9b3 3000 ldrsh.w r3, [r3] + 8010144: f8ad 2004 strh.w r2, [sp, #4] + 8010148: f8ad 3006 strh.w r3, [sp, #6] + 801014c: 6803 ldr r3, [r0, #0] + 801014e: 6c1b ldr r3, [r3, #64] ; 0x40 + 8010150: 4798 blx r3 + 8010152: b003 add sp, #12 + 8010154: f85d fb04 ldr.w pc, [sp], #4 + 8010158: 240c3d36 .word 0x240c3d36 + 801015c: 240c3d38 .word 0x240c3d38 + +08010160 <_ZN8touchgfx11Application15handleDragEventERKNS_9DragEventE>: + 8010160: 4b03 ldr r3, [pc, #12] ; (8010170 <_ZN8touchgfx11Application15handleDragEventERKNS_9DragEventE+0x10>) + 8010162: 6818 ldr r0, [r3, #0] + 8010164: b110 cbz r0, 801016c <_ZN8touchgfx11Application15handleDragEventERKNS_9DragEventE+0xc> + 8010166: 6803 ldr r3, [r0, #0] + 8010168: 69db ldr r3, [r3, #28] + 801016a: 4718 bx r3 + 801016c: 4770 bx lr + 801016e: bf00 nop + 8010170: 240c3da0 .word 0x240c3da0 + +08010174 <_ZN8touchgfx11Application18handleGestureEventERKNS_12GestureEventE>: + 8010174: 4b03 ldr r3, [pc, #12] ; (8010184 <_ZN8touchgfx11Application18handleGestureEventERKNS_12GestureEventE+0x10>) + 8010176: 6818 ldr r0, [r3, #0] + 8010178: b110 cbz r0, 8010180 <_ZN8touchgfx11Application18handleGestureEventERKNS_12GestureEventE+0xc> + 801017a: 6803 ldr r3, [r0, #0] + 801017c: 6a1b ldr r3, [r3, #32] + 801017e: 4718 bx r3 + 8010180: 4770 bx lr + 8010182: bf00 nop + 8010184: 240c3da0 .word 0x240c3da0 + +08010188 <_ZN8touchgfx11Application16clearCachedAreasEv>: + 8010188: 2300 movs r3, #0 + 801018a: f8a0 30e8 strh.w r3, [r0, #232] ; 0xe8 + 801018e: 4770 bx lr + +08010190 <_ZN8touchgfx11Application14handleKeyEventEh>: + 8010190: 4b03 ldr r3, [pc, #12] ; (80101a0 <_ZN8touchgfx11Application14handleKeyEventEh+0x10>) + 8010192: 6818 ldr r0, [r3, #0] + 8010194: b110 cbz r0, 801019c <_ZN8touchgfx11Application14handleKeyEventEh+0xc> + 8010196: 6803 ldr r3, [r0, #0] + 8010198: 6a9b ldr r3, [r3, #40] ; 0x28 + 801019a: 4718 bx r3 + 801019c: 4770 bx lr + 801019e: bf00 nop + 80101a0: 240c3da0 .word 0x240c3da0 + +080101a4 <_ZN8touchgfx11Application15handleTickEventEv>: + 80101a4: b570 push {r4, r5, r6, lr} + 80101a6: 4d38 ldr r5, [pc, #224] ; (8010288 <_ZN8touchgfx11Application15handleTickEventEv+0xe4>) + 80101a8: 4604 mov r4, r0 + 80101aa: 6828 ldr r0, [r5, #0] + 80101ac: b140 cbz r0, 80101c0 <_ZN8touchgfx11Application15handleTickEventEv+0x1c> + 80101ae: 7a03 ldrb r3, [r0, #8] + 80101b0: b933 cbnz r3, 80101c0 <_ZN8touchgfx11Application15handleTickEventEv+0x1c> + 80101b2: f884 3134 strb.w r3, [r4, #308] ; 0x134 + 80101b6: 6803 ldr r3, [r0, #0] + 80101b8: 689b ldr r3, [r3, #8] + 80101ba: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 80101be: 4718 bx r3 + 80101c0: f894 3134 ldrb.w r3, [r4, #308] ; 0x134 + 80101c4: b97b cbnz r3, 80101e6 <_ZN8touchgfx11Application15handleTickEventEv+0x42> + 80101c6: b170 cbz r0, 80101e6 <_ZN8touchgfx11Application15handleTickEventEv+0x42> + 80101c8: 7a03 ldrb r3, [r0, #8] + 80101ca: b163 cbz r3, 80101e6 <_ZN8touchgfx11Application15handleTickEventEv+0x42> + 80101cc: 4b2f ldr r3, [pc, #188] ; (801028c <_ZN8touchgfx11Application15handleTickEventEv+0xe8>) + 80101ce: 6818 ldr r0, [r3, #0] + 80101d0: b110 cbz r0, 80101d8 <_ZN8touchgfx11Application15handleTickEventEv+0x34> + 80101d2: 6803 ldr r3, [r0, #0] + 80101d4: 691b ldr r3, [r3, #16] + 80101d6: 4798 blx r3 + 80101d8: 6828 ldr r0, [r5, #0] + 80101da: 6803 ldr r3, [r0, #0] + 80101dc: 68db ldr r3, [r3, #12] + 80101de: 4798 blx r3 + 80101e0: 2301 movs r3, #1 + 80101e2: f884 3134 strb.w r3, [r4, #308] ; 0x134 + 80101e6: 2500 movs r5, #0 + 80101e8: f8b4 0084 ldrh.w r0, [r4, #132] ; 0x84 + 80101ec: 42a8 cmp r0, r5 + 80101ee: dd0c ble.n 801020a <_ZN8touchgfx11Application15handleTickEventEv+0x66> + 80101f0: 1963 adds r3, r4, r5 + 80101f2: f893 2088 ldrb.w r2, [r3, #136] ; 0x88 + 80101f6: b132 cbz r2, 8010206 <_ZN8touchgfx11Application15handleTickEventEv+0x62> + 80101f8: eb05 0245 add.w r2, r5, r5, lsl #1 + 80101fc: 4413 add r3, r2 + 80101fe: 6858 ldr r0, [r3, #4] + 8010200: 6803 ldr r3, [r0, #0] + 8010202: 6d1b ldr r3, [r3, #80] ; 0x50 + 8010204: 4798 blx r3 + 8010206: 3501 adds r5, #1 + 8010208: e7ee b.n 80101e8 <_ZN8touchgfx11Application15handleTickEventEv+0x44> + 801020a: 2300 movs r3, #0 + 801020c: 461a mov r2, r3 + 801020e: 4298 cmp r0, r3 + 8010210: d10f bne.n 8010232 <_ZN8touchgfx11Application15handleTickEventEv+0x8e> + 8010212: 1d25 adds r5, r4, #4 + 8010214: f8b4 1084 ldrh.w r1, [r4, #132] ; 0x84 + 8010218: 4291 cmp r1, r2 + 801021a: dd2d ble.n 8010278 <_ZN8touchgfx11Application15handleTickEventEv+0xd4> + 801021c: 1e48 subs r0, r1, #1 + 801021e: b280 uxth r0, r0 + 8010220: 4288 cmp r0, r1 + 8010222: d31a bcc.n 801025a <_ZN8touchgfx11Application15handleTickEventEv+0xb6> + 8010224: 4b1a ldr r3, [pc, #104] ; (8010290 <_ZN8touchgfx11Application15handleTickEventEv+0xec>) + 8010226: f44f 71e5 mov.w r1, #458 ; 0x1ca + 801022a: 4a1a ldr r2, [pc, #104] ; (8010294 <_ZN8touchgfx11Application15handleTickEventEv+0xf0>) + 801022c: 481a ldr r0, [pc, #104] ; (8010298 <_ZN8touchgfx11Application15handleTickEventEv+0xf4>) + 801022e: f00c fd95 bl 801cd5c <__assert_func> + 8010232: 18e1 adds r1, r4, r3 + 8010234: f891 5088 ldrb.w r5, [r1, #136] ; 0x88 + 8010238: b16d cbz r5, 8010256 <_ZN8touchgfx11Application15handleTickEventEv+0xb2> + 801023a: 429a cmp r2, r3 + 801023c: d00a beq.n 8010254 <_ZN8touchgfx11Application15handleTickEventEv+0xb0> + 801023e: eb03 0643 add.w r6, r3, r3, lsl #1 + 8010242: 4431 add r1, r6 + 8010244: 684e ldr r6, [r1, #4] + 8010246: b291 uxth r1, r2 + 8010248: eb04 0181 add.w r1, r4, r1, lsl #2 + 801024c: 604e str r6, [r1, #4] + 801024e: 18a1 adds r1, r4, r2 + 8010250: f881 5088 strb.w r5, [r1, #136] ; 0x88 + 8010254: 3201 adds r2, #1 + 8010256: 3301 adds r3, #1 + 8010258: e7d9 b.n 801020e <_ZN8touchgfx11Application15handleTickEventEv+0x6a> + 801025a: eb04 0380 add.w r3, r4, r0, lsl #2 + 801025e: eb05 0181 add.w r1, r5, r1, lsl #2 + 8010262: 3304 adds r3, #4 + 8010264: 428b cmp r3, r1 + 8010266: d004 beq.n 8010272 <_ZN8touchgfx11Application15handleTickEventEv+0xce> + 8010268: f853 6f04 ldr.w r6, [r3, #4]! + 801026c: f843 6c04 str.w r6, [r3, #-4] + 8010270: e7f8 b.n 8010264 <_ZN8touchgfx11Application15handleTickEventEv+0xc0> + 8010272: f8a4 0084 strh.w r0, [r4, #132] ; 0x84 + 8010276: e7cd b.n 8010214 <_ZN8touchgfx11Application15handleTickEventEv+0x70> + 8010278: 4b04 ldr r3, [pc, #16] ; (801028c <_ZN8touchgfx11Application15handleTickEventEv+0xe8>) + 801027a: 6818 ldr r0, [r3, #0] + 801027c: b110 cbz r0, 8010284 <_ZN8touchgfx11Application15handleTickEventEv+0xe0> + 801027e: 6803 ldr r3, [r0, #0] + 8010280: 6a5b ldr r3, [r3, #36] ; 0x24 + 8010282: e79a b.n 80101ba <_ZN8touchgfx11Application15handleTickEventEv+0x16> + 8010284: bd70 pop {r4, r5, r6, pc} + 8010286: bf00 nop + 8010288: 240c3da4 .word 0x240c3da4 + 801028c: 240c3da0 .word 0x240c3da0 + 8010290: 080204c0 .word 0x080204c0 + 8010294: 080206b4 .word 0x080206b4 + 8010298: 080204ce .word 0x080204ce + +0801029c <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE>: + 801029c: b570 push {r4, r5, r6, lr} + 801029e: 4606 mov r6, r0 + 80102a0: 460c mov r4, r1 + 80102a2: b929 cbnz r1, 80102b0 <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE+0x14> + 80102a4: 4b0c ldr r3, [pc, #48] ; (80102d8 <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE+0x3c>) + 80102a6: 215e movs r1, #94 ; 0x5e + 80102a8: 4a0c ldr r2, [pc, #48] ; (80102dc <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE+0x40>) + 80102aa: 480d ldr r0, [pc, #52] ; (80102e0 <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE+0x44>) + 80102ac: f00c fd56 bl 801cd5c <__assert_func> + 80102b0: 2300 movs r3, #0 + 80102b2: 4d0c ldr r5, [pc, #48] ; (80102e4 <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE+0x48>) + 80102b4: f8a0 3084 strh.w r3, [r0, #132] ; 0x84 + 80102b8: 6828 ldr r0, [r5, #0] + 80102ba: b110 cbz r0, 80102c2 <_ZN8touchgfx11Application12switchScreenEPNS_6ScreenE+0x26> + 80102bc: 6803 ldr r3, [r0, #0] + 80102be: 695b ldr r3, [r3, #20] + 80102c0: 4798 blx r3 + 80102c2: 602c str r4, [r5, #0] + 80102c4: 4620 mov r0, r4 + 80102c6: 6823 ldr r3, [r4, #0] + 80102c8: 68db ldr r3, [r3, #12] + 80102ca: 4798 blx r3 + 80102cc: 6833 ldr r3, [r6, #0] + 80102ce: 4630 mov r0, r6 + 80102d0: 6bdb ldr r3, [r3, #60] ; 0x3c + 80102d2: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 80102d6: 4718 bx r3 + 80102d8: 0802048c .word 0x0802048c + 80102dc: 08020574 .word 0x08020574 + 80102e0: 08020496 .word 0x08020496 + 80102e4: 240c3da0 .word 0x240c3da0 + +080102e8 <_ZN8touchgfx4Rect10restrictToEss>: + 80102e8: f9b0 3000 ldrsh.w r3, [r0] + 80102ec: 2b00 cmp r3, #0 + 80102ee: b510 push {r4, lr} + 80102f0: da04 bge.n 80102fc <_ZN8touchgfx4Rect10restrictToEss+0x14> + 80102f2: 8884 ldrh r4, [r0, #4] + 80102f4: 4423 add r3, r4 + 80102f6: 8083 strh r3, [r0, #4] + 80102f8: 2300 movs r3, #0 + 80102fa: 8003 strh r3, [r0, #0] + 80102fc: f9b0 4000 ldrsh.w r4, [r0] + 8010300: f9b0 3004 ldrsh.w r3, [r0, #4] + 8010304: 1b09 subs r1, r1, r4 + 8010306: 428b cmp r3, r1 + 8010308: f9b0 3002 ldrsh.w r3, [r0, #2] + 801030c: bfc8 it gt + 801030e: 8081 strhgt r1, [r0, #4] + 8010310: 2b00 cmp r3, #0 + 8010312: da04 bge.n 801031e <_ZN8touchgfx4Rect10restrictToEss+0x36> + 8010314: 88c1 ldrh r1, [r0, #6] + 8010316: 440b add r3, r1 + 8010318: 80c3 strh r3, [r0, #6] + 801031a: 2300 movs r3, #0 + 801031c: 8043 strh r3, [r0, #2] + 801031e: f9b0 1002 ldrsh.w r1, [r0, #2] + 8010322: f9b0 3006 ldrsh.w r3, [r0, #6] + 8010326: 1a52 subs r2, r2, r1 + 8010328: 4293 cmp r3, r2 + 801032a: bfc8 it gt + 801032c: 80c2 strhgt r2, [r0, #6] + 801032e: bd10 pop {r4, pc} + +08010330 <_ZN8touchgfx11Application4drawERNS_4RectE>: + 8010330: 4b10 ldr r3, [pc, #64] ; (8010374 <_ZN8touchgfx11Application4drawERNS_4RectE+0x44>) + 8010332: b510 push {r4, lr} + 8010334: 460c mov r4, r1 + 8010336: f9b3 2000 ldrsh.w r2, [r3] + 801033a: 4b0f ldr r3, [pc, #60] ; (8010378 <_ZN8touchgfx11Application4drawERNS_4RectE+0x48>) + 801033c: 4620 mov r0, r4 + 801033e: f9b3 1000 ldrsh.w r1, [r3] + 8010342: f7ff ffd1 bl 80102e8 <_ZN8touchgfx4Rect10restrictToEss> + 8010346: 4b0d ldr r3, [pc, #52] ; (801037c <_ZN8touchgfx11Application4drawERNS_4RectE+0x4c>) + 8010348: 6818 ldr r0, [r3, #0] + 801034a: b190 cbz r0, 8010372 <_ZN8touchgfx11Application4drawERNS_4RectE+0x42> + 801034c: 6803 ldr r3, [r0, #0] + 801034e: 4621 mov r1, r4 + 8010350: 689b ldr r3, [r3, #8] + 8010352: 4798 blx r3 + 8010354: 4b0a ldr r3, [pc, #40] ; (8010380 <_ZN8touchgfx11Application4drawERNS_4RectE+0x50>) + 8010356: 6818 ldr r0, [r3, #0] + 8010358: b118 cbz r0, 8010362 <_ZN8touchgfx11Application4drawERNS_4RectE+0x32> + 801035a: 6803 ldr r3, [r0, #0] + 801035c: 4621 mov r1, r4 + 801035e: 689b ldr r3, [r3, #8] + 8010360: 4798 blx r3 + 8010362: 4b08 ldr r3, [pc, #32] ; (8010384 <_ZN8touchgfx11Application4drawERNS_4RectE+0x54>) + 8010364: 4621 mov r1, r4 + 8010366: 6818 ldr r0, [r3, #0] + 8010368: 6803 ldr r3, [r0, #0] + 801036a: e8bd 4010 ldmia.w sp!, {r4, lr} + 801036e: 69db ldr r3, [r3, #28] + 8010370: 4718 bx r3 + 8010372: bd10 pop {r4, pc} + 8010374: 240c3d38 .word 0x240c3d38 + 8010378: 240c3d36 .word 0x240c3d36 + 801037c: 240c3da0 .word 0x240c3da0 + 8010380: 240c3d9c .word 0x240c3d9c + 8010384: 240c3d44 .word 0x240c3d44 + +08010388 <_ZNK8touchgfx4Rect8includesERKS0_>: + 8010388: b5f8 push {r3, r4, r5, r6, r7, lr} + 801038a: 4606 mov r6, r0 + 801038c: 4608 mov r0, r1 + 801038e: 460f mov r7, r1 + 8010390: f7fd fa99 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8010394: b9e8 cbnz r0, 80103d2 <_ZNK8touchgfx4Rect8includesERKS0_+0x4a> + 8010396: f9b7 5000 ldrsh.w r5, [r7] + 801039a: f9b6 4000 ldrsh.w r4, [r6] + 801039e: 42a5 cmp r5, r4 + 80103a0: db17 blt.n 80103d2 <_ZNK8touchgfx4Rect8includesERKS0_+0x4a> + 80103a2: f9b7 2002 ldrsh.w r2, [r7, #2] + 80103a6: f9b6 3002 ldrsh.w r3, [r6, #2] + 80103aa: 429a cmp r2, r3 + 80103ac: db11 blt.n 80103d2 <_ZNK8touchgfx4Rect8includesERKS0_+0x4a> + 80103ae: 88b9 ldrh r1, [r7, #4] + 80103b0: 440d add r5, r1 + 80103b2: 88b1 ldrh r1, [r6, #4] + 80103b4: 440c add r4, r1 + 80103b6: b22d sxth r5, r5 + 80103b8: b224 sxth r4, r4 + 80103ba: 42a5 cmp r5, r4 + 80103bc: dc09 bgt.n 80103d2 <_ZNK8touchgfx4Rect8includesERKS0_+0x4a> + 80103be: 88f8 ldrh r0, [r7, #6] + 80103c0: 4410 add r0, r2 + 80103c2: 88f2 ldrh r2, [r6, #6] + 80103c4: 4413 add r3, r2 + 80103c6: b200 sxth r0, r0 + 80103c8: b21b sxth r3, r3 + 80103ca: 4298 cmp r0, r3 + 80103cc: bfcc ite gt + 80103ce: 2000 movgt r0, #0 + 80103d0: 2001 movle r0, #1 + 80103d2: bdf8 pop {r3, r4, r5, r6, r7, pc} + +080103d4 <_ZN8touchgfx4Rect11expandToFitERKS0_>: + 80103d4: b5f8 push {r3, r4, r5, r6, r7, lr} + 80103d6: 4604 mov r4, r0 + 80103d8: 4608 mov r0, r1 + 80103da: 460d mov r5, r1 + 80103dc: f7fd fa73 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 80103e0: b978 cbnz r0, 8010402 <_ZN8touchgfx4Rect11expandToFitERKS0_+0x2e> + 80103e2: 4620 mov r0, r4 + 80103e4: f7fd fa6f bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 80103e8: f9b5 6000 ldrsh.w r6, [r5] + 80103ec: b150 cbz r0, 8010404 <_ZN8touchgfx4Rect11expandToFitERKS0_+0x30> + 80103ee: 8026 strh r6, [r4, #0] + 80103f0: f9b5 3002 ldrsh.w r3, [r5, #2] + 80103f4: 8063 strh r3, [r4, #2] + 80103f6: f9b5 3004 ldrsh.w r3, [r5, #4] + 80103fa: 80a3 strh r3, [r4, #4] + 80103fc: f9b5 3006 ldrsh.w r3, [r5, #6] + 8010400: 80e3 strh r3, [r4, #6] + 8010402: bdf8 pop {r3, r4, r5, r6, r7, pc} + 8010404: f9b4 1000 ldrsh.w r1, [r4] + 8010408: f9b5 2002 ldrsh.w r2, [r5, #2] + 801040c: 42b1 cmp r1, r6 + 801040e: f9b4 3002 ldrsh.w r3, [r4, #2] + 8010412: f8b5 c004 ldrh.w ip, [r5, #4] + 8010416: 460f mov r7, r1 + 8010418: 88ed ldrh r5, [r5, #6] + 801041a: bfa8 it ge + 801041c: 4637 movge r7, r6 + 801041e: 4293 cmp r3, r2 + 8010420: 4618 mov r0, r3 + 8010422: 4466 add r6, ip + 8010424: f8b4 c004 ldrh.w ip, [r4, #4] + 8010428: bfa8 it ge + 801042a: 4610 movge r0, r2 + 801042c: 442a add r2, r5 + 801042e: 88e5 ldrh r5, [r4, #6] + 8010430: 4461 add r1, ip + 8010432: b236 sxth r6, r6 + 8010434: 8027 strh r7, [r4, #0] + 8010436: 442b add r3, r5 + 8010438: b209 sxth r1, r1 + 801043a: b212 sxth r2, r2 + 801043c: 8060 strh r0, [r4, #2] + 801043e: b21b sxth r3, r3 + 8010440: 428e cmp r6, r1 + 8010442: bfac ite ge + 8010444: ebc7 0106 rsbge r1, r7, r6 + 8010448: ebc7 0101 rsblt r1, r7, r1 + 801044c: 429a cmp r2, r3 + 801044e: bfac ite ge + 8010450: ebc0 0202 rsbge r2, r0, r2 + 8010454: ebc0 0203 rsblt r2, r0, r3 + 8010458: 80a1 strh r1, [r4, #4] + 801045a: 80e2 strh r2, [r4, #6] + 801045c: e7d1 b.n 8010402 <_ZN8touchgfx4Rect11expandToFitERKS0_+0x2e> + ... + +08010460 <_ZN8touchgfx11Application11getInstanceEv>: + 8010460: 4b01 ldr r3, [pc, #4] ; (8010468 <_ZN8touchgfx11Application11getInstanceEv+0x8>) + 8010462: 6818 ldr r0, [r3, #0] + 8010464: 4770 bx lr + 8010466: bf00 nop + 8010468: 240c3db0 .word 0x240c3db0 + +0801046c <_ZN8touchgfx11Application20clearAllTimerWidgetsEv>: + 801046c: 2300 movs r3, #0 + 801046e: f100 0288 add.w r2, r0, #136 ; 0x88 + 8010472: 30a8 adds r0, #168 ; 0xa8 + 8010474: f820 3c24 strh.w r3, [r0, #-36] + 8010478: f802 3b01 strb.w r3, [r2], #1 + 801047c: 4282 cmp r2, r0 + 801047e: d1fb bne.n 8010478 <_ZN8touchgfx11Application20clearAllTimerWidgetsEv+0xc> + 8010480: 4770 bx lr + +08010482 <_ZN8touchgfx6VectorINS_4RectELt8EEC1Ev>: + 8010482: 4603 mov r3, r0 + 8010484: f100 0140 add.w r1, r0, #64 ; 0x40 + 8010488: 2200 movs r2, #0 + 801048a: 801a strh r2, [r3, #0] + 801048c: 3308 adds r3, #8 + 801048e: f823 2c06 strh.w r2, [r3, #-6] + 8010492: f823 2c04 strh.w r2, [r3, #-4] + 8010496: f823 2c02 strh.w r2, [r3, #-2] + 801049a: 428b cmp r3, r1 + 801049c: d1f5 bne.n 801048a <_ZN8touchgfx6VectorINS_4RectELt8EEC1Ev+0x8> + 801049e: f8a0 2040 strh.w r2, [r0, #64] ; 0x40 + 80104a2: 4770 bx lr + +080104a4 <_ZN8touchgfx11ApplicationC1Ev>: + 80104a4: b570 push {r4, r5, r6, lr} + 80104a6: 4b19 ldr r3, [pc, #100] ; (801050c <_ZN8touchgfx11ApplicationC1Ev+0x68>) + 80104a8: 2500 movs r5, #0 + 80104aa: 4604 mov r4, r0 + 80104ac: 30a8 adds r0, #168 ; 0xa8 + 80104ae: f840 3ca8 str.w r3, [r0, #-168] + 80104b2: f820 5c24 strh.w r5, [r0, #-36] + 80104b6: f7ff ffe4 bl 8010482 <_ZN8touchgfx6VectorINS_4RectELt8EEC1Ev> + 80104ba: f104 00ea add.w r0, r4, #234 ; 0xea + 80104be: f7ff ffe0 bl 8010482 <_ZN8touchgfx6VectorINS_4RectELt8EEC1Ev> + 80104c2: f8a4 512c strh.w r5, [r4, #300] ; 0x12c + 80104c6: f8a4 512e strh.w r5, [r4, #302] ; 0x12e + 80104ca: f8a4 5130 strh.w r5, [r4, #304] ; 0x130 + 80104ce: f8a4 5132 strh.w r5, [r4, #306] ; 0x132 + 80104d2: f884 5134 strb.w r5, [r4, #308] ; 0x134 + 80104d6: 490e ldr r1, [pc, #56] ; (8010510 <_ZN8touchgfx11ApplicationC1Ev+0x6c>) + 80104d8: 480e ldr r0, [pc, #56] ; (8010514 <_ZN8touchgfx11ApplicationC1Ev+0x70>) + 80104da: f00a feef bl 801b2bc + 80104de: 4e0e ldr r6, [pc, #56] ; (8010518 <_ZN8touchgfx11ApplicationC1Ev+0x74>) + 80104e0: 4b0e ldr r3, [pc, #56] ; (801051c <_ZN8touchgfx11ApplicationC1Ev+0x78>) + 80104e2: b158 cbz r0, 80104fc <_ZN8touchgfx11ApplicationC1Ev+0x58> + 80104e4: 801d strh r5, [r3, #0] + 80104e6: 2300 movs r3, #0 + 80104e8: 4a0d ldr r2, [pc, #52] ; (8010520 <_ZN8touchgfx11ApplicationC1Ev+0x7c>) + 80104ea: 4620 mov r0, r4 + 80104ec: 6013 str r3, [r2, #0] + 80104ee: 4a0d ldr r2, [pc, #52] ; (8010524 <_ZN8touchgfx11ApplicationC1Ev+0x80>) + 80104f0: 6033 str r3, [r6, #0] + 80104f2: 6013 str r3, [r2, #0] + 80104f4: f7ff ffba bl 801046c <_ZN8touchgfx11Application20clearAllTimerWidgetsEv> + 80104f8: 4620 mov r0, r4 + 80104fa: bd70 pop {r4, r5, r6, pc} + 80104fc: f44f 6280 mov.w r2, #1024 ; 0x400 + 8010500: 2002 movs r0, #2 + 8010502: 801a strh r2, [r3, #0] + 8010504: 6030 str r0, [r6, #0] + 8010506: f001 fa9b bl 8011a40 <_ZN8touchgfx6Screen4drawEv> + 801050a: e7ec b.n 80104e6 <_ZN8touchgfx11ApplicationC1Ev+0x42> + 801050c: 08020530 .word 0x08020530 + 8010510: b5e8b5cd .word 0xb5e8b5cd + 8010514: f407a5c2 .word 0xf407a5c2 + 8010518: 240c3da0 .word 0x240c3da0 + 801051c: 24000020 .word 0x24000020 + 8010520: 240c3db0 .word 0x240c3db0 + 8010524: 240c3da4 .word 0x240c3da4 + +08010528 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt>: + 8010528: b510 push {r4, lr} + 801052a: f8b0 3040 ldrh.w r3, [r0, #64] ; 0x40 + 801052e: 428b cmp r3, r1 + 8010530: d806 bhi.n 8010540 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt+0x18> + 8010532: 4b0b ldr r3, [pc, #44] ; (8010560 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt+0x38>) + 8010534: f240 11dd movw r1, #477 ; 0x1dd + 8010538: 4a0a ldr r2, [pc, #40] ; (8010564 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt+0x3c>) + 801053a: 480b ldr r0, [pc, #44] ; (8010568 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt+0x40>) + 801053c: f00c fc0e bl 801cd5c <__assert_func> + 8010540: 3b01 subs r3, #1 + 8010542: b29b uxth r3, r3 + 8010544: 428b cmp r3, r1 + 8010546: f8a0 3040 strh.w r3, [r0, #64] ; 0x40 + 801054a: d908 bls.n 801055e <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt+0x36> + 801054c: eb00 03c3 add.w r3, r0, r3, lsl #3 + 8010550: eb00 04c1 add.w r4, r0, r1, lsl #3 + 8010554: 681a ldr r2, [r3, #0] + 8010556: f840 2031 str.w r2, [r0, r1, lsl #3] + 801055a: 685a ldr r2, [r3, #4] + 801055c: 6062 str r2, [r4, #4] + 801055e: bd10 pop {r4, pc} + 8010560: 080204c0 .word 0x080204c0 + 8010564: 080205b8 .word 0x080205b8 + 8010568: 080204ce .word 0x080204ce + +0801056c <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_>: + 801056c: b537 push {r0, r1, r2, r4, r5, lr} + 801056e: 466b mov r3, sp + 8010570: 4604 mov r4, r0 + 8010572: e883 0006 stmia.w r3, {r1, r2} + 8010576: f8b0 2040 ldrh.w r2, [r0, #64] ; 0x40 + 801057a: 2a07 cmp r2, #7 + 801057c: d906 bls.n 801058c <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_+0x20> + 801057e: 4b09 ldr r3, [pc, #36] ; (80105a4 <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_+0x38>) + 8010580: f240 11a3 movw r1, #419 ; 0x1a3 + 8010584: 4a08 ldr r2, [pc, #32] ; (80105a8 <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_+0x3c>) + 8010586: 4809 ldr r0, [pc, #36] ; (80105ac <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_+0x40>) + 8010588: f00c fbe8 bl 801cd5c <__assert_func> + 801058c: 1c51 adds r1, r2, #1 + 801058e: eb00 05c2 add.w r5, r0, r2, lsl #3 + 8010592: f8a0 1040 strh.w r1, [r0, #64] ; 0x40 + 8010596: cb03 ldmia r3!, {r0, r1} + 8010598: f844 0032 str.w r0, [r4, r2, lsl #3] + 801059c: 6069 str r1, [r5, #4] + 801059e: b003 add sp, #12 + 80105a0: bd30 pop {r4, r5, pc} + 80105a2: bf00 nop + 80105a4: 080204f7 .word 0x080204f7 + 80105a8: 0802064e .word 0x0802064e + 80105ac: 080204ce .word 0x080204ce + +080105b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE>: + 80105b0: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80105b4: b08d sub sp, #52 ; 0x34 + 80105b6: 4b94 ldr r3, [pc, #592] ; (8010808 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x258>) + 80105b8: 4683 mov fp, r0 + 80105ba: ac08 add r4, sp, #32 + 80105bc: e884 0006 stmia.w r4, {r1, r2} + 80105c0: f9b3 2000 ldrsh.w r2, [r3] + 80105c4: 4620 mov r0, r4 + 80105c6: 4b91 ldr r3, [pc, #580] ; (801080c <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x25c>) + 80105c8: f9b3 1000 ldrsh.w r1, [r3] + 80105cc: f7ff fe8c bl 80102e8 <_ZN8touchgfx4Rect10restrictToEss> + 80105d0: 4620 mov r0, r4 + 80105d2: f7fd f978 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 80105d6: 2800 cmp r0, #0 + 80105d8: d16a bne.n 80106b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x100> + 80105da: 9402 str r4, [sp, #8] + 80105dc: f8bb 50e8 ldrh.w r5, [fp, #232] ; 0xe8 + 80105e0: f10b 03a8 add.w r3, fp, #168 ; 0xa8 + 80105e4: 2400 movs r4, #0 + 80105e6: eb0b 06c5 add.w r6, fp, r5, lsl #3 + 80105ea: 9301 str r3, [sp, #4] + 80105ec: 36a0 adds r6, #160 ; 0xa0 + 80105ee: 42a5 cmp r5, r4 + 80105f0: d00d beq.n 801060e <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x5e> + 80105f2: eba6 01c4 sub.w r1, r6, r4, lsl #3 + 80105f6: 9802 ldr r0, [sp, #8] + 80105f8: f7ff fec6 bl 8010388 <_ZNK8touchgfx4Rect8includesERKS0_> + 80105fc: b128 cbz r0, 801060a <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x5a> + 80105fe: 1e69 subs r1, r5, #1 + 8010600: 9801 ldr r0, [sp, #4] + 8010602: 1b09 subs r1, r1, r4 + 8010604: b289 uxth r1, r1 + 8010606: f7ff ff8f bl 8010528 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt> + 801060a: 3401 adds r4, #1 + 801060c: e7ef b.n 80105ee <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x3e> + 801060e: f8bb 70e8 ldrh.w r7, [fp, #232] ; 0xe8 + 8010612: 1e7b subs r3, r7, #1 + 8010614: eb0b 0ac7 add.w sl, fp, r7, lsl #3 + 8010618: 9703 str r7, [sp, #12] + 801061a: 9300 str r3, [sp, #0] + 801061c: 2400 movs r4, #0 + 801061e: 4655 mov r5, sl + 8010620: 9704 str r7, [sp, #16] + 8010622: 4626 mov r6, r4 + 8010624: 9b04 ldr r3, [sp, #16] + 8010626: 2b00 cmp r3, #0 + 8010628: d078 beq.n 801071c <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x16c> + 801062a: 9902 ldr r1, [sp, #8] + 801062c: f105 00a0 add.w r0, r5, #160 ; 0xa0 + 8010630: f7fe fcac bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 8010634: b360 cbz r0, 8010690 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0xe0> + 8010636: f9bd e020 ldrsh.w lr, [sp, #32] + 801063a: f9b5 c0a0 ldrsh.w ip, [r5, #160] ; 0xa0 + 801063e: f9bd 9022 ldrsh.w r9, [sp, #34] ; 0x22 + 8010642: 45e6 cmp lr, ip + 8010644: f9b5 80a2 ldrsh.w r8, [r5, #162] ; 0xa2 + 8010648: db35 blt.n 80106b6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x106> + 801064a: f8bd 2024 ldrh.w r2, [sp, #36] ; 0x24 + 801064e: f8b5 30a4 ldrh.w r3, [r5, #164] ; 0xa4 + 8010652: 4472 add r2, lr + 8010654: 4463 add r3, ip + 8010656: b212 sxth r2, r2 + 8010658: b21b sxth r3, r3 + 801065a: 429a cmp r2, r3 + 801065c: dc2b bgt.n 80106b6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x106> + 801065e: fa1f f288 uxth.w r2, r8 + 8010662: f8b5 30a6 ldrh.w r3, [r5, #166] ; 0xa6 + 8010666: 45c1 cmp r9, r8 + 8010668: f8bd 1026 ldrh.w r1, [sp, #38] ; 0x26 + 801066c: 4413 add r3, r2 + 801066e: fa1f fc89 uxth.w ip, r9 + 8010672: b29b uxth r3, r3 + 8010674: fa0f fe83 sxth.w lr, r3 + 8010678: db0f blt.n 801069a <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0xea> + 801067a: eba3 030c sub.w r3, r3, ip + 801067e: 1ac9 subs r1, r1, r3 + 8010680: b209 sxth r1, r1 + 8010682: 2900 cmp r1, #0 + 8010684: f8ad 1026 strh.w r1, [sp, #38] ; 0x26 + 8010688: dd12 ble.n 80106b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x100> + 801068a: f8ad e022 strh.w lr, [sp, #34] ; 0x22 + 801068e: 4604 mov r4, r0 + 8010690: 9b04 ldr r3, [sp, #16] + 8010692: 3d08 subs r5, #8 + 8010694: 3b01 subs r3, #1 + 8010696: 9304 str r3, [sp, #16] + 8010698: e7c4 b.n 8010624 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x74> + 801069a: 4461 add r1, ip + 801069c: b209 sxth r1, r1 + 801069e: 4571 cmp r1, lr + 80106a0: dc3a bgt.n 8010718 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x168> + 80106a2: eba2 020c sub.w r2, r2, ip + 80106a6: b212 sxth r2, r2 + 80106a8: f8ad 2026 strh.w r2, [sp, #38] ; 0x26 + 80106ac: 2a00 cmp r2, #0 + 80106ae: dcee bgt.n 801068e <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0xde> + 80106b0: b00d add sp, #52 ; 0x34 + 80106b2: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 80106b6: 45c1 cmp r9, r8 + 80106b8: db2e blt.n 8010718 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x168> + 80106ba: f8bd 3026 ldrh.w r3, [sp, #38] ; 0x26 + 80106be: 4499 add r9, r3 + 80106c0: f8b5 30a6 ldrh.w r3, [r5, #166] ; 0xa6 + 80106c4: 4498 add r8, r3 + 80106c6: fa0f f989 sxth.w r9, r9 + 80106ca: fa0f f888 sxth.w r8, r8 + 80106ce: 45c1 cmp r9, r8 + 80106d0: dc22 bgt.n 8010718 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x168> + 80106d2: fa1f f28c uxth.w r2, ip + 80106d6: f8b5 30a4 ldrh.w r3, [r5, #164] ; 0xa4 + 80106da: 45e6 cmp lr, ip + 80106dc: f8bd 1024 ldrh.w r1, [sp, #36] ; 0x24 + 80106e0: 4413 add r3, r2 + 80106e2: fa1f f88e uxth.w r8, lr + 80106e6: b29b uxth r3, r3 + 80106e8: fa0f f983 sxth.w r9, r3 + 80106ec: db0a blt.n 8010704 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x154> + 80106ee: eba3 0308 sub.w r3, r3, r8 + 80106f2: 1ac9 subs r1, r1, r3 + 80106f4: b209 sxth r1, r1 + 80106f6: 2900 cmp r1, #0 + 80106f8: f8ad 1024 strh.w r1, [sp, #36] ; 0x24 + 80106fc: ddd8 ble.n 80106b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x100> + 80106fe: f8ad 9020 strh.w r9, [sp, #32] + 8010702: e7c4 b.n 801068e <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0xde> + 8010704: 4441 add r1, r8 + 8010706: b209 sxth r1, r1 + 8010708: 4549 cmp r1, r9 + 801070a: dc05 bgt.n 8010718 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x168> + 801070c: eba2 0208 sub.w r2, r2, r8 + 8010710: b212 sxth r2, r2 + 8010712: f8ad 2024 strh.w r2, [sp, #36] ; 0x24 + 8010716: e7c9 b.n 80106ac <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0xfc> + 8010718: 4606 mov r6, r0 + 801071a: e7b9 b.n 8010690 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0xe0> + 801071c: 2c00 cmp r4, #0 + 801071e: f47f af7d bne.w 801061c <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x6c> + 8010722: 2e00 cmp r6, #0 + 8010724: f000 81e0 beq.w 8010ae8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x538> + 8010728: f9bd 7022 ldrsh.w r7, [sp, #34] ; 0x22 + 801072c: 4655 mov r5, sl + 801072e: f9bd 6020 ldrsh.w r6, [sp, #32] + 8010732: b2b9 uxth r1, r7 + 8010734: f8bd 2024 ldrh.w r2, [sp, #36] ; 0x24 + 8010738: b2b3 uxth r3, r6 + 801073a: 9104 str r1, [sp, #16] + 801073c: 9804 ldr r0, [sp, #16] + 801073e: 441a add r2, r3 + 8010740: f8bd 1026 ldrh.w r1, [sp, #38] ; 0x26 + 8010744: b292 uxth r2, r2 + 8010746: 4401 add r1, r0 + 8010748: fa0f f882 sxth.w r8, r2 + 801074c: b289 uxth r1, r1 + 801074e: 9105 str r1, [sp, #20] + 8010750: f9bd 9014 ldrsh.w r9, [sp, #20] + 8010754: e9cd 2306 strd r2, r3, [sp, #24] + 8010758: 9b03 ldr r3, [sp, #12] + 801075a: 2b00 cmp r3, #0 + 801075c: d058 beq.n 8010810 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x260> + 801075e: 9902 ldr r1, [sp, #8] + 8010760: f105 00a0 add.w r0, r5, #160 ; 0xa0 + 8010764: f7fe fc12 bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 8010768: e9dd 2306 ldrd r2, r3, [sp, #24] + 801076c: b1d8 cbz r0, 80107a6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f6> + 801076e: f9b5 e0a0 ldrsh.w lr, [r5, #160] ; 0xa0 + 8010772: f9b5 10a2 ldrsh.w r1, [r5, #162] ; 0xa2 + 8010776: 4576 cmp r6, lr + 8010778: dc26 bgt.n 80107c8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x218> + 801077a: f8b5 c0a4 ldrh.w ip, [r5, #164] ; 0xa4 + 801077e: 44f4 add ip, lr + 8010780: fa0f fc8c sxth.w ip, ip + 8010784: 45e0 cmp r8, ip + 8010786: db1f blt.n 80107c8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x218> + 8010788: 428f cmp r7, r1 + 801078a: fa1f fc81 uxth.w ip, r1 + 801078e: f8b5 10a6 ldrh.w r1, [r5, #166] ; 0xa6 + 8010792: dc0f bgt.n 80107b4 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x204> + 8010794: 9805 ldr r0, [sp, #20] + 8010796: f8a5 90a2 strh.w r9, [r5, #162] ; 0xa2 + 801079a: eba0 0c0c sub.w ip, r0, ip + 801079e: eba1 010c sub.w r1, r1, ip + 80107a2: f8a5 10a6 strh.w r1, [r5, #166] ; 0xa6 + 80107a6: 4620 mov r0, r4 + 80107a8: 9903 ldr r1, [sp, #12] + 80107aa: 3d08 subs r5, #8 + 80107ac: 4604 mov r4, r0 + 80107ae: 3901 subs r1, #1 + 80107b0: 9103 str r1, [sp, #12] + 80107b2: e7cf b.n 8010754 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1a4> + 80107b4: 4461 add r1, ip + 80107b6: b209 sxth r1, r1 + 80107b8: 4549 cmp r1, r9 + 80107ba: dcf5 bgt.n 80107a8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f8> + 80107bc: 9904 ldr r1, [sp, #16] + 80107be: eba1 0c0c sub.w ip, r1, ip + 80107c2: f8a5 c0a6 strh.w ip, [r5, #166] ; 0xa6 + 80107c6: e7ee b.n 80107a6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f6> + 80107c8: 428f cmp r7, r1 + 80107ca: dced bgt.n 80107a8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f8> + 80107cc: f8b5 c0a6 ldrh.w ip, [r5, #166] ; 0xa6 + 80107d0: 4461 add r1, ip + 80107d2: b209 sxth r1, r1 + 80107d4: 4589 cmp r9, r1 + 80107d6: dbe7 blt.n 80107a8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f8> + 80107d8: 4576 cmp r6, lr + 80107da: fa1f fc8e uxth.w ip, lr + 80107de: f8b5 10a4 ldrh.w r1, [r5, #164] ; 0xa4 + 80107e2: dc08 bgt.n 80107f6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x246> + 80107e4: eba2 0c0c sub.w ip, r2, ip + 80107e8: f8a5 80a0 strh.w r8, [r5, #160] ; 0xa0 + 80107ec: eba1 010c sub.w r1, r1, ip + 80107f0: f8a5 10a4 strh.w r1, [r5, #164] ; 0xa4 + 80107f4: e7d7 b.n 80107a6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f6> + 80107f6: 4461 add r1, ip + 80107f8: b209 sxth r1, r1 + 80107fa: 4588 cmp r8, r1 + 80107fc: dbd4 blt.n 80107a8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f8> + 80107fe: eba3 0c0c sub.w ip, r3, ip + 8010802: f8a5 c0a4 strh.w ip, [r5, #164] ; 0xa4 + 8010806: e7ce b.n 80107a6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x1f6> + 8010808: 240c3d38 .word 0x240c3d38 + 801080c: 240c3d36 .word 0x240c3d36 + 8010810: 2c00 cmp r4, #0 + 8010812: f000 8169 beq.w 8010ae8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x538> + 8010816: 9b00 ldr r3, [sp, #0] + 8010818: 3301 adds r3, #1 + 801081a: f000 8165 beq.w 8010ae8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x538> + 801081e: f10a 04a0 add.w r4, sl, #160 ; 0xa0 + 8010822: 9802 ldr r0, [sp, #8] + 8010824: 4621 mov r1, r4 + 8010826: f7ff fdaf bl 8010388 <_ZNK8touchgfx4Rect8includesERKS0_> + 801082a: b120 cbz r0, 8010836 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x286> + 801082c: f8bd 1000 ldrh.w r1, [sp] + 8010830: 9801 ldr r0, [sp, #4] + 8010832: f7ff fe79 bl 8010528 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt> + 8010836: 9902 ldr r1, [sp, #8] + 8010838: 4620 mov r0, r4 + 801083a: f7fe fba7 bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 801083e: 2800 cmp r0, #0 + 8010840: f000 809b beq.w 801097a <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x3ca> + 8010844: f9bd 8020 ldrsh.w r8, [sp, #32] + 8010848: f8bd 7024 ldrh.w r7, [sp, #36] ; 0x24 + 801084c: fa1f f288 uxth.w r2, r8 + 8010850: f9ba 40a0 ldrsh.w r4, [sl, #160] ; 0xa0 + 8010854: f8ba 30a4 ldrh.w r3, [sl, #164] ; 0xa4 + 8010858: 19d5 adds r5, r2, r7 + 801085a: b2a1 uxth r1, r4 + 801085c: 45a0 cmp r8, r4 + 801085e: f9bd c022 ldrsh.w ip, [sp, #34] ; 0x22 + 8010862: fa1f f985 uxth.w r9, r5 + 8010866: 440b add r3, r1 + 8010868: f9ba 00a2 ldrsh.w r0, [sl, #162] ; 0xa2 + 801086c: fa0f f589 sxth.w r5, r9 + 8010870: b29b uxth r3, r3 + 8010872: 9503 str r5, [sp, #12] + 8010874: f8bb 50e8 ldrh.w r5, [fp, #232] ; 0xe8 + 8010878: 9507 str r5, [sp, #28] + 801087a: f340 809d ble.w 80109b8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x408> + 801087e: 1a52 subs r2, r2, r1 + 8010880: 4584 cmp ip, r0 + 8010882: fa0f fe83 sxth.w lr, r3 + 8010886: b292 uxth r2, r2 + 8010888: b215 sxth r5, r2 + 801088a: dd2f ble.n 80108ec <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x33c> + 801088c: 9e00 ldr r6, [sp, #0] + 801088e: fa1f fc8c uxth.w ip, ip + 8010892: b280 uxth r0, r0 + 8010894: f8bd 1026 ldrh.w r1, [sp, #38] ; 0x26 + 8010898: eb0b 08c6 add.w r8, fp, r6, lsl #3 + 801089c: 9e03 ldr r6, [sp, #12] + 801089e: ebac 0300 sub.w r3, ip, r0 + 80108a2: 448c add ip, r1 + 80108a4: eba6 060e sub.w r6, r6, lr + 80108a8: f8b8 e0ae ldrh.w lr, [r8, #174] ; 0xae + 80108ac: b29b uxth r3, r3 + 80108ae: 4470 add r0, lr + 80108b0: fa0f fc8c sxth.w ip, ip + 80108b4: b21c sxth r4, r3 + 80108b6: b200 sxth r0, r0 + 80108b8: 4366 muls r6, r4 + 80108ba: ebac 0000 sub.w r0, ip, r0 + 80108be: 4368 muls r0, r5 + 80108c0: 4286 cmp r6, r0 + 80108c2: db09 blt.n 80108d8 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x328> + 80108c4: f8b8 30a8 ldrh.w r3, [r8, #168] ; 0xa8 + 80108c8: f8a8 40ae strh.w r4, [r8, #174] ; 0xae + 80108cc: 4417 add r7, r2 + 80108ce: f8ad 3020 strh.w r3, [sp, #32] + 80108d2: f8ad 7024 strh.w r7, [sp, #36] ; 0x24 + 80108d6: e681 b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 80108d8: 440b add r3, r1 + 80108da: f8a8 50ac strh.w r5, [r8, #172] ; 0xac + 80108de: f8ad 3026 strh.w r3, [sp, #38] ; 0x26 + 80108e2: f8b8 30aa ldrh.w r3, [r8, #170] ; 0xaa + 80108e6: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 80108ea: e677 b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 80108ec: 9e03 ldr r6, [sp, #12] + 80108ee: 45b6 cmp lr, r6 + 80108f0: da28 bge.n 8010944 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x394> + 80108f2: 9b00 ldr r3, [sp, #0] + 80108f4: eba6 060e sub.w r6, r6, lr + 80108f8: f8bd 4026 ldrh.w r4, [sp, #38] ; 0x26 + 80108fc: eb0b 01c3 add.w r1, fp, r3, lsl #3 + 8010900: eb04 030c add.w r3, r4, ip + 8010904: fa1f f883 uxth.w r8, r3 + 8010908: f8b1 30ae ldrh.w r3, [r1, #174] ; 0xae + 801090c: 4403 add r3, r0 + 801090e: fa0f f988 sxth.w r9, r8 + 8010912: eba0 000c sub.w r0, r0, ip + 8010916: eba3 0308 sub.w r3, r3, r8 + 801091a: 4368 muls r0, r5 + 801091c: b29b uxth r3, r3 + 801091e: fa0f f883 sxth.w r8, r3 + 8010922: fb08 f606 mul.w r6, r8, r6 + 8010926: 42b0 cmp r0, r6 + 8010928: dc06 bgt.n 8010938 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x388> + 801092a: f8a1 90aa strh.w r9, [r1, #170] ; 0xaa + 801092e: f8a1 80ae strh.w r8, [r1, #174] ; 0xae + 8010932: f8b1 30a8 ldrh.w r3, [r1, #168] ; 0xa8 + 8010936: e7c9 b.n 80108cc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x31c> + 8010938: 4423 add r3, r4 + 801093a: f8a1 50ac strh.w r5, [r1, #172] ; 0xac + 801093e: f8ad 3026 strh.w r3, [sp, #38] ; 0x26 + 8010942: e64b b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 8010944: eba3 0309 sub.w r3, r3, r9 + 8010948: 9807 ldr r0, [sp, #28] + 801094a: b29b uxth r3, r3 + 801094c: 2806 cmp r0, #6 + 801094e: fa0f fc83 sxth.w ip, r3 + 8010952: d818 bhi.n 8010986 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x3d6> + 8010954: 4652 mov r2, sl + 8010956: ab0a add r3, sp, #40 ; 0x28 + 8010958: f852 0fa0 ldr.w r0, [r2, #160]! + 801095c: 6851 ldr r1, [r2, #4] + 801095e: f8aa c0a4 strh.w ip, [sl, #164] ; 0xa4 + 8010962: c303 stmia r3!, {r0, r1} + 8010964: 9b03 ldr r3, [sp, #12] + 8010966: f8ad 502c strh.w r5, [sp, #44] ; 0x2c + 801096a: f8aa 30a0 strh.w r3, [sl, #160] ; 0xa0 + 801096e: ab0a add r3, sp, #40 ; 0x28 + 8010970: 9801 ldr r0, [sp, #4] + 8010972: e893 0006 ldmia.w r3, {r1, r2} + 8010976: f7ff fdf9 bl 801056c <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_> + 801097a: 9b00 ldr r3, [sp, #0] + 801097c: f1aa 0a08 sub.w sl, sl, #8 + 8010980: 3b01 subs r3, #1 + 8010982: 9300 str r3, [sp, #0] + 8010984: e747 b.n 8010816 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x266> + 8010986: 9800 ldr r0, [sp, #0] + 8010988: 45ac cmp ip, r5 + 801098a: ea4f 00c0 mov.w r0, r0, lsl #3 + 801098e: db0c blt.n 80109aa <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x3fa> + 8010990: 4417 add r7, r2 + 8010992: 4458 add r0, fp + 8010994: f8ad 4020 strh.w r4, [sp, #32] + 8010998: b2bf uxth r7, r7 + 801099a: f8a0 c0ac strh.w ip, [r0, #172] ; 0xac + 801099e: f8ad 7024 strh.w r7, [sp, #36] ; 0x24 + 80109a2: 440f add r7, r1 + 80109a4: f8a0 70a8 strh.w r7, [r0, #168] ; 0xa8 + 80109a8: e618 b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 80109aa: 4458 add r0, fp + 80109ac: f8a0 50ac strh.w r5, [r0, #172] ; 0xac + 80109b0: 443b add r3, r7 + 80109b2: f8ad 3024 strh.w r3, [sp, #36] ; 0x24 + 80109b6: e611 b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 80109b8: fa1f f18c uxth.w r1, ip + 80109bc: f8bd 5026 ldrh.w r5, [sp, #38] ; 0x26 + 80109c0: b282 uxth r2, r0 + 80109c2: 4584 cmp ip, r0 + 80109c4: eb01 0e05 add.w lr, r1, r5 + 80109c8: 9204 str r2, [sp, #16] + 80109ca: fa1f fe8e uxth.w lr, lr + 80109ce: 9e04 ldr r6, [sp, #16] + 80109d0: fa0f f28e sxth.w r2, lr + 80109d4: 9205 str r2, [sp, #20] + 80109d6: f8ba 20a6 ldrh.w r2, [sl, #166] ; 0xa6 + 80109da: 4432 add r2, r6 + 80109dc: b292 uxth r2, r2 + 80109de: 9206 str r2, [sp, #24] + 80109e0: da26 bge.n 8010a30 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x480> + 80109e2: eba3 0309 sub.w r3, r3, r9 + 80109e6: eba2 020e sub.w r2, r2, lr + 80109ea: eba0 000c sub.w r0, r0, ip + 80109ee: eba4 0408 sub.w r4, r4, r8 + 80109f2: b29b uxth r3, r3 + 80109f4: b292 uxth r2, r2 + 80109f6: fa0f fa83 sxth.w sl, r3 + 80109fa: b211 sxth r1, r2 + 80109fc: fb0a f000 mul.w r0, sl, r0 + 8010a00: 434c muls r4, r1 + 8010a02: 42a0 cmp r0, r4 + 8010a04: 9800 ldr r0, [sp, #0] + 8010a06: ea4f 00c0 mov.w r0, r0, lsl #3 + 8010a0a: dc06 bgt.n 8010a1a <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x46a> + 8010a0c: 4458 add r0, fp + 8010a0e: 9a05 ldr r2, [sp, #20] + 8010a10: f8a0 10ae strh.w r1, [r0, #174] ; 0xae + 8010a14: f8a0 20aa strh.w r2, [r0, #170] ; 0xaa + 8010a18: e7ca b.n 80109b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x400> + 8010a1a: eb0b 0300 add.w r3, fp, r0 + 8010a1e: 9903 ldr r1, [sp, #12] + 8010a20: f8a3 a0ac strh.w sl, [r3, #172] ; 0xac + 8010a24: f8a3 10a8 strh.w r1, [r3, #168] ; 0xa8 + 8010a28: 442a add r2, r5 + 8010a2a: f8ad 2026 strh.w r2, [sp, #38] ; 0x26 + 8010a2e: e5d5 b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 8010a30: 9e04 ldr r6, [sp, #16] + 8010a32: 9a03 ldr r2, [sp, #12] + 8010a34: 1b89 subs r1, r1, r6 + 8010a36: b21e sxth r6, r3 + 8010a38: b289 uxth r1, r1 + 8010a3a: 4296 cmp r6, r2 + 8010a3c: fa0f fc81 sxth.w ip, r1 + 8010a40: dd25 ble.n 8010a8e <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x4de> + 8010a42: eba3 0309 sub.w r3, r3, r9 + 8010a46: f9bd 2018 ldrsh.w r2, [sp, #24] + 8010a4a: 9e05 ldr r6, [sp, #20] + 8010a4c: eba4 0408 sub.w r4, r4, r8 + 8010a50: b29b uxth r3, r3 + 8010a52: eba6 0902 sub.w r9, r6, r2 + 8010a56: fb0c f404 mul.w r4, ip, r4 + 8010a5a: b218 sxth r0, r3 + 8010a5c: 9a00 ldr r2, [sp, #0] + 8010a5e: fb00 f909 mul.w r9, r0, r9 + 8010a62: 00d2 lsls r2, r2, #3 + 8010a64: 454c cmp r4, r9 + 8010a66: db03 blt.n 8010a70 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x4c0> + 8010a68: 445a add r2, fp + 8010a6a: f8a2 c0ae strh.w ip, [r2, #174] ; 0xae + 8010a6e: e79f b.n 80109b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x400> + 8010a70: eb0b 0302 add.w r3, fp, r2 + 8010a74: 9a03 ldr r2, [sp, #12] + 8010a76: 4429 add r1, r5 + 8010a78: f8a3 20a8 strh.w r2, [r3, #168] ; 0xa8 + 8010a7c: f8a3 00ac strh.w r0, [r3, #172] ; 0xac + 8010a80: f8b3 30aa ldrh.w r3, [r3, #170] ; 0xaa + 8010a84: f8ad 1026 strh.w r1, [sp, #38] ; 0x26 + 8010a88: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 8010a8c: e5a6 b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 8010a8e: 9b06 ldr r3, [sp, #24] + 8010a90: 9c07 ldr r4, [sp, #28] + 8010a92: eba3 020e sub.w r2, r3, lr + 8010a96: 2c06 cmp r4, #6 + 8010a98: b292 uxth r2, r2 + 8010a9a: b213 sxth r3, r2 + 8010a9c: d80d bhi.n 8010aba <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x50a> + 8010a9e: 4651 mov r1, sl + 8010aa0: aa0a add r2, sp, #40 ; 0x28 + 8010aa2: f851 0fa0 ldr.w r0, [r1, #160]! + 8010aa6: 6849 ldr r1, [r1, #4] + 8010aa8: f8aa 30a6 strh.w r3, [sl, #166] ; 0xa6 + 8010aac: 9b05 ldr r3, [sp, #20] + 8010aae: c203 stmia r2!, {r0, r1} + 8010ab0: f8aa 30a2 strh.w r3, [sl, #162] ; 0xa2 + 8010ab4: f8ad c02e strh.w ip, [sp, #46] ; 0x2e + 8010ab8: e759 b.n 801096e <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x3be> + 8010aba: 9c00 ldr r4, [sp, #0] + 8010abc: 4563 cmp r3, ip + 8010abe: ea4f 04c4 mov.w r4, r4, lsl #3 + 8010ac2: db0d blt.n 8010ae0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x530> + 8010ac4: 4429 add r1, r5 + 8010ac6: 9a04 ldr r2, [sp, #16] + 8010ac8: 445c add r4, fp + 8010aca: f8ad 0022 strh.w r0, [sp, #34] ; 0x22 + 8010ace: b289 uxth r1, r1 + 8010ad0: f8a4 30ae strh.w r3, [r4, #174] ; 0xae + 8010ad4: f8ad 1026 strh.w r1, [sp, #38] ; 0x26 + 8010ad8: 4411 add r1, r2 + 8010ada: f8a4 10aa strh.w r1, [r4, #170] ; 0xaa + 8010ade: e57d b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 8010ae0: 445c add r4, fp + 8010ae2: f8a4 c0ae strh.w ip, [r4, #174] ; 0xae + 8010ae6: e79f b.n 8010a28 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x478> + 8010ae8: f8bb 70e8 ldrh.w r7, [fp, #232] ; 0xe8 + 8010aec: 2f07 cmp r7, #7 + 8010aee: d806 bhi.n 8010afe <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x54e> + 8010af0: ab08 add r3, sp, #32 + 8010af2: 9801 ldr r0, [sp, #4] + 8010af4: e893 0006 ldmia.w r3, {r1, r2} + 8010af8: f7ff fd38 bl 801056c <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_> + 8010afc: e5d8 b.n 80106b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x100> + 8010afe: f107 39ff add.w r9, r7, #4294967295 + 8010b02: f10b 03a8 add.w r3, fp, #168 ; 0xa8 + 8010b06: eb0b 07c7 add.w r7, fp, r7, lsl #3 + 8010b0a: f06f 4a00 mvn.w sl, #2147483648 ; 0x80000000 + 8010b0e: f04f 35ff mov.w r5, #4294967295 + 8010b12: 2400 movs r4, #0 + 8010b14: 9304 str r3, [sp, #16] + 8010b16: f9b7 30a4 ldrsh.w r3, [r7, #164] ; 0xa4 + 8010b1a: f109 32ff add.w r2, r9, #4294967295 + 8010b1e: 9300 str r3, [sp, #0] + 8010b20: 4690 mov r8, r2 + 8010b22: f9b7 30a6 ldrsh.w r3, [r7, #166] ; 0xa6 + 8010b26: 9303 str r3, [sp, #12] + 8010b28: f107 03a0 add.w r3, r7, #160 ; 0xa0 + 8010b2c: f1b8 3fff cmp.w r8, #4294967295 + 8010b30: 6818 ldr r0, [r3, #0] + 8010b32: f10d 0c28 add.w ip, sp, #40 ; 0x28 + 8010b36: 9206 str r2, [sp, #24] + 8010b38: bf16 itet ne + 8010b3a: 9904 ldrne r1, [sp, #16] + 8010b3c: f8dd e008 ldreq.w lr, [sp, #8] + 8010b40: eb01 0ec8 addne.w lr, r1, r8, lsl #3 + 8010b44: 9305 str r3, [sp, #20] + 8010b46: f8be 1006 ldrh.w r1, [lr, #6] + 8010b4a: f8be 6004 ldrh.w r6, [lr, #4] + 8010b4e: fb16 f601 smulbb r6, r6, r1 + 8010b52: 6859 ldr r1, [r3, #4] + 8010b54: e8ac 0003 stmia.w ip!, {r0, r1} + 8010b58: 4671 mov r1, lr + 8010b5a: a80a add r0, sp, #40 ; 0x28 + 8010b5c: f7ff fc3a bl 80103d4 <_ZN8touchgfx4Rect11expandToFitERKS0_> + 8010b60: f8bd 002e ldrh.w r0, [sp, #46] ; 0x2e + 8010b64: f8bd 102c ldrh.w r1, [sp, #44] ; 0x2c + 8010b68: 9b03 ldr r3, [sp, #12] + 8010b6a: 9a00 ldr r2, [sp, #0] + 8010b6c: fb11 f100 smulbb r1, r1, r0 + 8010b70: 2008 movs r0, #8 + 8010b72: fb02 6603 mla r6, r2, r3, r6 + 8010b76: 1b8e subs r6, r1, r6 + 8010b78: fb91 f1f0 sdiv r1, r1, r0 + 8010b7c: 42b1 cmp r1, r6 + 8010b7e: dc21 bgt.n 8010bc4 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x614> + 8010b80: 4556 cmp r6, sl + 8010b82: e9dd 3205 ldrd r3, r2, [sp, #20] + 8010b86: da03 bge.n 8010b90 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x5e0> + 8010b88: b1e6 cbz r6, 8010bc4 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x614> + 8010b8a: 46b2 mov sl, r6 + 8010b8c: 4645 mov r5, r8 + 8010b8e: 464c mov r4, r9 + 8010b90: f108 38ff add.w r8, r8, #4294967295 + 8010b94: f118 0f02 cmn.w r8, #2 + 8010b98: d1c8 bne.n 8010b2c <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x57c> + 8010b9a: f1b2 3fff cmp.w r2, #4294967295 + 8010b9e: f1a7 0708 sub.w r7, r7, #8 + 8010ba2: 4691 mov r9, r2 + 8010ba4: d1b7 bne.n 8010b16 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x566> + 8010ba6: 9b01 ldr r3, [sp, #4] + 8010ba8: b2a6 uxth r6, r4 + 8010baa: 00e4 lsls r4, r4, #3 + 8010bac: 1918 adds r0, r3, r4 + 8010bae: 1c6b adds r3, r5, #1 + 8010bb0: d10b bne.n 8010bca <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x61a> + 8010bb2: 4601 mov r1, r0 + 8010bb4: 9802 ldr r0, [sp, #8] + 8010bb6: f7ff fc0d bl 80103d4 <_ZN8touchgfx4Rect11expandToFitERKS0_> + 8010bba: 4631 mov r1, r6 + 8010bbc: 9801 ldr r0, [sp, #4] + 8010bbe: f7ff fcb3 bl 8010528 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt> + 8010bc2: e50b b.n 80105dc <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x2c> + 8010bc4: 4645 mov r5, r8 + 8010bc6: 464c mov r4, r9 + 8010bc8: e7ed b.n 8010ba6 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x5f6> + 8010bca: 9b01 ldr r3, [sp, #4] + 8010bcc: 00ed lsls r5, r5, #3 + 8010bce: 445c add r4, fp + 8010bd0: 1959 adds r1, r3, r5 + 8010bd2: 445d add r5, fp + 8010bd4: f7ff fbfe bl 80103d4 <_ZN8touchgfx4Rect11expandToFitERKS0_> + 8010bd8: 9b02 ldr r3, [sp, #8] + 8010bda: cb03 ldmia r3!, {r0, r1} + 8010bdc: 9b02 ldr r3, [sp, #8] + 8010bde: f8c5 00a8 str.w r0, [r5, #168] ; 0xa8 + 8010be2: f8c5 10ac str.w r1, [r5, #172] ; 0xac + 8010be6: f854 0fa8 ldr.w r0, [r4, #168]! + 8010bea: 6861 ldr r1, [r4, #4] + 8010bec: c303 stmia r3!, {r0, r1} + 8010bee: e7e4 b.n 8010bba <_ZN8touchgfx11Application14invalidateAreaENS_4RectE+0x60a> + +08010bf0 <_ZN8touchgfx11Application10invalidateEv>: + 8010bf0: 4b09 ldr r3, [pc, #36] ; (8010c18 <_ZN8touchgfx11Application10invalidateEv+0x28>) + 8010bf2: b082 sub sp, #8 + 8010bf4: 2100 movs r1, #0 + 8010bf6: f9b3 2000 ldrsh.w r2, [r3] + 8010bfa: 4b08 ldr r3, [pc, #32] ; (8010c1c <_ZN8touchgfx11Application10invalidateEv+0x2c>) + 8010bfc: 9100 str r1, [sp, #0] + 8010bfe: f9b3 3000 ldrsh.w r3, [r3] + 8010c02: f8ad 2004 strh.w r2, [sp, #4] + 8010c06: f8ad 3006 strh.w r3, [sp, #6] + 8010c0a: ab02 add r3, sp, #8 + 8010c0c: e913 0006 ldmdb r3, {r1, r2} + 8010c10: b002 add sp, #8 + 8010c12: f7ff bccd b.w 80105b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE> + 8010c16: bf00 nop + 8010c18: 240c3d36 .word 0x240c3d36 + 8010c1c: 240c3d38 .word 0x240c3d38 + +08010c20 <_ZN8touchgfx11Application15drawCachedAreasEv>: + 8010c20: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8010c24: f500 7696 add.w r6, r0, #300 ; 0x12c + 8010c28: b09b sub sp, #108 ; 0x6c + 8010c2a: 4604 mov r4, r0 + 8010c2c: 4630 mov r0, r6 + 8010c2e: f7fc fe4a bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8010c32: 4605 mov r5, r0 + 8010c34: b940 cbnz r0, 8010c48 <_ZN8touchgfx11Application15drawCachedAreasEv+0x28> + 8010c36: 4620 mov r0, r4 + 8010c38: e896 0006 ldmia.w r6, {r1, r2} + 8010c3c: f7ff fcb8 bl 80105b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE> + 8010c40: f8c4 512c str.w r5, [r4, #300] ; 0x12c + 8010c44: f8c4 5130 str.w r5, [r4, #304] ; 0x130 + 8010c48: 4bc6 ldr r3, [pc, #792] ; (8010f64 <_ZN8touchgfx11Application15drawCachedAreasEv+0x344>) + 8010c4a: 681b ldr r3, [r3, #0] + 8010c4c: b33b cbz r3, 8010c9e <_ZN8touchgfx11Application15drawCachedAreasEv+0x7e> + 8010c4e: 4dc6 ldr r5, [pc, #792] ; (8010f68 <_ZN8touchgfx11Application15drawCachedAreasEv+0x348>) + 8010c50: 4628 mov r0, r5 + 8010c52: f7fc fe38 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8010c56: 4606 mov r6, r0 + 8010c58: bb08 cbnz r0, 8010c9e <_ZN8touchgfx11Application15drawCachedAreasEv+0x7e> + 8010c5a: 4628 mov r0, r5 + 8010c5c: f7ff f9f0 bl 8010040 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE> + 8010c60: 6829 ldr r1, [r5, #0] + 8010c62: 686a ldr r2, [r5, #4] + 8010c64: 4620 mov r0, r4 + 8010c66: f7ff fca3 bl 80105b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE> + 8010c6a: 802e strh r6, [r5, #0] + 8010c6c: 806e strh r6, [r5, #2] + 8010c6e: 80ae strh r6, [r5, #4] + 8010c70: 80ee strh r6, [r5, #6] + 8010c72: 4dbe ldr r5, [pc, #760] ; (8010f6c <_ZN8touchgfx11Application15drawCachedAreasEv+0x34c>) + 8010c74: a809 add r0, sp, #36 ; 0x24 + 8010c76: f7ff fc04 bl 8010482 <_ZN8touchgfx6VectorINS_4RectELt8EEC1Ev> + 8010c7a: 882f ldrh r7, [r5, #0] + 8010c7c: 463e mov r6, r7 + 8010c7e: f8b4 30e8 ldrh.w r3, [r4, #232] ; 0xe8 + 8010c82: 42b3 cmp r3, r6 + 8010c84: d912 bls.n 8010cac <_ZN8touchgfx11Application15drawCachedAreasEv+0x8c> + 8010c86: eb04 03c6 add.w r3, r4, r6, lsl #3 + 8010c8a: 3601 adds r6, #1 + 8010c8c: a809 add r0, sp, #36 ; 0x24 + 8010c8e: f8d3 10a8 ldr.w r1, [r3, #168] ; 0xa8 + 8010c92: b2b6 uxth r6, r6 + 8010c94: f8d3 20ac ldr.w r2, [r3, #172] ; 0xac + 8010c98: f7ff fc68 bl 801056c <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_> + 8010c9c: e7ef b.n 8010c7e <_ZN8touchgfx11Application15drawCachedAreasEv+0x5e> + 8010c9e: f8b4 30e8 ldrh.w r3, [r4, #232] ; 0xe8 + 8010ca2: 2b00 cmp r3, #0 + 8010ca4: d1e5 bne.n 8010c72 <_ZN8touchgfx11Application15drawCachedAreasEv+0x52> + 8010ca6: b01b add sp, #108 ; 0x6c + 8010ca8: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8010cac: 463e mov r6, r7 + 8010cae: f8b4 312a ldrh.w r3, [r4, #298] ; 0x12a + 8010cb2: 42b3 cmp r3, r6 + 8010cb4: d90b bls.n 8010cce <_ZN8touchgfx11Application15drawCachedAreasEv+0xae> + 8010cb6: eb04 03c6 add.w r3, r4, r6, lsl #3 + 8010cba: 3601 adds r6, #1 + 8010cbc: 4620 mov r0, r4 + 8010cbe: f8d3 10ea ldr.w r1, [r3, #234] ; 0xea + 8010cc2: b2b6 uxth r6, r6 + 8010cc4: f8d3 20ee ldr.w r2, [r3, #238] ; 0xee + 8010cc8: f7ff fc72 bl 80105b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE> + 8010ccc: e7ef b.n 8010cae <_ZN8touchgfx11Application15drawCachedAreasEv+0x8e> + 8010cce: 4ea8 ldr r6, [pc, #672] ; (8010f70 <_ZN8touchgfx11Application15drawCachedAreasEv+0x350>) + 8010cd0: 6833 ldr r3, [r6, #0] + 8010cd2: f893 3048 ldrb.w r3, [r3, #72] ; 0x48 + 8010cd6: 2b01 cmp r3, #1 + 8010cd8: f040 80d2 bne.w 8010e80 <_ZN8touchgfx11Application15drawCachedAreasEv+0x260> + 8010cdc: eb04 03c7 add.w r3, r4, r7, lsl #3 + 8010ce0: 4639 mov r1, r7 + 8010ce2: f8b4 c0e8 ldrh.w ip, [r4, #232] ; 0xe8 + 8010ce6: 2700 movs r7, #0 + 8010ce8: 33aa adds r3, #170 ; 0xaa + 8010cea: 458c cmp ip, r1 + 8010cec: f103 0308 add.w r3, r3, #8 + 8010cf0: dd0a ble.n 8010d08 <_ZN8touchgfx11Application15drawCachedAreasEv+0xe8> + 8010cf2: f833 2c08 ldrh.w r2, [r3, #-8] + 8010cf6: 3101 adds r1, #1 + 8010cf8: f833 0c04 ldrh.w r0, [r3, #-4] + 8010cfc: 4402 add r2, r0 + 8010cfe: b212 sxth r2, r2 + 8010d00: 4297 cmp r7, r2 + 8010d02: bfb8 it lt + 8010d04: 4617 movlt r7, r2 + 8010d06: e7f0 b.n 8010cea <_ZN8touchgfx11Application15drawCachedAreasEv+0xca> + 8010d08: 4b9a ldr r3, [pc, #616] ; (8010f74 <_ZN8touchgfx11Application15drawCachedAreasEv+0x354>) + 8010d0a: f8b3 9000 ldrh.w r9, [r3] + 8010d0e: 2300 movs r3, #0 + 8010d10: f1b9 0f0f cmp.w r9, #15 + 8010d14: bf8c ite hi + 8010d16: ea4f 09d9 movhi.w r9, r9, lsr #3 + 8010d1a: f04f 0901 movls.w r9, #1 + 8010d1e: e9cd 3305 strd r3, r3, [sp, #20] + 8010d22: f8bd 801a ldrh.w r8, [sp, #26] + 8010d26: f8bd 0016 ldrh.w r0, [sp, #22] + 8010d2a: 4440 add r0, r8 + 8010d2c: fa0f f880 sxth.w r8, r0 + 8010d30: 6830 ldr r0, [r6, #0] + 8010d32: 4547 cmp r7, r8 + 8010d34: 6803 ldr r3, [r0, #0] + 8010d36: f340 8086 ble.w 8010e46 <_ZN8touchgfx11Application15drawCachedAreasEv+0x226> + 8010d3a: f8d3 309c ldr.w r3, [r3, #156] ; 0x9c + 8010d3e: 4798 blx r3 + 8010d40: eb08 0309 add.w r3, r8, r9 + 8010d44: 4298 cmp r0, r3 + 8010d46: da08 bge.n 8010d5a <_ZN8touchgfx11Application15drawCachedAreasEv+0x13a> + 8010d48: 4287 cmp r7, r0 + 8010d4a: dd06 ble.n 8010d5a <_ZN8touchgfx11Application15drawCachedAreasEv+0x13a> + 8010d4c: 4580 cmp r8, r0 + 8010d4e: dd70 ble.n 8010e32 <_ZN8touchgfx11Application15drawCachedAreasEv+0x212> + 8010d50: f1b8 0f00 cmp.w r8, #0 + 8010d54: dd6d ble.n 8010e32 <_ZN8touchgfx11Application15drawCachedAreasEv+0x212> + 8010d56: 4638 mov r0, r7 + 8010d58: e004 b.n 8010d64 <_ZN8touchgfx11Application15drawCachedAreasEv+0x144> + 8010d5a: 4580 cmp r8, r0 + 8010d5c: dcfb bgt.n 8010d56 <_ZN8touchgfx11Application15drawCachedAreasEv+0x136> + 8010d5e: 42b8 cmp r0, r7 + 8010d60: bfa8 it ge + 8010d62: 4638 movge r0, r7 + 8010d64: 4b84 ldr r3, [pc, #528] ; (8010f78 <_ZN8touchgfx11Application15drawCachedAreasEv+0x358>) + 8010d66: eba0 0008 sub.w r0, r0, r8 + 8010d6a: 2200 movs r2, #0 + 8010d6c: f8ad 8016 strh.w r8, [sp, #22] + 8010d70: f9b3 3000 ldrsh.w r3, [r3] + 8010d74: f8b5 8000 ldrh.w r8, [r5] + 8010d78: f8ad 2014 strh.w r2, [sp, #20] + 8010d7c: f8ad 3018 strh.w r3, [sp, #24] + 8010d80: f8ad 001a strh.w r0, [sp, #26] + 8010d84: f8b4 30e8 ldrh.w r3, [r4, #232] ; 0xe8 + 8010d88: 4543 cmp r3, r8 + 8010d8a: d9ca bls.n 8010d22 <_ZN8touchgfx11Application15drawCachedAreasEv+0x102> + 8010d8c: eb04 02c8 add.w r2, r4, r8, lsl #3 + 8010d90: ab07 add r3, sp, #28 + 8010d92: f852 0fa8 ldr.w r0, [r2, #168]! + 8010d96: 6851 ldr r1, [r2, #4] + 8010d98: c303 stmia r3!, {r0, r1} + 8010d9a: a905 add r1, sp, #20 + 8010d9c: a807 add r0, sp, #28 + 8010d9e: f7fe f8f5 bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 8010da2: 2800 cmp r0, #0 + 8010da4: d04c beq.n 8010e40 <_ZN8touchgfx11Application15drawCachedAreasEv+0x220> + 8010da6: f9bd 001c ldrsh.w r0, [sp, #28] + 8010daa: f9bd 2014 ldrsh.w r2, [sp, #20] + 8010dae: f8bd a020 ldrh.w sl, [sp, #32] + 8010db2: 4686 mov lr, r0 + 8010db4: 4290 cmp r0, r2 + 8010db6: f9bd 101e ldrsh.w r1, [sp, #30] + 8010dba: 4450 add r0, sl + 8010dbc: f8bd a018 ldrh.w sl, [sp, #24] + 8010dc0: bfb8 it lt + 8010dc2: 4696 movlt lr, r2 + 8010dc4: f9bd 3016 ldrsh.w r3, [sp, #22] + 8010dc8: 4452 add r2, sl + 8010dca: b280 uxth r0, r0 + 8010dcc: 4299 cmp r1, r3 + 8010dce: 468c mov ip, r1 + 8010dd0: b292 uxth r2, r2 + 8010dd2: f8ad e01c strh.w lr, [sp, #28] + 8010dd6: fa0f fb80 sxth.w fp, r0 + 8010dda: bfb8 it lt + 8010ddc: 469c movlt ip, r3 + 8010dde: fa0f fa82 sxth.w sl, r2 + 8010de2: f8ad c01e strh.w ip, [sp, #30] + 8010de6: 45d3 cmp fp, sl + 8010de8: bfb8 it lt + 8010dea: 4602 movlt r2, r0 + 8010dec: eba2 020e sub.w r2, r2, lr + 8010df0: f8ad 2020 strh.w r2, [sp, #32] + 8010df4: f8bd 2022 ldrh.w r2, [sp, #34] ; 0x22 + 8010df8: 4411 add r1, r2 + 8010dfa: f8bd 201a ldrh.w r2, [sp, #26] + 8010dfe: 4413 add r3, r2 + 8010e00: b289 uxth r1, r1 + 8010e02: b29b uxth r3, r3 + 8010e04: b208 sxth r0, r1 + 8010e06: b21a sxth r2, r3 + 8010e08: 4290 cmp r0, r2 + 8010e0a: bfb8 it lt + 8010e0c: 460b movlt r3, r1 + 8010e0e: eba3 030c sub.w r3, r3, ip + 8010e12: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 8010e16: a807 add r0, sp, #28 + 8010e18: f7fc fd55 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8010e1c: b920 cbnz r0, 8010e28 <_ZN8touchgfx11Application15drawCachedAreasEv+0x208> + 8010e1e: 6823 ldr r3, [r4, #0] + 8010e20: a907 add r1, sp, #28 + 8010e22: 4620 mov r0, r4 + 8010e24: 6c1b ldr r3, [r3, #64] ; 0x40 + 8010e26: 4798 blx r3 + 8010e28: f108 0801 add.w r8, r8, #1 + 8010e2c: fa1f f888 uxth.w r8, r8 + 8010e30: e7a8 b.n 8010d84 <_ZN8touchgfx11Application15drawCachedAreasEv+0x164> + 8010e32: 6830 ldr r0, [r6, #0] + 8010e34: 2101 movs r1, #1 + 8010e36: 6803 ldr r3, [r0, #0] + 8010e38: f8d3 3098 ldr.w r3, [r3, #152] ; 0x98 + 8010e3c: 4798 blx r3 + 8010e3e: e770 b.n 8010d22 <_ZN8touchgfx11Application15drawCachedAreasEv+0x102> + 8010e40: e9cd 0007 strd r0, r0, [sp, #28] + 8010e44: e7e7 b.n 8010e16 <_ZN8touchgfx11Application15drawCachedAreasEv+0x1f6> + 8010e46: 6a5b ldr r3, [r3, #36] ; 0x24 + 8010e48: 4798 blx r3 + 8010e4a: 4b4c ldr r3, [pc, #304] ; (8010f7c <_ZN8touchgfx11Application15drawCachedAreasEv+0x35c>) + 8010e4c: 781b ldrb r3, [r3, #0] + 8010e4e: 2b00 cmp r3, #0 + 8010e50: f43f af29 beq.w 8010ca6 <_ZN8touchgfx11Application15drawCachedAreasEv+0x86> + 8010e54: 2300 movs r3, #0 + 8010e56: 882d ldrh r5, [r5, #0] + 8010e58: 34ea adds r4, #234 ; 0xea + 8010e5a: f8a4 3040 strh.w r3, [r4, #64] ; 0x40 + 8010e5e: f8bd 3064 ldrh.w r3, [sp, #100] ; 0x64 + 8010e62: 42ab cmp r3, r5 + 8010e64: f67f af1f bls.w 8010ca6 <_ZN8touchgfx11Application15drawCachedAreasEv+0x86> + 8010e68: ab1a add r3, sp, #104 ; 0x68 + 8010e6a: 4620 mov r0, r4 + 8010e6c: eb03 03c5 add.w r3, r3, r5, lsl #3 + 8010e70: 3501 adds r5, #1 + 8010e72: 3b44 subs r3, #68 ; 0x44 + 8010e74: b2ad uxth r5, r5 + 8010e76: e893 0006 ldmia.w r3, {r1, r2} + 8010e7a: f7ff fb77 bl 801056c <_ZN8touchgfx6VectorINS_4RectELt8EE3addES1_> + 8010e7e: e7ee b.n 8010e5e <_ZN8touchgfx11Application15drawCachedAreasEv+0x23e> + 8010e80: 2b02 cmp r3, #2 + 8010e82: f040 8137 bne.w 80110f4 <_ZN8touchgfx11Application15drawCachedAreasEv+0x4d4> + 8010e86: 4b3e ldr r3, [pc, #248] ; (8010f80 <_ZN8touchgfx11Application15drawCachedAreasEv+0x360>) + 8010e88: 781b ldrb r3, [r3, #0] + 8010e8a: 2b01 cmp r3, #1 + 8010e8c: d02c beq.n 8010ee8 <_ZN8touchgfx11Application15drawCachedAreasEv+0x2c8> + 8010e8e: f104 0aa8 add.w sl, r4, #168 ; 0xa8 + 8010e92: 882a ldrh r2, [r5, #0] + 8010e94: f8b4 10e8 ldrh.w r1, [r4, #232] ; 0xe8 + 8010e98: 3201 adds r2, #1 + 8010e9a: b292 uxth r2, r2 + 8010e9c: 2900 cmp r1, #0 + 8010e9e: d0d4 beq.n 8010e4a <_ZN8touchgfx11Application15drawCachedAreasEv+0x22a> + 8010ea0: f8b4 70aa ldrh.w r7, [r4, #170] ; 0xaa + 8010ea4: 4610 mov r0, r2 + 8010ea6: f8b4 30ae ldrh.w r3, [r4, #174] ; 0xae + 8010eaa: f04f 0900 mov.w r9, #0 + 8010eae: 441f add r7, r3 + 8010eb0: b23f sxth r7, r7 + 8010eb2: b283 uxth r3, r0 + 8010eb4: ea4f 08c9 mov.w r8, r9, lsl #3 + 8010eb8: 4299 cmp r1, r3 + 8010eba: f240 80c5 bls.w 8011048 <_ZN8touchgfx11Application15drawCachedAreasEv+0x428> + 8010ebe: 44a0 add r8, r4 + 8010ec0: eb04 0bc0 add.w fp, r4, r0, lsl #3 + 8010ec4: 4684 mov ip, r0 + 8010ec6: f9b8 30aa ldrsh.w r3, [r8, #170] ; 0xaa + 8010eca: f9bb e0aa ldrsh.w lr, [fp, #170] ; 0xaa + 8010ece: 4573 cmp r3, lr + 8010ed0: f340 80a7 ble.w 8011022 <_ZN8touchgfx11Application15drawCachedAreasEv+0x402> + 8010ed4: f8bb 70ae ldrh.w r7, [fp, #174] ; 0xae + 8010ed8: 4477 add r7, lr + 8010eda: b23f sxth r7, r7 + 8010edc: 429f cmp r7, r3 + 8010ede: bfa8 it ge + 8010ee0: 461f movge r7, r3 + 8010ee2: 3001 adds r0, #1 + 8010ee4: 46e1 mov r9, ip + 8010ee6: e7e4 b.n 8010eb2 <_ZN8touchgfx11Application15drawCachedAreasEv+0x292> + 8010ee8: f104 09a8 add.w r9, r4, #168 ; 0xa8 + 8010eec: f8b4 b0e8 ldrh.w fp, [r4, #232] ; 0xe8 + 8010ef0: f1bb 0f00 cmp.w fp, #0 + 8010ef4: d0a9 beq.n 8010e4a <_ZN8touchgfx11Application15drawCachedAreasEv+0x22a> + 8010ef6: 882b ldrh r3, [r5, #0] + 8010ef8: f04f 0800 mov.w r8, #0 + 8010efc: f9b4 20a8 ldrsh.w r2, [r4, #168] ; 0xa8 + 8010f00: 3301 adds r3, #1 + 8010f02: b29b uxth r3, r3 + 8010f04: b299 uxth r1, r3 + 8010f06: ea4f 07c8 mov.w r7, r8, lsl #3 + 8010f0a: 458b cmp fp, r1 + 8010f0c: d93a bls.n 8010f84 <_ZN8touchgfx11Application15drawCachedAreasEv+0x364> + 8010f0e: 4427 add r7, r4 + 8010f10: eb04 0ac3 add.w sl, r4, r3, lsl #3 + 8010f14: 469c mov ip, r3 + 8010f16: f8b7 10ac ldrh.w r1, [r7, #172] ; 0xac + 8010f1a: f8b7 00a8 ldrh.w r0, [r7, #168] ; 0xa8 + 8010f1e: f9ba e0a8 ldrsh.w lr, [sl, #168] ; 0xa8 + 8010f22: 4408 add r0, r1 + 8010f24: f8ba 10ac ldrh.w r1, [sl, #172] ; 0xac + 8010f28: 4471 add r1, lr + 8010f2a: b200 sxth r0, r0 + 8010f2c: b209 sxth r1, r1 + 8010f2e: 4288 cmp r0, r1 + 8010f30: da06 bge.n 8010f40 <_ZN8touchgfx11Application15drawCachedAreasEv+0x320> + 8010f32: 4586 cmp lr, r0 + 8010f34: 4672 mov r2, lr + 8010f36: bfb8 it lt + 8010f38: 4602 movlt r2, r0 + 8010f3a: 3301 adds r3, #1 + 8010f3c: 46e0 mov r8, ip + 8010f3e: e7e1 b.n 8010f04 <_ZN8touchgfx11Application15drawCachedAreasEv+0x2e4> + 8010f40: d10b bne.n 8010f5a <_ZN8touchgfx11Application15drawCachedAreasEv+0x33a> + 8010f42: f9b7 c0ae ldrsh.w ip, [r7, #174] ; 0xae + 8010f46: f9ba 10ae ldrsh.w r1, [sl, #174] ; 0xae + 8010f4a: 458c cmp ip, r1 + 8010f4c: bfb4 ite lt + 8010f4e: 469c movlt ip, r3 + 8010f50: 46c4 movge ip, r8 + 8010f52: 4572 cmp r2, lr + 8010f54: bfb8 it lt + 8010f56: 4672 movlt r2, lr + 8010f58: e7ef b.n 8010f3a <_ZN8touchgfx11Application15drawCachedAreasEv+0x31a> + 8010f5a: 428a cmp r2, r1 + 8010f5c: 46c4 mov ip, r8 + 8010f5e: bfb8 it lt + 8010f60: 460a movlt r2, r1 + 8010f62: e7ea b.n 8010f3a <_ZN8touchgfx11Application15drawCachedAreasEv+0x31a> + 8010f64: 240c3d9c .word 0x240c3d9c + 8010f68: 240c3da8 .word 0x240c3da8 + 8010f6c: 24000020 .word 0x24000020 + 8010f70: 240c3d44 .word 0x240c3d44 + 8010f74: 240c3d38 .word 0x240c3d38 + 8010f78: 240c3d36 .word 0x240c3d36 + 8010f7c: 240c3d40 .word 0x240c3d40 + 8010f80: 240c3d3a .word 0x240c3d3a + 8010f84: 19e1 adds r1, r4, r7 + 8010f86: ab07 add r3, sp, #28 + 8010f88: f851 0fa8 ldr.w r0, [r1, #168]! + 8010f8c: 6849 ldr r1, [r1, #4] + 8010f8e: c303 stmia r3!, {r0, r1} + 8010f90: f9bd 3020 ldrsh.w r3, [sp, #32] + 8010f94: a807 add r0, sp, #28 + 8010f96: f8bd 101c ldrh.w r1, [sp, #28] + 8010f9a: 2b13 cmp r3, #19 + 8010f9c: 440b add r3, r1 + 8010f9e: bfd8 it le + 8010fa0: f9bd 201c ldrshle.w r2, [sp, #28] + 8010fa4: 1a9b subs r3, r3, r2 + 8010fa6: f8ad 201c strh.w r2, [sp, #28] + 8010faa: f8ad 3020 strh.w r3, [sp, #32] + 8010fae: f7ff f861 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8010fb2: a807 add r0, sp, #28 + 8010fb4: f7fc fc87 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8010fb8: 2800 cmp r0, #0 + 8010fba: d197 bne.n 8010eec <_ZN8touchgfx11Application15drawCachedAreasEv+0x2cc> + 8010fbc: f9bd c022 ldrsh.w ip, [sp, #34] ; 0x22 + 8010fc0: 4427 add r7, r4 + 8010fc2: 6830 ldr r0, [r6, #0] + 8010fc4: f1bc 0f14 cmp.w ip, #20 + 8010fc8: f8bd 3020 ldrh.w r3, [sp, #32] + 8010fcc: f8d0 e000 ldr.w lr, [r0] + 8010fd0: bfa8 it ge + 8010fd2: f04f 0c14 movge.w ip, #20 + 8010fd6: f8bd 201e ldrh.w r2, [sp, #30] + 8010fda: f8bd 101c ldrh.w r1, [sp, #28] + 8010fde: fa1f fc8c uxth.w ip, ip + 8010fe2: f8cd c000 str.w ip, [sp] + 8010fe6: f8de a090 ldr.w sl, [lr, #144] ; 0x90 + 8010fea: 47d0 blx sl + 8010fec: 4682 mov sl, r0 + 8010fee: f8ad 0022 strh.w r0, [sp, #34] ; 0x22 + 8010ff2: a807 add r0, sp, #28 + 8010ff4: f7ff f824 bl 8010040 <_ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE> + 8010ff8: 6823 ldr r3, [r4, #0] + 8010ffa: 4620 mov r0, r4 + 8010ffc: a907 add r1, sp, #28 + 8010ffe: 6c1b ldr r3, [r3, #64] ; 0x40 + 8011000: 4798 blx r3 + 8011002: f8b7 00ac ldrh.w r0, [r7, #172] ; 0xac + 8011006: eba0 000a sub.w r0, r0, sl + 801100a: b200 sxth r0, r0 + 801100c: f8a7 00ac strh.w r0, [r7, #172] ; 0xac + 8011010: 2800 cmp r0, #0 + 8011012: f47f af6b bne.w 8010eec <_ZN8touchgfx11Application15drawCachedAreasEv+0x2cc> + 8011016: fa1f f188 uxth.w r1, r8 + 801101a: 4648 mov r0, r9 + 801101c: f7ff fa84 bl 8010528 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt> + 8011020: e764 b.n 8010eec <_ZN8touchgfx11Application15drawCachedAreasEv+0x2cc> + 8011022: d10c bne.n 801103e <_ZN8touchgfx11Application15drawCachedAreasEv+0x41e> + 8011024: f9b8 e0ac ldrsh.w lr, [r8, #172] ; 0xac + 8011028: f9bb c0ac ldrsh.w ip, [fp, #172] ; 0xac + 801102c: 45e6 cmp lr, ip + 801102e: bfb4 ite lt + 8011030: 4684 movlt ip, r0 + 8011032: 46cc movge ip, r9 + 8011034: f8bb e0ae ldrh.w lr, [fp, #174] ; 0xae + 8011038: 4473 add r3, lr + 801103a: b21b sxth r3, r3 + 801103c: e74e b.n 8010edc <_ZN8touchgfx11Application15drawCachedAreasEv+0x2bc> + 801103e: 4577 cmp r7, lr + 8011040: 46cc mov ip, r9 + 8011042: bfa8 it ge + 8011044: 4677 movge r7, lr + 8011046: e74c b.n 8010ee2 <_ZN8touchgfx11Application15drawCachedAreasEv+0x2c2> + 8011048: eb0a 0008 add.w r0, sl, r8 + 801104c: 44a0 add r8, r4 + 801104e: f9b8 b0ae ldrsh.w fp, [r8, #174] ; 0xae + 8011052: f1bb 0f13 cmp.w fp, #19 + 8011056: bfdc itt le + 8011058: f8b8 70aa ldrhle.w r7, [r8, #170] ; 0xaa + 801105c: 445f addle r7, fp + 801105e: e9cd 1202 strd r1, r2, [sp, #8] + 8011062: bfd8 it le + 8011064: b23f sxthle r7, r7 + 8011066: f7fc fc2e bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 801106a: e9dd 1202 ldrd r1, r2, [sp, #8] + 801106e: 2800 cmp r0, #0 + 8011070: f47f af14 bne.w 8010e9c <_ZN8touchgfx11Application15drawCachedAreasEv+0x27c> + 8011074: f9b8 20aa ldrsh.w r2, [r8, #170] ; 0xaa + 8011078: fa1f fb8b uxth.w fp, fp + 801107c: f8ad 0022 strh.w r0, [sp, #34] ; 0x22 + 8011080: 1abf subs r7, r7, r2 + 8011082: f9b8 10a8 ldrsh.w r1, [r8, #168] ; 0xa8 + 8011086: f9b8 30ac ldrsh.w r3, [r8, #172] ; 0xac + 801108a: 2f14 cmp r7, #20 + 801108c: 6830 ldr r0, [r6, #0] + 801108e: f8ad 101c strh.w r1, [sp, #28] + 8011092: b289 uxth r1, r1 + 8011094: bfa8 it ge + 8011096: 2714 movge r7, #20 + 8011098: f8ad 201e strh.w r2, [sp, #30] + 801109c: f8ad 3020 strh.w r3, [sp, #32] + 80110a0: b292 uxth r2, r2 + 80110a2: f8d0 c000 ldr.w ip, [r0] + 80110a6: b2bf uxth r7, r7 + 80110a8: b29b uxth r3, r3 + 80110aa: 455f cmp r7, fp + 80110ac: bf94 ite ls + 80110ae: 9700 strls r7, [sp, #0] + 80110b0: f8cd b000 strhi.w fp, [sp] + 80110b4: f8dc 7090 ldr.w r7, [ip, #144] ; 0x90 + 80110b8: 47b8 blx r7 + 80110ba: 6823 ldr r3, [r4, #0] + 80110bc: f8ad 0022 strh.w r0, [sp, #34] ; 0x22 + 80110c0: a907 add r1, sp, #28 + 80110c2: 6c1b ldr r3, [r3, #64] ; 0x40 + 80110c4: 4620 mov r0, r4 + 80110c6: 4798 blx r3 + 80110c8: f8bd 1022 ldrh.w r1, [sp, #34] ; 0x22 + 80110cc: f8b8 30ae ldrh.w r3, [r8, #174] ; 0xae + 80110d0: f8b8 20aa ldrh.w r2, [r8, #170] ; 0xaa + 80110d4: 1a5b subs r3, r3, r1 + 80110d6: 440a add r2, r1 + 80110d8: b21b sxth r3, r3 + 80110da: f8a8 20aa strh.w r2, [r8, #170] ; 0xaa + 80110de: f8a8 30ae strh.w r3, [r8, #174] ; 0xae + 80110e2: 2b00 cmp r3, #0 + 80110e4: f47f aed5 bne.w 8010e92 <_ZN8touchgfx11Application15drawCachedAreasEv+0x272> + 80110e8: fa1f f189 uxth.w r1, r9 + 80110ec: 4650 mov r0, sl + 80110ee: f7ff fa1b bl 8010528 <_ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt> + 80110f2: e6ce b.n 8010e92 <_ZN8touchgfx11Application15drawCachedAreasEv+0x272> + 80110f4: f8b4 30e8 ldrh.w r3, [r4, #232] ; 0xe8 + 80110f8: 42bb cmp r3, r7 + 80110fa: f67f aea6 bls.w 8010e4a <_ZN8touchgfx11Application15drawCachedAreasEv+0x22a> + 80110fe: eb04 02c7 add.w r2, r4, r7, lsl #3 + 8011102: ab07 add r3, sp, #28 + 8011104: f852 0fa8 ldr.w r0, [r2, #168]! + 8011108: 6851 ldr r1, [r2, #4] + 801110a: c303 stmia r3!, {r0, r1} + 801110c: a807 add r0, sp, #28 + 801110e: f7fc fbda bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8011112: b920 cbnz r0, 801111e <_ZN8touchgfx11Application15drawCachedAreasEv+0x4fe> + 8011114: 6823 ldr r3, [r4, #0] + 8011116: a907 add r1, sp, #28 + 8011118: 4620 mov r0, r4 + 801111a: 6c1b ldr r3, [r3, #64] ; 0x40 + 801111c: 4798 blx r3 + 801111e: 3701 adds r7, #1 + 8011120: b2bf uxth r7, r7 + 8011122: e7e7 b.n 80110f4 <_ZN8touchgfx11Application15drawCachedAreasEv+0x4d4> + +08011124 <_GLOBAL__sub_I__ZN8touchgfx11Application8instanceE>: + 8011124: 4b03 ldr r3, [pc, #12] ; (8011134 <_GLOBAL__sub_I__ZN8touchgfx11Application8instanceE+0x10>) + 8011126: 2200 movs r2, #0 + 8011128: 801a strh r2, [r3, #0] + 801112a: 805a strh r2, [r3, #2] + 801112c: 809a strh r2, [r3, #4] + 801112e: 80da strh r2, [r3, #6] + 8011130: 4770 bx lr + 8011132: bf00 nop + 8011134: 240c3da8 .word 0x240c3da8 + +08011138 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list>: + 8011138: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801113c: b09d sub sp, #116 ; 0x74 + 801113e: 4606 mov r6, r0 + 8011140: 4614 mov r4, r2 + 8011142: 468a mov sl, r1 + 8011144: a803 add r0, sp, #12 + 8011146: 461d mov r5, r3 + 8011148: f000 fdf4 bl 8011d34 <_ZN8touchgfx12TextProviderC1Ev> + 801114c: 6833 ldr r3, [r6, #0] + 801114e: 4630 mov r0, r6 + 8011150: f242 0b0b movw fp, #8203 ; 0x200b + 8011154: 6c5b ldr r3, [r3, #68] ; 0x44 + 8011156: 4798 blx r3 + 8011158: 6833 ldr r3, [r6, #0] + 801115a: 4607 mov r7, r0 + 801115c: 4630 mov r0, r6 + 801115e: 6c9b ldr r3, [r3, #72] ; 0x48 + 8011160: 4798 blx r3 + 8011162: 462a mov r2, r5 + 8011164: 2500 movs r5, #0 + 8011166: 4621 mov r1, r4 + 8011168: 9000 str r0, [sp, #0] + 801116a: 463b mov r3, r7 + 801116c: 462c mov r4, r5 + 801116e: 46a9 mov r9, r5 + 8011170: 46a8 mov r8, r5 + 8011172: a803 add r0, sp, #12 + 8011174: f000 fe31 bl 8011dda <_ZN8touchgfx12TextProvider10initializeEPKtSt9__va_listS2_PKNS_24FontContextualFormsTableE> + 8011178: 2300 movs r3, #0 + 801117a: 9302 str r3, [sp, #8] + 801117c: f64f 63ff movw r3, #65279 ; 0xfeff + 8011180: 429c cmp r4, r3 + 8011182: d002 beq.n 801118a <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list+0x52> + 8011184: 455c cmp r4, fp + 8011186: bf18 it ne + 8011188: 4625 movne r5, r4 + 801118a: ab02 add r3, sp, #8 + 801118c: 4632 mov r2, r6 + 801118e: 4651 mov r1, sl + 8011190: a803 add r0, sp, #12 + 8011192: f001 f923 bl 80123dc <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE> + 8011196: 4604 mov r4, r0 + 8011198: b108 cbz r0, 801119e <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list+0x66> + 801119a: 280a cmp r0, #10 + 801119c: d10a bne.n 80111b4 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list+0x7c> + 801119e: 45c1 cmp r9, r8 + 80111a0: bf38 it cc + 80111a2: 46c1 movcc r9, r8 + 80111a4: f04f 0800 mov.w r8, #0 + 80111a8: 2c00 cmp r4, #0 + 80111aa: d1e5 bne.n 8011178 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list+0x40> + 80111ac: 4648 mov r0, r9 + 80111ae: b01d add sp, #116 ; 0x74 + 80111b0: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 80111b4: 9a02 ldr r2, [sp, #8] + 80111b6: 2a00 cmp r2, #0 + 80111b8: d0de beq.n 8011178 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list+0x40> + 80111ba: 7b57 ldrb r7, [r2, #13] + 80111bc: 4629 mov r1, r5 + 80111be: 6833 ldr r3, [r6, #0] + 80111c0: 007f lsls r7, r7, #1 + 80111c2: 8894 ldrh r4, [r2, #4] + 80111c4: 6bdb ldr r3, [r3, #60] ; 0x3c + 80111c6: f407 7080 and.w r0, r7, #256 ; 0x100 + 80111ca: 7a97 ldrb r7, [r2, #10] + 80111cc: 4307 orrs r7, r0 + 80111ce: 4630 mov r0, r6 + 80111d0: 4798 blx r3 + 80111d2: 4438 add r0, r7 + 80111d4: 4480 add r8, r0 + 80111d6: fa1f f888 uxth.w r8, r8 + 80111da: e7e5 b.n 80111a8 <_ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list+0x70> + +080111dc <_ZNK8touchgfx4Font12getCharWidthEt>: + 80111dc: b508 push {r3, lr} + 80111de: 6803 ldr r3, [r0, #0] + 80111e0: 68db ldr r3, [r3, #12] + 80111e2: 4798 blx r3 + 80111e4: b128 cbz r0, 80111f2 <_ZNK8touchgfx4Font12getCharWidthEt+0x16> + 80111e6: 7b43 ldrb r3, [r0, #13] + 80111e8: 7a80 ldrb r0, [r0, #10] + 80111ea: 005b lsls r3, r3, #1 + 80111ec: f403 7380 and.w r3, r3, #256 ; 0x100 + 80111f0: 4318 orrs r0, r3 + 80111f2: bd08 pop {r3, pc} + +080111f4 <_ZNK8touchgfx4Font16getMaxTextHeightEPKtz>: + 80111f4: b40e push {r1, r2, r3} + 80111f6: b5f0 push {r4, r5, r6, r7, lr} + 80111f8: b09e sub sp, #120 ; 0x78 + 80111fa: 4605 mov r5, r0 + 80111fc: ab23 add r3, sp, #140 ; 0x8c + 80111fe: a805 add r0, sp, #20 + 8011200: f853 4b04 ldr.w r4, [r3], #4 + 8011204: 9303 str r3, [sp, #12] + 8011206: f000 fd95 bl 8011d34 <_ZN8touchgfx12TextProviderC1Ev> + 801120a: 682b ldr r3, [r5, #0] + 801120c: 4628 mov r0, r5 + 801120e: 6c5b ldr r3, [r3, #68] ; 0x44 + 8011210: 4798 blx r3 + 8011212: 682b ldr r3, [r5, #0] + 8011214: 4606 mov r6, r0 + 8011216: 4628 mov r0, r5 + 8011218: 6c9b ldr r3, [r3, #72] ; 0x48 + 801121a: 4798 blx r3 + 801121c: 4633 mov r3, r6 + 801121e: 4621 mov r1, r4 + 8011220: ae1e add r6, sp, #120 ; 0x78 + 8011222: 2400 movs r4, #0 + 8011224: 9000 str r0, [sp, #0] + 8011226: 9a03 ldr r2, [sp, #12] + 8011228: a805 add r0, sp, #20 + 801122a: f000 fdd6 bl 8011dda <_ZN8touchgfx12TextProvider10initializeEPKtSt9__va_listS2_PKNS_24FontContextualFormsTableE> + 801122e: f846 4d68 str.w r4, [r6, #-104]! + 8011232: 462a mov r2, r5 + 8011234: 4633 mov r3, r6 + 8011236: 4621 mov r1, r4 + 8011238: a805 add r0, sp, #20 + 801123a: f001 f8cf bl 80123dc <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE> + 801123e: b300 cbz r0, 8011282 <_ZNK8touchgfx4Font16getMaxTextHeightEPKtz+0x8e> + 8011240: 280a cmp r0, #10 + 8011242: d01a beq.n 801127a <_ZNK8touchgfx4Font16getMaxTextHeightEPKtz+0x86> + 8011244: 9f04 ldr r7, [sp, #16] + 8011246: b1c7 cbz r7, 801127a <_ZNK8touchgfx4Font16getMaxTextHeightEPKtz+0x86> + 8011248: 7b78 ldrb r0, [r7, #13] + 801124a: 7a3b ldrb r3, [r7, #8] + 801124c: 00c1 lsls r1, r0, #3 + 801124e: 88aa ldrh r2, [r5, #4] + 8011250: f401 7180 and.w r1, r1, #256 ; 0x100 + 8011254: 4319 orrs r1, r3 + 8011256: 0643 lsls r3, r0, #25 + 8011258: ea4f 1000 mov.w r0, r0, lsl #4 + 801125c: bf48 it mi + 801125e: f5a1 7300 submi.w r3, r1, #512 ; 0x200 + 8011262: f400 7080 and.w r0, r0, #256 ; 0x100 + 8011266: bf48 it mi + 8011268: b219 sxthmi r1, r3 + 801126a: 79fb ldrb r3, [r7, #7] + 801126c: 4303 orrs r3, r0 + 801126e: 4413 add r3, r2 + 8011270: 1a5b subs r3, r3, r1 + 8011272: b29b uxth r3, r3 + 8011274: 42a3 cmp r3, r4 + 8011276: bfc8 it gt + 8011278: b21c sxthgt r4, r3 + 801127a: 4633 mov r3, r6 + 801127c: 462a mov r2, r5 + 801127e: 2100 movs r1, #0 + 8011280: e7da b.n 8011238 <_ZNK8touchgfx4Font16getMaxTextHeightEPKtz+0x44> + 8011282: b2a0 uxth r0, r4 + 8011284: b01e add sp, #120 ; 0x78 + 8011286: e8bd 40f0 ldmia.w sp!, {r4, r5, r6, r7, lr} + 801128a: b003 add sp, #12 + 801128c: 4770 bx lr + +0801128e <_ZNK8touchgfx4Font16getNumberOfLinesEPKtz>: + 801128e: b40e push {r1, r2, r3} + 8011290: b570 push {r4, r5, r6, lr} + 8011292: b09d sub sp, #116 ; 0x74 + 8011294: 4604 mov r4, r0 + 8011296: ab21 add r3, sp, #132 ; 0x84 + 8011298: a803 add r0, sp, #12 + 801129a: f853 5b04 ldr.w r5, [r3], #4 + 801129e: 9302 str r3, [sp, #8] + 80112a0: f000 fd48 bl 8011d34 <_ZN8touchgfx12TextProviderC1Ev> + 80112a4: 6823 ldr r3, [r4, #0] + 80112a6: 4620 mov r0, r4 + 80112a8: 6c5b ldr r3, [r3, #68] ; 0x44 + 80112aa: 4798 blx r3 + 80112ac: 6823 ldr r3, [r4, #0] + 80112ae: 4606 mov r6, r0 + 80112b0: 4620 mov r0, r4 + 80112b2: 6c9b ldr r3, [r3, #72] ; 0x48 + 80112b4: 2401 movs r4, #1 + 80112b6: 4798 blx r3 + 80112b8: 4633 mov r3, r6 + 80112ba: 9000 str r0, [sp, #0] + 80112bc: 4629 mov r1, r5 + 80112be: 9a02 ldr r2, [sp, #8] + 80112c0: a803 add r0, sp, #12 + 80112c2: f000 fd8a bl 8011dda <_ZN8touchgfx12TextProvider10initializeEPKtSt9__va_listS2_PKNS_24FontContextualFormsTableE> + 80112c6: a803 add r0, sp, #12 + 80112c8: f001 f928 bl 801251c <_ZN8touchgfx12TextProvider11getNextCharEv> + 80112cc: b2a3 uxth r3, r4 + 80112ce: b138 cbz r0, 80112e0 <_ZNK8touchgfx4Font16getNumberOfLinesEPKtz+0x52> + 80112d0: 280a cmp r0, #10 + 80112d2: a803 add r0, sp, #12 + 80112d4: bf04 itt eq + 80112d6: 3301 addeq r3, #1 + 80112d8: b21c sxtheq r4, r3 + 80112da: f001 f91f bl 801251c <_ZN8touchgfx12TextProvider11getNextCharEv> + 80112de: e7f5 b.n 80112cc <_ZNK8touchgfx4Font16getNumberOfLinesEPKtz+0x3e> + 80112e0: 4618 mov r0, r3 + 80112e2: b01d add sp, #116 ; 0x74 + 80112e4: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 80112e8: b003 add sp, #12 + 80112ea: 4770 bx lr + +080112ec <_ZNK8touchgfx4Font15getSpacingAboveEPKtz>: + 80112ec: b40e push {r1, r2, r3} + 80112ee: b5f0 push {r4, r5, r6, r7, lr} + 80112f0: b09e sub sp, #120 ; 0x78 + 80112f2: 4604 mov r4, r0 + 80112f4: ab23 add r3, sp, #140 ; 0x8c + 80112f6: a805 add r0, sp, #20 + 80112f8: f853 5b04 ldr.w r5, [r3], #4 + 80112fc: 9303 str r3, [sp, #12] + 80112fe: f000 fd19 bl 8011d34 <_ZN8touchgfx12TextProviderC1Ev> + 8011302: 6823 ldr r3, [r4, #0] + 8011304: 4620 mov r0, r4 + 8011306: 6c5b ldr r3, [r3, #68] ; 0x44 + 8011308: 4798 blx r3 + 801130a: 6823 ldr r3, [r4, #0] + 801130c: 4606 mov r6, r0 + 801130e: 4620 mov r0, r4 + 8011310: 6c9b ldr r3, [r3, #72] ; 0x48 + 8011312: 4798 blx r3 + 8011314: 4633 mov r3, r6 + 8011316: 4629 mov r1, r5 + 8011318: 9000 str r0, [sp, #0] + 801131a: 9a03 ldr r2, [sp, #12] + 801131c: a805 add r0, sp, #20 + 801131e: f000 fd5c bl 8011dda <_ZN8touchgfx12TextProvider10initializeEPKtSt9__va_listS2_PKNS_24FontContextualFormsTableE> + 8011322: ad1e add r5, sp, #120 ; 0x78 + 8011324: 2100 movs r1, #0 + 8011326: 26ff movs r6, #255 ; 0xff + 8011328: 4622 mov r2, r4 + 801132a: a805 add r0, sp, #20 + 801132c: f845 1d68 str.w r1, [r5, #-104]! + 8011330: 462b mov r3, r5 + 8011332: f001 f853 bl 80123dc <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE> + 8011336: b1d8 cbz r0, 8011370 <_ZNK8touchgfx4Font15getSpacingAboveEPKtz+0x84> + 8011338: 280a cmp r0, #10 + 801133a: d012 beq.n 8011362 <_ZNK8touchgfx4Font15getSpacingAboveEPKtz+0x76> + 801133c: 9804 ldr r0, [sp, #16] + 801133e: b180 cbz r0, 8011362 <_ZNK8touchgfx4Font15getSpacingAboveEPKtz+0x76> + 8011340: 7b47 ldrb r7, [r0, #13] + 8011342: 7922 ldrb r2, [r4, #4] + 8011344: 00fb lsls r3, r7, #3 + 8011346: f403 7180 and.w r1, r3, #256 ; 0x100 + 801134a: 7a03 ldrb r3, [r0, #8] + 801134c: 430b orrs r3, r1 + 801134e: 0679 lsls r1, r7, #25 + 8011350: bf44 itt mi + 8011352: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 8011356: b21b sxthmi r3, r3 + 8011358: 1ad3 subs r3, r2, r3 + 801135a: b2db uxtb r3, r3 + 801135c: 429e cmp r6, r3 + 801135e: bf28 it cs + 8011360: 461e movcs r6, r3 + 8011362: 462b mov r3, r5 + 8011364: 4622 mov r2, r4 + 8011366: 2100 movs r1, #0 + 8011368: a805 add r0, sp, #20 + 801136a: f001 f837 bl 80123dc <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE> + 801136e: e7e2 b.n 8011336 <_ZNK8touchgfx4Font15getSpacingAboveEPKtz+0x4a> + 8011370: 4630 mov r0, r6 + 8011372: b01e add sp, #120 ; 0x78 + 8011374: e8bd 40f0 ldmia.w sp!, {r4, r5, r6, r7, lr} + 8011378: b003 add sp, #12 + 801137a: 4770 bx lr + +0801137c <_ZNK8touchgfx8Drawable10invalidateEv>: + 801137c: b513 push {r0, r1, r4, lr} + 801137e: 6803 ldr r3, [r0, #0] + 8011380: 2400 movs r4, #0 + 8011382: f9b0 1008 ldrsh.w r1, [r0, #8] + 8011386: f9b0 200a ldrsh.w r2, [r0, #10] + 801138a: f8ad 1004 strh.w r1, [sp, #4] + 801138e: 4669 mov r1, sp + 8011390: 691b ldr r3, [r3, #16] + 8011392: 9400 str r4, [sp, #0] + 8011394: f8ad 2006 strh.w r2, [sp, #6] + 8011398: 4798 blx r3 + 801139a: b002 add sp, #8 + 801139c: bd10 pop {r4, pc} + +0801139e <_ZN8touchgfx8Drawable20getSolidRectAbsoluteEv>: + 801139e: b538 push {r3, r4, r5, lr} + 80113a0: 680b ldr r3, [r1, #0] + 80113a2: 460c mov r4, r1 + 80113a4: 4605 mov r5, r0 + 80113a6: 68db ldr r3, [r3, #12] + 80113a8: 4798 blx r3 + 80113aa: 6823 ldr r3, [r4, #0] + 80113ac: 4620 mov r0, r4 + 80113ae: 4629 mov r1, r5 + 80113b0: 6adb ldr r3, [r3, #44] ; 0x2c + 80113b2: 4798 blx r3 + 80113b4: 4628 mov r0, r5 + 80113b6: bd38 pop {r3, r4, r5, pc} + +080113b8 <_ZNK8touchgfx8Drawable23translateRectToAbsoluteERNS_4RectE>: + 80113b8: b410 push {r4} + 80113ba: 880a ldrh r2, [r1, #0] + 80113bc: 8884 ldrh r4, [r0, #4] + 80113be: 4422 add r2, r4 + 80113c0: 800a strh r2, [r1, #0] + 80113c2: 884a ldrh r2, [r1, #2] + 80113c4: 88c4 ldrh r4, [r0, #6] + 80113c6: 4422 add r2, r4 + 80113c8: 804a strh r2, [r1, #2] + 80113ca: 6940 ldr r0, [r0, #20] + 80113cc: b120 cbz r0, 80113d8 <_ZNK8touchgfx8Drawable23translateRectToAbsoluteERNS_4RectE+0x20> + 80113ce: 6803 ldr r3, [r0, #0] + 80113d0: f85d 4b04 ldr.w r4, [sp], #4 + 80113d4: 6adb ldr r3, [r3, #44] ; 0x2c + 80113d6: 4718 bx r3 + 80113d8: f85d 4b04 ldr.w r4, [sp], #4 + 80113dc: 4770 bx lr + +080113de <_ZNK8touchgfx8Drawable14getVisibleRectERNS_4RectE>: + 80113de: b570 push {r4, r5, r6, lr} + 80113e0: 8882 ldrh r2, [r0, #4] + 80113e2: 460c mov r4, r1 + 80113e4: 880b ldrh r3, [r1, #0] + 80113e6: 4605 mov r5, r0 + 80113e8: 4413 add r3, r2 + 80113ea: 800b strh r3, [r1, #0] + 80113ec: 884b ldrh r3, [r1, #2] + 80113ee: 88c2 ldrh r2, [r0, #6] + 80113f0: 4413 add r3, r2 + 80113f2: 804b strh r3, [r1, #2] + 80113f4: 1d01 adds r1, r0, #4 + 80113f6: 4620 mov r0, r4 + 80113f8: f7fc fa22 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 80113fc: f9b4 3004 ldrsh.w r3, [r4, #4] + 8011400: 2b00 cmp r3, #0 + 8011402: dd0b ble.n 801141c <_ZNK8touchgfx8Drawable14getVisibleRectERNS_4RectE+0x3e> + 8011404: f9b4 3006 ldrsh.w r3, [r4, #6] + 8011408: 2b00 cmp r3, #0 + 801140a: dd07 ble.n 801141c <_ZNK8touchgfx8Drawable14getVisibleRectERNS_4RectE+0x3e> + 801140c: 6968 ldr r0, [r5, #20] + 801140e: b128 cbz r0, 801141c <_ZNK8touchgfx8Drawable14getVisibleRectERNS_4RectE+0x3e> + 8011410: 6803 ldr r3, [r0, #0] + 8011412: 4621 mov r1, r4 + 8011414: 6a9b ldr r3, [r3, #40] ; 0x28 + 8011416: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 801141a: 4718 bx r3 + 801141c: bd70 pop {r4, r5, r6, pc} + ... + +08011420 <_ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE>: + 8011420: b570 push {r4, r5, r6, lr} + 8011422: 8882 ldrh r2, [r0, #4] + 8011424: 460c mov r4, r1 + 8011426: 880b ldrh r3, [r1, #0] + 8011428: 4605 mov r5, r0 + 801142a: 4413 add r3, r2 + 801142c: 800b strh r3, [r1, #0] + 801142e: 884b ldrh r3, [r1, #2] + 8011430: 88c2 ldrh r2, [r0, #6] + 8011432: 4413 add r3, r2 + 8011434: 804b strh r3, [r1, #2] + 8011436: 1d01 adds r1, r0, #4 + 8011438: 4620 mov r0, r4 + 801143a: f7fc fa01 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 801143e: f9b4 3004 ldrsh.w r3, [r4, #4] + 8011442: 2b00 cmp r3, #0 + 8011444: dd18 ble.n 8011478 <_ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE+0x58> + 8011446: f9b4 3006 ldrsh.w r3, [r4, #6] + 801144a: 2b00 cmp r3, #0 + 801144c: dd14 ble.n 8011478 <_ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE+0x58> + 801144e: 6968 ldr r0, [r5, #20] + 8011450: b128 cbz r0, 801145e <_ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE+0x3e> + 8011452: 6803 ldr r3, [r0, #0] + 8011454: 4621 mov r1, r4 + 8011456: 691b ldr r3, [r3, #16] + 8011458: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 801145c: 4718 bx r3 + 801145e: 4b07 ldr r3, [pc, #28] ; (801147c <_ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE+0x5c>) + 8011460: 681b ldr r3, [r3, #0] + 8011462: 3304 adds r3, #4 + 8011464: 429d cmp r5, r3 + 8011466: d107 bne.n 8011478 <_ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE+0x58> + 8011468: f7fe fffa bl 8010460 <_ZN8touchgfx11Application11getInstanceEv> + 801146c: 6821 ldr r1, [r4, #0] + 801146e: 6862 ldr r2, [r4, #4] + 8011470: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 8011474: f7ff b89c b.w 80105b0 <_ZN8touchgfx11Application14invalidateAreaENS_4RectE> + 8011478: bd70 pop {r4, r5, r6, pc} + 801147a: bf00 nop + 801147c: 240c3da0 .word 0x240c3da0 + +08011480 <_ZN8touchgfx8Drawable12moveRelativeEss>: + 8011480: b570 push {r4, r5, r6, lr} + 8011482: 4604 mov r4, r0 + 8011484: 4616 mov r6, r2 + 8011486: 460d mov r5, r1 + 8011488: b901 cbnz r1, 801148c <_ZN8touchgfx8Drawable12moveRelativeEss+0xc> + 801148a: b192 cbz r2, 80114b2 <_ZN8touchgfx8Drawable12moveRelativeEss+0x32> + 801148c: 6823 ldr r3, [r4, #0] + 801148e: 4620 mov r0, r4 + 8011490: 699b ldr r3, [r3, #24] + 8011492: 4798 blx r3 + 8011494: 88e2 ldrh r2, [r4, #6] + 8011496: 88a1 ldrh r1, [r4, #4] + 8011498: 4620 mov r0, r4 + 801149a: 4432 add r2, r6 + 801149c: 4429 add r1, r5 + 801149e: b212 sxth r2, r2 + 80114a0: b209 sxth r1, r1 + 80114a2: f7f8 fc96 bl 8009dd2 <_ZN8touchgfx8Drawable5setXYEss> + 80114a6: 6823 ldr r3, [r4, #0] + 80114a8: 4620 mov r0, r4 + 80114aa: 699b ldr r3, [r3, #24] + 80114ac: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 80114b0: 4718 bx r3 + 80114b2: bd70 pop {r4, r5, r6, pc} + +080114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv>: + 80114b4: b510 push {r4, lr} + 80114b6: 2300 movs r3, #0 + 80114b8: 4604 mov r4, r0 + 80114ba: 4608 mov r0, r1 + 80114bc: f9b1 1008 ldrsh.w r1, [r1, #8] + 80114c0: 8023 strh r3, [r4, #0] + 80114c2: f9b0 200a ldrsh.w r2, [r0, #10] + 80114c6: 8063 strh r3, [r4, #2] + 80114c8: 6803 ldr r3, [r0, #0] + 80114ca: 80a1 strh r1, [r4, #4] + 80114cc: 4621 mov r1, r4 + 80114ce: 80e2 strh r2, [r4, #6] + 80114d0: 6adb ldr r3, [r3, #44] ; 0x2c + 80114d2: 4798 blx r3 + 80114d4: 4620 mov r0, r4 + 80114d6: bd10 pop {r4, pc} + +080114d8 <_ZN8touchgfx9ConstFontC1EPKNS_9GlyphNodeEtthhhhhtt>: + 80114d8: b530 push {r4, r5, lr} + 80114da: 8083 strh r3, [r0, #4] + 80114dc: f89d 300c ldrb.w r3, [sp, #12] + 80114e0: f89d 5010 ldrb.w r5, [sp, #16] + 80114e4: 7183 strb r3, [r0, #6] + 80114e6: 79c3 ldrb r3, [r0, #7] + 80114e8: 6101 str r1, [r0, #16] + 80114ea: f365 0306 bfi r3, r5, #0, #7 + 80114ee: f89d 5014 ldrb.w r5, [sp, #20] + 80114f2: 8282 strh r2, [r0, #20] + 80114f4: f365 13c7 bfi r3, r5, #7, #1 + 80114f8: 71c3 strb r3, [r0, #7] + 80114fa: f89d 3018 ldrb.w r3, [sp, #24] + 80114fe: 7203 strb r3, [r0, #8] + 8011500: f89d 301c ldrb.w r3, [sp, #28] + 8011504: 7243 strb r3, [r0, #9] + 8011506: f8bd 3020 ldrh.w r3, [sp, #32] + 801150a: 8143 strh r3, [r0, #10] + 801150c: f8bd 3024 ldrh.w r3, [sp, #36] ; 0x24 + 8011510: 8183 strh r3, [r0, #12] + 8011512: 4b01 ldr r3, [pc, #4] ; (8011518 <_ZN8touchgfx9ConstFontC1EPKNS_9GlyphNodeEtthhhhhtt+0x40>) + 8011514: 6003 str r3, [r0, #0] + 8011516: bd30 pop {r4, r5, pc} + 8011518: 080207b8 .word 0x080207b8 + +0801151c <_ZNK8touchgfx9ConstFont4findEt>: + 801151c: b5f0 push {r4, r5, r6, r7, lr} + 801151e: 6904 ldr r4, [r0, #16] + 8011520: b3bc cbz r4, 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 8011522: 88a3 ldrh r3, [r4, #4] + 8011524: 8a82 ldrh r2, [r0, #20] + 8011526: 1acb subs r3, r1, r3 + 8011528: f102 32ff add.w r2, r2, #4294967295 + 801152c: d431 bmi.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 801152e: 4293 cmp r3, r2 + 8011530: dd0c ble.n 801154c <_ZNK8touchgfx9ConstFont4findEt+0x30> + 8011532: 230e movs r3, #14 + 8011534: fb03 4302 mla r3, r3, r2, r4 + 8011538: 889b ldrh r3, [r3, #4] + 801153a: 1a5b subs r3, r3, r1 + 801153c: 1ad3 subs r3, r2, r3 + 801153e: 429a cmp r2, r3 + 8011540: db27 blt.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 8011542: 2b00 cmp r3, #0 + 8011544: bfbc itt lt + 8011546: 2302 movlt r3, #2 + 8011548: fb92 f3f3 sdivlt r3, r2, r3 + 801154c: 2500 movs r5, #0 + 801154e: 260e movs r6, #14 + 8011550: 4295 cmp r5, r2 + 8011552: dc1e bgt.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 8011554: fb06 4003 mla r0, r6, r3, r4 + 8011558: 8887 ldrh r7, [r0, #4] + 801155a: 42b9 cmp r1, r7 + 801155c: d01a beq.n 8011594 <_ZNK8touchgfx9ConstFont4findEt+0x78> + 801155e: d20d bcs.n 801157c <_ZNK8touchgfx9ConstFont4findEt+0x60> + 8011560: 1e5a subs r2, r3, #1 + 8011562: 4295 cmp r5, r2 + 8011564: dc15 bgt.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 8011566: f830 3c0a ldrh.w r3, [r0, #-10] + 801156a: 1a5b subs r3, r3, r1 + 801156c: 1ad3 subs r3, r2, r3 + 801156e: 429a cmp r2, r3 + 8011570: db0f blt.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 8011572: 429d cmp r5, r3 + 8011574: ddec ble.n 8011550 <_ZNK8touchgfx9ConstFont4findEt+0x34> + 8011576: 1953 adds r3, r2, r5 + 8011578: 105b asrs r3, r3, #1 + 801157a: e7e9 b.n 8011550 <_ZNK8touchgfx9ConstFont4findEt+0x34> + 801157c: 1c5d adds r5, r3, #1 + 801157e: 42aa cmp r2, r5 + 8011580: db07 blt.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 8011582: 8a43 ldrh r3, [r0, #18] + 8011584: 1acb subs r3, r1, r3 + 8011586: 442b add r3, r5 + 8011588: 429d cmp r5, r3 + 801158a: dc02 bgt.n 8011592 <_ZNK8touchgfx9ConstFont4findEt+0x76> + 801158c: 429a cmp r2, r3 + 801158e: dadf bge.n 8011550 <_ZNK8touchgfx9ConstFont4findEt+0x34> + 8011590: e7f1 b.n 8011576 <_ZNK8touchgfx9ConstFont4findEt+0x5a> + 8011592: 2000 movs r0, #0 + 8011594: bdf0 pop {r4, r5, r6, r7, pc} + +08011596 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh>: + 8011596: b5f8 push {r3, r4, r5, r6, r7, lr} + 8011598: 4604 mov r4, r0 + 801159a: 4617 mov r7, r2 + 801159c: 461e mov r6, r3 + 801159e: b911 cbnz r1, 80115a6 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0x10> + 80115a0: 2500 movs r5, #0 + 80115a2: 4628 mov r0, r5 + 80115a4: bdf8 pop {r3, r4, r5, r6, r7, pc} + 80115a6: 290a cmp r1, #10 + 80115a8: d0fa beq.n 80115a0 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0xa> + 80115aa: f64f 62ff movw r2, #65279 ; 0xfeff + 80115ae: 4291 cmp r1, r2 + 80115b0: d0f6 beq.n 80115a0 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0xa> + 80115b2: f242 020b movw r2, #8203 ; 0x200b + 80115b6: 4291 cmp r1, r2 + 80115b8: d0f2 beq.n 80115a0 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0xa> + 80115ba: f7ff ffaf bl 801151c <_ZNK8touchgfx9ConstFont4findEt> + 80115be: 4605 mov r5, r0 + 80115c0: b950 cbnz r0, 80115d8 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0x42> + 80115c2: 6823 ldr r3, [r4, #0] + 80115c4: 4620 mov r0, r4 + 80115c6: 691b ldr r3, [r3, #16] + 80115c8: 4798 blx r3 + 80115ca: 4601 mov r1, r0 + 80115cc: 4620 mov r0, r4 + 80115ce: f7ff ffa5 bl 801151c <_ZNK8touchgfx9ConstFont4findEt> + 80115d2: 4605 mov r5, r0 + 80115d4: 2800 cmp r0, #0 + 80115d6: d0e3 beq.n 80115a0 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0xa> + 80115d8: 6823 ldr r3, [r4, #0] + 80115da: 4629 mov r1, r5 + 80115dc: 4620 mov r0, r4 + 80115de: 6cdb ldr r3, [r3, #76] ; 0x4c + 80115e0: 4798 blx r3 + 80115e2: 6038 str r0, [r7, #0] + 80115e4: 6823 ldr r3, [r4, #0] + 80115e6: 4620 mov r0, r4 + 80115e8: 6b5b ldr r3, [r3, #52] ; 0x34 + 80115ea: 4798 blx r3 + 80115ec: 7030 strb r0, [r6, #0] + 80115ee: e7d8 b.n 80115a2 <_ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh+0xc> + +080115f0 <_ZN8touchgfx6memsetEPvhm>: + 80115f0: 4402 add r2, r0 + 80115f2: 4290 cmp r0, r2 + 80115f4: d002 beq.n 80115fc <_ZN8touchgfx6memsetEPvhm+0xc> + 80115f6: f800 1b01 strb.w r1, [r0], #1 + 80115fa: e7fa b.n 80115f2 <_ZN8touchgfx6memsetEPvhm+0x2> + 80115fc: 4770 bx lr + +080115fe <_ZN8touchgfx4clzuEm>: + 80115fe: 4603 mov r3, r0 + 8011600: b1c8 cbz r0, 8011636 <_ZN8touchgfx4clzuEm+0x38> + 8011602: 0c02 lsrs r2, r0, #16 + 8011604: 0412 lsls r2, r2, #16 + 8011606: b9a2 cbnz r2, 8011632 <_ZN8touchgfx4clzuEm+0x34> + 8011608: 0403 lsls r3, r0, #16 + 801160a: 2010 movs r0, #16 + 801160c: f013 4f7f tst.w r3, #4278190080 ; 0xff000000 + 8011610: bf04 itt eq + 8011612: 021b lsleq r3, r3, #8 + 8011614: 3008 addeq r0, #8 + 8011616: f013 4f70 tst.w r3, #4026531840 ; 0xf0000000 + 801161a: bf04 itt eq + 801161c: 011b lsleq r3, r3, #4 + 801161e: 3004 addeq r0, #4 + 8011620: f013 4f40 tst.w r3, #3221225472 ; 0xc0000000 + 8011624: bf04 itt eq + 8011626: 009b lsleq r3, r3, #2 + 8011628: 3002 addeq r0, #2 + 801162a: 2b00 cmp r3, #0 + 801162c: db04 blt.n 8011638 <_ZN8touchgfx4clzuEm+0x3a> + 801162e: 3001 adds r0, #1 + 8011630: 4770 bx lr + 8011632: 2000 movs r0, #0 + 8011634: e7ea b.n 801160c <_ZN8touchgfx4clzuEm+0xe> + 8011636: 2020 movs r0, #32 + 8011638: 4770 bx lr + +0801163a <_ZN8touchgfx7muldivuEmmmRm>: + 801163a: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801163e: 4680 mov r8, r0 + 8011640: 460f mov r7, r1 + 8011642: 4615 mov r5, r2 + 8011644: 461e mov r6, r3 + 8011646: f7ff ffda bl 80115fe <_ZN8touchgfx4clzuEm> + 801164a: b998 cbnz r0, 8011674 <_ZN8touchgfx7muldivuEmmmRm+0x3a> + 801164c: 4608 mov r0, r1 + 801164e: f7ff ffd6 bl 80115fe <_ZN8touchgfx4clzuEm> + 8011652: 2800 cmp r0, #0 + 8011654: dd08 ble.n 8011668 <_ZN8touchgfx7muldivuEmmmRm+0x2e> + 8011656: 4633 mov r3, r6 + 8011658: 462a mov r2, r5 + 801165a: 4641 mov r1, r8 + 801165c: 4638 mov r0, r7 + 801165e: f7ff ffec bl 801163a <_ZN8touchgfx7muldivuEmmmRm> + 8011662: b003 add sp, #12 + 8011664: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8011668: f04f 33ff mov.w r3, #4294967295 + 801166c: f06f 4000 mvn.w r0, #2147483648 ; 0x80000000 + 8011670: 6033 str r3, [r6, #0] + 8011672: e7f6 b.n 8011662 <_ZN8touchgfx7muldivuEmmmRm+0x28> + 8011674: fa31 f900 lsrs.w r9, r1, r0 + 8011678: fb01 f308 mul.w r3, r1, r8 + 801167c: d105 bne.n 801168a <_ZN8touchgfx7muldivuEmmmRm+0x50> + 801167e: fbb3 f0f5 udiv r0, r3, r5 + 8011682: fb05 3510 mls r5, r5, r0, r3 + 8011686: 6035 str r5, [r6, #0] + 8011688: e7eb b.n 8011662 <_ZN8touchgfx7muldivuEmmmRm+0x28> + 801168a: 2301 movs r3, #1 + 801168c: fa08 fb00 lsl.w fp, r8, r0 + 8011690: 462a mov r2, r5 + 8011692: 4641 mov r1, r8 + 8011694: fa03 f000 lsl.w r0, r3, r0 + 8011698: 4633 mov r3, r6 + 801169a: fbbb faf5 udiv sl, fp, r5 + 801169e: 3801 subs r0, #1 + 80116a0: fb09 f40a mul.w r4, r9, sl + 80116a4: 4038 ands r0, r7 + 80116a6: f7ff ffc8 bl 801163a <_ZN8touchgfx7muldivuEmmmRm> + 80116aa: 462a mov r2, r5 + 80116ac: 4607 mov r7, r0 + 80116ae: ab01 add r3, sp, #4 + 80116b0: fb05 b11a mls r1, r5, sl, fp + 80116b4: 4648 mov r0, r9 + 80116b6: f7ff ffc0 bl 801163a <_ZN8touchgfx7muldivuEmmmRm> + 80116ba: 9b01 ldr r3, [sp, #4] + 80116bc: 6832 ldr r2, [r6, #0] + 80116be: 441a add r2, r3 + 80116c0: fbb2 f3f5 udiv r3, r2, r5 + 80116c4: 441c add r4, r3 + 80116c6: fb05 2513 mls r5, r5, r3, r2 + 80116ca: 443c add r4, r7 + 80116cc: 4420 add r0, r4 + 80116ce: e7da b.n 8011686 <_ZN8touchgfx7muldivuEmmmRm+0x4c> + +080116d0 <_ZN8touchgfx6muldivElllRl>: + 80116d0: b573 push {r0, r1, r4, r5, r6, lr} + 80116d2: 2800 cmp r0, #0 + 80116d4: 461e mov r6, r3 + 80116d6: bfba itte lt + 80116d8: 4240 neglt r0, r0 + 80116da: f04f 34ff movlt.w r4, #4294967295 + 80116de: 2401 movge r4, #1 + 80116e0: 2900 cmp r1, #0 + 80116e2: bfbc itt lt + 80116e4: 4249 neglt r1, r1 + 80116e6: 4264 neglt r4, r4 + 80116e8: 2a00 cmp r2, #0 + 80116ea: bfb6 itet lt + 80116ec: 4265 neglt r5, r4 + 80116ee: 4625 movge r5, r4 + 80116f0: 4252 neglt r2, r2 + 80116f2: 4288 cmp r0, r1 + 80116f4: bfc2 ittt gt + 80116f6: 4603 movgt r3, r0 + 80116f8: 4608 movgt r0, r1 + 80116fa: 4619 movgt r1, r3 + 80116fc: ab01 add r3, sp, #4 + 80116fe: f7ff ff9c bl 801163a <_ZN8touchgfx7muldivuEmmmRm> + 8011702: 9b01 ldr r3, [sp, #4] + 8011704: 4368 muls r0, r5 + 8011706: 435c muls r4, r3 + 8011708: 6034 str r4, [r6, #0] + 801170a: b002 add sp, #8 + 801170c: bd70 pop {r4, r5, r6, pc} + +0801170e <_ZNK8touchgfx10ClickEvent12getEventTypeEv>: + 801170e: 2000 movs r0, #0 + 8011710: 4770 bx lr + +08011712 <_ZNK8touchgfx9DragEvent12getEventTypeEv>: + 8011712: 2001 movs r0, #1 + 8011714: 4770 bx lr + +08011716 <_ZNK8touchgfx12GestureEvent12getEventTypeEv>: + 8011716: 2002 movs r0, #2 + 8011718: 4770 bx lr + +0801171a <_ZN8touchgfx12GestureEventD1Ev>: + 801171a: 4770 bx lr + +0801171c <_ZN8touchgfx9DragEventD1Ev>: + 801171c: 4770 bx lr + +0801171e <_ZN8touchgfx10ClickEventD1Ev>: + 801171e: 4770 bx lr + +08011720 <_ZN8touchgfx10ClickEventD0Ev>: + 8011720: b510 push {r4, lr} + 8011722: 4604 mov r4, r0 + 8011724: 210c movs r1, #12 + 8011726: f00b faea bl 801ccfe <_ZdlPvj> + 801172a: 4620 mov r0, r4 + 801172c: bd10 pop {r4, pc} + +0801172e <_ZN8touchgfx9DragEventD0Ev>: + 801172e: b510 push {r4, lr} + 8011730: 4604 mov r4, r0 + 8011732: 2110 movs r1, #16 + 8011734: f00b fae3 bl 801ccfe <_ZdlPvj> + 8011738: 4620 mov r0, r4 + 801173a: bd10 pop {r4, pc} + +0801173c <_ZN8touchgfx12GestureEventD0Ev>: + 801173c: b510 push {r4, lr} + 801173e: 4604 mov r4, r0 + 8011740: 210c movs r1, #12 + 8011742: f00b fadc bl 801ccfe <_ZdlPvj> + 8011746: 4620 mov r0, r4 + 8011748: bd10 pop {r4, pc} + ... + +0801174c <_ZN8touchgfx6Screen18handleGestureEventERKNS_12GestureEventE>: + 801174c: b530 push {r4, r5, lr} + 801174e: 460d mov r5, r1 + 8011750: 6b01 ldr r1, [r0, #48] ; 0x30 + 8011752: b087 sub sp, #28 + 8011754: 4604 mov r4, r0 + 8011756: b301 cbz r1, 801179a <_ZN8touchgfx6Screen18handleGestureEventERKNS_12GestureEventE+0x4e> + 8011758: a801 add r0, sp, #4 + 801175a: f7ff feab bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 801175e: 892a ldrh r2, [r5, #8] + 8011760: f8bd 3004 ldrh.w r3, [sp, #4] + 8011764: 7928 ldrb r0, [r5, #4] + 8011766: 1ad2 subs r2, r2, r3 + 8011768: 8ea3 ldrh r3, [r4, #52] ; 0x34 + 801176a: f9b5 1006 ldrsh.w r1, [r5, #6] + 801176e: 441a add r2, r3 + 8011770: 896b ldrh r3, [r5, #10] + 8011772: f8bd 5006 ldrh.w r5, [sp, #6] + 8011776: f88d 0010 strb.w r0, [sp, #16] + 801177a: 1b5b subs r3, r3, r5 + 801177c: 8ee5 ldrh r5, [r4, #54] ; 0x36 + 801177e: 6b20 ldr r0, [r4, #48] ; 0x30 + 8011780: 442b add r3, r5 + 8011782: 4d07 ldr r5, [pc, #28] ; (80117a0 <_ZN8touchgfx6Screen18handleGestureEventERKNS_12GestureEventE+0x54>) + 8011784: f8ad 1012 strh.w r1, [sp, #18] + 8011788: a903 add r1, sp, #12 + 801178a: 9503 str r5, [sp, #12] + 801178c: f8ad 2014 strh.w r2, [sp, #20] + 8011790: f8ad 3016 strh.w r3, [sp, #22] + 8011794: 6803 ldr r3, [r0, #0] + 8011796: 6c9b ldr r3, [r3, #72] ; 0x48 + 8011798: 4798 blx r3 + 801179a: b007 add sp, #28 + 801179c: bd30 pop {r4, r5, pc} + 801179e: bf00 nop + 80117a0: 08020838 .word 0x08020838 + +080117a4 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE>: + 80117a4: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 80117a8: 6b03 ldr r3, [r0, #48] ; 0x30 + 80117aa: b08a sub sp, #40 ; 0x28 + 80117ac: 4604 mov r4, r0 + 80117ae: 460d mov r5, r1 + 80117b0: b113 cbz r3, 80117b8 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE+0x14> + 80117b2: 790b ldrb r3, [r1, #4] + 80117b4: 2b00 cmp r3, #0 + 80117b6: d044 beq.n 8011842 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE+0x9e> + 80117b8: f104 0804 add.w r8, r4, #4 + 80117bc: a803 add r0, sp, #12 + 80117be: 4641 mov r1, r8 + 80117c0: f7ff fe78 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 80117c4: 792b ldrb r3, [r5, #4] + 80117c6: f9bd 700c ldrsh.w r7, [sp, #12] + 80117ca: f9bd 600e ldrsh.w r6, [sp, #14] + 80117ce: b983 cbnz r3, 80117f2 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE+0x4e> + 80117d0: f104 0336 add.w r3, r4, #54 ; 0x36 + 80117d4: 892a ldrh r2, [r5, #8] + 80117d6: 88e9 ldrh r1, [r5, #6] + 80117d8: 4640 mov r0, r8 + 80117da: 1b92 subs r2, r2, r6 + 80117dc: 9301 str r3, [sp, #4] + 80117de: 1bc9 subs r1, r1, r7 + 80117e0: f104 0334 add.w r3, r4, #52 ; 0x34 + 80117e4: b212 sxth r2, r2 + 80117e6: 9300 str r3, [sp, #0] + 80117e8: b209 sxth r1, r1 + 80117ea: f104 0330 add.w r3, r4, #48 ; 0x30 + 80117ee: f7fb ff45 bl 800d67c <_ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_> + 80117f2: 6b21 ldr r1, [r4, #48] ; 0x30 + 80117f4: b329 cbz r1, 8011842 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE+0x9e> + 80117f6: a805 add r0, sp, #20 + 80117f8: f7ff fe5c bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 80117fc: f8bd 2014 ldrh.w r2, [sp, #20] + 8011800: 792b ldrb r3, [r5, #4] + 8011802: a907 add r1, sp, #28 + 8011804: 1abf subs r7, r7, r2 + 8011806: 88ea ldrh r2, [r5, #6] + 8011808: 6b20 ldr r0, [r4, #48] ; 0x30 + 801180a: 4417 add r7, r2 + 801180c: 8ea2 ldrh r2, [r4, #52] ; 0x34 + 801180e: f88d 3020 strb.w r3, [sp, #32] + 8011812: 4417 add r7, r2 + 8011814: f8bd 2016 ldrh.w r2, [sp, #22] + 8011818: 1ab6 subs r6, r6, r2 + 801181a: 892a ldrh r2, [r5, #8] + 801181c: f8ad 7022 strh.w r7, [sp, #34] ; 0x22 + 8011820: 4416 add r6, r2 + 8011822: 8ee2 ldrh r2, [r4, #54] ; 0x36 + 8011824: 4416 add r6, r2 + 8011826: 4a08 ldr r2, [pc, #32] ; (8011848 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE+0xa4>) + 8011828: f8ad 6024 strh.w r6, [sp, #36] ; 0x24 + 801182c: 2600 movs r6, #0 + 801182e: 9207 str r2, [sp, #28] + 8011830: f8ad 6026 strh.w r6, [sp, #38] ; 0x26 + 8011834: 6803 ldr r3, [r0, #0] + 8011836: 6c5b ldr r3, [r3, #68] ; 0x44 + 8011838: 4798 blx r3 + 801183a: 792b ldrb r3, [r5, #4] + 801183c: b10b cbz r3, 8011842 <_ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE+0x9e> + 801183e: e9c4 660c strd r6, r6, [r4, #48] ; 0x30 + 8011842: b00a add sp, #40 ; 0x28 + 8011844: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 8011848: 08020810 .word 0x08020810 + +0801184c <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE>: + 801184c: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 8011850: 460c mov r4, r1 + 8011852: 6b01 ldr r1, [r0, #48] ; 0x30 + 8011854: b088 sub sp, #32 + 8011856: 4605 mov r5, r0 + 8011858: 2900 cmp r1, #0 + 801185a: d06d beq.n 8011938 <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0xec> + 801185c: 4668 mov r0, sp + 801185e: f7ff fe29 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 8011862: 8ea9 ldrh r1, [r5, #52] ; 0x34 + 8011864: 88e3 ldrh r3, [r4, #6] + 8011866: f9bd 8000 ldrsh.w r8, [sp] + 801186a: 440b add r3, r1 + 801186c: f9bd 7002 ldrsh.w r7, [sp, #2] + 8011870: b21b sxth r3, r3 + 8011872: 4543 cmp r3, r8 + 8011874: db31 blt.n 80118da <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x8e> + 8011876: f8bd c004 ldrh.w ip, [sp, #4] + 801187a: 44c4 add ip, r8 + 801187c: fa0f fc8c sxth.w ip, ip + 8011880: 4563 cmp r3, ip + 8011882: da2a bge.n 80118da <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x8e> + 8011884: 8eea ldrh r2, [r5, #54] ; 0x36 + 8011886: 8926 ldrh r6, [r4, #8] + 8011888: 4416 add r6, r2 + 801188a: b236 sxth r6, r6 + 801188c: 42be cmp r6, r7 + 801188e: db24 blt.n 80118da <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x8e> + 8011890: f8bd 0006 ldrh.w r0, [sp, #6] + 8011894: 4438 add r0, r7 + 8011896: b200 sxth r0, r0 + 8011898: 4286 cmp r6, r0 + 801189a: da1e bge.n 80118da <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x8e> + 801189c: 8963 ldrh r3, [r4, #10] + 801189e: 4419 add r1, r3 + 80118a0: b209 sxth r1, r1 + 80118a2: 4541 cmp r1, r8 + 80118a4: db08 blt.n 80118b8 <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x6c> + 80118a6: 4561 cmp r1, ip + 80118a8: da06 bge.n 80118b8 <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x6c> + 80118aa: 89a3 ldrh r3, [r4, #12] + 80118ac: 441a add r2, r3 + 80118ae: b212 sxth r2, r2 + 80118b0: 42ba cmp r2, r7 + 80118b2: db01 blt.n 80118b8 <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x6c> + 80118b4: 4282 cmp r2, r0 + 80118b6: db10 blt.n 80118da <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0x8e> + 80118b8: 4b21 ldr r3, [pc, #132] ; (8011940 <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0xf4>) + 80118ba: a904 add r1, sp, #16 + 80118bc: 6b28 ldr r0, [r5, #48] ; 0x30 + 80118be: 9304 str r3, [sp, #16] + 80118c0: 2302 movs r3, #2 + 80118c2: f88d 3014 strb.w r3, [sp, #20] + 80118c6: 2300 movs r3, #0 + 80118c8: f8ad 3016 strh.w r3, [sp, #22] + 80118cc: f8ad 3018 strh.w r3, [sp, #24] + 80118d0: f8ad 301a strh.w r3, [sp, #26] + 80118d4: 6803 ldr r3, [r0, #0] + 80118d6: 6c5b ldr r3, [r3, #68] ; 0x44 + 80118d8: 4798 blx r3 + 80118da: 1d29 adds r1, r5, #4 + 80118dc: a802 add r0, sp, #8 + 80118de: f7ff fde9 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 80118e2: f8bd 3008 ldrh.w r3, [sp, #8] + 80118e6: 88e0 ldrh r0, [r4, #6] + 80118e8: eba3 0808 sub.w r8, r3, r8 + 80118ec: f8bd 300a ldrh.w r3, [sp, #10] + 80118f0: 7921 ldrb r1, [r4, #4] + 80118f2: fa1f f888 uxth.w r8, r8 + 80118f6: 1bdf subs r7, r3, r7 + 80118f8: f8b5 c034 ldrh.w ip, [r5, #52] ; 0x34 + 80118fc: b2bb uxth r3, r7 + 80118fe: 4440 add r0, r8 + 8011900: 8922 ldrh r2, [r4, #8] + 8011902: 8967 ldrh r7, [r4, #10] + 8011904: 4460 add r0, ip + 8011906: 89a4 ldrh r4, [r4, #12] + 8011908: 441a add r2, r3 + 801190a: 8eee ldrh r6, [r5, #54] ; 0x36 + 801190c: 44b8 add r8, r7 + 801190e: 4423 add r3, r4 + 8011910: f8ad 0016 strh.w r0, [sp, #22] + 8011914: 4432 add r2, r6 + 8011916: 44e0 add r8, ip + 8011918: 4433 add r3, r6 + 801191a: 4c0a ldr r4, [pc, #40] ; (8011944 <_ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE+0xf8>) + 801191c: 6b28 ldr r0, [r5, #48] ; 0x30 + 801191e: f88d 1014 strb.w r1, [sp, #20] + 8011922: a904 add r1, sp, #16 + 8011924: 9404 str r4, [sp, #16] + 8011926: f8ad 2018 strh.w r2, [sp, #24] + 801192a: f8ad 801a strh.w r8, [sp, #26] + 801192e: f8ad 301c strh.w r3, [sp, #28] + 8011932: 6803 ldr r3, [r0, #0] + 8011934: 6cdb ldr r3, [r3, #76] ; 0x4c + 8011936: 4798 blx r3 + 8011938: b008 add sp, #32 + 801193a: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 801193e: bf00 nop + 8011940: 08020810 .word 0x08020810 + 8011944: 08020824 .word 0x08020824 + +08011948 <_ZN8touchgfx8Drawable20getCachedVisibleRectEv>: + 8011948: b537 push {r0, r1, r2, r4, r5, lr} + 801194a: 4604 mov r4, r0 + 801194c: f934 2f0c ldrsh.w r2, [r4, #12]! + 8011950: 3201 adds r2, #1 + 8011952: d112 bne.n 801197a <_ZN8touchgfx8Drawable20getCachedVisibleRectEv+0x32> + 8011954: 2500 movs r5, #0 + 8011956: f9b0 1008 ldrsh.w r1, [r0, #8] + 801195a: f9b0 200a ldrsh.w r2, [r0, #10] + 801195e: 6803 ldr r3, [r0, #0] + 8011960: 9500 str r5, [sp, #0] + 8011962: 466d mov r5, sp + 8011964: f8ad 1004 strh.w r1, [sp, #4] + 8011968: f8ad 2006 strh.w r2, [sp, #6] + 801196c: 4629 mov r1, r5 + 801196e: 6a9b ldr r3, [r3, #40] ; 0x28 + 8011970: 4798 blx r3 + 8011972: e895 0003 ldmia.w r5, {r0, r1} + 8011976: e884 0003 stmia.w r4, {r0, r1} + 801197a: 4620 mov r0, r4 + 801197c: b003 add sp, #12 + 801197e: bd30 pop {r4, r5, pc} + +08011980 <_ZN8touchgfx8Drawable13getCachedAbsXEv>: + 8011980: b513 push {r0, r1, r4, lr} + 8011982: f9b0 3020 ldrsh.w r3, [r0, #32] + 8011986: 4604 mov r4, r0 + 8011988: 3301 adds r3, #1 + 801198a: d109 bne.n 80119a0 <_ZN8touchgfx8Drawable13getCachedAbsXEv+0x20> + 801198c: 4601 mov r1, r0 + 801198e: 4668 mov r0, sp + 8011990: f7ff fd90 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 8011994: f8bd 3000 ldrh.w r3, [sp] + 8011998: 8423 strh r3, [r4, #32] + 801199a: f8bd 3002 ldrh.w r3, [sp, #2] + 801199e: 8463 strh r3, [r4, #34] ; 0x22 + 80119a0: f9b4 0020 ldrsh.w r0, [r4, #32] + 80119a4: b002 add sp, #8 + 80119a6: bd10 pop {r4, pc} + +080119a8 <_ZN8touchgfx8Drawable13getCachedAbsYEv>: + 80119a8: b513 push {r0, r1, r4, lr} + 80119aa: f9b0 3022 ldrsh.w r3, [r0, #34] ; 0x22 + 80119ae: 4604 mov r4, r0 + 80119b0: 3301 adds r3, #1 + 80119b2: d109 bne.n 80119c8 <_ZN8touchgfx8Drawable13getCachedAbsYEv+0x20> + 80119b4: 4601 mov r1, r0 + 80119b6: 4668 mov r0, sp + 80119b8: f7ff fd7c bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 80119bc: f8bd 3000 ldrh.w r3, [sp] + 80119c0: 8423 strh r3, [r4, #32] + 80119c2: f8bd 3002 ldrh.w r3, [sp, #2] + 80119c6: 8463 strh r3, [r4, #34] ; 0x22 + 80119c8: f9b4 0022 ldrsh.w r0, [r4, #34] ; 0x22 + 80119cc: b002 add sp, #8 + 80119ce: bd10 pop {r4, pc} + +080119d0 <_ZN8touchgfx6ScreenC1Ev>: + 80119d0: b570 push {r4, r5, r6, lr} + 80119d2: 4b17 ldr r3, [pc, #92] ; (8011a30 <_ZN8touchgfx6ScreenC1Ev+0x60>) + 80119d4: 4605 mov r5, r0 + 80119d6: 4a17 ldr r2, [pc, #92] ; (8011a34 <_ZN8touchgfx6ScreenC1Ev+0x64>) + 80119d8: 2101 movs r1, #1 + 80119da: f845 3b04 str.w r3, [r5], #4 + 80119de: 2300 movs r3, #0 + 80119e0: 6042 str r2, [r0, #4] + 80119e2: 4604 mov r4, r0 + 80119e4: 8103 strh r3, [r0, #8] + 80119e6: 8143 strh r3, [r0, #10] + 80119e8: 8183 strh r3, [r0, #12] + 80119ea: 81c3 strh r3, [r0, #14] + 80119ec: 8203 strh r3, [r0, #16] + 80119ee: 8243 strh r3, [r0, #18] + 80119f0: 8283 strh r3, [r0, #20] + 80119f2: 82c3 strh r3, [r0, #22] + 80119f4: 6203 str r3, [r0, #32] + 80119f6: 8483 strh r3, [r0, #36] ; 0x24 + 80119f8: 84c3 strh r3, [r0, #38] ; 0x26 + 80119fa: f880 3028 strb.w r3, [r0, #40] ; 0x28 + 80119fe: 6343 str r3, [r0, #52] ; 0x34 + 8011a00: f880 1029 strb.w r1, [r0, #41] ; 0x29 + 8011a04: f880 1038 strb.w r1, [r0, #56] ; 0x38 + 8011a08: e9c0 3306 strd r3, r3, [r0, #24] + 8011a0c: e9c0 330b strd r3, r3, [r0, #44] ; 0x2c + 8011a10: 4b09 ldr r3, [pc, #36] ; (8011a38 <_ZN8touchgfx6ScreenC1Ev+0x68>) + 8011a12: 4628 mov r0, r5 + 8011a14: f9b3 6000 ldrsh.w r6, [r3] + 8011a18: 6b93 ldr r3, [r2, #56] ; 0x38 + 8011a1a: 4a08 ldr r2, [pc, #32] ; (8011a3c <_ZN8touchgfx6ScreenC1Ev+0x6c>) + 8011a1c: f9b2 1000 ldrsh.w r1, [r2] + 8011a20: 4798 blx r3 + 8011a22: 6863 ldr r3, [r4, #4] + 8011a24: 4628 mov r0, r5 + 8011a26: 4631 mov r1, r6 + 8011a28: 6bdb ldr r3, [r3, #60] ; 0x3c + 8011a2a: 4798 blx r3 + 8011a2c: 4620 mov r0, r4 + 8011a2e: bd70 pop {r4, r5, r6, pc} + 8011a30: 0802084c .word 0x0802084c + 8011a34: 0801f654 .word 0x0801f654 + 8011a38: 240c3d38 .word 0x240c3d38 + 8011a3c: 240c3d36 .word 0x240c3d36 + +08011a40 <_ZN8touchgfx6Screen4drawEv>: + 8011a40: 4b09 ldr r3, [pc, #36] ; (8011a68 <_ZN8touchgfx6Screen4drawEv+0x28>) + 8011a42: b507 push {r0, r1, r2, lr} + 8011a44: f9b3 2000 ldrsh.w r2, [r3] + 8011a48: 2100 movs r1, #0 + 8011a4a: 4b08 ldr r3, [pc, #32] ; (8011a6c <_ZN8touchgfx6Screen4drawEv+0x2c>) + 8011a4c: 9100 str r1, [sp, #0] + 8011a4e: 4669 mov r1, sp + 8011a50: f9b3 3000 ldrsh.w r3, [r3] + 8011a54: f8ad 2004 strh.w r2, [sp, #4] + 8011a58: f8ad 3006 strh.w r3, [sp, #6] + 8011a5c: 6803 ldr r3, [r0, #0] + 8011a5e: 689b ldr r3, [r3, #8] + 8011a60: 4798 blx r3 + 8011a62: b003 add sp, #12 + 8011a64: f85d fb04 ldr.w pc, [sp], #4 + 8011a68: 240c3d36 .word 0x240c3d36 + 8011a6c: 240c3d38 .word 0x240c3d38 + +08011a70 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE>: + 8011a70: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8011a74: f9b1 3004 ldrsh.w r3, [r1, #4] + 8011a78: b089 sub sp, #36 ; 0x24 + 8011a7a: 4680 mov r8, r0 + 8011a7c: 460c mov r4, r1 + 8011a7e: 2b00 cmp r3, #0 + 8011a80: 4615 mov r5, r2 + 8011a82: dd0e ble.n 8011aa2 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x32> + 8011a84: f9b1 3006 ldrsh.w r3, [r1, #6] + 8011a88: 2b00 cmp r3, #0 + 8011a8a: dd0a ble.n 8011aa2 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x32> + 8011a8c: 4628 mov r0, r5 + 8011a8e: f7ff ff5b bl 8011948 <_ZN8touchgfx8Drawable20getCachedVisibleRectEv> + 8011a92: 4621 mov r1, r4 + 8011a94: f7fd fa7a bl 800ef8c <_ZNK8touchgfx4Rect9intersectERKS0_> + 8011a98: 69eb ldr r3, [r5, #28] + 8011a9a: b928 cbnz r0, 8011aa8 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x38> + 8011a9c: 461d mov r5, r3 + 8011a9e: 2b00 cmp r3, #0 + 8011aa0: d1f4 bne.n 8011a8c <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1c> + 8011aa2: b009 add sp, #36 ; 0x24 + 8011aa4: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8011aa8: ae04 add r6, sp, #16 + 8011aaa: 2b00 cmp r3, #0 + 8011aac: f000 80b5 beq.w 8011c1a <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1aa> + 8011ab0: 682b ldr r3, [r5, #0] + 8011ab2: 4629 mov r1, r5 + 8011ab4: a802 add r0, sp, #8 + 8011ab6: 68db ldr r3, [r3, #12] + 8011ab8: 4798 blx r3 + 8011aba: 4628 mov r0, r5 + 8011abc: f7ff ff60 bl 8011980 <_ZN8touchgfx8Drawable13getCachedAbsXEv> + 8011ac0: f8bd 7008 ldrh.w r7, [sp, #8] + 8011ac4: 4407 add r7, r0 + 8011ac6: 4628 mov r0, r5 + 8011ac8: f7ff ff6e bl 80119a8 <_ZN8touchgfx8Drawable13getCachedAbsYEv> + 8011acc: f8bd 300a ldrh.w r3, [sp, #10] + 8011ad0: f9bd 200c ldrsh.w r2, [sp, #12] + 8011ad4: b23f sxth r7, r7 + 8011ad6: 4418 add r0, r3 + 8011ad8: f9bd 300e ldrsh.w r3, [sp, #14] + 8011adc: 4621 mov r1, r4 + 8011ade: f8ad 2014 strh.w r2, [sp, #20] + 8011ae2: f8ad 0012 strh.w r0, [sp, #18] + 8011ae6: 4630 mov r0, r6 + 8011ae8: f8ad 3016 strh.w r3, [sp, #22] + 8011aec: f8ad 7010 strh.w r7, [sp, #16] + 8011af0: f7fb fea6 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 8011af4: 4628 mov r0, r5 + 8011af6: f7ff ff27 bl 8011948 <_ZN8touchgfx8Drawable20getCachedVisibleRectEv> + 8011afa: ab06 add r3, sp, #24 + 8011afc: 4602 mov r2, r0 + 8011afe: e896 0003 ldmia.w r6, {r0, r1} + 8011b02: e883 0003 stmia.w r3, {r0, r1} + 8011b06: 4611 mov r1, r2 + 8011b08: 4618 mov r0, r3 + 8011b0a: f7fb fe99 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 8011b0e: f9bd 3018 ldrsh.w r3, [sp, #24] + 8011b12: f9b4 1000 ldrsh.w r1, [r4] + 8011b16: f9bd a01a ldrsh.w sl, [sp, #26] + 8011b1a: 4299 cmp r1, r3 + 8011b1c: f9bd b01c ldrsh.w fp, [sp, #28] + 8011b20: f9bd 901e ldrsh.w r9, [sp, #30] + 8011b24: d10b bne.n 8011b3e <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0xce> + 8011b26: f9b4 2002 ldrsh.w r2, [r4, #2] + 8011b2a: 4552 cmp r2, sl + 8011b2c: d107 bne.n 8011b3e <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0xce> + 8011b2e: f9b4 2004 ldrsh.w r2, [r4, #4] + 8011b32: 455a cmp r2, fp + 8011b34: d103 bne.n 8011b3e <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0xce> + 8011b36: f9b4 2006 ldrsh.w r2, [r4, #6] + 8011b3a: 454a cmp r2, r9 + 8011b3c: d06d beq.n 8011c1a <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1aa> + 8011b3e: f1bb 0f00 cmp.w fp, #0 + 8011b42: dd65 ble.n 8011c10 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1a0> + 8011b44: f1b9 0f00 cmp.w r9, #0 + 8011b48: dd62 ble.n 8011c10 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1a0> + 8011b4a: f9b4 2002 ldrsh.w r2, [r4, #2] + 8011b4e: fa1f f08a uxth.w r0, sl + 8011b52: 4552 cmp r2, sl + 8011b54: 9000 str r0, [sp, #0] + 8011b56: da12 bge.n 8011b7e <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x10e> + 8011b58: 9301 str r3, [sp, #4] + 8011b5a: 9b00 ldr r3, [sp, #0] + 8011b5c: f9b4 0004 ldrsh.w r0, [r4, #4] + 8011b60: f8ad 2012 strh.w r2, [sp, #18] + 8011b64: 1a9a subs r2, r3, r2 + 8011b66: f8ad 1010 strh.w r1, [sp, #16] + 8011b6a: 4631 mov r1, r6 + 8011b6c: f8ad 0014 strh.w r0, [sp, #20] + 8011b70: 4640 mov r0, r8 + 8011b72: f8ad 2016 strh.w r2, [sp, #22] + 8011b76: 69ea ldr r2, [r5, #28] + 8011b78: f7ff ff7a bl 8011a70 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE> + 8011b7c: 9b01 ldr r3, [sp, #4] + 8011b7e: f9b4 2000 ldrsh.w r2, [r4] + 8011b82: b29f uxth r7, r3 + 8011b84: 429a cmp r2, r3 + 8011b86: da0d bge.n 8011ba4 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x134> + 8011b88: f8ad 2010 strh.w r2, [sp, #16] + 8011b8c: 1aba subs r2, r7, r2 + 8011b8e: f8ad a012 strh.w sl, [sp, #18] + 8011b92: 4631 mov r1, r6 + 8011b94: f8ad 2014 strh.w r2, [sp, #20] + 8011b98: 4640 mov r0, r8 + 8011b9a: f8ad 9016 strh.w r9, [sp, #22] + 8011b9e: 69ea ldr r2, [r5, #28] + 8011ba0: f7ff ff66 bl 8011a70 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE> + 8011ba4: 8822 ldrh r2, [r4, #0] + 8011ba6: 445f add r7, fp + 8011ba8: 88a3 ldrh r3, [r4, #4] + 8011baa: b2bf uxth r7, r7 + 8011bac: 4413 add r3, r2 + 8011bae: b23a sxth r2, r7 + 8011bb0: b29b uxth r3, r3 + 8011bb2: b219 sxth r1, r3 + 8011bb4: 4291 cmp r1, r2 + 8011bb6: dd0d ble.n 8011bd4 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x164> + 8011bb8: 1bdb subs r3, r3, r7 + 8011bba: f8ad 2010 strh.w r2, [sp, #16] + 8011bbe: f8ad a012 strh.w sl, [sp, #18] + 8011bc2: 4631 mov r1, r6 + 8011bc4: f8ad 3014 strh.w r3, [sp, #20] + 8011bc8: 4640 mov r0, r8 + 8011bca: f8ad 9016 strh.w r9, [sp, #22] + 8011bce: 69ea ldr r2, [r5, #28] + 8011bd0: f7ff ff4e bl 8011a70 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE> + 8011bd4: 88e2 ldrh r2, [r4, #6] + 8011bd6: 8863 ldrh r3, [r4, #2] + 8011bd8: 4413 add r3, r2 + 8011bda: 9a00 ldr r2, [sp, #0] + 8011bdc: 444a add r2, r9 + 8011bde: b29b uxth r3, r3 + 8011be0: fa1f f982 uxth.w r9, r2 + 8011be4: b219 sxth r1, r3 + 8011be6: fa0f f289 sxth.w r2, r9 + 8011bea: 428a cmp r2, r1 + 8011bec: da15 bge.n 8011c1a <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1aa> + 8011bee: f9b4 1004 ldrsh.w r1, [r4, #4] + 8011bf2: eba3 0309 sub.w r3, r3, r9 + 8011bf6: f9b4 0000 ldrsh.w r0, [r4] + 8011bfa: f8ad 1014 strh.w r1, [sp, #20] + 8011bfe: 4631 mov r1, r6 + 8011c00: f8ad 0010 strh.w r0, [sp, #16] + 8011c04: f8ad 2012 strh.w r2, [sp, #18] + 8011c08: f8ad 3016 strh.w r3, [sp, #22] + 8011c0c: 69ea ldr r2, [r5, #28] + 8011c0e: e001 b.n 8011c14 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x1a4> + 8011c10: 69ea ldr r2, [r5, #28] + 8011c12: 4621 mov r1, r4 + 8011c14: 4640 mov r0, r8 + 8011c16: f7ff ff2b bl 8011a70 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE> + 8011c1a: 4628 mov r0, r5 + 8011c1c: f7ff fe94 bl 8011948 <_ZN8touchgfx8Drawable20getCachedVisibleRectEv> + 8011c20: 6861 ldr r1, [r4, #4] + 8011c22: 4602 mov r2, r0 + 8011c24: 4633 mov r3, r6 + 8011c26: 6820 ldr r0, [r4, #0] + 8011c28: c303 stmia r3!, {r0, r1} + 8011c2a: 4611 mov r1, r2 + 8011c2c: 4630 mov r0, r6 + 8011c2e: f7fb fe07 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 8011c32: f9bd 3014 ldrsh.w r3, [sp, #20] + 8011c36: 2b00 cmp r3, #0 + 8011c38: f77f af33 ble.w 8011aa2 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x32> + 8011c3c: f9bd 3016 ldrsh.w r3, [sp, #22] + 8011c40: 2b00 cmp r3, #0 + 8011c42: f77f af2e ble.w 8011aa2 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x32> + 8011c46: 4628 mov r0, r5 + 8011c48: f7ff fe9a bl 8011980 <_ZN8touchgfx8Drawable13getCachedAbsXEv> + 8011c4c: f8bd 3010 ldrh.w r3, [sp, #16] + 8011c50: 1a18 subs r0, r3, r0 + 8011c52: f8ad 0010 strh.w r0, [sp, #16] + 8011c56: 4628 mov r0, r5 + 8011c58: f7ff fea6 bl 80119a8 <_ZN8touchgfx8Drawable13getCachedAbsYEv> + 8011c5c: f8bd 3012 ldrh.w r3, [sp, #18] + 8011c60: 4631 mov r1, r6 + 8011c62: 1a18 subs r0, r3, r0 + 8011c64: f8ad 0012 strh.w r0, [sp, #18] + 8011c68: 4628 mov r0, r5 + 8011c6a: 682b ldr r3, [r5, #0] + 8011c6c: 689b ldr r3, [r3, #8] + 8011c6e: 4798 blx r3 + 8011c70: e717 b.n 8011aa2 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE+0x32> + +08011c72 <_ZN8touchgfx6Screen9startSMOCERKNS_4RectE>: + 8011c72: b570 push {r4, r5, r6, lr} + 8011c74: 1d06 adds r6, r0, #4 + 8011c76: b086 sub sp, #24 + 8011c78: 460c mov r4, r1 + 8011c7a: 2300 movs r3, #0 + 8011c7c: 4631 mov r1, r6 + 8011c7e: 4605 mov r5, r0 + 8011c80: a802 add r0, sp, #8 + 8011c82: 9301 str r3, [sp, #4] + 8011c84: f7ff fc16 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 8011c88: f8bd 3008 ldrh.w r3, [sp, #8] + 8011c8c: 8822 ldrh r2, [r4, #0] + 8011c8e: f8bd 100a ldrh.w r1, [sp, #10] + 8011c92: 1ad2 subs r2, r2, r3 + 8011c94: 8863 ldrh r3, [r4, #2] + 8011c96: f9b4 0004 ldrsh.w r0, [r4, #4] + 8011c9a: 1a5b subs r3, r3, r1 + 8011c9c: f9b4 1006 ldrsh.w r1, [r4, #6] + 8011ca0: f8ad 2010 strh.w r2, [sp, #16] + 8011ca4: aa01 add r2, sp, #4 + 8011ca6: f8ad 0014 strh.w r0, [sp, #20] + 8011caa: 4630 mov r0, r6 + 8011cac: f8ad 1016 strh.w r1, [sp, #22] + 8011cb0: a904 add r1, sp, #16 + 8011cb2: f8ad 3012 strh.w r3, [sp, #18] + 8011cb6: f7fb fe9b bl 800d9f0 <_ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE> + 8011cba: 9a01 ldr r2, [sp, #4] + 8011cbc: b11a cbz r2, 8011cc6 <_ZN8touchgfx6Screen9startSMOCERKNS_4RectE+0x54> + 8011cbe: 4621 mov r1, r4 + 8011cc0: 4628 mov r0, r5 + 8011cc2: f7ff fed5 bl 8011a70 <_ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE> + 8011cc6: b006 add sp, #24 + 8011cc8: bd70 pop {r4, r5, r6, pc} + +08011cca <_ZN8touchgfx6Screen4drawERNS_4RectE>: + 8011cca: 4602 mov r2, r0 + 8011ccc: b530 push {r4, r5, lr} + 8011cce: 4604 mov r4, r0 + 8011cd0: b085 sub sp, #20 + 8011cd2: f852 0f08 ldr.w r0, [r2, #8]! + 8011cd6: 460d mov r5, r1 + 8011cd8: 466b mov r3, sp + 8011cda: 6851 ldr r1, [r2, #4] + 8011cdc: c303 stmia r3!, {r0, r1} + 8011cde: 4629 mov r1, r5 + 8011ce0: 4668 mov r0, sp + 8011ce2: f7fb fdad bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 8011ce6: f894 3038 ldrb.w r3, [r4, #56] ; 0x38 + 8011cea: b12b cbz r3, 8011cf8 <_ZN8touchgfx6Screen4drawERNS_4RectE+0x2e> + 8011cec: 4669 mov r1, sp + 8011cee: 4620 mov r0, r4 + 8011cf0: f7ff ffbf bl 8011c72 <_ZN8touchgfx6Screen9startSMOCERKNS_4RectE> + 8011cf4: b005 add sp, #20 + 8011cf6: bd30 pop {r4, r5, pc} + 8011cf8: 3404 adds r4, #4 + 8011cfa: a802 add r0, sp, #8 + 8011cfc: 4621 mov r1, r4 + 8011cfe: f7ff fbd9 bl 80114b4 <_ZNK8touchgfx8Drawable15getAbsoluteRectEv> + 8011d02: f8bd 3000 ldrh.w r3, [sp] + 8011d06: f8bd 2008 ldrh.w r2, [sp, #8] + 8011d0a: 4669 mov r1, sp + 8011d0c: 4620 mov r0, r4 + 8011d0e: 1a9b subs r3, r3, r2 + 8011d10: f8bd 200a ldrh.w r2, [sp, #10] + 8011d14: f8ad 3000 strh.w r3, [sp] + 8011d18: f8bd 3002 ldrh.w r3, [sp, #2] + 8011d1c: 1a9b subs r3, r3, r2 + 8011d1e: f8ad 3002 strh.w r3, [sp, #2] + 8011d22: f7fb fe2c bl 800d97e <_ZNK8touchgfx9Container4drawERKNS_4RectE> + 8011d26: e7e5 b.n 8011cf4 <_ZN8touchgfx6Screen4drawERNS_4RectE+0x2a> + +08011d28 <_ZN8touchgfx6Screen14bindTransitionERNS_10TransitionE>: + 8011d28: 460b mov r3, r1 + 8011d2a: 680a ldr r2, [r1, #0] + 8011d2c: 1d01 adds r1, r0, #4 + 8011d2e: 6992 ldr r2, [r2, #24] + 8011d30: 4618 mov r0, r3 + 8011d32: 4710 bx r2 + +08011d34 <_ZN8touchgfx12TextProviderC1Ev>: + 8011d34: b538 push {r3, r4, r5, lr} + 8011d36: 2500 movs r5, #0 + 8011d38: 2302 movs r3, #2 + 8011d3a: 4604 mov r4, r0 + 8011d3c: 220e movs r2, #14 + 8011d3e: 7403 strb r3, [r0, #16] + 8011d40: 4629 mov r1, r5 + 8011d42: 6145 str r5, [r0, #20] + 8011d44: 7605 strb r5, [r0, #24] + 8011d46: 83c5 strh r5, [r0, #30] + 8011d48: 8405 strh r5, [r0, #32] + 8011d4a: 86c5 strh r5, [r0, #54] ; 0x36 + 8011d4c: 8705 strh r5, [r0, #56] ; 0x38 + 8011d4e: 87c5 strh r5, [r0, #62] ; 0x3e + 8011d50: f8a0 5040 strh.w r5, [r0, #64] ; 0x40 + 8011d54: e9c0 5500 strd r5, r5, [r0] + 8011d58: e9c0 5511 strd r5, r5, [r0, #68] ; 0x44 + 8011d5c: 304c adds r0, #76 ; 0x4c + 8011d5e: f00b f87b bl 801ce58 + 8011d62: 2301 movs r3, #1 + 8011d64: 4620 mov r0, r4 + 8011d66: f8a4 505a strh.w r5, [r4, #90] ; 0x5a + 8011d6a: f8a4 505c strh.w r5, [r4, #92] ; 0x5c + 8011d6e: f8a4 505e strh.w r5, [r4, #94] ; 0x5e + 8011d72: f884 3060 strb.w r3, [r4, #96] ; 0x60 + 8011d76: f884 5061 strb.w r5, [r4, #97] ; 0x61 + 8011d7a: f7f9 f909 bl 800af90 <_ZN8touchgfx12TextProvider18initializeInternalEv> + 8011d7e: 4620 mov r0, r4 + 8011d80: bd38 pop {r3, r4, r5, pc} + +08011d82 <_ZN8touchgfx12TextProvider19getNextCharInternalEv>: + 8011d82: b530 push {r4, r5, lr} + 8011d84: 2500 movs r5, #0 + 8011d86: 2401 movs r4, #1 + 8011d88: 6843 ldr r3, [r0, #4] + 8011d8a: b913 cbnz r3, 8011d92 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x10> + 8011d8c: 6803 ldr r3, [r0, #0] + 8011d8e: b313 cbz r3, 8011dd6 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x54> + 8011d90: 6043 str r3, [r0, #4] + 8011d92: 7e03 ldrb r3, [r0, #24] + 8011d94: b143 cbz r3, 8011da8 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x26> + 8011d96: 6943 ldr r3, [r0, #20] + 8011d98: b12b cbz r3, 8011da6 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x24> + 8011d9a: 881a ldrh r2, [r3, #0] + 8011d9c: b11a cbz r2, 8011da6 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x24> + 8011d9e: 1c9a adds r2, r3, #2 + 8011da0: 6142 str r2, [r0, #20] + 8011da2: 8818 ldrh r0, [r3, #0] + 8011da4: bd30 pop {r4, r5, pc} + 8011da6: 7605 strb r5, [r0, #24] + 8011da8: 6843 ldr r3, [r0, #4] + 8011daa: 8819 ldrh r1, [r3, #0] + 8011dac: b199 cbz r1, 8011dd6 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x54> + 8011dae: 1c9a adds r2, r3, #2 + 8011db0: 2902 cmp r1, #2 + 8011db2: 6042 str r2, [r0, #4] + 8011db4: d1f5 bne.n 8011da2 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x20> + 8011db6: 7c03 ldrb r3, [r0, #16] + 8011db8: 2b01 cmp r3, #1 + 8011dba: d8e5 bhi.n 8011d88 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x6> + 8011dbc: 1c5a adds r2, r3, #1 + 8011dbe: 3302 adds r3, #2 + 8011dc0: 7402 strb r2, [r0, #16] + 8011dc2: f850 3023 ldr.w r3, [r0, r3, lsl #2] + 8011dc6: 6143 str r3, [r0, #20] + 8011dc8: 2b00 cmp r3, #0 + 8011dca: d0dd beq.n 8011d88 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x6> + 8011dcc: 881b ldrh r3, [r3, #0] + 8011dce: 2b00 cmp r3, #0 + 8011dd0: d0da beq.n 8011d88 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x6> + 8011dd2: 7604 strb r4, [r0, #24] + 8011dd4: e7d8 b.n 8011d88 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x6> + 8011dd6: 2000 movs r0, #0 + 8011dd8: e7e4 b.n 8011da4 <_ZN8touchgfx12TextProvider19getNextCharInternalEv+0x22> + +08011dda <_ZN8touchgfx12TextProvider10initializeEPKtSt9__va_listS2_PKNS_24FontContextualFormsTableE>: + 8011dda: 6001 str r1, [r0, #0] + 8011ddc: 2100 movs r1, #0 + 8011dde: b430 push {r4, r5} + 8011de0: 6041 str r1, [r0, #4] + 8011de2: 6815 ldr r5, [r2, #0] + 8011de4: 6085 str r5, [r0, #8] + 8011de6: 6852 ldr r2, [r2, #4] + 8011de8: 6443 str r3, [r0, #68] ; 0x44 + 8011dea: 9b02 ldr r3, [sp, #8] + 8011dec: 60c2 str r2, [r0, #12] + 8011dee: 7401 strb r1, [r0, #16] + 8011df0: 6141 str r1, [r0, #20] + 8011df2: 7601 strb r1, [r0, #24] + 8011df4: 8701 strh r1, [r0, #56] ; 0x38 + 8011df6: 8401 strh r1, [r0, #32] + 8011df8: f8a0 1040 strh.w r1, [r0, #64] ; 0x40 + 8011dfc: 6483 str r3, [r0, #72] ; 0x48 + 8011dfe: bc30 pop {r4, r5} + 8011e00: f7f9 b8c6 b.w 800af90 <_ZN8touchgfx12TextProvider18initializeInternalEv> + +08011e04 <_ZN8touchgfx12TextProvider16adjustHindiGlyphEPKNS_9GlyphNodeE>: + 8011e04: b5f0 push {r4, r5, r6, r7, lr} + 8011e06: 4605 mov r5, r0 + 8011e08: 4608 mov r0, r1 + 8011e0a: b1f1 cbz r1, 8011e4a <_ZN8touchgfx12TextProvider16adjustHindiGlyphEPKNS_9GlyphNodeE+0x46> + 8011e0c: f105 044c add.w r4, r5, #76 ; 0x4c + 8011e10: 460b mov r3, r1 + 8011e12: f101 0708 add.w r7, r1, #8 + 8011e16: 4622 mov r2, r4 + 8011e18: 6818 ldr r0, [r3, #0] + 8011e1a: 3308 adds r3, #8 + 8011e1c: f853 1c04 ldr.w r1, [r3, #-4] + 8011e20: 4626 mov r6, r4 + 8011e22: 42bb cmp r3, r7 + 8011e24: c603 stmia r6!, {r0, r1} + 8011e26: 4634 mov r4, r6 + 8011e28: d1f6 bne.n 8011e18 <_ZN8touchgfx12TextProvider16adjustHindiGlyphEPKNS_9GlyphNodeE+0x14> + 8011e2a: 6818 ldr r0, [r3, #0] + 8011e2c: 6030 str r0, [r6, #0] + 8011e2e: 4610 mov r0, r2 + 8011e30: 889b ldrh r3, [r3, #4] + 8011e32: 80b3 strh r3, [r6, #4] + 8011e34: f895 3059 ldrb.w r3, [r5, #89] ; 0x59 + 8011e38: 015b lsls r3, r3, #5 + 8011e3a: f403 7180 and.w r1, r3, #256 ; 0x100 + 8011e3e: f895 3052 ldrb.w r3, [r5, #82] ; 0x52 + 8011e42: 430b orrs r3, r1 + 8011e44: 425b negs r3, r3 + 8011e46: f885 3055 strb.w r3, [r5, #85] ; 0x55 + 8011e4a: bdf0 pop {r4, r5, r6, r7, pc} + +08011e4c <_ZNK8touchgfx12TextProvider15thaiLookupGlyphEPKNS_9GlyphNodeEPKNS_4FontEt>: + 8011e4c: b538 push {r3, r4, r5, lr} + 8011e4e: 460c mov r4, r1 + 8011e50: 6811 ldr r1, [r2, #0] + 8011e52: 4610 mov r0, r2 + 8011e54: 68cd ldr r5, [r1, #12] + 8011e56: 4619 mov r1, r3 + 8011e58: 47a8 blx r5 + 8011e5a: 2800 cmp r0, #0 + 8011e5c: bf08 it eq + 8011e5e: 4620 moveq r0, r4 + 8011e60: bd38 pop {r3, r4, r5, pc} + ... + +08011e64 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE>: + 8011e64: b5f8 push {r3, r4, r5, r6, r7, lr} + 8011e66: 4604 mov r4, r0 + 8011e68: 4615 mov r5, r2 + 8011e6a: 4608 mov r0, r1 + 8011e6c: b93a cbnz r2, 8011e7e <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x1a> + 8011e6e: f8a4 205a strh.w r2, [r4, #90] ; 0x5a + 8011e72: f8a4 205c strh.w r2, [r4, #92] ; 0x5c + 8011e76: f8a4 205e strh.w r2, [r4, #94] ; 0x5e + 8011e7a: 4628 mov r0, r5 + 8011e7c: bdf8 pop {r3, r4, r5, r6, r7, pc} + 8011e7e: f892 c00d ldrb.w ip, [r2, #13] + 8011e82: 8893 ldrh r3, [r2, #4] + 8011e84: ea4f 160c mov.w r6, ip, lsl #4 + 8011e88: f406 7280 and.w r2, r6, #256 ; 0x100 + 8011e8c: 79ee ldrb r6, [r5, #7] + 8011e8e: 4316 orrs r6, r2 + 8011e90: f46f 6263 mvn.w r2, #3632 ; 0xe30 + 8011e94: 189a adds r2, r3, r2 + 8011e96: b2b7 uxth r7, r6 + 8011e98: b291 uxth r1, r2 + 8011e9a: 291d cmp r1, #29 + 8011e9c: f200 8084 bhi.w 8011fa8 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x144> + 8011ea0: 2201 movs r2, #1 + 8011ea2: 10f6 asrs r6, r6, #3 + 8011ea4: 408a lsls r2, r1 + 8011ea6: 4978 ldr r1, [pc, #480] ; (8012088 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x224>) + 8011ea8: 420a tst r2, r1 + 8011eaa: d12e bne.n 8011f0a <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0xa6> + 8011eac: f412 7f60 tst.w r2, #896 ; 0x380 + 8011eb0: d07a beq.n 8011fa8 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x144> + 8011eb2: f104 024c add.w r2, r4, #76 ; 0x4c + 8011eb6: 462b mov r3, r5 + 8011eb8: f105 0e08 add.w lr, r5, #8 + 8011ebc: 4615 mov r5, r2 + 8011ebe: 6818 ldr r0, [r3, #0] + 8011ec0: 3308 adds r3, #8 + 8011ec2: f853 1c04 ldr.w r1, [r3, #-4] + 8011ec6: 4694 mov ip, r2 + 8011ec8: 4573 cmp r3, lr + 8011eca: e8ac 0003 stmia.w ip!, {r0, r1} + 8011ece: 4662 mov r2, ip + 8011ed0: d1f5 bne.n 8011ebe <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x5a> + 8011ed2: 6818 ldr r0, [r3, #0] + 8011ed4: f8cc 0000 str.w r0, [ip] + 8011ed8: 889b ldrh r3, [r3, #4] + 8011eda: f8ac 3004 strh.w r3, [ip, #4] + 8011ede: b2b3 uxth r3, r6 + 8011ee0: f8b4 105c ldrh.w r1, [r4, #92] ; 0x5c + 8011ee4: f894 0059 ldrb.w r0, [r4, #89] ; 0x59 + 8011ee8: 1aca subs r2, r1, r3 + 8011eea: 1bcf subs r7, r1, r7 + 8011eec: f020 0060 bic.w r0, r0, #96 ; 0x60 + 8011ef0: b292 uxth r2, r2 + 8011ef2: 1afb subs r3, r7, r3 + 8011ef4: f884 2054 strb.w r2, [r4, #84] ; 0x54 + 8011ef8: 10d2 asrs r2, r2, #3 + 8011efa: f002 0260 and.w r2, r2, #96 ; 0x60 + 8011efe: 4302 orrs r2, r0 + 8011f00: f884 2059 strb.w r2, [r4, #89] ; 0x59 + 8011f04: f8a4 305c strh.w r3, [r4, #92] ; 0x5c + 8011f08: e7b7 b.n 8011e7a <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x16> + 8011f0a: 8f23 ldrh r3, [r4, #56] ; 0x38 + 8011f0c: b92b cbnz r3, 8011f1a <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0xb6> + 8011f0e: 4b5f ldr r3, [pc, #380] ; (801208c <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x228>) + 8011f10: 21c0 movs r1, #192 ; 0xc0 + 8011f12: 4a5f ldr r2, [pc, #380] ; (8012090 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x22c>) + 8011f14: 485f ldr r0, [pc, #380] ; (8012094 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x230>) + 8011f16: f00a ff21 bl 801cd5c <__assert_func> + 8011f1a: 8ee3 ldrh r3, [r4, #54] ; 0x36 + 8011f1c: eb04 0343 add.w r3, r4, r3, lsl #1 + 8011f20: 8c59 ldrh r1, [r3, #34] ; 0x22 + 8011f22: f640 6333 movw r3, #3635 ; 0xe33 + 8011f26: 4299 cmp r1, r3 + 8011f28: d110 bne.n 8011f4c <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0xe8> + 8011f2a: 6803 ldr r3, [r0, #0] + 8011f2c: 68db ldr r3, [r3, #12] + 8011f2e: 4798 blx r3 + 8011f30: 7b41 ldrb r1, [r0, #13] + 8011f32: 00cb lsls r3, r1, #3 + 8011f34: f403 7280 and.w r2, r3, #256 ; 0x100 + 8011f38: 7a03 ldrb r3, [r0, #8] + 8011f3a: 0648 lsls r0, r1, #25 + 8011f3c: ea43 0302 orr.w r3, r3, r2 + 8011f40: bf44 itt mi + 8011f42: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 8011f46: b21b sxthmi r3, r3 + 8011f48: f8a4 305a strh.w r3, [r4, #90] ; 0x5a + 8011f4c: f8b4 305a ldrh.w r3, [r4, #90] ; 0x5a + 8011f50: 462a mov r2, r5 + 8011f52: f105 0c08 add.w ip, r5, #8 + 8011f56: 443b add r3, r7 + 8011f58: 4433 add r3, r6 + 8011f5a: f104 064c add.w r6, r4, #76 ; 0x4c + 8011f5e: b29b uxth r3, r3 + 8011f60: 4635 mov r5, r6 + 8011f62: f8a4 305a strh.w r3, [r4, #90] ; 0x5a + 8011f66: 6810 ldr r0, [r2, #0] + 8011f68: 3208 adds r2, #8 + 8011f6a: f852 1c04 ldr.w r1, [r2, #-4] + 8011f6e: 4637 mov r7, r6 + 8011f70: 4562 cmp r2, ip + 8011f72: c703 stmia r7!, {r0, r1} + 8011f74: 463e mov r6, r7 + 8011f76: d1f6 bne.n 8011f66 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x102> + 8011f78: 6810 ldr r0, [r2, #0] + 8011f7a: 6038 str r0, [r7, #0] + 8011f7c: 8892 ldrh r2, [r2, #4] + 8011f7e: 80ba strh r2, [r7, #4] + 8011f80: f884 3054 strb.w r3, [r4, #84] ; 0x54 + 8011f84: 10db asrs r3, r3, #3 + 8011f86: f894 2059 ldrb.w r2, [r4, #89] ; 0x59 + 8011f8a: f003 0360 and.w r3, r3, #96 ; 0x60 + 8011f8e: f022 0260 bic.w r2, r2, #96 ; 0x60 + 8011f92: 4313 orrs r3, r2 + 8011f94: f894 205e ldrb.w r2, [r4, #94] ; 0x5e + 8011f98: f884 3059 strb.w r3, [r4, #89] ; 0x59 + 8011f9c: f894 3055 ldrb.w r3, [r4, #85] ; 0x55 + 8011fa0: 1a9b subs r3, r3, r2 + 8011fa2: f884 3055 strb.w r3, [r4, #85] ; 0x55 + 8011fa6: e768 b.n 8011e7a <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x16> + 8011fa8: f023 0204 bic.w r2, r3, #4 + 8011fac: f640 611b movw r1, #3611 ; 0xe1b + 8011fb0: 428a cmp r2, r1 + 8011fb2: d003 beq.n 8011fbc <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x158> + 8011fb4: f640 621d movw r2, #3613 ; 0xe1d + 8011fb8: 4293 cmp r3, r2 + 8011fba: d120 bne.n 8011ffe <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x19a> + 8011fbc: 3b01 subs r3, #1 + 8011fbe: 4602 mov r2, r0 + 8011fc0: 4629 mov r1, r5 + 8011fc2: 4620 mov r0, r4 + 8011fc4: b29b uxth r3, r3 + 8011fc6: f7ff ff41 bl 8011e4c <_ZNK8touchgfx12TextProvider15thaiLookupGlyphEPKNS_9GlyphNodeEPKNS_4FontEt> + 8011fca: 7b41 ldrb r1, [r0, #13] + 8011fcc: 00cb lsls r3, r1, #3 + 8011fce: 0649 lsls r1, r1, #25 + 8011fd0: f403 7280 and.w r2, r3, #256 ; 0x100 + 8011fd4: 7a03 ldrb r3, [r0, #8] + 8011fd6: ea43 0302 orr.w r3, r3, r2 + 8011fda: bf44 itt mi + 8011fdc: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 8011fe0: b21b sxthmi r3, r3 + 8011fe2: f8a4 305a strh.w r3, [r4, #90] ; 0x5a + 8011fe6: 7b6b ldrb r3, [r5, #13] + 8011fe8: 7aaa ldrb r2, [r5, #10] + 8011fea: 005b lsls r3, r3, #1 + 8011fec: f403 7380 and.w r3, r3, #256 ; 0x100 + 8011ff0: 4313 orrs r3, r2 + 8011ff2: 115a asrs r2, r3, #5 + 8011ff4: eb02 0393 add.w r3, r2, r3, lsr #2 + 8011ff8: f8a4 305e strh.w r3, [r4, #94] ; 0x5e + 8011ffc: e035 b.n 801206a <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x206> + 8011ffe: ea4f 02cc mov.w r2, ip, lsl #3 + 8012002: f01c 0f40 tst.w ip, #64 ; 0x40 + 8012006: f402 7180 and.w r1, r2, #256 ; 0x100 + 801200a: 7a2a ldrb r2, [r5, #8] + 801200c: ea42 0201 orr.w r2, r2, r1 + 8012010: f640 6109 movw r1, #3593 ; 0xe09 + 8012014: bf1c itt ne + 8012016: f5a2 7200 subne.w r2, r2, #512 ; 0x200 + 801201a: b212 sxthne r2, r2 + 801201c: f8a4 205a strh.w r2, [r4, #90] ; 0x5a + 8012020: f023 0210 bic.w r2, r3, #16 + 8012024: 428a cmp r2, r1 + 8012026: d003 beq.n 8012030 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x1cc> + 8012028: f640 6213 movw r2, #3603 ; 0xe13 + 801202c: 4293 cmp r3, r2 + 801202e: d129 bne.n 8012084 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x220> + 8012030: 7b6e ldrb r6, [r5, #13] + 8012032: 4629 mov r1, r5 + 8012034: 0076 lsls r6, r6, #1 + 8012036: f406 7280 and.w r2, r6, #256 ; 0x100 + 801203a: 7aae ldrb r6, [r5, #10] + 801203c: 4316 orrs r6, r2 + 801203e: f640 6213 movw r2, #3603 ; 0xe13 + 8012042: 4293 cmp r3, r2 + 8012044: 4602 mov r2, r0 + 8012046: 4620 mov r0, r4 + 8012048: bf16 itet ne + 801204a: f103 33ff addne.w r3, r3, #4294967295 + 801204e: f640 630c movweq r3, #3596 ; 0xe0c + 8012052: b29b uxthne r3, r3 + 8012054: f7ff fefa bl 8011e4c <_ZNK8touchgfx12TextProvider15thaiLookupGlyphEPKNS_9GlyphNodeEPKNS_4FontEt> + 8012058: 7b43 ldrb r3, [r0, #13] + 801205a: 7a82 ldrb r2, [r0, #10] + 801205c: 005b lsls r3, r3, #1 + 801205e: f403 7380 and.w r3, r3, #256 ; 0x100 + 8012062: 4313 orrs r3, r2 + 8012064: 1af6 subs r6, r6, r3 + 8012066: f8a4 605e strh.w r6, [r4, #94] ; 0x5e + 801206a: 7b69 ldrb r1, [r5, #13] + 801206c: 00cb lsls r3, r1, #3 + 801206e: f403 7280 and.w r2, r3, #256 ; 0x100 + 8012072: 7a2b ldrb r3, [r5, #8] + 8012074: 4313 orrs r3, r2 + 8012076: 064a lsls r2, r1, #25 + 8012078: bf44 itt mi + 801207a: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 801207e: b21b sxthmi r3, r3 + 8012080: 1bdb subs r3, r3, r7 + 8012082: e73f b.n 8011f04 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0xa0> + 8012084: 2300 movs r3, #0 + 8012086: e7b7 b.n 8011ff8 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE+0x194> + 8012088: 3fc00079 .word 0x3fc00079 + 801208c: 08020878 .word 0x08020878 + 8012090: 08020aea .word 0x08020aea + 8012094: 08020881 .word 0x08020881 + +08012098 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt>: + 8012098: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 801209c: 4604 mov r4, r0 + 801209e: b942 cbnz r2, 80120b2 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1a> + 80120a0: f44f 4300 mov.w r3, #32768 ; 0x8000 + 80120a4: f8a0 305a strh.w r3, [r0, #90] ; 0x5a + 80120a8: f8a0 305c strh.w r3, [r0, #92] ; 0x5c + 80120ac: f8a4 305e strh.w r3, [r4, #94] ; 0x5e + 80120b0: e046 b.n 8012140 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xa8> + 80120b2: 7b51 ldrb r1, [r2, #13] + 80120b4: 8893 ldrh r3, [r2, #4] + 80120b6: 010f lsls r7, r1, #4 + 80120b8: f407 7080 and.w r0, r7, #256 ; 0x100 + 80120bc: 79d7 ldrb r7, [r2, #7] + 80120be: 4307 orrs r7, r0 + 80120c0: 2f04 cmp r7, #4 + 80120c2: b2bd uxth r5, r7 + 80120c4: bfcc ite gt + 80120c6: 08bf lsrgt r7, r7, #2 + 80120c8: 2701 movle r7, #1 + 80120ca: f5b3 6fdd cmp.w r3, #1768 ; 0x6e8 + 80120ce: f200 80ab bhi.w 8012228 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x190> + 80120d2: f240 60e7 movw r0, #1767 ; 0x6e7 + 80120d6: 4283 cmp r3, r0 + 80120d8: d216 bcs.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 80120da: f240 605b movw r0, #1627 ; 0x65b + 80120de: 4283 cmp r3, r0 + 80120e0: d859 bhi.n 8012196 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xfe> + 80120e2: f240 6057 movw r0, #1623 ; 0x657 + 80120e6: 4283 cmp r3, r0 + 80120e8: d20e bcs.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 80120ea: f5b3 6fca cmp.w r3, #1616 ; 0x650 + 80120ee: d24a bcs.n 8012186 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xee> + 80120f0: f240 604e movw r0, #1614 ; 0x64e + 80120f4: 4283 cmp r3, r0 + 80120f6: d207 bcs.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 80120f8: f240 601a movw r0, #1562 ; 0x61a + 80120fc: 4283 cmp r3, r0 + 80120fe: d02a beq.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012100: d821 bhi.n 8012146 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xae> + 8012102: f5b3 6fc2 cmp.w r3, #1552 ; 0x610 + 8012106: d35b bcc.n 80121c0 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x128> + 8012108: f9b4 305a ldrsh.w r3, [r4, #90] ; 0x5a + 801210c: f513 4f00 cmn.w r3, #32768 ; 0x8000 + 8012110: f040 80d0 bne.w 80122b4 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x21c> + 8012114: f9b4 005c ldrsh.w r0, [r4, #92] ; 0x5c + 8012118: f510 4f00 cmn.w r0, #32768 ; 0x8000 + 801211c: f040 80ca bne.w 80122b4 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x21c> + 8012120: 00cb lsls r3, r1, #3 + 8012122: 0649 lsls r1, r1, #25 + 8012124: f403 7080 and.w r0, r3, #256 ; 0x100 + 8012128: 7a13 ldrb r3, [r2, #8] + 801212a: ea43 0300 orr.w r3, r3, r0 + 801212e: bf44 itt mi + 8012130: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 8012134: b21b sxthmi r3, r3 + 8012136: f8a4 305a strh.w r3, [r4, #90] ; 0x5a + 801213a: 1b5d subs r5, r3, r5 + 801213c: f8a4 505c strh.w r5, [r4, #92] ; 0x5c + 8012140: 4610 mov r0, r2 + 8012142: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 8012146: f240 604b movw r0, #1611 ; 0x64b + 801214a: 4283 cmp r3, r0 + 801214c: d338 bcc.n 80121c0 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x128> + 801214e: f240 604c movw r0, #1612 ; 0x64c + 8012152: 4283 cmp r3, r0 + 8012154: d9d8 bls.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 8012156: f9b4 005a ldrsh.w r0, [r4, #90] ; 0x5a + 801215a: f9b4 305c ldrsh.w r3, [r4, #92] ; 0x5c + 801215e: f510 4f00 cmn.w r0, #32768 ; 0x8000 + 8012162: f040 80f2 bne.w 801234a <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x2b2> + 8012166: f513 4f00 cmn.w r3, #32768 ; 0x8000 + 801216a: f040 80ee bne.w 801234a <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x2b2> + 801216e: 00cb lsls r3, r1, #3 + 8012170: 064e lsls r6, r1, #25 + 8012172: f403 7080 and.w r0, r3, #256 ; 0x100 + 8012176: 7a13 ldrb r3, [r2, #8] + 8012178: ea43 0300 orr.w r3, r3, r0 + 801217c: bf44 itt mi + 801217e: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 8012182: b21b sxthmi r3, r3 + 8012184: e7d9 b.n 801213a <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xa2> + 8012186: f240 6054 movw r0, #1620 ; 0x654 + 801218a: 4283 cmp r3, r0 + 801218c: d8e3 bhi.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 801218e: f5b3 6fca cmp.w r3, #1616 ; 0x650 + 8012192: d9e0 bls.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012194: e7b8 b.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 8012196: f240 6074 movw r0, #1652 ; 0x674 + 801219a: 4283 cmp r3, r0 + 801219c: d0b4 beq.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 801219e: d82d bhi.n 80121fc <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x164> + 80121a0: f240 605e movw r0, #1630 ; 0x65e + 80121a4: 4283 cmp r3, r0 + 80121a6: d804 bhi.n 80121b2 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x11a> + 80121a8: f240 605d movw r0, #1629 ; 0x65d + 80121ac: 4283 cmp r3, r0 + 80121ae: d3d2 bcc.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 80121b0: e7aa b.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 80121b2: f240 605f movw r0, #1631 ; 0x65f + 80121b6: 4283 cmp r3, r0 + 80121b8: d0cd beq.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 80121ba: f5b3 6fce cmp.w r3, #1648 ; 0x670 + 80121be: d0a3 beq.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 80121c0: 00cb lsls r3, r1, #3 + 80121c2: 0649 lsls r1, r1, #25 + 80121c4: f403 7080 and.w r0, r3, #256 ; 0x100 + 80121c8: 7a13 ldrb r3, [r2, #8] + 80121ca: ea43 0300 orr.w r3, r3, r0 + 80121ce: bf44 itt mi + 80121d0: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 80121d4: b21b sxthmi r3, r3 + 80121d6: 1b5d subs r5, r3, r5 + 80121d8: f8a4 305a strh.w r3, [r4, #90] ; 0x5a + 80121dc: f8a4 505c strh.w r5, [r4, #92] ; 0x5c + 80121e0: 7b53 ldrb r3, [r2, #13] + 80121e2: 015b lsls r3, r3, #5 + 80121e4: f403 7180 and.w r1, r3, #256 ; 0x100 + 80121e8: 7993 ldrb r3, [r2, #6] + 80121ea: 430b orrs r3, r1 + 80121ec: 2105 movs r1, #5 + 80121ee: 005b lsls r3, r3, #1 + 80121f0: fb93 f3f1 sdiv r3, r3, r1 + 80121f4: f992 1009 ldrsb.w r1, [r2, #9] + 80121f8: 440b add r3, r1 + 80121fa: e757 b.n 80120ac <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x14> + 80121fc: f240 60e2 movw r0, #1762 ; 0x6e2 + 8012200: 4283 cmp r3, r0 + 8012202: d809 bhi.n 8012218 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x180> + 8012204: f240 60df movw r0, #1759 ; 0x6df + 8012208: 4283 cmp r3, r0 + 801220a: f4bf af7d bcs.w 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 801220e: f2a3 63d6 subw r3, r3, #1750 ; 0x6d6 + 8012212: 2b05 cmp r3, #5 + 8012214: d8d4 bhi.n 80121c0 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x128> + 8012216: e777 b.n 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 8012218: f240 60e3 movw r0, #1763 ; 0x6e3 + 801221c: 4283 cmp r3, r0 + 801221e: d09a beq.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012220: f240 60e4 movw r0, #1764 ; 0x6e4 + 8012224: 4283 cmp r3, r0 + 8012226: e7ca b.n 80121be <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x126> + 8012228: f5b3 6f0f cmp.w r3, #2288 ; 0x8f0 + 801222c: d22b bcs.n 8012286 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1ee> + 801222e: f640 00ed movw r0, #2285 ; 0x8ed + 8012232: 4283 cmp r3, r0 + 8012234: d28f bcs.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012236: f640 00e5 movw r0, #2277 ; 0x8e5 + 801223a: 4283 cmp r3, r0 + 801223c: d816 bhi.n 801226c <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1d4> + 801223e: f640 00e4 movw r0, #2276 ; 0x8e4 + 8012242: 4283 cmp r3, r0 + 8012244: f4bf af60 bcs.w 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 8012248: f240 60ec movw r0, #1772 ; 0x6ec + 801224c: 4283 cmp r3, r0 + 801224e: d80a bhi.n 8012266 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1ce> + 8012250: f240 60eb movw r0, #1771 ; 0x6eb + 8012254: 4283 cmp r3, r0 + 8012256: f4bf af57 bcs.w 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 801225a: f240 60ea movw r0, #1770 ; 0x6ea + 801225e: 4283 cmp r3, r0 + 8012260: f43f af79 beq.w 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012264: e7ac b.n 80121c0 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x128> + 8012266: f240 60ed movw r0, #1773 ; 0x6ed + 801226a: e7f8 b.n 801225e <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1c6> + 801226c: f640 00e8 movw r0, #2280 ; 0x8e8 + 8012270: 4283 cmp r3, r0 + 8012272: d802 bhi.n 801227a <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1e2> + 8012274: f640 00e7 movw r0, #2279 ; 0x8e7 + 8012278: e798 b.n 80121ac <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x114> + 801227a: f640 00e9 movw r0, #2281 ; 0x8e9 + 801227e: 4283 cmp r3, r0 + 8012280: f47f af42 bne.w 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 8012284: e767 b.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012286: f640 00f6 movw r0, #2294 ; 0x8f6 + 801228a: 4283 cmp r3, r0 + 801228c: f43f af63 beq.w 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 8012290: d802 bhi.n 8012298 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x200> + 8012292: f640 00f2 movw r0, #2290 ; 0x8f2 + 8012296: e7f2 b.n 801227e <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x1e6> + 8012298: f640 00fa movw r0, #2298 ; 0x8fa + 801229c: 4283 cmp r3, r0 + 801229e: d805 bhi.n 80122ac <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x214> + 80122a0: f640 00f9 movw r0, #2297 ; 0x8f9 + 80122a4: 4283 cmp r3, r0 + 80122a6: f4ff af2f bcc.w 8012108 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x70> + 80122aa: e754 b.n 8012156 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xbe> + 80122ac: f640 00fe movw r0, #2302 ; 0x8fe + 80122b0: 4283 cmp r3, r0 + 80122b2: e7af b.n 8012214 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x17c> + 80122b4: f104 0c4c add.w ip, r4, #76 ; 0x4c + 80122b8: 4617 mov r7, r2 + 80122ba: f102 0808 add.w r8, r2, #8 + 80122be: 4666 mov r6, ip + 80122c0: 6838 ldr r0, [r7, #0] + 80122c2: 3708 adds r7, #8 + 80122c4: f857 1c04 ldr.w r1, [r7, #-4] + 80122c8: 46e6 mov lr, ip + 80122ca: 4547 cmp r7, r8 + 80122cc: e8ae 0003 stmia.w lr!, {r0, r1} + 80122d0: 46f4 mov ip, lr + 80122d2: d1f5 bne.n 80122c0 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x228> + 80122d4: 6838 ldr r0, [r7, #0] + 80122d6: f8ce 0000 str.w r0, [lr] + 80122da: 88b9 ldrh r1, [r7, #4] + 80122dc: f8ae 1004 strh.w r1, [lr, #4] + 80122e0: f9b4 005e ldrsh.w r0, [r4, #94] ; 0x5e + 80122e4: f510 4f00 cmn.w r0, #32768 ; 0x8000 + 80122e8: d009 beq.n 80122fe <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x266> + 80122ea: 7b51 ldrb r1, [r2, #13] + 80122ec: 7992 ldrb r2, [r2, #6] + 80122ee: 0149 lsls r1, r1, #5 + 80122f0: f401 7180 and.w r1, r1, #256 ; 0x100 + 80122f4: 4311 orrs r1, r2 + 80122f6: eba0 0051 sub.w r0, r0, r1, lsr #1 + 80122fa: f884 0055 strb.w r0, [r4, #85] ; 0x55 + 80122fe: f513 4f00 cmn.w r3, #32768 ; 0x8000 + 8012302: d00d beq.n 8012320 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x288> + 8012304: 442b add r3, r5 + 8012306: f894 2059 ldrb.w r2, [r4, #89] ; 0x59 + 801230a: b29b uxth r3, r3 + 801230c: f022 0260 bic.w r2, r2, #96 ; 0x60 + 8012310: f884 3054 strb.w r3, [r4, #84] ; 0x54 + 8012314: 10db asrs r3, r3, #3 + 8012316: f003 0360 and.w r3, r3, #96 ; 0x60 + 801231a: 4313 orrs r3, r2 + 801231c: f884 3059 strb.w r3, [r4, #89] ; 0x59 + 8012320: f894 1059 ldrb.w r1, [r4, #89] ; 0x59 + 8012324: 00cb lsls r3, r1, #3 + 8012326: 064f lsls r7, r1, #25 + 8012328: f403 7280 and.w r2, r3, #256 ; 0x100 + 801232c: f894 3054 ldrb.w r3, [r4, #84] ; 0x54 + 8012330: ea43 0302 orr.w r3, r3, r2 + 8012334: bf44 itt mi + 8012336: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 801233a: b21b sxthmi r3, r3 + 801233c: f8a4 305a strh.w r3, [r4, #90] ; 0x5a + 8012340: 1b5d subs r5, r3, r5 + 8012342: 4632 mov r2, r6 + 8012344: f8a4 505c strh.w r5, [r4, #92] ; 0x5c + 8012348: e6fa b.n 8012140 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0xa8> + 801234a: f104 0e4c add.w lr, r4, #76 ; 0x4c + 801234e: 4694 mov ip, r2 + 8012350: f102 0908 add.w r9, r2, #8 + 8012354: 4676 mov r6, lr + 8012356: f8dc 0000 ldr.w r0, [ip] + 801235a: f10c 0c08 add.w ip, ip, #8 + 801235e: f85c 1c04 ldr.w r1, [ip, #-4] + 8012362: 46f0 mov r8, lr + 8012364: 45cc cmp ip, r9 + 8012366: e8a8 0003 stmia.w r8!, {r0, r1} + 801236a: 46c6 mov lr, r8 + 801236c: d1f3 bne.n 8012356 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x2be> + 801236e: f8dc 0000 ldr.w r0, [ip] + 8012372: f8c8 0000 str.w r0, [r8] + 8012376: f8bc 1004 ldrh.w r1, [ip, #4] + 801237a: f8a8 1004 strh.w r1, [r8, #4] + 801237e: f9b4 005e ldrsh.w r0, [r4, #94] ; 0x5e + 8012382: f510 4f00 cmn.w r0, #32768 ; 0x8000 + 8012386: d009 beq.n 801239c <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x304> + 8012388: 7b51 ldrb r1, [r2, #13] + 801238a: 7992 ldrb r2, [r2, #6] + 801238c: 0149 lsls r1, r1, #5 + 801238e: f401 7180 and.w r1, r1, #256 ; 0x100 + 8012392: 4311 orrs r1, r2 + 8012394: eba0 0051 sub.w r0, r0, r1, lsr #1 + 8012398: f884 0055 strb.w r0, [r4, #85] ; 0x55 + 801239c: f513 4f00 cmn.w r3, #32768 ; 0x8000 + 80123a0: d00d beq.n 80123be <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x326> + 80123a2: 1bdb subs r3, r3, r7 + 80123a4: f894 2059 ldrb.w r2, [r4, #89] ; 0x59 + 80123a8: b29b uxth r3, r3 + 80123aa: f022 0260 bic.w r2, r2, #96 ; 0x60 + 80123ae: f884 3054 strb.w r3, [r4, #84] ; 0x54 + 80123b2: 10db asrs r3, r3, #3 + 80123b4: f003 0360 and.w r3, r3, #96 ; 0x60 + 80123b8: 4313 orrs r3, r2 + 80123ba: f884 3059 strb.w r3, [r4, #89] ; 0x59 + 80123be: f894 1059 ldrb.w r1, [r4, #89] ; 0x59 + 80123c2: 00cb lsls r3, r1, #3 + 80123c4: 0648 lsls r0, r1, #25 + 80123c6: f403 7280 and.w r2, r3, #256 ; 0x100 + 80123ca: f894 3054 ldrb.w r3, [r4, #84] ; 0x54 + 80123ce: ea43 0302 orr.w r3, r3, r2 + 80123d2: bf44 itt mi + 80123d4: f5a3 7300 submi.w r3, r3, #512 ; 0x200 + 80123d8: b21b sxthmi r3, r3 + 80123da: e7b1 b.n 8012340 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt+0x2a8> + +080123dc <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE>: + 80123dc: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 80123e0: 461e mov r6, r3 + 80123e2: 8f03 ldrh r3, [r0, #56] ; 0x38 + 80123e4: 4604 mov r4, r0 + 80123e6: 4617 mov r7, r2 + 80123e8: b92b cbnz r3, 80123f6 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x1a> + 80123ea: 4b25 ldr r3, [pc, #148] ; (8012480 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0xa4>) + 80123ec: 21c0 movs r1, #192 ; 0xc0 + 80123ee: 4a25 ldr r2, [pc, #148] ; (8012484 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0xa8>) + 80123f0: 4825 ldr r0, [pc, #148] ; (8012488 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0xac>) + 80123f2: f00a fcb3 bl 801cd5c <__assert_func> + 80123f6: 8ec3 ldrh r3, [r0, #54] ; 0x36 + 80123f8: eb00 0343 add.w r3, r0, r3, lsl #1 + 80123fc: f8b3 8022 ldrh.w r8, [r3, #34] ; 0x22 + 8012400: f7f8 fd20 bl 800ae44 <_ZN8touchgfx12TextProvider15getNextLigatureEh> + 8012404: 4605 mov r5, r0 + 8012406: b918 cbnz r0, 8012410 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x34> + 8012408: 6030 str r0, [r6, #0] + 801240a: 4628 mov r0, r5 + 801240c: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 8012410: 683b ldr r3, [r7, #0] + 8012412: 4601 mov r1, r0 + 8012414: 4638 mov r0, r7 + 8012416: 68db ldr r3, [r3, #12] + 8012418: 4798 blx r3 + 801241a: f5a8 63c0 sub.w r3, r8, #1536 ; 0x600 + 801241e: 4602 mov r2, r0 + 8012420: 6030 str r0, [r6, #0] + 8012422: f5b3 7f40 cmp.w r3, #768 ; 0x300 + 8012426: d213 bcs.n 8012450 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x74> + 8012428: 4643 mov r3, r8 + 801242a: 4639 mov r1, r7 + 801242c: 4620 mov r0, r4 + 801242e: f7ff fe33 bl 8012098 <_ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt> + 8012432: 6030 str r0, [r6, #0] + 8012434: 6833 ldr r3, [r6, #0] + 8012436: b143 cbz r3, 801244a <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x6e> + 8012438: 7b5a ldrb r2, [r3, #13] + 801243a: 7a9b ldrb r3, [r3, #10] + 801243c: 0052 lsls r2, r2, #1 + 801243e: f402 7280 and.w r2, r2, #256 ; 0x100 + 8012442: 4313 orrs r3, r2 + 8012444: bf0c ite eq + 8012446: 2301 moveq r3, #1 + 8012448: 2300 movne r3, #0 + 801244a: f884 3061 strb.w r3, [r4, #97] ; 0x61 + 801244e: e7dc b.n 801240a <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x2e> + 8012450: f5a5 6360 sub.w r3, r5, #3584 ; 0xe00 + 8012454: b29b uxth r3, r3 + 8012456: 2b7f cmp r3, #127 ; 0x7f + 8012458: d804 bhi.n 8012464 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x88> + 801245a: 4639 mov r1, r7 + 801245c: 4620 mov r0, r4 + 801245e: f7ff fd01 bl 8011e64 <_ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE> + 8012462: e7e6 b.n 8012432 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x56> + 8012464: f894 3061 ldrb.w r3, [r4, #97] ; 0x61 + 8012468: 2b00 cmp r3, #0 + 801246a: d0e3 beq.n 8012434 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x58> + 801246c: f640 1302 movw r3, #2306 ; 0x902 + 8012470: 429d cmp r5, r3 + 8012472: d1df bne.n 8012434 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x58> + 8012474: 4601 mov r1, r0 + 8012476: 4620 mov r0, r4 + 8012478: f7ff fcc4 bl 8011e04 <_ZN8touchgfx12TextProvider16adjustHindiGlyphEPKNS_9GlyphNodeE> + 801247c: e7d9 b.n 8012432 <_ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE+0x56> + 801247e: bf00 nop + 8012480: 08020878 .word 0x08020878 + 8012484: 08020aea .word 0x08020aea + 8012488: 08020881 .word 0x08020881 + +0801248c <_ZN8touchgfx12TextProvider15fillInputBufferEv>: + 801248c: b510 push {r4, lr} + 801248e: 4604 mov r4, r0 + 8012490: f8b4 1040 ldrh.w r1, [r4, #64] ; 0x40 + 8012494: 8f23 ldrh r3, [r4, #56] ; 0x38 + 8012496: b9d9 cbnz r1, 80124d0 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x44> + 8012498: 8f23 ldrh r3, [r4, #56] ; 0x38 + 801249a: 2b0a cmp r3, #10 + 801249c: d037 beq.n 801250e <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x82> + 801249e: 4620 mov r0, r4 + 80124a0: f7ff fc6f bl 8011d82 <_ZN8touchgfx12TextProvider19getNextCharInternalEv> + 80124a4: 8f23 ldrh r3, [r4, #56] ; 0x38 + 80124a6: 2b09 cmp r3, #9 + 80124a8: d906 bls.n 80124b8 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x2c> + 80124aa: 4b19 ldr r3, [pc, #100] ; (8012510 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x84>) + 80124ac: f44f 7182 mov.w r1, #260 ; 0x104 + 80124b0: 4a18 ldr r2, [pc, #96] ; (8012514 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x88>) + 80124b2: 4819 ldr r0, [pc, #100] ; (8012518 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x8c>) + 80124b4: f00a fc52 bl 801cd5c <__assert_func> + 80124b8: 1c5a adds r2, r3, #1 + 80124ba: 8722 strh r2, [r4, #56] ; 0x38 + 80124bc: 8ee2 ldrh r2, [r4, #54] ; 0x36 + 80124be: 4413 add r3, r2 + 80124c0: b29b uxth r3, r3 + 80124c2: 2b09 cmp r3, #9 + 80124c4: bf88 it hi + 80124c6: 3b0a subhi r3, #10 + 80124c8: eb04 0343 add.w r3, r4, r3, lsl #1 + 80124cc: 8458 strh r0, [r3, #34] ; 0x22 + 80124ce: e7e3 b.n 8012498 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0xc> + 80124d0: 2b0a cmp r3, #10 + 80124d2: d01c beq.n 801250e <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x82> + 80124d4: 8fe2 ldrh r2, [r4, #62] ; 0x3e + 80124d6: 3901 subs r1, #1 + 80124d8: eb04 0042 add.w r0, r4, r2, lsl #1 + 80124dc: 8f40 ldrh r0, [r0, #58] ; 0x3a + 80124de: f8a4 1040 strh.w r1, [r4, #64] ; 0x40 + 80124e2: 1c51 adds r1, r2, #1 + 80124e4: b289 uxth r1, r1 + 80124e6: 2901 cmp r1, #1 + 80124e8: bf8a itet hi + 80124ea: f102 32ff addhi.w r2, r2, #4294967295 + 80124ee: 87e1 strhls r1, [r4, #62] ; 0x3e + 80124f0: 87e2 strhhi r2, [r4, #62] ; 0x3e + 80124f2: 2b09 cmp r3, #9 + 80124f4: d8d9 bhi.n 80124aa <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x1e> + 80124f6: 1c5a adds r2, r3, #1 + 80124f8: 8722 strh r2, [r4, #56] ; 0x38 + 80124fa: 8ee2 ldrh r2, [r4, #54] ; 0x36 + 80124fc: 4413 add r3, r2 + 80124fe: b29b uxth r3, r3 + 8012500: 2b09 cmp r3, #9 + 8012502: bf88 it hi + 8012504: 3b0a subhi r3, #10 + 8012506: eb04 0343 add.w r3, r4, r3, lsl #1 + 801250a: 8458 strh r0, [r3, #34] ; 0x22 + 801250c: e7c0 b.n 8012490 <_ZN8touchgfx12TextProvider15fillInputBufferEv+0x4> + 801250e: bd10 pop {r4, pc} + 8012510: 080208ad .word 0x080208ad + 8012514: 08020c40 .word 0x08020c40 + 8012518: 08020881 .word 0x08020881 + +0801251c <_ZN8touchgfx12TextProvider11getNextCharEv>: + 801251c: b538 push {r3, r4, r5, lr} + 801251e: 8f02 ldrh r2, [r0, #56] ; 0x38 + 8012520: 4604 mov r4, r0 + 8012522: b92a cbnz r2, 8012530 <_ZN8touchgfx12TextProvider11getNextCharEv+0x14> + 8012524: 4b13 ldr r3, [pc, #76] ; (8012574 <_ZN8touchgfx12TextProvider11getNextCharEv+0x58>) + 8012526: 21d5 movs r1, #213 ; 0xd5 + 8012528: 4a13 ldr r2, [pc, #76] ; (8012578 <_ZN8touchgfx12TextProvider11getNextCharEv+0x5c>) + 801252a: 4814 ldr r0, [pc, #80] ; (801257c <_ZN8touchgfx12TextProvider11getNextCharEv+0x60>) + 801252c: f00a fc16 bl 801cd5c <__assert_func> + 8012530: 8ec3 ldrh r3, [r0, #54] ; 0x36 + 8012532: 3a01 subs r2, #1 + 8012534: eb00 0143 add.w r1, r0, r3, lsl #1 + 8012538: 8c4d ldrh r5, [r1, #34] ; 0x22 + 801253a: 8702 strh r2, [r0, #56] ; 0x38 + 801253c: 1c5a adds r2, r3, #1 + 801253e: b292 uxth r2, r2 + 8012540: 2a09 cmp r2, #9 + 8012542: bf8a itet hi + 8012544: 3b09 subhi r3, #9 + 8012546: 86c2 strhls r2, [r0, #54] ; 0x36 + 8012548: 86c3 strhhi r3, [r0, #54] ; 0x36 + 801254a: f7ff ff9f bl 801248c <_ZN8touchgfx12TextProvider15fillInputBufferEv> + 801254e: 8c23 ldrh r3, [r4, #32] + 8012550: 2b01 cmp r3, #1 + 8012552: bf9c itt ls + 8012554: 3301 addls r3, #1 + 8012556: 8423 strhls r3, [r4, #32] + 8012558: 8be3 ldrh r3, [r4, #30] + 801255a: b90b cbnz r3, 8012560 <_ZN8touchgfx12TextProvider11getNextCharEv+0x44> + 801255c: 2302 movs r3, #2 + 801255e: 83e3 strh r3, [r4, #30] + 8012560: 8be3 ldrh r3, [r4, #30] + 8012562: 4628 mov r0, r5 + 8012564: 3b01 subs r3, #1 + 8012566: b29b uxth r3, r3 + 8012568: 83e3 strh r3, [r4, #30] + 801256a: eb04 0443 add.w r4, r4, r3, lsl #1 + 801256e: 8365 strh r5, [r4, #26] + 8012570: bd38 pop {r3, r4, r5, pc} + 8012572: bf00 nop + 8012574: 08020878 .word 0x08020878 + 8012578: 08020b95 .word 0x08020b95 + 801257c: 08020881 .word 0x08020881 + +08012580 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt>: + 8012580: 428a cmp r2, r1 + 8012582: b538 push {r3, r4, r5, lr} + 8012584: 8f04 ldrh r4, [r0, #56] ; 0x38 + 8012586: d90c bls.n 80125a2 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x22> + 8012588: b92c cbnz r4, 8012596 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x16> + 801258a: 4b1c ldr r3, [pc, #112] ; (80125fc <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x7c>) + 801258c: 21e1 movs r1, #225 ; 0xe1 + 801258e: 4a1c ldr r2, [pc, #112] ; (8012600 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x80>) + 8012590: 481c ldr r0, [pc, #112] ; (8012604 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x84>) + 8012592: f00a fbe3 bl 801cd5c <__assert_func> + 8012596: 3c01 subs r4, #1 + 8012598: 4b1b ldr r3, [pc, #108] ; (8012608 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x88>) + 801259a: 4a1c ldr r2, [pc, #112] ; (801260c <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x8c>) + 801259c: 21c5 movs r1, #197 ; 0xc5 + 801259e: 8704 strh r4, [r0, #56] ; 0x38 + 80125a0: e7f6 b.n 8012590 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x10> + 80125a2: 428c cmp r4, r1 + 80125a4: d203 bcs.n 80125ae <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x2e> + 80125a6: 4b1a ldr r3, [pc, #104] ; (8012610 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x90>) + 80125a8: 21cb movs r1, #203 ; 0xcb + 80125aa: 4a1a ldr r2, [pc, #104] ; (8012614 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x94>) + 80125ac: e7f0 b.n 8012590 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x10> + 80125ae: 1a64 subs r4, r4, r1 + 80125b0: 250a movs r5, #10 + 80125b2: 8704 strh r4, [r0, #56] ; 0x38 + 80125b4: 8ec4 ldrh r4, [r0, #54] ; 0x36 + 80125b6: 4421 add r1, r4 + 80125b8: b289 uxth r1, r1 + 80125ba: 2909 cmp r1, #9 + 80125bc: bf88 it hi + 80125be: 390a subhi r1, #10 + 80125c0: 86c1 strh r1, [r0, #54] ; 0x36 + 80125c2: b1ba cbz r2, 80125f4 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x74> + 80125c4: 3a01 subs r2, #1 + 80125c6: 8f01 ldrh r1, [r0, #56] ; 0x38 + 80125c8: b292 uxth r2, r2 + 80125ca: 2909 cmp r1, #9 + 80125cc: f833 4012 ldrh.w r4, [r3, r2, lsl #1] + 80125d0: d903 bls.n 80125da <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x5a> + 80125d2: 4b11 ldr r3, [pc, #68] ; (8012618 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x98>) + 80125d4: 21e6 movs r1, #230 ; 0xe6 + 80125d6: 4a11 ldr r2, [pc, #68] ; (801261c <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x9c>) + 80125d8: e7da b.n 8012590 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x10> + 80125da: 3101 adds r1, #1 + 80125dc: 8701 strh r1, [r0, #56] ; 0x38 + 80125de: 8ec1 ldrh r1, [r0, #54] ; 0x36 + 80125e0: b901 cbnz r1, 80125e4 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x64> + 80125e2: 86c5 strh r5, [r0, #54] ; 0x36 + 80125e4: 8ec1 ldrh r1, [r0, #54] ; 0x36 + 80125e6: 3901 subs r1, #1 + 80125e8: b289 uxth r1, r1 + 80125ea: 86c1 strh r1, [r0, #54] ; 0x36 + 80125ec: eb00 0141 add.w r1, r0, r1, lsl #1 + 80125f0: 844c strh r4, [r1, #34] ; 0x22 + 80125f2: e7e6 b.n 80125c2 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt+0x42> + 80125f4: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr} + 80125f8: f7ff bf48 b.w 801248c <_ZN8touchgfx12TextProvider15fillInputBufferEv> + 80125fc: 08020878 .word 0x08020878 + 8012600: 0802096e .word 0x0802096e + 8012604: 08020881 .word 0x08020881 + 8012608: 080208b9 .word 0x080208b9 + 801260c: 08020a18 .word 0x08020a18 + 8012610: 080208c7 .word 0x080208c7 + 8012614: 08020cef .word 0x08020cef + 8012618: 080208d3 .word 0x080208d3 + 801261c: 080208e6 .word 0x080208e6 + +08012620 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt>: + 8012620: 3a01 subs r2, #1 + 8012622: b570 push {r4, r5, r6, lr} + 8012624: b292 uxth r2, r2 + 8012626: f64f 76ff movw r6, #65535 ; 0xffff + 801262a: 42b2 cmp r2, r6 + 801262c: d019 beq.n 8012662 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x42> + 801262e: 8c04 ldrh r4, [r0, #32] + 8012630: f831 5b02 ldrh.w r5, [r1], #2 + 8012634: 4294 cmp r4, r2 + 8012636: d805 bhi.n 8012644 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x24> + 8012638: 4b19 ldr r3, [pc, #100] ; (80126a0 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x80>) + 801263a: 4a1a ldr r2, [pc, #104] ; (80126a4 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x84>) + 801263c: 21c5 movs r1, #197 ; 0xc5 + 801263e: 481a ldr r0, [pc, #104] ; (80126a8 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x88>) + 8012640: f00a fb8c bl 801cd5c <__assert_func> + 8012644: 8bc4 ldrh r4, [r0, #30] + 8012646: 4414 add r4, r2 + 8012648: 3a01 subs r2, #1 + 801264a: b2a4 uxth r4, r4 + 801264c: b292 uxth r2, r2 + 801264e: 2c01 cmp r4, #1 + 8012650: bf88 it hi + 8012652: 3c02 subhi r4, #2 + 8012654: eb00 0444 add.w r4, r0, r4, lsl #1 + 8012658: 8b64 ldrh r4, [r4, #26] + 801265a: 42ac cmp r4, r5 + 801265c: d0e5 beq.n 801262a <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0xa> + 801265e: 2000 movs r0, #0 + 8012660: bd70 pop {r4, r5, r6, pc} + 8012662: f8bd 2010 ldrh.w r2, [sp, #16] + 8012666: 2400 movs r4, #0 + 8012668: 4413 add r3, r2 + 801266a: b2a2 uxth r2, r4 + 801266c: 429a cmp r2, r3 + 801266e: da14 bge.n 801269a <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x7a> + 8012670: 8f06 ldrh r6, [r0, #56] ; 0x38 + 8012672: f831 5014 ldrh.w r5, [r1, r4, lsl #1] + 8012676: 4296 cmp r6, r2 + 8012678: d802 bhi.n 8012680 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x60> + 801267a: 4b09 ldr r3, [pc, #36] ; (80126a0 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x80>) + 801267c: 4a0b ldr r2, [pc, #44] ; (80126ac <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x8c>) + 801267e: e7dd b.n 801263c <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x1c> + 8012680: 8ec6 ldrh r6, [r0, #54] ; 0x36 + 8012682: 3401 adds r4, #1 + 8012684: 4432 add r2, r6 + 8012686: b292 uxth r2, r2 + 8012688: 2a09 cmp r2, #9 + 801268a: bf88 it hi + 801268c: 3a0a subhi r2, #10 + 801268e: eb00 0242 add.w r2, r0, r2, lsl #1 + 8012692: 8c52 ldrh r2, [r2, #34] ; 0x22 + 8012694: 42aa cmp r2, r5 + 8012696: d0e8 beq.n 801266a <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x4a> + 8012698: e7e1 b.n 801265e <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x3e> + 801269a: 2001 movs r0, #1 + 801269c: e7e0 b.n 8012660 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt+0x40> + 801269e: bf00 nop + 80126a0: 080208b9 .word 0x080208b9 + 80126a4: 08020d73 .word 0x08020d73 + 80126a8: 08020881 .word 0x08020881 + 80126ac: 08020a18 .word 0x08020a18 + +080126b0 <_ZN8touchgfx12TextProvider14applyGsubRulesEPKtt>: + 80126b0: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80126b4: 4605 mov r5, r0 + 80126b6: 4616 mov r6, r2 + 80126b8: 1c8c adds r4, r1, #2 + 80126ba: 8809 ldrh r1, [r1, #0] + 80126bc: ea4f 3a11 mov.w sl, r1, lsr #12 + 80126c0: f834 301a ldrh.w r3, [r4, sl, lsl #1] + 80126c4: 42b3 cmp r3, r6 + 80126c6: d124 bne.n 8012712 <_ZN8touchgfx12TextProvider14applyGsubRulesEPKtt+0x62> + 80126c8: f3c1 2903 ubfx r9, r1, #8, #4 + 80126cc: f3c1 1803 ubfx r8, r1, #4, #4 + 80126d0: f001 070f and.w r7, r1, #15 + 80126d4: 4652 mov r2, sl + 80126d6: f8cd 8000 str.w r8, [sp] + 80126da: 464b mov r3, r9 + 80126dc: 4621 mov r1, r4 + 80126de: 4628 mov r0, r5 + 80126e0: f7ff ff9e bl 8012620 <_ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt> + 80126e4: 4683 mov fp, r0 + 80126e6: b168 cbz r0, 8012704 <_ZN8touchgfx12TextProvider14applyGsubRulesEPKtt+0x54> + 80126e8: eb0a 0109 add.w r1, sl, r9 + 80126ec: 463a mov r2, r7 + 80126ee: 4628 mov r0, r5 + 80126f0: 4441 add r1, r8 + 80126f2: eb04 0341 add.w r3, r4, r1, lsl #1 + 80126f6: 4649 mov r1, r9 + 80126f8: f7ff ff42 bl 8012580 <_ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt> + 80126fc: 4658 mov r0, fp + 80126fe: b003 add sp, #12 + 8012700: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8012704: eb07 010a add.w r1, r7, sl + 8012708: 4449 add r1, r9 + 801270a: 4441 add r1, r8 + 801270c: eb04 0141 add.w r1, r4, r1, lsl #1 + 8012710: e7d2 b.n 80126b8 <_ZN8touchgfx12TextProvider14applyGsubRulesEPKtt+0x8> + 8012712: f04f 0b00 mov.w fp, #0 + 8012716: e7f1 b.n 80126fc <_ZN8touchgfx12TextProvider14applyGsubRulesEPKtt+0x4c> + +08012718 <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt>: + 8012718: b570 push {r4, r5, r6, lr} + 801271a: 8810 ldrh r0, [r2, #0] + 801271c: 4298 cmp r0, r3 + 801271e: d817 bhi.n 8012750 <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x38> + 8012720: 1e48 subs r0, r1, #1 + 8012722: f832 0020 ldrh.w r0, [r2, r0, lsl #2] + 8012726: 4298 cmp r0, r3 + 8012728: d312 bcc.n 8012750 <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x38> + 801272a: 2400 movs r4, #0 + 801272c: 428c cmp r4, r1 + 801272e: d20f bcs.n 8012750 <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x38> + 8012730: 1860 adds r0, r4, r1 + 8012732: 1040 asrs r0, r0, #1 + 8012734: f832 6020 ldrh.w r6, [r2, r0, lsl #2] + 8012738: 0085 lsls r5, r0, #2 + 801273a: 42b3 cmp r3, r6 + 801273c: d902 bls.n 8012744 <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x2c> + 801273e: 3001 adds r0, #1 + 8012740: b284 uxth r4, r0 + 8012742: e7f3 b.n 801272c <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x14> + 8012744: d201 bcs.n 801274a <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x32> + 8012746: b281 uxth r1, r0 + 8012748: e7f0 b.n 801272c <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x14> + 801274a: 442a add r2, r5 + 801274c: 8850 ldrh r0, [r2, #2] + 801274e: bd70 pop {r4, r5, r6, pc} + 8012750: 2000 movs r0, #0 + 8012752: e7fc b.n 801274e <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt+0x36> + +08012754 <_ZN8touchgfx12TextProvider16substituteGlyphsEv>: + 8012754: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 8012758: 6c45 ldr r5, [r0, #68] ; 0x44 + 801275a: 4604 mov r4, r0 + 801275c: 260b movs r6, #11 + 801275e: 886f ldrh r7, [r5, #2] + 8012760: 087f lsrs r7, r7, #1 + 8012762: 3e01 subs r6, #1 + 8012764: d01b beq.n 801279e <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0x4a> + 8012766: 8f23 ldrh r3, [r4, #56] ; 0x38 + 8012768: b92b cbnz r3, 8012776 <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0x22> + 801276a: 4b0e ldr r3, [pc, #56] ; (80127a4 <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0x50>) + 801276c: 21c0 movs r1, #192 ; 0xc0 + 801276e: 4a0e ldr r2, [pc, #56] ; (80127a8 <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0x54>) + 8012770: 480e ldr r0, [pc, #56] ; (80127ac <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0x58>) + 8012772: f00a faf3 bl 801cd5c <__assert_func> + 8012776: 8ee3 ldrh r3, [r4, #54] ; 0x36 + 8012778: 462a mov r2, r5 + 801277a: 4639 mov r1, r7 + 801277c: 4620 mov r0, r4 + 801277e: eb04 0343 add.w r3, r4, r3, lsl #1 + 8012782: f8b3 8022 ldrh.w r8, [r3, #34] ; 0x22 + 8012786: 4643 mov r3, r8 + 8012788: f7ff ffc6 bl 8012718 <_ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt> + 801278c: b138 cbz r0, 801279e <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0x4a> + 801278e: eb05 0140 add.w r1, r5, r0, lsl #1 + 8012792: 4642 mov r2, r8 + 8012794: 4620 mov r0, r4 + 8012796: f7ff ff8b bl 80126b0 <_ZN8touchgfx12TextProvider14applyGsubRulesEPKtt> + 801279a: 2800 cmp r0, #0 + 801279c: d1e1 bne.n 8012762 <_ZN8touchgfx12TextProvider16substituteGlyphsEv+0xe> + 801279e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 80127a2: bf00 nop + 80127a4: 08020878 .word 0x08020878 + 80127a8: 08020aea .word 0x08020aea + 80127ac: 08020881 .word 0x08020881 + +080127b0 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE>: + 80127b0: b570 push {r4, r5, r6, lr} + 80127b2: 694a ldr r2, [r1, #20] + 80127b4: 6a8d ldr r5, [r1, #40] ; 0x28 + 80127b6: 684b ldr r3, [r1, #4] + 80127b8: 1b54 subs r4, r2, r5 + 80127ba: 6ace ldr r6, [r1, #44] ; 0x2c + 80127bc: f000 8106 beq.w 80129cc <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x21c> + 80127c0: 1b9b subs r3, r3, r6 + 80127c2: d003 beq.n 80127cc <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x1c> + 80127c4: 4363 muls r3, r4 + 80127c6: 2210 movs r2, #16 + 80127c8: fb93 f3f2 sdiv r3, r3, r2 + 80127cc: 680c ldr r4, [r1, #0] + 80127ce: 698a ldr r2, [r1, #24] + 80127d0: 1b65 subs r5, r4, r5 + 80127d2: f000 80fd beq.w 80129d0 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x220> + 80127d6: 1b92 subs r2, r2, r6 + 80127d8: d003 beq.n 80127e2 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x32> + 80127da: 436a muls r2, r5 + 80127dc: 2410 movs r4, #16 + 80127de: fb92 f2f4 sdiv r2, r2, r4 + 80127e2: 1a9b subs r3, r3, r2 + 80127e4: ed9f 4a89 vldr s8, [pc, #548] ; 8012a0c <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x25c> + 80127e8: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 80127ec: 460a mov r2, r1 + 80127ee: ee07 3a90 vmov s15, r3 + 80127f2: f100 040c add.w r4, r0, #12 + 80127f6: 4603 mov r3, r0 + 80127f8: eef8 7ae7 vcvt.f32.s32 s15, s15 + 80127fc: ee67 7a84 vmul.f32 s15, s15, s8 + 8012800: ee87 3a27 vdiv.f32 s6, s14, s15 + 8012804: eeb1 6a43 vneg.f32 s12, s6 + 8012808: edd2 7a02 vldr s15, [r2, #8] + 801280c: 3214 adds r2, #20 + 801280e: eec7 6a27 vdiv.f32 s13, s14, s15 + 8012812: ece3 6a01 vstmia r3!, {s13} + 8012816: 429c cmp r4, r3 + 8012818: ed52 7a02 vldr s15, [r2, #-8] + 801281c: ee67 7aa6 vmul.f32 s15, s15, s13 + 8012820: edc3 7a02 vstr s15, [r3, #8] + 8012824: ed52 7a01 vldr s15, [r2, #-4] + 8012828: ee67 7aa6 vmul.f32 s15, s15, s13 + 801282c: edc3 7a05 vstr s15, [r3, #20] + 8012830: d1ea bne.n 8012808 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x58> + 8012832: 6aca ldr r2, [r1, #44] ; 0x2c + 8012834: 698b ldr r3, [r1, #24] + 8012836: edd0 4a02 vldr s9, [r0, #8] + 801283a: 1a9b subs r3, r3, r2 + 801283c: edd0 3a00 vldr s7, [r0] + 8012840: edd0 6a01 vldr s13, [r0, #4] + 8012844: ee07 3a90 vmov s15, r3 + 8012848: 684b ldr r3, [r1, #4] + 801284a: ee76 6ae4 vsub.f32 s13, s13, s9 + 801284e: ed90 5a05 vldr s10, [r0, #20] + 8012852: 1a9b subs r3, r3, r2 + 8012854: eef8 7ae7 vcvt.f32.s32 s15, s15 + 8012858: ee73 4ae4 vsub.f32 s9, s7, s9 + 801285c: ed90 2a03 vldr s4, [r0, #12] + 8012860: ee07 3a10 vmov s14, r3 + 8012864: edd0 5a04 vldr s11, [r0, #16] + 8012868: ee67 7a84 vmul.f32 s15, s15, s8 + 801286c: ed90 1a07 vldr s2, [r0, #28] + 8012870: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 8012874: edd0 2a06 vldr s5, [r0, #24] + 8012878: ee75 5ac5 vsub.f32 s11, s11, s10 + 801287c: ee64 7ae7 vnmul.f32 s15, s9, s15 + 8012880: ee27 7a04 vmul.f32 s14, s14, s8 + 8012884: ee32 5a45 vsub.f32 s10, s4, s10 + 8012888: eee6 7a87 vfma.f32 s15, s13, s14 + 801288c: ee67 7a83 vmul.f32 s15, s15, s6 + 8012890: edc0 7a09 vstr s15, [r0, #36] ; 0x24 + 8012894: 6a8c ldr r4, [r1, #40] ; 0x28 + 8012896: 694a ldr r2, [r1, #20] + 8012898: 1b13 subs r3, r2, r4 + 801289a: ee07 3a10 vmov s14, r3 + 801289e: 680b ldr r3, [r1, #0] + 80128a0: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 80128a4: 1b1b subs r3, r3, r4 + 80128a6: ee27 7a04 vmul.f32 s14, s14, s8 + 80128aa: ee64 4ac7 vnmul.f32 s9, s9, s14 + 80128ae: ee07 3a10 vmov s14, r3 + 80128b2: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 80128b6: ee27 7a04 vmul.f32 s14, s14, s8 + 80128ba: eee6 4a87 vfma.f32 s9, s13, s14 + 80128be: ee64 4a86 vmul.f32 s9, s9, s12 + 80128c2: edc0 4a0a vstr s9, [r0, #40] ; 0x28 + 80128c6: 6aca ldr r2, [r1, #44] ; 0x2c + 80128c8: 698b ldr r3, [r1, #24] + 80128ca: 1a9b subs r3, r3, r2 + 80128cc: ee06 3a90 vmov s13, r3 + 80128d0: 684b ldr r3, [r1, #4] + 80128d2: 1a9b subs r3, r3, r2 + 80128d4: eef8 6ae6 vcvt.f32.s32 s13, s13 + 80128d8: ee07 3a10 vmov s14, r3 + 80128dc: ee66 6a84 vmul.f32 s13, s13, s8 + 80128e0: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 80128e4: ee65 6a66 vnmul.f32 s13, s10, s13 + 80128e8: ee27 7a04 vmul.f32 s14, s14, s8 + 80128ec: eee5 6a87 vfma.f32 s13, s11, s14 + 80128f0: ee66 6a83 vmul.f32 s13, s13, s6 + 80128f4: edc0 6a0b vstr s13, [r0, #44] ; 0x2c + 80128f8: 6a8c ldr r4, [r1, #40] ; 0x28 + 80128fa: 694a ldr r2, [r1, #20] + 80128fc: 1b13 subs r3, r2, r4 + 80128fe: ee07 3a10 vmov s14, r3 + 8012902: 680b ldr r3, [r1, #0] + 8012904: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 8012908: 1b1b subs r3, r3, r4 + 801290a: ee27 7a04 vmul.f32 s14, s14, s8 + 801290e: ee25 5a47 vnmul.f32 s10, s10, s14 + 8012912: ee07 3a10 vmov s14, r3 + 8012916: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 801291a: ee27 7a04 vmul.f32 s14, s14, s8 + 801291e: eea5 5a87 vfma.f32 s10, s11, s14 + 8012922: edd0 5a08 vldr s11, [r0, #32] + 8012926: ee31 1a65 vsub.f32 s2, s2, s11 + 801292a: ee72 5ae5 vsub.f32 s11, s5, s11 + 801292e: ee25 5a06 vmul.f32 s10, s10, s12 + 8012932: ed80 5a0c vstr s10, [r0, #48] ; 0x30 + 8012936: 6aca ldr r2, [r1, #44] ; 0x2c + 8012938: 698b ldr r3, [r1, #24] + 801293a: 1a9b subs r3, r3, r2 + 801293c: ee07 3a10 vmov s14, r3 + 8012940: 684b ldr r3, [r1, #4] + 8012942: 1a9b subs r3, r3, r2 + 8012944: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 8012948: ee01 3a90 vmov s3, r3 + 801294c: ee27 7a04 vmul.f32 s14, s14, s8 + 8012950: eef8 1ae1 vcvt.f32.s32 s3, s3 + 8012954: ee25 7ac7 vnmul.f32 s14, s11, s14 + 8012958: ee61 1a84 vmul.f32 s3, s3, s8 + 801295c: eea1 7a21 vfma.f32 s14, s2, s3 + 8012960: ee27 7a03 vmul.f32 s14, s14, s6 + 8012964: ed80 7a0d vstr s14, [r0, #52] ; 0x34 + 8012968: 6a8c ldr r4, [r1, #40] ; 0x28 + 801296a: 694a ldr r2, [r1, #20] + 801296c: 1b13 subs r3, r2, r4 + 801296e: ee03 3a10 vmov s6, r3 + 8012972: 680b ldr r3, [r1, #0] + 8012974: eeb8 3ac3 vcvt.f32.s32 s6, s6 + 8012978: 1b1b subs r3, r3, r4 + 801297a: ee23 3a04 vmul.f32 s6, s6, s8 + 801297e: ee65 5ac3 vnmul.f32 s11, s11, s6 + 8012982: ee03 3a10 vmov s6, r3 + 8012986: eeb8 3ac3 vcvt.f32.s32 s6, s6 + 801298a: ee23 4a04 vmul.f32 s8, s6, s8 + 801298e: eee1 5a04 vfma.f32 s11, s2, s8 + 8012992: ee25 6a86 vmul.f32 s12, s11, s12 + 8012996: ee62 5a67 vnmul.f32 s11, s4, s15 + 801299a: ed80 6a0e vstr s12, [r0, #56] ; 0x38 + 801299e: eee3 5aa6 vfma.f32 s11, s7, s13 + 80129a2: eef5 5ac0 vcmpe.f32 s11, #0.0 + 80129a6: eef1 fa10 vmrs APSR_nzcv, fpscr + 80129aa: dd13 ble.n 80129d4 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x224> + 80129ac: f44f 4300 mov.w r3, #32768 ; 0x8000 + 80129b0: ee62 7ae7 vnmul.f32 s15, s5, s15 + 80129b4: 63c3 str r3, [r0, #60] ; 0x3c + 80129b6: eee3 7a87 vfma.f32 s15, s7, s14 + 80129ba: eef5 7ac0 vcmpe.f32 s15, #0.0 + 80129be: eef1 fa10 vmrs APSR_nzcv, fpscr + 80129c2: dd15 ble.n 80129f0 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x240> + 80129c4: f44f 4300 mov.w r3, #32768 ; 0x8000 + 80129c8: 6403 str r3, [r0, #64] ; 0x40 + 80129ca: bd70 pop {r4, r5, r6, pc} + 80129cc: 4623 mov r3, r4 + 80129ce: e6fd b.n 80127cc <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x1c> + 80129d0: 462a mov r2, r5 + 80129d2: e706 b.n 80127e2 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x32> + 80129d4: d502 bpl.n 80129dc <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x22c> + 80129d6: f647 73ff movw r3, #32767 ; 0x7fff + 80129da: e7e9 b.n 80129b0 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x200> + 80129dc: ee22 2a64 vnmul.f32 s4, s4, s9 + 80129e0: eea3 2a85 vfma.f32 s4, s7, s10 + 80129e4: eeb5 2ac0 vcmpe.f32 s4, #0.0 + 80129e8: eef1 fa10 vmrs APSR_nzcv, fpscr + 80129ec: dade bge.n 80129ac <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x1fc> + 80129ee: e7f2 b.n 80129d6 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x226> + 80129f0: d502 bpl.n 80129f8 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x248> + 80129f2: f647 73ff movw r3, #32767 ; 0x7fff + 80129f6: e7e7 b.n 80129c8 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x218> + 80129f8: ee62 4ae4 vnmul.f32 s9, s5, s9 + 80129fc: eee3 4a86 vfma.f32 s9, s7, s12 + 8012a00: eef5 4ac0 vcmpe.f32 s9, #0.0 + 8012a04: eef1 fa10 vmrs APSR_nzcv, fpscr + 8012a08: dadc bge.n 80129c4 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x214> + 8012a0a: e7f2 b.n 80129f2 <_ZN8touchgfx9GradientsC1EPKNS_7Point3DE+0x242> + 8012a0c: 3d800000 .word 0x3d800000 + +08012a10 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii>: + 8012a10: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr} + 8012a14: 2714 movs r7, #20 + 8012a16: 435f muls r7, r3 + 8012a18: eb02 0c07 add.w ip, r2, r7 + 8012a1c: f8dc 5004 ldr.w r5, [ip, #4] + 8012a20: f115 0e0f adds.w lr, r5, #15 + 8012a24: d433 bmi.n 8012a8e <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x7e> + 8012a26: ea4f 1e2e mov.w lr, lr, asr #4 + 8012a2a: 9c08 ldr r4, [sp, #32] + 8012a2c: 2614 movs r6, #20 + 8012a2e: f8c0 e014 str.w lr, [r0, #20] + 8012a32: 4366 muls r6, r4 + 8012a34: eb02 0806 add.w r8, r2, r6 + 8012a38: f8d8 5004 ldr.w r5, [r8, #4] + 8012a3c: f115 040f adds.w r4, r5, #15 + 8012a40: d431 bmi.n 8012aa6 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x96> + 8012a42: 1124 asrs r4, r4, #4 + 8012a44: eba4 040e sub.w r4, r4, lr + 8012a48: 6184 str r4, [r0, #24] + 8012a4a: 2c00 cmp r4, #0 + 8012a4c: f000 80aa beq.w 8012ba4 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x194> + 8012a50: f8dc 9004 ldr.w r9, [ip, #4] + 8012a54: f8d8 4004 ldr.w r4, [r8, #4] + 8012a58: 5995 ldr r5, [r2, r6] + 8012a5a: eba4 0809 sub.w r8, r4, r9 + 8012a5e: 59d4 ldr r4, [r2, r7] + 8012a60: eba5 0a04 sub.w sl, r5, r4 + 8012a64: ea4f 1608 mov.w r6, r8, lsl #4 + 8012a68: ea4f 150a mov.w r5, sl, lsl #4 + 8012a6c: 2e00 cmp r6, #0 + 8012a6e: fb0e fe05 mul.w lr, lr, r5 + 8012a72: fb0a ee19 mls lr, sl, r9, lr + 8012a76: fb08 e404 mla r4, r8, r4, lr + 8012a7a: f104 34ff add.w r4, r4, #4294967295 + 8012a7e: 4434 add r4, r6 + 8012a80: dc1d bgt.n 8012abe <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0xae> + 8012a82: 4b5b ldr r3, [pc, #364] ; (8012bf0 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x1e0>) + 8012a84: 21f7 movs r1, #247 ; 0xf7 + 8012a86: 4a5b ldr r2, [pc, #364] ; (8012bf4 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x1e4>) + 8012a88: 485b ldr r0, [pc, #364] ; (8012bf8 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x1e8>) + 8012a8a: f00a f967 bl 801cd5c <__assert_func> + 8012a8e: 2410 movs r4, #16 + 8012a90: f1c5 0501 rsb r5, r5, #1 + 8012a94: fb9e fef4 sdiv lr, lr, r4 + 8012a98: f015 050f ands.w r5, r5, #15 + 8012a9c: bf18 it ne + 8012a9e: 2501 movne r5, #1 + 8012aa0: ebae 0e05 sub.w lr, lr, r5 + 8012aa4: e7c1 b.n 8012a2a <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x1a> + 8012aa6: f04f 0910 mov.w r9, #16 + 8012aaa: f1c5 0501 rsb r5, r5, #1 + 8012aae: fb94 f4f9 sdiv r4, r4, r9 + 8012ab2: f015 050f ands.w r5, r5, #15 + 8012ab6: bf18 it ne + 8012ab8: 2501 movne r5, #1 + 8012aba: 1b64 subs r4, r4, r5 + 8012abc: e7c2 b.n 8012a44 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x34> + 8012abe: 2c00 cmp r4, #0 + 8012ac0: db72 blt.n 8012ba8 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x198> + 8012ac2: fb94 fef6 sdiv lr, r4, r6 + 8012ac6: fb06 441e mls r4, r6, lr, r4 + 8012aca: f8c0 e000 str.w lr, [r0] + 8012ace: 6104 str r4, [r0, #16] + 8012ad0: 2d00 cmp r5, #0 + 8012ad2: db7b blt.n 8012bcc <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x1bc> + 8012ad4: fb95 f4f6 sdiv r4, r5, r6 + 8012ad8: fb06 5514 mls r5, r6, r4, r5 + 8012adc: 6044 str r4, [r0, #4] + 8012ade: 6085 str r5, [r0, #8] + 8012ae0: 60c6 str r6, [r0, #12] + 8012ae2: eb01 0383 add.w r3, r1, r3, lsl #2 + 8012ae6: f8dc 4004 ldr.w r4, [ip, #4] + 8012aea: 6945 ldr r5, [r0, #20] + 8012aec: 59d2 ldr r2, [r2, r7] + 8012aee: ebc4 1405 rsb r4, r4, r5, lsl #4 + 8012af2: eddf 6a42 vldr s13, [pc, #264] ; 8012bfc <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0x1ec> + 8012af6: ed91 6a0a vldr s12, [r1, #40] ; 0x28 + 8012afa: ee07 4a10 vmov s14, r4 + 8012afe: 6804 ldr r4, [r0, #0] + 8012b00: ebc2 1204 rsb r2, r2, r4, lsl #4 + 8012b04: eeb8 7ac7 vcvt.f32.s32 s14, s14 + 8012b08: ee07 2a90 vmov s15, r2 + 8012b0c: ee27 7a26 vmul.f32 s14, s14, s13 + 8012b10: eef8 7ae7 vcvt.f32.s32 s15, s15 + 8012b14: ee67 7aa6 vmul.f32 s15, s15, s13 + 8012b18: edd3 6a00 vldr s13, [r3] + 8012b1c: eee6 6a07 vfma.f32 s13, s12, s14 + 8012b20: ed91 6a09 vldr s12, [r1, #36] ; 0x24 + 8012b24: eee6 6a27 vfma.f32 s13, s12, s15 + 8012b28: edc0 6a07 vstr s13, [r0, #28] + 8012b2c: edd0 6a01 vldr s13, [r0, #4] + 8012b30: edd1 5a09 vldr s11, [r1, #36] ; 0x24 + 8012b34: eef8 6ae6 vcvt.f32.s32 s13, s13 + 8012b38: ed91 6a0a vldr s12, [r1, #40] ; 0x28 + 8012b3c: eea6 6aa5 vfma.f32 s12, s13, s11 + 8012b40: ed80 6a08 vstr s12, [r0, #32] + 8012b44: 6a4a ldr r2, [r1, #36] ; 0x24 + 8012b46: 6242 str r2, [r0, #36] ; 0x24 + 8012b48: edd1 5a0c vldr s11, [r1, #48] ; 0x30 + 8012b4c: ed93 6a03 vldr s12, [r3, #12] + 8012b50: eea5 6a87 vfma.f32 s12, s11, s14 + 8012b54: edd1 5a0b vldr s11, [r1, #44] ; 0x2c + 8012b58: eea5 6aa7 vfma.f32 s12, s11, s15 + 8012b5c: ed80 6a0a vstr s12, [r0, #40] ; 0x28 + 8012b60: edd1 5a0b vldr s11, [r1, #44] ; 0x2c + 8012b64: ed91 6a0c vldr s12, [r1, #48] ; 0x30 + 8012b68: eea6 6aa5 vfma.f32 s12, s13, s11 + 8012b6c: ed80 6a0b vstr s12, [r0, #44] ; 0x2c + 8012b70: 6aca ldr r2, [r1, #44] ; 0x2c + 8012b72: 6302 str r2, [r0, #48] ; 0x30 + 8012b74: ed93 6a06 vldr s12, [r3, #24] + 8012b78: edd1 5a0e vldr s11, [r1, #56] ; 0x38 + 8012b7c: eea5 6a87 vfma.f32 s12, s11, s14 + 8012b80: eeb0 7a46 vmov.f32 s14, s12 + 8012b84: ed91 6a0d vldr s12, [r1, #52] ; 0x34 + 8012b88: eea6 7a27 vfma.f32 s14, s12, s15 + 8012b8c: ed80 7a0d vstr s14, [r0, #52] ; 0x34 + 8012b90: ed91 7a0d vldr s14, [r1, #52] ; 0x34 + 8012b94: edd1 7a0e vldr s15, [r1, #56] ; 0x38 + 8012b98: eee6 7a87 vfma.f32 s15, s13, s14 + 8012b9c: edc0 7a0e vstr s15, [r0, #56] ; 0x38 + 8012ba0: 6b4b ldr r3, [r1, #52] ; 0x34 + 8012ba2: 63c3 str r3, [r0, #60] ; 0x3c + 8012ba4: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 8012ba8: 4264 negs r4, r4 + 8012baa: fb94 fef6 sdiv lr, r4, r6 + 8012bae: f1ce 0800 rsb r8, lr, #0 + 8012bb2: fb06 441e mls r4, r6, lr, r4 + 8012bb6: f8c0 8000 str.w r8, [r0] + 8012bba: 6104 str r4, [r0, #16] + 8012bbc: 2c00 cmp r4, #0 + 8012bbe: d087 beq.n 8012ad0 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0xc0> + 8012bc0: ea6f 0e0e mvn.w lr, lr + 8012bc4: 1b34 subs r4, r6, r4 + 8012bc6: f8c0 e000 str.w lr, [r0] + 8012bca: e780 b.n 8012ace <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0xbe> + 8012bcc: 426d negs r5, r5 + 8012bce: fb95 f4f6 sdiv r4, r5, r6 + 8012bd2: f1c4 0e00 rsb lr, r4, #0 + 8012bd6: fb06 5514 mls r5, r6, r4, r5 + 8012bda: f8c0 e004 str.w lr, [r0, #4] + 8012bde: 6085 str r5, [r0, #8] + 8012be0: 2d00 cmp r5, #0 + 8012be2: f43f af7d beq.w 8012ae0 <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0xd0> + 8012be6: 43e4 mvns r4, r4 + 8012be8: 1b75 subs r5, r6, r5 + 8012bea: 6044 str r4, [r0, #4] + 8012bec: e777 b.n 8012ade <_ZN8touchgfx4EdgeC1ERKNS_9GradientsEPKNS_7Point3DEii+0xce> + 8012bee: bf00 nop + 8012bf0: 08020e44 .word 0x08020e44 + 8012bf4: 08020e83 .word 0x08020e83 + 8012bf8: 08020e54 .word 0x08020e54 + 8012bfc: 3d800000 .word 0x3d800000 + +08012c00 <_ZN8touchgfx11FontManager15setFontProviderEPNS_12FontProviderE>: + 8012c00: 4b01 ldr r3, [pc, #4] ; (8012c08 <_ZN8touchgfx11FontManager15setFontProviderEPNS_12FontProviderE+0x8>) + 8012c02: 6018 str r0, [r3, #0] + 8012c04: 4770 bx lr + 8012c06: bf00 nop + 8012c08: 240c3dc4 .word 0x240c3dc4 + +08012c0c <_ZN8touchgfx6Bitmap15isDynamicBitmapEt>: + 8012c0c: 4b06 ldr r3, [pc, #24] ; (8012c28 <_ZN8touchgfx6Bitmap15isDynamicBitmapEt+0x1c>) + 8012c0e: 881a ldrh r2, [r3, #0] + 8012c10: 4282 cmp r2, r0 + 8012c12: d807 bhi.n 8012c24 <_ZN8touchgfx6Bitmap15isDynamicBitmapEt+0x18> + 8012c14: 4b05 ldr r3, [pc, #20] ; (8012c2c <_ZN8touchgfx6Bitmap15isDynamicBitmapEt+0x20>) + 8012c16: 881b ldrh r3, [r3, #0] + 8012c18: 4413 add r3, r2 + 8012c1a: 4298 cmp r0, r3 + 8012c1c: bfac ite ge + 8012c1e: 2000 movge r0, #0 + 8012c20: 2001 movlt r0, #1 + 8012c22: 4770 bx lr + 8012c24: 2000 movs r0, #0 + 8012c26: 4770 bx lr + 8012c28: 240c3de4 .word 0x240c3de4 + 8012c2c: 240c3de8 .word 0x240c3de8 + +08012c30 <_ZN8touchgfx6Bitmap23dynamicBitmapGetAddressEt>: + 8012c30: b508 push {r3, lr} + 8012c32: 4601 mov r1, r0 + 8012c34: f7ff ffea bl 8012c0c <_ZN8touchgfx6Bitmap15isDynamicBitmapEt> + 8012c38: b118 cbz r0, 8012c42 <_ZN8touchgfx6Bitmap23dynamicBitmapGetAddressEt+0x12> + 8012c3a: 4b02 ldr r3, [pc, #8] ; (8012c44 <_ZN8touchgfx6Bitmap23dynamicBitmapGetAddressEt+0x14>) + 8012c3c: 681b ldr r3, [r3, #0] + 8012c3e: f853 0021 ldr.w r0, [r3, r1, lsl #2] + 8012c42: bd08 pop {r3, pc} + 8012c44: 240c3dc8 .word 0x240c3dc8 + +08012c48 <_ZN8touchgfx6Bitmap25dynamicBitmapSetSolidRectEtRKNS_4RectE>: + 8012c48: b538 push {r3, r4, r5, lr} + 8012c4a: 4604 mov r4, r0 + 8012c4c: f7ff ffde bl 8012c0c <_ZN8touchgfx6Bitmap15isDynamicBitmapEt> + 8012c50: b188 cbz r0, 8012c76 <_ZN8touchgfx6Bitmap25dynamicBitmapSetSolidRectEtRKNS_4RectE+0x2e> + 8012c52: 4b09 ldr r3, [pc, #36] ; (8012c78 <_ZN8touchgfx6Bitmap25dynamicBitmapSetSolidRectEtRKNS_4RectE+0x30>) + 8012c54: 881a ldrh r2, [r3, #0] + 8012c56: 4b09 ldr r3, [pc, #36] ; (8012c7c <_ZN8touchgfx6Bitmap25dynamicBitmapSetSolidRectEtRKNS_4RectE+0x34>) + 8012c58: 1aa4 subs r4, r4, r2 + 8012c5a: 220e movs r2, #14 + 8012c5c: 681d ldr r5, [r3, #0] + 8012c5e: 4362 muls r2, r4 + 8012c60: 18ac adds r4, r5, r2 + 8012c62: 7b23 ldrb r3, [r4, #12] + 8012c64: f013 0320 ands.w r3, r3, #32 + 8012c68: bf17 itett ne + 8012c6a: 680b ldrne r3, [r1, #0] + 8012c6c: 4618 moveq r0, r3 + 8012c6e: 50ab strne r3, [r5, r2] + 8012c70: 684b ldrne r3, [r1, #4] + 8012c72: bf18 it ne + 8012c74: 6063 strne r3, [r4, #4] + 8012c76: bd38 pop {r3, r4, r5, pc} + 8012c78: 240c3de4 .word 0x240c3de4 + 8012c7c: 240c3dcc .word 0x240c3dcc + +08012c80 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE>: + 8012c80: e92d 47f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr} + 8012c84: 4606 mov r6, r0 + 8012c86: 460c mov r4, r1 + 8012c88: f7ff ffc0 bl 8012c0c <_ZN8touchgfx6Bitmap15isDynamicBitmapEt> + 8012c8c: b918 cbnz r0, 8012c96 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x16> + 8012c8e: 2000 movs r0, #0 + 8012c90: b002 add sp, #8 + 8012c92: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 8012c96: 4608 mov r0, r1 + 8012c98: f7fa fe15 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8012c9c: 2800 cmp r0, #0 + 8012c9e: d1f6 bne.n 8012c8e <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xe> + 8012ca0: 4b3f ldr r3, [pc, #252] ; (8012da0 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x120>) + 8012ca2: f8df 9100 ldr.w r9, [pc, #256] ; 8012da4 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x124> + 8012ca6: 881d ldrh r5, [r3, #0] + 8012ca8: f8d9 a000 ldr.w sl, [r9] + 8012cac: 46c8 mov r8, r9 + 8012cae: 1b73 subs r3, r6, r5 + 8012cb0: 250e movs r5, #14 + 8012cb2: 435d muls r5, r3 + 8012cb4: eb0a 0705 add.w r7, sl, r5 + 8012cb8: 7b3b ldrb r3, [r7, #12] + 8012cba: f013 0f20 tst.w r3, #32 + 8012cbe: d0e6 beq.n 8012c8e <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xe> + 8012cc0: 4621 mov r1, r4 + 8012cc2: 4638 mov r0, r7 + 8012cc4: f7fd fb60 bl 8010388 <_ZNK8touchgfx4Rect8includesERKS0_> + 8012cc8: 2800 cmp r0, #0 + 8012cca: d1e1 bne.n 8012c90 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x10> + 8012ccc: 4639 mov r1, r7 + 8012cce: 4620 mov r0, r4 + 8012cd0: f7fd fb5a bl 8010388 <_ZNK8touchgfx4Rect8includesERKS0_> + 8012cd4: b108 cbz r0, 8012cda <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x5a> + 8012cd6: 4621 mov r1, r4 + 8012cd8: e020 b.n 8012d1c <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x9c> + 8012cda: f9b4 2000 ldrsh.w r2, [r4] + 8012cde: f93a 3005 ldrsh.w r3, [sl, r5] + 8012ce2: 429a cmp r2, r3 + 8012ce4: d11e bne.n 8012d24 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xa4> + 8012ce6: f9b4 2004 ldrsh.w r2, [r4, #4] + 8012cea: f9b7 3004 ldrsh.w r3, [r7, #4] + 8012cee: 429a cmp r2, r3 + 8012cf0: d118 bne.n 8012d24 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xa4> + 8012cf2: 6820 ldr r0, [r4, #0] + 8012cf4: 466b mov r3, sp + 8012cf6: 6861 ldr r1, [r4, #4] + 8012cf8: c303 stmia r3!, {r0, r1} + 8012cfa: 4639 mov r1, r7 + 8012cfc: 4668 mov r0, sp + 8012cfe: f7fd fb69 bl 80103d4 <_ZN8touchgfx4Rect11expandToFitERKS0_> + 8012d02: f8d9 3000 ldr.w r3, [r9] + 8012d06: f9b4 2006 ldrsh.w r2, [r4, #6] + 8012d0a: 442b add r3, r5 + 8012d0c: f9b3 3006 ldrsh.w r3, [r3, #6] + 8012d10: 4413 add r3, r2 + 8012d12: f9bd 2006 ldrsh.w r2, [sp, #6] + 8012d16: 4293 cmp r3, r2 + 8012d18: dc04 bgt.n 8012d24 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xa4> + 8012d1a: 4669 mov r1, sp + 8012d1c: 4630 mov r0, r6 + 8012d1e: f7ff ff93 bl 8012c48 <_ZN8touchgfx6Bitmap25dynamicBitmapSetSolidRectEtRKNS_4RectE> + 8012d22: e7b5 b.n 8012c90 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x10> + 8012d24: f8d8 3000 ldr.w r3, [r8] + 8012d28: f9b4 1002 ldrsh.w r1, [r4, #2] + 8012d2c: 442b add r3, r5 + 8012d2e: f9b3 2002 ldrsh.w r2, [r3, #2] + 8012d32: 4291 cmp r1, r2 + 8012d34: d119 bne.n 8012d6a <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xea> + 8012d36: f9b4 1006 ldrsh.w r1, [r4, #6] + 8012d3a: f9b3 2006 ldrsh.w r2, [r3, #6] + 8012d3e: 4291 cmp r1, r2 + 8012d40: d113 bne.n 8012d6a <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xea> + 8012d42: 6820 ldr r0, [r4, #0] + 8012d44: 466a mov r2, sp + 8012d46: 6861 ldr r1, [r4, #4] + 8012d48: c203 stmia r2!, {r0, r1} + 8012d4a: 4619 mov r1, r3 + 8012d4c: 4668 mov r0, sp + 8012d4e: f7fd fb41 bl 80103d4 <_ZN8touchgfx4Rect11expandToFitERKS0_> + 8012d52: f8d8 3000 ldr.w r3, [r8] + 8012d56: f9b4 2004 ldrsh.w r2, [r4, #4] + 8012d5a: 442b add r3, r5 + 8012d5c: f9b3 3004 ldrsh.w r3, [r3, #4] + 8012d60: 4413 add r3, r2 + 8012d62: f9bd 2004 ldrsh.w r2, [sp, #4] + 8012d66: 4293 cmp r3, r2 + 8012d68: ddd7 ble.n 8012d1a <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x9a> + 8012d6a: 4620 mov r0, r4 + 8012d6c: f7fa fdab bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8012d70: b990 cbnz r0, 8012d98 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x118> + 8012d72: 88a7 ldrh r7, [r4, #4] + 8012d74: 88e3 ldrh r3, [r4, #6] + 8012d76: fb17 f703 smulbb r7, r7, r3 + 8012d7a: f8d8 3000 ldr.w r3, [r8] + 8012d7e: 441d add r5, r3 + 8012d80: 4628 mov r0, r5 + 8012d82: f7fa fda0 bl 800d8c6 <_ZNK8touchgfx4Rect7isEmptyEv> + 8012d86: b948 cbnz r0, 8012d9c <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x11c> + 8012d88: 88ab ldrh r3, [r5, #4] + 8012d8a: 88ea ldrh r2, [r5, #6] + 8012d8c: fb13 f302 smulbb r3, r3, r2 + 8012d90: 42bb cmp r3, r7 + 8012d92: f4bf af7c bcs.w 8012c8e <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xe> + 8012d96: e79e b.n 8012cd6 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x56> + 8012d98: 2700 movs r7, #0 + 8012d9a: e7ee b.n 8012d7a <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0xfa> + 8012d9c: 2300 movs r3, #0 + 8012d9e: e7f7 b.n 8012d90 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE+0x110> + 8012da0: 240c3de4 .word 0x240c3de4 + 8012da4: 240c3dcc .word 0x240c3dcc + +08012da8 <_ZN8touchgfx6Bitmap10clearCacheEv>: + 8012da8: b5f0 push {r4, r5, r6, r7, lr} + 8012daa: 4c24 ldr r4, [pc, #144] ; (8012e3c <_ZN8touchgfx6Bitmap10clearCacheEv+0x94>) + 8012dac: 6823 ldr r3, [r4, #0] + 8012dae: 2b00 cmp r3, #0 + 8012db0: d042 beq.n 8012e38 <_ZN8touchgfx6Bitmap10clearCacheEv+0x90> + 8012db2: 4a23 ldr r2, [pc, #140] ; (8012e40 <_ZN8touchgfx6Bitmap10clearCacheEv+0x98>) + 8012db4: 4d23 ldr r5, [pc, #140] ; (8012e44 <_ZN8touchgfx6Bitmap10clearCacheEv+0x9c>) + 8012db6: 8811 ldrh r1, [r2, #0] + 8012db8: f8b5 c000 ldrh.w ip, [r5] + 8012dbc: 4822 ldr r0, [pc, #136] ; (8012e48 <_ZN8touchgfx6Bitmap10clearCacheEv+0xa0>) + 8012dbe: 4461 add r1, ip + 8012dc0: 1c4a adds r2, r1, #1 + 8012dc2: 008f lsls r7, r1, #2 + 8012dc4: f022 0201 bic.w r2, r2, #1 + 8012dc8: 19de adds r6, r3, r7 + 8012dca: 0412 lsls r2, r2, #16 + 8012dcc: 6006 str r6, [r0, #0] + 8012dce: 4e1f ldr r6, [pc, #124] ; (8012e4c <_ZN8touchgfx6Bitmap10clearCacheEv+0xa4>) + 8012dd0: 0c12 lsrs r2, r2, #16 + 8012dd2: eb07 0742 add.w r7, r7, r2, lsl #1 + 8012dd6: 19da adds r2, r3, r7 + 8012dd8: 6032 str r2, [r6, #0] + 8012dda: 220e movs r2, #14 + 8012ddc: fb02 f20c mul.w r2, r2, ip + 8012de0: 3203 adds r2, #3 + 8012de2: f022 0203 bic.w r2, r2, #3 + 8012de6: 443a add r2, r7 + 8012de8: 4f19 ldr r7, [pc, #100] ; (8012e50 <_ZN8touchgfx6Bitmap10clearCacheEv+0xa8>) + 8012dea: 4413 add r3, r2 + 8012dec: 603b str r3, [r7, #0] + 8012dee: 2300 movs r3, #0 + 8012df0: 4f18 ldr r7, [pc, #96] ; (8012e54 <_ZN8touchgfx6Bitmap10clearCacheEv+0xac>) + 8012df2: 469c mov ip, r3 + 8012df4: 803b strh r3, [r7, #0] + 8012df6: 4f18 ldr r7, [pc, #96] ; (8012e58 <_ZN8touchgfx6Bitmap10clearCacheEv+0xb0>) + 8012df8: 683f ldr r7, [r7, #0] + 8012dfa: 1aba subs r2, r7, r2 + 8012dfc: 4f17 ldr r7, [pc, #92] ; (8012e5c <_ZN8touchgfx6Bitmap10clearCacheEv+0xb4>) + 8012dfe: 603a str r2, [r7, #0] + 8012e00: f64f 77ff movw r7, #65535 ; 0xffff + 8012e04: 4a16 ldr r2, [pc, #88] ; (8012e60 <_ZN8touchgfx6Bitmap10clearCacheEv+0xb8>) + 8012e06: 8013 strh r3, [r2, #0] + 8012e08: 428b cmp r3, r1 + 8012e0a: d10d bne.n 8012e28 <_ZN8touchgfx6Bitmap10clearCacheEv+0x80> + 8012e0c: 882d ldrh r5, [r5, #0] + 8012e0e: 2300 movs r3, #0 + 8012e10: 6830 ldr r0, [r6, #0] + 8012e12: 240e movs r4, #14 + 8012e14: 429d cmp r5, r3 + 8012e16: d90f bls.n 8012e38 <_ZN8touchgfx6Bitmap10clearCacheEv+0x90> + 8012e18: fb04 0203 mla r2, r4, r3, r0 + 8012e1c: 3301 adds r3, #1 + 8012e1e: 7b11 ldrb r1, [r2, #12] + 8012e20: f36f 1145 bfc r1, #5, #1 + 8012e24: 7311 strb r1, [r2, #12] + 8012e26: e7f5 b.n 8012e14 <_ZN8touchgfx6Bitmap10clearCacheEv+0x6c> + 8012e28: 6822 ldr r2, [r4, #0] + 8012e2a: f842 c023 str.w ip, [r2, r3, lsl #2] + 8012e2e: 6802 ldr r2, [r0, #0] + 8012e30: f822 7013 strh.w r7, [r2, r3, lsl #1] + 8012e34: 3301 adds r3, #1 + 8012e36: e7e7 b.n 8012e08 <_ZN8touchgfx6Bitmap10clearCacheEv+0x60> + 8012e38: bdf0 pop {r4, r5, r6, r7, pc} + 8012e3a: bf00 nop + 8012e3c: 240c3dc8 .word 0x240c3dc8 + 8012e40: 240c3de4 .word 0x240c3de4 + 8012e44: 240c3de8 .word 0x240c3de8 + 8012e48: 240c3ddc .word 0x240c3ddc + 8012e4c: 240c3dcc .word 0x240c3dcc + 8012e50: 240c3dd4 .word 0x240c3dd4 + 8012e54: 240c3de6 .word 0x240c3de6 + 8012e58: 240c3dd0 .word 0x240c3dd0 + 8012e5c: 240c3de0 .word 0x240c3de0 + 8012e60: 240c3dd8 .word 0x240c3dd8 + +08012e64 <_ZN8touchgfx6Bitmap8setCacheEPtmm>: + 8012e64: 4b10 ldr r3, [pc, #64] ; (8012ea8 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x44>) + 8012e66: b510 push {r4, lr} + 8012e68: 681b ldr r3, [r3, #0] + 8012e6a: b9db cbnz r3, 8012ea4 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x40> + 8012e6c: b1d1 cbz r1, 8012ea4 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x40> + 8012e6e: 4b0f ldr r3, [pc, #60] ; (8012eac <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x48>) + 8012e70: 240e movs r4, #14 + 8012e72: 801a strh r2, [r3, #0] + 8012e74: b292 uxth r2, r2 + 8012e76: 4b0e ldr r3, [pc, #56] ; (8012eb0 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x4c>) + 8012e78: 881b ldrh r3, [r3, #0] + 8012e7a: 4413 add r3, r2 + 8012e7c: 4362 muls r2, r4 + 8012e7e: 2406 movs r4, #6 + 8012e80: fb04 2203 mla r2, r4, r3, r2 + 8012e84: 428a cmp r2, r1 + 8012e86: d305 bcc.n 8012e94 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x30> + 8012e88: 4b0a ldr r3, [pc, #40] ; (8012eb4 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x50>) + 8012e8a: 2134 movs r1, #52 ; 0x34 + 8012e8c: 4a0a ldr r2, [pc, #40] ; (8012eb8 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x54>) + 8012e8e: 480b ldr r0, [pc, #44] ; (8012ebc <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x58>) + 8012e90: f009 ff64 bl 801cd5c <__assert_func> + 8012e94: 4b0a ldr r3, [pc, #40] ; (8012ec0 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x5c>) + 8012e96: 6019 str r1, [r3, #0] + 8012e98: 4b0a ldr r3, [pc, #40] ; (8012ec4 <_ZN8touchgfx6Bitmap8setCacheEPtmm+0x60>) + 8012e9a: 6018 str r0, [r3, #0] + 8012e9c: e8bd 4010 ldmia.w sp!, {r4, lr} + 8012ea0: f7ff bf82 b.w 8012da8 <_ZN8touchgfx6Bitmap10clearCacheEv> + 8012ea4: bd10 pop {r4, pc} + 8012ea6: bf00 nop + 8012ea8: 240c3dd4 .word 0x240c3dd4 + 8012eac: 240c3de8 .word 0x240c3de8 + 8012eb0: 240c3de4 .word 0x240c3de4 + 8012eb4: 08020f21 .word 0x08020f21 + 8012eb8: 08020fb6 .word 0x08020fb6 + 8012ebc: 08020efc .word 0x08020efc + 8012ec0: 240c3dd0 .word 0x240c3dd0 + 8012ec4: 240c3dc8 .word 0x240c3dc8 + +08012ec8 <_ZN8touchgfx6Bitmap22registerBitmapDatabaseEPKNS0_10BitmapDataEtPtmm>: + 8012ec8: b470 push {r4, r5, r6} + 8012eca: 4c07 ldr r4, [pc, #28] ; (8012ee8 <_ZN8touchgfx6Bitmap22registerBitmapDatabaseEPKNS0_10BitmapDataEtPtmm+0x20>) + 8012ecc: 4605 mov r5, r0 + 8012ece: 4610 mov r0, r2 + 8012ed0: 9a03 ldr r2, [sp, #12] + 8012ed2: 6826 ldr r6, [r4, #0] + 8012ed4: b936 cbnz r6, 8012ee4 <_ZN8touchgfx6Bitmap22registerBitmapDatabaseEPKNS0_10BitmapDataEtPtmm+0x1c> + 8012ed6: 6025 str r5, [r4, #0] + 8012ed8: 4c04 ldr r4, [pc, #16] ; (8012eec <_ZN8touchgfx6Bitmap22registerBitmapDatabaseEPKNS0_10BitmapDataEtPtmm+0x24>) + 8012eda: 8021 strh r1, [r4, #0] + 8012edc: 4619 mov r1, r3 + 8012ede: bc70 pop {r4, r5, r6} + 8012ee0: f7ff bfc0 b.w 8012e64 <_ZN8touchgfx6Bitmap8setCacheEPtmm> + 8012ee4: bc70 pop {r4, r5, r6} + 8012ee6: 4770 bx lr + 8012ee8: 240c3dec .word 0x240c3dec + 8012eec: 240c3de4 .word 0x240c3de4 + +08012ef0 <_ZNK8touchgfx6Bitmap8getWidthEv>: + 8012ef0: b508 push {r3, lr} + 8012ef2: 4b17 ldr r3, [pc, #92] ; (8012f50 <_ZNK8touchgfx6Bitmap8getWidthEv+0x60>) + 8012ef4: 6819 ldr r1, [r3, #0] + 8012ef6: b931 cbnz r1, 8012f06 <_ZNK8touchgfx6Bitmap8getWidthEv+0x16> + 8012ef8: 4b16 ldr r3, [pc, #88] ; (8012f54 <_ZNK8touchgfx6Bitmap8getWidthEv+0x64>) + 8012efa: f240 4184 movw r1, #1156 ; 0x484 + 8012efe: 4a16 ldr r2, [pc, #88] ; (8012f58 <_ZNK8touchgfx6Bitmap8getWidthEv+0x68>) + 8012f00: 4816 ldr r0, [pc, #88] ; (8012f5c <_ZNK8touchgfx6Bitmap8getWidthEv+0x6c>) + 8012f02: f009 ff2b bl 801cd5c <__assert_func> + 8012f06: 4a16 ldr r2, [pc, #88] ; (8012f60 <_ZNK8touchgfx6Bitmap8getWidthEv+0x70>) + 8012f08: 8803 ldrh r3, [r0, #0] + 8012f0a: 8812 ldrh r2, [r2, #0] + 8012f0c: 4293 cmp r3, r2 + 8012f0e: d204 bcs.n 8012f1a <_ZNK8touchgfx6Bitmap8getWidthEv+0x2a> + 8012f10: 2214 movs r2, #20 + 8012f12: fb02 1303 mla r3, r2, r3, r1 + 8012f16: 8918 ldrh r0, [r3, #8] + 8012f18: bd08 pop {r3, pc} + 8012f1a: 4912 ldr r1, [pc, #72] ; (8012f64 <_ZNK8touchgfx6Bitmap8getWidthEv+0x74>) + 8012f1c: 8809 ldrh r1, [r1, #0] + 8012f1e: 4411 add r1, r2 + 8012f20: 428b cmp r3, r1 + 8012f22: da06 bge.n 8012f32 <_ZNK8touchgfx6Bitmap8getWidthEv+0x42> + 8012f24: 1a9b subs r3, r3, r2 + 8012f26: 4a10 ldr r2, [pc, #64] ; (8012f68 <_ZNK8touchgfx6Bitmap8getWidthEv+0x78>) + 8012f28: 210e movs r1, #14 + 8012f2a: 6812 ldr r2, [r2, #0] + 8012f2c: fb01 2303 mla r3, r1, r3, r2 + 8012f30: e7f1 b.n 8012f16 <_ZNK8touchgfx6Bitmap8getWidthEv+0x26> + 8012f32: f64f 72fe movw r2, #65534 ; 0xfffe + 8012f36: 4293 cmp r3, r2 + 8012f38: d107 bne.n 8012f4a <_ZNK8touchgfx6Bitmap8getWidthEv+0x5a> + 8012f3a: 4b0c ldr r3, [pc, #48] ; (8012f6c <_ZNK8touchgfx6Bitmap8getWidthEv+0x7c>) + 8012f3c: 781b ldrb r3, [r3, #0] + 8012f3e: b913 cbnz r3, 8012f46 <_ZNK8touchgfx6Bitmap8getWidthEv+0x56> + 8012f40: 4b0b ldr r3, [pc, #44] ; (8012f70 <_ZNK8touchgfx6Bitmap8getWidthEv+0x80>) + 8012f42: 8818 ldrh r0, [r3, #0] + 8012f44: e7e8 b.n 8012f18 <_ZNK8touchgfx6Bitmap8getWidthEv+0x28> + 8012f46: 4b0b ldr r3, [pc, #44] ; (8012f74 <_ZNK8touchgfx6Bitmap8getWidthEv+0x84>) + 8012f48: e7fb b.n 8012f42 <_ZNK8touchgfx6Bitmap8getWidthEv+0x52> + 8012f4a: 2000 movs r0, #0 + 8012f4c: e7e4 b.n 8012f18 <_ZNK8touchgfx6Bitmap8getWidthEv+0x28> + 8012f4e: bf00 nop + 8012f50: 240c3dec .word 0x240c3dec + 8012f54: 08020f7a .word 0x08020f7a + 8012f58: 0802102d .word 0x0802102d + 8012f5c: 08020efc .word 0x08020efc + 8012f60: 240c3de4 .word 0x240c3de4 + 8012f64: 240c3de8 .word 0x240c3de8 + 8012f68: 240c3dcc .word 0x240c3dcc + 8012f6c: 240c3d3a .word 0x240c3d3a + 8012f70: 240c3d3c .word 0x240c3d3c + 8012f74: 240c3d3e .word 0x240c3d3e + +08012f78 <_ZNK8touchgfx6Bitmap9getHeightEv>: + 8012f78: b508 push {r3, lr} + 8012f7a: 4b17 ldr r3, [pc, #92] ; (8012fd8 <_ZNK8touchgfx6Bitmap9getHeightEv+0x60>) + 8012f7c: 6819 ldr r1, [r3, #0] + 8012f7e: b931 cbnz r1, 8012f8e <_ZNK8touchgfx6Bitmap9getHeightEv+0x16> + 8012f80: 4b16 ldr r3, [pc, #88] ; (8012fdc <_ZNK8touchgfx6Bitmap9getHeightEv+0x64>) + 8012f82: f44f 6193 mov.w r1, #1176 ; 0x498 + 8012f86: 4a16 ldr r2, [pc, #88] ; (8012fe0 <_ZNK8touchgfx6Bitmap9getHeightEv+0x68>) + 8012f88: 4816 ldr r0, [pc, #88] ; (8012fe4 <_ZNK8touchgfx6Bitmap9getHeightEv+0x6c>) + 8012f8a: f009 fee7 bl 801cd5c <__assert_func> + 8012f8e: 4a16 ldr r2, [pc, #88] ; (8012fe8 <_ZNK8touchgfx6Bitmap9getHeightEv+0x70>) + 8012f90: 8803 ldrh r3, [r0, #0] + 8012f92: 8812 ldrh r2, [r2, #0] + 8012f94: 4293 cmp r3, r2 + 8012f96: d204 bcs.n 8012fa2 <_ZNK8touchgfx6Bitmap9getHeightEv+0x2a> + 8012f98: 2214 movs r2, #20 + 8012f9a: fb02 1303 mla r3, r2, r3, r1 + 8012f9e: 8958 ldrh r0, [r3, #10] + 8012fa0: bd08 pop {r3, pc} + 8012fa2: 4912 ldr r1, [pc, #72] ; (8012fec <_ZNK8touchgfx6Bitmap9getHeightEv+0x74>) + 8012fa4: 8809 ldrh r1, [r1, #0] + 8012fa6: 4411 add r1, r2 + 8012fa8: 428b cmp r3, r1 + 8012faa: da06 bge.n 8012fba <_ZNK8touchgfx6Bitmap9getHeightEv+0x42> + 8012fac: 1a9b subs r3, r3, r2 + 8012fae: 4a10 ldr r2, [pc, #64] ; (8012ff0 <_ZNK8touchgfx6Bitmap9getHeightEv+0x78>) + 8012fb0: 210e movs r1, #14 + 8012fb2: 6812 ldr r2, [r2, #0] + 8012fb4: fb01 2303 mla r3, r1, r3, r2 + 8012fb8: e7f1 b.n 8012f9e <_ZNK8touchgfx6Bitmap9getHeightEv+0x26> + 8012fba: f64f 72fe movw r2, #65534 ; 0xfffe + 8012fbe: 4293 cmp r3, r2 + 8012fc0: d107 bne.n 8012fd2 <_ZNK8touchgfx6Bitmap9getHeightEv+0x5a> + 8012fc2: 4b0c ldr r3, [pc, #48] ; (8012ff4 <_ZNK8touchgfx6Bitmap9getHeightEv+0x7c>) + 8012fc4: 781b ldrb r3, [r3, #0] + 8012fc6: b913 cbnz r3, 8012fce <_ZNK8touchgfx6Bitmap9getHeightEv+0x56> + 8012fc8: 4b0b ldr r3, [pc, #44] ; (8012ff8 <_ZNK8touchgfx6Bitmap9getHeightEv+0x80>) + 8012fca: 8818 ldrh r0, [r3, #0] + 8012fcc: e7e8 b.n 8012fa0 <_ZNK8touchgfx6Bitmap9getHeightEv+0x28> + 8012fce: 4b0b ldr r3, [pc, #44] ; (8012ffc <_ZNK8touchgfx6Bitmap9getHeightEv+0x84>) + 8012fd0: e7fb b.n 8012fca <_ZNK8touchgfx6Bitmap9getHeightEv+0x52> + 8012fd2: 2000 movs r0, #0 + 8012fd4: e7e4 b.n 8012fa0 <_ZNK8touchgfx6Bitmap9getHeightEv+0x28> + 8012fd6: bf00 nop + 8012fd8: 240c3dec .word 0x240c3dec + 8012fdc: 08020f7a .word 0x08020f7a + 8012fe0: 08021059 .word 0x08021059 + 8012fe4: 08020efc .word 0x08020efc + 8012fe8: 240c3de4 .word 0x240c3de4 + 8012fec: 240c3de8 .word 0x240c3de8 + 8012ff0: 240c3dcc .word 0x240c3dcc + 8012ff4: 240c3d3a .word 0x240c3d3a + 8012ff8: 240c3d3e .word 0x240c3d3e + 8012ffc: 240c3d3c .word 0x240c3d3c + +08013000 <_ZNK8touchgfx6Bitmap7getDataEv>: + 8013000: b508 push {r3, lr} + 8013002: 4b12 ldr r3, [pc, #72] ; (801304c <_ZNK8touchgfx6Bitmap7getDataEv+0x4c>) + 8013004: 6819 ldr r1, [r3, #0] + 8013006: b931 cbnz r1, 8013016 <_ZNK8touchgfx6Bitmap7getDataEv+0x16> + 8013008: 4b11 ldr r3, [pc, #68] ; (8013050 <_ZNK8touchgfx6Bitmap7getDataEv+0x50>) + 801300a: f44f 619a mov.w r1, #1232 ; 0x4d0 + 801300e: 4a11 ldr r2, [pc, #68] ; (8013054 <_ZNK8touchgfx6Bitmap7getDataEv+0x54>) + 8013010: 4811 ldr r0, [pc, #68] ; (8013058 <_ZNK8touchgfx6Bitmap7getDataEv+0x58>) + 8013012: f009 fea3 bl 801cd5c <__assert_func> + 8013016: 8803 ldrh r3, [r0, #0] + 8013018: f64f 72ff movw r2, #65535 ; 0xffff + 801301c: 4293 cmp r3, r2 + 801301e: d012 beq.n 8013046 <_ZNK8touchgfx6Bitmap7getDataEv+0x46> + 8013020: f64f 72fe movw r2, #65534 ; 0xfffe + 8013024: 4293 cmp r3, r2 + 8013026: d103 bne.n 8013030 <_ZNK8touchgfx6Bitmap7getDataEv+0x30> + 8013028: 4b0c ldr r3, [pc, #48] ; (801305c <_ZNK8touchgfx6Bitmap7getDataEv+0x5c>) + 801302a: 681b ldr r3, [r3, #0] + 801302c: 6c58 ldr r0, [r3, #68] ; 0x44 + 801302e: bd08 pop {r3, pc} + 8013030: 4a0b ldr r2, [pc, #44] ; (8013060 <_ZNK8touchgfx6Bitmap7getDataEv+0x60>) + 8013032: 6812 ldr r2, [r2, #0] + 8013034: b11a cbz r2, 801303e <_ZNK8touchgfx6Bitmap7getDataEv+0x3e> + 8013036: f852 0023 ldr.w r0, [r2, r3, lsl #2] + 801303a: 2800 cmp r0, #0 + 801303c: d1f7 bne.n 801302e <_ZNK8touchgfx6Bitmap7getDataEv+0x2e> + 801303e: 2214 movs r2, #20 + 8013040: 4353 muls r3, r2 + 8013042: 58c8 ldr r0, [r1, r3] + 8013044: e7f3 b.n 801302e <_ZNK8touchgfx6Bitmap7getDataEv+0x2e> + 8013046: 2000 movs r0, #0 + 8013048: e7f1 b.n 801302e <_ZNK8touchgfx6Bitmap7getDataEv+0x2e> + 801304a: bf00 nop + 801304c: 240c3dec .word 0x240c3dec + 8013050: 08020f7a .word 0x08020f7a + 8013054: 08020ffc .word 0x08020ffc + 8013058: 08020efc .word 0x08020efc + 801305c: 240c3d44 .word 0x240c3d44 + 8013060: 240c3dc8 .word 0x240c3dc8 + +08013064 <_ZNK8touchgfx6Bitmap12getExtraDataEv>: + 8013064: 8802 ldrh r2, [r0, #0] + 8013066: f64f 73fd movw r3, #65533 ; 0xfffd + 801306a: 429a cmp r2, r3 + 801306c: d845 bhi.n 80130fa <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x96> + 801306e: 4b24 ldr r3, [pc, #144] ; (8013100 <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x9c>) + 8013070: 8818 ldrh r0, [r3, #0] + 8013072: 4282 cmp r2, r0 + 8013074: d221 bcs.n 80130ba <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x56> + 8013076: 4b23 ldr r3, [pc, #140] ; (8013104 <_ZNK8touchgfx6Bitmap12getExtraDataEv+0xa0>) + 8013078: 6819 ldr r1, [r3, #0] + 801307a: 2314 movs r3, #20 + 801307c: fb03 1302 mla r3, r3, r2, r1 + 8013080: 6858 ldr r0, [r3, #4] + 8013082: 2800 cmp r0, #0 + 8013084: d03a beq.n 80130fc <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x98> + 8013086: 4920 ldr r1, [pc, #128] ; (8013108 <_ZNK8touchgfx6Bitmap12getExtraDataEv+0xa4>) + 8013088: 6809 ldr r1, [r1, #0] + 801308a: 2900 cmp r1, #0 + 801308c: d036 beq.n 80130fc <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x98> + 801308e: f851 1022 ldr.w r1, [r1, r2, lsl #2] + 8013092: 2900 cmp r1, #0 + 8013094: d032 beq.n 80130fc <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x98> + 8013096: 891a ldrh r2, [r3, #8] + 8013098: 8958 ldrh r0, [r3, #10] + 801309a: 4350 muls r0, r2 + 801309c: 7c5a ldrb r2, [r3, #17] + 801309e: 7cdb ldrb r3, [r3, #19] + 80130a0: 0952 lsrs r2, r2, #5 + 80130a2: f3c3 1342 ubfx r3, r3, #5, #3 + 80130a6: ea43 03c2 orr.w r3, r3, r2, lsl #3 + 80130aa: 2b0b cmp r3, #11 + 80130ac: bf18 it ne + 80130ae: 0040 lslne r0, r0, #1 + 80130b0: 3003 adds r0, #3 + 80130b2: f020 0003 bic.w r0, r0, #3 + 80130b6: 4408 add r0, r1 + 80130b8: 4770 bx lr + 80130ba: 4b14 ldr r3, [pc, #80] ; (801310c <_ZNK8touchgfx6Bitmap12getExtraDataEv+0xa8>) + 80130bc: 881b ldrh r3, [r3, #0] + 80130be: 4403 add r3, r0 + 80130c0: 429a cmp r2, r3 + 80130c2: da1a bge.n 80130fa <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x96> + 80130c4: 4b12 ldr r3, [pc, #72] ; (8013110 <_ZNK8touchgfx6Bitmap12getExtraDataEv+0xac>) + 80130c6: 1a10 subs r0, r2, r0 + 80130c8: 210e movs r1, #14 + 80130ca: 681b ldr r3, [r3, #0] + 80130cc: fb01 3000 mla r0, r1, r0, r3 + 80130d0: 7b03 ldrb r3, [r0, #12] + 80130d2: f003 031f and.w r3, r3, #31 + 80130d6: 2b0b cmp r3, #11 + 80130d8: d10b bne.n 80130f2 <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x8e> + 80130da: 8903 ldrh r3, [r0, #8] + 80130dc: 8940 ldrh r0, [r0, #10] + 80130de: 4358 muls r0, r3 + 80130e0: 4b09 ldr r3, [pc, #36] ; (8013108 <_ZNK8touchgfx6Bitmap12getExtraDataEv+0xa4>) + 80130e2: 3003 adds r0, #3 + 80130e4: 6819 ldr r1, [r3, #0] + 80130e6: f020 0303 bic.w r3, r0, #3 + 80130ea: f851 0022 ldr.w r0, [r1, r2, lsl #2] + 80130ee: 4418 add r0, r3 + 80130f0: 4770 bx lr + 80130f2: 2b0d cmp r3, #13 + 80130f4: d101 bne.n 80130fa <_ZNK8touchgfx6Bitmap12getExtraDataEv+0x96> + 80130f6: 300d adds r0, #13 + 80130f8: 4770 bx lr + 80130fa: 2000 movs r0, #0 + 80130fc: 4770 bx lr + 80130fe: bf00 nop + 8013100: 240c3de4 .word 0x240c3de4 + 8013104: 240c3dec .word 0x240c3dec + 8013108: 240c3dc8 .word 0x240c3dc8 + 801310c: 240c3de8 .word 0x240c3de8 + 8013110: 240c3dcc .word 0x240c3dcc + +08013114 <_ZNK8touchgfx6Bitmap9getFormatEv>: + 8013114: 4b17 ldr r3, [pc, #92] ; (8013174 <_ZNK8touchgfx6Bitmap9getFormatEv+0x60>) + 8013116: b510 push {r4, lr} + 8013118: 6819 ldr r1, [r3, #0] + 801311a: 8803 ldrh r3, [r0, #0] + 801311c: b1e9 cbz r1, 801315a <_ZNK8touchgfx6Bitmap9getFormatEv+0x46> + 801311e: 4a16 ldr r2, [pc, #88] ; (8013178 <_ZNK8touchgfx6Bitmap9getFormatEv+0x64>) + 8013120: 8812 ldrh r2, [r2, #0] + 8013122: 429a cmp r2, r3 + 8013124: d90a bls.n 801313c <_ZNK8touchgfx6Bitmap9getFormatEv+0x28> + 8013126: 2214 movs r2, #20 + 8013128: fb02 1303 mla r3, r2, r3, r1 + 801312c: 7c58 ldrb r0, [r3, #17] + 801312e: 0942 lsrs r2, r0, #5 + 8013130: 7cd8 ldrb r0, [r3, #19] + 8013132: f3c0 1042 ubfx r0, r0, #5, #3 + 8013136: ea40 00c2 orr.w r0, r0, r2, lsl #3 + 801313a: bd10 pop {r4, pc} + 801313c: 490f ldr r1, [pc, #60] ; (801317c <_ZNK8touchgfx6Bitmap9getFormatEv+0x68>) + 801313e: 8809 ldrh r1, [r1, #0] + 8013140: 4411 add r1, r2 + 8013142: 428b cmp r3, r1 + 8013144: da09 bge.n 801315a <_ZNK8touchgfx6Bitmap9getFormatEv+0x46> + 8013146: 1a9b subs r3, r3, r2 + 8013148: 4a0d ldr r2, [pc, #52] ; (8013180 <_ZNK8touchgfx6Bitmap9getFormatEv+0x6c>) + 801314a: 210e movs r1, #14 + 801314c: 6812 ldr r2, [r2, #0] + 801314e: fb01 2303 mla r3, r1, r3, r2 + 8013152: 7b18 ldrb r0, [r3, #12] + 8013154: f000 001f and.w r0, r0, #31 + 8013158: e7ef b.n 801313a <_ZNK8touchgfx6Bitmap9getFormatEv+0x26> + 801315a: f64f 72fe movw r2, #65534 ; 0xfffe + 801315e: 4293 cmp r3, r2 + 8013160: d106 bne.n 8013170 <_ZNK8touchgfx6Bitmap9getFormatEv+0x5c> + 8013162: f7f6 f8df bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 8013166: 6803 ldr r3, [r0, #0] + 8013168: e8bd 4010 ldmia.w sp!, {r4, lr} + 801316c: 6adb ldr r3, [r3, #44] ; 0x2c + 801316e: 4718 bx r3 + 8013170: 2000 movs r0, #0 + 8013172: e7e2 b.n 801313a <_ZNK8touchgfx6Bitmap9getFormatEv+0x26> + 8013174: 240c3dec .word 0x240c3dec + 8013178: 240c3de4 .word 0x240c3de4 + 801317c: 240c3de8 .word 0x240c3de8 + 8013180: 240c3dcc .word 0x240c3dcc + +08013184 <_ZNK8touchgfx8LCD24bpp8bitDepthEv>: + 8013184: 2018 movs r0, #24 + 8013186: 4770 bx lr + +08013188 <_ZNK8touchgfx8LCD24bpp17framebufferFormatEv>: + 8013188: 2001 movs r0, #1 + 801318a: 4770 bx lr + +0801318c <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 801318c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8013190: b085 sub sp, #20 + 8013192: 9e13 ldr r6, [sp, #76] ; 0x4c + 8013194: 9203 str r2, [sp, #12] + 8013196: 6870 ldr r0, [r6, #4] + 8013198: f8dd c058 ldr.w ip, [sp, #88] ; 0x58 + 801319c: f89d 505c ldrb.w r5, [sp, #92] ; 0x5c + 80131a0: 9101 str r1, [sp, #4] + 80131a2: fa1f f885 uxth.w r8, r5 + 80131a6: 43ed mvns r5, r5 + 80131a8: e9dd 2414 ldrd r2, r4, [sp, #80] ; 0x50 + 80131ac: b2ed uxtb r5, r5 + 80131ae: fb00 2404 mla r4, r0, r4, r2 + 80131b2: 6832 ldr r2, [r6, #0] + 80131b4: eb04 0444 add.w r4, r4, r4, lsl #1 + 80131b8: 4414 add r4, r2 + 80131ba: f8dc 2000 ldr.w r2, [ip] + 80131be: 9202 str r2, [sp, #8] + 80131c0: f8dc 2004 ldr.w r2, [ip, #4] + 80131c4: f102 0e04 add.w lr, r2, #4 + 80131c8: 9a01 ldr r2, [sp, #4] + 80131ca: 2a00 cmp r2, #0 + 80131cc: dc03 bgt.n 80131d6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4a> + 80131ce: 9a03 ldr r2, [sp, #12] + 80131d0: 2a00 cmp r2, #0 + 80131d2: f340 8116 ble.w 8013402 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x276> + 80131d6: 9a0f ldr r2, [sp, #60] ; 0x3c + 80131d8: f9bc a008 ldrsh.w sl, [ip, #8] + 80131dc: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 80131e0: 9a10 ldr r2, [sp, #64] ; 0x40 + 80131e2: f9bc 900c ldrsh.w r9, [ip, #12] + 80131e6: f502 4200 add.w r2, r2, #32768 ; 0x8000 + 80131ea: 2b00 cmp r3, #0 + 80131ec: dd0e ble.n 801320c <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x80> + 80131ee: 1406 asrs r6, r0, #16 + 80131f0: d405 bmi.n 80131fe <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x72> + 80131f2: 4556 cmp r6, sl + 80131f4: da03 bge.n 80131fe <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x72> + 80131f6: 1416 asrs r6, r2, #16 + 80131f8: d401 bmi.n 80131fe <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x72> + 80131fa: 454e cmp r6, r9 + 80131fc: db07 blt.n 801320e <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x82> + 80131fe: 9e11 ldr r6, [sp, #68] ; 0x44 + 8013200: 3b01 subs r3, #1 + 8013202: 3403 adds r4, #3 + 8013204: 4430 add r0, r6 + 8013206: 9e12 ldr r6, [sp, #72] ; 0x48 + 8013208: 4432 add r2, r6 + 801320a: e7ee b.n 80131ea <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5e> + 801320c: d063 beq.n 80132d6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14a> + 801320e: 1e5e subs r6, r3, #1 + 8013210: 9f11 ldr r7, [sp, #68] ; 0x44 + 8013212: fb07 0706 mla r7, r7, r6, r0 + 8013216: 143f asrs r7, r7, #16 + 8013218: d454 bmi.n 80132c4 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 801321a: 4557 cmp r7, sl + 801321c: da52 bge.n 80132c4 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 801321e: 9f12 ldr r7, [sp, #72] ; 0x48 + 8013220: fb07 2606 mla r6, r7, r6, r2 + 8013224: 1436 asrs r6, r6, #16 + 8013226: d44d bmi.n 80132c4 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 8013228: 454e cmp r6, r9 + 801322a: da4b bge.n 80132c4 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 801322c: 1ce6 adds r6, r4, #3 + 801322e: 4699 mov r9, r3 + 8013230: f1b9 0f00 cmp.w r9, #0 + 8013234: f106 0603 add.w r6, r6, #3 + 8013238: dd48 ble.n 80132cc <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x140> + 801323a: f9bc b008 ldrsh.w fp, [ip, #8] + 801323e: 1417 asrs r7, r2, #16 + 8013240: 9902 ldr r1, [sp, #8] + 8013242: ea4f 4a20 mov.w sl, r0, asr #16 + 8013246: f109 39ff add.w r9, r9, #4294967295 + 801324a: fb0b 1707 mla r7, fp, r7, r1 + 801324e: f816 bc06 ldrb.w fp, [r6, #-6] + 8013252: 9911 ldr r1, [sp, #68] ; 0x44 + 8013254: f817 700a ldrb.w r7, [r7, sl] + 8013258: fb1b fb05 smulbb fp, fp, r5 + 801325c: 4408 add r0, r1 + 801325e: 9912 ldr r1, [sp, #72] ; 0x48 + 8013260: eb07 0747 add.w r7, r7, r7, lsl #1 + 8013264: 440a add r2, r1 + 8013266: eb0e 0a07 add.w sl, lr, r7 + 801326a: f81e 7007 ldrb.w r7, [lr, r7] + 801326e: fb07 b708 mla r7, r7, r8, fp + 8013272: b2bf uxth r7, r7 + 8013274: f107 0b01 add.w fp, r7, #1 + 8013278: eb0b 2717 add.w r7, fp, r7, lsr #8 + 801327c: f816 bc05 ldrb.w fp, [r6, #-5] + 8013280: fb1b fb05 smulbb fp, fp, r5 + 8013284: 123f asrs r7, r7, #8 + 8013286: f806 7c06 strb.w r7, [r6, #-6] + 801328a: f89a 7001 ldrb.w r7, [sl, #1] + 801328e: fb07 b708 mla r7, r7, r8, fp + 8013292: b2bf uxth r7, r7 + 8013294: f107 0b01 add.w fp, r7, #1 + 8013298: eb0b 2717 add.w r7, fp, r7, lsr #8 + 801329c: 123f asrs r7, r7, #8 + 801329e: f806 7c05 strb.w r7, [r6, #-5] + 80132a2: f89a 7002 ldrb.w r7, [sl, #2] + 80132a6: f816 ac04 ldrb.w sl, [r6, #-4] + 80132aa: fb1a fa05 smulbb sl, sl, r5 + 80132ae: fb07 a708 mla r7, r7, r8, sl + 80132b2: b2bf uxth r7, r7 + 80132b4: f107 0a01 add.w sl, r7, #1 + 80132b8: eb0a 2717 add.w r7, sl, r7, lsr #8 + 80132bc: 123f asrs r7, r7, #8 + 80132be: f806 7c04 strb.w r7, [r6, #-4] + 80132c2: e7b5 b.n 8013230 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa4> + 80132c4: 2700 movs r7, #0 + 80132c6: 1bde subs r6, r3, r7 + 80132c8: 2e00 cmp r6, #0 + 80132ca: dc42 bgt.n 8013352 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c6> + 80132cc: ea23 73e3 bic.w r3, r3, r3, asr #31 + 80132d0: eb03 0343 add.w r3, r3, r3, lsl #1 + 80132d4: 441c add r4, r3 + 80132d6: 9b01 ldr r3, [sp, #4] + 80132d8: 2b00 cmp r3, #0 + 80132da: f340 8092 ble.w 8013402 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x276> + 80132de: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 80132e2: 9b0e ldr r3, [sp, #56] ; 0x38 + 80132e4: ee30 0a04 vadd.f32 s0, s0, s8 + 80132e8: ee70 0aa4 vadd.f32 s1, s1, s9 + 80132ec: eef0 6a62 vmov.f32 s13, s5 + 80132f0: eec7 7a00 vdiv.f32 s15, s14, s0 + 80132f4: ee31 1a05 vadd.f32 s2, s2, s10 + 80132f8: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 80132fc: edcd 6a0f vstr s13, [sp, #60] ; 0x3c + 8013300: eef0 6a43 vmov.f32 s13, s6 + 8013304: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8013308: edcd 6a10 vstr s13, [sp, #64] ; 0x40 + 801330c: ee20 7aa7 vmul.f32 s14, s1, s15 + 8013310: ee61 7a27 vmul.f32 s15, s2, s15 + 8013314: ee77 2a62 vsub.f32 s5, s14, s5 + 8013318: ee37 3ac3 vsub.f32 s6, s15, s6 + 801331c: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 8013320: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8013324: ee12 2a90 vmov r2, s5 + 8013328: eef0 2a47 vmov.f32 s5, s14 + 801332c: fb92 f3f3 sdiv r3, r2, r3 + 8013330: ee13 2a10 vmov r2, s6 + 8013334: 9311 str r3, [sp, #68] ; 0x44 + 8013336: 9b0e ldr r3, [sp, #56] ; 0x38 + 8013338: eeb0 3a67 vmov.f32 s6, s15 + 801333c: fb92 f3f3 sdiv r3, r2, r3 + 8013340: 9312 str r3, [sp, #72] ; 0x48 + 8013342: 9b01 ldr r3, [sp, #4] + 8013344: 9a03 ldr r2, [sp, #12] + 8013346: 3b01 subs r3, #1 + 8013348: 9301 str r3, [sp, #4] + 801334a: 9b0e ldr r3, [sp, #56] ; 0x38 + 801334c: bf08 it eq + 801334e: 4613 moveq r3, r2 + 8013350: e73a b.n 80131c8 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3c> + 8013352: ea5f 4a20 movs.w sl, r0, asr #16 + 8013356: d44e bmi.n 80133f6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26a> + 8013358: f8dc 6008 ldr.w r6, [ip, #8] + 801335c: 4556 cmp r6, sl + 801335e: dd4a ble.n 80133f6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26a> + 8013360: ea5f 4b22 movs.w fp, r2, asr #16 + 8013364: d447 bmi.n 80133f6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26a> + 8013366: f8dc 100c ldr.w r1, [ip, #12] + 801336a: 4559 cmp r1, fp + 801336c: dd43 ble.n 80133f6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26a> + 801336e: fa0f f986 sxth.w r9, r6 + 8013372: 9902 ldr r1, [sp, #8] + 8013374: eb07 0647 add.w r6, r7, r7, lsl #1 + 8013378: fb0b 1909 mla r9, fp, r9, r1 + 801337c: f814 b006 ldrb.w fp, [r4, r6] + 8013380: f819 900a ldrb.w r9, [r9, sl] + 8013384: fb1b fb05 smulbb fp, fp, r5 + 8013388: eb09 0949 add.w r9, r9, r9, lsl #1 + 801338c: eb0e 0a09 add.w sl, lr, r9 + 8013390: f81e 9009 ldrb.w r9, [lr, r9] + 8013394: fb09 b908 mla r9, r9, r8, fp + 8013398: fa1f f989 uxth.w r9, r9 + 801339c: f109 0b01 add.w fp, r9, #1 + 80133a0: eb0b 2919 add.w r9, fp, r9, lsr #8 + 80133a4: ea4f 2929 mov.w r9, r9, asr #8 + 80133a8: f804 9006 strb.w r9, [r4, r6] + 80133ac: 4426 add r6, r4 + 80133ae: f89a 9001 ldrb.w r9, [sl, #1] + 80133b2: f896 b001 ldrb.w fp, [r6, #1] + 80133b6: fb1b fb05 smulbb fp, fp, r5 + 80133ba: fb09 b908 mla r9, r9, r8, fp + 80133be: fa1f f989 uxth.w r9, r9 + 80133c2: f109 0b01 add.w fp, r9, #1 + 80133c6: eb0b 2919 add.w r9, fp, r9, lsr #8 + 80133ca: ea4f 2929 mov.w r9, r9, asr #8 + 80133ce: f886 9001 strb.w r9, [r6, #1] + 80133d2: f89a 9002 ldrb.w r9, [sl, #2] + 80133d6: f896 a002 ldrb.w sl, [r6, #2] + 80133da: fb1a fa05 smulbb sl, sl, r5 + 80133de: fb09 a908 mla r9, r9, r8, sl + 80133e2: fa1f f989 uxth.w r9, r9 + 80133e6: f109 0a01 add.w sl, r9, #1 + 80133ea: eb0a 2919 add.w r9, sl, r9, lsr #8 + 80133ee: ea4f 2929 mov.w r9, r9, asr #8 + 80133f2: f886 9002 strb.w r9, [r6, #2] + 80133f6: 9911 ldr r1, [sp, #68] ; 0x44 + 80133f8: 3701 adds r7, #1 + 80133fa: 4408 add r0, r1 + 80133fc: 9912 ldr r1, [sp, #72] ; 0x48 + 80133fe: 440a add r2, r1 + 8013400: e761 b.n 80132c6 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x13a> + 8013402: b005 add sp, #20 + 8013404: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +08013408 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8013408: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801340c: 9d11 ldr r5, [sp, #68] ; 0x44 + 801340e: 4693 mov fp, r2 + 8013410: 9e14 ldr r6, [sp, #80] ; 0x50 + 8013412: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8013416: 6868 ldr r0, [r5, #4] + 8013418: 6877 ldr r7, [r6, #4] + 801341a: 9100 str r1, [sp, #0] + 801341c: 3704 adds r7, #4 + 801341e: e9dd 2412 ldrd r2, r4, [sp, #72] ; 0x48 + 8013422: e9dd 8e0f ldrd r8, lr, [sp, #60] ; 0x3c + 8013426: fb00 2404 mla r4, r0, r4, r2 + 801342a: 682a ldr r2, [r5, #0] + 801342c: eb04 0444 add.w r4, r4, r4, lsl #1 + 8013430: 4414 add r4, r2 + 8013432: 6832 ldr r2, [r6, #0] + 8013434: 9201 str r2, [sp, #4] + 8013436: 9a00 ldr r2, [sp, #0] + 8013438: 2a00 cmp r2, #0 + 801343a: dc03 bgt.n 8013444 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3c> + 801343c: f1bb 0f00 cmp.w fp, #0 + 8013440: f340 80bc ble.w 80135bc <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b4> + 8013444: 9a0d ldr r2, [sp, #52] ; 0x34 + 8013446: f9b6 a008 ldrsh.w sl, [r6, #8] + 801344a: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 801344e: 9a0e ldr r2, [sp, #56] ; 0x38 + 8013450: f9b6 900c ldrsh.w r9, [r6, #12] + 8013454: f502 4200 add.w r2, r2, #32768 ; 0x8000 + 8013458: 2b00 cmp r3, #0 + 801345a: dd0c ble.n 8013476 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 801345c: 1405 asrs r5, r0, #16 + 801345e: d405 bmi.n 801346c <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x64> + 8013460: 4555 cmp r5, sl + 8013462: da03 bge.n 801346c <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x64> + 8013464: 1415 asrs r5, r2, #16 + 8013466: d401 bmi.n 801346c <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x64> + 8013468: 454d cmp r5, r9 + 801346a: db05 blt.n 8013478 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 801346c: 4440 add r0, r8 + 801346e: 4472 add r2, lr + 8013470: 3b01 subs r3, #1 + 8013472: 3403 adds r4, #3 + 8013474: e7f0 b.n 8013458 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x50> + 8013476: d03f beq.n 80134f8 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xf0> + 8013478: 1e5d subs r5, r3, #1 + 801347a: fb08 0c05 mla ip, r8, r5, r0 + 801347e: ea5f 4c2c movs.w ip, ip, asr #16 + 8013482: d42e bmi.n 80134e2 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xda> + 8013484: 45d4 cmp ip, sl + 8013486: da2c bge.n 80134e2 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xda> + 8013488: fb0e 2505 mla r5, lr, r5, r2 + 801348c: 142d asrs r5, r5, #16 + 801348e: d428 bmi.n 80134e2 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xda> + 8013490: 454d cmp r5, r9 + 8013492: da26 bge.n 80134e2 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xda> + 8013494: 1ce5 adds r5, r4, #3 + 8013496: 469c mov ip, r3 + 8013498: f1bc 0f00 cmp.w ip, #0 + 801349c: f105 0503 add.w r5, r5, #3 + 80134a0: dd25 ble.n 80134ee <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xe6> + 80134a2: f9b6 1008 ldrsh.w r1, [r6, #8] + 80134a6: ea4f 4922 mov.w r9, r2, asr #16 + 80134aa: f10c 3cff add.w ip, ip, #4294967295 + 80134ae: 4472 add r2, lr + 80134b0: 468a mov sl, r1 + 80134b2: 9901 ldr r1, [sp, #4] + 80134b4: fb0a 1909 mla r9, sl, r9, r1 + 80134b8: 1401 asrs r1, r0, #16 + 80134ba: 4440 add r0, r8 + 80134bc: f819 9001 ldrb.w r9, [r9, r1] + 80134c0: eb09 0949 add.w r9, r9, r9, lsl #1 + 80134c4: eb07 0a09 add.w sl, r7, r9 + 80134c8: f817 9009 ldrb.w r9, [r7, r9] + 80134cc: f805 9c06 strb.w r9, [r5, #-6] + 80134d0: f89a 9001 ldrb.w r9, [sl, #1] + 80134d4: f805 9c05 strb.w r9, [r5, #-5] + 80134d8: f89a 9002 ldrb.w r9, [sl, #2] + 80134dc: f805 9c04 strb.w r9, [r5, #-4] + 80134e0: e7da b.n 8013498 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x90> + 80134e2: 2500 movs r5, #0 + 80134e4: eba3 0c05 sub.w ip, r3, r5 + 80134e8: f1bc 0f00 cmp.w ip, #0 + 80134ec: dc3b bgt.n 8013566 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x15e> + 80134ee: ea23 73e3 bic.w r3, r3, r3, asr #31 + 80134f2: eb03 0343 add.w r3, r3, r3, lsl #1 + 80134f6: 441c add r4, r3 + 80134f8: 9b00 ldr r3, [sp, #0] + 80134fa: 2b00 cmp r3, #0 + 80134fc: dd5e ble.n 80135bc <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b4> + 80134fe: ee30 0a04 vadd.f32 s0, s0, s8 + 8013502: 9b0c ldr r3, [sp, #48] ; 0x30 + 8013504: ee70 0aa4 vadd.f32 s1, s1, s9 + 8013508: eeb0 6a62 vmov.f32 s12, s5 + 801350c: eec6 7a80 vdiv.f32 s15, s13, s0 + 8013510: ee31 1a05 vadd.f32 s2, s2, s10 + 8013514: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8013518: ed8d 6a0d vstr s12, [sp, #52] ; 0x34 + 801351c: eeb0 6a43 vmov.f32 s12, s6 + 8013520: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8013524: ed8d 6a0e vstr s12, [sp, #56] ; 0x38 + 8013528: ee20 7aa7 vmul.f32 s14, s1, s15 + 801352c: ee61 7a27 vmul.f32 s15, s2, s15 + 8013530: ee77 2a62 vsub.f32 s5, s14, s5 + 8013534: ee37 3ac3 vsub.f32 s6, s15, s6 + 8013538: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 801353c: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8013540: ee12 2a90 vmov r2, s5 + 8013544: eef0 2a47 vmov.f32 s5, s14 + 8013548: fb92 f8f3 sdiv r8, r2, r3 + 801354c: ee13 2a10 vmov r2, s6 + 8013550: eeb0 3a67 vmov.f32 s6, s15 + 8013554: fb92 fef3 sdiv lr, r2, r3 + 8013558: 9b00 ldr r3, [sp, #0] + 801355a: 3b01 subs r3, #1 + 801355c: 9300 str r3, [sp, #0] + 801355e: 9b0c ldr r3, [sp, #48] ; 0x30 + 8013560: bf08 it eq + 8013562: 465b moveq r3, fp + 8013564: e767 b.n 8013436 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2e> + 8013566: ea5f 4920 movs.w r9, r0, asr #16 + 801356a: d423 bmi.n 80135b4 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ac> + 801356c: f8d6 c008 ldr.w ip, [r6, #8] + 8013570: 45cc cmp ip, r9 + 8013572: dd1f ble.n 80135b4 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ac> + 8013574: ea5f 4a22 movs.w sl, r2, asr #16 + 8013578: d41c bmi.n 80135b4 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ac> + 801357a: 68f1 ldr r1, [r6, #12] + 801357c: 4551 cmp r1, sl + 801357e: dd19 ble.n 80135b4 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ac> + 8013580: fa0f fc8c sxth.w ip, ip + 8013584: 9901 ldr r1, [sp, #4] + 8013586: fb0a 1c0c mla ip, sl, ip, r1 + 801358a: f81c c009 ldrb.w ip, [ip, r9] + 801358e: eb0c 0c4c add.w ip, ip, ip, lsl #1 + 8013592: f817 a00c ldrb.w sl, [r7, ip] + 8013596: eb07 090c add.w r9, r7, ip + 801359a: eb05 0c45 add.w ip, r5, r5, lsl #1 + 801359e: f804 a00c strb.w sl, [r4, ip] + 80135a2: 44a4 add ip, r4 + 80135a4: f899 a001 ldrb.w sl, [r9, #1] + 80135a8: f88c a001 strb.w sl, [ip, #1] + 80135ac: f899 9002 ldrb.w r9, [r9, #2] + 80135b0: f88c 9002 strb.w r9, [ip, #2] + 80135b4: 4440 add r0, r8 + 80135b6: 4472 add r2, lr + 80135b8: 3501 adds r5, #1 + 80135ba: e793 b.n 80134e4 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xdc> + 80135bc: b003 add sp, #12 + 80135be: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +080135c2 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 80135c2: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80135c6: b085 sub sp, #20 + 80135c8: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 80135cc: 9c13 ldr r4, [sp, #76] ; 0x4c + 80135ce: 9202 str r2, [sp, #8] + 80135d0: f89d 205c ldrb.w r2, [sp, #92] ; 0x5c + 80135d4: 6860 ldr r0, [r4, #4] + 80135d6: 9203 str r2, [sp, #12] + 80135d8: f8dd c058 ldr.w ip, [sp, #88] ; 0x58 + 80135dc: f8dd e044 ldr.w lr, [sp, #68] ; 0x44 + 80135e0: e9dd 2514 ldrd r2, r5, [sp, #80] ; 0x50 + 80135e4: fb00 2505 mla r5, r0, r5, r2 + 80135e8: 6822 ldr r2, [r4, #0] + 80135ea: eb05 0545 add.w r5, r5, r5, lsl #1 + 80135ee: 4415 add r5, r2 + 80135f0: f8dc 2000 ldr.w r2, [ip] + 80135f4: 9200 str r2, [sp, #0] + 80135f6: f8dc 2004 ldr.w r2, [ip, #4] + 80135fa: 3204 adds r2, #4 + 80135fc: 9201 str r2, [sp, #4] + 80135fe: 2900 cmp r1, #0 + 8013600: dc03 bgt.n 801360a <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x48> + 8013602: 9a02 ldr r2, [sp, #8] + 8013604: 2a00 cmp r2, #0 + 8013606: f340 8127 ble.w 8013858 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x296> + 801360a: 9a0f ldr r2, [sp, #60] ; 0x3c + 801360c: f9bc 8008 ldrsh.w r8, [ip, #8] + 8013610: f502 4400 add.w r4, r2, #32768 ; 0x8000 + 8013614: 9a10 ldr r2, [sp, #64] ; 0x40 + 8013616: f9bc 700c ldrsh.w r7, [ip, #12] + 801361a: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 801361e: 2b00 cmp r3, #0 + 8013620: dd0d ble.n 801363e <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7c> + 8013622: 1422 asrs r2, r4, #16 + 8013624: d405 bmi.n 8013632 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 8013626: 4542 cmp r2, r8 + 8013628: da03 bge.n 8013632 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 801362a: 1402 asrs r2, r0, #16 + 801362c: d401 bmi.n 8013632 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 801362e: 42ba cmp r2, r7 + 8013630: db06 blt.n 8013640 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7e> + 8013632: 9a12 ldr r2, [sp, #72] ; 0x48 + 8013634: 4474 add r4, lr + 8013636: 3b01 subs r3, #1 + 8013638: 3503 adds r5, #3 + 801363a: 4410 add r0, r2 + 801363c: e7ef b.n 801361e <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 801363e: d075 beq.n 801372c <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x16a> + 8013640: 1e5a subs r2, r3, #1 + 8013642: fb0e 4602 mla r6, lr, r2, r4 + 8013646: 1436 asrs r6, r6, #16 + 8013648: d465 bmi.n 8013716 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x154> + 801364a: 4546 cmp r6, r8 + 801364c: da63 bge.n 8013716 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x154> + 801364e: 9e12 ldr r6, [sp, #72] ; 0x48 + 8013650: fb06 0202 mla r2, r6, r2, r0 + 8013654: 1412 asrs r2, r2, #16 + 8013656: d45e bmi.n 8013716 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x154> + 8013658: 42ba cmp r2, r7 + 801365a: da5c bge.n 8013716 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x154> + 801365c: 1cef adds r7, r5, #3 + 801365e: 4699 mov r9, r3 + 8013660: f1b9 0f00 cmp.w r9, #0 + 8013664: dd5d ble.n 8013722 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x160> + 8013666: 1402 asrs r2, r0, #16 + 8013668: f9bc 8008 ldrsh.w r8, [ip, #8] + 801366c: 1426 asrs r6, r4, #16 + 801366e: 4692 mov sl, r2 + 8013670: 9a00 ldr r2, [sp, #0] + 8013672: fb08 220a mla r2, r8, sl, r2 + 8013676: 5d92 ldrb r2, [r2, r6] + 8013678: 9e01 ldr r6, [sp, #4] + 801367a: f856 6022 ldr.w r6, [r6, r2, lsl #2] + 801367e: ea5f 6816 movs.w r8, r6, lsr #24 + 8013682: d041 beq.n 8013708 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x146> + 8013684: 9a03 ldr r2, [sp, #12] + 8013686: fa5f fb86 uxtb.w fp, r6 + 801368a: fb02 f808 mul.w r8, r2, r8 + 801368e: f108 0201 add.w r2, r8, #1 + 8013692: eb02 2228 add.w r2, r2, r8, asr #8 + 8013696: f817 8c03 ldrb.w r8, [r7, #-3] + 801369a: 1212 asrs r2, r2, #8 + 801369c: fa1f fa82 uxth.w sl, r2 + 80136a0: 43d2 mvns r2, r2 + 80136a2: fb1b fb0a smulbb fp, fp, sl + 80136a6: b2d2 uxtb r2, r2 + 80136a8: fb08 b802 mla r8, r8, r2, fp + 80136ac: fa1f f888 uxth.w r8, r8 + 80136b0: f108 0b01 add.w fp, r8, #1 + 80136b4: eb0b 2818 add.w r8, fp, r8, lsr #8 + 80136b8: f3c6 2b07 ubfx fp, r6, #8, #8 + 80136bc: f3c6 4607 ubfx r6, r6, #16, #8 + 80136c0: fb1b fb0a smulbb fp, fp, sl + 80136c4: ea4f 2828 mov.w r8, r8, asr #8 + 80136c8: fb16 fa0a smulbb sl, r6, sl + 80136cc: f817 6c01 ldrb.w r6, [r7, #-1] + 80136d0: f807 8c03 strb.w r8, [r7, #-3] + 80136d4: f817 8c02 ldrb.w r8, [r7, #-2] + 80136d8: fb06 aa02 mla sl, r6, r2, sl + 80136dc: fb08 b802 mla r8, r8, r2, fp + 80136e0: fa1f fa8a uxth.w sl, sl + 80136e4: fa1f f888 uxth.w r8, r8 + 80136e8: f10a 0601 add.w r6, sl, #1 + 80136ec: f108 0b01 add.w fp, r8, #1 + 80136f0: eb06 2a1a add.w sl, r6, sl, lsr #8 + 80136f4: eb0b 2818 add.w r8, fp, r8, lsr #8 + 80136f8: ea4f 2a2a mov.w sl, sl, asr #8 + 80136fc: ea4f 2828 mov.w r8, r8, asr #8 + 8013700: f807 ac01 strb.w sl, [r7, #-1] + 8013704: f807 8c02 strb.w r8, [r7, #-2] + 8013708: 9a12 ldr r2, [sp, #72] ; 0x48 + 801370a: 4474 add r4, lr + 801370c: 3703 adds r7, #3 + 801370e: f109 39ff add.w r9, r9, #4294967295 + 8013712: 4410 add r0, r2 + 8013714: e7a4 b.n 8013660 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9e> + 8013716: f04f 0800 mov.w r8, #0 + 801371a: eba3 0208 sub.w r2, r3, r8 + 801371e: 2a00 cmp r2, #0 + 8013720: dc3b bgt.n 801379a <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1d8> + 8013722: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8013726: eb03 0343 add.w r3, r3, r3, lsl #1 + 801372a: 441d add r5, r3 + 801372c: 2900 cmp r1, #0 + 801372e: f340 8093 ble.w 8013858 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x296> + 8013732: ee30 0a04 vadd.f32 s0, s0, s8 + 8013736: 9b0e ldr r3, [sp, #56] ; 0x38 + 8013738: ee70 0aa4 vadd.f32 s1, s1, s9 + 801373c: 3901 subs r1, #1 + 801373e: eeb0 6a62 vmov.f32 s12, s5 + 8013742: eec6 7a80 vdiv.f32 s15, s13, s0 + 8013746: ee31 1a05 vadd.f32 s2, s2, s10 + 801374a: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 801374e: ed8d 6a0f vstr s12, [sp, #60] ; 0x3c + 8013752: eeb0 6a43 vmov.f32 s12, s6 + 8013756: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 801375a: ed8d 6a10 vstr s12, [sp, #64] ; 0x40 + 801375e: ee20 7aa7 vmul.f32 s14, s1, s15 + 8013762: ee61 7a27 vmul.f32 s15, s2, s15 + 8013766: ee77 2a62 vsub.f32 s5, s14, s5 + 801376a: ee37 3ac3 vsub.f32 s6, s15, s6 + 801376e: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 8013772: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8013776: ee12 2a90 vmov r2, s5 + 801377a: eef0 2a47 vmov.f32 s5, s14 + 801377e: fb92 fef3 sdiv lr, r2, r3 + 8013782: ee13 2a10 vmov r2, s6 + 8013786: eeb0 3a67 vmov.f32 s6, s15 + 801378a: fb92 f3f3 sdiv r3, r2, r3 + 801378e: 9a02 ldr r2, [sp, #8] + 8013790: 9312 str r3, [sp, #72] ; 0x48 + 8013792: 9b0e ldr r3, [sp, #56] ; 0x38 + 8013794: bf08 it eq + 8013796: 4613 moveq r3, r2 + 8013798: e731 b.n 80135fe <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3c> + 801379a: 1427 asrs r7, r4, #16 + 801379c: d456 bmi.n 801384c <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 801379e: f8dc 6008 ldr.w r6, [ip, #8] + 80137a2: 42be cmp r6, r7 + 80137a4: dd52 ble.n 801384c <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 80137a6: ea5f 4920 movs.w r9, r0, asr #16 + 80137aa: d44f bmi.n 801384c <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 80137ac: f8dc 200c ldr.w r2, [ip, #12] + 80137b0: 454a cmp r2, r9 + 80137b2: dd4b ble.n 801384c <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 80137b4: 9a00 ldr r2, [sp, #0] + 80137b6: b236 sxth r6, r6 + 80137b8: fb09 2606 mla r6, r9, r6, r2 + 80137bc: 5df2 ldrb r2, [r6, r7] + 80137be: 9e01 ldr r6, [sp, #4] + 80137c0: f856 7022 ldr.w r7, [r6, r2, lsl #2] + 80137c4: 0e3a lsrs r2, r7, #24 + 80137c6: d041 beq.n 801384c <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 80137c8: 9e03 ldr r6, [sp, #12] + 80137ca: fa5f fb87 uxtb.w fp, r7 + 80137ce: 4372 muls r2, r6 + 80137d0: 1c56 adds r6, r2, #1 + 80137d2: eb06 2222 add.w r2, r6, r2, asr #8 + 80137d6: eb08 0648 add.w r6, r8, r8, lsl #1 + 80137da: 1212 asrs r2, r2, #8 + 80137dc: f815 9006 ldrb.w r9, [r5, r6] + 80137e0: fa1f fa82 uxth.w sl, r2 + 80137e4: 43d2 mvns r2, r2 + 80137e6: fb1b fb0a smulbb fp, fp, sl + 80137ea: b2d2 uxtb r2, r2 + 80137ec: fb09 b902 mla r9, r9, r2, fp + 80137f0: fa1f f989 uxth.w r9, r9 + 80137f4: f109 0b01 add.w fp, r9, #1 + 80137f8: eb0b 2919 add.w r9, fp, r9, lsr #8 + 80137fc: f3c7 2b07 ubfx fp, r7, #8, #8 + 8013800: f3c7 4707 ubfx r7, r7, #16, #8 + 8013804: fb1b fb0a smulbb fp, fp, sl + 8013808: ea4f 2929 mov.w r9, r9, asr #8 + 801380c: fb17 fa0a smulbb sl, r7, sl + 8013810: f805 9006 strb.w r9, [r5, r6] + 8013814: 442e add r6, r5 + 8013816: 78b7 ldrb r7, [r6, #2] + 8013818: f896 9001 ldrb.w r9, [r6, #1] + 801381c: fb07 aa02 mla sl, r7, r2, sl + 8013820: fb09 b902 mla r9, r9, r2, fp + 8013824: fa1f fa8a uxth.w sl, sl + 8013828: fa1f f989 uxth.w r9, r9 + 801382c: f10a 0701 add.w r7, sl, #1 + 8013830: f109 0b01 add.w fp, r9, #1 + 8013834: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8013838: eb0b 2919 add.w r9, fp, r9, lsr #8 + 801383c: ea4f 2a2a mov.w sl, sl, asr #8 + 8013840: ea4f 2929 mov.w r9, r9, asr #8 + 8013844: f886 a002 strb.w sl, [r6, #2] + 8013848: f886 9001 strb.w r9, [r6, #1] + 801384c: 9a12 ldr r2, [sp, #72] ; 0x48 + 801384e: 4474 add r4, lr + 8013850: f108 0801 add.w r8, r8, #1 + 8013854: 4410 add r0, r2 + 8013856: e760 b.n 801371a <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x158> + 8013858: b005 add sp, #20 + 801385a: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +0801385e <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 801385e: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8013862: b085 sub sp, #20 + 8013864: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8013868: 9d13 ldr r5, [sp, #76] ; 0x4c + 801386a: 9203 str r2, [sp, #12] + 801386c: 6868 ldr r0, [r5, #4] + 801386e: f8dd c058 ldr.w ip, [sp, #88] ; 0x58 + 8013872: f8dd e044 ldr.w lr, [sp, #68] ; 0x44 + 8013876: e9dd 2414 ldrd r2, r4, [sp, #80] ; 0x50 + 801387a: fb00 2404 mla r4, r0, r4, r2 + 801387e: 682a ldr r2, [r5, #0] + 8013880: eb04 0444 add.w r4, r4, r4, lsl #1 + 8013884: 4414 add r4, r2 + 8013886: f8dc 2000 ldr.w r2, [ip] + 801388a: 9201 str r2, [sp, #4] + 801388c: f8dc 2004 ldr.w r2, [ip, #4] + 8013890: 3204 adds r2, #4 + 8013892: 9202 str r2, [sp, #8] + 8013894: 2900 cmp r1, #0 + 8013896: dc03 bgt.n 80138a0 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x42> + 8013898: 9a03 ldr r2, [sp, #12] + 801389a: 2a00 cmp r2, #0 + 801389c: f340 8137 ble.w 8013b0e <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 80138a0: 9a0f ldr r2, [sp, #60] ; 0x3c + 80138a2: f9bc 8008 ldrsh.w r8, [ip, #8] + 80138a6: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 80138aa: 9a10 ldr r2, [sp, #64] ; 0x40 + 80138ac: f9bc 700c ldrsh.w r7, [ip, #12] + 80138b0: f502 4200 add.w r2, r2, #32768 ; 0x8000 + 80138b4: 2b00 cmp r3, #0 + 80138b6: dd0d ble.n 80138d4 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x76> + 80138b8: 1405 asrs r5, r0, #16 + 80138ba: d405 bmi.n 80138c8 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6a> + 80138bc: 4545 cmp r5, r8 + 80138be: da03 bge.n 80138c8 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6a> + 80138c0: 1415 asrs r5, r2, #16 + 80138c2: d401 bmi.n 80138c8 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6a> + 80138c4: 42bd cmp r5, r7 + 80138c6: db06 blt.n 80138d6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x78> + 80138c8: 9d12 ldr r5, [sp, #72] ; 0x48 + 80138ca: 4470 add r0, lr + 80138cc: 3b01 subs r3, #1 + 80138ce: 3403 adds r4, #3 + 80138d0: 442a add r2, r5 + 80138d2: e7ef b.n 80138b4 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x56> + 80138d4: d070 beq.n 80139b8 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x15a> + 80138d6: 1e5d subs r5, r3, #1 + 80138d8: fb0e 0605 mla r6, lr, r5, r0 + 80138dc: 1436 asrs r6, r6, #16 + 80138de: d462 bmi.n 80139a6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x148> + 80138e0: 4546 cmp r6, r8 + 80138e2: da60 bge.n 80139a6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x148> + 80138e4: 9e12 ldr r6, [sp, #72] ; 0x48 + 80138e6: fb06 2505 mla r5, r6, r5, r2 + 80138ea: 142d asrs r5, r5, #16 + 80138ec: d45b bmi.n 80139a6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x148> + 80138ee: 42bd cmp r5, r7 + 80138f0: da59 bge.n 80139a6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x148> + 80138f2: 1ce5 adds r5, r4, #3 + 80138f4: 469a mov sl, r3 + 80138f6: f1ba 0f00 cmp.w sl, #0 + 80138fa: dd58 ble.n 80139ae <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x150> + 80138fc: 1416 asrs r6, r2, #16 + 80138fe: f9bc 8008 ldrsh.w r8, [ip, #8] + 8013902: 1407 asrs r7, r0, #16 + 8013904: 46b1 mov r9, r6 + 8013906: 9e01 ldr r6, [sp, #4] + 8013908: fb08 6609 mla r6, r8, r9, r6 + 801390c: 5df6 ldrb r6, [r6, r7] + 801390e: 9f02 ldr r7, [sp, #8] + 8013910: f857 6026 ldr.w r6, [r7, r6, lsl #2] + 8013914: 0e37 lsrs r7, r6, #24 + 8013916: 2fff cmp r7, #255 ; 0xff + 8013918: f000 80f0 beq.w 8013afc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29e> + 801391c: fa5f f887 uxtb.w r8, r7 + 8013920: b3d7 cbz r7, 8013998 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x13a> + 8013922: fa1f f788 uxth.w r7, r8 + 8013926: ea6f 0808 mvn.w r8, r8 + 801392a: fa5f fb86 uxtb.w fp, r6 + 801392e: f815 9c03 ldrb.w r9, [r5, #-3] + 8013932: fa5f f888 uxtb.w r8, r8 + 8013936: fb1b fb07 smulbb fp, fp, r7 + 801393a: fb09 b908 mla r9, r9, r8, fp + 801393e: fa1f f989 uxth.w r9, r9 + 8013942: f109 0b01 add.w fp, r9, #1 + 8013946: eb0b 2919 add.w r9, fp, r9, lsr #8 + 801394a: f815 bc02 ldrb.w fp, [r5, #-2] + 801394e: fb1b fb08 smulbb fp, fp, r8 + 8013952: ea4f 2929 mov.w r9, r9, asr #8 + 8013956: f805 9c03 strb.w r9, [r5, #-3] + 801395a: f3c6 2907 ubfx r9, r6, #8, #8 + 801395e: f3c6 4607 ubfx r6, r6, #16, #8 + 8013962: fb09 b907 mla r9, r9, r7, fp + 8013966: fa1f f989 uxth.w r9, r9 + 801396a: f109 0b01 add.w fp, r9, #1 + 801396e: eb0b 2919 add.w r9, fp, r9, lsr #8 + 8013972: ea4f 2929 mov.w r9, r9, asr #8 + 8013976: f805 9c02 strb.w r9, [r5, #-2] + 801397a: f815 9c01 ldrb.w r9, [r5, #-1] + 801397e: fb19 f808 smulbb r8, r9, r8 + 8013982: fb06 8607 mla r6, r6, r7, r8 + 8013986: b2b6 uxth r6, r6 + 8013988: f106 0801 add.w r8, r6, #1 + 801398c: eb08 2816 add.w r8, r8, r6, lsr #8 + 8013990: ea4f 2828 mov.w r8, r8, asr #8 + 8013994: f805 8c01 strb.w r8, [r5, #-1] + 8013998: 9e12 ldr r6, [sp, #72] ; 0x48 + 801399a: 4470 add r0, lr + 801399c: 3503 adds r5, #3 + 801399e: f10a 3aff add.w sl, sl, #4294967295 + 80139a2: 4432 add r2, r6 + 80139a4: e7a7 b.n 80138f6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x98> + 80139a6: 2600 movs r6, #0 + 80139a8: 1b9d subs r5, r3, r6 + 80139aa: 2d00 cmp r5, #0 + 80139ac: dc3b bgt.n 8013a26 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c8> + 80139ae: ea23 73e3 bic.w r3, r3, r3, asr #31 + 80139b2: eb03 0343 add.w r3, r3, r3, lsl #1 + 80139b6: 441c add r4, r3 + 80139b8: 2900 cmp r1, #0 + 80139ba: f340 80a8 ble.w 8013b0e <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 80139be: ee30 0a04 vadd.f32 s0, s0, s8 + 80139c2: 9b0e ldr r3, [sp, #56] ; 0x38 + 80139c4: ee70 0aa4 vadd.f32 s1, s1, s9 + 80139c8: 3901 subs r1, #1 + 80139ca: eeb0 6a62 vmov.f32 s12, s5 + 80139ce: eec6 7a80 vdiv.f32 s15, s13, s0 + 80139d2: ee31 1a05 vadd.f32 s2, s2, s10 + 80139d6: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 80139da: ed8d 6a0f vstr s12, [sp, #60] ; 0x3c + 80139de: eeb0 6a43 vmov.f32 s12, s6 + 80139e2: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 80139e6: ed8d 6a10 vstr s12, [sp, #64] ; 0x40 + 80139ea: ee20 7aa7 vmul.f32 s14, s1, s15 + 80139ee: ee61 7a27 vmul.f32 s15, s2, s15 + 80139f2: ee77 2a62 vsub.f32 s5, s14, s5 + 80139f6: ee37 3ac3 vsub.f32 s6, s15, s6 + 80139fa: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 80139fe: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8013a02: ee12 2a90 vmov r2, s5 + 8013a06: eef0 2a47 vmov.f32 s5, s14 + 8013a0a: fb92 fef3 sdiv lr, r2, r3 + 8013a0e: ee13 2a10 vmov r2, s6 + 8013a12: eeb0 3a67 vmov.f32 s6, s15 + 8013a16: fb92 f3f3 sdiv r3, r2, r3 + 8013a1a: 9a03 ldr r2, [sp, #12] + 8013a1c: 9312 str r3, [sp, #72] ; 0x48 + 8013a1e: 9b0e ldr r3, [sp, #56] ; 0x38 + 8013a20: bf08 it eq + 8013a22: 4613 moveq r3, r2 + 8013a24: e736 b.n 8013894 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36> + 8013a26: ea5f 4820 movs.w r8, r0, asr #16 + 8013a2a: d457 bmi.n 8013adc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8013a2c: f8dc 7008 ldr.w r7, [ip, #8] + 8013a30: 4547 cmp r7, r8 + 8013a32: dd53 ble.n 8013adc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8013a34: ea5f 4922 movs.w r9, r2, asr #16 + 8013a38: d450 bmi.n 8013adc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8013a3a: f8dc 500c ldr.w r5, [ip, #12] + 8013a3e: 454d cmp r5, r9 + 8013a40: dd4c ble.n 8013adc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8013a42: 9d01 ldr r5, [sp, #4] + 8013a44: b23f sxth r7, r7 + 8013a46: fb09 5707 mla r7, r9, r7, r5 + 8013a4a: f817 5008 ldrb.w r5, [r7, r8] + 8013a4e: 9f02 ldr r7, [sp, #8] + 8013a50: f857 5025 ldr.w r5, [r7, r5, lsl #2] + 8013a54: 0e2f lsrs r7, r5, #24 + 8013a56: 2fff cmp r7, #255 ; 0xff + 8013a58: d045 beq.n 8013ae6 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x288> + 8013a5a: fa5f f987 uxtb.w r9, r7 + 8013a5e: b3ef cbz r7, 8013adc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8013a60: fa1f f889 uxth.w r8, r9 + 8013a64: ea6f 0909 mvn.w r9, r9 + 8013a68: eb06 0746 add.w r7, r6, r6, lsl #1 + 8013a6c: fa5f fb85 uxtb.w fp, r5 + 8013a70: f814 a007 ldrb.w sl, [r4, r7] + 8013a74: fa5f f989 uxtb.w r9, r9 + 8013a78: fb1b fb08 smulbb fp, fp, r8 + 8013a7c: fb0a ba09 mla sl, sl, r9, fp + 8013a80: fa1f fa8a uxth.w sl, sl + 8013a84: f10a 0b01 add.w fp, sl, #1 + 8013a88: eb0b 2a1a add.w sl, fp, sl, lsr #8 + 8013a8c: ea4f 2a2a mov.w sl, sl, asr #8 + 8013a90: f804 a007 strb.w sl, [r4, r7] + 8013a94: 4427 add r7, r4 + 8013a96: f3c5 2a07 ubfx sl, r5, #8, #8 + 8013a9a: f3c5 4507 ubfx r5, r5, #16, #8 + 8013a9e: f897 b001 ldrb.w fp, [r7, #1] + 8013aa2: fb1b fb09 smulbb fp, fp, r9 + 8013aa6: fb0a ba08 mla sl, sl, r8, fp + 8013aaa: fa1f fa8a uxth.w sl, sl + 8013aae: f10a 0b01 add.w fp, sl, #1 + 8013ab2: eb0b 2a1a add.w sl, fp, sl, lsr #8 + 8013ab6: ea4f 2a2a mov.w sl, sl, asr #8 + 8013aba: f887 a001 strb.w sl, [r7, #1] + 8013abe: f897 a002 ldrb.w sl, [r7, #2] + 8013ac2: fb1a f909 smulbb r9, sl, r9 + 8013ac6: fb05 9508 mla r5, r5, r8, r9 + 8013aca: b2ad uxth r5, r5 + 8013acc: f105 0901 add.w r9, r5, #1 + 8013ad0: eb09 2915 add.w r9, r9, r5, lsr #8 + 8013ad4: ea4f 2929 mov.w r9, r9, asr #8 + 8013ad8: f887 9002 strb.w r9, [r7, #2] + 8013adc: 9d12 ldr r5, [sp, #72] ; 0x48 + 8013ade: 4470 add r0, lr + 8013ae0: 3601 adds r6, #1 + 8013ae2: 442a add r2, r5 + 8013ae4: e760 b.n 80139a8 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14a> + 8013ae6: eb06 0746 add.w r7, r6, r6, lsl #1 + 8013aea: ea4f 2815 mov.w r8, r5, lsr #8 + 8013aee: 55e5 strb r5, [r4, r7] + 8013af0: 4427 add r7, r4 + 8013af2: 0c2d lsrs r5, r5, #16 + 8013af4: f887 8001 strb.w r8, [r7, #1] + 8013af8: 70bd strb r5, [r7, #2] + 8013afa: e7ef b.n 8013adc <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8013afc: 0a37 lsrs r7, r6, #8 + 8013afe: f805 6c03 strb.w r6, [r5, #-3] + 8013b02: 0c36 lsrs r6, r6, #16 + 8013b04: f805 7c02 strb.w r7, [r5, #-2] + 8013b08: f805 6c01 strb.w r6, [r5, #-1] + 8013b0c: e744 b.n 8013998 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x13a> + 8013b0e: b005 add sp, #20 + 8013b10: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +08013b14 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8013b14: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8013b18: 9e11 ldr r6, [sp, #68] ; 0x44 + 8013b1a: 9201 str r2, [sp, #4] + 8013b1c: 6870 ldr r0, [r6, #4] + 8013b1e: f89d 5054 ldrb.w r5, [sp, #84] ; 0x54 + 8013b22: f8dd c050 ldr.w ip, [sp, #80] ; 0x50 + 8013b26: fa1f fe85 uxth.w lr, r5 + 8013b2a: 43ed mvns r5, r5 + 8013b2c: f8dc 8000 ldr.w r8, [ip] + 8013b30: b2ed uxtb r5, r5 + 8013b32: e9dd 2412 ldrd r2, r4, [sp, #72] ; 0x48 + 8013b36: fb00 2404 mla r4, r0, r4, r2 + 8013b3a: 6832 ldr r2, [r6, #0] + 8013b3c: eb04 0444 add.w r4, r4, r4, lsl #1 + 8013b40: 4414 add r4, r2 + 8013b42: 2900 cmp r1, #0 + 8013b44: dc03 bgt.n 8013b4e <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3a> + 8013b46: 9a01 ldr r2, [sp, #4] + 8013b48: 2a00 cmp r2, #0 + 8013b4a: f340 810d ble.w 8013d68 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x254> + 8013b4e: 9a0d ldr r2, [sp, #52] ; 0x34 + 8013b50: f9bc a008 ldrsh.w sl, [ip, #8] + 8013b54: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 8013b58: 9a0e ldr r2, [sp, #56] ; 0x38 + 8013b5a: f9bc 900c ldrsh.w r9, [ip, #12] + 8013b5e: f502 4200 add.w r2, r2, #32768 ; 0x8000 + 8013b62: 2b00 cmp r3, #0 + 8013b64: dd0e ble.n 8013b84 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 8013b66: 1406 asrs r6, r0, #16 + 8013b68: d405 bmi.n 8013b76 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x62> + 8013b6a: 4556 cmp r6, sl + 8013b6c: da03 bge.n 8013b76 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x62> + 8013b6e: 1416 asrs r6, r2, #16 + 8013b70: d401 bmi.n 8013b76 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x62> + 8013b72: 454e cmp r6, r9 + 8013b74: db07 blt.n 8013b86 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x72> + 8013b76: 9e0f ldr r6, [sp, #60] ; 0x3c + 8013b78: 3b01 subs r3, #1 + 8013b7a: 3403 adds r4, #3 + 8013b7c: 4430 add r0, r6 + 8013b7e: 9e10 ldr r6, [sp, #64] ; 0x40 + 8013b80: 4432 add r2, r6 + 8013b82: e7ee b.n 8013b62 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e> + 8013b84: d060 beq.n 8013c48 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x134> + 8013b86: 1e5e subs r6, r3, #1 + 8013b88: 9f0f ldr r7, [sp, #60] ; 0x3c + 8013b8a: fb07 0706 mla r7, r7, r6, r0 + 8013b8e: 143f asrs r7, r7, #16 + 8013b90: d451 bmi.n 8013c36 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x122> + 8013b92: 4557 cmp r7, sl + 8013b94: da4f bge.n 8013c36 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x122> + 8013b96: 9f10 ldr r7, [sp, #64] ; 0x40 + 8013b98: fb07 2606 mla r6, r7, r6, r2 + 8013b9c: 1436 asrs r6, r6, #16 + 8013b9e: d44a bmi.n 8013c36 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x122> + 8013ba0: 454e cmp r6, r9 + 8013ba2: da48 bge.n 8013c36 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x122> + 8013ba4: 1ce6 adds r6, r4, #3 + 8013ba6: 4699 mov r9, r3 + 8013ba8: f1b9 0f00 cmp.w r9, #0 + 8013bac: f106 0603 add.w r6, r6, #3 + 8013bb0: dd45 ble.n 8013c3e <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x12a> + 8013bb2: f9bc b008 ldrsh.w fp, [ip, #8] + 8013bb6: ea4f 4a20 mov.w sl, r0, asr #16 + 8013bba: 1417 asrs r7, r2, #16 + 8013bbc: f109 39ff add.w r9, r9, #4294967295 + 8013bc0: fb0b a707 mla r7, fp, r7, sl + 8013bc4: f816 bc06 ldrb.w fp, [r6, #-6] + 8013bc8: fb1b fb05 smulbb fp, fp, r5 + 8013bcc: eb07 0747 add.w r7, r7, r7, lsl #1 + 8013bd0: eb08 0a07 add.w sl, r8, r7 + 8013bd4: f818 7007 ldrb.w r7, [r8, r7] + 8013bd8: fb07 b70e mla r7, r7, lr, fp + 8013bdc: b2bf uxth r7, r7 + 8013bde: f107 0b01 add.w fp, r7, #1 + 8013be2: eb0b 2717 add.w r7, fp, r7, lsr #8 + 8013be6: f816 bc05 ldrb.w fp, [r6, #-5] + 8013bea: fb1b fb05 smulbb fp, fp, r5 + 8013bee: 123f asrs r7, r7, #8 + 8013bf0: f806 7c06 strb.w r7, [r6, #-6] + 8013bf4: f89a 7001 ldrb.w r7, [sl, #1] + 8013bf8: fb07 b70e mla r7, r7, lr, fp + 8013bfc: b2bf uxth r7, r7 + 8013bfe: f107 0b01 add.w fp, r7, #1 + 8013c02: eb0b 2717 add.w r7, fp, r7, lsr #8 + 8013c06: 123f asrs r7, r7, #8 + 8013c08: f806 7c05 strb.w r7, [r6, #-5] + 8013c0c: f89a 7002 ldrb.w r7, [sl, #2] + 8013c10: f816 ac04 ldrb.w sl, [r6, #-4] + 8013c14: fb1a fa05 smulbb sl, sl, r5 + 8013c18: fb07 a70e mla r7, r7, lr, sl + 8013c1c: b2bf uxth r7, r7 + 8013c1e: f107 0a01 add.w sl, r7, #1 + 8013c22: eb0a 2717 add.w r7, sl, r7, lsr #8 + 8013c26: 123f asrs r7, r7, #8 + 8013c28: f806 7c04 strb.w r7, [r6, #-4] + 8013c2c: 9f0f ldr r7, [sp, #60] ; 0x3c + 8013c2e: 4438 add r0, r7 + 8013c30: 9f10 ldr r7, [sp, #64] ; 0x40 + 8013c32: 443a add r2, r7 + 8013c34: e7b8 b.n 8013ba8 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x94> + 8013c36: 2700 movs r7, #0 + 8013c38: 1bde subs r6, r3, r7 + 8013c3a: 2e00 cmp r6, #0 + 8013c3c: dc3f bgt.n 8013cbe <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1aa> + 8013c3e: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8013c42: eb03 0343 add.w r3, r3, r3, lsl #1 + 8013c46: 441c add r4, r3 + 8013c48: 2900 cmp r1, #0 + 8013c4a: f340 808d ble.w 8013d68 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x254> + 8013c4e: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 8013c52: 9b0c ldr r3, [sp, #48] ; 0x30 + 8013c54: ee30 0a04 vadd.f32 s0, s0, s8 + 8013c58: 3901 subs r1, #1 + 8013c5a: ee70 0aa4 vadd.f32 s1, s1, s9 + 8013c5e: eef0 6a62 vmov.f32 s13, s5 + 8013c62: eec7 7a00 vdiv.f32 s15, s14, s0 + 8013c66: ee31 1a05 vadd.f32 s2, s2, s10 + 8013c6a: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8013c6e: edcd 6a0d vstr s13, [sp, #52] ; 0x34 + 8013c72: eef0 6a43 vmov.f32 s13, s6 + 8013c76: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8013c7a: edcd 6a0e vstr s13, [sp, #56] ; 0x38 + 8013c7e: ee20 7aa7 vmul.f32 s14, s1, s15 + 8013c82: ee61 7a27 vmul.f32 s15, s2, s15 + 8013c86: ee77 2a62 vsub.f32 s5, s14, s5 + 8013c8a: ee37 3ac3 vsub.f32 s6, s15, s6 + 8013c8e: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 8013c92: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8013c96: ee12 2a90 vmov r2, s5 + 8013c9a: eef0 2a47 vmov.f32 s5, s14 + 8013c9e: fb92 f3f3 sdiv r3, r2, r3 + 8013ca2: ee13 2a10 vmov r2, s6 + 8013ca6: 930f str r3, [sp, #60] ; 0x3c + 8013ca8: 9b0c ldr r3, [sp, #48] ; 0x30 + 8013caa: eeb0 3a67 vmov.f32 s6, s15 + 8013cae: fb92 f3f3 sdiv r3, r2, r3 + 8013cb2: 9a01 ldr r2, [sp, #4] + 8013cb4: 9310 str r3, [sp, #64] ; 0x40 + 8013cb6: 9b0c ldr r3, [sp, #48] ; 0x30 + 8013cb8: bf08 it eq + 8013cba: 4613 moveq r3, r2 + 8013cbc: e741 b.n 8013b42 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2e> + 8013cbe: ea5f 4920 movs.w r9, r0, asr #16 + 8013cc2: d44b bmi.n 8013d5c <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x248> + 8013cc4: f8dc b008 ldr.w fp, [ip, #8] + 8013cc8: 45cb cmp fp, r9 + 8013cca: dd47 ble.n 8013d5c <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x248> + 8013ccc: ea5f 4a22 movs.w sl, r2, asr #16 + 8013cd0: d444 bmi.n 8013d5c <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x248> + 8013cd2: f8dc 600c ldr.w r6, [ip, #12] + 8013cd6: 4556 cmp r6, sl + 8013cd8: dd40 ble.n 8013d5c <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x248> + 8013cda: fa0f f68b sxth.w r6, fp + 8013cde: fb0a 9906 mla r9, sl, r6, r9 + 8013ce2: eb07 0647 add.w r6, r7, r7, lsl #1 + 8013ce6: eb09 0949 add.w r9, r9, r9, lsl #1 + 8013cea: f814 b006 ldrb.w fp, [r4, r6] + 8013cee: fb1b fb05 smulbb fp, fp, r5 + 8013cf2: eb08 0a09 add.w sl, r8, r9 + 8013cf6: f818 9009 ldrb.w r9, [r8, r9] + 8013cfa: fb09 b90e mla r9, r9, lr, fp + 8013cfe: fa1f f989 uxth.w r9, r9 + 8013d02: f109 0b01 add.w fp, r9, #1 + 8013d06: eb0b 2919 add.w r9, fp, r9, lsr #8 + 8013d0a: ea4f 2929 mov.w r9, r9, asr #8 + 8013d0e: f804 9006 strb.w r9, [r4, r6] + 8013d12: 4426 add r6, r4 + 8013d14: f89a 9001 ldrb.w r9, [sl, #1] + 8013d18: f896 b001 ldrb.w fp, [r6, #1] + 8013d1c: fb1b fb05 smulbb fp, fp, r5 + 8013d20: fb09 b90e mla r9, r9, lr, fp + 8013d24: fa1f f989 uxth.w r9, r9 + 8013d28: f109 0b01 add.w fp, r9, #1 + 8013d2c: eb0b 2919 add.w r9, fp, r9, lsr #8 + 8013d30: ea4f 2929 mov.w r9, r9, asr #8 + 8013d34: f886 9001 strb.w r9, [r6, #1] + 8013d38: f89a 9002 ldrb.w r9, [sl, #2] + 8013d3c: f896 a002 ldrb.w sl, [r6, #2] + 8013d40: fb1a fa05 smulbb sl, sl, r5 + 8013d44: fb09 a90e mla r9, r9, lr, sl + 8013d48: fa1f f989 uxth.w r9, r9 + 8013d4c: f109 0a01 add.w sl, r9, #1 + 8013d50: eb0a 2919 add.w r9, sl, r9, lsr #8 + 8013d54: ea4f 2929 mov.w r9, r9, asr #8 + 8013d58: f886 9002 strb.w r9, [r6, #2] + 8013d5c: 9e0f ldr r6, [sp, #60] ; 0x3c + 8013d5e: 3701 adds r7, #1 + 8013d60: 4430 add r0, r6 + 8013d62: 9e10 ldr r6, [sp, #64] ; 0x40 + 8013d64: 4432 add r2, r6 + 8013d66: e767 b.n 8013c38 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x124> + 8013d68: b003 add sp, #12 + 8013d6a: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +08013d6e <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8013d6e: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8013d72: 9d11 ldr r5, [sp, #68] ; 0x44 + 8013d74: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8013d78: 9201 str r2, [sp, #4] + 8013d7a: 6868 ldr r0, [r5, #4] + 8013d7c: 9f14 ldr r7, [sp, #80] ; 0x50 + 8013d7e: e9dd 2412 ldrd r2, r4, [sp, #72] ; 0x48 + 8013d82: e9dd ec0f ldrd lr, ip, [sp, #60] ; 0x3c + 8013d86: fb00 2404 mla r4, r0, r4, r2 + 8013d8a: 682a ldr r2, [r5, #0] + 8013d8c: f8d7 8000 ldr.w r8, [r7] + 8013d90: eb04 0444 add.w r4, r4, r4, lsl #1 + 8013d94: 4414 add r4, r2 + 8013d96: 2900 cmp r1, #0 + 8013d98: dc03 bgt.n 8013da2 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x34> + 8013d9a: 9a01 ldr r2, [sp, #4] + 8013d9c: 2a00 cmp r2, #0 + 8013d9e: f340 80af ble.w 8013f00 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x192> + 8013da2: 9a0d ldr r2, [sp, #52] ; 0x34 + 8013da4: f9b7 a008 ldrsh.w sl, [r7, #8] + 8013da8: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 8013dac: 9a0e ldr r2, [sp, #56] ; 0x38 + 8013dae: f9b7 900c ldrsh.w r9, [r7, #12] + 8013db2: f502 4200 add.w r2, r2, #32768 ; 0x8000 + 8013db6: 2b00 cmp r3, #0 + 8013db8: dd0c ble.n 8013dd4 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x66> + 8013dba: 1405 asrs r5, r0, #16 + 8013dbc: d405 bmi.n 8013dca <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 8013dbe: 4555 cmp r5, sl + 8013dc0: da03 bge.n 8013dca <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 8013dc2: 1415 asrs r5, r2, #16 + 8013dc4: d401 bmi.n 8013dca <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 8013dc6: 454d cmp r5, r9 + 8013dc8: db05 blt.n 8013dd6 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x68> + 8013dca: 4470 add r0, lr + 8013dcc: 4462 add r2, ip + 8013dce: 3b01 subs r3, #1 + 8013dd0: 3403 adds r4, #3 + 8013dd2: e7f0 b.n 8013db6 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x48> + 8013dd4: d038 beq.n 8013e48 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xda> + 8013dd6: 1e5d subs r5, r3, #1 + 8013dd8: fb0e 0605 mla r6, lr, r5, r0 + 8013ddc: 1436 asrs r6, r6, #16 + 8013dde: d42a bmi.n 8013e36 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xc8> + 8013de0: 4556 cmp r6, sl + 8013de2: da28 bge.n 8013e36 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xc8> + 8013de4: fb0c 2505 mla r5, ip, r5, r2 + 8013de8: 142d asrs r5, r5, #16 + 8013dea: d424 bmi.n 8013e36 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xc8> + 8013dec: 454d cmp r5, r9 + 8013dee: da22 bge.n 8013e36 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xc8> + 8013df0: 1ce6 adds r6, r4, #3 + 8013df2: 4699 mov r9, r3 + 8013df4: f1b9 0f00 cmp.w r9, #0 + 8013df8: f106 0603 add.w r6, r6, #3 + 8013dfc: dd1f ble.n 8013e3e <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xd0> + 8013dfe: f9b7 b008 ldrsh.w fp, [r7, #8] + 8013e02: ea4f 4a20 mov.w sl, r0, asr #16 + 8013e06: 1415 asrs r5, r2, #16 + 8013e08: 4470 add r0, lr + 8013e0a: 4462 add r2, ip + 8013e0c: f109 39ff add.w r9, r9, #4294967295 + 8013e10: fb0b a505 mla r5, fp, r5, sl + 8013e14: eb05 0545 add.w r5, r5, r5, lsl #1 + 8013e18: eb08 0a05 add.w sl, r8, r5 + 8013e1c: f818 5005 ldrb.w r5, [r8, r5] + 8013e20: f806 5c06 strb.w r5, [r6, #-6] + 8013e24: f89a 5001 ldrb.w r5, [sl, #1] + 8013e28: f806 5c05 strb.w r5, [r6, #-5] + 8013e2c: f89a 5002 ldrb.w r5, [sl, #2] + 8013e30: f806 5c04 strb.w r5, [r6, #-4] + 8013e34: e7de b.n 8013df4 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x86> + 8013e36: 2600 movs r6, #0 + 8013e38: 1b9d subs r5, r3, r6 + 8013e3a: 2d00 cmp r5, #0 + 8013e3c: dc38 bgt.n 8013eb0 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 8013e3e: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8013e42: eb03 0343 add.w r3, r3, r3, lsl #1 + 8013e46: 441c add r4, r3 + 8013e48: 2900 cmp r1, #0 + 8013e4a: dd59 ble.n 8013f00 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x192> + 8013e4c: ee30 0a04 vadd.f32 s0, s0, s8 + 8013e50: 9b0c ldr r3, [sp, #48] ; 0x30 + 8013e52: ee70 0aa4 vadd.f32 s1, s1, s9 + 8013e56: 3901 subs r1, #1 + 8013e58: eeb0 6a62 vmov.f32 s12, s5 + 8013e5c: eec6 7a80 vdiv.f32 s15, s13, s0 + 8013e60: ee31 1a05 vadd.f32 s2, s2, s10 + 8013e64: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8013e68: ed8d 6a0d vstr s12, [sp, #52] ; 0x34 + 8013e6c: eeb0 6a43 vmov.f32 s12, s6 + 8013e70: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8013e74: ed8d 6a0e vstr s12, [sp, #56] ; 0x38 + 8013e78: ee20 7aa7 vmul.f32 s14, s1, s15 + 8013e7c: ee61 7a27 vmul.f32 s15, s2, s15 + 8013e80: ee77 2a62 vsub.f32 s5, s14, s5 + 8013e84: ee37 3ac3 vsub.f32 s6, s15, s6 + 8013e88: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 8013e8c: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8013e90: ee12 2a90 vmov r2, s5 + 8013e94: eef0 2a47 vmov.f32 s5, s14 + 8013e98: fb92 fef3 sdiv lr, r2, r3 + 8013e9c: ee13 2a10 vmov r2, s6 + 8013ea0: eeb0 3a67 vmov.f32 s6, s15 + 8013ea4: fb92 fcf3 sdiv ip, r2, r3 + 8013ea8: 9a01 ldr r2, [sp, #4] + 8013eaa: bf08 it eq + 8013eac: 4613 moveq r3, r2 + 8013eae: e772 b.n 8013d96 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28> + 8013eb0: ea5f 4920 movs.w r9, r0, asr #16 + 8013eb4: d420 bmi.n 8013ef8 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x18a> + 8013eb6: f8d7 b008 ldr.w fp, [r7, #8] + 8013eba: 45cb cmp fp, r9 + 8013ebc: dd1c ble.n 8013ef8 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x18a> + 8013ebe: ea5f 4a22 movs.w sl, r2, asr #16 + 8013ec2: d419 bmi.n 8013ef8 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x18a> + 8013ec4: 68fd ldr r5, [r7, #12] + 8013ec6: 4555 cmp r5, sl + 8013ec8: dd16 ble.n 8013ef8 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x18a> + 8013eca: fa0f f58b sxth.w r5, fp + 8013ece: fb0a 9505 mla r5, sl, r5, r9 + 8013ed2: eb05 0545 add.w r5, r5, r5, lsl #1 + 8013ed6: f818 9005 ldrb.w r9, [r8, r5] + 8013eda: eb08 0b05 add.w fp, r8, r5 + 8013ede: eb06 0546 add.w r5, r6, r6, lsl #1 + 8013ee2: f804 9005 strb.w r9, [r4, r5] + 8013ee6: 4425 add r5, r4 + 8013ee8: f89b 9001 ldrb.w r9, [fp, #1] + 8013eec: f885 9001 strb.w r9, [r5, #1] + 8013ef0: f89b 9002 ldrb.w r9, [fp, #2] + 8013ef4: f885 9002 strb.w r9, [r5, #2] + 8013ef8: 4470 add r0, lr + 8013efa: 4462 add r2, ip + 8013efc: 3601 adds r6, #1 + 8013efe: e79b b.n 8013e38 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xca> + 8013f00: b003 add sp, #12 + 8013f02: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +08013f06 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8013f06: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8013f0a: b085 sub sp, #20 + 8013f0c: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 8013f10: 9c13 ldr r4, [sp, #76] ; 0x4c + 8013f12: 9202 str r2, [sp, #8] + 8013f14: f89d 205c ldrb.w r2, [sp, #92] ; 0x5c + 8013f18: 6860 ldr r0, [r4, #4] + 8013f1a: 9203 str r2, [sp, #12] + 8013f1c: f8dd c058 ldr.w ip, [sp, #88] ; 0x58 + 8013f20: f8dd e044 ldr.w lr, [sp, #68] ; 0x44 + 8013f24: e9dd 2514 ldrd r2, r5, [sp, #80] ; 0x50 + 8013f28: fb00 2505 mla r5, r0, r5, r2 + 8013f2c: 6822 ldr r2, [r4, #0] + 8013f2e: eb05 0545 add.w r5, r5, r5, lsl #1 + 8013f32: 4415 add r5, r2 + 8013f34: f8dc 2000 ldr.w r2, [ip] + 8013f38: 9201 str r2, [sp, #4] + 8013f3a: 2900 cmp r1, #0 + 8013f3c: dc03 bgt.n 8013f46 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x40> + 8013f3e: 9a02 ldr r2, [sp, #8] + 8013f40: 2a00 cmp r2, #0 + 8013f42: f340 8122 ble.w 801418a <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x284> + 8013f46: 9a0f ldr r2, [sp, #60] ; 0x3c + 8013f48: f9bc 8008 ldrsh.w r8, [ip, #8] + 8013f4c: f502 4400 add.w r4, r2, #32768 ; 0x8000 + 8013f50: 9a10 ldr r2, [sp, #64] ; 0x40 + 8013f52: f9bc 700c ldrsh.w r7, [ip, #12] + 8013f56: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 8013f5a: 2b00 cmp r3, #0 + 8013f5c: dd0d ble.n 8013f7a <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x74> + 8013f5e: 1422 asrs r2, r4, #16 + 8013f60: d405 bmi.n 8013f6e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x68> + 8013f62: 4542 cmp r2, r8 + 8013f64: da03 bge.n 8013f6e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x68> + 8013f66: 1402 asrs r2, r0, #16 + 8013f68: d401 bmi.n 8013f6e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x68> + 8013f6a: 42ba cmp r2, r7 + 8013f6c: db06 blt.n 8013f7c <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x76> + 8013f6e: 9a12 ldr r2, [sp, #72] ; 0x48 + 8013f70: 4474 add r4, lr + 8013f72: 3b01 subs r3, #1 + 8013f74: 3503 adds r5, #3 + 8013f76: 4410 add r0, r2 + 8013f78: e7ef b.n 8013f5a <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x54> + 8013f7a: d072 beq.n 8014062 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x15c> + 8013f7c: 1e5a subs r2, r3, #1 + 8013f7e: fb0e 4602 mla r6, lr, r2, r4 + 8013f82: 1436 asrs r6, r6, #16 + 8013f84: d462 bmi.n 801404c <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x146> + 8013f86: 4546 cmp r6, r8 + 8013f88: da60 bge.n 801404c <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x146> + 8013f8a: 9e12 ldr r6, [sp, #72] ; 0x48 + 8013f8c: fb06 0202 mla r2, r6, r2, r0 + 8013f90: 1412 asrs r2, r2, #16 + 8013f92: d45b bmi.n 801404c <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x146> + 8013f94: 42ba cmp r2, r7 + 8013f96: da59 bge.n 801404c <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x146> + 8013f98: 1cef adds r7, r5, #3 + 8013f9a: 4699 mov r9, r3 + 8013f9c: f1b9 0f00 cmp.w r9, #0 + 8013fa0: dd5a ble.n 8014058 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x152> + 8013fa2: f9bc 8008 ldrsh.w r8, [ip, #8] + 8013fa6: 1426 asrs r6, r4, #16 + 8013fa8: 1402 asrs r2, r0, #16 + 8013faa: fb08 6202 mla r2, r8, r2, r6 + 8013fae: 9e01 ldr r6, [sp, #4] + 8013fb0: f856 6022 ldr.w r6, [r6, r2, lsl #2] + 8013fb4: ea5f 6816 movs.w r8, r6, lsr #24 + 8013fb8: d041 beq.n 801403e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 8013fba: 9a03 ldr r2, [sp, #12] + 8013fbc: fa5f fb86 uxtb.w fp, r6 + 8013fc0: fb02 f808 mul.w r8, r2, r8 + 8013fc4: f108 0201 add.w r2, r8, #1 + 8013fc8: eb02 2228 add.w r2, r2, r8, asr #8 + 8013fcc: f817 8c03 ldrb.w r8, [r7, #-3] + 8013fd0: 1212 asrs r2, r2, #8 + 8013fd2: fa1f fa82 uxth.w sl, r2 + 8013fd6: 43d2 mvns r2, r2 + 8013fd8: fb1b fb0a smulbb fp, fp, sl + 8013fdc: b2d2 uxtb r2, r2 + 8013fde: fb08 b802 mla r8, r8, r2, fp + 8013fe2: fa1f f888 uxth.w r8, r8 + 8013fe6: f108 0b01 add.w fp, r8, #1 + 8013fea: eb0b 2818 add.w r8, fp, r8, lsr #8 + 8013fee: f3c6 2b07 ubfx fp, r6, #8, #8 + 8013ff2: f3c6 4607 ubfx r6, r6, #16, #8 + 8013ff6: fb1b fb0a smulbb fp, fp, sl + 8013ffa: ea4f 2828 mov.w r8, r8, asr #8 + 8013ffe: fb16 fa0a smulbb sl, r6, sl + 8014002: f817 6c01 ldrb.w r6, [r7, #-1] + 8014006: f807 8c03 strb.w r8, [r7, #-3] + 801400a: f817 8c02 ldrb.w r8, [r7, #-2] + 801400e: fb06 aa02 mla sl, r6, r2, sl + 8014012: fb08 b802 mla r8, r8, r2, fp + 8014016: fa1f fa8a uxth.w sl, sl + 801401a: fa1f f888 uxth.w r8, r8 + 801401e: f10a 0601 add.w r6, sl, #1 + 8014022: f108 0b01 add.w fp, r8, #1 + 8014026: eb06 2a1a add.w sl, r6, sl, lsr #8 + 801402a: eb0b 2818 add.w r8, fp, r8, lsr #8 + 801402e: ea4f 2a2a mov.w sl, sl, asr #8 + 8014032: ea4f 2828 mov.w r8, r8, asr #8 + 8014036: f807 ac01 strb.w sl, [r7, #-1] + 801403a: f807 8c02 strb.w r8, [r7, #-2] + 801403e: 9a12 ldr r2, [sp, #72] ; 0x48 + 8014040: 4474 add r4, lr + 8014042: 3703 adds r7, #3 + 8014044: f109 39ff add.w r9, r9, #4294967295 + 8014048: 4410 add r0, r2 + 801404a: e7a7 b.n 8013f9c <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 801404c: f04f 0800 mov.w r8, #0 + 8014050: eba3 0208 sub.w r2, r3, r8 + 8014054: 2a00 cmp r2, #0 + 8014056: dc3b bgt.n 80140d0 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ca> + 8014058: ea23 73e3 bic.w r3, r3, r3, asr #31 + 801405c: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014060: 441d add r5, r3 + 8014062: 2900 cmp r1, #0 + 8014064: f340 8091 ble.w 801418a <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x284> + 8014068: ee30 0a04 vadd.f32 s0, s0, s8 + 801406c: 9b0e ldr r3, [sp, #56] ; 0x38 + 801406e: ee70 0aa4 vadd.f32 s1, s1, s9 + 8014072: 3901 subs r1, #1 + 8014074: eeb0 6a62 vmov.f32 s12, s5 + 8014078: eec6 7a80 vdiv.f32 s15, s13, s0 + 801407c: ee31 1a05 vadd.f32 s2, s2, s10 + 8014080: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8014084: ed8d 6a0f vstr s12, [sp, #60] ; 0x3c + 8014088: eeb0 6a43 vmov.f32 s12, s6 + 801408c: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8014090: ed8d 6a10 vstr s12, [sp, #64] ; 0x40 + 8014094: ee20 7aa7 vmul.f32 s14, s1, s15 + 8014098: ee61 7a27 vmul.f32 s15, s2, s15 + 801409c: ee77 2a62 vsub.f32 s5, s14, s5 + 80140a0: ee37 3ac3 vsub.f32 s6, s15, s6 + 80140a4: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 80140a8: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 80140ac: ee12 2a90 vmov r2, s5 + 80140b0: eef0 2a47 vmov.f32 s5, s14 + 80140b4: fb92 fef3 sdiv lr, r2, r3 + 80140b8: ee13 2a10 vmov r2, s6 + 80140bc: eeb0 3a67 vmov.f32 s6, s15 + 80140c0: fb92 f3f3 sdiv r3, r2, r3 + 80140c4: 9a02 ldr r2, [sp, #8] + 80140c6: 9312 str r3, [sp, #72] ; 0x48 + 80140c8: 9b0e ldr r3, [sp, #56] ; 0x38 + 80140ca: bf08 it eq + 80140cc: 4613 moveq r3, r2 + 80140ce: e734 b.n 8013f3a <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x34> + 80140d0: 1427 asrs r7, r4, #16 + 80140d2: d454 bmi.n 801417e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x278> + 80140d4: f8dc 6008 ldr.w r6, [ip, #8] + 80140d8: 42be cmp r6, r7 + 80140da: dd50 ble.n 801417e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x278> + 80140dc: ea5f 4920 movs.w r9, r0, asr #16 + 80140e0: d44d bmi.n 801417e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x278> + 80140e2: f8dc 200c ldr.w r2, [ip, #12] + 80140e6: 454a cmp r2, r9 + 80140e8: dd49 ble.n 801417e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x278> + 80140ea: b236 sxth r6, r6 + 80140ec: 9a01 ldr r2, [sp, #4] + 80140ee: fb09 7606 mla r6, r9, r6, r7 + 80140f2: f852 7026 ldr.w r7, [r2, r6, lsl #2] + 80140f6: 0e3a lsrs r2, r7, #24 + 80140f8: d041 beq.n 801417e <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x278> + 80140fa: 9e03 ldr r6, [sp, #12] + 80140fc: fa5f fb87 uxtb.w fp, r7 + 8014100: 4372 muls r2, r6 + 8014102: 1c56 adds r6, r2, #1 + 8014104: eb06 2222 add.w r2, r6, r2, asr #8 + 8014108: eb08 0648 add.w r6, r8, r8, lsl #1 + 801410c: 1212 asrs r2, r2, #8 + 801410e: f815 9006 ldrb.w r9, [r5, r6] + 8014112: fa1f fa82 uxth.w sl, r2 + 8014116: 43d2 mvns r2, r2 + 8014118: fb1b fb0a smulbb fp, fp, sl + 801411c: b2d2 uxtb r2, r2 + 801411e: fb09 b902 mla r9, r9, r2, fp + 8014122: fa1f f989 uxth.w r9, r9 + 8014126: f109 0b01 add.w fp, r9, #1 + 801412a: eb0b 2919 add.w r9, fp, r9, lsr #8 + 801412e: f3c7 2b07 ubfx fp, r7, #8, #8 + 8014132: f3c7 4707 ubfx r7, r7, #16, #8 + 8014136: fb1b fb0a smulbb fp, fp, sl + 801413a: ea4f 2929 mov.w r9, r9, asr #8 + 801413e: fb17 fa0a smulbb sl, r7, sl + 8014142: f805 9006 strb.w r9, [r5, r6] + 8014146: 442e add r6, r5 + 8014148: 78b7 ldrb r7, [r6, #2] + 801414a: f896 9001 ldrb.w r9, [r6, #1] + 801414e: fb07 aa02 mla sl, r7, r2, sl + 8014152: fb09 b902 mla r9, r9, r2, fp + 8014156: fa1f fa8a uxth.w sl, sl + 801415a: fa1f f989 uxth.w r9, r9 + 801415e: f10a 0701 add.w r7, sl, #1 + 8014162: f109 0b01 add.w fp, r9, #1 + 8014166: eb07 2a1a add.w sl, r7, sl, lsr #8 + 801416a: eb0b 2919 add.w r9, fp, r9, lsr #8 + 801416e: ea4f 2a2a mov.w sl, sl, asr #8 + 8014172: ea4f 2929 mov.w r9, r9, asr #8 + 8014176: f886 a002 strb.w sl, [r6, #2] + 801417a: f886 9001 strb.w r9, [r6, #1] + 801417e: 9a12 ldr r2, [sp, #72] ; 0x48 + 8014180: 4474 add r4, lr + 8014182: f108 0801 add.w r8, r8, #1 + 8014186: 4410 add r0, r2 + 8014188: e762 b.n 8014050 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14a> + 801418a: b005 add sp, #20 + 801418c: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +08014190 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8014190: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8014194: 9c11 ldr r4, [sp, #68] ; 0x44 + 8014196: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 801419a: 9201 str r2, [sp, #4] + 801419c: 6860 ldr r0, [r4, #4] + 801419e: f8dd c050 ldr.w ip, [sp, #80] ; 0x50 + 80141a2: e9dd 2512 ldrd r2, r5, [sp, #72] ; 0x48 + 80141a6: fb00 2505 mla r5, r0, r5, r2 + 80141aa: 6822 ldr r2, [r4, #0] + 80141ac: eb05 0545 add.w r5, r5, r5, lsl #1 + 80141b0: 4415 add r5, r2 + 80141b2: f8dc 2000 ldr.w r2, [ip] + 80141b6: 9200 str r2, [sp, #0] + 80141b8: 2900 cmp r1, #0 + 80141ba: dc03 bgt.n 80141c4 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x34> + 80141bc: 9a01 ldr r2, [sp, #4] + 80141be: 2a00 cmp r2, #0 + 80141c0: f340 812b ble.w 801441a <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 80141c4: 9a0d ldr r2, [sp, #52] ; 0x34 + 80141c6: f9bc e008 ldrsh.w lr, [ip, #8] + 80141ca: f502 4400 add.w r4, r2, #32768 ; 0x8000 + 80141ce: 9a0e ldr r2, [sp, #56] ; 0x38 + 80141d0: f9bc 700c ldrsh.w r7, [ip, #12] + 80141d4: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 80141d8: 2b00 cmp r3, #0 + 80141da: dd0e ble.n 80141fa <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6a> + 80141dc: 1422 asrs r2, r4, #16 + 80141de: d405 bmi.n 80141ec <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 80141e0: 4572 cmp r2, lr + 80141e2: da03 bge.n 80141ec <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 80141e4: 1402 asrs r2, r0, #16 + 80141e6: d401 bmi.n 80141ec <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c> + 80141e8: 42ba cmp r2, r7 + 80141ea: db07 blt.n 80141fc <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6c> + 80141ec: 9a0f ldr r2, [sp, #60] ; 0x3c + 80141ee: 3b01 subs r3, #1 + 80141f0: 3503 adds r5, #3 + 80141f2: 4414 add r4, r2 + 80141f4: 9a10 ldr r2, [sp, #64] ; 0x40 + 80141f6: 4410 add r0, r2 + 80141f8: e7ee b.n 80141d8 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x48> + 80141fa: d06f beq.n 80142dc <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14c> + 80141fc: 1e5a subs r2, r3, #1 + 80141fe: 9e0f ldr r6, [sp, #60] ; 0x3c + 8014200: fb06 4602 mla r6, r6, r2, r4 + 8014204: 1436 asrs r6, r6, #16 + 8014206: d45e bmi.n 80142c6 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 8014208: 4576 cmp r6, lr + 801420a: da5c bge.n 80142c6 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 801420c: 9e10 ldr r6, [sp, #64] ; 0x40 + 801420e: fb06 0202 mla r2, r6, r2, r0 + 8014212: 1412 asrs r2, r2, #16 + 8014214: d457 bmi.n 80142c6 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 8014216: 42ba cmp r2, r7 + 8014218: da55 bge.n 80142c6 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 801421a: 1cee adds r6, r5, #3 + 801421c: 469a mov sl, r3 + 801421e: f1ba 0f00 cmp.w sl, #0 + 8014222: dd56 ble.n 80142d2 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 8014224: f9bc e008 ldrsh.w lr, [ip, #8] + 8014228: 1427 asrs r7, r4, #16 + 801422a: 1402 asrs r2, r0, #16 + 801422c: fb0e 7202 mla r2, lr, r2, r7 + 8014230: 9f00 ldr r7, [sp, #0] + 8014232: f857 7022 ldr.w r7, [r7, r2, lsl #2] + 8014236: ea5f 6e17 movs.w lr, r7, lsr #24 + 801423a: d03c beq.n 80142b6 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x126> + 801423c: f1be 0fff cmp.w lr, #255 ; 0xff + 8014240: f3c7 4b07 ubfx fp, r7, #16, #8 + 8014244: f3c7 2907 ubfx r9, r7, #8, #8 + 8014248: fa5f f28e uxtb.w r2, lr + 801424c: b2ff uxtb r7, r7 + 801424e: f000 80dd beq.w 801440c <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27c> + 8014252: fa1f f882 uxth.w r8, r2 + 8014256: 43d2 mvns r2, r2 + 8014258: f816 ec03 ldrb.w lr, [r6, #-3] + 801425c: fb17 f708 smulbb r7, r7, r8 + 8014260: b2d2 uxtb r2, r2 + 8014262: fb19 f908 smulbb r9, r9, r8 + 8014266: fb0e 7702 mla r7, lr, r2, r7 + 801426a: fb1b f808 smulbb r8, fp, r8 + 801426e: b2bf uxth r7, r7 + 8014270: f107 0e01 add.w lr, r7, #1 + 8014274: eb0e 2717 add.w r7, lr, r7, lsr #8 + 8014278: 123f asrs r7, r7, #8 + 801427a: f806 7c03 strb.w r7, [r6, #-3] + 801427e: f816 7c02 ldrb.w r7, [r6, #-2] + 8014282: fb07 9902 mla r9, r7, r2, r9 + 8014286: fa1f f989 uxth.w r9, r9 + 801428a: f109 0701 add.w r7, r9, #1 + 801428e: eb07 2919 add.w r9, r7, r9, lsr #8 + 8014292: f816 7c01 ldrb.w r7, [r6, #-1] + 8014296: fb07 8802 mla r8, r7, r2, r8 + 801429a: ea4f 2929 mov.w r9, r9, asr #8 + 801429e: fa1f f888 uxth.w r8, r8 + 80142a2: f806 9c02 strb.w r9, [r6, #-2] + 80142a6: f108 0201 add.w r2, r8, #1 + 80142aa: eb02 2818 add.w r8, r2, r8, lsr #8 + 80142ae: ea4f 2828 mov.w r8, r8, asr #8 + 80142b2: f806 8c01 strb.w r8, [r6, #-1] + 80142b6: 9a0f ldr r2, [sp, #60] ; 0x3c + 80142b8: 3603 adds r6, #3 + 80142ba: f10a 3aff add.w sl, sl, #4294967295 + 80142be: 4414 add r4, r2 + 80142c0: 9a10 ldr r2, [sp, #64] ; 0x40 + 80142c2: 4410 add r0, r2 + 80142c4: e7ab b.n 801421e <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 80142c6: f04f 0e00 mov.w lr, #0 + 80142ca: eba3 020e sub.w r2, r3, lr + 80142ce: 2a00 cmp r2, #0 + 80142d0: dc3d bgt.n 801434e <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1be> + 80142d2: ea23 73e3 bic.w r3, r3, r3, asr #31 + 80142d6: eb03 0343 add.w r3, r3, r3, lsl #1 + 80142da: 441d add r5, r3 + 80142dc: 2900 cmp r1, #0 + 80142de: f340 809c ble.w 801441a <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28a> + 80142e2: ee30 0a04 vadd.f32 s0, s0, s8 + 80142e6: 9b0c ldr r3, [sp, #48] ; 0x30 + 80142e8: ee70 0aa4 vadd.f32 s1, s1, s9 + 80142ec: 3901 subs r1, #1 + 80142ee: eeb0 6a62 vmov.f32 s12, s5 + 80142f2: eec6 7a80 vdiv.f32 s15, s13, s0 + 80142f6: ee31 1a05 vadd.f32 s2, s2, s10 + 80142fa: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 80142fe: ed8d 6a0d vstr s12, [sp, #52] ; 0x34 + 8014302: eeb0 6a43 vmov.f32 s12, s6 + 8014306: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 801430a: ed8d 6a0e vstr s12, [sp, #56] ; 0x38 + 801430e: ee20 7aa7 vmul.f32 s14, s1, s15 + 8014312: ee61 7a27 vmul.f32 s15, s2, s15 + 8014316: ee77 2a62 vsub.f32 s5, s14, s5 + 801431a: ee37 3ac3 vsub.f32 s6, s15, s6 + 801431e: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 8014322: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8014326: ee12 2a90 vmov r2, s5 + 801432a: eef0 2a47 vmov.f32 s5, s14 + 801432e: fb92 f3f3 sdiv r3, r2, r3 + 8014332: ee13 2a10 vmov r2, s6 + 8014336: 930f str r3, [sp, #60] ; 0x3c + 8014338: 9b0c ldr r3, [sp, #48] ; 0x30 + 801433a: eeb0 3a67 vmov.f32 s6, s15 + 801433e: fb92 f3f3 sdiv r3, r2, r3 + 8014342: 9a01 ldr r2, [sp, #4] + 8014344: 9310 str r3, [sp, #64] ; 0x40 + 8014346: 9b0c ldr r3, [sp, #48] ; 0x30 + 8014348: bf08 it eq + 801434a: 4613 moveq r3, r2 + 801434c: e734 b.n 80141b8 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28> + 801434e: 1427 asrs r7, r4, #16 + 8014350: d44d bmi.n 80143ee <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25e> + 8014352: f8dc 6008 ldr.w r6, [ip, #8] + 8014356: 42be cmp r6, r7 + 8014358: dd49 ble.n 80143ee <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25e> + 801435a: ea5f 4820 movs.w r8, r0, asr #16 + 801435e: d446 bmi.n 80143ee <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25e> + 8014360: f8dc 200c ldr.w r2, [ip, #12] + 8014364: 4542 cmp r2, r8 + 8014366: dd42 ble.n 80143ee <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25e> + 8014368: b236 sxth r6, r6 + 801436a: 9a00 ldr r2, [sp, #0] + 801436c: fb08 7606 mla r6, r8, r6, r7 + 8014370: f852 7026 ldr.w r7, [r2, r6, lsl #2] + 8014374: 0e3a lsrs r2, r7, #24 + 8014376: d03a beq.n 80143ee <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25e> + 8014378: 2aff cmp r2, #255 ; 0xff + 801437a: b2d6 uxtb r6, r2 + 801437c: f3c7 4b07 ubfx fp, r7, #16, #8 + 8014380: f3c7 2a07 ubfx sl, r7, #8, #8 + 8014384: ea4f 024e mov.w r2, lr, lsl #1 + 8014388: b2ff uxtb r7, r7 + 801438a: d037 beq.n 80143fc <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26c> + 801438c: fa1f f986 uxth.w r9, r6 + 8014390: 4472 add r2, lr + 8014392: 43f6 mvns r6, r6 + 8014394: f815 8002 ldrb.w r8, [r5, r2] + 8014398: fb17 f709 smulbb r7, r7, r9 + 801439c: fb1a fa09 smulbb sl, sl, r9 + 80143a0: b2f6 uxtb r6, r6 + 80143a2: fb1b f909 smulbb r9, fp, r9 + 80143a6: fb08 7706 mla r7, r8, r6, r7 + 80143aa: b2bf uxth r7, r7 + 80143ac: f107 0801 add.w r8, r7, #1 + 80143b0: eb08 2717 add.w r7, r8, r7, lsr #8 + 80143b4: 123f asrs r7, r7, #8 + 80143b6: 54af strb r7, [r5, r2] + 80143b8: 442a add r2, r5 + 80143ba: 7857 ldrb r7, [r2, #1] + 80143bc: fb07 aa06 mla sl, r7, r6, sl + 80143c0: fa1f fa8a uxth.w sl, sl + 80143c4: f10a 0701 add.w r7, sl, #1 + 80143c8: eb07 2a1a add.w sl, r7, sl, lsr #8 + 80143cc: 7897 ldrb r7, [r2, #2] + 80143ce: fb07 9906 mla r9, r7, r6, r9 + 80143d2: ea4f 2a2a mov.w sl, sl, asr #8 + 80143d6: fa1f f989 uxth.w r9, r9 + 80143da: f882 a001 strb.w sl, [r2, #1] + 80143de: f109 0601 add.w r6, r9, #1 + 80143e2: eb06 2919 add.w r9, r6, r9, lsr #8 + 80143e6: ea4f 2929 mov.w r9, r9, asr #8 + 80143ea: f882 9002 strb.w r9, [r2, #2] + 80143ee: 9a0f ldr r2, [sp, #60] ; 0x3c + 80143f0: f10e 0e01 add.w lr, lr, #1 + 80143f4: 4414 add r4, r2 + 80143f6: 9a10 ldr r2, [sp, #64] ; 0x40 + 80143f8: 4410 add r0, r2 + 80143fa: e766 b.n 80142ca <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x13a> + 80143fc: 4472 add r2, lr + 80143fe: 54af strb r7, [r5, r2] + 8014400: 442a add r2, r5 + 8014402: f882 a001 strb.w sl, [r2, #1] + 8014406: f882 b002 strb.w fp, [r2, #2] + 801440a: e7f0 b.n 80143ee <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25e> + 801440c: f806 7c03 strb.w r7, [r6, #-3] + 8014410: f806 9c02 strb.w r9, [r6, #-2] + 8014414: f806 bc01 strb.w fp, [r6, #-1] + 8014418: e74d b.n 80142b6 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x126> + 801441a: b003 add sp, #12 + 801441c: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +08014420 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8014420: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8014424: b087 sub sp, #28 + 8014426: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 801442a: 9c15 ldr r4, [sp, #84] ; 0x54 + 801442c: 9204 str r2, [sp, #16] + 801442e: f89d 2064 ldrb.w r2, [sp, #100] ; 0x64 + 8014432: 6860 ldr r0, [r4, #4] + 8014434: 9205 str r2, [sp, #20] + 8014436: f8dd c060 ldr.w ip, [sp, #96] ; 0x60 + 801443a: f8dd e04c ldr.w lr, [sp, #76] ; 0x4c + 801443e: 9101 str r1, [sp, #4] + 8014440: e9dd 2516 ldrd r2, r5, [sp, #88] ; 0x58 + 8014444: fb00 2505 mla r5, r0, r5, r2 + 8014448: 6822 ldr r2, [r4, #0] + 801444a: eb05 0545 add.w r5, r5, r5, lsl #1 + 801444e: 4415 add r5, r2 + 8014450: f8dc 2008 ldr.w r2, [ip, #8] + 8014454: 3201 adds r2, #1 + 8014456: f022 0201 bic.w r2, r2, #1 + 801445a: 9202 str r2, [sp, #8] + 801445c: f8dc 2000 ldr.w r2, [ip] + 8014460: 9203 str r2, [sp, #12] + 8014462: 9a01 ldr r2, [sp, #4] + 8014464: 2a00 cmp r2, #0 + 8014466: dc03 bgt.n 8014470 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x50> + 8014468: 9a04 ldr r2, [sp, #16] + 801446a: 2a00 cmp r2, #0 + 801446c: f340 8135 ble.w 80146da <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2ba> + 8014470: 9a11 ldr r2, [sp, #68] ; 0x44 + 8014472: f9bc 8008 ldrsh.w r8, [ip, #8] + 8014476: f502 4400 add.w r4, r2, #32768 ; 0x8000 + 801447a: 9a12 ldr r2, [sp, #72] ; 0x48 + 801447c: f9bc 700c ldrsh.w r7, [ip, #12] + 8014480: f502 4000 add.w r0, r2, #32768 ; 0x8000 + 8014484: 2b00 cmp r3, #0 + 8014486: dd0d ble.n 80144a4 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x84> + 8014488: 1422 asrs r2, r4, #16 + 801448a: d405 bmi.n 8014498 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x78> + 801448c: 4542 cmp r2, r8 + 801448e: da03 bge.n 8014498 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x78> + 8014490: 1402 asrs r2, r0, #16 + 8014492: d401 bmi.n 8014498 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x78> + 8014494: 42ba cmp r2, r7 + 8014496: db06 blt.n 80144a6 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x86> + 8014498: 9a14 ldr r2, [sp, #80] ; 0x50 + 801449a: 4474 add r4, lr + 801449c: 3b01 subs r3, #1 + 801449e: 3503 adds r5, #3 + 80144a0: 4410 add r0, r2 + 80144a2: e7ef b.n 8014484 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x64> + 80144a4: d077 beq.n 8014596 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x176> + 80144a6: 1e5a subs r2, r3, #1 + 80144a8: fb0e 4602 mla r6, lr, r2, r4 + 80144ac: 1436 asrs r6, r6, #16 + 80144ae: d469 bmi.n 8014584 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x164> + 80144b0: 4546 cmp r6, r8 + 80144b2: da67 bge.n 8014584 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x164> + 80144b4: 9e14 ldr r6, [sp, #80] ; 0x50 + 80144b6: fb06 0202 mla r2, r6, r2, r0 + 80144ba: 1412 asrs r2, r2, #16 + 80144bc: d462 bmi.n 8014584 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x164> + 80144be: 42ba cmp r2, r7 + 80144c0: da60 bge.n 8014584 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x164> + 80144c2: 1cee adds r6, r5, #3 + 80144c4: 4699 mov r9, r3 + 80144c6: f1b9 0f00 cmp.w r9, #0 + 80144ca: dd5f ble.n 801458c <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x16c> + 80144cc: 1422 asrs r2, r4, #16 + 80144ce: 9902 ldr r1, [sp, #8] + 80144d0: 1407 asrs r7, r0, #16 + 80144d2: fb01 2707 mla r7, r1, r7, r2 + 80144d6: 9903 ldr r1, [sp, #12] + 80144d8: 087a lsrs r2, r7, #1 + 80144da: 5c8a ldrb r2, [r1, r2] + 80144dc: 07f9 lsls r1, r7, #31 + 80144de: bf54 ite pl + 80144e0: f002 020f andpl.w r2, r2, #15 + 80144e4: 1112 asrmi r2, r2, #4 + 80144e6: eb02 1202 add.w r2, r2, r2, lsl #4 + 80144ea: b2d2 uxtb r2, r2 + 80144ec: 2a00 cmp r2, #0 + 80144ee: d042 beq.n 8014576 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x156> + 80144f0: 497b ldr r1, [pc, #492] ; (80146e0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2c0>) + 80144f2: 680f ldr r7, [r1, #0] + 80144f4: 9905 ldr r1, [sp, #20] + 80144f6: fa5f fb87 uxtb.w fp, r7 + 80144fa: 434a muls r2, r1 + 80144fc: f102 0801 add.w r8, r2, #1 + 8014500: eb08 2222 add.w r2, r8, r2, asr #8 + 8014504: f816 8c03 ldrb.w r8, [r6, #-3] + 8014508: 1212 asrs r2, r2, #8 + 801450a: fa1f fa82 uxth.w sl, r2 + 801450e: 43d2 mvns r2, r2 + 8014510: fb1b fb0a smulbb fp, fp, sl + 8014514: b2d2 uxtb r2, r2 + 8014516: fb08 b802 mla r8, r8, r2, fp + 801451a: fa1f f888 uxth.w r8, r8 + 801451e: f108 0b01 add.w fp, r8, #1 + 8014522: eb0b 2818 add.w r8, fp, r8, lsr #8 + 8014526: f3c7 2b07 ubfx fp, r7, #8, #8 + 801452a: f3c7 4707 ubfx r7, r7, #16, #8 + 801452e: fb1b fb0a smulbb fp, fp, sl + 8014532: ea4f 2828 mov.w r8, r8, asr #8 + 8014536: fb17 fa0a smulbb sl, r7, sl + 801453a: f816 7c01 ldrb.w r7, [r6, #-1] + 801453e: f806 8c03 strb.w r8, [r6, #-3] + 8014542: f816 8c02 ldrb.w r8, [r6, #-2] + 8014546: fb07 aa02 mla sl, r7, r2, sl + 801454a: fb08 b802 mla r8, r8, r2, fp + 801454e: fa1f fa8a uxth.w sl, sl + 8014552: fa1f f888 uxth.w r8, r8 + 8014556: f10a 0701 add.w r7, sl, #1 + 801455a: f108 0b01 add.w fp, r8, #1 + 801455e: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8014562: eb0b 2818 add.w r8, fp, r8, lsr #8 + 8014566: ea4f 2a2a mov.w sl, sl, asr #8 + 801456a: ea4f 2828 mov.w r8, r8, asr #8 + 801456e: f806 ac01 strb.w sl, [r6, #-1] + 8014572: f806 8c02 strb.w r8, [r6, #-2] + 8014576: 9a14 ldr r2, [sp, #80] ; 0x50 + 8014578: 4474 add r4, lr + 801457a: 3603 adds r6, #3 + 801457c: f109 39ff add.w r9, r9, #4294967295 + 8014580: 4410 add r0, r2 + 8014582: e7a0 b.n 80144c6 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa6> + 8014584: 2700 movs r7, #0 + 8014586: 1bda subs r2, r3, r7 + 8014588: 2a00 cmp r2, #0 + 801458a: dc3e bgt.n 801460a <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ea> + 801458c: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8014590: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014594: 441d add r5, r3 + 8014596: 9b01 ldr r3, [sp, #4] + 8014598: 2b00 cmp r3, #0 + 801459a: f340 809e ble.w 80146da <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2ba> + 801459e: ee30 0a04 vadd.f32 s0, s0, s8 + 80145a2: 9b10 ldr r3, [sp, #64] ; 0x40 + 80145a4: ee70 0aa4 vadd.f32 s1, s1, s9 + 80145a8: eeb0 6a62 vmov.f32 s12, s5 + 80145ac: eec6 7a80 vdiv.f32 s15, s13, s0 + 80145b0: ee31 1a05 vadd.f32 s2, s2, s10 + 80145b4: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 80145b8: ed8d 6a11 vstr s12, [sp, #68] ; 0x44 + 80145bc: eeb0 6a43 vmov.f32 s12, s6 + 80145c0: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 80145c4: ed8d 6a12 vstr s12, [sp, #72] ; 0x48 + 80145c8: ee20 7aa7 vmul.f32 s14, s1, s15 + 80145cc: ee61 7a27 vmul.f32 s15, s2, s15 + 80145d0: ee77 2a62 vsub.f32 s5, s14, s5 + 80145d4: ee37 3ac3 vsub.f32 s6, s15, s6 + 80145d8: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 80145dc: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 80145e0: ee12 2a90 vmov r2, s5 + 80145e4: eef0 2a47 vmov.f32 s5, s14 + 80145e8: fb92 fef3 sdiv lr, r2, r3 + 80145ec: ee13 2a10 vmov r2, s6 + 80145f0: eeb0 3a67 vmov.f32 s6, s15 + 80145f4: fb92 f3f3 sdiv r3, r2, r3 + 80145f8: 9314 str r3, [sp, #80] ; 0x50 + 80145fa: 9b01 ldr r3, [sp, #4] + 80145fc: 9a04 ldr r2, [sp, #16] + 80145fe: 3b01 subs r3, #1 + 8014600: 9301 str r3, [sp, #4] + 8014602: 9b10 ldr r3, [sp, #64] ; 0x40 + 8014604: bf08 it eq + 8014606: 4613 moveq r3, r2 + 8014608: e72b b.n 8014462 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x42> + 801460a: 1426 asrs r6, r4, #16 + 801460c: d460 bmi.n 80146d0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 801460e: f8dc 2008 ldr.w r2, [ip, #8] + 8014612: 42b2 cmp r2, r6 + 8014614: dd5c ble.n 80146d0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 8014616: ea5f 4820 movs.w r8, r0, asr #16 + 801461a: d459 bmi.n 80146d0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 801461c: f8dc 200c ldr.w r2, [ip, #12] + 8014620: 4542 cmp r2, r8 + 8014622: dd55 ble.n 80146d0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 8014624: 9a02 ldr r2, [sp, #8] + 8014626: 9903 ldr r1, [sp, #12] + 8014628: fb08 6602 mla r6, r8, r2, r6 + 801462c: 0872 lsrs r2, r6, #1 + 801462e: 07f6 lsls r6, r6, #31 + 8014630: 5c8a ldrb r2, [r1, r2] + 8014632: bf54 ite pl + 8014634: f002 020f andpl.w r2, r2, #15 + 8014638: 1112 asrmi r2, r2, #4 + 801463a: eb02 1202 add.w r2, r2, r2, lsl #4 + 801463e: b2d2 uxtb r2, r2 + 8014640: 2a00 cmp r2, #0 + 8014642: d045 beq.n 80146d0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b0> + 8014644: 4926 ldr r1, [pc, #152] ; (80146e0 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2c0>) + 8014646: f8d1 8000 ldr.w r8, [r1] + 801464a: 9905 ldr r1, [sp, #20] + 801464c: fa5f fb88 uxtb.w fp, r8 + 8014650: 434a muls r2, r1 + 8014652: 1c56 adds r6, r2, #1 + 8014654: eb06 2222 add.w r2, r6, r2, asr #8 + 8014658: eb07 0647 add.w r6, r7, r7, lsl #1 + 801465c: 1212 asrs r2, r2, #8 + 801465e: f815 9006 ldrb.w r9, [r5, r6] + 8014662: fa1f fa82 uxth.w sl, r2 + 8014666: 43d2 mvns r2, r2 + 8014668: fb1b fb0a smulbb fp, fp, sl + 801466c: b2d2 uxtb r2, r2 + 801466e: fb09 b902 mla r9, r9, r2, fp + 8014672: fa1f f989 uxth.w r9, r9 + 8014676: f109 0b01 add.w fp, r9, #1 + 801467a: eb0b 2919 add.w r9, fp, r9, lsr #8 + 801467e: f3c8 2b07 ubfx fp, r8, #8, #8 + 8014682: f3c8 4807 ubfx r8, r8, #16, #8 + 8014686: fb1b fb0a smulbb fp, fp, sl + 801468a: ea4f 2929 mov.w r9, r9, asr #8 + 801468e: fb18 fa0a smulbb sl, r8, sl + 8014692: f805 9006 strb.w r9, [r5, r6] + 8014696: 442e add r6, r5 + 8014698: f896 8002 ldrb.w r8, [r6, #2] + 801469c: f896 9001 ldrb.w r9, [r6, #1] + 80146a0: fb08 aa02 mla sl, r8, r2, sl + 80146a4: fb09 b902 mla r9, r9, r2, fp + 80146a8: fa1f fa8a uxth.w sl, sl + 80146ac: fa1f f989 uxth.w r9, r9 + 80146b0: f10a 0801 add.w r8, sl, #1 + 80146b4: f109 0b01 add.w fp, r9, #1 + 80146b8: eb08 2a1a add.w sl, r8, sl, lsr #8 + 80146bc: eb0b 2919 add.w r9, fp, r9, lsr #8 + 80146c0: ea4f 2a2a mov.w sl, sl, asr #8 + 80146c4: ea4f 2929 mov.w r9, r9, asr #8 + 80146c8: f886 a002 strb.w sl, [r6, #2] + 80146cc: f886 9001 strb.w r9, [r6, #1] + 80146d0: 9a14 ldr r2, [sp, #80] ; 0x50 + 80146d2: 4474 add r4, lr + 80146d4: 3701 adds r7, #1 + 80146d6: 4410 add r0, r2 + 80146d8: e755 b.n 8014586 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x166> + 80146da: b007 add sp, #28 + 80146dc: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 80146e0: 240c3d6c .word 0x240c3d6c + +080146e4 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 80146e4: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80146e8: b085 sub sp, #20 + 80146ea: eef7 6a00 vmov.f32 s13, #112 ; 0x3f800000 1.0 + 80146ee: 9c13 ldr r4, [sp, #76] ; 0x4c + 80146f0: 9203 str r2, [sp, #12] + 80146f2: 6860 ldr r0, [r4, #4] + 80146f4: f8dd c058 ldr.w ip, [sp, #88] ; 0x58 + 80146f8: 9100 str r1, [sp, #0] + 80146fa: e9dd 2614 ldrd r2, r6, [sp, #80] ; 0x50 + 80146fe: fb00 2606 mla r6, r0, r6, r2 + 8014702: 6822 ldr r2, [r4, #0] + 8014704: eb06 0646 add.w r6, r6, r6, lsl #1 + 8014708: 4416 add r6, r2 + 801470a: f8dc 2008 ldr.w r2, [ip, #8] + 801470e: 3201 adds r2, #1 + 8014710: f022 0201 bic.w r2, r2, #1 + 8014714: 9201 str r2, [sp, #4] + 8014716: f8dc 2000 ldr.w r2, [ip] + 801471a: 9202 str r2, [sp, #8] + 801471c: 9a00 ldr r2, [sp, #0] + 801471e: 2a00 cmp r2, #0 + 8014720: dc03 bgt.n 801472a <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x46> + 8014722: 9a03 ldr r2, [sp, #12] + 8014724: 2a00 cmp r2, #0 + 8014726: f340 8140 ble.w 80149aa <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2c6> + 801472a: 9a0f ldr r2, [sp, #60] ; 0x3c + 801472c: f9bc e008 ldrsh.w lr, [ip, #8] + 8014730: f502 4500 add.w r5, r2, #32768 ; 0x8000 + 8014734: 9a10 ldr r2, [sp, #64] ; 0x40 + 8014736: f9bc 700c ldrsh.w r7, [ip, #12] + 801473a: f502 4400 add.w r4, r2, #32768 ; 0x8000 + 801473e: 2b00 cmp r3, #0 + 8014740: dd0e ble.n 8014760 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7c> + 8014742: 142a asrs r2, r5, #16 + 8014744: d405 bmi.n 8014752 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 8014746: 4572 cmp r2, lr + 8014748: da03 bge.n 8014752 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 801474a: 1422 asrs r2, r4, #16 + 801474c: d401 bmi.n 8014752 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 801474e: 42ba cmp r2, r7 + 8014750: db07 blt.n 8014762 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7e> + 8014752: 9a11 ldr r2, [sp, #68] ; 0x44 + 8014754: 3b01 subs r3, #1 + 8014756: 3603 adds r6, #3 + 8014758: 4415 add r5, r2 + 801475a: 9a12 ldr r2, [sp, #72] ; 0x48 + 801475c: 4414 add r4, r2 + 801475e: e7ee b.n 801473e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5a> + 8014760: d072 beq.n 8014848 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x164> + 8014762: 1e5a subs r2, r3, #1 + 8014764: 9811 ldr r0, [sp, #68] ; 0x44 + 8014766: fb00 5002 mla r0, r0, r2, r5 + 801476a: 1400 asrs r0, r0, #16 + 801476c: d463 bmi.n 8014836 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x152> + 801476e: 4570 cmp r0, lr + 8014770: da61 bge.n 8014836 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x152> + 8014772: 9812 ldr r0, [sp, #72] ; 0x48 + 8014774: fb00 4202 mla r2, r0, r2, r4 + 8014778: 1412 asrs r2, r2, #16 + 801477a: d45c bmi.n 8014836 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x152> + 801477c: 42ba cmp r2, r7 + 801477e: da5a bge.n 8014836 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x152> + 8014780: 1cf0 adds r0, r6, #3 + 8014782: 469a mov sl, r3 + 8014784: f1ba 0f00 cmp.w sl, #0 + 8014788: dd59 ble.n 801483e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x15a> + 801478a: 142a asrs r2, r5, #16 + 801478c: 9901 ldr r1, [sp, #4] + 801478e: 1427 asrs r7, r4, #16 + 8014790: fb01 2707 mla r7, r1, r7, r2 + 8014794: 9902 ldr r1, [sp, #8] + 8014796: 087a lsrs r2, r7, #1 + 8014798: 5c8a ldrb r2, [r1, r2] + 801479a: 07f9 lsls r1, r7, #31 + 801479c: bf54 ite pl + 801479e: f002 020f andpl.w r2, r2, #15 + 80147a2: 1112 asrmi r2, r2, #4 + 80147a4: eb02 1202 add.w r2, r2, r2, lsl #4 + 80147a8: b2d2 uxtb r2, r2 + 80147aa: 2a00 cmp r2, #0 + 80147ac: d03b beq.n 8014826 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 80147ae: 4980 ldr r1, [pc, #512] ; (80149b0 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2cc>) + 80147b0: 2aff cmp r2, #255 ; 0xff + 80147b2: 680f ldr r7, [r1, #0] + 80147b4: f3c7 4b07 ubfx fp, r7, #16, #8 + 80147b8: f3c7 2907 ubfx r9, r7, #8, #8 + 80147bc: b2ff uxtb r7, r7 + 80147be: f000 80ed beq.w 801499c <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b8> + 80147c2: fa1f f882 uxth.w r8, r2 + 80147c6: 43d2 mvns r2, r2 + 80147c8: f810 ec03 ldrb.w lr, [r0, #-3] + 80147cc: fb17 f708 smulbb r7, r7, r8 + 80147d0: b2d2 uxtb r2, r2 + 80147d2: fb19 f908 smulbb r9, r9, r8 + 80147d6: fb0e 7702 mla r7, lr, r2, r7 + 80147da: fb1b f808 smulbb r8, fp, r8 + 80147de: b2bf uxth r7, r7 + 80147e0: f107 0e01 add.w lr, r7, #1 + 80147e4: eb0e 2717 add.w r7, lr, r7, lsr #8 + 80147e8: 123f asrs r7, r7, #8 + 80147ea: f800 7c03 strb.w r7, [r0, #-3] + 80147ee: f810 7c02 ldrb.w r7, [r0, #-2] + 80147f2: fb07 9902 mla r9, r7, r2, r9 + 80147f6: fa1f f989 uxth.w r9, r9 + 80147fa: f109 0701 add.w r7, r9, #1 + 80147fe: eb07 2919 add.w r9, r7, r9, lsr #8 + 8014802: f810 7c01 ldrb.w r7, [r0, #-1] + 8014806: fb07 8802 mla r8, r7, r2, r8 + 801480a: ea4f 2929 mov.w r9, r9, asr #8 + 801480e: fa1f f888 uxth.w r8, r8 + 8014812: f800 9c02 strb.w r9, [r0, #-2] + 8014816: f108 0201 add.w r2, r8, #1 + 801481a: eb02 2818 add.w r8, r2, r8, lsr #8 + 801481e: ea4f 2828 mov.w r8, r8, asr #8 + 8014822: f800 8c01 strb.w r8, [r0, #-1] + 8014826: 9a11 ldr r2, [sp, #68] ; 0x44 + 8014828: 3003 adds r0, #3 + 801482a: f10a 3aff add.w sl, sl, #4294967295 + 801482e: 4415 add r5, r2 + 8014830: 9a12 ldr r2, [sp, #72] ; 0x48 + 8014832: 4414 add r4, r2 + 8014834: e7a6 b.n 8014784 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 8014836: 2700 movs r7, #0 + 8014838: 1bda subs r2, r3, r7 + 801483a: 2a00 cmp r2, #0 + 801483c: dc40 bgt.n 80148c0 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1dc> + 801483e: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8014842: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014846: 441e add r6, r3 + 8014848: 9b00 ldr r3, [sp, #0] + 801484a: 2b00 cmp r3, #0 + 801484c: f340 80ad ble.w 80149aa <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2c6> + 8014850: ee30 0a04 vadd.f32 s0, s0, s8 + 8014854: 9b0e ldr r3, [sp, #56] ; 0x38 + 8014856: ee70 0aa4 vadd.f32 s1, s1, s9 + 801485a: eeb0 6a62 vmov.f32 s12, s5 + 801485e: eec6 7a80 vdiv.f32 s15, s13, s0 + 8014862: ee31 1a05 vadd.f32 s2, s2, s10 + 8014866: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 801486a: ed8d 6a0f vstr s12, [sp, #60] ; 0x3c + 801486e: eeb0 6a43 vmov.f32 s12, s6 + 8014872: eebe 6ac8 vcvt.s32.f32 s12, s12, #16 + 8014876: ed8d 6a10 vstr s12, [sp, #64] ; 0x40 + 801487a: ee20 7aa7 vmul.f32 s14, s1, s15 + 801487e: ee61 7a27 vmul.f32 s15, s2, s15 + 8014882: ee77 2a62 vsub.f32 s5, s14, s5 + 8014886: ee37 3ac3 vsub.f32 s6, s15, s6 + 801488a: eefe 2ac8 vcvt.s32.f32 s5, s5, #16 + 801488e: eebe 3ac8 vcvt.s32.f32 s6, s6, #16 + 8014892: ee12 2a90 vmov r2, s5 + 8014896: eef0 2a47 vmov.f32 s5, s14 + 801489a: fb92 f3f3 sdiv r3, r2, r3 + 801489e: ee13 2a10 vmov r2, s6 + 80148a2: 9311 str r3, [sp, #68] ; 0x44 + 80148a4: 9b0e ldr r3, [sp, #56] ; 0x38 + 80148a6: eeb0 3a67 vmov.f32 s6, s15 + 80148aa: fb92 f3f3 sdiv r3, r2, r3 + 80148ae: 9312 str r3, [sp, #72] ; 0x48 + 80148b0: 9b00 ldr r3, [sp, #0] + 80148b2: 9a03 ldr r2, [sp, #12] + 80148b4: 3b01 subs r3, #1 + 80148b6: 9300 str r3, [sp, #0] + 80148b8: 9b0e ldr r3, [sp, #56] ; 0x38 + 80148ba: bf08 it eq + 80148bc: 4613 moveq r3, r2 + 80148be: e72d b.n 801471c <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x38> + 80148c0: 1428 asrs r0, r5, #16 + 80148c2: d45c bmi.n 801497e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29a> + 80148c4: f8dc 2008 ldr.w r2, [ip, #8] + 80148c8: 4282 cmp r2, r0 + 80148ca: dd58 ble.n 801497e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29a> + 80148cc: ea5f 4e24 movs.w lr, r4, asr #16 + 80148d0: d455 bmi.n 801497e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29a> + 80148d2: f8dc 200c ldr.w r2, [ip, #12] + 80148d6: 4572 cmp r2, lr + 80148d8: dd51 ble.n 801497e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29a> + 80148da: 9a01 ldr r2, [sp, #4] + 80148dc: 9902 ldr r1, [sp, #8] + 80148de: fb0e 0002 mla r0, lr, r2, r0 + 80148e2: 0842 lsrs r2, r0, #1 + 80148e4: 07c0 lsls r0, r0, #31 + 80148e6: 5c8a ldrb r2, [r1, r2] + 80148e8: bf54 ite pl + 80148ea: f002 020f andpl.w r2, r2, #15 + 80148ee: 1112 asrmi r2, r2, #4 + 80148f0: eb02 1202 add.w r2, r2, r2, lsl #4 + 80148f4: b2d2 uxtb r2, r2 + 80148f6: 2a00 cmp r2, #0 + 80148f8: d041 beq.n 801497e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29a> + 80148fa: 492d ldr r1, [pc, #180] ; (80149b0 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2cc>) + 80148fc: 2aff cmp r2, #255 ; 0xff + 80148fe: 6808 ldr r0, [r1, #0] + 8014900: f3c0 4b07 ubfx fp, r0, #16, #8 + 8014904: f3c0 2a07 ubfx sl, r0, #8, #8 + 8014908: fa5f fe80 uxtb.w lr, r0 + 801490c: ea4f 0047 mov.w r0, r7, lsl #1 + 8014910: d03b beq.n 801498a <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a6> + 8014912: fa1f f982 uxth.w r9, r2 + 8014916: 4438 add r0, r7 + 8014918: 43d2 mvns r2, r2 + 801491a: f816 8000 ldrb.w r8, [r6, r0] + 801491e: fb1e fe09 smulbb lr, lr, r9 + 8014922: fb1a fa09 smulbb sl, sl, r9 + 8014926: b2d2 uxtb r2, r2 + 8014928: fb1b f909 smulbb r9, fp, r9 + 801492c: fb08 ee02 mla lr, r8, r2, lr + 8014930: fa1f fe8e uxth.w lr, lr + 8014934: f10e 0801 add.w r8, lr, #1 + 8014938: eb08 2e1e add.w lr, r8, lr, lsr #8 + 801493c: ea4f 2e2e mov.w lr, lr, asr #8 + 8014940: f806 e000 strb.w lr, [r6, r0] + 8014944: 4430 add r0, r6 + 8014946: f890 e001 ldrb.w lr, [r0, #1] + 801494a: fb0e aa02 mla sl, lr, r2, sl + 801494e: fa1f fa8a uxth.w sl, sl + 8014952: f10a 0e01 add.w lr, sl, #1 + 8014956: eb0e 2a1a add.w sl, lr, sl, lsr #8 + 801495a: f890 e002 ldrb.w lr, [r0, #2] + 801495e: fb0e 9902 mla r9, lr, r2, r9 + 8014962: ea4f 2a2a mov.w sl, sl, asr #8 + 8014966: fa1f f989 uxth.w r9, r9 + 801496a: f880 a001 strb.w sl, [r0, #1] + 801496e: f109 0201 add.w r2, r9, #1 + 8014972: eb02 2919 add.w r9, r2, r9, lsr #8 + 8014976: ea4f 2929 mov.w r9, r9, asr #8 + 801497a: f880 9002 strb.w r9, [r0, #2] + 801497e: 9a11 ldr r2, [sp, #68] ; 0x44 + 8014980: 3701 adds r7, #1 + 8014982: 4415 add r5, r2 + 8014984: 9a12 ldr r2, [sp, #72] ; 0x48 + 8014986: 4414 add r4, r2 + 8014988: e756 b.n 8014838 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x154> + 801498a: 4438 add r0, r7 + 801498c: f806 e000 strb.w lr, [r6, r0] + 8014990: 4430 add r0, r6 + 8014992: f880 a001 strb.w sl, [r0, #1] + 8014996: f880 b002 strb.w fp, [r0, #2] + 801499a: e7f0 b.n 801497e <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29a> + 801499c: f800 7c03 strb.w r7, [r0, #-3] + 80149a0: f800 9c02 strb.w r9, [r0, #-2] + 80149a4: f800 bc01 strb.w fp, [r0, #-1] + 80149a8: e73d b.n 8014826 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 80149aa: b005 add sp, #20 + 80149ac: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 80149b0: 240c3d6c .word 0x240c3d6c + +080149b4 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGAD1Ev>: + 80149b4: 4770 bx lr + +080149b6 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GAD1Ev>: + 80149b6: 4770 bx lr + +080149b8 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGAD1Ev>: + 80149b8: 4770 bx lr + +080149ba <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GAD1Ev>: + 80149ba: 4770 bx lr + +080149bc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD1Ev>: + 80149bc: 4770 bx lr + +080149be <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GAD1Ev>: + 80149be: 4770 bx lr + +080149c0 <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGAD1Ev>: + 80149c0: 4770 bx lr + +080149c2 <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GAD1Ev>: + 80149c2: 4770 bx lr + +080149c4 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGAD1Ev>: + 80149c4: 4770 bx lr + +080149c6 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GAD1Ev>: + 80149c6: 4770 bx lr + +080149c8 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGAD1Ev>: + 80149c8: 4770 bx lr + +080149ca <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GAD1Ev>: + 80149ca: 4770 bx lr + +080149cc <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD1Ev>: + 80149cc: 4770 bx lr + +080149ce <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GAD1Ev>: + 80149ce: 4770 bx lr + +080149d0 <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGAD1Ev>: + 80149d0: 4770 bx lr + +080149d2 <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GAD1Ev>: + 80149d2: 4770 bx lr + +080149d4 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGAD1Ev>: + 80149d4: 4770 bx lr + +080149d6 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GAD1Ev>: + 80149d6: 4770 bx lr + +080149d8 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGAD1Ev>: + 80149d8: 4770 bx lr + +080149da <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GAD1Ev>: + 80149da: 4770 bx lr + +080149dc <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth>: + 80149dc: 2bff cmp r3, #255 ; 0xff + 80149de: b508 push {r3, lr} + 80149e0: d04f beq.n 8014a82 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xa6> + 80149e2: 2a2c cmp r2, #44 ; 0x2c + 80149e4: d032 beq.n 8014a4c <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x70> + 80149e6: d80f bhi.n 8014a08 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x2c> + 80149e8: 2a08 cmp r2, #8 + 80149ea: d046 beq.n 8014a7a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x9e> + 80149ec: d805 bhi.n 80149fa <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1e> + 80149ee: 2a04 cmp r2, #4 + 80149f0: d041 beq.n 8014a76 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x9a> + 80149f2: 2a05 cmp r2, #5 + 80149f4: d03d beq.n 8014a72 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x96> + 80149f6: 2000 movs r0, #0 + 80149f8: e027 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 80149fa: 2a0a cmp r2, #10 + 80149fc: d03d beq.n 8014a7a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x9e> + 80149fe: d301 bcc.n 8014a04 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x28> + 8014a00: 2a0b cmp r2, #11 + 8014a02: d1f8 bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a04: 6c00 ldr r0, [r0, #64] ; 0x40 + 8014a06: e020 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a08: 2a30 cmp r2, #48 ; 0x30 + 8014a0a: d038 beq.n 8014a7e <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xa2> + 8014a0c: d808 bhi.n 8014a20 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x44> + 8014a0e: 2a2e cmp r2, #46 ; 0x2e + 8014a10: 684b ldr r3, [r1, #4] + 8014a12: d029 beq.n 8014a68 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x8c> + 8014a14: d90b bls.n 8014a2e <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x52> + 8014a16: 781b ldrb r3, [r3, #0] + 8014a18: 2b00 cmp r3, #0 + 8014a1a: d1ec bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a1c: 6a00 ldr r0, [r0, #32] + 8014a1e: e014 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a20: 2a32 cmp r2, #50 ; 0x32 + 8014a22: d02c beq.n 8014a7e <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xa2> + 8014a24: d301 bcc.n 8014a2a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x4e> + 8014a26: 2a33 cmp r2, #51 ; 0x33 + 8014a28: d1e5 bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a2a: 6d00 ldr r0, [r0, #80] ; 0x50 + 8014a2c: e00d b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a2e: 781b ldrb r3, [r3, #0] + 8014a30: 2b01 cmp r3, #1 + 8014a32: d009 beq.n 8014a48 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6c> + 8014a34: d3f2 bcc.n 8014a1c <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x40> + 8014a36: 2b02 cmp r3, #2 + 8014a38: d1dd bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a3a: 4b39 ldr r3, [pc, #228] ; (8014b20 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x144>) + 8014a3c: f44f 6184 mov.w r1, #1056 ; 0x420 + 8014a40: 4a38 ldr r2, [pc, #224] ; (8014b24 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x148>) + 8014a42: 4839 ldr r0, [pc, #228] ; (8014b28 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x14c>) + 8014a44: f008 f98a bl 801cd5c <__assert_func> + 8014a48: 6900 ldr r0, [r0, #16] + 8014a4a: bd08 pop {r3, pc} + 8014a4c: 684b ldr r3, [r1, #4] + 8014a4e: 781b ldrb r3, [r3, #0] + 8014a50: 2b01 cmp r3, #1 + 8014a52: d007 beq.n 8014a64 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x88> + 8014a54: d30b bcc.n 8014a6e <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x92> + 8014a56: 2b02 cmp r3, #2 + 8014a58: d1cd bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a5a: 4b31 ldr r3, [pc, #196] ; (8014b20 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x144>) + 8014a5c: f240 412c movw r1, #1068 ; 0x42c + 8014a60: 4a30 ldr r2, [pc, #192] ; (8014b24 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x148>) + 8014a62: e7ee b.n 8014a42 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x66> + 8014a64: 6880 ldr r0, [r0, #8] + 8014a66: e7f0 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a68: 781b ldrb r3, [r3, #0] + 8014a6a: 2b00 cmp r3, #0 + 8014a6c: d1c3 bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a6e: 6980 ldr r0, [r0, #24] + 8014a70: e7eb b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a72: 6b00 ldr r0, [r0, #48] ; 0x30 + 8014a74: e7e9 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a76: 6a80 ldr r0, [r0, #40] ; 0x28 + 8014a78: e7e7 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a7a: 6b80 ldr r0, [r0, #56] ; 0x38 + 8014a7c: e7e5 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a7e: 6c80 ldr r0, [r0, #72] ; 0x48 + 8014a80: e7e3 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a82: 2a2c cmp r2, #44 ; 0x2c + 8014a84: d030 beq.n 8014ae8 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x10c> + 8014a86: d80f bhi.n 8014aa8 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xcc> + 8014a88: 2a08 cmp r2, #8 + 8014a8a: d044 beq.n 8014b16 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x13a> + 8014a8c: d805 bhi.n 8014a9a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xbe> + 8014a8e: 2a04 cmp r2, #4 + 8014a90: d03f beq.n 8014b12 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x136> + 8014a92: 2a05 cmp r2, #5 + 8014a94: d1af bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014a96: 6b40 ldr r0, [r0, #52] ; 0x34 + 8014a98: e7d7 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014a9a: 2a0a cmp r2, #10 + 8014a9c: d03b beq.n 8014b16 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x13a> + 8014a9e: d301 bcc.n 8014aa4 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xc8> + 8014aa0: 2a0b cmp r2, #11 + 8014aa2: d1a8 bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014aa4: 6c40 ldr r0, [r0, #68] ; 0x44 + 8014aa6: e7d0 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014aa8: 2a30 cmp r2, #48 ; 0x30 + 8014aaa: d036 beq.n 8014b1a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x13e> + 8014aac: d808 bhi.n 8014ac0 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xe4> + 8014aae: 2a2e cmp r2, #46 ; 0x2e + 8014ab0: 684b ldr r3, [r1, #4] + 8014ab2: d028 beq.n 8014b06 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x12a> + 8014ab4: d90b bls.n 8014ace <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xf2> + 8014ab6: 781b ldrb r3, [r3, #0] + 8014ab8: 2b00 cmp r3, #0 + 8014aba: d19c bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014abc: 6a40 ldr r0, [r0, #36] ; 0x24 + 8014abe: e7c4 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014ac0: 2a32 cmp r2, #50 ; 0x32 + 8014ac2: d02a beq.n 8014b1a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x13e> + 8014ac4: d301 bcc.n 8014aca <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xee> + 8014ac6: 2a33 cmp r2, #51 ; 0x33 + 8014ac8: d195 bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014aca: 6d40 ldr r0, [r0, #84] ; 0x54 + 8014acc: e7bd b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014ace: 781b ldrb r3, [r3, #0] + 8014ad0: 2b01 cmp r3, #1 + 8014ad2: d007 beq.n 8014ae4 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x108> + 8014ad4: d3f2 bcc.n 8014abc <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0xe0> + 8014ad6: 2b02 cmp r3, #2 + 8014ad8: d18d bne.n 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014ada: 4b11 ldr r3, [pc, #68] ; (8014b20 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x144>) + 8014adc: f240 415d movw r1, #1117 ; 0x45d + 8014ae0: 4a10 ldr r2, [pc, #64] ; (8014b24 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x148>) + 8014ae2: e7ae b.n 8014a42 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x66> + 8014ae4: 6940 ldr r0, [r0, #20] + 8014ae6: e7b0 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014ae8: 684b ldr r3, [r1, #4] + 8014aea: 781b ldrb r3, [r3, #0] + 8014aec: 2b01 cmp r3, #1 + 8014aee: d008 beq.n 8014b02 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x126> + 8014af0: d30d bcc.n 8014b0e <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x132> + 8014af2: 2b02 cmp r3, #2 + 8014af4: f47f af7f bne.w 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014af8: 4b09 ldr r3, [pc, #36] ; (8014b20 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x144>) + 8014afa: f240 4169 movw r1, #1129 ; 0x469 + 8014afe: 4a09 ldr r2, [pc, #36] ; (8014b24 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x148>) + 8014b00: e79f b.n 8014a42 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x66> + 8014b02: 68c0 ldr r0, [r0, #12] + 8014b04: e7a1 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014b06: 781b ldrb r3, [r3, #0] + 8014b08: 2b00 cmp r3, #0 + 8014b0a: f47f af74 bne.w 80149f6 <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x1a> + 8014b0e: 69c0 ldr r0, [r0, #28] + 8014b10: e79b b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014b12: 6ac0 ldr r0, [r0, #44] ; 0x2c + 8014b14: e799 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014b16: 6bc0 ldr r0, [r0, #60] ; 0x3c + 8014b18: e797 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014b1a: 6cc0 ldr r0, [r0, #76] ; 0x4c + 8014b1c: e795 b.n 8014a4a <_ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth+0x6e> + 8014b1e: bf00 nop + 8014b20: 080211a2 .word 0x080211a2 + 8014b24: 0802191b .word 0x0802191b + 8014b28: 080211ee .word 0x080211ee + +08014b2c <_ZNK8touchgfx8LCD24bpp17framebufferStrideEv>: + 8014b2c: b508 push {r3, lr} + 8014b2e: 4b06 ldr r3, [pc, #24] ; (8014b48 <_ZNK8touchgfx8LCD24bpp17framebufferStrideEv+0x1c>) + 8014b30: 8818 ldrh r0, [r3, #0] + 8014b32: b928 cbnz r0, 8014b40 <_ZNK8touchgfx8LCD24bpp17framebufferStrideEv+0x14> + 8014b34: 4b05 ldr r3, [pc, #20] ; (8014b4c <_ZNK8touchgfx8LCD24bpp17framebufferStrideEv+0x20>) + 8014b36: 2151 movs r1, #81 ; 0x51 + 8014b38: 4a05 ldr r2, [pc, #20] ; (8014b50 <_ZNK8touchgfx8LCD24bpp17framebufferStrideEv+0x24>) + 8014b3a: 4806 ldr r0, [pc, #24] ; (8014b54 <_ZNK8touchgfx8LCD24bpp17framebufferStrideEv+0x28>) + 8014b3c: f008 f90e bl 801cd5c <__assert_func> + 8014b40: eb00 0040 add.w r0, r0, r0, lsl #1 + 8014b44: b280 uxth r0, r0 + 8014b46: bd08 pop {r3, pc} + 8014b48: 240c3d3c .word 0x240c3d3c + 8014b4c: 080213e8 .word 0x080213e8 + 8014b50: 080218e0 .word 0x080218e0 + 8014b54: 0802142a .word 0x0802142a + +08014b58 <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh>: + 8014b58: b5f0 push {r4, r5, r6, r7, lr} + 8014b5a: 4606 mov r6, r0 + 8014b5c: b087 sub sp, #28 + 8014b5e: 4615 mov r5, r2 + 8014b60: 461f mov r7, r3 + 8014b62: b353 cbz r3, 8014bba <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x62> + 8014b64: f9b1 3004 ldrsh.w r3, [r1, #4] + 8014b68: 2b00 cmp r3, #0 + 8014b6a: dd26 ble.n 8014bba <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x62> + 8014b6c: f9b1 3006 ldrsh.w r3, [r1, #6] + 8014b70: 2b00 cmp r3, #0 + 8014b72: dd22 ble.n 8014bba <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x62> + 8014b74: 6808 ldr r0, [r1, #0] + 8014b76: aa04 add r2, sp, #16 + 8014b78: 6849 ldr r1, [r1, #4] + 8014b7a: 4c1b ldr r4, [pc, #108] ; (8014be8 <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x90>) + 8014b7c: c203 stmia r2!, {r0, r1} + 8014b7e: a804 add r0, sp, #16 + 8014b80: f7fb fa78 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8014b84: 6820 ldr r0, [r4, #0] + 8014b86: 6803 ldr r3, [r0, #0] + 8014b88: 6b9b ldr r3, [r3, #56] ; 0x38 + 8014b8a: 4798 blx r3 + 8014b8c: 2fff cmp r7, #255 ; 0xff + 8014b8e: d016 beq.n 8014bbe <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x66> + 8014b90: f010 0f08 tst.w r0, #8 + 8014b94: 6820 ldr r0, [r4, #0] + 8014b96: d015 beq.n 8014bc4 <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x6c> + 8014b98: 2400 movs r4, #0 + 8014b9a: 6801 ldr r1, [r0, #0] + 8014b9c: f8bd 3012 ldrh.w r3, [sp, #18] + 8014ba0: f8bd 2010 ldrh.w r2, [sp, #16] + 8014ba4: e9cd 7402 strd r7, r4, [sp, #8] + 8014ba8: f8bd 4016 ldrh.w r4, [sp, #22] + 8014bac: 9401 str r4, [sp, #4] + 8014bae: f8bd 4014 ldrh.w r4, [sp, #20] + 8014bb2: 9400 str r4, [sp, #0] + 8014bb4: 6e0c ldr r4, [r1, #96] ; 0x60 + 8014bb6: 4629 mov r1, r5 + 8014bb8: 47a0 blx r4 + 8014bba: b007 add sp, #28 + 8014bbc: bdf0 pop {r4, r5, r6, r7, pc} + 8014bbe: f010 0f02 tst.w r0, #2 + 8014bc2: e7e7 b.n 8014b94 <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x3c> + 8014bc4: 6803 ldr r3, [r0, #0] + 8014bc6: 6a9b ldr r3, [r3, #40] ; 0x28 + 8014bc8: 4798 blx r3 + 8014bca: 4b08 ldr r3, [pc, #32] ; (8014bec <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x94>) + 8014bcc: 4601 mov r1, r0 + 8014bce: 4630 mov r0, r6 + 8014bd0: 881a ldrh r2, [r3, #0] + 8014bd2: 6833 ldr r3, [r6, #0] + 8014bd4: e9cd 5700 strd r5, r7, [sp] + 8014bd8: 6a5d ldr r5, [r3, #36] ; 0x24 + 8014bda: ab04 add r3, sp, #16 + 8014bdc: 47a8 blx r5 + 8014bde: 6820 ldr r0, [r4, #0] + 8014be0: 6803 ldr r3, [r0, #0] + 8014be2: 6adb ldr r3, [r3, #44] ; 0x2c + 8014be4: 4798 blx r3 + 8014be6: e7e8 b.n 8014bba <_ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh+0x62> + 8014be8: 240c3d44 .word 0x240c3d44 + 8014bec: 240c3d3c .word 0x240c3d3c + +08014bf0 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb>: + 8014bf0: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 8014bf4: b08b sub sp, #44 ; 0x2c + 8014bf6: 460d mov r5, r1 + 8014bf8: 4616 mov r6, r2 + 8014bfa: f89d 8048 ldrb.w r8, [sp, #72] ; 0x48 + 8014bfe: f1b8 0f00 cmp.w r8, #0 + 8014c02: d047 beq.n 8014c94 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0xa4> + 8014c04: 6810 ldr r0, [r2, #0] + 8014c06: ac06 add r4, sp, #24 + 8014c08: 6851 ldr r1, [r2, #4] + 8014c0a: 4f51 ldr r7, [pc, #324] ; (8014d50 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x160>) + 8014c0c: c403 stmia r4!, {r0, r1} + 8014c0e: 6818 ldr r0, [r3, #0] + 8014c10: ac08 add r4, sp, #32 + 8014c12: 6859 ldr r1, [r3, #4] + 8014c14: c403 stmia r4!, {r0, r1} + 8014c16: a806 add r0, sp, #24 + 8014c18: f7fb fa2c bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8014c1c: 4631 mov r1, r6 + 8014c1e: a808 add r0, sp, #32 + 8014c20: f7fb fa50 bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 8014c24: f9bd 2020 ldrsh.w r2, [sp, #32] + 8014c28: f9bd 3022 ldrsh.w r3, [sp, #34] ; 0x22 + 8014c2c: f8bd 101c ldrh.w r1, [sp, #28] + 8014c30: 6838 ldr r0, [r7, #0] + 8014c32: fb11 2103 smlabb r1, r1, r3, r2 + 8014c36: f9bd 6024 ldrsh.w r6, [sp, #36] ; 0x24 + 8014c3a: f9bd 4026 ldrsh.w r4, [sp, #38] ; 0x26 + 8014c3e: eb01 0141 add.w r1, r1, r1, lsl #1 + 8014c42: 440d add r5, r1 + 8014c44: f8bd 1018 ldrh.w r1, [sp, #24] + 8014c48: 440a add r2, r1 + 8014c4a: f8ad 2020 strh.w r2, [sp, #32] + 8014c4e: f8bd 201a ldrh.w r2, [sp, #26] + 8014c52: 4413 add r3, r2 + 8014c54: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 8014c58: 6803 ldr r3, [r0, #0] + 8014c5a: 6b9b ldr r3, [r3, #56] ; 0x38 + 8014c5c: 4798 blx r3 + 8014c5e: f1b8 0fff cmp.w r8, #255 ; 0xff + 8014c62: d01a beq.n 8014c9a <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0xaa> + 8014c64: f010 0f04 tst.w r0, #4 + 8014c68: 6838 ldr r0, [r7, #0] + 8014c6a: d019 beq.n 8014ca0 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0xb0> + 8014c6c: 2100 movs r1, #0 + 8014c6e: 6807 ldr r7, [r0, #0] + 8014c70: b2a4 uxth r4, r4 + 8014c72: f8cd 800c str.w r8, [sp, #12] + 8014c76: b2b6 uxth r6, r6 + 8014c78: f8bd 3022 ldrh.w r3, [sp, #34] ; 0x22 + 8014c7c: 9401 str r4, [sp, #4] + 8014c7e: 9600 str r6, [sp, #0] + 8014c80: f8bd 2020 ldrh.w r2, [sp, #32] + 8014c84: e9cd 1104 strd r1, r1, [sp, #16] + 8014c88: f8bd 101c ldrh.w r1, [sp, #28] + 8014c8c: 9102 str r1, [sp, #8] + 8014c8e: 4629 mov r1, r5 + 8014c90: 6c7c ldr r4, [r7, #68] ; 0x44 + 8014c92: 47a0 blx r4 + 8014c94: b00b add sp, #44 ; 0x2c + 8014c96: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 8014c9a: f010 0f01 tst.w r0, #1 + 8014c9e: e7e3 b.n 8014c68 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x78> + 8014ca0: 6803 ldr r3, [r0, #0] + 8014ca2: 6a9b ldr r3, [r3, #40] ; 0x28 + 8014ca4: 4798 blx r3 + 8014ca6: 4a2b ldr r2, [pc, #172] ; (8014d54 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x164>) + 8014ca8: f9bd 1022 ldrsh.w r1, [sp, #34] ; 0x22 + 8014cac: f1b8 0fff cmp.w r8, #255 ; 0xff + 8014cb0: 8813 ldrh r3, [r2, #0] + 8014cb2: f9bd c020 ldrsh.w ip, [sp, #32] + 8014cb6: fb03 f404 mul.w r4, r3, r4 + 8014cba: fb03 c101 mla r1, r3, r1, ip + 8014cbe: eb04 0444 add.w r4, r4, r4, lsl #1 + 8014cc2: eb01 0141 add.w r1, r1, r1, lsl #1 + 8014cc6: 4408 add r0, r1 + 8014cc8: eb06 0146 add.w r1, r6, r6, lsl #1 + 8014ccc: 4404 add r4, r0 + 8014cce: d02e beq.n 8014d2e <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x13e> + 8014cd0: f9bd 201c ldrsh.w r2, [sp, #28] + 8014cd4: 1b9b subs r3, r3, r6 + 8014cd6: f1c8 0cff rsb ip, r8, #255 ; 0xff + 8014cda: 1b96 subs r6, r2, r6 + 8014cdc: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014ce0: eb06 0646 add.w r6, r6, r6, lsl #1 + 8014ce4: 42a0 cmp r0, r4 + 8014ce6: d22d bcs.n 8014d44 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x154> + 8014ce8: eb00 0e01 add.w lr, r0, r1 + 8014cec: 4570 cmp r0, lr + 8014cee: d210 bcs.n 8014d12 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x122> + 8014cf0: f890 9000 ldrb.w r9, [r0] + 8014cf4: f815 2b01 ldrb.w r2, [r5], #1 + 8014cf8: fb19 f90c smulbb r9, r9, ip + 8014cfc: fb02 9208 mla r2, r2, r8, r9 + 8014d00: b292 uxth r2, r2 + 8014d02: f102 0901 add.w r9, r2, #1 + 8014d06: eb09 2212 add.w r2, r9, r2, lsr #8 + 8014d0a: 1212 asrs r2, r2, #8 + 8014d0c: f800 2b01 strb.w r2, [r0], #1 + 8014d10: e7ec b.n 8014cec <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0xfc> + 8014d12: 4418 add r0, r3 + 8014d14: 4435 add r5, r6 + 8014d16: e7e5 b.n 8014ce4 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0xf4> + 8014d18: 8813 ldrh r3, [r2, #0] + 8014d1a: 1b9b subs r3, r3, r6 + 8014d1c: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014d20: 4418 add r0, r3 + 8014d22: f9bd 301c ldrsh.w r3, [sp, #28] + 8014d26: 1b9b subs r3, r3, r6 + 8014d28: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014d2c: 441d add r5, r3 + 8014d2e: 42a0 cmp r0, r4 + 8014d30: d208 bcs.n 8014d44 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x154> + 8014d32: eb00 0c01 add.w ip, r0, r1 + 8014d36: 4560 cmp r0, ip + 8014d38: d2ee bcs.n 8014d18 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x128> + 8014d3a: f815 3b01 ldrb.w r3, [r5], #1 + 8014d3e: f800 3b01 strb.w r3, [r0], #1 + 8014d42: e7f8 b.n 8014d36 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0x146> + 8014d44: 6838 ldr r0, [r7, #0] + 8014d46: 6803 ldr r3, [r0, #0] + 8014d48: 6adb ldr r3, [r3, #44] ; 0x2c + 8014d4a: 4798 blx r3 + 8014d4c: e7a2 b.n 8014c94 <_ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb+0xa4> + 8014d4e: bf00 nop + 8014d50: 240c3d44 .word 0x240c3d44 + 8014d54: 240c3d3c .word 0x240c3d3c + +08014d58 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE>: + 8014d58: b5f0 push {r4, r5, r6, r7, lr} + 8014d5a: 2300 movs r3, #0 + 8014d5c: b085 sub sp, #20 + 8014d5e: 9300 str r3, [sp, #0] + 8014d60: 4b41 ldr r3, [pc, #260] ; (8014e68 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x110>) + 8014d62: 781b ldrb r3, [r3, #0] + 8014d64: 2b00 cmp r3, #0 + 8014d66: d136 bne.n 8014dd6 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x7e> + 8014d68: 4a40 ldr r2, [pc, #256] ; (8014e6c <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x114>) + 8014d6a: f9b2 2000 ldrsh.w r2, [r2] + 8014d6e: f8ad 2004 strh.w r2, [sp, #4] + 8014d72: 2b00 cmp r3, #0 + 8014d74: d131 bne.n 8014dda <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x82> + 8014d76: 4b3e ldr r3, [pc, #248] ; (8014e70 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x118>) + 8014d78: f9b3 3000 ldrsh.w r3, [r3] + 8014d7c: ac02 add r4, sp, #8 + 8014d7e: 6808 ldr r0, [r1, #0] + 8014d80: f8ad 3006 strh.w r3, [sp, #6] + 8014d84: ab02 add r3, sp, #8 + 8014d86: 6849 ldr r1, [r1, #4] + 8014d88: 4d3a ldr r5, [pc, #232] ; (8014e74 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x11c>) + 8014d8a: c303 stmia r3!, {r0, r1} + 8014d8c: 4669 mov r1, sp + 8014d8e: 4620 mov r0, r4 + 8014d90: f7fb f998 bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 8014d94: 4668 mov r0, sp + 8014d96: f7fb f96d bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8014d9a: f8bd 3008 ldrh.w r3, [sp, #8] + 8014d9e: f8bd 2000 ldrh.w r2, [sp] + 8014da2: 462e mov r6, r5 + 8014da4: 6828 ldr r0, [r5, #0] + 8014da6: 4413 add r3, r2 + 8014da8: f8bd 2002 ldrh.w r2, [sp, #2] + 8014dac: f8ad 3008 strh.w r3, [sp, #8] + 8014db0: f8bd 300a ldrh.w r3, [sp, #10] + 8014db4: 4413 add r3, r2 + 8014db6: f8ad 300a strh.w r3, [sp, #10] + 8014dba: 6803 ldr r3, [r0, #0] + 8014dbc: 6b9b ldr r3, [r3, #56] ; 0x38 + 8014dbe: 4798 blx r3 + 8014dc0: f010 0f01 tst.w r0, #1 + 8014dc4: d00b beq.n 8014dde <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x86> + 8014dc6: 6828 ldr r0, [r5, #0] + 8014dc8: 6803 ldr r3, [r0, #0] + 8014dca: e894 0006 ldmia.w r4, {r1, r2} + 8014dce: 6ddb ldr r3, [r3, #92] ; 0x5c + 8014dd0: 4798 blx r3 + 8014dd2: b005 add sp, #20 + 8014dd4: bdf0 pop {r4, r5, r6, r7, pc} + 8014dd6: 4a26 ldr r2, [pc, #152] ; (8014e70 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x118>) + 8014dd8: e7c7 b.n 8014d6a <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x12> + 8014dda: 4b24 ldr r3, [pc, #144] ; (8014e6c <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x114>) + 8014ddc: e7cc b.n 8014d78 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x20> + 8014dde: 6830 ldr r0, [r6, #0] + 8014de0: f9bd 700e ldrsh.w r7, [sp, #14] + 8014de4: 6803 ldr r3, [r0, #0] + 8014de6: f9bd 500c ldrsh.w r5, [sp, #12] + 8014dea: 6b1b ldr r3, [r3, #48] ; 0x30 + 8014dec: 4798 blx r3 + 8014dee: f9bd 3008 ldrsh.w r3, [sp, #8] + 8014df2: f8bd 200a ldrh.w r2, [sp, #10] + 8014df6: f8bd 4004 ldrh.w r4, [sp, #4] + 8014dfa: fb14 3402 smlabb r4, r4, r2, r3 + 8014dfe: eb04 0444 add.w r4, r4, r4, lsl #1 + 8014e02: 4404 add r4, r0 + 8014e04: 6830 ldr r0, [r6, #0] + 8014e06: 6803 ldr r3, [r0, #0] + 8014e08: 6a9b ldr r3, [r3, #40] ; 0x28 + 8014e0a: 4798 blx r3 + 8014e0c: 4917 ldr r1, [pc, #92] ; (8014e6c <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x114>) + 8014e0e: f9bd 200a ldrsh.w r2, [sp, #10] + 8014e12: 880b ldrh r3, [r1, #0] + 8014e14: f9bd c008 ldrsh.w ip, [sp, #8] + 8014e18: fb03 c202 mla r2, r3, r2, ip + 8014e1c: 437b muls r3, r7 + 8014e1e: eb05 0745 add.w r7, r5, r5, lsl #1 + 8014e22: eb02 0242 add.w r2, r2, r2, lsl #1 + 8014e26: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014e2a: 4410 add r0, r2 + 8014e2c: 18c2 adds r2, r0, r3 + 8014e2e: 4290 cmp r0, r2 + 8014e30: d214 bcs.n 8014e5c <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x104> + 8014e32: eb00 0c07 add.w ip, r0, r7 + 8014e36: 4560 cmp r0, ip + 8014e38: d204 bcs.n 8014e44 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0xec> + 8014e3a: f814 3b01 ldrb.w r3, [r4], #1 + 8014e3e: f800 3b01 strb.w r3, [r0], #1 + 8014e42: e7f8 b.n 8014e36 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0xde> + 8014e44: 880b ldrh r3, [r1, #0] + 8014e46: 1b5b subs r3, r3, r5 + 8014e48: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014e4c: 4418 add r0, r3 + 8014e4e: f9bd 3004 ldrsh.w r3, [sp, #4] + 8014e52: 1b5b subs r3, r3, r5 + 8014e54: eb03 0343 add.w r3, r3, r3, lsl #1 + 8014e58: 441c add r4, r3 + 8014e5a: e7e8 b.n 8014e2e <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0xd6> + 8014e5c: 6830 ldr r0, [r6, #0] + 8014e5e: 6803 ldr r3, [r0, #0] + 8014e60: 6adb ldr r3, [r3, #44] ; 0x2c + 8014e62: 4798 blx r3 + 8014e64: e7b5 b.n 8014dd2 <_ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE+0x7a> + 8014e66: bf00 nop + 8014e68: 240c3d3a .word 0x240c3d3a + 8014e6c: 240c3d3c .word 0x240c3d3c + 8014e70: 240c3d3e .word 0x240c3d3e + 8014e74: 240c3d44 .word 0x240c3d44 + +08014e78 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t>: + 8014e78: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8014e7c: 4698 mov r8, r3 + 8014e7e: 4b24 ldr r3, [pc, #144] ; (8014f10 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x98>) + 8014e80: b089 sub sp, #36 ; 0x24 + 8014e82: 4605 mov r5, r0 + 8014e84: 681b ldr r3, [r3, #0] + 8014e86: 468a mov sl, r1 + 8014e88: 4693 mov fp, r2 + 8014e8a: f893 3048 ldrb.w r3, [r3, #72] ; 0x48 + 8014e8e: 2b02 cmp r3, #2 + 8014e90: d106 bne.n 8014ea0 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x28> + 8014e92: 4b20 ldr r3, [pc, #128] ; (8014f14 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x9c>) + 8014e94: f240 11eb movw r1, #491 ; 0x1eb + 8014e98: 4a1f ldr r2, [pc, #124] ; (8014f18 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0xa0>) + 8014e9a: 4820 ldr r0, [pc, #128] ; (8014f1c <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0xa4>) + 8014e9c: f007 ff5e bl 801cd5c <__assert_func> + 8014ea0: ac08 add r4, sp, #32 + 8014ea2: f824 8d0c strh.w r8, [r4, #-12]! + 8014ea6: 4620 mov r0, r4 + 8014ea8: f7fe f934 bl 8013114 <_ZNK8touchgfx6Bitmap9getFormatEv> + 8014eac: 682b ldr r3, [r5, #0] + 8014eae: 4606 mov r6, r0 + 8014eb0: 4628 mov r0, r5 + 8014eb2: 6adb ldr r3, [r3, #44] ; 0x2c + 8014eb4: 4798 blx r3 + 8014eb6: 4286 cmp r6, r0 + 8014eb8: d004 beq.n 8014ec4 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x4c> + 8014eba: 4b19 ldr r3, [pc, #100] ; (8014f20 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0xa8>) + 8014ebc: f240 11ed movw r1, #493 ; 0x1ed + 8014ec0: 4a15 ldr r2, [pc, #84] ; (8014f18 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0xa0>) + 8014ec2: e7ea b.n 8014e9a <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x22> + 8014ec4: 4620 mov r0, r4 + 8014ec6: f7fe f89b bl 8013000 <_ZNK8touchgfx6Bitmap7getDataEv> + 8014eca: 4606 mov r6, r0 + 8014ecc: b920 cbnz r0, 8014ed8 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x60> + 8014ece: 4b15 ldr r3, [pc, #84] ; (8014f24 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0xac>) + 8014ed0: f240 11ef movw r1, #495 ; 0x1ef + 8014ed4: 4a10 ldr r2, [pc, #64] ; (8014f18 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0xa0>) + 8014ed6: e7e0 b.n 8014e9a <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t+0x22> + 8014ed8: 682b ldr r3, [r5, #0] + 8014eda: 4620 mov r0, r4 + 8014edc: f8d3 9018 ldr.w r9, [r3, #24] + 8014ee0: f7fe f806 bl 8012ef0 <_ZNK8touchgfx6Bitmap8getWidthEv> + 8014ee4: 4607 mov r7, r0 + 8014ee6: 4620 mov r0, r4 + 8014ee8: f7fe f846 bl 8012f78 <_ZNK8touchgfx6Bitmap9getHeightEv> + 8014eec: 465b mov r3, fp + 8014eee: b200 sxth r0, r0 + 8014ef0: 4652 mov r2, sl + 8014ef2: b23f sxth r7, r7 + 8014ef4: 4629 mov r1, r5 + 8014ef6: 9002 str r0, [sp, #8] + 8014ef8: a806 add r0, sp, #24 + 8014efa: e9cd 6700 strd r6, r7, [sp] + 8014efe: 47c8 blx r9 + 8014f00: a906 add r1, sp, #24 + 8014f02: 4640 mov r0, r8 + 8014f04: f7fd febc bl 8012c80 <_ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE> + 8014f08: 4630 mov r0, r6 + 8014f0a: b009 add sp, #36 ; 0x24 + 8014f0c: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8014f10: 240c3d44 .word 0x240c3d44 + 8014f14: 0802126e .word 0x0802126e + 8014f18: 08021a58 .word 0x08021a58 + 8014f1c: 080211ee .word 0x080211ee + 8014f20: 08021320 .word 0x08021320 + 8014f24: 08021375 .word 0x08021375 + +08014f28 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGAD0Ev>: + 8014f28: b510 push {r4, lr} + 8014f2a: 4604 mov r4, r0 + 8014f2c: 2104 movs r1, #4 + 8014f2e: f007 fee6 bl 801ccfe <_ZdlPvj> + 8014f32: 4620 mov r0, r4 + 8014f34: bd10 pop {r4, pc} + +08014f36 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GAD0Ev>: + 8014f36: b510 push {r4, lr} + 8014f38: 4604 mov r4, r0 + 8014f3a: 2104 movs r1, #4 + 8014f3c: f007 fedf bl 801ccfe <_ZdlPvj> + 8014f40: 4620 mov r0, r4 + 8014f42: bd10 pop {r4, pc} + +08014f44 <_ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGAD0Ev>: + 8014f44: b510 push {r4, lr} + 8014f46: 4604 mov r4, r0 + 8014f48: 2104 movs r1, #4 + 8014f4a: f007 fed8 bl 801ccfe <_ZdlPvj> + 8014f4e: 4620 mov r0, r4 + 8014f50: bd10 pop {r4, pc} + +08014f52 <_ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GAD0Ev>: + 8014f52: b510 push {r4, lr} + 8014f54: 4604 mov r4, r0 + 8014f56: 2104 movs r1, #4 + 8014f58: f007 fed1 bl 801ccfe <_ZdlPvj> + 8014f5c: 4620 mov r0, r4 + 8014f5e: bd10 pop {r4, pc} + +08014f60 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD0Ev>: + 8014f60: b510 push {r4, lr} + 8014f62: 4604 mov r4, r0 + 8014f64: 2104 movs r1, #4 + 8014f66: f007 feca bl 801ccfe <_ZdlPvj> + 8014f6a: 4620 mov r0, r4 + 8014f6c: bd10 pop {r4, pc} + +08014f6e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GAD0Ev>: + 8014f6e: b510 push {r4, lr} + 8014f70: 4604 mov r4, r0 + 8014f72: 2104 movs r1, #4 + 8014f74: f007 fec3 bl 801ccfe <_ZdlPvj> + 8014f78: 4620 mov r0, r4 + 8014f7a: bd10 pop {r4, pc} + +08014f7c <_ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGAD0Ev>: + 8014f7c: b510 push {r4, lr} + 8014f7e: 4604 mov r4, r0 + 8014f80: 2104 movs r1, #4 + 8014f82: f007 febc bl 801ccfe <_ZdlPvj> + 8014f86: 4620 mov r0, r4 + 8014f88: bd10 pop {r4, pc} + +08014f8a <_ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GAD0Ev>: + 8014f8a: b510 push {r4, lr} + 8014f8c: 4604 mov r4, r0 + 8014f8e: 2104 movs r1, #4 + 8014f90: f007 feb5 bl 801ccfe <_ZdlPvj> + 8014f94: 4620 mov r0, r4 + 8014f96: bd10 pop {r4, pc} + +08014f98 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGAD0Ev>: + 8014f98: b510 push {r4, lr} + 8014f9a: 4604 mov r4, r0 + 8014f9c: 2104 movs r1, #4 + 8014f9e: f007 feae bl 801ccfe <_ZdlPvj> + 8014fa2: 4620 mov r0, r4 + 8014fa4: bd10 pop {r4, pc} + +08014fa6 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GAD0Ev>: + 8014fa6: b510 push {r4, lr} + 8014fa8: 4604 mov r4, r0 + 8014faa: 2104 movs r1, #4 + 8014fac: f007 fea7 bl 801ccfe <_ZdlPvj> + 8014fb0: 4620 mov r0, r4 + 8014fb2: bd10 pop {r4, pc} + +08014fb4 <_ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGAD0Ev>: + 8014fb4: b510 push {r4, lr} + 8014fb6: 4604 mov r4, r0 + 8014fb8: 2104 movs r1, #4 + 8014fba: f007 fea0 bl 801ccfe <_ZdlPvj> + 8014fbe: 4620 mov r0, r4 + 8014fc0: bd10 pop {r4, pc} + +08014fc2 <_ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GAD0Ev>: + 8014fc2: b510 push {r4, lr} + 8014fc4: 4604 mov r4, r0 + 8014fc6: 2104 movs r1, #4 + 8014fc8: f007 fe99 bl 801ccfe <_ZdlPvj> + 8014fcc: 4620 mov r0, r4 + 8014fce: bd10 pop {r4, pc} + +08014fd0 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD0Ev>: + 8014fd0: b510 push {r4, lr} + 8014fd2: 4604 mov r4, r0 + 8014fd4: 2104 movs r1, #4 + 8014fd6: f007 fe92 bl 801ccfe <_ZdlPvj> + 8014fda: 4620 mov r0, r4 + 8014fdc: bd10 pop {r4, pc} + +08014fde <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GAD0Ev>: + 8014fde: b510 push {r4, lr} + 8014fe0: 4604 mov r4, r0 + 8014fe2: 2104 movs r1, #4 + 8014fe4: f007 fe8b bl 801ccfe <_ZdlPvj> + 8014fe8: 4620 mov r0, r4 + 8014fea: bd10 pop {r4, pc} + +08014fec <_ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGAD0Ev>: + 8014fec: b510 push {r4, lr} + 8014fee: 4604 mov r4, r0 + 8014ff0: 2104 movs r1, #4 + 8014ff2: f007 fe84 bl 801ccfe <_ZdlPvj> + 8014ff6: 4620 mov r0, r4 + 8014ff8: bd10 pop {r4, pc} + +08014ffa <_ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GAD0Ev>: + 8014ffa: b510 push {r4, lr} + 8014ffc: 4604 mov r4, r0 + 8014ffe: 2104 movs r1, #4 + 8015000: f007 fe7d bl 801ccfe <_ZdlPvj> + 8015004: 4620 mov r0, r4 + 8015006: bd10 pop {r4, pc} + +08015008 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGAD0Ev>: + 8015008: b510 push {r4, lr} + 801500a: 4604 mov r4, r0 + 801500c: 2104 movs r1, #4 + 801500e: f007 fe76 bl 801ccfe <_ZdlPvj> + 8015012: 4620 mov r0, r4 + 8015014: bd10 pop {r4, pc} + +08015016 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GAD0Ev>: + 8015016: b510 push {r4, lr} + 8015018: 4604 mov r4, r0 + 801501a: 2104 movs r1, #4 + 801501c: f007 fe6f bl 801ccfe <_ZdlPvj> + 8015020: 4620 mov r0, r4 + 8015022: bd10 pop {r4, pc} + +08015024 <_ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGAD0Ev>: + 8015024: b510 push {r4, lr} + 8015026: 4604 mov r4, r0 + 8015028: 2104 movs r1, #4 + 801502a: f007 fe68 bl 801ccfe <_ZdlPvj> + 801502e: 4620 mov r0, r4 + 8015030: bd10 pop {r4, pc} + +08015032 <_ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GAD0Ev>: + 8015032: b510 push {r4, lr} + 8015034: 4604 mov r4, r0 + 8015036: 2104 movs r1, #4 + 8015038: f007 fe61 bl 801ccfe <_ZdlPvj> + 801503c: 4620 mov r0, r4 + 801503e: bd10 pop {r4, pc} + +08015040 <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh>: + 8015040: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 8015044: f89d 001c ldrb.w r0, [sp, #28] + 8015048: 9c06 ldr r4, [sp, #24] + 801504a: 2800 cmp r0, #0 + 801504c: d06e beq.n 801512c <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xec> + 801504e: f9b3 5004 ldrsh.w r5, [r3, #4] + 8015052: 2d00 cmp r5, #0 + 8015054: dd6a ble.n 801512c <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xec> + 8015056: f9b3 c006 ldrsh.w ip, [r3, #6] + 801505a: f1bc 0f00 cmp.w ip, #0 + 801505e: dd65 ble.n 801512c <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xec> + 8015060: f9b3 6002 ldrsh.w r6, [r3, #2] + 8015064: 28ff cmp r0, #255 ; 0xff + 8015066: f9b3 3000 ldrsh.w r3, [r3] + 801506a: f3c4 2707 ubfx r7, r4, #8, #8 + 801506e: fb02 3306 mla r3, r2, r6, r3 + 8015072: f3c4 4607 ubfx r6, r4, #16, #8 + 8015076: b2e4 uxtb r4, r4 + 8015078: eb03 0343 add.w r3, r3, r3, lsl #1 + 801507c: 4419 add r1, r3 + 801507e: fb02 f30c mul.w r3, r2, ip + 8015082: eba2 0205 sub.w r2, r2, r5 + 8015086: eb05 0545 add.w r5, r5, r5, lsl #1 + 801508a: eb03 0343 add.w r3, r3, r3, lsl #1 + 801508e: eb02 0242 add.w r2, r2, r2, lsl #1 + 8015092: 440b add r3, r1 + 8015094: d03e beq.n 8015114 <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xd4> + 8015096: fa1f fc80 uxth.w ip, r0 + 801509a: f1c0 00ff rsb r0, r0, #255 ; 0xff + 801509e: fb06 f60c mul.w r6, r6, ip + 80150a2: b280 uxth r0, r0 + 80150a4: fb07 f70c mul.w r7, r7, ip + 80150a8: fb04 f40c mul.w r4, r4, ip + 80150ac: 4299 cmp r1, r3 + 80150ae: d23d bcs.n 801512c <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xec> + 80150b0: eb01 0c05 add.w ip, r1, r5 + 80150b4: 458c cmp ip, r1 + 80150b6: f101 0e03 add.w lr, r1, #3 + 80150ba: d928 bls.n 801510e <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xce> + 80150bc: f81e 1c03 ldrb.w r1, [lr, #-3] + 80150c0: fb11 f100 smulbb r1, r1, r0 + 80150c4: 4421 add r1, r4 + 80150c6: b289 uxth r1, r1 + 80150c8: f101 0801 add.w r8, r1, #1 + 80150cc: eb08 2111 add.w r1, r8, r1, lsr #8 + 80150d0: 1209 asrs r1, r1, #8 + 80150d2: f80e 1c03 strb.w r1, [lr, #-3] + 80150d6: f81e 1c02 ldrb.w r1, [lr, #-2] + 80150da: fb11 f100 smulbb r1, r1, r0 + 80150de: 4439 add r1, r7 + 80150e0: b289 uxth r1, r1 + 80150e2: f101 0801 add.w r8, r1, #1 + 80150e6: eb08 2111 add.w r1, r8, r1, lsr #8 + 80150ea: 1209 asrs r1, r1, #8 + 80150ec: f80e 1c02 strb.w r1, [lr, #-2] + 80150f0: f81e 1c01 ldrb.w r1, [lr, #-1] + 80150f4: fb11 f100 smulbb r1, r1, r0 + 80150f8: 4431 add r1, r6 + 80150fa: b289 uxth r1, r1 + 80150fc: f101 0801 add.w r8, r1, #1 + 8015100: eb08 2111 add.w r1, r8, r1, lsr #8 + 8015104: 1209 asrs r1, r1, #8 + 8015106: f80e 1c01 strb.w r1, [lr, #-1] + 801510a: 4671 mov r1, lr + 801510c: e7d2 b.n 80150b4 <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0x74> + 801510e: 4411 add r1, r2 + 8015110: e7cc b.n 80150ac <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0x6c> + 8015112: 4411 add r1, r2 + 8015114: 4299 cmp r1, r3 + 8015116: d209 bcs.n 801512c <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xec> + 8015118: 1948 adds r0, r1, r5 + 801511a: 4281 cmp r1, r0 + 801511c: d2f9 bcs.n 8015112 <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xd2> + 801511e: 700c strb r4, [r1, #0] + 8015120: 3103 adds r1, #3 + 8015122: f801 7c02 strb.w r7, [r1, #-2] + 8015126: f801 6c01 strb.w r6, [r1, #-1] + 801512a: e7f6 b.n 801511a <_ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh+0xda> + 801512c: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + +08015130 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss>: + 8015130: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8015134: b093 sub sp, #76 ; 0x4c + 8015136: 4699 mov r9, r3 + 8015138: 4605 mov r5, r0 + 801513a: 460e mov r6, r1 + 801513c: f9bd 3074 ldrsh.w r3, [sp, #116] ; 0x74 + 8015140: 4617 mov r7, r2 + 8015142: 9c1c ldr r4, [sp, #112] ; 0x70 + 8015144: 9304 str r3, [sp, #16] + 8015146: 4b8c ldr r3, [pc, #560] ; (8015378 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x248>) + 8015148: f9bd 8078 ldrsh.w r8, [sp, #120] ; 0x78 + 801514c: 681b ldr r3, [r3, #0] + 801514e: f893 3048 ldrb.w r3, [r3, #72] ; 0x48 + 8015152: 2b02 cmp r3, #2 + 8015154: d106 bne.n 8015164 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x34> + 8015156: 4b89 ldr r3, [pc, #548] ; (801537c <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x24c>) + 8015158: f240 11f7 movw r1, #503 ; 0x1f7 + 801515c: 4a88 ldr r2, [pc, #544] ; (8015380 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x250>) + 801515e: 4889 ldr r0, [pc, #548] ; (8015384 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x254>) + 8015160: f007 fdfc bl 801cd5c <__assert_func> + 8015164: b924 cbnz r4, 8015170 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x40> + 8015166: 4b88 ldr r3, [pc, #544] ; (8015388 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x258>) + 8015168: f44f 71fc mov.w r1, #504 ; 0x1f8 + 801516c: 4a84 ldr r2, [pc, #528] ; (8015380 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x250>) + 801516e: e7f6 b.n 801515e <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x2e> + 8015170: f9b9 3002 ldrsh.w r3, [r9, #2] + 8015174: 4649 mov r1, r9 + 8015176: f9b9 2000 ldrsh.w r2, [r9] + 801517a: a80c add r0, sp, #48 ; 0x30 + 801517c: f8ad 3032 strh.w r3, [sp, #50] ; 0x32 + 8015180: 9b04 ldr r3, [sp, #16] + 8015182: f8ad 2030 strh.w r2, [sp, #48] ; 0x30 + 8015186: f8ad 3034 strh.w r3, [sp, #52] ; 0x34 + 801518a: f8ad 8036 strh.w r8, [sp, #54] ; 0x36 + 801518e: f7f8 fb57 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 8015192: 4639 mov r1, r7 + 8015194: a80c add r0, sp, #48 ; 0x30 + 8015196: f7f8 fb53 bl 800d840 <_ZN8touchgfx4RectaNERKS0_> + 801519a: 4b7c ldr r3, [pc, #496] ; (801538c <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x25c>) + 801519c: 8818 ldrh r0, [r3, #0] + 801519e: 4b7c ldr r3, [pc, #496] ; (8015390 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x260>) + 80151a0: fa0f fc80 sxth.w ip, r0 + 80151a4: 8819 ldrh r1, [r3, #0] + 80151a6: f9bd 3030 ldrsh.w r3, [sp, #48] ; 0x30 + 80151aa: b20f sxth r7, r1 + 80151ac: 2b00 cmp r3, #0 + 80151ae: da07 bge.n 80151c0 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x90> + 80151b0: f8bd 2034 ldrh.w r2, [sp, #52] ; 0x34 + 80151b4: 4413 add r3, r2 + 80151b6: f8ad 3034 strh.w r3, [sp, #52] ; 0x34 + 80151ba: 2300 movs r3, #0 + 80151bc: f8ad 3030 strh.w r3, [sp, #48] ; 0x30 + 80151c0: f9bd 2030 ldrsh.w r2, [sp, #48] ; 0x30 + 80151c4: f9bd e034 ldrsh.w lr, [sp, #52] ; 0x34 + 80151c8: ebac 0302 sub.w r3, ip, r2 + 80151cc: 459e cmp lr, r3 + 80151ce: bfc4 itt gt + 80151d0: 1a83 subgt r3, r0, r2 + 80151d2: f8ad 3034 strhgt.w r3, [sp, #52] ; 0x34 + 80151d6: f9bd 3032 ldrsh.w r3, [sp, #50] ; 0x32 + 80151da: 2b00 cmp r3, #0 + 80151dc: da07 bge.n 80151ee <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0xbe> + 80151de: f8bd c036 ldrh.w ip, [sp, #54] ; 0x36 + 80151e2: 4463 add r3, ip + 80151e4: f8ad 3036 strh.w r3, [sp, #54] ; 0x36 + 80151e8: 2300 movs r3, #0 + 80151ea: f8ad 3032 strh.w r3, [sp, #50] ; 0x32 + 80151ee: f9bd 3032 ldrsh.w r3, [sp, #50] ; 0x32 + 80151f2: f9bd c036 ldrsh.w ip, [sp, #54] ; 0x36 + 80151f6: 1aff subs r7, r7, r3 + 80151f8: 45bc cmp ip, r7 + 80151fa: f8df c19c ldr.w ip, [pc, #412] ; 8015398 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x268> + 80151fe: bfc8 it gt + 8015200: 1acf subgt r7, r1, r3 + 8015202: f89c c000 ldrb.w ip, [ip] + 8015206: bfc8 it gt + 8015208: f8ad 7036 strhgt.w r7, [sp, #54] ; 0x36 + 801520c: f9bd 7034 ldrsh.w r7, [sp, #52] ; 0x34 + 8015210: f1bc 0f00 cmp.w ip, #0 + 8015214: d174 bne.n 8015300 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1d0> + 8015216: 4287 cmp r7, r0 + 8015218: bf14 ite ne + 801521a: 2100 movne r1, #0 + 801521c: 2101 moveq r1, #1 + 801521e: 2f00 cmp r7, #0 + 8015220: 9107 str r1, [sp, #28] + 8015222: dd71 ble.n 8015308 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1d8> + 8015224: f9bd 1036 ldrsh.w r1, [sp, #54] ; 0x36 + 8015228: 2900 cmp r1, #0 + 801522a: 9103 str r1, [sp, #12] + 801522c: dd6c ble.n 8015308 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1d8> + 801522e: f8b9 1000 ldrh.w r1, [r9] + 8015232: a80e add r0, sp, #56 ; 0x38 + 8015234: f8ad 8046 strh.w r8, [sp, #70] ; 0x46 + 8015238: f04f 0803 mov.w r8, #3 + 801523c: 1a52 subs r2, r2, r1 + 801523e: a910 add r1, sp, #64 ; 0x40 + 8015240: f8ad 703c strh.w r7, [sp, #60] ; 0x3c + 8015244: b212 sxth r2, r2 + 8015246: 9205 str r2, [sp, #20] + 8015248: f8b9 2002 ldrh.w r2, [r9, #2] + 801524c: f8df 9128 ldr.w r9, [pc, #296] ; 8015378 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x248> + 8015250: 1a9b subs r3, r3, r2 + 8015252: b21b sxth r3, r3 + 8015254: 9306 str r3, [sp, #24] + 8015256: 9b05 ldr r3, [sp, #20] + 8015258: f8ad 3038 strh.w r3, [sp, #56] ; 0x38 + 801525c: 9b06 ldr r3, [sp, #24] + 801525e: f8ad 303a strh.w r3, [sp, #58] ; 0x3a + 8015262: 9b03 ldr r3, [sp, #12] + 8015264: f8ad 303e strh.w r3, [sp, #62] ; 0x3e + 8015268: 2300 movs r3, #0 + 801526a: 9310 str r3, [sp, #64] ; 0x40 + 801526c: 9b04 ldr r3, [sp, #16] + 801526e: f8ad 3044 strh.w r3, [sp, #68] ; 0x44 + 8015272: f7fa ff27 bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 8015276: a90c add r1, sp, #48 ; 0x30 + 8015278: 4608 mov r0, r1 + 801527a: 910b str r1, [sp, #44] ; 0x2c + 801527c: f7fa fefa bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8015280: a810 add r0, sp, #64 ; 0x40 + 8015282: f7fa fef7 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8015286: 4b43 ldr r3, [pc, #268] ; (8015394 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x264>) + 8015288: f9bd b044 ldrsh.w fp, [sp, #68] ; 0x44 + 801528c: 4630 mov r0, r6 + 801528e: 881b ldrh r3, [r3, #0] + 8015290: 9308 str r3, [sp, #32] + 8015292: eb0b 034b add.w r3, fp, fp, lsl #1 + 8015296: b21b sxth r3, r3 + 8015298: 9302 str r3, [sp, #8] + 801529a: 6833 ldr r3, [r6, #0] + 801529c: 6b1b ldr r3, [r3, #48] ; 0x30 + 801529e: 4798 blx r3 + 80152a0: f8bd 303a ldrh.w r3, [sp, #58] ; 0x3a + 80152a4: 9a02 ldr r2, [sp, #8] + 80152a6: 4682 mov sl, r0 + 80152a8: f8d9 0000 ldr.w r0, [r9] + 80152ac: fb13 f202 smulbb r2, r3, r2 + 80152b0: f8bd 3038 ldrh.w r3, [sp, #56] ; 0x38 + 80152b4: fb13 2308 smlabb r3, r3, r8, r2 + 80152b8: 441c add r4, r3 + 80152ba: 6803 ldr r3, [r0, #0] + 80152bc: 6b1b ldr r3, [r3, #48] ; 0x30 + 80152be: 4798 blx r3 + 80152c0: 900a str r0, [sp, #40] ; 0x28 + 80152c2: f8d9 0000 ldr.w r0, [r9] + 80152c6: f9bd 3030 ldrsh.w r3, [sp, #48] ; 0x30 + 80152ca: 6802 ldr r2, [r0, #0] + 80152cc: 9309 str r3, [sp, #36] ; 0x24 + 80152ce: 6b92 ldr r2, [r2, #56] ; 0x38 + 80152d0: f9bd 6032 ldrsh.w r6, [sp, #50] ; 0x32 + 80152d4: 4790 blx r2 + 80152d6: f010 0f01 tst.w r0, #1 + 80152da: 9b0a ldr r3, [sp, #40] ; 0x28 + 80152dc: d01d beq.n 801531a <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1ea> + 80152de: f8d9 0000 ldr.w r0, [r9] + 80152e2: 9a04 ldr r2, [sp, #16] + 80152e4: 6803 ldr r3, [r0, #0] + 80152e6: 990b ldr r1, [sp, #44] ; 0x2c + 80152e8: 9200 str r2, [sp, #0] + 80152ea: 6ede ldr r6, [r3, #108] ; 0x6c + 80152ec: 4623 mov r3, r4 + 80152ee: c906 ldmia r1, {r1, r2} + 80152f0: 47b0 blx r6 + 80152f2: 9b05 ldr r3, [sp, #20] + 80152f4: 80af strh r7, [r5, #4] + 80152f6: 802b strh r3, [r5, #0] + 80152f8: 9b06 ldr r3, [sp, #24] + 80152fa: 806b strh r3, [r5, #2] + 80152fc: 9b03 ldr r3, [sp, #12] + 80152fe: e007 b.n 8015310 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1e0> + 8015300: f9bd 0036 ldrsh.w r0, [sp, #54] ; 0x36 + 8015304: 4288 cmp r0, r1 + 8015306: e787 b.n 8015218 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0xe8> + 8015308: 2300 movs r3, #0 + 801530a: 802b strh r3, [r5, #0] + 801530c: 806b strh r3, [r5, #2] + 801530e: 80ab strh r3, [r5, #4] + 8015310: 4628 mov r0, r5 + 8015312: 80eb strh r3, [r5, #6] + 8015314: b013 add sp, #76 ; 0x4c + 8015316: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801531a: 9a09 ldr r2, [sp, #36] ; 0x24 + 801531c: fb0a f606 mul.w r6, sl, r6 + 8015320: fb12 6608 smlabb r6, r2, r8, r6 + 8015324: 9a07 ldr r2, [sp, #28] + 8015326: 441e add r6, r3 + 8015328: f9bd 303e ldrsh.w r3, [sp, #62] ; 0x3e + 801532c: b16a cbz r2, 801534a <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x21a> + 801532e: 9a08 ldr r2, [sp, #32] + 8015330: 4593 cmp fp, r2 + 8015332: d10a bne.n 801534a <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x21a> + 8015334: f8d9 0000 ldr.w r0, [r9] + 8015338: fb03 f30a mul.w r3, r3, sl + 801533c: 4621 mov r1, r4 + 801533e: 6802 ldr r2, [r0, #0] + 8015340: f8d2 9034 ldr.w r9, [r2, #52] ; 0x34 + 8015344: 4632 mov r2, r6 + 8015346: 47c8 blx r9 + 8015348: e7d3 b.n 80152f2 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1c2> + 801534a: 9a02 ldr r2, [sp, #8] + 801534c: f8df b028 ldr.w fp, [pc, #40] ; 8015378 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x248> + 8015350: fb02 4803 mla r8, r2, r3, r4 + 8015354: 4544 cmp r4, r8 + 8015356: d2cc bcs.n 80152f2 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x1c2> + 8015358: f8db 0000 ldr.w r0, [fp] + 801535c: 4621 mov r1, r4 + 801535e: f9bd 303c ldrsh.w r3, [sp, #60] ; 0x3c + 8015362: 6802 ldr r2, [r0, #0] + 8015364: eb03 0343 add.w r3, r3, r3, lsl #1 + 8015368: f8d2 9034 ldr.w r9, [r2, #52] ; 0x34 + 801536c: 4632 mov r2, r6 + 801536e: 47c8 blx r9 + 8015370: 9b02 ldr r3, [sp, #8] + 8015372: 4456 add r6, sl + 8015374: 441c add r4, r3 + 8015376: e7ed b.n 8015354 <_ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss+0x224> + 8015378: 240c3d44 .word 0x240c3d44 + 801537c: 0802126e .word 0x0802126e + 8015380: 080219c5 .word 0x080219c5 + 8015384: 080211ee .word 0x080211ee + 8015388: 08021220 .word 0x08021220 + 801538c: 240c3d36 .word 0x240c3d36 + 8015390: 240c3d38 .word 0x240c3d38 + 8015394: 240c3d3c .word 0x240c3d3c + 8015398: 240c3d3a .word 0x240c3d3a + +0801539c <_ZN8touchgfx8LCD24bppC1Ev>: + 801539c: 2200 movs r2, #0 + 801539e: 490c ldr r1, [pc, #48] ; (80153d0 <_ZN8touchgfx8LCD24bppC1Ev+0x34>) + 80153a0: 6042 str r2, [r0, #4] + 80153a2: 6001 str r1, [r0, #0] + 80153a4: e9c0 2202 strd r2, r2, [r0, #8] + 80153a8: e9c0 2204 strd r2, r2, [r0, #16] + 80153ac: e9c0 2206 strd r2, r2, [r0, #24] + 80153b0: e9c0 2208 strd r2, r2, [r0, #32] + 80153b4: e9c0 220a strd r2, r2, [r0, #40] ; 0x28 + 80153b8: e9c0 220c strd r2, r2, [r0, #48] ; 0x30 + 80153bc: e9c0 220e strd r2, r2, [r0, #56] ; 0x38 + 80153c0: e9c0 2210 strd r2, r2, [r0, #64] ; 0x40 + 80153c4: e9c0 2212 strd r2, r2, [r0, #72] ; 0x48 + 80153c8: e9c0 2214 strd r2, r2, [r0, #80] ; 0x50 + 80153cc: 4770 bx lr + 80153ce: bf00 nop + 80153d0: 08021608 .word 0x08021608 + +080153d4 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h>: + 80153d4: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80153d8: b091 sub sp, #68 ; 0x44 + 80153da: 880d ldrh r5, [r1, #0] + 80153dc: 4607 mov r7, r0 + 80153de: 4688 mov r8, r1 + 80153e0: 4616 mov r6, r2 + 80153e2: f89d 9068 ldrb.w r9, [sp, #104] ; 0x68 + 80153e6: b12d cbz r5, 80153f4 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x20> + 80153e8: 4b69 ldr r3, [pc, #420] ; (8015590 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1bc>) + 80153ea: 215e movs r1, #94 ; 0x5e + 80153ec: 4a69 ldr r2, [pc, #420] ; (8015594 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1c0>) + 80153ee: 486a ldr r0, [pc, #424] ; (8015598 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1c4>) + 80153f0: f007 fcb4 bl 801cd5c <__assert_func> + 80153f4: 6810 ldr r0, [r2, #0] + 80153f6: ac0c add r4, sp, #48 ; 0x30 + 80153f8: 6851 ldr r1, [r2, #4] + 80153fa: f8df a1a0 ldr.w sl, [pc, #416] ; 801559c <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1c8> + 80153fe: f8df b1a0 ldr.w fp, [pc, #416] ; 80155a0 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1cc> + 8015402: c403 stmia r4!, {r0, r1} + 8015404: 6818 ldr r0, [r3, #0] + 8015406: ac0e add r4, sp, #56 ; 0x38 + 8015408: 6859 ldr r1, [r3, #4] + 801540a: c403 stmia r4!, {r0, r1} + 801540c: a80c add r0, sp, #48 ; 0x30 + 801540e: f7fa fe31 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 8015412: 4631 mov r1, r6 + 8015414: a80e add r0, sp, #56 ; 0x38 + 8015416: f7fa fe55 bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 801541a: f9bd 2038 ldrsh.w r2, [sp, #56] ; 0x38 + 801541e: f9bd 303a ldrsh.w r3, [sp, #58] ; 0x3a + 8015422: f8bd 1034 ldrh.w r1, [sp, #52] ; 0x34 + 8015426: f8da 0000 ldr.w r0, [sl] + 801542a: fb11 2103 smlabb r1, r1, r3, r2 + 801542e: f9bd 403c ldrsh.w r4, [sp, #60] ; 0x3c + 8015432: f9bd 603e ldrsh.w r6, [sp, #62] ; 0x3e + 8015436: 440f add r7, r1 + 8015438: f8bd 1030 ldrh.w r1, [sp, #48] ; 0x30 + 801543c: 440a add r2, r1 + 801543e: f8ad 2038 strh.w r2, [sp, #56] ; 0x38 + 8015442: f8bd 2032 ldrh.w r2, [sp, #50] ; 0x32 + 8015446: 4413 add r3, r2 + 8015448: f8ad 303a strh.w r3, [sp, #58] ; 0x3a + 801544c: 6803 ldr r3, [r0, #0] + 801544e: 6b9b ldr r3, [r3, #56] ; 0x38 + 8015450: 4798 blx r3 + 8015452: f010 0f80 tst.w r0, #128 ; 0x80 + 8015456: f8da 0000 ldr.w r0, [sl] + 801545a: d01e beq.n 801549a <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0xc6> + 801545c: 6801 ldr r1, [r0, #0] + 801545e: 2201 movs r2, #1 + 8015460: 9509 str r5, [sp, #36] ; 0x24 + 8015462: 250b movs r5, #11 + 8015464: b2a4 uxth r4, r4 + 8015466: f8bd 3038 ldrh.w r3, [sp, #56] ; 0x38 + 801546a: b2b6 uxth r6, r6 + 801546c: e9cd 5207 strd r5, r2, [sp, #28] + 8015470: f8bb 5000 ldrh.w r5, [fp] + 8015474: f8cd 9010 str.w r9, [sp, #16] + 8015478: 9602 str r6, [sp, #8] + 801547a: 9401 str r4, [sp, #4] + 801547c: e9cd 2505 strd r2, r5, [sp, #20] + 8015480: f8bd 2034 ldrh.w r2, [sp, #52] ; 0x34 + 8015484: 9203 str r2, [sp, #12] + 8015486: f8bd 203a ldrh.w r2, [sp, #58] ; 0x3a + 801548a: 9200 str r2, [sp, #0] + 801548c: 4642 mov r2, r8 + 801548e: 6bcc ldr r4, [r1, #60] ; 0x3c + 8015490: 4639 mov r1, r7 + 8015492: 47a0 blx r4 + 8015494: b011 add sp, #68 ; 0x44 + 8015496: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801549a: 6803 ldr r3, [r0, #0] + 801549c: 6a9b ldr r3, [r3, #40] ; 0x28 + 801549e: 4798 blx r3 + 80154a0: f8bb 5000 ldrh.w r5, [fp] + 80154a4: f9bd 2038 ldrsh.w r2, [sp, #56] ; 0x38 + 80154a8: f04f 0e04 mov.w lr, #4 + 80154ac: f9bd 303a ldrsh.w r3, [sp, #58] ; 0x3a + 80154b0: 436e muls r6, r5 + 80154b2: fb05 2303 mla r3, r5, r3, r2 + 80154b6: eb06 0646 add.w r6, r6, r6, lsl #1 + 80154ba: 1b2d subs r5, r5, r4 + 80154bc: eb03 0343 add.w r3, r3, r3, lsl #1 + 80154c0: eb05 0545 add.w r5, r5, r5, lsl #1 + 80154c4: 4418 add r0, r3 + 80154c6: f9bd 3034 ldrsh.w r3, [sp, #52] ; 0x34 + 80154ca: 1982 adds r2, r0, r6 + 80154cc: 1b1b subs r3, r3, r4 + 80154ce: eb04 0444 add.w r4, r4, r4, lsl #1 + 80154d2: 930b str r3, [sp, #44] ; 0x2c + 80154d4: 4290 cmp r0, r2 + 80154d6: d254 bcs.n 8015582 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1ae> + 80154d8: eb00 0a04 add.w sl, r0, r4 + 80154dc: 4550 cmp r0, sl + 80154de: d24c bcs.n 801557a <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1a6> + 80154e0: f817 1b01 ldrb.w r1, [r7], #1 + 80154e4: fb1e e101 smlabb r1, lr, r1, lr + 80154e8: eb08 0c01 add.w ip, r8, r1 + 80154ec: f89c 3003 ldrb.w r3, [ip, #3] + 80154f0: b173 cbz r3, 8015510 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x13c> + 80154f2: 2bff cmp r3, #255 ; 0xff + 80154f4: f818 b001 ldrb.w fp, [r8, r1] + 80154f8: d10c bne.n 8015514 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x140> + 80154fa: f1b9 0fff cmp.w r9, #255 ; 0xff + 80154fe: d109 bne.n 8015514 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x140> + 8015500: f880 b000 strb.w fp, [r0] + 8015504: f89c 3001 ldrb.w r3, [ip, #1] + 8015508: 7043 strb r3, [r0, #1] + 801550a: f89c 3002 ldrb.w r3, [ip, #2] + 801550e: 7083 strb r3, [r0, #2] + 8015510: 3003 adds r0, #3 + 8015512: e7e3 b.n 80154dc <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x108> + 8015514: fb09 f103 mul.w r1, r9, r3 + 8015518: 1c4b adds r3, r1, #1 + 801551a: eb03 2311 add.w r3, r3, r1, lsr #8 + 801551e: 7801 ldrb r1, [r0, #0] + 8015520: 121b asrs r3, r3, #8 + 8015522: b29e uxth r6, r3 + 8015524: 43db mvns r3, r3 + 8015526: fb1b fb06 smulbb fp, fp, r6 + 801552a: b2db uxtb r3, r3 + 801552c: fb01 b103 mla r1, r1, r3, fp + 8015530: b289 uxth r1, r1 + 8015532: f101 0b01 add.w fp, r1, #1 + 8015536: eb0b 2111 add.w r1, fp, r1, lsr #8 + 801553a: f890 b001 ldrb.w fp, [r0, #1] + 801553e: fb1b fb03 smulbb fp, fp, r3 + 8015542: 1209 asrs r1, r1, #8 + 8015544: 7001 strb r1, [r0, #0] + 8015546: f89c 1001 ldrb.w r1, [ip, #1] + 801554a: fb01 b106 mla r1, r1, r6, fp + 801554e: b289 uxth r1, r1 + 8015550: f101 0b01 add.w fp, r1, #1 + 8015554: eb0b 2111 add.w r1, fp, r1, lsr #8 + 8015558: 1209 asrs r1, r1, #8 + 801555a: 7041 strb r1, [r0, #1] + 801555c: f89c 1002 ldrb.w r1, [ip, #2] + 8015560: f890 c002 ldrb.w ip, [r0, #2] + 8015564: fb1c f303 smulbb r3, ip, r3 + 8015568: fb01 3606 mla r6, r1, r6, r3 + 801556c: b2b6 uxth r6, r6 + 801556e: 1c73 adds r3, r6, #1 + 8015570: eb03 2616 add.w r6, r3, r6, lsr #8 + 8015574: 1236 asrs r6, r6, #8 + 8015576: 7086 strb r6, [r0, #2] + 8015578: e7ca b.n 8015510 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x13c> + 801557a: 9b0b ldr r3, [sp, #44] ; 0x2c + 801557c: 4428 add r0, r5 + 801557e: 441f add r7, r3 + 8015580: e7a8 b.n 80154d4 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x100> + 8015582: 4b06 ldr r3, [pc, #24] ; (801559c <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0x1c8>) + 8015584: 6818 ldr r0, [r3, #0] + 8015586: 6803 ldr r3, [r0, #0] + 8015588: 6adb ldr r3, [r3, #44] ; 0x2c + 801558a: 4798 blx r3 + 801558c: e782 b.n 8015494 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h+0xc0> + 801558e: bf00 nop + 8015590: 08021152 .word 0x08021152 + 8015594: 080217e7 .word 0x080217e7 + 8015598: 080211ee .word 0x080211ee + 801559c: 240c3d44 .word 0x240c3d44 + 80155a0: 240c3d3c .word 0x240c3d3c + +080155a4 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h>: + 80155a4: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80155a8: f8b1 9000 ldrh.w r9, [r1] + 80155ac: b091 sub sp, #68 ; 0x44 + 80155ae: 4604 mov r4, r0 + 80155b0: 460e mov r6, r1 + 80155b2: f1b9 0f01 cmp.w r9, #1 + 80155b6: 4690 mov r8, r2 + 80155b8: f89d 7068 ldrb.w r7, [sp, #104] ; 0x68 + 80155bc: d005 beq.n 80155ca <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x26> + 80155be: 4b69 ldr r3, [pc, #420] ; (8015764 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1c0>) + 80155c0: 21ac movs r1, #172 ; 0xac + 80155c2: 4a69 ldr r2, [pc, #420] ; (8015768 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1c4>) + 80155c4: 4869 ldr r0, [pc, #420] ; (801576c <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1c8>) + 80155c6: f007 fbc9 bl 801cd5c <__assert_func> + 80155ca: 6810 ldr r0, [r2, #0] + 80155cc: ad0c add r5, sp, #48 ; 0x30 + 80155ce: 6851 ldr r1, [r2, #4] + 80155d0: f8df a19c ldr.w sl, [pc, #412] ; 8015770 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1cc> + 80155d4: f8df b19c ldr.w fp, [pc, #412] ; 8015774 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1d0> + 80155d8: c503 stmia r5!, {r0, r1} + 80155da: 6818 ldr r0, [r3, #0] + 80155dc: ad0e add r5, sp, #56 ; 0x38 + 80155de: 6859 ldr r1, [r3, #4] + 80155e0: c503 stmia r5!, {r0, r1} + 80155e2: a80c add r0, sp, #48 ; 0x30 + 80155e4: f7fa fd46 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 80155e8: 4641 mov r1, r8 + 80155ea: a80e add r0, sp, #56 ; 0x38 + 80155ec: f7fa fd6a bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 80155f0: f9bd 2038 ldrsh.w r2, [sp, #56] ; 0x38 + 80155f4: f9bd 303a ldrsh.w r3, [sp, #58] ; 0x3a + 80155f8: f8bd 1034 ldrh.w r1, [sp, #52] ; 0x34 + 80155fc: f8da 0000 ldr.w r0, [sl] + 8015600: fb11 2103 smlabb r1, r1, r3, r2 + 8015604: f9bd 803c ldrsh.w r8, [sp, #60] ; 0x3c + 8015608: f9bd 503e ldrsh.w r5, [sp, #62] ; 0x3e + 801560c: 440c add r4, r1 + 801560e: f8bd 1030 ldrh.w r1, [sp, #48] ; 0x30 + 8015612: 440a add r2, r1 + 8015614: f8ad 2038 strh.w r2, [sp, #56] ; 0x38 + 8015618: f8bd 2032 ldrh.w r2, [sp, #50] ; 0x32 + 801561c: 4413 add r3, r2 + 801561e: f8ad 303a strh.w r3, [sp, #58] ; 0x3a + 8015622: 6803 ldr r3, [r0, #0] + 8015624: 6b9b ldr r3, [r3, #56] ; 0x38 + 8015626: 4798 blx r3 + 8015628: f010 0f80 tst.w r0, #128 ; 0x80 + 801562c: f8da 0000 ldr.w r0, [sl] + 8015630: d020 beq.n 8015674 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0xd0> + 8015632: 2200 movs r2, #0 + 8015634: f04f 0c0b mov.w ip, #11 + 8015638: 6801 ldr r1, [r0, #0] + 801563a: b2ad uxth r5, r5 + 801563c: f8cd c01c str.w ip, [sp, #28] + 8015640: f8bd 3038 ldrh.w r3, [sp, #56] ; 0x38 + 8015644: e9cd 9208 strd r9, r2, [sp, #32] + 8015648: f8bb c000 ldrh.w ip, [fp] + 801564c: 9704 str r7, [sp, #16] + 801564e: 9502 str r5, [sp, #8] + 8015650: e9cd 2c05 strd r2, ip, [sp, #20] + 8015654: f8bd 2034 ldrh.w r2, [sp, #52] ; 0x34 + 8015658: 9203 str r2, [sp, #12] + 801565a: fa1f f288 uxth.w r2, r8 + 801565e: 9201 str r2, [sp, #4] + 8015660: f8bd 203a ldrh.w r2, [sp, #58] ; 0x3a + 8015664: 9200 str r2, [sp, #0] + 8015666: 4632 mov r2, r6 + 8015668: 6bcd ldr r5, [r1, #60] ; 0x3c + 801566a: 4621 mov r1, r4 + 801566c: 47a8 blx r5 + 801566e: b011 add sp, #68 ; 0x44 + 8015670: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8015674: 6803 ldr r3, [r0, #0] + 8015676: 6a9b ldr r3, [r3, #40] ; 0x28 + 8015678: 4798 blx r3 + 801567a: f8bb 2000 ldrh.w r2, [fp] + 801567e: f9bd 303a ldrsh.w r3, [sp, #58] ; 0x3a + 8015682: f04f 0e03 mov.w lr, #3 + 8015686: f9bd 1038 ldrsh.w r1, [sp, #56] ; 0x38 + 801568a: 4355 muls r5, r2 + 801568c: fa1f fc87 uxth.w ip, r7 + 8015690: fb02 1303 mla r3, r2, r3, r1 + 8015694: eba2 0208 sub.w r2, r2, r8 + 8015698: eb05 0545 add.w r5, r5, r5, lsl #1 + 801569c: eb03 0343 add.w r3, r3, r3, lsl #1 + 80156a0: eb02 0242 add.w r2, r2, r2, lsl #1 + 80156a4: 4418 add r0, r3 + 80156a6: 920b str r2, [sp, #44] ; 0x2c + 80156a8: 1943 adds r3, r0, r5 + 80156aa: f9bd 2034 ldrsh.w r2, [sp, #52] ; 0x34 + 80156ae: f1c7 05ff rsb r5, r7, #255 ; 0xff + 80156b2: eba2 0208 sub.w r2, r2, r8 + 80156b6: eb08 0848 add.w r8, r8, r8, lsl #1 + 80156ba: b2ad uxth r5, r5 + 80156bc: 4298 cmp r0, r3 + 80156be: d24a bcs.n 8015756 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1b2> + 80156c0: eb00 0908 add.w r9, r0, r8 + 80156c4: 4621 mov r1, r4 + 80156c6: 4548 cmp r0, r9 + 80156c8: 460c mov r4, r1 + 80156ca: d240 bcs.n 801574e <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1aa> + 80156cc: f04f 0a04 mov.w sl, #4 + 80156d0: 7824 ldrb r4, [r4, #0] + 80156d2: 2fff cmp r7, #255 ; 0xff + 80156d4: f101 0101 add.w r1, r1, #1 + 80156d8: fb1e a404 smlabb r4, lr, r4, sl + 80156dc: eb06 0a04 add.w sl, r6, r4 + 80156e0: f816 b004 ldrb.w fp, [r6, r4] + 80156e4: d02b beq.n 801573e <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x19a> + 80156e6: 7804 ldrb r4, [r0, #0] + 80156e8: fb14 f405 smulbb r4, r4, r5 + 80156ec: fb0b 440c mla r4, fp, ip, r4 + 80156f0: b2a4 uxth r4, r4 + 80156f2: f104 0b01 add.w fp, r4, #1 + 80156f6: eb0b 2414 add.w r4, fp, r4, lsr #8 + 80156fa: f890 b001 ldrb.w fp, [r0, #1] + 80156fe: fb1b fb05 smulbb fp, fp, r5 + 8015702: 1224 asrs r4, r4, #8 + 8015704: 7004 strb r4, [r0, #0] + 8015706: f89a 4001 ldrb.w r4, [sl, #1] + 801570a: fb04 b40c mla r4, r4, ip, fp + 801570e: b2a4 uxth r4, r4 + 8015710: f104 0b01 add.w fp, r4, #1 + 8015714: eb0b 2414 add.w r4, fp, r4, lsr #8 + 8015718: 1224 asrs r4, r4, #8 + 801571a: 7044 strb r4, [r0, #1] + 801571c: f89a 4002 ldrb.w r4, [sl, #2] + 8015720: f890 a002 ldrb.w sl, [r0, #2] + 8015724: fb1a fa05 smulbb sl, sl, r5 + 8015728: fb04 a40c mla r4, r4, ip, sl + 801572c: b2a4 uxth r4, r4 + 801572e: f104 0a01 add.w sl, r4, #1 + 8015732: eb0a 2414 add.w r4, sl, r4, lsr #8 + 8015736: 1224 asrs r4, r4, #8 + 8015738: 7084 strb r4, [r0, #2] + 801573a: 3003 adds r0, #3 + 801573c: e7c3 b.n 80156c6 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x122> + 801573e: f880 b000 strb.w fp, [r0] + 8015742: f89a 4001 ldrb.w r4, [sl, #1] + 8015746: 7044 strb r4, [r0, #1] + 8015748: f89a 4002 ldrb.w r4, [sl, #2] + 801574c: e7f4 b.n 8015738 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x194> + 801574e: 9c0b ldr r4, [sp, #44] ; 0x2c + 8015750: 4420 add r0, r4 + 8015752: 188c adds r4, r1, r2 + 8015754: e7b2 b.n 80156bc <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x118> + 8015756: 4b06 ldr r3, [pc, #24] ; (8015770 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0x1cc>) + 8015758: 6818 ldr r0, [r3, #0] + 801575a: 6803 ldr r3, [r0, #0] + 801575c: 6adb ldr r3, [r3, #44] ; 0x2c + 801575e: 4798 blx r3 + 8015760: e785 b.n 801566e <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h+0xca> + 8015762: bf00 nop + 8015764: 080210d1 .word 0x080210d1 + 8015768: 080216da .word 0x080216da + 801576c: 080211ee .word 0x080211ee + 8015770: 240c3d44 .word 0x240c3d44 + 8015774: 240c3d3c .word 0x240c3d3c + +08015778 <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h>: + 8015778: b570 push {r4, r5, r6, lr} + 801577a: 780d ldrb r5, [r1, #0] + 801577c: f89d 4010 ldrb.w r4, [sp, #16] + 8015780: 2d01 cmp r5, #1 + 8015782: d00d beq.n 80157a0 <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h+0x28> + 8015784: d307 bcc.n 8015796 <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h+0x1e> + 8015786: 2d02 cmp r5, #2 + 8015788: d10f bne.n 80157aa <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h+0x32> + 801578a: 4b08 ldr r3, [pc, #32] ; (80157ac <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h+0x34>) + 801578c: 2151 movs r1, #81 ; 0x51 + 801578e: 4a08 ldr r2, [pc, #32] ; (80157b0 <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h+0x38>) + 8015790: 4808 ldr r0, [pc, #32] ; (80157b4 <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h+0x3c>) + 8015792: f007 fae3 bl 801cd5c <__assert_func> + 8015796: 9404 str r4, [sp, #16] + 8015798: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 801579c: f7ff be1a b.w 80153d4 <_ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h> + 80157a0: 9404 str r4, [sp, #16] + 80157a2: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 80157a6: f7ff befd b.w 80155a4 <_ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h> + 80157aa: bd70 pop {r4, r5, r6, pc} + 80157ac: 08021086 .word 0x08021086 + 80157b0: 08021658 .word 0x08021658 + 80157b4: 080211ee .word 0x080211ee + +080157b8 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h>: + 80157b8: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 80157bc: 4605 mov r5, r0 + 80157be: b08f sub sp, #60 ; 0x3c + 80157c0: 460c mov r4, r1 + 80157c2: 461f mov r7, r3 + 80157c4: 2b00 cmp r3, #0 + 80157c6: d052 beq.n 801586e <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0xb6> + 80157c8: 6808 ldr r0, [r1, #0] + 80157ca: ab0a add r3, sp, #40 ; 0x28 + 80157cc: 6849 ldr r1, [r1, #4] + 80157ce: f8df 81c8 ldr.w r8, [pc, #456] ; 8015998 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x1e0> + 80157d2: f8df 91c8 ldr.w r9, [pc, #456] ; 801599c <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x1e4> + 80157d6: c303 stmia r3!, {r0, r1} + 80157d8: 6810 ldr r0, [r2, #0] + 80157da: ab0c add r3, sp, #48 ; 0x30 + 80157dc: 6851 ldr r1, [r2, #4] + 80157de: c303 stmia r3!, {r0, r1} + 80157e0: a80a add r0, sp, #40 ; 0x28 + 80157e2: f7fa fc47 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 80157e6: 4621 mov r1, r4 + 80157e8: a80c add r0, sp, #48 ; 0x30 + 80157ea: f7fa fc6b bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 80157ee: f9bd 2030 ldrsh.w r2, [sp, #48] ; 0x30 + 80157f2: f9bd 3032 ldrsh.w r3, [sp, #50] ; 0x32 + 80157f6: f8bd 102c ldrh.w r1, [sp, #44] ; 0x2c + 80157fa: f8d8 0000 ldr.w r0, [r8] + 80157fe: fb11 2103 smlabb r1, r1, r3, r2 + 8015802: f9bd 6034 ldrsh.w r6, [sp, #52] ; 0x34 + 8015806: f9bd 4036 ldrsh.w r4, [sp, #54] ; 0x36 + 801580a: eb05 0541 add.w r5, r5, r1, lsl #1 + 801580e: f8bd 1028 ldrh.w r1, [sp, #40] ; 0x28 + 8015812: 440a add r2, r1 + 8015814: f8ad 2030 strh.w r2, [sp, #48] ; 0x30 + 8015818: f8bd 202a ldrh.w r2, [sp, #42] ; 0x2a + 801581c: 4413 add r3, r2 + 801581e: f8ad 3032 strh.w r3, [sp, #50] ; 0x32 + 8015822: 6803 ldr r3, [r0, #0] + 8015824: 6b9b ldr r3, [r3, #56] ; 0x38 + 8015826: 4798 blx r3 + 8015828: 2fff cmp r7, #255 ; 0xff + 801582a: d023 beq.n 8015874 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0xbc> + 801582c: f010 0f04 tst.w r0, #4 + 8015830: f8d8 0000 ldr.w r0, [r8] + 8015834: d021 beq.n 801587a <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0xc2> + 8015836: 2100 movs r1, #0 + 8015838: f04f 0e01 mov.w lr, #1 + 801583c: f8d0 c000 ldr.w ip, [r0] + 8015840: b2a4 uxth r4, r4 + 8015842: 9106 str r1, [sp, #24] + 8015844: b2b6 uxth r6, r6 + 8015846: f8bd 3032 ldrh.w r3, [sp, #50] ; 0x32 + 801584a: f8bd 2030 ldrh.w r2, [sp, #48] ; 0x30 + 801584e: e9cd e107 strd lr, r1, [sp, #28] + 8015852: f8b9 e000 ldrh.w lr, [r9] + 8015856: 9703 str r7, [sp, #12] + 8015858: 9401 str r4, [sp, #4] + 801585a: 9600 str r6, [sp, #0] + 801585c: e9cd 1e04 strd r1, lr, [sp, #16] + 8015860: f8bd 102c ldrh.w r1, [sp, #44] ; 0x2c + 8015864: 9102 str r1, [sp, #8] + 8015866: 4629 mov r1, r5 + 8015868: f8dc 4040 ldr.w r4, [ip, #64] ; 0x40 + 801586c: 47a0 blx r4 + 801586e: b00f add sp, #60 ; 0x3c + 8015870: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 8015874: f010 0f01 tst.w r0, #1 + 8015878: e7da b.n 8015830 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x78> + 801587a: 6803 ldr r3, [r0, #0] + 801587c: 6a9b ldr r3, [r3, #40] ; 0x28 + 801587e: 4798 blx r3 + 8015880: f8b9 1000 ldrh.w r1, [r9] + 8015884: f9bd 3032 ldrsh.w r3, [sp, #50] ; 0x32 + 8015888: eb06 0c46 add.w ip, r6, r6, lsl #1 + 801588c: f9bd 2030 ldrsh.w r2, [sp, #48] ; 0x30 + 8015890: 434c muls r4, r1 + 8015892: 2fff cmp r7, #255 ; 0xff + 8015894: fb01 2303 mla r3, r1, r3, r2 + 8015898: eb04 0444 add.w r4, r4, r4, lsl #1 + 801589c: eba1 0106 sub.w r1, r1, r6 + 80158a0: eb03 0343 add.w r3, r3, r3, lsl #1 + 80158a4: eb01 0141 add.w r1, r1, r1, lsl #1 + 80158a8: 4418 add r0, r3 + 80158aa: f9bd 302c ldrsh.w r3, [sp, #44] ; 0x2c + 80158ae: eba3 0606 sub.w r6, r3, r6 + 80158b2: 4404 add r4, r0 + 80158b4: ea4f 0646 mov.w r6, r6, lsl #1 + 80158b8: d04a beq.n 8015950 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x198> + 80158ba: 43fa mvns r2, r7 + 80158bc: b2bb uxth r3, r7 + 80158be: b2d7 uxtb r7, r2 + 80158c0: 42a0 cmp r0, r4 + 80158c2: d263 bcs.n 801598c <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x1d4> + 80158c4: eb00 0e0c add.w lr, r0, ip + 80158c8: 4586 cmp lr, r0 + 80158ca: f100 0803 add.w r8, r0, #3 + 80158ce: d93a bls.n 8015946 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x18e> + 80158d0: f835 2b02 ldrh.w r2, [r5], #2 + 80158d4: f818 9c03 ldrb.w r9, [r8, #-3] + 80158d8: 00d0 lsls r0, r2, #3 + 80158da: fb19 f907 smulbb r9, r9, r7 + 80158de: b2c0 uxtb r0, r0 + 80158e0: ea40 1050 orr.w r0, r0, r0, lsr #5 + 80158e4: fb00 9003 mla r0, r0, r3, r9 + 80158e8: b280 uxth r0, r0 + 80158ea: f100 0901 add.w r9, r0, #1 + 80158ee: eb09 2010 add.w r0, r9, r0, lsr #8 + 80158f2: f818 9c02 ldrb.w r9, [r8, #-2] + 80158f6: fb19 f907 smulbb r9, r9, r7 + 80158fa: 1200 asrs r0, r0, #8 + 80158fc: f808 0c03 strb.w r0, [r8, #-3] + 8015900: 10d0 asrs r0, r2, #3 + 8015902: 1212 asrs r2, r2, #8 + 8015904: f000 00fc and.w r0, r0, #252 ; 0xfc + 8015908: f002 02f8 and.w r2, r2, #248 ; 0xf8 + 801590c: ea40 1090 orr.w r0, r0, r0, lsr #6 + 8015910: ea42 1252 orr.w r2, r2, r2, lsr #5 + 8015914: fb00 9003 mla r0, r0, r3, r9 + 8015918: b280 uxth r0, r0 + 801591a: f100 0901 add.w r9, r0, #1 + 801591e: eb09 2010 add.w r0, r9, r0, lsr #8 + 8015922: 1200 asrs r0, r0, #8 + 8015924: f808 0c02 strb.w r0, [r8, #-2] + 8015928: f818 0c01 ldrb.w r0, [r8, #-1] + 801592c: fb10 f007 smulbb r0, r0, r7 + 8015930: fb02 0203 mla r2, r2, r3, r0 + 8015934: b292 uxth r2, r2 + 8015936: 1c50 adds r0, r2, #1 + 8015938: eb00 2212 add.w r2, r0, r2, lsr #8 + 801593c: 4640 mov r0, r8 + 801593e: 1212 asrs r2, r2, #8 + 8015940: f808 2c01 strb.w r2, [r8, #-1] + 8015944: e7c0 b.n 80158c8 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x110> + 8015946: 4408 add r0, r1 + 8015948: 4435 add r5, r6 + 801594a: e7b9 b.n 80158c0 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x108> + 801594c: 4408 add r0, r1 + 801594e: 4435 add r5, r6 + 8015950: 42a0 cmp r0, r4 + 8015952: d21b bcs.n 801598c <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x1d4> + 8015954: eb00 070c add.w r7, r0, ip + 8015958: 42b8 cmp r0, r7 + 801595a: d2f7 bcs.n 801594c <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x194> + 801595c: f835 3b02 ldrh.w r3, [r5], #2 + 8015960: 3003 adds r0, #3 + 8015962: 00da lsls r2, r3, #3 + 8015964: b2d2 uxtb r2, r2 + 8015966: ea42 1252 orr.w r2, r2, r2, lsr #5 + 801596a: f800 2c03 strb.w r2, [r0, #-3] + 801596e: 10da asrs r2, r3, #3 + 8015970: 121b asrs r3, r3, #8 + 8015972: f002 02fc and.w r2, r2, #252 ; 0xfc + 8015976: f003 03f8 and.w r3, r3, #248 ; 0xf8 + 801597a: ea42 1292 orr.w r2, r2, r2, lsr #6 + 801597e: ea43 1353 orr.w r3, r3, r3, lsr #5 + 8015982: f800 2c02 strb.w r2, [r0, #-2] + 8015986: f800 3c01 strb.w r3, [r0, #-1] + 801598a: e7e5 b.n 8015958 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x1a0> + 801598c: 4b02 ldr r3, [pc, #8] ; (8015998 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0x1e0>) + 801598e: 6818 ldr r0, [r3, #0] + 8015990: 6803 ldr r3, [r0, #0] + 8015992: 6adb ldr r3, [r3, #44] ; 0x2c + 8015994: 4798 blx r3 + 8015996: e76a b.n 801586e <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h+0xb6> + 8015998: 240c3d44 .word 0x240c3d44 + 801599c: 240c3d3c .word 0x240c3d3c + +080159a0 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h>: + 80159a0: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr} + 80159a4: b08a sub sp, #40 ; 0x28 + 80159a6: 460d mov r5, r1 + 80159a8: 4604 mov r4, r0 + 80159aa: 461e mov r6, r3 + 80159ac: 6808 ldr r0, [r1, #0] + 80159ae: ab06 add r3, sp, #24 + 80159b0: 6849 ldr r1, [r1, #4] + 80159b2: 4f5d ldr r7, [pc, #372] ; (8015b28 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x188>) + 80159b4: c303 stmia r3!, {r0, r1} + 80159b6: 6810 ldr r0, [r2, #0] + 80159b8: ab08 add r3, sp, #32 + 80159ba: 6851 ldr r1, [r2, #4] + 80159bc: c303 stmia r3!, {r0, r1} + 80159be: a806 add r0, sp, #24 + 80159c0: f7fa fb58 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 80159c4: 4629 mov r1, r5 + 80159c6: a808 add r0, sp, #32 + 80159c8: f7fa fb7c bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 80159cc: f9bd 2020 ldrsh.w r2, [sp, #32] + 80159d0: f9bd 3022 ldrsh.w r3, [sp, #34] ; 0x22 + 80159d4: f8bd 101c ldrh.w r1, [sp, #28] + 80159d8: 6838 ldr r0, [r7, #0] + 80159da: fb11 2103 smlabb r1, r1, r3, r2 + 80159de: f9bd 8024 ldrsh.w r8, [sp, #36] ; 0x24 + 80159e2: f9bd 5026 ldrsh.w r5, [sp, #38] ; 0x26 + 80159e6: eb04 0481 add.w r4, r4, r1, lsl #2 + 80159ea: f8bd 1018 ldrh.w r1, [sp, #24] + 80159ee: 440a add r2, r1 + 80159f0: f8ad 2020 strh.w r2, [sp, #32] + 80159f4: f8bd 201a ldrh.w r2, [sp, #26] + 80159f8: 4413 add r3, r2 + 80159fa: f8ad 3022 strh.w r3, [sp, #34] ; 0x22 + 80159fe: 6803 ldr r3, [r0, #0] + 8015a00: 6b9b ldr r3, [r3, #56] ; 0x38 + 8015a02: 4798 blx r3 + 8015a04: 2eff cmp r6, #255 ; 0xff + 8015a06: d119 bne.n 8015a3c <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x9c> + 8015a08: f010 0f20 tst.w r0, #32 + 8015a0c: 6838 ldr r0, [r7, #0] + 8015a0e: d018 beq.n 8015a42 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0xa2> + 8015a10: b2ad uxth r5, r5 + 8015a12: 2700 movs r7, #0 + 8015a14: 6801 ldr r1, [r0, #0] + 8015a16: 9501 str r5, [sp, #4] + 8015a18: fa1f f588 uxth.w r5, r8 + 8015a1c: f8bd 3022 ldrh.w r3, [sp, #34] ; 0x22 + 8015a20: 9500 str r5, [sp, #0] + 8015a22: f8bd 2020 ldrh.w r2, [sp, #32] + 8015a26: e9cd 6703 strd r6, r7, [sp, #12] + 8015a2a: f8bd 601c ldrh.w r6, [sp, #28] + 8015a2e: 9602 str r6, [sp, #8] + 8015a30: 6d0d ldr r5, [r1, #80] ; 0x50 + 8015a32: 4621 mov r1, r4 + 8015a34: 47a8 blx r5 + 8015a36: b00a add sp, #40 ; 0x28 + 8015a38: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 8015a3c: f010 0f40 tst.w r0, #64 ; 0x40 + 8015a40: e7e4 b.n 8015a0c <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x6c> + 8015a42: 6803 ldr r3, [r0, #0] + 8015a44: 6a9b ldr r3, [r3, #40] ; 0x28 + 8015a46: 4798 blx r3 + 8015a48: 4b38 ldr r3, [pc, #224] ; (8015b2c <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x18c>) + 8015a4a: f9bd 2020 ldrsh.w r2, [sp, #32] + 8015a4e: f8b3 c000 ldrh.w ip, [r3] + 8015a52: f9bd 3022 ldrsh.w r3, [sp, #34] ; 0x22 + 8015a56: fb0c f505 mul.w r5, ip, r5 + 8015a5a: f9bd e01c ldrsh.w lr, [sp, #28] + 8015a5e: fb0c 2303 mla r3, ip, r3, r2 + 8015a62: ebac 0c08 sub.w ip, ip, r8 + 8015a66: eb05 0545 add.w r5, r5, r5, lsl #1 + 8015a6a: ebae 0e08 sub.w lr, lr, r8 + 8015a6e: eb03 0343 add.w r3, r3, r3, lsl #1 + 8015a72: eb0c 0c4c add.w ip, ip, ip, lsl #1 + 8015a76: 4418 add r0, r3 + 8015a78: ea4f 0e8e mov.w lr, lr, lsl #2 + 8015a7c: eb08 0348 add.w r3, r8, r8, lsl #1 + 8015a80: 4405 add r5, r0 + 8015a82: 42a8 cmp r0, r5 + 8015a84: d24a bcs.n 8015b1c <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x17c> + 8015a86: eb00 0803 add.w r8, r0, r3 + 8015a8a: 4540 cmp r0, r8 + 8015a8c: d243 bcs.n 8015b16 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x176> + 8015a8e: 78e2 ldrb r2, [r4, #3] + 8015a90: b15a cbz r2, 8015aaa <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x10a> + 8015a92: 2aff cmp r2, #255 ; 0xff + 8015a94: f894 9000 ldrb.w r9, [r4] + 8015a98: d10a bne.n 8015ab0 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x110> + 8015a9a: 2eff cmp r6, #255 ; 0xff + 8015a9c: d108 bne.n 8015ab0 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x110> + 8015a9e: f880 9000 strb.w r9, [r0] + 8015aa2: 7862 ldrb r2, [r4, #1] + 8015aa4: 7042 strb r2, [r0, #1] + 8015aa6: 78a2 ldrb r2, [r4, #2] + 8015aa8: 7082 strb r2, [r0, #2] + 8015aaa: 3003 adds r0, #3 + 8015aac: 3404 adds r4, #4 + 8015aae: e7ec b.n 8015a8a <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0xea> + 8015ab0: 4372 muls r2, r6 + 8015ab2: 1c51 adds r1, r2, #1 + 8015ab4: eb01 2112 add.w r1, r1, r2, lsr #8 + 8015ab8: 1209 asrs r1, r1, #8 + 8015aba: fa1f fa81 uxth.w sl, r1 + 8015abe: 43c9 mvns r1, r1 + 8015ac0: fb19 f90a smulbb r9, r9, sl + 8015ac4: b2ca uxtb r2, r1 + 8015ac6: 7801 ldrb r1, [r0, #0] + 8015ac8: fb01 9902 mla r9, r1, r2, r9 + 8015acc: fa1f f989 uxth.w r9, r9 + 8015ad0: f109 0101 add.w r1, r9, #1 + 8015ad4: eb01 2919 add.w r9, r1, r9, lsr #8 + 8015ad8: ea4f 2929 mov.w r9, r9, asr #8 + 8015adc: f880 9000 strb.w r9, [r0] + 8015ae0: f890 9001 ldrb.w r9, [r0, #1] + 8015ae4: 7861 ldrb r1, [r4, #1] + 8015ae6: fb19 f902 smulbb r9, r9, r2 + 8015aea: fb01 910a mla r1, r1, sl, r9 + 8015aee: b289 uxth r1, r1 + 8015af0: f101 0901 add.w r9, r1, #1 + 8015af4: eb09 2111 add.w r1, r9, r1, lsr #8 + 8015af8: 1209 asrs r1, r1, #8 + 8015afa: 7041 strb r1, [r0, #1] + 8015afc: 7881 ldrb r1, [r0, #2] + 8015afe: f894 9002 ldrb.w r9, [r4, #2] + 8015b02: fb11 f202 smulbb r2, r1, r2 + 8015b06: fb09 220a mla r2, r9, sl, r2 + 8015b0a: b292 uxth r2, r2 + 8015b0c: 1c51 adds r1, r2, #1 + 8015b0e: eb01 2212 add.w r2, r1, r2, lsr #8 + 8015b12: 1212 asrs r2, r2, #8 + 8015b14: e7c8 b.n 8015aa8 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x108> + 8015b16: 4460 add r0, ip + 8015b18: 4474 add r4, lr + 8015b1a: e7b2 b.n 8015a82 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0xe2> + 8015b1c: 6838 ldr r0, [r7, #0] + 8015b1e: 6803 ldr r3, [r0, #0] + 8015b20: 6adb ldr r3, [r3, #44] ; 0x2c + 8015b22: 4798 blx r3 + 8015b24: e787 b.n 8015a36 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h+0x96> + 8015b26: bf00 nop + 8015b28: 240c3d44 .word 0x240c3d44 + 8015b2c: 240c3d3c .word 0x240c3d3c + +08015b30 <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb>: + 8015b30: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr} + 8015b34: b085 sub sp, #20 + 8015b36: 4606 mov r6, r0 + 8015b38: 460c mov r4, r1 + 8015b3a: 4691 mov r9, r2 + 8015b3c: f89d 5034 ldrb.w r5, [sp, #52] ; 0x34 + 8015b40: 4698 mov r8, r3 + 8015b42: b31d cbz r5, 8015b8c <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0x5c> + 8015b44: 4608 mov r0, r1 + 8015b46: f7fd f9d3 bl 8012ef0 <_ZNK8touchgfx6Bitmap8getWidthEv> + 8015b4a: 4607 mov r7, r0 + 8015b4c: 4620 mov r0, r4 + 8015b4e: f7fd fa13 bl 8012f78 <_ZNK8touchgfx6Bitmap9getHeightEv> + 8015b52: f8ad 000e strh.w r0, [sp, #14] + 8015b56: 4620 mov r0, r4 + 8015b58: f8ad 9008 strh.w r9, [sp, #8] + 8015b5c: f8ad 800a strh.w r8, [sp, #10] + 8015b60: f8ad 700c strh.w r7, [sp, #12] + 8015b64: f7fd fad6 bl 8013114 <_ZNK8touchgfx6Bitmap9getFormatEv> + 8015b68: 280b cmp r0, #11 + 8015b6a: d838 bhi.n 8015bde <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0xae> + 8015b6c: e8df f000 tbb [pc, r0] + 8015b70: 37062920 .word 0x37062920 + 8015b74: 37373737 .word 0x37373737 + 8015b78: 11373737 .word 0x11373737 + 8015b7c: 4620 mov r0, r4 + 8015b7e: f7fd fa3f bl 8013000 <_ZNK8touchgfx6Bitmap7getDataEv> + 8015b82: 462b mov r3, r5 + 8015b84: 9a0c ldr r2, [sp, #48] ; 0x30 + 8015b86: a902 add r1, sp, #8 + 8015b88: f7ff ff0a bl 80159a0 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h> + 8015b8c: b005 add sp, #20 + 8015b8e: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc} + 8015b92: 4620 mov r0, r4 + 8015b94: f7fd fa34 bl 8013000 <_ZNK8touchgfx6Bitmap7getDataEv> + 8015b98: 4606 mov r6, r0 + 8015b9a: 4620 mov r0, r4 + 8015b9c: f7fd fa62 bl 8013064 <_ZNK8touchgfx6Bitmap12getExtraDataEv> + 8015ba0: 9500 str r5, [sp, #0] + 8015ba2: 4601 mov r1, r0 + 8015ba4: 9b0c ldr r3, [sp, #48] ; 0x30 + 8015ba6: aa02 add r2, sp, #8 + 8015ba8: 4630 mov r0, r6 + 8015baa: f7ff fde5 bl 8015778 <_ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h> + 8015bae: e7ed b.n 8015b8c <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0x5c> + 8015bb0: 4620 mov r0, r4 + 8015bb2: f7fd fa25 bl 8013000 <_ZNK8touchgfx6Bitmap7getDataEv> + 8015bb6: 462b mov r3, r5 + 8015bb8: 9a0c ldr r2, [sp, #48] ; 0x30 + 8015bba: a902 add r1, sp, #8 + 8015bbc: f7ff fdfc bl 80157b8 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h> + 8015bc0: e7e4 b.n 8015b8c <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0x5c> + 8015bc2: 6833 ldr r3, [r6, #0] + 8015bc4: 4620 mov r0, r4 + 8015bc6: 68df ldr r7, [r3, #12] + 8015bc8: f7fd fa1a bl 8013000 <_ZNK8touchgfx6Bitmap7getDataEv> + 8015bcc: 2300 movs r3, #0 + 8015bce: 4601 mov r1, r0 + 8015bd0: aa02 add r2, sp, #8 + 8015bd2: 4630 mov r0, r6 + 8015bd4: e9cd 5300 strd r5, r3, [sp] + 8015bd8: 9b0c ldr r3, [sp, #48] ; 0x30 + 8015bda: 47b8 blx r7 + 8015bdc: e7d6 b.n 8015b8c <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0x5c> + 8015bde: 4b03 ldr r3, [pc, #12] ; (8015bec <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0xbc>) + 8015be0: 2145 movs r1, #69 ; 0x45 + 8015be2: 4a03 ldr r2, [pc, #12] ; (8015bf0 <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0xc0>) + 8015be4: 4803 ldr r0, [pc, #12] ; (8015bf4 <_ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb+0xc4>) + 8015be6: f007 f8b9 bl 801cd5c <__assert_func> + 8015bea: bf00 nop + 8015bec: 0802111f .word 0x0802111f + 8015bf0: 08021763 .word 0x08021763 + 8015bf4: 080211ee .word 0x080211ee + +08015bf8 <_ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb>: + 8015bf8: b570 push {r4, r5, r6, lr} + 8015bfa: 9c04 ldr r4, [sp, #16] + 8015bfc: 4605 mov r5, r0 + 8015bfe: 4608 mov r0, r1 + 8015c00: 4619 mov r1, r3 + 8015c02: f89d 3014 ldrb.w r3, [sp, #20] + 8015c06: 2a0d cmp r2, #13 + 8015c08: d826 bhi.n 8015c58 <_ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb+0x60> + 8015c0a: e8df f002 tbb [pc, r2] + 8015c0e: 1107 .short 0x1107 + 8015c10: 1e1e1e0c .word 0x1e1e1e0c + 8015c14: 1e1e1e1e .word 0x1e1e1e1e + 8015c18: 1e1e1e1e .word 0x1e1e1e1e + 8015c1c: 4622 mov r2, r4 + 8015c1e: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 8015c22: f7ff bdc9 b.w 80157b8 <_ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h> + 8015c26: 4622 mov r2, r4 + 8015c28: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 8015c2c: f7ff beb8 b.w 80159a0 <_ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h> + 8015c30: 682a ldr r2, [r5, #0] + 8015c32: 2600 movs r6, #0 + 8015c34: e9cd 3604 strd r3, r6, [sp, #16] + 8015c38: 68d6 ldr r6, [r2, #12] + 8015c3a: 4623 mov r3, r4 + 8015c3c: 460a mov r2, r1 + 8015c3e: 4601 mov r1, r0 + 8015c40: 46b4 mov ip, r6 + 8015c42: 4628 mov r0, r5 + 8015c44: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr} + 8015c48: 4760 bx ip + 8015c4a: 4b04 ldr r3, [pc, #16] ; (8015c5c <_ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb+0x64>) + 8015c4c: f44f 71f2 mov.w r1, #484 ; 0x1e4 + 8015c50: 4a03 ldr r2, [pc, #12] ; (8015c60 <_ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb+0x68>) + 8015c52: 4804 ldr r0, [pc, #16] ; (8015c64 <_ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb+0x6c>) + 8015c54: f007 f882 bl 801cd5c <__assert_func> + 8015c58: bd70 pop {r4, r5, r6, pc} + 8015c5a: bf00 nop + 8015c5c: 080213b3 .word 0x080213b3 + 8015c60: 08021ade .word 0x08021ade + 8015c64: 080211ee .word 0x080211ee + +08015c68 <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE>: + 8015c68: b158 cbz r0, 8015c82 <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x1a> + 8015c6a: 2902 cmp r1, #2 + 8015c6c: d00f beq.n 8015c8e <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x26> + 8015c6e: 2903 cmp r1, #3 + 8015c70: d010 beq.n 8015c94 <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x2c> + 8015c72: 2901 cmp r1, #1 + 8015c74: d101 bne.n 8015c7a <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x12> + 8015c76: 2001 movs r0, #1 + 8015c78: 4770 bx lr + 8015c7a: 4b08 ldr r3, [pc, #32] ; (8015c9c <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x34>) + 8015c7c: 8819 ldrh r1, [r3, #0] + 8015c7e: 4248 negs r0, r1 + 8015c80: 4770 bx lr + 8015c82: 2902 cmp r1, #2 + 8015c84: d006 beq.n 8015c94 <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x2c> + 8015c86: 2903 cmp r1, #3 + 8015c88: d0f7 beq.n 8015c7a <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x12> + 8015c8a: 2901 cmp r1, #1 + 8015c8c: d1f3 bne.n 8015c76 <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0xe> + 8015c8e: 4b03 ldr r3, [pc, #12] ; (8015c9c <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE+0x34>) + 8015c90: 8818 ldrh r0, [r3, #0] + 8015c92: 4770 bx lr + 8015c94: f04f 30ff mov.w r0, #4294967295 + 8015c98: 4770 bx lr + 8015c9a: bf00 nop + 8015c9c: 240c3d3c .word 0x240c3d3c + +08015ca0 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE>: + 8015ca0: b170 cbz r0, 8015cc0 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x20> + 8015ca2: 2902 cmp r1, #2 + 8015ca4: d012 beq.n 8015ccc <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x2c> + 8015ca6: 2903 cmp r1, #3 + 8015ca8: d006 beq.n 8015cb8 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x18> + 8015caa: 2901 cmp r1, #1 + 8015cac: d001 beq.n 8015cb2 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x12> + 8015cae: 2001 movs r0, #1 + 8015cb0: 4770 bx lr + 8015cb2: 4b08 ldr r3, [pc, #32] ; (8015cd4 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x34>) + 8015cb4: 8818 ldrh r0, [r3, #0] + 8015cb6: 4770 bx lr + 8015cb8: 4b06 ldr r3, [pc, #24] ; (8015cd4 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x34>) + 8015cba: 8818 ldrh r0, [r3, #0] + 8015cbc: 4240 negs r0, r0 + 8015cbe: 4770 bx lr + 8015cc0: 2902 cmp r1, #2 + 8015cc2: d0f9 beq.n 8015cb8 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x18> + 8015cc4: 2903 cmp r1, #3 + 8015cc6: d0f2 beq.n 8015cae <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0xe> + 8015cc8: 2901 cmp r1, #1 + 8015cca: d1f2 bne.n 8015cb2 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE+0x12> + 8015ccc: f04f 30ff mov.w r0, #4294967295 + 8015cd0: 4770 bx lr + 8015cd2: bf00 nop + 8015cd4: 240c3d3c .word 0x240c3d3c + +08015cd8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE>: + 8015cd8: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8015cdc: b097 sub sp, #92 ; 0x5c + 8015cde: 910b str r1, [sp, #44] ; 0x2c + 8015ce0: a912 add r1, sp, #72 ; 0x48 + 8015ce2: f9bd 6080 ldrsh.w r6, [sp, #128] ; 0x80 + 8015ce6: f8bd 7088 ldrh.w r7, [sp, #136] ; 0x88 + 8015cea: f8bd 408c ldrh.w r4, [sp, #140] ; 0x8c + 8015cee: f89d 80a4 ldrb.w r8, [sp, #164] ; 0xa4 + 8015cf2: f89d 90ac ldrb.w r9, [sp, #172] ; 0xac + 8015cf6: e881 000c stmia.w r1, {r2, r3} + 8015cfa: f9bd 3084 ldrsh.w r3, [sp, #132] ; 0x84 + 8015cfe: 930a str r3, [sp, #40] ; 0x28 + 8015d00: f89d 309c ldrb.w r3, [sp, #156] ; 0x9c + 8015d04: e9dd 2124 ldrd r2, r1, [sp, #144] ; 0x90 + 8015d08: 9311 str r3, [sp, #68] ; 0x44 + 8015d0a: f89d 30a8 ldrb.w r3, [sp, #168] ; 0xa8 + 8015d0e: 798d ldrb r5, [r1, #6] + 8015d10: 930c str r3, [sp, #48] ; 0x30 + 8015d12: 7b4b ldrb r3, [r1, #13] + 8015d14: 0158 lsls r0, r3, #5 + 8015d16: f400 7080 and.w r0, r0, #256 ; 0x100 + 8015d1a: 4328 orrs r0, r5 + 8015d1c: 9009 str r0, [sp, #36] ; 0x24 + 8015d1e: f000 817d beq.w 801601c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x344> + 8015d22: 011b lsls r3, r3, #4 + 8015d24: 79c8 ldrb r0, [r1, #7] + 8015d26: f403 7380 and.w r3, r3, #256 ; 0x100 + 8015d2a: 4303 orrs r3, r0 + 8015d2c: 930e str r3, [sp, #56] ; 0x38 + 8015d2e: f000 8175 beq.w 801601c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x344> + 8015d32: f991 3009 ldrsb.w r3, [r1, #9] + 8015d36: b29b uxth r3, r3 + 8015d38: 2f00 cmp r7, #0 + 8015d3a: f000 8117 beq.w 8015f6c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x294> + 8015d3e: 1aff subs r7, r7, r3 + 8015d40: b2bf uxth r7, r7 + 8015d42: 043b lsls r3, r7, #16 + 8015d44: d502 bpl.n 8015d4c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x74> + 8015d46: 1bf6 subs r6, r6, r7 + 8015d48: 2700 movs r7, #0 + 8015d4a: b236 sxth r6, r6 + 8015d4c: f9b2 1000 ldrsh.w r1, [r2] + 8015d50: a812 add r0, sp, #72 ; 0x48 + 8015d52: f8b2 a002 ldrh.w sl, [r2, #2] + 8015d56: 428e cmp r6, r1 + 8015d58: b28b uxth r3, r1 + 8015d5a: f8bd 5024 ldrh.w r5, [sp, #36] ; 0x24 + 8015d5e: bfbf itttt lt + 8015d60: 18ff addlt r7, r7, r3 + 8015d62: 1bbe sublt r6, r7, r6 + 8015d64: b2b7 uxthlt r7, r6 + 8015d66: 460e movlt r6, r1 + 8015d68: 8891 ldrh r1, [r2, #4] + 8015d6a: 440b add r3, r1 + 8015d6c: 4631 mov r1, r6 + 8015d6e: b21b sxth r3, r3 + 8015d70: 9310 str r3, [sp, #64] ; 0x40 + 8015d72: 88d3 ldrh r3, [r2, #6] + 8015d74: 9a0a ldr r2, [sp, #40] ; 0x28 + 8015d76: 449a add sl, r3 + 8015d78: fa0f f38a sxth.w r3, sl + 8015d7c: f8bd a038 ldrh.w sl, [sp, #56] ; 0x38 + 8015d80: 930f str r3, [sp, #60] ; 0x3c + 8015d82: 4bb6 ldr r3, [pc, #728] ; (801605c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x384>) + 8015d84: f893 b000 ldrb.w fp, [r3] + 8015d88: f10b 3cff add.w ip, fp, #4294967295 + 8015d8c: f1dc 0300 rsbs r3, ip, #0 + 8015d90: eb43 030c adc.w r3, r3, ip + 8015d94: 930d str r3, [sp, #52] ; 0x34 + 8015d96: 464b mov r3, r9 + 8015d98: f7f9 fff0 bl 800fd7c <_ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE> + 8015d9c: 4631 mov r1, r6 + 8015d9e: f8ad 0054 strh.w r0, [sp, #84] ; 0x54 + 8015da2: 464b mov r3, r9 + 8015da4: 9a0a ldr r2, [sp, #40] ; 0x28 + 8015da6: a812 add r0, sp, #72 ; 0x48 + 8015da8: f7fa f800 bl 800fdac <_ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE> + 8015dac: a916 add r1, sp, #88 ; 0x58 + 8015dae: f821 0d02 strh.w r0, [r1, #-2]! + 8015db2: a815 add r0, sp, #84 ; 0x54 + 8015db4: f7fa f91c bl 800fff0 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_> + 8015db8: f1b9 0f00 cmp.w r9, #0 + 8015dbc: f040 80d9 bne.w 8015f72 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x29a> + 8015dc0: f1bb 0f01 cmp.w fp, #1 + 8015dc4: f040 80dd bne.w 8015f82 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x2aa> + 8015dc8: 9b11 ldr r3, [sp, #68] ; 0x44 + 8015dca: b153 cbz r3, 8015de2 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x10a> + 8015dcc: 2508 movs r5, #8 + 8015dce: 9a09 ldr r2, [sp, #36] ; 0x24 + 8015dd0: fb95 f3f8 sdiv r3, r5, r8 + 8015dd4: 1e5d subs r5, r3, #1 + 8015dd6: 4415 add r5, r2 + 8015dd8: fb95 f5f3 sdiv r5, r5, r3 + 8015ddc: fb15 f503 smulbb r5, r5, r3 + 8015de0: b2ad uxth r5, r5 + 8015de2: b907 cbnz r7, 8015de6 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x10e> + 8015de4: b16c cbz r4, 8015e02 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x12a> + 8015de6: fb04 7305 mla r3, r4, r5, r7 + 8015dea: 9a26 ldr r2, [sp, #152] ; 0x98 + 8015dec: ebaa 0a04 sub.w sl, sl, r4 + 8015df0: fb08 f303 mul.w r3, r8, r3 + 8015df4: fa1f fa8a uxth.w sl, sl + 8015df8: eb02 02d3 add.w r2, r2, r3, lsr #3 + 8015dfc: f003 0407 and.w r4, r3, #7 + 8015e00: 9226 str r2, [sp, #152] ; 0x98 + 8015e02: 4649 mov r1, r9 + 8015e04: 980d ldr r0, [sp, #52] ; 0x34 + 8015e06: f7ff ff2f bl 8015c68 <_ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE> + 8015e0a: 4649 mov r1, r9 + 8015e0c: 4683 mov fp, r0 + 8015e0e: 980d ldr r0, [sp, #52] ; 0x34 + 8015e10: f7ff ff46 bl 8015ca0 <_ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE> + 8015e14: 9b0f ldr r3, [sp, #60] ; 0x3c + 8015e16: 9a0a ldr r2, [sp, #40] ; 0x28 + 8015e18: 4681 mov r9, r0 + 8015e1a: 1a9b subs r3, r3, r2 + 8015e1c: 459a cmp sl, r3 + 8015e1e: bfa8 it ge + 8015e20: 469a movge sl, r3 + 8015e22: f1ba 0f00 cmp.w sl, #0 + 8015e26: f340 80f9 ble.w 801601c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x344> + 8015e2a: 1bf6 subs r6, r6, r7 + 8015e2c: 9b10 ldr r3, [sp, #64] ; 0x40 + 8015e2e: 1b9e subs r6, r3, r6 + 8015e30: 9b09 ldr r3, [sp, #36] ; 0x24 + 8015e32: 429e cmp r6, r3 + 8015e34: bfd4 ite le + 8015e36: ebc7 0706 rsble r7, r7, r6 + 8015e3a: ebc7 0703 rsbgt r7, r7, r3 + 8015e3e: 2f00 cmp r7, #0 + 8015e40: f340 80ec ble.w 801601c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x344> + 8015e44: 1bed subs r5, r5, r7 + 8015e46: fb08 f305 mul.w r3, r8, r5 + 8015e4a: 930d str r3, [sp, #52] ; 0x34 + 8015e4c: 9b28 ldr r3, [sp, #160] ; 0xa0 + 8015e4e: f3c3 4307 ubfx r3, r3, #16, #8 + 8015e52: 930e str r3, [sp, #56] ; 0x38 + 8015e54: 9b28 ldr r3, [sp, #160] ; 0xa0 + 8015e56: f3c3 2307 ubfx r3, r3, #8, #8 + 8015e5a: 930f str r3, [sp, #60] ; 0x3c + 8015e5c: 9b28 ldr r3, [sp, #160] ; 0xa0 + 8015e5e: b2db uxtb r3, r3 + 8015e60: 9310 str r3, [sp, #64] ; 0x40 + 8015e62: 9b0b ldr r3, [sp, #44] ; 0x2c + 8015e64: 2b00 cmp r3, #0 + 8015e66: f040 80de bne.w 8016026 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x34e> + 8015e6a: 4b7d ldr r3, [pc, #500] ; (8016060 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x388>) + 8015e6c: 6818 ldr r0, [r3, #0] + 8015e6e: 6803 ldr r3, [r0, #0] + 8015e70: 6a9b ldr r3, [r3, #40] ; 0x28 + 8015e72: 4798 blx r3 + 8015e74: 2301 movs r3, #1 + 8015e76: 4a7b ldr r2, [pc, #492] ; (8016064 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x38c>) + 8015e78: eb0b 064b add.w r6, fp, fp, lsl #1 + 8015e7c: fb07 9b1b mls fp, r7, fp, r9 + 8015e80: fa03 f308 lsl.w r3, r3, r8 + 8015e84: 8811 ldrh r1, [r2, #0] + 8015e86: f9bd 2054 ldrsh.w r2, [sp, #84] ; 0x54 + 8015e8a: eb0b 0b4b add.w fp, fp, fp, lsl #1 + 8015e8e: 3b01 subs r3, #1 + 8015e90: fb06 bb07 mla fp, r6, r7, fp + 8015e94: b2db uxtb r3, r3 + 8015e96: 930a str r3, [sp, #40] ; 0x28 + 8015e98: f9bd 3056 ldrsh.w r3, [sp, #86] ; 0x56 + 8015e9c: fb01 2303 mla r3, r1, r3, r2 + 8015ea0: eb03 0343 add.w r3, r3, r3, lsl #1 + 8015ea4: 18c3 adds r3, r0, r3 + 8015ea6: 9309 str r3, [sp, #36] ; 0x24 + 8015ea8: 9b26 ldr r3, [sp, #152] ; 0x98 + 8015eaa: 781a ldrb r2, [r3, #0] + 8015eac: 4122 asrs r2, r4 + 8015eae: b2d2 uxtb r2, r2 + 8015eb0: f11a 3aff adds.w sl, sl, #4294967295 + 8015eb4: f0c0 80d8 bcc.w 8016068 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x390> + 8015eb8: 46be mov lr, r7 + 8015eba: 9909 ldr r1, [sp, #36] ; 0x24 + 8015ebc: f11e 3eff adds.w lr, lr, #4294967295 + 8015ec0: f0c0 80ba bcc.w 8016038 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x360> + 8015ec4: 9b0a ldr r3, [sp, #40] ; 0x28 + 8015ec6: 4013 ands r3, r2 + 8015ec8: d041 beq.n 8015f4e <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x276> + 8015eca: 20ff movs r0, #255 ; 0xff + 8015ecc: 9d0a ldr r5, [sp, #40] ; 0x28 + 8015ece: fb90 f5f5 sdiv r5, r0, r5 + 8015ed2: 436b muls r3, r5 + 8015ed4: 2bfe cmp r3, #254 ; 0xfe + 8015ed6: dd03 ble.n 8015ee0 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x208> + 8015ed8: 9d0c ldr r5, [sp, #48] ; 0x30 + 8015eda: 4285 cmp r5, r0 + 8015edc: f000 80a5 beq.w 801602a <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x352> + 8015ee0: 9d0c ldr r5, [sp, #48] ; 0x30 + 8015ee2: 9810 ldr r0, [sp, #64] ; 0x40 + 8015ee4: fb15 f303 smulbb r3, r5, r3 + 8015ee8: b29b uxth r3, r3 + 8015eea: 1c5d adds r5, r3, #1 + 8015eec: eb05 2313 add.w r3, r5, r3, lsr #8 + 8015ef0: 780d ldrb r5, [r1, #0] + 8015ef2: f3c3 2307 ubfx r3, r3, #8, #8 + 8015ef6: fa1f fc83 uxth.w ip, r3 + 8015efa: 43db mvns r3, r3 + 8015efc: fb10 f90c smulbb r9, r0, ip + 8015f00: b2db uxtb r3, r3 + 8015f02: 980f ldr r0, [sp, #60] ; 0x3c + 8015f04: fb05 9503 mla r5, r5, r3, r9 + 8015f08: b2ad uxth r5, r5 + 8015f0a: f105 0901 add.w r9, r5, #1 + 8015f0e: eb09 2515 add.w r5, r9, r5, lsr #8 + 8015f12: fb10 f90c smulbb r9, r0, ip + 8015f16: 980e ldr r0, [sp, #56] ; 0x38 + 8015f18: 122d asrs r5, r5, #8 + 8015f1a: fb10 fc0c smulbb ip, r0, ip + 8015f1e: 700d strb r5, [r1, #0] + 8015f20: 784d ldrb r5, [r1, #1] + 8015f22: fb05 9503 mla r5, r5, r3, r9 + 8015f26: b2ad uxth r5, r5 + 8015f28: f105 0901 add.w r9, r5, #1 + 8015f2c: eb09 2515 add.w r5, r9, r5, lsr #8 + 8015f30: 122d asrs r5, r5, #8 + 8015f32: 704d strb r5, [r1, #1] + 8015f34: 788d ldrb r5, [r1, #2] + 8015f36: fb05 cc03 mla ip, r5, r3, ip + 8015f3a: fa1f fc8c uxth.w ip, ip + 8015f3e: f10c 0301 add.w r3, ip, #1 + 8015f42: eb03 2c1c add.w ip, r3, ip, lsr #8 + 8015f46: ea4f 2c2c mov.w ip, ip, asr #8 + 8015f4a: f881 c002 strb.w ip, [r1, #2] + 8015f4e: 4444 add r4, r8 + 8015f50: 4431 add r1, r6 + 8015f52: b2a4 uxth r4, r4 + 8015f54: 2c07 cmp r4, #7 + 8015f56: bf89 itett hi + 8015f58: 9b26 ldrhi r3, [sp, #152] ; 0x98 + 8015f5a: fa42 f208 asrls.w r2, r2, r8 + 8015f5e: 2400 movhi r4, #0 + 8015f60: 785a ldrbhi r2, [r3, #1] + 8015f62: bf8a itet hi + 8015f64: 3301 addhi r3, #1 + 8015f66: b2d2 uxtbls r2, r2 + 8015f68: 9326 strhi r3, [sp, #152] ; 0x98 + 8015f6a: e7a7 b.n 8015ebc <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x1e4> + 8015f6c: 441e add r6, r3 + 8015f6e: b236 sxth r6, r6 + 8015f70: e6ec b.n 8015d4c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x74> + 8015f72: f1b9 0f01 cmp.w r9, #1 + 8015f76: f47f af27 bne.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8015f7a: f1bb 0f01 cmp.w fp, #1 + 8015f7e: f47f af23 bne.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8015f82: f8df b0dc ldr.w fp, [pc, #220] ; 8016060 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x388> + 8015f86: f8db 0000 ldr.w r0, [fp] + 8015f8a: 6803 ldr r3, [r0, #0] + 8015f8c: 6b9b ldr r3, [r3, #56] ; 0x38 + 8015f8e: 4798 blx r3 + 8015f90: f410 7380 ands.w r3, r0, #256 ; 0x100 + 8015f94: 465a mov r2, fp + 8015f96: d006 beq.n 8015fa6 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x2ce> + 8015f98: f1b8 0f04 cmp.w r8, #4 + 8015f9c: d141 bne.n 8016022 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x34a> + 8015f9e: 9b11 ldr r3, [sp, #68] ; 0x44 + 8015fa0: 3300 adds r3, #0 + 8015fa2: bf18 it ne + 8015fa4: 2301 movne r3, #1 + 8015fa6: 0580 lsls r0, r0, #22 + 8015fa8: d567 bpl.n 801607a <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x3a2> + 8015faa: f1b8 0f08 cmp.w r8, #8 + 8015fae: d164 bne.n 801607a <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x3a2> + 8015fb0: 2b00 cmp r3, #0 + 8015fb2: bf0c ite eq + 8015fb4: f44f 7100 moveq.w r1, #512 ; 0x200 + 8015fb8: f44f 7180 movne.w r1, #256 ; 0x100 + 8015fbc: 2f00 cmp r7, #0 + 8015fbe: f47f af03 bne.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8015fc2: 2c00 cmp r4, #0 + 8015fc4: f47f af00 bne.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8015fc8: 9b09 ldr r3, [sp, #36] ; 0x24 + 8015fca: 9810 ldr r0, [sp, #64] ; 0x40 + 8015fcc: 18f3 adds r3, r6, r3 + 8015fce: 4283 cmp r3, r0 + 8015fd0: f73f aefa bgt.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8015fd4: 980a ldr r0, [sp, #40] ; 0x28 + 8015fd6: 9b0e ldr r3, [sp, #56] ; 0x38 + 8015fd8: 4403 add r3, r0 + 8015fda: 980f ldr r0, [sp, #60] ; 0x3c + 8015fdc: 4283 cmp r3, r0 + 8015fde: f73f aef3 bgt.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8015fe2: f1b8 0f08 cmp.w r8, #8 + 8015fe6: 6810 ldr r0, [r2, #0] + 8015fe8: f04f 0600 mov.w r6, #0 + 8015fec: f8bd 3056 ldrh.w r3, [sp, #86] ; 0x56 + 8015ff0: bf18 it ne + 8015ff2: 3501 addne r5, #1 + 8015ff4: 6804 ldr r4, [r0, #0] + 8015ff6: f8bd 2054 ldrh.w r2, [sp, #84] ; 0x54 + 8015ffa: bf18 it ne + 8015ffc: f025 0501 bicne.w r5, r5, #1 + 8016000: e9cd 1605 strd r1, r6, [sp, #20] + 8016004: 990c ldr r1, [sp, #48] ; 0x30 + 8016006: bf18 it ne + 8016008: b2ad uxthne r5, r5 + 801600a: 9104 str r1, [sp, #16] + 801600c: 9928 ldr r1, [sp, #160] ; 0xa0 + 801600e: e9cd 5a00 strd r5, sl, [sp] + 8016012: e9cd 5102 strd r5, r1, [sp, #8] + 8016016: 9926 ldr r1, [sp, #152] ; 0x98 + 8016018: 6d64 ldr r4, [r4, #84] ; 0x54 + 801601a: 47a0 blx r4 + 801601c: b017 add sp, #92 ; 0x5c + 801601e: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8016022: 2300 movs r3, #0 + 8016024: e7bf b.n 8015fa6 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x2ce> + 8016026: 980b ldr r0, [sp, #44] ; 0x2c + 8016028: e724 b.n 8015e74 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x19c> + 801602a: 9b10 ldr r3, [sp, #64] ; 0x40 + 801602c: 700b strb r3, [r1, #0] + 801602e: 9b0f ldr r3, [sp, #60] ; 0x3c + 8016030: 704b strb r3, [r1, #1] + 8016032: 9b0e ldr r3, [sp, #56] ; 0x38 + 8016034: 708b strb r3, [r1, #2] + 8016036: e78a b.n 8015f4e <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x276> + 8016038: 9b0d ldr r3, [sp, #52] ; 0x34 + 801603a: b153 cbz r3, 8016052 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x37a> + 801603c: 441c add r4, r3 + 801603e: 9b26 ldr r3, [sp, #152] ; 0x98 + 8016040: b2a4 uxth r4, r4 + 8016042: eb03 03d4 add.w r3, r3, r4, lsr #3 + 8016046: f004 0407 and.w r4, r4, #7 + 801604a: 781a ldrb r2, [r3, #0] + 801604c: 9326 str r3, [sp, #152] ; 0x98 + 801604e: 4122 asrs r2, r4 + 8016050: b2d2 uxtb r2, r2 + 8016052: 9b09 ldr r3, [sp, #36] ; 0x24 + 8016054: 445b add r3, fp + 8016056: 9309 str r3, [sp, #36] ; 0x24 + 8016058: e72a b.n 8015eb0 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x1d8> + 801605a: bf00 nop + 801605c: 240c3d3a .word 0x240c3d3a + 8016060: 240c3d44 .word 0x240c3d44 + 8016064: 240c3d3c .word 0x240c3d3c + 8016068: 9b0b ldr r3, [sp, #44] ; 0x2c + 801606a: 2b00 cmp r3, #0 + 801606c: d1d6 bne.n 801601c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x344> + 801606e: 4b06 ldr r3, [pc, #24] ; (8016088 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x3b0>) + 8016070: 6818 ldr r0, [r3, #0] + 8016072: 6803 ldr r3, [r0, #0] + 8016074: 6adb ldr r3, [r3, #44] ; 0x2c + 8016076: 4798 blx r3 + 8016078: e7d0 b.n 801601c <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x344> + 801607a: 2b00 cmp r3, #0 + 801607c: f43f aea4 beq.w 8015dc8 <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0xf0> + 8016080: f44f 7180 mov.w r1, #256 ; 0x100 + 8016084: e79a b.n 8015fbc <_ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE+0x2e4> + 8016086: bf00 nop + 8016088: 240c3d44 .word 0x240c3d44 + +0801608c <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv>: + 801608c: b538 push {r3, r4, r5, lr} + 801608e: 4c15 ldr r4, [pc, #84] ; (80160e4 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x58>) + 8016090: 4605 mov r5, r0 + 8016092: 7823 ldrb r3, [r4, #0] + 8016094: f3bf 8f5b dmb ish + 8016098: 07da lsls r2, r3, #31 + 801609a: d40b bmi.n 80160b4 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x28> + 801609c: 4620 mov r0, r4 + 801609e: f006 fe30 bl 801cd02 <__cxa_guard_acquire> + 80160a2: b138 cbz r0, 80160b4 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x28> + 80160a4: 4620 mov r0, r4 + 80160a6: f006 fe38 bl 801cd1a <__cxa_guard_release> + 80160aa: 4a0f ldr r2, [pc, #60] ; (80160e8 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x5c>) + 80160ac: 490f ldr r1, [pc, #60] ; (80160ec <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x60>) + 80160ae: 4810 ldr r0, [pc, #64] ; (80160f0 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x64>) + 80160b0: f006 fe20 bl 801ccf4 <__aeabi_atexit> + 80160b4: 4c0f ldr r4, [pc, #60] ; (80160f4 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x68>) + 80160b6: 7823 ldrb r3, [r4, #0] + 80160b8: f3bf 8f5b dmb ish + 80160bc: 07db lsls r3, r3, #31 + 80160be: d40b bmi.n 80160d8 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x4c> + 80160c0: 4620 mov r0, r4 + 80160c2: f006 fe1e bl 801cd02 <__cxa_guard_acquire> + 80160c6: b138 cbz r0, 80160d8 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x4c> + 80160c8: 4620 mov r0, r4 + 80160ca: f006 fe26 bl 801cd1a <__cxa_guard_release> + 80160ce: 4a06 ldr r2, [pc, #24] ; (80160e8 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x5c>) + 80160d0: 4909 ldr r1, [pc, #36] ; (80160f8 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x6c>) + 80160d2: 480a ldr r0, [pc, #40] ; (80160fc <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x70>) + 80160d4: f006 fe0e bl 801ccf4 <__aeabi_atexit> + 80160d8: 4b05 ldr r3, [pc, #20] ; (80160f0 <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x64>) + 80160da: 612b str r3, [r5, #16] + 80160dc: 4b07 ldr r3, [pc, #28] ; (80160fc <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv+0x70>) + 80160de: 616b str r3, [r5, #20] + 80160e0: bd38 pop {r3, r4, r5, pc} + 80160e2: bf00 nop + 80160e4: 240c3e30 .word 0x240c3e30 + 80160e8: 24000000 .word 0x24000000 + 80160ec: 080149d7 .word 0x080149d7 + 80160f0: 24000064 .word 0x24000064 + 80160f4: 240c3e34 .word 0x240c3e34 + 80160f8: 080149d5 .word 0x080149d5 + 80160fc: 24000068 .word 0x24000068 + +08016100 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv>: + 8016100: b538 push {r3, r4, r5, lr} + 8016102: 4c15 ldr r4, [pc, #84] ; (8016158 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x58>) + 8016104: 4605 mov r5, r0 + 8016106: 7823 ldrb r3, [r4, #0] + 8016108: f3bf 8f5b dmb ish + 801610c: 07da lsls r2, r3, #31 + 801610e: d40b bmi.n 8016128 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x28> + 8016110: 4620 mov r0, r4 + 8016112: f006 fdf6 bl 801cd02 <__cxa_guard_acquire> + 8016116: b138 cbz r0, 8016128 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x28> + 8016118: 4620 mov r0, r4 + 801611a: f006 fdfe bl 801cd1a <__cxa_guard_release> + 801611e: 4a0f ldr r2, [pc, #60] ; (801615c <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x5c>) + 8016120: 490f ldr r1, [pc, #60] ; (8016160 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x60>) + 8016122: 4810 ldr r0, [pc, #64] ; (8016164 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x64>) + 8016124: f006 fde6 bl 801ccf4 <__aeabi_atexit> + 8016128: 4c0f ldr r4, [pc, #60] ; (8016168 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x68>) + 801612a: 7823 ldrb r3, [r4, #0] + 801612c: f3bf 8f5b dmb ish + 8016130: 07db lsls r3, r3, #31 + 8016132: d40b bmi.n 801614c <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x4c> + 8016134: 4620 mov r0, r4 + 8016136: f006 fde4 bl 801cd02 <__cxa_guard_acquire> + 801613a: b138 cbz r0, 801614c <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x4c> + 801613c: 4620 mov r0, r4 + 801613e: f006 fdec bl 801cd1a <__cxa_guard_release> + 8016142: 4a06 ldr r2, [pc, #24] ; (801615c <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x5c>) + 8016144: 4909 ldr r1, [pc, #36] ; (801616c <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x6c>) + 8016146: 480a ldr r0, [pc, #40] ; (8016170 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x70>) + 8016148: f006 fdd4 bl 801ccf4 <__aeabi_atexit> + 801614c: 4b05 ldr r3, [pc, #20] ; (8016164 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x64>) + 801614e: 60ab str r3, [r5, #8] + 8016150: 4b07 ldr r3, [pc, #28] ; (8016170 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv+0x70>) + 8016152: 60eb str r3, [r5, #12] + 8016154: bd38 pop {r3, r4, r5, pc} + 8016156: bf00 nop + 8016158: 240c3e10 .word 0x240c3e10 + 801615c: 24000000 .word 0x24000000 + 8016160: 080149db .word 0x080149db + 8016164: 24000044 .word 0x24000044 + 8016168: 240c3e14 .word 0x240c3e14 + 801616c: 080149d9 .word 0x080149d9 + 8016170: 24000048 .word 0x24000048 + +08016174 <_ZN8touchgfx8LCD24bpp28enableTextureMapperL8_RGB888Ev>: + 8016174: b510 push {r4, lr} + 8016176: 4604 mov r4, r0 + 8016178: f7ff ff88 bl 801608c <_ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv> + 801617c: 4620 mov r0, r4 + 801617e: e8bd 4010 ldmia.w sp!, {r4, lr} + 8016182: f7ff bfbd b.w 8016100 <_ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv> + ... + +08016188 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv>: + 8016188: b538 push {r3, r4, r5, lr} + 801618a: 4c15 ldr r4, [pc, #84] ; (80161e0 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x58>) + 801618c: 4605 mov r5, r0 + 801618e: 7823 ldrb r3, [r4, #0] + 8016190: f3bf 8f5b dmb ish + 8016194: 07da lsls r2, r3, #31 + 8016196: d40b bmi.n 80161b0 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x28> + 8016198: 4620 mov r0, r4 + 801619a: f006 fdb2 bl 801cd02 <__cxa_guard_acquire> + 801619e: b138 cbz r0, 80161b0 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x28> + 80161a0: 4620 mov r0, r4 + 80161a2: f006 fdba bl 801cd1a <__cxa_guard_release> + 80161a6: 4a0f ldr r2, [pc, #60] ; (80161e4 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x5c>) + 80161a8: 490f ldr r1, [pc, #60] ; (80161e8 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x60>) + 80161aa: 4810 ldr r0, [pc, #64] ; (80161ec <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x64>) + 80161ac: f006 fda2 bl 801ccf4 <__aeabi_atexit> + 80161b0: 4c0f ldr r4, [pc, #60] ; (80161f0 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x68>) + 80161b2: 7823 ldrb r3, [r4, #0] + 80161b4: f3bf 8f5b dmb ish + 80161b8: 07db lsls r3, r3, #31 + 80161ba: d40b bmi.n 80161d4 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x4c> + 80161bc: 4620 mov r0, r4 + 80161be: f006 fda0 bl 801cd02 <__cxa_guard_acquire> + 80161c2: b138 cbz r0, 80161d4 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x4c> + 80161c4: 4620 mov r0, r4 + 80161c6: f006 fda8 bl 801cd1a <__cxa_guard_release> + 80161ca: 4a06 ldr r2, [pc, #24] ; (80161e4 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x5c>) + 80161cc: 4909 ldr r1, [pc, #36] ; (80161f4 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x6c>) + 80161ce: 480a ldr r0, [pc, #40] ; (80161f8 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x70>) + 80161d0: f006 fd90 bl 801ccf4 <__aeabi_atexit> + 80161d4: 4b05 ldr r3, [pc, #20] ; (80161ec <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x64>) + 80161d6: 622b str r3, [r5, #32] + 80161d8: 4b07 ldr r3, [pc, #28] ; (80161f8 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv+0x70>) + 80161da: 626b str r3, [r5, #36] ; 0x24 + 80161dc: bd38 pop {r3, r4, r5, pc} + 80161de: bf00 nop + 80161e0: 240c3e38 .word 0x240c3e38 + 80161e4: 24000000 .word 0x24000000 + 80161e8: 080149cf .word 0x080149cf + 80161ec: 2400006c .word 0x2400006c + 80161f0: 240c3e3c .word 0x240c3e3c + 80161f4: 080149cd .word 0x080149cd + 80161f8: 24000070 .word 0x24000070 + +080161fc <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv>: + 80161fc: b538 push {r3, r4, r5, lr} + 80161fe: 4c15 ldr r4, [pc, #84] ; (8016254 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x58>) + 8016200: 4605 mov r5, r0 + 8016202: 7823 ldrb r3, [r4, #0] + 8016204: f3bf 8f5b dmb ish + 8016208: 07da lsls r2, r3, #31 + 801620a: d40b bmi.n 8016224 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x28> + 801620c: 4620 mov r0, r4 + 801620e: f006 fd78 bl 801cd02 <__cxa_guard_acquire> + 8016212: b138 cbz r0, 8016224 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x28> + 8016214: 4620 mov r0, r4 + 8016216: f006 fd80 bl 801cd1a <__cxa_guard_release> + 801621a: 4a0f ldr r2, [pc, #60] ; (8016258 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x5c>) + 801621c: 490f ldr r1, [pc, #60] ; (801625c <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x60>) + 801621e: 4810 ldr r0, [pc, #64] ; (8016260 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x64>) + 8016220: f006 fd68 bl 801ccf4 <__aeabi_atexit> + 8016224: 4c0f ldr r4, [pc, #60] ; (8016264 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x68>) + 8016226: 7823 ldrb r3, [r4, #0] + 8016228: f3bf 8f5b dmb ish + 801622c: 07db lsls r3, r3, #31 + 801622e: d40b bmi.n 8016248 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x4c> + 8016230: 4620 mov r0, r4 + 8016232: f006 fd66 bl 801cd02 <__cxa_guard_acquire> + 8016236: b138 cbz r0, 8016248 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x4c> + 8016238: 4620 mov r0, r4 + 801623a: f006 fd6e bl 801cd1a <__cxa_guard_release> + 801623e: 4a06 ldr r2, [pc, #24] ; (8016258 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x5c>) + 8016240: 4909 ldr r1, [pc, #36] ; (8016268 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x6c>) + 8016242: 480a ldr r0, [pc, #40] ; (801626c <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x70>) + 8016244: f006 fd56 bl 801ccf4 <__aeabi_atexit> + 8016248: 4b05 ldr r3, [pc, #20] ; (8016260 <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x64>) + 801624a: 61ab str r3, [r5, #24] + 801624c: 4b07 ldr r3, [pc, #28] ; (801626c <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv+0x70>) + 801624e: 61eb str r3, [r5, #28] + 8016250: bd38 pop {r3, r4, r5, pc} + 8016252: bf00 nop + 8016254: 240c3e18 .word 0x240c3e18 + 8016258: 24000000 .word 0x24000000 + 801625c: 080149d3 .word 0x080149d3 + 8016260: 2400004c .word 0x2400004c + 8016264: 240c3e1c .word 0x240c3e1c + 8016268: 080149d1 .word 0x080149d1 + 801626c: 24000050 .word 0x24000050 + +08016270 <_ZN8touchgfx8LCD24bpp30enableTextureMapperL8_ARGB8888Ev>: + 8016270: b510 push {r4, lr} + 8016272: 4604 mov r4, r0 + 8016274: f7ff ff88 bl 8016188 <_ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv> + 8016278: 4620 mov r0, r4 + 801627a: e8bd 4010 ldmia.w sp!, {r4, lr} + 801627e: f7ff bfbd b.w 80161fc <_ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv> + ... + +08016284 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv>: + 8016284: b538 push {r3, r4, r5, lr} + 8016286: 4c15 ldr r4, [pc, #84] ; (80162dc <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x58>) + 8016288: 4605 mov r5, r0 + 801628a: 7823 ldrb r3, [r4, #0] + 801628c: f3bf 8f5b dmb ish + 8016290: 07da lsls r2, r3, #31 + 8016292: d40b bmi.n 80162ac <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x28> + 8016294: 4620 mov r0, r4 + 8016296: f006 fd34 bl 801cd02 <__cxa_guard_acquire> + 801629a: b138 cbz r0, 80162ac <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x28> + 801629c: 4620 mov r0, r4 + 801629e: f006 fd3c bl 801cd1a <__cxa_guard_release> + 80162a2: 4a0f ldr r2, [pc, #60] ; (80162e0 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x5c>) + 80162a4: 490f ldr r1, [pc, #60] ; (80162e4 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x60>) + 80162a6: 4810 ldr r0, [pc, #64] ; (80162e8 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x64>) + 80162a8: f006 fd24 bl 801ccf4 <__aeabi_atexit> + 80162ac: 4c0f ldr r4, [pc, #60] ; (80162ec <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x68>) + 80162ae: 7823 ldrb r3, [r4, #0] + 80162b0: f3bf 8f5b dmb ish + 80162b4: 07db lsls r3, r3, #31 + 80162b6: d40b bmi.n 80162d0 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x4c> + 80162b8: 4620 mov r0, r4 + 80162ba: f006 fd22 bl 801cd02 <__cxa_guard_acquire> + 80162be: b138 cbz r0, 80162d0 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x4c> + 80162c0: 4620 mov r0, r4 + 80162c2: f006 fd2a bl 801cd1a <__cxa_guard_release> + 80162c6: 4a06 ldr r2, [pc, #24] ; (80162e0 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x5c>) + 80162c8: 4909 ldr r1, [pc, #36] ; (80162f0 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x6c>) + 80162ca: 480a ldr r0, [pc, #40] ; (80162f4 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x70>) + 80162cc: f006 fd12 bl 801ccf4 <__aeabi_atexit> + 80162d0: 4b05 ldr r3, [pc, #20] ; (80162e8 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x64>) + 80162d2: 632b str r3, [r5, #48] ; 0x30 + 80162d4: 4b07 ldr r3, [pc, #28] ; (80162f4 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv+0x70>) + 80162d6: 636b str r3, [r5, #52] ; 0x34 + 80162d8: bd38 pop {r3, r4, r5, pc} + 80162da: bf00 nop + 80162dc: 240c3e20 .word 0x240c3e20 + 80162e0: 24000000 .word 0x24000000 + 80162e4: 080149c7 .word 0x080149c7 + 80162e8: 24000054 .word 0x24000054 + 80162ec: 240c3e24 .word 0x240c3e24 + 80162f0: 080149c5 .word 0x080149c5 + 80162f4: 24000058 .word 0x24000058 + +080162f8 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv>: + 80162f8: b538 push {r3, r4, r5, lr} + 80162fa: 4c15 ldr r4, [pc, #84] ; (8016350 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x58>) + 80162fc: 4605 mov r5, r0 + 80162fe: 7823 ldrb r3, [r4, #0] + 8016300: f3bf 8f5b dmb ish + 8016304: 07da lsls r2, r3, #31 + 8016306: d40b bmi.n 8016320 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x28> + 8016308: 4620 mov r0, r4 + 801630a: f006 fcfa bl 801cd02 <__cxa_guard_acquire> + 801630e: b138 cbz r0, 8016320 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x28> + 8016310: 4620 mov r0, r4 + 8016312: f006 fd02 bl 801cd1a <__cxa_guard_release> + 8016316: 4a0f ldr r2, [pc, #60] ; (8016354 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x5c>) + 8016318: 490f ldr r1, [pc, #60] ; (8016358 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x60>) + 801631a: 4810 ldr r0, [pc, #64] ; (801635c <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x64>) + 801631c: f006 fcea bl 801ccf4 <__aeabi_atexit> + 8016320: 4c0f ldr r4, [pc, #60] ; (8016360 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x68>) + 8016322: 7823 ldrb r3, [r4, #0] + 8016324: f3bf 8f5b dmb ish + 8016328: 07db lsls r3, r3, #31 + 801632a: d40b bmi.n 8016344 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x4c> + 801632c: 4620 mov r0, r4 + 801632e: f006 fce8 bl 801cd02 <__cxa_guard_acquire> + 8016332: b138 cbz r0, 8016344 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x4c> + 8016334: 4620 mov r0, r4 + 8016336: f006 fcf0 bl 801cd1a <__cxa_guard_release> + 801633a: 4a06 ldr r2, [pc, #24] ; (8016354 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x5c>) + 801633c: 4909 ldr r1, [pc, #36] ; (8016364 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x6c>) + 801633e: 480a ldr r0, [pc, #40] ; (8016368 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x70>) + 8016340: f006 fcd8 bl 801ccf4 <__aeabi_atexit> + 8016344: 4b05 ldr r3, [pc, #20] ; (801635c <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x64>) + 8016346: 62ab str r3, [r5, #40] ; 0x28 + 8016348: 4b07 ldr r3, [pc, #28] ; (8016368 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv+0x70>) + 801634a: 62eb str r3, [r5, #44] ; 0x2c + 801634c: bd38 pop {r3, r4, r5, pc} + 801634e: bf00 nop + 8016350: 240c3df8 .word 0x240c3df8 + 8016354: 24000000 .word 0x24000000 + 8016358: 080149cb .word 0x080149cb + 801635c: 2400002c .word 0x2400002c + 8016360: 240c3dfc .word 0x240c3dfc + 8016364: 080149c9 .word 0x080149c9 + 8016368: 24000030 .word 0x24000030 + +0801636c <_ZN8touchgfx8LCD24bpp25enableTextureMapperRGB888Ev>: + 801636c: b510 push {r4, lr} + 801636e: 4604 mov r4, r0 + 8016370: f7ff ff88 bl 8016284 <_ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv> + 8016374: 4620 mov r0, r4 + 8016376: e8bd 4010 ldmia.w sp!, {r4, lr} + 801637a: f7ff bfbd b.w 80162f8 <_ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv> + ... + +08016380 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv>: + 8016380: b538 push {r3, r4, r5, lr} + 8016382: 4c15 ldr r4, [pc, #84] ; (80163d8 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x58>) + 8016384: 4605 mov r5, r0 + 8016386: 7823 ldrb r3, [r4, #0] + 8016388: f3bf 8f5b dmb ish + 801638c: 07da lsls r2, r3, #31 + 801638e: d40b bmi.n 80163a8 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x28> + 8016390: 4620 mov r0, r4 + 8016392: f006 fcb6 bl 801cd02 <__cxa_guard_acquire> + 8016396: b138 cbz r0, 80163a8 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x28> + 8016398: 4620 mov r0, r4 + 801639a: f006 fcbe bl 801cd1a <__cxa_guard_release> + 801639e: 4a0f ldr r2, [pc, #60] ; (80163dc <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x5c>) + 80163a0: 490f ldr r1, [pc, #60] ; (80163e0 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x60>) + 80163a2: 4810 ldr r0, [pc, #64] ; (80163e4 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x64>) + 80163a4: f006 fca6 bl 801ccf4 <__aeabi_atexit> + 80163a8: 4c0f ldr r4, [pc, #60] ; (80163e8 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x68>) + 80163aa: 7823 ldrb r3, [r4, #0] + 80163ac: f3bf 8f5b dmb ish + 80163b0: 07db lsls r3, r3, #31 + 80163b2: d40b bmi.n 80163cc <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x4c> + 80163b4: 4620 mov r0, r4 + 80163b6: f006 fca4 bl 801cd02 <__cxa_guard_acquire> + 80163ba: b138 cbz r0, 80163cc <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x4c> + 80163bc: 4620 mov r0, r4 + 80163be: f006 fcac bl 801cd1a <__cxa_guard_release> + 80163c2: 4a06 ldr r2, [pc, #24] ; (80163dc <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x5c>) + 80163c4: 4909 ldr r1, [pc, #36] ; (80163ec <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x6c>) + 80163c6: 480a ldr r0, [pc, #40] ; (80163f0 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x70>) + 80163c8: f006 fc94 bl 801ccf4 <__aeabi_atexit> + 80163cc: 4b05 ldr r3, [pc, #20] ; (80163e4 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x64>) + 80163ce: 642b str r3, [r5, #64] ; 0x40 + 80163d0: 4b07 ldr r3, [pc, #28] ; (80163f0 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv+0x70>) + 80163d2: 646b str r3, [r5, #68] ; 0x44 + 80163d4: bd38 pop {r3, r4, r5, pc} + 80163d6: bf00 nop + 80163d8: 240c3e28 .word 0x240c3e28 + 80163dc: 24000000 .word 0x24000000 + 80163e0: 080149bf .word 0x080149bf + 80163e4: 2400005c .word 0x2400005c + 80163e8: 240c3e2c .word 0x240c3e2c + 80163ec: 080149bd .word 0x080149bd + 80163f0: 24000060 .word 0x24000060 + +080163f4 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv>: + 80163f4: b538 push {r3, r4, r5, lr} + 80163f6: 4c15 ldr r4, [pc, #84] ; (801644c <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x58>) + 80163f8: 4605 mov r5, r0 + 80163fa: 7823 ldrb r3, [r4, #0] + 80163fc: f3bf 8f5b dmb ish + 8016400: 07da lsls r2, r3, #31 + 8016402: d40b bmi.n 801641c <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x28> + 8016404: 4620 mov r0, r4 + 8016406: f006 fc7c bl 801cd02 <__cxa_guard_acquire> + 801640a: b138 cbz r0, 801641c <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x28> + 801640c: 4620 mov r0, r4 + 801640e: f006 fc84 bl 801cd1a <__cxa_guard_release> + 8016412: 4a0f ldr r2, [pc, #60] ; (8016450 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x5c>) + 8016414: 490f ldr r1, [pc, #60] ; (8016454 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x60>) + 8016416: 4810 ldr r0, [pc, #64] ; (8016458 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x64>) + 8016418: f006 fc6c bl 801ccf4 <__aeabi_atexit> + 801641c: 4c0f ldr r4, [pc, #60] ; (801645c <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x68>) + 801641e: 7823 ldrb r3, [r4, #0] + 8016420: f3bf 8f5b dmb ish + 8016424: 07db lsls r3, r3, #31 + 8016426: d40b bmi.n 8016440 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x4c> + 8016428: 4620 mov r0, r4 + 801642a: f006 fc6a bl 801cd02 <__cxa_guard_acquire> + 801642e: b138 cbz r0, 8016440 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x4c> + 8016430: 4620 mov r0, r4 + 8016432: f006 fc72 bl 801cd1a <__cxa_guard_release> + 8016436: 4a06 ldr r2, [pc, #24] ; (8016450 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x5c>) + 8016438: 4909 ldr r1, [pc, #36] ; (8016460 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x6c>) + 801643a: 480a ldr r0, [pc, #40] ; (8016464 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x70>) + 801643c: f006 fc5a bl 801ccf4 <__aeabi_atexit> + 8016440: 4b05 ldr r3, [pc, #20] ; (8016458 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x64>) + 8016442: 63ab str r3, [r5, #56] ; 0x38 + 8016444: 4b07 ldr r3, [pc, #28] ; (8016464 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv+0x70>) + 8016446: 63eb str r3, [r5, #60] ; 0x3c + 8016448: bd38 pop {r3, r4, r5, pc} + 801644a: bf00 nop + 801644c: 240c3e08 .word 0x240c3e08 + 8016450: 24000000 .word 0x24000000 + 8016454: 080149c3 .word 0x080149c3 + 8016458: 2400003c .word 0x2400003c + 801645c: 240c3e0c .word 0x240c3e0c + 8016460: 080149c1 .word 0x080149c1 + 8016464: 24000040 .word 0x24000040 + +08016468 <_ZN8touchgfx8LCD24bpp27enableTextureMapperARGB8888Ev>: + 8016468: b510 push {r4, lr} + 801646a: 4604 mov r4, r0 + 801646c: f7ff ff88 bl 8016380 <_ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv> + 8016470: 4620 mov r0, r4 + 8016472: e8bd 4010 ldmia.w sp!, {r4, lr} + 8016476: f7ff bfbd b.w 80163f4 <_ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv> + ... + +0801647c <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv>: + 801647c: b538 push {r3, r4, r5, lr} + 801647e: 4c15 ldr r4, [pc, #84] ; (80164d4 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x58>) + 8016480: 4605 mov r5, r0 + 8016482: 7823 ldrb r3, [r4, #0] + 8016484: f3bf 8f5b dmb ish + 8016488: 07da lsls r2, r3, #31 + 801648a: d40b bmi.n 80164a4 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x28> + 801648c: 4620 mov r0, r4 + 801648e: f006 fc38 bl 801cd02 <__cxa_guard_acquire> + 8016492: b138 cbz r0, 80164a4 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x28> + 8016494: 4620 mov r0, r4 + 8016496: f006 fc40 bl 801cd1a <__cxa_guard_release> + 801649a: 4a0f ldr r2, [pc, #60] ; (80164d8 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x5c>) + 801649c: 490f ldr r1, [pc, #60] ; (80164dc <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x60>) + 801649e: 4810 ldr r0, [pc, #64] ; (80164e0 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x64>) + 80164a0: f006 fc28 bl 801ccf4 <__aeabi_atexit> + 80164a4: 4c0f ldr r4, [pc, #60] ; (80164e4 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x68>) + 80164a6: 7823 ldrb r3, [r4, #0] + 80164a8: f3bf 8f5b dmb ish + 80164ac: 07db lsls r3, r3, #31 + 80164ae: d40b bmi.n 80164c8 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x4c> + 80164b0: 4620 mov r0, r4 + 80164b2: f006 fc26 bl 801cd02 <__cxa_guard_acquire> + 80164b6: b138 cbz r0, 80164c8 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x4c> + 80164b8: 4620 mov r0, r4 + 80164ba: f006 fc2e bl 801cd1a <__cxa_guard_release> + 80164be: 4a06 ldr r2, [pc, #24] ; (80164d8 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x5c>) + 80164c0: 4909 ldr r1, [pc, #36] ; (80164e8 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x6c>) + 80164c2: 480a ldr r0, [pc, #40] ; (80164ec <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x70>) + 80164c4: f006 fc16 bl 801ccf4 <__aeabi_atexit> + 80164c8: 4b05 ldr r3, [pc, #20] ; (80164e0 <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x64>) + 80164ca: 652b str r3, [r5, #80] ; 0x50 + 80164cc: 4b07 ldr r3, [pc, #28] ; (80164ec <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv+0x70>) + 80164ce: 656b str r3, [r5, #84] ; 0x54 + 80164d0: bd38 pop {r3, r4, r5, pc} + 80164d2: bf00 nop + 80164d4: 240c3e00 .word 0x240c3e00 + 80164d8: 24000000 .word 0x24000000 + 80164dc: 080149b7 .word 0x080149b7 + 80164e0: 24000034 .word 0x24000034 + 80164e4: 240c3e04 .word 0x240c3e04 + 80164e8: 080149b5 .word 0x080149b5 + 80164ec: 24000038 .word 0x24000038 + +080164f0 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv>: + 80164f0: b538 push {r3, r4, r5, lr} + 80164f2: 4c15 ldr r4, [pc, #84] ; (8016548 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x58>) + 80164f4: 4605 mov r5, r0 + 80164f6: 7823 ldrb r3, [r4, #0] + 80164f8: f3bf 8f5b dmb ish + 80164fc: 07da lsls r2, r3, #31 + 80164fe: d40b bmi.n 8016518 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x28> + 8016500: 4620 mov r0, r4 + 8016502: f006 fbfe bl 801cd02 <__cxa_guard_acquire> + 8016506: b138 cbz r0, 8016518 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x28> + 8016508: 4620 mov r0, r4 + 801650a: f006 fc06 bl 801cd1a <__cxa_guard_release> + 801650e: 4a0f ldr r2, [pc, #60] ; (801654c <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x5c>) + 8016510: 490f ldr r1, [pc, #60] ; (8016550 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x60>) + 8016512: 4810 ldr r0, [pc, #64] ; (8016554 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x64>) + 8016514: f006 fbee bl 801ccf4 <__aeabi_atexit> + 8016518: 4c0f ldr r4, [pc, #60] ; (8016558 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x68>) + 801651a: 7823 ldrb r3, [r4, #0] + 801651c: f3bf 8f5b dmb ish + 8016520: 07db lsls r3, r3, #31 + 8016522: d40b bmi.n 801653c <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x4c> + 8016524: 4620 mov r0, r4 + 8016526: f006 fbec bl 801cd02 <__cxa_guard_acquire> + 801652a: b138 cbz r0, 801653c <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x4c> + 801652c: 4620 mov r0, r4 + 801652e: f006 fbf4 bl 801cd1a <__cxa_guard_release> + 8016532: 4a06 ldr r2, [pc, #24] ; (801654c <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x5c>) + 8016534: 4909 ldr r1, [pc, #36] ; (801655c <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x6c>) + 8016536: 480a ldr r0, [pc, #40] ; (8016560 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x70>) + 8016538: f006 fbdc bl 801ccf4 <__aeabi_atexit> + 801653c: 4b05 ldr r3, [pc, #20] ; (8016554 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x64>) + 801653e: 64ab str r3, [r5, #72] ; 0x48 + 8016540: 4b07 ldr r3, [pc, #28] ; (8016560 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv+0x70>) + 8016542: 64eb str r3, [r5, #76] ; 0x4c + 8016544: bd38 pop {r3, r4, r5, pc} + 8016546: bf00 nop + 8016548: 240c3df0 .word 0x240c3df0 + 801654c: 24000000 .word 0x24000000 + 8016550: 080149bb .word 0x080149bb + 8016554: 24000024 .word 0x24000024 + 8016558: 240c3df4 .word 0x240c3df4 + 801655c: 080149b9 .word 0x080149b9 + 8016560: 24000028 .word 0x24000028 + +08016564 <_ZN8touchgfx8LCD24bpp21enableTextureMapperA4Ev>: + 8016564: b510 push {r4, lr} + 8016566: 4604 mov r4, r0 + 8016568: f7ff ff88 bl 801647c <_ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv> + 801656c: 4620 mov r0, r4 + 801656e: e8bd 4010 ldmia.w sp!, {r4, lr} + 8016572: f7ff bfbd b.w 80164f0 <_ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv> + +08016576 <_ZN8touchgfx8LCD24bpp22enableTextureMapperAllEv>: + 8016576: b510 push {r4, lr} + 8016578: 4604 mov r4, r0 + 801657a: f7ff fff3 bl 8016564 <_ZN8touchgfx8LCD24bpp21enableTextureMapperA4Ev> + 801657e: 4620 mov r0, r4 + 8016580: f7ff ff72 bl 8016468 <_ZN8touchgfx8LCD24bpp27enableTextureMapperARGB8888Ev> + 8016584: 4620 mov r0, r4 + 8016586: f7ff fe73 bl 8016270 <_ZN8touchgfx8LCD24bpp30enableTextureMapperL8_ARGB8888Ev> + 801658a: 4620 mov r0, r4 + 801658c: f7ff fdf2 bl 8016174 <_ZN8touchgfx8LCD24bpp28enableTextureMapperL8_RGB888Ev> + 8016590: 4620 mov r0, r4 + 8016592: e8bd 4010 ldmia.w sp!, {r4, lr} + 8016596: f7ff bee9 b.w 801636c <_ZN8touchgfx8LCD24bpp25enableTextureMapperRGB888Ev> + ... + +0801659c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh>: + 801659c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80165a0: b087 sub sp, #28 + 80165a2: 7888 ldrb r0, [r1, #2] + 80165a4: 4616 mov r6, r2 + 80165a6: 9001 str r0, [sp, #4] + 80165a8: 7848 ldrb r0, [r1, #1] + 80165aa: 9100 str r1, [sp, #0] + 80165ac: 9002 str r0, [sp, #8] + 80165ae: 7808 ldrb r0, [r1, #0] + 80165b0: 9901 ldr r1, [sp, #4] + 80165b2: 9003 str r0, [sp, #12] + 80165b4: 9802 ldr r0, [sp, #8] + 80165b6: f9bd e040 ldrsh.w lr, [sp, #64] ; 0x40 + 80165ba: 0200 lsls r0, r0, #8 + 80165bc: f9bd 9044 ldrsh.w r9, [sp, #68] ; 0x44 + 80165c0: f89d 2050 ldrb.w r2, [sp, #80] ; 0x50 + 80165c4: ea40 4001 orr.w r0, r0, r1, lsl #16 + 80165c8: 9903 ldr r1, [sp, #12] + 80165ca: f89d 4054 ldrb.w r4, [sp, #84] ; 0x54 + 80165ce: 4308 orrs r0, r1 + 80165d0: f89d 7058 ldrb.w r7, [sp, #88] ; 0x58 + 80165d4: e9dd c512 ldrd ip, r5, [sp, #72] ; 0x48 + 80165d8: 9005 str r0, [sp, #20] + 80165da: fb05 ca0e mla sl, r5, lr, ip + 80165de: 2d00 cmp r5, #0 + 80165e0: eb06 080a add.w r8, r6, sl + 80165e4: db4a blt.n 801667c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xe0> + 80165e6: 45a9 cmp r9, r5 + 80165e8: dd48 ble.n 801667c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xe0> + 80165ea: f1bc 0f00 cmp.w ip, #0 + 80165ee: db43 blt.n 8016678 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xdc> + 80165f0: 45e6 cmp lr, ip + 80165f2: dd41 ble.n 8016678 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xdc> + 80165f4: f816 600a ldrb.w r6, [r6, sl] + 80165f8: eb06 0646 add.w r6, r6, r6, lsl #1 + 80165fc: 441e add r6, r3 + 80165fe: f11c 0001 adds.w r0, ip, #1 + 8016602: d43e bmi.n 8016682 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xe6> + 8016604: 4586 cmp lr, r0 + 8016606: dd3c ble.n 8016682 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xe6> + 8016608: 2a00 cmp r2, #0 + 801660a: d03a beq.n 8016682 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xe6> + 801660c: f898 0001 ldrb.w r0, [r8, #1] + 8016610: eb00 0040 add.w r0, r0, r0, lsl #1 + 8016614: 4418 add r0, r3 + 8016616: 3501 adds r5, #1 + 8016618: d437 bmi.n 801668a <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xee> + 801661a: 45a9 cmp r9, r5 + 801661c: dd35 ble.n 801668a <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xee> + 801661e: b3a4 cbz r4, 801668a <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xee> + 8016620: f1bc 0f00 cmp.w ip, #0 + 8016624: db2f blt.n 8016686 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xea> + 8016626: 45e6 cmp lr, ip + 8016628: dd2d ble.n 8016686 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xea> + 801662a: f818 500e ldrb.w r5, [r8, lr] + 801662e: eb05 0545 add.w r5, r5, r5, lsl #1 + 8016632: 441d add r5, r3 + 8016634: f11c 0c01 adds.w ip, ip, #1 + 8016638: d42a bmi.n 8016690 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xf4> + 801663a: 45e6 cmp lr, ip + 801663c: dd28 ble.n 8016690 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xf4> + 801663e: b33a cbz r2, 8016690 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xf4> + 8016640: 44c6 add lr, r8 + 8016642: f89e c001 ldrb.w ip, [lr, #1] + 8016646: eb0c 0c4c add.w ip, ip, ip, lsl #1 + 801664a: 4463 add r3, ip + 801664c: ea6f 0c07 mvn.w ip, r7 + 8016650: 2a0f cmp r2, #15 + 8016652: f896 a000 ldrb.w sl, [r6] + 8016656: fa5f fc8c uxtb.w ip, ip + 801665a: f890 b000 ldrb.w fp, [r0] + 801665e: f895 9000 ldrb.w r9, [r5] + 8016662: 7819 ldrb r1, [r3, #0] + 8016664: d801 bhi.n 801666a <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xce> + 8016666: 2c0f cmp r4, #15 + 8016668: d914 bls.n 8016694 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xf8> + 801666a: 4b40 ldr r3, [pc, #256] ; (801676c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x1d0>) + 801666c: f240 115b movw r1, #347 ; 0x15b + 8016670: 4a3f ldr r2, [pc, #252] ; (8016770 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x1d4>) + 8016672: 4840 ldr r0, [pc, #256] ; (8016774 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x1d8>) + 8016674: f006 fb72 bl 801cd5c <__assert_func> + 8016678: ae05 add r6, sp, #20 + 801667a: e7c0 b.n 80165fe <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x62> + 801667c: a805 add r0, sp, #20 + 801667e: 4606 mov r6, r0 + 8016680: e7c9 b.n 8016616 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x7a> + 8016682: a805 add r0, sp, #20 + 8016684: e7c7 b.n 8016616 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x7a> + 8016686: ad05 add r5, sp, #20 + 8016688: e7d4 b.n 8016634 <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0x98> + 801668a: ab05 add r3, sp, #20 + 801668c: 461d mov r5, r3 + 801668e: e7dd b.n 801664c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xb0> + 8016690: ab05 add r3, sp, #20 + 8016692: e7db b.n 801664c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh+0xb0> + 8016694: b292 uxth r2, r2 + 8016696: b2a4 uxth r4, r4 + 8016698: fa1f fc8c uxth.w ip, ip + 801669c: fb02 f804 mul.w r8, r2, r4 + 80166a0: 0112 lsls r2, r2, #4 + 80166a2: b2bf uxth r7, r7 + 80166a4: ebc8 1404 rsb r4, r8, r4, lsl #4 + 80166a8: f5c2 7e80 rsb lr, r2, #256 ; 0x100 + 80166ac: eba2 0208 sub.w r2, r2, r8 + 80166b0: b2a4 uxth r4, r4 + 80166b2: b292 uxth r2, r2 + 80166b4: ebae 0e04 sub.w lr, lr, r4 + 80166b8: fb02 fb0b mul.w fp, r2, fp + 80166bc: fa1f fe8e uxth.w lr, lr + 80166c0: fb0e ba0a mla sl, lr, sl, fp + 80166c4: fb04 aa09 mla sl, r4, r9, sl + 80166c8: fb08 aa01 mla sl, r8, r1, sl + 80166cc: 9903 ldr r1, [sp, #12] + 80166ce: fb11 f90c smulbb r9, r1, ip + 80166d2: f3ca 2a07 ubfx sl, sl, #8, #8 + 80166d6: 9900 ldr r1, [sp, #0] + 80166d8: fb0a 9a07 mla sl, sl, r7, r9 + 80166dc: fa1f fa8a uxth.w sl, sl + 80166e0: f10a 0901 add.w r9, sl, #1 + 80166e4: eb09 2a1a add.w sl, r9, sl, lsr #8 + 80166e8: ea4f 2a2a mov.w sl, sl, asr #8 + 80166ec: f881 a000 strb.w sl, [r1] + 80166f0: f890 a001 ldrb.w sl, [r0, #1] + 80166f4: f896 9001 ldrb.w r9, [r6, #1] + 80166f8: fb02 fa0a mul.w sl, r2, sl + 80166fc: 9902 ldr r1, [sp, #8] + 80166fe: fb0e aa09 mla sl, lr, r9, sl + 8016702: f895 9001 ldrb.w r9, [r5, #1] + 8016706: fb04 aa09 mla sl, r4, r9, sl + 801670a: f893 9001 ldrb.w r9, [r3, #1] + 801670e: fb08 a909 mla r9, r8, r9, sl + 8016712: fb11 fa0c smulbb sl, r1, ip + 8016716: 9900 ldr r1, [sp, #0] + 8016718: f3c9 2907 ubfx r9, r9, #8, #8 + 801671c: fb09 a907 mla r9, r9, r7, sl + 8016720: fa1f f989 uxth.w r9, r9 + 8016724: f109 0a01 add.w sl, r9, #1 + 8016728: eb0a 2919 add.w r9, sl, r9, lsr #8 + 801672c: ea4f 2929 mov.w r9, r9, asr #8 + 8016730: f881 9001 strb.w r9, [r1, #1] + 8016734: 7880 ldrb r0, [r0, #2] + 8016736: 78b6 ldrb r6, [r6, #2] + 8016738: 4342 muls r2, r0 + 801673a: 78a8 ldrb r0, [r5, #2] + 801673c: 789b ldrb r3, [r3, #2] + 801673e: fb0e 2206 mla r2, lr, r6, r2 + 8016742: fb04 2400 mla r4, r4, r0, r2 + 8016746: fb08 4803 mla r8, r8, r3, r4 + 801674a: 9b01 ldr r3, [sp, #4] + 801674c: fb13 fc0c smulbb ip, r3, ip + 8016750: f3c8 2807 ubfx r8, r8, #8, #8 + 8016754: fb08 c707 mla r7, r8, r7, ip + 8016758: b2bf uxth r7, r7 + 801675a: f107 0c01 add.w ip, r7, #1 + 801675e: eb0c 2717 add.w r7, ip, r7, lsr #8 + 8016762: 123f asrs r7, r7, #8 + 8016764: 708f strb r7, [r1, #2] + 8016766: b007 add sp, #28 + 8016768: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801676c: 0802145d .word 0x0802145d + 8016770: 08021872 .word 0x08021872 + 8016774: 0802142a .word 0x0802142a + +08016778 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8016778: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801677c: ed2d 8b08 vpush {d8-d11} + 8016780: b093 sub sp, #76 ; 0x4c + 8016782: eeb0 aa40 vmov.f32 s20, s0 + 8016786: eef0 9a60 vmov.f32 s19, s1 + 801678a: 9210 str r2, [sp, #64] ; 0x40 + 801678c: eeb0 9a41 vmov.f32 s18, s2 + 8016790: 9a29 ldr r2, [sp, #164] ; 0xa4 + 8016792: eeb0 8a62 vmov.f32 s16, s5 + 8016796: 9309 str r3, [sp, #36] ; 0x24 + 8016798: eef0 8a43 vmov.f32 s17, s6 + 801679c: f89d 30b4 ldrb.w r3, [sp, #180] ; 0xb4 + 80167a0: eef0 ba44 vmov.f32 s23, s8 + 80167a4: 9011 str r0, [sp, #68] ; 0x44 + 80167a6: eeb0 ba64 vmov.f32 s22, s9 + 80167aa: 930e str r3, [sp, #56] ; 0x38 + 80167ac: eef0 aa45 vmov.f32 s21, s10 + 80167b0: 6850 ldr r0, [r2, #4] + 80167b2: 910d str r1, [sp, #52] ; 0x34 + 80167b4: 6812 ldr r2, [r2, #0] + 80167b6: e9dd 132a ldrd r1, r3, [sp, #168] ; 0xa8 + 80167ba: fb00 1303 mla r3, r0, r3, r1 + 80167be: eb03 0343 add.w r3, r3, r3, lsl #1 + 80167c2: 18d3 adds r3, r2, r3 + 80167c4: 930a str r3, [sp, #40] ; 0x28 + 80167c6: 9b2c ldr r3, [sp, #176] ; 0xb0 + 80167c8: 681b ldr r3, [r3, #0] + 80167ca: 930c str r3, [sp, #48] ; 0x30 + 80167cc: 9b2c ldr r3, [sp, #176] ; 0xb0 + 80167ce: 685c ldr r4, [r3, #4] + 80167d0: 9b0e ldr r3, [sp, #56] ; 0x38 + 80167d2: 3404 adds r4, #4 + 80167d4: 43db mvns r3, r3 + 80167d6: b2db uxtb r3, r3 + 80167d8: 930b str r3, [sp, #44] ; 0x2c + 80167da: 9b0d ldr r3, [sp, #52] ; 0x34 + 80167dc: 2b00 cmp r3, #0 + 80167de: dc03 bgt.n 80167e8 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 80167e0: 9b10 ldr r3, [sp, #64] ; 0x40 + 80167e2: 2b00 cmp r3, #0 + 80167e4: f340 8250 ble.w 8016c88 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x510> + 80167e8: 9b2c ldr r3, [sp, #176] ; 0xb0 + 80167ea: f9b3 1008 ldrsh.w r1, [r3, #8] + 80167ee: f9b3 200c ldrsh.w r2, [r3, #12] + 80167f2: 1e48 subs r0, r1, #1 + 80167f4: 1e55 subs r5, r2, #1 + 80167f6: 9b09 ldr r3, [sp, #36] ; 0x24 + 80167f8: 2b00 cmp r3, #0 + 80167fa: f340 80ee ble.w 80169da <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x262> + 80167fe: 9e25 ldr r6, [sp, #148] ; 0x94 + 8016800: 9b26 ldr r3, [sp, #152] ; 0x98 + 8016802: 1436 asrs r6, r6, #16 + 8016804: ea4f 4323 mov.w r3, r3, asr #16 + 8016808: d406 bmi.n 8016818 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 801680a: 4286 cmp r6, r0 + 801680c: da04 bge.n 8016818 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 801680e: 2b00 cmp r3, #0 + 8016810: db02 blt.n 8016818 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 8016812: 42ab cmp r3, r5 + 8016814: f2c0 80e2 blt.w 80169dc <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x264> + 8016818: 3601 adds r6, #1 + 801681a: f100 80cf bmi.w 80169bc <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x244> + 801681e: 42b1 cmp r1, r6 + 8016820: f2c0 80cc blt.w 80169bc <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x244> + 8016824: 3301 adds r3, #1 + 8016826: f100 80c9 bmi.w 80169bc <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x244> + 801682a: 429a cmp r2, r3 + 801682c: f2c0 80c6 blt.w 80169bc <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x244> + 8016830: e9dd b609 ldrd fp, r6, [sp, #36] ; 0x24 + 8016834: f1bb 0f00 cmp.w fp, #0 + 8016838: f340 80f1 ble.w 8016a1e <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a6> + 801683c: 9b26 ldr r3, [sp, #152] ; 0x98 + 801683e: 9a26 ldr r2, [sp, #152] ; 0x98 + 8016840: 982c ldr r0, [sp, #176] ; 0xb0 + 8016842: 141d asrs r5, r3, #16 + 8016844: 9b25 ldr r3, [sp, #148] ; 0x94 + 8016846: f3c2 3103 ubfx r1, r2, #12, #4 + 801684a: 68c7 ldr r7, [r0, #12] + 801684c: 9a2c ldr r2, [sp, #176] ; 0xb0 + 801684e: 1418 asrs r0, r3, #16 + 8016850: f3c3 3803 ubfx r8, r3, #12, #4 + 8016854: 6892 ldr r2, [r2, #8] + 8016856: f100 8137 bmi.w 8016ac8 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x350> + 801685a: f102 3cff add.w ip, r2, #4294967295 + 801685e: 4560 cmp r0, ip + 8016860: f280 8132 bge.w 8016ac8 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x350> + 8016864: 2d00 cmp r5, #0 + 8016866: f2c0 812f blt.w 8016ac8 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x350> + 801686a: f107 3cff add.w ip, r7, #4294967295 + 801686e: 4565 cmp r5, ip + 8016870: f280 812a bge.w 8016ac8 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x350> + 8016874: b212 sxth r2, r2 + 8016876: 9f0c ldr r7, [sp, #48] ; 0x30 + 8016878: fb05 0002 mla r0, r5, r2, r0 + 801687c: 9d0c ldr r5, [sp, #48] ; 0x30 + 801687e: f817 c000 ldrb.w ip, [r7, r0] + 8016882: 4405 add r5, r0 + 8016884: eb0c 0c4c add.w ip, ip, ip, lsl #1 + 8016888: eb04 0e0c add.w lr, r4, ip + 801688c: f1b8 0f00 cmp.w r8, #0 + 8016890: f000 810c beq.w 8016aac <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x334> + 8016894: 786f ldrb r7, [r5, #1] + 8016896: eb07 0747 add.w r7, r7, r7, lsl #1 + 801689a: 4427 add r7, r4 + 801689c: 2900 cmp r1, #0 + 801689e: f000 810d beq.w 8016abc <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x344> + 80168a2: 18a8 adds r0, r5, r2 + 80168a4: 5caa ldrb r2, [r5, r2] + 80168a6: 7840 ldrb r0, [r0, #1] + 80168a8: eb02 0242 add.w r2, r2, r2, lsl #1 + 80168ac: eb00 0040 add.w r0, r0, r0, lsl #1 + 80168b0: 4422 add r2, r4 + 80168b2: 4420 add r0, r4 + 80168b4: fa1f f388 uxth.w r3, r8 + 80168b8: f814 a00c ldrb.w sl, [r4, ip] + 80168bc: b289 uxth r1, r1 + 80168be: f897 c000 ldrb.w ip, [r7] + 80168c2: f8bd 5038 ldrh.w r5, [sp, #56] ; 0x38 + 80168c6: fb03 f901 mul.w r9, r3, r1 + 80168ca: 011b lsls r3, r3, #4 + 80168cc: ebc9 1101 rsb r1, r9, r1, lsl #4 + 80168d0: f5c3 7880 rsb r8, r3, #256 ; 0x100 + 80168d4: eba3 0309 sub.w r3, r3, r9 + 80168d8: b289 uxth r1, r1 + 80168da: b29b uxth r3, r3 + 80168dc: eba8 0801 sub.w r8, r8, r1 + 80168e0: fb03 fc0c mul.w ip, r3, ip + 80168e4: fa1f f888 uxth.w r8, r8 + 80168e8: 930f str r3, [sp, #60] ; 0x3c + 80168ea: 9b0b ldr r3, [sp, #44] ; 0x2c + 80168ec: fb08 cc0a mla ip, r8, sl, ip + 80168f0: f892 a000 ldrb.w sl, [r2] + 80168f4: fb01 cc0a mla ip, r1, sl, ip + 80168f8: f890 a000 ldrb.w sl, [r0] + 80168fc: fb09 cc0a mla ip, r9, sl, ip + 8016900: f896 a000 ldrb.w sl, [r6] + 8016904: fb1a fa03 smulbb sl, sl, r3 + 8016908: f3cc 2c07 ubfx ip, ip, #8, #8 + 801690c: 9b0f ldr r3, [sp, #60] ; 0x3c + 801690e: fb0c ac05 mla ip, ip, r5, sl + 8016912: fa1f fc8c uxth.w ip, ip + 8016916: f10c 0a01 add.w sl, ip, #1 + 801691a: eb0a 2a1c add.w sl, sl, ip, lsr #8 + 801691e: ea4f 2a2a mov.w sl, sl, asr #8 + 8016922: f886 a000 strb.w sl, [r6] + 8016926: f897 c001 ldrb.w ip, [r7, #1] + 801692a: f89e a001 ldrb.w sl, [lr, #1] + 801692e: fb03 fc0c mul.w ip, r3, ip + 8016932: 9b0b ldr r3, [sp, #44] ; 0x2c + 8016934: fb08 cc0a mla ip, r8, sl, ip + 8016938: f892 a001 ldrb.w sl, [r2, #1] + 801693c: fb01 cc0a mla ip, r1, sl, ip + 8016940: f890 a001 ldrb.w sl, [r0, #1] + 8016944: fb09 cc0a mla ip, r9, sl, ip + 8016948: f896 a001 ldrb.w sl, [r6, #1] + 801694c: fb1a fa03 smulbb sl, sl, r3 + 8016950: f3cc 2c07 ubfx ip, ip, #8, #8 + 8016954: 9b0f ldr r3, [sp, #60] ; 0x3c + 8016956: fb0c ac05 mla ip, ip, r5, sl + 801695a: fa1f fc8c uxth.w ip, ip + 801695e: f10c 0a01 add.w sl, ip, #1 + 8016962: eb0a 2c1c add.w ip, sl, ip, lsr #8 + 8016966: ea4f 2c2c mov.w ip, ip, asr #8 + 801696a: f886 c001 strb.w ip, [r6, #1] + 801696e: 78bf ldrb r7, [r7, #2] + 8016970: f89e c002 ldrb.w ip, [lr, #2] + 8016974: 437b muls r3, r7 + 8016976: fb08 330c mla r3, r8, ip, r3 + 801697a: f892 c002 ldrb.w ip, [r2, #2] + 801697e: 7882 ldrb r2, [r0, #2] + 8016980: fb01 310c mla r1, r1, ip, r3 + 8016984: 9b0b ldr r3, [sp, #44] ; 0x2c + 8016986: fb09 1902 mla r9, r9, r2, r1 + 801698a: 78b1 ldrb r1, [r6, #2] + 801698c: fb11 f103 smulbb r1, r1, r3 + 8016990: f3c9 2907 ubfx r9, r9, #8, #8 + 8016994: fb09 1505 mla r5, r9, r5, r1 + 8016998: b2ad uxth r5, r5 + 801699a: 1c6b adds r3, r5, #1 + 801699c: eb03 2515 add.w r5, r3, r5, lsr #8 + 80169a0: 122d asrs r5, r5, #8 + 80169a2: 70b5 strb r5, [r6, #2] + 80169a4: 9b25 ldr r3, [sp, #148] ; 0x94 + 80169a6: 3603 adds r6, #3 + 80169a8: 9a27 ldr r2, [sp, #156] ; 0x9c + 80169aa: f10b 3bff add.w fp, fp, #4294967295 + 80169ae: 4413 add r3, r2 + 80169b0: 9a28 ldr r2, [sp, #160] ; 0xa0 + 80169b2: 9325 str r3, [sp, #148] ; 0x94 + 80169b4: 9b26 ldr r3, [sp, #152] ; 0x98 + 80169b6: 4413 add r3, r2 + 80169b8: 9326 str r3, [sp, #152] ; 0x98 + 80169ba: e73b b.n 8016834 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xbc> + 80169bc: 9b25 ldr r3, [sp, #148] ; 0x94 + 80169be: 9e27 ldr r6, [sp, #156] ; 0x9c + 80169c0: 4433 add r3, r6 + 80169c2: 9e28 ldr r6, [sp, #160] ; 0xa0 + 80169c4: 9325 str r3, [sp, #148] ; 0x94 + 80169c6: 9b26 ldr r3, [sp, #152] ; 0x98 + 80169c8: 4433 add r3, r6 + 80169ca: 9326 str r3, [sp, #152] ; 0x98 + 80169cc: 9b09 ldr r3, [sp, #36] ; 0x24 + 80169ce: 3b01 subs r3, #1 + 80169d0: 9309 str r3, [sp, #36] ; 0x24 + 80169d2: 9b0a ldr r3, [sp, #40] ; 0x28 + 80169d4: 3303 adds r3, #3 + 80169d6: 930a str r3, [sp, #40] ; 0x28 + 80169d8: e70d b.n 80167f6 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7e> + 80169da: d028 beq.n 8016a2e <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2b6> + 80169dc: 9b09 ldr r3, [sp, #36] ; 0x24 + 80169de: 9827 ldr r0, [sp, #156] ; 0x9c + 80169e0: 3b01 subs r3, #1 + 80169e2: 9d25 ldr r5, [sp, #148] ; 0x94 + 80169e4: fb00 5003 mla r0, r0, r3, r5 + 80169e8: 1400 asrs r0, r0, #16 + 80169ea: f53f af21 bmi.w 8016830 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 80169ee: 3901 subs r1, #1 + 80169f0: 4288 cmp r0, r1 + 80169f2: f6bf af1d bge.w 8016830 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 80169f6: 9928 ldr r1, [sp, #160] ; 0xa0 + 80169f8: 9826 ldr r0, [sp, #152] ; 0x98 + 80169fa: fb01 0303 mla r3, r1, r3, r0 + 80169fe: 141b asrs r3, r3, #16 + 8016a00: f53f af16 bmi.w 8016830 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 8016a04: 3a01 subs r2, #1 + 8016a06: 4293 cmp r3, r2 + 8016a08: f6bf af12 bge.w 8016830 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 8016a0c: 9b0a ldr r3, [sp, #40] ; 0x28 + 8016a0e: f8dd 9024 ldr.w r9, [sp, #36] ; 0x24 + 8016a12: 1cdf adds r7, r3, #3 + 8016a14: f8bd a038 ldrh.w sl, [sp, #56] ; 0x38 + 8016a18: f1b9 0f00 cmp.w r9, #0 + 8016a1c: dc73 bgt.n 8016b06 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x38e> + 8016a1e: 9b09 ldr r3, [sp, #36] ; 0x24 + 8016a20: 9a0a ldr r2, [sp, #40] ; 0x28 + 8016a22: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8016a26: eb03 0343 add.w r3, r3, r3, lsl #1 + 8016a2a: 441a add r2, r3 + 8016a2c: 920a str r2, [sp, #40] ; 0x28 + 8016a2e: 9b0d ldr r3, [sp, #52] ; 0x34 + 8016a30: 2b00 cmp r3, #0 + 8016a32: f340 8129 ble.w 8016c88 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x510> + 8016a36: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 8016a3a: 9b24 ldr r3, [sp, #144] ; 0x90 + 8016a3c: ee3a aa2b vadd.f32 s20, s20, s23 + 8016a40: ee79 9a8b vadd.f32 s19, s19, s22 + 8016a44: eef0 6a48 vmov.f32 s13, s16 + 8016a48: eec7 7a0a vdiv.f32 s15, s14, s20 + 8016a4c: ee39 9a2a vadd.f32 s18, s18, s21 + 8016a50: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8016a54: edcd 6a25 vstr s13, [sp, #148] ; 0x94 + 8016a58: eef0 6a68 vmov.f32 s13, s17 + 8016a5c: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8016a60: edcd 6a26 vstr s13, [sp, #152] ; 0x98 + 8016a64: ee29 7aa7 vmul.f32 s14, s19, s15 + 8016a68: ee69 7a27 vmul.f32 s15, s18, s15 + 8016a6c: ee37 8a48 vsub.f32 s16, s14, s16 + 8016a70: ee77 8ae8 vsub.f32 s17, s15, s17 + 8016a74: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 8016a78: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 8016a7c: ee18 2a10 vmov r2, s16 + 8016a80: eeb0 8a47 vmov.f32 s16, s14 + 8016a84: fb92 f3f3 sdiv r3, r2, r3 + 8016a88: ee18 2a90 vmov r2, s17 + 8016a8c: 9327 str r3, [sp, #156] ; 0x9c + 8016a8e: 9b24 ldr r3, [sp, #144] ; 0x90 + 8016a90: eef0 8a67 vmov.f32 s17, s15 + 8016a94: fb92 f3f3 sdiv r3, r2, r3 + 8016a98: 9328 str r3, [sp, #160] ; 0xa0 + 8016a9a: 9b0d ldr r3, [sp, #52] ; 0x34 + 8016a9c: 9a10 ldr r2, [sp, #64] ; 0x40 + 8016a9e: 3b01 subs r3, #1 + 8016aa0: 930d str r3, [sp, #52] ; 0x34 + 8016aa2: 9b24 ldr r3, [sp, #144] ; 0x90 + 8016aa4: bf08 it eq + 8016aa6: 4613 moveq r3, r2 + 8016aa8: 9309 str r3, [sp, #36] ; 0x24 + 8016aaa: e696 b.n 80167da <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x62> + 8016aac: b149 cbz r1, 8016ac2 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x34a> + 8016aae: 5caa ldrb r2, [r5, r2] + 8016ab0: 4670 mov r0, lr + 8016ab2: eb02 0242 add.w r2, r2, r2, lsl #1 + 8016ab6: 4422 add r2, r4 + 8016ab8: 4677 mov r7, lr + 8016aba: e6fb b.n 80168b4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x13c> + 8016abc: 4670 mov r0, lr + 8016abe: 4672 mov r2, lr + 8016ac0: e6f8 b.n 80168b4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x13c> + 8016ac2: 4670 mov r0, lr + 8016ac4: 4672 mov r2, lr + 8016ac6: e7f7 b.n 8016ab8 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x340> + 8016ac8: f110 0c01 adds.w ip, r0, #1 + 8016acc: f53f af6a bmi.w 80169a4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22c> + 8016ad0: 4562 cmp r2, ip + 8016ad2: f6ff af67 blt.w 80169a4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22c> + 8016ad6: f115 0c01 adds.w ip, r5, #1 + 8016ada: f53f af63 bmi.w 80169a4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22c> + 8016ade: 4567 cmp r7, ip + 8016ae0: f6ff af60 blt.w 80169a4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22c> + 8016ae4: 9b0e ldr r3, [sp, #56] ; 0x38 + 8016ae6: b23f sxth r7, r7 + 8016ae8: b212 sxth r2, r2 + 8016aea: 9002 str r0, [sp, #8] + 8016aec: 9701 str r7, [sp, #4] + 8016aee: 9200 str r2, [sp, #0] + 8016af0: 9811 ldr r0, [sp, #68] ; 0x44 + 8016af2: 9a0c ldr r2, [sp, #48] ; 0x30 + 8016af4: e9cd 1305 strd r1, r3, [sp, #20] + 8016af8: e9cd 5803 strd r5, r8, [sp, #12] + 8016afc: 4623 mov r3, r4 + 8016afe: 4631 mov r1, r6 + 8016b00: f7ff fd4c bl 801659c <_ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh> + 8016b04: e74e b.n 80169a4 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22c> + 8016b06: 9a26 ldr r2, [sp, #152] ; 0x98 + 8016b08: 9826 ldr r0, [sp, #152] ; 0x98 + 8016b0a: f3c2 3103 ubfx r1, r2, #12, #4 + 8016b0e: 9d25 ldr r5, [sp, #148] ; 0x94 + 8016b10: 9a2c ldr r2, [sp, #176] ; 0xb0 + 8016b12: 1400 asrs r0, r0, #16 + 8016b14: 142d asrs r5, r5, #16 + 8016b16: 9b25 ldr r3, [sp, #148] ; 0x94 + 8016b18: f9b2 2008 ldrsh.w r2, [r2, #8] + 8016b1c: f3c3 3303 ubfx r3, r3, #12, #4 + 8016b20: fb02 5000 mla r0, r2, r0, r5 + 8016b24: 9d0c ldr r5, [sp, #48] ; 0x30 + 8016b26: f815 e000 ldrb.w lr, [r5, r0] + 8016b2a: eb05 0c00 add.w ip, r5, r0 + 8016b2e: eb0e 0e4e add.w lr, lr, lr, lsl #1 + 8016b32: eb04 060e add.w r6, r4, lr + 8016b36: 2b00 cmp r3, #0 + 8016b38: f000 8097 beq.w 8016c6a <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4f2> + 8016b3c: f89c 5001 ldrb.w r5, [ip, #1] + 8016b40: eb05 0545 add.w r5, r5, r5, lsl #1 + 8016b44: 4425 add r5, r4 + 8016b46: 2900 cmp r1, #0 + 8016b48: f000 8098 beq.w 8016c7c <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x504> + 8016b4c: eb0c 0002 add.w r0, ip, r2 + 8016b50: f81c 2002 ldrb.w r2, [ip, r2] + 8016b54: 7840 ldrb r0, [r0, #1] + 8016b56: eb02 0242 add.w r2, r2, r2, lsl #1 + 8016b5a: eb00 0040 add.w r0, r0, r0, lsl #1 + 8016b5e: 4422 add r2, r4 + 8016b60: 4420 add r0, r4 + 8016b62: b29b uxth r3, r3 + 8016b64: f814 b00e ldrb.w fp, [r4, lr] + 8016b68: b289 uxth r1, r1 + 8016b6a: f895 e000 ldrb.w lr, [r5] + 8016b6e: 3703 adds r7, #3 + 8016b70: f109 39ff add.w r9, r9, #4294967295 + 8016b74: fb03 f801 mul.w r8, r3, r1 + 8016b78: 011b lsls r3, r3, #4 + 8016b7a: ebc8 1101 rsb r1, r8, r1, lsl #4 + 8016b7e: f5c3 7c80 rsb ip, r3, #256 ; 0x100 + 8016b82: eba3 0308 sub.w r3, r3, r8 + 8016b86: b289 uxth r1, r1 + 8016b88: b29b uxth r3, r3 + 8016b8a: ebac 0c01 sub.w ip, ip, r1 + 8016b8e: fb03 fe0e mul.w lr, r3, lr + 8016b92: fa1f fc8c uxth.w ip, ip + 8016b96: 930f str r3, [sp, #60] ; 0x3c + 8016b98: 9b0b ldr r3, [sp, #44] ; 0x2c + 8016b9a: fb0c ee0b mla lr, ip, fp, lr + 8016b9e: f892 b000 ldrb.w fp, [r2] + 8016ba2: fb01 ee0b mla lr, r1, fp, lr + 8016ba6: f890 b000 ldrb.w fp, [r0] + 8016baa: fb08 ee0b mla lr, r8, fp, lr + 8016bae: f817 bc06 ldrb.w fp, [r7, #-6] + 8016bb2: fb1b fb03 smulbb fp, fp, r3 + 8016bb6: f3ce 2e07 ubfx lr, lr, #8, #8 + 8016bba: 9b0f ldr r3, [sp, #60] ; 0x3c + 8016bbc: fb0e be0a mla lr, lr, sl, fp + 8016bc0: fa1f fe8e uxth.w lr, lr + 8016bc4: f10e 0b01 add.w fp, lr, #1 + 8016bc8: eb0b 2e1e add.w lr, fp, lr, lsr #8 + 8016bcc: ea4f 2e2e mov.w lr, lr, asr #8 + 8016bd0: f807 ec06 strb.w lr, [r7, #-6] + 8016bd4: f895 e001 ldrb.w lr, [r5, #1] + 8016bd8: f896 b001 ldrb.w fp, [r6, #1] + 8016bdc: fb03 fe0e mul.w lr, r3, lr + 8016be0: 9b0b ldr r3, [sp, #44] ; 0x2c + 8016be2: fb0c ee0b mla lr, ip, fp, lr + 8016be6: f892 b001 ldrb.w fp, [r2, #1] + 8016bea: fb01 ee0b mla lr, r1, fp, lr + 8016bee: f890 b001 ldrb.w fp, [r0, #1] + 8016bf2: fb08 ee0b mla lr, r8, fp, lr + 8016bf6: f817 bc05 ldrb.w fp, [r7, #-5] + 8016bfa: fb1b fb03 smulbb fp, fp, r3 + 8016bfe: f3ce 2e07 ubfx lr, lr, #8, #8 + 8016c02: 9b0f ldr r3, [sp, #60] ; 0x3c + 8016c04: fb0e be0a mla lr, lr, sl, fp + 8016c08: fa1f fe8e uxth.w lr, lr + 8016c0c: f10e 0b01 add.w fp, lr, #1 + 8016c10: eb0b 2e1e add.w lr, fp, lr, lsr #8 + 8016c14: ea4f 2e2e mov.w lr, lr, asr #8 + 8016c18: f807 ec05 strb.w lr, [r7, #-5] + 8016c1c: 78ad ldrb r5, [r5, #2] + 8016c1e: 78b6 ldrb r6, [r6, #2] + 8016c20: 436b muls r3, r5 + 8016c22: 7895 ldrb r5, [r2, #2] + 8016c24: 9a0b ldr r2, [sp, #44] ; 0x2c + 8016c26: fb0c 3306 mla r3, ip, r6, r3 + 8016c2a: fb01 3305 mla r3, r1, r5, r3 + 8016c2e: 7885 ldrb r5, [r0, #2] + 8016c30: fb08 3805 mla r8, r8, r5, r3 + 8016c34: f817 3c04 ldrb.w r3, [r7, #-4] + 8016c38: fb13 f302 smulbb r3, r3, r2 + 8016c3c: f3c8 2807 ubfx r8, r8, #8, #8 + 8016c40: 9a27 ldr r2, [sp, #156] ; 0x9c + 8016c42: fb08 380a mla r8, r8, sl, r3 + 8016c46: fa1f f888 uxth.w r8, r8 + 8016c4a: f108 0301 add.w r3, r8, #1 + 8016c4e: eb03 2818 add.w r8, r3, r8, lsr #8 + 8016c52: 9b25 ldr r3, [sp, #148] ; 0x94 + 8016c54: 4413 add r3, r2 + 8016c56: 9a28 ldr r2, [sp, #160] ; 0xa0 + 8016c58: ea4f 2828 mov.w r8, r8, asr #8 + 8016c5c: 9325 str r3, [sp, #148] ; 0x94 + 8016c5e: 9b26 ldr r3, [sp, #152] ; 0x98 + 8016c60: f807 8c04 strb.w r8, [r7, #-4] + 8016c64: 4413 add r3, r2 + 8016c66: 9326 str r3, [sp, #152] ; 0x98 + 8016c68: e6d6 b.n 8016a18 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a0> + 8016c6a: b151 cbz r1, 8016c82 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x50a> + 8016c6c: f81c 2002 ldrb.w r2, [ip, r2] + 8016c70: 4630 mov r0, r6 + 8016c72: eb02 0242 add.w r2, r2, r2, lsl #1 + 8016c76: 4422 add r2, r4 + 8016c78: 4635 mov r5, r6 + 8016c7a: e772 b.n 8016b62 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3ea> + 8016c7c: 4630 mov r0, r6 + 8016c7e: 4632 mov r2, r6 + 8016c80: e76f b.n 8016b62 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3ea> + 8016c82: 4630 mov r0, r6 + 8016c84: 4632 mov r2, r6 + 8016c86: e7f7 b.n 8016c78 <_ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x500> + 8016c88: b013 add sp, #76 ; 0x4c + 8016c8a: ecbd 8b08 vpop {d8-d11} + 8016c8e: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + ... + +08016c94 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh>: + 8016c94: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8016c98: 784d ldrb r5, [r1, #1] + 8016c9a: f891 9002 ldrb.w r9, [r1, #2] + 8016c9e: 022d lsls r5, r5, #8 + 8016ca0: f9bd c030 ldrsh.w ip, [sp, #48] ; 0x30 + 8016ca4: f9bd 8034 ldrsh.w r8, [sp, #52] ; 0x34 + 8016ca8: ea45 4509 orr.w r5, r5, r9, lsl #16 + 8016cac: f891 9000 ldrb.w r9, [r1] + 8016cb0: f89d a040 ldrb.w sl, [sp, #64] ; 0x40 + 8016cb4: ea45 0509 orr.w r5, r5, r9 + 8016cb8: f89d 0044 ldrb.w r0, [sp, #68] ; 0x44 + 8016cbc: e9dd 460e ldrd r4, r6, [sp, #56] ; 0x38 + 8016cc0: 9501 str r5, [sp, #4] + 8016cc2: fb06 470c mla r7, r6, ip, r4 + 8016cc6: 2e00 cmp r6, #0 + 8016cc8: eb02 0e07 add.w lr, r2, r7 + 8016ccc: db46 blt.n 8016d5c <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xc8> + 8016cce: 45b0 cmp r8, r6 + 8016cd0: dd44 ble.n 8016d5c <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xc8> + 8016cd2: 2c00 cmp r4, #0 + 8016cd4: db40 blt.n 8016d58 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xc4> + 8016cd6: 45a4 cmp ip, r4 + 8016cd8: dd3e ble.n 8016d58 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xc4> + 8016cda: 5dd7 ldrb r7, [r2, r7] + 8016cdc: eb07 0747 add.w r7, r7, r7, lsl #1 + 8016ce0: 441f add r7, r3 + 8016ce2: 1c62 adds r2, r4, #1 + 8016ce4: d43d bmi.n 8016d62 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xce> + 8016ce6: 4594 cmp ip, r2 + 8016ce8: dd3b ble.n 8016d62 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xce> + 8016cea: f1ba 0f00 cmp.w sl, #0 + 8016cee: d038 beq.n 8016d62 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xce> + 8016cf0: f89e 5001 ldrb.w r5, [lr, #1] + 8016cf4: eb05 0545 add.w r5, r5, r5, lsl #1 + 8016cf8: 441d add r5, r3 + 8016cfa: 3601 adds r6, #1 + 8016cfc: d435 bmi.n 8016d6a <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xd6> + 8016cfe: 45b0 cmp r8, r6 + 8016d00: dd33 ble.n 8016d6a <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xd6> + 8016d02: b390 cbz r0, 8016d6a <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xd6> + 8016d04: 2c00 cmp r4, #0 + 8016d06: db2e blt.n 8016d66 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xd2> + 8016d08: 45a4 cmp ip, r4 + 8016d0a: dd2c ble.n 8016d66 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xd2> + 8016d0c: f81e 600c ldrb.w r6, [lr, ip] + 8016d10: eb06 0646 add.w r6, r6, r6, lsl #1 + 8016d14: 441e add r6, r3 + 8016d16: 1c62 adds r2, r4, #1 + 8016d18: d42a bmi.n 8016d70 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xdc> + 8016d1a: 4594 cmp ip, r2 + 8016d1c: dd28 ble.n 8016d70 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xdc> + 8016d1e: f1ba 0f00 cmp.w sl, #0 + 8016d22: d025 beq.n 8016d70 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xdc> + 8016d24: 44f4 add ip, lr + 8016d26: f89c 2001 ldrb.w r2, [ip, #1] + 8016d2a: eb02 0242 add.w r2, r2, r2, lsl #1 + 8016d2e: 4413 add r3, r2 + 8016d30: f1ba 0f0f cmp.w sl, #15 + 8016d34: f897 8000 ldrb.w r8, [r7] + 8016d38: f895 9000 ldrb.w r9, [r5] + 8016d3c: f896 e000 ldrb.w lr, [r6] + 8016d40: f893 c000 ldrb.w ip, [r3] + 8016d44: d801 bhi.n 8016d4a <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xb6> + 8016d46: 280f cmp r0, #15 + 8016d48: d914 bls.n 8016d74 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0xe0> + 8016d4a: 4b29 ldr r3, [pc, #164] ; (8016df0 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x15c>) + 8016d4c: f240 115b movw r1, #347 ; 0x15b + 8016d50: 4a28 ldr r2, [pc, #160] ; (8016df4 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x160>) + 8016d52: 4829 ldr r0, [pc, #164] ; (8016df8 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x164>) + 8016d54: f006 f802 bl 801cd5c <__assert_func> + 8016d58: af01 add r7, sp, #4 + 8016d5a: e7c2 b.n 8016ce2 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x4e> + 8016d5c: ad01 add r5, sp, #4 + 8016d5e: 462f mov r7, r5 + 8016d60: e7cb b.n 8016cfa <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x66> + 8016d62: ad01 add r5, sp, #4 + 8016d64: e7c9 b.n 8016cfa <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x66> + 8016d66: ae01 add r6, sp, #4 + 8016d68: e7d5 b.n 8016d16 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x82> + 8016d6a: ab01 add r3, sp, #4 + 8016d6c: 461e mov r6, r3 + 8016d6e: e7df b.n 8016d30 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x9c> + 8016d70: ab01 add r3, sp, #4 + 8016d72: e7dd b.n 8016d30 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh+0x9c> + 8016d74: fa1f f48a uxth.w r4, sl + 8016d78: b280 uxth r0, r0 + 8016d7a: fb04 fa00 mul.w sl, r4, r0 + 8016d7e: 0124 lsls r4, r4, #4 + 8016d80: ebca 1000 rsb r0, sl, r0, lsl #4 + 8016d84: f5c4 7b80 rsb fp, r4, #256 ; 0x100 + 8016d88: b282 uxth r2, r0 + 8016d8a: eba4 000a sub.w r0, r4, sl + 8016d8e: ebab 0b02 sub.w fp, fp, r2 + 8016d92: b280 uxth r0, r0 + 8016d94: fa1f fb8b uxth.w fp, fp + 8016d98: fb00 f909 mul.w r9, r0, r9 + 8016d9c: fb0b 9808 mla r8, fp, r8, r9 + 8016da0: fb02 8e0e mla lr, r2, lr, r8 + 8016da4: fb0a ec0c mla ip, sl, ip, lr + 8016da8: ea4f 2c2c mov.w ip, ip, asr #8 + 8016dac: f881 c000 strb.w ip, [r1] + 8016db0: 786c ldrb r4, [r5, #1] + 8016db2: f897 c001 ldrb.w ip, [r7, #1] + 8016db6: 4344 muls r4, r0 + 8016db8: fb0b 4c0c mla ip, fp, ip, r4 + 8016dbc: 7874 ldrb r4, [r6, #1] + 8016dbe: fb02 cc04 mla ip, r2, r4, ip + 8016dc2: 785c ldrb r4, [r3, #1] + 8016dc4: fb0a c404 mla r4, sl, r4, ip + 8016dc8: 1224 asrs r4, r4, #8 + 8016dca: 704c strb r4, [r1, #1] + 8016dcc: 78ad ldrb r5, [r5, #2] + 8016dce: 78bc ldrb r4, [r7, #2] + 8016dd0: 4368 muls r0, r5 + 8016dd2: fb0b 0b04 mla fp, fp, r4, r0 + 8016dd6: 78b0 ldrb r0, [r6, #2] + 8016dd8: fb02 b000 mla r0, r2, r0, fp + 8016ddc: 789a ldrb r2, [r3, #2] + 8016dde: fb0a 0a02 mla sl, sl, r2, r0 + 8016de2: ea4f 2a2a mov.w sl, sl, asr #8 + 8016de6: f881 a002 strb.w sl, [r1, #2] + 8016dea: b003 add sp, #12 + 8016dec: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8016df0: 0802145d .word 0x0802145d + 8016df4: 08021872 .word 0x08021872 + 8016df8: 0802142a .word 0x0802142a + +08016dfc <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8016dfc: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8016e00: ed2d 8b0a vpush {d8-d12} + 8016e04: b08d sub sp, #52 ; 0x34 + 8016e06: eeb0 aa40 vmov.f32 s20, s0 + 8016e0a: eef0 9a60 vmov.f32 s19, s1 + 8016e0e: 900b str r0, [sp, #44] ; 0x2c + 8016e10: eeb0 9a41 vmov.f32 s18, s2 + 8016e14: 9306 str r3, [sp, #24] + 8016e16: eeb0 8a62 vmov.f32 s16, s5 + 8016e1a: eef0 8a43 vmov.f32 s17, s6 + 8016e1e: 9c21 ldr r4, [sp, #132] ; 0x84 + 8016e20: eeb0 ca44 vmov.f32 s24, s8 + 8016e24: eef0 ba64 vmov.f32 s23, s9 + 8016e28: eeb0 ba45 vmov.f32 s22, s10 + 8016e2c: eef7 aa00 vmov.f32 s21, #112 ; 0x3f800000 1.0 + 8016e30: e9cd 1209 strd r1, r2, [sp, #36] ; 0x24 + 8016e34: 9a25 ldr r2, [sp, #148] ; 0x94 + 8016e36: e9dd 1326 ldrd r1, r3, [sp, #152] ; 0x98 + 8016e3a: 6850 ldr r0, [r2, #4] + 8016e3c: 6812 ldr r2, [r2, #0] + 8016e3e: fb00 1303 mla r3, r0, r3, r1 + 8016e42: eb03 0343 add.w r3, r3, r3, lsl #1 + 8016e46: 18d3 adds r3, r2, r3 + 8016e48: 9307 str r3, [sp, #28] + 8016e4a: 9b28 ldr r3, [sp, #160] ; 0xa0 + 8016e4c: 681b ldr r3, [r3, #0] + 8016e4e: 9308 str r3, [sp, #32] + 8016e50: 9b28 ldr r3, [sp, #160] ; 0xa0 + 8016e52: 685d ldr r5, [r3, #4] + 8016e54: 3504 adds r5, #4 + 8016e56: 9b09 ldr r3, [sp, #36] ; 0x24 + 8016e58: 2b00 cmp r3, #0 + 8016e5a: dc03 bgt.n 8016e64 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x68> + 8016e5c: 9b0a ldr r3, [sp, #40] ; 0x28 + 8016e5e: 2b00 cmp r3, #0 + 8016e60: f340 81e6 ble.w 8017230 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x434> + 8016e64: 9b28 ldr r3, [sp, #160] ; 0xa0 + 8016e66: f9b3 1008 ldrsh.w r1, [r3, #8] + 8016e6a: f9b3 200c ldrsh.w r2, [r3, #12] + 8016e6e: 1e48 subs r0, r1, #1 + 8016e70: 1e56 subs r6, r2, #1 + 8016e72: 9b06 ldr r3, [sp, #24] + 8016e74: 2b00 cmp r3, #0 + 8016e76: f340 80bd ble.w 8016ff4 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1f8> + 8016e7a: 9b22 ldr r3, [sp, #136] ; 0x88 + 8016e7c: 1427 asrs r7, r4, #16 + 8016e7e: ea4f 4323 mov.w r3, r3, asr #16 + 8016e82: d406 bmi.n 8016e92 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 8016e84: 4287 cmp r7, r0 + 8016e86: da04 bge.n 8016e92 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 8016e88: 2b00 cmp r3, #0 + 8016e8a: db02 blt.n 8016e92 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 8016e8c: 42b3 cmp r3, r6 + 8016e8e: f2c0 80b2 blt.w 8016ff6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1fa> + 8016e92: 3701 adds r7, #1 + 8016e94: f100 80a1 bmi.w 8016fda <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1de> + 8016e98: 42b9 cmp r1, r7 + 8016e9a: f2c0 809e blt.w 8016fda <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1de> + 8016e9e: 3301 adds r3, #1 + 8016ea0: f100 809b bmi.w 8016fda <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1de> + 8016ea4: 429a cmp r2, r3 + 8016ea6: f2c0 8098 blt.w 8016fda <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1de> + 8016eaa: e9dd b606 ldrd fp, r6, [sp, #24] + 8016eae: f1bb 0f00 cmp.w fp, #0 + 8016eb2: f340 80bf ble.w 8017034 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x238> + 8016eb6: 9a22 ldr r2, [sp, #136] ; 0x88 + 8016eb8: 9828 ldr r0, [sp, #160] ; 0xa0 + 8016eba: 9b22 ldr r3, [sp, #136] ; 0x88 + 8016ebc: f3c2 3103 ubfx r1, r2, #12, #4 + 8016ec0: f8d0 c00c ldr.w ip, [r0, #12] + 8016ec4: 1420 asrs r0, r4, #16 + 8016ec6: 9a28 ldr r2, [sp, #160] ; 0xa0 + 8016ec8: ea4f 4723 mov.w r7, r3, asr #16 + 8016ecc: f3c4 3303 ubfx r3, r4, #12, #4 + 8016ed0: 6892 ldr r2, [r2, #8] + 8016ed2: f100 8103 bmi.w 80170dc <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2e0> + 8016ed6: f102 3eff add.w lr, r2, #4294967295 + 8016eda: 4570 cmp r0, lr + 8016edc: f280 80fe bge.w 80170dc <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2e0> + 8016ee0: 2f00 cmp r7, #0 + 8016ee2: f2c0 80fb blt.w 80170dc <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2e0> + 8016ee6: f10c 3eff add.w lr, ip, #4294967295 + 8016eea: 4577 cmp r7, lr + 8016eec: f280 80f6 bge.w 80170dc <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2e0> + 8016ef0: b212 sxth r2, r2 + 8016ef2: fb07 0002 mla r0, r7, r2, r0 + 8016ef6: 9f08 ldr r7, [sp, #32] + 8016ef8: f817 8000 ldrb.w r8, [r7, r0] + 8016efc: eb07 0e00 add.w lr, r7, r0 + 8016f00: eb08 0848 add.w r8, r8, r8, lsl #1 + 8016f04: eb05 0c08 add.w ip, r5, r8 + 8016f08: 2b00 cmp r3, #0 + 8016f0a: f000 80d8 beq.w 80170be <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2c2> + 8016f0e: f89e 7001 ldrb.w r7, [lr, #1] + 8016f12: eb07 0747 add.w r7, r7, r7, lsl #1 + 8016f16: 442f add r7, r5 + 8016f18: 2900 cmp r1, #0 + 8016f1a: f000 80d9 beq.w 80170d0 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2d4> + 8016f1e: eb0e 0002 add.w r0, lr, r2 + 8016f22: f81e 2002 ldrb.w r2, [lr, r2] + 8016f26: 7840 ldrb r0, [r0, #1] + 8016f28: eb02 0242 add.w r2, r2, r2, lsl #1 + 8016f2c: eb00 0040 add.w r0, r0, r0, lsl #1 + 8016f30: 442a add r2, r5 + 8016f32: 4428 add r0, r5 + 8016f34: b29b uxth r3, r3 + 8016f36: f815 a008 ldrb.w sl, [r5, r8] + 8016f3a: b289 uxth r1, r1 + 8016f3c: f897 8000 ldrb.w r8, [r7] + 8016f40: fb03 f901 mul.w r9, r3, r1 + 8016f44: 011b lsls r3, r3, #4 + 8016f46: ebc9 1101 rsb r1, r9, r1, lsl #4 + 8016f4a: f5c3 7e80 rsb lr, r3, #256 ; 0x100 + 8016f4e: eba3 0309 sub.w r3, r3, r9 + 8016f52: b289 uxth r1, r1 + 8016f54: b29b uxth r3, r3 + 8016f56: ebae 0e01 sub.w lr, lr, r1 + 8016f5a: fb03 f808 mul.w r8, r3, r8 + 8016f5e: fa1f fe8e uxth.w lr, lr + 8016f62: fb0e 880a mla r8, lr, sl, r8 + 8016f66: f892 a000 ldrb.w sl, [r2] + 8016f6a: fb01 880a mla r8, r1, sl, r8 + 8016f6e: f890 a000 ldrb.w sl, [r0] + 8016f72: fb09 880a mla r8, r9, sl, r8 + 8016f76: ea4f 2828 mov.w r8, r8, asr #8 + 8016f7a: f886 8000 strb.w r8, [r6] + 8016f7e: f897 8001 ldrb.w r8, [r7, #1] + 8016f82: f89c a001 ldrb.w sl, [ip, #1] + 8016f86: fb03 f808 mul.w r8, r3, r8 + 8016f8a: fb0e 880a mla r8, lr, sl, r8 + 8016f8e: f892 a001 ldrb.w sl, [r2, #1] + 8016f92: fb01 880a mla r8, r1, sl, r8 + 8016f96: f890 a001 ldrb.w sl, [r0, #1] + 8016f9a: fb09 880a mla r8, r9, sl, r8 + 8016f9e: ea4f 2828 mov.w r8, r8, asr #8 + 8016fa2: f886 8001 strb.w r8, [r6, #1] + 8016fa6: 78bf ldrb r7, [r7, #2] + 8016fa8: f89c c002 ldrb.w ip, [ip, #2] + 8016fac: 437b muls r3, r7 + 8016fae: 7892 ldrb r2, [r2, #2] + 8016fb0: fb0e 330c mla r3, lr, ip, r3 + 8016fb4: fb01 3102 mla r1, r1, r2, r3 + 8016fb8: 7882 ldrb r2, [r0, #2] + 8016fba: fb09 1902 mla r9, r9, r2, r1 + 8016fbe: ea4f 2929 mov.w r9, r9, asr #8 + 8016fc2: f886 9002 strb.w r9, [r6, #2] + 8016fc6: 9b23 ldr r3, [sp, #140] ; 0x8c + 8016fc8: 3603 adds r6, #3 + 8016fca: 9a24 ldr r2, [sp, #144] ; 0x90 + 8016fcc: f10b 3bff add.w fp, fp, #4294967295 + 8016fd0: 441c add r4, r3 + 8016fd2: 9b22 ldr r3, [sp, #136] ; 0x88 + 8016fd4: 4413 add r3, r2 + 8016fd6: 9322 str r3, [sp, #136] ; 0x88 + 8016fd8: e769 b.n 8016eae <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb2> + 8016fda: 9b23 ldr r3, [sp, #140] ; 0x8c + 8016fdc: 9f24 ldr r7, [sp, #144] ; 0x90 + 8016fde: 441c add r4, r3 + 8016fe0: 9b22 ldr r3, [sp, #136] ; 0x88 + 8016fe2: 443b add r3, r7 + 8016fe4: 9322 str r3, [sp, #136] ; 0x88 + 8016fe6: 9b06 ldr r3, [sp, #24] + 8016fe8: 3b01 subs r3, #1 + 8016fea: 9306 str r3, [sp, #24] + 8016fec: 9b07 ldr r3, [sp, #28] + 8016fee: 3303 adds r3, #3 + 8016ff0: 9307 str r3, [sp, #28] + 8016ff2: e73e b.n 8016e72 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x76> + 8016ff4: d026 beq.n 8017044 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x248> + 8016ff6: 9b06 ldr r3, [sp, #24] + 8016ff8: 9823 ldr r0, [sp, #140] ; 0x8c + 8016ffa: 3b01 subs r3, #1 + 8016ffc: fb00 4003 mla r0, r0, r3, r4 + 8017000: 1400 asrs r0, r0, #16 + 8017002: f53f af52 bmi.w 8016eaa <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xae> + 8017006: 3901 subs r1, #1 + 8017008: 4288 cmp r0, r1 + 801700a: f6bf af4e bge.w 8016eaa <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xae> + 801700e: 9924 ldr r1, [sp, #144] ; 0x90 + 8017010: 9822 ldr r0, [sp, #136] ; 0x88 + 8017012: fb01 0303 mla r3, r1, r3, r0 + 8017016: 141b asrs r3, r3, #16 + 8017018: f53f af47 bmi.w 8016eaa <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xae> + 801701c: 3a01 subs r2, #1 + 801701e: 4293 cmp r3, r2 + 8017020: f6bf af43 bge.w 8016eaa <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xae> + 8017024: 9b07 ldr r3, [sp, #28] + 8017026: f8dd a018 ldr.w sl, [sp, #24] + 801702a: f103 0803 add.w r8, r3, #3 + 801702e: f1ba 0f00 cmp.w sl, #0 + 8017032: dc71 bgt.n 8017118 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x31c> + 8017034: 9b06 ldr r3, [sp, #24] + 8017036: 9a07 ldr r2, [sp, #28] + 8017038: ea23 73e3 bic.w r3, r3, r3, asr #31 + 801703c: eb03 0343 add.w r3, r3, r3, lsl #1 + 8017040: 441a add r2, r3 + 8017042: 9207 str r2, [sp, #28] + 8017044: 9b09 ldr r3, [sp, #36] ; 0x24 + 8017046: 2b00 cmp r3, #0 + 8017048: f340 80f2 ble.w 8017230 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x434> + 801704c: ee3a aa0c vadd.f32 s20, s20, s24 + 8017050: 9b20 ldr r3, [sp, #128] ; 0x80 + 8017052: ee79 9aab vadd.f32 s19, s19, s23 + 8017056: eef0 6a48 vmov.f32 s13, s16 + 801705a: eeca 7a8a vdiv.f32 s15, s21, s20 + 801705e: ee39 9a0b vadd.f32 s18, s18, s22 + 8017062: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8017066: ee16 4a90 vmov r4, s13 + 801706a: eef0 6a68 vmov.f32 s13, s17 + 801706e: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8017072: edcd 6a22 vstr s13, [sp, #136] ; 0x88 + 8017076: ee29 7aa7 vmul.f32 s14, s19, s15 + 801707a: ee69 7a27 vmul.f32 s15, s18, s15 + 801707e: ee37 8a48 vsub.f32 s16, s14, s16 + 8017082: ee77 8ae8 vsub.f32 s17, s15, s17 + 8017086: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 801708a: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 801708e: ee18 2a10 vmov r2, s16 + 8017092: eeb0 8a47 vmov.f32 s16, s14 + 8017096: fb92 f3f3 sdiv r3, r2, r3 + 801709a: ee18 2a90 vmov r2, s17 + 801709e: 9323 str r3, [sp, #140] ; 0x8c + 80170a0: 9b20 ldr r3, [sp, #128] ; 0x80 + 80170a2: eef0 8a67 vmov.f32 s17, s15 + 80170a6: fb92 f3f3 sdiv r3, r2, r3 + 80170aa: 9324 str r3, [sp, #144] ; 0x90 + 80170ac: 9b09 ldr r3, [sp, #36] ; 0x24 + 80170ae: 9a0a ldr r2, [sp, #40] ; 0x28 + 80170b0: 3b01 subs r3, #1 + 80170b2: 9309 str r3, [sp, #36] ; 0x24 + 80170b4: 9b20 ldr r3, [sp, #128] ; 0x80 + 80170b6: bf08 it eq + 80170b8: 4613 moveq r3, r2 + 80170ba: 9306 str r3, [sp, #24] + 80170bc: e6cb b.n 8016e56 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5a> + 80170be: b151 cbz r1, 80170d6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2da> + 80170c0: f81e 2002 ldrb.w r2, [lr, r2] + 80170c4: 4660 mov r0, ip + 80170c6: eb02 0242 add.w r2, r2, r2, lsl #1 + 80170ca: 442a add r2, r5 + 80170cc: 4667 mov r7, ip + 80170ce: e731 b.n 8016f34 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 80170d0: 4660 mov r0, ip + 80170d2: 4662 mov r2, ip + 80170d4: e72e b.n 8016f34 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x138> + 80170d6: 4660 mov r0, ip + 80170d8: 4662 mov r2, ip + 80170da: e7f7 b.n 80170cc <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2d0> + 80170dc: f110 0e01 adds.w lr, r0, #1 + 80170e0: f53f af71 bmi.w 8016fc6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ca> + 80170e4: 4572 cmp r2, lr + 80170e6: f6ff af6e blt.w 8016fc6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ca> + 80170ea: f117 0e01 adds.w lr, r7, #1 + 80170ee: f53f af6a bmi.w 8016fc6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ca> + 80170f2: 45f4 cmp ip, lr + 80170f4: f6ff af67 blt.w 8016fc6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ca> + 80170f8: b212 sxth r2, r2 + 80170fa: e9cd 3104 strd r3, r1, [sp, #16] + 80170fe: fa0f f38c sxth.w r3, ip + 8017102: 9200 str r2, [sp, #0] + 8017104: 4631 mov r1, r6 + 8017106: 9a08 ldr r2, [sp, #32] + 8017108: 9301 str r3, [sp, #4] + 801710a: 462b mov r3, r5 + 801710c: e9cd 0702 strd r0, r7, [sp, #8] + 8017110: 980b ldr r0, [sp, #44] ; 0x2c + 8017112: f7ff fdbf bl 8016c94 <_ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh> + 8017116: e756 b.n 8016fc6 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1ca> + 8017118: 9a22 ldr r2, [sp, #136] ; 0x88 + 801711a: 1426 asrs r6, r4, #16 + 801711c: 9822 ldr r0, [sp, #136] ; 0x88 + 801711e: f3c4 3303 ubfx r3, r4, #12, #4 + 8017122: f3c2 3103 ubfx r1, r2, #12, #4 + 8017126: 9a28 ldr r2, [sp, #160] ; 0xa0 + 8017128: 1400 asrs r0, r0, #16 + 801712a: f9b2 2008 ldrsh.w r2, [r2, #8] + 801712e: fb02 6000 mla r0, r2, r0, r6 + 8017132: 9e08 ldr r6, [sp, #32] + 8017134: f816 e000 ldrb.w lr, [r6, r0] + 8017138: eb06 0c00 add.w ip, r6, r0 + 801713c: eb0e 0e4e add.w lr, lr, lr, lsl #1 + 8017140: eb05 070e add.w r7, r5, lr + 8017144: 2b00 cmp r3, #0 + 8017146: d064 beq.n 8017212 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x416> + 8017148: f89c 6001 ldrb.w r6, [ip, #1] + 801714c: eb06 0646 add.w r6, r6, r6, lsl #1 + 8017150: 442e add r6, r5 + 8017152: 2900 cmp r1, #0 + 8017154: d066 beq.n 8017224 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x428> + 8017156: eb0c 0002 add.w r0, ip, r2 + 801715a: f81c 2002 ldrb.w r2, [ip, r2] + 801715e: 7840 ldrb r0, [r0, #1] + 8017160: eb02 0242 add.w r2, r2, r2, lsl #1 + 8017164: eb00 0040 add.w r0, r0, r0, lsl #1 + 8017168: 442a add r2, r5 + 801716a: 4428 add r0, r5 + 801716c: b29b uxth r3, r3 + 801716e: f815 b00e ldrb.w fp, [r5, lr] + 8017172: b289 uxth r1, r1 + 8017174: f896 e000 ldrb.w lr, [r6] + 8017178: f108 0803 add.w r8, r8, #3 + 801717c: f10a 3aff add.w sl, sl, #4294967295 + 8017180: fb03 f901 mul.w r9, r3, r1 + 8017184: 011b lsls r3, r3, #4 + 8017186: ebc9 1101 rsb r1, r9, r1, lsl #4 + 801718a: f5c3 7c80 rsb ip, r3, #256 ; 0x100 + 801718e: eba3 0309 sub.w r3, r3, r9 + 8017192: b289 uxth r1, r1 + 8017194: b29b uxth r3, r3 + 8017196: ebac 0c01 sub.w ip, ip, r1 + 801719a: fb03 fe0e mul.w lr, r3, lr + 801719e: fa1f fc8c uxth.w ip, ip + 80171a2: fb0c ee0b mla lr, ip, fp, lr + 80171a6: f892 b000 ldrb.w fp, [r2] + 80171aa: fb01 ee0b mla lr, r1, fp, lr + 80171ae: f890 b000 ldrb.w fp, [r0] + 80171b2: fb09 ee0b mla lr, r9, fp, lr + 80171b6: ea4f 2e2e mov.w lr, lr, asr #8 + 80171ba: f808 ec06 strb.w lr, [r8, #-6] + 80171be: f896 e001 ldrb.w lr, [r6, #1] + 80171c2: f897 b001 ldrb.w fp, [r7, #1] + 80171c6: fb03 fe0e mul.w lr, r3, lr + 80171ca: fb0c ee0b mla lr, ip, fp, lr + 80171ce: f892 b001 ldrb.w fp, [r2, #1] + 80171d2: fb01 ee0b mla lr, r1, fp, lr + 80171d6: f890 b001 ldrb.w fp, [r0, #1] + 80171da: fb09 ee0b mla lr, r9, fp, lr + 80171de: ea4f 2e2e mov.w lr, lr, asr #8 + 80171e2: f808 ec05 strb.w lr, [r8, #-5] + 80171e6: 78b6 ldrb r6, [r6, #2] + 80171e8: 78bf ldrb r7, [r7, #2] + 80171ea: 4373 muls r3, r6 + 80171ec: 7896 ldrb r6, [r2, #2] + 80171ee: 7882 ldrb r2, [r0, #2] + 80171f0: fb0c 3307 mla r3, ip, r7, r3 + 80171f4: fb01 3306 mla r3, r1, r6, r3 + 80171f8: fb09 3902 mla r9, r9, r2, r3 + 80171fc: 9b23 ldr r3, [sp, #140] ; 0x8c + 80171fe: 9a24 ldr r2, [sp, #144] ; 0x90 + 8017200: 441c add r4, r3 + 8017202: 9b22 ldr r3, [sp, #136] ; 0x88 + 8017204: ea4f 2929 mov.w r9, r9, asr #8 + 8017208: 4413 add r3, r2 + 801720a: f808 9c04 strb.w r9, [r8, #-4] + 801720e: 9322 str r3, [sp, #136] ; 0x88 + 8017210: e70d b.n 801702e <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x232> + 8017212: b151 cbz r1, 801722a <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x42e> + 8017214: f81c 2002 ldrb.w r2, [ip, r2] + 8017218: 4638 mov r0, r7 + 801721a: eb02 0242 add.w r2, r2, r2, lsl #1 + 801721e: 442a add r2, r5 + 8017220: 463e mov r6, r7 + 8017222: e7a3 b.n 801716c <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x370> + 8017224: 4638 mov r0, r7 + 8017226: 463a mov r2, r7 + 8017228: e7a0 b.n 801716c <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x370> + 801722a: 4638 mov r0, r7 + 801722c: 463a mov r2, r7 + 801722e: e7f7 b.n 8017220 <_ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x424> + 8017230: b00d add sp, #52 ; 0x34 + 8017232: ecbd 8b0a vpop {d8-d12} + 8017236: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + ... + +0801723c <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh>: + 801723c: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8017240: e9dd 050e ldrd r0, r5, [sp, #56] ; 0x38 + 8017244: f9bd e030 ldrsh.w lr, [sp, #48] ; 0x30 + 8017248: 2d00 cmp r5, #0 + 801724a: f9bd 9034 ldrsh.w r9, [sp, #52] ; 0x34 + 801724e: fb05 040e mla r4, r5, lr, r0 + 8017252: f89d 7040 ldrb.w r7, [sp, #64] ; 0x40 + 8017256: f89d c044 ldrb.w ip, [sp, #68] ; 0x44 + 801725a: eb02 0804 add.w r8, r2, r4 + 801725e: db40 blt.n 80172e2 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xa6> + 8017260: 45a9 cmp r9, r5 + 8017262: dd3e ble.n 80172e2 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xa6> + 8017264: 2800 cmp r0, #0 + 8017266: db3a blt.n 80172de <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xa2> + 8017268: 4586 cmp lr, r0 + 801726a: dd38 ble.n 80172de <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xa2> + 801726c: 5d12 ldrb r2, [r2, r4] + 801726e: f853 6022 ldr.w r6, [r3, r2, lsl #2] + 8017272: 1c42 adds r2, r0, #1 + 8017274: d438 bmi.n 80172e8 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xac> + 8017276: 4596 cmp lr, r2 + 8017278: dd36 ble.n 80172e8 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xac> + 801727a: b3bf cbz r7, 80172ec <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xb0> + 801727c: f898 2001 ldrb.w r2, [r8, #1] + 8017280: f853 4022 ldr.w r4, [r3, r2, lsl #2] + 8017284: 3501 adds r5, #1 + 8017286: d435 bmi.n 80172f4 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xb8> + 8017288: 45a9 cmp r9, r5 + 801728a: dd33 ble.n 80172f4 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xb8> + 801728c: f1bc 0f00 cmp.w ip, #0 + 8017290: d033 beq.n 80172fa <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xbe> + 8017292: 2800 cmp r0, #0 + 8017294: db2c blt.n 80172f0 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xb4> + 8017296: 4586 cmp lr, r0 + 8017298: dd2a ble.n 80172f0 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xb4> + 801729a: f818 200e ldrb.w r2, [r8, lr] + 801729e: f853 5022 ldr.w r5, [r3, r2, lsl #2] + 80172a2: 3001 adds r0, #1 + 80172a4: d42c bmi.n 8017300 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xc4> + 80172a6: 4586 cmp lr, r0 + 80172a8: dd2a ble.n 8017300 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xc4> + 80172aa: b35f cbz r7, 8017304 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xc8> + 80172ac: 44c6 add lr, r8 + 80172ae: f89e 2001 ldrb.w r2, [lr, #1] + 80172b2: f853 2022 ldr.w r2, [r3, r2, lsl #2] + 80172b6: 2f0f cmp r7, #15 + 80172b8: ea4f 6b16 mov.w fp, r6, lsr #24 + 80172bc: ea4f 6a14 mov.w sl, r4, lsr #24 + 80172c0: ea4f 6915 mov.w r9, r5, lsr #24 + 80172c4: ea4f 6812 mov.w r8, r2, lsr #24 + 80172c8: d802 bhi.n 80172d0 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x94> + 80172ca: f1bc 0f0f cmp.w ip, #15 + 80172ce: d91b bls.n 8017308 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0xcc> + 80172d0: 4b77 ldr r3, [pc, #476] ; (80174b0 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x274>) + 80172d2: f240 115b movw r1, #347 ; 0x15b + 80172d6: 4a77 ldr r2, [pc, #476] ; (80174b4 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x278>) + 80172d8: 4877 ldr r0, [pc, #476] ; (80174b8 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x27c>) + 80172da: f005 fd3f bl 801cd5c <__assert_func> + 80172de: 2600 movs r6, #0 + 80172e0: e7c7 b.n 8017272 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x36> + 80172e2: 2400 movs r4, #0 + 80172e4: 4626 mov r6, r4 + 80172e6: e7cd b.n 8017284 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x48> + 80172e8: 2400 movs r4, #0 + 80172ea: e7cb b.n 8017284 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x48> + 80172ec: 463c mov r4, r7 + 80172ee: e7c9 b.n 8017284 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x48> + 80172f0: 2500 movs r5, #0 + 80172f2: e7d6 b.n 80172a2 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x66> + 80172f4: 2200 movs r2, #0 + 80172f6: 4615 mov r5, r2 + 80172f8: e7dd b.n 80172b6 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x7a> + 80172fa: 4662 mov r2, ip + 80172fc: 4665 mov r5, ip + 80172fe: e7da b.n 80172b6 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x7a> + 8017300: 2200 movs r2, #0 + 8017302: e7d8 b.n 80172b6 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x7a> + 8017304: 463a mov r2, r7 + 8017306: e7d6 b.n 80172b6 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x7a> + 8017308: b2bf uxth r7, r7 + 801730a: fa1f f08c uxth.w r0, ip + 801730e: ea4f 1c07 mov.w ip, r7, lsl #4 + 8017312: fb00 fe07 mul.w lr, r0, r7 + 8017316: f5cc 7380 rsb r3, ip, #256 ; 0x100 + 801731a: ebce 1000 rsb r0, lr, r0, lsl #4 + 801731e: ebac 070e sub.w r7, ip, lr + 8017322: b280 uxth r0, r0 + 8017324: b2bf uxth r7, r7 + 8017326: 1a1b subs r3, r3, r0 + 8017328: fb07 fc0a mul.w ip, r7, sl + 801732c: b29b uxth r3, r3 + 801732e: fb03 cc0b mla ip, r3, fp, ip + 8017332: 9300 str r3, [sp, #0] + 8017334: fb00 cc09 mla ip, r0, r9, ip + 8017338: fb0e cc08 mla ip, lr, r8, ip + 801733c: f3cc 2307 ubfx r3, ip, #8, #8 + 8017340: 9301 str r3, [sp, #4] + 8017342: 2b00 cmp r3, #0 + 8017344: f000 80b0 beq.w 80174a8 <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh+0x26c> + 8017348: f006 1cff and.w ip, r6, #16711935 ; 0xff00ff + 801734c: f406 467f and.w r6, r6, #65280 ; 0xff00 + 8017350: fb0b fc0c mul.w ip, fp, ip + 8017354: fb0b f606 mul.w r6, fp, r6 + 8017358: ea4f 2b1c mov.w fp, ip, lsr #8 + 801735c: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 8017360: f00b 1bff and.w fp, fp, #16711935 ; 0xff00ff + 8017364: 44dc add ip, fp + 8017366: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 801736a: f404 447f and.w r4, r4, #65280 ; 0xff00 + 801736e: ea4f 2c1c mov.w ip, ip, lsr #8 + 8017372: fb0a fb0b mul.w fp, sl, fp + 8017376: fb0a fa04 mul.w sl, sl, r4 + 801737a: f00c 13ff and.w r3, ip, #16711935 ; 0xff00ff + 801737e: f506 7c80 add.w ip, r6, #256 ; 0x100 + 8017382: f50a 7480 add.w r4, sl, #256 ; 0x100 + 8017386: eb0c 2616 add.w r6, ip, r6, lsr #8 + 801738a: ea4f 2c1b mov.w ip, fp, lsr #8 + 801738e: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 8017392: eb04 2a1a add.w sl, r4, sl, lsr #8 + 8017396: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 801739a: 0a36 lsrs r6, r6, #8 + 801739c: ea4f 2a1a mov.w sl, sl, lsr #8 + 80173a0: 44dc add ip, fp + 80173a2: f005 1bff and.w fp, r5, #16711935 ; 0xff00ff + 80173a6: f405 457f and.w r5, r5, #65280 ; 0xff00 + 80173aa: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80173ae: fb09 fb0b mul.w fp, r9, fp + 80173b2: ea4f 2c1c mov.w ip, ip, lsr #8 + 80173b6: fb09 f905 mul.w r9, r9, r5 + 80173ba: f406 467f and.w r6, r6, #65280 ; 0xff00 + 80173be: ea4f 241b mov.w r4, fp, lsr #8 + 80173c2: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80173c6: f509 7580 add.w r5, r9, #256 ; 0x100 + 80173ca: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 80173ce: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 80173d2: fb0c fc07 mul.w ip, ip, r7 + 80173d6: eb05 2919 add.w r9, r5, r9, lsr #8 + 80173da: f002 15ff and.w r5, r2, #16711935 ; 0xff00ff + 80173de: f402 427f and.w r2, r2, #65280 ; 0xff00 + 80173e2: 445c add r4, fp + 80173e4: fb08 f505 mul.w r5, r8, r5 + 80173e8: ea4f 2919 mov.w r9, r9, lsr #8 + 80173ec: fb08 f802 mul.w r8, r8, r2 + 80173f0: 0a24 lsrs r4, r4, #8 + 80173f2: 0a2a lsrs r2, r5, #8 + 80173f4: f105 1501 add.w r5, r5, #65537 ; 0x10001 + 80173f8: fb07 f70a mul.w r7, r7, sl + 80173fc: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8017400: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8017404: 4415 add r5, r2 + 8017406: f508 7280 add.w r2, r8, #256 ; 0x100 + 801740a: eb02 2818 add.w r8, r2, r8, lsr #8 + 801740e: 9a00 ldr r2, [sp, #0] + 8017410: 0a2d lsrs r5, r5, #8 + 8017412: ea4f 2818 mov.w r8, r8, lsr #8 + 8017416: fb03 cc02 mla ip, r3, r2, ip + 801741a: f005 15ff and.w r5, r5, #16711935 ; 0xff00ff + 801741e: fb02 7306 mla r3, r2, r6, r7 + 8017422: f408 487f and.w r8, r8, #65280 ; 0xff00 + 8017426: 9a01 ldr r2, [sp, #4] + 8017428: fb05 c50e mla r5, r5, lr, ip + 801742c: fb0e 3e08 mla lr, lr, r8, r3 + 8017430: f409 437f and.w r3, r9, #65280 ; 0xff00 + 8017434: fb04 5400 mla r4, r4, r0, r5 + 8017438: fb00 e303 mla r3, r0, r3, lr + 801743c: 0a24 lsrs r4, r4, #8 + 801743e: 0a1b lsrs r3, r3, #8 + 8017440: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8017444: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8017448: 431c orrs r4, r3 + 801744a: f89d 3048 ldrb.w r3, [sp, #72] ; 0x48 + 801744e: b29b uxth r3, r3 + 8017450: b2e0 uxtb r0, r4 + 8017452: 435a muls r2, r3 + 8017454: fb10 f003 smulbb r0, r0, r3 + 8017458: 1c55 adds r5, r2, #1 + 801745a: eb05 2512 add.w r5, r5, r2, lsr #8 + 801745e: 780a ldrb r2, [r1, #0] + 8017460: ea6f 2515 mvn.w r5, r5, lsr #8 + 8017464: b2ed uxtb r5, r5 + 8017466: fb02 0205 mla r2, r2, r5, r0 + 801746a: b292 uxth r2, r2 + 801746c: 1c50 adds r0, r2, #1 + 801746e: eb00 2212 add.w r2, r0, r2, lsr #8 + 8017472: 7848 ldrb r0, [r1, #1] + 8017474: fb10 f005 smulbb r0, r0, r5 + 8017478: 1212 asrs r2, r2, #8 + 801747a: 700a strb r2, [r1, #0] + 801747c: f3c4 2207 ubfx r2, r4, #8, #8 + 8017480: 0c24 lsrs r4, r4, #16 + 8017482: fb02 0203 mla r2, r2, r3, r0 + 8017486: b292 uxth r2, r2 + 8017488: 1c50 adds r0, r2, #1 + 801748a: eb00 2212 add.w r2, r0, r2, lsr #8 + 801748e: 1212 asrs r2, r2, #8 + 8017490: 704a strb r2, [r1, #1] + 8017492: 788a ldrb r2, [r1, #2] + 8017494: fb12 f505 smulbb r5, r2, r5 + 8017498: fb04 5303 mla r3, r4, r3, r5 + 801749c: b29b uxth r3, r3 + 801749e: 1c5a adds r2, r3, #1 + 80174a0: eb02 2313 add.w r3, r2, r3, lsr #8 + 80174a4: 121b asrs r3, r3, #8 + 80174a6: 708b strb r3, [r1, #2] + 80174a8: b003 add sp, #12 + 80174aa: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 80174ae: bf00 nop + 80174b0: 0802145d .word 0x0802145d + 80174b4: 08021872 .word 0x08021872 + 80174b8: 0802142a .word 0x0802142a + +080174bc <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 80174bc: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80174c0: ed2d 8b08 vpush {d8-d11} + 80174c4: b09f sub sp, #124 ; 0x7c + 80174c6: eeb0 aa40 vmov.f32 s20, s0 + 80174ca: eef0 9a60 vmov.f32 s19, s1 + 80174ce: 921b str r2, [sp, #108] ; 0x6c + 80174d0: eeb0 9a41 vmov.f32 s18, s2 + 80174d4: 9a35 ldr r2, [sp, #212] ; 0xd4 + 80174d6: eeb0 8a62 vmov.f32 s16, s5 + 80174da: 9309 str r3, [sp, #36] ; 0x24 + 80174dc: eef0 8a43 vmov.f32 s17, s6 + 80174e0: f89d 30e4 ldrb.w r3, [sp, #228] ; 0xe4 + 80174e4: eef0 ba44 vmov.f32 s23, s8 + 80174e8: 901d str r0, [sp, #116] ; 0x74 + 80174ea: eeb0 ba64 vmov.f32 s22, s9 + 80174ee: 931c str r3, [sp, #112] ; 0x70 + 80174f0: eef0 aa45 vmov.f32 s21, s10 + 80174f4: 6850 ldr r0, [r2, #4] + 80174f6: 9119 str r1, [sp, #100] ; 0x64 + 80174f8: 6812 ldr r2, [r2, #0] + 80174fa: 9d32 ldr r5, [sp, #200] ; 0xc8 + 80174fc: e9dd 1336 ldrd r1, r3, [sp, #216] ; 0xd8 + 8017500: fb00 1303 mla r3, r0, r3, r1 + 8017504: eb03 0343 add.w r3, r3, r3, lsl #1 + 8017508: 18d3 adds r3, r2, r3 + 801750a: 930c str r3, [sp, #48] ; 0x30 + 801750c: 9b38 ldr r3, [sp, #224] ; 0xe0 + 801750e: 681b ldr r3, [r3, #0] + 8017510: 9312 str r3, [sp, #72] ; 0x48 + 8017512: 9b38 ldr r3, [sp, #224] ; 0xe0 + 8017514: 685e ldr r6, [r3, #4] + 8017516: f8bd 3070 ldrh.w r3, [sp, #112] ; 0x70 + 801751a: 3604 adds r6, #4 + 801751c: 930d str r3, [sp, #52] ; 0x34 + 801751e: 9b19 ldr r3, [sp, #100] ; 0x64 + 8017520: 2b00 cmp r3, #0 + 8017522: dc03 bgt.n 801752c <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 8017524: 9b1b ldr r3, [sp, #108] ; 0x6c + 8017526: 2b00 cmp r3, #0 + 8017528: f340 8378 ble.w 8017c1c <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x760> + 801752c: 9b38 ldr r3, [sp, #224] ; 0xe0 + 801752e: f9b3 1008 ldrsh.w r1, [r3, #8] + 8017532: f9b3 200c ldrsh.w r2, [r3, #12] + 8017536: 1e48 subs r0, r1, #1 + 8017538: 1e57 subs r7, r2, #1 + 801753a: 9b09 ldr r3, [sp, #36] ; 0x24 + 801753c: 2b00 cmp r3, #0 + 801753e: f340 818c ble.w 801785a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x39e> + 8017542: 9c31 ldr r4, [sp, #196] ; 0xc4 + 8017544: 142b asrs r3, r5, #16 + 8017546: ea5f 4c24 movs.w ip, r4, asr #16 + 801754a: d406 bmi.n 801755a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9e> + 801754c: 4584 cmp ip, r0 + 801754e: da04 bge.n 801755a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9e> + 8017550: 2b00 cmp r3, #0 + 8017552: db02 blt.n 801755a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9e> + 8017554: 42bb cmp r3, r7 + 8017556: f2c0 8181 blt.w 801785c <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3a0> + 801755a: f11c 0c01 adds.w ip, ip, #1 + 801755e: f100 816f bmi.w 8017840 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x384> + 8017562: 4561 cmp r1, ip + 8017564: f2c0 816c blt.w 8017840 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x384> + 8017568: 3301 adds r3, #1 + 801756a: f100 8169 bmi.w 8017840 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x384> + 801756e: 429a cmp r2, r3 + 8017570: f2c0 8166 blt.w 8017840 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x384> + 8017574: 9b09 ldr r3, [sp, #36] ; 0x24 + 8017576: 9f0c ldr r7, [sp, #48] ; 0x30 + 8017578: 931a str r3, [sp, #104] ; 0x68 + 801757a: 9b1a ldr r3, [sp, #104] ; 0x68 + 801757c: 2b00 cmp r3, #0 + 801757e: f340 818c ble.w 801789a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3de> + 8017582: 9b31 ldr r3, [sp, #196] ; 0xc4 + 8017584: ea4f 4c25 mov.w ip, r5, asr #16 + 8017588: f3c5 3103 ubfx r1, r5, #12, #4 + 801758c: f3c3 3203 ubfx r2, r3, #12, #4 + 8017590: 9b38 ldr r3, [sp, #224] ; 0xe0 + 8017592: e9d3 0e02 ldrd r0, lr, [r3, #8] + 8017596: 9b31 ldr r3, [sp, #196] ; 0xc4 + 8017598: 141b asrs r3, r3, #16 + 801759a: f100 81d0 bmi.w 801793e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x482> + 801759e: f100 38ff add.w r8, r0, #4294967295 + 80175a2: 4543 cmp r3, r8 + 80175a4: f280 81cb bge.w 801793e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x482> + 80175a8: f1bc 0f00 cmp.w ip, #0 + 80175ac: f2c0 81c7 blt.w 801793e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x482> + 80175b0: f10e 38ff add.w r8, lr, #4294967295 + 80175b4: 45c4 cmp ip, r8 + 80175b6: f280 81c2 bge.w 801793e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x482> + 80175ba: b200 sxth r0, r0 + 80175bc: 9c12 ldr r4, [sp, #72] ; 0x48 + 80175be: fb0c 3300 mla r3, ip, r0, r3 + 80175c2: eb04 0803 add.w r8, r4, r3 + 80175c6: 5ce3 ldrb r3, [r4, r3] + 80175c8: f856 3023 ldr.w r3, [r6, r3, lsl #2] + 80175cc: ea4f 6e13 mov.w lr, r3, lsr #24 + 80175d0: 2a00 cmp r2, #0 + 80175d2: f000 81a9 beq.w 8017928 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x46c> + 80175d6: f898 c001 ldrb.w ip, [r8, #1] + 80175da: f856 402c ldr.w r4, [r6, ip, lsl #2] + 80175de: 940e str r4, [sp, #56] ; 0x38 + 80175e0: 0e24 lsrs r4, r4, #24 + 80175e2: 9415 str r4, [sp, #84] ; 0x54 + 80175e4: b179 cbz r1, 8017606 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14a> + 80175e6: eb08 0c00 add.w ip, r8, r0 + 80175ea: f818 0000 ldrb.w r0, [r8, r0] + 80175ee: f856 0020 ldr.w r0, [r6, r0, lsl #2] + 80175f2: 900a str r0, [sp, #40] ; 0x28 + 80175f4: 0e00 lsrs r0, r0, #24 + 80175f6: 9013 str r0, [sp, #76] ; 0x4c + 80175f8: f89c 0001 ldrb.w r0, [ip, #1] + 80175fc: f856 0020 ldr.w r0, [r6, r0, lsl #2] + 8017600: 900f str r0, [sp, #60] ; 0x3c + 8017602: 0e00 lsrs r0, r0, #24 + 8017604: 9016 str r0, [sp, #88] ; 0x58 + 8017606: b292 uxth r2, r2 + 8017608: 9815 ldr r0, [sp, #84] ; 0x54 + 801760a: b289 uxth r1, r1 + 801760c: 9c13 ldr r4, [sp, #76] ; 0x4c + 801760e: fb02 f901 mul.w r9, r2, r1 + 8017612: 0112 lsls r2, r2, #4 + 8017614: ebc9 1101 rsb r1, r9, r1, lsl #4 + 8017618: eba2 0809 sub.w r8, r2, r9 + 801761c: f5c2 7280 rsb r2, r2, #256 ; 0x100 + 8017620: b289 uxth r1, r1 + 8017622: fa1f f888 uxth.w r8, r8 + 8017626: 1a52 subs r2, r2, r1 + 8017628: fb08 f000 mul.w r0, r8, r0 + 801762c: b292 uxth r2, r2 + 801762e: fb02 000e mla r0, r2, lr, r0 + 8017632: fb01 0004 mla r0, r1, r4, r0 + 8017636: 9c16 ldr r4, [sp, #88] ; 0x58 + 8017638: fb09 0004 mla r0, r9, r4, r0 + 801763c: f3c0 2007 ubfx r0, r0, #8, #8 + 8017640: 2800 cmp r0, #0 + 8017642: f000 80f2 beq.w 801782a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 8017646: f1be 0fff cmp.w lr, #255 ; 0xff + 801764a: d01b beq.n 8017684 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c8> + 801764c: f003 1aff and.w sl, r3, #16711935 ; 0xff00ff + 8017650: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8017654: fb0e fa0a mul.w sl, lr, sl + 8017658: fb0e fe03 mul.w lr, lr, r3 + 801765c: ea4f 231a mov.w r3, sl, lsr #8 + 8017660: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8017664: f50e 7c80 add.w ip, lr, #256 ; 0x100 + 8017668: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801766c: eb0c 2c1e add.w ip, ip, lr, lsr #8 + 8017670: 4453 add r3, sl + 8017672: ea4f 2c1c mov.w ip, ip, lsr #8 + 8017676: 0a1b lsrs r3, r3, #8 + 8017678: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 801767c: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8017680: ea43 030c orr.w r3, r3, ip + 8017684: 9c15 ldr r4, [sp, #84] ; 0x54 + 8017686: 2cff cmp r4, #255 ; 0xff + 8017688: d021 beq.n 80176ce <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x212> + 801768a: 9c0e ldr r4, [sp, #56] ; 0x38 + 801768c: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 8017690: 9c15 ldr r4, [sp, #84] ; 0x54 + 8017692: fb04 fb0b mul.w fp, r4, fp + 8017696: 9c0e ldr r4, [sp, #56] ; 0x38 + 8017698: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 801769c: 9c15 ldr r4, [sp, #84] ; 0x54 + 801769e: ea4f 2e1b mov.w lr, fp, lsr #8 + 80176a2: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 80176a6: fb04 fa0a mul.w sl, r4, sl + 80176aa: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80176ae: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 80176b2: 44de add lr, fp + 80176b4: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 80176b8: ea4f 2e1e mov.w lr, lr, lsr #8 + 80176bc: ea4f 2a1a mov.w sl, sl, lsr #8 + 80176c0: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80176c4: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80176c8: ea4e 040a orr.w r4, lr, sl + 80176cc: 940e str r4, [sp, #56] ; 0x38 + 80176ce: 9c13 ldr r4, [sp, #76] ; 0x4c + 80176d0: 2cff cmp r4, #255 ; 0xff + 80176d2: d021 beq.n 8017718 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x25c> + 80176d4: 9c0a ldr r4, [sp, #40] ; 0x28 + 80176d6: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 80176da: 9c13 ldr r4, [sp, #76] ; 0x4c + 80176dc: fb04 fb0b mul.w fp, r4, fp + 80176e0: 9c0a ldr r4, [sp, #40] ; 0x28 + 80176e2: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 80176e6: 9c13 ldr r4, [sp, #76] ; 0x4c + 80176e8: ea4f 2e1b mov.w lr, fp, lsr #8 + 80176ec: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 80176f0: fb04 fa0a mul.w sl, r4, sl + 80176f4: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80176f8: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 80176fc: 44de add lr, fp + 80176fe: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 8017702: ea4f 2e1e mov.w lr, lr, lsr #8 + 8017706: ea4f 2a1a mov.w sl, sl, lsr #8 + 801770a: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801770e: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8017712: ea4e 040a orr.w r4, lr, sl + 8017716: 940a str r4, [sp, #40] ; 0x28 + 8017718: 9c16 ldr r4, [sp, #88] ; 0x58 + 801771a: 2cff cmp r4, #255 ; 0xff + 801771c: d021 beq.n 8017762 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a6> + 801771e: 9c0f ldr r4, [sp, #60] ; 0x3c + 8017720: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 8017724: 9c16 ldr r4, [sp, #88] ; 0x58 + 8017726: fb04 fb0b mul.w fp, r4, fp + 801772a: 9c0f ldr r4, [sp, #60] ; 0x3c + 801772c: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8017730: 9c16 ldr r4, [sp, #88] ; 0x58 + 8017732: ea4f 2e1b mov.w lr, fp, lsr #8 + 8017736: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 801773a: fb04 fa0a mul.w sl, r4, sl + 801773e: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 8017742: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 8017746: 44de add lr, fp + 8017748: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 801774c: ea4f 2e1e mov.w lr, lr, lsr #8 + 8017750: ea4f 2a1a mov.w sl, sl, lsr #8 + 8017754: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 8017758: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801775c: ea4e 040a orr.w r4, lr, sl + 8017760: 940f str r4, [sp, #60] ; 0x3c + 8017762: 9c0e ldr r4, [sp, #56] ; 0x38 + 8017764: f003 1eff and.w lr, r3, #16711935 ; 0xff00ff + 8017768: f403 437f and.w r3, r3, #65280 ; 0xff00 + 801776c: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8017770: 9c0a ldr r4, [sp, #40] ; 0x28 + 8017772: fb08 fc0c mul.w ip, r8, ip + 8017776: fb02 cc0e mla ip, r2, lr, ip + 801777a: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801777e: 9c0f ldr r4, [sp, #60] ; 0x3c + 8017780: fb01 cc0e mla ip, r1, lr, ip + 8017784: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 8017788: 9c0e ldr r4, [sp, #56] ; 0x38 + 801778a: fb09 cc0e mla ip, r9, lr, ip + 801778e: f404 4e7f and.w lr, r4, #65280 ; 0xff00 + 8017792: fb08 f80e mul.w r8, r8, lr + 8017796: ea4f 2c1c mov.w ip, ip, lsr #8 + 801779a: fb02 8303 mla r3, r2, r3, r8 + 801779e: 9a0a ldr r2, [sp, #40] ; 0x28 + 80177a0: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80177a4: f402 4a7f and.w sl, r2, #65280 ; 0xff00 + 80177a8: 9a0f ldr r2, [sp, #60] ; 0x3c + 80177aa: fb01 330a mla r3, r1, sl, r3 + 80177ae: f402 417f and.w r1, r2, #65280 ; 0xff00 + 80177b2: fb09 3901 mla r9, r9, r1, r3 + 80177b6: 9b0d ldr r3, [sp, #52] ; 0x34 + 80177b8: 990d ldr r1, [sp, #52] ; 0x34 + 80177ba: 4343 muls r3, r0 + 80177bc: ea4f 2919 mov.w r9, r9, lsr #8 + 80177c0: 1c58 adds r0, r3, #1 + 80177c2: f409 497f and.w r9, r9, #65280 ; 0xff00 + 80177c6: eb00 2013 add.w r0, r0, r3, lsr #8 + 80177ca: ea4c 0c09 orr.w ip, ip, r9 + 80177ce: 783b ldrb r3, [r7, #0] + 80177d0: fa5f f28c uxtb.w r2, ip + 80177d4: ea6f 2010 mvn.w r0, r0, lsr #8 + 80177d8: fb12 f201 smulbb r2, r2, r1 + 80177dc: b2c0 uxtb r0, r0 + 80177de: fb03 2300 mla r3, r3, r0, r2 + 80177e2: b29b uxth r3, r3 + 80177e4: 1c5a adds r2, r3, #1 + 80177e6: eb02 2313 add.w r3, r2, r3, lsr #8 + 80177ea: 787a ldrb r2, [r7, #1] + 80177ec: fb12 f200 smulbb r2, r2, r0 + 80177f0: 121b asrs r3, r3, #8 + 80177f2: 703b strb r3, [r7, #0] + 80177f4: f3cc 2307 ubfx r3, ip, #8, #8 + 80177f8: ea4f 4c1c mov.w ip, ip, lsr #16 + 80177fc: fb03 2301 mla r3, r3, r1, r2 + 8017800: b29b uxth r3, r3 + 8017802: 1c5a adds r2, r3, #1 + 8017804: eb02 2313 add.w r3, r2, r3, lsr #8 + 8017808: 121b asrs r3, r3, #8 + 801780a: 707b strb r3, [r7, #1] + 801780c: 78bb ldrb r3, [r7, #2] + 801780e: fb13 f000 smulbb r0, r3, r0 + 8017812: fb0c 0c01 mla ip, ip, r1, r0 + 8017816: fa1f fc8c uxth.w ip, ip + 801781a: f10c 0301 add.w r3, ip, #1 + 801781e: eb03 2c1c add.w ip, r3, ip, lsr #8 + 8017822: ea4f 2c2c mov.w ip, ip, asr #8 + 8017826: f887 c002 strb.w ip, [r7, #2] + 801782a: 9b33 ldr r3, [sp, #204] ; 0xcc + 801782c: 3703 adds r7, #3 + 801782e: 9a31 ldr r2, [sp, #196] ; 0xc4 + 8017830: 441a add r2, r3 + 8017832: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8017834: 441d add r5, r3 + 8017836: 9b1a ldr r3, [sp, #104] ; 0x68 + 8017838: 9231 str r2, [sp, #196] ; 0xc4 + 801783a: 3b01 subs r3, #1 + 801783c: 931a str r3, [sp, #104] ; 0x68 + 801783e: e69c b.n 801757a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xbe> + 8017840: 9b33 ldr r3, [sp, #204] ; 0xcc + 8017842: 9c31 ldr r4, [sp, #196] ; 0xc4 + 8017844: 441c add r4, r3 + 8017846: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8017848: 441d add r5, r3 + 801784a: 9b09 ldr r3, [sp, #36] ; 0x24 + 801784c: 9431 str r4, [sp, #196] ; 0xc4 + 801784e: 3b01 subs r3, #1 + 8017850: 9309 str r3, [sp, #36] ; 0x24 + 8017852: 9b0c ldr r3, [sp, #48] ; 0x30 + 8017854: 3303 adds r3, #3 + 8017856: 930c str r3, [sp, #48] ; 0x30 + 8017858: e66f b.n 801753a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7e> + 801785a: d026 beq.n 80178aa <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3ee> + 801785c: 9b09 ldr r3, [sp, #36] ; 0x24 + 801785e: 9833 ldr r0, [sp, #204] ; 0xcc + 8017860: 3b01 subs r3, #1 + 8017862: 9c31 ldr r4, [sp, #196] ; 0xc4 + 8017864: fb00 4003 mla r0, r0, r3, r4 + 8017868: 1400 asrs r0, r0, #16 + 801786a: f53f ae83 bmi.w 8017574 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 801786e: 3901 subs r1, #1 + 8017870: 4288 cmp r0, r1 + 8017872: f6bf ae7f bge.w 8017574 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 8017876: 9934 ldr r1, [sp, #208] ; 0xd0 + 8017878: fb01 5303 mla r3, r1, r3, r5 + 801787c: 141b asrs r3, r3, #16 + 801787e: f53f ae79 bmi.w 8017574 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 8017882: 3a01 subs r2, #1 + 8017884: 4293 cmp r3, r2 + 8017886: f6bf ae75 bge.w 8017574 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb8> + 801788a: 9b0c ldr r3, [sp, #48] ; 0x30 + 801788c: f8dd b024 ldr.w fp, [sp, #36] ; 0x24 + 8017890: f103 0e03 add.w lr, r3, #3 + 8017894: f1bb 0f00 cmp.w fp, #0 + 8017898: dc71 bgt.n 801797e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4c2> + 801789a: 9b09 ldr r3, [sp, #36] ; 0x24 + 801789c: ea23 74e3 bic.w r4, r3, r3, asr #31 + 80178a0: 9b0c ldr r3, [sp, #48] ; 0x30 + 80178a2: eb04 0444 add.w r4, r4, r4, lsl #1 + 80178a6: 4423 add r3, r4 + 80178a8: 930c str r3, [sp, #48] ; 0x30 + 80178aa: 9b19 ldr r3, [sp, #100] ; 0x64 + 80178ac: 2b00 cmp r3, #0 + 80178ae: f340 81b5 ble.w 8017c1c <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x760> + 80178b2: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 80178b6: 9b30 ldr r3, [sp, #192] ; 0xc0 + 80178b8: ee3a aa2b vadd.f32 s20, s20, s23 + 80178bc: ee79 9a8b vadd.f32 s19, s19, s22 + 80178c0: eef0 6a48 vmov.f32 s13, s16 + 80178c4: eec7 7a0a vdiv.f32 s15, s14, s20 + 80178c8: ee39 9a2a vadd.f32 s18, s18, s21 + 80178cc: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 80178d0: edcd 6a31 vstr s13, [sp, #196] ; 0xc4 + 80178d4: eef0 6a68 vmov.f32 s13, s17 + 80178d8: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 80178dc: ee16 5a90 vmov r5, s13 + 80178e0: ee29 7aa7 vmul.f32 s14, s19, s15 + 80178e4: ee69 7a27 vmul.f32 s15, s18, s15 + 80178e8: ee37 8a48 vsub.f32 s16, s14, s16 + 80178ec: ee77 8ae8 vsub.f32 s17, s15, s17 + 80178f0: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 80178f4: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 80178f8: ee18 2a10 vmov r2, s16 + 80178fc: eeb0 8a47 vmov.f32 s16, s14 + 8017900: fb92 f3f3 sdiv r3, r2, r3 + 8017904: ee18 2a90 vmov r2, s17 + 8017908: 9333 str r3, [sp, #204] ; 0xcc + 801790a: 9b30 ldr r3, [sp, #192] ; 0xc0 + 801790c: eef0 8a67 vmov.f32 s17, s15 + 8017910: fb92 f3f3 sdiv r3, r2, r3 + 8017914: 9334 str r3, [sp, #208] ; 0xd0 + 8017916: 9b19 ldr r3, [sp, #100] ; 0x64 + 8017918: 9a1b ldr r2, [sp, #108] ; 0x6c + 801791a: 3b01 subs r3, #1 + 801791c: 9319 str r3, [sp, #100] ; 0x64 + 801791e: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8017920: bf08 it eq + 8017922: 4613 moveq r3, r2 + 8017924: 9309 str r3, [sp, #36] ; 0x24 + 8017926: e5fa b.n 801751e <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x62> + 8017928: 2900 cmp r1, #0 + 801792a: f43f ae6c beq.w 8017606 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14a> + 801792e: f818 0000 ldrb.w r0, [r8, r0] + 8017932: f856 0020 ldr.w r0, [r6, r0, lsl #2] + 8017936: 900a str r0, [sp, #40] ; 0x28 + 8017938: 0e00 lsrs r0, r0, #24 + 801793a: 9013 str r0, [sp, #76] ; 0x4c + 801793c: e663 b.n 8017606 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14a> + 801793e: f113 0801 adds.w r8, r3, #1 + 8017942: f53f af72 bmi.w 801782a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 8017946: 4540 cmp r0, r8 + 8017948: f6ff af6f blt.w 801782a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 801794c: f11c 0801 adds.w r8, ip, #1 + 8017950: f53f af6b bmi.w 801782a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 8017954: 45c6 cmp lr, r8 + 8017956: f6ff af68 blt.w 801782a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 801795a: 9c1c ldr r4, [sp, #112] ; 0x70 + 801795c: b200 sxth r0, r0 + 801795e: 9302 str r3, [sp, #8] + 8017960: fa0f f38e sxth.w r3, lr + 8017964: 9000 str r0, [sp, #0] + 8017966: 9301 str r3, [sp, #4] + 8017968: 4633 mov r3, r6 + 801796a: 981d ldr r0, [sp, #116] ; 0x74 + 801796c: e9cd 1405 strd r1, r4, [sp, #20] + 8017970: e9cd c203 strd ip, r2, [sp, #12] + 8017974: 4639 mov r1, r7 + 8017976: 9a12 ldr r2, [sp, #72] ; 0x48 + 8017978: f7ff fc60 bl 801723c <_ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh> + 801797c: e755 b.n 801782a <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 801797e: 9b31 ldr r3, [sp, #196] ; 0xc4 + 8017980: f3c5 3003 ubfx r0, r5, #12, #4 + 8017984: 9c31 ldr r4, [sp, #196] ; 0xc4 + 8017986: f3c3 3203 ubfx r2, r3, #12, #4 + 801798a: 9b38 ldr r3, [sp, #224] ; 0xe0 + 801798c: 1427 asrs r7, r4, #16 + 801798e: 9c12 ldr r4, [sp, #72] ; 0x48 + 8017990: f9b3 1008 ldrsh.w r1, [r3, #8] + 8017994: 142b asrs r3, r5, #16 + 8017996: fb01 7303 mla r3, r1, r3, r7 + 801799a: 18e7 adds r7, r4, r3 + 801799c: 5ce3 ldrb r3, [r4, r3] + 801799e: f856 3023 ldr.w r3, [r6, r3, lsl #2] + 80179a2: ea4f 6c13 mov.w ip, r3, lsr #24 + 80179a6: 2a00 cmp r2, #0 + 80179a8: f000 812e beq.w 8017c08 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x74c> + 80179ac: f897 8001 ldrb.w r8, [r7, #1] + 80179b0: f856 4028 ldr.w r4, [r6, r8, lsl #2] + 80179b4: 9410 str r4, [sp, #64] ; 0x40 + 80179b6: 0e24 lsrs r4, r4, #24 + 80179b8: 9417 str r4, [sp, #92] ; 0x5c + 80179ba: b170 cbz r0, 80179da <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x51e> + 80179bc: eb07 0801 add.w r8, r7, r1 + 80179c0: 5c79 ldrb r1, [r7, r1] + 80179c2: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 80179c6: 910b str r1, [sp, #44] ; 0x2c + 80179c8: 0e09 lsrs r1, r1, #24 + 80179ca: 9114 str r1, [sp, #80] ; 0x50 + 80179cc: f898 1001 ldrb.w r1, [r8, #1] + 80179d0: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 80179d4: 9111 str r1, [sp, #68] ; 0x44 + 80179d6: 0e09 lsrs r1, r1, #24 + 80179d8: 9118 str r1, [sp, #96] ; 0x60 + 80179da: b292 uxth r2, r2 + 80179dc: 9917 ldr r1, [sp, #92] ; 0x5c + 80179de: b280 uxth r0, r0 + 80179e0: 9c14 ldr r4, [sp, #80] ; 0x50 + 80179e2: fb02 f900 mul.w r9, r2, r0 + 80179e6: 0112 lsls r2, r2, #4 + 80179e8: ebc9 1000 rsb r0, r9, r0, lsl #4 + 80179ec: eba2 0809 sub.w r8, r2, r9 + 80179f0: f5c2 7280 rsb r2, r2, #256 ; 0x100 + 80179f4: b280 uxth r0, r0 + 80179f6: fa1f f888 uxth.w r8, r8 + 80179fa: 1a12 subs r2, r2, r0 + 80179fc: fb08 f101 mul.w r1, r8, r1 + 8017a00: b292 uxth r2, r2 + 8017a02: fb02 110c mla r1, r2, ip, r1 + 8017a06: fb00 1104 mla r1, r0, r4, r1 + 8017a0a: 9c18 ldr r4, [sp, #96] ; 0x60 + 8017a0c: fb09 1104 mla r1, r9, r4, r1 + 8017a10: f3c1 2107 ubfx r1, r1, #8, #8 + 8017a14: 2900 cmp r1, #0 + 8017a16: f000 80ec beq.w 8017bf2 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x736> + 8017a1a: f1bc 0fff cmp.w ip, #255 ; 0xff + 8017a1e: d019 beq.n 8017a54 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x598> + 8017a20: f003 1aff and.w sl, r3, #16711935 ; 0xff00ff + 8017a24: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8017a28: fb0c fa0a mul.w sl, ip, sl + 8017a2c: fb0c fc03 mul.w ip, ip, r3 + 8017a30: ea4f 231a mov.w r3, sl, lsr #8 + 8017a34: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8017a38: f50c 7780 add.w r7, ip, #256 ; 0x100 + 8017a3c: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8017a40: eb07 271c add.w r7, r7, ip, lsr #8 + 8017a44: 4453 add r3, sl + 8017a46: 0a3f lsrs r7, r7, #8 + 8017a48: 0a1b lsrs r3, r3, #8 + 8017a4a: f407 477f and.w r7, r7, #65280 ; 0xff00 + 8017a4e: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8017a52: 433b orrs r3, r7 + 8017a54: 9c17 ldr r4, [sp, #92] ; 0x5c + 8017a56: 2cff cmp r4, #255 ; 0xff + 8017a58: d020 beq.n 8017a9c <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5e0> + 8017a5a: 9c10 ldr r4, [sp, #64] ; 0x40 + 8017a5c: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8017a60: 9c17 ldr r4, [sp, #92] ; 0x5c + 8017a62: 4367 muls r7, r4 + 8017a64: 9c10 ldr r4, [sp, #64] ; 0x40 + 8017a66: ea4f 2c17 mov.w ip, r7, lsr #8 + 8017a6a: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8017a6e: 9c17 ldr r4, [sp, #92] ; 0x5c + 8017a70: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8017a74: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8017a78: fb04 fa0a mul.w sl, r4, sl + 8017a7c: 44bc add ip, r7 + 8017a7e: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8017a82: ea4f 2c1c mov.w ip, ip, lsr #8 + 8017a86: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8017a8a: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8017a8e: ea4f 2a1a mov.w sl, sl, lsr #8 + 8017a92: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8017a96: ea4c 040a orr.w r4, ip, sl + 8017a9a: 9410 str r4, [sp, #64] ; 0x40 + 8017a9c: 9c14 ldr r4, [sp, #80] ; 0x50 + 8017a9e: 2cff cmp r4, #255 ; 0xff + 8017aa0: d020 beq.n 8017ae4 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x628> + 8017aa2: 9c0b ldr r4, [sp, #44] ; 0x2c + 8017aa4: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8017aa8: 9c14 ldr r4, [sp, #80] ; 0x50 + 8017aaa: 4367 muls r7, r4 + 8017aac: 9c0b ldr r4, [sp, #44] ; 0x2c + 8017aae: ea4f 2c17 mov.w ip, r7, lsr #8 + 8017ab2: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8017ab6: 9c14 ldr r4, [sp, #80] ; 0x50 + 8017ab8: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8017abc: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8017ac0: fb04 fa0a mul.w sl, r4, sl + 8017ac4: 44bc add ip, r7 + 8017ac6: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8017aca: ea4f 2c1c mov.w ip, ip, lsr #8 + 8017ace: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8017ad2: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8017ad6: ea4f 2a1a mov.w sl, sl, lsr #8 + 8017ada: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8017ade: ea4c 040a orr.w r4, ip, sl + 8017ae2: 940b str r4, [sp, #44] ; 0x2c + 8017ae4: 9c18 ldr r4, [sp, #96] ; 0x60 + 8017ae6: 2cff cmp r4, #255 ; 0xff + 8017ae8: d020 beq.n 8017b2c <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x670> + 8017aea: 9c11 ldr r4, [sp, #68] ; 0x44 + 8017aec: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8017af0: 9c18 ldr r4, [sp, #96] ; 0x60 + 8017af2: 4367 muls r7, r4 + 8017af4: 9c11 ldr r4, [sp, #68] ; 0x44 + 8017af6: ea4f 2c17 mov.w ip, r7, lsr #8 + 8017afa: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8017afe: 9c18 ldr r4, [sp, #96] ; 0x60 + 8017b00: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8017b04: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8017b08: fb04 fa0a mul.w sl, r4, sl + 8017b0c: 44bc add ip, r7 + 8017b0e: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8017b12: ea4f 2c1c mov.w ip, ip, lsr #8 + 8017b16: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8017b1a: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8017b1e: ea4f 2a1a mov.w sl, sl, lsr #8 + 8017b22: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8017b26: ea4c 040a orr.w r4, ip, sl + 8017b2a: 9411 str r4, [sp, #68] ; 0x44 + 8017b2c: 9c10 ldr r4, [sp, #64] ; 0x40 + 8017b2e: f003 1cff and.w ip, r3, #16711935 ; 0xff00ff + 8017b32: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8017b36: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8017b3a: 9c0b ldr r4, [sp, #44] ; 0x2c + 8017b3c: fb08 f707 mul.w r7, r8, r7 + 8017b40: fb02 770c mla r7, r2, ip, r7 + 8017b44: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8017b48: 9c11 ldr r4, [sp, #68] ; 0x44 + 8017b4a: fb00 770c mla r7, r0, ip, r7 + 8017b4e: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8017b52: 9c10 ldr r4, [sp, #64] ; 0x40 + 8017b54: fb09 770c mla r7, r9, ip, r7 + 8017b58: f404 4c7f and.w ip, r4, #65280 ; 0xff00 + 8017b5c: fb08 f80c mul.w r8, r8, ip + 8017b60: 0a3f lsrs r7, r7, #8 + 8017b62: fb02 8303 mla r3, r2, r3, r8 + 8017b66: 9a0b ldr r2, [sp, #44] ; 0x2c + 8017b68: f007 17ff and.w r7, r7, #16711935 ; 0xff00ff + 8017b6c: f402 4a7f and.w sl, r2, #65280 ; 0xff00 + 8017b70: 9a11 ldr r2, [sp, #68] ; 0x44 + 8017b72: fb00 330a mla r3, r0, sl, r3 + 8017b76: f402 4c7f and.w ip, r2, #65280 ; 0xff00 + 8017b7a: 980d ldr r0, [sp, #52] ; 0x34 + 8017b7c: fb09 3c0c mla ip, r9, ip, r3 + 8017b80: 9b0d ldr r3, [sp, #52] ; 0x34 + 8017b82: ea4f 2c1c mov.w ip, ip, lsr #8 + 8017b86: 434b muls r3, r1 + 8017b88: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 8017b8c: 1c59 adds r1, r3, #1 + 8017b8e: ea47 070c orr.w r7, r7, ip + 8017b92: eb01 2113 add.w r1, r1, r3, lsr #8 + 8017b96: f81e 3c03 ldrb.w r3, [lr, #-3] + 8017b9a: b2fa uxtb r2, r7 + 8017b9c: ea6f 2111 mvn.w r1, r1, lsr #8 + 8017ba0: fb12 f200 smulbb r2, r2, r0 + 8017ba4: b2c9 uxtb r1, r1 + 8017ba6: fb03 2301 mla r3, r3, r1, r2 + 8017baa: b29b uxth r3, r3 + 8017bac: 1c5a adds r2, r3, #1 + 8017bae: eb02 2313 add.w r3, r2, r3, lsr #8 + 8017bb2: f81e 2c02 ldrb.w r2, [lr, #-2] + 8017bb6: fb12 f201 smulbb r2, r2, r1 + 8017bba: 121b asrs r3, r3, #8 + 8017bbc: f80e 3c03 strb.w r3, [lr, #-3] + 8017bc0: f3c7 2307 ubfx r3, r7, #8, #8 + 8017bc4: 0c3f lsrs r7, r7, #16 + 8017bc6: fb03 2300 mla r3, r3, r0, r2 + 8017bca: b29b uxth r3, r3 + 8017bcc: 1c5a adds r2, r3, #1 + 8017bce: eb02 2313 add.w r3, r2, r3, lsr #8 + 8017bd2: 121b asrs r3, r3, #8 + 8017bd4: f80e 3c02 strb.w r3, [lr, #-2] + 8017bd8: f81e 3c01 ldrb.w r3, [lr, #-1] + 8017bdc: fb13 f101 smulbb r1, r3, r1 + 8017be0: fb07 1700 mla r7, r7, r0, r1 + 8017be4: b2bf uxth r7, r7 + 8017be6: 1c7b adds r3, r7, #1 + 8017be8: eb03 2717 add.w r7, r3, r7, lsr #8 + 8017bec: 123f asrs r7, r7, #8 + 8017bee: f80e 7c01 strb.w r7, [lr, #-1] + 8017bf2: 9b33 ldr r3, [sp, #204] ; 0xcc + 8017bf4: f10e 0e03 add.w lr, lr, #3 + 8017bf8: 9a31 ldr r2, [sp, #196] ; 0xc4 + 8017bfa: f10b 3bff add.w fp, fp, #4294967295 + 8017bfe: 441a add r2, r3 + 8017c00: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8017c02: 9231 str r2, [sp, #196] ; 0xc4 + 8017c04: 441d add r5, r3 + 8017c06: e645 b.n 8017894 <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3d8> + 8017c08: 2800 cmp r0, #0 + 8017c0a: f43f aee6 beq.w 80179da <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x51e> + 8017c0e: 5c79 ldrb r1, [r7, r1] + 8017c10: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 8017c14: 910b str r1, [sp, #44] ; 0x2c + 8017c16: 0e09 lsrs r1, r1, #24 + 8017c18: 9114 str r1, [sp, #80] ; 0x50 + 8017c1a: e6de b.n 80179da <_ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x51e> + 8017c1c: b01f add sp, #124 ; 0x7c + 8017c1e: ecbd 8b08 vpop {d8-d11} + 8017c22: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + ... + +08017c28 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh>: + 8017c28: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8017c2c: e9dd 040e ldrd r0, r4, [sp, #56] ; 0x38 + 8017c30: f9bd c030 ldrsh.w ip, [sp, #48] ; 0x30 + 8017c34: 2c00 cmp r4, #0 + 8017c36: f9bd 8034 ldrsh.w r8, [sp, #52] ; 0x34 + 8017c3a: fb04 060c mla r6, r4, ip, r0 + 8017c3e: f89d 5040 ldrb.w r5, [sp, #64] ; 0x40 + 8017c42: f89d 7044 ldrb.w r7, [sp, #68] ; 0x44 + 8017c46: eb02 0e06 add.w lr, r2, r6 + 8017c4a: db3d blt.n 8017cc8 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xa0> + 8017c4c: 45a0 cmp r8, r4 + 8017c4e: dd3b ble.n 8017cc8 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xa0> + 8017c50: 2800 cmp r0, #0 + 8017c52: db37 blt.n 8017cc4 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x9c> + 8017c54: 4584 cmp ip, r0 + 8017c56: dd35 ble.n 8017cc4 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x9c> + 8017c58: 5d92 ldrb r2, [r2, r6] + 8017c5a: f853 2022 ldr.w r2, [r3, r2, lsl #2] + 8017c5e: 1c46 adds r6, r0, #1 + 8017c60: d435 bmi.n 8017cce <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xa6> + 8017c62: 45b4 cmp ip, r6 + 8017c64: dd33 ble.n 8017cce <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xa6> + 8017c66: b3a5 cbz r5, 8017cd2 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xaa> + 8017c68: f89e 6001 ldrb.w r6, [lr, #1] + 8017c6c: f853 6026 ldr.w r6, [r3, r6, lsl #2] + 8017c70: 3401 adds r4, #1 + 8017c72: d432 bmi.n 8017cda <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xb2> + 8017c74: 45a0 cmp r8, r4 + 8017c76: dd30 ble.n 8017cda <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xb2> + 8017c78: b397 cbz r7, 8017ce0 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xb8> + 8017c7a: 2800 cmp r0, #0 + 8017c7c: db2b blt.n 8017cd6 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xae> + 8017c7e: 4584 cmp ip, r0 + 8017c80: dd29 ble.n 8017cd6 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xae> + 8017c82: f81e 400c ldrb.w r4, [lr, ip] + 8017c86: f853 4024 ldr.w r4, [r3, r4, lsl #2] + 8017c8a: 3001 adds r0, #1 + 8017c8c: d42b bmi.n 8017ce6 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xbe> + 8017c8e: 4584 cmp ip, r0 + 8017c90: dd29 ble.n 8017ce6 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xbe> + 8017c92: b355 cbz r5, 8017cea <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xc2> + 8017c94: 44f4 add ip, lr + 8017c96: f89c 0001 ldrb.w r0, [ip, #1] + 8017c9a: f853 3020 ldr.w r3, [r3, r0, lsl #2] + 8017c9e: 2d0f cmp r5, #15 + 8017ca0: ea4f 6b12 mov.w fp, r2, lsr #24 + 8017ca4: ea4f 6a16 mov.w sl, r6, lsr #24 + 8017ca8: ea4f 6914 mov.w r9, r4, lsr #24 + 8017cac: ea4f 6813 mov.w r8, r3, lsr #24 + 8017cb0: d801 bhi.n 8017cb6 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x8e> + 8017cb2: 2f0f cmp r7, #15 + 8017cb4: d91b bls.n 8017cee <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0xc6> + 8017cb6: 4b7f ldr r3, [pc, #508] ; (8017eb4 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x28c>) + 8017cb8: f240 115b movw r1, #347 ; 0x15b + 8017cbc: 4a7e ldr r2, [pc, #504] ; (8017eb8 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x290>) + 8017cbe: 487f ldr r0, [pc, #508] ; (8017ebc <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x294>) + 8017cc0: f005 f84c bl 801cd5c <__assert_func> + 8017cc4: 2200 movs r2, #0 + 8017cc6: e7ca b.n 8017c5e <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x36> + 8017cc8: 2600 movs r6, #0 + 8017cca: 4632 mov r2, r6 + 8017ccc: e7d0 b.n 8017c70 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x48> + 8017cce: 2600 movs r6, #0 + 8017cd0: e7ce b.n 8017c70 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x48> + 8017cd2: 462e mov r6, r5 + 8017cd4: e7cc b.n 8017c70 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x48> + 8017cd6: 2400 movs r4, #0 + 8017cd8: e7d7 b.n 8017c8a <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x62> + 8017cda: 2300 movs r3, #0 + 8017cdc: 461c mov r4, r3 + 8017cde: e7de b.n 8017c9e <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x76> + 8017ce0: 463b mov r3, r7 + 8017ce2: 463c mov r4, r7 + 8017ce4: e7db b.n 8017c9e <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x76> + 8017ce6: 2300 movs r3, #0 + 8017ce8: e7d9 b.n 8017c9e <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x76> + 8017cea: 462b mov r3, r5 + 8017cec: e7d7 b.n 8017c9e <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x76> + 8017cee: b2a8 uxth r0, r5 + 8017cf0: b2bf uxth r7, r7 + 8017cf2: fb07 fe00 mul.w lr, r7, r0 + 8017cf6: 0100 lsls r0, r0, #4 + 8017cf8: ebce 1707 rsb r7, lr, r7, lsl #4 + 8017cfc: eba0 0c0e sub.w ip, r0, lr + 8017d00: f5c0 7080 rsb r0, r0, #256 ; 0x100 + 8017d04: b2bf uxth r7, r7 + 8017d06: fa1f fc8c uxth.w ip, ip + 8017d0a: 1bc5 subs r5, r0, r7 + 8017d0c: fb0c f00a mul.w r0, ip, sl + 8017d10: b2ad uxth r5, r5 + 8017d12: fb05 000b mla r0, r5, fp, r0 + 8017d16: fb07 0009 mla r0, r7, r9, r0 + 8017d1a: fb0e 0008 mla r0, lr, r8, r0 + 8017d1e: f3c0 2007 ubfx r0, r0, #8, #8 + 8017d22: 9001 str r0, [sp, #4] + 8017d24: 2800 cmp r0, #0 + 8017d26: f000 80c2 beq.w 8017eae <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x286> + 8017d2a: f1bb 0fff cmp.w fp, #255 ; 0xff + 8017d2e: d018 beq.n 8017d62 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x13a> + 8017d30: f002 10ff and.w r0, r2, #16711935 ; 0xff00ff + 8017d34: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8017d38: fb0b f000 mul.w r0, fp, r0 + 8017d3c: fb0b fb02 mul.w fp, fp, r2 + 8017d40: 0a02 lsrs r2, r0, #8 + 8017d42: f100 1001 add.w r0, r0, #65537 ; 0x10001 + 8017d46: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8017d4a: 4402 add r2, r0 + 8017d4c: f50b 7080 add.w r0, fp, #256 ; 0x100 + 8017d50: eb00 201b add.w r0, r0, fp, lsr #8 + 8017d54: 0a12 lsrs r2, r2, #8 + 8017d56: 0a00 lsrs r0, r0, #8 + 8017d58: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8017d5c: f400 407f and.w r0, r0, #65280 ; 0xff00 + 8017d60: 4302 orrs r2, r0 + 8017d62: f1ba 0fff cmp.w sl, #255 ; 0xff + 8017d66: d01a beq.n 8017d9e <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x176> + 8017d68: f006 10ff and.w r0, r6, #16711935 ; 0xff00ff + 8017d6c: f406 467f and.w r6, r6, #65280 ; 0xff00 + 8017d70: fb0a f000 mul.w r0, sl, r0 + 8017d74: fb0a fa06 mul.w sl, sl, r6 + 8017d78: 0a06 lsrs r6, r0, #8 + 8017d7a: f100 1001 add.w r0, r0, #65537 ; 0x10001 + 8017d7e: f006 16ff and.w r6, r6, #16711935 ; 0xff00ff + 8017d82: 4406 add r6, r0 + 8017d84: f50a 7080 add.w r0, sl, #256 ; 0x100 + 8017d88: eb00 2a1a add.w sl, r0, sl, lsr #8 + 8017d8c: 0a36 lsrs r6, r6, #8 + 8017d8e: ea4f 2a1a mov.w sl, sl, lsr #8 + 8017d92: f006 16ff and.w r6, r6, #16711935 ; 0xff00ff + 8017d96: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8017d9a: ea46 060a orr.w r6, r6, sl + 8017d9e: f1b9 0fff cmp.w r9, #255 ; 0xff + 8017da2: d01b beq.n 8017ddc <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x1b4> + 8017da4: f004 1aff and.w sl, r4, #16711935 ; 0xff00ff + 8017da8: f404 447f and.w r4, r4, #65280 ; 0xff00 + 8017dac: fb09 fa0a mul.w sl, r9, sl + 8017db0: fb09 f004 mul.w r0, r9, r4 + 8017db4: ea4f 241a mov.w r4, sl, lsr #8 + 8017db8: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8017dbc: f500 7980 add.w r9, r0, #256 ; 0x100 + 8017dc0: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8017dc4: eb09 2910 add.w r9, r9, r0, lsr #8 + 8017dc8: 4454 add r4, sl + 8017dca: ea4f 2919 mov.w r9, r9, lsr #8 + 8017dce: 0a24 lsrs r4, r4, #8 + 8017dd0: f409 497f and.w r9, r9, #65280 ; 0xff00 + 8017dd4: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8017dd8: ea44 0409 orr.w r4, r4, r9 + 8017ddc: f1b8 0fff cmp.w r8, #255 ; 0xff + 8017de0: d01b beq.n 8017e1a <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh+0x1f2> + 8017de2: f003 19ff and.w r9, r3, #16711935 ; 0xff00ff + 8017de6: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8017dea: fb08 f909 mul.w r9, r8, r9 + 8017dee: fb08 f003 mul.w r0, r8, r3 + 8017df2: ea4f 2319 mov.w r3, r9, lsr #8 + 8017df6: f109 1901 add.w r9, r9, #65537 ; 0x10001 + 8017dfa: f500 7880 add.w r8, r0, #256 ; 0x100 + 8017dfe: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8017e02: eb08 2810 add.w r8, r8, r0, lsr #8 + 8017e06: 444b add r3, r9 + 8017e08: ea4f 2818 mov.w r8, r8, lsr #8 + 8017e0c: 0a1b lsrs r3, r3, #8 + 8017e0e: f408 487f and.w r8, r8, #65280 ; 0xff00 + 8017e12: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8017e16: ea43 0308 orr.w r3, r3, r8 + 8017e1a: f006 10ff and.w r0, r6, #16711935 ; 0xff00ff + 8017e1e: f406 467f and.w r6, r6, #65280 ; 0xff00 + 8017e22: f002 18ff and.w r8, r2, #16711935 ; 0xff00ff + 8017e26: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8017e2a: fb0c f000 mul.w r0, ip, r0 + 8017e2e: fb0c f606 mul.w r6, ip, r6 + 8017e32: fb05 0808 mla r8, r5, r8, r0 + 8017e36: f004 10ff and.w r0, r4, #16711935 ; 0xff00ff + 8017e3a: fb05 6502 mla r5, r5, r2, r6 + 8017e3e: f404 447f and.w r4, r4, #65280 ; 0xff00 + 8017e42: fb07 8800 mla r8, r7, r0, r8 + 8017e46: f003 10ff and.w r0, r3, #16711935 ; 0xff00ff + 8017e4a: fb07 5704 mla r7, r7, r4, r5 + 8017e4e: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8017e52: fb0e 8000 mla r0, lr, r0, r8 + 8017e56: 780a ldrb r2, [r1, #0] + 8017e58: fb0e 7e03 mla lr, lr, r3, r7 + 8017e5c: 9b01 ldr r3, [sp, #4] + 8017e5e: 0a00 lsrs r0, r0, #8 + 8017e60: ea4f 2e1e mov.w lr, lr, lsr #8 + 8017e64: 43db mvns r3, r3 + 8017e66: f000 10ff and.w r0, r0, #16711935 ; 0xff00ff + 8017e6a: b2db uxtb r3, r3 + 8017e6c: f40e 4e7f and.w lr, lr, #65280 ; 0xff00 + 8017e70: ea40 0e0e orr.w lr, r0, lr + 8017e74: fb02 f003 mul.w r0, r2, r3 + 8017e78: 1c42 adds r2, r0, #1 + 8017e7a: eb02 2210 add.w r2, r2, r0, lsr #8 + 8017e7e: eb0e 2212 add.w r2, lr, r2, lsr #8 + 8017e82: 700a strb r2, [r1, #0] + 8017e84: 784a ldrb r2, [r1, #1] + 8017e86: 435a muls r2, r3 + 8017e88: 1c50 adds r0, r2, #1 + 8017e8a: eb00 2012 add.w r0, r0, r2, lsr #8 + 8017e8e: ea4f 221e mov.w r2, lr, lsr #8 + 8017e92: ea4f 4e1e mov.w lr, lr, lsr #16 + 8017e96: eb02 2210 add.w r2, r2, r0, lsr #8 + 8017e9a: 704a strb r2, [r1, #1] + 8017e9c: 788a ldrb r2, [r1, #2] + 8017e9e: 4353 muls r3, r2 + 8017ea0: 1c5a adds r2, r3, #1 + 8017ea2: eb02 2313 add.w r3, r2, r3, lsr #8 + 8017ea6: eb0e 2e13 add.w lr, lr, r3, lsr #8 + 8017eaa: f881 e002 strb.w lr, [r1, #2] + 8017eae: b003 add sp, #12 + 8017eb0: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8017eb4: 0802145d .word 0x0802145d + 8017eb8: 08021872 .word 0x08021872 + 8017ebc: 0802142a .word 0x0802142a + +08017ec0 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8017ec0: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8017ec4: ed2d 8b0a vpush {d8-d12} + 8017ec8: b09b sub sp, #108 ; 0x6c + 8017eca: eeb0 aa40 vmov.f32 s20, s0 + 8017ece: eef0 9a60 vmov.f32 s19, s1 + 8017ed2: 9218 str r2, [sp, #96] ; 0x60 + 8017ed4: eeb0 9a41 vmov.f32 s18, s2 + 8017ed8: 9a33 ldr r2, [sp, #204] ; 0xcc + 8017eda: eeb0 8a62 vmov.f32 s16, s5 + 8017ede: 9019 str r0, [sp, #100] ; 0x64 + 8017ee0: eef0 8a43 vmov.f32 s17, s6 + 8017ee4: 6850 ldr r0, [r2, #4] + 8017ee6: eeb0 ca44 vmov.f32 s24, s8 + 8017eea: 9116 str r1, [sp, #88] ; 0x58 + 8017eec: eef0 ba64 vmov.f32 s23, s9 + 8017ef0: 9307 str r3, [sp, #28] + 8017ef2: eeb0 ba45 vmov.f32 s22, s10 + 8017ef6: 6812 ldr r2, [r2, #0] + 8017ef8: eef7 aa00 vmov.f32 s21, #112 ; 0x3f800000 1.0 + 8017efc: 9d30 ldr r5, [sp, #192] ; 0xc0 + 8017efe: e9dd 1334 ldrd r1, r3, [sp, #208] ; 0xd0 + 8017f02: fb00 1303 mla r3, r0, r3, r1 + 8017f06: eb03 0343 add.w r3, r3, r3, lsl #1 + 8017f0a: 18d3 adds r3, r2, r3 + 8017f0c: 930a str r3, [sp, #40] ; 0x28 + 8017f0e: 9b36 ldr r3, [sp, #216] ; 0xd8 + 8017f10: 681b ldr r3, [r3, #0] + 8017f12: 930f str r3, [sp, #60] ; 0x3c + 8017f14: 9b36 ldr r3, [sp, #216] ; 0xd8 + 8017f16: 685e ldr r6, [r3, #4] + 8017f18: 3604 adds r6, #4 + 8017f1a: 9b16 ldr r3, [sp, #88] ; 0x58 + 8017f1c: 2b00 cmp r3, #0 + 8017f1e: dc03 bgt.n 8017f28 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x68> + 8017f20: 9b18 ldr r3, [sp, #96] ; 0x60 + 8017f22: 2b00 cmp r3, #0 + 8017f24: f340 834f ble.w 80185c6 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x706> + 8017f28: 9b36 ldr r3, [sp, #216] ; 0xd8 + 8017f2a: f9b3 1008 ldrsh.w r1, [r3, #8] + 8017f2e: f9b3 200c ldrsh.w r2, [r3, #12] + 8017f32: 1e48 subs r0, r1, #1 + 8017f34: 1e57 subs r7, r2, #1 + 8017f36: 9b07 ldr r3, [sp, #28] + 8017f38: 2b00 cmp r3, #0 + 8017f3a: f340 8178 ble.w 801822e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 8017f3e: 9c2f ldr r4, [sp, #188] ; 0xbc + 8017f40: 142b asrs r3, r5, #16 + 8017f42: ea5f 4c24 movs.w ip, r4, asr #16 + 8017f46: d406 bmi.n 8017f56 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 8017f48: 4584 cmp ip, r0 + 8017f4a: da04 bge.n 8017f56 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 8017f4c: 2b00 cmp r3, #0 + 8017f4e: db02 blt.n 8017f56 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x96> + 8017f50: 42bb cmp r3, r7 + 8017f52: f2c0 816d blt.w 8018230 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x370> + 8017f56: f11c 0c01 adds.w ip, ip, #1 + 8017f5a: f100 815b bmi.w 8018214 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x354> + 8017f5e: 4561 cmp r1, ip + 8017f60: f2c0 8158 blt.w 8018214 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x354> + 8017f64: 3301 adds r3, #1 + 8017f66: f100 8155 bmi.w 8018214 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x354> + 8017f6a: 429a cmp r2, r3 + 8017f6c: f2c0 8152 blt.w 8018214 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x354> + 8017f70: 9b07 ldr r3, [sp, #28] + 8017f72: 9f0a ldr r7, [sp, #40] ; 0x28 + 8017f74: 9317 str r3, [sp, #92] ; 0x5c + 8017f76: 9b17 ldr r3, [sp, #92] ; 0x5c + 8017f78: 2b00 cmp r3, #0 + 8017f7a: f340 8178 ble.w 801826e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3ae> + 8017f7e: 9b2f ldr r3, [sp, #188] ; 0xbc + 8017f80: ea4f 4c25 mov.w ip, r5, asr #16 + 8017f84: f3c5 3003 ubfx r0, r5, #12, #4 + 8017f88: f3c3 3203 ubfx r2, r3, #12, #4 + 8017f8c: 9b36 ldr r3, [sp, #216] ; 0xd8 + 8017f8e: e9d3 1e02 ldrd r1, lr, [r3, #8] + 8017f92: 9b2f ldr r3, [sp, #188] ; 0xbc + 8017f94: 141b asrs r3, r3, #16 + 8017f96: f100 81ba bmi.w 801830e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8017f9a: f101 38ff add.w r8, r1, #4294967295 + 8017f9e: 4543 cmp r3, r8 + 8017fa0: f280 81b5 bge.w 801830e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8017fa4: f1bc 0f00 cmp.w ip, #0 + 8017fa8: f2c0 81b1 blt.w 801830e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8017fac: f10e 38ff add.w r8, lr, #4294967295 + 8017fb0: 45c4 cmp ip, r8 + 8017fb2: f280 81ac bge.w 801830e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8017fb6: b209 sxth r1, r1 + 8017fb8: 9c0f ldr r4, [sp, #60] ; 0x3c + 8017fba: fb0c 3301 mla r3, ip, r1, r3 + 8017fbe: eb04 0803 add.w r8, r4, r3 + 8017fc2: 5ce3 ldrb r3, [r4, r3] + 8017fc4: f856 3023 ldr.w r3, [r6, r3, lsl #2] + 8017fc8: ea4f 6e13 mov.w lr, r3, lsr #24 + 8017fcc: 2a00 cmp r2, #0 + 8017fce: f000 8193 beq.w 80182f8 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x438> + 8017fd2: f898 c001 ldrb.w ip, [r8, #1] + 8017fd6: f856 402c ldr.w r4, [r6, ip, lsl #2] + 8017fda: 940b str r4, [sp, #44] ; 0x2c + 8017fdc: 0e24 lsrs r4, r4, #24 + 8017fde: 9412 str r4, [sp, #72] ; 0x48 + 8017fe0: b178 cbz r0, 8018002 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 8017fe2: eb08 0c01 add.w ip, r8, r1 + 8017fe6: f818 1001 ldrb.w r1, [r8, r1] + 8017fea: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 8017fee: 9108 str r1, [sp, #32] + 8017ff0: 0e09 lsrs r1, r1, #24 + 8017ff2: 9110 str r1, [sp, #64] ; 0x40 + 8017ff4: f89c 1001 ldrb.w r1, [ip, #1] + 8017ff8: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 8017ffc: 910c str r1, [sp, #48] ; 0x30 + 8017ffe: 0e09 lsrs r1, r1, #24 + 8018000: 9113 str r1, [sp, #76] ; 0x4c + 8018002: b292 uxth r2, r2 + 8018004: 9912 ldr r1, [sp, #72] ; 0x48 + 8018006: b280 uxth r0, r0 + 8018008: 9c10 ldr r4, [sp, #64] ; 0x40 + 801800a: fb02 f900 mul.w r9, r2, r0 + 801800e: 0112 lsls r2, r2, #4 + 8018010: ebc9 1000 rsb r0, r9, r0, lsl #4 + 8018014: eba2 0809 sub.w r8, r2, r9 + 8018018: f5c2 7280 rsb r2, r2, #256 ; 0x100 + 801801c: b280 uxth r0, r0 + 801801e: fa1f f888 uxth.w r8, r8 + 8018022: 1a12 subs r2, r2, r0 + 8018024: fb08 f101 mul.w r1, r8, r1 + 8018028: b292 uxth r2, r2 + 801802a: fb02 110e mla r1, r2, lr, r1 + 801802e: fb00 1104 mla r1, r0, r4, r1 + 8018032: 9c13 ldr r4, [sp, #76] ; 0x4c + 8018034: fb09 1104 mla r1, r9, r4, r1 + 8018038: f3c1 2107 ubfx r1, r1, #8, #8 + 801803c: 2900 cmp r1, #0 + 801803e: f000 80de beq.w 80181fe <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 8018042: f1be 0fff cmp.w lr, #255 ; 0xff + 8018046: d01b beq.n 8018080 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c0> + 8018048: f003 1aff and.w sl, r3, #16711935 ; 0xff00ff + 801804c: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8018050: fb0e fa0a mul.w sl, lr, sl + 8018054: fb0e fe03 mul.w lr, lr, r3 + 8018058: ea4f 231a mov.w r3, sl, lsr #8 + 801805c: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8018060: f50e 7c80 add.w ip, lr, #256 ; 0x100 + 8018064: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8018068: eb0c 2c1e add.w ip, ip, lr, lsr #8 + 801806c: 4453 add r3, sl + 801806e: ea4f 2c1c mov.w ip, ip, lsr #8 + 8018072: 0a1b lsrs r3, r3, #8 + 8018074: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 8018078: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801807c: ea43 030c orr.w r3, r3, ip + 8018080: 9c12 ldr r4, [sp, #72] ; 0x48 + 8018082: 2cff cmp r4, #255 ; 0xff + 8018084: d021 beq.n 80180ca <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20a> + 8018086: 9c0b ldr r4, [sp, #44] ; 0x2c + 8018088: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 801808c: 9c12 ldr r4, [sp, #72] ; 0x48 + 801808e: fb04 fb0b mul.w fp, r4, fp + 8018092: 9c0b ldr r4, [sp, #44] ; 0x2c + 8018094: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8018098: 9c12 ldr r4, [sp, #72] ; 0x48 + 801809a: ea4f 2e1b mov.w lr, fp, lsr #8 + 801809e: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 80180a2: fb04 fa0a mul.w sl, r4, sl + 80180a6: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80180aa: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 80180ae: 44de add lr, fp + 80180b0: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 80180b4: ea4f 2e1e mov.w lr, lr, lsr #8 + 80180b8: ea4f 2a1a mov.w sl, sl, lsr #8 + 80180bc: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80180c0: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80180c4: ea4e 040a orr.w r4, lr, sl + 80180c8: 940b str r4, [sp, #44] ; 0x2c + 80180ca: 9c10 ldr r4, [sp, #64] ; 0x40 + 80180cc: 2cff cmp r4, #255 ; 0xff + 80180ce: d021 beq.n 8018114 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x254> + 80180d0: 9c08 ldr r4, [sp, #32] + 80180d2: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 80180d6: 9c10 ldr r4, [sp, #64] ; 0x40 + 80180d8: fb04 fb0b mul.w fp, r4, fp + 80180dc: 9c08 ldr r4, [sp, #32] + 80180de: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 80180e2: 9c10 ldr r4, [sp, #64] ; 0x40 + 80180e4: ea4f 2e1b mov.w lr, fp, lsr #8 + 80180e8: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 80180ec: fb04 fa0a mul.w sl, r4, sl + 80180f0: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80180f4: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 80180f8: 44de add lr, fp + 80180fa: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 80180fe: ea4f 2e1e mov.w lr, lr, lsr #8 + 8018102: ea4f 2a1a mov.w sl, sl, lsr #8 + 8018106: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801810a: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801810e: ea4e 040a orr.w r4, lr, sl + 8018112: 9408 str r4, [sp, #32] + 8018114: 9c13 ldr r4, [sp, #76] ; 0x4c + 8018116: 2cff cmp r4, #255 ; 0xff + 8018118: d021 beq.n 801815e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29e> + 801811a: 9c0c ldr r4, [sp, #48] ; 0x30 + 801811c: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 8018120: 9c13 ldr r4, [sp, #76] ; 0x4c + 8018122: fb04 fb0b mul.w fp, r4, fp + 8018126: 9c0c ldr r4, [sp, #48] ; 0x30 + 8018128: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 801812c: 9c13 ldr r4, [sp, #76] ; 0x4c + 801812e: ea4f 2e1b mov.w lr, fp, lsr #8 + 8018132: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 8018136: fb04 fa0a mul.w sl, r4, sl + 801813a: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801813e: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 8018142: 44de add lr, fp + 8018144: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 8018148: ea4f 2e1e mov.w lr, lr, lsr #8 + 801814c: ea4f 2a1a mov.w sl, sl, lsr #8 + 8018150: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 8018154: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8018158: ea4e 040a orr.w r4, lr, sl + 801815c: 940c str r4, [sp, #48] ; 0x30 + 801815e: 9c0b ldr r4, [sp, #44] ; 0x2c + 8018160: f003 1eff and.w lr, r3, #16711935 ; 0xff00ff + 8018164: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8018168: 43c9 mvns r1, r1 + 801816a: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801816e: 9c08 ldr r4, [sp, #32] + 8018170: b2c9 uxtb r1, r1 + 8018172: fb08 fc0c mul.w ip, r8, ip + 8018176: fb02 cc0e mla ip, r2, lr, ip + 801817a: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801817e: 9c0c ldr r4, [sp, #48] ; 0x30 + 8018180: fb00 cc0e mla ip, r0, lr, ip + 8018184: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 8018188: 9c0b ldr r4, [sp, #44] ; 0x2c + 801818a: fb09 cc0e mla ip, r9, lr, ip + 801818e: f404 4e7f and.w lr, r4, #65280 ; 0xff00 + 8018192: fb08 f80e mul.w r8, r8, lr + 8018196: ea4f 2c1c mov.w ip, ip, lsr #8 + 801819a: fb02 8303 mla r3, r2, r3, r8 + 801819e: 9a08 ldr r2, [sp, #32] + 80181a0: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80181a4: f402 4a7f and.w sl, r2, #65280 ; 0xff00 + 80181a8: 9a0c ldr r2, [sp, #48] ; 0x30 + 80181aa: fb00 330a mla r3, r0, sl, r3 + 80181ae: f402 407f and.w r0, r2, #65280 ; 0xff00 + 80181b2: fb09 3900 mla r9, r9, r0, r3 + 80181b6: 783b ldrb r3, [r7, #0] + 80181b8: ea4f 2919 mov.w r9, r9, lsr #8 + 80181bc: fb03 f201 mul.w r2, r3, r1 + 80181c0: f409 497f and.w r9, r9, #65280 ; 0xff00 + 80181c4: 1c53 adds r3, r2, #1 + 80181c6: ea4c 0c09 orr.w ip, ip, r9 + 80181ca: eb03 2312 add.w r3, r3, r2, lsr #8 + 80181ce: eb0c 2313 add.w r3, ip, r3, lsr #8 + 80181d2: 703b strb r3, [r7, #0] + 80181d4: 787b ldrb r3, [r7, #1] + 80181d6: 434b muls r3, r1 + 80181d8: 1c5a adds r2, r3, #1 + 80181da: eb02 2213 add.w r2, r2, r3, lsr #8 + 80181de: ea4f 231c mov.w r3, ip, lsr #8 + 80181e2: ea4f 4c1c mov.w ip, ip, lsr #16 + 80181e6: eb03 2312 add.w r3, r3, r2, lsr #8 + 80181ea: 707b strb r3, [r7, #1] + 80181ec: 78bb ldrb r3, [r7, #2] + 80181ee: 4359 muls r1, r3 + 80181f0: 1c4b adds r3, r1, #1 + 80181f2: eb03 2111 add.w r1, r3, r1, lsr #8 + 80181f6: eb0c 2c11 add.w ip, ip, r1, lsr #8 + 80181fa: f887 c002 strb.w ip, [r7, #2] + 80181fe: 9b31 ldr r3, [sp, #196] ; 0xc4 + 8018200: 3703 adds r7, #3 + 8018202: 9a2f ldr r2, [sp, #188] ; 0xbc + 8018204: 441a add r2, r3 + 8018206: 9b32 ldr r3, [sp, #200] ; 0xc8 + 8018208: 441d add r5, r3 + 801820a: 9b17 ldr r3, [sp, #92] ; 0x5c + 801820c: 922f str r2, [sp, #188] ; 0xbc + 801820e: 3b01 subs r3, #1 + 8018210: 9317 str r3, [sp, #92] ; 0x5c + 8018212: e6b0 b.n 8017f76 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb6> + 8018214: 9b31 ldr r3, [sp, #196] ; 0xc4 + 8018216: 9c2f ldr r4, [sp, #188] ; 0xbc + 8018218: 441c add r4, r3 + 801821a: 9b32 ldr r3, [sp, #200] ; 0xc8 + 801821c: 441d add r5, r3 + 801821e: 9b07 ldr r3, [sp, #28] + 8018220: 942f str r4, [sp, #188] ; 0xbc + 8018222: 3b01 subs r3, #1 + 8018224: 9307 str r3, [sp, #28] + 8018226: 9b0a ldr r3, [sp, #40] ; 0x28 + 8018228: 3303 adds r3, #3 + 801822a: 930a str r3, [sp, #40] ; 0x28 + 801822c: e683 b.n 8017f36 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x76> + 801822e: d026 beq.n 801827e <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3be> + 8018230: 9b07 ldr r3, [sp, #28] + 8018232: 9831 ldr r0, [sp, #196] ; 0xc4 + 8018234: 3b01 subs r3, #1 + 8018236: 9c2f ldr r4, [sp, #188] ; 0xbc + 8018238: fb00 4003 mla r0, r0, r3, r4 + 801823c: 1400 asrs r0, r0, #16 + 801823e: f53f ae97 bmi.w 8017f70 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb0> + 8018242: 3901 subs r1, #1 + 8018244: 4288 cmp r0, r1 + 8018246: f6bf ae93 bge.w 8017f70 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb0> + 801824a: 9932 ldr r1, [sp, #200] ; 0xc8 + 801824c: fb01 5303 mla r3, r1, r3, r5 + 8018250: 141b asrs r3, r3, #16 + 8018252: f53f ae8d bmi.w 8017f70 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb0> + 8018256: 3a01 subs r2, #1 + 8018258: 4293 cmp r3, r2 + 801825a: f6bf ae89 bge.w 8017f70 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb0> + 801825e: 9b0a ldr r3, [sp, #40] ; 0x28 + 8018260: f8dd b01c ldr.w fp, [sp, #28] + 8018264: f103 0e03 add.w lr, r3, #3 + 8018268: f1bb 0f00 cmp.w fp, #0 + 801826c: dc6d bgt.n 801834a <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x48a> + 801826e: 9b07 ldr r3, [sp, #28] + 8018270: ea23 74e3 bic.w r4, r3, r3, asr #31 + 8018274: 9b0a ldr r3, [sp, #40] ; 0x28 + 8018276: eb04 0444 add.w r4, r4, r4, lsl #1 + 801827a: 4423 add r3, r4 + 801827c: 930a str r3, [sp, #40] ; 0x28 + 801827e: 9b16 ldr r3, [sp, #88] ; 0x58 + 8018280: 2b00 cmp r3, #0 + 8018282: f340 81a0 ble.w 80185c6 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x706> + 8018286: ee3a aa0c vadd.f32 s20, s20, s24 + 801828a: 9b2e ldr r3, [sp, #184] ; 0xb8 + 801828c: ee79 9aab vadd.f32 s19, s19, s23 + 8018290: eef0 6a48 vmov.f32 s13, s16 + 8018294: eeca 7a8a vdiv.f32 s15, s21, s20 + 8018298: ee39 9a0b vadd.f32 s18, s18, s22 + 801829c: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 80182a0: edcd 6a2f vstr s13, [sp, #188] ; 0xbc + 80182a4: eef0 6a68 vmov.f32 s13, s17 + 80182a8: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 80182ac: ee16 5a90 vmov r5, s13 + 80182b0: ee29 7aa7 vmul.f32 s14, s19, s15 + 80182b4: ee69 7a27 vmul.f32 s15, s18, s15 + 80182b8: ee37 8a48 vsub.f32 s16, s14, s16 + 80182bc: ee77 8ae8 vsub.f32 s17, s15, s17 + 80182c0: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 80182c4: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 80182c8: ee18 2a10 vmov r2, s16 + 80182cc: eeb0 8a47 vmov.f32 s16, s14 + 80182d0: fb92 f3f3 sdiv r3, r2, r3 + 80182d4: ee18 2a90 vmov r2, s17 + 80182d8: 9331 str r3, [sp, #196] ; 0xc4 + 80182da: 9b2e ldr r3, [sp, #184] ; 0xb8 + 80182dc: eef0 8a67 vmov.f32 s17, s15 + 80182e0: fb92 f3f3 sdiv r3, r2, r3 + 80182e4: 9332 str r3, [sp, #200] ; 0xc8 + 80182e6: 9b16 ldr r3, [sp, #88] ; 0x58 + 80182e8: 9a18 ldr r2, [sp, #96] ; 0x60 + 80182ea: 3b01 subs r3, #1 + 80182ec: 9316 str r3, [sp, #88] ; 0x58 + 80182ee: 9b2e ldr r3, [sp, #184] ; 0xb8 + 80182f0: bf08 it eq + 80182f2: 4613 moveq r3, r2 + 80182f4: 9307 str r3, [sp, #28] + 80182f6: e610 b.n 8017f1a <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5a> + 80182f8: 2800 cmp r0, #0 + 80182fa: f43f ae82 beq.w 8018002 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 80182fe: f818 1001 ldrb.w r1, [r8, r1] + 8018302: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 8018306: 9108 str r1, [sp, #32] + 8018308: 0e09 lsrs r1, r1, #24 + 801830a: 9110 str r1, [sp, #64] ; 0x40 + 801830c: e679 b.n 8018002 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 801830e: f113 0801 adds.w r8, r3, #1 + 8018312: f53f af74 bmi.w 80181fe <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 8018316: 4541 cmp r1, r8 + 8018318: f6ff af71 blt.w 80181fe <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801831c: f11c 0801 adds.w r8, ip, #1 + 8018320: f53f af6d bmi.w 80181fe <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 8018324: 45c6 cmp lr, r8 + 8018326: f6ff af6a blt.w 80181fe <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801832a: b209 sxth r1, r1 + 801832c: e9cd 3c02 strd r3, ip, [sp, #8] + 8018330: fa0f f38e sxth.w r3, lr + 8018334: 9100 str r1, [sp, #0] + 8018336: 4639 mov r1, r7 + 8018338: 9301 str r3, [sp, #4] + 801833a: 4633 mov r3, r6 + 801833c: e9cd 2004 strd r2, r0, [sp, #16] + 8018340: 9a0f ldr r2, [sp, #60] ; 0x3c + 8018342: 9819 ldr r0, [sp, #100] ; 0x64 + 8018344: f7ff fc70 bl 8017c28 <_ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh> + 8018348: e759 b.n 80181fe <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801834a: 9b2f ldr r3, [sp, #188] ; 0xbc + 801834c: f3c5 3003 ubfx r0, r5, #12, #4 + 8018350: 9c2f ldr r4, [sp, #188] ; 0xbc + 8018352: f3c3 3203 ubfx r2, r3, #12, #4 + 8018356: 9b36 ldr r3, [sp, #216] ; 0xd8 + 8018358: 1427 asrs r7, r4, #16 + 801835a: 9c0f ldr r4, [sp, #60] ; 0x3c + 801835c: f9b3 1008 ldrsh.w r1, [r3, #8] + 8018360: 142b asrs r3, r5, #16 + 8018362: fb01 7303 mla r3, r1, r3, r7 + 8018366: 18e7 adds r7, r4, r3 + 8018368: 5ce3 ldrb r3, [r4, r3] + 801836a: f856 3023 ldr.w r3, [r6, r3, lsl #2] + 801836e: ea4f 6c13 mov.w ip, r3, lsr #24 + 8018372: 2a00 cmp r2, #0 + 8018374: f000 811d beq.w 80185b2 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6f2> + 8018378: f897 8001 ldrb.w r8, [r7, #1] + 801837c: f856 4028 ldr.w r4, [r6, r8, lsl #2] + 8018380: 940d str r4, [sp, #52] ; 0x34 + 8018382: 0e24 lsrs r4, r4, #24 + 8018384: 9414 str r4, [sp, #80] ; 0x50 + 8018386: b170 cbz r0, 80183a6 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e6> + 8018388: eb07 0801 add.w r8, r7, r1 + 801838c: 5c79 ldrb r1, [r7, r1] + 801838e: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 8018392: 9109 str r1, [sp, #36] ; 0x24 + 8018394: 0e09 lsrs r1, r1, #24 + 8018396: 9111 str r1, [sp, #68] ; 0x44 + 8018398: f898 1001 ldrb.w r1, [r8, #1] + 801839c: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 80183a0: 910e str r1, [sp, #56] ; 0x38 + 80183a2: 0e09 lsrs r1, r1, #24 + 80183a4: 9115 str r1, [sp, #84] ; 0x54 + 80183a6: b292 uxth r2, r2 + 80183a8: 9c11 ldr r4, [sp, #68] ; 0x44 + 80183aa: b280 uxth r0, r0 + 80183ac: fb02 f900 mul.w r9, r2, r0 + 80183b0: 0112 lsls r2, r2, #4 + 80183b2: ebc9 1000 rsb r0, r9, r0, lsl #4 + 80183b6: eba2 0809 sub.w r8, r2, r9 + 80183ba: f5c2 7180 rsb r1, r2, #256 ; 0x100 + 80183be: 9a14 ldr r2, [sp, #80] ; 0x50 + 80183c0: b280 uxth r0, r0 + 80183c2: fa1f f888 uxth.w r8, r8 + 80183c6: 1a09 subs r1, r1, r0 + 80183c8: fb08 f202 mul.w r2, r8, r2 + 80183cc: b289 uxth r1, r1 + 80183ce: fb01 220c mla r2, r1, ip, r2 + 80183d2: fb00 2204 mla r2, r0, r4, r2 + 80183d6: 9c15 ldr r4, [sp, #84] ; 0x54 + 80183d8: fb09 2204 mla r2, r9, r4, r2 + 80183dc: f3c2 2207 ubfx r2, r2, #8, #8 + 80183e0: 2a00 cmp r2, #0 + 80183e2: f000 80db beq.w 801859c <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6dc> + 80183e6: f1bc 0fff cmp.w ip, #255 ; 0xff + 80183ea: d019 beq.n 8018420 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x560> + 80183ec: f003 1aff and.w sl, r3, #16711935 ; 0xff00ff + 80183f0: f403 437f and.w r3, r3, #65280 ; 0xff00 + 80183f4: fb0c fa0a mul.w sl, ip, sl + 80183f8: fb0c fc03 mul.w ip, ip, r3 + 80183fc: ea4f 231a mov.w r3, sl, lsr #8 + 8018400: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8018404: f50c 7780 add.w r7, ip, #256 ; 0x100 + 8018408: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801840c: eb07 271c add.w r7, r7, ip, lsr #8 + 8018410: 4453 add r3, sl + 8018412: 0a3f lsrs r7, r7, #8 + 8018414: 0a1b lsrs r3, r3, #8 + 8018416: f407 477f and.w r7, r7, #65280 ; 0xff00 + 801841a: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801841e: 433b orrs r3, r7 + 8018420: 9c14 ldr r4, [sp, #80] ; 0x50 + 8018422: 2cff cmp r4, #255 ; 0xff + 8018424: d020 beq.n 8018468 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5a8> + 8018426: 9c0d ldr r4, [sp, #52] ; 0x34 + 8018428: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 801842c: 9c14 ldr r4, [sp, #80] ; 0x50 + 801842e: 4367 muls r7, r4 + 8018430: 9c0d ldr r4, [sp, #52] ; 0x34 + 8018432: ea4f 2c17 mov.w ip, r7, lsr #8 + 8018436: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 801843a: 9c14 ldr r4, [sp, #80] ; 0x50 + 801843c: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8018440: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8018444: fb04 fa0a mul.w sl, r4, sl + 8018448: 44bc add ip, r7 + 801844a: f50a 7780 add.w r7, sl, #256 ; 0x100 + 801844e: ea4f 2c1c mov.w ip, ip, lsr #8 + 8018452: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8018456: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 801845a: ea4f 2a1a mov.w sl, sl, lsr #8 + 801845e: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8018462: ea4c 040a orr.w r4, ip, sl + 8018466: 940d str r4, [sp, #52] ; 0x34 + 8018468: 9c11 ldr r4, [sp, #68] ; 0x44 + 801846a: 2cff cmp r4, #255 ; 0xff + 801846c: d020 beq.n 80184b0 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5f0> + 801846e: 9c09 ldr r4, [sp, #36] ; 0x24 + 8018470: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8018474: 9c11 ldr r4, [sp, #68] ; 0x44 + 8018476: 4367 muls r7, r4 + 8018478: 9c09 ldr r4, [sp, #36] ; 0x24 + 801847a: ea4f 2c17 mov.w ip, r7, lsr #8 + 801847e: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8018482: 9c11 ldr r4, [sp, #68] ; 0x44 + 8018484: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8018488: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 801848c: fb04 fa0a mul.w sl, r4, sl + 8018490: 44bc add ip, r7 + 8018492: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8018496: ea4f 2c1c mov.w ip, ip, lsr #8 + 801849a: eb07 2a1a add.w sl, r7, sl, lsr #8 + 801849e: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80184a2: ea4f 2a1a mov.w sl, sl, lsr #8 + 80184a6: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80184aa: ea4c 040a orr.w r4, ip, sl + 80184ae: 9409 str r4, [sp, #36] ; 0x24 + 80184b0: 9c15 ldr r4, [sp, #84] ; 0x54 + 80184b2: 2cff cmp r4, #255 ; 0xff + 80184b4: d020 beq.n 80184f8 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x638> + 80184b6: 9c0e ldr r4, [sp, #56] ; 0x38 + 80184b8: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 80184bc: 9c15 ldr r4, [sp, #84] ; 0x54 + 80184be: 4367 muls r7, r4 + 80184c0: 9c0e ldr r4, [sp, #56] ; 0x38 + 80184c2: ea4f 2c17 mov.w ip, r7, lsr #8 + 80184c6: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 80184ca: 9c15 ldr r4, [sp, #84] ; 0x54 + 80184cc: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 80184d0: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80184d4: fb04 fa0a mul.w sl, r4, sl + 80184d8: 44bc add ip, r7 + 80184da: f50a 7780 add.w r7, sl, #256 ; 0x100 + 80184de: ea4f 2c1c mov.w ip, ip, lsr #8 + 80184e2: eb07 2a1a add.w sl, r7, sl, lsr #8 + 80184e6: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80184ea: ea4f 2a1a mov.w sl, sl, lsr #8 + 80184ee: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80184f2: ea4c 040a orr.w r4, ip, sl + 80184f6: 940e str r4, [sp, #56] ; 0x38 + 80184f8: 9c0d ldr r4, [sp, #52] ; 0x34 + 80184fa: f003 1cff and.w ip, r3, #16711935 ; 0xff00ff + 80184fe: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8018502: 43d2 mvns r2, r2 + 8018504: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8018508: 9c09 ldr r4, [sp, #36] ; 0x24 + 801850a: b2d2 uxtb r2, r2 + 801850c: fb08 f707 mul.w r7, r8, r7 + 8018510: fb01 770c mla r7, r1, ip, r7 + 8018514: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8018518: 9c0e ldr r4, [sp, #56] ; 0x38 + 801851a: fb00 770c mla r7, r0, ip, r7 + 801851e: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8018522: 9c0d ldr r4, [sp, #52] ; 0x34 + 8018524: fb09 770c mla r7, r9, ip, r7 + 8018528: f404 4c7f and.w ip, r4, #65280 ; 0xff00 + 801852c: fb08 f80c mul.w r8, r8, ip + 8018530: 0a3f lsrs r7, r7, #8 + 8018532: fb01 8303 mla r3, r1, r3, r8 + 8018536: 9909 ldr r1, [sp, #36] ; 0x24 + 8018538: f007 17ff and.w r7, r7, #16711935 ; 0xff00ff + 801853c: f401 4a7f and.w sl, r1, #65280 ; 0xff00 + 8018540: 990e ldr r1, [sp, #56] ; 0x38 + 8018542: fb00 330a mla r3, r0, sl, r3 + 8018546: f401 4c7f and.w ip, r1, #65280 ; 0xff00 + 801854a: fb09 3c0c mla ip, r9, ip, r3 + 801854e: f81e 3c03 ldrb.w r3, [lr, #-3] + 8018552: ea4f 2c1c mov.w ip, ip, lsr #8 + 8018556: fb03 f102 mul.w r1, r3, r2 + 801855a: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 801855e: 1c4b adds r3, r1, #1 + 8018560: ea47 070c orr.w r7, r7, ip + 8018564: eb03 2311 add.w r3, r3, r1, lsr #8 + 8018568: eb07 2313 add.w r3, r7, r3, lsr #8 + 801856c: f80e 3c03 strb.w r3, [lr, #-3] + 8018570: f81e 3c02 ldrb.w r3, [lr, #-2] + 8018574: 4353 muls r3, r2 + 8018576: 1c59 adds r1, r3, #1 + 8018578: eb01 2113 add.w r1, r1, r3, lsr #8 + 801857c: 0a3b lsrs r3, r7, #8 + 801857e: 0c3f lsrs r7, r7, #16 + 8018580: eb03 2311 add.w r3, r3, r1, lsr #8 + 8018584: f80e 3c02 strb.w r3, [lr, #-2] + 8018588: f81e 3c01 ldrb.w r3, [lr, #-1] + 801858c: 435a muls r2, r3 + 801858e: 1c53 adds r3, r2, #1 + 8018590: eb03 2212 add.w r2, r3, r2, lsr #8 + 8018594: eb07 2712 add.w r7, r7, r2, lsr #8 + 8018598: f80e 7c01 strb.w r7, [lr, #-1] + 801859c: 9b31 ldr r3, [sp, #196] ; 0xc4 + 801859e: f10e 0e03 add.w lr, lr, #3 + 80185a2: 9a2f ldr r2, [sp, #188] ; 0xbc + 80185a4: f10b 3bff add.w fp, fp, #4294967295 + 80185a8: 441a add r2, r3 + 80185aa: 9b32 ldr r3, [sp, #200] ; 0xc8 + 80185ac: 922f str r2, [sp, #188] ; 0xbc + 80185ae: 441d add r5, r3 + 80185b0: e65a b.n 8018268 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3a8> + 80185b2: 2800 cmp r0, #0 + 80185b4: f43f aef7 beq.w 80183a6 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e6> + 80185b8: 5c79 ldrb r1, [r7, r1] + 80185ba: f856 1021 ldr.w r1, [r6, r1, lsl #2] + 80185be: 9109 str r1, [sp, #36] ; 0x24 + 80185c0: 0e09 lsrs r1, r1, #24 + 80185c2: 9111 str r1, [sp, #68] ; 0x44 + 80185c4: e6ef b.n 80183a6 <_ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e6> + 80185c6: b01b add sp, #108 ; 0x6c + 80185c8: ecbd 8b0a vpop {d8-d12} + 80185cc: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +080185d0 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh>: + 80185d0: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80185d4: b08d sub sp, #52 ; 0x34 + 80185d6: e9dd 5717 ldrd r5, r7, [sp, #92] ; 0x5c + 80185da: 9103 str r1, [sp, #12] + 80185dc: fb07 5803 mla r8, r7, r3, r5 + 80185e0: f89d 106c ldrb.w r1, [sp, #108] ; 0x6c + 80185e4: 9803 ldr r0, [sp, #12] + 80185e6: 2f00 cmp r7, #0 + 80185e8: 910b str r1, [sp, #44] ; 0x2c + 80185ea: eb08 0848 add.w r8, r8, r8, lsl #1 + 80185ee: 9903 ldr r1, [sp, #12] + 80185f0: 9c03 ldr r4, [sp, #12] + 80185f2: eb02 0608 add.w r6, r2, r8 + 80185f6: f9bd e058 ldrsh.w lr, [sp, #88] ; 0x58 + 80185fa: f89d c064 ldrb.w ip, [sp, #100] ; 0x64 + 80185fe: f89d 9068 ldrb.w r9, [sp, #104] ; 0x68 + 8018602: 7809 ldrb r1, [r1, #0] + 8018604: 7840 ldrb r0, [r0, #1] + 8018606: 78a4 ldrb r4, [r4, #2] + 8018608: db51 blt.n 80186ae <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xde> + 801860a: 45be cmp lr, r7 + 801860c: dd4f ble.n 80186ae <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xde> + 801860e: 2d00 cmp r5, #0 + 8018610: db49 blt.n 80186a6 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xd6> + 8018612: 42ab cmp r3, r5 + 8018614: dd47 ble.n 80186a6 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xd6> + 8018616: f812 2008 ldrb.w r2, [r2, r8] + 801861a: 9204 str r2, [sp, #16] + 801861c: 7872 ldrb r2, [r6, #1] + 801861e: 9205 str r2, [sp, #20] + 8018620: 78b2 ldrb r2, [r6, #2] + 8018622: 9206 str r2, [sp, #24] + 8018624: 1c6a adds r2, r5, #1 + 8018626: d449 bmi.n 80186bc <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xec> + 8018628: 4293 cmp r3, r2 + 801862a: dd47 ble.n 80186bc <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xec> + 801862c: f1bc 0f00 cmp.w ip, #0 + 8018630: d044 beq.n 80186bc <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xec> + 8018632: 7972 ldrb r2, [r6, #5] + 8018634: f896 b003 ldrb.w fp, [r6, #3] + 8018638: f896 a004 ldrb.w sl, [r6, #4] + 801863c: 9201 str r2, [sp, #4] + 801863e: 3701 adds r7, #1 + 8018640: d444 bmi.n 80186cc <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xfc> + 8018642: 45be cmp lr, r7 + 8018644: dd42 ble.n 80186cc <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xfc> + 8018646: f1b9 0f00 cmp.w r9, #0 + 801864a: f000 80c1 beq.w 80187d0 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x200> + 801864e: 2d00 cmp r5, #0 + 8018650: db38 blt.n 80186c4 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xf4> + 8018652: 42ab cmp r3, r5 + 8018654: dd36 ble.n 80186c4 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xf4> + 8018656: eb03 0243 add.w r2, r3, r3, lsl #1 + 801865a: f816 8002 ldrb.w r8, [r6, r2] + 801865e: 2203 movs r2, #3 + 8018660: fb03 6702 mla r7, r3, r2, r6 + 8018664: fb03 6202 mla r2, r3, r2, r6 + 8018668: 787f ldrb r7, [r7, #1] + 801866a: f892 e002 ldrb.w lr, [r2, #2] + 801866e: 9702 str r7, [sp, #8] + 8018670: 3501 adds r5, #1 + 8018672: d432 bmi.n 80186da <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x10a> + 8018674: 42ab cmp r3, r5 + 8018676: dd30 ble.n 80186da <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x10a> + 8018678: f1bc 0f00 cmp.w ip, #0 + 801867c: d031 beq.n 80186e2 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x112> + 801867e: 2703 movs r7, #3 + 8018680: fb13 7207 smlabb r2, r3, r7, r7 + 8018684: 5cb5 ldrb r5, [r6, r2] + 8018686: fb03 6207 mla r2, r3, r7, r6 + 801868a: fb03 6307 mla r3, r3, r7, r6 + 801868e: 7912 ldrb r2, [r2, #4] + 8018690: 795e ldrb r6, [r3, #5] + 8018692: f1bc 0f0f cmp.w ip, #15 + 8018696: d927 bls.n 80186e8 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x118> + 8018698: 4b53 ldr r3, [pc, #332] ; (80187e8 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x218>) + 801869a: f240 115b movw r1, #347 ; 0x15b + 801869e: 4a53 ldr r2, [pc, #332] ; (80187ec <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x21c>) + 80186a0: 4853 ldr r0, [pc, #332] ; (80187f0 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x220>) + 80186a2: f004 fb5b bl 801cd5c <__assert_func> + 80186a6: e9cd 0405 strd r0, r4, [sp, #20] + 80186aa: 9104 str r1, [sp, #16] + 80186ac: e7ba b.n 8018624 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x54> + 80186ae: 9401 str r4, [sp, #4] + 80186b0: 4682 mov sl, r0 + 80186b2: 468b mov fp, r1 + 80186b4: 9104 str r1, [sp, #16] + 80186b6: e9cd 0405 strd r0, r4, [sp, #20] + 80186ba: e7c0 b.n 801863e <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x6e> + 80186bc: 9401 str r4, [sp, #4] + 80186be: 4682 mov sl, r0 + 80186c0: 468b mov fp, r1 + 80186c2: e7bc b.n 801863e <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x6e> + 80186c4: 46a6 mov lr, r4 + 80186c6: 9002 str r0, [sp, #8] + 80186c8: 4688 mov r8, r1 + 80186ca: e7d1 b.n 8018670 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xa0> + 80186cc: 4626 mov r6, r4 + 80186ce: 4602 mov r2, r0 + 80186d0: 460d mov r5, r1 + 80186d2: 46a6 mov lr, r4 + 80186d4: 9002 str r0, [sp, #8] + 80186d6: 4688 mov r8, r1 + 80186d8: e7db b.n 8018692 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xc2> + 80186da: 4626 mov r6, r4 + 80186dc: 4602 mov r2, r0 + 80186de: 460d mov r5, r1 + 80186e0: e7d7 b.n 8018692 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xc2> + 80186e2: 4626 mov r6, r4 + 80186e4: 4602 mov r2, r0 + 80186e6: 460d mov r5, r1 + 80186e8: f1b9 0f0f cmp.w r9, #15 + 80186ec: d8d4 bhi.n 8018698 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xc8> + 80186ee: fa1f f38c uxth.w r3, ip + 80186f2: fa1f fc89 uxth.w ip, r9 + 80186f6: fb03 f70c mul.w r7, r3, ip + 80186fa: 011b lsls r3, r3, #4 + 80186fc: ebc7 1c0c rsb ip, r7, ip, lsl #4 + 8018700: 9707 str r7, [sp, #28] + 8018702: f5c3 7780 rsb r7, r3, #256 ; 0x100 + 8018706: fa1f fc8c uxth.w ip, ip + 801870a: eba7 070c sub.w r7, r7, ip + 801870e: b2bf uxth r7, r7 + 8018710: 9709 str r7, [sp, #36] ; 0x24 + 8018712: 9f07 ldr r7, [sp, #28] + 8018714: 1bdb subs r3, r3, r7 + 8018716: f8bd 702c ldrh.w r7, [sp, #44] ; 0x2c + 801871a: b29b uxth r3, r3 + 801871c: 9708 str r7, [sp, #32] + 801871e: 9f0b ldr r7, [sp, #44] ; 0x2c + 8018720: 930a str r3, [sp, #40] ; 0x28 + 8018722: ea6f 0907 mvn.w r9, r7 + 8018726: fb03 fb0b mul.w fp, r3, fp + 801872a: 9f04 ldr r7, [sp, #16] + 801872c: 9b09 ldr r3, [sp, #36] ; 0x24 + 801872e: fa5f f989 uxtb.w r9, r9 + 8018732: fb03 bb07 mla fp, r3, r7, fp + 8018736: 9f07 ldr r7, [sp, #28] + 8018738: fb11 f109 smulbb r1, r1, r9 + 801873c: 9b0a ldr r3, [sp, #40] ; 0x28 + 801873e: fb0c b808 mla r8, ip, r8, fp + 8018742: fb10 f009 smulbb r0, r0, r9 + 8018746: fb14 f409 smulbb r4, r4, r9 + 801874a: fb07 8805 mla r8, r7, r5, r8 + 801874e: 9d08 ldr r5, [sp, #32] + 8018750: 9f09 ldr r7, [sp, #36] ; 0x24 + 8018752: f3c8 2807 ubfx r8, r8, #8, #8 + 8018756: fb08 1805 mla r8, r8, r5, r1 + 801875a: 9d05 ldr r5, [sp, #20] + 801875c: fa1f f888 uxth.w r8, r8 + 8018760: f108 0101 add.w r1, r8, #1 + 8018764: eb01 2818 add.w r8, r1, r8, lsr #8 + 8018768: 9903 ldr r1, [sp, #12] + 801876a: ea4f 2828 mov.w r8, r8, asr #8 + 801876e: f881 8000 strb.w r8, [r1] + 8018772: fb03 f10a mul.w r1, r3, sl + 8018776: fb07 1105 mla r1, r7, r5, r1 + 801877a: 9d02 ldr r5, [sp, #8] + 801877c: fb0c 1105 mla r1, ip, r5, r1 + 8018780: 9d07 ldr r5, [sp, #28] + 8018782: fb05 1102 mla r1, r5, r2, r1 + 8018786: 9a08 ldr r2, [sp, #32] + 8018788: f3c1 2107 ubfx r1, r1, #8, #8 + 801878c: fb01 0102 mla r1, r1, r2, r0 + 8018790: 9a03 ldr r2, [sp, #12] + 8018792: b289 uxth r1, r1 + 8018794: 1c48 adds r0, r1, #1 + 8018796: eb00 2111 add.w r1, r0, r1, lsr #8 + 801879a: 1209 asrs r1, r1, #8 + 801879c: 7051 strb r1, [r2, #1] + 801879e: 9a01 ldr r2, [sp, #4] + 80187a0: 4353 muls r3, r2 + 80187a2: 9a06 ldr r2, [sp, #24] + 80187a4: fb07 3702 mla r7, r7, r2, r3 + 80187a8: 9b08 ldr r3, [sp, #32] + 80187aa: fb0c 7c0e mla ip, ip, lr, r7 + 80187ae: fb05 c606 mla r6, r5, r6, ip + 80187b2: f3c6 2607 ubfx r6, r6, #8, #8 + 80187b6: fb06 4603 mla r6, r6, r3, r4 + 80187ba: 9b03 ldr r3, [sp, #12] + 80187bc: b2b6 uxth r6, r6 + 80187be: f106 0e01 add.w lr, r6, #1 + 80187c2: eb0e 2616 add.w r6, lr, r6, lsr #8 + 80187c6: 1236 asrs r6, r6, #8 + 80187c8: 709e strb r6, [r3, #2] + 80187ca: b00d add sp, #52 ; 0x34 + 80187cc: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 80187d0: f1bc 0f0f cmp.w ip, #15 + 80187d4: f63f af60 bhi.w 8018698 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0xc8> + 80187d8: 4626 mov r6, r4 + 80187da: 4602 mov r2, r0 + 80187dc: 460d mov r5, r1 + 80187de: 46a6 mov lr, r4 + 80187e0: 9002 str r0, [sp, #8] + 80187e2: 4688 mov r8, r1 + 80187e4: e783 b.n 80186ee <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh+0x11e> + 80187e6: bf00 nop + 80187e8: 0802145d .word 0x0802145d + 80187ec: 08021872 .word 0x08021872 + 80187f0: 0802142a .word 0x0802142a + +080187f4 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 80187f4: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80187f8: ed2d 8b08 vpush {d8-d11} + 80187fc: b09f sub sp, #124 ; 0x7c + 80187fe: eeb0 aa40 vmov.f32 s20, s0 + 8018802: eef0 9a60 vmov.f32 s19, s1 + 8018806: 920e str r2, [sp, #56] ; 0x38 + 8018808: eeb0 9a41 vmov.f32 s18, s2 + 801880c: 9a35 ldr r2, [sp, #212] ; 0xd4 + 801880e: eeb0 8a62 vmov.f32 s16, s5 + 8018812: 9307 str r3, [sp, #28] + 8018814: eef0 8a43 vmov.f32 s17, s6 + 8018818: f89d 30e4 ldrb.w r3, [sp, #228] ; 0xe4 + 801881c: eef0 ba44 vmov.f32 s23, s8 + 8018820: 901d str r0, [sp, #116] ; 0x74 + 8018822: eeb0 ba64 vmov.f32 s22, s9 + 8018826: 930c str r3, [sp, #48] ; 0x30 + 8018828: eef0 aa45 vmov.f32 s21, s10 + 801882c: 6850 ldr r0, [r2, #4] + 801882e: 910b str r1, [sp, #44] ; 0x2c + 8018830: 6812 ldr r2, [r2, #0] + 8018832: e9dd 1336 ldrd r1, r3, [sp, #216] ; 0xd8 + 8018836: e9dd a831 ldrd sl, r8, [sp, #196] ; 0xc4 + 801883a: fb00 1303 mla r3, r0, r3, r1 + 801883e: eb03 0343 add.w r3, r3, r3, lsl #1 + 8018842: 18d3 adds r3, r2, r3 + 8018844: 9308 str r3, [sp, #32] + 8018846: 9b38 ldr r3, [sp, #224] ; 0xe0 + 8018848: 681b ldr r3, [r3, #0] + 801884a: 930a str r3, [sp, #40] ; 0x28 + 801884c: 9b0c ldr r3, [sp, #48] ; 0x30 + 801884e: 43db mvns r3, r3 + 8018850: b2db uxtb r3, r3 + 8018852: 9309 str r3, [sp, #36] ; 0x24 + 8018854: 9b0b ldr r3, [sp, #44] ; 0x2c + 8018856: 2b00 cmp r3, #0 + 8018858: dc03 bgt.n 8018862 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 801885a: 9b0e ldr r3, [sp, #56] ; 0x38 + 801885c: 2b00 cmp r3, #0 + 801885e: f340 81f5 ble.w 8018c4c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x458> + 8018862: 9b38 ldr r3, [sp, #224] ; 0xe0 + 8018864: f9b3 1008 ldrsh.w r1, [r3, #8] + 8018868: f9b3 200c ldrsh.w r2, [r3, #12] + 801886c: 1e48 subs r0, r1, #1 + 801886e: 1e54 subs r4, r2, #1 + 8018870: 9b07 ldr r3, [sp, #28] + 8018872: 2b00 cmp r3, #0 + 8018874: f340 80d5 ble.w 8018a22 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22e> + 8018878: ea5f 452a movs.w r5, sl, asr #16 + 801887c: ea4f 4328 mov.w r3, r8, asr #16 + 8018880: d406 bmi.n 8018890 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9c> + 8018882: 4285 cmp r5, r0 + 8018884: da04 bge.n 8018890 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9c> + 8018886: 2b00 cmp r3, #0 + 8018888: db02 blt.n 8018890 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9c> + 801888a: 42a3 cmp r3, r4 + 801888c: f2c0 80ca blt.w 8018a24 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x230> + 8018890: 3501 adds r5, #1 + 8018892: f100 80bb bmi.w 8018a0c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x218> + 8018896: 42a9 cmp r1, r5 + 8018898: f2c0 80b8 blt.w 8018a0c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x218> + 801889c: 3301 adds r3, #1 + 801889e: f100 80b5 bmi.w 8018a0c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x218> + 80188a2: 429a cmp r2, r3 + 80188a4: f2c0 80b2 blt.w 8018a0c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x218> + 80188a8: 9b07 ldr r3, [sp, #28] + 80188aa: 9d08 ldr r5, [sp, #32] + 80188ac: 930d str r3, [sp, #52] ; 0x34 + 80188ae: 9b0d ldr r3, [sp, #52] ; 0x34 + 80188b0: 2b00 cmp r3, #0 + 80188b2: f340 80d6 ble.w 8018a62 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26e> + 80188b6: 9838 ldr r0, [sp, #224] ; 0xe0 + 80188b8: ea4f 4428 mov.w r4, r8, asr #16 + 80188bc: 9b38 ldr r3, [sp, #224] ; 0xe0 + 80188be: f3ca 3203 ubfx r2, sl, #12, #4 + 80188c2: 68c6 ldr r6, [r0, #12] + 80188c4: ea5f 402a movs.w r0, sl, asr #16 + 80188c8: f3c8 3103 ubfx r1, r8, #12, #4 + 80188cc: 689b ldr r3, [r3, #8] + 80188ce: f100 810f bmi.w 8018af0 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2fc> + 80188d2: 1e5f subs r7, r3, #1 + 80188d4: 42b8 cmp r0, r7 + 80188d6: f280 810b bge.w 8018af0 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2fc> + 80188da: 2c00 cmp r4, #0 + 80188dc: f2c0 8108 blt.w 8018af0 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2fc> + 80188e0: 1e77 subs r7, r6, #1 + 80188e2: 42bc cmp r4, r7 + 80188e4: f280 8104 bge.w 8018af0 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2fc> + 80188e8: b21b sxth r3, r3 + 80188ea: fb04 0003 mla r0, r4, r3, r0 + 80188ee: 9c0a ldr r4, [sp, #40] ; 0x28 + 80188f0: eb00 0040 add.w r0, r0, r0, lsl #1 + 80188f4: 1826 adds r6, r4, r0 + 80188f6: 5c24 ldrb r4, [r4, r0] + 80188f8: 78b7 ldrb r7, [r6, #2] + 80188fa: 7870 ldrb r0, [r6, #1] + 80188fc: 970f str r7, [sp, #60] ; 0x3c + 80188fe: 7977 ldrb r7, [r6, #5] + 8018900: f896 e003 ldrb.w lr, [r6, #3] + 8018904: f896 c004 ldrb.w ip, [r6, #4] + 8018908: 9710 str r7, [sp, #64] ; 0x40 + 801890a: b1c9 cbz r1, 8018940 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x14c> + 801890c: f04f 0b03 mov.w fp, #3 + 8018910: f06f 0904 mvn.w r9, #4 + 8018914: 3605 adds r6, #5 + 8018916: fb13 930b smlabb r3, r3, fp, r9 + 801891a: eb06 0b03 add.w fp, r6, r3 + 801891e: 5cf3 ldrb r3, [r6, r3] + 8018920: 9311 str r3, [sp, #68] ; 0x44 + 8018922: f89b 3001 ldrb.w r3, [fp, #1] + 8018926: 9313 str r3, [sp, #76] ; 0x4c + 8018928: f89b 3002 ldrb.w r3, [fp, #2] + 801892c: 9315 str r3, [sp, #84] ; 0x54 + 801892e: f89b 3003 ldrb.w r3, [fp, #3] + 8018932: 9312 str r3, [sp, #72] ; 0x48 + 8018934: f89b 3004 ldrb.w r3, [fp, #4] + 8018938: 9314 str r3, [sp, #80] ; 0x50 + 801893a: f89b 3005 ldrb.w r3, [fp, #5] + 801893e: 9316 str r3, [sp, #88] ; 0x58 + 8018940: b292 uxth r2, r2 + 8018942: 9f11 ldr r7, [sp, #68] ; 0x44 + 8018944: b289 uxth r1, r1 + 8018946: f8bd 3030 ldrh.w r3, [sp, #48] ; 0x30 + 801894a: fb02 f601 mul.w r6, r2, r1 + 801894e: 0112 lsls r2, r2, #4 + 8018950: ebc6 1101 rsb r1, r6, r1, lsl #4 + 8018954: f5c2 7980 rsb r9, r2, #256 ; 0x100 + 8018958: 1b92 subs r2, r2, r6 + 801895a: b289 uxth r1, r1 + 801895c: b292 uxth r2, r2 + 801895e: eba9 0901 sub.w r9, r9, r1 + 8018962: fb02 fe0e mul.w lr, r2, lr + 8018966: fa1f f989 uxth.w r9, r9 + 801896a: fb02 fc0c mul.w ip, r2, ip + 801896e: fb09 e404 mla r4, r9, r4, lr + 8018972: f895 e000 ldrb.w lr, [r5] + 8018976: fb09 c000 mla r0, r9, r0, ip + 801897a: fb01 4407 mla r4, r1, r7, r4 + 801897e: 9f12 ldr r7, [sp, #72] ; 0x48 + 8018980: fb06 4407 mla r4, r6, r7, r4 + 8018984: 9f09 ldr r7, [sp, #36] ; 0x24 + 8018986: fb1e fe07 smulbb lr, lr, r7 + 801898a: f3c4 2407 ubfx r4, r4, #8, #8 + 801898e: fb04 e403 mla r4, r4, r3, lr + 8018992: b2a4 uxth r4, r4 + 8018994: f104 0e01 add.w lr, r4, #1 + 8018998: eb0e 2e14 add.w lr, lr, r4, lsr #8 + 801899c: 9c13 ldr r4, [sp, #76] ; 0x4c + 801899e: fb01 0004 mla r0, r1, r4, r0 + 80189a2: 9c14 ldr r4, [sp, #80] ; 0x50 + 80189a4: ea4f 2e2e mov.w lr, lr, asr #8 + 80189a8: fb06 0004 mla r0, r6, r4, r0 + 80189ac: 786c ldrb r4, [r5, #1] + 80189ae: f885 e000 strb.w lr, [r5] + 80189b2: fb14 f407 smulbb r4, r4, r7 + 80189b6: f3c0 2007 ubfx r0, r0, #8, #8 + 80189ba: fb00 4003 mla r0, r0, r3, r4 + 80189be: b280 uxth r0, r0 + 80189c0: 1c44 adds r4, r0, #1 + 80189c2: eb04 2010 add.w r0, r4, r0, lsr #8 + 80189c6: 1200 asrs r0, r0, #8 + 80189c8: 7068 strb r0, [r5, #1] + 80189ca: 9810 ldr r0, [sp, #64] ; 0x40 + 80189cc: 4342 muls r2, r0 + 80189ce: 980f ldr r0, [sp, #60] ; 0x3c + 80189d0: fb09 2200 mla r2, r9, r0, r2 + 80189d4: 9815 ldr r0, [sp, #84] ; 0x54 + 80189d6: fb01 2100 mla r1, r1, r0, r2 + 80189da: 9a16 ldr r2, [sp, #88] ; 0x58 + 80189dc: fb06 1602 mla r6, r6, r2, r1 + 80189e0: 78a9 ldrb r1, [r5, #2] + 80189e2: fb11 f107 smulbb r1, r1, r7 + 80189e6: f3c6 2607 ubfx r6, r6, #8, #8 + 80189ea: fb06 1303 mla r3, r6, r3, r1 + 80189ee: b29b uxth r3, r3 + 80189f0: 1c5e adds r6, r3, #1 + 80189f2: eb06 2313 add.w r3, r6, r3, lsr #8 + 80189f6: 121b asrs r3, r3, #8 + 80189f8: 70ab strb r3, [r5, #2] + 80189fa: 9b33 ldr r3, [sp, #204] ; 0xcc + 80189fc: 3503 adds r5, #3 + 80189fe: 449a add sl, r3 + 8018a00: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8018a02: 4498 add r8, r3 + 8018a04: 9b0d ldr r3, [sp, #52] ; 0x34 + 8018a06: 3b01 subs r3, #1 + 8018a08: 930d str r3, [sp, #52] ; 0x34 + 8018a0a: e750 b.n 80188ae <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 8018a0c: 9b33 ldr r3, [sp, #204] ; 0xcc + 8018a0e: 449a add sl, r3 + 8018a10: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8018a12: 4498 add r8, r3 + 8018a14: 9b07 ldr r3, [sp, #28] + 8018a16: 3b01 subs r3, #1 + 8018a18: 9307 str r3, [sp, #28] + 8018a1a: 9b08 ldr r3, [sp, #32] + 8018a1c: 3303 adds r3, #3 + 8018a1e: 9308 str r3, [sp, #32] + 8018a20: e726 b.n 8018870 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7c> + 8018a22: d026 beq.n 8018a72 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x27e> + 8018a24: 9b07 ldr r3, [sp, #28] + 8018a26: 9833 ldr r0, [sp, #204] ; 0xcc + 8018a28: 3b01 subs r3, #1 + 8018a2a: fb00 a003 mla r0, r0, r3, sl + 8018a2e: 1400 asrs r0, r0, #16 + 8018a30: f53f af3a bmi.w 80188a8 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 8018a34: 3901 subs r1, #1 + 8018a36: 4288 cmp r0, r1 + 8018a38: f6bf af36 bge.w 80188a8 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 8018a3c: 9934 ldr r1, [sp, #208] ; 0xd0 + 8018a3e: fb01 8303 mla r3, r1, r3, r8 + 8018a42: 141b asrs r3, r3, #16 + 8018a44: f53f af30 bmi.w 80188a8 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 8018a48: 3a01 subs r2, #1 + 8018a4a: 4293 cmp r3, r2 + 8018a4c: f6bf af2c bge.w 80188a8 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 8018a50: 9b08 ldr r3, [sp, #32] + 8018a52: f8dd c01c ldr.w ip, [sp, #28] + 8018a56: 1cdd adds r5, r3, #3 + 8018a58: f8bd e030 ldrh.w lr, [sp, #48] ; 0x30 + 8018a5c: f1bc 0f00 cmp.w ip, #0 + 8018a60: dc5f bgt.n 8018b22 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x32e> + 8018a62: 9b07 ldr r3, [sp, #28] + 8018a64: 9a08 ldr r2, [sp, #32] + 8018a66: ea23 73e3 bic.w r3, r3, r3, asr #31 + 8018a6a: eb03 0343 add.w r3, r3, r3, lsl #1 + 8018a6e: 441a add r2, r3 + 8018a70: 9208 str r2, [sp, #32] + 8018a72: 9b0b ldr r3, [sp, #44] ; 0x2c + 8018a74: 2b00 cmp r3, #0 + 8018a76: f340 80e9 ble.w 8018c4c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x458> + 8018a7a: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 8018a7e: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8018a80: ee3a aa2b vadd.f32 s20, s20, s23 + 8018a84: ee79 9a8b vadd.f32 s19, s19, s22 + 8018a88: eef0 6a48 vmov.f32 s13, s16 + 8018a8c: eec7 7a0a vdiv.f32 s15, s14, s20 + 8018a90: ee39 9a2a vadd.f32 s18, s18, s21 + 8018a94: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8018a98: ee16 aa90 vmov sl, s13 + 8018a9c: eef0 6a68 vmov.f32 s13, s17 + 8018aa0: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8018aa4: ee16 8a90 vmov r8, s13 + 8018aa8: ee29 7aa7 vmul.f32 s14, s19, s15 + 8018aac: ee69 7a27 vmul.f32 s15, s18, s15 + 8018ab0: ee37 8a48 vsub.f32 s16, s14, s16 + 8018ab4: ee77 8ae8 vsub.f32 s17, s15, s17 + 8018ab8: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 8018abc: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 8018ac0: ee18 2a10 vmov r2, s16 + 8018ac4: eeb0 8a47 vmov.f32 s16, s14 + 8018ac8: fb92 f3f3 sdiv r3, r2, r3 + 8018acc: ee18 2a90 vmov r2, s17 + 8018ad0: 9333 str r3, [sp, #204] ; 0xcc + 8018ad2: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8018ad4: eef0 8a67 vmov.f32 s17, s15 + 8018ad8: fb92 f3f3 sdiv r3, r2, r3 + 8018adc: 9334 str r3, [sp, #208] ; 0xd0 + 8018ade: 9b0b ldr r3, [sp, #44] ; 0x2c + 8018ae0: 9a0e ldr r2, [sp, #56] ; 0x38 + 8018ae2: 3b01 subs r3, #1 + 8018ae4: 930b str r3, [sp, #44] ; 0x2c + 8018ae6: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8018ae8: bf08 it eq + 8018aea: 4613 moveq r3, r2 + 8018aec: 9307 str r3, [sp, #28] + 8018aee: e6b1 b.n 8018854 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x60> + 8018af0: 1c47 adds r7, r0, #1 + 8018af2: d482 bmi.n 80189fa <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x206> + 8018af4: 42bb cmp r3, r7 + 8018af6: db80 blt.n 80189fa <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x206> + 8018af8: 1c67 adds r7, r4, #1 + 8018afa: f53f af7e bmi.w 80189fa <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x206> + 8018afe: 42be cmp r6, r7 + 8018b00: f6ff af7b blt.w 80189fa <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x206> + 8018b04: 9f0c ldr r7, [sp, #48] ; 0x30 + 8018b06: b236 sxth r6, r6 + 8018b08: 9001 str r0, [sp, #4] + 8018b0a: b21b sxth r3, r3 + 8018b0c: 9600 str r6, [sp, #0] + 8018b0e: 981d ldr r0, [sp, #116] ; 0x74 + 8018b10: e9cd 1704 strd r1, r7, [sp, #16] + 8018b14: e9cd 4202 strd r4, r2, [sp, #8] + 8018b18: 4629 mov r1, r5 + 8018b1a: 9a0a ldr r2, [sp, #40] ; 0x28 + 8018b1c: f7ff fd58 bl 80185d0 <_ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh> + 8018b20: e76b b.n 80189fa <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x206> + 8018b22: 9938 ldr r1, [sp, #224] ; 0xe0 + 8018b24: ea4f 402a mov.w r0, sl, asr #16 + 8018b28: f3c8 3203 ubfx r2, r8, #12, #4 + 8018b2c: f3ca 3303 ubfx r3, sl, #12, #4 + 8018b30: f9b1 7008 ldrsh.w r7, [r1, #8] + 8018b34: ea4f 4128 mov.w r1, r8, asr #16 + 8018b38: fb07 0101 mla r1, r7, r1, r0 + 8018b3c: 980a ldr r0, [sp, #40] ; 0x28 + 8018b3e: eb01 0141 add.w r1, r1, r1, lsl #1 + 8018b42: 1844 adds r4, r0, r1 + 8018b44: 5c40 ldrb r0, [r0, r1] + 8018b46: 78a6 ldrb r6, [r4, #2] + 8018b48: 7861 ldrb r1, [r4, #1] + 8018b4a: 960f str r6, [sp, #60] ; 0x3c + 8018b4c: 78e6 ldrb r6, [r4, #3] + 8018b4e: 910d str r1, [sp, #52] ; 0x34 + 8018b50: 9610 str r6, [sp, #64] ; 0x40 + 8018b52: f894 9004 ldrb.w r9, [r4, #4] + 8018b56: f894 b005 ldrb.w fp, [r4, #5] + 8018b5a: b192 cbz r2, 8018b82 <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x38e> + 8018b5c: f06f 0604 mvn.w r6, #4 + 8018b60: 2103 movs r1, #3 + 8018b62: 3405 adds r4, #5 + 8018b64: fb17 6701 smlabb r7, r7, r1, r6 + 8018b68: 19e6 adds r6, r4, r7 + 8018b6a: 5de4 ldrb r4, [r4, r7] + 8018b6c: 9417 str r4, [sp, #92] ; 0x5c + 8018b6e: 7874 ldrb r4, [r6, #1] + 8018b70: 9419 str r4, [sp, #100] ; 0x64 + 8018b72: 78b4 ldrb r4, [r6, #2] + 8018b74: 941b str r4, [sp, #108] ; 0x6c + 8018b76: 78f4 ldrb r4, [r6, #3] + 8018b78: 9418 str r4, [sp, #96] ; 0x60 + 8018b7a: 7934 ldrb r4, [r6, #4] + 8018b7c: 941a str r4, [sp, #104] ; 0x68 + 8018b7e: 7974 ldrb r4, [r6, #5] + 8018b80: 941c str r4, [sp, #112] ; 0x70 + 8018b82: b29b uxth r3, r3 + 8018b84: 9f10 ldr r7, [sp, #64] ; 0x40 + 8018b86: b292 uxth r2, r2 + 8018b88: 9909 ldr r1, [sp, #36] ; 0x24 + 8018b8a: 3503 adds r5, #3 + 8018b8c: f10c 3cff add.w ip, ip, #4294967295 + 8018b90: fb03 f402 mul.w r4, r3, r2 + 8018b94: 011b lsls r3, r3, #4 + 8018b96: ebc4 1202 rsb r2, r4, r2, lsl #4 + 8018b9a: f5c3 7680 rsb r6, r3, #256 ; 0x100 + 8018b9e: 1b1b subs r3, r3, r4 + 8018ba0: b292 uxth r2, r2 + 8018ba2: b29b uxth r3, r3 + 8018ba4: 1ab6 subs r6, r6, r2 + 8018ba6: 435f muls r7, r3 + 8018ba8: b2b6 uxth r6, r6 + 8018baa: fb03 f909 mul.w r9, r3, r9 + 8018bae: fb03 fb0b mul.w fp, r3, fp + 8018bb2: 9b0f ldr r3, [sp, #60] ; 0x3c + 8018bb4: fb06 7000 mla r0, r6, r0, r7 + 8018bb8: 9f17 ldr r7, [sp, #92] ; 0x5c + 8018bba: fb06 bb03 mla fp, r6, r3, fp + 8018bbe: 9b1b ldr r3, [sp, #108] ; 0x6c + 8018bc0: fb02 0007 mla r0, r2, r7, r0 + 8018bc4: 9f18 ldr r7, [sp, #96] ; 0x60 + 8018bc6: fb02 bb03 mla fp, r2, r3, fp + 8018bca: 9b1c ldr r3, [sp, #112] ; 0x70 + 8018bcc: fb04 0007 mla r0, r4, r7, r0 + 8018bd0: f815 7c06 ldrb.w r7, [r5, #-6] + 8018bd4: fb17 f701 smulbb r7, r7, r1 + 8018bd8: f3c0 2007 ubfx r0, r0, #8, #8 + 8018bdc: 990d ldr r1, [sp, #52] ; 0x34 + 8018bde: fb00 700e mla r0, r0, lr, r7 + 8018be2: fb06 9101 mla r1, r6, r1, r9 + 8018be6: b280 uxth r0, r0 + 8018be8: 1c47 adds r7, r0, #1 + 8018bea: eb07 2010 add.w r0, r7, r0, lsr #8 + 8018bee: 9f09 ldr r7, [sp, #36] ; 0x24 + 8018bf0: 1200 asrs r0, r0, #8 + 8018bf2: f805 0c06 strb.w r0, [r5, #-6] + 8018bf6: 9819 ldr r0, [sp, #100] ; 0x64 + 8018bf8: fb02 1100 mla r1, r2, r0, r1 + 8018bfc: 981a ldr r0, [sp, #104] ; 0x68 + 8018bfe: fb04 1100 mla r1, r4, r0, r1 + 8018c02: f815 0c05 ldrb.w r0, [r5, #-5] + 8018c06: fb04 b403 mla r4, r4, r3, fp + 8018c0a: f815 3c04 ldrb.w r3, [r5, #-4] + 8018c0e: fb10 f007 smulbb r0, r0, r7 + 8018c12: f3c1 2107 ubfx r1, r1, #8, #8 + 8018c16: fb13 f307 smulbb r3, r3, r7 + 8018c1a: f3c4 2407 ubfx r4, r4, #8, #8 + 8018c1e: fb01 010e mla r1, r1, lr, r0 + 8018c22: fb04 340e mla r4, r4, lr, r3 + 8018c26: b289 uxth r1, r1 + 8018c28: b2a4 uxth r4, r4 + 8018c2a: 1c48 adds r0, r1, #1 + 8018c2c: 1c63 adds r3, r4, #1 + 8018c2e: eb00 2111 add.w r1, r0, r1, lsr #8 + 8018c32: eb03 2414 add.w r4, r3, r4, lsr #8 + 8018c36: 9b33 ldr r3, [sp, #204] ; 0xcc + 8018c38: 1209 asrs r1, r1, #8 + 8018c3a: 1224 asrs r4, r4, #8 + 8018c3c: 449a add sl, r3 + 8018c3e: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8018c40: f805 1c05 strb.w r1, [r5, #-5] + 8018c44: f805 4c04 strb.w r4, [r5, #-4] + 8018c48: 4498 add r8, r3 + 8018c4a: e707 b.n 8018a5c <_ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x268> + 8018c4c: b01f add sp, #124 ; 0x7c + 8018c4e: ecbd 8b08 vpop {d8-d11} + 8018c52: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + ... + +08018c58 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh>: + 8018c58: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8018c5c: b085 sub sp, #20 + 8018c5e: 784d ldrb r5, [r1, #1] + 8018c60: 788e ldrb r6, [r1, #2] + 8018c62: f89d 4048 ldrb.w r4, [sp, #72] ; 0x48 + 8018c66: f9bd 9038 ldrsh.w r9, [sp, #56] ; 0x38 + 8018c6a: 9403 str r4, [sp, #12] + 8018c6c: f89d 0044 ldrb.w r0, [sp, #68] ; 0x44 + 8018c70: 780c ldrb r4, [r1, #0] + 8018c72: e9dd c70f ldrd ip, r7, [sp, #60] ; 0x3c + 8018c76: fb07 ce03 mla lr, r7, r3, ip + 8018c7a: 2f00 cmp r7, #0 + 8018c7c: eb0e 0e4e add.w lr, lr, lr, lsl #1 + 8018c80: eb02 0b0e add.w fp, r2, lr + 8018c84: db56 blt.n 8018d34 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xdc> + 8018c86: 45b9 cmp r9, r7 + 8018c88: dd54 ble.n 8018d34 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xdc> + 8018c8a: f1bc 0f00 cmp.w ip, #0 + 8018c8e: db4d blt.n 8018d2c <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xd4> + 8018c90: 4563 cmp r3, ip + 8018c92: dd4b ble.n 8018d2c <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xd4> + 8018c94: f812 200e ldrb.w r2, [r2, lr] + 8018c98: 9200 str r2, [sp, #0] + 8018c9a: f89b 2001 ldrb.w r2, [fp, #1] + 8018c9e: 9201 str r2, [sp, #4] + 8018ca0: f89b 2002 ldrb.w r2, [fp, #2] + 8018ca4: 9202 str r2, [sp, #8] + 8018ca6: f11c 0201 adds.w r2, ip, #1 + 8018caa: d44a bmi.n 8018d42 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xea> + 8018cac: 4293 cmp r3, r2 + 8018cae: dd48 ble.n 8018d42 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xea> + 8018cb0: 2800 cmp r0, #0 + 8018cb2: d046 beq.n 8018d42 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xea> + 8018cb4: f89b e003 ldrb.w lr, [fp, #3] + 8018cb8: f89b 8004 ldrb.w r8, [fp, #4] + 8018cbc: f89b a005 ldrb.w sl, [fp, #5] + 8018cc0: 3701 adds r7, #1 + 8018cc2: d446 bmi.n 8018d52 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xfa> + 8018cc4: 45b9 cmp r9, r7 + 8018cc6: dd44 ble.n 8018d52 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xfa> + 8018cc8: 9a03 ldr r2, [sp, #12] + 8018cca: 2a00 cmp r2, #0 + 8018ccc: d045 beq.n 8018d5a <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x102> + 8018cce: f1bc 0f00 cmp.w ip, #0 + 8018cd2: db3a blt.n 8018d4a <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xf2> + 8018cd4: 4563 cmp r3, ip + 8018cd6: dd38 ble.n 8018d4a <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xf2> + 8018cd8: eb03 0243 add.w r2, r3, r3, lsl #1 + 8018cdc: f04f 0903 mov.w r9, #3 + 8018ce0: f81b 7002 ldrb.w r7, [fp, r2] + 8018ce4: fb03 b209 mla r2, r3, r9, fp + 8018ce8: fb03 b909 mla r9, r3, r9, fp + 8018cec: 7852 ldrb r2, [r2, #1] + 8018cee: f899 9002 ldrb.w r9, [r9, #2] + 8018cf2: f11c 0c01 adds.w ip, ip, #1 + 8018cf6: d40d bmi.n 8018d14 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xbc> + 8018cf8: 4563 cmp r3, ip + 8018cfa: dd0b ble.n 8018d14 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xbc> + 8018cfc: b160 cbz r0, 8018d18 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xc0> + 8018cfe: 2603 movs r6, #3 + 8018d00: fb13 6406 smlabb r4, r3, r6, r6 + 8018d04: fb03 b506 mla r5, r3, r6, fp + 8018d08: fb03 b306 mla r3, r3, r6, fp + 8018d0c: f81b 4004 ldrb.w r4, [fp, r4] + 8018d10: 792d ldrb r5, [r5, #4] + 8018d12: 795e ldrb r6, [r3, #5] + 8018d14: 280f cmp r0, #15 + 8018d16: d802 bhi.n 8018d1e <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xc6> + 8018d18: 9b03 ldr r3, [sp, #12] + 8018d1a: 2b0f cmp r3, #15 + 8018d1c: d922 bls.n 8018d64 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x10c> + 8018d1e: 4b2f ldr r3, [pc, #188] ; (8018ddc <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x184>) + 8018d20: f240 115b movw r1, #347 ; 0x15b + 8018d24: 4a2e ldr r2, [pc, #184] ; (8018de0 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x188>) + 8018d26: 482f ldr r0, [pc, #188] ; (8018de4 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x18c>) + 8018d28: f004 f818 bl 801cd5c <__assert_func> + 8018d2c: e9cd 5601 strd r5, r6, [sp, #4] + 8018d30: 9400 str r4, [sp, #0] + 8018d32: e7b8 b.n 8018ca6 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x4e> + 8018d34: 46b2 mov sl, r6 + 8018d36: 46a8 mov r8, r5 + 8018d38: 46a6 mov lr, r4 + 8018d3a: 9400 str r4, [sp, #0] + 8018d3c: e9cd 5601 strd r5, r6, [sp, #4] + 8018d40: e7be b.n 8018cc0 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x68> + 8018d42: 46b2 mov sl, r6 + 8018d44: 46a8 mov r8, r5 + 8018d46: 46a6 mov lr, r4 + 8018d48: e7ba b.n 8018cc0 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x68> + 8018d4a: 46b1 mov r9, r6 + 8018d4c: 462a mov r2, r5 + 8018d4e: 4627 mov r7, r4 + 8018d50: e7cf b.n 8018cf2 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0x9a> + 8018d52: 46b1 mov r9, r6 + 8018d54: 462a mov r2, r5 + 8018d56: 4627 mov r7, r4 + 8018d58: e7dc b.n 8018d14 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xbc> + 8018d5a: 280f cmp r0, #15 + 8018d5c: d8df bhi.n 8018d1e <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh+0xc6> + 8018d5e: 46b1 mov r9, r6 + 8018d60: 462a mov r2, r5 + 8018d62: 4627 mov r7, r4 + 8018d64: f8bd b00c ldrh.w fp, [sp, #12] + 8018d68: b280 uxth r0, r0 + 8018d6a: fb00 f30b mul.w r3, r0, fp + 8018d6e: 0100 lsls r0, r0, #4 + 8018d70: ebc3 1b0b rsb fp, r3, fp, lsl #4 + 8018d74: f5c0 7c80 rsb ip, r0, #256 ; 0x100 + 8018d78: 1ac0 subs r0, r0, r3 + 8018d7a: fa1f fb8b uxth.w fp, fp + 8018d7e: b280 uxth r0, r0 + 8018d80: ebac 0c0b sub.w ip, ip, fp + 8018d84: 9003 str r0, [sp, #12] + 8018d86: fa1f fc8c uxth.w ip, ip + 8018d8a: fb00 fe0e mul.w lr, r0, lr + 8018d8e: 9800 ldr r0, [sp, #0] + 8018d90: fb0c ee00 mla lr, ip, r0, lr + 8018d94: 9803 ldr r0, [sp, #12] + 8018d96: fb00 f808 mul.w r8, r0, r8 + 8018d9a: 9801 ldr r0, [sp, #4] + 8018d9c: fb0b ee07 mla lr, fp, r7, lr + 8018da0: fb0c 8800 mla r8, ip, r0, r8 + 8018da4: fb03 ee04 mla lr, r3, r4, lr + 8018da8: fb0b 8202 mla r2, fp, r2, r8 + 8018dac: ea4f 2e2e mov.w lr, lr, asr #8 + 8018db0: fb03 2505 mla r5, r3, r5, r2 + 8018db4: 9a03 ldr r2, [sp, #12] + 8018db6: f881 e000 strb.w lr, [r1] + 8018dba: fb02 f00a mul.w r0, r2, sl + 8018dbe: 9a02 ldr r2, [sp, #8] + 8018dc0: 122d asrs r5, r5, #8 + 8018dc2: fb0c 0c02 mla ip, ip, r2, r0 + 8018dc6: 704d strb r5, [r1, #1] + 8018dc8: fb0b c909 mla r9, fp, r9, ip + 8018dcc: fb03 9606 mla r6, r3, r6, r9 + 8018dd0: 1236 asrs r6, r6, #8 + 8018dd2: 708e strb r6, [r1, #2] + 8018dd4: b005 add sp, #20 + 8018dd6: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8018dda: bf00 nop + 8018ddc: 0802145d .word 0x0802145d + 8018de0: 08021872 .word 0x08021872 + 8018de4: 0802142a .word 0x0802142a + +08018de8 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8018de8: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8018dec: ed2d 8b08 vpush {d8-d11} + 8018df0: b09b sub sp, #108 ; 0x6c + 8018df2: eeb0 aa40 vmov.f32 s20, s0 + 8018df6: eef0 9a60 vmov.f32 s19, s1 + 8018dfa: 920b str r2, [sp, #44] ; 0x2c + 8018dfc: eeb0 9a41 vmov.f32 s18, s2 + 8018e00: 9a31 ldr r2, [sp, #196] ; 0xc4 + 8018e02: eeb0 8a62 vmov.f32 s16, s5 + 8018e06: 9019 str r0, [sp, #100] ; 0x64 + 8018e08: eef0 8a43 vmov.f32 s17, s6 + 8018e0c: 6850 ldr r0, [r2, #4] + 8018e0e: eef0 ba44 vmov.f32 s23, s8 + 8018e12: 9109 str r1, [sp, #36] ; 0x24 + 8018e14: eeb0 ba64 vmov.f32 s22, s9 + 8018e18: 9306 str r3, [sp, #24] + 8018e1a: eef0 aa45 vmov.f32 s21, s10 + 8018e1e: 6812 ldr r2, [r2, #0] + 8018e20: e9dd 1332 ldrd r1, r3, [sp, #200] ; 0xc8 + 8018e24: e9dd b42d ldrd fp, r4, [sp, #180] ; 0xb4 + 8018e28: fb00 1303 mla r3, r0, r3, r1 + 8018e2c: eb03 0343 add.w r3, r3, r3, lsl #1 + 8018e30: 18d3 adds r3, r2, r3 + 8018e32: 9307 str r3, [sp, #28] + 8018e34: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8018e36: 681b ldr r3, [r3, #0] + 8018e38: 9308 str r3, [sp, #32] + 8018e3a: 9b09 ldr r3, [sp, #36] ; 0x24 + 8018e3c: 2b00 cmp r3, #0 + 8018e3e: dc03 bgt.n 8018e48 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x60> + 8018e40: 9b0b ldr r3, [sp, #44] ; 0x2c + 8018e42: 2b00 cmp r3, #0 + 8018e44: f340 81ab ble.w 801919e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3b6> + 8018e48: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8018e4a: f9b3 1008 ldrsh.w r1, [r3, #8] + 8018e4e: f9b3 200c ldrsh.w r2, [r3, #12] + 8018e52: 1e48 subs r0, r1, #1 + 8018e54: 1e55 subs r5, r2, #1 + 8018e56: 9b06 ldr r3, [sp, #24] + 8018e58: 2b00 cmp r3, #0 + 8018e5a: f340 80b1 ble.w 8018fc0 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1d8> + 8018e5e: ea5f 462b movs.w r6, fp, asr #16 + 8018e62: ea4f 4324 mov.w r3, r4, asr #16 + 8018e66: d406 bmi.n 8018e76 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 8018e68: 4286 cmp r6, r0 + 8018e6a: da04 bge.n 8018e76 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 8018e6c: 2b00 cmp r3, #0 + 8018e6e: db02 blt.n 8018e76 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 8018e70: 42ab cmp r3, r5 + 8018e72: f2c0 80a6 blt.w 8018fc2 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1da> + 8018e76: 3601 adds r6, #1 + 8018e78: f100 8097 bmi.w 8018faa <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c2> + 8018e7c: 42b1 cmp r1, r6 + 8018e7e: f2c0 8094 blt.w 8018faa <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c2> + 8018e82: 3301 adds r3, #1 + 8018e84: f100 8091 bmi.w 8018faa <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c2> + 8018e88: 429a cmp r2, r3 + 8018e8a: f2c0 808e blt.w 8018faa <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c2> + 8018e8e: 9b06 ldr r3, [sp, #24] + 8018e90: 9e07 ldr r6, [sp, #28] + 8018e92: 930a str r3, [sp, #40] ; 0x28 + 8018e94: 9b0a ldr r3, [sp, #40] ; 0x28 + 8018e96: 2b00 cmp r3, #0 + 8018e98: f340 80b0 ble.w 8018ffc <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x214> + 8018e9c: 9834 ldr r0, [sp, #208] ; 0xd0 + 8018e9e: 1425 asrs r5, r4, #16 + 8018ea0: 9b34 ldr r3, [sp, #208] ; 0xd0 + 8018ea2: f3cb 3203 ubfx r2, fp, #12, #4 + 8018ea6: 68c7 ldr r7, [r0, #12] + 8018ea8: ea5f 402b movs.w r0, fp, asr #16 + 8018eac: f3c4 3103 ubfx r1, r4, #12, #4 + 8018eb0: 689b ldr r3, [r3, #8] + 8018eb2: f100 80ea bmi.w 801908a <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a2> + 8018eb6: f103 3cff add.w ip, r3, #4294967295 + 8018eba: 4560 cmp r0, ip + 8018ebc: f280 80e5 bge.w 801908a <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a2> + 8018ec0: 2d00 cmp r5, #0 + 8018ec2: f2c0 80e2 blt.w 801908a <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a2> + 8018ec6: f107 3cff add.w ip, r7, #4294967295 + 8018eca: 4565 cmp r5, ip + 8018ecc: f280 80dd bge.w 801908a <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a2> + 8018ed0: b21b sxth r3, r3 + 8018ed2: fb05 0003 mla r0, r5, r3, r0 + 8018ed6: 9d08 ldr r5, [sp, #32] + 8018ed8: eb00 0040 add.w r0, r0, r0, lsl #1 + 8018edc: 182f adds r7, r5, r0 + 8018ede: 5c2d ldrb r5, [r5, r0] + 8018ee0: 7878 ldrb r0, [r7, #1] + 8018ee2: f897 e002 ldrb.w lr, [r7, #2] + 8018ee6: 900c str r0, [sp, #48] ; 0x30 + 8018ee8: f897 9003 ldrb.w r9, [r7, #3] + 8018eec: f897 8004 ldrb.w r8, [r7, #4] + 8018ef0: f897 a005 ldrb.w sl, [r7, #5] + 8018ef4: b1c9 cbz r1, 8018f2a <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x142> + 8018ef6: f04f 0c03 mov.w ip, #3 + 8018efa: f06f 0004 mvn.w r0, #4 + 8018efe: 3705 adds r7, #5 + 8018f00: fb13 030c smlabb r3, r3, ip, r0 + 8018f04: eb07 0c03 add.w ip, r7, r3 + 8018f08: 5cfb ldrb r3, [r7, r3] + 8018f0a: 930d str r3, [sp, #52] ; 0x34 + 8018f0c: f89c 3001 ldrb.w r3, [ip, #1] + 8018f10: 930f str r3, [sp, #60] ; 0x3c + 8018f12: f89c 3002 ldrb.w r3, [ip, #2] + 8018f16: 9311 str r3, [sp, #68] ; 0x44 + 8018f18: f89c 3003 ldrb.w r3, [ip, #3] + 8018f1c: 930e str r3, [sp, #56] ; 0x38 + 8018f1e: f89c 3004 ldrb.w r3, [ip, #4] + 8018f22: 9310 str r3, [sp, #64] ; 0x40 + 8018f24: f89c 3005 ldrb.w r3, [ip, #5] + 8018f28: 9312 str r3, [sp, #72] ; 0x48 + 8018f2a: b292 uxth r2, r2 + 8018f2c: 980c ldr r0, [sp, #48] ; 0x30 + 8018f2e: b289 uxth r1, r1 + 8018f30: fb02 f301 mul.w r3, r2, r1 + 8018f34: 0112 lsls r2, r2, #4 + 8018f36: ebc3 1101 rsb r1, r3, r1, lsl #4 + 8018f3a: f5c2 7780 rsb r7, r2, #256 ; 0x100 + 8018f3e: 1ad2 subs r2, r2, r3 + 8018f40: b289 uxth r1, r1 + 8018f42: b292 uxth r2, r2 + 8018f44: 1a7f subs r7, r7, r1 + 8018f46: fb02 f909 mul.w r9, r2, r9 + 8018f4a: b2bf uxth r7, r7 + 8018f4c: fb02 f808 mul.w r8, r2, r8 + 8018f50: fb02 fa0a mul.w sl, r2, sl + 8018f54: 9a11 ldr r2, [sp, #68] ; 0x44 + 8018f56: fb07 9905 mla r9, r7, r5, r9 + 8018f5a: 9d0d ldr r5, [sp, #52] ; 0x34 + 8018f5c: fb07 8800 mla r8, r7, r0, r8 + 8018f60: 980f ldr r0, [sp, #60] ; 0x3c + 8018f62: fb07 aa0e mla sl, r7, lr, sl + 8018f66: fb01 9905 mla r9, r1, r5, r9 + 8018f6a: 9d0e ldr r5, [sp, #56] ; 0x38 + 8018f6c: fb01 8800 mla r8, r1, r0, r8 + 8018f70: 9810 ldr r0, [sp, #64] ; 0x40 + 8018f72: fb01 a102 mla r1, r1, r2, sl + 8018f76: 9a12 ldr r2, [sp, #72] ; 0x48 + 8018f78: fb03 9905 mla r9, r3, r5, r9 + 8018f7c: fb03 8800 mla r8, r3, r0, r8 + 8018f80: fb03 1302 mla r3, r3, r2, r1 + 8018f84: ea4f 2929 mov.w r9, r9, asr #8 + 8018f88: ea4f 2828 mov.w r8, r8, asr #8 + 8018f8c: 121b asrs r3, r3, #8 + 8018f8e: f886 9000 strb.w r9, [r6] + 8018f92: f886 8001 strb.w r8, [r6, #1] + 8018f96: 70b3 strb r3, [r6, #2] + 8018f98: 9b2f ldr r3, [sp, #188] ; 0xbc + 8018f9a: 3603 adds r6, #3 + 8018f9c: 449b add fp, r3 + 8018f9e: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8018fa0: 441c add r4, r3 + 8018fa2: 9b0a ldr r3, [sp, #40] ; 0x28 + 8018fa4: 3b01 subs r3, #1 + 8018fa6: 930a str r3, [sp, #40] ; 0x28 + 8018fa8: e774 b.n 8018e94 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xac> + 8018faa: 9b2f ldr r3, [sp, #188] ; 0xbc + 8018fac: 449b add fp, r3 + 8018fae: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8018fb0: 441c add r4, r3 + 8018fb2: 9b06 ldr r3, [sp, #24] + 8018fb4: 3b01 subs r3, #1 + 8018fb6: 9306 str r3, [sp, #24] + 8018fb8: 9b07 ldr r3, [sp, #28] + 8018fba: 3303 adds r3, #3 + 8018fbc: 9307 str r3, [sp, #28] + 8018fbe: e74a b.n 8018e56 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 8018fc0: d024 beq.n 801900c <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x224> + 8018fc2: 9b06 ldr r3, [sp, #24] + 8018fc4: 982f ldr r0, [sp, #188] ; 0xbc + 8018fc6: 3b01 subs r3, #1 + 8018fc8: fb00 b003 mla r0, r0, r3, fp + 8018fcc: 1400 asrs r0, r0, #16 + 8018fce: f53f af5e bmi.w 8018e8e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa6> + 8018fd2: 3901 subs r1, #1 + 8018fd4: 4288 cmp r0, r1 + 8018fd6: f6bf af5a bge.w 8018e8e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa6> + 8018fda: 9930 ldr r1, [sp, #192] ; 0xc0 + 8018fdc: fb01 4303 mla r3, r1, r3, r4 + 8018fe0: 141b asrs r3, r3, #16 + 8018fe2: f53f af54 bmi.w 8018e8e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa6> + 8018fe6: 3a01 subs r2, #1 + 8018fe8: 4293 cmp r3, r2 + 8018fea: f6bf af50 bge.w 8018e8e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa6> + 8018fee: 9b07 ldr r3, [sp, #28] + 8018ff0: f8dd e018 ldr.w lr, [sp, #24] + 8018ff4: 1cde adds r6, r3, #3 + 8018ff6: f1be 0f00 cmp.w lr, #0 + 8018ffa: dc5f bgt.n 80190bc <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2d4> + 8018ffc: 9b06 ldr r3, [sp, #24] + 8018ffe: ea23 74e3 bic.w r4, r3, r3, asr #31 + 8019002: 9b07 ldr r3, [sp, #28] + 8019004: eb04 0444 add.w r4, r4, r4, lsl #1 + 8019008: 4423 add r3, r4 + 801900a: 9307 str r3, [sp, #28] + 801900c: 9b09 ldr r3, [sp, #36] ; 0x24 + 801900e: 2b00 cmp r3, #0 + 8019010: f340 80c5 ble.w 801919e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3b6> + 8019014: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 8019018: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801901a: ee3a aa2b vadd.f32 s20, s20, s23 + 801901e: ee79 9a8b vadd.f32 s19, s19, s22 + 8019022: eef0 6a48 vmov.f32 s13, s16 + 8019026: eec7 7a0a vdiv.f32 s15, s14, s20 + 801902a: ee39 9a2a vadd.f32 s18, s18, s21 + 801902e: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8019032: ee16 ba90 vmov fp, s13 + 8019036: eef0 6a68 vmov.f32 s13, s17 + 801903a: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801903e: ee16 4a90 vmov r4, s13 + 8019042: ee29 7aa7 vmul.f32 s14, s19, s15 + 8019046: ee69 7a27 vmul.f32 s15, s18, s15 + 801904a: ee37 8a48 vsub.f32 s16, s14, s16 + 801904e: ee77 8ae8 vsub.f32 s17, s15, s17 + 8019052: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 8019056: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 801905a: ee18 2a10 vmov r2, s16 + 801905e: eeb0 8a47 vmov.f32 s16, s14 + 8019062: fb92 f3f3 sdiv r3, r2, r3 + 8019066: ee18 2a90 vmov r2, s17 + 801906a: 932f str r3, [sp, #188] ; 0xbc + 801906c: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801906e: eef0 8a67 vmov.f32 s17, s15 + 8019072: fb92 f3f3 sdiv r3, r2, r3 + 8019076: 9330 str r3, [sp, #192] ; 0xc0 + 8019078: 9b09 ldr r3, [sp, #36] ; 0x24 + 801907a: 9a0b ldr r2, [sp, #44] ; 0x2c + 801907c: 3b01 subs r3, #1 + 801907e: 9309 str r3, [sp, #36] ; 0x24 + 8019080: 9b2c ldr r3, [sp, #176] ; 0xb0 + 8019082: bf08 it eq + 8019084: 4613 moveq r3, r2 + 8019086: 9306 str r3, [sp, #24] + 8019088: e6d7 b.n 8018e3a <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x52> + 801908a: f110 0c01 adds.w ip, r0, #1 + 801908e: d483 bmi.n 8018f98 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b0> + 8019090: 4563 cmp r3, ip + 8019092: db81 blt.n 8018f98 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b0> + 8019094: f115 0c01 adds.w ip, r5, #1 + 8019098: f53f af7e bmi.w 8018f98 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b0> + 801909c: 4567 cmp r7, ip + 801909e: f6ff af7b blt.w 8018f98 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b0> + 80190a2: b23f sxth r7, r7 + 80190a4: b21b sxth r3, r3 + 80190a6: 9700 str r7, [sp, #0] + 80190a8: e9cd 2103 strd r2, r1, [sp, #12] + 80190ac: e9cd 0501 strd r0, r5, [sp, #4] + 80190b0: 9a08 ldr r2, [sp, #32] + 80190b2: 4631 mov r1, r6 + 80190b4: 9819 ldr r0, [sp, #100] ; 0x64 + 80190b6: f7ff fdcf bl 8018c58 <_ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh> + 80190ba: e76d b.n 8018f98 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b0> + 80190bc: 9934 ldr r1, [sp, #208] ; 0xd0 + 80190be: ea4f 402b mov.w r0, fp, asr #16 + 80190c2: f3cb 3303 ubfx r3, fp, #12, #4 + 80190c6: f3c4 3203 ubfx r2, r4, #12, #4 + 80190ca: f9b1 c008 ldrsh.w ip, [r1, #8] + 80190ce: 1421 asrs r1, r4, #16 + 80190d0: 930a str r3, [sp, #40] ; 0x28 + 80190d2: fb0c 0101 mla r1, ip, r1, r0 + 80190d6: 9808 ldr r0, [sp, #32] + 80190d8: eb01 0141 add.w r1, r1, r1, lsl #1 + 80190dc: 1845 adds r5, r0, r1 + 80190de: 5c40 ldrb r0, [r0, r1] + 80190e0: 796f ldrb r7, [r5, #5] + 80190e2: 7869 ldrb r1, [r5, #1] + 80190e4: f895 8002 ldrb.w r8, [r5, #2] + 80190e8: f895 a003 ldrb.w sl, [r5, #3] + 80190ec: f895 9004 ldrb.w r9, [r5, #4] + 80190f0: 970c str r7, [sp, #48] ; 0x30 + 80190f2: b1a2 cbz r2, 801911e <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x336> + 80190f4: 2703 movs r7, #3 + 80190f6: f06f 0304 mvn.w r3, #4 + 80190fa: 3505 adds r5, #5 + 80190fc: fb1c 3c07 smlabb ip, ip, r7, r3 + 8019100: eb05 070c add.w r7, r5, ip + 8019104: f815 500c ldrb.w r5, [r5, ip] + 8019108: 9513 str r5, [sp, #76] ; 0x4c + 801910a: 787d ldrb r5, [r7, #1] + 801910c: 9515 str r5, [sp, #84] ; 0x54 + 801910e: 78bd ldrb r5, [r7, #2] + 8019110: 9517 str r5, [sp, #92] ; 0x5c + 8019112: 78fd ldrb r5, [r7, #3] + 8019114: 9514 str r5, [sp, #80] ; 0x50 + 8019116: 793d ldrb r5, [r7, #4] + 8019118: 9516 str r5, [sp, #88] ; 0x58 + 801911a: 797d ldrb r5, [r7, #5] + 801911c: 9518 str r5, [sp, #96] ; 0x60 + 801911e: f8bd 3028 ldrh.w r3, [sp, #40] ; 0x28 + 8019122: b292 uxth r2, r2 + 8019124: 3603 adds r6, #3 + 8019126: f10e 3eff add.w lr, lr, #4294967295 + 801912a: fb03 f502 mul.w r5, r3, r2 + 801912e: 011b lsls r3, r3, #4 + 8019130: ebc5 1202 rsb r2, r5, r2, lsl #4 + 8019134: f5c3 7780 rsb r7, r3, #256 ; 0x100 + 8019138: 1b5b subs r3, r3, r5 + 801913a: b292 uxth r2, r2 + 801913c: b29b uxth r3, r3 + 801913e: 1abf subs r7, r7, r2 + 8019140: fb03 f909 mul.w r9, r3, r9 + 8019144: b2bf uxth r7, r7 + 8019146: fb03 fa0a mul.w sl, r3, sl + 801914a: fb07 9901 mla r9, r7, r1, r9 + 801914e: 9915 ldr r1, [sp, #84] ; 0x54 + 8019150: fb07 aa00 mla sl, r7, r0, sl + 8019154: 9813 ldr r0, [sp, #76] ; 0x4c + 8019156: fb02 9901 mla r9, r2, r1, r9 + 801915a: 9916 ldr r1, [sp, #88] ; 0x58 + 801915c: fb02 aa00 mla sl, r2, r0, sl + 8019160: 9814 ldr r0, [sp, #80] ; 0x50 + 8019162: fb05 9901 mla r9, r5, r1, r9 + 8019166: 990c ldr r1, [sp, #48] ; 0x30 + 8019168: fb05 aa00 mla sl, r5, r0, sl + 801916c: 434b muls r3, r1 + 801916e: 9917 ldr r1, [sp, #92] ; 0x5c + 8019170: ea4f 2a2a mov.w sl, sl, asr #8 + 8019174: fb07 3308 mla r3, r7, r8, r3 + 8019178: ea4f 2929 mov.w r9, r9, asr #8 + 801917c: f806 ac06 strb.w sl, [r6, #-6] + 8019180: fb02 3201 mla r2, r2, r1, r3 + 8019184: 9b18 ldr r3, [sp, #96] ; 0x60 + 8019186: f806 9c05 strb.w r9, [r6, #-5] + 801918a: fb05 2503 mla r5, r5, r3, r2 + 801918e: 9b2f ldr r3, [sp, #188] ; 0xbc + 8019190: 122d asrs r5, r5, #8 + 8019192: 449b add fp, r3 + 8019194: 9b30 ldr r3, [sp, #192] ; 0xc0 + 8019196: f806 5c04 strb.w r5, [r6, #-4] + 801919a: 441c add r4, r3 + 801919c: e72b b.n 8018ff6 <_ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801919e: b01b add sp, #108 ; 0x6c + 80191a0: ecbd 8b08 vpop {d8-d11} + 80191a4: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +080191a8 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh>: + 80191a8: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 80191ac: e9dd 540d ldrd r5, r4, [sp, #52] ; 0x34 + 80191b0: f9bd e030 ldrsh.w lr, [sp, #48] ; 0x30 + 80191b4: fb04 5603 mla r6, r4, r3, r5 + 80191b8: 2c00 cmp r4, #0 + 80191ba: f89d 003c ldrb.w r0, [sp, #60] ; 0x3c + 80191be: f89d 7040 ldrb.w r7, [sp, #64] ; 0x40 + 80191c2: eb02 0c86 add.w ip, r2, r6, lsl #2 + 80191c6: db36 blt.n 8019236 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x8e> + 80191c8: 45a6 cmp lr, r4 + 80191ca: dd34 ble.n 8019236 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x8e> + 80191cc: 2d00 cmp r5, #0 + 80191ce: db30 blt.n 8019232 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x8a> + 80191d0: 42ab cmp r3, r5 + 80191d2: dd2e ble.n 8019232 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x8a> + 80191d4: f852 2026 ldr.w r2, [r2, r6, lsl #2] + 80191d8: 1c6e adds r6, r5, #1 + 80191da: d42f bmi.n 801923c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x94> + 80191dc: 42b3 cmp r3, r6 + 80191de: dd2d ble.n 801923c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x94> + 80191e0: b370 cbz r0, 8019240 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x98> + 80191e2: f8dc 6004 ldr.w r6, [ip, #4] + 80191e6: 3401 adds r4, #1 + 80191e8: d42e bmi.n 8019248 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xa0> + 80191ea: 45a6 cmp lr, r4 + 80191ec: dd2c ble.n 8019248 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xa0> + 80191ee: b377 cbz r7, 801924e <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xa6> + 80191f0: 2d00 cmp r5, #0 + 80191f2: db27 blt.n 8019244 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x9c> + 80191f4: 42ab cmp r3, r5 + 80191f6: dd25 ble.n 8019244 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x9c> + 80191f8: f85c 4023 ldr.w r4, [ip, r3, lsl #2] + 80191fc: 3501 adds r5, #1 + 80191fe: d429 bmi.n 8019254 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xac> + 8019200: 42ab cmp r3, r5 + 8019202: dd27 ble.n 8019254 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xac> + 8019204: b340 cbz r0, 8019258 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xb0> + 8019206: 3301 adds r3, #1 + 8019208: f85c 3023 ldr.w r3, [ip, r3, lsl #2] + 801920c: 280f cmp r0, #15 + 801920e: ea4f 6b12 mov.w fp, r2, lsr #24 + 8019212: ea4f 6a16 mov.w sl, r6, lsr #24 + 8019216: ea4f 6914 mov.w r9, r4, lsr #24 + 801921a: ea4f 6813 mov.w r8, r3, lsr #24 + 801921e: d801 bhi.n 8019224 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x7c> + 8019220: 2f0f cmp r7, #15 + 8019222: d91b bls.n 801925c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0xb4> + 8019224: 4b89 ldr r3, [pc, #548] ; (801944c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x2a4>) + 8019226: f240 115b movw r1, #347 ; 0x15b + 801922a: 4a89 ldr r2, [pc, #548] ; (8019450 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x2a8>) + 801922c: 4889 ldr r0, [pc, #548] ; (8019454 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x2ac>) + 801922e: f003 fd95 bl 801cd5c <__assert_func> + 8019232: 2200 movs r2, #0 + 8019234: e7d0 b.n 80191d8 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x30> + 8019236: 2600 movs r6, #0 + 8019238: 4632 mov r2, r6 + 801923a: e7d4 b.n 80191e6 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x3e> + 801923c: 2600 movs r6, #0 + 801923e: e7d2 b.n 80191e6 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x3e> + 8019240: 4606 mov r6, r0 + 8019242: e7d0 b.n 80191e6 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x3e> + 8019244: 2400 movs r4, #0 + 8019246: e7d9 b.n 80191fc <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x54> + 8019248: 2300 movs r3, #0 + 801924a: 461c mov r4, r3 + 801924c: e7de b.n 801920c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x64> + 801924e: 463b mov r3, r7 + 8019250: 463c mov r4, r7 + 8019252: e7db b.n 801920c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x64> + 8019254: 2300 movs r3, #0 + 8019256: e7d9 b.n 801920c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x64> + 8019258: 4603 mov r3, r0 + 801925a: e7d7 b.n 801920c <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x64> + 801925c: b280 uxth r0, r0 + 801925e: f1bb 0fff cmp.w fp, #255 ; 0xff + 8019262: b2bf uxth r7, r7 + 8019264: fb00 fe07 mul.w lr, r0, r7 + 8019268: ea4f 1000 mov.w r0, r0, lsl #4 + 801926c: ebce 1707 rsb r7, lr, r7, lsl #4 + 8019270: eba0 0c0e sub.w ip, r0, lr + 8019274: f5c0 7580 rsb r5, r0, #256 ; 0x100 + 8019278: b2bf uxth r7, r7 + 801927a: fa1f fc8c uxth.w ip, ip + 801927e: eba5 0507 sub.w r5, r5, r7 + 8019282: fb0c f00a mul.w r0, ip, sl + 8019286: b2ad uxth r5, r5 + 8019288: fb05 000b mla r0, r5, fp, r0 + 801928c: fb07 0009 mla r0, r7, r9, r0 + 8019290: fb0e 0008 mla r0, lr, r8, r0 + 8019294: f3c0 2007 ubfx r0, r0, #8, #8 + 8019298: 9001 str r0, [sp, #4] + 801929a: d018 beq.n 80192ce <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x126> + 801929c: f002 10ff and.w r0, r2, #16711935 ; 0xff00ff + 80192a0: f402 427f and.w r2, r2, #65280 ; 0xff00 + 80192a4: fb0b f000 mul.w r0, fp, r0 + 80192a8: fb0b fb02 mul.w fp, fp, r2 + 80192ac: 0a02 lsrs r2, r0, #8 + 80192ae: f100 1001 add.w r0, r0, #65537 ; 0x10001 + 80192b2: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 80192b6: 4402 add r2, r0 + 80192b8: f50b 7080 add.w r0, fp, #256 ; 0x100 + 80192bc: eb00 201b add.w r0, r0, fp, lsr #8 + 80192c0: 0a12 lsrs r2, r2, #8 + 80192c2: 0a00 lsrs r0, r0, #8 + 80192c4: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 80192c8: f400 407f and.w r0, r0, #65280 ; 0xff00 + 80192cc: 4302 orrs r2, r0 + 80192ce: f1ba 0fff cmp.w sl, #255 ; 0xff + 80192d2: d01a beq.n 801930a <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x162> + 80192d4: f006 10ff and.w r0, r6, #16711935 ; 0xff00ff + 80192d8: f406 467f and.w r6, r6, #65280 ; 0xff00 + 80192dc: fb0a f000 mul.w r0, sl, r0 + 80192e0: fb0a fa06 mul.w sl, sl, r6 + 80192e4: 0a06 lsrs r6, r0, #8 + 80192e6: f100 1001 add.w r0, r0, #65537 ; 0x10001 + 80192ea: f006 16ff and.w r6, r6, #16711935 ; 0xff00ff + 80192ee: 4406 add r6, r0 + 80192f0: f50a 7080 add.w r0, sl, #256 ; 0x100 + 80192f4: eb00 2a1a add.w sl, r0, sl, lsr #8 + 80192f8: 0a36 lsrs r6, r6, #8 + 80192fa: ea4f 2a1a mov.w sl, sl, lsr #8 + 80192fe: f006 16ff and.w r6, r6, #16711935 ; 0xff00ff + 8019302: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8019306: ea46 060a orr.w r6, r6, sl + 801930a: f1b9 0fff cmp.w r9, #255 ; 0xff + 801930e: d01b beq.n 8019348 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x1a0> + 8019310: f004 1aff and.w sl, r4, #16711935 ; 0xff00ff + 8019314: f404 447f and.w r4, r4, #65280 ; 0xff00 + 8019318: fb09 fa0a mul.w sl, r9, sl + 801931c: fb09 f004 mul.w r0, r9, r4 + 8019320: ea4f 241a mov.w r4, sl, lsr #8 + 8019324: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8019328: f500 7980 add.w r9, r0, #256 ; 0x100 + 801932c: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8019330: eb09 2910 add.w r9, r9, r0, lsr #8 + 8019334: 4454 add r4, sl + 8019336: ea4f 2919 mov.w r9, r9, lsr #8 + 801933a: 0a24 lsrs r4, r4, #8 + 801933c: f409 497f and.w r9, r9, #65280 ; 0xff00 + 8019340: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8019344: ea44 0409 orr.w r4, r4, r9 + 8019348: f1b8 0fff cmp.w r8, #255 ; 0xff + 801934c: d01b beq.n 8019386 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh+0x1de> + 801934e: f003 19ff and.w r9, r3, #16711935 ; 0xff00ff + 8019352: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8019356: fb08 f909 mul.w r9, r8, r9 + 801935a: fb08 f003 mul.w r0, r8, r3 + 801935e: ea4f 2319 mov.w r3, r9, lsr #8 + 8019362: f109 1901 add.w r9, r9, #65537 ; 0x10001 + 8019366: f500 7880 add.w r8, r0, #256 ; 0x100 + 801936a: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801936e: eb08 2810 add.w r8, r8, r0, lsr #8 + 8019372: 444b add r3, r9 + 8019374: ea4f 2818 mov.w r8, r8, lsr #8 + 8019378: 0a1b lsrs r3, r3, #8 + 801937a: f408 487f and.w r8, r8, #65280 ; 0xff00 + 801937e: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8019382: ea43 0308 orr.w r3, r3, r8 + 8019386: f006 10ff and.w r0, r6, #16711935 ; 0xff00ff + 801938a: f406 467f and.w r6, r6, #65280 ; 0xff00 + 801938e: f002 18ff and.w r8, r2, #16711935 ; 0xff00ff + 8019392: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8019396: fb0c f000 mul.w r0, ip, r0 + 801939a: fb0c f606 mul.w r6, ip, r6 + 801939e: fb05 0808 mla r8, r5, r8, r0 + 80193a2: f004 10ff and.w r0, r4, #16711935 ; 0xff00ff + 80193a6: fb05 6502 mla r5, r5, r2, r6 + 80193aa: f404 447f and.w r4, r4, #65280 ; 0xff00 + 80193ae: fb07 8800 mla r8, r7, r0, r8 + 80193b2: f003 10ff and.w r0, r3, #16711935 ; 0xff00ff + 80193b6: fb07 5704 mla r7, r7, r4, r5 + 80193ba: f403 437f and.w r3, r3, #65280 ; 0xff00 + 80193be: fb0e 8000 mla r0, lr, r0, r8 + 80193c2: fb0e 7e03 mla lr, lr, r3, r7 + 80193c6: 9b01 ldr r3, [sp, #4] + 80193c8: 0a00 lsrs r0, r0, #8 + 80193ca: ea4f 2e1e mov.w lr, lr, lsr #8 + 80193ce: f000 10ff and.w r0, r0, #16711935 ; 0xff00ff + 80193d2: f40e 4e7f and.w lr, lr, #65280 ; 0xff00 + 80193d6: ea40 0e0e orr.w lr, r0, lr + 80193da: f89d 0044 ldrb.w r0, [sp, #68] ; 0x44 + 80193de: b280 uxth r0, r0 + 80193e0: fa5f f48e uxtb.w r4, lr + 80193e4: 4343 muls r3, r0 + 80193e6: fb14 f400 smulbb r4, r4, r0 + 80193ea: 1c5a adds r2, r3, #1 + 80193ec: eb02 2213 add.w r2, r2, r3, lsr #8 + 80193f0: 780b ldrb r3, [r1, #0] + 80193f2: ea6f 2212 mvn.w r2, r2, lsr #8 + 80193f6: b2d2 uxtb r2, r2 + 80193f8: fb03 4302 mla r3, r3, r2, r4 + 80193fc: b29b uxth r3, r3 + 80193fe: 1c5c adds r4, r3, #1 + 8019400: eb04 2313 add.w r3, r4, r3, lsr #8 + 8019404: 784c ldrb r4, [r1, #1] + 8019406: fb14 f402 smulbb r4, r4, r2 + 801940a: 121b asrs r3, r3, #8 + 801940c: 700b strb r3, [r1, #0] + 801940e: f3ce 2307 ubfx r3, lr, #8, #8 + 8019412: fb03 4300 mla r3, r3, r0, r4 + 8019416: b29b uxth r3, r3 + 8019418: 1c5c adds r4, r3, #1 + 801941a: eb04 2313 add.w r3, r4, r3, lsr #8 + 801941e: 121b asrs r3, r3, #8 + 8019420: 704b strb r3, [r1, #1] + 8019422: ea4f 431e mov.w r3, lr, lsr #16 + 8019426: f891 e002 ldrb.w lr, [r1, #2] + 801942a: fb1e fe02 smulbb lr, lr, r2 + 801942e: fb03 ee00 mla lr, r3, r0, lr + 8019432: fa1f fe8e uxth.w lr, lr + 8019436: f10e 0301 add.w r3, lr, #1 + 801943a: eb03 2e1e add.w lr, r3, lr, lsr #8 + 801943e: ea4f 2e2e mov.w lr, lr, asr #8 + 8019442: f881 e002 strb.w lr, [r1, #2] + 8019446: b003 add sp, #12 + 8019448: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801944c: 0802145d .word 0x0802145d + 8019450: 08021872 .word 0x08021872 + 8019454: 0802142a .word 0x0802142a + +08019458 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8019458: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801945c: ed2d 8b08 vpush {d8-d11} + 8019460: b09d sub sp, #116 ; 0x74 + 8019462: eeb0 aa40 vmov.f32 s20, s0 + 8019466: eef0 9a60 vmov.f32 s19, s1 + 801946a: 9219 str r2, [sp, #100] ; 0x64 + 801946c: eeb0 9a41 vmov.f32 s18, s2 + 8019470: 9a33 ldr r2, [sp, #204] ; 0xcc + 8019472: eeb0 8a62 vmov.f32 s16, s5 + 8019476: 9307 str r3, [sp, #28] + 8019478: eef0 8a43 vmov.f32 s17, s6 + 801947c: f89d 30dc ldrb.w r3, [sp, #220] ; 0xdc + 8019480: eef0 ba44 vmov.f32 s23, s8 + 8019484: 901b str r0, [sp, #108] ; 0x6c + 8019486: eeb0 ba64 vmov.f32 s22, s9 + 801948a: 931a str r3, [sp, #104] ; 0x68 + 801948c: eef0 aa45 vmov.f32 s21, s10 + 8019490: 6850 ldr r0, [r2, #4] + 8019492: 9117 str r1, [sp, #92] ; 0x5c + 8019494: 6812 ldr r2, [r2, #0] + 8019496: e9dd 1334 ldrd r1, r3, [sp, #208] ; 0xd0 + 801949a: e9dd 562f ldrd r5, r6, [sp, #188] ; 0xbc + 801949e: fb00 1303 mla r3, r0, r3, r1 + 80194a2: eb03 0343 add.w r3, r3, r3, lsl #1 + 80194a6: 18d3 adds r3, r2, r3 + 80194a8: 930a str r3, [sp, #40] ; 0x28 + 80194aa: 9b36 ldr r3, [sp, #216] ; 0xd8 + 80194ac: 681b ldr r3, [r3, #0] + 80194ae: 9310 str r3, [sp, #64] ; 0x40 + 80194b0: f8bd 3068 ldrh.w r3, [sp, #104] ; 0x68 + 80194b4: 930b str r3, [sp, #44] ; 0x2c + 80194b6: 9b17 ldr r3, [sp, #92] ; 0x5c + 80194b8: 2b00 cmp r3, #0 + 80194ba: dc03 bgt.n 80194c4 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6c> + 80194bc: 9b19 ldr r3, [sp, #100] ; 0x64 + 80194be: 2b00 cmp r3, #0 + 80194c0: f340 8368 ble.w 8019b94 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x73c> + 80194c4: 9b36 ldr r3, [sp, #216] ; 0xd8 + 80194c6: f9b3 1008 ldrsh.w r1, [r3, #8] + 80194ca: f9b3 200c ldrsh.w r2, [r3, #12] + 80194ce: 1e48 subs r0, r1, #1 + 80194d0: 1e57 subs r7, r2, #1 + 80194d2: 9b07 ldr r3, [sp, #28] + 80194d4: 2b00 cmp r3, #0 + 80194d6: f340 8187 ble.w 80197e8 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x390> + 80194da: ea5f 4c25 movs.w ip, r5, asr #16 + 80194de: ea4f 4326 mov.w r3, r6, asr #16 + 80194e2: d406 bmi.n 80194f2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9a> + 80194e4: 4584 cmp ip, r0 + 80194e6: da04 bge.n 80194f2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9a> + 80194e8: 2b00 cmp r3, #0 + 80194ea: db02 blt.n 80194f2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x9a> + 80194ec: 42bb cmp r3, r7 + 80194ee: f2c0 817c blt.w 80197ea <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x392> + 80194f2: f11c 0c01 adds.w ip, ip, #1 + 80194f6: f100 816c bmi.w 80197d2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x37a> + 80194fa: 4561 cmp r1, ip + 80194fc: f2c0 8169 blt.w 80197d2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x37a> + 8019500: 3301 adds r3, #1 + 8019502: f100 8166 bmi.w 80197d2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x37a> + 8019506: 429a cmp r2, r3 + 8019508: f2c0 8163 blt.w 80197d2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x37a> + 801950c: 9b07 ldr r3, [sp, #28] + 801950e: 9f0a ldr r7, [sp, #40] ; 0x28 + 8019510: 9318 str r3, [sp, #96] ; 0x60 + 8019512: 9b18 ldr r3, [sp, #96] ; 0x60 + 8019514: 2b00 cmp r3, #0 + 8019516: f340 8186 ble.w 8019826 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3ce> + 801951a: 9b36 ldr r3, [sp, #216] ; 0xd8 + 801951c: 142a asrs r2, r5, #16 + 801951e: ea4f 4026 mov.w r0, r6, asr #16 + 8019522: f3c5 3103 ubfx r1, r5, #12, #4 + 8019526: f3c6 3c03 ubfx ip, r6, #12, #4 + 801952a: e9d3 e302 ldrd lr, r3, [r3, #8] + 801952e: f100 81cb bmi.w 80198c8 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x470> + 8019532: f10e 38ff add.w r8, lr, #4294967295 + 8019536: 4542 cmp r2, r8 + 8019538: f280 81c6 bge.w 80198c8 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x470> + 801953c: 2800 cmp r0, #0 + 801953e: f2c0 81c3 blt.w 80198c8 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x470> + 8019542: f103 38ff add.w r8, r3, #4294967295 + 8019546: 4540 cmp r0, r8 + 8019548: f280 81be bge.w 80198c8 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x470> + 801954c: fa0f f38e sxth.w r3, lr + 8019550: fb00 2203 mla r2, r0, r3, r2 + 8019554: 9810 ldr r0, [sp, #64] ; 0x40 + 8019556: eb00 0882 add.w r8, r0, r2, lsl #2 + 801955a: f850 2022 ldr.w r2, [r0, r2, lsl #2] + 801955e: ea4f 6e12 mov.w lr, r2, lsr #24 + 8019562: 2900 cmp r1, #0 + 8019564: f000 81a6 beq.w 80198b4 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x45c> + 8019568: f8d8 0004 ldr.w r0, [r8, #4] + 801956c: 900c str r0, [sp, #48] ; 0x30 + 801956e: 0e00 lsrs r0, r0, #24 + 8019570: 9013 str r0, [sp, #76] ; 0x4c + 8019572: f1bc 0f00 cmp.w ip, #0 + 8019576: d00f beq.n 8019598 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x140> + 8019578: f103 4380 add.w r3, r3, #1073741824 ; 0x40000000 + 801957c: 3b01 subs r3, #1 + 801957e: 009b lsls r3, r3, #2 + 8019580: 3304 adds r3, #4 + 8019582: eb08 0003 add.w r0, r8, r3 + 8019586: f858 3003 ldr.w r3, [r8, r3] + 801958a: 9308 str r3, [sp, #32] + 801958c: 0e1b lsrs r3, r3, #24 + 801958e: 9311 str r3, [sp, #68] ; 0x44 + 8019590: 6843 ldr r3, [r0, #4] + 8019592: 930d str r3, [sp, #52] ; 0x34 + 8019594: 0e1b lsrs r3, r3, #24 + 8019596: 9314 str r3, [sp, #80] ; 0x50 + 8019598: b289 uxth r1, r1 + 801959a: 9c11 ldr r4, [sp, #68] ; 0x44 + 801959c: fa1f fc8c uxth.w ip, ip + 80195a0: 0108 lsls r0, r1, #4 + 80195a2: fb01 f90c mul.w r9, r1, ip + 80195a6: f5c0 7380 rsb r3, r0, #256 ; 0x100 + 80195aa: ebc9 1c0c rsb ip, r9, ip, lsl #4 + 80195ae: eba0 0809 sub.w r8, r0, r9 + 80195b2: 9813 ldr r0, [sp, #76] ; 0x4c + 80195b4: fa1f f18c uxth.w r1, ip + 80195b8: fa1f f888 uxth.w r8, r8 + 80195bc: 1a5b subs r3, r3, r1 + 80195be: fb08 f000 mul.w r0, r8, r0 + 80195c2: b29b uxth r3, r3 + 80195c4: fb03 000e mla r0, r3, lr, r0 + 80195c8: fb01 0004 mla r0, r1, r4, r0 + 80195cc: 9c14 ldr r4, [sp, #80] ; 0x50 + 80195ce: fb09 0004 mla r0, r9, r4, r0 + 80195d2: f3c0 2007 ubfx r0, r0, #8, #8 + 80195d6: 2800 cmp r0, #0 + 80195d8: f000 80f2 beq.w 80197c0 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x368> + 80195dc: f1be 0fff cmp.w lr, #255 ; 0xff + 80195e0: d01b beq.n 801961a <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1c2> + 80195e2: f002 1aff and.w sl, r2, #16711935 ; 0xff00ff + 80195e6: f402 427f and.w r2, r2, #65280 ; 0xff00 + 80195ea: fb0e fa0a mul.w sl, lr, sl + 80195ee: fb0e fe02 mul.w lr, lr, r2 + 80195f2: ea4f 221a mov.w r2, sl, lsr #8 + 80195f6: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 80195fa: f50e 7c80 add.w ip, lr, #256 ; 0x100 + 80195fe: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8019602: eb0c 2c1e add.w ip, ip, lr, lsr #8 + 8019606: 4452 add r2, sl + 8019608: ea4f 2c1c mov.w ip, ip, lsr #8 + 801960c: 0a12 lsrs r2, r2, #8 + 801960e: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 8019612: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8019616: ea42 020c orr.w r2, r2, ip + 801961a: 9c13 ldr r4, [sp, #76] ; 0x4c + 801961c: 2cff cmp r4, #255 ; 0xff + 801961e: d021 beq.n 8019664 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20c> + 8019620: 9c0c ldr r4, [sp, #48] ; 0x30 + 8019622: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 8019626: 9c13 ldr r4, [sp, #76] ; 0x4c + 8019628: fb04 fb0b mul.w fp, r4, fp + 801962c: 9c0c ldr r4, [sp, #48] ; 0x30 + 801962e: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8019632: 9c13 ldr r4, [sp, #76] ; 0x4c + 8019634: ea4f 2e1b mov.w lr, fp, lsr #8 + 8019638: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 801963c: fb04 fa0a mul.w sl, r4, sl + 8019640: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 8019644: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 8019648: 44de add lr, fp + 801964a: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 801964e: ea4f 2e1e mov.w lr, lr, lsr #8 + 8019652: ea4f 2a1a mov.w sl, sl, lsr #8 + 8019656: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801965a: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801965e: ea4e 040a orr.w r4, lr, sl + 8019662: 940c str r4, [sp, #48] ; 0x30 + 8019664: 9c11 ldr r4, [sp, #68] ; 0x44 + 8019666: 2cff cmp r4, #255 ; 0xff + 8019668: d021 beq.n 80196ae <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x256> + 801966a: 9c08 ldr r4, [sp, #32] + 801966c: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 8019670: 9c11 ldr r4, [sp, #68] ; 0x44 + 8019672: fb04 fb0b mul.w fp, r4, fp + 8019676: 9c08 ldr r4, [sp, #32] + 8019678: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 801967c: 9c11 ldr r4, [sp, #68] ; 0x44 + 801967e: ea4f 2e1b mov.w lr, fp, lsr #8 + 8019682: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 8019686: fb04 fa0a mul.w sl, r4, sl + 801968a: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801968e: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 8019692: 44de add lr, fp + 8019694: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 8019698: ea4f 2e1e mov.w lr, lr, lsr #8 + 801969c: ea4f 2a1a mov.w sl, sl, lsr #8 + 80196a0: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80196a4: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80196a8: ea4e 040a orr.w r4, lr, sl + 80196ac: 9408 str r4, [sp, #32] + 80196ae: 9c14 ldr r4, [sp, #80] ; 0x50 + 80196b0: 2cff cmp r4, #255 ; 0xff + 80196b2: d021 beq.n 80196f8 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2a0> + 80196b4: 9c0d ldr r4, [sp, #52] ; 0x34 + 80196b6: f004 1bff and.w fp, r4, #16711935 ; 0xff00ff + 80196ba: 9c14 ldr r4, [sp, #80] ; 0x50 + 80196bc: fb04 fb0b mul.w fp, r4, fp + 80196c0: 9c0d ldr r4, [sp, #52] ; 0x34 + 80196c2: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 80196c6: 9c14 ldr r4, [sp, #80] ; 0x50 + 80196c8: ea4f 2e1b mov.w lr, fp, lsr #8 + 80196cc: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 80196d0: fb04 fa0a mul.w sl, r4, sl + 80196d4: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80196d8: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 80196dc: 44de add lr, fp + 80196de: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 80196e2: ea4f 2e1e mov.w lr, lr, lsr #8 + 80196e6: ea4f 2a1a mov.w sl, sl, lsr #8 + 80196ea: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 80196ee: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 80196f2: ea4e 040a orr.w r4, lr, sl + 80196f6: 940d str r4, [sp, #52] ; 0x34 + 80196f8: 9c0c ldr r4, [sp, #48] ; 0x30 + 80196fa: f002 1eff and.w lr, r2, #16711935 ; 0xff00ff + 80196fe: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8019702: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8019706: 9c08 ldr r4, [sp, #32] + 8019708: fb08 fc0c mul.w ip, r8, ip + 801970c: fb03 cc0e mla ip, r3, lr, ip + 8019710: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 8019714: 9c0d ldr r4, [sp, #52] ; 0x34 + 8019716: fb01 cc0e mla ip, r1, lr, ip + 801971a: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801971e: 9c0c ldr r4, [sp, #48] ; 0x30 + 8019720: fb09 cc0e mla ip, r9, lr, ip + 8019724: f404 4e7f and.w lr, r4, #65280 ; 0xff00 + 8019728: fb08 f80e mul.w r8, r8, lr + 801972c: ea4f 2c1c mov.w ip, ip, lsr #8 + 8019730: fb03 8202 mla r2, r3, r2, r8 + 8019734: 9b08 ldr r3, [sp, #32] + 8019736: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 801973a: f403 4a7f and.w sl, r3, #65280 ; 0xff00 + 801973e: 9b0d ldr r3, [sp, #52] ; 0x34 + 8019740: fb01 220a mla r2, r1, sl, r2 + 8019744: f403 417f and.w r1, r3, #65280 ; 0xff00 + 8019748: 9b0b ldr r3, [sp, #44] ; 0x2c + 801974a: fb09 2901 mla r9, r9, r1, r2 + 801974e: 990b ldr r1, [sp, #44] ; 0x2c + 8019750: 4343 muls r3, r0 + 8019752: ea4f 2919 mov.w r9, r9, lsr #8 + 8019756: 1c58 adds r0, r3, #1 + 8019758: f409 497f and.w r9, r9, #65280 ; 0xff00 + 801975c: eb00 2013 add.w r0, r0, r3, lsr #8 + 8019760: 783b ldrb r3, [r7, #0] + 8019762: ea4c 0c09 orr.w ip, ip, r9 + 8019766: ea6f 2010 mvn.w r0, r0, lsr #8 + 801976a: fa5f f28c uxtb.w r2, ip + 801976e: b2c0 uxtb r0, r0 + 8019770: fb12 f201 smulbb r2, r2, r1 + 8019774: fb03 2300 mla r3, r3, r0, r2 + 8019778: b29b uxth r3, r3 + 801977a: 1c5a adds r2, r3, #1 + 801977c: eb02 2313 add.w r3, r2, r3, lsr #8 + 8019780: 787a ldrb r2, [r7, #1] + 8019782: fb12 f200 smulbb r2, r2, r0 + 8019786: 121b asrs r3, r3, #8 + 8019788: 703b strb r3, [r7, #0] + 801978a: f3cc 2307 ubfx r3, ip, #8, #8 + 801978e: ea4f 4c1c mov.w ip, ip, lsr #16 + 8019792: fb03 2301 mla r3, r3, r1, r2 + 8019796: b29b uxth r3, r3 + 8019798: 1c5a adds r2, r3, #1 + 801979a: eb02 2313 add.w r3, r2, r3, lsr #8 + 801979e: 121b asrs r3, r3, #8 + 80197a0: 707b strb r3, [r7, #1] + 80197a2: 78bb ldrb r3, [r7, #2] + 80197a4: fb13 f000 smulbb r0, r3, r0 + 80197a8: fb0c 0c01 mla ip, ip, r1, r0 + 80197ac: fa1f fc8c uxth.w ip, ip + 80197b0: f10c 0301 add.w r3, ip, #1 + 80197b4: eb03 2c1c add.w ip, r3, ip, lsr #8 + 80197b8: ea4f 2c2c mov.w ip, ip, asr #8 + 80197bc: f887 c002 strb.w ip, [r7, #2] + 80197c0: 9b31 ldr r3, [sp, #196] ; 0xc4 + 80197c2: 3703 adds r7, #3 + 80197c4: 441d add r5, r3 + 80197c6: 9b32 ldr r3, [sp, #200] ; 0xc8 + 80197c8: 441e add r6, r3 + 80197ca: 9b18 ldr r3, [sp, #96] ; 0x60 + 80197cc: 3b01 subs r3, #1 + 80197ce: 9318 str r3, [sp, #96] ; 0x60 + 80197d0: e69f b.n 8019512 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 80197d2: 9b31 ldr r3, [sp, #196] ; 0xc4 + 80197d4: 441d add r5, r3 + 80197d6: 9b32 ldr r3, [sp, #200] ; 0xc8 + 80197d8: 441e add r6, r3 + 80197da: 9b07 ldr r3, [sp, #28] + 80197dc: 3b01 subs r3, #1 + 80197de: 9307 str r3, [sp, #28] + 80197e0: 9b0a ldr r3, [sp, #40] ; 0x28 + 80197e2: 3303 adds r3, #3 + 80197e4: 930a str r3, [sp, #40] ; 0x28 + 80197e6: e674 b.n 80194d2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7a> + 80197e8: d025 beq.n 8019836 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3de> + 80197ea: 9b07 ldr r3, [sp, #28] + 80197ec: 9831 ldr r0, [sp, #196] ; 0xc4 + 80197ee: 3b01 subs r3, #1 + 80197f0: fb00 5003 mla r0, r0, r3, r5 + 80197f4: 1400 asrs r0, r0, #16 + 80197f6: f53f ae89 bmi.w 801950c <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 80197fa: 3901 subs r1, #1 + 80197fc: 4288 cmp r0, r1 + 80197fe: f6bf ae85 bge.w 801950c <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 8019802: 9932 ldr r1, [sp, #200] ; 0xc8 + 8019804: fb01 6303 mla r3, r1, r3, r6 + 8019808: 141b asrs r3, r3, #16 + 801980a: f53f ae7f bmi.w 801950c <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 801980e: 3a01 subs r2, #1 + 8019810: 4293 cmp r3, r2 + 8019812: f6bf ae7b bge.w 801950c <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb4> + 8019816: 9b0a ldr r3, [sp, #40] ; 0x28 + 8019818: f8dd b01c ldr.w fp, [sp, #28] + 801981c: f103 0e03 add.w lr, r3, #3 + 8019820: f1bb 0f00 cmp.w fp, #0 + 8019824: dc6e bgt.n 8019904 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4ac> + 8019826: 9b07 ldr r3, [sp, #28] + 8019828: ea23 74e3 bic.w r4, r3, r3, asr #31 + 801982c: 9b0a ldr r3, [sp, #40] ; 0x28 + 801982e: eb04 0444 add.w r4, r4, r4, lsl #1 + 8019832: 4423 add r3, r4 + 8019834: 930a str r3, [sp, #40] ; 0x28 + 8019836: 9b17 ldr r3, [sp, #92] ; 0x5c + 8019838: 2b00 cmp r3, #0 + 801983a: f340 81ab ble.w 8019b94 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x73c> + 801983e: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 8019842: 9b2e ldr r3, [sp, #184] ; 0xb8 + 8019844: ee3a aa2b vadd.f32 s20, s20, s23 + 8019848: ee79 9a8b vadd.f32 s19, s19, s22 + 801984c: eef0 6a48 vmov.f32 s13, s16 + 8019850: eec7 7a0a vdiv.f32 s15, s14, s20 + 8019854: ee39 9a2a vadd.f32 s18, s18, s21 + 8019858: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801985c: ee16 5a90 vmov r5, s13 + 8019860: eef0 6a68 vmov.f32 s13, s17 + 8019864: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 8019868: ee16 6a90 vmov r6, s13 + 801986c: ee29 7aa7 vmul.f32 s14, s19, s15 + 8019870: ee69 7a27 vmul.f32 s15, s18, s15 + 8019874: ee37 8a48 vsub.f32 s16, s14, s16 + 8019878: ee77 8ae8 vsub.f32 s17, s15, s17 + 801987c: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 8019880: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 8019884: ee18 2a10 vmov r2, s16 + 8019888: eeb0 8a47 vmov.f32 s16, s14 + 801988c: fb92 f3f3 sdiv r3, r2, r3 + 8019890: ee18 2a90 vmov r2, s17 + 8019894: 9331 str r3, [sp, #196] ; 0xc4 + 8019896: 9b2e ldr r3, [sp, #184] ; 0xb8 + 8019898: eef0 8a67 vmov.f32 s17, s15 + 801989c: fb92 f3f3 sdiv r3, r2, r3 + 80198a0: 9332 str r3, [sp, #200] ; 0xc8 + 80198a2: 9b17 ldr r3, [sp, #92] ; 0x5c + 80198a4: 9a19 ldr r2, [sp, #100] ; 0x64 + 80198a6: 3b01 subs r3, #1 + 80198a8: 9317 str r3, [sp, #92] ; 0x5c + 80198aa: 9b2e ldr r3, [sp, #184] ; 0xb8 + 80198ac: bf08 it eq + 80198ae: 4613 moveq r3, r2 + 80198b0: 9307 str r3, [sp, #28] + 80198b2: e600 b.n 80194b6 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5e> + 80198b4: f1bc 0f00 cmp.w ip, #0 + 80198b8: f43f ae6e beq.w 8019598 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x140> + 80198bc: f858 3023 ldr.w r3, [r8, r3, lsl #2] + 80198c0: 9308 str r3, [sp, #32] + 80198c2: 0e1b lsrs r3, r3, #24 + 80198c4: 9311 str r3, [sp, #68] ; 0x44 + 80198c6: e667 b.n 8019598 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x140> + 80198c8: f112 0801 adds.w r8, r2, #1 + 80198cc: f53f af78 bmi.w 80197c0 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x368> + 80198d0: 45c6 cmp lr, r8 + 80198d2: f6ff af75 blt.w 80197c0 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x368> + 80198d6: f110 0801 adds.w r8, r0, #1 + 80198da: f53f af71 bmi.w 80197c0 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x368> + 80198de: 4543 cmp r3, r8 + 80198e0: f6ff af6e blt.w 80197c0 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x368> + 80198e4: 9c1a ldr r4, [sp, #104] ; 0x68 + 80198e6: b21b sxth r3, r3 + 80198e8: 9201 str r2, [sp, #4] + 80198ea: 9300 str r3, [sp, #0] + 80198ec: fa0f f38e sxth.w r3, lr + 80198f0: 9a10 ldr r2, [sp, #64] ; 0x40 + 80198f2: e9cd 0102 strd r0, r1, [sp, #8] + 80198f6: e9cd c404 strd ip, r4, [sp, #16] + 80198fa: 4639 mov r1, r7 + 80198fc: 981b ldr r0, [sp, #108] ; 0x6c + 80198fe: f7ff fc53 bl 80191a8 <_ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh> + 8019902: e75d b.n 80197c0 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x368> + 8019904: 9b36 ldr r3, [sp, #216] ; 0xd8 + 8019906: 142f asrs r7, r5, #16 + 8019908: 9c10 ldr r4, [sp, #64] ; 0x40 + 801990a: f3c5 3103 ubfx r1, r5, #12, #4 + 801990e: f9b3 2008 ldrsh.w r2, [r3, #8] + 8019912: 1433 asrs r3, r6, #16 + 8019914: f3c6 3003 ubfx r0, r6, #12, #4 + 8019918: fb02 7303 mla r3, r2, r3, r7 + 801991c: eb04 0783 add.w r7, r4, r3, lsl #2 + 8019920: f854 3023 ldr.w r3, [r4, r3, lsl #2] + 8019924: ea4f 6c13 mov.w ip, r3, lsr #24 + 8019928: 2900 cmp r1, #0 + 801992a: f000 812a beq.w 8019b82 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x72a> + 801992e: 687c ldr r4, [r7, #4] + 8019930: 940e str r4, [sp, #56] ; 0x38 + 8019932: 0e24 lsrs r4, r4, #24 + 8019934: 9415 str r4, [sp, #84] ; 0x54 + 8019936: b178 cbz r0, 8019958 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x500> + 8019938: f102 4280 add.w r2, r2, #1073741824 ; 0x40000000 + 801993c: 3a01 subs r2, #1 + 801993e: 0092 lsls r2, r2, #2 + 8019940: 3204 adds r2, #4 + 8019942: eb07 0802 add.w r8, r7, r2 + 8019946: 58ba ldr r2, [r7, r2] + 8019948: 9209 str r2, [sp, #36] ; 0x24 + 801994a: 0e12 lsrs r2, r2, #24 + 801994c: 9212 str r2, [sp, #72] ; 0x48 + 801994e: f8d8 2004 ldr.w r2, [r8, #4] + 8019952: 920f str r2, [sp, #60] ; 0x3c + 8019954: 0e12 lsrs r2, r2, #24 + 8019956: 9216 str r2, [sp, #88] ; 0x58 + 8019958: b289 uxth r1, r1 + 801995a: 9c12 ldr r4, [sp, #72] ; 0x48 + 801995c: b280 uxth r0, r0 + 801995e: fb01 f900 mul.w r9, r1, r0 + 8019962: 0109 lsls r1, r1, #4 + 8019964: ebc9 1000 rsb r0, r9, r0, lsl #4 + 8019968: eba1 0809 sub.w r8, r1, r9 + 801996c: f5c1 7280 rsb r2, r1, #256 ; 0x100 + 8019970: 9915 ldr r1, [sp, #84] ; 0x54 + 8019972: b280 uxth r0, r0 + 8019974: fa1f f888 uxth.w r8, r8 + 8019978: 1a12 subs r2, r2, r0 + 801997a: fb08 f101 mul.w r1, r8, r1 + 801997e: b292 uxth r2, r2 + 8019980: fb02 110c mla r1, r2, ip, r1 + 8019984: fb00 1104 mla r1, r0, r4, r1 + 8019988: 9c16 ldr r4, [sp, #88] ; 0x58 + 801998a: fb09 1104 mla r1, r9, r4, r1 + 801998e: f3c1 2107 ubfx r1, r1, #8, #8 + 8019992: 2900 cmp r1, #0 + 8019994: f000 80ec beq.w 8019b70 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x718> + 8019998: f1bc 0fff cmp.w ip, #255 ; 0xff + 801999c: d019 beq.n 80199d2 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x57a> + 801999e: f003 1aff and.w sl, r3, #16711935 ; 0xff00ff + 80199a2: f403 437f and.w r3, r3, #65280 ; 0xff00 + 80199a6: fb0c fa0a mul.w sl, ip, sl + 80199aa: fb0c fc03 mul.w ip, ip, r3 + 80199ae: ea4f 231a mov.w r3, sl, lsr #8 + 80199b2: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 80199b6: f50c 7780 add.w r7, ip, #256 ; 0x100 + 80199ba: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 80199be: eb07 271c add.w r7, r7, ip, lsr #8 + 80199c2: 4453 add r3, sl + 80199c4: 0a3f lsrs r7, r7, #8 + 80199c6: 0a1b lsrs r3, r3, #8 + 80199c8: f407 477f and.w r7, r7, #65280 ; 0xff00 + 80199cc: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 80199d0: 433b orrs r3, r7 + 80199d2: 9c15 ldr r4, [sp, #84] ; 0x54 + 80199d4: 2cff cmp r4, #255 ; 0xff + 80199d6: d020 beq.n 8019a1a <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5c2> + 80199d8: 9c0e ldr r4, [sp, #56] ; 0x38 + 80199da: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 80199de: 9c15 ldr r4, [sp, #84] ; 0x54 + 80199e0: 4367 muls r7, r4 + 80199e2: 9c0e ldr r4, [sp, #56] ; 0x38 + 80199e4: ea4f 2c17 mov.w ip, r7, lsr #8 + 80199e8: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 80199ec: 9c15 ldr r4, [sp, #84] ; 0x54 + 80199ee: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 80199f2: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 80199f6: fb04 fa0a mul.w sl, r4, sl + 80199fa: 44bc add ip, r7 + 80199fc: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8019a00: ea4f 2c1c mov.w ip, ip, lsr #8 + 8019a04: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8019a08: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8019a0c: ea4f 2a1a mov.w sl, sl, lsr #8 + 8019a10: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8019a14: ea4c 040a orr.w r4, ip, sl + 8019a18: 940e str r4, [sp, #56] ; 0x38 + 8019a1a: 9c12 ldr r4, [sp, #72] ; 0x48 + 8019a1c: 2cff cmp r4, #255 ; 0xff + 8019a1e: d020 beq.n 8019a62 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x60a> + 8019a20: 9c09 ldr r4, [sp, #36] ; 0x24 + 8019a22: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8019a26: 9c12 ldr r4, [sp, #72] ; 0x48 + 8019a28: 4367 muls r7, r4 + 8019a2a: 9c09 ldr r4, [sp, #36] ; 0x24 + 8019a2c: ea4f 2c17 mov.w ip, r7, lsr #8 + 8019a30: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8019a34: 9c12 ldr r4, [sp, #72] ; 0x48 + 8019a36: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8019a3a: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8019a3e: fb04 fa0a mul.w sl, r4, sl + 8019a42: 44bc add ip, r7 + 8019a44: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8019a48: ea4f 2c1c mov.w ip, ip, lsr #8 + 8019a4c: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8019a50: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8019a54: ea4f 2a1a mov.w sl, sl, lsr #8 + 8019a58: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8019a5c: ea4c 040a orr.w r4, ip, sl + 8019a60: 9409 str r4, [sp, #36] ; 0x24 + 8019a62: 9c16 ldr r4, [sp, #88] ; 0x58 + 8019a64: 2cff cmp r4, #255 ; 0xff + 8019a66: d020 beq.n 8019aaa <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x652> + 8019a68: 9c0f ldr r4, [sp, #60] ; 0x3c + 8019a6a: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8019a6e: 9c16 ldr r4, [sp, #88] ; 0x58 + 8019a70: 4367 muls r7, r4 + 8019a72: 9c0f ldr r4, [sp, #60] ; 0x3c + 8019a74: ea4f 2c17 mov.w ip, r7, lsr #8 + 8019a78: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 8019a7c: 9c16 ldr r4, [sp, #88] ; 0x58 + 8019a7e: f107 1701 add.w r7, r7, #65537 ; 0x10001 + 8019a82: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8019a86: fb04 fa0a mul.w sl, r4, sl + 8019a8a: 44bc add ip, r7 + 8019a8c: f50a 7780 add.w r7, sl, #256 ; 0x100 + 8019a90: ea4f 2c1c mov.w ip, ip, lsr #8 + 8019a94: eb07 2a1a add.w sl, r7, sl, lsr #8 + 8019a98: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 8019a9c: ea4f 2a1a mov.w sl, sl, lsr #8 + 8019aa0: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8019aa4: ea4c 040a orr.w r4, ip, sl + 8019aa8: 940f str r4, [sp, #60] ; 0x3c + 8019aaa: 9c0e ldr r4, [sp, #56] ; 0x38 + 8019aac: f003 1cff and.w ip, r3, #16711935 ; 0xff00ff + 8019ab0: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8019ab4: f004 17ff and.w r7, r4, #16711935 ; 0xff00ff + 8019ab8: 9c09 ldr r4, [sp, #36] ; 0x24 + 8019aba: fb08 f707 mul.w r7, r8, r7 + 8019abe: fb02 770c mla r7, r2, ip, r7 + 8019ac2: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8019ac6: 9c0f ldr r4, [sp, #60] ; 0x3c + 8019ac8: fb00 770c mla r7, r0, ip, r7 + 8019acc: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8019ad0: 9c0e ldr r4, [sp, #56] ; 0x38 + 8019ad2: fb09 770c mla r7, r9, ip, r7 + 8019ad6: f404 4c7f and.w ip, r4, #65280 ; 0xff00 + 8019ada: fb08 f80c mul.w r8, r8, ip + 8019ade: 0a3f lsrs r7, r7, #8 + 8019ae0: fb02 8303 mla r3, r2, r3, r8 + 8019ae4: 9a09 ldr r2, [sp, #36] ; 0x24 + 8019ae6: f007 17ff and.w r7, r7, #16711935 ; 0xff00ff + 8019aea: f402 4a7f and.w sl, r2, #65280 ; 0xff00 + 8019aee: 9a0f ldr r2, [sp, #60] ; 0x3c + 8019af0: fb00 330a mla r3, r0, sl, r3 + 8019af4: f402 4c7f and.w ip, r2, #65280 ; 0xff00 + 8019af8: 980b ldr r0, [sp, #44] ; 0x2c + 8019afa: fb09 3c0c mla ip, r9, ip, r3 + 8019afe: 9b0b ldr r3, [sp, #44] ; 0x2c + 8019b00: ea4f 2c1c mov.w ip, ip, lsr #8 + 8019b04: 434b muls r3, r1 + 8019b06: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 8019b0a: 1c59 adds r1, r3, #1 + 8019b0c: ea47 070c orr.w r7, r7, ip + 8019b10: eb01 2113 add.w r1, r1, r3, lsr #8 + 8019b14: f81e 3c03 ldrb.w r3, [lr, #-3] + 8019b18: b2fa uxtb r2, r7 + 8019b1a: ea6f 2111 mvn.w r1, r1, lsr #8 + 8019b1e: fb12 f200 smulbb r2, r2, r0 + 8019b22: b2c9 uxtb r1, r1 + 8019b24: fb03 2301 mla r3, r3, r1, r2 + 8019b28: b29b uxth r3, r3 + 8019b2a: 1c5a adds r2, r3, #1 + 8019b2c: eb02 2313 add.w r3, r2, r3, lsr #8 + 8019b30: f81e 2c02 ldrb.w r2, [lr, #-2] + 8019b34: fb12 f201 smulbb r2, r2, r1 + 8019b38: 121b asrs r3, r3, #8 + 8019b3a: f80e 3c03 strb.w r3, [lr, #-3] + 8019b3e: f3c7 2307 ubfx r3, r7, #8, #8 + 8019b42: 0c3f lsrs r7, r7, #16 + 8019b44: fb03 2300 mla r3, r3, r0, r2 + 8019b48: b29b uxth r3, r3 + 8019b4a: 1c5a adds r2, r3, #1 + 8019b4c: eb02 2313 add.w r3, r2, r3, lsr #8 + 8019b50: 121b asrs r3, r3, #8 + 8019b52: f80e 3c02 strb.w r3, [lr, #-2] + 8019b56: f81e 3c01 ldrb.w r3, [lr, #-1] + 8019b5a: fb13 f101 smulbb r1, r3, r1 + 8019b5e: fb07 1700 mla r7, r7, r0, r1 + 8019b62: b2bf uxth r7, r7 + 8019b64: 1c79 adds r1, r7, #1 + 8019b66: eb01 2717 add.w r7, r1, r7, lsr #8 + 8019b6a: 123f asrs r7, r7, #8 + 8019b6c: f80e 7c01 strb.w r7, [lr, #-1] + 8019b70: 9b31 ldr r3, [sp, #196] ; 0xc4 + 8019b72: f10e 0e03 add.w lr, lr, #3 + 8019b76: f10b 3bff add.w fp, fp, #4294967295 + 8019b7a: 441d add r5, r3 + 8019b7c: 9b32 ldr r3, [sp, #200] ; 0xc8 + 8019b7e: 441e add r6, r3 + 8019b80: e64e b.n 8019820 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3c8> + 8019b82: 2800 cmp r0, #0 + 8019b84: f43f aee8 beq.w 8019958 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x500> + 8019b88: f857 2022 ldr.w r2, [r7, r2, lsl #2] + 8019b8c: 9209 str r2, [sp, #36] ; 0x24 + 8019b8e: 0e12 lsrs r2, r2, #24 + 8019b90: 9212 str r2, [sp, #72] ; 0x48 + 8019b92: e6e1 b.n 8019958 <_ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x500> + 8019b94: b01d add sp, #116 ; 0x74 + 8019b96: ecbd 8b08 vpop {d8-d11} + 8019b9a: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + ... + +08019ba0 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh>: + 8019ba0: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8019ba4: e9dd 540d ldrd r5, r4, [sp, #52] ; 0x34 + 8019ba8: f9bd e030 ldrsh.w lr, [sp, #48] ; 0x30 + 8019bac: fb04 5603 mla r6, r4, r3, r5 + 8019bb0: 2c00 cmp r4, #0 + 8019bb2: f89d 003c ldrb.w r0, [sp, #60] ; 0x3c + 8019bb6: f89d 7040 ldrb.w r7, [sp, #64] ; 0x40 + 8019bba: eb02 0c86 add.w ip, r2, r6, lsl #2 + 8019bbe: db36 blt.n 8019c2e <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x8e> + 8019bc0: 45a6 cmp lr, r4 + 8019bc2: dd34 ble.n 8019c2e <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x8e> + 8019bc4: 2d00 cmp r5, #0 + 8019bc6: db30 blt.n 8019c2a <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x8a> + 8019bc8: 42ab cmp r3, r5 + 8019bca: dd2e ble.n 8019c2a <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x8a> + 8019bcc: f852 2026 ldr.w r2, [r2, r6, lsl #2] + 8019bd0: 1c6e adds r6, r5, #1 + 8019bd2: d42f bmi.n 8019c34 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x94> + 8019bd4: 42b3 cmp r3, r6 + 8019bd6: dd2d ble.n 8019c34 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x94> + 8019bd8: b370 cbz r0, 8019c38 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x98> + 8019bda: f8dc 6004 ldr.w r6, [ip, #4] + 8019bde: 3401 adds r4, #1 + 8019be0: d42e bmi.n 8019c40 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xa0> + 8019be2: 45a6 cmp lr, r4 + 8019be4: dd2c ble.n 8019c40 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xa0> + 8019be6: b377 cbz r7, 8019c46 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xa6> + 8019be8: 2d00 cmp r5, #0 + 8019bea: db27 blt.n 8019c3c <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x9c> + 8019bec: 42ab cmp r3, r5 + 8019bee: dd25 ble.n 8019c3c <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x9c> + 8019bf0: f85c 4023 ldr.w r4, [ip, r3, lsl #2] + 8019bf4: 3501 adds r5, #1 + 8019bf6: d429 bmi.n 8019c4c <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xac> + 8019bf8: 42ab cmp r3, r5 + 8019bfa: dd27 ble.n 8019c4c <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xac> + 8019bfc: b340 cbz r0, 8019c50 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xb0> + 8019bfe: 3301 adds r3, #1 + 8019c00: f85c 3023 ldr.w r3, [ip, r3, lsl #2] + 8019c04: 280f cmp r0, #15 + 8019c06: ea4f 6b12 mov.w fp, r2, lsr #24 + 8019c0a: ea4f 6a16 mov.w sl, r6, lsr #24 + 8019c0e: ea4f 6914 mov.w r9, r4, lsr #24 + 8019c12: ea4f 6813 mov.w r8, r3, lsr #24 + 8019c16: d801 bhi.n 8019c1c <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x7c> + 8019c18: 2f0f cmp r7, #15 + 8019c1a: d91b bls.n 8019c54 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0xb4> + 8019c1c: 4b7e ldr r3, [pc, #504] ; (8019e18 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x278>) + 8019c1e: f240 115b movw r1, #347 ; 0x15b + 8019c22: 4a7e ldr r2, [pc, #504] ; (8019e1c <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x27c>) + 8019c24: 487e ldr r0, [pc, #504] ; (8019e20 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x280>) + 8019c26: f003 f899 bl 801cd5c <__assert_func> + 8019c2a: 2200 movs r2, #0 + 8019c2c: e7d0 b.n 8019bd0 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x30> + 8019c2e: 2600 movs r6, #0 + 8019c30: 4632 mov r2, r6 + 8019c32: e7d4 b.n 8019bde <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x3e> + 8019c34: 2600 movs r6, #0 + 8019c36: e7d2 b.n 8019bde <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x3e> + 8019c38: 4606 mov r6, r0 + 8019c3a: e7d0 b.n 8019bde <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x3e> + 8019c3c: 2400 movs r4, #0 + 8019c3e: e7d9 b.n 8019bf4 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x54> + 8019c40: 2300 movs r3, #0 + 8019c42: 461c mov r4, r3 + 8019c44: e7de b.n 8019c04 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x64> + 8019c46: 463b mov r3, r7 + 8019c48: 463c mov r4, r7 + 8019c4a: e7db b.n 8019c04 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x64> + 8019c4c: 2300 movs r3, #0 + 8019c4e: e7d9 b.n 8019c04 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x64> + 8019c50: 4603 mov r3, r0 + 8019c52: e7d7 b.n 8019c04 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x64> + 8019c54: b280 uxth r0, r0 + 8019c56: f1bb 0fff cmp.w fp, #255 ; 0xff + 8019c5a: b2bf uxth r7, r7 + 8019c5c: fb00 fe07 mul.w lr, r0, r7 + 8019c60: ea4f 1000 mov.w r0, r0, lsl #4 + 8019c64: ebce 1707 rsb r7, lr, r7, lsl #4 + 8019c68: eba0 0c0e sub.w ip, r0, lr + 8019c6c: f5c0 7080 rsb r0, r0, #256 ; 0x100 + 8019c70: b2bf uxth r7, r7 + 8019c72: fa1f fc8c uxth.w ip, ip + 8019c76: eba0 0507 sub.w r5, r0, r7 + 8019c7a: fb0c f00a mul.w r0, ip, sl + 8019c7e: b2ad uxth r5, r5 + 8019c80: fb05 000b mla r0, r5, fp, r0 + 8019c84: fb07 0009 mla r0, r7, r9, r0 + 8019c88: fb0e 0008 mla r0, lr, r8, r0 + 8019c8c: f3c0 2007 ubfx r0, r0, #8, #8 + 8019c90: 9001 str r0, [sp, #4] + 8019c92: d018 beq.n 8019cc6 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x126> + 8019c94: f002 10ff and.w r0, r2, #16711935 ; 0xff00ff + 8019c98: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8019c9c: fb0b f000 mul.w r0, fp, r0 + 8019ca0: fb0b fb02 mul.w fp, fp, r2 + 8019ca4: 0a02 lsrs r2, r0, #8 + 8019ca6: f100 1001 add.w r0, r0, #65537 ; 0x10001 + 8019caa: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8019cae: 4402 add r2, r0 + 8019cb0: f50b 7080 add.w r0, fp, #256 ; 0x100 + 8019cb4: eb00 201b add.w r0, r0, fp, lsr #8 + 8019cb8: 0a12 lsrs r2, r2, #8 + 8019cba: 0a00 lsrs r0, r0, #8 + 8019cbc: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8019cc0: f400 407f and.w r0, r0, #65280 ; 0xff00 + 8019cc4: 4302 orrs r2, r0 + 8019cc6: f1ba 0fff cmp.w sl, #255 ; 0xff + 8019cca: d01a beq.n 8019d02 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x162> + 8019ccc: f006 10ff and.w r0, r6, #16711935 ; 0xff00ff + 8019cd0: f406 467f and.w r6, r6, #65280 ; 0xff00 + 8019cd4: fb0a f000 mul.w r0, sl, r0 + 8019cd8: fb0a fa06 mul.w sl, sl, r6 + 8019cdc: 0a06 lsrs r6, r0, #8 + 8019cde: f100 1001 add.w r0, r0, #65537 ; 0x10001 + 8019ce2: f006 16ff and.w r6, r6, #16711935 ; 0xff00ff + 8019ce6: 4406 add r6, r0 + 8019ce8: f50a 7080 add.w r0, sl, #256 ; 0x100 + 8019cec: eb00 2a1a add.w sl, r0, sl, lsr #8 + 8019cf0: 0a36 lsrs r6, r6, #8 + 8019cf2: ea4f 2a1a mov.w sl, sl, lsr #8 + 8019cf6: f006 16ff and.w r6, r6, #16711935 ; 0xff00ff + 8019cfa: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 8019cfe: ea46 060a orr.w r6, r6, sl + 8019d02: f1b9 0fff cmp.w r9, #255 ; 0xff + 8019d06: d01b beq.n 8019d40 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x1a0> + 8019d08: f004 1aff and.w sl, r4, #16711935 ; 0xff00ff + 8019d0c: f404 447f and.w r4, r4, #65280 ; 0xff00 + 8019d10: fb09 fa0a mul.w sl, r9, sl + 8019d14: fb09 f004 mul.w r0, r9, r4 + 8019d18: ea4f 241a mov.w r4, sl, lsr #8 + 8019d1c: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 8019d20: f500 7980 add.w r9, r0, #256 ; 0x100 + 8019d24: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8019d28: eb09 2910 add.w r9, r9, r0, lsr #8 + 8019d2c: 4454 add r4, sl + 8019d2e: ea4f 2919 mov.w r9, r9, lsr #8 + 8019d32: 0a24 lsrs r4, r4, #8 + 8019d34: f409 497f and.w r9, r9, #65280 ; 0xff00 + 8019d38: f004 14ff and.w r4, r4, #16711935 ; 0xff00ff + 8019d3c: ea44 0409 orr.w r4, r4, r9 + 8019d40: f1b8 0fff cmp.w r8, #255 ; 0xff + 8019d44: d01b beq.n 8019d7e <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh+0x1de> + 8019d46: f003 19ff and.w r9, r3, #16711935 ; 0xff00ff + 8019d4a: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8019d4e: fb08 f909 mul.w r9, r8, r9 + 8019d52: fb08 f003 mul.w r0, r8, r3 + 8019d56: ea4f 2319 mov.w r3, r9, lsr #8 + 8019d5a: f109 1901 add.w r9, r9, #65537 ; 0x10001 + 8019d5e: f500 7880 add.w r8, r0, #256 ; 0x100 + 8019d62: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8019d66: eb08 2810 add.w r8, r8, r0, lsr #8 + 8019d6a: 444b add r3, r9 + 8019d6c: ea4f 2818 mov.w r8, r8, lsr #8 + 8019d70: 0a1b lsrs r3, r3, #8 + 8019d72: f408 487f and.w r8, r8, #65280 ; 0xff00 + 8019d76: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 8019d7a: ea43 0308 orr.w r3, r3, r8 + 8019d7e: f006 10ff and.w r0, r6, #16711935 ; 0xff00ff + 8019d82: f406 467f and.w r6, r6, #65280 ; 0xff00 + 8019d86: f002 18ff and.w r8, r2, #16711935 ; 0xff00ff + 8019d8a: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8019d8e: fb0c f000 mul.w r0, ip, r0 + 8019d92: fb0c f606 mul.w r6, ip, r6 + 8019d96: fb05 0808 mla r8, r5, r8, r0 + 8019d9a: f004 10ff and.w r0, r4, #16711935 ; 0xff00ff + 8019d9e: fb05 6502 mla r5, r5, r2, r6 + 8019da2: f404 447f and.w r4, r4, #65280 ; 0xff00 + 8019da6: fb07 8800 mla r8, r7, r0, r8 + 8019daa: f003 10ff and.w r0, r3, #16711935 ; 0xff00ff + 8019dae: fb07 5704 mla r7, r7, r4, r5 + 8019db2: f403 437f and.w r3, r3, #65280 ; 0xff00 + 8019db6: fb0e 8000 mla r0, lr, r0, r8 + 8019dba: 780a ldrb r2, [r1, #0] + 8019dbc: fb0e 7e03 mla lr, lr, r3, r7 + 8019dc0: 9b01 ldr r3, [sp, #4] + 8019dc2: 0a00 lsrs r0, r0, #8 + 8019dc4: ea4f 2e1e mov.w lr, lr, lsr #8 + 8019dc8: 43db mvns r3, r3 + 8019dca: f000 10ff and.w r0, r0, #16711935 ; 0xff00ff + 8019dce: b2db uxtb r3, r3 + 8019dd0: f40e 4e7f and.w lr, lr, #65280 ; 0xff00 + 8019dd4: ea40 0e0e orr.w lr, r0, lr + 8019dd8: fb02 f003 mul.w r0, r2, r3 + 8019ddc: 1c42 adds r2, r0, #1 + 8019dde: eb02 2210 add.w r2, r2, r0, lsr #8 + 8019de2: eb0e 2212 add.w r2, lr, r2, lsr #8 + 8019de6: 700a strb r2, [r1, #0] + 8019de8: 784a ldrb r2, [r1, #1] + 8019dea: 435a muls r2, r3 + 8019dec: 1c50 adds r0, r2, #1 + 8019dee: eb00 2012 add.w r0, r0, r2, lsr #8 + 8019df2: ea4f 221e mov.w r2, lr, lsr #8 + 8019df6: ea4f 4e1e mov.w lr, lr, lsr #16 + 8019dfa: eb02 2210 add.w r2, r2, r0, lsr #8 + 8019dfe: 704a strb r2, [r1, #1] + 8019e00: 788a ldrb r2, [r1, #2] + 8019e02: 4353 muls r3, r2 + 8019e04: 1c5a adds r2, r3, #1 + 8019e06: eb02 2313 add.w r3, r2, r3, lsr #8 + 8019e0a: eb0e 2e13 add.w lr, lr, r3, lsr #8 + 8019e0e: f881 e002 strb.w lr, [r1, #2] + 8019e12: b003 add sp, #12 + 8019e14: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 8019e18: 0802145d .word 0x0802145d + 8019e1c: 08021872 .word 0x08021872 + 8019e20: 0802142a .word 0x0802142a + +08019e24 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 8019e24: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 8019e28: ed2d 8b08 vpush {d8-d11} + 8019e2c: b099 sub sp, #100 ; 0x64 + 8019e2e: eeb0 aa40 vmov.f32 s20, s0 + 8019e32: eef0 9a60 vmov.f32 s19, s1 + 8019e36: 9017 str r0, [sp, #92] ; 0x5c + 8019e38: eeb0 9a41 vmov.f32 s18, s2 + 8019e3c: 9306 str r3, [sp, #24] + 8019e3e: eeb0 8a62 vmov.f32 s16, s5 + 8019e42: eef0 8a43 vmov.f32 s17, s6 + 8019e46: eef0 ba44 vmov.f32 s23, s8 + 8019e4a: eeb0 ba64 vmov.f32 s22, s9 + 8019e4e: eef0 aa45 vmov.f32 s21, s10 + 8019e52: e9cd 1215 strd r1, r2, [sp, #84] ; 0x54 + 8019e56: 9a2f ldr r2, [sp, #188] ; 0xbc + 8019e58: e9dd 1330 ldrd r1, r3, [sp, #192] ; 0xc0 + 8019e5c: 6850 ldr r0, [r2, #4] + 8019e5e: 6812 ldr r2, [r2, #0] + 8019e60: fb00 1303 mla r3, r0, r3, r1 + 8019e64: eb03 0343 add.w r3, r3, r3, lsl #1 + 8019e68: 18d3 adds r3, r2, r3 + 8019e6a: 9309 str r3, [sp, #36] ; 0x24 + 8019e6c: 9b32 ldr r3, [sp, #200] ; 0xc8 + 8019e6e: e9dd 562b ldrd r5, r6, [sp, #172] ; 0xac + 8019e72: 681b ldr r3, [r3, #0] + 8019e74: 930e str r3, [sp, #56] ; 0x38 + 8019e76: 9b15 ldr r3, [sp, #84] ; 0x54 + 8019e78: 2b00 cmp r3, #0 + 8019e7a: dc03 bgt.n 8019e84 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x60> + 8019e7c: 9b16 ldr r3, [sp, #88] ; 0x58 + 8019e7e: 2b00 cmp r3, #0 + 8019e80: f340 8360 ble.w 801a544 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x720> + 8019e84: 9b32 ldr r3, [sp, #200] ; 0xc8 + 8019e86: f9b3 1008 ldrsh.w r1, [r3, #8] + 8019e8a: f9b3 200c ldrsh.w r2, [r3, #12] + 8019e8e: 1e48 subs r0, r1, #1 + 8019e90: 1e57 subs r7, r2, #1 + 8019e92: 9b06 ldr r3, [sp, #24] + 8019e94: 2b00 cmp r3, #0 + 8019e96: f340 817b ble.w 801a190 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36c> + 8019e9a: ea5f 4c25 movs.w ip, r5, asr #16 + 8019e9e: ea4f 4326 mov.w r3, r6, asr #16 + 8019ea2: d406 bmi.n 8019eb2 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 8019ea4: 4584 cmp ip, r0 + 8019ea6: da04 bge.n 8019eb2 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 8019ea8: 2b00 cmp r3, #0 + 8019eaa: db02 blt.n 8019eb2 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x8e> + 8019eac: 42bb cmp r3, r7 + 8019eae: f2c0 8170 blt.w 801a192 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x36e> + 8019eb2: f11c 0c01 adds.w ip, ip, #1 + 8019eb6: f100 8160 bmi.w 801a17a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x356> + 8019eba: 4561 cmp r1, ip + 8019ebc: f2c0 815d blt.w 801a17a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x356> + 8019ec0: 3301 adds r3, #1 + 8019ec2: f100 815a bmi.w 801a17a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x356> + 8019ec6: 429a cmp r2, r3 + 8019ec8: f2c0 8157 blt.w 801a17a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x356> + 8019ecc: f8dd 8018 ldr.w r8, [sp, #24] + 8019ed0: 9f09 ldr r7, [sp, #36] ; 0x24 + 8019ed2: f1b8 0f00 cmp.w r8, #0 + 8019ed6: f340 8179 ble.w 801a1cc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3a8> + 8019eda: 9a32 ldr r2, [sp, #200] ; 0xc8 + 8019edc: ea4f 4c26 mov.w ip, r6, asr #16 + 8019ee0: 9b32 ldr r3, [sp, #200] ; 0xc8 + 8019ee2: f3c5 3103 ubfx r1, r5, #12, #4 + 8019ee6: f8d2 e00c ldr.w lr, [r2, #12] + 8019eea: 142a asrs r2, r5, #16 + 8019eec: f3c6 3003 ubfx r0, r6, #12, #4 + 8019ef0: 689b ldr r3, [r3, #8] + 8019ef2: f100 81be bmi.w 801a272 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8019ef6: f103 39ff add.w r9, r3, #4294967295 + 8019efa: 454a cmp r2, r9 + 8019efc: f280 81b9 bge.w 801a272 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8019f00: f1bc 0f00 cmp.w ip, #0 + 8019f04: f2c0 81b5 blt.w 801a272 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8019f08: f10e 39ff add.w r9, lr, #4294967295 + 8019f0c: 45cc cmp ip, r9 + 8019f0e: f280 81b0 bge.w 801a272 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x44e> + 8019f12: b21b sxth r3, r3 + 8019f14: 9c0e ldr r4, [sp, #56] ; 0x38 + 8019f16: fb0c 2203 mla r2, ip, r3, r2 + 8019f1a: eb04 0982 add.w r9, r4, r2, lsl #2 + 8019f1e: f854 2022 ldr.w r2, [r4, r2, lsl #2] + 8019f22: ea4f 6e12 mov.w lr, r2, lsr #24 + 8019f26: 2900 cmp r1, #0 + 8019f28: f000 8197 beq.w 801a25a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x436> + 8019f2c: f8d9 4004 ldr.w r4, [r9, #4] + 8019f30: 940a str r4, [sp, #40] ; 0x28 + 8019f32: 0e24 lsrs r4, r4, #24 + 8019f34: 9411 str r4, [sp, #68] ; 0x44 + 8019f36: b180 cbz r0, 8019f5a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 8019f38: f103 4380 add.w r3, r3, #1073741824 ; 0x40000000 + 8019f3c: 3b01 subs r3, #1 + 8019f3e: 009b lsls r3, r3, #2 + 8019f40: 3304 adds r3, #4 + 8019f42: eb09 0c03 add.w ip, r9, r3 + 8019f46: f859 3003 ldr.w r3, [r9, r3] + 8019f4a: 9307 str r3, [sp, #28] + 8019f4c: 0e1b lsrs r3, r3, #24 + 8019f4e: 930f str r3, [sp, #60] ; 0x3c + 8019f50: f8dc 3004 ldr.w r3, [ip, #4] + 8019f54: 930b str r3, [sp, #44] ; 0x2c + 8019f56: 0e1b lsrs r3, r3, #24 + 8019f58: 9312 str r3, [sp, #72] ; 0x48 + 8019f5a: b289 uxth r1, r1 + 8019f5c: 9b11 ldr r3, [sp, #68] ; 0x44 + 8019f5e: b280 uxth r0, r0 + 8019f60: 9c0f ldr r4, [sp, #60] ; 0x3c + 8019f62: fb01 fa00 mul.w sl, r1, r0 + 8019f66: 0109 lsls r1, r1, #4 + 8019f68: ebca 1000 rsb r0, sl, r0, lsl #4 + 8019f6c: eba1 090a sub.w r9, r1, sl + 8019f70: f5c1 7180 rsb r1, r1, #256 ; 0x100 + 8019f74: b280 uxth r0, r0 + 8019f76: fa1f f989 uxth.w r9, r9 + 8019f7a: 1a09 subs r1, r1, r0 + 8019f7c: fb09 f303 mul.w r3, r9, r3 + 8019f80: b289 uxth r1, r1 + 8019f82: fb01 330e mla r3, r1, lr, r3 + 8019f86: fb00 3304 mla r3, r0, r4, r3 + 8019f8a: 9c12 ldr r4, [sp, #72] ; 0x48 + 8019f8c: fb0a 3304 mla r3, sl, r4, r3 + 8019f90: f3c3 2307 ubfx r3, r3, #8, #8 + 8019f94: 2b00 cmp r3, #0 + 8019f96: f000 80e8 beq.w 801a16a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x346> + 8019f9a: f1be 0fff cmp.w lr, #255 ; 0xff + 8019f9e: d01b beq.n 8019fd8 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1b4> + 8019fa0: f002 1bff and.w fp, r2, #16711935 ; 0xff00ff + 8019fa4: f402 427f and.w r2, r2, #65280 ; 0xff00 + 8019fa8: fb0e fb0b mul.w fp, lr, fp + 8019fac: fb0e fe02 mul.w lr, lr, r2 + 8019fb0: ea4f 221b mov.w r2, fp, lsr #8 + 8019fb4: f10b 1b01 add.w fp, fp, #65537 ; 0x10001 + 8019fb8: f50e 7c80 add.w ip, lr, #256 ; 0x100 + 8019fbc: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8019fc0: eb0c 2c1e add.w ip, ip, lr, lsr #8 + 8019fc4: 445a add r2, fp + 8019fc6: ea4f 2c1c mov.w ip, ip, lsr #8 + 8019fca: 0a12 lsrs r2, r2, #8 + 8019fcc: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 8019fd0: f002 12ff and.w r2, r2, #16711935 ; 0xff00ff + 8019fd4: ea42 020c orr.w r2, r2, ip + 8019fd8: 9c11 ldr r4, [sp, #68] ; 0x44 + 8019fda: 2cff cmp r4, #255 ; 0xff + 8019fdc: d021 beq.n 801a022 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x1fe> + 8019fde: 9c0a ldr r4, [sp, #40] ; 0x28 + 8019fe0: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 8019fe4: 9c11 ldr r4, [sp, #68] ; 0x44 + 8019fe6: fb04 fc0c mul.w ip, r4, ip + 8019fea: 9c0a ldr r4, [sp, #40] ; 0x28 + 8019fec: ea4f 2e1c mov.w lr, ip, lsr #8 + 8019ff0: f404 4b7f and.w fp, r4, #65280 ; 0xff00 + 8019ff4: 9c11 ldr r4, [sp, #68] ; 0x44 + 8019ff6: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 8019ffa: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 8019ffe: fb04 fb0b mul.w fp, r4, fp + 801a002: 44e6 add lr, ip + 801a004: f50b 7c80 add.w ip, fp, #256 ; 0x100 + 801a008: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a00c: eb0c 2b1b add.w fp, ip, fp, lsr #8 + 801a010: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a014: ea4f 2b1b mov.w fp, fp, lsr #8 + 801a018: f40b 4b7f and.w fp, fp, #65280 ; 0xff00 + 801a01c: ea4e 040b orr.w r4, lr, fp + 801a020: 940a str r4, [sp, #40] ; 0x28 + 801a022: 9c0f ldr r4, [sp, #60] ; 0x3c + 801a024: 2cff cmp r4, #255 ; 0xff + 801a026: d021 beq.n 801a06c <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x248> + 801a028: 9c07 ldr r4, [sp, #28] + 801a02a: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a02e: 9c0f ldr r4, [sp, #60] ; 0x3c + 801a030: fb04 fc0c mul.w ip, r4, ip + 801a034: 9c07 ldr r4, [sp, #28] + 801a036: ea4f 2e1c mov.w lr, ip, lsr #8 + 801a03a: f404 4b7f and.w fp, r4, #65280 ; 0xff00 + 801a03e: 9c0f ldr r4, [sp, #60] ; 0x3c + 801a040: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 801a044: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a048: fb04 fb0b mul.w fp, r4, fp + 801a04c: 44e6 add lr, ip + 801a04e: f50b 7c80 add.w ip, fp, #256 ; 0x100 + 801a052: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a056: eb0c 2b1b add.w fp, ip, fp, lsr #8 + 801a05a: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a05e: ea4f 2b1b mov.w fp, fp, lsr #8 + 801a062: f40b 4b7f and.w fp, fp, #65280 ; 0xff00 + 801a066: ea4e 040b orr.w r4, lr, fp + 801a06a: 9407 str r4, [sp, #28] + 801a06c: 9c12 ldr r4, [sp, #72] ; 0x48 + 801a06e: 2cff cmp r4, #255 ; 0xff + 801a070: d021 beq.n 801a0b6 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x292> + 801a072: 9c0b ldr r4, [sp, #44] ; 0x2c + 801a074: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a078: 9c12 ldr r4, [sp, #72] ; 0x48 + 801a07a: fb04 fc0c mul.w ip, r4, ip + 801a07e: 9c0b ldr r4, [sp, #44] ; 0x2c + 801a080: ea4f 2e1c mov.w lr, ip, lsr #8 + 801a084: f404 4b7f and.w fp, r4, #65280 ; 0xff00 + 801a088: 9c12 ldr r4, [sp, #72] ; 0x48 + 801a08a: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 801a08e: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a092: fb04 fb0b mul.w fp, r4, fp + 801a096: 44e6 add lr, ip + 801a098: f50b 7c80 add.w ip, fp, #256 ; 0x100 + 801a09c: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a0a0: eb0c 2b1b add.w fp, ip, fp, lsr #8 + 801a0a4: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a0a8: ea4f 2b1b mov.w fp, fp, lsr #8 + 801a0ac: f40b 4b7f and.w fp, fp, #65280 ; 0xff00 + 801a0b0: ea4e 040b orr.w r4, lr, fp + 801a0b4: 940b str r4, [sp, #44] ; 0x2c + 801a0b6: 9c0a ldr r4, [sp, #40] ; 0x28 + 801a0b8: f002 1eff and.w lr, r2, #16711935 ; 0xff00ff + 801a0bc: f402 427f and.w r2, r2, #65280 ; 0xff00 + 801a0c0: 2bff cmp r3, #255 ; 0xff + 801a0c2: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a0c6: 9c07 ldr r4, [sp, #28] + 801a0c8: fb09 fc0c mul.w ip, r9, ip + 801a0cc: fb01 cc0e mla ip, r1, lr, ip + 801a0d0: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801a0d4: 9c0b ldr r4, [sp, #44] ; 0x2c + 801a0d6: fb00 cc0e mla ip, r0, lr, ip + 801a0da: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801a0de: 9c0a ldr r4, [sp, #40] ; 0x28 + 801a0e0: fb0a cc0e mla ip, sl, lr, ip + 801a0e4: f404 4e7f and.w lr, r4, #65280 ; 0xff00 + 801a0e8: fb09 f90e mul.w r9, r9, lr + 801a0ec: ea4f 2c1c mov.w ip, ip, lsr #8 + 801a0f0: fb01 9202 mla r2, r1, r2, r9 + 801a0f4: 9907 ldr r1, [sp, #28] + 801a0f6: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 801a0fa: f401 4b7f and.w fp, r1, #65280 ; 0xff00 + 801a0fe: 990b ldr r1, [sp, #44] ; 0x2c + 801a100: fb00 220b mla r2, r0, fp, r2 + 801a104: f401 407f and.w r0, r1, #65280 ; 0xff00 + 801a108: fb0a 2a00 mla sl, sl, r0, r2 + 801a10c: ea4f 2a1a mov.w sl, sl, lsr #8 + 801a110: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801a114: ea4c 0c0a orr.w ip, ip, sl + 801a118: fa5f f08c uxtb.w r0, ip + 801a11c: f3cc 2107 ubfx r1, ip, #8, #8 + 801a120: ea4f 4c1c mov.w ip, ip, lsr #16 + 801a124: f000 80a2 beq.w 801a26c <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x448> + 801a128: 43db mvns r3, r3 + 801a12a: 783a ldrb r2, [r7, #0] + 801a12c: f897 a002 ldrb.w sl, [r7, #2] + 801a130: b2db uxtb r3, r3 + 801a132: fb02 fe03 mul.w lr, r2, r3 + 801a136: fb0a fa03 mul.w sl, sl, r3 + 801a13a: f10e 0201 add.w r2, lr, #1 + 801a13e: eb02 221e add.w r2, r2, lr, lsr #8 + 801a142: eb00 2212 add.w r2, r0, r2, lsr #8 + 801a146: 703a strb r2, [r7, #0] + 801a148: 787a ldrb r2, [r7, #1] + 801a14a: fb02 f003 mul.w r0, r2, r3 + 801a14e: f10a 0301 add.w r3, sl, #1 + 801a152: 1c42 adds r2, r0, #1 + 801a154: eb03 231a add.w r3, r3, sl, lsr #8 + 801a158: eb02 2210 add.w r2, r2, r0, lsr #8 + 801a15c: eb0c 2c13 add.w ip, ip, r3, lsr #8 + 801a160: eb01 2212 add.w r2, r1, r2, lsr #8 + 801a164: 707a strb r2, [r7, #1] + 801a166: f887 c002 strb.w ip, [r7, #2] + 801a16a: 9b2d ldr r3, [sp, #180] ; 0xb4 + 801a16c: 3703 adds r7, #3 + 801a16e: f108 38ff add.w r8, r8, #4294967295 + 801a172: 441d add r5, r3 + 801a174: 9b2e ldr r3, [sp, #184] ; 0xb8 + 801a176: 441e add r6, r3 + 801a178: e6ab b.n 8019ed2 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xae> + 801a17a: 9b2d ldr r3, [sp, #180] ; 0xb4 + 801a17c: 441d add r5, r3 + 801a17e: 9b2e ldr r3, [sp, #184] ; 0xb8 + 801a180: 441e add r6, r3 + 801a182: 9b06 ldr r3, [sp, #24] + 801a184: 3b01 subs r3, #1 + 801a186: 9306 str r3, [sp, #24] + 801a188: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a18a: 3303 adds r3, #3 + 801a18c: 9309 str r3, [sp, #36] ; 0x24 + 801a18e: e680 b.n 8019e92 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6e> + 801a190: d024 beq.n 801a1dc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3b8> + 801a192: 9b06 ldr r3, [sp, #24] + 801a194: 982d ldr r0, [sp, #180] ; 0xb4 + 801a196: 3b01 subs r3, #1 + 801a198: fb00 5003 mla r0, r0, r3, r5 + 801a19c: 1400 asrs r0, r0, #16 + 801a19e: f53f ae95 bmi.w 8019ecc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa8> + 801a1a2: 3901 subs r1, #1 + 801a1a4: 4288 cmp r0, r1 + 801a1a6: f6bf ae91 bge.w 8019ecc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa8> + 801a1aa: 992e ldr r1, [sp, #184] ; 0xb8 + 801a1ac: fb01 6303 mla r3, r1, r3, r6 + 801a1b0: 141b asrs r3, r3, #16 + 801a1b2: f53f ae8b bmi.w 8019ecc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa8> + 801a1b6: 3a01 subs r2, #1 + 801a1b8: 4293 cmp r3, r2 + 801a1ba: f6bf ae87 bge.w 8019ecc <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa8> + 801a1be: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a1c0: f8dd b018 ldr.w fp, [sp, #24] + 801a1c4: 1cdf adds r7, r3, #3 + 801a1c6: f1bb 0f00 cmp.w fp, #0 + 801a1ca: dc6e bgt.n 801a2aa <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x486> + 801a1cc: 9b06 ldr r3, [sp, #24] + 801a1ce: ea23 74e3 bic.w r4, r3, r3, asr #31 + 801a1d2: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a1d4: eb04 0444 add.w r4, r4, r4, lsl #1 + 801a1d8: 4423 add r3, r4 + 801a1da: 9309 str r3, [sp, #36] ; 0x24 + 801a1dc: 9b15 ldr r3, [sp, #84] ; 0x54 + 801a1de: 2b00 cmp r3, #0 + 801a1e0: f340 81b0 ble.w 801a544 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x720> + 801a1e4: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 801a1e8: 9b2a ldr r3, [sp, #168] ; 0xa8 + 801a1ea: ee3a aa2b vadd.f32 s20, s20, s23 + 801a1ee: ee79 9a8b vadd.f32 s19, s19, s22 + 801a1f2: eef0 6a48 vmov.f32 s13, s16 + 801a1f6: eec7 7a0a vdiv.f32 s15, s14, s20 + 801a1fa: ee39 9a2a vadd.f32 s18, s18, s21 + 801a1fe: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801a202: ee16 5a90 vmov r5, s13 + 801a206: eef0 6a68 vmov.f32 s13, s17 + 801a20a: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801a20e: ee16 6a90 vmov r6, s13 + 801a212: ee29 7aa7 vmul.f32 s14, s19, s15 + 801a216: ee69 7a27 vmul.f32 s15, s18, s15 + 801a21a: ee37 8a48 vsub.f32 s16, s14, s16 + 801a21e: ee77 8ae8 vsub.f32 s17, s15, s17 + 801a222: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 801a226: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 801a22a: ee18 2a10 vmov r2, s16 + 801a22e: eeb0 8a47 vmov.f32 s16, s14 + 801a232: fb92 f3f3 sdiv r3, r2, r3 + 801a236: ee18 2a90 vmov r2, s17 + 801a23a: 932d str r3, [sp, #180] ; 0xb4 + 801a23c: 9b2a ldr r3, [sp, #168] ; 0xa8 + 801a23e: eef0 8a67 vmov.f32 s17, s15 + 801a242: fb92 f3f3 sdiv r3, r2, r3 + 801a246: 932e str r3, [sp, #184] ; 0xb8 + 801a248: 9b15 ldr r3, [sp, #84] ; 0x54 + 801a24a: 9a16 ldr r2, [sp, #88] ; 0x58 + 801a24c: 3b01 subs r3, #1 + 801a24e: 9315 str r3, [sp, #84] ; 0x54 + 801a250: 9b2a ldr r3, [sp, #168] ; 0xa8 + 801a252: bf08 it eq + 801a254: 4613 moveq r3, r2 + 801a256: 9306 str r3, [sp, #24] + 801a258: e60d b.n 8019e76 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x52> + 801a25a: 2800 cmp r0, #0 + 801a25c: f43f ae7d beq.w 8019f5a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 801a260: f859 3023 ldr.w r3, [r9, r3, lsl #2] + 801a264: 9307 str r3, [sp, #28] + 801a266: 0e1b lsrs r3, r3, #24 + 801a268: 930f str r3, [sp, #60] ; 0x3c + 801a26a: e676 b.n 8019f5a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x136> + 801a26c: 7038 strb r0, [r7, #0] + 801a26e: 7079 strb r1, [r7, #1] + 801a270: e779 b.n 801a166 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x342> + 801a272: f112 0901 adds.w r9, r2, #1 + 801a276: f53f af78 bmi.w 801a16a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x346> + 801a27a: 454b cmp r3, r9 + 801a27c: f6ff af75 blt.w 801a16a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x346> + 801a280: f11c 0901 adds.w r9, ip, #1 + 801a284: f53f af71 bmi.w 801a16a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x346> + 801a288: 45ce cmp lr, r9 + 801a28a: f6ff af6e blt.w 801a16a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x346> + 801a28e: b21b sxth r3, r3 + 801a290: e9cd 2c01 strd r2, ip, [sp, #4] + 801a294: fa0f f28e sxth.w r2, lr + 801a298: e9cd 1003 strd r1, r0, [sp, #12] + 801a29c: 9200 str r2, [sp, #0] + 801a29e: 4639 mov r1, r7 + 801a2a0: 9a0e ldr r2, [sp, #56] ; 0x38 + 801a2a2: 9817 ldr r0, [sp, #92] ; 0x5c + 801a2a4: f7ff fc7c bl 8019ba0 <_ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh> + 801a2a8: e75f b.n 801a16a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x346> + 801a2aa: 9b32 ldr r3, [sp, #200] ; 0xc8 + 801a2ac: 1429 asrs r1, r5, #16 + 801a2ae: 9c0e ldr r4, [sp, #56] ; 0x38 + 801a2b0: f3c5 3203 ubfx r2, r5, #12, #4 + 801a2b4: f9b3 c008 ldrsh.w ip, [r3, #8] + 801a2b8: 1433 asrs r3, r6, #16 + 801a2ba: f3c6 3003 ubfx r0, r6, #12, #4 + 801a2be: fb0c 1303 mla r3, ip, r3, r1 + 801a2c2: 990e ldr r1, [sp, #56] ; 0x38 + 801a2c4: eb01 0183 add.w r1, r1, r3, lsl #2 + 801a2c8: f854 3023 ldr.w r3, [r4, r3, lsl #2] + 801a2cc: ea4f 6e13 mov.w lr, r3, lsr #24 + 801a2d0: 2a00 cmp r2, #0 + 801a2d2: f000 8129 beq.w 801a528 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x704> + 801a2d6: 684c ldr r4, [r1, #4] + 801a2d8: 940c str r4, [sp, #48] ; 0x30 + 801a2da: 0e24 lsrs r4, r4, #24 + 801a2dc: 9413 str r4, [sp, #76] ; 0x4c + 801a2de: b198 cbz r0, 801a308 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e4> + 801a2e0: f10c 4c80 add.w ip, ip, #1073741824 ; 0x40000000 + 801a2e4: f10c 3cff add.w ip, ip, #4294967295 + 801a2e8: ea4f 0c8c mov.w ip, ip, lsl #2 + 801a2ec: f10c 0c04 add.w ip, ip, #4 + 801a2f0: eb01 080c add.w r8, r1, ip + 801a2f4: f851 100c ldr.w r1, [r1, ip] + 801a2f8: 9108 str r1, [sp, #32] + 801a2fa: 0e09 lsrs r1, r1, #24 + 801a2fc: 9110 str r1, [sp, #64] ; 0x40 + 801a2fe: f8d8 1004 ldr.w r1, [r8, #4] + 801a302: 910d str r1, [sp, #52] ; 0x34 + 801a304: 0e09 lsrs r1, r1, #24 + 801a306: 9114 str r1, [sp, #80] ; 0x50 + 801a308: b292 uxth r2, r2 + 801a30a: 9c10 ldr r4, [sp, #64] ; 0x40 + 801a30c: b280 uxth r0, r0 + 801a30e: fb02 f900 mul.w r9, r2, r0 + 801a312: 0112 lsls r2, r2, #4 + 801a314: ebc9 1000 rsb r0, r9, r0, lsl #4 + 801a318: eba2 0809 sub.w r8, r2, r9 + 801a31c: f5c2 7180 rsb r1, r2, #256 ; 0x100 + 801a320: 9a13 ldr r2, [sp, #76] ; 0x4c + 801a322: b280 uxth r0, r0 + 801a324: fa1f f888 uxth.w r8, r8 + 801a328: 1a09 subs r1, r1, r0 + 801a32a: fb08 f202 mul.w r2, r8, r2 + 801a32e: b289 uxth r1, r1 + 801a330: fb01 220e mla r2, r1, lr, r2 + 801a334: fb00 2204 mla r2, r0, r4, r2 + 801a338: 9c14 ldr r4, [sp, #80] ; 0x50 + 801a33a: fb09 2204 mla r2, r9, r4, r2 + 801a33e: f3c2 2207 ubfx r2, r2, #8, #8 + 801a342: 2a00 cmp r2, #0 + 801a344: f000 80e8 beq.w 801a518 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6f4> + 801a348: f1be 0fff cmp.w lr, #255 ; 0xff + 801a34c: d01b beq.n 801a386 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x562> + 801a34e: f003 1aff and.w sl, r3, #16711935 ; 0xff00ff + 801a352: f403 437f and.w r3, r3, #65280 ; 0xff00 + 801a356: fb0e fa0a mul.w sl, lr, sl + 801a35a: fb0e fe03 mul.w lr, lr, r3 + 801a35e: ea4f 231a mov.w r3, sl, lsr #8 + 801a362: f10a 1a01 add.w sl, sl, #65537 ; 0x10001 + 801a366: f50e 7c80 add.w ip, lr, #256 ; 0x100 + 801a36a: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801a36e: eb0c 2c1e add.w ip, ip, lr, lsr #8 + 801a372: 4453 add r3, sl + 801a374: ea4f 2c1c mov.w ip, ip, lsr #8 + 801a378: 0a1b lsrs r3, r3, #8 + 801a37a: f40c 4c7f and.w ip, ip, #65280 ; 0xff00 + 801a37e: f003 13ff and.w r3, r3, #16711935 ; 0xff00ff + 801a382: ea43 030c orr.w r3, r3, ip + 801a386: 9c13 ldr r4, [sp, #76] ; 0x4c + 801a388: 2cff cmp r4, #255 ; 0xff + 801a38a: d021 beq.n 801a3d0 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5ac> + 801a38c: 9c0c ldr r4, [sp, #48] ; 0x30 + 801a38e: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a392: 9c13 ldr r4, [sp, #76] ; 0x4c + 801a394: fb04 fc0c mul.w ip, r4, ip + 801a398: 9c0c ldr r4, [sp, #48] ; 0x30 + 801a39a: ea4f 2e1c mov.w lr, ip, lsr #8 + 801a39e: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 801a3a2: 9c13 ldr r4, [sp, #76] ; 0x4c + 801a3a4: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 801a3a8: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a3ac: fb04 fa0a mul.w sl, r4, sl + 801a3b0: 44e6 add lr, ip + 801a3b2: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 801a3b6: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a3ba: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 801a3be: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a3c2: ea4f 2a1a mov.w sl, sl, lsr #8 + 801a3c6: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801a3ca: ea4e 040a orr.w r4, lr, sl + 801a3ce: 940c str r4, [sp, #48] ; 0x30 + 801a3d0: 9c10 ldr r4, [sp, #64] ; 0x40 + 801a3d2: 2cff cmp r4, #255 ; 0xff + 801a3d4: d021 beq.n 801a41a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5f6> + 801a3d6: 9c08 ldr r4, [sp, #32] + 801a3d8: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a3dc: 9c10 ldr r4, [sp, #64] ; 0x40 + 801a3de: fb04 fc0c mul.w ip, r4, ip + 801a3e2: 9c08 ldr r4, [sp, #32] + 801a3e4: f404 4e7f and.w lr, r4, #65280 ; 0xff00 + 801a3e8: 9c10 ldr r4, [sp, #64] ; 0x40 + 801a3ea: fb04 fa0e mul.w sl, r4, lr + 801a3ee: ea4f 2e1c mov.w lr, ip, lsr #8 + 801a3f2: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 801a3f6: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a3fa: 44e6 add lr, ip + 801a3fc: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 801a400: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 801a404: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a408: ea4f 2a1a mov.w sl, sl, lsr #8 + 801a40c: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a410: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801a414: ea4e 040a orr.w r4, lr, sl + 801a418: 9408 str r4, [sp, #32] + 801a41a: 9c14 ldr r4, [sp, #80] ; 0x50 + 801a41c: 2cff cmp r4, #255 ; 0xff + 801a41e: d021 beq.n 801a464 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x640> + 801a420: 9c0d ldr r4, [sp, #52] ; 0x34 + 801a422: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a426: 9c14 ldr r4, [sp, #80] ; 0x50 + 801a428: fb04 fc0c mul.w ip, r4, ip + 801a42c: 9c0d ldr r4, [sp, #52] ; 0x34 + 801a42e: ea4f 2e1c mov.w lr, ip, lsr #8 + 801a432: f404 4a7f and.w sl, r4, #65280 ; 0xff00 + 801a436: 9c14 ldr r4, [sp, #80] ; 0x50 + 801a438: f10c 1c01 add.w ip, ip, #65537 ; 0x10001 + 801a43c: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a440: fb04 fa0a mul.w sl, r4, sl + 801a444: 44e6 add lr, ip + 801a446: f50a 7c80 add.w ip, sl, #256 ; 0x100 + 801a44a: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a44e: eb0c 2a1a add.w sl, ip, sl, lsr #8 + 801a452: f00e 1eff and.w lr, lr, #16711935 ; 0xff00ff + 801a456: ea4f 2a1a mov.w sl, sl, lsr #8 + 801a45a: f40a 4a7f and.w sl, sl, #65280 ; 0xff00 + 801a45e: ea4e 040a orr.w r4, lr, sl + 801a462: 940d str r4, [sp, #52] ; 0x34 + 801a464: 9c0c ldr r4, [sp, #48] ; 0x30 + 801a466: f003 1eff and.w lr, r3, #16711935 ; 0xff00ff + 801a46a: f403 437f and.w r3, r3, #65280 ; 0xff00 + 801a46e: 2aff cmp r2, #255 ; 0xff + 801a470: f004 1cff and.w ip, r4, #16711935 ; 0xff00ff + 801a474: 9c08 ldr r4, [sp, #32] + 801a476: fb08 fc0c mul.w ip, r8, ip + 801a47a: fb01 cc0e mla ip, r1, lr, ip + 801a47e: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801a482: 9c0d ldr r4, [sp, #52] ; 0x34 + 801a484: fb00 cc0e mla ip, r0, lr, ip + 801a488: f004 1eff and.w lr, r4, #16711935 ; 0xff00ff + 801a48c: 9c0c ldr r4, [sp, #48] ; 0x30 + 801a48e: fb09 cc0e mla ip, r9, lr, ip + 801a492: f404 4e7f and.w lr, r4, #65280 ; 0xff00 + 801a496: fb08 f80e mul.w r8, r8, lr + 801a49a: ea4f 2c1c mov.w ip, ip, lsr #8 + 801a49e: fb01 8303 mla r3, r1, r3, r8 + 801a4a2: 9908 ldr r1, [sp, #32] + 801a4a4: f00c 1cff and.w ip, ip, #16711935 ; 0xff00ff + 801a4a8: f401 4a7f and.w sl, r1, #65280 ; 0xff00 + 801a4ac: 990d ldr r1, [sp, #52] ; 0x34 + 801a4ae: fb00 330a mla r3, r0, sl, r3 + 801a4b2: f401 4e7f and.w lr, r1, #65280 ; 0xff00 + 801a4b6: fb09 3e0e mla lr, r9, lr, r3 + 801a4ba: ea4f 2e1e mov.w lr, lr, lsr #8 + 801a4be: f40e 4e7f and.w lr, lr, #65280 ; 0xff00 + 801a4c2: ea4c 0c0e orr.w ip, ip, lr + 801a4c6: fa5f f08c uxtb.w r0, ip + 801a4ca: f3cc 2107 ubfx r1, ip, #8, #8 + 801a4ce: ea4f 4c1c mov.w ip, ip, lsr #16 + 801a4d2: d032 beq.n 801a53a <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x716> + 801a4d4: 43d2 mvns r2, r2 + 801a4d6: f817 ec03 ldrb.w lr, [r7, #-3] + 801a4da: b2d2 uxtb r2, r2 + 801a4dc: fb0e fe02 mul.w lr, lr, r2 + 801a4e0: f10e 0301 add.w r3, lr, #1 + 801a4e4: eb03 231e add.w r3, r3, lr, lsr #8 + 801a4e8: eb00 2313 add.w r3, r0, r3, lsr #8 + 801a4ec: f817 0c02 ldrb.w r0, [r7, #-2] + 801a4f0: 4350 muls r0, r2 + 801a4f2: f807 3c03 strb.w r3, [r7, #-3] + 801a4f6: 1c43 adds r3, r0, #1 + 801a4f8: eb03 2310 add.w r3, r3, r0, lsr #8 + 801a4fc: eb01 2113 add.w r1, r1, r3, lsr #8 + 801a500: f817 3c01 ldrb.w r3, [r7, #-1] + 801a504: 4353 muls r3, r2 + 801a506: f807 1c02 strb.w r1, [r7, #-2] + 801a50a: 1c5a adds r2, r3, #1 + 801a50c: eb02 2213 add.w r2, r2, r3, lsr #8 + 801a510: eb0c 2c12 add.w ip, ip, r2, lsr #8 + 801a514: f807 cc01 strb.w ip, [r7, #-1] + 801a518: 9b2d ldr r3, [sp, #180] ; 0xb4 + 801a51a: 3703 adds r7, #3 + 801a51c: f10b 3bff add.w fp, fp, #4294967295 + 801a520: 441d add r5, r3 + 801a522: 9b2e ldr r3, [sp, #184] ; 0xb8 + 801a524: 441e add r6, r3 + 801a526: e64e b.n 801a1c6 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3a2> + 801a528: 2800 cmp r0, #0 + 801a52a: f43f aeed beq.w 801a308 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e4> + 801a52e: f851 102c ldr.w r1, [r1, ip, lsl #2] + 801a532: 9108 str r1, [sp, #32] + 801a534: 0e09 lsrs r1, r1, #24 + 801a536: 9110 str r1, [sp, #64] ; 0x40 + 801a538: e6e6 b.n 801a308 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4e4> + 801a53a: f807 0c03 strb.w r0, [r7, #-3] + 801a53e: f807 1c02 strb.w r1, [r7, #-2] + 801a542: e7e7 b.n 801a514 <_ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6f0> + 801a544: b019 add sp, #100 ; 0x64 + 801a546: ecbd 8b08 vpop {d8-d11} + 801a54a: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + ... + +0801a550 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh>: + 801a550: e92d 4ff8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801a554: e9dd 0c0c ldrd r0, ip, [sp, #48] ; 0x30 + 801a558: f9bd 8028 ldrsh.w r8, [sp, #40] ; 0x28 + 801a55c: 2800 cmp r0, #0 + 801a55e: f9bd 902c ldrsh.w r9, [sp, #44] ; 0x2c + 801a562: f89d 7038 ldrb.w r7, [sp, #56] ; 0x38 + 801a566: fb0c 0e03 mla lr, ip, r3, r0 + 801a56a: f89d 503c ldrb.w r5, [sp, #60] ; 0x3c + 801a56e: db6b blt.n 801a648 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xf8> + 801a570: 4580 cmp r8, r0 + 801a572: dd69 ble.n 801a648 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xf8> + 801a574: f1bc 0f00 cmp.w ip, #0 + 801a578: db66 blt.n 801a648 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xf8> + 801a57a: 45e1 cmp r9, ip + 801a57c: dd64 ble.n 801a648 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xf8> + 801a57e: ea4f 045e mov.w r4, lr, lsr #1 + 801a582: f01e 0f01 tst.w lr, #1 + 801a586: 5d16 ldrb r6, [r2, r4] + 801a588: bf0c ite eq + 801a58a: f006 060f andeq.w r6, r6, #15 + 801a58e: 1136 asrne r6, r6, #4 + 801a590: eb06 1606 add.w r6, r6, r6, lsl #4 + 801a594: b2f6 uxtb r6, r6 + 801a596: f110 0a01 adds.w sl, r0, #1 + 801a59a: d457 bmi.n 801a64c <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xfc> + 801a59c: 45d0 cmp r8, sl + 801a59e: dd55 ble.n 801a64c <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xfc> + 801a5a0: f1bc 0f00 cmp.w ip, #0 + 801a5a4: db52 blt.n 801a64c <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xfc> + 801a5a6: 45e1 cmp r9, ip + 801a5a8: dd50 ble.n 801a64c <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xfc> + 801a5aa: 2f00 cmp r7, #0 + 801a5ac: f000 80ac beq.w 801a708 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1b8> + 801a5b0: f10e 0b01 add.w fp, lr, #1 + 801a5b4: ea4f 045b mov.w r4, fp, lsr #1 + 801a5b8: f01b 0f01 tst.w fp, #1 + 801a5bc: 5d14 ldrb r4, [r2, r4] + 801a5be: bf0c ite eq + 801a5c0: f004 040f andeq.w r4, r4, #15 + 801a5c4: 1124 asrne r4, r4, #4 + 801a5c6: eb04 1404 add.w r4, r4, r4, lsl #4 + 801a5ca: b2e4 uxtb r4, r4 + 801a5cc: 2d00 cmp r5, #0 + 801a5ce: f000 8096 beq.w 801a6fe <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1ae> + 801a5d2: 2800 cmp r0, #0 + 801a5d4: f10c 0c01 add.w ip, ip, #1 + 801a5d8: db3c blt.n 801a654 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x104> + 801a5da: 4580 cmp r8, r0 + 801a5dc: dd3a ble.n 801a654 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x104> + 801a5de: f1bc 0f00 cmp.w ip, #0 + 801a5e2: db37 blt.n 801a654 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x104> + 801a5e4: 45e1 cmp r9, ip + 801a5e6: dd35 ble.n 801a654 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x104> + 801a5e8: eb03 0b0e add.w fp, r3, lr + 801a5ec: ea4f 005b mov.w r0, fp, lsr #1 + 801a5f0: f01b 0f01 tst.w fp, #1 + 801a5f4: 5c10 ldrb r0, [r2, r0] + 801a5f6: bf0c ite eq + 801a5f8: f000 000f andeq.w r0, r0, #15 + 801a5fc: 1100 asrne r0, r0, #4 + 801a5fe: eb00 1000 add.w r0, r0, r0, lsl #4 + 801a602: b2c0 uxtb r0, r0 + 801a604: f1ba 0f00 cmp.w sl, #0 + 801a608: db26 blt.n 801a658 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x108> + 801a60a: 45d0 cmp r8, sl + 801a60c: dd24 ble.n 801a658 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x108> + 801a60e: f1bc 0f00 cmp.w ip, #0 + 801a612: db21 blt.n 801a658 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x108> + 801a614: 45e1 cmp r9, ip + 801a616: dd1f ble.n 801a658 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x108> + 801a618: b307 cbz r7, 801a65c <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x10c> + 801a61a: 3301 adds r3, #1 + 801a61c: 449e add lr, r3 + 801a61e: ea4f 035e mov.w r3, lr, lsr #1 + 801a622: f01e 0f01 tst.w lr, #1 + 801a626: 5cd3 ldrb r3, [r2, r3] + 801a628: bf0c ite eq + 801a62a: f003 030f andeq.w r3, r3, #15 + 801a62e: 111b asrne r3, r3, #4 + 801a630: eb03 1303 add.w r3, r3, r3, lsl #4 + 801a634: b2db uxtb r3, r3 + 801a636: 2f0f cmp r7, #15 + 801a638: d911 bls.n 801a65e <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x10e> + 801a63a: 4b35 ldr r3, [pc, #212] ; (801a710 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1c0>) + 801a63c: f240 115b movw r1, #347 ; 0x15b + 801a640: 4a34 ldr r2, [pc, #208] ; (801a714 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1c4>) + 801a642: 4835 ldr r0, [pc, #212] ; (801a718 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1c8>) + 801a644: f002 fb8a bl 801cd5c <__assert_func> + 801a648: 2600 movs r6, #0 + 801a64a: e7a4 b.n 801a596 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x46> + 801a64c: 2400 movs r4, #0 + 801a64e: e7bd b.n 801a5cc <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x7c> + 801a650: 463c mov r4, r7 + 801a652: e7be b.n 801a5d2 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x82> + 801a654: 2000 movs r0, #0 + 801a656: e7d5 b.n 801a604 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xb4> + 801a658: 2300 movs r3, #0 + 801a65a: e7ec b.n 801a636 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xe6> + 801a65c: 463b mov r3, r7 + 801a65e: 2d0f cmp r5, #15 + 801a660: d8eb bhi.n 801a63a <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xea> + 801a662: b2bf uxth r7, r7 + 801a664: b2ad uxth r5, r5 + 801a666: fb07 f205 mul.w r2, r7, r5 + 801a66a: 013f lsls r7, r7, #4 + 801a66c: ebc2 1505 rsb r5, r2, r5, lsl #4 + 801a670: f5c7 7c80 rsb ip, r7, #256 ; 0x100 + 801a674: 1abf subs r7, r7, r2 + 801a676: b2ad uxth r5, r5 + 801a678: b2bf uxth r7, r7 + 801a67a: ebac 0c05 sub.w ip, ip, r5 + 801a67e: 437c muls r4, r7 + 801a680: fa1f fc8c uxth.w ip, ip + 801a684: fb06 440c mla r4, r6, ip, r4 + 801a688: fb05 4400 mla r4, r5, r0, r4 + 801a68c: fb02 4203 mla r2, r2, r3, r4 + 801a690: f3c2 2207 ubfx r2, r2, #8, #8 + 801a694: b38a cbz r2, 801a6fa <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1aa> + 801a696: 4b21 ldr r3, [pc, #132] ; (801a71c <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1cc>) + 801a698: 681c ldr r4, [r3, #0] + 801a69a: f89d 3040 ldrb.w r3, [sp, #64] ; 0x40 + 801a69e: b2e5 uxtb r5, r4 + 801a6a0: 4353 muls r3, r2 + 801a6a2: 1c5a adds r2, r3, #1 + 801a6a4: eb02 2213 add.w r2, r2, r3, lsr #8 + 801a6a8: 1212 asrs r2, r2, #8 + 801a6aa: b290 uxth r0, r2 + 801a6ac: 43d2 mvns r2, r2 + 801a6ae: fb15 f500 smulbb r5, r5, r0 + 801a6b2: b2d3 uxtb r3, r2 + 801a6b4: 780a ldrb r2, [r1, #0] + 801a6b6: fb02 5203 mla r2, r2, r3, r5 + 801a6ba: b292 uxth r2, r2 + 801a6bc: 1c55 adds r5, r2, #1 + 801a6be: eb05 2212 add.w r2, r5, r2, lsr #8 + 801a6c2: 784d ldrb r5, [r1, #1] + 801a6c4: fb15 f503 smulbb r5, r5, r3 + 801a6c8: 1212 asrs r2, r2, #8 + 801a6ca: 700a strb r2, [r1, #0] + 801a6cc: f3c4 2207 ubfx r2, r4, #8, #8 + 801a6d0: f3c4 4407 ubfx r4, r4, #16, #8 + 801a6d4: fb02 5200 mla r2, r2, r0, r5 + 801a6d8: b292 uxth r2, r2 + 801a6da: 1c55 adds r5, r2, #1 + 801a6dc: eb05 2212 add.w r2, r5, r2, lsr #8 + 801a6e0: 1212 asrs r2, r2, #8 + 801a6e2: 704a strb r2, [r1, #1] + 801a6e4: 788a ldrb r2, [r1, #2] + 801a6e6: fb12 f303 smulbb r3, r2, r3 + 801a6ea: fb04 3300 mla r3, r4, r0, r3 + 801a6ee: b29b uxth r3, r3 + 801a6f0: 1c5a adds r2, r3, #1 + 801a6f2: eb02 2313 add.w r3, r2, r3, lsr #8 + 801a6f6: 121b asrs r3, r3, #8 + 801a6f8: 708b strb r3, [r1, #2] + 801a6fa: e8bd 8ff8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801a6fe: 2f0f cmp r7, #15 + 801a700: d89b bhi.n 801a63a <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0xea> + 801a702: 462b mov r3, r5 + 801a704: 4628 mov r0, r5 + 801a706: e7ac b.n 801a662 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x112> + 801a708: 2d00 cmp r5, #0 + 801a70a: d1a1 bne.n 801a650 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x100> + 801a70c: 462c mov r4, r5 + 801a70e: e7f8 b.n 801a702 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh+0x1b2> + 801a710: 0802145d .word 0x0802145d + 801a714: 08021872 .word 0x08021872 + 801a718: 0802142a .word 0x0802142a + 801a71c: 240c3d6c .word 0x240c3d6c + +0801a720 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 801a720: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801a724: ed2d 8b08 vpush {d8-d11} + 801a728: b097 sub sp, #92 ; 0x5c + 801a72a: eeb0 aa40 vmov.f32 s20, s0 + 801a72e: eef0 9a60 vmov.f32 s19, s1 + 801a732: 9214 str r2, [sp, #80] ; 0x50 + 801a734: eeb0 9a41 vmov.f32 s18, s2 + 801a738: 9a2d ldr r2, [sp, #180] ; 0xb4 + 801a73a: eeb0 8a62 vmov.f32 s16, s5 + 801a73e: 9309 str r3, [sp, #36] ; 0x24 + 801a740: eef0 8a43 vmov.f32 s17, s6 + 801a744: f89d 30c4 ldrb.w r3, [sp, #196] ; 0xc4 + 801a748: eef0 ba44 vmov.f32 s23, s8 + 801a74c: 9015 str r0, [sp, #84] ; 0x54 + 801a74e: eeb0 ba64 vmov.f32 s22, s9 + 801a752: 6850 ldr r0, [r2, #4] + 801a754: eef0 aa45 vmov.f32 s21, s10 + 801a758: 910c str r1, [sp, #48] ; 0x30 + 801a75a: 930e str r3, [sp, #56] ; 0x38 + 801a75c: 6812 ldr r2, [r2, #0] + 801a75e: e9dd 132e ldrd r1, r3, [sp, #184] ; 0xb8 + 801a762: e9dd 5629 ldrd r5, r6, [sp, #164] ; 0xa4 + 801a766: fb00 1303 mla r3, r0, r3, r1 + 801a76a: eb03 0343 add.w r3, r3, r3, lsl #1 + 801a76e: eb02 0a03 add.w sl, r2, r3 + 801a772: 9b30 ldr r3, [sp, #192] ; 0xc0 + 801a774: 689b ldr r3, [r3, #8] + 801a776: 3301 adds r3, #1 + 801a778: f023 0301 bic.w r3, r3, #1 + 801a77c: 930f str r3, [sp, #60] ; 0x3c + 801a77e: 9b30 ldr r3, [sp, #192] ; 0xc0 + 801a780: 681f ldr r7, [r3, #0] + 801a782: 9b0c ldr r3, [sp, #48] ; 0x30 + 801a784: 2b00 cmp r3, #0 + 801a786: dc03 bgt.n 801a790 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x70> + 801a788: 9b14 ldr r3, [sp, #80] ; 0x50 + 801a78a: 2b00 cmp r3, #0 + 801a78c: f340 8247 ble.w 801ac1e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4fe> + 801a790: 9b30 ldr r3, [sp, #192] ; 0xc0 + 801a792: f9b3 1008 ldrsh.w r1, [r3, #8] + 801a796: f9b3 200c ldrsh.w r2, [r3, #12] + 801a79a: 1e48 subs r0, r1, #1 + 801a79c: f102 3cff add.w ip, r2, #4294967295 + 801a7a0: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a7a2: 2b00 cmp r3, #0 + 801a7a4: f340 80e5 ble.w 801a972 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x252> + 801a7a8: ea5f 4e25 movs.w lr, r5, asr #16 + 801a7ac: ea4f 4326 mov.w r3, r6, asr #16 + 801a7b0: d406 bmi.n 801a7c0 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 801a7b2: 4586 cmp lr, r0 + 801a7b4: da04 bge.n 801a7c0 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 801a7b6: 2b00 cmp r3, #0 + 801a7b8: db02 blt.n 801a7c0 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xa0> + 801a7ba: 4563 cmp r3, ip + 801a7bc: f2c0 80da blt.w 801a974 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x254> + 801a7c0: f11e 0e01 adds.w lr, lr, #1 + 801a7c4: f100 80cb bmi.w 801a95e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x23e> + 801a7c8: 4571 cmp r1, lr + 801a7ca: f2c0 80c8 blt.w 801a95e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x23e> + 801a7ce: 3301 adds r3, #1 + 801a7d0: f100 80c5 bmi.w 801a95e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x23e> + 801a7d4: 429a cmp r2, r3 + 801a7d6: f2c0 80c2 blt.w 801a95e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x23e> + 801a7da: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a7dc: 46d0 mov r8, sl + 801a7de: f9bd 903c ldrsh.w r9, [sp, #60] ; 0x3c + 801a7e2: 930d str r3, [sp, #52] ; 0x34 + 801a7e4: 9b0d ldr r3, [sp, #52] ; 0x34 + 801a7e6: 2b00 cmp r3, #0 + 801a7e8: f340 80e3 ble.w 801a9b2 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x292> + 801a7ec: 9b30 ldr r3, [sp, #192] ; 0xc0 + 801a7ee: 1430 asrs r0, r6, #16 + 801a7f0: f3c5 3203 ubfx r2, r5, #12, #4 + 801a7f4: f3c6 3103 ubfx r1, r6, #12, #4 + 801a7f8: e9d3 ce02 ldrd ip, lr, [r3, #8] + 801a7fc: 142b asrs r3, r5, #16 + 801a7fe: f100 812e bmi.w 801aa5e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801a802: f10c 3bff add.w fp, ip, #4294967295 + 801a806: 455b cmp r3, fp + 801a808: f280 8129 bge.w 801aa5e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801a80c: 2800 cmp r0, #0 + 801a80e: f2c0 8126 blt.w 801aa5e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801a812: f10e 3bff add.w fp, lr, #4294967295 + 801a816: 4558 cmp r0, fp + 801a818: f280 8121 bge.w 801aa5e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x33e> + 801a81c: fb00 3309 mla r3, r0, r9, r3 + 801a820: 0858 lsrs r0, r3, #1 + 801a822: 07dc lsls r4, r3, #31 + 801a824: f817 c000 ldrb.w ip, [r7, r0] + 801a828: bf54 ite pl + 801a82a: f00c 0c0f andpl.w ip, ip, #15 + 801a82e: ea4f 1c2c movmi.w ip, ip, asr #4 + 801a832: eb0c 1c0c add.w ip, ip, ip, lsl #4 + 801a836: fa5f fc8c uxtb.w ip, ip + 801a83a: 2a00 cmp r2, #0 + 801a83c: f000 80fe beq.w 801aa3c <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x31c> + 801a840: 1c58 adds r0, r3, #1 + 801a842: ea4f 0e50 mov.w lr, r0, lsr #1 + 801a846: 07c0 lsls r0, r0, #31 + 801a848: f817 e00e ldrb.w lr, [r7, lr] + 801a84c: bf54 ite pl + 801a84e: f00e 0e0f andpl.w lr, lr, #15 + 801a852: ea4f 1e2e movmi.w lr, lr, asr #4 + 801a856: eb0e 1e0e add.w lr, lr, lr, lsl #4 + 801a85a: fa5f f08e uxtb.w r0, lr + 801a85e: 9010 str r0, [sp, #64] ; 0x40 + 801a860: b1d9 cbz r1, 801a89a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x17a> + 801a862: 444b add r3, r9 + 801a864: 0858 lsrs r0, r3, #1 + 801a866: 07dc lsls r4, r3, #31 + 801a868: f103 0301 add.w r3, r3, #1 + 801a86c: 5c38 ldrb r0, [r7, r0] + 801a86e: bf54 ite pl + 801a870: f000 000f andpl.w r0, r0, #15 + 801a874: 1100 asrmi r0, r0, #4 + 801a876: 07dc lsls r4, r3, #31 + 801a878: eb00 1000 add.w r0, r0, r0, lsl #4 + 801a87c: b2c0 uxtb r0, r0 + 801a87e: 900a str r0, [sp, #40] ; 0x28 + 801a880: ea4f 0053 mov.w r0, r3, lsr #1 + 801a884: f817 e000 ldrb.w lr, [r7, r0] + 801a888: bf54 ite pl + 801a88a: f00e 030f andpl.w r3, lr, #15 + 801a88e: ea4f 132e movmi.w r3, lr, asr #4 + 801a892: eb03 1303 add.w r3, r3, r3, lsl #4 + 801a896: b2db uxtb r3, r3 + 801a898: 9311 str r3, [sp, #68] ; 0x44 + 801a89a: b292 uxth r2, r2 + 801a89c: b289 uxth r1, r1 + 801a89e: 0113 lsls r3, r2, #4 + 801a8a0: fb02 f001 mul.w r0, r2, r1 + 801a8a4: 9a10 ldr r2, [sp, #64] ; 0x40 + 801a8a6: f5c3 7e80 rsb lr, r3, #256 ; 0x100 + 801a8aa: ebc0 1101 rsb r1, r0, r1, lsl #4 + 801a8ae: 1a1b subs r3, r3, r0 + 801a8b0: b289 uxth r1, r1 + 801a8b2: b29b uxth r3, r3 + 801a8b4: ebae 0e01 sub.w lr, lr, r1 + 801a8b8: 4353 muls r3, r2 + 801a8ba: fa1f fe8e uxth.w lr, lr + 801a8be: fb0c 320e mla r2, ip, lr, r3 + 801a8c2: 9b0a ldr r3, [sp, #40] ; 0x28 + 801a8c4: fb01 2203 mla r2, r1, r3, r2 + 801a8c8: 9b11 ldr r3, [sp, #68] ; 0x44 + 801a8ca: fb00 2203 mla r2, r0, r3, r2 + 801a8ce: f3c2 2207 ubfx r2, r2, #8, #8 + 801a8d2: 2a00 cmp r2, #0 + 801a8d4: d039 beq.n 801a94a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22a> + 801a8d6: 4bc7 ldr r3, [pc, #796] ; (801abf4 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4d4>) + 801a8d8: 6819 ldr r1, [r3, #0] + 801a8da: 9b0e ldr r3, [sp, #56] ; 0x38 + 801a8dc: fa5f fc81 uxtb.w ip, r1 + 801a8e0: 435a muls r2, r3 + 801a8e2: 1c53 adds r3, r2, #1 + 801a8e4: eb03 2212 add.w r2, r3, r2, lsr #8 + 801a8e8: 1212 asrs r2, r2, #8 + 801a8ea: b290 uxth r0, r2 + 801a8ec: 43d2 mvns r2, r2 + 801a8ee: fb1c fc00 smulbb ip, ip, r0 + 801a8f2: b2d3 uxtb r3, r2 + 801a8f4: f898 2000 ldrb.w r2, [r8] + 801a8f8: fb02 c203 mla r2, r2, r3, ip + 801a8fc: b292 uxth r2, r2 + 801a8fe: f102 0c01 add.w ip, r2, #1 + 801a902: eb0c 2212 add.w r2, ip, r2, lsr #8 + 801a906: f898 c001 ldrb.w ip, [r8, #1] + 801a90a: fb1c fc03 smulbb ip, ip, r3 + 801a90e: 1212 asrs r2, r2, #8 + 801a910: f888 2000 strb.w r2, [r8] + 801a914: f3c1 2207 ubfx r2, r1, #8, #8 + 801a918: f3c1 4107 ubfx r1, r1, #16, #8 + 801a91c: fb02 c200 mla r2, r2, r0, ip + 801a920: b292 uxth r2, r2 + 801a922: f102 0c01 add.w ip, r2, #1 + 801a926: eb0c 2212 add.w r2, ip, r2, lsr #8 + 801a92a: 1212 asrs r2, r2, #8 + 801a92c: f888 2001 strb.w r2, [r8, #1] + 801a930: f898 2002 ldrb.w r2, [r8, #2] + 801a934: fb12 f303 smulbb r3, r2, r3 + 801a938: fb01 3300 mla r3, r1, r0, r3 + 801a93c: b29b uxth r3, r3 + 801a93e: 1c5a adds r2, r3, #1 + 801a940: eb02 2313 add.w r3, r2, r3, lsr #8 + 801a944: 121b asrs r3, r3, #8 + 801a946: f888 3002 strb.w r3, [r8, #2] + 801a94a: 9b2b ldr r3, [sp, #172] ; 0xac + 801a94c: f108 0803 add.w r8, r8, #3 + 801a950: 441d add r5, r3 + 801a952: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801a954: 441e add r6, r3 + 801a956: 9b0d ldr r3, [sp, #52] ; 0x34 + 801a958: 3b01 subs r3, #1 + 801a95a: 930d str r3, [sp, #52] ; 0x34 + 801a95c: e742 b.n 801a7e4 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xc4> + 801a95e: 9b2b ldr r3, [sp, #172] ; 0xac + 801a960: f10a 0a03 add.w sl, sl, #3 + 801a964: 441d add r5, r3 + 801a966: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801a968: 441e add r6, r3 + 801a96a: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a96c: 3b01 subs r3, #1 + 801a96e: 9309 str r3, [sp, #36] ; 0x24 + 801a970: e716 b.n 801a7a0 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x80> + 801a972: d024 beq.n 801a9be <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x29e> + 801a974: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a976: 982b ldr r0, [sp, #172] ; 0xac + 801a978: 3b01 subs r3, #1 + 801a97a: fb00 5003 mla r0, r0, r3, r5 + 801a97e: 1400 asrs r0, r0, #16 + 801a980: f53f af2b bmi.w 801a7da <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 801a984: 3901 subs r1, #1 + 801a986: 4288 cmp r0, r1 + 801a988: f6bf af27 bge.w 801a7da <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 801a98c: 992c ldr r1, [sp, #176] ; 0xb0 + 801a98e: fb01 6303 mla r3, r1, r3, r6 + 801a992: 141b asrs r3, r3, #16 + 801a994: f53f af21 bmi.w 801a7da <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 801a998: 3a01 subs r2, #1 + 801a99a: 4293 cmp r3, r2 + 801a99c: f6bf af1d bge.w 801a7da <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 801a9a0: f10a 0e03 add.w lr, sl, #3 + 801a9a4: f8dd 8024 ldr.w r8, [sp, #36] ; 0x24 + 801a9a8: f9bd 903c ldrsh.w r9, [sp, #60] ; 0x3c + 801a9ac: f1b8 0f00 cmp.w r8, #0 + 801a9b0: dc76 bgt.n 801aaa0 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x380> + 801a9b2: 9b09 ldr r3, [sp, #36] ; 0x24 + 801a9b4: ea23 74e3 bic.w r4, r3, r3, asr #31 + 801a9b8: eb04 0444 add.w r4, r4, r4, lsl #1 + 801a9bc: 44a2 add sl, r4 + 801a9be: 9b0c ldr r3, [sp, #48] ; 0x30 + 801a9c0: 2b00 cmp r3, #0 + 801a9c2: f340 812c ble.w 801ac1e <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4fe> + 801a9c6: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 801a9ca: 9b28 ldr r3, [sp, #160] ; 0xa0 + 801a9cc: ee3a aa2b vadd.f32 s20, s20, s23 + 801a9d0: ee79 9a8b vadd.f32 s19, s19, s22 + 801a9d4: eef0 6a48 vmov.f32 s13, s16 + 801a9d8: eec7 7a0a vdiv.f32 s15, s14, s20 + 801a9dc: ee39 9a2a vadd.f32 s18, s18, s21 + 801a9e0: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801a9e4: ee16 5a90 vmov r5, s13 + 801a9e8: eef0 6a68 vmov.f32 s13, s17 + 801a9ec: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801a9f0: ee16 6a90 vmov r6, s13 + 801a9f4: ee29 7aa7 vmul.f32 s14, s19, s15 + 801a9f8: ee69 7a27 vmul.f32 s15, s18, s15 + 801a9fc: ee37 8a48 vsub.f32 s16, s14, s16 + 801aa00: ee77 8ae8 vsub.f32 s17, s15, s17 + 801aa04: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 801aa08: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 801aa0c: ee18 2a10 vmov r2, s16 + 801aa10: eeb0 8a47 vmov.f32 s16, s14 + 801aa14: fb92 f3f3 sdiv r3, r2, r3 + 801aa18: ee18 2a90 vmov r2, s17 + 801aa1c: 932b str r3, [sp, #172] ; 0xac + 801aa1e: 9b28 ldr r3, [sp, #160] ; 0xa0 + 801aa20: eef0 8a67 vmov.f32 s17, s15 + 801aa24: fb92 f3f3 sdiv r3, r2, r3 + 801aa28: 932c str r3, [sp, #176] ; 0xb0 + 801aa2a: 9b0c ldr r3, [sp, #48] ; 0x30 + 801aa2c: 9a14 ldr r2, [sp, #80] ; 0x50 + 801aa2e: 3b01 subs r3, #1 + 801aa30: 930c str r3, [sp, #48] ; 0x30 + 801aa32: 9b28 ldr r3, [sp, #160] ; 0xa0 + 801aa34: bf08 it eq + 801aa36: 4613 moveq r3, r2 + 801aa38: 9309 str r3, [sp, #36] ; 0x24 + 801aa3a: e6a2 b.n 801a782 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x62> + 801aa3c: 2900 cmp r1, #0 + 801aa3e: f43f af2c beq.w 801a89a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x17a> + 801aa42: eb09 0003 add.w r0, r9, r3 + 801aa46: 0843 lsrs r3, r0, #1 + 801aa48: 07c0 lsls r0, r0, #31 + 801aa4a: 5cfb ldrb r3, [r7, r3] + 801aa4c: bf54 ite pl + 801aa4e: f003 030f andpl.w r3, r3, #15 + 801aa52: 111b asrmi r3, r3, #4 + 801aa54: eb03 1303 add.w r3, r3, r3, lsl #4 + 801aa58: b2db uxtb r3, r3 + 801aa5a: 930a str r3, [sp, #40] ; 0x28 + 801aa5c: e71d b.n 801a89a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x17a> + 801aa5e: f113 0b01 adds.w fp, r3, #1 + 801aa62: f53f af72 bmi.w 801a94a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22a> + 801aa66: 45dc cmp ip, fp + 801aa68: f6ff af6f blt.w 801a94a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22a> + 801aa6c: f110 0b01 adds.w fp, r0, #1 + 801aa70: f53f af6b bmi.w 801a94a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22a> + 801aa74: 45de cmp lr, fp + 801aa76: f6ff af68 blt.w 801a94a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22a> + 801aa7a: 9302 str r3, [sp, #8] + 801aa7c: fa0f f38e sxth.w r3, lr + 801aa80: 9c0e ldr r4, [sp, #56] ; 0x38 + 801aa82: 9301 str r3, [sp, #4] + 801aa84: fa0f f38c sxth.w r3, ip + 801aa88: e9cd 0203 strd r0, r2, [sp, #12] + 801aa8c: e9cd 1405 strd r1, r4, [sp, #20] + 801aa90: 9300 str r3, [sp, #0] + 801aa92: 463a mov r2, r7 + 801aa94: 464b mov r3, r9 + 801aa96: 4641 mov r1, r8 + 801aa98: 9815 ldr r0, [sp, #84] ; 0x54 + 801aa9a: f7ff fd59 bl 801a550 <_ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh> + 801aa9e: e754 b.n 801a94a <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22a> + 801aaa0: 142a asrs r2, r5, #16 + 801aaa2: f3c5 3103 ubfx r1, r5, #12, #4 + 801aaa6: 1433 asrs r3, r6, #16 + 801aaa8: f3c6 3003 ubfx r0, r6, #12, #4 + 801aaac: fb09 2303 mla r3, r9, r3, r2 + 801aab0: 085a lsrs r2, r3, #1 + 801aab2: 07dc lsls r4, r3, #31 + 801aab4: 5cba ldrb r2, [r7, r2] + 801aab6: bf54 ite pl + 801aab8: f002 020f andpl.w r2, r2, #15 + 801aabc: 1112 asrmi r2, r2, #4 + 801aabe: eb02 1202 add.w r2, r2, r2, lsl #4 + 801aac2: b2d2 uxtb r2, r2 + 801aac4: 2900 cmp r1, #0 + 801aac6: f000 8097 beq.w 801abf8 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4d8> + 801aaca: f103 0b01 add.w fp, r3, #1 + 801aace: ea4f 0c5b mov.w ip, fp, lsr #1 + 801aad2: f01b 0f01 tst.w fp, #1 + 801aad6: f817 c00c ldrb.w ip, [r7, ip] + 801aada: bf0c ite eq + 801aadc: f00c 0c0f andeq.w ip, ip, #15 + 801aae0: ea4f 1c2c movne.w ip, ip, asr #4 + 801aae4: eb0c 1c0c add.w ip, ip, ip, lsl #4 + 801aae8: fa5f f48c uxtb.w r4, ip + 801aaec: 9412 str r4, [sp, #72] ; 0x48 + 801aaee: b300 cbz r0, 801ab32 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x412> + 801aaf0: 444b add r3, r9 + 801aaf2: ea4f 0c53 mov.w ip, r3, lsr #1 + 801aaf6: 07dc lsls r4, r3, #31 + 801aaf8: f103 0301 add.w r3, r3, #1 + 801aafc: f817 c00c ldrb.w ip, [r7, ip] + 801ab00: bf54 ite pl + 801ab02: f00c 0c0f andpl.w ip, ip, #15 + 801ab06: ea4f 1c2c movmi.w ip, ip, asr #4 + 801ab0a: eb0c 1c0c add.w ip, ip, ip, lsl #4 + 801ab0e: fa5f f48c uxtb.w r4, ip + 801ab12: ea4f 0c53 mov.w ip, r3, lsr #1 + 801ab16: 940b str r4, [sp, #44] ; 0x2c + 801ab18: 07dc lsls r4, r3, #31 + 801ab1a: f817 c00c ldrb.w ip, [r7, ip] + 801ab1e: bf54 ite pl + 801ab20: f00c 0c0f andpl.w ip, ip, #15 + 801ab24: ea4f 1c2c movmi.w ip, ip, asr #4 + 801ab28: eb0c 1c0c add.w ip, ip, ip, lsl #4 + 801ab2c: fa5f f38c uxtb.w r3, ip + 801ab30: 9313 str r3, [sp, #76] ; 0x4c + 801ab32: b289 uxth r1, r1 + 801ab34: 9c12 ldr r4, [sp, #72] ; 0x48 + 801ab36: b280 uxth r0, r0 + 801ab38: fb01 f300 mul.w r3, r1, r0 + 801ab3c: 0109 lsls r1, r1, #4 + 801ab3e: ebc3 1000 rsb r0, r3, r0, lsl #4 + 801ab42: f5c1 7c80 rsb ip, r1, #256 ; 0x100 + 801ab46: 1ac9 subs r1, r1, r3 + 801ab48: b280 uxth r0, r0 + 801ab4a: b289 uxth r1, r1 + 801ab4c: ebac 0c00 sub.w ip, ip, r0 + 801ab50: 4361 muls r1, r4 + 801ab52: fa1f fc8c uxth.w ip, ip + 801ab56: fb02 120c mla r2, r2, ip, r1 + 801ab5a: 990b ldr r1, [sp, #44] ; 0x2c + 801ab5c: fb00 2001 mla r0, r0, r1, r2 + 801ab60: 9a13 ldr r2, [sp, #76] ; 0x4c + 801ab62: fb03 0302 mla r3, r3, r2, r0 + 801ab66: f3c3 2307 ubfx r3, r3, #8, #8 + 801ab6a: 2b00 cmp r3, #0 + 801ab6c: d039 beq.n 801abe2 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4c2> + 801ab6e: 4a21 ldr r2, [pc, #132] ; (801abf4 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4d4>) + 801ab70: f81e 1c03 ldrb.w r1, [lr, #-3] + 801ab74: 6810 ldr r0, [r2, #0] + 801ab76: 9a0e ldr r2, [sp, #56] ; 0x38 + 801ab78: fa5f fc80 uxtb.w ip, r0 + 801ab7c: 4353 muls r3, r2 + 801ab7e: 1c5a adds r2, r3, #1 + 801ab80: eb02 2313 add.w r3, r2, r3, lsr #8 + 801ab84: 121b asrs r3, r3, #8 + 801ab86: b29a uxth r2, r3 + 801ab88: 43db mvns r3, r3 + 801ab8a: fb1c fc02 smulbb ip, ip, r2 + 801ab8e: b2db uxtb r3, r3 + 801ab90: fb01 c103 mla r1, r1, r3, ip + 801ab94: b289 uxth r1, r1 + 801ab96: f101 0c01 add.w ip, r1, #1 + 801ab9a: eb0c 2111 add.w r1, ip, r1, lsr #8 + 801ab9e: f81e cc02 ldrb.w ip, [lr, #-2] + 801aba2: fb1c fc03 smulbb ip, ip, r3 + 801aba6: 1209 asrs r1, r1, #8 + 801aba8: f80e 1c03 strb.w r1, [lr, #-3] + 801abac: f3c0 2107 ubfx r1, r0, #8, #8 + 801abb0: f3c0 4007 ubfx r0, r0, #16, #8 + 801abb4: fb01 c102 mla r1, r1, r2, ip + 801abb8: b289 uxth r1, r1 + 801abba: f101 0c01 add.w ip, r1, #1 + 801abbe: eb0c 2111 add.w r1, ip, r1, lsr #8 + 801abc2: 1209 asrs r1, r1, #8 + 801abc4: f80e 1c02 strb.w r1, [lr, #-2] + 801abc8: f81e 1c01 ldrb.w r1, [lr, #-1] + 801abcc: fb11 f303 smulbb r3, r1, r3 + 801abd0: fb00 3002 mla r0, r0, r2, r3 + 801abd4: b280 uxth r0, r0 + 801abd6: 1c42 adds r2, r0, #1 + 801abd8: eb02 2010 add.w r0, r2, r0, lsr #8 + 801abdc: 1200 asrs r0, r0, #8 + 801abde: f80e 0c01 strb.w r0, [lr, #-1] + 801abe2: 9b2b ldr r3, [sp, #172] ; 0xac + 801abe4: f10e 0e03 add.w lr, lr, #3 + 801abe8: f108 38ff add.w r8, r8, #4294967295 + 801abec: 441d add r5, r3 + 801abee: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801abf0: 441e add r6, r3 + 801abf2: e6db b.n 801a9ac <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x28c> + 801abf4: 240c3d6c .word 0x240c3d6c + 801abf8: 2800 cmp r0, #0 + 801abfa: d09a beq.n 801ab32 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x412> + 801abfc: 444b add r3, r9 + 801abfe: ea4f 0c53 mov.w ip, r3, lsr #1 + 801ac02: 07db lsls r3, r3, #31 + 801ac04: f817 c00c ldrb.w ip, [r7, ip] + 801ac08: bf54 ite pl + 801ac0a: f00c 0c0f andpl.w ip, ip, #15 + 801ac0e: ea4f 1c2c movmi.w ip, ip, asr #4 + 801ac12: eb0c 1c0c add.w ip, ip, ip, lsl #4 + 801ac16: fa5f f38c uxtb.w r3, ip + 801ac1a: 930b str r3, [sp, #44] ; 0x2c + 801ac1c: e789 b.n 801ab32 <_ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x412> + 801ac1e: b017 add sp, #92 ; 0x5c + 801ac20: ecbd 8b08 vpop {d8-d11} + 801ac24: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +0801ac28 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh>: + 801ac28: e92d 4ff8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801ac2c: e9dd 0c0c ldrd r0, ip, [sp, #48] ; 0x30 + 801ac30: f9bd 8028 ldrsh.w r8, [sp, #40] ; 0x28 + 801ac34: 2800 cmp r0, #0 + 801ac36: f9bd 902c ldrsh.w r9, [sp, #44] ; 0x2c + 801ac3a: f89d 7038 ldrb.w r7, [sp, #56] ; 0x38 + 801ac3e: fb0c 0e03 mla lr, ip, r3, r0 + 801ac42: f89d 503c ldrb.w r5, [sp, #60] ; 0x3c + 801ac46: db6b blt.n 801ad20 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xf8> + 801ac48: 4580 cmp r8, r0 + 801ac4a: dd69 ble.n 801ad20 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xf8> + 801ac4c: f1bc 0f00 cmp.w ip, #0 + 801ac50: db66 blt.n 801ad20 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xf8> + 801ac52: 45e1 cmp r9, ip + 801ac54: dd64 ble.n 801ad20 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xf8> + 801ac56: ea4f 045e mov.w r4, lr, lsr #1 + 801ac5a: f01e 0f01 tst.w lr, #1 + 801ac5e: 5d16 ldrb r6, [r2, r4] + 801ac60: bf0c ite eq + 801ac62: f006 060f andeq.w r6, r6, #15 + 801ac66: 1136 asrne r6, r6, #4 + 801ac68: eb06 1606 add.w r6, r6, r6, lsl #4 + 801ac6c: b2f6 uxtb r6, r6 + 801ac6e: f110 0a01 adds.w sl, r0, #1 + 801ac72: d457 bmi.n 801ad24 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xfc> + 801ac74: 45d0 cmp r8, sl + 801ac76: dd55 ble.n 801ad24 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xfc> + 801ac78: f1bc 0f00 cmp.w ip, #0 + 801ac7c: db52 blt.n 801ad24 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xfc> + 801ac7e: 45e1 cmp r9, ip + 801ac80: dd50 ble.n 801ad24 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xfc> + 801ac82: 2f00 cmp r7, #0 + 801ac84: f000 80a5 beq.w 801add2 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1aa> + 801ac88: f10e 0b01 add.w fp, lr, #1 + 801ac8c: ea4f 045b mov.w r4, fp, lsr #1 + 801ac90: f01b 0f01 tst.w fp, #1 + 801ac94: 5d14 ldrb r4, [r2, r4] + 801ac96: bf0c ite eq + 801ac98: f004 040f andeq.w r4, r4, #15 + 801ac9c: 1124 asrne r4, r4, #4 + 801ac9e: eb04 1404 add.w r4, r4, r4, lsl #4 + 801aca2: b2e4 uxtb r4, r4 + 801aca4: 2d00 cmp r5, #0 + 801aca6: f000 808f beq.w 801adc8 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1a0> + 801acaa: 2800 cmp r0, #0 + 801acac: f10c 0c01 add.w ip, ip, #1 + 801acb0: db3c blt.n 801ad2c <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x104> + 801acb2: 4580 cmp r8, r0 + 801acb4: dd3a ble.n 801ad2c <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x104> + 801acb6: f1bc 0f00 cmp.w ip, #0 + 801acba: db37 blt.n 801ad2c <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x104> + 801acbc: 45e1 cmp r9, ip + 801acbe: dd35 ble.n 801ad2c <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x104> + 801acc0: eb03 0b0e add.w fp, r3, lr + 801acc4: ea4f 005b mov.w r0, fp, lsr #1 + 801acc8: f01b 0f01 tst.w fp, #1 + 801accc: 5c10 ldrb r0, [r2, r0] + 801acce: bf0c ite eq + 801acd0: f000 000f andeq.w r0, r0, #15 + 801acd4: 1100 asrne r0, r0, #4 + 801acd6: eb00 1000 add.w r0, r0, r0, lsl #4 + 801acda: b2c0 uxtb r0, r0 + 801acdc: f1ba 0f00 cmp.w sl, #0 + 801ace0: db26 blt.n 801ad30 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x108> + 801ace2: 45d0 cmp r8, sl + 801ace4: dd24 ble.n 801ad30 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x108> + 801ace6: f1bc 0f00 cmp.w ip, #0 + 801acea: db21 blt.n 801ad30 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x108> + 801acec: 45e1 cmp r9, ip + 801acee: dd1f ble.n 801ad30 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x108> + 801acf0: b307 cbz r7, 801ad34 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x10c> + 801acf2: 3301 adds r3, #1 + 801acf4: 449e add lr, r3 + 801acf6: ea4f 035e mov.w r3, lr, lsr #1 + 801acfa: f01e 0f01 tst.w lr, #1 + 801acfe: 5cd3 ldrb r3, [r2, r3] + 801ad00: bf0c ite eq + 801ad02: f003 030f andeq.w r3, r3, #15 + 801ad06: 111b asrne r3, r3, #4 + 801ad08: eb03 1303 add.w r3, r3, r3, lsl #4 + 801ad0c: b2db uxtb r3, r3 + 801ad0e: 2f0f cmp r7, #15 + 801ad10: d911 bls.n 801ad36 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x10e> + 801ad12: 4b32 ldr r3, [pc, #200] ; (801addc <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1b4>) + 801ad14: f240 115b movw r1, #347 ; 0x15b + 801ad18: 4a31 ldr r2, [pc, #196] ; (801ade0 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1b8>) + 801ad1a: 4832 ldr r0, [pc, #200] ; (801ade4 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1bc>) + 801ad1c: f002 f81e bl 801cd5c <__assert_func> + 801ad20: 2600 movs r6, #0 + 801ad22: e7a4 b.n 801ac6e <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x46> + 801ad24: 2400 movs r4, #0 + 801ad26: e7bd b.n 801aca4 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x7c> + 801ad28: 463c mov r4, r7 + 801ad2a: e7be b.n 801acaa <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x82> + 801ad2c: 2000 movs r0, #0 + 801ad2e: e7d5 b.n 801acdc <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xb4> + 801ad30: 2300 movs r3, #0 + 801ad32: e7ec b.n 801ad0e <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xe6> + 801ad34: 463b mov r3, r7 + 801ad36: 2d0f cmp r5, #15 + 801ad38: d8eb bhi.n 801ad12 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xea> + 801ad3a: b2bf uxth r7, r7 + 801ad3c: b2ad uxth r5, r5 + 801ad3e: fb07 f205 mul.w r2, r7, r5 + 801ad42: 013f lsls r7, r7, #4 + 801ad44: ebc2 1505 rsb r5, r2, r5, lsl #4 + 801ad48: f5c7 7c80 rsb ip, r7, #256 ; 0x100 + 801ad4c: 1abf subs r7, r7, r2 + 801ad4e: b2ad uxth r5, r5 + 801ad50: b2bf uxth r7, r7 + 801ad52: ebac 0c05 sub.w ip, ip, r5 + 801ad56: 437c muls r4, r7 + 801ad58: fa1f fc8c uxth.w ip, ip + 801ad5c: fb06 440c mla r4, r6, ip, r4 + 801ad60: fb05 4400 mla r4, r5, r0, r4 + 801ad64: fb02 4303 mla r3, r2, r3, r4 + 801ad68: f3c3 2307 ubfx r3, r3, #8, #8 + 801ad6c: b353 cbz r3, 801adc4 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x19c> + 801ad6e: 4a1e ldr r2, [pc, #120] ; (801ade8 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1c0>) + 801ad70: 7808 ldrb r0, [r1, #0] + 801ad72: 6814 ldr r4, [r2, #0] + 801ad74: b29a uxth r2, r3 + 801ad76: 43db mvns r3, r3 + 801ad78: b2e5 uxtb r5, r4 + 801ad7a: b2db uxtb r3, r3 + 801ad7c: fb15 f502 smulbb r5, r5, r2 + 801ad80: fb00 5003 mla r0, r0, r3, r5 + 801ad84: b280 uxth r0, r0 + 801ad86: 1c45 adds r5, r0, #1 + 801ad88: eb05 2010 add.w r0, r5, r0, lsr #8 + 801ad8c: 784d ldrb r5, [r1, #1] + 801ad8e: fb15 f503 smulbb r5, r5, r3 + 801ad92: 1200 asrs r0, r0, #8 + 801ad94: 7008 strb r0, [r1, #0] + 801ad96: f3c4 2007 ubfx r0, r4, #8, #8 + 801ad9a: f3c4 4407 ubfx r4, r4, #16, #8 + 801ad9e: fb00 5002 mla r0, r0, r2, r5 + 801ada2: b280 uxth r0, r0 + 801ada4: 1c45 adds r5, r0, #1 + 801ada6: eb05 2010 add.w r0, r5, r0, lsr #8 + 801adaa: 1200 asrs r0, r0, #8 + 801adac: 7048 strb r0, [r1, #1] + 801adae: 7888 ldrb r0, [r1, #2] + 801adb0: fb10 f303 smulbb r3, r0, r3 + 801adb4: fb04 3202 mla r2, r4, r2, r3 + 801adb8: b292 uxth r2, r2 + 801adba: 1c53 adds r3, r2, #1 + 801adbc: eb03 2212 add.w r2, r3, r2, lsr #8 + 801adc0: 1212 asrs r2, r2, #8 + 801adc2: 708a strb r2, [r1, #2] + 801adc4: e8bd 8ff8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801adc8: 2f0f cmp r7, #15 + 801adca: d8a2 bhi.n 801ad12 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0xea> + 801adcc: 462b mov r3, r5 + 801adce: 4628 mov r0, r5 + 801add0: e7b3 b.n 801ad3a <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x112> + 801add2: 2d00 cmp r5, #0 + 801add4: d1a8 bne.n 801ad28 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x100> + 801add6: 462c mov r4, r5 + 801add8: e7f8 b.n 801adcc <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh+0x1a4> + 801adda: bf00 nop + 801addc: 0802145d .word 0x0802145d + 801ade0: 08021872 .word 0x08021872 + 801ade4: 0802142a .word 0x0802142a + 801ade8: 240c3d6c .word 0x240c3d6c + +0801adec <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff>: + 801adec: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801adf0: ed2d 8b08 vpush {d8-d11} + 801adf4: b093 sub sp, #76 ; 0x4c + 801adf6: 461c mov r4, r3 + 801adf8: eeb0 aa40 vmov.f32 s20, s0 + 801adfc: 920c str r2, [sp, #48] ; 0x30 + 801adfe: eef0 9a60 vmov.f32 s19, s1 + 801ae02: 9a29 ldr r2, [sp, #164] ; 0xa4 + 801ae04: eeb0 9a41 vmov.f32 s18, s2 + 801ae08: 9011 str r0, [sp, #68] ; 0x44 + 801ae0a: eeb0 8a62 vmov.f32 s16, s5 + 801ae0e: 6850 ldr r0, [r2, #4] + 801ae10: eef0 8a43 vmov.f32 s17, s6 + 801ae14: 9107 str r1, [sp, #28] + 801ae16: eef0 ba44 vmov.f32 s23, s8 + 801ae1a: 6812 ldr r2, [r2, #0] + 801ae1c: eeb0 ba64 vmov.f32 s22, s9 + 801ae20: eef0 aa45 vmov.f32 s21, s10 + 801ae24: e9dd 132a ldrd r1, r3, [sp, #168] ; 0xa8 + 801ae28: e9dd 5625 ldrd r5, r6, [sp, #148] ; 0x94 + 801ae2c: fb00 1303 mla r3, r0, r3, r1 + 801ae30: eb03 0343 add.w r3, r3, r3, lsl #1 + 801ae34: eb02 0b03 add.w fp, r2, r3 + 801ae38: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801ae3a: 689b ldr r3, [r3, #8] + 801ae3c: 3301 adds r3, #1 + 801ae3e: f023 0301 bic.w r3, r3, #1 + 801ae42: 9309 str r3, [sp, #36] ; 0x24 + 801ae44: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801ae46: f8d3 8000 ldr.w r8, [r3] + 801ae4a: 9b07 ldr r3, [sp, #28] + 801ae4c: 2b00 cmp r3, #0 + 801ae4e: dc03 bgt.n 801ae58 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x6c> + 801ae50: 9b0c ldr r3, [sp, #48] ; 0x30 + 801ae52: 2b00 cmp r3, #0 + 801ae54: f340 822b ble.w 801b2ae <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4c2> + 801ae58: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801ae5a: f9b3 1008 ldrsh.w r1, [r3, #8] + 801ae5e: f9b3 200c ldrsh.w r2, [r3, #12] + 801ae62: 1e48 subs r0, r1, #1 + 801ae64: 1e57 subs r7, r2, #1 + 801ae66: 2c00 cmp r4, #0 + 801ae68: f340 80d7 ble.w 801b01a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x22e> + 801ae6c: ea5f 4c25 movs.w ip, r5, asr #16 + 801ae70: ea4f 4326 mov.w r3, r6, asr #16 + 801ae74: d406 bmi.n 801ae84 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x98> + 801ae76: 4584 cmp ip, r0 + 801ae78: da04 bge.n 801ae84 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x98> + 801ae7a: 2b00 cmp r3, #0 + 801ae7c: db02 blt.n 801ae84 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x98> + 801ae7e: 42bb cmp r3, r7 + 801ae80: f2c0 80cc blt.w 801b01c <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x230> + 801ae84: f11c 0c01 adds.w ip, ip, #1 + 801ae88: f100 80bf bmi.w 801b00a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x21e> + 801ae8c: 4561 cmp r1, ip + 801ae8e: f2c0 80bc blt.w 801b00a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x21e> + 801ae92: 3301 adds r3, #1 + 801ae94: f100 80b9 bmi.w 801b00a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x21e> + 801ae98: 429a cmp r2, r3 + 801ae9a: f2c0 80b6 blt.w 801b00a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x21e> + 801ae9e: 46a2 mov sl, r4 + 801aea0: 465f mov r7, fp + 801aea2: f9bd 9024 ldrsh.w r9, [sp, #36] ; 0x24 + 801aea6: f1ba 0f00 cmp.w sl, #0 + 801aeaa: f340 80d4 ble.w 801b056 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x26a> + 801aeae: f3c5 3303 ubfx r3, r5, #12, #4 + 801aeb2: 1430 asrs r0, r6, #16 + 801aeb4: f3c6 3103 ubfx r1, r6, #12, #4 + 801aeb8: 9308 str r3, [sp, #32] + 801aeba: 9b2c ldr r3, [sp, #176] ; 0xb0 + 801aebc: e9d3 ce02 ldrd ip, lr, [r3, #8] + 801aec0: 142b asrs r3, r5, #16 + 801aec2: f100 8124 bmi.w 801b10e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x322> + 801aec6: f10c 32ff add.w r2, ip, #4294967295 + 801aeca: 4293 cmp r3, r2 + 801aecc: f280 811f bge.w 801b10e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x322> + 801aed0: 2800 cmp r0, #0 + 801aed2: f2c0 811c blt.w 801b10e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x322> + 801aed6: f10e 32ff add.w r2, lr, #4294967295 + 801aeda: 4290 cmp r0, r2 + 801aedc: f280 8117 bge.w 801b10e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x322> + 801aee0: fb00 3309 mla r3, r0, r9, r3 + 801aee4: 0858 lsrs r0, r3, #1 + 801aee6: 07da lsls r2, r3, #31 + 801aee8: 9a08 ldr r2, [sp, #32] + 801aeea: f818 c000 ldrb.w ip, [r8, r0] + 801aeee: bf54 ite pl + 801aef0: f00c 0c0f andpl.w ip, ip, #15 + 801aef4: ea4f 1c2c movmi.w ip, ip, asr #4 + 801aef8: eb0c 1c0c add.w ip, ip, ip, lsl #4 + 801aefc: fa5f fc8c uxtb.w ip, ip + 801af00: 2a00 cmp r2, #0 + 801af02: f000 80ed beq.w 801b0e0 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x2f4> + 801af06: 1c58 adds r0, r3, #1 + 801af08: ea4f 0e50 mov.w lr, r0, lsr #1 + 801af0c: 07c0 lsls r0, r0, #31 + 801af0e: f818 e00e ldrb.w lr, [r8, lr] + 801af12: bf54 ite pl + 801af14: f00e 0e0f andpl.w lr, lr, #15 + 801af18: ea4f 1e2e movmi.w lr, lr, asr #4 + 801af1c: eb0e 1e0e add.w lr, lr, lr, lsl #4 + 801af20: fa5f fe8e uxtb.w lr, lr + 801af24: f8cd e034 str.w lr, [sp, #52] ; 0x34 + 801af28: b1c9 cbz r1, 801af5e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x172> + 801af2a: 444b add r3, r9 + 801af2c: 0858 lsrs r0, r3, #1 + 801af2e: 07da lsls r2, r3, #31 + 801af30: f818 0000 ldrb.w r0, [r8, r0] + 801af34: bf54 ite pl + 801af36: f000 000f andpl.w r0, r0, #15 + 801af3a: 1100 asrmi r0, r0, #4 + 801af3c: eb00 1000 add.w r0, r0, r0, lsl #4 + 801af40: b2c0 uxtb r0, r0 + 801af42: 900a str r0, [sp, #40] ; 0x28 + 801af44: 1c58 adds r0, r3, #1 + 801af46: 0843 lsrs r3, r0, #1 + 801af48: 07c2 lsls r2, r0, #31 + 801af4a: f818 3003 ldrb.w r3, [r8, r3] + 801af4e: bf54 ite pl + 801af50: f003 030f andpl.w r3, r3, #15 + 801af54: 111b asrmi r3, r3, #4 + 801af56: eb03 1303 add.w r3, r3, r3, lsl #4 + 801af5a: b2db uxtb r3, r3 + 801af5c: 930e str r3, [sp, #56] ; 0x38 + 801af5e: f8bd 2020 ldrh.w r2, [sp, #32] + 801af62: b289 uxth r1, r1 + 801af64: fb02 f301 mul.w r3, r2, r1 + 801af68: 0112 lsls r2, r2, #4 + 801af6a: ebc3 1101 rsb r1, r3, r1, lsl #4 + 801af6e: f5c2 7080 rsb r0, r2, #256 ; 0x100 + 801af72: 1ad2 subs r2, r2, r3 + 801af74: b289 uxth r1, r1 + 801af76: b292 uxth r2, r2 + 801af78: 1a40 subs r0, r0, r1 + 801af7a: fa1f fe80 uxth.w lr, r0 + 801af7e: 980d ldr r0, [sp, #52] ; 0x34 + 801af80: 4342 muls r2, r0 + 801af82: fb0c 2c0e mla ip, ip, lr, r2 + 801af86: 9a0a ldr r2, [sp, #40] ; 0x28 + 801af88: fb01 c102 mla r1, r1, r2, ip + 801af8c: 9a0e ldr r2, [sp, #56] ; 0x38 + 801af8e: fb03 1302 mla r3, r3, r2, r1 + 801af92: f3c3 2307 ubfx r3, r3, #8, #8 + 801af96: b383 cbz r3, 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801af98: 4ac7 ldr r2, [pc, #796] ; (801b2b8 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4cc>) + 801af9a: 2bff cmp r3, #255 ; 0xff + 801af9c: 6812 ldr r2, [r2, #0] + 801af9e: f3c2 4e07 ubfx lr, r2, #16, #8 + 801afa2: f3c2 2007 ubfx r0, r2, #8, #8 + 801afa6: b2d2 uxtb r2, r2 + 801afa8: f000 80ac beq.w 801b104 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x318> + 801afac: b299 uxth r1, r3 + 801afae: 43db mvns r3, r3 + 801afb0: f897 c000 ldrb.w ip, [r7] + 801afb4: fb12 f201 smulbb r2, r2, r1 + 801afb8: b2db uxtb r3, r3 + 801afba: fb10 f001 smulbb r0, r0, r1 + 801afbe: fb0c 2203 mla r2, ip, r3, r2 + 801afc2: fb1e f101 smulbb r1, lr, r1 + 801afc6: b292 uxth r2, r2 + 801afc8: f102 0c01 add.w ip, r2, #1 + 801afcc: eb0c 2212 add.w r2, ip, r2, lsr #8 + 801afd0: 1212 asrs r2, r2, #8 + 801afd2: 703a strb r2, [r7, #0] + 801afd4: 787a ldrb r2, [r7, #1] + 801afd6: fb02 0003 mla r0, r2, r3, r0 + 801afda: b280 uxth r0, r0 + 801afdc: 1c42 adds r2, r0, #1 + 801afde: eb02 2010 add.w r0, r2, r0, lsr #8 + 801afe2: 78ba ldrb r2, [r7, #2] + 801afe4: fb02 1303 mla r3, r2, r3, r1 + 801afe8: 1200 asrs r0, r0, #8 + 801afea: b29b uxth r3, r3 + 801afec: 7078 strb r0, [r7, #1] + 801afee: f103 0e01 add.w lr, r3, #1 + 801aff2: eb0e 2313 add.w r3, lr, r3, lsr #8 + 801aff6: 121b asrs r3, r3, #8 + 801aff8: 70bb strb r3, [r7, #2] + 801affa: 9b27 ldr r3, [sp, #156] ; 0x9c + 801affc: 3703 adds r7, #3 + 801affe: f10a 3aff add.w sl, sl, #4294967295 + 801b002: 441d add r5, r3 + 801b004: 9b28 ldr r3, [sp, #160] ; 0xa0 + 801b006: 441e add r6, r3 + 801b008: e74d b.n 801aea6 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xba> + 801b00a: 9b27 ldr r3, [sp, #156] ; 0x9c + 801b00c: 3c01 subs r4, #1 + 801b00e: f10b 0b03 add.w fp, fp, #3 + 801b012: 441d add r5, r3 + 801b014: 9b28 ldr r3, [sp, #160] ; 0xa0 + 801b016: 441e add r6, r3 + 801b018: e725 b.n 801ae66 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x7a> + 801b01a: d021 beq.n 801b060 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x274> + 801b01c: 1e63 subs r3, r4, #1 + 801b01e: 9827 ldr r0, [sp, #156] ; 0x9c + 801b020: fb00 5003 mla r0, r0, r3, r5 + 801b024: 1400 asrs r0, r0, #16 + 801b026: f53f af3a bmi.w 801ae9e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb2> + 801b02a: 3901 subs r1, #1 + 801b02c: 4288 cmp r0, r1 + 801b02e: f6bf af36 bge.w 801ae9e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb2> + 801b032: 9928 ldr r1, [sp, #160] ; 0xa0 + 801b034: fb01 6303 mla r3, r1, r3, r6 + 801b038: 141b asrs r3, r3, #16 + 801b03a: f53f af30 bmi.w 801ae9e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb2> + 801b03e: 3a01 subs r2, #1 + 801b040: 4293 cmp r3, r2 + 801b042: f6bf af2c bge.w 801ae9e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0xb2> + 801b046: f10b 0c03 add.w ip, fp, #3 + 801b04a: 46a6 mov lr, r4 + 801b04c: f9bd 9024 ldrsh.w r9, [sp, #36] ; 0x24 + 801b050: f1be 0f00 cmp.w lr, #0 + 801b054: dc79 bgt.n 801b14a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x35e> + 801b056: ea24 74e4 bic.w r4, r4, r4, asr #31 + 801b05a: eb04 0444 add.w r4, r4, r4, lsl #1 + 801b05e: 44a3 add fp, r4 + 801b060: 9b07 ldr r3, [sp, #28] + 801b062: 2b00 cmp r3, #0 + 801b064: f340 8123 ble.w 801b2ae <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4c2> + 801b068: eeb7 7a00 vmov.f32 s14, #112 ; 0x3f800000 1.0 + 801b06c: 9b24 ldr r3, [sp, #144] ; 0x90 + 801b06e: ee3a aa2b vadd.f32 s20, s20, s23 + 801b072: ee79 9a8b vadd.f32 s19, s19, s22 + 801b076: eef0 6a48 vmov.f32 s13, s16 + 801b07a: eec7 7a0a vdiv.f32 s15, s14, s20 + 801b07e: ee39 9a2a vadd.f32 s18, s18, s21 + 801b082: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801b086: ee16 5a90 vmov r5, s13 + 801b08a: eef0 6a68 vmov.f32 s13, s17 + 801b08e: eefe 6ac8 vcvt.s32.f32 s13, s13, #16 + 801b092: ee16 6a90 vmov r6, s13 + 801b096: ee29 7aa7 vmul.f32 s14, s19, s15 + 801b09a: ee69 7a27 vmul.f32 s15, s18, s15 + 801b09e: ee37 8a48 vsub.f32 s16, s14, s16 + 801b0a2: ee77 8ae8 vsub.f32 s17, s15, s17 + 801b0a6: eebe 8ac8 vcvt.s32.f32 s16, s16, #16 + 801b0aa: eefe 8ac8 vcvt.s32.f32 s17, s17, #16 + 801b0ae: ee18 2a10 vmov r2, s16 + 801b0b2: eeb0 8a47 vmov.f32 s16, s14 + 801b0b6: fb92 f3f3 sdiv r3, r2, r3 + 801b0ba: ee18 2a90 vmov r2, s17 + 801b0be: 9327 str r3, [sp, #156] ; 0x9c + 801b0c0: 9b24 ldr r3, [sp, #144] ; 0x90 + 801b0c2: eef0 8a67 vmov.f32 s17, s15 + 801b0c6: fb92 f3f3 sdiv r3, r2, r3 + 801b0ca: 9328 str r3, [sp, #160] ; 0xa0 + 801b0cc: 9b07 ldr r3, [sp, #28] + 801b0ce: 9a0c ldr r2, [sp, #48] ; 0x30 + 801b0d0: 3b01 subs r3, #1 + 801b0d2: 9307 str r3, [sp, #28] + 801b0d4: bf08 it eq + 801b0d6: 4614 moveq r4, r2 + 801b0d8: 9b24 ldr r3, [sp, #144] ; 0x90 + 801b0da: bf18 it ne + 801b0dc: 461c movne r4, r3 + 801b0de: e6b4 b.n 801ae4a <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x5e> + 801b0e0: 2900 cmp r1, #0 + 801b0e2: f43f af3c beq.w 801af5e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x172> + 801b0e6: eb09 0003 add.w r0, r9, r3 + 801b0ea: 0843 lsrs r3, r0, #1 + 801b0ec: 07c0 lsls r0, r0, #31 + 801b0ee: f818 3003 ldrb.w r3, [r8, r3] + 801b0f2: bf54 ite pl + 801b0f4: f003 030f andpl.w r3, r3, #15 + 801b0f8: 111b asrmi r3, r3, #4 + 801b0fa: eb03 1303 add.w r3, r3, r3, lsl #4 + 801b0fe: b2db uxtb r3, r3 + 801b100: 930a str r3, [sp, #40] ; 0x28 + 801b102: e72c b.n 801af5e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x172> + 801b104: 703a strb r2, [r7, #0] + 801b106: 7078 strb r0, [r7, #1] + 801b108: f887 e002 strb.w lr, [r7, #2] + 801b10c: e775 b.n 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801b10e: 1c5a adds r2, r3, #1 + 801b110: f53f af73 bmi.w 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801b114: 4594 cmp ip, r2 + 801b116: f6ff af70 blt.w 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801b11a: 1c42 adds r2, r0, #1 + 801b11c: f53f af6d bmi.w 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801b120: 4596 cmp lr, r2 + 801b122: f6ff af6a blt.w 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801b126: 9302 str r3, [sp, #8] + 801b128: fa0f f38e sxth.w r3, lr + 801b12c: 9a08 ldr r2, [sp, #32] + 801b12e: 9301 str r3, [sp, #4] + 801b130: fa0f f38c sxth.w r3, ip + 801b134: 9105 str r1, [sp, #20] + 801b136: 4639 mov r1, r7 + 801b138: 9300 str r3, [sp, #0] + 801b13a: 464b mov r3, r9 + 801b13c: e9cd 0203 strd r0, r2, [sp, #12] + 801b140: 4642 mov r2, r8 + 801b142: 9811 ldr r0, [sp, #68] ; 0x44 + 801b144: f7ff fd70 bl 801ac28 <_ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh> + 801b148: e757 b.n 801affa <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x20e> + 801b14a: 142a asrs r2, r5, #16 + 801b14c: f3c5 3003 ubfx r0, r5, #12, #4 + 801b150: 1433 asrs r3, r6, #16 + 801b152: f3c6 3703 ubfx r7, r6, #12, #4 + 801b156: fb09 2303 mla r3, r9, r3, r2 + 801b15a: 085a lsrs r2, r3, #1 + 801b15c: 07d9 lsls r1, r3, #31 + 801b15e: f818 2002 ldrb.w r2, [r8, r2] + 801b162: bf54 ite pl + 801b164: f002 020f andpl.w r2, r2, #15 + 801b168: 1112 asrmi r2, r2, #4 + 801b16a: eb02 1202 add.w r2, r2, r2, lsl #4 + 801b16e: b2d2 uxtb r2, r2 + 801b170: 2800 cmp r0, #0 + 801b172: f000 8085 beq.w 801b280 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x494> + 801b176: f103 0a01 add.w sl, r3, #1 + 801b17a: ea4f 015a mov.w r1, sl, lsr #1 + 801b17e: f01a 0f01 tst.w sl, #1 + 801b182: f818 1001 ldrb.w r1, [r8, r1] + 801b186: bf0c ite eq + 801b188: f001 010f andeq.w r1, r1, #15 + 801b18c: 1109 asrne r1, r1, #4 + 801b18e: eb01 1101 add.w r1, r1, r1, lsl #4 + 801b192: b2c9 uxtb r1, r1 + 801b194: 910f str r1, [sp, #60] ; 0x3c + 801b196: b1df cbz r7, 801b1d0 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3e4> + 801b198: 444b add r3, r9 + 801b19a: 0859 lsrs r1, r3, #1 + 801b19c: f013 0f01 tst.w r3, #1 + 801b1a0: f103 0301 add.w r3, r3, #1 + 801b1a4: f818 1001 ldrb.w r1, [r8, r1] + 801b1a8: bf0c ite eq + 801b1aa: f001 010f andeq.w r1, r1, #15 + 801b1ae: 1109 asrne r1, r1, #4 + 801b1b0: eb01 1101 add.w r1, r1, r1, lsl #4 + 801b1b4: b2c9 uxtb r1, r1 + 801b1b6: 910b str r1, [sp, #44] ; 0x2c + 801b1b8: 0859 lsrs r1, r3, #1 + 801b1ba: 07db lsls r3, r3, #31 + 801b1bc: f818 1001 ldrb.w r1, [r8, r1] + 801b1c0: bf54 ite pl + 801b1c2: f001 010f andpl.w r1, r1, #15 + 801b1c6: 1109 asrmi r1, r1, #4 + 801b1c8: eb01 1101 add.w r1, r1, r1, lsl #4 + 801b1cc: b2c9 uxtb r1, r1 + 801b1ce: 9110 str r1, [sp, #64] ; 0x40 + 801b1d0: b280 uxth r0, r0 + 801b1d2: b2bf uxth r7, r7 + 801b1d4: fb00 f307 mul.w r3, r0, r7 + 801b1d8: 0100 lsls r0, r0, #4 + 801b1da: ebc3 1707 rsb r7, r3, r7, lsl #4 + 801b1de: f5c0 7180 rsb r1, r0, #256 ; 0x100 + 801b1e2: 1ac0 subs r0, r0, r3 + 801b1e4: b2bf uxth r7, r7 + 801b1e6: b280 uxth r0, r0 + 801b1e8: 1bc9 subs r1, r1, r7 + 801b1ea: fa1f fa81 uxth.w sl, r1 + 801b1ee: 990f ldr r1, [sp, #60] ; 0x3c + 801b1f0: 4348 muls r0, r1 + 801b1f2: 990b ldr r1, [sp, #44] ; 0x2c + 801b1f4: fb02 020a mla r2, r2, sl, r0 + 801b1f8: fb07 2701 mla r7, r7, r1, r2 + 801b1fc: 9a10 ldr r2, [sp, #64] ; 0x40 + 801b1fe: fb03 7302 mla r3, r3, r2, r7 + 801b202: f3c3 2307 ubfx r3, r3, #8, #8 + 801b206: b393 cbz r3, 801b26e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x482> + 801b208: 4a2b ldr r2, [pc, #172] ; (801b2b8 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4cc>) + 801b20a: 2bff cmp r3, #255 ; 0xff + 801b20c: 6811 ldr r1, [r2, #0] + 801b20e: f3c1 4a07 ubfx sl, r1, #16, #8 + 801b212: f3c1 2707 ubfx r7, r1, #8, #8 + 801b216: b2c9 uxtb r1, r1 + 801b218: d042 beq.n 801b2a0 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x4b4> + 801b21a: b298 uxth r0, r3 + 801b21c: 43db mvns r3, r3 + 801b21e: f81c 2c03 ldrb.w r2, [ip, #-3] + 801b222: fb11 f100 smulbb r1, r1, r0 + 801b226: b2db uxtb r3, r3 + 801b228: fb17 f700 smulbb r7, r7, r0 + 801b22c: fb02 1103 mla r1, r2, r3, r1 + 801b230: fb1a f000 smulbb r0, sl, r0 + 801b234: b289 uxth r1, r1 + 801b236: 1c4a adds r2, r1, #1 + 801b238: eb02 2111 add.w r1, r2, r1, lsr #8 + 801b23c: f81c 2c02 ldrb.w r2, [ip, #-2] + 801b240: fb02 7703 mla r7, r2, r3, r7 + 801b244: 1209 asrs r1, r1, #8 + 801b246: b2bf uxth r7, r7 + 801b248: f80c 1c03 strb.w r1, [ip, #-3] + 801b24c: 1c7a adds r2, r7, #1 + 801b24e: eb02 2717 add.w r7, r2, r7, lsr #8 + 801b252: f81c 2c01 ldrb.w r2, [ip, #-1] + 801b256: fb02 0303 mla r3, r2, r3, r0 + 801b25a: 123f asrs r7, r7, #8 + 801b25c: b29b uxth r3, r3 + 801b25e: f80c 7c02 strb.w r7, [ip, #-2] + 801b262: 1c5a adds r2, r3, #1 + 801b264: eb02 2313 add.w r3, r2, r3, lsr #8 + 801b268: 121b asrs r3, r3, #8 + 801b26a: f80c 3c01 strb.w r3, [ip, #-1] + 801b26e: 9b27 ldr r3, [sp, #156] ; 0x9c + 801b270: f10c 0c03 add.w ip, ip, #3 + 801b274: f10e 3eff add.w lr, lr, #4294967295 + 801b278: 441d add r5, r3 + 801b27a: 9b28 ldr r3, [sp, #160] ; 0xa0 + 801b27c: 441e add r6, r3 + 801b27e: e6e7 b.n 801b050 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x264> + 801b280: 2f00 cmp r7, #0 + 801b282: d0a5 beq.n 801b1d0 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3e4> + 801b284: 444b add r3, r9 + 801b286: 0859 lsrs r1, r3, #1 + 801b288: 07db lsls r3, r3, #31 + 801b28a: f818 1001 ldrb.w r1, [r8, r1] + 801b28e: bf54 ite pl + 801b290: f001 010f andpl.w r1, r1, #15 + 801b294: 1109 asrmi r1, r1, #4 + 801b296: eb01 1101 add.w r1, r1, r1, lsl #4 + 801b29a: b2c9 uxtb r1, r1 + 801b29c: 910b str r1, [sp, #44] ; 0x2c + 801b29e: e797 b.n 801b1d0 <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x3e4> + 801b2a0: f80c 1c03 strb.w r1, [ip, #-3] + 801b2a4: f80c 7c02 strb.w r7, [ip, #-2] + 801b2a8: f80c ac01 strb.w sl, [ip, #-1] + 801b2ac: e7df b.n 801b26e <_ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff+0x482> + 801b2ae: b013 add sp, #76 ; 0x4c + 801b2b0: ecbd 8b08 vpop {d8-d11} + 801b2b4: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801b2b8: 240c3d6c .word 0x240c3d6c + +0801b2bc : + 801b2bc: 4a20 ldr r2, [pc, #128] ; (801b340 ) + 801b2be: b530 push {r4, r5, lr} + 801b2c0: 6813 ldr r3, [r2, #0] + 801b2c2: f64f 74f0 movw r4, #65520 ; 0xfff0 + 801b2c6: f24c 2540 movw r5, #49728 ; 0xc240 + 801b2ca: f023 0301 bic.w r3, r3, #1 + 801b2ce: 6013 str r3, [r2, #0] + 801b2d0: 4b1c ldr r3, [pc, #112] ; (801b344 ) + 801b2d2: 681a ldr r2, [r3, #0] + 801b2d4: 4022 ands r2, r4 + 801b2d6: 42aa cmp r2, r5 + 801b2d8: d005 beq.n 801b2e6 + 801b2da: 681b ldr r3, [r3, #0] + 801b2dc: f24c 2270 movw r2, #49776 ; 0xc270 + 801b2e0: 4023 ands r3, r4 + 801b2e2: 4293 cmp r3, r2 + 801b2e4: d124 bne.n 801b330 + 801b2e6: 4b18 ldr r3, [pc, #96] ; (801b348 ) + 801b2e8: 681b ldr r3, [r3, #0] + 801b2ea: bb0b cbnz r3, 801b330 + 801b2ec: 4b17 ldr r3, [pc, #92] ; (801b34c ) + 801b2ee: 681a ldr r2, [r3, #0] + 801b2f0: f3c2 020b ubfx r2, r2, #0, #12 + 801b2f4: f5b2 6f8a cmp.w r2, #1104 ; 0x450 + 801b2f8: d00d beq.n 801b316 + 801b2fa: 681a ldr r2, [r3, #0] + 801b2fc: f240 4483 movw r4, #1155 ; 0x483 + 801b300: f3c2 020b ubfx r2, r2, #0, #12 + 801b304: 42a2 cmp r2, r4 + 801b306: d006 beq.n 801b316 + 801b308: 681b ldr r3, [r3, #0] + 801b30a: f240 4285 movw r2, #1157 ; 0x485 + 801b30e: f3c3 030b ubfx r3, r3, #0, #12 + 801b312: 4293 cmp r3, r2 + 801b314: d10c bne.n 801b330 + 801b316: 4b0e ldr r3, [pc, #56] ; (801b350 ) + 801b318: 2201 movs r2, #1 + 801b31a: 601a str r2, [r3, #0] + 801b31c: 681a ldr r2, [r3, #0] + 801b31e: 2a00 cmp r2, #0 + 801b320: d1fc bne.n 801b31c + 801b322: 4b0c ldr r3, [pc, #48] ; (801b354 ) + 801b324: 6018 str r0, [r3, #0] + 801b326: 6818 ldr r0, [r3, #0] + 801b328: 1a43 subs r3, r0, r1 + 801b32a: 4258 negs r0, r3 + 801b32c: 4158 adcs r0, r3 + 801b32e: bd30 pop {r4, r5, pc} + 801b330: 4b09 ldr r3, [pc, #36] ; (801b358 ) + 801b332: 2201 movs r2, #1 + 801b334: 601a str r2, [r3, #0] + 801b336: 681a ldr r2, [r3, #0] + 801b338: 2a00 cmp r2, #0 + 801b33a: d1fc bne.n 801b336 + 801b33c: 4b07 ldr r3, [pc, #28] ; (801b35c ) + 801b33e: e7f1 b.n 801b324 + 801b340: e0002000 .word 0xe0002000 + 801b344: e000ed00 .word 0xe000ed00 + 801b348: e0042000 .word 0xe0042000 + 801b34c: 5c001000 .word 0x5c001000 + 801b350: 58024c08 .word 0x58024c08 + 801b354: 58024c00 .word 0x58024c00 + 801b358: 40023008 .word 0x40023008 + 801b35c: 40023000 .word 0x40023000 + +0801b360 <_ZN8touchgfx8Gestures21registerEventListenerERNS_15UIEventListenerE>: + 801b360: 6101 str r1, [r0, #16] + 801b362: 4770 bx lr + +0801b364 <_ZN8touchgfx8Gestures4tickEv>: + 801b364: 7b83 ldrb r3, [r0, #14] + 801b366: b14b cbz r3, 801b37c <_ZN8touchgfx8Gestures4tickEv+0x18> + 801b368: 8903 ldrh r3, [r0, #8] + 801b36a: 3301 adds r3, #1 + 801b36c: b29b uxth r3, r3 + 801b36e: 2b07 cmp r3, #7 + 801b370: 8103 strh r3, [r0, #8] + 801b372: bf81 itttt hi + 801b374: 2300 movhi r3, #0 + 801b376: 8143 strhhi r3, [r0, #10] + 801b378: 8183 strhhi r3, [r0, #12] + 801b37a: 7383 strbhi r3, [r0, #14] + 801b37c: 4770 bx lr + ... + +0801b380 <_ZN8touchgfx8Gestures17registerDragEventEtttt>: + 801b380: e92d 41ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr} + 801b384: 4698 mov r8, r3 + 801b386: 8883 ldrh r3, [r0, #4] + 801b388: 4604 mov r4, r0 + 801b38a: 4617 mov r7, r2 + 801b38c: f8ad 3006 strh.w r3, [sp, #6] + 801b390: eba8 0303 sub.w r3, r8, r3 + 801b394: 4a19 ldr r2, [pc, #100] ; (801b3fc <_ZN8touchgfx8Gestures17registerDragEventEtttt+0x7c>) + 801b396: 460e mov r6, r1 + 801b398: b21b sxth r3, r3 + 801b39a: 88c1 ldrh r1, [r0, #6] + 801b39c: 9200 str r2, [sp, #0] + 801b39e: 2000 movs r0, #0 + 801b3a0: 2b00 cmp r3, #0 + 801b3a2: 8aa2 ldrh r2, [r4, #20] + 801b3a4: f8bd 5028 ldrh.w r5, [sp, #40] ; 0x28 + 801b3a8: bfb8 it lt + 801b3aa: 425b neglt r3, r3 + 801b3ac: f88d 0004 strb.w r0, [sp, #4] + 801b3b0: f8ad 1008 strh.w r1, [sp, #8] + 801b3b4: b21b sxth r3, r3 + 801b3b6: f8ad 800a strh.w r8, [sp, #10] + 801b3ba: f8ad 500c strh.w r5, [sp, #12] + 801b3be: 4293 cmp r3, r2 + 801b3c0: dc07 bgt.n 801b3d2 <_ZN8touchgfx8Gestures17registerDragEventEtttt+0x52> + 801b3c2: 1a69 subs r1, r5, r1 + 801b3c4: b209 sxth r1, r1 + 801b3c6: 2900 cmp r1, #0 + 801b3c8: bfb8 it lt + 801b3ca: 4249 neglt r1, r1 + 801b3cc: b209 sxth r1, r1 + 801b3ce: 428a cmp r2, r1 + 801b3d0: da10 bge.n 801b3f4 <_ZN8touchgfx8Gestures17registerDragEventEtttt+0x74> + 801b3d2: 6920 ldr r0, [r4, #16] + 801b3d4: 4669 mov r1, sp + 801b3d6: eba8 0606 sub.w r6, r8, r6 + 801b3da: 1bef subs r7, r5, r7 + 801b3dc: 6803 ldr r3, [r0, #0] + 801b3de: 685b ldr r3, [r3, #4] + 801b3e0: 4798 blx r3 + 801b3e2: 2300 movs r3, #0 + 801b3e4: 2001 movs r0, #1 + 801b3e6: 8166 strh r6, [r4, #10] + 801b3e8: 8123 strh r3, [r4, #8] + 801b3ea: 81a7 strh r7, [r4, #12] + 801b3ec: f8a4 8004 strh.w r8, [r4, #4] + 801b3f0: 80e5 strh r5, [r4, #6] + 801b3f2: 73a0 strb r0, [r4, #14] + 801b3f4: b004 add sp, #16 + 801b3f6: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 801b3fa: bf00 nop + 801b3fc: 08020824 .word 0x08020824 + +0801b400 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt>: + 801b400: b5f0 push {r4, r5, r6, r7, lr} + 801b402: 461e mov r6, r3 + 801b404: 1e4b subs r3, r1, #1 + 801b406: b085 sub sp, #20 + 801b408: 4604 mov r4, r0 + 801b40a: 2b01 cmp r3, #1 + 801b40c: 460d mov r5, r1 + 801b40e: 4617 mov r7, r2 + 801b410: d84b bhi.n 801b4aa <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0xaa> + 801b412: f9b0 200a ldrsh.w r2, [r0, #10] + 801b416: 1cd3 adds r3, r2, #3 + 801b418: b29b uxth r3, r3 + 801b41a: 2b06 cmp r3, #6 + 801b41c: d916 bls.n 801b44c <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0x4c> + 801b41e: f8df c0a0 ldr.w ip, [pc, #160] ; 801b4c0 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0xc0> + 801b422: f9b4 1004 ldrsh.w r1, [r4, #4] + 801b426: f8cd c004 str.w ip, [sp, #4] + 801b42a: f04f 0c00 mov.w ip, #0 + 801b42e: f9b4 3006 ldrsh.w r3, [r4, #6] + 801b432: 6900 ldr r0, [r0, #16] + 801b434: f8ad 100c strh.w r1, [sp, #12] + 801b438: a901 add r1, sp, #4 + 801b43a: f88d c008 strb.w ip, [sp, #8] + 801b43e: f8ad 200a strh.w r2, [sp, #10] + 801b442: f8ad 300e strh.w r3, [sp, #14] + 801b446: 6803 ldr r3, [r0, #0] + 801b448: 689b ldr r3, [r3, #8] + 801b44a: 4798 blx r3 + 801b44c: f9b4 200c ldrsh.w r2, [r4, #12] + 801b450: 1cd3 adds r3, r2, #3 + 801b452: b29b uxth r3, r3 + 801b454: 2b06 cmp r3, #6 + 801b456: d916 bls.n 801b486 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0x86> + 801b458: f8df c064 ldr.w ip, [pc, #100] ; 801b4c0 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0xc0> + 801b45c: f9b4 1004 ldrsh.w r1, [r4, #4] + 801b460: f8cd c004 str.w ip, [sp, #4] + 801b464: f04f 0c01 mov.w ip, #1 + 801b468: f9b4 3006 ldrsh.w r3, [r4, #6] + 801b46c: 6920 ldr r0, [r4, #16] + 801b46e: f8ad 100c strh.w r1, [sp, #12] + 801b472: a901 add r1, sp, #4 + 801b474: f88d c008 strb.w ip, [sp, #8] + 801b478: f8ad 200a strh.w r2, [sp, #10] + 801b47c: f8ad 300e strh.w r3, [sp, #14] + 801b480: 6803 ldr r3, [r0, #0] + 801b482: 689b ldr r3, [r3, #8] + 801b484: 4798 blx r3 + 801b486: 4b0d ldr r3, [pc, #52] ; (801b4bc <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0xbc>) + 801b488: a901 add r1, sp, #4 + 801b48a: 6920 ldr r0, [r4, #16] + 801b48c: 9301 str r3, [sp, #4] + 801b48e: 2300 movs r3, #0 + 801b490: f88d 5008 strb.w r5, [sp, #8] + 801b494: f8ad 700a strh.w r7, [sp, #10] + 801b498: f8ad 600c strh.w r6, [sp, #12] + 801b49c: f8ad 300e strh.w r3, [sp, #14] + 801b4a0: 6803 ldr r3, [r0, #0] + 801b4a2: 681b ldr r3, [r3, #0] + 801b4a4: 4798 blx r3 + 801b4a6: b005 add sp, #20 + 801b4a8: bdf0 pop {r4, r5, r6, r7, pc} + 801b4aa: 2900 cmp r1, #0 + 801b4ac: d1eb bne.n 801b486 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0x86> + 801b4ae: 80a2 strh r2, [r4, #4] + 801b4b0: 80c6 strh r6, [r0, #6] + 801b4b2: 60a1 str r1, [r4, #8] + 801b4b4: 81a1 strh r1, [r4, #12] + 801b4b6: 73a1 strb r1, [r4, #14] + 801b4b8: e7e5 b.n 801b486 <_ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt+0x86> + 801b4ba: bf00 nop + 801b4bc: 08020810 .word 0x08020810 + 801b4c0: 08020838 .word 0x08020838 + +0801b4c4 <_ZNK8touchgfx10Rasterizer14calculateAlphaEi.isra.14>: + 801b4c4: 10c9 asrs r1, r1, #3 + 801b4c6: 2900 cmp r1, #0 + 801b4c8: bfb8 it lt + 801b4ca: 4249 neglt r1, r1 + 801b4cc: 2801 cmp r0, #1 + 801b4ce: d108 bne.n 801b4e2 <_ZNK8touchgfx10Rasterizer14calculateAlphaEi.isra.14+0x1e> + 801b4d0: f3c1 0008 ubfx r0, r1, #0, #9 + 801b4d4: f5b0 7f80 cmp.w r0, #256 ; 0x100 + 801b4d8: 4601 mov r1, r0 + 801b4da: dd02 ble.n 801b4e2 <_ZNK8touchgfx10Rasterizer14calculateAlphaEi.isra.14+0x1e> + 801b4dc: f5c0 7000 rsb r0, r0, #512 ; 0x200 + 801b4e0: 4770 bx lr + 801b4e2: 29ff cmp r1, #255 ; 0xff + 801b4e4: bfa8 it ge + 801b4e6: 21ff movge r1, #255 ; 0xff + 801b4e8: 4608 mov r0, r1 + 801b4ea: 4770 bx lr + +0801b4ec <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE>: + 801b4ec: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801b4f0: 688c ldr r4, [r1, #8] + 801b4f2: b087 sub sp, #28 + 801b4f4: 4607 mov r7, r0 + 801b4f6: 2c00 cmp r4, #0 + 801b4f8: db2b blt.n 801b552 <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE+0x66> + 801b4fa: 6803 ldr r3, [r0, #0] + 801b4fc: 691a ldr r2, [r3, #16] + 801b4fe: 42a2 cmp r2, r4 + 801b500: dd27 ble.n 801b552 <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE+0x66> + 801b502: 685a ldr r2, [r3, #4] + 801b504: 695e ldr r6, [r3, #20] + 801b506: 68cd ldr r5, [r1, #12] + 801b508: fb06 2604 mla r6, r6, r4, r2 + 801b50c: f8d1 901c ldr.w r9, [r1, #28] + 801b510: 698a ldr r2, [r1, #24] + 801b512: f893 a008 ldrb.w sl, [r3, #8] + 801b516: f8d1 8020 ldr.w r8, [r1, #32] + 801b51a: 9205 str r2, [sp, #20] + 801b51c: f839 2f02 ldrh.w r2, [r9, #2]! + 801b520: 9b05 ldr r3, [sp, #20] + 801b522: 6839 ldr r1, [r7, #0] + 801b524: eb03 0c02 add.w ip, r3, r2 + 801b528: f838 3f02 ldrh.w r3, [r8, #2]! + 801b52c: 68c9 ldr r1, [r1, #12] + 801b52e: 1898 adds r0, r3, r2 + 801b530: 4288 cmp r0, r1 + 801b532: db02 blt.n 801b53a <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE+0x4e> + 801b534: 1a8b subs r3, r1, r2 + 801b536: 2b00 cmp r3, #0 + 801b538: dd09 ble.n 801b54e <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE+0x62> + 801b53a: 6878 ldr r0, [r7, #4] + 801b53c: 6801 ldr r1, [r0, #0] + 801b53e: 9400 str r4, [sp, #0] + 801b540: e9cd 3c01 strd r3, ip, [sp, #4] + 801b544: 4653 mov r3, sl + 801b546: f8d1 b008 ldr.w fp, [r1, #8] + 801b54a: 4631 mov r1, r6 + 801b54c: 47d8 blx fp + 801b54e: 3d01 subs r5, #1 + 801b550: d1e4 bne.n 801b51c <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE+0x30> + 801b552: b007 add sp, #28 + 801b554: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +0801b558 <_ZN8touchgfx10Rasterizer6lineToEii>: + 801b558: f890 3044 ldrb.w r3, [r0, #68] ; 0x44 + 801b55c: b90b cbnz r3, 801b562 <_ZN8touchgfx10Rasterizer6lineToEii+0xa> + 801b55e: f001 b991 b.w 801c884 <_ZN8touchgfx7Outline6lineToEii> + 801b562: 4770 bx lr + +0801b564 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE>: + 801b564: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr} + 801b568: 4604 mov r4, r0 + 801b56a: 2600 movs r6, #0 + 801b56c: 4b8f ldr r3, [pc, #572] ; (801b7ac <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x248>) + 801b56e: f100 0518 add.w r5, r0, #24 + 801b572: f104 0730 add.w r7, r4, #48 ; 0x30 + 801b576: b086 sub sp, #24 + 801b578: 4690 mov r8, r2 + 801b57a: e9c0 3100 strd r3, r1, [r0] + 801b57e: e9c0 6602 strd r6, r6, [r0, #8] + 801b582: e9c0 6604 strd r6, r6, [r0, #16] + 801b586: 4628 mov r0, r5 + 801b588: f001 fba0 bl 801cccc <_ZN8touchgfx15RenderingBufferC1Ev> + 801b58c: 4638 mov r0, r7 + 801b58e: f000 fb45 bl 801bc1c <_ZN8touchgfx7OutlineC1Ev> + 801b592: f104 0078 add.w r0, r4, #120 ; 0x78 + 801b596: f001 fb41 bl 801cc1c <_ZN8touchgfx8ScanlineC1Ev> + 801b59a: 2301 movs r3, #1 + 801b59c: f884 609c strb.w r6, [r4, #156] ; 0x9c + 801b5a0: f8c4 60a0 str.w r6, [r4, #160] ; 0xa0 + 801b5a4: f884 60a4 strb.w r6, [r4, #164] ; 0xa4 + 801b5a8: f884 30a5 strb.w r3, [r4, #165] ; 0xa5 + 801b5ac: f884 60a6 strb.w r6, [r4, #166] ; 0xa6 + 801b5b0: f8a4 60b0 strh.w r6, [r4, #176] ; 0xb0 + 801b5b4: e9c4 662a strd r6, r6, [r4, #168] ; 0xa8 + 801b5b8: e9c4 662d strd r6, r6, [r4, #180] ; 0xb4 + 801b5bc: f7f3 fe96 bl 800f2ec <_ZN8touchgfx20CanvasWidgetRenderer9hasBufferEv> + 801b5c0: b928 cbnz r0, 801b5ce <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x6a> + 801b5c2: 4b7b ldr r3, [pc, #492] ; (801b7b0 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x24c>) + 801b5c4: 212a movs r1, #42 ; 0x2a + 801b5c6: 4a7b ldr r2, [pc, #492] ; (801b7b4 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x250>) + 801b5c8: 487b ldr r0, [pc, #492] ; (801b7b8 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x254>) + 801b5ca: f001 fbc7 bl 801cd5c <__assert_func> + 801b5ce: f9b8 2000 ldrsh.w r2, [r8] + 801b5d2: f8b8 0004 ldrh.w r0, [r8, #4] + 801b5d6: f8d4 c004 ldr.w ip, [r4, #4] + 801b5da: 4410 add r0, r2 + 801b5dc: 9602 str r6, [sp, #8] + 801b5de: f9bc 9008 ldrsh.w r9, [ip, #8] + 801b5e2: b280 uxth r0, r0 + 801b5e4: f9bc e00a ldrsh.w lr, [ip, #10] + 801b5e8: fa0f fa80 sxth.w sl, r0 + 801b5ec: f1ba 0f00 cmp.w sl, #0 + 801b5f0: dd70 ble.n 801b6d4 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x170> + 801b5f2: 4591 cmp r9, r2 + 801b5f4: dd6e ble.n 801b6d4 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x170> + 801b5f6: f9b8 1002 ldrsh.w r1, [r8, #2] + 801b5fa: f8b8 3006 ldrh.w r3, [r8, #6] + 801b5fe: 440b add r3, r1 + 801b600: b29b uxth r3, r3 + 801b602: b21e sxth r6, r3 + 801b604: 2e00 cmp r6, #0 + 801b606: dd65 ble.n 801b6d4 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x170> + 801b608: 458e cmp lr, r1 + 801b60a: dd63 ble.n 801b6d4 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x170> + 801b60c: 45d1 cmp r9, sl + 801b60e: ea22 72e2 bic.w r2, r2, r2, asr #31 + 801b612: ea21 71e1 bic.w r1, r1, r1, asr #31 + 801b616: bfb8 it lt + 801b618: fa1f f089 uxthlt.w r0, r9 + 801b61c: 45b6 cmp lr, r6 + 801b61e: f8ad 2008 strh.w r2, [sp, #8] + 801b622: bfb8 it lt + 801b624: fa1f f38e uxthlt.w r3, lr + 801b628: 1a80 subs r0, r0, r2 + 801b62a: f8ad 100a strh.w r1, [sp, #10] + 801b62e: 1a5b subs r3, r3, r1 + 801b630: f8ad 000c strh.w r0, [sp, #12] + 801b634: f8ad 300e strh.w r3, [sp, #14] + 801b638: f10d 0808 add.w r8, sp, #8 + 801b63c: ae04 add r6, sp, #16 + 801b63e: e898 0003 ldmia.w r8, {r0, r1} + 801b642: e886 0003 stmia.w r6, {r0, r1} + 801b646: f8dc 3000 ldr.w r3, [ip] + 801b64a: 4660 mov r0, ip + 801b64c: 4631 mov r1, r6 + 801b64e: 6adb ldr r3, [r3, #44] ; 0x2c + 801b650: 4798 blx r3 + 801b652: 6861 ldr r1, [r4, #4] + 801b654: 4640 mov r0, r8 + 801b656: 3104 adds r1, #4 + 801b658: f7f4 fd34 bl 80100c4 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_> + 801b65c: 4630 mov r0, r6 + 801b65e: f7f4 fd09 bl 8010074 <_ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE> + 801b662: f9bd 000c ldrsh.w r0, [sp, #12] + 801b666: f7f3 fdd1 bl 800f20c <_ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj> + 801b66a: f884 00a4 strb.w r0, [r4, #164] ; 0xa4 + 801b66e: 4638 mov r0, r7 + 801b670: f000 fab0 bl 801bbd4 <_ZN8touchgfx7Outline5resetEv> + 801b674: f9bd 300a ldrsh.w r3, [sp, #10] + 801b678: f9bd 2008 ldrsh.w r2, [sp, #8] + 801b67c: f8a4 30a2 strh.w r3, [r4, #162] ; 0xa2 + 801b680: 015b lsls r3, r3, #5 + 801b682: f8a4 20a0 strh.w r2, [r4, #160] ; 0xa0 + 801b686: 0152 lsls r2, r2, #5 + 801b688: 60e3 str r3, [r4, #12] + 801b68a: f9bd 300c ldrsh.w r3, [sp, #12] + 801b68e: 60a2 str r2, [r4, #8] + 801b690: 015b lsls r3, r3, #5 + 801b692: 6123 str r3, [r4, #16] + 801b694: f9bd 300e ldrsh.w r3, [sp, #14] + 801b698: 015b lsls r3, r3, #5 + 801b69a: 6163 str r3, [r4, #20] + 801b69c: 4b47 ldr r3, [pc, #284] ; (801b7bc <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x258>) + 801b69e: 6818 ldr r0, [r3, #0] + 801b6a0: 6803 ldr r3, [r0, #0] + 801b6a2: 6a9b ldr r3, [r3, #40] ; 0x28 + 801b6a4: 4798 blx r3 + 801b6a6: 4606 mov r6, r0 + 801b6a8: f7ed fe3c bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 801b6ac: 6803 ldr r3, [r0, #0] + 801b6ae: 6b1b ldr r3, [r3, #48] ; 0x30 + 801b6b0: 4798 blx r3 + 801b6b2: 4607 mov r7, r0 + 801b6b4: f7ed fe36 bl 8009324 <_ZN8touchgfx3HAL3lcdEv> + 801b6b8: 6803 ldr r3, [r0, #0] + 801b6ba: 6adb ldr r3, [r3, #44] ; 0x2c + 801b6bc: 4798 blx r3 + 801b6be: 280d cmp r0, #13 + 801b6c0: d854 bhi.n 801b76c <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x208> + 801b6c2: e8df f000 tbb [pc, r0] + 801b6c6: 554b .short 0x554b + 801b6c8: 2b6e0a66 .word 0x2b6e0a66 + 801b6cc: 5f5f5f3b .word 0x5f5f5f3b + 801b6d0: 6e6e5f5f .word 0x6e6e5f5f + 801b6d4: 2300 movs r3, #0 + 801b6d6: 9303 str r3, [sp, #12] + 801b6d8: e7ae b.n 801b638 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0xd4> + 801b6da: f9bd 2010 ldrsh.w r2, [sp, #16] + 801b6de: 2108 movs r1, #8 + 801b6e0: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b6e4: fb92 f1f1 sdiv r1, r2, r1 + 801b6e8: fb07 1303 mla r3, r7, r3, r1 + 801b6ec: 441e add r6, r3 + 801b6ee: 4253 negs r3, r2 + 801b6f0: f002 0207 and.w r2, r2, #7 + 801b6f4: f003 0307 and.w r3, r3, #7 + 801b6f8: bf58 it pl + 801b6fa: 425a negpl r2, r3 + 801b6fc: b2d2 uxtb r2, r2 + 801b6fe: f9bd 1016 ldrsh.w r1, [sp, #22] + 801b702: 4628 mov r0, r5 + 801b704: f9bd 3014 ldrsh.w r3, [sp, #20] + 801b708: 6721 str r1, [r4, #112] ; 0x70 + 801b70a: e9cd 1700 strd r1, r7, [sp] + 801b70e: 4631 mov r1, r6 + 801b710: f001 fae8 bl 801cce4 <_ZN8touchgfx15RenderingBuffer6attachEPhhjji> + 801b714: 4620 mov r0, r4 + 801b716: b006 add sp, #24 + 801b718: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 801b71c: f9bd 2010 ldrsh.w r2, [sp, #16] + 801b720: 2104 movs r1, #4 + 801b722: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b726: fb92 f1f1 sdiv r1, r2, r1 + 801b72a: fb07 1303 mla r3, r7, r3, r1 + 801b72e: 441e add r6, r3 + 801b730: 4253 negs r3, r2 + 801b732: f002 0203 and.w r2, r2, #3 + 801b736: f003 0303 and.w r3, r3, #3 + 801b73a: e7dd b.n 801b6f8 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x194> + 801b73c: f9bd 2010 ldrsh.w r2, [sp, #16] + 801b740: 2102 movs r1, #2 + 801b742: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b746: 2a00 cmp r2, #0 + 801b748: fb92 f1f1 sdiv r1, r2, r1 + 801b74c: f002 0201 and.w r2, r2, #1 + 801b750: fb07 1303 mla r3, r7, r3, r1 + 801b754: bfb8 it lt + 801b756: 4252 neglt r2, r2 + 801b758: 441e add r6, r3 + 801b75a: e7cf b.n 801b6fc <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x198> + 801b75c: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b760: f9bd 2010 ldrsh.w r2, [sp, #16] + 801b764: 437b muls r3, r7 + 801b766: eb03 0342 add.w r3, r3, r2, lsl #1 + 801b76a: 441e add r6, r3 + 801b76c: 2200 movs r2, #0 + 801b76e: e7c6 b.n 801b6fe <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x19a> + 801b770: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b774: 2103 movs r1, #3 + 801b776: fb07 f203 mul.w r2, r7, r3 + 801b77a: f8bd 3010 ldrh.w r3, [sp, #16] + 801b77e: fb13 2301 smlabb r3, r3, r1, r2 + 801b782: e7f2 b.n 801b76a <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x206> + 801b784: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b788: f9bd 2010 ldrsh.w r2, [sp, #16] + 801b78c: fb07 2303 mla r3, r7, r3, r2 + 801b790: e7eb b.n 801b76a <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x206> + 801b792: f9bd 3012 ldrsh.w r3, [sp, #18] + 801b796: f9bd 2010 ldrsh.w r2, [sp, #16] + 801b79a: 437b muls r3, r7 + 801b79c: eb03 0382 add.w r3, r3, r2, lsl #2 + 801b7a0: e7e3 b.n 801b76a <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x206> + 801b7a2: 4b07 ldr r3, [pc, #28] ; (801b7c0 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x25c>) + 801b7a4: 2169 movs r1, #105 ; 0x69 + 801b7a6: 4a03 ldr r2, [pc, #12] ; (801b7b4 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x250>) + 801b7a8: e70e b.n 801b5c8 <_ZN8touchgfx6CanvasC1EPKNS_12CanvasWidgetERKNS_4RectE+0x64> + 801b7aa: bf00 nop + 801b7ac: 08021c2c .word 0x08021c2c + 801b7b0: 08021b75 .word 0x08021b75 + 801b7b4: 08021c34 .word 0x08021c34 + 801b7b8: 08021bd1 .word 0x08021bd1 + 801b7bc: 240c3d44 .word 0x240c3d44 + 801b7c0: 08021c05 .word 0x08021c05 + +0801b7c4 <_ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_>: + 801b7c4: 6812 ldr r2, [r2, #0] + 801b7c6: 2a00 cmp r2, #0 + 801b7c8: db0b blt.n 801b7e2 <_ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_+0x1e> + 801b7ca: 9800 ldr r0, [sp, #0] + 801b7cc: 6800 ldr r0, [r0, #0] + 801b7ce: 4290 cmp r0, r2 + 801b7d0: bfd4 ite le + 801b7d2: 2002 movle r0, #2 + 801b7d4: 2000 movgt r0, #0 + 801b7d6: 680a ldr r2, [r1, #0] + 801b7d8: 2a00 cmp r2, #0 + 801b7da: da04 bge.n 801b7e6 <_ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_+0x22> + 801b7dc: f040 0004 orr.w r0, r0, #4 + 801b7e0: 4770 bx lr + 801b7e2: 2001 movs r0, #1 + 801b7e4: e7f7 b.n 801b7d6 <_ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_+0x12> + 801b7e6: 681b ldr r3, [r3, #0] + 801b7e8: 4293 cmp r3, r2 + 801b7ea: bfd8 it le + 801b7ec: f040 0008 orrle.w r0, r0, #8 + 801b7f0: 4770 bx lr + ... + +0801b7f4 <_ZNK8touchgfx6Canvas29transformFrameBufferToDisplayERNS_7CWRUtil2Q5ES3_>: + 801b7f4: 4b07 ldr r3, [pc, #28] ; (801b814 <_ZNK8touchgfx6Canvas29transformFrameBufferToDisplayERNS_7CWRUtil2Q5ES3_+0x20>) + 801b7f6: b510 push {r4, lr} + 801b7f8: 781b ldrb r3, [r3, #0] + 801b7fa: 2b01 cmp r3, #1 + 801b7fc: d108 bne.n 801b810 <_ZNK8touchgfx6Canvas29transformFrameBufferToDisplayERNS_7CWRUtil2Q5ES3_+0x1c> + 801b7fe: 6843 ldr r3, [r0, #4] + 801b800: 6814 ldr r4, [r2, #0] + 801b802: f9b3 0008 ldrsh.w r0, [r3, #8] + 801b806: 680b ldr r3, [r1, #0] + 801b808: ebc3 1340 rsb r3, r3, r0, lsl #5 + 801b80c: 6013 str r3, [r2, #0] + 801b80e: 600c str r4, [r1, #0] + 801b810: bd10 pop {r4, pc} + 801b812: bf00 nop + 801b814: 240c3d3a .word 0x240c3d3a + +0801b818 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_>: + 801b818: b5f0 push {r4, r5, r6, r7, lr} + 801b81a: b085 sub sp, #20 + 801b81c: f890 30a4 ldrb.w r3, [r0, #164] ; 0xa4 + 801b820: 4604 mov r4, r0 + 801b822: e9cd 2102 strd r2, r1, [sp, #8] + 801b826: b33b cbz r3, 801b878 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x60> + 801b828: aa02 add r2, sp, #8 + 801b82a: a903 add r1, sp, #12 + 801b82c: f7ff ffe2 bl 801b7f4 <_ZNK8touchgfx6Canvas29transformFrameBufferToDisplayERNS_7CWRUtil2Q5ES3_> + 801b830: 68a3 ldr r3, [r4, #8] + 801b832: 9e03 ldr r6, [sp, #12] + 801b834: aa02 add r2, sp, #8 + 801b836: 9f02 ldr r7, [sp, #8] + 801b838: a903 add r1, sp, #12 + 801b83a: 1af6 subs r6, r6, r3 + 801b83c: 68e3 ldr r3, [r4, #12] + 801b83e: 4620 mov r0, r4 + 801b840: 1aff subs r7, r7, r3 + 801b842: f104 0314 add.w r3, r4, #20 + 801b846: 9603 str r6, [sp, #12] + 801b848: 9300 str r3, [sp, #0] + 801b84a: f104 0310 add.w r3, r4, #16 + 801b84e: 9702 str r7, [sp, #8] + 801b850: f7ff ffb8 bl 801b7c4 <_ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_> + 801b854: f894 30b0 ldrb.w r3, [r4, #176] ; 0xb0 + 801b858: 4605 mov r5, r0 + 801b85a: b97b cbnz r3, 801b87c <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x64> + 801b85c: 463a mov r2, r7 + 801b85e: 4631 mov r1, r6 + 801b860: f104 0030 add.w r0, r4, #48 ; 0x30 + 801b864: f7ff fe78 bl 801b558 <_ZN8touchgfx10Rasterizer6lineToEii> + 801b868: 9b03 ldr r3, [sp, #12] + 801b86a: f884 50b0 strb.w r5, [r4, #176] ; 0xb0 + 801b86e: f8c4 30a8 str.w r3, [r4, #168] ; 0xa8 + 801b872: 9b02 ldr r3, [sp, #8] + 801b874: f8c4 30ac str.w r3, [r4, #172] ; 0xac + 801b878: b005 add sp, #20 + 801b87a: bdf0 pop {r4, r5, r6, r7, pc} + 801b87c: b110 cbz r0, 801b884 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x6c> + 801b87e: ea13 0200 ands.w r2, r3, r0 + 801b882: d11c bne.n 801b8be <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0xa6> + 801b884: f894 00a5 ldrb.w r0, [r4, #165] ; 0xa5 + 801b888: f104 0630 add.w r6, r4, #48 ; 0x30 + 801b88c: e9d4 122a ldrd r1, r2, [r4, #168] ; 0xa8 + 801b890: b188 cbz r0, 801b8b6 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x9e> + 801b892: f884 30b1 strb.w r3, [r4, #177] ; 0xb1 + 801b896: f894 3074 ldrb.w r3, [r4, #116] ; 0x74 + 801b89a: b913 cbnz r3, 801b8a2 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x8a> + 801b89c: 4630 mov r0, r6 + 801b89e: f001 f821 bl 801c8e4 <_ZN8touchgfx7Outline6moveToEii> + 801b8a2: 2300 movs r3, #0 + 801b8a4: f884 30a5 strb.w r3, [r4, #165] ; 0xa5 + 801b8a8: 2301 movs r3, #1 + 801b8aa: f884 30a6 strb.w r3, [r4, #166] ; 0xa6 + 801b8ae: 4630 mov r0, r6 + 801b8b0: e9dd 2102 ldrd r2, r1, [sp, #8] + 801b8b4: e7d6 b.n 801b864 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x4c> + 801b8b6: 4630 mov r0, r6 + 801b8b8: f7ff fe4e bl 801b558 <_ZN8touchgfx10Rasterizer6lineToEii> + 801b8bc: e7f7 b.n 801b8ae <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x96> + 801b8be: 4615 mov r5, r2 + 801b8c0: e7d2 b.n 801b868 <_ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_+0x50> + +0801b8c2 <_ZN8touchgfx6Canvas5closeEv>: + 801b8c2: b538 push {r3, r4, r5, lr} + 801b8c4: f890 30a5 ldrb.w r3, [r0, #165] ; 0xa5 + 801b8c8: 4604 mov r4, r0 + 801b8ca: b993 cbnz r3, 801b8f2 <_ZN8touchgfx6Canvas5closeEv+0x30> + 801b8cc: f890 30b0 ldrb.w r3, [r0, #176] ; 0xb0 + 801b8d0: f890 20b1 ldrb.w r2, [r0, #177] ; 0xb1 + 801b8d4: 4213 tst r3, r2 + 801b8d6: d10c bne.n 801b8f2 <_ZN8touchgfx6Canvas5closeEv+0x30> + 801b8d8: f100 0530 add.w r5, r0, #48 ; 0x30 + 801b8dc: b123 cbz r3, 801b8e8 <_ZN8touchgfx6Canvas5closeEv+0x26> + 801b8de: e9d0 122a ldrd r1, r2, [r0, #168] ; 0xa8 + 801b8e2: 4628 mov r0, r5 + 801b8e4: f7ff fe38 bl 801b558 <_ZN8touchgfx10Rasterizer6lineToEii> + 801b8e8: 4628 mov r0, r5 + 801b8ea: e9d4 122d ldrd r1, r2, [r4, #180] ; 0xb4 + 801b8ee: f7ff fe33 bl 801b558 <_ZN8touchgfx10Rasterizer6lineToEii> + 801b8f2: 2300 movs r3, #0 + 801b8f4: f884 30a5 strb.w r3, [r4, #165] ; 0xa5 + 801b8f8: bd38 pop {r3, r4, r5, pc} + +0801b8fa <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_>: + 801b8fa: b5f0 push {r4, r5, r6, r7, lr} + 801b8fc: b085 sub sp, #20 + 801b8fe: f890 30a4 ldrb.w r3, [r0, #164] ; 0xa4 + 801b902: 4604 mov r4, r0 + 801b904: e9cd 2102 strd r2, r1, [sp, #8] + 801b908: b353 cbz r3, 801b960 <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_+0x66> + 801b90a: f890 30a5 ldrb.w r3, [r0, #165] ; 0xa5 + 801b90e: b90b cbnz r3, 801b914 <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_+0x1a> + 801b910: f7ff ffd7 bl 801b8c2 <_ZN8touchgfx6Canvas5closeEv> + 801b914: aa02 add r2, sp, #8 + 801b916: a903 add r1, sp, #12 + 801b918: 4620 mov r0, r4 + 801b91a: f7ff ff6b bl 801b7f4 <_ZNK8touchgfx6Canvas29transformFrameBufferToDisplayERNS_7CWRUtil2Q5ES3_> + 801b91e: 68a3 ldr r3, [r4, #8] + 801b920: 9d03 ldr r5, [sp, #12] + 801b922: aa02 add r2, sp, #8 + 801b924: 9e02 ldr r6, [sp, #8] + 801b926: a903 add r1, sp, #12 + 801b928: 1aed subs r5, r5, r3 + 801b92a: 68e3 ldr r3, [r4, #12] + 801b92c: 4620 mov r0, r4 + 801b92e: 1af6 subs r6, r6, r3 + 801b930: f104 0314 add.w r3, r4, #20 + 801b934: 9503 str r5, [sp, #12] + 801b936: 9300 str r3, [sp, #0] + 801b938: f104 0310 add.w r3, r4, #16 + 801b93c: 9602 str r6, [sp, #8] + 801b93e: f7ff ff41 bl 801b7c4 <_ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_> + 801b942: 4607 mov r7, r0 + 801b944: b170 cbz r0, 801b964 <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_+0x6a> + 801b946: 2301 movs r3, #1 + 801b948: f884 30a5 strb.w r3, [r4, #165] ; 0xa5 + 801b94c: 9a03 ldr r2, [sp, #12] + 801b94e: 9b02 ldr r3, [sp, #8] + 801b950: f8c4 20b4 str.w r2, [r4, #180] ; 0xb4 + 801b954: f8c4 30b8 str.w r3, [r4, #184] ; 0xb8 + 801b958: f884 70b0 strb.w r7, [r4, #176] ; 0xb0 + 801b95c: e9c4 232a strd r2, r3, [r4, #168] ; 0xa8 + 801b960: b005 add sp, #20 + 801b962: bdf0 pop {r4, r5, r6, r7, pc} + 801b964: f894 3074 ldrb.w r3, [r4, #116] ; 0x74 + 801b968: f884 00b1 strb.w r0, [r4, #177] ; 0xb1 + 801b96c: b92b cbnz r3, 801b97a <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_+0x80> + 801b96e: 4632 mov r2, r6 + 801b970: 4629 mov r1, r5 + 801b972: f104 0030 add.w r0, r4, #48 ; 0x30 + 801b976: f000 ffb5 bl 801c8e4 <_ZN8touchgfx7Outline6moveToEii> + 801b97a: 2300 movs r3, #0 + 801b97c: f884 30a5 strb.w r3, [r4, #165] ; 0xa5 + 801b980: 2301 movs r3, #1 + 801b982: f884 30a6 strb.w r3, [r4, #166] ; 0xa6 + 801b986: e7e1 b.n 801b94c <_ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_+0x52> + +0801b988 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_>: + 801b988: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801b98c: 4604 mov r4, r0 + 801b98e: b087 sub sp, #28 + 801b990: 9105 str r1, [sp, #20] + 801b992: f001 f8ec bl 801cb6e <_ZN8touchgfx7Outline8getCellsEv> + 801b996: f8d4 9008 ldr.w r9, [r4, #8] + 801b99a: 4605 mov r5, r0 + 801b99c: f1b9 0f00 cmp.w r9, #0 + 801b9a0: d103 bne.n 801b9aa <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x22> + 801b9a2: 2001 movs r0, #1 + 801b9a4: b007 add sp, #28 + 801b9a6: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801b9aa: f894 6044 ldrb.w r6, [r4, #68] ; 0x44 + 801b9ae: 2e00 cmp r6, #0 + 801b9b0: d139 bne.n 801ba26 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x9e> + 801b9b2: f104 0848 add.w r8, r4, #72 ; 0x48 + 801b9b6: f105 0708 add.w r7, r5, #8 + 801b9ba: 4640 mov r0, r8 + 801b9bc: f001 f919 bl 801cbf2 <_ZN8touchgfx8Scanline5resetEv> + 801b9c0: f109 33ff add.w r3, r9, #4294967295 + 801b9c4: 9303 str r3, [sp, #12] + 801b9c6: f9b5 b000 ldrsh.w fp, [r5] + 801b9ca: f9b5 9002 ldrsh.w r9, [r5, #2] + 801b9ce: 46da mov sl, fp + 801b9d0: f9b5 1006 ldrsh.w r1, [r5, #6] + 801b9d4: eb0b 4009 add.w r0, fp, r9, lsl #16 + 801b9d8: f9b5 2004 ldrsh.w r2, [r5, #4] + 801b9dc: 9b03 ldr r3, [sp, #12] + 801b9de: 4416 add r6, r2 + 801b9e0: 9504 str r5, [sp, #16] + 801b9e2: 463d mov r5, r7 + 801b9e4: 3b01 subs r3, #1 + 801b9e6: 9303 str r3, [sp, #12] + 801b9e8: 3301 adds r3, #1 + 801b9ea: d01e beq.n 801ba2a <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0xa2> + 801b9ec: 3708 adds r7, #8 + 801b9ee: f937 cc06 ldrsh.w ip, [r7, #-6] + 801b9f2: f937 2c08 ldrsh.w r2, [r7, #-8] + 801b9f6: eb02 420c add.w r2, r2, ip, lsl #16 + 801b9fa: 4290 cmp r0, r2 + 801b9fc: d11e bne.n 801ba3c <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0xb4> + 801b9fe: f937 2c02 ldrsh.w r2, [r7, #-2] + 801ba02: 4411 add r1, r2 + 801ba04: f937 2c04 ldrsh.w r2, [r7, #-4] + 801ba08: e7e8 b.n 801b9dc <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x54> + 801ba0a: 1c91 adds r1, r2, #2 + 801ba0c: f04f 0301 mov.w r3, #1 + 801ba10: 65e1 str r1, [r4, #92] ; 0x5c + 801ba12: 8053 strh r3, [r2, #2] + 801ba14: 6da2 ldr r2, [r4, #88] ; 0x58 + 801ba16: 1c91 adds r1, r2, #2 + 801ba18: 65a1 str r1, [r4, #88] ; 0x58 + 801ba1a: f8a2 b002 strh.w fp, [r2, #2] + 801ba1e: 6d62 ldr r2, [r4, #84] ; 0x54 + 801ba20: 3201 adds r2, #1 + 801ba22: 6562 str r2, [r4, #84] ; 0x54 + 801ba24: e03a b.n 801ba9c <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x114> + 801ba26: 2000 movs r0, #0 + 801ba28: e7bc b.n 801b9a4 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x1c> + 801ba2a: b951 cbnz r1, 801ba42 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0xba> + 801ba2c: 6d63 ldr r3, [r4, #84] ; 0x54 + 801ba2e: 2b00 cmp r3, #0 + 801ba30: d0b7 beq.n 801b9a2 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x1a> + 801ba32: 4641 mov r1, r8 + 801ba34: 9805 ldr r0, [sp, #20] + 801ba36: f7ff fd59 bl 801b4ec <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE> + 801ba3a: e7b2 b.n 801b9a2 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x1a> + 801ba3c: 2900 cmp r1, #0 + 801ba3e: d035 beq.n 801baac <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x124> + 801ba40: 9504 str r5, [sp, #16] + 801ba42: ebc1 1186 rsb r1, r1, r6, lsl #6 + 801ba46: f894 006c ldrb.w r0, [r4, #108] ; 0x6c + 801ba4a: f7ff fd3b bl 801b4c4 <_ZNK8touchgfx10Rasterizer14calculateAlphaEi.isra.14> + 801ba4e: 4605 mov r5, r0 + 801ba50: b330 cbz r0, 801baa0 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x118> + 801ba52: 6d62 ldr r2, [r4, #84] ; 0x54 + 801ba54: b182 cbz r2, 801ba78 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0xf0> + 801ba56: 6d22 ldr r2, [r4, #80] ; 0x50 + 801ba58: 4591 cmp r9, r2 + 801ba5a: d00d beq.n 801ba78 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0xf0> + 801ba5c: 4641 mov r1, r8 + 801ba5e: 9805 ldr r0, [sp, #20] + 801ba60: f7ff fd44 bl 801b4ec <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE> + 801ba64: f647 73ff movw r3, #32767 ; 0x7fff + 801ba68: 6ea2 ldr r2, [r4, #104] ; 0x68 + 801ba6a: e9c4 3313 strd r3, r3, [r4, #76] ; 0x4c + 801ba6e: 65e2 str r2, [r4, #92] ; 0x5c + 801ba70: 2300 movs r3, #0 + 801ba72: 6e62 ldr r2, [r4, #100] ; 0x64 + 801ba74: 6563 str r3, [r4, #84] ; 0x54 + 801ba76: 65a2 str r2, [r4, #88] ; 0x58 + 801ba78: f1bb 0f00 cmp.w fp, #0 + 801ba7c: db10 blt.n 801baa0 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x118> + 801ba7e: f7f3 fc43 bl 800f308 <_ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv> + 801ba82: 4583 cmp fp, r0 + 801ba84: da0c bge.n 801baa0 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x118> + 801ba86: 6e22 ldr r2, [r4, #96] ; 0x60 + 801ba88: f802 500b strb.w r5, [r2, fp] + 801ba8c: 6ce2 ldr r2, [r4, #76] ; 0x4c + 801ba8e: 3201 adds r2, #1 + 801ba90: 4593 cmp fp, r2 + 801ba92: 6de2 ldr r2, [r4, #92] ; 0x5c + 801ba94: d1b9 bne.n 801ba0a <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x82> + 801ba96: 8811 ldrh r1, [r2, #0] + 801ba98: 3101 adds r1, #1 + 801ba9a: 8011 strh r1, [r2, #0] + 801ba9c: e9c4 b913 strd fp, r9, [r4, #76] ; 0x4c + 801baa0: 9b03 ldr r3, [sp, #12] + 801baa2: 3301 adds r3, #1 + 801baa4: d0c2 beq.n 801ba2c <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0xa4> + 801baa6: f10b 0a01 add.w sl, fp, #1 + 801baaa: 9d04 ldr r5, [sp, #16] + 801baac: f9b5 3000 ldrsh.w r3, [r5] + 801bab0: 4553 cmp r3, sl + 801bab2: dd88 ble.n 801b9c6 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x3e> + 801bab4: 01b1 lsls r1, r6, #6 + 801bab6: f894 006c ldrb.w r0, [r4, #108] ; 0x6c + 801baba: f7ff fd03 bl 801b4c4 <_ZNK8touchgfx10Rasterizer14calculateAlphaEi.isra.14> + 801babe: 4683 mov fp, r0 + 801bac0: 2800 cmp r0, #0 + 801bac2: d080 beq.n 801b9c6 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x3e> + 801bac4: 6d63 ldr r3, [r4, #84] ; 0x54 + 801bac6: b183 cbz r3, 801baea <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x162> + 801bac8: 6d23 ldr r3, [r4, #80] ; 0x50 + 801baca: 4599 cmp r9, r3 + 801bacc: d00d beq.n 801baea <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x162> + 801bace: 4641 mov r1, r8 + 801bad0: 9805 ldr r0, [sp, #20] + 801bad2: f7ff fd0b bl 801b4ec <_ZN8touchgfx8Renderer6renderERKNS_8ScanlineE> + 801bad6: f647 73ff movw r3, #32767 ; 0x7fff + 801bada: e9c4 3313 strd r3, r3, [r4, #76] ; 0x4c + 801bade: 6ea3 ldr r3, [r4, #104] ; 0x68 + 801bae0: 65e3 str r3, [r4, #92] ; 0x5c + 801bae2: 6e63 ldr r3, [r4, #100] ; 0x64 + 801bae4: 65a3 str r3, [r4, #88] ; 0x58 + 801bae6: 2300 movs r3, #0 + 801bae8: 6563 str r3, [r4, #84] ; 0x54 + 801baea: f9b5 3000 ldrsh.w r3, [r5] + 801baee: 464a mov r2, r9 + 801baf0: f8cd b000 str.w fp, [sp] + 801baf4: 4651 mov r1, sl + 801baf6: eba3 030a sub.w r3, r3, sl + 801bafa: 4640 mov r0, r8 + 801bafc: f001 f8a4 bl 801cc48 <_ZN8touchgfx8Scanline7addSpanEiijj> + 801bb00: e761 b.n 801b9c6 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_+0x3e> + +0801bb02 <_ZN8touchgfx6Canvas6renderEh>: + 801bb02: b537 push {r0, r1, r2, r4, r5, lr} + 801bb04: f890 30a4 ldrb.w r3, [r0, #164] ; 0xa4 + 801bb08: 4604 mov r4, r0 + 801bb0a: 460d mov r5, r1 + 801bb0c: b913 cbnz r3, 801bb14 <_ZN8touchgfx6Canvas6renderEh+0x12> + 801bb0e: 2001 movs r0, #1 + 801bb10: b003 add sp, #12 + 801bb12: bd30 pop {r4, r5, pc} + 801bb14: f890 3074 ldrb.w r3, [r0, #116] ; 0x74 + 801bb18: 2b00 cmp r3, #0 + 801bb1a: d12f bne.n 801bb7c <_ZN8touchgfx6Canvas6renderEh+0x7a> + 801bb1c: f890 30a6 ldrb.w r3, [r0, #166] ; 0xa6 + 801bb20: 2b00 cmp r3, #0 + 801bb22: d0f4 beq.n 801bb0e <_ZN8touchgfx6Canvas6renderEh+0xc> + 801bb24: 6840 ldr r0, [r0, #4] + 801bb26: 6803 ldr r3, [r0, #0] + 801bb28: 6edb ldr r3, [r3, #108] ; 0x6c + 801bb2a: 4798 blx r3 + 801bb2c: fb10 f105 smulbb r1, r0, r5 + 801bb30: b288 uxth r0, r1 + 801bb32: 1c41 adds r1, r0, #1 + 801bb34: eb01 2110 add.w r1, r1, r0, lsr #8 + 801bb38: 120d asrs r5, r1, #8 + 801bb3a: d0e8 beq.n 801bb0e <_ZN8touchgfx6Canvas6renderEh+0xc> + 801bb3c: 4620 mov r0, r4 + 801bb3e: f7ff fec0 bl 801b8c2 <_ZN8touchgfx6Canvas5closeEv> + 801bb42: 6860 ldr r0, [r4, #4] + 801bb44: 6803 ldr r3, [r0, #0] + 801bb46: 6e5b ldr r3, [r3, #100] ; 0x64 + 801bb48: 4798 blx r3 + 801bb4a: f9b4 20a0 ldrsh.w r2, [r4, #160] ; 0xa0 + 801bb4e: f9b4 30a2 ldrsh.w r3, [r4, #162] ; 0xa2 + 801bb52: 8082 strh r2, [r0, #4] + 801bb54: 80c3 strh r3, [r0, #6] + 801bb56: 6860 ldr r0, [r4, #4] + 801bb58: 6803 ldr r3, [r0, #0] + 801bb5a: 6e5b ldr r3, [r3, #100] ; 0x64 + 801bb5c: 4798 blx r3 + 801bb5e: 7205 strb r5, [r0, #8] + 801bb60: 6860 ldr r0, [r4, #4] + 801bb62: 6803 ldr r3, [r0, #0] + 801bb64: 6e5b ldr r3, [r3, #100] ; 0x64 + 801bb66: 4798 blx r3 + 801bb68: f104 0318 add.w r3, r4, #24 + 801bb6c: 4669 mov r1, sp + 801bb6e: e9cd 3000 strd r3, r0, [sp] + 801bb72: f104 0030 add.w r0, r4, #48 ; 0x30 + 801bb76: f7ff ff07 bl 801b988 <_ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_> + 801bb7a: e7c9 b.n 801bb10 <_ZN8touchgfx6Canvas6renderEh+0xe> + 801bb7c: 2000 movs r0, #0 + 801bb7e: e7c7 b.n 801bb10 <_ZN8touchgfx6Canvas6renderEh+0xe> + +0801bb80 <_ZN8touchgfx6CanvasD1Ev>: + 801bb80: b538 push {r3, r4, r5, lr} + 801bb82: 4605 mov r5, r0 + 801bb84: 4b08 ldr r3, [pc, #32] ; (801bba8 <_ZN8touchgfx6CanvasD1Ev+0x28>) + 801bb86: 4604 mov r4, r0 + 801bb88: f845 3b30 str.w r3, [r5], #48 + 801bb8c: 4b07 ldr r3, [pc, #28] ; (801bbac <_ZN8touchgfx6CanvasD1Ev+0x2c>) + 801bb8e: 6818 ldr r0, [r3, #0] + 801bb90: 6803 ldr r3, [r0, #0] + 801bb92: 6adb ldr r3, [r3, #44] ; 0x2c + 801bb94: 4798 blx r3 + 801bb96: 4628 mov r0, r5 + 801bb98: f000 f814 bl 801bbc4 <_ZN8touchgfx7OutlineD1Ev> + 801bb9c: f104 0018 add.w r0, r4, #24 + 801bba0: f001 f88b bl 801ccba <_ZN8touchgfx15RenderingBufferD1Ev> + 801bba4: 4620 mov r0, r4 + 801bba6: bd38 pop {r3, r4, r5, pc} + 801bba8: 08021c2c .word 0x08021c2c + 801bbac: 240c3d44 .word 0x240c3d44 + +0801bbb0 <_ZN8touchgfx6CanvasD0Ev>: + 801bbb0: b510 push {r4, lr} + 801bbb2: 4604 mov r4, r0 + 801bbb4: f7ff ffe4 bl 801bb80 <_ZN8touchgfx6CanvasD1Ev> + 801bbb8: 21bc movs r1, #188 ; 0xbc + 801bbba: 4620 mov r0, r4 + 801bbbc: f001 f89f bl 801ccfe <_ZdlPvj> + 801bbc0: 4620 mov r0, r4 + 801bbc2: bd10 pop {r4, pc} + +0801bbc4 <_ZN8touchgfx7OutlineD1Ev>: + 801bbc4: 4770 bx lr + +0801bbc6 <_ZN8touchgfx7OutlineD0Ev>: + 801bbc6: b510 push {r4, lr} + 801bbc8: 4604 mov r4, r0 + 801bbca: 2148 movs r1, #72 ; 0x48 + 801bbcc: f001 f897 bl 801ccfe <_ZdlPvj> + 801bbd0: 4620 mov r0, r4 + 801bbd2: bd10 pop {r4, pc} + +0801bbd4 <_ZN8touchgfx7Outline5resetEv>: + 801bbd4: b510 push {r4, lr} + 801bbd6: 4604 mov r4, r0 + 801bbd8: f7f3 fbae bl 800f338 <_ZN8touchgfx20CanvasWidgetRenderer16getOutlineBufferEv> + 801bbdc: 60e0 str r0, [r4, #12] + 801bbde: f7f3 fbb1 bl 800f344 <_ZN8touchgfx20CanvasWidgetRenderer20getOutlineBufferSizeEv> + 801bbe2: 68e3 ldr r3, [r4, #12] + 801bbe4: 2200 movs r2, #0 + 801bbe6: 08c0 lsrs r0, r0, #3 + 801bbe8: 6123 str r3, [r4, #16] + 801bbea: f647 73ff movw r3, #32767 ; 0x7fff + 801bbee: 6060 str r0, [r4, #4] + 801bbf0: 82a3 strh r3, [r4, #20] + 801bbf2: 82e3 strh r3, [r4, #22] + 801bbf4: 6be3 ldr r3, [r4, #60] ; 0x3c + 801bbf6: 60a2 str r2, [r4, #8] + 801bbf8: f023 0301 bic.w r3, r3, #1 + 801bbfc: 8322 strh r2, [r4, #24] + 801bbfe: 8362 strh r2, [r4, #26] + 801bc00: f043 0302 orr.w r3, r3, #2 + 801bc04: f884 2044 strb.w r2, [r4, #68] ; 0x44 + 801bc08: 63e3 str r3, [r4, #60] ; 0x3c + 801bc0a: f06f 4300 mvn.w r3, #2147483648 ; 0x80000000 + 801bc0e: e9c4 330b strd r3, r3, [r4, #44] ; 0x2c + 801bc12: f04f 4300 mov.w r3, #2147483648 ; 0x80000000 + 801bc16: e9c4 330d strd r3, r3, [r4, #52] ; 0x34 + 801bc1a: bd10 pop {r4, pc} + +0801bc1c <_ZN8touchgfx7OutlineC1Ev>: + 801bc1c: 4b0f ldr r3, [pc, #60] ; (801bc5c <_ZN8touchgfx7OutlineC1Ev+0x40>) + 801bc1e: f06f 4200 mvn.w r2, #2147483648 ; 0x80000000 + 801bc22: f04f 4100 mov.w r1, #2147483648 ; 0x80000000 + 801bc26: b510 push {r4, lr} + 801bc28: 6003 str r3, [r0, #0] + 801bc2a: 2300 movs r3, #0 + 801bc2c: 4604 mov r4, r0 + 801bc2e: f880 3044 strb.w r3, [r0, #68] ; 0x44 + 801bc32: e9c0 3301 strd r3, r3, [r0, #4] + 801bc36: e9c0 3303 strd r3, r3, [r0, #12] + 801bc3a: e9c0 3305 strd r3, r3, [r0, #20] + 801bc3e: e9c0 3307 strd r3, r3, [r0, #28] + 801bc42: e9c0 3309 strd r3, r3, [r0, #36] ; 0x24 + 801bc46: e9c0 220b strd r2, r2, [r0, #44] ; 0x2c + 801bc4a: e9c0 110d strd r1, r1, [r0, #52] ; 0x34 + 801bc4e: e9c0 320f strd r3, r2, [r0, #60] ; 0x3c + 801bc52: f7ff ffbf bl 801bbd4 <_ZN8touchgfx7Outline5resetEv> + 801bc56: 4620 mov r0, r4 + 801bc58: bd10 pop {r4, pc} + 801bc5a: bf00 nop + 801bc5c: 08021cfc .word 0x08021cfc + +0801bc60 <_ZN8touchgfx7Outline10renderLineEiiii>: + 801bc60: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801bc64: b095 sub sp, #84 ; 0x54 + 801bc66: 4604 mov r4, r0 + 801bc68: 1155 asrs r5, r2, #5 + 801bc6a: f002 061f and.w r6, r2, #31 + 801bc6e: 981e ldr r0, [sp, #120] ; 0x78 + 801bc70: 1157 asrs r7, r2, #5 + 801bc72: 9304 str r3, [sp, #16] + 801bc74: 1153 asrs r3, r2, #5 + 801bc76: 9300 str r3, [sp, #0] + 801bc78: 1143 asrs r3, r0, #5 + 801bc7a: 930c str r3, [sp, #48] ; 0x30 + 801bc7c: f000 031f and.w r3, r0, #31 + 801bc80: 9303 str r3, [sp, #12] + 801bc82: 6b23 ldr r3, [r4, #48] ; 0x30 + 801bc84: 42ab cmp r3, r5 + 801bc86: bfc8 it gt + 801bc88: 462b movgt r3, r5 + 801bc8a: ea4f 1562 mov.w r5, r2, asr #5 + 801bc8e: bfc8 it gt + 801bc90: 6323 strgt r3, [r4, #48] ; 0x30 + 801bc92: 6ba3 ldr r3, [r4, #56] ; 0x38 + 801bc94: 42ab cmp r3, r5 + 801bc96: bfd8 it le + 801bc98: 462b movle r3, r5 + 801bc9a: ea4f 1560 mov.w r5, r0, asr #5 + 801bc9e: bfdc itt le + 801bca0: 3301 addle r3, #1 + 801bca2: 63a3 strle r3, [r4, #56] ; 0x38 + 801bca4: 6b23 ldr r3, [r4, #48] ; 0x30 + 801bca6: 42ab cmp r3, r5 + 801bca8: bfc8 it gt + 801bcaa: 462b movgt r3, r5 + 801bcac: ea4f 1560 mov.w r5, r0, asr #5 + 801bcb0: bfc8 it gt + 801bcb2: 6323 strgt r3, [r4, #48] ; 0x30 + 801bcb4: 6ba3 ldr r3, [r4, #56] ; 0x38 + 801bcb6: 42ab cmp r3, r5 + 801bcb8: bfd8 it le + 801bcba: 462b movle r3, r5 + 801bcbc: ea4f 1561 mov.w r5, r1, asr #5 + 801bcc0: bfdc itt le + 801bcc2: 3301 addle r3, #1 + 801bcc4: 63a3 strle r3, [r4, #56] ; 0x38 + 801bcc6: 9b04 ldr r3, [sp, #16] + 801bcc8: eba3 0a01 sub.w sl, r3, r1 + 801bccc: 1143 asrs r3, r0, #5 + 801bcce: 429f cmp r7, r3 + 801bcd0: f040 811d bne.w 801bf0e <_ZN8touchgfx7Outline10renderLineEiiii+0x2ae> + 801bcd4: 9b04 ldr r3, [sp, #16] + 801bcd6: ea4f 1b63 mov.w fp, r3, asr #5 + 801bcda: 9b03 ldr r3, [sp, #12] + 801bcdc: 429e cmp r6, r3 + 801bcde: d131 bne.n 801bd44 <_ZN8touchgfx7Outline10renderLineEiiii+0xe4> + 801bce0: f9b4 3016 ldrsh.w r3, [r4, #22] + 801bce4: fa0f fb8b sxth.w fp, fp + 801bce8: f9bd 2000 ldrsh.w r2, [sp] + 801bcec: f9b4 1014 ldrsh.w r1, [r4, #20] + 801bcf0: eb0b 4002 add.w r0, fp, r2, lsl #16 + 801bcf4: eb01 4103 add.w r1, r1, r3, lsl #16 + 801bcf8: 4281 cmp r1, r0 + 801bcfa: f000 80e6 beq.w 801beca <_ZN8touchgfx7Outline10renderLineEiiii+0x26a> + 801bcfe: 8b60 ldrh r0, [r4, #26] + 801bd00: 8b21 ldrh r1, [r4, #24] + 801bd02: 4301 orrs r1, r0 + 801bd04: d00b beq.n 801bd1e <_ZN8touchgfx7Outline10renderLineEiiii+0xbe> + 801bd06: 2b00 cmp r3, #0 + 801bd08: db09 blt.n 801bd1e <_ZN8touchgfx7Outline10renderLineEiiii+0xbe> + 801bd0a: 6c21 ldr r1, [r4, #64] ; 0x40 + 801bd0c: 428b cmp r3, r1 + 801bd0e: da06 bge.n 801bd1e <_ZN8touchgfx7Outline10renderLineEiiii+0xbe> + 801bd10: e9d4 3101 ldrd r3, r1, [r4, #4] + 801bd14: 4299 cmp r1, r3 + 801bd16: d308 bcc.n 801bd2a <_ZN8touchgfx7Outline10renderLineEiiii+0xca> + 801bd18: 2301 movs r3, #1 + 801bd1a: f884 3044 strb.w r3, [r4, #68] ; 0x44 + 801bd1e: f8a4 b014 strh.w fp, [r4, #20] + 801bd22: 2300 movs r3, #0 + 801bd24: 82e2 strh r2, [r4, #22] + 801bd26: 8323 strh r3, [r4, #24] + 801bd28: e01f b.n 801bd6a <_ZN8touchgfx7Outline10renderLineEiiii+0x10a> + 801bd2a: f104 0314 add.w r3, r4, #20 + 801bd2e: 6925 ldr r5, [r4, #16] + 801bd30: cb03 ldmia r3!, {r0, r1} + 801bd32: 6028 str r0, [r5, #0] + 801bd34: 6069 str r1, [r5, #4] + 801bd36: 6923 ldr r3, [r4, #16] + 801bd38: 3308 adds r3, #8 + 801bd3a: 6123 str r3, [r4, #16] + 801bd3c: 68a3 ldr r3, [r4, #8] + 801bd3e: 3301 adds r3, #1 + 801bd40: 60a3 str r3, [r4, #8] + 801bd42: e7ec b.n 801bd1e <_ZN8touchgfx7Outline10renderLineEiiii+0xbe> + 801bd44: 9b04 ldr r3, [sp, #16] + 801bd46: 45ab cmp fp, r5 + 801bd48: f001 011f and.w r1, r1, #31 + 801bd4c: 8b20 ldrh r0, [r4, #24] + 801bd4e: f003 031f and.w r3, r3, #31 + 801bd52: 8b62 ldrh r2, [r4, #26] + 801bd54: 9305 str r3, [sp, #20] + 801bd56: 9b03 ldr r3, [sp, #12] + 801bd58: eba3 0306 sub.w r3, r3, r6 + 801bd5c: d107 bne.n 801bd6e <_ZN8touchgfx7Outline10renderLineEiiii+0x10e> + 801bd5e: 4418 add r0, r3 + 801bd60: 8320 strh r0, [r4, #24] + 801bd62: 9805 ldr r0, [sp, #20] + 801bd64: 4401 add r1, r0 + 801bd66: fb03 2301 mla r3, r3, r1, r2 + 801bd6a: 8363 strh r3, [r4, #26] + 801bd6c: e0ad b.n 801beca <_ZN8touchgfx7Outline10renderLineEiiii+0x26a> + 801bd6e: f1ba 0f00 cmp.w sl, #0 + 801bd72: db33 blt.n 801bddc <_ZN8touchgfx7Outline10renderLineEiiii+0x17c> + 801bd74: 2701 movs r7, #1 + 801bd76: f1c1 0c20 rsb ip, r1, #32 + 801bd7a: 9702 str r7, [sp, #8] + 801bd7c: 2720 movs r7, #32 + 801bd7e: fb03 f30c mul.w r3, r3, ip + 801bd82: 9701 str r7, [sp, #4] + 801bd84: 9f01 ldr r7, [sp, #4] + 801bd86: f9b4 8016 ldrsh.w r8, [r4, #22] + 801bd8a: 4439 add r1, r7 + 801bd8c: fb93 fcfa sdiv ip, r3, sl + 801bd90: fb0a 331c mls r3, sl, ip, r3 + 801bd94: 2b00 cmp r3, #0 + 801bd96: bfbc itt lt + 801bd98: f10c 3cff addlt.w ip, ip, #4294967295 + 801bd9c: 4453 addlt r3, sl + 801bd9e: fb0c 2101 mla r1, ip, r1, r2 + 801bda2: 9a02 ldr r2, [sp, #8] + 801bda4: 4460 add r0, ip + 801bda6: 4415 add r5, r2 + 801bda8: f9bd 2000 ldrsh.w r2, [sp] + 801bdac: b200 sxth r0, r0 + 801bdae: 0417 lsls r7, r2, #16 + 801bdb0: 9200 str r2, [sp, #0] + 801bdb2: fa0f fe85 sxth.w lr, r5 + 801bdb6: 8320 strh r0, [r4, #24] + 801bdb8: 9704 str r7, [sp, #16] + 801bdba: b209 sxth r1, r1 + 801bdbc: f9b4 7014 ldrsh.w r7, [r4, #20] + 801bdc0: 9a04 ldr r2, [sp, #16] + 801bdc2: eb07 4708 add.w r7, r7, r8, lsl #16 + 801bdc6: 8361 strh r1, [r4, #26] + 801bdc8: eb0e 0902 add.w r9, lr, r2 + 801bdcc: 454f cmp r7, r9 + 801bdce: d10d bne.n 801bdec <_ZN8touchgfx7Outline10renderLineEiiii+0x18c> + 801bdd0: 4ba0 ldr r3, [pc, #640] ; (801c054 <_ZN8touchgfx7Outline10renderLineEiiii+0x3f4>) + 801bdd2: 2176 movs r1, #118 ; 0x76 + 801bdd4: 4aa0 ldr r2, [pc, #640] ; (801c058 <_ZN8touchgfx7Outline10renderLineEiiii+0x3f8>) + 801bdd6: 48a1 ldr r0, [pc, #644] ; (801c05c <_ZN8touchgfx7Outline10renderLineEiiii+0x3fc>) + 801bdd8: f000 ffc0 bl 801cd5c <__assert_func> + 801bddc: f04f 37ff mov.w r7, #4294967295 + 801bde0: 434b muls r3, r1 + 801bde2: f1ca 0a00 rsb sl, sl, #0 + 801bde6: 9702 str r7, [sp, #8] + 801bde8: 2700 movs r7, #0 + 801bdea: e7ca b.n 801bd82 <_ZN8touchgfx7Outline10renderLineEiiii+0x122> + 801bdec: ea50 0201 orrs.w r2, r0, r1 + 801bdf0: d00c beq.n 801be0c <_ZN8touchgfx7Outline10renderLineEiiii+0x1ac> + 801bdf2: f1b8 0f00 cmp.w r8, #0 + 801bdf6: db09 blt.n 801be0c <_ZN8touchgfx7Outline10renderLineEiiii+0x1ac> + 801bdf8: 6c21 ldr r1, [r4, #64] ; 0x40 + 801bdfa: 4588 cmp r8, r1 + 801bdfc: da06 bge.n 801be0c <_ZN8touchgfx7Outline10renderLineEiiii+0x1ac> + 801bdfe: e9d4 1001 ldrd r1, r0, [r4, #4] + 801be02: 4288 cmp r0, r1 + 801be04: d364 bcc.n 801bed0 <_ZN8touchgfx7Outline10renderLineEiiii+0x270> + 801be06: 2101 movs r1, #1 + 801be08: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801be0c: 2100 movs r1, #0 + 801be0e: 9a00 ldr r2, [sp, #0] + 801be10: 45ab cmp fp, r5 + 801be12: f8a4 e014 strh.w lr, [r4, #20] + 801be16: 82e2 strh r2, [r4, #22] + 801be18: 4466 add r6, ip + 801be1a: 8321 strh r1, [r4, #24] + 801be1c: 8361 strh r1, [r4, #26] + 801be1e: d04b beq.n 801beb8 <_ZN8touchgfx7Outline10renderLineEiiii+0x258> + 801be20: 9a03 ldr r2, [sp, #12] + 801be22: eba3 030a sub.w r3, r3, sl + 801be26: f04f 0800 mov.w r8, #0 + 801be2a: 1b91 subs r1, r2, r6 + 801be2c: 448c add ip, r1 + 801be2e: ea4f 1c4c mov.w ip, ip, lsl #5 + 801be32: fb9c f7fa sdiv r7, ip, sl + 801be36: fb0a cc17 mls ip, sl, r7, ip + 801be3a: f1bc 0f00 cmp.w ip, #0 + 801be3e: bfbc itt lt + 801be40: f107 37ff addlt.w r7, r7, #4294967295 + 801be44: 44d4 addlt ip, sl + 801be46: 1c7a adds r2, r7, #1 + 801be48: 9207 str r2, [sp, #28] + 801be4a: eb13 030c adds.w r3, r3, ip + 801be4e: 9a02 ldr r2, [sp, #8] + 801be50: bf54 ite pl + 801be52: 9807 ldrpl r0, [sp, #28] + 801be54: 4638 movmi r0, r7 + 801be56: 4415 add r5, r2 + 801be58: 9a04 ldr r2, [sp, #16] + 801be5a: fa0f fe80 sxth.w lr, r0 + 801be5e: 4406 add r6, r0 + 801be60: ea4f 1140 mov.w r1, r0, lsl #5 + 801be64: f9b4 0014 ldrsh.w r0, [r4, #20] + 801be68: fa0f f985 sxth.w r9, r5 + 801be6c: bf58 it pl + 801be6e: eba3 030a subpl.w r3, r3, sl + 801be72: 4410 add r0, r2 + 801be74: b209 sxth r1, r1 + 801be76: 444a add r2, r9 + 801be78: f8a4 e018 strh.w lr, [r4, #24] + 801be7c: 8361 strh r1, [r4, #26] + 801be7e: 4290 cmp r0, r2 + 801be80: d0a6 beq.n 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801be82: ea5e 0201 orrs.w r2, lr, r1 + 801be86: d00d beq.n 801bea4 <_ZN8touchgfx7Outline10renderLineEiiii+0x244> + 801be88: 9a00 ldr r2, [sp, #0] + 801be8a: 2a00 cmp r2, #0 + 801be8c: db0a blt.n 801bea4 <_ZN8touchgfx7Outline10renderLineEiiii+0x244> + 801be8e: 6c21 ldr r1, [r4, #64] ; 0x40 + 801be90: 428a cmp r2, r1 + 801be92: da07 bge.n 801bea4 <_ZN8touchgfx7Outline10renderLineEiiii+0x244> + 801be94: e9d4 1001 ldrd r1, r0, [r4, #4] + 801be98: 4288 cmp r0, r1 + 801be9a: d329 bcc.n 801bef0 <_ZN8touchgfx7Outline10renderLineEiiii+0x290> + 801be9c: f04f 0201 mov.w r2, #1 + 801bea0: f884 2044 strb.w r2, [r4, #68] ; 0x44 + 801bea4: 9a00 ldr r2, [sp, #0] + 801bea6: 45ab cmp fp, r5 + 801bea8: f8a4 9014 strh.w r9, [r4, #20] + 801beac: 82e2 strh r2, [r4, #22] + 801beae: f8a4 8018 strh.w r8, [r4, #24] + 801beb2: f8a4 801a strh.w r8, [r4, #26] + 801beb6: d1c8 bne.n 801be4a <_ZN8touchgfx7Outline10renderLineEiiii+0x1ea> + 801beb8: 9b03 ldr r3, [sp, #12] + 801beba: 9a01 ldr r2, [sp, #4] + 801bebc: 1b9e subs r6, r3, r6 + 801bebe: 9b05 ldr r3, [sp, #20] + 801bec0: 3320 adds r3, #32 + 801bec2: 8326 strh r6, [r4, #24] + 801bec4: 1a9b subs r3, r3, r2 + 801bec6: 435e muls r6, r3 + 801bec8: 8366 strh r6, [r4, #26] + 801beca: b015 add sp, #84 ; 0x54 + 801becc: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801bed0: f104 0714 add.w r7, r4, #20 + 801bed4: f8d4 8010 ldr.w r8, [r4, #16] + 801bed8: cf03 ldmia r7!, {r0, r1} + 801beda: f8c8 0000 str.w r0, [r8] + 801bede: f8c8 1004 str.w r1, [r8, #4] + 801bee2: 6921 ldr r1, [r4, #16] + 801bee4: 3108 adds r1, #8 + 801bee6: 6121 str r1, [r4, #16] + 801bee8: 68a1 ldr r1, [r4, #8] + 801beea: 3101 adds r1, #1 + 801beec: 60a1 str r1, [r4, #8] + 801beee: e78d b.n 801be0c <_ZN8touchgfx7Outline10renderLineEiiii+0x1ac> + 801bef0: f104 0e14 add.w lr, r4, #20 + 801bef4: 6922 ldr r2, [r4, #16] + 801bef6: e8be 0003 ldmia.w lr!, {r0, r1} + 801befa: 9206 str r2, [sp, #24] + 801befc: 6010 str r0, [r2, #0] + 801befe: 6051 str r1, [r2, #4] + 801bf00: 6921 ldr r1, [r4, #16] + 801bf02: 3108 adds r1, #8 + 801bf04: 6121 str r1, [r4, #16] + 801bf06: 68a1 ldr r1, [r4, #8] + 801bf08: 3101 adds r1, #1 + 801bf0a: 60a1 str r1, [r4, #8] + 801bf0c: e7ca b.n 801bea4 <_ZN8touchgfx7Outline10renderLineEiiii+0x244> + 801bf0e: eba0 0b02 sub.w fp, r0, r2 + 801bf12: f1ba 0f00 cmp.w sl, #0 + 801bf16: f040 80a3 bne.w 801c060 <_ZN8touchgfx7Outline10renderLineEiiii+0x400> + 801bf1a: f1bb 0f00 cmp.w fp, #0 + 801bf1e: ea4f 0141 mov.w r1, r1, lsl #1 + 801bf22: 8b62 ldrh r2, [r4, #26] + 801bf24: b22d sxth r5, r5 + 801bf26: bfa8 it ge + 801bf28: f04f 0a20 movge.w sl, #32 + 801bf2c: f001 033e and.w r3, r1, #62 ; 0x3e + 801bf30: 8b21 ldrh r1, [r4, #24] + 801bf32: bfb8 it lt + 801bf34: f04f 39ff movlt.w r9, #4294967295 + 801bf38: ebaa 0606 sub.w r6, sl, r6 + 801bf3c: bfa8 it ge + 801bf3e: f04f 0901 movge.w r9, #1 + 801bf42: f9b4 0016 ldrsh.w r0, [r4, #22] + 801bf46: 4431 add r1, r6 + 801bf48: fb06 2603 mla r6, r6, r3, r2 + 801bf4c: 9a00 ldr r2, [sp, #0] + 801bf4e: f9b4 c014 ldrsh.w ip, [r4, #20] + 801bf52: b209 sxth r1, r1 + 801bf54: 444a add r2, r9 + 801bf56: b236 sxth r6, r6 + 801bf58: eb0c 4c00 add.w ip, ip, r0, lsl #16 + 801bf5c: 8321 strh r1, [r4, #24] + 801bf5e: b217 sxth r7, r2 + 801bf60: 8366 strh r6, [r4, #26] + 801bf62: eb05 4e07 add.w lr, r5, r7, lsl #16 + 801bf66: 45f4 cmp ip, lr + 801bf68: f43f af32 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801bf6c: 4331 orrs r1, r6 + 801bf6e: d00b beq.n 801bf88 <_ZN8touchgfx7Outline10renderLineEiiii+0x328> + 801bf70: 2800 cmp r0, #0 + 801bf72: db09 blt.n 801bf88 <_ZN8touchgfx7Outline10renderLineEiiii+0x328> + 801bf74: 6c21 ldr r1, [r4, #64] ; 0x40 + 801bf76: 4288 cmp r0, r1 + 801bf78: da06 bge.n 801bf88 <_ZN8touchgfx7Outline10renderLineEiiii+0x328> + 801bf7a: e9d4 1001 ldrd r1, r0, [r4, #4] + 801bf7e: 4288 cmp r0, r1 + 801bf80: d33b bcc.n 801bffa <_ZN8touchgfx7Outline10renderLineEiiii+0x39a> + 801bf82: 2101 movs r1, #1 + 801bf84: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801bf88: f1aa 0610 sub.w r6, sl, #16 + 801bf8c: 82e7 strh r7, [r4, #22] + 801bf8e: 2700 movs r7, #0 + 801bf90: 82a5 strh r5, [r4, #20] + 801bf92: 0076 lsls r6, r6, #1 + 801bf94: 8327 strh r7, [r4, #24] + 801bf96: fb06 fc03 mul.w ip, r6, r3 + 801bf9a: b236 sxth r6, r6 + 801bf9c: 8367 strh r7, [r4, #26] + 801bf9e: fa0f fc8c sxth.w ip, ip + 801bfa2: ea46 010c orr.w r1, r6, ip + 801bfa6: 9100 str r1, [sp, #0] + 801bfa8: 990c ldr r1, [sp, #48] ; 0x30 + 801bfaa: 428a cmp r2, r1 + 801bfac: d046 beq.n 801c03c <_ZN8touchgfx7Outline10renderLineEiiii+0x3dc> + 801bfae: 444a add r2, r9 + 801bfb0: f9b4 1016 ldrsh.w r1, [r4, #22] + 801bfb4: f9b4 0014 ldrsh.w r0, [r4, #20] + 801bfb8: fa0f f882 sxth.w r8, r2 + 801bfbc: 8326 strh r6, [r4, #24] + 801bfbe: eb00 4001 add.w r0, r0, r1, lsl #16 + 801bfc2: f8a4 c01a strh.w ip, [r4, #26] + 801bfc6: eb05 4e08 add.w lr, r5, r8, lsl #16 + 801bfca: 4570 cmp r0, lr + 801bfcc: f43f af00 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801bfd0: 9800 ldr r0, [sp, #0] + 801bfd2: b160 cbz r0, 801bfee <_ZN8touchgfx7Outline10renderLineEiiii+0x38e> + 801bfd4: 2900 cmp r1, #0 + 801bfd6: db0a blt.n 801bfee <_ZN8touchgfx7Outline10renderLineEiiii+0x38e> + 801bfd8: 6c20 ldr r0, [r4, #64] ; 0x40 + 801bfda: 4281 cmp r1, r0 + 801bfdc: da07 bge.n 801bfee <_ZN8touchgfx7Outline10renderLineEiiii+0x38e> + 801bfde: e9d4 1001 ldrd r1, r0, [r4, #4] + 801bfe2: 4288 cmp r0, r1 + 801bfe4: d319 bcc.n 801c01a <_ZN8touchgfx7Outline10renderLineEiiii+0x3ba> + 801bfe6: f04f 0101 mov.w r1, #1 + 801bfea: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801bfee: 82a5 strh r5, [r4, #20] + 801bff0: f8a4 8016 strh.w r8, [r4, #22] + 801bff4: 8327 strh r7, [r4, #24] + 801bff6: 8367 strh r7, [r4, #26] + 801bff8: e7d6 b.n 801bfa8 <_ZN8touchgfx7Outline10renderLineEiiii+0x348> + 801bffa: f104 0614 add.w r6, r4, #20 + 801bffe: f8d4 c010 ldr.w ip, [r4, #16] + 801c002: ce03 ldmia r6!, {r0, r1} + 801c004: f8cc 0000 str.w r0, [ip] + 801c008: f8cc 1004 str.w r1, [ip, #4] + 801c00c: 6921 ldr r1, [r4, #16] + 801c00e: 3108 adds r1, #8 + 801c010: 6121 str r1, [r4, #16] + 801c012: 68a1 ldr r1, [r4, #8] + 801c014: 3101 adds r1, #1 + 801c016: 60a1 str r1, [r4, #8] + 801c018: e7b6 b.n 801bf88 <_ZN8touchgfx7Outline10renderLineEiiii+0x328> + 801c01a: f104 0e14 add.w lr, r4, #20 + 801c01e: f8d4 b010 ldr.w fp, [r4, #16] + 801c022: e8be 0003 ldmia.w lr!, {r0, r1} + 801c026: f8cb 0000 str.w r0, [fp] + 801c02a: f8cb 1004 str.w r1, [fp, #4] + 801c02e: 6921 ldr r1, [r4, #16] + 801c030: 3108 adds r1, #8 + 801c032: 6121 str r1, [r4, #16] + 801c034: 68a1 ldr r1, [r4, #8] + 801c036: 3101 adds r1, #1 + 801c038: 60a1 str r1, [r4, #8] + 801c03a: e7d8 b.n 801bfee <_ZN8touchgfx7Outline10renderLineEiiii+0x38e> + 801c03c: 9a03 ldr r2, [sp, #12] + 801c03e: 8b61 ldrh r1, [r4, #26] + 801c040: f1a2 0e20 sub.w lr, r2, #32 + 801c044: 8b22 ldrh r2, [r4, #24] + 801c046: 44d6 add lr, sl + 801c048: 4472 add r2, lr + 801c04a: fb0e 1303 mla r3, lr, r3, r1 + 801c04e: 8322 strh r2, [r4, #24] + 801c050: e68b b.n 801bd6a <_ZN8touchgfx7Outline10renderLineEiiii+0x10a> + 801c052: bf00 nop + 801c054: 08021c83 .word 0x08021c83 + 801c058: 08021d04 .word 0x08021d04 + 801c05c: 08021cb4 .word 0x08021cb4 + 801c060: f1bb 0f00 cmp.w fp, #0 + 801c064: f2c0 8124 blt.w 801c2b0 <_ZN8touchgfx7Outline10renderLineEiiii+0x650> + 801c068: 2201 movs r2, #1 + 801c06a: f1c6 0320 rsb r3, r6, #32 + 801c06e: 920b str r2, [sp, #44] ; 0x2c + 801c070: 2220 movs r2, #32 + 801c072: fb0a f303 mul.w r3, sl, r3 + 801c076: f9b4 8016 ldrsh.w r8, [r4, #22] + 801c07a: 9202 str r2, [sp, #8] + 801c07c: fb93 fcfb sdiv ip, r3, fp + 801c080: fb0b 331c mls r3, fp, ip, r3 + 801c084: 2b00 cmp r3, #0 + 801c086: 9308 str r3, [sp, #32] + 801c088: bfbe ittt lt + 801c08a: f10c 3cff addlt.w ip, ip, #4294967295 + 801c08e: 445b addlt r3, fp + 801c090: 9308 strlt r3, [sp, #32] + 801c092: eb0c 0301 add.w r3, ip, r1 + 801c096: 9301 str r3, [sp, #4] + 801c098: 115b asrs r3, r3, #5 + 801c09a: 9305 str r3, [sp, #20] + 801c09c: f9b4 3014 ldrsh.w r3, [r4, #20] + 801c0a0: eb03 4308 add.w r3, r3, r8, lsl #16 + 801c0a4: 461f mov r7, r3 + 801c0a6: 9b02 ldr r3, [sp, #8] + 801c0a8: 42b3 cmp r3, r6 + 801c0aa: f040 8117 bne.w 801c2dc <_ZN8touchgfx7Outline10renderLineEiiii+0x67c> + 801c0ae: f9bd 2014 ldrsh.w r2, [sp, #20] + 801c0b2: f9bd 3000 ldrsh.w r3, [sp] + 801c0b6: eb02 4103 add.w r1, r2, r3, lsl #16 + 801c0ba: 42b9 cmp r1, r7 + 801c0bc: d016 beq.n 801c0ec <_ZN8touchgfx7Outline10renderLineEiiii+0x48c> + 801c0be: 8b60 ldrh r0, [r4, #26] + 801c0c0: 8b21 ldrh r1, [r4, #24] + 801c0c2: 4301 orrs r1, r0 + 801c0c4: d00d beq.n 801c0e2 <_ZN8touchgfx7Outline10renderLineEiiii+0x482> + 801c0c6: f1b8 0f00 cmp.w r8, #0 + 801c0ca: db0a blt.n 801c0e2 <_ZN8touchgfx7Outline10renderLineEiiii+0x482> + 801c0cc: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c0ce: 4541 cmp r1, r8 + 801c0d0: dd07 ble.n 801c0e2 <_ZN8touchgfx7Outline10renderLineEiiii+0x482> + 801c0d2: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c0d6: 4288 cmp r0, r1 + 801c0d8: f0c0 80f3 bcc.w 801c2c2 <_ZN8touchgfx7Outline10renderLineEiiii+0x662> + 801c0dc: 2101 movs r1, #1 + 801c0de: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801c0e2: 82e3 strh r3, [r4, #22] + 801c0e4: 2300 movs r3, #0 + 801c0e6: 82a2 strh r2, [r4, #20] + 801c0e8: 8323 strh r3, [r4, #24] + 801c0ea: 8363 strh r3, [r4, #26] + 801c0ec: 9b0b ldr r3, [sp, #44] ; 0x2c + 801c0ee: 9a00 ldr r2, [sp, #0] + 801c0f0: f9b4 1014 ldrsh.w r1, [r4, #20] + 801c0f4: 441a add r2, r3 + 801c0f6: f9bd 3014 ldrsh.w r3, [sp, #20] + 801c0fa: 4691 mov r9, r2 + 801c0fc: f9b4 2016 ldrsh.w r2, [r4, #22] + 801c100: fa0f f589 sxth.w r5, r9 + 801c104: eb01 4102 add.w r1, r1, r2, lsl #16 + 801c108: eb03 4005 add.w r0, r3, r5, lsl #16 + 801c10c: 4281 cmp r1, r0 + 801c10e: d015 beq.n 801c13c <_ZN8touchgfx7Outline10renderLineEiiii+0x4dc> + 801c110: 8b60 ldrh r0, [r4, #26] + 801c112: 8b21 ldrh r1, [r4, #24] + 801c114: 4301 orrs r1, r0 + 801c116: d00c beq.n 801c132 <_ZN8touchgfx7Outline10renderLineEiiii+0x4d2> + 801c118: 2a00 cmp r2, #0 + 801c11a: db0a blt.n 801c132 <_ZN8touchgfx7Outline10renderLineEiiii+0x4d2> + 801c11c: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c11e: 428a cmp r2, r1 + 801c120: da07 bge.n 801c132 <_ZN8touchgfx7Outline10renderLineEiiii+0x4d2> + 801c122: e9d4 2101 ldrd r2, r1, [r4, #4] + 801c126: 4291 cmp r1, r2 + 801c128: f0c0 81ae bcc.w 801c488 <_ZN8touchgfx7Outline10renderLineEiiii+0x828> + 801c12c: 2201 movs r2, #1 + 801c12e: f884 2044 strb.w r2, [r4, #68] ; 0x44 + 801c132: 82a3 strh r3, [r4, #20] + 801c134: 2300 movs r3, #0 + 801c136: 82e5 strh r5, [r4, #22] + 801c138: 8323 strh r3, [r4, #24] + 801c13a: 8363 strh r3, [r4, #26] + 801c13c: 9b0c ldr r3, [sp, #48] ; 0x30 + 801c13e: 454b cmp r3, r9 + 801c140: f000 808a beq.w 801c258 <_ZN8touchgfx7Outline10renderLineEiiii+0x5f8> + 801c144: ea4f 134a mov.w r3, sl, lsl #5 + 801c148: fb93 f2fb sdiv r2, r3, fp + 801c14c: fb0b 3312 mls r3, fp, r2, r3 + 801c150: 9205 str r2, [sp, #20] + 801c152: 2b00 cmp r3, #0 + 801c154: 9307 str r3, [sp, #28] + 801c156: da04 bge.n 801c162 <_ZN8touchgfx7Outline10renderLineEiiii+0x502> + 801c158: 1e53 subs r3, r2, #1 + 801c15a: 9305 str r3, [sp, #20] + 801c15c: 9b07 ldr r3, [sp, #28] + 801c15e: 445b add r3, fp + 801c160: 9307 str r3, [sp, #28] + 801c162: 9b08 ldr r3, [sp, #32] + 801c164: f04f 0a00 mov.w sl, #0 + 801c168: eba3 030b sub.w r3, r3, fp + 801c16c: 9308 str r3, [sp, #32] + 801c16e: e9dd c301 ldrd ip, r3, [sp, #4] + 801c172: f1c3 0320 rsb r3, r3, #32 + 801c176: 930a str r3, [sp, #40] ; 0x28 + 801c178: 9a0a ldr r2, [sp, #40] ; 0x28 + 801c17a: 9b02 ldr r3, [sp, #8] + 801c17c: 1a9b subs r3, r3, r2 + 801c17e: 9309 str r3, [sp, #36] ; 0x24 + 801c180: 9902 ldr r1, [sp, #8] + 801c182: f9b4 6016 ldrsh.w r6, [r4, #22] + 801c186: f9b4 8014 ldrsh.w r8, [r4, #20] + 801c18a: e9dd 2307 ldrd r2, r3, [sp, #28] + 801c18e: eb08 4806 add.w r8, r8, r6, lsl #16 + 801c192: 189b adds r3, r3, r2 + 801c194: 9308 str r3, [sp, #32] + 801c196: bf57 itett pl + 801c198: eba3 030b subpl.w r3, r3, fp + 801c19c: 9b05 ldrmi r3, [sp, #20] + 801c19e: 9308 strpl r3, [sp, #32] + 801c1a0: 9b05 ldrpl r3, [sp, #20] + 801c1a2: bf58 it pl + 801c1a4: 3301 addpl r3, #1 + 801c1a6: 9300 str r3, [sp, #0] + 801c1a8: e9dd 2300 ldrd r2, r3, [sp] + 801c1ac: 4413 add r3, r2 + 801c1ae: 9301 str r3, [sp, #4] + 801c1b0: 115b asrs r3, r3, #5 + 801c1b2: 9306 str r3, [sp, #24] + 801c1b4: 9b0a ldr r3, [sp, #40] ; 0x28 + 801c1b6: 428b cmp r3, r1 + 801c1b8: f040 8180 bne.w 801c4bc <_ZN8touchgfx7Outline10renderLineEiiii+0x85c> + 801c1bc: f9bd 2018 ldrsh.w r2, [sp, #24] + 801c1c0: fa0f f389 sxth.w r3, r9 + 801c1c4: eb02 4103 add.w r1, r2, r3, lsl #16 + 801c1c8: 4541 cmp r1, r8 + 801c1ca: d017 beq.n 801c1fc <_ZN8touchgfx7Outline10renderLineEiiii+0x59c> + 801c1cc: 8b60 ldrh r0, [r4, #26] + 801c1ce: 8b21 ldrh r1, [r4, #24] + 801c1d0: 4301 orrs r1, r0 + 801c1d2: d00d beq.n 801c1f0 <_ZN8touchgfx7Outline10renderLineEiiii+0x590> + 801c1d4: 2e00 cmp r6, #0 + 801c1d6: db0b blt.n 801c1f0 <_ZN8touchgfx7Outline10renderLineEiiii+0x590> + 801c1d8: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c1da: 42b1 cmp r1, r6 + 801c1dc: dd08 ble.n 801c1f0 <_ZN8touchgfx7Outline10renderLineEiiii+0x590> + 801c1de: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c1e2: 4288 cmp r0, r1 + 801c1e4: f0c0 815d bcc.w 801c4a2 <_ZN8touchgfx7Outline10renderLineEiiii+0x842> + 801c1e8: f04f 0101 mov.w r1, #1 + 801c1ec: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801c1f0: 82a2 strh r2, [r4, #20] + 801c1f2: 82e3 strh r3, [r4, #22] + 801c1f4: f8a4 a018 strh.w sl, [r4, #24] + 801c1f8: f8a4 a01a strh.w sl, [r4, #26] + 801c1fc: 9b0b ldr r3, [sp, #44] ; 0x2c + 801c1fe: f9b4 2016 ldrsh.w r2, [r4, #22] + 801c202: 4499 add r9, r3 + 801c204: f9b4 1014 ldrsh.w r1, [r4, #20] + 801c208: f9bd 3018 ldrsh.w r3, [sp, #24] + 801c20c: fa0f f589 sxth.w r5, r9 + 801c210: eb01 4102 add.w r1, r1, r2, lsl #16 + 801c214: eb03 4005 add.w r0, r3, r5, lsl #16 + 801c218: 4281 cmp r1, r0 + 801c21a: f43f add9 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c21e: 8b60 ldrh r0, [r4, #26] + 801c220: 8b21 ldrh r1, [r4, #24] + 801c222: 4301 orrs r1, r0 + 801c224: d00d beq.n 801c242 <_ZN8touchgfx7Outline10renderLineEiiii+0x5e2> + 801c226: 2a00 cmp r2, #0 + 801c228: db0b blt.n 801c242 <_ZN8touchgfx7Outline10renderLineEiiii+0x5e2> + 801c22a: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c22c: 428a cmp r2, r1 + 801c22e: da08 bge.n 801c242 <_ZN8touchgfx7Outline10renderLineEiiii+0x5e2> + 801c230: e9d4 2101 ldrd r2, r1, [r4, #4] + 801c234: 4291 cmp r1, r2 + 801c236: f0c0 8228 bcc.w 801c68a <_ZN8touchgfx7Outline10renderLineEiiii+0xa2a> + 801c23a: f04f 0201 mov.w r2, #1 + 801c23e: f884 2044 strb.w r2, [r4, #68] ; 0x44 + 801c242: 82a3 strh r3, [r4, #20] + 801c244: 9b0c ldr r3, [sp, #48] ; 0x30 + 801c246: 82e5 strh r5, [r4, #22] + 801c248: 454b cmp r3, r9 + 801c24a: f8a4 a018 strh.w sl, [r4, #24] + 801c24e: f8a4 a01a strh.w sl, [r4, #26] + 801c252: f8dd c004 ldr.w ip, [sp, #4] + 801c256: d193 bne.n 801c180 <_ZN8touchgfx7Outline10renderLineEiiii+0x520> + 801c258: 9b02 ldr r3, [sp, #8] + 801c25a: f1c3 0e20 rsb lr, r3, #32 + 801c25e: 9b04 ldr r3, [sp, #16] + 801c260: ea4f 1b63 mov.w fp, r3, asr #5 + 801c264: 9b03 ldr r3, [sp, #12] + 801c266: 459e cmp lr, r3 + 801c268: f040 8229 bne.w 801c6be <_ZN8touchgfx7Outline10renderLineEiiii+0xa5e> + 801c26c: f9b4 3016 ldrsh.w r3, [r4, #22] + 801c270: fa0f f58b sxth.w r5, fp + 801c274: fa0f f289 sxth.w r2, r9 + 801c278: f9b4 1014 ldrsh.w r1, [r4, #20] + 801c27c: eb05 4002 add.w r0, r5, r2, lsl #16 + 801c280: eb01 4103 add.w r1, r1, r3, lsl #16 + 801c284: 4281 cmp r1, r0 + 801c286: f43f ae20 beq.w 801beca <_ZN8touchgfx7Outline10renderLineEiiii+0x26a> + 801c28a: 8b60 ldrh r0, [r4, #26] + 801c28c: 8b21 ldrh r1, [r4, #24] + 801c28e: 4301 orrs r1, r0 + 801c290: d00c beq.n 801c2ac <_ZN8touchgfx7Outline10renderLineEiiii+0x64c> + 801c292: 2b00 cmp r3, #0 + 801c294: db0a blt.n 801c2ac <_ZN8touchgfx7Outline10renderLineEiiii+0x64c> + 801c296: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c298: 428b cmp r3, r1 + 801c29a: da07 bge.n 801c2ac <_ZN8touchgfx7Outline10renderLineEiiii+0x64c> + 801c29c: e9d4 3101 ldrd r3, r1, [r4, #4] + 801c2a0: 4299 cmp r1, r3 + 801c2a2: f0c0 81ff bcc.w 801c6a4 <_ZN8touchgfx7Outline10renderLineEiiii+0xa44> + 801c2a6: 2301 movs r3, #1 + 801c2a8: f884 3044 strb.w r3, [r4, #68] ; 0x44 + 801c2ac: 82a5 strh r5, [r4, #20] + 801c2ae: e538 b.n 801bd22 <_ZN8touchgfx7Outline10renderLineEiiii+0xc2> + 801c2b0: f04f 32ff mov.w r2, #4294967295 + 801c2b4: fb0a f306 mul.w r3, sl, r6 + 801c2b8: f1cb 0b00 rsb fp, fp, #0 + 801c2bc: 920b str r2, [sp, #44] ; 0x2c + 801c2be: 2200 movs r2, #0 + 801c2c0: e6d9 b.n 801c076 <_ZN8touchgfx7Outline10renderLineEiiii+0x416> + 801c2c2: f104 0514 add.w r5, r4, #20 + 801c2c6: 6926 ldr r6, [r4, #16] + 801c2c8: cd03 ldmia r5!, {r0, r1} + 801c2ca: 6030 str r0, [r6, #0] + 801c2cc: 6071 str r1, [r6, #4] + 801c2ce: 6921 ldr r1, [r4, #16] + 801c2d0: 3108 adds r1, #8 + 801c2d2: 6121 str r1, [r4, #16] + 801c2d4: 68a1 ldr r1, [r4, #8] + 801c2d6: 3101 adds r1, #1 + 801c2d8: 60a1 str r1, [r4, #8] + 801c2da: e702 b.n 801c0e2 <_ZN8touchgfx7Outline10renderLineEiiii+0x482> + 801c2dc: 9b01 ldr r3, [sp, #4] + 801c2de: f001 011f and.w r1, r1, #31 + 801c2e2: 8b20 ldrh r0, [r4, #24] + 801c2e4: f003 031f and.w r3, r3, #31 + 801c2e8: f8b4 901a ldrh.w r9, [r4, #26] + 801c2ec: 930d str r3, [sp, #52] ; 0x34 + 801c2ee: 9b02 ldr r3, [sp, #8] + 801c2f0: 1b9a subs r2, r3, r6 + 801c2f2: 9b05 ldr r3, [sp, #20] + 801c2f4: 42ab cmp r3, r5 + 801c2f6: d107 bne.n 801c308 <_ZN8touchgfx7Outline10renderLineEiiii+0x6a8> + 801c2f8: 9b0d ldr r3, [sp, #52] ; 0x34 + 801c2fa: 4410 add r0, r2 + 801c2fc: 4419 add r1, r3 + 801c2fe: 8320 strh r0, [r4, #24] + 801c300: fb02 9201 mla r2, r2, r1, r9 + 801c304: 8362 strh r2, [r4, #26] + 801c306: e6f1 b.n 801c0ec <_ZN8touchgfx7Outline10renderLineEiiii+0x48c> + 801c308: f1bc 0f00 cmp.w ip, #0 + 801c30c: f2c0 8093 blt.w 801c436 <_ZN8touchgfx7Outline10renderLineEiiii+0x7d6> + 801c310: f1c1 0320 rsb r3, r1, #32 + 801c314: 435a muls r2, r3 + 801c316: 2301 movs r3, #1 + 801c318: 9309 str r3, [sp, #36] ; 0x24 + 801c31a: 2320 movs r3, #32 + 801c31c: 9307 str r3, [sp, #28] + 801c31e: 9b07 ldr r3, [sp, #28] + 801c320: fb92 fefc sdiv lr, r2, ip + 801c324: fb0c 221e mls r2, ip, lr, r2 + 801c328: 4419 add r1, r3 + 801c32a: 2a00 cmp r2, #0 + 801c32c: bfbc itt lt + 801c32e: f10e 3eff addlt.w lr, lr, #4294967295 + 801c332: 4462 addlt r2, ip + 801c334: fb0e 9101 mla r1, lr, r1, r9 + 801c338: 4470 add r0, lr + 801c33a: b20b sxth r3, r1 + 801c33c: 9909 ldr r1, [sp, #36] ; 0x24 + 801c33e: b200 sxth r0, r0 + 801c340: 440d add r5, r1 + 801c342: f9bd 1000 ldrsh.w r1, [sp] + 801c346: 8320 strh r0, [r4, #24] + 801c348: fa0f f985 sxth.w r9, r5 + 801c34c: 9106 str r1, [sp, #24] + 801c34e: 0409 lsls r1, r1, #16 + 801c350: 8363 strh r3, [r4, #26] + 801c352: 910a str r1, [sp, #40] ; 0x28 + 801c354: 4449 add r1, r9 + 801c356: 42b9 cmp r1, r7 + 801c358: f43f ad3a beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c35c: 4303 orrs r3, r0 + 801c35e: d00c beq.n 801c37a <_ZN8touchgfx7Outline10renderLineEiiii+0x71a> + 801c360: f1b8 0f00 cmp.w r8, #0 + 801c364: db09 blt.n 801c37a <_ZN8touchgfx7Outline10renderLineEiiii+0x71a> + 801c366: 6c23 ldr r3, [r4, #64] ; 0x40 + 801c368: 4543 cmp r3, r8 + 801c36a: dd06 ble.n 801c37a <_ZN8touchgfx7Outline10renderLineEiiii+0x71a> + 801c36c: e9d4 3101 ldrd r3, r1, [r4, #4] + 801c370: 4299 cmp r1, r3 + 801c372: d368 bcc.n 801c446 <_ZN8touchgfx7Outline10renderLineEiiii+0x7e6> + 801c374: 2301 movs r3, #1 + 801c376: f884 3044 strb.w r3, [r4, #68] ; 0x44 + 801c37a: 9b06 ldr r3, [sp, #24] + 801c37c: 4476 add r6, lr + 801c37e: f8a4 9014 strh.w r9, [r4, #20] + 801c382: 82e3 strh r3, [r4, #22] + 801c384: 2300 movs r3, #0 + 801c386: 8323 strh r3, [r4, #24] + 801c388: 8363 strh r3, [r4, #26] + 801c38a: 9b05 ldr r3, [sp, #20] + 801c38c: 42ab cmp r3, r5 + 801c38e: d048 beq.n 801c422 <_ZN8touchgfx7Outline10renderLineEiiii+0x7c2> + 801c390: 9b02 ldr r3, [sp, #8] + 801c392: eba2 020c sub.w r2, r2, ip + 801c396: 1b9b subs r3, r3, r6 + 801c398: 4473 add r3, lr + 801c39a: 015b lsls r3, r3, #5 + 801c39c: fb93 f8fc sdiv r8, r3, ip + 801c3a0: fb0c 3318 mls r3, ip, r8, r3 + 801c3a4: 2b00 cmp r3, #0 + 801c3a6: bfbc itt lt + 801c3a8: f108 38ff addlt.w r8, r8, #4294967295 + 801c3ac: 4463 addlt r3, ip + 801c3ae: f108 0101 add.w r1, r8, #1 + 801c3b2: 910f str r1, [sp, #60] ; 0x3c + 801c3b4: 18d2 adds r2, r2, r3 + 801c3b6: 9f0a ldr r7, [sp, #40] ; 0x28 + 801c3b8: bf56 itet pl + 801c3ba: 980f ldrpl r0, [sp, #60] ; 0x3c + 801c3bc: 4640 movmi r0, r8 + 801c3be: eba2 020c subpl.w r2, r2, ip + 801c3c2: fa0f fe80 sxth.w lr, r0 + 801c3c6: 4406 add r6, r0 + 801c3c8: 0141 lsls r1, r0, #5 + 801c3ca: 9809 ldr r0, [sp, #36] ; 0x24 + 801c3cc: f8a4 e018 strh.w lr, [r4, #24] + 801c3d0: 4405 add r5, r0 + 801c3d2: f9b4 0014 ldrsh.w r0, [r4, #20] + 801c3d6: b209 sxth r1, r1 + 801c3d8: fa0f f985 sxth.w r9, r5 + 801c3dc: 4438 add r0, r7 + 801c3de: 8361 strh r1, [r4, #26] + 801c3e0: 444f add r7, r9 + 801c3e2: 42b8 cmp r0, r7 + 801c3e4: f43f acf4 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c3e8: ea5e 0101 orrs.w r1, lr, r1 + 801c3ec: d00e beq.n 801c40c <_ZN8touchgfx7Outline10renderLineEiiii+0x7ac> + 801c3ee: 9906 ldr r1, [sp, #24] + 801c3f0: 2900 cmp r1, #0 + 801c3f2: db0b blt.n 801c40c <_ZN8touchgfx7Outline10renderLineEiiii+0x7ac> + 801c3f4: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c3f6: 9806 ldr r0, [sp, #24] + 801c3f8: 4288 cmp r0, r1 + 801c3fa: da07 bge.n 801c40c <_ZN8touchgfx7Outline10renderLineEiiii+0x7ac> + 801c3fc: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c400: 4288 cmp r0, r1 + 801c402: d330 bcc.n 801c466 <_ZN8touchgfx7Outline10renderLineEiiii+0x806> + 801c404: f04f 0101 mov.w r1, #1 + 801c408: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801c40c: 9906 ldr r1, [sp, #24] + 801c40e: f8a4 9014 strh.w r9, [r4, #20] + 801c412: 82e1 strh r1, [r4, #22] + 801c414: f04f 0100 mov.w r1, #0 + 801c418: 8321 strh r1, [r4, #24] + 801c41a: 8361 strh r1, [r4, #26] + 801c41c: 9905 ldr r1, [sp, #20] + 801c41e: 42a9 cmp r1, r5 + 801c420: d1c8 bne.n 801c3b4 <_ZN8touchgfx7Outline10renderLineEiiii+0x754> + 801c422: 9b02 ldr r3, [sp, #8] + 801c424: 990d ldr r1, [sp, #52] ; 0x34 + 801c426: 1b9e subs r6, r3, r6 + 801c428: 9b07 ldr r3, [sp, #28] + 801c42a: 3120 adds r1, #32 + 801c42c: 8326 strh r6, [r4, #24] + 801c42e: 1ac9 subs r1, r1, r3 + 801c430: 434e muls r6, r1 + 801c432: 8366 strh r6, [r4, #26] + 801c434: e65a b.n 801c0ec <_ZN8touchgfx7Outline10renderLineEiiii+0x48c> + 801c436: f04f 33ff mov.w r3, #4294967295 + 801c43a: 434a muls r2, r1 + 801c43c: f1cc 0c00 rsb ip, ip, #0 + 801c440: 9309 str r3, [sp, #36] ; 0x24 + 801c442: 2300 movs r3, #0 + 801c444: e76a b.n 801c31c <_ZN8touchgfx7Outline10renderLineEiiii+0x6bc> + 801c446: f104 0314 add.w r3, r4, #20 + 801c44a: f8d4 8010 ldr.w r8, [r4, #16] + 801c44e: cb03 ldmia r3!, {r0, r1} + 801c450: f8c8 0000 str.w r0, [r8] + 801c454: f8c8 1004 str.w r1, [r8, #4] + 801c458: 6923 ldr r3, [r4, #16] + 801c45a: 3308 adds r3, #8 + 801c45c: 6123 str r3, [r4, #16] + 801c45e: 68a3 ldr r3, [r4, #8] + 801c460: 3301 adds r3, #1 + 801c462: 60a3 str r3, [r4, #8] + 801c464: e789 b.n 801c37a <_ZN8touchgfx7Outline10renderLineEiiii+0x71a> + 801c466: 6921 ldr r1, [r4, #16] + 801c468: f104 0e14 add.w lr, r4, #20 + 801c46c: 910e str r1, [sp, #56] ; 0x38 + 801c46e: 9f0e ldr r7, [sp, #56] ; 0x38 + 801c470: e8be 0003 ldmia.w lr!, {r0, r1} + 801c474: 6038 str r0, [r7, #0] + 801c476: 4638 mov r0, r7 + 801c478: 6079 str r1, [r7, #4] + 801c47a: 6921 ldr r1, [r4, #16] + 801c47c: 3108 adds r1, #8 + 801c47e: 6121 str r1, [r4, #16] + 801c480: 68a1 ldr r1, [r4, #8] + 801c482: 3101 adds r1, #1 + 801c484: 60a1 str r1, [r4, #8] + 801c486: e7c1 b.n 801c40c <_ZN8touchgfx7Outline10renderLineEiiii+0x7ac> + 801c488: f104 0214 add.w r2, r4, #20 + 801c48c: 6926 ldr r6, [r4, #16] + 801c48e: ca03 ldmia r2!, {r0, r1} + 801c490: 6030 str r0, [r6, #0] + 801c492: 6071 str r1, [r6, #4] + 801c494: 6922 ldr r2, [r4, #16] + 801c496: 3208 adds r2, #8 + 801c498: 6122 str r2, [r4, #16] + 801c49a: 68a2 ldr r2, [r4, #8] + 801c49c: 3201 adds r2, #1 + 801c49e: 60a2 str r2, [r4, #8] + 801c4a0: e647 b.n 801c132 <_ZN8touchgfx7Outline10renderLineEiiii+0x4d2> + 801c4a2: f104 0514 add.w r5, r4, #20 + 801c4a6: 6926 ldr r6, [r4, #16] + 801c4a8: cd03 ldmia r5!, {r0, r1} + 801c4aa: 6030 str r0, [r6, #0] + 801c4ac: 6071 str r1, [r6, #4] + 801c4ae: 6921 ldr r1, [r4, #16] + 801c4b0: 3108 adds r1, #8 + 801c4b2: 6121 str r1, [r4, #16] + 801c4b4: 68a1 ldr r1, [r4, #8] + 801c4b6: 3101 adds r1, #1 + 801c4b8: 60a1 str r1, [r4, #8] + 801c4ba: e699 b.n 801c1f0 <_ZN8touchgfx7Outline10renderLineEiiii+0x590> + 801c4bc: 9b01 ldr r3, [sp, #4] + 801c4be: ea4f 176c mov.w r7, ip, asr #5 + 801c4c2: 8b20 ldrh r0, [r4, #24] + 801c4c4: f00c 0c1f and.w ip, ip, #31 + 801c4c8: f003 031f and.w r3, r3, #31 + 801c4cc: f8b4 e01a ldrh.w lr, [r4, #26] + 801c4d0: 9310 str r3, [sp, #64] ; 0x40 + 801c4d2: 9b06 ldr r3, [sp, #24] + 801c4d4: 429f cmp r7, r3 + 801c4d6: d10a bne.n 801c4ee <_ZN8touchgfx7Outline10renderLineEiiii+0x88e> + 801c4d8: 9b09 ldr r3, [sp, #36] ; 0x24 + 801c4da: 4418 add r0, r3 + 801c4dc: 9b10 ldr r3, [sp, #64] ; 0x40 + 801c4de: 449c add ip, r3 + 801c4e0: 9b09 ldr r3, [sp, #36] ; 0x24 + 801c4e2: 8320 strh r0, [r4, #24] + 801c4e4: fb03 ee0c mla lr, r3, ip, lr + 801c4e8: f8a4 e01a strh.w lr, [r4, #26] + 801c4ec: e686 b.n 801c1fc <_ZN8touchgfx7Outline10renderLineEiiii+0x59c> + 801c4ee: 9b00 ldr r3, [sp, #0] + 801c4f0: 2b00 cmp r3, #0 + 801c4f2: f2c0 80a0 blt.w 801c636 <_ZN8touchgfx7Outline10renderLineEiiii+0x9d6> + 801c4f6: 9909 ldr r1, [sp, #36] ; 0x24 + 801c4f8: f1cc 0320 rsb r3, ip, #32 + 801c4fc: 434b muls r3, r1 + 801c4fe: 2101 movs r1, #1 + 801c500: 910e str r1, [sp, #56] ; 0x38 + 801c502: 2120 movs r1, #32 + 801c504: 9a00 ldr r2, [sp, #0] + 801c506: 910d str r1, [sp, #52] ; 0x34 + 801c508: 990d ldr r1, [sp, #52] ; 0x34 + 801c50a: fb93 f5f2 sdiv r5, r3, r2 + 801c50e: fb02 3315 mls r3, r2, r5, r3 + 801c512: 448c add ip, r1 + 801c514: 2b00 cmp r3, #0 + 801c516: bfbc itt lt + 801c518: f105 35ff addlt.w r5, r5, #4294967295 + 801c51c: 189b addlt r3, r3, r2 + 801c51e: 9a0e ldr r2, [sp, #56] ; 0x38 + 801c520: fb05 ec0c mla ip, r5, ip, lr + 801c524: 4428 add r0, r5 + 801c526: 4417 add r7, r2 + 801c528: fa0f f18c sxth.w r1, ip + 801c52c: fa0f fc89 sxth.w ip, r9 + 801c530: fa0f fe87 sxth.w lr, r7 + 801c534: 8361 strh r1, [r4, #26] + 801c536: ea4f 420c mov.w r2, ip, lsl #16 + 801c53a: b200 sxth r0, r0 + 801c53c: 920f str r2, [sp, #60] ; 0x3c + 801c53e: 4472 add r2, lr + 801c540: 8320 strh r0, [r4, #24] + 801c542: 4542 cmp r2, r8 + 801c544: f43f ac44 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c548: ea50 0201 orrs.w r2, r0, r1 + 801c54c: d00c beq.n 801c568 <_ZN8touchgfx7Outline10renderLineEiiii+0x908> + 801c54e: 2e00 cmp r6, #0 + 801c550: db0a blt.n 801c568 <_ZN8touchgfx7Outline10renderLineEiiii+0x908> + 801c552: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c554: 42b1 cmp r1, r6 + 801c556: dd07 ble.n 801c568 <_ZN8touchgfx7Outline10renderLineEiiii+0x908> + 801c558: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c55c: 4288 cmp r0, r1 + 801c55e: d375 bcc.n 801c64c <_ZN8touchgfx7Outline10renderLineEiiii+0x9ec> + 801c560: f04f 0201 mov.w r2, #1 + 801c564: f884 2044 strb.w r2, [r4, #68] ; 0x44 + 801c568: 9a0a ldr r2, [sp, #40] ; 0x28 + 801c56a: f8a4 e014 strh.w lr, [r4, #20] + 801c56e: 1956 adds r6, r2, r5 + 801c570: 9a06 ldr r2, [sp, #24] + 801c572: f8a4 c016 strh.w ip, [r4, #22] + 801c576: 42ba cmp r2, r7 + 801c578: f8a4 a018 strh.w sl, [r4, #24] + 801c57c: f8a4 a01a strh.w sl, [r4, #26] + 801c580: d04c beq.n 801c61c <_ZN8touchgfx7Outline10renderLineEiiii+0x9bc> + 801c582: 9a02 ldr r2, [sp, #8] + 801c584: 1b91 subs r1, r2, r6 + 801c586: 9a00 ldr r2, [sp, #0] + 801c588: 440d add r5, r1 + 801c58a: 016d lsls r5, r5, #5 + 801c58c: fb95 fef2 sdiv lr, r5, r2 + 801c590: fb02 551e mls r5, r2, lr, r5 + 801c594: 2d00 cmp r5, #0 + 801c596: bfbc itt lt + 801c598: f10e 3eff addlt.w lr, lr, #4294967295 + 801c59c: 18ad addlt r5, r5, r2 + 801c59e: 9a00 ldr r2, [sp, #0] + 801c5a0: 1a9b subs r3, r3, r2 + 801c5a2: f10e 0201 add.w r2, lr, #1 + 801c5a6: 9213 str r2, [sp, #76] ; 0x4c + 801c5a8: 195b adds r3, r3, r5 + 801c5aa: bf57 itett pl + 801c5ac: 9a00 ldrpl r2, [sp, #0] + 801c5ae: 4670 movmi r0, lr + 801c5b0: 9813 ldrpl r0, [sp, #76] ; 0x4c + 801c5b2: 1a9b subpl r3, r3, r2 + 801c5b4: 9a0e ldr r2, [sp, #56] ; 0x38 + 801c5b6: fa0f f880 sxth.w r8, r0 + 801c5ba: 4406 add r6, r0 + 801c5bc: 4417 add r7, r2 + 801c5be: 0141 lsls r1, r0, #5 + 801c5c0: f9b4 0014 ldrsh.w r0, [r4, #20] + 801c5c4: b23a sxth r2, r7 + 801c5c6: f8a4 8018 strh.w r8, [r4, #24] + 801c5ca: b209 sxth r1, r1 + 801c5cc: 9211 str r2, [sp, #68] ; 0x44 + 801c5ce: 9a0f ldr r2, [sp, #60] ; 0x3c + 801c5d0: 8361 strh r1, [r4, #26] + 801c5d2: 1882 adds r2, r0, r2 + 801c5d4: 980f ldr r0, [sp, #60] ; 0x3c + 801c5d6: 9212 str r2, [sp, #72] ; 0x48 + 801c5d8: 9a11 ldr r2, [sp, #68] ; 0x44 + 801c5da: 4402 add r2, r0 + 801c5dc: 9812 ldr r0, [sp, #72] ; 0x48 + 801c5de: 4290 cmp r0, r2 + 801c5e0: f43f abf6 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c5e4: ea58 0201 orrs.w r2, r8, r1 + 801c5e8: d00d beq.n 801c606 <_ZN8touchgfx7Outline10renderLineEiiii+0x9a6> + 801c5ea: f1bc 0f00 cmp.w ip, #0 + 801c5ee: db0a blt.n 801c606 <_ZN8touchgfx7Outline10renderLineEiiii+0x9a6> + 801c5f0: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c5f2: 458c cmp ip, r1 + 801c5f4: da07 bge.n 801c606 <_ZN8touchgfx7Outline10renderLineEiiii+0x9a6> + 801c5f6: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c5fa: 4288 cmp r0, r1 + 801c5fc: d336 bcc.n 801c66c <_ZN8touchgfx7Outline10renderLineEiiii+0xa0c> + 801c5fe: f04f 0201 mov.w r2, #1 + 801c602: f884 2044 strb.w r2, [r4, #68] ; 0x44 + 801c606: 9a11 ldr r2, [sp, #68] ; 0x44 + 801c608: f8a4 c016 strh.w ip, [r4, #22] + 801c60c: 82a2 strh r2, [r4, #20] + 801c60e: 9a06 ldr r2, [sp, #24] + 801c610: f8a4 a018 strh.w sl, [r4, #24] + 801c614: 42ba cmp r2, r7 + 801c616: f8a4 a01a strh.w sl, [r4, #26] + 801c61a: d1c5 bne.n 801c5a8 <_ZN8touchgfx7Outline10renderLineEiiii+0x948> + 801c61c: 9b02 ldr r3, [sp, #8] + 801c61e: 1b9e subs r6, r3, r6 + 801c620: 9b10 ldr r3, [sp, #64] ; 0x40 + 801c622: f103 0c20 add.w ip, r3, #32 + 801c626: 9b0d ldr r3, [sp, #52] ; 0x34 + 801c628: 8326 strh r6, [r4, #24] + 801c62a: ebac 0c03 sub.w ip, ip, r3 + 801c62e: fb06 f60c mul.w r6, r6, ip + 801c632: 8366 strh r6, [r4, #26] + 801c634: e5e2 b.n 801c1fc <_ZN8touchgfx7Outline10renderLineEiiii+0x59c> + 801c636: 9a00 ldr r2, [sp, #0] + 801c638: f04f 31ff mov.w r1, #4294967295 + 801c63c: 9b09 ldr r3, [sp, #36] ; 0x24 + 801c63e: 4252 negs r2, r2 + 801c640: 910e str r1, [sp, #56] ; 0x38 + 801c642: fb03 f30c mul.w r3, r3, ip + 801c646: 2100 movs r1, #0 + 801c648: 9200 str r2, [sp, #0] + 801c64a: e75b b.n 801c504 <_ZN8touchgfx7Outline10renderLineEiiii+0x8a4> + 801c64c: f104 0614 add.w r6, r4, #20 + 801c650: f8d4 8010 ldr.w r8, [r4, #16] + 801c654: ce03 ldmia r6!, {r0, r1} + 801c656: f8c8 0000 str.w r0, [r8] + 801c65a: f8c8 1004 str.w r1, [r8, #4] + 801c65e: 6921 ldr r1, [r4, #16] + 801c660: 3108 adds r1, #8 + 801c662: 6121 str r1, [r4, #16] + 801c664: 68a1 ldr r1, [r4, #8] + 801c666: 3101 adds r1, #1 + 801c668: 60a1 str r1, [r4, #8] + 801c66a: e77d b.n 801c568 <_ZN8touchgfx7Outline10renderLineEiiii+0x908> + 801c66c: f104 0814 add.w r8, r4, #20 + 801c670: 6922 ldr r2, [r4, #16] + 801c672: e8b8 0003 ldmia.w r8!, {r0, r1} + 801c676: 9212 str r2, [sp, #72] ; 0x48 + 801c678: 6010 str r0, [r2, #0] + 801c67a: 6051 str r1, [r2, #4] + 801c67c: 6921 ldr r1, [r4, #16] + 801c67e: 3108 adds r1, #8 + 801c680: 6121 str r1, [r4, #16] + 801c682: 68a1 ldr r1, [r4, #8] + 801c684: 3101 adds r1, #1 + 801c686: 60a1 str r1, [r4, #8] + 801c688: e7bd b.n 801c606 <_ZN8touchgfx7Outline10renderLineEiiii+0x9a6> + 801c68a: f104 0214 add.w r2, r4, #20 + 801c68e: 6926 ldr r6, [r4, #16] + 801c690: ca03 ldmia r2!, {r0, r1} + 801c692: 6030 str r0, [r6, #0] + 801c694: 6071 str r1, [r6, #4] + 801c696: 6922 ldr r2, [r4, #16] + 801c698: 3208 adds r2, #8 + 801c69a: 6122 str r2, [r4, #16] + 801c69c: 68a2 ldr r2, [r4, #8] + 801c69e: 3201 adds r2, #1 + 801c6a0: 60a2 str r2, [r4, #8] + 801c6a2: e5ce b.n 801c242 <_ZN8touchgfx7Outline10renderLineEiiii+0x5e2> + 801c6a4: f104 0314 add.w r3, r4, #20 + 801c6a8: 6926 ldr r6, [r4, #16] + 801c6aa: cb03 ldmia r3!, {r0, r1} + 801c6ac: 6030 str r0, [r6, #0] + 801c6ae: 6071 str r1, [r6, #4] + 801c6b0: 6923 ldr r3, [r4, #16] + 801c6b2: 3308 adds r3, #8 + 801c6b4: 6123 str r3, [r4, #16] + 801c6b6: 68a3 ldr r3, [r4, #8] + 801c6b8: 3301 adds r3, #1 + 801c6ba: 60a3 str r3, [r4, #8] + 801c6bc: e5f6 b.n 801c2ac <_ZN8touchgfx7Outline10renderLineEiiii+0x64c> + 801c6be: 9b01 ldr r3, [sp, #4] + 801c6c0: 8b20 ldrh r0, [r4, #24] + 801c6c2: ea4f 1c63 mov.w ip, r3, asr #5 + 801c6c6: f003 021f and.w r2, r3, #31 + 801c6ca: 9b04 ldr r3, [sp, #16] + 801c6cc: 45dc cmp ip, fp + 801c6ce: 8b66 ldrh r6, [r4, #26] + 801c6d0: f003 031f and.w r3, r3, #31 + 801c6d4: 9305 str r3, [sp, #20] + 801c6d6: 9b03 ldr r3, [sp, #12] + 801c6d8: eba3 050e sub.w r5, r3, lr + 801c6dc: d108 bne.n 801c6f0 <_ZN8touchgfx7Outline10renderLineEiiii+0xa90> + 801c6de: 9b05 ldr r3, [sp, #20] + 801c6e0: 4428 add r0, r5 + 801c6e2: 441a add r2, r3 + 801c6e4: 8320 strh r0, [r4, #24] + 801c6e6: fb05 6502 mla r5, r5, r2, r6 + 801c6ea: 8365 strh r5, [r4, #26] + 801c6ec: f7ff bbed b.w 801beca <_ZN8touchgfx7Outline10renderLineEiiii+0x26a> + 801c6f0: 9b04 ldr r3, [sp, #16] + 801c6f2: 9901 ldr r1, [sp, #4] + 801c6f4: 1a5b subs r3, r3, r1 + 801c6f6: 9300 str r3, [sp, #0] + 801c6f8: f100 809c bmi.w 801c834 <_ZN8touchgfx7Outline10renderLineEiiii+0xbd4> + 801c6fc: f1c2 0120 rsb r1, r2, #32 + 801c700: 434d muls r5, r1 + 801c702: 2101 movs r1, #1 + 801c704: 9102 str r1, [sp, #8] + 801c706: 2120 movs r1, #32 + 801c708: 9b00 ldr r3, [sp, #0] + 801c70a: 9101 str r1, [sp, #4] + 801c70c: 9901 ldr r1, [sp, #4] + 801c70e: fb95 f7f3 sdiv r7, r5, r3 + 801c712: fb03 5517 mls r5, r3, r7, r5 + 801c716: 440a add r2, r1 + 801c718: 2d00 cmp r5, #0 + 801c71a: bfbc itt lt + 801c71c: f107 37ff addlt.w r7, r7, #4294967295 + 801c720: 18ed addlt r5, r5, r3 + 801c722: fb07 6202 mla r2, r7, r2, r6 + 801c726: f9b4 6016 ldrsh.w r6, [r4, #22] + 801c72a: 4438 add r0, r7 + 801c72c: b211 sxth r1, r2 + 801c72e: 9a02 ldr r2, [sp, #8] + 801c730: b200 sxth r0, r0 + 801c732: 4494 add ip, r2 + 801c734: fa0f f289 sxth.w r2, r9 + 801c738: f9b4 9014 ldrsh.w r9, [r4, #20] + 801c73c: 0413 lsls r3, r2, #16 + 801c73e: 8320 strh r0, [r4, #24] + 801c740: fa0f f88c sxth.w r8, ip + 801c744: 8361 strh r1, [r4, #26] + 801c746: eb09 4906 add.w r9, r9, r6, lsl #16 + 801c74a: 9304 str r3, [sp, #16] + 801c74c: eb08 0a03 add.w sl, r8, r3 + 801c750: 45d1 cmp r9, sl + 801c752: f43f ab3d beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c756: ea50 0301 orrs.w r3, r0, r1 + 801c75a: d00b beq.n 801c774 <_ZN8touchgfx7Outline10renderLineEiiii+0xb14> + 801c75c: 2e00 cmp r6, #0 + 801c75e: db09 blt.n 801c774 <_ZN8touchgfx7Outline10renderLineEiiii+0xb14> + 801c760: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c762: 428e cmp r6, r1 + 801c764: da06 bge.n 801c774 <_ZN8touchgfx7Outline10renderLineEiiii+0xb14> + 801c766: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c76a: 4288 cmp r0, r1 + 801c76c: d36b bcc.n 801c846 <_ZN8touchgfx7Outline10renderLineEiiii+0xbe6> + 801c76e: 2101 movs r1, #1 + 801c770: f884 1044 strb.w r1, [r4, #68] ; 0x44 + 801c774: 2100 movs r1, #0 + 801c776: 45e3 cmp fp, ip + 801c778: f8a4 8014 strh.w r8, [r4, #20] + 801c77c: 44be add lr, r7 + 801c77e: 82e2 strh r2, [r4, #22] + 801c780: 8321 strh r1, [r4, #24] + 801c782: 8361 strh r1, [r4, #26] + 801c784: d047 beq.n 801c816 <_ZN8touchgfx7Outline10renderLineEiiii+0xbb6> + 801c786: 9b03 ldr r3, [sp, #12] + 801c788: f04f 0900 mov.w r9, #0 + 801c78c: eba3 060e sub.w r6, r3, lr + 801c790: 9b00 ldr r3, [sp, #0] + 801c792: 443e add r6, r7 + 801c794: 0176 lsls r6, r6, #5 + 801c796: fb96 f7f3 sdiv r7, r6, r3 + 801c79a: fb03 6617 mls r6, r3, r7, r6 + 801c79e: 428e cmp r6, r1 + 801c7a0: bfbc itt lt + 801c7a2: f107 37ff addlt.w r7, r7, #4294967295 + 801c7a6: 18f6 addlt r6, r6, r3 + 801c7a8: 9b00 ldr r3, [sp, #0] + 801c7aa: 1aed subs r5, r5, r3 + 801c7ac: 1c7b adds r3, r7, #1 + 801c7ae: 9307 str r3, [sp, #28] + 801c7b0: 19ad adds r5, r5, r6 + 801c7b2: bf57 itett pl + 801c7b4: 9b00 ldrpl r3, [sp, #0] + 801c7b6: 4638 movmi r0, r7 + 801c7b8: 9807 ldrpl r0, [sp, #28] + 801c7ba: 1aed subpl r5, r5, r3 + 801c7bc: 9b02 ldr r3, [sp, #8] + 801c7be: fa0f f880 sxth.w r8, r0 + 801c7c2: 4486 add lr, r0 + 801c7c4: 449c add ip, r3 + 801c7c6: 0141 lsls r1, r0, #5 + 801c7c8: 9b04 ldr r3, [sp, #16] + 801c7ca: fa0f fa8c sxth.w sl, ip + 801c7ce: f9b4 0014 ldrsh.w r0, [r4, #20] + 801c7d2: b209 sxth r1, r1 + 801c7d4: f8a4 8018 strh.w r8, [r4, #24] + 801c7d8: 4418 add r0, r3 + 801c7da: 4453 add r3, sl + 801c7dc: 8361 strh r1, [r4, #26] + 801c7de: 4298 cmp r0, r3 + 801c7e0: f43f aaf6 beq.w 801bdd0 <_ZN8touchgfx7Outline10renderLineEiiii+0x170> + 801c7e4: ea58 0301 orrs.w r3, r8, r1 + 801c7e8: d00c beq.n 801c804 <_ZN8touchgfx7Outline10renderLineEiiii+0xba4> + 801c7ea: 2a00 cmp r2, #0 + 801c7ec: db0a blt.n 801c804 <_ZN8touchgfx7Outline10renderLineEiiii+0xba4> + 801c7ee: 6c21 ldr r1, [r4, #64] ; 0x40 + 801c7f0: 428a cmp r2, r1 + 801c7f2: da07 bge.n 801c804 <_ZN8touchgfx7Outline10renderLineEiiii+0xba4> + 801c7f4: e9d4 1001 ldrd r1, r0, [r4, #4] + 801c7f8: 4288 cmp r0, r1 + 801c7fa: d334 bcc.n 801c866 <_ZN8touchgfx7Outline10renderLineEiiii+0xc06> + 801c7fc: f04f 0301 mov.w r3, #1 + 801c800: f884 3044 strb.w r3, [r4, #68] ; 0x44 + 801c804: 45e3 cmp fp, ip + 801c806: f8a4 a014 strh.w sl, [r4, #20] + 801c80a: 82e2 strh r2, [r4, #22] + 801c80c: f8a4 9018 strh.w r9, [r4, #24] + 801c810: f8a4 901a strh.w r9, [r4, #26] + 801c814: d1cc bne.n 801c7b0 <_ZN8touchgfx7Outline10renderLineEiiii+0xb50> + 801c816: 9b03 ldr r3, [sp, #12] + 801c818: 9e05 ldr r6, [sp, #20] + 801c81a: eba3 0e0e sub.w lr, r3, lr + 801c81e: 9b01 ldr r3, [sp, #4] + 801c820: 3620 adds r6, #32 + 801c822: f8a4 e018 strh.w lr, [r4, #24] + 801c826: 1af6 subs r6, r6, r3 + 801c828: fb0e fe06 mul.w lr, lr, r6 + 801c82c: f8a4 e01a strh.w lr, [r4, #26] + 801c830: f7ff bb4b b.w 801beca <_ZN8touchgfx7Outline10renderLineEiiii+0x26a> + 801c834: 9b00 ldr r3, [sp, #0] + 801c836: f04f 31ff mov.w r1, #4294967295 + 801c83a: 4355 muls r5, r2 + 801c83c: 425b negs r3, r3 + 801c83e: 9102 str r1, [sp, #8] + 801c840: 2100 movs r1, #0 + 801c842: 9300 str r3, [sp, #0] + 801c844: e760 b.n 801c708 <_ZN8touchgfx7Outline10renderLineEiiii+0xaa8> + 801c846: f104 0614 add.w r6, r4, #20 + 801c84a: f8d4 9010 ldr.w r9, [r4, #16] + 801c84e: ce03 ldmia r6!, {r0, r1} + 801c850: f8c9 0000 str.w r0, [r9] + 801c854: f8c9 1004 str.w r1, [r9, #4] + 801c858: 6921 ldr r1, [r4, #16] + 801c85a: 3108 adds r1, #8 + 801c85c: 6121 str r1, [r4, #16] + 801c85e: 68a1 ldr r1, [r4, #8] + 801c860: 3101 adds r1, #1 + 801c862: 60a1 str r1, [r4, #8] + 801c864: e786 b.n 801c774 <_ZN8touchgfx7Outline10renderLineEiiii+0xb14> + 801c866: f104 0814 add.w r8, r4, #20 + 801c86a: 6923 ldr r3, [r4, #16] + 801c86c: e8b8 0003 ldmia.w r8!, {r0, r1} + 801c870: 9306 str r3, [sp, #24] + 801c872: 6018 str r0, [r3, #0] + 801c874: 6059 str r1, [r3, #4] + 801c876: 6921 ldr r1, [r4, #16] + 801c878: 3108 adds r1, #8 + 801c87a: 6121 str r1, [r4, #16] + 801c87c: 68a1 ldr r1, [r4, #8] + 801c87e: 3101 adds r1, #1 + 801c880: 60a1 str r1, [r4, #8] + 801c882: e7bf b.n 801c804 <_ZN8touchgfx7Outline10renderLineEiiii+0xba4> + +0801c884 <_ZN8touchgfx7Outline6lineToEii>: + 801c884: b573 push {r0, r1, r4, r5, r6, lr} + 801c886: 6bc3 ldr r3, [r0, #60] ; 0x3c + 801c888: 4604 mov r4, r0 + 801c88a: 460d mov r5, r1 + 801c88c: 4616 mov r6, r2 + 801c88e: 079b lsls r3, r3, #30 + 801c890: d526 bpl.n 801c8e0 <_ZN8touchgfx7Outline6lineToEii+0x5c> + 801c892: e9d0 1207 ldrd r1, r2, [r0, #28] + 801c896: ea85 0001 eor.w r0, r5, r1 + 801c89a: ea86 0302 eor.w r3, r6, r2 + 801c89e: 4303 orrs r3, r0 + 801c8a0: d01e beq.n 801c8e0 <_ZN8touchgfx7Outline6lineToEii+0x5c> + 801c8a2: 6ae0 ldr r0, [r4, #44] ; 0x2c + 801c8a4: 114b asrs r3, r1, #5 + 801c8a6: 9600 str r6, [sp, #0] + 801c8a8: 4283 cmp r3, r0 + 801c8aa: 6b60 ldr r0, [r4, #52] ; 0x34 + 801c8ac: bfb8 it lt + 801c8ae: 62e3 strlt r3, [r4, #44] ; 0x2c + 801c8b0: 3301 adds r3, #1 + 801c8b2: 4283 cmp r3, r0 + 801c8b4: 6ae0 ldr r0, [r4, #44] ; 0x2c + 801c8b6: bfc8 it gt + 801c8b8: 6363 strgt r3, [r4, #52] ; 0x34 + 801c8ba: 116b asrs r3, r5, #5 + 801c8bc: 4283 cmp r3, r0 + 801c8be: 6b60 ldr r0, [r4, #52] ; 0x34 + 801c8c0: bfb8 it lt + 801c8c2: 62e3 strlt r3, [r4, #44] ; 0x2c + 801c8c4: 3301 adds r3, #1 + 801c8c6: 4283 cmp r3, r0 + 801c8c8: 4620 mov r0, r4 + 801c8ca: bfc8 it gt + 801c8cc: 6363 strgt r3, [r4, #52] ; 0x34 + 801c8ce: 462b mov r3, r5 + 801c8d0: f7ff f9c6 bl 801bc60 <_ZN8touchgfx7Outline10renderLineEiiii> + 801c8d4: 6be3 ldr r3, [r4, #60] ; 0x3c + 801c8d6: f043 0301 orr.w r3, r3, #1 + 801c8da: e9c4 5607 strd r5, r6, [r4, #28] + 801c8de: 63e3 str r3, [r4, #60] ; 0x3c + 801c8e0: b002 add sp, #8 + 801c8e2: bd70 pop {r4, r5, r6, pc} + +0801c8e4 <_ZN8touchgfx7Outline6moveToEii>: + 801c8e4: b5f8 push {r3, r4, r5, r6, r7, lr} + 801c8e6: 6bc3 ldr r3, [r0, #60] ; 0x3c + 801c8e8: 4615 mov r5, r2 + 801c8ea: 4604 mov r4, r0 + 801c8ec: 460e mov r6, r1 + 801c8ee: 079a lsls r2, r3, #30 + 801c8f0: d401 bmi.n 801c8f6 <_ZN8touchgfx7Outline6moveToEii+0x12> + 801c8f2: f7ff f96f bl 801bbd4 <_ZN8touchgfx7Outline5resetEv> + 801c8f6: 6be3 ldr r3, [r4, #60] ; 0x3c + 801c8f8: 07db lsls r3, r3, #31 + 801c8fa: d504 bpl.n 801c906 <_ZN8touchgfx7Outline6moveToEii+0x22> + 801c8fc: 4620 mov r0, r4 + 801c8fe: e9d4 1209 ldrd r1, r2, [r4, #36] ; 0x24 + 801c902: f7ff ffbf bl 801c884 <_ZN8touchgfx7Outline6lineToEii> + 801c906: f9b4 3016 ldrsh.w r3, [r4, #22] + 801c90a: f346 1c4f sbfx ip, r6, #5, #16 + 801c90e: f345 174f sbfx r7, r5, #5, #16 + 801c912: f9b4 2014 ldrsh.w r2, [r4, #20] + 801c916: eb0c 4107 add.w r1, ip, r7, lsl #16 + 801c91a: eb02 4203 add.w r2, r2, r3, lsl #16 + 801c91e: 428a cmp r2, r1 + 801c920: d015 beq.n 801c94e <_ZN8touchgfx7Outline6moveToEii+0x6a> + 801c922: 8b61 ldrh r1, [r4, #26] + 801c924: 8b22 ldrh r2, [r4, #24] + 801c926: 430a orrs r2, r1 + 801c928: d00b beq.n 801c942 <_ZN8touchgfx7Outline6moveToEii+0x5e> + 801c92a: 2b00 cmp r3, #0 + 801c92c: db09 blt.n 801c942 <_ZN8touchgfx7Outline6moveToEii+0x5e> + 801c92e: 6c22 ldr r2, [r4, #64] ; 0x40 + 801c930: 4293 cmp r3, r2 + 801c932: da06 bge.n 801c942 <_ZN8touchgfx7Outline6moveToEii+0x5e> + 801c934: e9d4 3201 ldrd r3, r2, [r4, #4] + 801c938: 429a cmp r2, r3 + 801c93a: d30d bcc.n 801c958 <_ZN8touchgfx7Outline6moveToEii+0x74> + 801c93c: 2301 movs r3, #1 + 801c93e: f884 3044 strb.w r3, [r4, #68] ; 0x44 + 801c942: 2300 movs r3, #0 + 801c944: f8a4 c014 strh.w ip, [r4, #20] + 801c948: 82e7 strh r7, [r4, #22] + 801c94a: 8323 strh r3, [r4, #24] + 801c94c: 8363 strh r3, [r4, #26] + 801c94e: 61e6 str r6, [r4, #28] + 801c950: 62a5 str r5, [r4, #40] ; 0x28 + 801c952: e9c4 5608 strd r5, r6, [r4, #32] + 801c956: bdf8 pop {r3, r4, r5, r6, r7, pc} + 801c958: f104 0314 add.w r3, r4, #20 + 801c95c: 6922 ldr r2, [r4, #16] + 801c95e: cb03 ldmia r3!, {r0, r1} + 801c960: 6010 str r0, [r2, #0] + 801c962: 6051 str r1, [r2, #4] + 801c964: 6923 ldr r3, [r4, #16] + 801c966: 3308 adds r3, #8 + 801c968: 6123 str r3, [r4, #16] + 801c96a: 68a3 ldr r3, [r4, #8] + 801c96c: 3301 adds r3, #1 + 801c96e: 60a3 str r3, [r4, #8] + 801c970: e7e7 b.n 801c942 <_ZN8touchgfx7Outline6moveToEii+0x5e> + +0801c972 <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj>: + 801c972: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801c976: b0d1 sub sp, #324 ; 0x144 + 801c978: eb00 01c1 add.w r1, r0, r1, lsl #3 + 801c97c: 466c mov r4, sp + 801c97e: 1a0d subs r5, r1, r0 + 801c980: f100 0208 add.w r2, r0, #8 + 801c984: 2d48 cmp r5, #72 ; 0x48 + 801c986: f340 80ba ble.w 801cafe <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x18c> + 801c98a: 112d asrs r5, r5, #4 + 801c98c: f9b0 c004 ldrsh.w ip, [r0, #4] + 801c990: f9b0 7006 ldrsh.w r7, [r0, #6] + 801c994: eb00 03c5 add.w r3, r0, r5, lsl #3 + 801c998: f9b0 8000 ldrsh.w r8, [r0] + 801c99c: f9b0 e002 ldrsh.w lr, [r0, #2] + 801c9a0: 681e ldr r6, [r3, #0] + 801c9a2: 6006 str r6, [r0, #0] + 801c9a4: 685e ldr r6, [r3, #4] + 801c9a6: 6046 str r6, [r0, #4] + 801c9a8: f820 8035 strh.w r8, [r0, r5, lsl #3] + 801c9ac: f8a3 e002 strh.w lr, [r3, #2] + 801c9b0: f8a3 c004 strh.w ip, [r3, #4] + 801c9b4: 80df strh r7, [r3, #6] + 801c9b6: f1a1 0308 sub.w r3, r1, #8 + 801c9ba: f931 cc06 ldrsh.w ip, [r1, #-6] + 801c9be: f9b0 7008 ldrsh.w r7, [r0, #8] + 801c9c2: f9b0 600a ldrsh.w r6, [r0, #10] + 801c9c6: f931 5c08 ldrsh.w r5, [r1, #-8] + 801c9ca: eb05 450c add.w r5, r5, ip, lsl #16 + 801c9ce: eb07 4c06 add.w ip, r7, r6, lsl #16 + 801c9d2: 4565 cmp r5, ip + 801c9d4: da0f bge.n 801c9f6 <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x84> + 801c9d6: 681d ldr r5, [r3, #0] + 801c9d8: f9b0 e00c ldrsh.w lr, [r0, #12] + 801c9dc: f9b0 c00e ldrsh.w ip, [r0, #14] + 801c9e0: 6015 str r5, [r2, #0] + 801c9e2: 685d ldr r5, [r3, #4] + 801c9e4: 6055 str r5, [r2, #4] + 801c9e6: f821 7c08 strh.w r7, [r1, #-8] + 801c9ea: f821 6c06 strh.w r6, [r1, #-6] + 801c9ee: f821 ec04 strh.w lr, [r1, #-4] + 801c9f2: f821 cc02 strh.w ip, [r1, #-2] + 801c9f6: f9b0 7000 ldrsh.w r7, [r0] + 801c9fa: f9b0 6002 ldrsh.w r6, [r0, #2] + 801c9fe: f9b0 e00a ldrsh.w lr, [r0, #10] + 801ca02: f9b0 5008 ldrsh.w r5, [r0, #8] + 801ca06: eb07 4c06 add.w ip, r7, r6, lsl #16 + 801ca0a: eb05 450e add.w r5, r5, lr, lsl #16 + 801ca0e: 45ac cmp ip, r5 + 801ca10: da0d bge.n 801ca2e <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0xbc> + 801ca12: 6815 ldr r5, [r2, #0] + 801ca14: f9b0 e004 ldrsh.w lr, [r0, #4] + 801ca18: f9b0 c006 ldrsh.w ip, [r0, #6] + 801ca1c: 6005 str r5, [r0, #0] + 801ca1e: 6855 ldr r5, [r2, #4] + 801ca20: 8107 strh r7, [r0, #8] + 801ca22: 6045 str r5, [r0, #4] + 801ca24: 8146 strh r6, [r0, #10] + 801ca26: f8a0 e00c strh.w lr, [r0, #12] + 801ca2a: f8a0 c00e strh.w ip, [r0, #14] + 801ca2e: f931 cc06 ldrsh.w ip, [r1, #-6] + 801ca32: f9b0 7000 ldrsh.w r7, [r0] + 801ca36: f9b0 6002 ldrsh.w r6, [r0, #2] + 801ca3a: f931 5c08 ldrsh.w r5, [r1, #-8] + 801ca3e: eb05 450c add.w r5, r5, ip, lsl #16 + 801ca42: eb07 4c06 add.w ip, r7, r6, lsl #16 + 801ca46: 4565 cmp r5, ip + 801ca48: da0f bge.n 801ca6a <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0xf8> + 801ca4a: 681d ldr r5, [r3, #0] + 801ca4c: f9b0 e004 ldrsh.w lr, [r0, #4] + 801ca50: f9b0 c006 ldrsh.w ip, [r0, #6] + 801ca54: 6005 str r5, [r0, #0] + 801ca56: 685d ldr r5, [r3, #4] + 801ca58: 6045 str r5, [r0, #4] + 801ca5a: f821 7c08 strh.w r7, [r1, #-8] + 801ca5e: f821 6c06 strh.w r6, [r1, #-6] + 801ca62: f821 ec04 strh.w lr, [r1, #-4] + 801ca66: f821 cc02 strh.w ip, [r1, #-2] + 801ca6a: f9b2 9008 ldrsh.w r9, [r2, #8] + 801ca6e: f102 0508 add.w r5, r2, #8 + 801ca72: f9b2 800a ldrsh.w r8, [r2, #10] + 801ca76: f9b0 e000 ldrsh.w lr, [r0] + 801ca7a: 462f mov r7, r5 + 801ca7c: f9b0 c002 ldrsh.w ip, [r0, #2] + 801ca80: eb09 4608 add.w r6, r9, r8, lsl #16 + 801ca84: eb0e 4a0c add.w sl, lr, ip, lsl #16 + 801ca88: 4556 cmp r6, sl + 801ca8a: db18 blt.n 801cabe <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x14c> + 801ca8c: 3b08 subs r3, #8 + 801ca8e: f9b3 b002 ldrsh.w fp, [r3, #2] + 801ca92: f9b3 6000 ldrsh.w r6, [r3] + 801ca96: eb06 460b add.w r6, r6, fp, lsl #16 + 801ca9a: 45b2 cmp sl, r6 + 801ca9c: dbf6 blt.n 801ca8c <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x11a> + 801ca9e: 42ab cmp r3, r5 + 801caa0: 681e ldr r6, [r3, #0] + 801caa2: d30e bcc.n 801cac2 <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x150> + 801caa4: f9b2 700c ldrsh.w r7, [r2, #12] + 801caa8: f9b2 200e ldrsh.w r2, [r2, #14] + 801caac: 602e str r6, [r5, #0] + 801caae: 685e ldr r6, [r3, #4] + 801cab0: 606e str r6, [r5, #4] + 801cab2: f8a3 9000 strh.w r9, [r3] + 801cab6: f8a3 8002 strh.w r8, [r3, #2] + 801caba: 809f strh r7, [r3, #4] + 801cabc: 80da strh r2, [r3, #6] + 801cabe: 462a mov r2, r5 + 801cac0: e7d3 b.n 801ca6a <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0xf8> + 801cac2: f9b0 2006 ldrsh.w r2, [r0, #6] + 801cac6: 6006 str r6, [r0, #0] + 801cac8: 685e ldr r6, [r3, #4] + 801caca: f9b0 8004 ldrsh.w r8, [r0, #4] + 801cace: 6046 str r6, [r0, #4] + 801cad0: 1a1e subs r6, r3, r0 + 801cad2: 80da strh r2, [r3, #6] + 801cad4: 1b4a subs r2, r1, r5 + 801cad6: f8a3 e000 strh.w lr, [r3] + 801cada: 10d2 asrs r2, r2, #3 + 801cadc: f8a3 c002 strh.w ip, [r3, #2] + 801cae0: f8a3 8004 strh.w r8, [r3, #4] + 801cae4: ebb2 0fe6 cmp.w r2, r6, asr #3 + 801cae8: bfb5 itete lt + 801caea: e9c4 0300 strdlt r0, r3, [r4] + 801caee: 4607 movge r7, r0 + 801caf0: 460b movlt r3, r1 + 801caf2: e9c4 5100 strdge r5, r1, [r4] + 801caf6: 4638 mov r0, r7 + 801caf8: 3408 adds r4, #8 + 801cafa: 4619 mov r1, r3 + 801cafc: e73f b.n 801c97e <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0xc> + 801cafe: 4291 cmp r1, r2 + 801cb00: d925 bls.n 801cb4e <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x1dc> + 801cb02: f1a2 0310 sub.w r3, r2, #16 + 801cb06: f9b3 c010 ldrsh.w ip, [r3, #16] + 801cb0a: f9b3 7012 ldrsh.w r7, [r3, #18] + 801cb0e: f9b3 e00a ldrsh.w lr, [r3, #10] + 801cb12: f9b3 5008 ldrsh.w r5, [r3, #8] + 801cb16: eb0c 4607 add.w r6, ip, r7, lsl #16 + 801cb1a: eb05 450e add.w r5, r5, lr, lsl #16 + 801cb1e: 42ae cmp r6, r5 + 801cb20: da13 bge.n 801cb4a <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x1d8> + 801cb22: 461d mov r5, r3 + 801cb24: f9b3 8014 ldrsh.w r8, [r3, #20] + 801cb28: f9b3 e016 ldrsh.w lr, [r3, #22] + 801cb2c: 3b08 subs r3, #8 + 801cb2e: f855 6f08 ldr.w r6, [r5, #8]! + 801cb32: 619e str r6, [r3, #24] + 801cb34: 42a8 cmp r0, r5 + 801cb36: 686e ldr r6, [r5, #4] + 801cb38: f8a3 c010 strh.w ip, [r3, #16] + 801cb3c: 61de str r6, [r3, #28] + 801cb3e: 825f strh r7, [r3, #18] + 801cb40: f8a3 8014 strh.w r8, [r3, #20] + 801cb44: f8a3 e016 strh.w lr, [r3, #22] + 801cb48: d1dd bne.n 801cb06 <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x194> + 801cb4a: 3208 adds r2, #8 + 801cb4c: e7d7 b.n 801cafe <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x18c> + 801cb4e: 466b mov r3, sp + 801cb50: 429c cmp r4, r3 + 801cb52: d903 bls.n 801cb5c <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0x1ea> + 801cb54: e954 0102 ldrd r0, r1, [r4, #-8] + 801cb58: 3c08 subs r4, #8 + 801cb5a: e710 b.n 801c97e <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj+0xc> + 801cb5c: b051 add sp, #324 ; 0x144 + 801cb5e: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + +0801cb62 <_ZN8touchgfx7Outline9sortCellsEv>: + 801cb62: 6881 ldr r1, [r0, #8] + 801cb64: b111 cbz r1, 801cb6c <_ZN8touchgfx7Outline9sortCellsEv+0xa> + 801cb66: 68c0 ldr r0, [r0, #12] + 801cb68: f7ff bf03 b.w 801c972 <_ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj> + 801cb6c: 4770 bx lr + +0801cb6e <_ZN8touchgfx7Outline8getCellsEv>: + 801cb6e: b510 push {r4, lr} + 801cb70: 6bc3 ldr r3, [r0, #60] ; 0x3c + 801cb72: 4604 mov r4, r0 + 801cb74: 07da lsls r2, r3, #31 + 801cb76: d507 bpl.n 801cb88 <_ZN8touchgfx7Outline8getCellsEv+0x1a> + 801cb78: e9d0 1209 ldrd r1, r2, [r0, #36] ; 0x24 + 801cb7c: f7ff fe82 bl 801c884 <_ZN8touchgfx7Outline6lineToEii> + 801cb80: 6be3 ldr r3, [r4, #60] ; 0x3c + 801cb82: f023 0301 bic.w r3, r3, #1 + 801cb86: 63e3 str r3, [r4, #60] ; 0x3c + 801cb88: 6be3 ldr r3, [r4, #60] ; 0x3c + 801cb8a: 079b lsls r3, r3, #30 + 801cb8c: d51a bpl.n 801cbc4 <_ZN8touchgfx7Outline8getCellsEv+0x56> + 801cb8e: 8b62 ldrh r2, [r4, #26] + 801cb90: 8b23 ldrh r3, [r4, #24] + 801cb92: 4313 orrs r3, r2 + 801cb94: d00d beq.n 801cbb2 <_ZN8touchgfx7Outline8getCellsEv+0x44> + 801cb96: f9b4 3016 ldrsh.w r3, [r4, #22] + 801cb9a: 2b00 cmp r3, #0 + 801cb9c: db09 blt.n 801cbb2 <_ZN8touchgfx7Outline8getCellsEv+0x44> + 801cb9e: 6c22 ldr r2, [r4, #64] ; 0x40 + 801cba0: 4293 cmp r3, r2 + 801cba2: da06 bge.n 801cbb2 <_ZN8touchgfx7Outline8getCellsEv+0x44> + 801cba4: e9d4 2301 ldrd r2, r3, [r4, #4] + 801cba8: 429a cmp r2, r3 + 801cbaa: d80d bhi.n 801cbc8 <_ZN8touchgfx7Outline8getCellsEv+0x5a> + 801cbac: 2301 movs r3, #1 + 801cbae: f884 3044 strb.w r3, [r4, #68] ; 0x44 + 801cbb2: 68a0 ldr r0, [r4, #8] + 801cbb4: b138 cbz r0, 801cbc6 <_ZN8touchgfx7Outline8getCellsEv+0x58> + 801cbb6: 4620 mov r0, r4 + 801cbb8: f7ff ffd3 bl 801cb62 <_ZN8touchgfx7Outline9sortCellsEv> + 801cbbc: 6be3 ldr r3, [r4, #60] ; 0x3c + 801cbbe: f023 0302 bic.w r3, r3, #2 + 801cbc2: 63e3 str r3, [r4, #60] ; 0x3c + 801cbc4: 68e0 ldr r0, [r4, #12] + 801cbc6: bd10 pop {r4, pc} + 801cbc8: f104 0314 add.w r3, r4, #20 + 801cbcc: 6922 ldr r2, [r4, #16] + 801cbce: cb03 ldmia r3!, {r0, r1} + 801cbd0: 6010 str r0, [r2, #0] + 801cbd2: 6051 str r1, [r2, #4] + 801cbd4: 6923 ldr r3, [r4, #16] + 801cbd6: 3308 adds r3, #8 + 801cbd8: 6123 str r3, [r4, #16] + 801cbda: 68a3 ldr r3, [r4, #8] + 801cbdc: 3301 adds r3, #1 + 801cbde: 60a3 str r3, [r4, #8] + 801cbe0: e7e7 b.n 801cbb2 <_ZN8touchgfx7Outline8getCellsEv+0x44> + +0801cbe2 <_ZN8touchgfx8ScanlineD1Ev>: + 801cbe2: 4770 bx lr + +0801cbe4 <_ZN8touchgfx8ScanlineD0Ev>: + 801cbe4: b510 push {r4, lr} + 801cbe6: 4604 mov r4, r0 + 801cbe8: 2124 movs r1, #36 ; 0x24 + 801cbea: f000 f888 bl 801ccfe <_ZdlPvj> + 801cbee: 4620 mov r0, r4 + 801cbf0: bd10 pop {r4, pc} + +0801cbf2 <_ZN8touchgfx8Scanline5resetEv>: + 801cbf2: b510 push {r4, lr} + 801cbf4: 4604 mov r4, r0 + 801cbf6: f7f2 fb8d bl 800f314 <_ZN8touchgfx20CanvasWidgetRenderer17getScanlineCoversEv> + 801cbfa: 61a0 str r0, [r4, #24] + 801cbfc: f7f2 fb90 bl 800f320 <_ZN8touchgfx20CanvasWidgetRenderer23getScanlineStartIndicesEv> + 801cc00: 61e0 str r0, [r4, #28] + 801cc02: f7f2 fb93 bl 800f32c <_ZN8touchgfx20CanvasWidgetRenderer17getScanlineCountsEv> + 801cc06: f647 73ff movw r3, #32767 ; 0x7fff + 801cc0a: 6220 str r0, [r4, #32] + 801cc0c: 6160 str r0, [r4, #20] + 801cc0e: e9c4 3301 strd r3, r3, [r4, #4] + 801cc12: 69e3 ldr r3, [r4, #28] + 801cc14: 6123 str r3, [r4, #16] + 801cc16: 2300 movs r3, #0 + 801cc18: 60e3 str r3, [r4, #12] + 801cc1a: bd10 pop {r4, pc} + +0801cc1c <_ZN8touchgfx8ScanlineC1Ev>: + 801cc1c: 4b09 ldr r3, [pc, #36] ; (801cc44 <_ZN8touchgfx8ScanlineC1Ev+0x28>) + 801cc1e: b510 push {r4, lr} + 801cc20: 6003 str r3, [r0, #0] + 801cc22: f647 73ff movw r3, #32767 ; 0x7fff + 801cc26: 4604 mov r4, r0 + 801cc28: e9c0 3301 strd r3, r3, [r0, #4] + 801cc2c: 2300 movs r3, #0 + 801cc2e: e9c0 3303 strd r3, r3, [r0, #12] + 801cc32: e9c0 3305 strd r3, r3, [r0, #20] + 801cc36: e9c0 3307 strd r3, r3, [r0, #28] + 801cc3a: f7ff ffda bl 801cbf2 <_ZN8touchgfx8Scanline5resetEv> + 801cc3e: 4620 mov r0, r4 + 801cc40: bd10 pop {r4, pc} + 801cc42: bf00 nop + 801cc44: 08021d3c .word 0x08021d3c + +0801cc48 <_ZN8touchgfx8Scanline7addSpanEiijj>: + 801cc48: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 801cc4c: 1e0c subs r4, r1, #0 + 801cc4e: 4605 mov r5, r0 + 801cc50: 4617 mov r7, r2 + 801cc52: 461e mov r6, r3 + 801cc54: da03 bge.n 801cc5e <_ZN8touchgfx8Scanline7addSpanEiijj+0x16> + 801cc56: 4426 add r6, r4 + 801cc58: 2e01 cmp r6, #1 + 801cc5a: d421 bmi.n 801cca0 <_ZN8touchgfx8Scanline7addSpanEiijj+0x58> + 801cc5c: 2400 movs r4, #0 + 801cc5e: f7f2 fb53 bl 800f308 <_ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv> + 801cc62: 42a0 cmp r0, r4 + 801cc64: dd1c ble.n 801cca0 <_ZN8touchgfx8Scanline7addSpanEiijj+0x58> + 801cc66: eb04 0806 add.w r8, r4, r6 + 801cc6a: f7f2 fb4d bl 800f308 <_ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv> + 801cc6e: 4580 cmp r8, r0 + 801cc70: d902 bls.n 801cc78 <_ZN8touchgfx8Scanline7addSpanEiijj+0x30> + 801cc72: f7f2 fb49 bl 800f308 <_ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv> + 801cc76: 1b06 subs r6, r0, r4 + 801cc78: 69a8 ldr r0, [r5, #24] + 801cc7a: 4632 mov r2, r6 + 801cc7c: f89d 1018 ldrb.w r1, [sp, #24] + 801cc80: 4420 add r0, r4 + 801cc82: f7f4 fcb5 bl 80115f0 <_ZN8touchgfx6memsetEPvhm> + 801cc86: 686b ldr r3, [r5, #4] + 801cc88: b2b2 uxth r2, r6 + 801cc8a: 3301 adds r3, #1 + 801cc8c: 42a3 cmp r3, r4 + 801cc8e: 696b ldr r3, [r5, #20] + 801cc90: d108 bne.n 801cca4 <_ZN8touchgfx8Scanline7addSpanEiijj+0x5c> + 801cc92: 8819 ldrh r1, [r3, #0] + 801cc94: 440a add r2, r1 + 801cc96: 801a strh r2, [r3, #0] + 801cc98: 3c01 subs r4, #1 + 801cc9a: 4434 add r4, r6 + 801cc9c: e9c5 4701 strd r4, r7, [r5, #4] + 801cca0: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 801cca4: 1c99 adds r1, r3, #2 + 801cca6: 6169 str r1, [r5, #20] + 801cca8: 805a strh r2, [r3, #2] + 801ccaa: 692b ldr r3, [r5, #16] + 801ccac: 1c9a adds r2, r3, #2 + 801ccae: 612a str r2, [r5, #16] + 801ccb0: 805c strh r4, [r3, #2] + 801ccb2: 68eb ldr r3, [r5, #12] + 801ccb4: 3301 adds r3, #1 + 801ccb6: 60eb str r3, [r5, #12] + 801ccb8: e7ee b.n 801cc98 <_ZN8touchgfx8Scanline7addSpanEiijj+0x50> + +0801ccba <_ZN8touchgfx15RenderingBufferD1Ev>: + 801ccba: 4770 bx lr + +0801ccbc <_ZN8touchgfx15RenderingBufferD0Ev>: + 801ccbc: b510 push {r4, lr} + 801ccbe: 4604 mov r4, r0 + 801ccc0: 2118 movs r1, #24 + 801ccc2: f000 f81c bl 801ccfe <_ZdlPvj> + 801ccc6: 4620 mov r0, r4 + 801ccc8: bd10 pop {r4, pc} + ... + +0801cccc <_ZN8touchgfx15RenderingBufferC1Ev>: + 801cccc: 4a04 ldr r2, [pc, #16] ; (801cce0 <_ZN8touchgfx15RenderingBufferC1Ev+0x14>) + 801ccce: 6002 str r2, [r0, #0] + 801ccd0: 2200 movs r2, #0 + 801ccd2: 6042 str r2, [r0, #4] + 801ccd4: 7202 strb r2, [r0, #8] + 801ccd6: 6142 str r2, [r0, #20] + 801ccd8: e9c0 2203 strd r2, r2, [r0, #12] + 801ccdc: 4770 bx lr + 801ccde: bf00 nop + 801cce0: 08021d4c .word 0x08021d4c + +0801cce4 <_ZN8touchgfx15RenderingBuffer6attachEPhhjji>: + 801cce4: 60c3 str r3, [r0, #12] + 801cce6: 9b00 ldr r3, [sp, #0] + 801cce8: 6041 str r1, [r0, #4] + 801ccea: 6103 str r3, [r0, #16] + 801ccec: 9b01 ldr r3, [sp, #4] + 801ccee: 7202 strb r2, [r0, #8] + 801ccf0: 6143 str r3, [r0, #20] + 801ccf2: 4770 bx lr + +0801ccf4 <__aeabi_atexit>: + 801ccf4: 460b mov r3, r1 + 801ccf6: 4601 mov r1, r0 + 801ccf8: 4618 mov r0, r3 + 801ccfa: f000 b853 b.w 801cda4 <__cxa_atexit> + +0801ccfe <_ZdlPvj>: + 801ccfe: f000 b812 b.w 801cd26 <_ZdlPv> + +0801cd02 <__cxa_guard_acquire>: + 801cd02: 6803 ldr r3, [r0, #0] + 801cd04: 07db lsls r3, r3, #31 + 801cd06: d406 bmi.n 801cd16 <__cxa_guard_acquire+0x14> + 801cd08: 7843 ldrb r3, [r0, #1] + 801cd0a: b103 cbz r3, 801cd0e <__cxa_guard_acquire+0xc> + 801cd0c: deff udf #255 ; 0xff + 801cd0e: 2301 movs r3, #1 + 801cd10: 7043 strb r3, [r0, #1] + 801cd12: 4618 mov r0, r3 + 801cd14: 4770 bx lr + 801cd16: 2000 movs r0, #0 + 801cd18: 4770 bx lr + +0801cd1a <__cxa_guard_release>: + 801cd1a: 2301 movs r3, #1 + 801cd1c: 6003 str r3, [r0, #0] + 801cd1e: 4770 bx lr + +0801cd20 <__cxa_pure_virtual>: + 801cd20: b508 push {r3, lr} + 801cd22: f000 f80f bl 801cd44 <_ZSt9terminatev> + +0801cd26 <_ZdlPv>: + 801cd26: f000 b88f b.w 801ce48 + +0801cd2a <_ZN10__cxxabiv111__terminateEPFvvE>: + 801cd2a: b508 push {r3, lr} + 801cd2c: 4780 blx r0 + 801cd2e: f000 f80e bl 801cd4e + ... + +0801cd34 <_ZSt13get_terminatev>: + 801cd34: 4b02 ldr r3, [pc, #8] ; (801cd40 <_ZSt13get_terminatev+0xc>) + 801cd36: 6818 ldr r0, [r3, #0] + 801cd38: f3bf 8f5b dmb ish + 801cd3c: 4770 bx lr + 801cd3e: bf00 nop + 801cd40: 24000074 .word 0x24000074 + +0801cd44 <_ZSt9terminatev>: + 801cd44: b508 push {r3, lr} + 801cd46: f7ff fff5 bl 801cd34 <_ZSt13get_terminatev> + 801cd4a: f7ff ffee bl 801cd2a <_ZN10__cxxabiv111__terminateEPFvvE> + +0801cd4e : + 801cd4e: b508 push {r3, lr} + 801cd50: 2006 movs r0, #6 + 801cd52: f000 fc8f bl 801d674 + 801cd56: 2001 movs r0, #1 + 801cd58: f7e4 fc60 bl 800161c <_exit> + +0801cd5c <__assert_func>: + 801cd5c: b51f push {r0, r1, r2, r3, r4, lr} + 801cd5e: 4614 mov r4, r2 + 801cd60: 461a mov r2, r3 + 801cd62: 4b09 ldr r3, [pc, #36] ; (801cd88 <__assert_func+0x2c>) + 801cd64: 681b ldr r3, [r3, #0] + 801cd66: 4605 mov r5, r0 + 801cd68: 68d8 ldr r0, [r3, #12] + 801cd6a: b14c cbz r4, 801cd80 <__assert_func+0x24> + 801cd6c: 4b07 ldr r3, [pc, #28] ; (801cd8c <__assert_func+0x30>) + 801cd6e: 9100 str r1, [sp, #0] + 801cd70: e9cd 3401 strd r3, r4, [sp, #4] + 801cd74: 4906 ldr r1, [pc, #24] ; (801cd90 <__assert_func+0x34>) + 801cd76: 462b mov r3, r5 + 801cd78: f000 f828 bl 801cdcc + 801cd7c: f7ff ffe7 bl 801cd4e + 801cd80: 4b04 ldr r3, [pc, #16] ; (801cd94 <__assert_func+0x38>) + 801cd82: 461c mov r4, r3 + 801cd84: e7f3 b.n 801cd6e <__assert_func+0x12> + 801cd86: bf00 nop + 801cd88: 24000078 .word 0x24000078 + 801cd8c: 08021d54 .word 0x08021d54 + 801cd90: 08021d61 .word 0x08021d61 + 801cd94: 08021d8f .word 0x08021d8f + +0801cd98 : + 801cd98: 2300 movs r3, #0 + 801cd9a: 4601 mov r1, r0 + 801cd9c: 461a mov r2, r3 + 801cd9e: 4618 mov r0, r3 + 801cda0: f000 bd44 b.w 801d82c <__register_exitproc> + +0801cda4 <__cxa_atexit>: + 801cda4: b510 push {r4, lr} + 801cda6: 4c05 ldr r4, [pc, #20] ; (801cdbc <__cxa_atexit+0x18>) + 801cda8: 4613 mov r3, r2 + 801cdaa: b12c cbz r4, 801cdb8 <__cxa_atexit+0x14> + 801cdac: 460a mov r2, r1 + 801cdae: 4601 mov r1, r0 + 801cdb0: 2002 movs r0, #2 + 801cdb2: f000 fd3b bl 801d82c <__register_exitproc> + 801cdb6: bd10 pop {r4, pc} + 801cdb8: 4620 mov r0, r4 + 801cdba: e7fc b.n 801cdb6 <__cxa_atexit+0x12> + 801cdbc: 0801d82d .word 0x0801d82d + +0801cdc0 <__errno>: + 801cdc0: 4b01 ldr r3, [pc, #4] ; (801cdc8 <__errno+0x8>) + 801cdc2: 6818 ldr r0, [r3, #0] + 801cdc4: 4770 bx lr + 801cdc6: bf00 nop + 801cdc8: 24000078 .word 0x24000078 + +0801cdcc : + 801cdcc: b40e push {r1, r2, r3} + 801cdce: b503 push {r0, r1, lr} + 801cdd0: 4601 mov r1, r0 + 801cdd2: ab03 add r3, sp, #12 + 801cdd4: 4805 ldr r0, [pc, #20] ; (801cdec ) + 801cdd6: f853 2b04 ldr.w r2, [r3], #4 + 801cdda: 6800 ldr r0, [r0, #0] + 801cddc: 9301 str r3, [sp, #4] + 801cdde: f000 f94d bl 801d07c <_vfiprintf_r> + 801cde2: b002 add sp, #8 + 801cde4: f85d eb04 ldr.w lr, [sp], #4 + 801cde8: b003 add sp, #12 + 801cdea: 4770 bx lr + 801cdec: 24000078 .word 0x24000078 + +0801cdf0 <__libc_init_array>: + 801cdf0: b570 push {r4, r5, r6, lr} + 801cdf2: 4d0d ldr r5, [pc, #52] ; (801ce28 <__libc_init_array+0x38>) + 801cdf4: 4c0d ldr r4, [pc, #52] ; (801ce2c <__libc_init_array+0x3c>) + 801cdf6: 1b64 subs r4, r4, r5 + 801cdf8: 10a4 asrs r4, r4, #2 + 801cdfa: 2600 movs r6, #0 + 801cdfc: 42a6 cmp r6, r4 + 801cdfe: d109 bne.n 801ce14 <__libc_init_array+0x24> + 801ce00: 4d0b ldr r5, [pc, #44] ; (801ce30 <__libc_init_array+0x40>) + 801ce02: 4c0c ldr r4, [pc, #48] ; (801ce34 <__libc_init_array+0x44>) + 801ce04: f001 f84c bl 801dea0 <_init> + 801ce08: 1b64 subs r4, r4, r5 + 801ce0a: 10a4 asrs r4, r4, #2 + 801ce0c: 2600 movs r6, #0 + 801ce0e: 42a6 cmp r6, r4 + 801ce10: d105 bne.n 801ce1e <__libc_init_array+0x2e> + 801ce12: bd70 pop {r4, r5, r6, pc} + 801ce14: f855 3b04 ldr.w r3, [r5], #4 + 801ce18: 4798 blx r3 + 801ce1a: 3601 adds r6, #1 + 801ce1c: e7ee b.n 801cdfc <__libc_init_array+0xc> + 801ce1e: f855 3b04 ldr.w r3, [r5], #4 + 801ce22: 4798 blx r3 + 801ce24: 3601 adds r6, #1 + 801ce26: e7f2 b.n 801ce0e <__libc_init_array+0x1e> + 801ce28: 08021ff8 .word 0x08021ff8 + 801ce2c: 08021ff8 .word 0x08021ff8 + 801ce30: 08021ff8 .word 0x08021ff8 + 801ce34: 0802200c .word 0x0802200c + +0801ce38 : + 801ce38: 4b02 ldr r3, [pc, #8] ; (801ce44 ) + 801ce3a: 4601 mov r1, r0 + 801ce3c: 6818 ldr r0, [r3, #0] + 801ce3e: f000 b87f b.w 801cf40 <_malloc_r> + 801ce42: bf00 nop + 801ce44: 24000078 .word 0x24000078 + +0801ce48 : + 801ce48: 4b02 ldr r3, [pc, #8] ; (801ce54 ) + 801ce4a: 4601 mov r1, r0 + 801ce4c: 6818 ldr r0, [r3, #0] + 801ce4e: f000 b80b b.w 801ce68 <_free_r> + 801ce52: bf00 nop + 801ce54: 24000078 .word 0x24000078 + +0801ce58 : + 801ce58: 4402 add r2, r0 + 801ce5a: 4603 mov r3, r0 + 801ce5c: 4293 cmp r3, r2 + 801ce5e: d100 bne.n 801ce62 + 801ce60: 4770 bx lr + 801ce62: f803 1b01 strb.w r1, [r3], #1 + 801ce66: e7f9 b.n 801ce5c + +0801ce68 <_free_r>: + 801ce68: b537 push {r0, r1, r2, r4, r5, lr} + 801ce6a: 2900 cmp r1, #0 + 801ce6c: d044 beq.n 801cef8 <_free_r+0x90> + 801ce6e: f851 3c04 ldr.w r3, [r1, #-4] + 801ce72: 9001 str r0, [sp, #4] + 801ce74: 2b00 cmp r3, #0 + 801ce76: f1a1 0404 sub.w r4, r1, #4 + 801ce7a: bfb8 it lt + 801ce7c: 18e4 addlt r4, r4, r3 + 801ce7e: f000 ff57 bl 801dd30 <__malloc_lock> + 801ce82: 4a1e ldr r2, [pc, #120] ; (801cefc <_free_r+0x94>) + 801ce84: 9801 ldr r0, [sp, #4] + 801ce86: 6813 ldr r3, [r2, #0] + 801ce88: b933 cbnz r3, 801ce98 <_free_r+0x30> + 801ce8a: 6063 str r3, [r4, #4] + 801ce8c: 6014 str r4, [r2, #0] + 801ce8e: b003 add sp, #12 + 801ce90: e8bd 4030 ldmia.w sp!, {r4, r5, lr} + 801ce94: f000 bf52 b.w 801dd3c <__malloc_unlock> + 801ce98: 42a3 cmp r3, r4 + 801ce9a: d908 bls.n 801ceae <_free_r+0x46> + 801ce9c: 6825 ldr r5, [r4, #0] + 801ce9e: 1961 adds r1, r4, r5 + 801cea0: 428b cmp r3, r1 + 801cea2: bf01 itttt eq + 801cea4: 6819 ldreq r1, [r3, #0] + 801cea6: 685b ldreq r3, [r3, #4] + 801cea8: 1949 addeq r1, r1, r5 + 801ceaa: 6021 streq r1, [r4, #0] + 801ceac: e7ed b.n 801ce8a <_free_r+0x22> + 801ceae: 461a mov r2, r3 + 801ceb0: 685b ldr r3, [r3, #4] + 801ceb2: b10b cbz r3, 801ceb8 <_free_r+0x50> + 801ceb4: 42a3 cmp r3, r4 + 801ceb6: d9fa bls.n 801ceae <_free_r+0x46> + 801ceb8: 6811 ldr r1, [r2, #0] + 801ceba: 1855 adds r5, r2, r1 + 801cebc: 42a5 cmp r5, r4 + 801cebe: d10b bne.n 801ced8 <_free_r+0x70> + 801cec0: 6824 ldr r4, [r4, #0] + 801cec2: 4421 add r1, r4 + 801cec4: 1854 adds r4, r2, r1 + 801cec6: 42a3 cmp r3, r4 + 801cec8: 6011 str r1, [r2, #0] + 801ceca: d1e0 bne.n 801ce8e <_free_r+0x26> + 801cecc: 681c ldr r4, [r3, #0] + 801cece: 685b ldr r3, [r3, #4] + 801ced0: 6053 str r3, [r2, #4] + 801ced2: 4421 add r1, r4 + 801ced4: 6011 str r1, [r2, #0] + 801ced6: e7da b.n 801ce8e <_free_r+0x26> + 801ced8: d902 bls.n 801cee0 <_free_r+0x78> + 801ceda: 230c movs r3, #12 + 801cedc: 6003 str r3, [r0, #0] + 801cede: e7d6 b.n 801ce8e <_free_r+0x26> + 801cee0: 6825 ldr r5, [r4, #0] + 801cee2: 1961 adds r1, r4, r5 + 801cee4: 428b cmp r3, r1 + 801cee6: bf04 itt eq + 801cee8: 6819 ldreq r1, [r3, #0] + 801ceea: 685b ldreq r3, [r3, #4] + 801ceec: 6063 str r3, [r4, #4] + 801ceee: bf04 itt eq + 801cef0: 1949 addeq r1, r1, r5 + 801cef2: 6021 streq r1, [r4, #0] + 801cef4: 6054 str r4, [r2, #4] + 801cef6: e7ca b.n 801ce8e <_free_r+0x26> + 801cef8: b003 add sp, #12 + 801cefa: bd30 pop {r4, r5, pc} + 801cefc: 240c3e40 .word 0x240c3e40 + +0801cf00 : + 801cf00: b570 push {r4, r5, r6, lr} + 801cf02: 4e0e ldr r6, [pc, #56] ; (801cf3c ) + 801cf04: 460c mov r4, r1 + 801cf06: 6831 ldr r1, [r6, #0] + 801cf08: 4605 mov r5, r0 + 801cf0a: b911 cbnz r1, 801cf12 + 801cf0c: f000 fb7a bl 801d604 <_sbrk_r> + 801cf10: 6030 str r0, [r6, #0] + 801cf12: 4621 mov r1, r4 + 801cf14: 4628 mov r0, r5 + 801cf16: f000 fb75 bl 801d604 <_sbrk_r> + 801cf1a: 1c43 adds r3, r0, #1 + 801cf1c: d00a beq.n 801cf34 + 801cf1e: 1cc4 adds r4, r0, #3 + 801cf20: f024 0403 bic.w r4, r4, #3 + 801cf24: 42a0 cmp r0, r4 + 801cf26: d007 beq.n 801cf38 + 801cf28: 1a21 subs r1, r4, r0 + 801cf2a: 4628 mov r0, r5 + 801cf2c: f000 fb6a bl 801d604 <_sbrk_r> + 801cf30: 3001 adds r0, #1 + 801cf32: d101 bne.n 801cf38 + 801cf34: f04f 34ff mov.w r4, #4294967295 + 801cf38: 4620 mov r0, r4 + 801cf3a: bd70 pop {r4, r5, r6, pc} + 801cf3c: 240c3e44 .word 0x240c3e44 + +0801cf40 <_malloc_r>: + 801cf40: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 801cf44: 1ccd adds r5, r1, #3 + 801cf46: f025 0503 bic.w r5, r5, #3 + 801cf4a: 3508 adds r5, #8 + 801cf4c: 2d0c cmp r5, #12 + 801cf4e: bf38 it cc + 801cf50: 250c movcc r5, #12 + 801cf52: 2d00 cmp r5, #0 + 801cf54: 4607 mov r7, r0 + 801cf56: db01 blt.n 801cf5c <_malloc_r+0x1c> + 801cf58: 42a9 cmp r1, r5 + 801cf5a: d905 bls.n 801cf68 <_malloc_r+0x28> + 801cf5c: 230c movs r3, #12 + 801cf5e: 603b str r3, [r7, #0] + 801cf60: 2600 movs r6, #0 + 801cf62: 4630 mov r0, r6 + 801cf64: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 801cf68: 4e2e ldr r6, [pc, #184] ; (801d024 <_malloc_r+0xe4>) + 801cf6a: f000 fee1 bl 801dd30 <__malloc_lock> + 801cf6e: 6833 ldr r3, [r6, #0] + 801cf70: 461c mov r4, r3 + 801cf72: bb34 cbnz r4, 801cfc2 <_malloc_r+0x82> + 801cf74: 4629 mov r1, r5 + 801cf76: 4638 mov r0, r7 + 801cf78: f7ff ffc2 bl 801cf00 + 801cf7c: 1c43 adds r3, r0, #1 + 801cf7e: 4604 mov r4, r0 + 801cf80: d14d bne.n 801d01e <_malloc_r+0xde> + 801cf82: 6834 ldr r4, [r6, #0] + 801cf84: 4626 mov r6, r4 + 801cf86: 2e00 cmp r6, #0 + 801cf88: d140 bne.n 801d00c <_malloc_r+0xcc> + 801cf8a: 6823 ldr r3, [r4, #0] + 801cf8c: 4631 mov r1, r6 + 801cf8e: 4638 mov r0, r7 + 801cf90: eb04 0803 add.w r8, r4, r3 + 801cf94: f000 fb36 bl 801d604 <_sbrk_r> + 801cf98: 4580 cmp r8, r0 + 801cf9a: d13a bne.n 801d012 <_malloc_r+0xd2> + 801cf9c: 6821 ldr r1, [r4, #0] + 801cf9e: 3503 adds r5, #3 + 801cfa0: 1a6d subs r5, r5, r1 + 801cfa2: f025 0503 bic.w r5, r5, #3 + 801cfa6: 3508 adds r5, #8 + 801cfa8: 2d0c cmp r5, #12 + 801cfaa: bf38 it cc + 801cfac: 250c movcc r5, #12 + 801cfae: 4629 mov r1, r5 + 801cfb0: 4638 mov r0, r7 + 801cfb2: f7ff ffa5 bl 801cf00 + 801cfb6: 3001 adds r0, #1 + 801cfb8: d02b beq.n 801d012 <_malloc_r+0xd2> + 801cfba: 6823 ldr r3, [r4, #0] + 801cfbc: 442b add r3, r5 + 801cfbe: 6023 str r3, [r4, #0] + 801cfc0: e00e b.n 801cfe0 <_malloc_r+0xa0> + 801cfc2: 6822 ldr r2, [r4, #0] + 801cfc4: 1b52 subs r2, r2, r5 + 801cfc6: d41e bmi.n 801d006 <_malloc_r+0xc6> + 801cfc8: 2a0b cmp r2, #11 + 801cfca: d916 bls.n 801cffa <_malloc_r+0xba> + 801cfcc: 1961 adds r1, r4, r5 + 801cfce: 42a3 cmp r3, r4 + 801cfd0: 6025 str r5, [r4, #0] + 801cfd2: bf18 it ne + 801cfd4: 6059 strne r1, [r3, #4] + 801cfd6: 6863 ldr r3, [r4, #4] + 801cfd8: bf08 it eq + 801cfda: 6031 streq r1, [r6, #0] + 801cfdc: 5162 str r2, [r4, r5] + 801cfde: 604b str r3, [r1, #4] + 801cfe0: 4638 mov r0, r7 + 801cfe2: f104 060b add.w r6, r4, #11 + 801cfe6: f000 fea9 bl 801dd3c <__malloc_unlock> + 801cfea: f026 0607 bic.w r6, r6, #7 + 801cfee: 1d23 adds r3, r4, #4 + 801cff0: 1af2 subs r2, r6, r3 + 801cff2: d0b6 beq.n 801cf62 <_malloc_r+0x22> + 801cff4: 1b9b subs r3, r3, r6 + 801cff6: 50a3 str r3, [r4, r2] + 801cff8: e7b3 b.n 801cf62 <_malloc_r+0x22> + 801cffa: 6862 ldr r2, [r4, #4] + 801cffc: 42a3 cmp r3, r4 + 801cffe: bf0c ite eq + 801d000: 6032 streq r2, [r6, #0] + 801d002: 605a strne r2, [r3, #4] + 801d004: e7ec b.n 801cfe0 <_malloc_r+0xa0> + 801d006: 4623 mov r3, r4 + 801d008: 6864 ldr r4, [r4, #4] + 801d00a: e7b2 b.n 801cf72 <_malloc_r+0x32> + 801d00c: 4634 mov r4, r6 + 801d00e: 6876 ldr r6, [r6, #4] + 801d010: e7b9 b.n 801cf86 <_malloc_r+0x46> + 801d012: 230c movs r3, #12 + 801d014: 603b str r3, [r7, #0] + 801d016: 4638 mov r0, r7 + 801d018: f000 fe90 bl 801dd3c <__malloc_unlock> + 801d01c: e7a1 b.n 801cf62 <_malloc_r+0x22> + 801d01e: 6025 str r5, [r4, #0] + 801d020: e7de b.n 801cfe0 <_malloc_r+0xa0> + 801d022: bf00 nop + 801d024: 240c3e40 .word 0x240c3e40 + +0801d028 <__sfputc_r>: + 801d028: 6893 ldr r3, [r2, #8] + 801d02a: 3b01 subs r3, #1 + 801d02c: 2b00 cmp r3, #0 + 801d02e: b410 push {r4} + 801d030: 6093 str r3, [r2, #8] + 801d032: da08 bge.n 801d046 <__sfputc_r+0x1e> + 801d034: 6994 ldr r4, [r2, #24] + 801d036: 42a3 cmp r3, r4 + 801d038: db01 blt.n 801d03e <__sfputc_r+0x16> + 801d03a: 290a cmp r1, #10 + 801d03c: d103 bne.n 801d046 <__sfputc_r+0x1e> + 801d03e: f85d 4b04 ldr.w r4, [sp], #4 + 801d042: f000 bb33 b.w 801d6ac <__swbuf_r> + 801d046: 6813 ldr r3, [r2, #0] + 801d048: 1c58 adds r0, r3, #1 + 801d04a: 6010 str r0, [r2, #0] + 801d04c: 7019 strb r1, [r3, #0] + 801d04e: 4608 mov r0, r1 + 801d050: f85d 4b04 ldr.w r4, [sp], #4 + 801d054: 4770 bx lr + +0801d056 <__sfputs_r>: + 801d056: b5f8 push {r3, r4, r5, r6, r7, lr} + 801d058: 4606 mov r6, r0 + 801d05a: 460f mov r7, r1 + 801d05c: 4614 mov r4, r2 + 801d05e: 18d5 adds r5, r2, r3 + 801d060: 42ac cmp r4, r5 + 801d062: d101 bne.n 801d068 <__sfputs_r+0x12> + 801d064: 2000 movs r0, #0 + 801d066: e007 b.n 801d078 <__sfputs_r+0x22> + 801d068: f814 1b01 ldrb.w r1, [r4], #1 + 801d06c: 463a mov r2, r7 + 801d06e: 4630 mov r0, r6 + 801d070: f7ff ffda bl 801d028 <__sfputc_r> + 801d074: 1c43 adds r3, r0, #1 + 801d076: d1f3 bne.n 801d060 <__sfputs_r+0xa> + 801d078: bdf8 pop {r3, r4, r5, r6, r7, pc} + ... + +0801d07c <_vfiprintf_r>: + 801d07c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr} + 801d080: 460d mov r5, r1 + 801d082: b09d sub sp, #116 ; 0x74 + 801d084: 4614 mov r4, r2 + 801d086: 4698 mov r8, r3 + 801d088: 4606 mov r6, r0 + 801d08a: b118 cbz r0, 801d094 <_vfiprintf_r+0x18> + 801d08c: 6983 ldr r3, [r0, #24] + 801d08e: b90b cbnz r3, 801d094 <_vfiprintf_r+0x18> + 801d090: f000 fd48 bl 801db24 <__sinit> + 801d094: 4b89 ldr r3, [pc, #548] ; (801d2bc <_vfiprintf_r+0x240>) + 801d096: 429d cmp r5, r3 + 801d098: d11b bne.n 801d0d2 <_vfiprintf_r+0x56> + 801d09a: 6875 ldr r5, [r6, #4] + 801d09c: 6e6b ldr r3, [r5, #100] ; 0x64 + 801d09e: 07d9 lsls r1, r3, #31 + 801d0a0: d405 bmi.n 801d0ae <_vfiprintf_r+0x32> + 801d0a2: 89ab ldrh r3, [r5, #12] + 801d0a4: 059a lsls r2, r3, #22 + 801d0a6: d402 bmi.n 801d0ae <_vfiprintf_r+0x32> + 801d0a8: 6da8 ldr r0, [r5, #88] ; 0x58 + 801d0aa: f000 fdd9 bl 801dc60 <__retarget_lock_acquire_recursive> + 801d0ae: 89ab ldrh r3, [r5, #12] + 801d0b0: 071b lsls r3, r3, #28 + 801d0b2: d501 bpl.n 801d0b8 <_vfiprintf_r+0x3c> + 801d0b4: 692b ldr r3, [r5, #16] + 801d0b6: b9eb cbnz r3, 801d0f4 <_vfiprintf_r+0x78> + 801d0b8: 4629 mov r1, r5 + 801d0ba: 4630 mov r0, r6 + 801d0bc: f000 fb48 bl 801d750 <__swsetup_r> + 801d0c0: b1c0 cbz r0, 801d0f4 <_vfiprintf_r+0x78> + 801d0c2: 6e6b ldr r3, [r5, #100] ; 0x64 + 801d0c4: 07dc lsls r4, r3, #31 + 801d0c6: d50e bpl.n 801d0e6 <_vfiprintf_r+0x6a> + 801d0c8: f04f 30ff mov.w r0, #4294967295 + 801d0cc: b01d add sp, #116 ; 0x74 + 801d0ce: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc} + 801d0d2: 4b7b ldr r3, [pc, #492] ; (801d2c0 <_vfiprintf_r+0x244>) + 801d0d4: 429d cmp r5, r3 + 801d0d6: d101 bne.n 801d0dc <_vfiprintf_r+0x60> + 801d0d8: 68b5 ldr r5, [r6, #8] + 801d0da: e7df b.n 801d09c <_vfiprintf_r+0x20> + 801d0dc: 4b79 ldr r3, [pc, #484] ; (801d2c4 <_vfiprintf_r+0x248>) + 801d0de: 429d cmp r5, r3 + 801d0e0: bf08 it eq + 801d0e2: 68f5 ldreq r5, [r6, #12] + 801d0e4: e7da b.n 801d09c <_vfiprintf_r+0x20> + 801d0e6: 89ab ldrh r3, [r5, #12] + 801d0e8: 0598 lsls r0, r3, #22 + 801d0ea: d4ed bmi.n 801d0c8 <_vfiprintf_r+0x4c> + 801d0ec: 6da8 ldr r0, [r5, #88] ; 0x58 + 801d0ee: f000 fdb9 bl 801dc64 <__retarget_lock_release_recursive> + 801d0f2: e7e9 b.n 801d0c8 <_vfiprintf_r+0x4c> + 801d0f4: 2300 movs r3, #0 + 801d0f6: 9309 str r3, [sp, #36] ; 0x24 + 801d0f8: 2320 movs r3, #32 + 801d0fa: f88d 3029 strb.w r3, [sp, #41] ; 0x29 + 801d0fe: f8cd 800c str.w r8, [sp, #12] + 801d102: 2330 movs r3, #48 ; 0x30 + 801d104: f8df 81c0 ldr.w r8, [pc, #448] ; 801d2c8 <_vfiprintf_r+0x24c> + 801d108: f88d 302a strb.w r3, [sp, #42] ; 0x2a + 801d10c: f04f 0901 mov.w r9, #1 + 801d110: 4623 mov r3, r4 + 801d112: 469a mov sl, r3 + 801d114: f813 2b01 ldrb.w r2, [r3], #1 + 801d118: b10a cbz r2, 801d11e <_vfiprintf_r+0xa2> + 801d11a: 2a25 cmp r2, #37 ; 0x25 + 801d11c: d1f9 bne.n 801d112 <_vfiprintf_r+0x96> + 801d11e: ebba 0b04 subs.w fp, sl, r4 + 801d122: d00b beq.n 801d13c <_vfiprintf_r+0xc0> + 801d124: 465b mov r3, fp + 801d126: 4622 mov r2, r4 + 801d128: 4629 mov r1, r5 + 801d12a: 4630 mov r0, r6 + 801d12c: f7ff ff93 bl 801d056 <__sfputs_r> + 801d130: 3001 adds r0, #1 + 801d132: f000 80aa beq.w 801d28a <_vfiprintf_r+0x20e> + 801d136: 9a09 ldr r2, [sp, #36] ; 0x24 + 801d138: 445a add r2, fp + 801d13a: 9209 str r2, [sp, #36] ; 0x24 + 801d13c: f89a 3000 ldrb.w r3, [sl] + 801d140: 2b00 cmp r3, #0 + 801d142: f000 80a2 beq.w 801d28a <_vfiprintf_r+0x20e> + 801d146: 2300 movs r3, #0 + 801d148: f04f 32ff mov.w r2, #4294967295 + 801d14c: e9cd 2305 strd r2, r3, [sp, #20] + 801d150: f10a 0a01 add.w sl, sl, #1 + 801d154: 9304 str r3, [sp, #16] + 801d156: 9307 str r3, [sp, #28] + 801d158: f88d 3053 strb.w r3, [sp, #83] ; 0x53 + 801d15c: 931a str r3, [sp, #104] ; 0x68 + 801d15e: 4654 mov r4, sl + 801d160: 2205 movs r2, #5 + 801d162: f814 1b01 ldrb.w r1, [r4], #1 + 801d166: 4858 ldr r0, [pc, #352] ; (801d2c8 <_vfiprintf_r+0x24c>) + 801d168: f7e3 f9e2 bl 8000530 + 801d16c: 9a04 ldr r2, [sp, #16] + 801d16e: b9d8 cbnz r0, 801d1a8 <_vfiprintf_r+0x12c> + 801d170: 06d1 lsls r1, r2, #27 + 801d172: bf44 itt mi + 801d174: 2320 movmi r3, #32 + 801d176: f88d 3053 strbmi.w r3, [sp, #83] ; 0x53 + 801d17a: 0713 lsls r3, r2, #28 + 801d17c: bf44 itt mi + 801d17e: 232b movmi r3, #43 ; 0x2b + 801d180: f88d 3053 strbmi.w r3, [sp, #83] ; 0x53 + 801d184: f89a 3000 ldrb.w r3, [sl] + 801d188: 2b2a cmp r3, #42 ; 0x2a + 801d18a: d015 beq.n 801d1b8 <_vfiprintf_r+0x13c> + 801d18c: 9a07 ldr r2, [sp, #28] + 801d18e: 4654 mov r4, sl + 801d190: 2000 movs r0, #0 + 801d192: f04f 0c0a mov.w ip, #10 + 801d196: 4621 mov r1, r4 + 801d198: f811 3b01 ldrb.w r3, [r1], #1 + 801d19c: 3b30 subs r3, #48 ; 0x30 + 801d19e: 2b09 cmp r3, #9 + 801d1a0: d94e bls.n 801d240 <_vfiprintf_r+0x1c4> + 801d1a2: b1b0 cbz r0, 801d1d2 <_vfiprintf_r+0x156> + 801d1a4: 9207 str r2, [sp, #28] + 801d1a6: e014 b.n 801d1d2 <_vfiprintf_r+0x156> + 801d1a8: eba0 0308 sub.w r3, r0, r8 + 801d1ac: fa09 f303 lsl.w r3, r9, r3 + 801d1b0: 4313 orrs r3, r2 + 801d1b2: 9304 str r3, [sp, #16] + 801d1b4: 46a2 mov sl, r4 + 801d1b6: e7d2 b.n 801d15e <_vfiprintf_r+0xe2> + 801d1b8: 9b03 ldr r3, [sp, #12] + 801d1ba: 1d19 adds r1, r3, #4 + 801d1bc: 681b ldr r3, [r3, #0] + 801d1be: 9103 str r1, [sp, #12] + 801d1c0: 2b00 cmp r3, #0 + 801d1c2: bfbb ittet lt + 801d1c4: 425b neglt r3, r3 + 801d1c6: f042 0202 orrlt.w r2, r2, #2 + 801d1ca: 9307 strge r3, [sp, #28] + 801d1cc: 9307 strlt r3, [sp, #28] + 801d1ce: bfb8 it lt + 801d1d0: 9204 strlt r2, [sp, #16] + 801d1d2: 7823 ldrb r3, [r4, #0] + 801d1d4: 2b2e cmp r3, #46 ; 0x2e + 801d1d6: d10c bne.n 801d1f2 <_vfiprintf_r+0x176> + 801d1d8: 7863 ldrb r3, [r4, #1] + 801d1da: 2b2a cmp r3, #42 ; 0x2a + 801d1dc: d135 bne.n 801d24a <_vfiprintf_r+0x1ce> + 801d1de: 9b03 ldr r3, [sp, #12] + 801d1e0: 1d1a adds r2, r3, #4 + 801d1e2: 681b ldr r3, [r3, #0] + 801d1e4: 9203 str r2, [sp, #12] + 801d1e6: 2b00 cmp r3, #0 + 801d1e8: bfb8 it lt + 801d1ea: f04f 33ff movlt.w r3, #4294967295 + 801d1ee: 3402 adds r4, #2 + 801d1f0: 9305 str r3, [sp, #20] + 801d1f2: f8df a0e4 ldr.w sl, [pc, #228] ; 801d2d8 <_vfiprintf_r+0x25c> + 801d1f6: 7821 ldrb r1, [r4, #0] + 801d1f8: 2203 movs r2, #3 + 801d1fa: 4650 mov r0, sl + 801d1fc: f7e3 f998 bl 8000530 + 801d200: b140 cbz r0, 801d214 <_vfiprintf_r+0x198> + 801d202: 2340 movs r3, #64 ; 0x40 + 801d204: eba0 000a sub.w r0, r0, sl + 801d208: fa03 f000 lsl.w r0, r3, r0 + 801d20c: 9b04 ldr r3, [sp, #16] + 801d20e: 4303 orrs r3, r0 + 801d210: 3401 adds r4, #1 + 801d212: 9304 str r3, [sp, #16] + 801d214: f814 1b01 ldrb.w r1, [r4], #1 + 801d218: 482c ldr r0, [pc, #176] ; (801d2cc <_vfiprintf_r+0x250>) + 801d21a: f88d 1028 strb.w r1, [sp, #40] ; 0x28 + 801d21e: 2206 movs r2, #6 + 801d220: f7e3 f986 bl 8000530 + 801d224: 2800 cmp r0, #0 + 801d226: d03f beq.n 801d2a8 <_vfiprintf_r+0x22c> + 801d228: 4b29 ldr r3, [pc, #164] ; (801d2d0 <_vfiprintf_r+0x254>) + 801d22a: bb1b cbnz r3, 801d274 <_vfiprintf_r+0x1f8> + 801d22c: 9b03 ldr r3, [sp, #12] + 801d22e: 3307 adds r3, #7 + 801d230: f023 0307 bic.w r3, r3, #7 + 801d234: 3308 adds r3, #8 + 801d236: 9303 str r3, [sp, #12] + 801d238: 9b09 ldr r3, [sp, #36] ; 0x24 + 801d23a: 443b add r3, r7 + 801d23c: 9309 str r3, [sp, #36] ; 0x24 + 801d23e: e767 b.n 801d110 <_vfiprintf_r+0x94> + 801d240: fb0c 3202 mla r2, ip, r2, r3 + 801d244: 460c mov r4, r1 + 801d246: 2001 movs r0, #1 + 801d248: e7a5 b.n 801d196 <_vfiprintf_r+0x11a> + 801d24a: 2300 movs r3, #0 + 801d24c: 3401 adds r4, #1 + 801d24e: 9305 str r3, [sp, #20] + 801d250: 4619 mov r1, r3 + 801d252: f04f 0c0a mov.w ip, #10 + 801d256: 4620 mov r0, r4 + 801d258: f810 2b01 ldrb.w r2, [r0], #1 + 801d25c: 3a30 subs r2, #48 ; 0x30 + 801d25e: 2a09 cmp r2, #9 + 801d260: d903 bls.n 801d26a <_vfiprintf_r+0x1ee> + 801d262: 2b00 cmp r3, #0 + 801d264: d0c5 beq.n 801d1f2 <_vfiprintf_r+0x176> + 801d266: 9105 str r1, [sp, #20] + 801d268: e7c3 b.n 801d1f2 <_vfiprintf_r+0x176> + 801d26a: fb0c 2101 mla r1, ip, r1, r2 + 801d26e: 4604 mov r4, r0 + 801d270: 2301 movs r3, #1 + 801d272: e7f0 b.n 801d256 <_vfiprintf_r+0x1da> + 801d274: ab03 add r3, sp, #12 + 801d276: 9300 str r3, [sp, #0] + 801d278: 462a mov r2, r5 + 801d27a: 4b16 ldr r3, [pc, #88] ; (801d2d4 <_vfiprintf_r+0x258>) + 801d27c: a904 add r1, sp, #16 + 801d27e: 4630 mov r0, r6 + 801d280: f3af 8000 nop.w + 801d284: 4607 mov r7, r0 + 801d286: 1c78 adds r0, r7, #1 + 801d288: d1d6 bne.n 801d238 <_vfiprintf_r+0x1bc> + 801d28a: 6e6b ldr r3, [r5, #100] ; 0x64 + 801d28c: 07d9 lsls r1, r3, #31 + 801d28e: d405 bmi.n 801d29c <_vfiprintf_r+0x220> + 801d290: 89ab ldrh r3, [r5, #12] + 801d292: 059a lsls r2, r3, #22 + 801d294: d402 bmi.n 801d29c <_vfiprintf_r+0x220> + 801d296: 6da8 ldr r0, [r5, #88] ; 0x58 + 801d298: f000 fce4 bl 801dc64 <__retarget_lock_release_recursive> + 801d29c: 89ab ldrh r3, [r5, #12] + 801d29e: 065b lsls r3, r3, #25 + 801d2a0: f53f af12 bmi.w 801d0c8 <_vfiprintf_r+0x4c> + 801d2a4: 9809 ldr r0, [sp, #36] ; 0x24 + 801d2a6: e711 b.n 801d0cc <_vfiprintf_r+0x50> + 801d2a8: ab03 add r3, sp, #12 + 801d2aa: 9300 str r3, [sp, #0] + 801d2ac: 462a mov r2, r5 + 801d2ae: 4b09 ldr r3, [pc, #36] ; (801d2d4 <_vfiprintf_r+0x258>) + 801d2b0: a904 add r1, sp, #16 + 801d2b2: 4630 mov r0, r6 + 801d2b4: f000 f880 bl 801d3b8 <_printf_i> + 801d2b8: e7e4 b.n 801d284 <_vfiprintf_r+0x208> + 801d2ba: bf00 nop + 801d2bc: 08021dec .word 0x08021dec + 801d2c0: 08021e0c .word 0x08021e0c + 801d2c4: 08021dcc .word 0x08021dcc + 801d2c8: 08021d94 .word 0x08021d94 + 801d2cc: 08021d9e .word 0x08021d9e + 801d2d0: 00000000 .word 0x00000000 + 801d2d4: 0801d057 .word 0x0801d057 + 801d2d8: 08021d9a .word 0x08021d9a + +0801d2dc <_printf_common>: + 801d2dc: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr} + 801d2e0: 4616 mov r6, r2 + 801d2e2: 4699 mov r9, r3 + 801d2e4: 688a ldr r2, [r1, #8] + 801d2e6: 690b ldr r3, [r1, #16] + 801d2e8: f8dd 8020 ldr.w r8, [sp, #32] + 801d2ec: 4293 cmp r3, r2 + 801d2ee: bfb8 it lt + 801d2f0: 4613 movlt r3, r2 + 801d2f2: 6033 str r3, [r6, #0] + 801d2f4: f891 2043 ldrb.w r2, [r1, #67] ; 0x43 + 801d2f8: 4607 mov r7, r0 + 801d2fa: 460c mov r4, r1 + 801d2fc: b10a cbz r2, 801d302 <_printf_common+0x26> + 801d2fe: 3301 adds r3, #1 + 801d300: 6033 str r3, [r6, #0] + 801d302: 6823 ldr r3, [r4, #0] + 801d304: 0699 lsls r1, r3, #26 + 801d306: bf42 ittt mi + 801d308: 6833 ldrmi r3, [r6, #0] + 801d30a: 3302 addmi r3, #2 + 801d30c: 6033 strmi r3, [r6, #0] + 801d30e: 6825 ldr r5, [r4, #0] + 801d310: f015 0506 ands.w r5, r5, #6 + 801d314: d106 bne.n 801d324 <_printf_common+0x48> + 801d316: f104 0a19 add.w sl, r4, #25 + 801d31a: 68e3 ldr r3, [r4, #12] + 801d31c: 6832 ldr r2, [r6, #0] + 801d31e: 1a9b subs r3, r3, r2 + 801d320: 42ab cmp r3, r5 + 801d322: dc26 bgt.n 801d372 <_printf_common+0x96> + 801d324: f894 2043 ldrb.w r2, [r4, #67] ; 0x43 + 801d328: 1e13 subs r3, r2, #0 + 801d32a: 6822 ldr r2, [r4, #0] + 801d32c: bf18 it ne + 801d32e: 2301 movne r3, #1 + 801d330: 0692 lsls r2, r2, #26 + 801d332: d42b bmi.n 801d38c <_printf_common+0xb0> + 801d334: f104 0243 add.w r2, r4, #67 ; 0x43 + 801d338: 4649 mov r1, r9 + 801d33a: 4638 mov r0, r7 + 801d33c: 47c0 blx r8 + 801d33e: 3001 adds r0, #1 + 801d340: d01e beq.n 801d380 <_printf_common+0xa4> + 801d342: 6823 ldr r3, [r4, #0] + 801d344: 68e5 ldr r5, [r4, #12] + 801d346: 6832 ldr r2, [r6, #0] + 801d348: f003 0306 and.w r3, r3, #6 + 801d34c: 2b04 cmp r3, #4 + 801d34e: bf08 it eq + 801d350: 1aad subeq r5, r5, r2 + 801d352: 68a3 ldr r3, [r4, #8] + 801d354: 6922 ldr r2, [r4, #16] + 801d356: bf0c ite eq + 801d358: ea25 75e5 biceq.w r5, r5, r5, asr #31 + 801d35c: 2500 movne r5, #0 + 801d35e: 4293 cmp r3, r2 + 801d360: bfc4 itt gt + 801d362: 1a9b subgt r3, r3, r2 + 801d364: 18ed addgt r5, r5, r3 + 801d366: 2600 movs r6, #0 + 801d368: 341a adds r4, #26 + 801d36a: 42b5 cmp r5, r6 + 801d36c: d11a bne.n 801d3a4 <_printf_common+0xc8> + 801d36e: 2000 movs r0, #0 + 801d370: e008 b.n 801d384 <_printf_common+0xa8> + 801d372: 2301 movs r3, #1 + 801d374: 4652 mov r2, sl + 801d376: 4649 mov r1, r9 + 801d378: 4638 mov r0, r7 + 801d37a: 47c0 blx r8 + 801d37c: 3001 adds r0, #1 + 801d37e: d103 bne.n 801d388 <_printf_common+0xac> + 801d380: f04f 30ff mov.w r0, #4294967295 + 801d384: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 801d388: 3501 adds r5, #1 + 801d38a: e7c6 b.n 801d31a <_printf_common+0x3e> + 801d38c: 18e1 adds r1, r4, r3 + 801d38e: 1c5a adds r2, r3, #1 + 801d390: 2030 movs r0, #48 ; 0x30 + 801d392: f881 0043 strb.w r0, [r1, #67] ; 0x43 + 801d396: 4422 add r2, r4 + 801d398: f894 1045 ldrb.w r1, [r4, #69] ; 0x45 + 801d39c: f882 1043 strb.w r1, [r2, #67] ; 0x43 + 801d3a0: 3302 adds r3, #2 + 801d3a2: e7c7 b.n 801d334 <_printf_common+0x58> + 801d3a4: 2301 movs r3, #1 + 801d3a6: 4622 mov r2, r4 + 801d3a8: 4649 mov r1, r9 + 801d3aa: 4638 mov r0, r7 + 801d3ac: 47c0 blx r8 + 801d3ae: 3001 adds r0, #1 + 801d3b0: d0e6 beq.n 801d380 <_printf_common+0xa4> + 801d3b2: 3601 adds r6, #1 + 801d3b4: e7d9 b.n 801d36a <_printf_common+0x8e> + ... + +0801d3b8 <_printf_i>: + 801d3b8: e92d 47ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr} + 801d3bc: 7e0f ldrb r7, [r1, #24] + 801d3be: 9d0c ldr r5, [sp, #48] ; 0x30 + 801d3c0: 2f78 cmp r7, #120 ; 0x78 + 801d3c2: 4691 mov r9, r2 + 801d3c4: 4680 mov r8, r0 + 801d3c6: 460c mov r4, r1 + 801d3c8: 469a mov sl, r3 + 801d3ca: f101 0243 add.w r2, r1, #67 ; 0x43 + 801d3ce: d807 bhi.n 801d3e0 <_printf_i+0x28> + 801d3d0: 2f62 cmp r7, #98 ; 0x62 + 801d3d2: d80a bhi.n 801d3ea <_printf_i+0x32> + 801d3d4: 2f00 cmp r7, #0 + 801d3d6: f000 80d8 beq.w 801d58a <_printf_i+0x1d2> + 801d3da: 2f58 cmp r7, #88 ; 0x58 + 801d3dc: f000 80a3 beq.w 801d526 <_printf_i+0x16e> + 801d3e0: f104 0542 add.w r5, r4, #66 ; 0x42 + 801d3e4: f884 7042 strb.w r7, [r4, #66] ; 0x42 + 801d3e8: e03a b.n 801d460 <_printf_i+0xa8> + 801d3ea: f1a7 0363 sub.w r3, r7, #99 ; 0x63 + 801d3ee: 2b15 cmp r3, #21 + 801d3f0: d8f6 bhi.n 801d3e0 <_printf_i+0x28> + 801d3f2: a101 add r1, pc, #4 ; (adr r1, 801d3f8 <_printf_i+0x40>) + 801d3f4: f851 f023 ldr.w pc, [r1, r3, lsl #2] + 801d3f8: 0801d451 .word 0x0801d451 + 801d3fc: 0801d465 .word 0x0801d465 + 801d400: 0801d3e1 .word 0x0801d3e1 + 801d404: 0801d3e1 .word 0x0801d3e1 + 801d408: 0801d3e1 .word 0x0801d3e1 + 801d40c: 0801d3e1 .word 0x0801d3e1 + 801d410: 0801d465 .word 0x0801d465 + 801d414: 0801d3e1 .word 0x0801d3e1 + 801d418: 0801d3e1 .word 0x0801d3e1 + 801d41c: 0801d3e1 .word 0x0801d3e1 + 801d420: 0801d3e1 .word 0x0801d3e1 + 801d424: 0801d571 .word 0x0801d571 + 801d428: 0801d495 .word 0x0801d495 + 801d42c: 0801d553 .word 0x0801d553 + 801d430: 0801d3e1 .word 0x0801d3e1 + 801d434: 0801d3e1 .word 0x0801d3e1 + 801d438: 0801d593 .word 0x0801d593 + 801d43c: 0801d3e1 .word 0x0801d3e1 + 801d440: 0801d495 .word 0x0801d495 + 801d444: 0801d3e1 .word 0x0801d3e1 + 801d448: 0801d3e1 .word 0x0801d3e1 + 801d44c: 0801d55b .word 0x0801d55b + 801d450: 682b ldr r3, [r5, #0] + 801d452: 1d1a adds r2, r3, #4 + 801d454: 681b ldr r3, [r3, #0] + 801d456: 602a str r2, [r5, #0] + 801d458: f104 0542 add.w r5, r4, #66 ; 0x42 + 801d45c: f884 3042 strb.w r3, [r4, #66] ; 0x42 + 801d460: 2301 movs r3, #1 + 801d462: e0a3 b.n 801d5ac <_printf_i+0x1f4> + 801d464: 6820 ldr r0, [r4, #0] + 801d466: 6829 ldr r1, [r5, #0] + 801d468: 0606 lsls r6, r0, #24 + 801d46a: f101 0304 add.w r3, r1, #4 + 801d46e: d50a bpl.n 801d486 <_printf_i+0xce> + 801d470: 680e ldr r6, [r1, #0] + 801d472: 602b str r3, [r5, #0] + 801d474: 2e00 cmp r6, #0 + 801d476: da03 bge.n 801d480 <_printf_i+0xc8> + 801d478: 232d movs r3, #45 ; 0x2d + 801d47a: 4276 negs r6, r6 + 801d47c: f884 3043 strb.w r3, [r4, #67] ; 0x43 + 801d480: 485e ldr r0, [pc, #376] ; (801d5fc <_printf_i+0x244>) + 801d482: 230a movs r3, #10 + 801d484: e019 b.n 801d4ba <_printf_i+0x102> + 801d486: 680e ldr r6, [r1, #0] + 801d488: 602b str r3, [r5, #0] + 801d48a: f010 0f40 tst.w r0, #64 ; 0x40 + 801d48e: bf18 it ne + 801d490: b236 sxthne r6, r6 + 801d492: e7ef b.n 801d474 <_printf_i+0xbc> + 801d494: 682b ldr r3, [r5, #0] + 801d496: 6820 ldr r0, [r4, #0] + 801d498: 1d19 adds r1, r3, #4 + 801d49a: 6029 str r1, [r5, #0] + 801d49c: 0601 lsls r1, r0, #24 + 801d49e: d501 bpl.n 801d4a4 <_printf_i+0xec> + 801d4a0: 681e ldr r6, [r3, #0] + 801d4a2: e002 b.n 801d4aa <_printf_i+0xf2> + 801d4a4: 0646 lsls r6, r0, #25 + 801d4a6: d5fb bpl.n 801d4a0 <_printf_i+0xe8> + 801d4a8: 881e ldrh r6, [r3, #0] + 801d4aa: 4854 ldr r0, [pc, #336] ; (801d5fc <_printf_i+0x244>) + 801d4ac: 2f6f cmp r7, #111 ; 0x6f + 801d4ae: bf0c ite eq + 801d4b0: 2308 moveq r3, #8 + 801d4b2: 230a movne r3, #10 + 801d4b4: 2100 movs r1, #0 + 801d4b6: f884 1043 strb.w r1, [r4, #67] ; 0x43 + 801d4ba: 6865 ldr r5, [r4, #4] + 801d4bc: 60a5 str r5, [r4, #8] + 801d4be: 2d00 cmp r5, #0 + 801d4c0: bfa2 ittt ge + 801d4c2: 6821 ldrge r1, [r4, #0] + 801d4c4: f021 0104 bicge.w r1, r1, #4 + 801d4c8: 6021 strge r1, [r4, #0] + 801d4ca: b90e cbnz r6, 801d4d0 <_printf_i+0x118> + 801d4cc: 2d00 cmp r5, #0 + 801d4ce: d04d beq.n 801d56c <_printf_i+0x1b4> + 801d4d0: 4615 mov r5, r2 + 801d4d2: fbb6 f1f3 udiv r1, r6, r3 + 801d4d6: fb03 6711 mls r7, r3, r1, r6 + 801d4da: 5dc7 ldrb r7, [r0, r7] + 801d4dc: f805 7d01 strb.w r7, [r5, #-1]! + 801d4e0: 4637 mov r7, r6 + 801d4e2: 42bb cmp r3, r7 + 801d4e4: 460e mov r6, r1 + 801d4e6: d9f4 bls.n 801d4d2 <_printf_i+0x11a> + 801d4e8: 2b08 cmp r3, #8 + 801d4ea: d10b bne.n 801d504 <_printf_i+0x14c> + 801d4ec: 6823 ldr r3, [r4, #0] + 801d4ee: 07de lsls r6, r3, #31 + 801d4f0: d508 bpl.n 801d504 <_printf_i+0x14c> + 801d4f2: 6923 ldr r3, [r4, #16] + 801d4f4: 6861 ldr r1, [r4, #4] + 801d4f6: 4299 cmp r1, r3 + 801d4f8: bfde ittt le + 801d4fa: 2330 movle r3, #48 ; 0x30 + 801d4fc: f805 3c01 strble.w r3, [r5, #-1] + 801d500: f105 35ff addle.w r5, r5, #4294967295 + 801d504: 1b52 subs r2, r2, r5 + 801d506: 6122 str r2, [r4, #16] + 801d508: f8cd a000 str.w sl, [sp] + 801d50c: 464b mov r3, r9 + 801d50e: aa03 add r2, sp, #12 + 801d510: 4621 mov r1, r4 + 801d512: 4640 mov r0, r8 + 801d514: f7ff fee2 bl 801d2dc <_printf_common> + 801d518: 3001 adds r0, #1 + 801d51a: d14c bne.n 801d5b6 <_printf_i+0x1fe> + 801d51c: f04f 30ff mov.w r0, #4294967295 + 801d520: b004 add sp, #16 + 801d522: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc} + 801d526: 4835 ldr r0, [pc, #212] ; (801d5fc <_printf_i+0x244>) + 801d528: f881 7045 strb.w r7, [r1, #69] ; 0x45 + 801d52c: 6829 ldr r1, [r5, #0] + 801d52e: 6823 ldr r3, [r4, #0] + 801d530: f851 6b04 ldr.w r6, [r1], #4 + 801d534: 6029 str r1, [r5, #0] + 801d536: 061d lsls r5, r3, #24 + 801d538: d514 bpl.n 801d564 <_printf_i+0x1ac> + 801d53a: 07df lsls r7, r3, #31 + 801d53c: bf44 itt mi + 801d53e: f043 0320 orrmi.w r3, r3, #32 + 801d542: 6023 strmi r3, [r4, #0] + 801d544: b91e cbnz r6, 801d54e <_printf_i+0x196> + 801d546: 6823 ldr r3, [r4, #0] + 801d548: f023 0320 bic.w r3, r3, #32 + 801d54c: 6023 str r3, [r4, #0] + 801d54e: 2310 movs r3, #16 + 801d550: e7b0 b.n 801d4b4 <_printf_i+0xfc> + 801d552: 6823 ldr r3, [r4, #0] + 801d554: f043 0320 orr.w r3, r3, #32 + 801d558: 6023 str r3, [r4, #0] + 801d55a: 2378 movs r3, #120 ; 0x78 + 801d55c: 4828 ldr r0, [pc, #160] ; (801d600 <_printf_i+0x248>) + 801d55e: f884 3045 strb.w r3, [r4, #69] ; 0x45 + 801d562: e7e3 b.n 801d52c <_printf_i+0x174> + 801d564: 0659 lsls r1, r3, #25 + 801d566: bf48 it mi + 801d568: b2b6 uxthmi r6, r6 + 801d56a: e7e6 b.n 801d53a <_printf_i+0x182> + 801d56c: 4615 mov r5, r2 + 801d56e: e7bb b.n 801d4e8 <_printf_i+0x130> + 801d570: 682b ldr r3, [r5, #0] + 801d572: 6826 ldr r6, [r4, #0] + 801d574: 6961 ldr r1, [r4, #20] + 801d576: 1d18 adds r0, r3, #4 + 801d578: 6028 str r0, [r5, #0] + 801d57a: 0635 lsls r5, r6, #24 + 801d57c: 681b ldr r3, [r3, #0] + 801d57e: d501 bpl.n 801d584 <_printf_i+0x1cc> + 801d580: 6019 str r1, [r3, #0] + 801d582: e002 b.n 801d58a <_printf_i+0x1d2> + 801d584: 0670 lsls r0, r6, #25 + 801d586: d5fb bpl.n 801d580 <_printf_i+0x1c8> + 801d588: 8019 strh r1, [r3, #0] + 801d58a: 2300 movs r3, #0 + 801d58c: 6123 str r3, [r4, #16] + 801d58e: 4615 mov r5, r2 + 801d590: e7ba b.n 801d508 <_printf_i+0x150> + 801d592: 682b ldr r3, [r5, #0] + 801d594: 1d1a adds r2, r3, #4 + 801d596: 602a str r2, [r5, #0] + 801d598: 681d ldr r5, [r3, #0] + 801d59a: 6862 ldr r2, [r4, #4] + 801d59c: 2100 movs r1, #0 + 801d59e: 4628 mov r0, r5 + 801d5a0: f7e2 ffc6 bl 8000530 + 801d5a4: b108 cbz r0, 801d5aa <_printf_i+0x1f2> + 801d5a6: 1b40 subs r0, r0, r5 + 801d5a8: 6060 str r0, [r4, #4] + 801d5aa: 6863 ldr r3, [r4, #4] + 801d5ac: 6123 str r3, [r4, #16] + 801d5ae: 2300 movs r3, #0 + 801d5b0: f884 3043 strb.w r3, [r4, #67] ; 0x43 + 801d5b4: e7a8 b.n 801d508 <_printf_i+0x150> + 801d5b6: 6923 ldr r3, [r4, #16] + 801d5b8: 462a mov r2, r5 + 801d5ba: 4649 mov r1, r9 + 801d5bc: 4640 mov r0, r8 + 801d5be: 47d0 blx sl + 801d5c0: 3001 adds r0, #1 + 801d5c2: d0ab beq.n 801d51c <_printf_i+0x164> + 801d5c4: 6823 ldr r3, [r4, #0] + 801d5c6: 079b lsls r3, r3, #30 + 801d5c8: d413 bmi.n 801d5f2 <_printf_i+0x23a> + 801d5ca: 68e0 ldr r0, [r4, #12] + 801d5cc: 9b03 ldr r3, [sp, #12] + 801d5ce: 4298 cmp r0, r3 + 801d5d0: bfb8 it lt + 801d5d2: 4618 movlt r0, r3 + 801d5d4: e7a4 b.n 801d520 <_printf_i+0x168> + 801d5d6: 2301 movs r3, #1 + 801d5d8: 4632 mov r2, r6 + 801d5da: 4649 mov r1, r9 + 801d5dc: 4640 mov r0, r8 + 801d5de: 47d0 blx sl + 801d5e0: 3001 adds r0, #1 + 801d5e2: d09b beq.n 801d51c <_printf_i+0x164> + 801d5e4: 3501 adds r5, #1 + 801d5e6: 68e3 ldr r3, [r4, #12] + 801d5e8: 9903 ldr r1, [sp, #12] + 801d5ea: 1a5b subs r3, r3, r1 + 801d5ec: 42ab cmp r3, r5 + 801d5ee: dcf2 bgt.n 801d5d6 <_printf_i+0x21e> + 801d5f0: e7eb b.n 801d5ca <_printf_i+0x212> + 801d5f2: 2500 movs r5, #0 + 801d5f4: f104 0619 add.w r6, r4, #25 + 801d5f8: e7f5 b.n 801d5e6 <_printf_i+0x22e> + 801d5fa: bf00 nop + 801d5fc: 08021da5 .word 0x08021da5 + 801d600: 08021db6 .word 0x08021db6 + +0801d604 <_sbrk_r>: + 801d604: b538 push {r3, r4, r5, lr} + 801d606: 4d06 ldr r5, [pc, #24] ; (801d620 <_sbrk_r+0x1c>) + 801d608: 2300 movs r3, #0 + 801d60a: 4604 mov r4, r0 + 801d60c: 4608 mov r0, r1 + 801d60e: 602b str r3, [r5, #0] + 801d610: f7e4 f87c bl 800170c <_sbrk> + 801d614: 1c43 adds r3, r0, #1 + 801d616: d102 bne.n 801d61e <_sbrk_r+0x1a> + 801d618: 682b ldr r3, [r5, #0] + 801d61a: b103 cbz r3, 801d61e <_sbrk_r+0x1a> + 801d61c: 6023 str r3, [r4, #0] + 801d61e: bd38 pop {r3, r4, r5, pc} + 801d620: 240c3fe4 .word 0x240c3fe4 + +0801d624 <_raise_r>: + 801d624: 291f cmp r1, #31 + 801d626: b538 push {r3, r4, r5, lr} + 801d628: 4604 mov r4, r0 + 801d62a: 460d mov r5, r1 + 801d62c: d904 bls.n 801d638 <_raise_r+0x14> + 801d62e: 2316 movs r3, #22 + 801d630: 6003 str r3, [r0, #0] + 801d632: f04f 30ff mov.w r0, #4294967295 + 801d636: bd38 pop {r3, r4, r5, pc} + 801d638: 6c42 ldr r2, [r0, #68] ; 0x44 + 801d63a: b112 cbz r2, 801d642 <_raise_r+0x1e> + 801d63c: f852 3021 ldr.w r3, [r2, r1, lsl #2] + 801d640: b94b cbnz r3, 801d656 <_raise_r+0x32> + 801d642: 4620 mov r0, r4 + 801d644: f000 f830 bl 801d6a8 <_getpid_r> + 801d648: 462a mov r2, r5 + 801d64a: 4601 mov r1, r0 + 801d64c: 4620 mov r0, r4 + 801d64e: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr} + 801d652: f000 b817 b.w 801d684 <_kill_r> + 801d656: 2b01 cmp r3, #1 + 801d658: d00a beq.n 801d670 <_raise_r+0x4c> + 801d65a: 1c59 adds r1, r3, #1 + 801d65c: d103 bne.n 801d666 <_raise_r+0x42> + 801d65e: 2316 movs r3, #22 + 801d660: 6003 str r3, [r0, #0] + 801d662: 2001 movs r0, #1 + 801d664: e7e7 b.n 801d636 <_raise_r+0x12> + 801d666: 2400 movs r4, #0 + 801d668: f842 4025 str.w r4, [r2, r5, lsl #2] + 801d66c: 4628 mov r0, r5 + 801d66e: 4798 blx r3 + 801d670: 2000 movs r0, #0 + 801d672: e7e0 b.n 801d636 <_raise_r+0x12> + +0801d674 : + 801d674: 4b02 ldr r3, [pc, #8] ; (801d680 ) + 801d676: 4601 mov r1, r0 + 801d678: 6818 ldr r0, [r3, #0] + 801d67a: f7ff bfd3 b.w 801d624 <_raise_r> + 801d67e: bf00 nop + 801d680: 24000078 .word 0x24000078 + +0801d684 <_kill_r>: + 801d684: b538 push {r3, r4, r5, lr} + 801d686: 4d07 ldr r5, [pc, #28] ; (801d6a4 <_kill_r+0x20>) + 801d688: 2300 movs r3, #0 + 801d68a: 4604 mov r4, r0 + 801d68c: 4608 mov r0, r1 + 801d68e: 4611 mov r1, r2 + 801d690: 602b str r3, [r5, #0] + 801d692: f7e3 ffb3 bl 80015fc <_kill> + 801d696: 1c43 adds r3, r0, #1 + 801d698: d102 bne.n 801d6a0 <_kill_r+0x1c> + 801d69a: 682b ldr r3, [r5, #0] + 801d69c: b103 cbz r3, 801d6a0 <_kill_r+0x1c> + 801d69e: 6023 str r3, [r4, #0] + 801d6a0: bd38 pop {r3, r4, r5, pc} + 801d6a2: bf00 nop + 801d6a4: 240c3fe4 .word 0x240c3fe4 + +0801d6a8 <_getpid_r>: + 801d6a8: f7e3 bfa0 b.w 80015ec <_getpid> + +0801d6ac <__swbuf_r>: + 801d6ac: b5f8 push {r3, r4, r5, r6, r7, lr} + 801d6ae: 460e mov r6, r1 + 801d6b0: 4614 mov r4, r2 + 801d6b2: 4605 mov r5, r0 + 801d6b4: b118 cbz r0, 801d6be <__swbuf_r+0x12> + 801d6b6: 6983 ldr r3, [r0, #24] + 801d6b8: b90b cbnz r3, 801d6be <__swbuf_r+0x12> + 801d6ba: f000 fa33 bl 801db24 <__sinit> + 801d6be: 4b21 ldr r3, [pc, #132] ; (801d744 <__swbuf_r+0x98>) + 801d6c0: 429c cmp r4, r3 + 801d6c2: d12b bne.n 801d71c <__swbuf_r+0x70> + 801d6c4: 686c ldr r4, [r5, #4] + 801d6c6: 69a3 ldr r3, [r4, #24] + 801d6c8: 60a3 str r3, [r4, #8] + 801d6ca: 89a3 ldrh r3, [r4, #12] + 801d6cc: 071a lsls r2, r3, #28 + 801d6ce: d52f bpl.n 801d730 <__swbuf_r+0x84> + 801d6d0: 6923 ldr r3, [r4, #16] + 801d6d2: b36b cbz r3, 801d730 <__swbuf_r+0x84> + 801d6d4: 6923 ldr r3, [r4, #16] + 801d6d6: 6820 ldr r0, [r4, #0] + 801d6d8: 1ac0 subs r0, r0, r3 + 801d6da: 6963 ldr r3, [r4, #20] + 801d6dc: b2f6 uxtb r6, r6 + 801d6de: 4283 cmp r3, r0 + 801d6e0: 4637 mov r7, r6 + 801d6e2: dc04 bgt.n 801d6ee <__swbuf_r+0x42> + 801d6e4: 4621 mov r1, r4 + 801d6e6: 4628 mov r0, r5 + 801d6e8: f000 f988 bl 801d9fc <_fflush_r> + 801d6ec: bb30 cbnz r0, 801d73c <__swbuf_r+0x90> + 801d6ee: 68a3 ldr r3, [r4, #8] + 801d6f0: 3b01 subs r3, #1 + 801d6f2: 60a3 str r3, [r4, #8] + 801d6f4: 6823 ldr r3, [r4, #0] + 801d6f6: 1c5a adds r2, r3, #1 + 801d6f8: 6022 str r2, [r4, #0] + 801d6fa: 701e strb r6, [r3, #0] + 801d6fc: 6963 ldr r3, [r4, #20] + 801d6fe: 3001 adds r0, #1 + 801d700: 4283 cmp r3, r0 + 801d702: d004 beq.n 801d70e <__swbuf_r+0x62> + 801d704: 89a3 ldrh r3, [r4, #12] + 801d706: 07db lsls r3, r3, #31 + 801d708: d506 bpl.n 801d718 <__swbuf_r+0x6c> + 801d70a: 2e0a cmp r6, #10 + 801d70c: d104 bne.n 801d718 <__swbuf_r+0x6c> + 801d70e: 4621 mov r1, r4 + 801d710: 4628 mov r0, r5 + 801d712: f000 f973 bl 801d9fc <_fflush_r> + 801d716: b988 cbnz r0, 801d73c <__swbuf_r+0x90> + 801d718: 4638 mov r0, r7 + 801d71a: bdf8 pop {r3, r4, r5, r6, r7, pc} + 801d71c: 4b0a ldr r3, [pc, #40] ; (801d748 <__swbuf_r+0x9c>) + 801d71e: 429c cmp r4, r3 + 801d720: d101 bne.n 801d726 <__swbuf_r+0x7a> + 801d722: 68ac ldr r4, [r5, #8] + 801d724: e7cf b.n 801d6c6 <__swbuf_r+0x1a> + 801d726: 4b09 ldr r3, [pc, #36] ; (801d74c <__swbuf_r+0xa0>) + 801d728: 429c cmp r4, r3 + 801d72a: bf08 it eq + 801d72c: 68ec ldreq r4, [r5, #12] + 801d72e: e7ca b.n 801d6c6 <__swbuf_r+0x1a> + 801d730: 4621 mov r1, r4 + 801d732: 4628 mov r0, r5 + 801d734: f000 f80c bl 801d750 <__swsetup_r> + 801d738: 2800 cmp r0, #0 + 801d73a: d0cb beq.n 801d6d4 <__swbuf_r+0x28> + 801d73c: f04f 37ff mov.w r7, #4294967295 + 801d740: e7ea b.n 801d718 <__swbuf_r+0x6c> + 801d742: bf00 nop + 801d744: 08021dec .word 0x08021dec + 801d748: 08021e0c .word 0x08021e0c + 801d74c: 08021dcc .word 0x08021dcc + +0801d750 <__swsetup_r>: + 801d750: 4b32 ldr r3, [pc, #200] ; (801d81c <__swsetup_r+0xcc>) + 801d752: b570 push {r4, r5, r6, lr} + 801d754: 681d ldr r5, [r3, #0] + 801d756: 4606 mov r6, r0 + 801d758: 460c mov r4, r1 + 801d75a: b125 cbz r5, 801d766 <__swsetup_r+0x16> + 801d75c: 69ab ldr r3, [r5, #24] + 801d75e: b913 cbnz r3, 801d766 <__swsetup_r+0x16> + 801d760: 4628 mov r0, r5 + 801d762: f000 f9df bl 801db24 <__sinit> + 801d766: 4b2e ldr r3, [pc, #184] ; (801d820 <__swsetup_r+0xd0>) + 801d768: 429c cmp r4, r3 + 801d76a: d10f bne.n 801d78c <__swsetup_r+0x3c> + 801d76c: 686c ldr r4, [r5, #4] + 801d76e: 89a3 ldrh r3, [r4, #12] + 801d770: f9b4 200c ldrsh.w r2, [r4, #12] + 801d774: 0719 lsls r1, r3, #28 + 801d776: d42c bmi.n 801d7d2 <__swsetup_r+0x82> + 801d778: 06dd lsls r5, r3, #27 + 801d77a: d411 bmi.n 801d7a0 <__swsetup_r+0x50> + 801d77c: 2309 movs r3, #9 + 801d77e: 6033 str r3, [r6, #0] + 801d780: f042 0340 orr.w r3, r2, #64 ; 0x40 + 801d784: 81a3 strh r3, [r4, #12] + 801d786: f04f 30ff mov.w r0, #4294967295 + 801d78a: e03e b.n 801d80a <__swsetup_r+0xba> + 801d78c: 4b25 ldr r3, [pc, #148] ; (801d824 <__swsetup_r+0xd4>) + 801d78e: 429c cmp r4, r3 + 801d790: d101 bne.n 801d796 <__swsetup_r+0x46> + 801d792: 68ac ldr r4, [r5, #8] + 801d794: e7eb b.n 801d76e <__swsetup_r+0x1e> + 801d796: 4b24 ldr r3, [pc, #144] ; (801d828 <__swsetup_r+0xd8>) + 801d798: 429c cmp r4, r3 + 801d79a: bf08 it eq + 801d79c: 68ec ldreq r4, [r5, #12] + 801d79e: e7e6 b.n 801d76e <__swsetup_r+0x1e> + 801d7a0: 0758 lsls r0, r3, #29 + 801d7a2: d512 bpl.n 801d7ca <__swsetup_r+0x7a> + 801d7a4: 6b61 ldr r1, [r4, #52] ; 0x34 + 801d7a6: b141 cbz r1, 801d7ba <__swsetup_r+0x6a> + 801d7a8: f104 0344 add.w r3, r4, #68 ; 0x44 + 801d7ac: 4299 cmp r1, r3 + 801d7ae: d002 beq.n 801d7b6 <__swsetup_r+0x66> + 801d7b0: 4630 mov r0, r6 + 801d7b2: f7ff fb59 bl 801ce68 <_free_r> + 801d7b6: 2300 movs r3, #0 + 801d7b8: 6363 str r3, [r4, #52] ; 0x34 + 801d7ba: 89a3 ldrh r3, [r4, #12] + 801d7bc: f023 0324 bic.w r3, r3, #36 ; 0x24 + 801d7c0: 81a3 strh r3, [r4, #12] + 801d7c2: 2300 movs r3, #0 + 801d7c4: 6063 str r3, [r4, #4] + 801d7c6: 6923 ldr r3, [r4, #16] + 801d7c8: 6023 str r3, [r4, #0] + 801d7ca: 89a3 ldrh r3, [r4, #12] + 801d7cc: f043 0308 orr.w r3, r3, #8 + 801d7d0: 81a3 strh r3, [r4, #12] + 801d7d2: 6923 ldr r3, [r4, #16] + 801d7d4: b94b cbnz r3, 801d7ea <__swsetup_r+0x9a> + 801d7d6: 89a3 ldrh r3, [r4, #12] + 801d7d8: f403 7320 and.w r3, r3, #640 ; 0x280 + 801d7dc: f5b3 7f00 cmp.w r3, #512 ; 0x200 + 801d7e0: d003 beq.n 801d7ea <__swsetup_r+0x9a> + 801d7e2: 4621 mov r1, r4 + 801d7e4: 4630 mov r0, r6 + 801d7e6: f000 fa63 bl 801dcb0 <__smakebuf_r> + 801d7ea: 89a0 ldrh r0, [r4, #12] + 801d7ec: f9b4 200c ldrsh.w r2, [r4, #12] + 801d7f0: f010 0301 ands.w r3, r0, #1 + 801d7f4: d00a beq.n 801d80c <__swsetup_r+0xbc> + 801d7f6: 2300 movs r3, #0 + 801d7f8: 60a3 str r3, [r4, #8] + 801d7fa: 6963 ldr r3, [r4, #20] + 801d7fc: 425b negs r3, r3 + 801d7fe: 61a3 str r3, [r4, #24] + 801d800: 6923 ldr r3, [r4, #16] + 801d802: b943 cbnz r3, 801d816 <__swsetup_r+0xc6> + 801d804: f010 0080 ands.w r0, r0, #128 ; 0x80 + 801d808: d1ba bne.n 801d780 <__swsetup_r+0x30> + 801d80a: bd70 pop {r4, r5, r6, pc} + 801d80c: 0781 lsls r1, r0, #30 + 801d80e: bf58 it pl + 801d810: 6963 ldrpl r3, [r4, #20] + 801d812: 60a3 str r3, [r4, #8] + 801d814: e7f4 b.n 801d800 <__swsetup_r+0xb0> + 801d816: 2000 movs r0, #0 + 801d818: e7f7 b.n 801d80a <__swsetup_r+0xba> + 801d81a: bf00 nop + 801d81c: 24000078 .word 0x24000078 + 801d820: 08021dec .word 0x08021dec + 801d824: 08021e0c .word 0x08021e0c + 801d828: 08021dcc .word 0x08021dcc + +0801d82c <__register_exitproc>: + 801d82c: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr} + 801d830: f8df 80b8 ldr.w r8, [pc, #184] ; 801d8ec <__register_exitproc+0xc0> + 801d834: 4606 mov r6, r0 + 801d836: f8d8 0000 ldr.w r0, [r8] + 801d83a: 461f mov r7, r3 + 801d83c: 460d mov r5, r1 + 801d83e: 4691 mov r9, r2 + 801d840: f000 fa0e bl 801dc60 <__retarget_lock_acquire_recursive> + 801d844: 4b25 ldr r3, [pc, #148] ; (801d8dc <__register_exitproc+0xb0>) + 801d846: 681c ldr r4, [r3, #0] + 801d848: b934 cbnz r4, 801d858 <__register_exitproc+0x2c> + 801d84a: 4c25 ldr r4, [pc, #148] ; (801d8e0 <__register_exitproc+0xb4>) + 801d84c: 601c str r4, [r3, #0] + 801d84e: 4b25 ldr r3, [pc, #148] ; (801d8e4 <__register_exitproc+0xb8>) + 801d850: b113 cbz r3, 801d858 <__register_exitproc+0x2c> + 801d852: 681b ldr r3, [r3, #0] + 801d854: f8c4 3088 str.w r3, [r4, #136] ; 0x88 + 801d858: 6863 ldr r3, [r4, #4] + 801d85a: 2b1f cmp r3, #31 + 801d85c: dd07 ble.n 801d86e <__register_exitproc+0x42> + 801d85e: f8d8 0000 ldr.w r0, [r8] + 801d862: f000 f9ff bl 801dc64 <__retarget_lock_release_recursive> + 801d866: f04f 30ff mov.w r0, #4294967295 + 801d86a: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc} + 801d86e: b34e cbz r6, 801d8c4 <__register_exitproc+0x98> + 801d870: f8d4 0088 ldr.w r0, [r4, #136] ; 0x88 + 801d874: b988 cbnz r0, 801d89a <__register_exitproc+0x6e> + 801d876: 4b1c ldr r3, [pc, #112] ; (801d8e8 <__register_exitproc+0xbc>) + 801d878: b923 cbnz r3, 801d884 <__register_exitproc+0x58> + 801d87a: f8d8 0000 ldr.w r0, [r8] + 801d87e: f000 f9f0 bl 801dc62 <__retarget_lock_release> + 801d882: e7f0 b.n 801d866 <__register_exitproc+0x3a> + 801d884: f44f 7084 mov.w r0, #264 ; 0x108 + 801d888: f7ff fad6 bl 801ce38 + 801d88c: 2800 cmp r0, #0 + 801d88e: d0f4 beq.n 801d87a <__register_exitproc+0x4e> + 801d890: 2300 movs r3, #0 + 801d892: e9c0 3340 strd r3, r3, [r0, #256] ; 0x100 + 801d896: f8c4 0088 str.w r0, [r4, #136] ; 0x88 + 801d89a: 6863 ldr r3, [r4, #4] + 801d89c: f840 9023 str.w r9, [r0, r3, lsl #2] + 801d8a0: 2201 movs r2, #1 + 801d8a2: 409a lsls r2, r3 + 801d8a4: eb00 0183 add.w r1, r0, r3, lsl #2 + 801d8a8: f8d0 3100 ldr.w r3, [r0, #256] ; 0x100 + 801d8ac: 4313 orrs r3, r2 + 801d8ae: f8c0 3100 str.w r3, [r0, #256] ; 0x100 + 801d8b2: 2e02 cmp r6, #2 + 801d8b4: f8c1 7080 str.w r7, [r1, #128] ; 0x80 + 801d8b8: bf02 ittt eq + 801d8ba: f8d0 3104 ldreq.w r3, [r0, #260] ; 0x104 + 801d8be: 4313 orreq r3, r2 + 801d8c0: f8c0 3104 streq.w r3, [r0, #260] ; 0x104 + 801d8c4: 6863 ldr r3, [r4, #4] + 801d8c6: f8d8 0000 ldr.w r0, [r8] + 801d8ca: 1c5a adds r2, r3, #1 + 801d8cc: 3302 adds r3, #2 + 801d8ce: 6062 str r2, [r4, #4] + 801d8d0: f844 5023 str.w r5, [r4, r3, lsl #2] + 801d8d4: f000 f9c6 bl 801dc64 <__retarget_lock_release_recursive> + 801d8d8: 2000 movs r0, #0 + 801d8da: e7c6 b.n 801d86a <__register_exitproc+0x3e> + 801d8dc: 240c3fdc .word 0x240c3fdc + 801d8e0: 240c3f50 .word 0x240c3f50 + 801d8e4: 08021dc8 .word 0x08021dc8 + 801d8e8: 0801ce39 .word 0x0801ce39 + 801d8ec: 240000dc .word 0x240000dc + +0801d8f0 <__sflush_r>: + 801d8f0: 898a ldrh r2, [r1, #12] + 801d8f2: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 801d8f6: 4605 mov r5, r0 + 801d8f8: 0710 lsls r0, r2, #28 + 801d8fa: 460c mov r4, r1 + 801d8fc: d458 bmi.n 801d9b0 <__sflush_r+0xc0> + 801d8fe: 684b ldr r3, [r1, #4] + 801d900: 2b00 cmp r3, #0 + 801d902: dc05 bgt.n 801d910 <__sflush_r+0x20> + 801d904: 6c0b ldr r3, [r1, #64] ; 0x40 + 801d906: 2b00 cmp r3, #0 + 801d908: dc02 bgt.n 801d910 <__sflush_r+0x20> + 801d90a: 2000 movs r0, #0 + 801d90c: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc} + 801d910: 6ae6 ldr r6, [r4, #44] ; 0x2c + 801d912: 2e00 cmp r6, #0 + 801d914: d0f9 beq.n 801d90a <__sflush_r+0x1a> + 801d916: 2300 movs r3, #0 + 801d918: f412 5280 ands.w r2, r2, #4096 ; 0x1000 + 801d91c: 682f ldr r7, [r5, #0] + 801d91e: 602b str r3, [r5, #0] + 801d920: d032 beq.n 801d988 <__sflush_r+0x98> + 801d922: 6d60 ldr r0, [r4, #84] ; 0x54 + 801d924: 89a3 ldrh r3, [r4, #12] + 801d926: 075a lsls r2, r3, #29 + 801d928: d505 bpl.n 801d936 <__sflush_r+0x46> + 801d92a: 6863 ldr r3, [r4, #4] + 801d92c: 1ac0 subs r0, r0, r3 + 801d92e: 6b63 ldr r3, [r4, #52] ; 0x34 + 801d930: b10b cbz r3, 801d936 <__sflush_r+0x46> + 801d932: 6c23 ldr r3, [r4, #64] ; 0x40 + 801d934: 1ac0 subs r0, r0, r3 + 801d936: 2300 movs r3, #0 + 801d938: 4602 mov r2, r0 + 801d93a: 6ae6 ldr r6, [r4, #44] ; 0x2c + 801d93c: 6a21 ldr r1, [r4, #32] + 801d93e: 4628 mov r0, r5 + 801d940: 47b0 blx r6 + 801d942: 1c43 adds r3, r0, #1 + 801d944: 89a3 ldrh r3, [r4, #12] + 801d946: d106 bne.n 801d956 <__sflush_r+0x66> + 801d948: 6829 ldr r1, [r5, #0] + 801d94a: 291d cmp r1, #29 + 801d94c: d82c bhi.n 801d9a8 <__sflush_r+0xb8> + 801d94e: 4a2a ldr r2, [pc, #168] ; (801d9f8 <__sflush_r+0x108>) + 801d950: 40ca lsrs r2, r1 + 801d952: 07d6 lsls r6, r2, #31 + 801d954: d528 bpl.n 801d9a8 <__sflush_r+0xb8> + 801d956: 2200 movs r2, #0 + 801d958: 6062 str r2, [r4, #4] + 801d95a: 04d9 lsls r1, r3, #19 + 801d95c: 6922 ldr r2, [r4, #16] + 801d95e: 6022 str r2, [r4, #0] + 801d960: d504 bpl.n 801d96c <__sflush_r+0x7c> + 801d962: 1c42 adds r2, r0, #1 + 801d964: d101 bne.n 801d96a <__sflush_r+0x7a> + 801d966: 682b ldr r3, [r5, #0] + 801d968: b903 cbnz r3, 801d96c <__sflush_r+0x7c> + 801d96a: 6560 str r0, [r4, #84] ; 0x54 + 801d96c: 6b61 ldr r1, [r4, #52] ; 0x34 + 801d96e: 602f str r7, [r5, #0] + 801d970: 2900 cmp r1, #0 + 801d972: d0ca beq.n 801d90a <__sflush_r+0x1a> + 801d974: f104 0344 add.w r3, r4, #68 ; 0x44 + 801d978: 4299 cmp r1, r3 + 801d97a: d002 beq.n 801d982 <__sflush_r+0x92> + 801d97c: 4628 mov r0, r5 + 801d97e: f7ff fa73 bl 801ce68 <_free_r> + 801d982: 2000 movs r0, #0 + 801d984: 6360 str r0, [r4, #52] ; 0x34 + 801d986: e7c1 b.n 801d90c <__sflush_r+0x1c> + 801d988: 6a21 ldr r1, [r4, #32] + 801d98a: 2301 movs r3, #1 + 801d98c: 4628 mov r0, r5 + 801d98e: 47b0 blx r6 + 801d990: 1c41 adds r1, r0, #1 + 801d992: d1c7 bne.n 801d924 <__sflush_r+0x34> + 801d994: 682b ldr r3, [r5, #0] + 801d996: 2b00 cmp r3, #0 + 801d998: d0c4 beq.n 801d924 <__sflush_r+0x34> + 801d99a: 2b1d cmp r3, #29 + 801d99c: d001 beq.n 801d9a2 <__sflush_r+0xb2> + 801d99e: 2b16 cmp r3, #22 + 801d9a0: d101 bne.n 801d9a6 <__sflush_r+0xb6> + 801d9a2: 602f str r7, [r5, #0] + 801d9a4: e7b1 b.n 801d90a <__sflush_r+0x1a> + 801d9a6: 89a3 ldrh r3, [r4, #12] + 801d9a8: f043 0340 orr.w r3, r3, #64 ; 0x40 + 801d9ac: 81a3 strh r3, [r4, #12] + 801d9ae: e7ad b.n 801d90c <__sflush_r+0x1c> + 801d9b0: 690f ldr r7, [r1, #16] + 801d9b2: 2f00 cmp r7, #0 + 801d9b4: d0a9 beq.n 801d90a <__sflush_r+0x1a> + 801d9b6: 0793 lsls r3, r2, #30 + 801d9b8: 680e ldr r6, [r1, #0] + 801d9ba: bf08 it eq + 801d9bc: 694b ldreq r3, [r1, #20] + 801d9be: 600f str r7, [r1, #0] + 801d9c0: bf18 it ne + 801d9c2: 2300 movne r3, #0 + 801d9c4: eba6 0807 sub.w r8, r6, r7 + 801d9c8: 608b str r3, [r1, #8] + 801d9ca: f1b8 0f00 cmp.w r8, #0 + 801d9ce: dd9c ble.n 801d90a <__sflush_r+0x1a> + 801d9d0: 6a21 ldr r1, [r4, #32] + 801d9d2: 6aa6 ldr r6, [r4, #40] ; 0x28 + 801d9d4: 4643 mov r3, r8 + 801d9d6: 463a mov r2, r7 + 801d9d8: 4628 mov r0, r5 + 801d9da: 47b0 blx r6 + 801d9dc: 2800 cmp r0, #0 + 801d9de: dc06 bgt.n 801d9ee <__sflush_r+0xfe> + 801d9e0: 89a3 ldrh r3, [r4, #12] + 801d9e2: f043 0340 orr.w r3, r3, #64 ; 0x40 + 801d9e6: 81a3 strh r3, [r4, #12] + 801d9e8: f04f 30ff mov.w r0, #4294967295 + 801d9ec: e78e b.n 801d90c <__sflush_r+0x1c> + 801d9ee: 4407 add r7, r0 + 801d9f0: eba8 0800 sub.w r8, r8, r0 + 801d9f4: e7e9 b.n 801d9ca <__sflush_r+0xda> + 801d9f6: bf00 nop + 801d9f8: 20400001 .word 0x20400001 + +0801d9fc <_fflush_r>: + 801d9fc: b538 push {r3, r4, r5, lr} + 801d9fe: 690b ldr r3, [r1, #16] + 801da00: 4605 mov r5, r0 + 801da02: 460c mov r4, r1 + 801da04: b913 cbnz r3, 801da0c <_fflush_r+0x10> + 801da06: 2500 movs r5, #0 + 801da08: 4628 mov r0, r5 + 801da0a: bd38 pop {r3, r4, r5, pc} + 801da0c: b118 cbz r0, 801da16 <_fflush_r+0x1a> + 801da0e: 6983 ldr r3, [r0, #24] + 801da10: b90b cbnz r3, 801da16 <_fflush_r+0x1a> + 801da12: f000 f887 bl 801db24 <__sinit> + 801da16: 4b14 ldr r3, [pc, #80] ; (801da68 <_fflush_r+0x6c>) + 801da18: 429c cmp r4, r3 + 801da1a: d11b bne.n 801da54 <_fflush_r+0x58> + 801da1c: 686c ldr r4, [r5, #4] + 801da1e: f9b4 300c ldrsh.w r3, [r4, #12] + 801da22: 2b00 cmp r3, #0 + 801da24: d0ef beq.n 801da06 <_fflush_r+0xa> + 801da26: 6e62 ldr r2, [r4, #100] ; 0x64 + 801da28: 07d0 lsls r0, r2, #31 + 801da2a: d404 bmi.n 801da36 <_fflush_r+0x3a> + 801da2c: 0599 lsls r1, r3, #22 + 801da2e: d402 bmi.n 801da36 <_fflush_r+0x3a> + 801da30: 6da0 ldr r0, [r4, #88] ; 0x58 + 801da32: f000 f915 bl 801dc60 <__retarget_lock_acquire_recursive> + 801da36: 4628 mov r0, r5 + 801da38: 4621 mov r1, r4 + 801da3a: f7ff ff59 bl 801d8f0 <__sflush_r> + 801da3e: 6e63 ldr r3, [r4, #100] ; 0x64 + 801da40: 07da lsls r2, r3, #31 + 801da42: 4605 mov r5, r0 + 801da44: d4e0 bmi.n 801da08 <_fflush_r+0xc> + 801da46: 89a3 ldrh r3, [r4, #12] + 801da48: 059b lsls r3, r3, #22 + 801da4a: d4dd bmi.n 801da08 <_fflush_r+0xc> + 801da4c: 6da0 ldr r0, [r4, #88] ; 0x58 + 801da4e: f000 f909 bl 801dc64 <__retarget_lock_release_recursive> + 801da52: e7d9 b.n 801da08 <_fflush_r+0xc> + 801da54: 4b05 ldr r3, [pc, #20] ; (801da6c <_fflush_r+0x70>) + 801da56: 429c cmp r4, r3 + 801da58: d101 bne.n 801da5e <_fflush_r+0x62> + 801da5a: 68ac ldr r4, [r5, #8] + 801da5c: e7df b.n 801da1e <_fflush_r+0x22> + 801da5e: 4b04 ldr r3, [pc, #16] ; (801da70 <_fflush_r+0x74>) + 801da60: 429c cmp r4, r3 + 801da62: bf08 it eq + 801da64: 68ec ldreq r4, [r5, #12] + 801da66: e7da b.n 801da1e <_fflush_r+0x22> + 801da68: 08021dec .word 0x08021dec + 801da6c: 08021e0c .word 0x08021e0c + 801da70: 08021dcc .word 0x08021dcc + +0801da74 : + 801da74: 2300 movs r3, #0 + 801da76: b510 push {r4, lr} + 801da78: 4604 mov r4, r0 + 801da7a: e9c0 3300 strd r3, r3, [r0] + 801da7e: e9c0 3304 strd r3, r3, [r0, #16] + 801da82: 6083 str r3, [r0, #8] + 801da84: 8181 strh r1, [r0, #12] + 801da86: 6643 str r3, [r0, #100] ; 0x64 + 801da88: 81c2 strh r2, [r0, #14] + 801da8a: 6183 str r3, [r0, #24] + 801da8c: 4619 mov r1, r3 + 801da8e: 2208 movs r2, #8 + 801da90: 305c adds r0, #92 ; 0x5c + 801da92: f7ff f9e1 bl 801ce58 + 801da96: 4b05 ldr r3, [pc, #20] ; (801daac ) + 801da98: 6263 str r3, [r4, #36] ; 0x24 + 801da9a: 4b05 ldr r3, [pc, #20] ; (801dab0 ) + 801da9c: 62a3 str r3, [r4, #40] ; 0x28 + 801da9e: 4b05 ldr r3, [pc, #20] ; (801dab4 ) + 801daa0: 62e3 str r3, [r4, #44] ; 0x2c + 801daa2: 4b05 ldr r3, [pc, #20] ; (801dab8 ) + 801daa4: 6224 str r4, [r4, #32] + 801daa6: 6323 str r3, [r4, #48] ; 0x30 + 801daa8: bd10 pop {r4, pc} + 801daaa: bf00 nop + 801daac: 0801dd49 .word 0x0801dd49 + 801dab0: 0801dd6b .word 0x0801dd6b + 801dab4: 0801dda3 .word 0x0801dda3 + 801dab8: 0801ddc7 .word 0x0801ddc7 + +0801dabc <_cleanup_r>: + 801dabc: 4901 ldr r1, [pc, #4] ; (801dac4 <_cleanup_r+0x8>) + 801dabe: f000 b8af b.w 801dc20 <_fwalk_reent> + 801dac2: bf00 nop + 801dac4: 0801d9fd .word 0x0801d9fd + +0801dac8 <__sfmoreglue>: + 801dac8: b570 push {r4, r5, r6, lr} + 801daca: 2268 movs r2, #104 ; 0x68 + 801dacc: 1e4d subs r5, r1, #1 + 801dace: 4355 muls r5, r2 + 801dad0: 460e mov r6, r1 + 801dad2: f105 0174 add.w r1, r5, #116 ; 0x74 + 801dad6: f7ff fa33 bl 801cf40 <_malloc_r> + 801dada: 4604 mov r4, r0 + 801dadc: b140 cbz r0, 801daf0 <__sfmoreglue+0x28> + 801dade: 2100 movs r1, #0 + 801dae0: e9c0 1600 strd r1, r6, [r0] + 801dae4: 300c adds r0, #12 + 801dae6: 60a0 str r0, [r4, #8] + 801dae8: f105 0268 add.w r2, r5, #104 ; 0x68 + 801daec: f7ff f9b4 bl 801ce58 + 801daf0: 4620 mov r0, r4 + 801daf2: bd70 pop {r4, r5, r6, pc} + +0801daf4 <__sfp_lock_acquire>: + 801daf4: 4801 ldr r0, [pc, #4] ; (801dafc <__sfp_lock_acquire+0x8>) + 801daf6: f000 b8b3 b.w 801dc60 <__retarget_lock_acquire_recursive> + 801dafa: bf00 nop + 801dafc: 240c3fe2 .word 0x240c3fe2 + +0801db00 <__sfp_lock_release>: + 801db00: 4801 ldr r0, [pc, #4] ; (801db08 <__sfp_lock_release+0x8>) + 801db02: f000 b8af b.w 801dc64 <__retarget_lock_release_recursive> + 801db06: bf00 nop + 801db08: 240c3fe2 .word 0x240c3fe2 + +0801db0c <__sinit_lock_acquire>: + 801db0c: 4801 ldr r0, [pc, #4] ; (801db14 <__sinit_lock_acquire+0x8>) + 801db0e: f000 b8a7 b.w 801dc60 <__retarget_lock_acquire_recursive> + 801db12: bf00 nop + 801db14: 240c3fe3 .word 0x240c3fe3 + +0801db18 <__sinit_lock_release>: + 801db18: 4801 ldr r0, [pc, #4] ; (801db20 <__sinit_lock_release+0x8>) + 801db1a: f000 b8a3 b.w 801dc64 <__retarget_lock_release_recursive> + 801db1e: bf00 nop + 801db20: 240c3fe3 .word 0x240c3fe3 + +0801db24 <__sinit>: + 801db24: b510 push {r4, lr} + 801db26: 4604 mov r4, r0 + 801db28: f7ff fff0 bl 801db0c <__sinit_lock_acquire> + 801db2c: 69a3 ldr r3, [r4, #24] + 801db2e: b11b cbz r3, 801db38 <__sinit+0x14> + 801db30: e8bd 4010 ldmia.w sp!, {r4, lr} + 801db34: f7ff bff0 b.w 801db18 <__sinit_lock_release> + 801db38: e9c4 3312 strd r3, r3, [r4, #72] ; 0x48 + 801db3c: 6523 str r3, [r4, #80] ; 0x50 + 801db3e: 4b13 ldr r3, [pc, #76] ; (801db8c <__sinit+0x68>) + 801db40: 4a13 ldr r2, [pc, #76] ; (801db90 <__sinit+0x6c>) + 801db42: 681b ldr r3, [r3, #0] + 801db44: 62a2 str r2, [r4, #40] ; 0x28 + 801db46: 42a3 cmp r3, r4 + 801db48: bf04 itt eq + 801db4a: 2301 moveq r3, #1 + 801db4c: 61a3 streq r3, [r4, #24] + 801db4e: 4620 mov r0, r4 + 801db50: f000 f820 bl 801db94 <__sfp> + 801db54: 6060 str r0, [r4, #4] + 801db56: 4620 mov r0, r4 + 801db58: f000 f81c bl 801db94 <__sfp> + 801db5c: 60a0 str r0, [r4, #8] + 801db5e: 4620 mov r0, r4 + 801db60: f000 f818 bl 801db94 <__sfp> + 801db64: 2200 movs r2, #0 + 801db66: 60e0 str r0, [r4, #12] + 801db68: 2104 movs r1, #4 + 801db6a: 6860 ldr r0, [r4, #4] + 801db6c: f7ff ff82 bl 801da74 + 801db70: 68a0 ldr r0, [r4, #8] + 801db72: 2201 movs r2, #1 + 801db74: 2109 movs r1, #9 + 801db76: f7ff ff7d bl 801da74 + 801db7a: 68e0 ldr r0, [r4, #12] + 801db7c: 2202 movs r2, #2 + 801db7e: 2112 movs r1, #18 + 801db80: f7ff ff78 bl 801da74 + 801db84: 2301 movs r3, #1 + 801db86: 61a3 str r3, [r4, #24] + 801db88: e7d2 b.n 801db30 <__sinit+0xc> + 801db8a: bf00 nop + 801db8c: 08021d90 .word 0x08021d90 + 801db90: 0801dabd .word 0x0801dabd + +0801db94 <__sfp>: + 801db94: b5f8 push {r3, r4, r5, r6, r7, lr} + 801db96: 4607 mov r7, r0 + 801db98: f7ff ffac bl 801daf4 <__sfp_lock_acquire> + 801db9c: 4b1e ldr r3, [pc, #120] ; (801dc18 <__sfp+0x84>) + 801db9e: 681e ldr r6, [r3, #0] + 801dba0: 69b3 ldr r3, [r6, #24] + 801dba2: b913 cbnz r3, 801dbaa <__sfp+0x16> + 801dba4: 4630 mov r0, r6 + 801dba6: f7ff ffbd bl 801db24 <__sinit> + 801dbaa: 3648 adds r6, #72 ; 0x48 + 801dbac: e9d6 3401 ldrd r3, r4, [r6, #4] + 801dbb0: 3b01 subs r3, #1 + 801dbb2: d503 bpl.n 801dbbc <__sfp+0x28> + 801dbb4: 6833 ldr r3, [r6, #0] + 801dbb6: b30b cbz r3, 801dbfc <__sfp+0x68> + 801dbb8: 6836 ldr r6, [r6, #0] + 801dbba: e7f7 b.n 801dbac <__sfp+0x18> + 801dbbc: f9b4 500c ldrsh.w r5, [r4, #12] + 801dbc0: b9d5 cbnz r5, 801dbf8 <__sfp+0x64> + 801dbc2: 4b16 ldr r3, [pc, #88] ; (801dc1c <__sfp+0x88>) + 801dbc4: 60e3 str r3, [r4, #12] + 801dbc6: f104 0058 add.w r0, r4, #88 ; 0x58 + 801dbca: 6665 str r5, [r4, #100] ; 0x64 + 801dbcc: f000 f847 bl 801dc5e <__retarget_lock_init_recursive> + 801dbd0: f7ff ff96 bl 801db00 <__sfp_lock_release> + 801dbd4: e9c4 5501 strd r5, r5, [r4, #4] + 801dbd8: e9c4 5504 strd r5, r5, [r4, #16] + 801dbdc: 6025 str r5, [r4, #0] + 801dbde: 61a5 str r5, [r4, #24] + 801dbe0: 2208 movs r2, #8 + 801dbe2: 4629 mov r1, r5 + 801dbe4: f104 005c add.w r0, r4, #92 ; 0x5c + 801dbe8: f7ff f936 bl 801ce58 + 801dbec: e9c4 550d strd r5, r5, [r4, #52] ; 0x34 + 801dbf0: e9c4 5512 strd r5, r5, [r4, #72] ; 0x48 + 801dbf4: 4620 mov r0, r4 + 801dbf6: bdf8 pop {r3, r4, r5, r6, r7, pc} + 801dbf8: 3468 adds r4, #104 ; 0x68 + 801dbfa: e7d9 b.n 801dbb0 <__sfp+0x1c> + 801dbfc: 2104 movs r1, #4 + 801dbfe: 4638 mov r0, r7 + 801dc00: f7ff ff62 bl 801dac8 <__sfmoreglue> + 801dc04: 4604 mov r4, r0 + 801dc06: 6030 str r0, [r6, #0] + 801dc08: 2800 cmp r0, #0 + 801dc0a: d1d5 bne.n 801dbb8 <__sfp+0x24> + 801dc0c: f7ff ff78 bl 801db00 <__sfp_lock_release> + 801dc10: 230c movs r3, #12 + 801dc12: 603b str r3, [r7, #0] + 801dc14: e7ee b.n 801dbf4 <__sfp+0x60> + 801dc16: bf00 nop + 801dc18: 08021d90 .word 0x08021d90 + 801dc1c: ffff0001 .word 0xffff0001 + +0801dc20 <_fwalk_reent>: + 801dc20: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr} + 801dc24: 4606 mov r6, r0 + 801dc26: 4688 mov r8, r1 + 801dc28: f100 0448 add.w r4, r0, #72 ; 0x48 + 801dc2c: 2700 movs r7, #0 + 801dc2e: e9d4 9501 ldrd r9, r5, [r4, #4] + 801dc32: f1b9 0901 subs.w r9, r9, #1 + 801dc36: d505 bpl.n 801dc44 <_fwalk_reent+0x24> + 801dc38: 6824 ldr r4, [r4, #0] + 801dc3a: 2c00 cmp r4, #0 + 801dc3c: d1f7 bne.n 801dc2e <_fwalk_reent+0xe> + 801dc3e: 4638 mov r0, r7 + 801dc40: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc} + 801dc44: 89ab ldrh r3, [r5, #12] + 801dc46: 2b01 cmp r3, #1 + 801dc48: d907 bls.n 801dc5a <_fwalk_reent+0x3a> + 801dc4a: f9b5 300e ldrsh.w r3, [r5, #14] + 801dc4e: 3301 adds r3, #1 + 801dc50: d003 beq.n 801dc5a <_fwalk_reent+0x3a> + 801dc52: 4629 mov r1, r5 + 801dc54: 4630 mov r0, r6 + 801dc56: 47c0 blx r8 + 801dc58: 4307 orrs r7, r0 + 801dc5a: 3568 adds r5, #104 ; 0x68 + 801dc5c: e7e9 b.n 801dc32 <_fwalk_reent+0x12> + +0801dc5e <__retarget_lock_init_recursive>: + 801dc5e: 4770 bx lr + +0801dc60 <__retarget_lock_acquire_recursive>: + 801dc60: 4770 bx lr + +0801dc62 <__retarget_lock_release>: + 801dc62: 4770 bx lr + +0801dc64 <__retarget_lock_release_recursive>: + 801dc64: 4770 bx lr + +0801dc66 <__swhatbuf_r>: + 801dc66: b570 push {r4, r5, r6, lr} + 801dc68: 460e mov r6, r1 + 801dc6a: f9b1 100e ldrsh.w r1, [r1, #14] + 801dc6e: 2900 cmp r1, #0 + 801dc70: b096 sub sp, #88 ; 0x58 + 801dc72: 4614 mov r4, r2 + 801dc74: 461d mov r5, r3 + 801dc76: da08 bge.n 801dc8a <__swhatbuf_r+0x24> + 801dc78: f9b6 300c ldrsh.w r3, [r6, #12] + 801dc7c: 2200 movs r2, #0 + 801dc7e: 602a str r2, [r5, #0] + 801dc80: 061a lsls r2, r3, #24 + 801dc82: d410 bmi.n 801dca6 <__swhatbuf_r+0x40> + 801dc84: f44f 6380 mov.w r3, #1024 ; 0x400 + 801dc88: e00e b.n 801dca8 <__swhatbuf_r+0x42> + 801dc8a: 466a mov r2, sp + 801dc8c: f000 f8c2 bl 801de14 <_fstat_r> + 801dc90: 2800 cmp r0, #0 + 801dc92: dbf1 blt.n 801dc78 <__swhatbuf_r+0x12> + 801dc94: 9a01 ldr r2, [sp, #4] + 801dc96: f402 4270 and.w r2, r2, #61440 ; 0xf000 + 801dc9a: f5a2 5300 sub.w r3, r2, #8192 ; 0x2000 + 801dc9e: 425a negs r2, r3 + 801dca0: 415a adcs r2, r3 + 801dca2: 602a str r2, [r5, #0] + 801dca4: e7ee b.n 801dc84 <__swhatbuf_r+0x1e> + 801dca6: 2340 movs r3, #64 ; 0x40 + 801dca8: 2000 movs r0, #0 + 801dcaa: 6023 str r3, [r4, #0] + 801dcac: b016 add sp, #88 ; 0x58 + 801dcae: bd70 pop {r4, r5, r6, pc} + +0801dcb0 <__smakebuf_r>: + 801dcb0: 898b ldrh r3, [r1, #12] + 801dcb2: b573 push {r0, r1, r4, r5, r6, lr} + 801dcb4: 079d lsls r5, r3, #30 + 801dcb6: 4606 mov r6, r0 + 801dcb8: 460c mov r4, r1 + 801dcba: d507 bpl.n 801dccc <__smakebuf_r+0x1c> + 801dcbc: f104 0347 add.w r3, r4, #71 ; 0x47 + 801dcc0: 6023 str r3, [r4, #0] + 801dcc2: 6123 str r3, [r4, #16] + 801dcc4: 2301 movs r3, #1 + 801dcc6: 6163 str r3, [r4, #20] + 801dcc8: b002 add sp, #8 + 801dcca: bd70 pop {r4, r5, r6, pc} + 801dccc: ab01 add r3, sp, #4 + 801dcce: 466a mov r2, sp + 801dcd0: f7ff ffc9 bl 801dc66 <__swhatbuf_r> + 801dcd4: 9900 ldr r1, [sp, #0] + 801dcd6: 4605 mov r5, r0 + 801dcd8: 4630 mov r0, r6 + 801dcda: f7ff f931 bl 801cf40 <_malloc_r> + 801dcde: b948 cbnz r0, 801dcf4 <__smakebuf_r+0x44> + 801dce0: f9b4 300c ldrsh.w r3, [r4, #12] + 801dce4: 059a lsls r2, r3, #22 + 801dce6: d4ef bmi.n 801dcc8 <__smakebuf_r+0x18> + 801dce8: f023 0303 bic.w r3, r3, #3 + 801dcec: f043 0302 orr.w r3, r3, #2 + 801dcf0: 81a3 strh r3, [r4, #12] + 801dcf2: e7e3 b.n 801dcbc <__smakebuf_r+0xc> + 801dcf4: 4b0d ldr r3, [pc, #52] ; (801dd2c <__smakebuf_r+0x7c>) + 801dcf6: 62b3 str r3, [r6, #40] ; 0x28 + 801dcf8: 89a3 ldrh r3, [r4, #12] + 801dcfa: 6020 str r0, [r4, #0] + 801dcfc: f043 0380 orr.w r3, r3, #128 ; 0x80 + 801dd00: 81a3 strh r3, [r4, #12] + 801dd02: 9b00 ldr r3, [sp, #0] + 801dd04: 6163 str r3, [r4, #20] + 801dd06: 9b01 ldr r3, [sp, #4] + 801dd08: 6120 str r0, [r4, #16] + 801dd0a: b15b cbz r3, 801dd24 <__smakebuf_r+0x74> + 801dd0c: f9b4 100e ldrsh.w r1, [r4, #14] + 801dd10: 4630 mov r0, r6 + 801dd12: f000 f891 bl 801de38 <_isatty_r> + 801dd16: b128 cbz r0, 801dd24 <__smakebuf_r+0x74> + 801dd18: 89a3 ldrh r3, [r4, #12] + 801dd1a: f023 0303 bic.w r3, r3, #3 + 801dd1e: f043 0301 orr.w r3, r3, #1 + 801dd22: 81a3 strh r3, [r4, #12] + 801dd24: 89a0 ldrh r0, [r4, #12] + 801dd26: 4305 orrs r5, r0 + 801dd28: 81a5 strh r5, [r4, #12] + 801dd2a: e7cd b.n 801dcc8 <__smakebuf_r+0x18> + 801dd2c: 0801dabd .word 0x0801dabd + +0801dd30 <__malloc_lock>: + 801dd30: 4801 ldr r0, [pc, #4] ; (801dd38 <__malloc_lock+0x8>) + 801dd32: f7ff bf95 b.w 801dc60 <__retarget_lock_acquire_recursive> + 801dd36: bf00 nop + 801dd38: 240c3fe1 .word 0x240c3fe1 + +0801dd3c <__malloc_unlock>: + 801dd3c: 4801 ldr r0, [pc, #4] ; (801dd44 <__malloc_unlock+0x8>) + 801dd3e: f7ff bf91 b.w 801dc64 <__retarget_lock_release_recursive> + 801dd42: bf00 nop + 801dd44: 240c3fe1 .word 0x240c3fe1 + +0801dd48 <__sread>: + 801dd48: b510 push {r4, lr} + 801dd4a: 460c mov r4, r1 + 801dd4c: f9b1 100e ldrsh.w r1, [r1, #14] + 801dd50: f000 f894 bl 801de7c <_read_r> + 801dd54: 2800 cmp r0, #0 + 801dd56: bfab itete ge + 801dd58: 6d63 ldrge r3, [r4, #84] ; 0x54 + 801dd5a: 89a3 ldrhlt r3, [r4, #12] + 801dd5c: 181b addge r3, r3, r0 + 801dd5e: f423 5380 biclt.w r3, r3, #4096 ; 0x1000 + 801dd62: bfac ite ge + 801dd64: 6563 strge r3, [r4, #84] ; 0x54 + 801dd66: 81a3 strhlt r3, [r4, #12] + 801dd68: bd10 pop {r4, pc} + +0801dd6a <__swrite>: + 801dd6a: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr} + 801dd6e: 461f mov r7, r3 + 801dd70: 898b ldrh r3, [r1, #12] + 801dd72: 05db lsls r3, r3, #23 + 801dd74: 4605 mov r5, r0 + 801dd76: 460c mov r4, r1 + 801dd78: 4616 mov r6, r2 + 801dd7a: d505 bpl.n 801dd88 <__swrite+0x1e> + 801dd7c: f9b1 100e ldrsh.w r1, [r1, #14] + 801dd80: 2302 movs r3, #2 + 801dd82: 2200 movs r2, #0 + 801dd84: f000 f868 bl 801de58 <_lseek_r> + 801dd88: 89a3 ldrh r3, [r4, #12] + 801dd8a: f9b4 100e ldrsh.w r1, [r4, #14] + 801dd8e: f423 5380 bic.w r3, r3, #4096 ; 0x1000 + 801dd92: 81a3 strh r3, [r4, #12] + 801dd94: 4632 mov r2, r6 + 801dd96: 463b mov r3, r7 + 801dd98: 4628 mov r0, r5 + 801dd9a: e8bd 41f0 ldmia.w sp!, {r4, r5, r6, r7, r8, lr} + 801dd9e: f000 b817 b.w 801ddd0 <_write_r> + +0801dda2 <__sseek>: + 801dda2: b510 push {r4, lr} + 801dda4: 460c mov r4, r1 + 801dda6: f9b1 100e ldrsh.w r1, [r1, #14] + 801ddaa: f000 f855 bl 801de58 <_lseek_r> + 801ddae: 1c43 adds r3, r0, #1 + 801ddb0: 89a3 ldrh r3, [r4, #12] + 801ddb2: bf15 itete ne + 801ddb4: 6560 strne r0, [r4, #84] ; 0x54 + 801ddb6: f423 5380 biceq.w r3, r3, #4096 ; 0x1000 + 801ddba: f443 5380 orrne.w r3, r3, #4096 ; 0x1000 + 801ddbe: 81a3 strheq r3, [r4, #12] + 801ddc0: bf18 it ne + 801ddc2: 81a3 strhne r3, [r4, #12] + 801ddc4: bd10 pop {r4, pc} + +0801ddc6 <__sclose>: + 801ddc6: f9b1 100e ldrsh.w r1, [r1, #14] + 801ddca: f000 b813 b.w 801ddf4 <_close_r> + ... + +0801ddd0 <_write_r>: + 801ddd0: b538 push {r3, r4, r5, lr} + 801ddd2: 4d07 ldr r5, [pc, #28] ; (801ddf0 <_write_r+0x20>) + 801ddd4: 4604 mov r4, r0 + 801ddd6: 4608 mov r0, r1 + 801ddd8: 4611 mov r1, r2 + 801ddda: 2200 movs r2, #0 + 801dddc: 602a str r2, [r5, #0] + 801ddde: 461a mov r2, r3 + 801dde0: f7e3 fc43 bl 800166a <_write> + 801dde4: 1c43 adds r3, r0, #1 + 801dde6: d102 bne.n 801ddee <_write_r+0x1e> + 801dde8: 682b ldr r3, [r5, #0] + 801ddea: b103 cbz r3, 801ddee <_write_r+0x1e> + 801ddec: 6023 str r3, [r4, #0] + 801ddee: bd38 pop {r3, r4, r5, pc} + 801ddf0: 240c3fe4 .word 0x240c3fe4 + +0801ddf4 <_close_r>: + 801ddf4: b538 push {r3, r4, r5, lr} + 801ddf6: 4d06 ldr r5, [pc, #24] ; (801de10 <_close_r+0x1c>) + 801ddf8: 2300 movs r3, #0 + 801ddfa: 4604 mov r4, r0 + 801ddfc: 4608 mov r0, r1 + 801ddfe: 602b str r3, [r5, #0] + 801de00: f7e3 fc4f bl 80016a2 <_close> + 801de04: 1c43 adds r3, r0, #1 + 801de06: d102 bne.n 801de0e <_close_r+0x1a> + 801de08: 682b ldr r3, [r5, #0] + 801de0a: b103 cbz r3, 801de0e <_close_r+0x1a> + 801de0c: 6023 str r3, [r4, #0] + 801de0e: bd38 pop {r3, r4, r5, pc} + 801de10: 240c3fe4 .word 0x240c3fe4 + +0801de14 <_fstat_r>: + 801de14: b538 push {r3, r4, r5, lr} + 801de16: 4d07 ldr r5, [pc, #28] ; (801de34 <_fstat_r+0x20>) + 801de18: 2300 movs r3, #0 + 801de1a: 4604 mov r4, r0 + 801de1c: 4608 mov r0, r1 + 801de1e: 4611 mov r1, r2 + 801de20: 602b str r3, [r5, #0] + 801de22: f7e3 fc4a bl 80016ba <_fstat> + 801de26: 1c43 adds r3, r0, #1 + 801de28: d102 bne.n 801de30 <_fstat_r+0x1c> + 801de2a: 682b ldr r3, [r5, #0] + 801de2c: b103 cbz r3, 801de30 <_fstat_r+0x1c> + 801de2e: 6023 str r3, [r4, #0] + 801de30: bd38 pop {r3, r4, r5, pc} + 801de32: bf00 nop + 801de34: 240c3fe4 .word 0x240c3fe4 + +0801de38 <_isatty_r>: + 801de38: b538 push {r3, r4, r5, lr} + 801de3a: 4d06 ldr r5, [pc, #24] ; (801de54 <_isatty_r+0x1c>) + 801de3c: 2300 movs r3, #0 + 801de3e: 4604 mov r4, r0 + 801de40: 4608 mov r0, r1 + 801de42: 602b str r3, [r5, #0] + 801de44: f7e3 fc49 bl 80016da <_isatty> + 801de48: 1c43 adds r3, r0, #1 + 801de4a: d102 bne.n 801de52 <_isatty_r+0x1a> + 801de4c: 682b ldr r3, [r5, #0] + 801de4e: b103 cbz r3, 801de52 <_isatty_r+0x1a> + 801de50: 6023 str r3, [r4, #0] + 801de52: bd38 pop {r3, r4, r5, pc} + 801de54: 240c3fe4 .word 0x240c3fe4 + +0801de58 <_lseek_r>: + 801de58: b538 push {r3, r4, r5, lr} + 801de5a: 4d07 ldr r5, [pc, #28] ; (801de78 <_lseek_r+0x20>) + 801de5c: 4604 mov r4, r0 + 801de5e: 4608 mov r0, r1 + 801de60: 4611 mov r1, r2 + 801de62: 2200 movs r2, #0 + 801de64: 602a str r2, [r5, #0] + 801de66: 461a mov r2, r3 + 801de68: f7e3 fc42 bl 80016f0 <_lseek> + 801de6c: 1c43 adds r3, r0, #1 + 801de6e: d102 bne.n 801de76 <_lseek_r+0x1e> + 801de70: 682b ldr r3, [r5, #0] + 801de72: b103 cbz r3, 801de76 <_lseek_r+0x1e> + 801de74: 6023 str r3, [r4, #0] + 801de76: bd38 pop {r3, r4, r5, pc} + 801de78: 240c3fe4 .word 0x240c3fe4 + +0801de7c <_read_r>: + 801de7c: b538 push {r3, r4, r5, lr} + 801de7e: 4d07 ldr r5, [pc, #28] ; (801de9c <_read_r+0x20>) + 801de80: 4604 mov r4, r0 + 801de82: 4608 mov r0, r1 + 801de84: 4611 mov r1, r2 + 801de86: 2200 movs r2, #0 + 801de88: 602a str r2, [r5, #0] + 801de8a: 461a mov r2, r3 + 801de8c: f7e3 fbd0 bl 8001630 <_read> + 801de90: 1c43 adds r3, r0, #1 + 801de92: d102 bne.n 801de9a <_read_r+0x1e> + 801de94: 682b ldr r3, [r5, #0] + 801de96: b103 cbz r3, 801de9a <_read_r+0x1e> + 801de98: 6023 str r3, [r4, #0] + 801de9a: bd38 pop {r3, r4, r5, pc} + 801de9c: 240c3fe4 .word 0x240c3fe4 + +0801dea0 <_init>: + 801dea0: b5f8 push {r3, r4, r5, r6, r7, lr} + 801dea2: bf00 nop + 801dea4: bcf8 pop {r3, r4, r5, r6, r7} + 801dea6: bc08 pop {r3} + 801dea8: 469e mov lr, r3 + 801deaa: 4770 bx lr + +0801deac <_fini>: + 801deac: b5f8 push {r3, r4, r5, r6, r7, lr} + 801deae: bf00 nop + 801deb0: bcf8 pop {r3, r4, r5, r6, r7} + 801deb2: bc08 pop {r3} + 801deb4: 469e mov lr, r3 + 801deb6: 4770 bx lr diff --git a/Debug/AZRTOS.map b/Debug/AZRTOS.map new file mode 100644 index 0000000..78e2c7d --- /dev/null +++ b/Debug/AZRTOS.map @@ -0,0 +1,29613 @@ +Archive member included to satisfy reference by file (symbol) + +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + ./TouchGFX/target/generated/TouchGFXConfiguration.o (touchgfx::AbstractPartition::getAllocationCount() const) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (touchgfx::Container::add(touchgfx::Drawable&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + ./TouchGFX/target/TouchGFXHAL.o (touchgfx::HAL::drawDrawableInDynamicBitmap(touchgfx::Drawable&, unsigned short)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + ./TouchGFX/target/generated/STM32DMA.o (touchgfx::DMA_Interface::seedExecution()) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (touchgfx::AbstractShape::getMinimalRect() const) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (vtable for touchgfx::AbstractPainterRGB888) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (vtable for touchgfx::PainterRGB888) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (touchgfx::CanvasWidget::setPainter(touchgfx::AbstractPainter&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (vtable for touchgfx::Box) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (touchgfx::CanvasWidgetRenderer::setupBuffer(unsigned char*, unsigned int)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + ./TouchGFX/generated/texts/src/Texts.o (touchgfx::LCD::drawStringLTR(touchgfx::Rect const&, touchgfx::Rect const&, touchgfx::LCD::StringVisuals const&, unsigned short const*, std::__va_list)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) (touchgfx::TouchCalibration::translatePoint(touchgfx::Point&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) (touchgfx::DisplayTransformation::transformFrameBufferToDisplay(short&, short&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o (touchgfx::Application::requestRedraw()) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + ./TouchGFX/generated/fonts/src/FontCache.o (touchgfx::TypedText::numberOfTypedTexts) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + ./TouchGFX/generated/texts/src/Texts.o (touchgfx::Font::getStringWidthLTR(unsigned char, unsigned short const*, std::__va_list) const) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (touchgfx::Drawable::invalidate() const) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + ./TouchGFX/generated/fonts/src/GeneratedFont.o (touchgfx::ConstFont::ConstFont(touchgfx::GlyphNode const*, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned short, unsigned short)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + ./TouchGFX/generated/fonts/src/FontCache.o (touchgfx::memset(void*, unsigned char, unsigned long)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o (touchgfx::Screen::handleGestureEvent(touchgfx::GestureEvent const&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + ./TouchGFX/generated/fonts/src/FontCache.o (touchgfx::TextProvider::TextProvider()) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) (touchgfx::Gradients::Gradients(touchgfx::Point3D const*)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + ./TouchGFX/generated/fonts/src/FontCache.o (touchgfx::Unicode::strlen(unsigned short const*)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + ./TouchGFX/target/generated/TouchGFXConfiguration.o (touchgfx::FontManager::setFontProvider(touchgfx::FontProvider*)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) (touchgfx::Bitmap::dynamicBitmapGetAddress(unsigned short)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + ./TouchGFX/target/generated/TouchGFXConfiguration.o (touchgfx::LCD24bpp::LCD24bpp()) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) (CRC_Lock) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) (touchgfx::Gestures::registerEventListener(touchgfx::UIEventListener&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) (touchgfx::Canvas::Canvas(touchgfx::CanvasWidget const*, touchgfx::Rect const&)) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) (touchgfx::Outline::~Outline()) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) (touchgfx::Scanline::reset()) +D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) (touchgfx::RenderingBuffer::~RenderingBuffer()) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) (__aeabi_atexit) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o (operator delete(void*, unsigned int)) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o (__cxa_guard_acquire) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o (__cxa_pure_virtual) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) (operator delete(void*)) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) (std::terminate()) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_unex_handler.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) (__cxxabiv1::__unexpected_handler) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_term_handler.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) (__cxxabiv1::__terminate_handler) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) (abort) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + ./TouchGFX/generated/fonts/src/FontCache.o (__assert_func) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o (atexit) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) (__cxa_atexit) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + ./Core/Src/syscalls.o (__errno) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o (exit) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) (fiprintf) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) (_global_impure_ptr) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o (__libc_init_array) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) (free) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) (memcpy) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o (memset) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) (_free_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) (_malloc_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) (_vfprintf_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) (_printf_i) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) (__on_exit_args) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) (_sbrk_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) (raise) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) (_kill_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) (__swbuf_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) (__swsetup_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) (__register_exitproc) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) (__call_exitprocs) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) (_fflush_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) (__sinit) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) (__sfvwrite_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) (_fwalk) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) (__retarget_lock_init_recursive) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) (__smakebuf_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memchr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) (memchr) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) (memmove) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) (__malloc_lock) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) (_realloc_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) (errno) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) (__sread) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) (_write_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) (_close_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) (_fstat_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) (_isatty_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) (_lseek_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) (_malloc_usable_size_r) +c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) + c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) (_read_r) + +Discarded input sections + + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o + .rodata 0x0000000000000000 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + .text 0x0000000000000000 0x7c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o + .ARM.extab 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o + .ARM.exidx 0x0000000000000000 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o + .ARM.attributes + 0x0000000000000000 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./AZURE_RTOS/App/app_azure_rtos.o + .text 0x0000000000000000 0x0 ./AZURE_RTOS/App/app_azure_rtos.o + .data 0x0000000000000000 0x0 ./AZURE_RTOS/App/app_azure_rtos.o + .bss 0x0000000000000000 0x0 ./AZURE_RTOS/App/app_azure_rtos.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/app_threadx.o + .text 0x0000000000000000 0x0 ./Core/Src/app_threadx.o + .data 0x0000000000000000 0x0 ./Core/Src/app_threadx.o + .bss 0x0000000000000000 0x0 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x18 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x94 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x10e ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x8d ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x57 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x29 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x20 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x166 ./Core/Src/app_threadx.o + .debug_macro 0x0000000000000000 0x928 ./Core/Src/app_threadx.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/main.o + .text 0x0000000000000000 0x0 ./Core/Src/main.o + .data 0x0000000000000000 0x0 ./Core/Src/main.o + .bss 0x0000000000000000 0x0 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x24a ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x2e ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x42 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x103 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1df ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xfb ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1305 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x11f ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x27 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x6d ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x3d29 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x19b ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x5d ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x2606 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1010 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x14d ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x114 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x3bf ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xac ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x70a ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x20c ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x66 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x3c9 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x28d ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x3eb ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x275 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xc7 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x6c8 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x4a ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x22c ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x67 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xa5 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x198 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xd6 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x1bd ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x2dc ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0xb16 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x29f ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x5be ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x18 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x29 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x20 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x166 ./Core/Src/main.o + .debug_macro 0x0000000000000000 0x928 ./Core/Src/main.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_msp.o + .text 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_hal_msp.o + .data 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_hal_msp.o + .bss 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_hal_msp.o + .text.HAL_CRC_MspDeInit + 0x0000000000000000 0x38 ./Core/Src/stm32h7xx_hal_msp.o + .text.HAL_DMA2D_MspDeInit + 0x0000000000000000 0x38 ./Core/Src/stm32h7xx_hal_msp.o + .text.HAL_I2C_MspDeInit + 0x0000000000000000 0x4c ./Core/Src/stm32h7xx_hal_msp.o + .text.HAL_LTDC_MspDeInit + 0x0000000000000000 0x60 ./Core/Src/stm32h7xx_hal_msp.o + .text.HAL_OSPI_MspDeInit + 0x0000000000000000 0x80 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x24a ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x2e ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x42 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x8e ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x51 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x103 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1df ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xfb ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1305 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x11f ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x27 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x6d ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x3d29 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x174 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x52 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x19b ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x5d ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x2606 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1010 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x14d ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x114 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x3bf ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xac ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x70a ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x20c ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x66 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x3c9 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x28d ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x3eb ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x275 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xc7 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x6c8 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x4a ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x22c ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x67 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xa5 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x198 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xd6 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x1bd ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x2dc ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0xb16 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x29f ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x5be ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x0000000000000000 0x5cb ./Core/Src/stm32h7xx_hal_msp.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .text 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .data 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .bss 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .text.HAL_SuspendTick + 0x0000000000000000 0x24 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .text.HAL_ResumeTick + 0x0000000000000000 0x24 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x24a ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x2e ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x42 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x8e ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x51 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x103 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1df ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xfb ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1305 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x11f ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x27 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x6d ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x3d29 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x174 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x52 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x19b ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x5d ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x2606 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1010 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x14d ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x114 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x3bf ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xac ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x70a ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x20c ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x66 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x3c9 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x28d ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x3eb ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x275 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xc7 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x6c8 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x4a ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x22c ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x67 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xa5 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x198 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xd6 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x1bd ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x2dc ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0xb16 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x29f ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x0000000000000000 0x5be ./Core/Src/stm32h7xx_hal_timebase_tim.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/stm32h7xx_it.o + .text 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_it.o + .data 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_it.o + .bss 0x0000000000000000 0x0 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x24a ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x2e ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x42 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x8e ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x51 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x103 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1df ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xfb ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1305 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x11f ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x27 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x6d ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x3d29 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x174 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x52 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x19b ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x5d ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x2606 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1010 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x14d ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x114 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x3bf ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xac ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x70a ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x20c ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x66 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x3c9 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x28d ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x3eb ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x275 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xc7 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x6c8 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x4a ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x22c ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x67 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xa5 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x198 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xd6 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x1bd ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x2dc ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0xb16 ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x29f ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x5be ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000000000 0x5cb ./Core/Src/stm32h7xx_it.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/syscalls.o + .text 0x0000000000000000 0x0 ./Core/Src/syscalls.o + .data 0x0000000000000000 0x0 ./Core/Src/syscalls.o + .bss 0x0000000000000000 0x0 ./Core/Src/syscalls.o + .bss.__env 0x0000000000000000 0x4 ./Core/Src/syscalls.o + .data.environ 0x0000000000000000 0x4 ./Core/Src/syscalls.o + .text.initialise_monitor_handles + 0x0000000000000000 0xe ./Core/Src/syscalls.o + .text._open 0x0000000000000000 0x1c ./Core/Src/syscalls.o + .text._wait 0x0000000000000000 0x1e ./Core/Src/syscalls.o + .text._unlink 0x0000000000000000 0x1e ./Core/Src/syscalls.o + .text._times 0x0000000000000000 0x18 ./Core/Src/syscalls.o + .text._stat 0x0000000000000000 0x20 ./Core/Src/syscalls.o + .text._link 0x0000000000000000 0x20 ./Core/Src/syscalls.o + .text._fork 0x0000000000000000 0x16 ./Core/Src/syscalls.o + .text._execve 0x0000000000000000 0x22 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x94 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x57 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x174 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/syscalls.o + .debug_macro 0x0000000000000000 0x29 ./Core/Src/syscalls.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/sysmem.o + .text 0x0000000000000000 0x0 ./Core/Src/sysmem.o + .data 0x0000000000000000 0x0 ./Core/Src/sysmem.o + .bss 0x0000000000000000 0x0 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x94 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x174 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x57 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x103 ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/sysmem.o + .debug_macro 0x0000000000000000 0x1df ./Core/Src/sysmem.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .group 0x0000000000000000 0xc ./Core/Src/system_stm32h7xx.o + .text 0x0000000000000000 0x0 ./Core/Src/system_stm32h7xx.o + .data 0x0000000000000000 0x0 ./Core/Src/system_stm32h7xx.o + .bss 0x0000000000000000 0x0 ./Core/Src/system_stm32h7xx.o + .text.SystemCoreClockUpdate + 0x0000000000000000 0x2f4 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xa96 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x2e ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x42 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x8e ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x51 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x103 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x6a ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1df ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x22 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xfb ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1305 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x11f ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x27 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x6d ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x24a ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x3d29 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x174 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x52 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1d ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x3c ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x16 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x43 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x34 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x10 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x71 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1c ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x12a ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x341 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x19b ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x5d ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x2606 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1010 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x14d ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x114 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x3bf ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xac ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x70a ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x20c ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x66 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x3c9 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x28d ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x3eb ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x275 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xc7 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x4c ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x6c8 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x58 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x4a ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x22c ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x67 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xa5 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x198 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xd6 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x520 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x1bd ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x2dc ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x35 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0xb16 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x29f ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000000000 0x5be ./Core/Src/system_stm32h7xx.o + .data 0x0000000000000000 0x0 ./Core/Src/tx_initialize_low_level.o + .bss 0x0000000000000000 0x0 ./Core/Src/tx_initialize_low_level.o + .text 0x0000000000000000 0x14 ./Core/Startup/startup_stm32h7b3lihxq.o + .data 0x0000000000000000 0x0 ./Core/Startup/startup_stm32h7b3lihxq.o + .bss 0x0000000000000000 0x0 ./Core/Startup/startup_stm32h7b3lihxq.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DeInit + 0x0000000000000000 0xbc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_MspInit + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_MspDeInit + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_InitTick + 0x0000000000000000 0x6c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetTickPrio + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SetTickFreq + 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetTickFreq + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_Delay + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SuspendTick + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_ResumeTick + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetHalVersion + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetREVID + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetDEVID + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetUIDw0 + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetUIDw1 + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetUIDw2 + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_VREFBUF_VoltageScalingConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_VREFBUF_HighImpedanceConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_VREFBUF_TrimmingConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_EnableVREFBUF + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_DisableVREFBUF + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_AnalogSwitchConfig + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EnableCompensationCell + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DisableCompensationCell + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_EnableIOSpeedOptimize + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_DisableIOSpeedOptimize + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_CompensationCodeSelect + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_CompensationCodeConfig + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SYSCFG_VDDMMC_CompensationCodeConfig + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DBGMCU_EnableDBGSleepMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DBGMCU_DisableDBGSleepMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DBGMCU_EnableDBGStopMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DBGMCU_DisableDBGStopMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DBGMCU_EnableDBGStandbyMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DBGMCU_DisableDBGStandbyMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EnableDomain3DBGStopMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DisableDomain3DBGStopMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EnableDomain3DBGStandbyMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_DisableDomain3DBGStandbyMode + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_SetFMCMemorySwappingConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_GetFMCMemorySwappingConfig + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EXTI_EdgeConfig + 0x0000000000000000 0xd0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EXTI_GenerateSWInterrupt + 0x0000000000000000 0x40 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EXTI_D1_ClearFlag + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EXTI_D1_EventInputConfig + 0x0000000000000000 0xec ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .text.HAL_EXTI_D3_EventInputConfig + 0x0000000000000000 0xd0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_DisableIRQ + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_GetPendingIRQ + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_SetPendingIRQ + 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_ClearPendingIRQ + 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_GetActive + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_GetPriority + 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.NVIC_DecodePriority + 0x0000000000000000 0x6e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_SystemReset + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.SysTick_Config + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_DisableIRQ + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_SystemReset + 0x0000000000000000 0x8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_SYSTICK_Config + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_MPU_Disable + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_MPU_Enable + 0x0000000000000000 0x40 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_MPU_ConfigRegion + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_GetPriorityGrouping + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_GetPriority + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_SetPendingIRQ + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_GetPendingIRQ + 0x0000000000000000 0x1e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_ClearPendingIRQ + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_GetActive + 0x0000000000000000 0x1e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_SYSTICK_CLKSourceConfig + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_SYSTICK_IRQHandler + 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_SYSTICK_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_GetCurrentCPUID + 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.HAL_CRC_DeInit + 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.HAL_CRC_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.HAL_CRC_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.HAL_CRC_Accumulate + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.HAL_CRC_Calculate + 0x0000000000000000 0x98 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.HAL_CRC_GetState + 0x0000000000000000 0x1a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.CRC_Handle_8 + 0x0000000000000000 0x11c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .text.CRC_Handle_16 + 0x0000000000000000 0x74 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .text.HAL_CRCEx_Input_Data_Reverse + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .text.HAL_CRCEx_Output_Data_Reverse + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_Init + 0x0000000000000000 0x720 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_DeInit + 0x0000000000000000 0x518 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_Start + 0x0000000000000000 0x240 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_Start_IT + 0x0000000000000000 0x4d4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_Abort + 0x0000000000000000 0x63c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_Abort_IT + 0x0000000000000000 0x48c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_PollForTransfer + 0x0000000000000000 0x754 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_IRQHandler + 0x0000000000000000 0xec4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_RegisterCallback + 0x0000000000000000 0xb4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_UnRegisterCallback + 0x0000000000000000 0xdc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.HAL_DMA_GetError + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.DMA_SetConfig + 0x0000000000000000 0x3c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.DMA_CalcBaseAndBitshift + 0x0000000000000000 0x164 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.DMA_CheckFifoParam + 0x0000000000000000 0xf8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.DMA_CalcDMAMUXChannelBaseAndMask + 0x0000000000000000 0x134 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .text.DMA_CalcDMAMUXRequestGenBaseAndMask + 0x0000000000000000 0xe8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .rodata.flagBitshiftOffset.0 + 0x0000000000000000 0x8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_info 0x0000000000000000 0xc06 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_abbrev 0x0000000000000000 0x239 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_aranges + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_ranges 0x0000000000000000 0x90 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x329 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_line 0x0000000000000000 0x28d3 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_str 0x0000000000000000 0x13df52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .debug_frame 0x0000000000000000 0x2b4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_DeInit + 0x0000000000000000 0xe0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_Start + 0x0000000000000000 0x56 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_Start_IT + 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_BlendingStart + 0x0000000000000000 0xa6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_BlendingStart_IT + 0x0000000000000000 0xb6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_Abort + 0x0000000000000000 0x8c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_Suspend + 0x0000000000000000 0x8c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_Resume + 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_EnableCLUT + 0x0000000000000000 0x5e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTStartLoad + 0x0000000000000000 0xb8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTStartLoad_IT + 0x0000000000000000 0xd8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTLoad + 0x0000000000000000 0xb0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTLoad_IT + 0x0000000000000000 0xd0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTLoading_Abort + 0x0000000000000000 0x9e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTLoading_Suspend + 0x0000000000000000 0xf2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_CLUTLoading_Resume + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_PollForTransfer + 0x0000000000000000 0x1d2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_ConfigCLUT + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_ProgramLineEvent + 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_EnableDeadTime + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_DisableDeadTime + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_ConfigDeadTime + 0x0000000000000000 0x5e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.HAL_DMA2D_GetError + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .text.DMA2D_SetConfig + 0x0000000000000000 0x14c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_MultiBufferStart + 0x0000000000000000 0x404 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_MultiBufferStart_IT + 0x0000000000000000 0x6bc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_ChangeMemory + 0x0000000000000000 0x138 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_ConfigMuxSync + 0x0000000000000000 0x18c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_ConfigMuxRequestGenerator + 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_EnableMuxRequestGenerator + 0x0000000000000000 0x3e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_DisableMuxRequestGenerator + 0x0000000000000000 0x3e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.HAL_DMAEx_MUX_IRQHandler + 0x0000000000000000 0xa4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .text.DMA_MultiBufferSetConfig + 0x0000000000000000 0x16c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_info 0x0000000000000000 0x899 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_abbrev 0x0000000000000000 0x1c2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_aranges + 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_ranges 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_line 0x0000000000000000 0x11f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_str 0x0000000000000000 0x13d8f6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .debug_frame 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_SetConfigLine + 0x0000000000000000 0x258 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_GetConfigLine + 0x0000000000000000 0x1cc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_ClearConfigLine + 0x0000000000000000 0x194 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_RegisterCallback + 0x0000000000000000 0x3e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_GetHandle + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_IRQHandler + 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_GetPending + 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_ClearPending + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .text.HAL_EXTI_GenerateSWI + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_info 0x0000000000000000 0x835 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_abbrev 0x0000000000000000 0x197 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_aranges + 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_ranges 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x2e4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_line 0x0000000000000000 0xd2f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_str 0x0000000000000000 0x13d60d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .debug_frame 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .bss.pFlash 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_Program + 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_Program_IT + 0x0000000000000000 0x158 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_IRQHandler + 0x0000000000000000 0x2b4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_EndOfOperationCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_OperationErrorCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_Unlock + 0x0000000000000000 0x74 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_Lock + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_OB_Unlock + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_OB_Lock + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_OB_Launch + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.HAL_FLASH_GetError + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.FLASH_WaitForLastOperation + 0x0000000000000000 0x138 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.FLASH_OB_WaitForLastOperation + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .text.FLASH_CRC_WaitForLastOperation + 0x0000000000000000 0xf4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_info 0x0000000000000000 0x93b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_abbrev 0x0000000000000000 0x25f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_aranges + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_ranges 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_line 0x0000000000000000 0xe2a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_str 0x0000000000000000 0x13d844 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .debug_frame 0x0000000000000000 0x200 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_Erase + 0x0000000000000000 0x194 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_Erase_IT + 0x0000000000000000 0x138 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_OBProgram + 0x0000000000000000 0x15c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_OBGetConfig + 0x0000000000000000 0xcc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_Unlock_Bank1 + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_Lock_Bank1 + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_Unlock_Bank2 + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_Lock_Bank2 + 0x0000000000000000 0x24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.HAL_FLASHEx_ComputeCRC + 0x0000000000000000 0x1f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_MassErase + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_Erase_Sector + 0x0000000000000000 0x74 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_EnableWRP + 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_DisableWRP + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetWRP + 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_RDPConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetRDP + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_UserConfig + 0x0000000000000000 0x160 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetUser + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_PCROPConfig + 0x0000000000000000 0x6c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetPCROP + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_BOR_LevelConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetBOR + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_BootAddConfig + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetBootAdd + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_SecureAreaConfig + 0x0000000000000000 0x74 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_GetSecureArea + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_CRC_AddSector + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_CRC_SelectAddress + 0x0000000000000000 0x40 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_OTP_LockConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .text.FLASH_OB_OTP_GetLock + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_info 0x0000000000000000 0xdd8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_abbrev 0x0000000000000000 0x24f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_aranges + 0x0000000000000000 0x108 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_ranges 0x0000000000000000 0xf8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_line 0x0000000000000000 0x115b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_str 0x0000000000000000 0x13db24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .debug_frame 0x0000000000000000 0x47c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .text.HAL_GPIO_DeInit + 0x0000000000000000 0x214 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .text.HAL_GPIO_ReadPin + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .text.HAL_GPIO_TogglePin + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .text.HAL_GPIO_LockPin + 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_Take + 0x0000000000000000 0x44 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_FastTake + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_IsSemTaken + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_Release + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_ReleaseAll + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_SetClearKey + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_GetClearKey + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_ActivateNotification + 0x0000000000000000 0x24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_DeactivateNotification + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_IRQHandler + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .text.HAL_HSEM_FreeCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_info 0x0000000000000000 0x3c1 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_abbrev 0x0000000000000000 0x1d0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_aranges + 0x0000000000000000 0x70 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_ranges 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_line 0x0000000000000000 0xa19 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_str 0x0000000000000000 0x13d46e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .debug_frame 0x0000000000000000 0x1bc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_DeInit + 0x0000000000000000 0x5e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Transmit + 0x0000000000000000 0x1e8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Receive + 0x0000000000000000 0x1ec ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Transmit + 0x0000000000000000 0x23a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Receive + 0x0000000000000000 0x220 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Transmit_IT + 0x0000000000000000 0xe0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Receive_IT + 0x0000000000000000 0xe0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Transmit_IT + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Receive_IT + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Transmit_DMA + 0x0000000000000000 0x1e0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Receive_DMA + 0x0000000000000000 0x1e0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Transmit_DMA + 0x0000000000000000 0x16c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Receive_DMA + 0x0000000000000000 0x16c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Mem_Write + 0x0000000000000000 0x228 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Mem_Read + 0x0000000000000000 0x234 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Mem_Write_IT + 0x0000000000000000 0x128 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Mem_Read_IT + 0x0000000000000000 0x12c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Mem_Write_DMA + 0x0000000000000000 0x1ec ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Mem_Read_DMA + 0x0000000000000000 0x1f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_IsDeviceReady + 0x0000000000000000 0x210 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Seq_Transmit_IT + 0x0000000000000000 0x108 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Seq_Transmit_DMA + 0x0000000000000000 0x208 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Seq_Receive_IT + 0x0000000000000000 0x108 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Seq_Receive_DMA + 0x0000000000000000 0x208 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Seq_Transmit_IT + 0x0000000000000000 0x148 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Seq_Transmit_DMA + 0x0000000000000000 0x270 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Seq_Receive_IT + 0x0000000000000000 0x148 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Slave_Seq_Receive_DMA + 0x0000000000000000 0x270 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_EnableListen_IT + 0x0000000000000000 0x40 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_DisableListen_IT + 0x0000000000000000 0x62 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_Master_Abort_IT + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_EV_IRQHandler + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_ER_IRQHandler + 0x0000000000000000 0xc2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_MasterTxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_MasterRxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_SlaveTxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_SlaveRxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_AddrCallback + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_ListenCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_MemTxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_MemRxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_ErrorCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_AbortCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_GetMode + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.HAL_I2C_GetError + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Master_ISR_IT + 0x0000000000000000 0x250 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Slave_ISR_IT + 0x0000000000000000 0x206 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Master_ISR_DMA + 0x0000000000000000 0x1e6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Slave_ISR_DMA + 0x0000000000000000 0x3c4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_RequestMemoryWrite + 0x0000000000000000 0xa8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_RequestMemoryRead + 0x0000000000000000 0xa8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITAddrCplt + 0x0000000000000000 0x108 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITMasterSeqCplt + 0x0000000000000000 0x7a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITSlaveSeqCplt + 0x0000000000000000 0xbc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITMasterCplt + 0x0000000000000000 0x194 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITSlaveCplt + 0x0000000000000000 0x3f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITListenCplt + 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ITError + 0x0000000000000000 0x1a0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_TreatErrorCallback + 0x0000000000000000 0x4e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Flush_TXDR + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_DMAMasterTransmitCplt + 0x0000000000000000 0x96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_DMASlaveTransmitCplt + 0x0000000000000000 0x40 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_DMAMasterReceiveCplt + 0x0000000000000000 0x96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_DMASlaveReceiveCplt + 0x0000000000000000 0x164 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_DMAError + 0x0000000000000000 0x274 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_DMAAbort + 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_WaitOnFlagUntilTimeout + 0x0000000000000000 0x80 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_WaitOnTXISFlagUntilTimeout + 0x0000000000000000 0x80 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_WaitOnSTOPFlagUntilTimeout + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_WaitOnRXNEFlagUntilTimeout + 0x0000000000000000 0xf4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_IsErrorOccurred + 0x0000000000000000 0x1d8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_TransferConfig + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Enable_IRQ + 0x0000000000000000 0xc8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_Disable_IRQ + 0x0000000000000000 0xbc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .text.I2C_ConvertOtherXferOptions + 0x0000000000000000 0x36 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .text.HAL_I2CEx_EnableWakeUp + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .text.HAL_I2CEx_DisableWakeUp + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .text.HAL_I2CEx_EnableFastModePlus + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .text.HAL_I2CEx_DisableFastModePlus + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_DeInit + 0x0000000000000000 0xae ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_LineEventCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_ConfigColorKeying + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_ConfigCLUT + 0x0000000000000000 0xdc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_EnableColorKeying + 0x0000000000000000 0x72 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_DisableColorKeying + 0x0000000000000000 0x72 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_EnableCLUT + 0x0000000000000000 0x72 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_DisableCLUT + 0x0000000000000000 0x72 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_EnableDither + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_DisableDither + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetWindowSize + 0x0000000000000000 0x8c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetWindowPosition + 0x0000000000000000 0x8c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetPixelFormat + 0x0000000000000000 0x6c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetAlpha + 0x0000000000000000 0x6c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetAddress + 0x0000000000000000 0x6c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetPitch + 0x0000000000000000 0x10c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_Reload + 0x0000000000000000 0x5e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_ConfigLayer_NoReload + 0x0000000000000000 0x74 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetWindowSize_NoReload + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetWindowPosition_NoReload + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetPixelFormat_NoReload + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetAlpha_NoReload + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetAddress_NoReload + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_SetPitch_NoReload + 0x0000000000000000 0xf0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_ConfigColorKeying_NoReload + 0x0000000000000000 0x80 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_EnableColorKeying_NoReload + 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_DisableColorKeying_NoReload + 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_EnableCLUT_NoReload + 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_DisableCLUT_NoReload + 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_LTDC_GetError + 0x0000000000000000 0x1a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_info 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_abbrev 0x0000000000000000 0x29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_aranges + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_line 0x0000000000000000 0x8a3 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .debug_str 0x0000000000000000 0x13d2c4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_Init + 0x0000000000000000 0x98 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_DeInit + 0x0000000000000000 0xb0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_ConfigPostRequestMask + 0x0000000000000000 0xa4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_RegisterCallback + 0x0000000000000000 0xb4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_UnRegisterCallback + 0x0000000000000000 0xdc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_LinkedList_CreateNode + 0x0000000000000000 0x1b8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_LinkedList_AddNode + 0x0000000000000000 0x188 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_LinkedList_RemoveNode + 0x0000000000000000 0x166 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_LinkedList_EnableCircularMode + 0x0000000000000000 0x86 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_LinkedList_DisableCircularMode + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_Start + 0x0000000000000000 0xaa ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_Start_IT + 0x0000000000000000 0x102 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_Abort + 0x0000000000000000 0xb6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_Abort_IT + 0x0000000000000000 0x4e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_PollForTransfer + 0x0000000000000000 0x194 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_GenerateSWRequest + 0x0000000000000000 0x74 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_IRQHandler + 0x0000000000000000 0x2a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.HAL_MDMA_GetError + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.MDMA_SetConfig + 0x0000000000000000 0xe0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .text.MDMA_Init + 0x0000000000000000 0x130 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_info 0x0000000000000000 0xc89 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_abbrev 0x0000000000000000 0x1ea ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_aranges + 0x0000000000000000 0xc0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_ranges 0x0000000000000000 0xb0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x2e5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_line 0x0000000000000000 0x14ce ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_str 0x0000000000000000 0x13db63 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .debug_frame 0x0000000000000000 0x34c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_DeInit + 0x0000000000000000 0x4e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_IRQHandler + 0x0000000000000000 0x284 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Command + 0x0000000000000000 0x11a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Command_IT + 0x0000000000000000 0x9e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_HyperbusCfg + 0x0000000000000000 0x7e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_HyperbusCmd + 0x0000000000000000 0xc2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Transmit + 0x0000000000000000 0xe6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Receive + 0x0000000000000000 0x146 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Transmit_IT + 0x0000000000000000 0x8a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Receive_IT + 0x0000000000000000 0xd8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Transmit_DMA + 0x0000000000000000 0x17c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Receive_DMA + 0x0000000000000000 0x1c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_AutoPolling + 0x0000000000000000 0x10e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_AutoPolling_IT + 0x0000000000000000 0xf6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_MemoryMapped + 0x0000000000000000 0x9c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_ErrorCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_AbortCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_FifoThresholdCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_CmdCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_RxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_TxCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_RxHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_TxHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_StatusMatchCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_TimeOutCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Abort + 0x0000000000000000 0xea ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_Abort_IT + 0x0000000000000000 0xe4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_SetFifoThreshold + 0x0000000000000000 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_GetFifoThreshold + 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_GetError + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_OSPI_GetState + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.OSPI_DMACplt + 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.OSPI_DMAError + 0x0000000000000000 0x5a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.OSPI_DMAAbortCplt + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.OSPI_ConfigCmd + 0x0000000000000000 0x2f4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_DeInit + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnableBkUpAccess + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_DisableBkUpAccess + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_ConfigPVD + 0x0000000000000000 0xf4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnablePVD + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_DisablePVD + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnableWakeUpPin + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_DisableWakeUpPin + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnterSLEEPMode + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnterSTOPMode + 0x0000000000000000 0x6c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnterSTANDBYMode + 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnableSleepOnExit + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_DisableSleepOnExit + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_EnableSEVOnPend + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_DisableSEVOnPend + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_PVD_IRQHandler + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .text.HAL_PWR_PVDCallback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_info 0x0000000000000000 0x961 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_abbrev 0x0000000000000000 0x182 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_aranges + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_ranges 0x0000000000000000 0x90 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x2fa ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_line 0x0000000000000000 0xac4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_str 0x0000000000000000 0x13d7ae ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .comment 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .debug_frame 0x0000000000000000 0x254 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .ARM.attributes + 0x0000000000000000 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetSupplyConfig + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_ControlVoltageScaling + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetVoltageRange + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_ControlStopModeVoltageScaling + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetStopModeVoltageRange + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnterSTOP2Mode + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnterSTOPMode + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_ClearPendingEvent + 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnterSTANDBYMode + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_ConfigD3Domain + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableFlashPowerDown + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableFlashPowerDown + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableMemoryShutOff + 0x0000000000000000 0x24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableMemoryShutOff + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableWakeUpPin + 0x0000000000000000 0x128 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableWakeUpPin + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetWakeupFlag + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_ClearWakeupFlag + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WAKEUP_PIN_IRQHandler + 0x0000000000000000 0xb4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WKUP1_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WKUP2_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WKUP3_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WKUP4_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WKUP5_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_WKUP6_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableBkUpReg + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableBkUpReg + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableUSBReg + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableUSBReg + 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableUSBVoltageDetector + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableUSBVoltageDetector + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableBatteryCharging + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableBatteryCharging + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableAnalogBooster + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableAnalogBooster + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableMonitoring + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableMonitoring + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetTemperatureLevel + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetVBATLevel + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_GetMMCVoltage + 0x0000000000000000 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_ConfigAVD + 0x0000000000000000 0xec ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_EnableAVD + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_DisableAVD + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_PVD_AVD_IRQHandler + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .text.HAL_PWREx_AVDCallback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_DeInit + 0x0000000000000000 0x260 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_EnableCSS + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_DisableCSS + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_GetPCLK2Freq + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_GetOscConfig + 0x0000000000000000 0x1d0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_NMI_IRQHandler + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .text.HAL_RCC_CSSCallback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetPeriphCLKConfig + 0x0000000000000000 0x2b8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetPeriphCLKFreq + 0x0000000000000000 0x85c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetD1PCLK1Freq + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetD3PCLK1Freq + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetPLL2ClockFreq + 0x0000000000000000 0x2a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetPLL3ClockFreq + 0x0000000000000000 0x2a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetPLL1ClockFreq + 0x0000000000000000 0x2a4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_GetD1SysClockFreq + 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_EnableLSECSS + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_DisableLSECSS + 0x0000000000000000 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_EnableLSECSS_IT + 0x0000000000000000 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_WakeUpStopCLKConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_KerWakeUpStopCLKConfig + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRSConfig + 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate + 0x0000000000000000 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRSGetSynchronizationInfo + 0x0000000000000000 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRSWaitSynchronization + 0x0000000000000000 0xe4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRS_IRQHandler + 0x0000000000000000 0xdc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRS_SyncOkCallback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRS_SyncWarnCallback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRS_ExpectedSyncCallback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_CRS_ErrorCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_LSECSS_IRQHandler + 0x0000000000000000 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_RCCEx_LSECSS_Callback + 0x0000000000000000 0xe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_DeInit + 0x0000000000000000 0xb8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_Start + 0x0000000000000000 0xe0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_Stop + 0x0000000000000000 0x4e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_Stop_IT + 0x0000000000000000 0x5e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_Start_DMA + 0x0000000000000000 0x154 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_Stop_DMA + 0x0000000000000000 0x64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Init + 0x0000000000000000 0xae ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_DeInit + 0x0000000000000000 0xb8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Start + 0x0000000000000000 0x21c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Stop + 0x0000000000000000 0x12c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Start_IT + 0x0000000000000000 0x2b4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Stop_IT + 0x0000000000000000 0x1c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Start_DMA + 0x0000000000000000 0x44c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_Stop_DMA + 0x0000000000000000 0x1f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Init + 0x0000000000000000 0xae ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_DeInit + 0x0000000000000000 0xb8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Start + 0x0000000000000000 0x21c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Stop + 0x0000000000000000 0x12c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Start_IT + 0x0000000000000000 0x2b4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Stop_IT + 0x0000000000000000 0x1c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Start_DMA + 0x0000000000000000 0x44c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_Stop_DMA + 0x0000000000000000 0x1f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Init + 0x0000000000000000 0xae ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_DeInit + 0x0000000000000000 0xb8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Start + 0x0000000000000000 0x208 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Stop + 0x0000000000000000 0xe2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Start_IT + 0x0000000000000000 0x2a0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Stop_IT + 0x0000000000000000 0x17c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Start_DMA + 0x0000000000000000 0x3a4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_Stop_DMA + 0x0000000000000000 0x1a4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_Init + 0x0000000000000000 0xa0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_DeInit + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_Start + 0x0000000000000000 0xec ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_Stop + 0x0000000000000000 0x100 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_Start_IT + 0x0000000000000000 0x10c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_Stop_IT + 0x0000000000000000 0x120 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Init + 0x0000000000000000 0x14c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_DeInit + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Start + 0x0000000000000000 0x11c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Stop + 0x0000000000000000 0x14e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Start_IT + 0x0000000000000000 0x15c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Stop_IT + 0x0000000000000000 0x18a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Start_DMA + 0x0000000000000000 0x2d8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_Stop_DMA + 0x0000000000000000 0x1b2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_ConfigChannel + 0x0000000000000000 0xf4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_ConfigChannel + 0x0000000000000000 0x138 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_ConfigChannel + 0x0000000000000000 0x228 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_ConfigChannel + 0x0000000000000000 0x1b0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurst_WriteStart + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurst_MultiWriteStart + 0x0000000000000000 0x2a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurst_WriteStop + 0x0000000000000000 0xf4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurst_ReadStart + 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurst_MultiReadStart + 0x0000000000000000 0x2a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurst_ReadStop + 0x0000000000000000 0xf4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_GenerateEvent + 0x0000000000000000 0x4e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_ConfigOCrefClear + 0x0000000000000000 0x218 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_ConfigClockSource + 0x0000000000000000 0x1f0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_ConfigTI1Input + 0x0000000000000000 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_SlaveConfigSynchro + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_SlaveConfigSynchro_IT + 0x0000000000000000 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_ReadCapturedValue + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PeriodElapsedCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PeriodElapsedHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_CaptureHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_PulseFinishedHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_TriggerHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_ErrorCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Base_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OC_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_PWM_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_IC_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_OnePulse_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_Encoder_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_GetActiveChannel + 0x0000000000000000 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_GetChannelState + 0x0000000000000000 0x72 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.HAL_TIM_DMABurstState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMAError + 0x0000000000000000 0x92 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMADelayPulseCplt + 0x0000000000000000 0xa8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMADelayPulseHalfCplt + 0x0000000000000000 0x68 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMACaptureCplt + 0x0000000000000000 0xc8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMACaptureHalfCplt + 0x0000000000000000 0x68 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMAPeriodElapsedCplt + 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMAPeriodElapsedHalfCplt + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMATriggerCplt + 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_DMATriggerHalfCplt + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_OC1_SetConfig + 0x0000000000000000 0x120 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_OC2_SetConfig + 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_OC3_SetConfig + 0x0000000000000000 0x110 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_OC4_SetConfig + 0x0000000000000000 0xd4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_OC5_SetConfig + 0x0000000000000000 0xc8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_OC6_SetConfig + 0x0000000000000000 0xcc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_SlaveTimer_SetConfig + 0x0000000000000000 0x1d4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_TI1_SetConfig + 0x0000000000000000 0xe8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_TI1_ConfigInputStage + 0x0000000000000000 0x5e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_TI2_SetConfig + 0x0000000000000000 0x7a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_TI2_ConfigInputStage + 0x0000000000000000 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_TI3_SetConfig + 0x0000000000000000 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_TI4_SetConfig + 0x0000000000000000 0x7a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_ITRx_SetConfig + 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_ETR_SetConfig + 0x0000000000000000 0x40 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .text.TIM_CCxChannelCmd + 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .data 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .bss 0x0000000000000000 0x0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Init + 0x0000000000000000 0x15c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_DeInit + 0x0000000000000000 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_MspInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_MspDeInit + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Start + 0x0000000000000000 0x12c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Stop + 0x0000000000000000 0x70 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Start_IT + 0x0000000000000000 0x13c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Stop_IT + 0x0000000000000000 0x80 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Start_DMA + 0x0000000000000000 0x17c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_Stop_DMA + 0x0000000000000000 0x7a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OCN_Start + 0x0000000000000000 0x184 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OCN_Stop + 0x0000000000000000 0xba ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OCN_Start_IT + 0x0000000000000000 0x1f4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OCN_Stop_IT + 0x0000000000000000 0x13e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OCN_Start_DMA + 0x0000000000000000 0x310 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OCN_Stop_DMA + 0x0000000000000000 0x138 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_PWMN_Start + 0x0000000000000000 0x184 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_PWMN_Stop + 0x0000000000000000 0xba ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_PWMN_Start_IT + 0x0000000000000000 0x1f4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_PWMN_Stop_IT + 0x0000000000000000 0x13e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_PWMN_Start_DMA + 0x0000000000000000 0x310 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_PWMN_Stop_DMA + 0x0000000000000000 0x138 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OnePulseN_Start + 0x0000000000000000 0xaa ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OnePulseN_Stop + 0x0000000000000000 0xbe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OnePulseN_Start_IT + 0x0000000000000000 0xca ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_OnePulseN_Stop_IT + 0x0000000000000000 0xde ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_ConfigCommutEvent + 0x0000000000000000 0xd8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_ConfigCommutEvent_IT + 0x0000000000000000 0xd8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_ConfigCommutEvent_DMA + 0x0000000000000000 0xfc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_MasterConfigSynchronization + 0x0000000000000000 0x11c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_ConfigBreakDeadTime + 0x0000000000000000 0x140 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_ConfigBreakInput + 0x0000000000000000 0x18c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_RemapConfig + 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_TISelection + 0x0000000000000000 0xdc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_GroupChannel5 + 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_DisarmBreakInput + 0x0000000000000000 0x92 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_ReArmBreakInput + 0x0000000000000000 0xc2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_CommutHalfCpltCallback + 0x0000000000000000 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_HallSensor_GetState + 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.HAL_TIMEx_GetChannelNState + 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.TIMEx_DMACommutationCplt + 0x0000000000000000 0x24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.TIMEx_DMACommutationHalfCplt + 0x0000000000000000 0x24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.TIM_DMADelayPulseNCplt + 0x0000000000000000 0xa8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.TIM_DMAErrorCCxN + 0x0000000000000000 0x6e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .text.TIM_CCxNChannelCmd + 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xa96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x24a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x2e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x42 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x8e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x103 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x6a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1df ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x22 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xfb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1305 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x11f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x27 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1f2c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x6d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x3d29 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x52 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x43 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x10 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x71 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x12a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x341 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x19b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x2606 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1010 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x14d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x114 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x3bf ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xac ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x70a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x20c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x3c9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x28d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x3eb ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x275 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xc7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x4c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x6c8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x4a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x22c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x67 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xa5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xd6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x520 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x1bd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x35 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0xb16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x29f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000000000 0x5be ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .text._tx_block_allocate + 0x0000000000000000 0x164 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_info 0x0000000000000000 0x77d ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_abbrev 0x0000000000000000 0x1b3 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_line 0x0000000000000000 0x692 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_str 0x0000000000000000 0xa1ce ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .text._tx_block_pool_cleanup + 0x0000000000000000 0xf8 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_info 0x0000000000000000 0x6e5 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_line 0x0000000000000000 0x657 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_str 0x0000000000000000 0xa172 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .text._tx_block_pool_create + 0x0000000000000000 0x144 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_info 0x0000000000000000 0x725 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_abbrev 0x0000000000000000 0x197 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_line 0x0000000000000000 0x65f ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_str 0x0000000000000000 0x9bed ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .text._tx_block_pool_delete + 0x0000000000000000 0x120 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_info 0x0000000000000000 0x760 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_abbrev 0x0000000000000000 0x1c2 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_line 0x0000000000000000 0x699 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_str 0x0000000000000000 0xa247 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .text._tx_block_pool_info_get + 0x0000000000000000 0x8c ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_info 0x0000000000000000 0x697 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_line 0x0000000000000000 0x610 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_str 0x0000000000000000 0x9b74 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_line 0x0000000000000000 0x586 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .debug_str 0x0000000000000000 0x92dd ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .text._tx_block_pool_prioritize + 0x0000000000000000 0x164 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_info 0x0000000000000000 0x73a ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_line 0x0000000000000000 0x6b6 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_str 0x0000000000000000 0xa220 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_block_release.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .text._tx_block_release + 0x0000000000000000 0xe4 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_info 0x0000000000000000 0x6e6 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_abbrev 0x0000000000000000 0x19c ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_line 0x0000000000000000 0x647 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_str 0x0000000000000000 0xa212 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .text._tx_byte_pool_delete + 0x0000000000000000 0x120 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_info 0x0000000000000000 0x76e ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_abbrev 0x0000000000000000 0x1c2 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_line 0x0000000000000000 0x697 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_str 0x0000000000000000 0xa2a2 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .text._tx_byte_pool_info_get + 0x0000000000000000 0x8c ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_info 0x0000000000000000 0x6a5 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_line 0x0000000000000000 0x60e ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_str 0x0000000000000000 0x9bcd ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_line 0x0000000000000000 0x584 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .debug_str 0x0000000000000000 0x9340 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .text._tx_byte_pool_prioritize + 0x0000000000000000 0x164 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_info 0x0000000000000000 0x748 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_line 0x0000000000000000 0x6b2 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_str 0x0000000000000000 0xa27d ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .text._tx_byte_release + 0x0000000000000000 0x248 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_info 0x0000000000000000 0x870 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_abbrev 0x0000000000000000 0x1c8 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_line 0x0000000000000000 0x74c ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_str 0x0000000000000000 0xa30e ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .text._tx_event_flags_cleanup + 0x0000000000000000 0x10c ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_info 0x0000000000000000 0x6b8 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_line 0x0000000000000000 0x65f ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_str 0x0000000000000000 0xa1e6 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .text._tx_event_flags_create + 0x0000000000000000 0x9c ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_info 0x0000000000000000 0x65a ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_abbrev 0x0000000000000000 0x197 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_line 0x0000000000000000 0x605 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_str 0x0000000000000000 0x9bf2 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .text._tx_event_flags_delete + 0x0000000000000000 0x120 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_info 0x0000000000000000 0x724 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_abbrev 0x0000000000000000 0x1c2 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_line 0x0000000000000000 0x69b ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_str 0x0000000000000000 0xa2af ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .text._tx_event_flags_get + 0x0000000000000000 0x1c4 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_info 0x0000000000000000 0x778 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_abbrev 0x0000000000000000 0x1b3 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_line 0x0000000000000000 0x6d2 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_str 0x0000000000000000 0xa318 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .text._tx_event_flags_info_get + 0x0000000000000000 0x86 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_info 0x0000000000000000 0x64c ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_line 0x0000000000000000 0x612 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_str 0x0000000000000000 0x9bc9 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_line 0x0000000000000000 0x588 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .debug_str 0x0000000000000000 0x9334 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .text._tx_event_flags_set + 0x0000000000000000 0x424 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_info 0x0000000000000000 0x8c7 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_abbrev 0x0000000000000000 0x1b1 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_line 0x0000000000000000 0x835 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_str 0x0000000000000000 0xa34a ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .text._tx_event_flags_set_notify + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_info 0x0000000000000000 0x552 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_abbrev 0x0000000000000000 0xbc ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_line 0x0000000000000000 0x5b0 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_str 0x0000000000000000 0x9b3d ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .text._tx_initialize_kernel_setup + 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_info 0x0000000000000000 0xdc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_abbrev 0x0000000000000000 0x83 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_line 0x0000000000000000 0x5b7 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_str 0x0000000000000000 0x9a74 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .debug_frame 0x0000000000000000 0x2c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .text._tx_mutex_cleanup + 0x0000000000000000 0xf8 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .text._tx_mutex_thread_release + 0x0000000000000000 0x88 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_info 0x0000000000000000 0x71d ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_abbrev 0x0000000000000000 0x202 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_aranges + 0x0000000000000000 0x28 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_ranges 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_line 0x0000000000000000 0x6d6 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_str 0x0000000000000000 0xa039 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .debug_frame 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .text._tx_mutex_create + 0x0000000000000000 0xb4 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_info 0x0000000000000000 0x606 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_abbrev 0x0000000000000000 0x1bf ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_line 0x0000000000000000 0x60c ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_str 0x0000000000000000 0xa0b5 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .text._tx_mutex_delete + 0x0000000000000000 0x154 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_info 0x0000000000000000 0x70f ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_abbrev 0x0000000000000000 0x1d9 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_line 0x0000000000000000 0x6c9 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_str 0x0000000000000000 0xa0fa ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .text._tx_mutex_get + 0x0000000000000000 0x210 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_info 0x0000000000000000 0x6a7 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_abbrev 0x0000000000000000 0x1b3 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_line 0x0000000000000000 0x6f8 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_str 0x0000000000000000 0xa0ee ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .text._tx_mutex_info_get + 0x0000000000000000 0x8c ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_info 0x0000000000000000 0x5c8 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_line 0x0000000000000000 0x606 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_str 0x0000000000000000 0x9a03 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_line 0x0000000000000000 0x57c ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .debug_str 0x0000000000000000 0x92c4 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .text._tx_mutex_prioritize + 0x0000000000000000 0x164 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_info 0x0000000000000000 0x66b ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_line 0x0000000000000000 0x6ae ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_str 0x0000000000000000 0xa0c0 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .text._tx_mutex_priority_change + 0x0000000000000000 0x17c ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_info 0x0000000000000000 0x6a5 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_abbrev 0x0000000000000000 0x19b ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_line 0x0000000000000000 0x6c2 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_str 0x0000000000000000 0xa055 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .text._tx_mutex_put + 0x0000000000000000 0x44c ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_info 0x0000000000000000 0x8a0 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_abbrev 0x0000000000000000 0x1dd ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_line 0x0000000000000000 0x872 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_str 0x0000000000000000 0xa160 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .text._tx_queue_delete + 0x0000000000000000 0x120 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_info 0x0000000000000000 0x770 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_abbrev 0x0000000000000000 0x1c2 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_line 0x0000000000000000 0x68f ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_str 0x0000000000000000 0xa264 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .text._tx_queue_flush + 0x0000000000000000 0x11c ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_info 0x0000000000000000 0x739 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_abbrev 0x0000000000000000 0x1af ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_line 0x0000000000000000 0x69d ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_str 0x0000000000000000 0xa21e ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .text._tx_queue_front_send + 0x0000000000000000 0x27c ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_info 0x0000000000000000 0x7a4 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_abbrev 0x0000000000000000 0x1b3 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_line 0x0000000000000000 0x718 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_str 0x0000000000000000 0xa28d ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .text._tx_queue_info_get + 0x0000000000000000 0x8c ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_info 0x0000000000000000 0x6a1 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_line 0x0000000000000000 0x606 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_str 0x0000000000000000 0x9b97 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_line 0x0000000000000000 0x57c ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .debug_str 0x0000000000000000 0x932f ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .text._tx_queue_prioritize + 0x0000000000000000 0x164 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_info 0x0000000000000000 0x74a ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_line 0x0000000000000000 0x6ac ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_str 0x0000000000000000 0xa245 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .text._tx_queue_send_notify + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_info 0x0000000000000000 0x59e ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_abbrev 0x0000000000000000 0xbc ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_str 0x0000000000000000 0x9b00 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .text._tx_semaphore_ceiling_put + 0x0000000000000000 0xd8 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_info 0x0000000000000000 0x686 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_abbrev 0x0000000000000000 0x19c ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_line 0x0000000000000000 0x653 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_str 0x0000000000000000 0xa17b ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .text._tx_semaphore_delete + 0x0000000000000000 0x120 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_info 0x0000000000000000 0x708 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_abbrev 0x0000000000000000 0x1c2 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_line 0x0000000000000000 0x697 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_str 0x0000000000000000 0xa1ca ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .text._tx_semaphore_info_get + 0x0000000000000000 0x7e ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_info 0x0000000000000000 0x630 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_line 0x0000000000000000 0x605 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_str 0x0000000000000000 0x9ae4 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_line 0x0000000000000000 0x584 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .debug_str 0x0000000000000000 0x92d8 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .text._tx_semaphore_prioritize + 0x0000000000000000 0x164 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_info 0x0000000000000000 0x6e2 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_abbrev 0x0000000000000000 0x19a ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_line 0x0000000000000000 0x6b4 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_str 0x0000000000000000 0xa19b ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .text._tx_semaphore_put_notify + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_info 0x0000000000000000 0x536 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_abbrev 0x0000000000000000 0xbc ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_line 0x0000000000000000 0x5ac ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_str 0x0000000000000000 0x9a57 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .text._tx_thread_delete + 0x0000000000000000 0xb4 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_info 0x0000000000000000 0x5a7 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_abbrev 0x0000000000000000 0x180 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_line 0x0000000000000000 0x619 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_str 0x0000000000000000 0xa003 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .text._tx_thread_entry_exit_notify + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_info 0x0000000000000000 0x4b1 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_abbrev 0x0000000000000000 0xbc ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_line 0x0000000000000000 0x5ad ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_str 0x0000000000000000 0x9f7b ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .text._tx_thread_identify + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_info 0x0000000000000000 0x550 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_abbrev 0x0000000000000000 0x16f ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_line 0x0000000000000000 0x5c3 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_str 0x0000000000000000 0x9f40 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_identify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .text._tx_thread_info_get + 0x0000000000000000 0xae ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_info 0x0000000000000000 0x5d3 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_abbrev 0x0000000000000000 0x16d ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_line 0x0000000000000000 0x61a ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_str 0x0000000000000000 0xa014 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .data._tx_version_id + 0x0000000000000000 0x64 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .rodata._tx_thread_special_string + 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .text._tx_thread_preemption_change + 0x0000000000000000 0xe8 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_info 0x0000000000000000 0x60d ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_abbrev 0x0000000000000000 0x1a7 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_line 0x0000000000000000 0x65e ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_str 0x0000000000000000 0xa055 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .text._tx_thread_priority_change + 0x0000000000000000 0x17c ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_info 0x0000000000000000 0x672 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_abbrev 0x0000000000000000 0x1b0 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_line 0x0000000000000000 0x6a6 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_str 0x0000000000000000 0xa0a9 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .text._tx_thread_relinquish + 0x0000000000000000 0xcc ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_info 0x0000000000000000 0x668 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_abbrev 0x0000000000000000 0x1c7 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_line 0x0000000000000000 0x64a ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_str 0x0000000000000000 0xa10d ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .text._tx_thread_reset + 0x0000000000000000 0xa8 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_info 0x0000000000000000 0x622 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_abbrev 0x0000000000000000 0x1c6 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_line 0x0000000000000000 0x623 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_str 0x0000000000000000 0xa01d ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .text._tx_thread_resume + 0x0000000000000000 0xc0 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_info 0x0000000000000000 0x60f ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_abbrev 0x0000000000000000 0x18b ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_line 0x0000000000000000 0x647 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_str 0x0000000000000000 0xa180 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .text._tx_thread_sleep + 0x0000000000000000 0x100 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_info 0x0000000000000000 0x67f ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_abbrev 0x0000000000000000 0x1af ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_line 0x0000000000000000 0x679 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_str 0x0000000000000000 0xa0d6 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .text._tx_thread_stack_analyze + 0x0000000000000000 0xf0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_info 0x0000000000000000 0x5d5 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_abbrev 0x0000000000000000 0x16b ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_line 0x0000000000000000 0x647 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_str 0x0000000000000000 0x9f5d ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_info 0x0000000000000000 0x76 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_abbrev 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_aranges + 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x15f ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_line 0x0000000000000000 0x578 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .debug_str 0x0000000000000000 0x9268 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .text._tx_thread_stack_error_notify + 0x0000000000000000 0x26 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_info 0x0000000000000000 0x4a8 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_abbrev 0x0000000000000000 0xcb ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_line 0x0000000000000000 0x5a7 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_str 0x0000000000000000 0x9ee9 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .text._tx_thread_suspend + 0x0000000000000000 0xe0 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_info 0x0000000000000000 0x5ff ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_abbrev 0x0000000000000000 0x19c ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_line 0x0000000000000000 0x64a ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_str 0x0000000000000000 0xa048 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .text._tx_thread_terminate + 0x0000000000000000 0x300 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_info 0x0000000000000000 0xa1e ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_abbrev 0x0000000000000000 0x1eb ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_line 0x0000000000000000 0x7e0 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_str 0x0000000000000000 0xa199 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .text._tx_thread_time_slice_change + 0x0000000000000000 0x68 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_info 0x0000000000000000 0x58f ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_abbrev 0x0000000000000000 0x193 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_line 0x0000000000000000 0x5fe ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_str 0x0000000000000000 0xa0a3 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .text._tx_thread_wait_abort + 0x0000000000000000 0xf4 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_info 0x0000000000000000 0x623 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_abbrev 0x0000000000000000 0x19c ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_line 0x0000000000000000 0x668 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_str 0x0000000000000000 0xa017 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .text._tx_time_get + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_info 0x0000000000000000 0x188 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_abbrev 0x0000000000000000 0x125 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_line 0x0000000000000000 0x5cb ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_str 0x0000000000000000 0x9402 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_time_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_time_set.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .text._tx_time_set + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_info 0x0000000000000000 0x184 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_abbrev 0x0000000000000000 0x134 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_line 0x0000000000000000 0x5c8 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_str 0x0000000000000000 0x9401 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_time_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .text._tx_timer_activate + 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_info 0x0000000000000000 0x2b9 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_abbrev 0x0000000000000000 0x17b ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_line 0x0000000000000000 0x5dc ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_str 0x0000000000000000 0x9519 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .text._tx_timer_change + 0x0000000000000000 0x4a ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_info 0x0000000000000000 0x2b0 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_abbrev 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_line 0x0000000000000000 0x5da ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_str 0x0000000000000000 0x959e ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .text._tx_timer_create + 0x0000000000000000 0xc8 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_info 0x0000000000000000 0x368 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_abbrev 0x0000000000000000 0x1ac ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_line 0x0000000000000000 0x60f ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_str 0x0000000000000000 0x964a ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .text._tx_timer_deactivate + 0x0000000000000000 0x154 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_info 0x0000000000000000 0x328 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_abbrev 0x0000000000000000 0x179 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_line 0x0000000000000000 0x667 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_str 0x0000000000000000 0x962f ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .text._tx_timer_delete + 0x0000000000000000 0x90 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_info 0x0000000000000000 0x2e0 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_abbrev 0x0000000000000000 0x18e ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_line 0x0000000000000000 0x5f9 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_str 0x0000000000000000 0x95e3 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .text._tx_timer_info_get + 0x0000000000000000 0x14c ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_info 0x0000000000000000 0x37c ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_abbrev 0x0000000000000000 0x179 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_line 0x0000000000000000 0x669 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_str 0x0000000000000000 0x9656 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .text._tx_trace_buffer_full_notify + 0x0000000000000000 0x26 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_info 0x0000000000000000 0xd6 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_abbrev 0x0000000000000000 0x9c ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_str 0x0000000000000000 0x932f ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .text._tx_trace_disable + 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_info 0x0000000000000000 0xa0 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_abbrev 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_line 0x0000000000000000 0x593 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_str 0x0000000000000000 0x92fd ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .debug_frame 0x0000000000000000 0x30 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_disable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .text._tx_trace_enable + 0x0000000000000000 0x42 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_info 0x0000000000000000 0xec ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_abbrev 0x0000000000000000 0x81 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_line 0x0000000000000000 0x5a6 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_str 0x0000000000000000 0x933e ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_enable.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .text._tx_trace_event_filter + 0x0000000000000000 0x26 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_info 0x0000000000000000 0xcb ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_abbrev 0x0000000000000000 0x7a ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_line 0x0000000000000000 0x59f ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_str 0x0000000000000000 0x9326 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .text._tx_trace_event_unfilter + 0x0000000000000000 0x26 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_info 0x0000000000000000 0xcb ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_abbrev 0x0000000000000000 0x7a ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_line 0x0000000000000000 0x5a1 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_str 0x0000000000000000 0x932c ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .text._tx_trace_initialize + 0x0000000000000000 0xe ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_info 0x0000000000000000 0x90 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_abbrev 0x0000000000000000 0x47 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_line 0x0000000000000000 0x591 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_str 0x0000000000000000 0x92fe ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .debug_frame 0x0000000000000000 0x30 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .text._tx_trace_interrupt_control + 0x0000000000000000 0x1a ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_info 0x0000000000000000 0xd6 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_abbrev 0x0000000000000000 0x98 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_line 0x0000000000000000 0x5af ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_str 0x0000000000000000 0x99a1 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .text._tx_trace_isr_enter_insert + 0x0000000000000000 0x36 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_info 0x0000000000000000 0x173 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_abbrev 0x0000000000000000 0x11a ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_line 0x0000000000000000 0x5c8 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_str 0x0000000000000000 0x9380 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .text._tx_trace_isr_exit_insert + 0x0000000000000000 0x36 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_info 0x0000000000000000 0x173 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_abbrev 0x0000000000000000 0x11a ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_line 0x0000000000000000 0x5c7 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_str 0x0000000000000000 0x937e ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .text._tx_trace_object_register + 0x0000000000000000 0x56 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_info 0x0000000000000000 0x1d2 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_abbrev 0x0000000000000000 0x119 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_line 0x0000000000000000 0x5d4 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_str 0x0000000000000000 0x93bd ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .text._tx_trace_object_unregister + 0x0000000000000000 0x36 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_info 0x0000000000000000 0x169 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_abbrev 0x0000000000000000 0x121 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_line 0x0000000000000000 0x5c9 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_str 0x0000000000000000 0x9380 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .text._tx_trace_user_event_insert + 0x0000000000000000 0x5c ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_info 0x0000000000000000 0x107 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_abbrev 0x0000000000000000 0x7a ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_line 0x0000000000000000 0x5bc ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_str 0x0000000000000000 0x935b ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .text._txe_block_allocate + 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_info 0x0000000000000000 0x631 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_line 0x0000000000000000 0x5fa ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_str 0x0000000000000000 0xa1a8 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_block_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .text._txe_block_pool_create + 0x0000000000000000 0x150 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_info 0x0000000000000000 0x7e5 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_abbrev 0x0000000000000000 0x1d5 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x183 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_line 0x0000000000000000 0x6c7 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_str 0x0000000000000000 0xa3e2 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .text._txe_block_pool_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_info 0x0000000000000000 0x603 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_line 0x0000000000000000 0x5f4 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_str 0x0000000000000000 0xa197 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .text._txe_block_pool_info_get + 0x0000000000000000 0x54 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_info 0x0000000000000000 0x620 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_line 0x0000000000000000 0x5af ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_str 0x0000000000000000 0x9aa6 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .text._txe_block_pool_prioritize + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_info 0x0000000000000000 0x590 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_line 0x0000000000000000 0x5b1 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_str 0x0000000000000000 0x9a5f ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .text._txe_block_release + 0x0000000000000000 0x60 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_info 0x0000000000000000 0x5c7 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_abbrev 0x0000000000000000 0xe4 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_line 0x0000000000000000 0x5bc ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_str 0x0000000000000000 0x9a67 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_block_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .text._txe_byte_pool_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_info 0x0000000000000000 0x611 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_line 0x0000000000000000 0x5f2 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_str 0x0000000000000000 0xa1f3 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .text._txe_byte_pool_info_get + 0x0000000000000000 0x54 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_info 0x0000000000000000 0x62e ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_line 0x0000000000000000 0x5ad ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_str 0x0000000000000000 0x9afe ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .text._txe_byte_pool_prioritize + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_info 0x0000000000000000 0x59e ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_line 0x0000000000000000 0x5af ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_str 0x0000000000000000 0x9abb ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .text._txe_byte_release + 0x0000000000000000 0x78 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_info 0x0000000000000000 0x53e ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_abbrev 0x0000000000000000 0x160 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x183 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_macro 0x0000000000000000 0x2f ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_line 0x0000000000000000 0x60e ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_str 0x0000000000000000 0xa1cb ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_byte_release.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .text._txe_event_flags_create + 0x0000000000000000 0x124 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_info 0x0000000000000000 0x76c ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_abbrev 0x0000000000000000 0x1d5 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x183 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_line 0x0000000000000000 0x6b5 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_str 0x0000000000000000 0xa42b ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .text._txe_event_flags_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_info 0x0000000000000000 0x5c7 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_line 0x0000000000000000 0x5f6 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_str 0x0000000000000000 0xa1fc ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .text._txe_event_flags_get + 0x0000000000000000 0xac ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_info 0x0000000000000000 0x61d ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_line 0x0000000000000000 0x605 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_str 0x0000000000000000 0xa22f ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .text._txe_event_flags_info_get + 0x0000000000000000 0x50 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_info 0x0000000000000000 0x5d0 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_line 0x0000000000000000 0x5b1 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_str 0x0000000000000000 0x9afc ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .text._txe_event_flags_set + 0x0000000000000000 0x5c ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_info 0x0000000000000000 0x57c ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_line 0x0000000000000000 0x5bb ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_str 0x0000000000000000 0x9ac7 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .text._txe_event_flags_set_notify + 0x0000000000000000 0x40 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_info 0x0000000000000000 0x579 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_line 0x0000000000000000 0x5b3 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_str 0x0000000000000000 0x9ad6 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .text._txe_mutex_create + 0x0000000000000000 0x13c ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_info 0x0000000000000000 0x6ee ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_abbrev 0x0000000000000000 0x1d5 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x183 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_line 0x0000000000000000 0x6b6 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_str 0x0000000000000000 0xa25d ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_mutex_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .text._txe_mutex_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_info 0x0000000000000000 0x534 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_line 0x0000000000000000 0x5ea ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_str 0x0000000000000000 0xa032 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .text._txe_mutex_get + 0x0000000000000000 0xb4 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_info 0x0000000000000000 0x582 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_abbrev 0x0000000000000000 0x160 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x183 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_line 0x0000000000000000 0x62f ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_str 0x0000000000000000 0xa162 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_mutex_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .text._txe_mutex_info_get + 0x0000000000000000 0x54 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_info 0x0000000000000000 0x551 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_str 0x0000000000000000 0x9930 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .text._txe_mutex_prioritize + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_info 0x0000000000000000 0x4c1 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_line 0x0000000000000000 0x5a7 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_str 0x0000000000000000 0x98fa ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .text._txe_mutex_put + 0x0000000000000000 0x74 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_info 0x0000000000000000 0x529 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_line 0x0000000000000000 0x5f7 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_str 0x0000000000000000 0xa09b ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_mutex_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .text._txe_queue_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_info 0x0000000000000000 0x613 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_line 0x0000000000000000 0x5ea ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_str 0x0000000000000000 0xa1b7 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .text._txe_queue_flush + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_info 0x0000000000000000 0x5a0 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_line 0x0000000000000000 0x5a2 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_str 0x0000000000000000 0x9a70 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_flush.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .text._txe_queue_front_send + 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_info 0x0000000000000000 0x63b ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_line 0x0000000000000000 0x5f7 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_str 0x0000000000000000 0xa1de ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .text._txe_queue_info_get + 0x0000000000000000 0x54 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_info 0x0000000000000000 0x62a ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_str 0x0000000000000000 0x9ac4 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .text._txe_queue_prioritize + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_info 0x0000000000000000 0x5a0 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_line 0x0000000000000000 0x5a7 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_str 0x0000000000000000 0x9a7f ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .text._txe_queue_send_notify + 0x0000000000000000 0x40 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_info 0x0000000000000000 0x5c5 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_line 0x0000000000000000 0x5a8 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_str 0x0000000000000000 0x9a94 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .text._txe_semaphore_ceiling_put + 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_info 0x0000000000000000 0x54c ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_line 0x0000000000000000 0x5b6 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_str 0x0000000000000000 0x99e4 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .text._txe_semaphore_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_info 0x0000000000000000 0x5ab ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_line 0x0000000000000000 0x5f2 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_str 0x0000000000000000 0xa111 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .text._txe_semaphore_info_get + 0x0000000000000000 0x50 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_info 0x0000000000000000 0x5b4 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_line 0x0000000000000000 0x5ad ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_str 0x0000000000000000 0x9a15 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .text._txe_semaphore_prioritize + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_info 0x0000000000000000 0x538 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_line 0x0000000000000000 0x5af ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_str 0x0000000000000000 0x99d9 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .text._txe_semaphore_put_notify + 0x0000000000000000 0x40 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_info 0x0000000000000000 0x55d ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_line 0x0000000000000000 0x5af ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_str 0x0000000000000000 0x99ee ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .text._txe_thread_delete + 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_info 0x0000000000000000 0x4f9 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_abbrev 0x0000000000000000 0x13a ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_line 0x0000000000000000 0x5be ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_str 0x0000000000000000 0x9f10 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .text._txe_thread_entry_exit_notify + 0x0000000000000000 0x40 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_info 0x0000000000000000 0x4d8 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_line 0x0000000000000000 0x5b0 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_str 0x0000000000000000 0x9f16 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .text._txe_thread_info_get + 0x0000000000000000 0x5c ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_info 0x0000000000000000 0x566 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_line 0x0000000000000000 0x5a8 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_str 0x0000000000000000 0x9f42 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .text._txe_thread_preemption_change + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_info 0x0000000000000000 0x527 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_abbrev 0x0000000000000000 0x13a ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_line 0x0000000000000000 0x5d8 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_str 0x0000000000000000 0x9f4d ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .text._txe_thread_priority_change + 0x0000000000000000 0x78 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_info 0x0000000000000000 0x527 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_abbrev 0x0000000000000000 0x13a ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_line 0x0000000000000000 0x5d3 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_str 0x0000000000000000 0x9f45 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .text._txe_thread_relinquish + 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_info 0x0000000000000000 0x4e5 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_abbrev 0x0000000000000000 0x123 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_line 0x0000000000000000 0x5b3 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_str 0x0000000000000000 0x9f30 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .text._txe_thread_reset + 0x0000000000000000 0x78 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_info 0x0000000000000000 0x521 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_line 0x0000000000000000 0x5dc ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_str 0x0000000000000000 0x9fc8 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_reset.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .text._txe_thread_resume + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_info 0x0000000000000000 0x4ae ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_str 0x0000000000000000 0x9edc ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_resume.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .text._txe_thread_suspend + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_info 0x0000000000000000 0x4ae ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_line 0x0000000000000000 0x5a6 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_str 0x0000000000000000 0x9edf ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .text._txe_thread_terminate + 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_info 0x0000000000000000 0x4f9 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_abbrev 0x0000000000000000 0x13a ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_line 0x0000000000000000 0x5c1 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_str 0x0000000000000000 0x9f19 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .text._txe_thread_time_slice_change + 0x0000000000000000 0x6c ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_info 0x0000000000000000 0x527 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_abbrev 0x0000000000000000 0x13a ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_line 0x0000000000000000 0x5cf ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_str 0x0000000000000000 0x9f4f ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .text._txe_thread_wait_abort + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_info 0x0000000000000000 0x4ae ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_abbrev 0x0000000000000000 0xe2 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_line 0x0000000000000000 0x5a9 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_str 0x0000000000000000 0x9ee8 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .text._txe_timer_activate + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_info 0x0000000000000000 0x1fd ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_abbrev 0x0000000000000000 0xdb ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_str 0x0000000000000000 0x94b0 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_timer_activate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .text._txe_timer_change + 0x0000000000000000 0x6c ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_info 0x0000000000000000 0x270 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_abbrev 0x0000000000000000 0x133 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_line 0x0000000000000000 0x5e4 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_str 0x0000000000000000 0x9c7f ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_timer_change.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .text._txe_timer_create + 0x0000000000000000 0x158 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_info 0x0000000000000000 0x799 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_abbrev 0x0000000000000000 0x1d5 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x17a ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_line 0x0000000000000000 0x6ad ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_str 0x0000000000000000 0xa2ad ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .debug_frame 0x0000000000000000 0x38 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_timer_create.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .text._txe_timer_deactivate + 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_info 0x0000000000000000 0x1fd ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_abbrev 0x0000000000000000 0xdb ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_line 0x0000000000000000 0x5a7 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_str 0x0000000000000000 0x94b6 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .text._txe_timer_delete + 0x0000000000000000 0x7c ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_info 0x0000000000000000 0x58f ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_abbrev 0x0000000000000000 0x14d ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x171 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x6b ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_line 0x0000000000000000 0x5dc ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_str 0x0000000000000000 0xa038 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_timer_delete.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .group 0x0000000000000000 0xc ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .text 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .text._txe_timer_info_get + 0x0000000000000000 0x50 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_info 0x0000000000000000 0x279 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_abbrev 0x0000000000000000 0xdb ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_ranges 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x168 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0xa96 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x18 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x1d ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x22 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x4c ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x94 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x3c ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x10e ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x8d ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x43 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x57 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x10 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x58 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x71 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x1c ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x12a ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x341 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x29 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x16 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x35 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x20 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x166 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x6a4 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_macro 0x0000000000000000 0x23 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_line 0x0000000000000000 0x5a5 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_str 0x0000000000000000 0x94e8 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .comment 0x0000000000000000 0x51 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .debug_frame 0x0000000000000000 0x34 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .ARM.attributes + 0x0000000000000000 0x32 ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + .text 0x0000000000000000 0x4 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .debug_line 0x0000000000000000 0x7e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .debug_info 0x0000000000000000 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .debug_abbrev 0x0000000000000000 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .debug_str 0x0000000000000000 0x7a ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .ARM.attributes + 0x0000000000000000 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o + .text 0x0000000000000000 0x4 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .debug_line 0x0000000000000000 0x7b ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .debug_info 0x0000000000000000 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .debug_abbrev 0x0000000000000000 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .debug_str 0x0000000000000000 0x77 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .ARM.attributes + 0x0000000000000000 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o + .text 0x0000000000000000 0xc ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .debug_line 0x0000000000000000 0x83 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .debug_info 0x0000000000000000 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .debug_abbrev 0x0000000000000000 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .debug_str 0x0000000000000000 0x7c ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .ARM.attributes + 0x0000000000000000 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .text 0x0000000000000000 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .debug_line 0x0000000000000000 0x85 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .debug_info 0x0000000000000000 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .debug_abbrev 0x0000000000000000 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .debug_aranges + 0x0000000000000000 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .debug_str 0x0000000000000000 0x78 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .ARM.attributes + 0x0000000000000000 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o + .data 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .bss 0x0000000000000000 0x0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .text 0x0000000000000000 0x0 ./TouchGFX/App/app_touchgfx.o + .data 0x0000000000000000 0x0 ./TouchGFX/App/app_touchgfx.o + .bss 0x0000000000000000 0x0 ./TouchGFX/App/app_touchgfx.o + .text.MX_TouchGFX_Process + 0x0000000000000000 0xc ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0xa96 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x18 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x10e ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x8d ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x341 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x29 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x20 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x166 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000000000 0x928 ./TouchGFX/App/app_touchgfx.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .rodata._ZN8touchgfxL18TYPED_TEXT_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/CachedFont.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/CachedFont.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/CachedFont.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZN8touchgfxL18TYPED_TEXT_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZN8touchgfx9FontCache12getPixelDataEPKNS_9GlyphNodeE + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZN8touchgfx9FontCache8isCachedEPKNS_9GlyphNodeE + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZNK8touchgfx10CachedFont12getGSUBTableEv + 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZN8touchgfx10CachedFont12setGSUBTableEPKt + 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZNK8touchgfx10CachedFont23getContextualFormsTableEv + 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZN8touchgfx10CachedFont23setContextualFormsTableEPKNS_24FontContextualFormsTableE + 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZNK8touchgfx10CachedFont12getPixelDataEPKNS_9GlyphNodeE + 0x0000000000000000 0x42 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZNK8touchgfx10CachedFont8getGlyphEtRPKhRh + 0x0000000000000000 0xd4 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZNK8touchgfx10CachedFont10getKerningEtPKNS_9GlyphNodeE + 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/CachedFont.o + .rodata._ZTVN8touchgfx10CachedFontE + 0x0000000000000000 0x60 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZN8touchgfx10CachedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/CachedFont.o + .text._ZN8touchgfx10CachedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/CachedFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/FontCache.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/FontCache.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/FontCache.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx4FontD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx4FontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZN8touchgfxL18TYPED_TEXT_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9TypedTextD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9TypedTextD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9ConstFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9ConstFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx13GeneratedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx13GeneratedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx10CachedFontC2EPKNS_14BinaryFontDataEtPNS_9FontCacheEPKNS_13GeneratedFontE + 0x0000000000000000 0xb4 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCacheC2Ev + 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache5clearEb + 0x0000000000000000 0x50 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache9setMemoryEPhm + 0x0000000000000000 0x28 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache9setReaderEPNS_14FontDataReaderE + 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZNK8touchgfx9FontCache8getGlyphEtt + 0x0000000000000000 0x4a ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache4openEv + 0x0000000000000000 0x2a ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache5closeEv + 0x0000000000000000 0x2a ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx4FontaSERKS0_ + 0x0000000000000000 0x70 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9ConstFontaSEOS0_ + 0x0000000000000000 0x30 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx13GeneratedFontaSEOS0_ + 0x0000000000000000 0x40 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx10CachedFontaSEOS0_ + 0x0000000000000000 0x38 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata 0x0000000000000000 0xf6 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache20initializeCachedFontENS_9TypedTextEPNS_10CachedFontEb + 0x0000000000000000 0x2a8 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9TypedTextC2ERKS0_ + 0x0000000000000000 0x2c ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache11cacheStringENS_9TypedTextEPKt + 0x0000000000000000 0x66 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache14cacheLigaturesEPNS_10CachedFontENS_9TypedTextEPKt + 0x0000000000000000 0x90 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache17cacheSortedStringENS_9TypedTextE + 0x0000000000000000 0x1f8 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZNK8touchgfx9FontCache8containsEtt + 0x0000000000000000 0x4a ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache6insertEttmRb + 0x0000000000000000 0x90 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache9copyGlyphEPhttmRb + 0x0000000000000000 0x112 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache9cacheDataEmPNS_9GlyphNodeE + 0x0000000000000000 0xc2 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache18createSortedStringEPKt + 0x0000000000000000 0x7a ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache21createSortedLigaturesEPNS_10CachedFontENS_9TypedTextEPKtz + 0x0000000000000000 0x170 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache16sortSortedStringEi + 0x0000000000000000 0xae ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache11setPositionEm + 0x0000000000000000 0x2e ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx9FontCache8readDataEPvm + 0x0000000000000000 0x30 ./TouchGFX/generated/fonts/src/FontCache.o + .rodata._ZTVN8touchgfx9TypedTextE + 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx10CachedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/FontCache.o + .text._ZN8touchgfx10CachedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_info 0x0000000000000000 0x39e5 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_abbrev 0x0000000000000000 0x840 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_aranges + 0x0000000000000000 0x138 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_ranges 0x0000000000000000 0x158 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x21c ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x8e ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/FontCache.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_line 0x0000000000000000 0x11f2 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_str 0x0000000000000000 0xca17 ./TouchGFX/generated/fonts/src/FontCache.o + .comment 0x0000000000000000 0x51 ./TouchGFX/generated/fonts/src/FontCache.o + .debug_frame 0x0000000000000000 0x574 ./TouchGFX/generated/fonts/src/FontCache.o + .ARM.attributes + 0x0000000000000000 0x32 ./TouchGFX/generated/fonts/src/FontCache.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZN8touchgfx4FontD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZN8touchgfx4FontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font8getGlyphEt + 0x0000000000000000 0x40 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font15getFallbackCharEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font15getEllipsisCharEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font13getFontHeightEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font20getMinimumTextHeightEv + 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font15getBitsPerPixelEv + 0x0000000000000000 0x1e ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZNK8touchgfx4Font15getByteAlignRowEv + 0x0000000000000000 0x1e ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZN8touchgfx9ConstFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZN8touchgfx9ConstFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZN8touchgfx13GeneratedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .text._ZN8touchgfx13GeneratedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/GeneratedFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._ZN8touchgfx4FontD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._ZN8touchgfx4FontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._ZN8touchgfx9ConstFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._ZN8touchgfx9ConstFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._ZN8touchgfx13GeneratedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._ZN8touchgfx13GeneratedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._ZN8touchgfx4FontD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._ZN8touchgfx4FontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._ZN8touchgfx9ConstFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._ZN8touchgfx9ConstFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._ZN8touchgfx13GeneratedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._ZN8touchgfx13GeneratedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._ZN8touchgfx4FontD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._ZN8touchgfx4FontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._ZN8touchgfx9ConstFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._ZN8touchgfx9ConstFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._ZN8touchgfx13GeneratedFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._ZN8touchgfx13GeneratedFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN8touchgfx4FontD2Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN8touchgfx4FontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font8getGlyphEt + 0x0000000000000000 0x40 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font15getFallbackCharEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font15getEllipsisCharEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font13getFontHeightEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font20getMinimumTextHeightEv + 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font15getBitsPerPixelEv + 0x0000000000000000 0x1e ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx4Font15getByteAlignRowEv + 0x0000000000000000 0x1e ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN8touchgfx4FontC2Ethhhhhtt + 0x0000000000000000 0x7c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN23ApplicationFontProvider14getFlashReaderEv + 0x0000000000000000 0x10 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx16UnmappedDataFont12getGSUBTableEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx16UnmappedDataFont23getContextualFormsTableEv + 0x0000000000000000 0x18 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .bss._ZN8touchgfx16UnmappedDataFont15glyphNodeBufferE + 0x0000000000000000 0xe ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN8touchgfx16UnmappedDataFontC2EPKNS_9GlyphNodeEPKttthhhhhPKPKhPKNS_11KerningNodeEttS5_PKNS_24FontContextualFormsTableE + 0x0000000000000000 0x7c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx16UnmappedDataFont8getGlyphEtRPKhRh + 0x0000000000000000 0x88 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx16UnmappedDataFont12getPixelDataEPKNS_9GlyphNodeE + 0x0000000000000000 0x32 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx16UnmappedDataFont10getKerningEtPKNS_9GlyphNodeE + 0x0000000000000000 0x8e ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZNK8touchgfx16UnmappedDataFont13lookupUnicodeEt + 0x0000000000000000 0x15e ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .rodata._ZTVN8touchgfx16UnmappedDataFontE + 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN8touchgfx16UnmappedDataFontD2Ev + 0x0000000000000000 0x24 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .text._ZN8touchgfx16UnmappedDataFontD0Ev + 0x0000000000000000 0x20 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_info 0x0000000000000000 0x19a8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_abbrev 0x0000000000000000 0x5b4 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_aranges + 0x0000000000000000 0xb8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_ranges 0x0000000000000000 0xa8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0xf8 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_line 0x0000000000000000 0x91b ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_str 0x0000000000000000 0x6394 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .comment 0x0000000000000000 0x51 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .debug_frame 0x0000000000000000 0x31c ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .ARM.attributes + 0x0000000000000000 0x32 ./TouchGFX/generated/fonts/src/UnmappedDataFont.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .text._ZN8touchgfx3HAL11getInstanceEv + 0x0000000000000000 0x18 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .text._ZN8touchgfx3HAL3lcdEv + 0x0000000000000000 0x38 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x41 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x12 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/images/src/BitmapDatabase.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/images/src/BitmapDatabase.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/images/src/BitmapDatabase.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/images/src/BitmapDatabase.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0x8 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/Texts.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/texts/src/Texts.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/texts/src/Texts.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font8getGlyphEt + 0x0000000000000000 0x40 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font15getFallbackCharEv + 0x0000000000000000 0x18 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font15getEllipsisCharEv + 0x0000000000000000 0x18 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font13getFontHeightEv + 0x0000000000000000 0x18 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font20getMinimumTextHeightEv + 0x0000000000000000 0x22 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font15getBitsPerPixelEv + 0x0000000000000000 0x1e ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx4Font15getByteAlignRowEv + 0x0000000000000000 0x1e ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL18TYPED_TEXT_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/Texts.o + .text._ZN8touchgfx3LCD10drawStringENS_4RectERKS1_RKNS0_13StringVisualsEPKtz + 0x0000000000000000 0x32 ./TouchGFX/generated/texts/src/Texts.o + .rodata._ZL21staticLanguageIndices + 0x0000000000000000 0x4 ./TouchGFX/generated/texts/src/Texts.o + .text._ZN8touchgfx5Texts14setTranslationEtPKv + 0x0000000000000000 0x28 ./TouchGFX/generated/texts/src/Texts.o + .text._ZNK8touchgfx5Texts7getTextEt + 0x0000000000000000 0x34 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/generated/texts/src/Texts.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .text 0x0000000000000000 0x0 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .data 0x0000000000000000 0x0 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .bss 0x0000000000000000 0x0 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .rodata._ZN8touchgfxL18TYPED_TEXT_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .text._ZN17TypedTextDatabase11getInstanceEt + 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .text._ZN17TypedTextDatabase7setFontEtPKN8touchgfx4FontE + 0x0000000000000000 0x34 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .text._ZN17TypedTextDatabase9resetFontEt + 0x0000000000000000 0x50 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/common/FrontendApplication.o + .text 0x0000000000000000 0x0 ./TouchGFX/gui/src/common/FrontendApplication.o + .data 0x0000000000000000 0x0 ./TouchGFX/gui/src/common/FrontendApplication.o + .bss 0x0000000000000000 0x0 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListener16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListener15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListener18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListener14handleKeyEventEh + 0x0000000000000000 0x18 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListener15handleTickEventEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListener29handlePendingScreenTransitionEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListenerD2Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15UIEventListenerD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx11Application19changeToStartScreenEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx11Application15appSwitchScreenEh + 0x0000000000000000 0x18 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx11Application13requestRedrawERNS_4RectE + 0x0000000000000000 0x24 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15GenericCallbackIvvvED2Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx15GenericCallbackIvvvED0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx11ApplicationD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx11ApplicationD0Ev + 0x0000000000000000 0x22 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx14MVPApplication29handlePendingScreenTransitionEv + 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv + 0x0000000000000000 0x5e ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx14MVPApplicationD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx14MVPApplicationD0Ev + 0x0000000000000000 0x22 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN23FrontendApplicationBaseD2Ev + 0x0000000000000000 0x30 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN23FrontendApplicationBaseD0Ev + 0x0000000000000000 0x22 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN23FrontendApplicationBase19changeToStartScreenEv + 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZTV23FrontendApplicationBase + 0x0000000000000000 0x4c ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZTVN8touchgfx8CallbackI23FrontendApplicationBasevvvEE + 0x0000000000000000 0x18 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZTVN8touchgfx14MVPApplicationE + 0x0000000000000000 0x4c ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZTVN8touchgfx15GenericCallbackIvvvEE + 0x0000000000000000 0x18 ./TouchGFX/gui/src/common/FrontendApplication.o + .rodata._ZTVN8touchgfx15UIEventListenerE + 0x0000000000000000 0x28 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvE7executeEv + 0x0000000000000000 0x48 ./TouchGFX/gui/src/common/FrontendApplication.o + .text._ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv + 0x0000000000000000 0x40 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x41 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x12 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/common/FrontendApplication.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/model/Model.o + .text 0x0000000000000000 0x0 ./TouchGFX/gui/src/model/Model.o + .data 0x0000000000000000 0x0 ./TouchGFX/gui/src/model/Model.o + .bss 0x0000000000000000 0x0 ./TouchGFX/gui/src/model/Model.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/gui/src/model/Model.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .text 0x0000000000000000 0x0 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .data 0x0000000000000000 0x0 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .bss 0x0000000000000000 0x0 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x41 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x12 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x8 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0xc ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text 0x0000000000000000 0x0 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .data 0x0000000000000000 0x0 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .bss 0x0000000000000000 0x0 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8DrawableD2Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8DrawableD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx8Drawable17invalidateContentEv + 0x0000000000000000 0x26 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable13getFirstChildEv + 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000000000000 0x1e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000000000000 0x1e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000000000000 0x1e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000000000000 0x1e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx8Drawable9isVisibleEv + 0x0000000000000000 0x1a ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx8Drawable11isTouchableEv + 0x0000000000000000 0x1a ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000000000000 0x46 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable19resetDrawChainCacheEv + 0x0000000000000000 0x2c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_ + 0x0000000000000000 0x28 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6ScreenD2Ev + 0x0000000000000000 0x28 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6ScreenD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6Screen11setupScreenEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6Screen15afterTransitionEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6Screen14tearDownScreenEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6Screen15handleTickEventEv + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6Screen14handleKeyEventEh + 0x0000000000000000 0x18 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE + 0x0000000000000000 0x46 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6WidgetD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx6WidgetD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx15AbstractPainterD2Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx15AbstractPainterD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx7CWRUtil2Q5C2Ei + 0x0000000000000000 0x1e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx12CanvasWidget8setAlphaEh + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx12CanvasWidget8getAlphaEv + 0x0000000000000000 0x1a ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx21AbstractPainterRGB888D2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx21AbstractPainterRGB888D0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx4ViewI16Screen1PresenterED2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx4ViewI16Screen1PresenterED0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN15Screen1ViewBaseD2Ev + 0x0000000000000000 0x44 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN15Screen1ViewBaseD0Ev + 0x0000000000000000 0x22 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZTVN8touchgfx5ShapeILt4EEE + 0x0000000000000000 0x9c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZTVN8touchgfx4ViewI16Screen1PresenterEE + 0x0000000000000000 0x34 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZTVN8touchgfx15AbstractPainterE + 0x0000000000000000 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .rodata._ZTVN8touchgfx6WidgetE + 0x0000000000000000 0x68 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx9ContainerD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx9ContainerD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx3BoxD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx3BoxD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx12CanvasWidgetD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx12CanvasWidgetD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx13AbstractShapeD2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx13AbstractShapeD0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx5ShapeILt4EED2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx5ShapeILt4EED0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx13PainterRGB888D2Ev + 0x0000000000000000 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx13PainterRGB888D0Ev + 0x0000000000000000 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx5ShapeILt4EE12getNumPointsEv + 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx5ShapeILt4EE9setCornerEiNS_7CWRUtil2Q5ES3_ + 0x0000000000000000 0x42 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx5ShapeILt4EE10getCornerXEi + 0x0000000000000000 0x44 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx5ShapeILt4EE10getCornerYEi + 0x0000000000000000 0x44 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZN8touchgfx5ShapeILt4EE8setCacheEiNS_7CWRUtil2Q5ES3_ + 0x0000000000000000 0x42 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx5ShapeILt4EE9getCacheXEi + 0x0000000000000000 0x44 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .text._ZNK8touchgfx5ShapeILt4EE9getCacheYEi + 0x0000000000000000 0x44 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x41 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x12 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/STM32TouchController.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/STM32TouchController.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/STM32TouchController.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/STM32TouchController.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/STM32TouchController.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXGPIO.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/TouchGFXGPIO.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/TouchGFXGPIO.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/TouchGFXGPIO.o + .text._ZN8touchgfx4GPIO4initEv + 0x0000000000000000 0xe ./TouchGFX/target/TouchGFXGPIO.o + .text._ZN8touchgfx4GPIO3getENS0_7GPIO_IDE + 0x0000000000000000 0x18 ./TouchGFX/target/TouchGFXGPIO.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/TouchGFXGPIO.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/TouchGFXHAL.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/TouchGFXHAL.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/TouchGFXHAL.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x2e ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x42 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xfb ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x11f ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x27 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1f2c9 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x6d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x24a ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3d29 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x29 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x5d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x2606 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1010 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x14d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x114 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3bf ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xac ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x70a ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x20c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x66 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3c9 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x28d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x3eb ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x275 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xc7 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x6c8 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x4a ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x22c ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x67 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xa5 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x198 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xd6 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x1bd ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x2dc ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0xb16 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x29f ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x0000000000000000 0x5be ./TouchGFX/target/TouchGFXHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/OSWrappers.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/generated/OSWrappers.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/generated/OSWrappers.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/OSWrappers.o + .text._ZN8touchgfx10OSWrappers19signalRenderingDoneEv + 0x0000000000000000 0xe ./TouchGFX/target/generated/OSWrappers.o + .text._ZN8touchgfx10OSWrappers9taskDelayEt + 0x0000000000000000 0x1a ./TouchGFX/target/generated/OSWrappers.o + .text._ZN8touchgfx10OSWrappers9taskYieldEv + 0x0000000000000000 0x28 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x2e ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x42 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xfb ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1305 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x11f ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x27 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1f2c9 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x6d ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x24a ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3d29 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x18 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x194 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x29 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3c7 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x5d ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x2606 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1010 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x14d ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x114 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3bf ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xac ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x70a ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x20c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x66 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3c9 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x28d ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x3eb ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x275 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xc7 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x6c8 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x4a ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x22c ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x67 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xa5 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x198 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xd6 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x1bd ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x2dc ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0xb16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x29f ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x5be ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x18 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x20 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x166 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x928 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x0000000000000000 0x2f ./TouchGFX/target/generated/OSWrappers.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/STM32DMA.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/generated/STM32DMA.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/generated/STM32DMA.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/target/generated/STM32DMA.o + .text._ZNK8touchgfx9colortypecvmEv + 0x0000000000000000 0x18 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/STM32DMA.o + .text._ZN8touchgfx3HAL11getInstanceEv + 0x0000000000000000 0x18 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x24a ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x2e ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x42 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x8e ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x51 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xfb ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1305 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x11f ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x27 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1f2c9 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x6d ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3d29 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x18 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x194 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x29 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3c7 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x5d ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x2606 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1010 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x14d ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x114 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3bf ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xac ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x70a ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x20c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x66 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3c9 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x28d ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3eb ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x275 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xc7 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x6c8 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x4a ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x22c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x67 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xa5 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x198 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xd6 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1bd ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x2dc ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xb16 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x29f ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x5be ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/STM32DMA.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx4RectC2Ev + 0x0000000000000000 0x2e ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL18TYPED_TEXT_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx12FontProviderD2Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx12FontProviderD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListener16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListener15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListener18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListener14handleKeyEventEh + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListener15handleTickEventEv + 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListener29handlePendingScreenTransitionEv + 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListenerD2Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15UIEventListenerD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx11Application19changeToStartScreenEv + 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx11Application15appSwitchScreenEh + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx11Application13requestRedrawERNS_4RectE + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15GenericCallbackIvvvED2Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15GenericCallbackIvvvED0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15TouchControllerD2Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx15TouchControllerD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx3HALD2Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx3HALD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx11ApplicationD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx11ApplicationD0Ev + 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx14MVPApplication29handlePendingScreenTransitionEv + 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv + 0x0000000000000000 0x5e ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx14MVPApplicationD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx14MVPApplicationD0Ev + 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN23FrontendApplicationBaseD2Ev + 0x0000000000000000 0x30 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN23FrontendApplicationBaseD0Ev + 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN23FrontendApplicationBase19changeToStartScreenEv + 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN19FrontendApplicationD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN19FrontendApplicationD0Ev + 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN19FrontendApplication15handleTickEventEv + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN20TouchGFXGeneratedHALD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN20TouchGFXGeneratedHALD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTV19FrontendApplication + 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTV23FrontendApplicationBase + 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTVN8touchgfx8CallbackI23FrontendApplicationBasevvvEE + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTVN8touchgfx14MVPApplicationE + 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTVN8touchgfx15TouchControllerE + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTVN8touchgfx15GenericCallbackIvvvEE + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTVN8touchgfx15UIEventListenerE + 0x0000000000000000 0x28 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .rodata._ZTVN8touchgfx12FontProviderE + 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN11TouchGFXHALD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN11TouchGFXHALD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN23ApplicationFontProviderD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN23ApplicationFontProviderD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN20STM32TouchControllerD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN20STM32TouchControllerD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvE7executeEv + 0x0000000000000000 0x48 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv + 0x0000000000000000 0x40 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x41 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x12 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x24a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x2e ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x42 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xfb ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1305 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x11f ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x27 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1f2c9 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x6d ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3d29 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x194 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x29 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3c7 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x5d ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x2606 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1010 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x14d ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x114 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3bf ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xac ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x70a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x20c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x66 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3c9 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x28d ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x3eb ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x275 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xc7 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x6c8 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x4a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x22c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x67 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xa5 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x198 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xd6 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x1bd ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x2dc ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0xb16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x29f ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x0000000000000000 0x5be ./TouchGFX/target/generated/TouchGFXConfiguration.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0x14 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .group 0x0000000000000000 0xc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text 0x0000000000000000 0x0 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .data 0x0000000000000000 0x0 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .bss 0x0000000000000000 0x0 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL2PIE + 0x0000000000000000 0x4 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL4LEFTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL6CENTERE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL5RIGHTE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_LTRE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL18TEXT_DIRECTION_RTLE + 0x0000000000000000 0x1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL32RenderingVariant_NearestNeighborE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL25RenderingVariant_BilinearE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL24RenderingVariant_NoAlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL22RenderingVariant_AlphaE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL28RenderingVariant_FormatShiftE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL24BITMAP_ANIMATION_STORAGEE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata._ZN8touchgfxL14BITMAP_INVALIDE + 0x0000000000000000 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HALD2Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HALD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL11getInstanceEv + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL21setDisplayOrientationENS_18DisplayOrientationE + 0x0000000000000000 0x28 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .rodata 0x0000000000000000 0x172 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL18setFrameBufferSizeEtt + 0x0000000000000000 0x60 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL11getBlitCapsEv + 0x0000000000000000 0x30 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL15backPorchExitedEv + 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL9sampleKeyERh + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_ + 0x0000000000000000 0x64 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL19setAnimationStorageEPv + 0x0000000000000000 0x30 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZNK8touchgfx3HAL18getFlashDataReaderEv + 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL9taskDelayEt + 0x0000000000000000 0x26 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL17getTFTCurrentLineEv + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL10getDMATypeEv + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN8touchgfx3HAL31performDisplayOrientationChangeEv + 0x0000000000000000 0x78 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN20TouchGFXGeneratedHAL16flushFrameBufferEv + 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN20TouchGFXGeneratedHALD2Ev + 0x0000000000000000 0x24 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN20TouchGFXGeneratedHALD0Ev + 0x0000000000000000 0x20 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xb6e ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x94 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x57 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x103 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x6a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1df ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x83 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x18a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3d1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x17b ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x364 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x43 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x34 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x52 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xd5 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x183 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x41 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x12 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x2e ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x42 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x22 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xfb ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1305 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x11f ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x27 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1f2c9 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x6d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x24a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3d29 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x18 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x71 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x12a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x194 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x29 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x10 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3c7 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x5d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x2606 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1010 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x14d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x114 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3bf ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xac ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x70a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x20c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x66 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3c9 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x28d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x3eb ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x275 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xc7 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x4c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x6c8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x58 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x4a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x22c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x67 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xa5 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x198 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xd6 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x520 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x1bd ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x2dc ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x35 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0xb16 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x29f ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_macro 0x0000000000000000 0x5be ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .text._ZN8touchgfx17AbstractPartitionD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx9ContainerD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .text._ZN8touchgfx9ContainerD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL21setDisplayOrientationENS_18DisplayOrientationE + 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL9sampleKeyERh + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL19setAnimationStorageEPv + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZNK8touchgfx3HAL18getFlashDataReaderEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL9taskDelayEt + 0x0000000000000000 0xa D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL17getTFTCurrentLineEv + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL10getDMATypeEv + 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_ + 0x0000000000000000 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL18setFrameBufferSizeEtt + 0x0000000000000000 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL11getBlitCapsEv + 0x0000000000000000 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL31performDisplayOrientationChangeEv + 0x0000000000000000 0x48 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx4RectaNERKS0_ + 0x0000000000000000 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx8Drawable5setXYEss + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL3lcdEv + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL15backPorchExitedEv + 0x0000000000000000 0x16 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL12setMCUActiveEb + 0x0000000000000000 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .text._ZN8touchgfx3HAL12getCPUCyclesEv + 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZN8touchgfx3HAL18setFrameBufferSizeEtt.str1.1 + 0x0000000000000000 0x63 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_.str1.1 + 0x0000000000000000 0x5f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL18setFrameBufferSizeEttE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x43 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_E19__PRETTY_FUNCTION__ + 0x0000000000000000 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .text._ZN8touchgfx13DMA_Interface5flushEv + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .text._ZN8touchgfx17LockFreeDMA_QueueD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .text._ZN8touchgfx17LockFreeDMA_QueueD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .text._ZN8touchgfx13DMA_Interface14isDmaQueueFullEv + 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZNK8touchgfx8Drawable17invalidateContentEv + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable13getFirstChildEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_ + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZN8touchgfx12CanvasWidget8setAlphaEh + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .text._ZNK8touchgfx12CanvasWidget8getAlphaEv + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .text._ZN8touchgfx21AbstractPainterRGB888D2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .text._ZN8touchgfx21AbstractPainterRGB888D0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .text._ZN8touchgfx21AbstractPainterRGB88810renderInitEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .text._ZN8touchgfx13PainterRGB888D2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .text._ZN8touchgfx13PainterRGB888D0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZNK8touchgfx8Drawable17invalidateContentEv + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable13getFirstChildEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_ + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx12CanvasWidget8setAlphaEh + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZNK8touchgfx12CanvasWidget8getAlphaEv + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .text._ZN8touchgfx12CanvasWidget19resetMaxRenderLinesEv + 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable13getFirstChildEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_ + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx3BoxD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text._ZN8touchgfx3BoxD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD22WideTextInternalStructC2ERNS_12TextProviderEthPKNS_4FontENS_14WideTextActionE + 0x0000000000000000 0x78 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD11stringWidthERNS_12TextProviderERKNS_4FontEih + 0x0000000000000000 0x78 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD10rotateRectERNS_4RectERKS1_NS_12TextRotationE + 0x0000000000000000 0x62 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD18drawStringInternalEPtPKNS_4RectEssRS3_PKNS0_13StringVisualsEhRNS_12TextProviderEib + 0x0000000000000000 0x2c0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD21drawStringRTLInternalERsPKNS_4FontEhRNS_12TextProviderEitPKNS0_24DrawStringInternalStructE + 0x0000000000000000 0xd6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD17drawStringRTLLineERsPKNS_4FontEhRNS_12TextProviderEibPKNS0_24DrawStringInternalStructE + 0x0000000000000000 0x6dc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD22WideTextInternalStruct7addWordEttt + 0x0000000000000000 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD22WideTextInternalStruct22getStringLengthForLineEb + 0x0000000000000000 0x19e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD11getNumLinesERNS_12TextProviderENS_14WideTextActionEhPKNS_4FontEs + 0x0000000000000000 0x4a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD13drawStringLTRERKNS_4RectES3_RKNS0_13StringVisualsEPKtSt9__va_list + 0x0000000000000000 0x282 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx3LCD13drawStringRTLERKNS_4RectES3_RKNS0_13StringVisualsEPKtSt9__va_list + 0x0000000000000000 0x2d2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + .text._ZN8touchgfx16TouchCalibration20setCalibrationMatrixEPKNS_5PointES3_ + 0x0000000000000000 0x158 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .text._ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERfS1_RKNS_4RectE + 0x0000000000000000 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .text._ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERfS1_ + 0x0000000000000000 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11Application19changeToStartScreenEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11Application15appSwitchScreenEh + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11Application13requestRedrawERNS_4RectE + 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11ApplicationD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11ApplicationD0Ev + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZNK8touchgfx4Rect9intersectERKS0_ + 0x0000000000000000 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZNK8touchgfx4Rect7isEmptyEv + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11Application19registerTimerWidgetEPNS_8DrawableE + 0x0000000000000000 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11Application21unregisterTimerWidgetEPKNS_8DrawableE + 0x0000000000000000 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZN8touchgfx11Application41copyInvalidatedAreasFromTFTToClientBufferEv + 0x0000000000000000 0x50 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZNK8touchgfx11Application33getNumberOfRegisteredTimerWidgetsEv + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZNK8touchgfx11Application30getTimerWidgetCountForDrawableEPKNS_8DrawableE + 0x0000000000000000 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZN8touchgfx11Application19registerTimerWidgetEPNS_8DrawableE.str1.1 + 0x0000000000000000 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZZN8touchgfx11Application19registerTimerWidgetEPNS_8DrawableEE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x45 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + .text._ZNK8touchgfx4Font17getStringWidthRTLEhPKtSt9__va_list + 0x0000000000000000 0x5e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZNK8touchgfx8Drawable17invalidateContentEv + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable13getFirstChildEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_ + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx4RectaNERKS0_ + 0x0000000000000000 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable5setXYEss + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable6expandEi + 0x0000000000000000 0x54 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .text._ZN8touchgfx8Drawable19drawToDynamicBitmapEt + 0x0000000000000000 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font8getGlyphEt + 0x0000000000000000 0x1e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font15getFallbackCharEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font15getEllipsisCharEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font13getFontHeightEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font20getMinimumTextHeightEv + 0x0000000000000000 0xa D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font15getBitsPerPixelEv + 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font15getByteAlignRowEv + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font12getGSUBTableEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text._ZNK8touchgfx4Font23getContextualFormsTableEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .text._ZN8touchgfx34lookupNearestNeighborRenderVariantERKNS_6BitmapE + 0x0000000000000000 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .text._ZN8touchgfx27lookupBilinearRenderVariantERKNS_6BitmapE + 0x0000000000000000 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .text._ZN8touchgfx3clzEl + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .text._ZN8touchgfx6muldivElll + 0x0000000000000000 0x84 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6ScreenD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6Screen11setupScreenEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6Screen15afterTransitionEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6Screen14tearDownScreenEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6Screen15handleTickEventEv + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6Screen14handleKeyEventEh + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6ScreenD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZNK8touchgfx4Rect9intersectERKS0_ + 0x0000000000000000 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx4RectaNERKS0_ + 0x0000000000000000 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text._ZN8touchgfx6Screen14useSMOCDrawingEb + 0x0000000000000000 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .text._ZN8touchgfx12TextProvider11endOfStringEv + 0x0000000000000000 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .text._ZN8touchgfx12TextProvider10initializeEPKtS2_PKNS_24FontContextualFormsTableEz + 0x0000000000000000 0x22 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .text._ZN8touchgfx12TextProvider20unicodeConverterInitEv + 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .text._ZN8touchgfx12TextProvider16unicodeConverterEh + 0x0000000000000000 0x924 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .text._ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeERPKhRh + 0x0000000000000000 0xb4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode6strlenEPKt + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode6strlenEPKc + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode7strncpyEPtPKtt + 0x0000000000000000 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode7strncpyEPtPKct + 0x0000000000000000 0x22 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode4utoaEmPtti.part.2 + 0x0000000000000000 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode4itoaElPtti + 0x0000000000000000 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode4utoaEmPtti + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode4atoiEPKt + 0x0000000000000000 0x1e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode13composeStringERPKtttbbibibRitPt + 0x0000000000000000 0x186 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode22parseFlagsAndPrecisionERPKtRPKcRtRbS8_S8_S8_RiS8_S9_ + 0x0000000000000000 0x1a0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode9vsnprintfEPttPKtPKcSt9__va_list + 0x0000000000000000 0x2d0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode9vsnprintfEPttPKtSt9__va_list + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode8snprintfEPttPKtz + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode9vsnprintfEPttPKcSt9__va_list + 0x0000000000000000 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode8snprintfEPttPKcz + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode14snprintfFloatsEPttPKtPKcPKf + 0x0000000000000000 0x360 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode14snprintfFloatsEPttPKtPKf + 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode14snprintfFloatsEPttPKcPKf + 0x0000000000000000 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode7strncmpEPKtS2_t + 0x0000000000000000 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode11skip_spacesEPKt + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode15skip_whitespaceEPKt + 0x0000000000000000 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode25strncmp_ignore_whitespaceEPKtS2_t + 0x0000000000000000 0x46 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode8fromUTF8EPKhPtt + 0x0000000000000000 0x7e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text._ZN8touchgfx7Unicode6toUTF8EPKtPht + 0x0000000000000000 0x82 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .comment 0x0000000000000000 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .ARM.attributes + 0x0000000000000000 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Unicode.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + .text._ZN8touchgfx11FontManager7getFontEt + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx4RectaNERKS0_ + 0x0000000000000000 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZNK8touchgfx4Rect7isEmptyEv + 0x0000000000000000 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZNK8touchgfx4Rect8includesERKS0_ + 0x0000000000000000 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx4Rect11expandToFitERKS0_ + 0x0000000000000000 0x8a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx3HAL3lcdEv + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap11removeCacheEv + 0x0000000000000000 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap31dynamicBitmapGetCustomSubformatEt + 0x0000000000000000 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap31dynamicBitmapGetNumberOfBitmapsEv + 0x0000000000000000 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap17copyBitmapToCacheEtPh + 0x0000000000000000 0x1c4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap15getSizeOfBitmapEt + 0x0000000000000000 0x188 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap19getSizeOfBitmapDataEt + 0x0000000000000000 0xec D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap24getSizeOfBitmapExtraDataEt + 0x0000000000000000 0xd8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap21isCustomDynamicBitmapEt + 0x0000000000000000 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap17cacheRemoveBitmapEt + 0x0000000000000000 0xbc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap19dynamicBitmapDeleteEt + 0x0000000000000000 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap15cacheGetAddressEt + 0x0000000000000000 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap13cacheIsCachedEt + 0x0000000000000000 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap18cacheReplaceBitmapEtt + 0x0000000000000000 0xa0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap12compactCacheEv + 0x0000000000000000 0x124 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap13cacheInternalEtm + 0x0000000000000000 0xa4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap5cacheEt + 0x0000000000000000 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap8cacheAllEv + 0x0000000000000000 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZNK8touchgfx6Bitmap12getSolidRectEv + 0x0000000000000000 0xb4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZNK8touchgfx6Bitmap20hasTransparentPixelsEv + 0x0000000000000000 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap21dynamicBitmapFillRectEtRKNS_4RectENS_9colortypeEh + 0x0000000000000000 0xac D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap17dynamicBitmapFillEtNS_9colortypeEh + 0x0000000000000000 0x5c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap24firstFreeDynamicBitmapIdEv + 0x0000000000000000 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap23dynamicBitmapCreateCopyEt + 0x0000000000000000 0x204 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap21dynamicBitmapCreateL8EttNS0_10ClutFormatEt + 0x0000000000000000 0xdc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap19dynamicBitmapCreateEttNS0_12BitmapFormatENS0_10ClutFormatE + 0x0000000000000000 0xd8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap25dynamicBitmapCreateCustomEtthm + 0x0000000000000000 0x98 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .text._ZN8touchgfx6Bitmap27dynamicBitmapCreateExternalEttPKvNS0_12BitmapFormatEh + 0x0000000000000000 0x78 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap15cacheGetAddressEt.str1.1 + 0x0000000000000000 0x5b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap15getSizeOfBitmapEt.str1.1 + 0x0000000000000000 0xd5 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap19dynamicBitmapCreateEttNS0_12BitmapFormatENS0_10ClutFormatE.str1.1 + 0x0000000000000000 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap19getSizeOfBitmapDataEt.str1.1 + 0x0000000000000000 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap21dynamicBitmapCreateL8EttNS0_10ClutFormatEt.str1.1 + 0x0000000000000000 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap21dynamicBitmapFillRectEtRKNS_4RectENS_9colortypeEh.str1.1 + 0x0000000000000000 0x95 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap23dynamicBitmapCreateCopyEt.str1.1 + 0x0000000000000000 0x17e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap8cacheAllEv.str1.1 + 0x0000000000000000 0x2a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap15cacheGetAddressEtE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x46 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap15getSizeOfBitmapEtE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x46 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap17copyBitmapToCacheEtPhE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap17dynamicBitmapFillEtNS_9colortypeEhE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x62 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap19dynamicBitmapCreateEttNS0_12BitmapFormatENS0_10ClutFormatEE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x92 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap19getSizeOfBitmapDataEtE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x4a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap21dynamicBitmapCreateL8EttNS0_10ClutFormatEtE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x7e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap21dynamicBitmapFillRectEtRKNS_4RectENS_9colortypeEhE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x7d D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap23dynamicBitmapCreateCopyEtE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap24getSizeOfBitmapExtraDataEtE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x4f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap8cacheAllEvE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x29 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZNK8touchgfx6Bitmap12getSolidRectEvE19__PRETTY_FUNCTION__ + 0x0000000000000000 0x36 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text._ZN8touchgfx3LCD27supportDynamicBitmapDrawingENS_6Bitmap12BitmapFormatE + 0x0000000000000000 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text._ZN8touchgfx3LCD15setDefaultColorENS_9colortypeE + 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text._ZN8touchgfx8LCD24bppD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text._ZN8touchgfx8LCD24bppD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text._ZN8touchgfx4RectaNERKS0_ + 0x0000000000000000 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZNK8touchgfx9DragEvent12getEventTypeEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZNK8touchgfx12GestureEvent12getEventTypeEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZNK8touchgfx10ClickEvent12getEventTypeEv + 0x0000000000000000 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZN8touchgfx10ClickEventD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZN8touchgfx12GestureEventD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZN8touchgfx9DragEventD2Ev + 0x0000000000000000 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZN8touchgfx9DragEventD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZN8touchgfx12GestureEventD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .text._ZN8touchgfx10ClickEventD0Ev + 0x0000000000000000 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .rodata._ZTVN8touchgfx9DragEventE + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .rodata._ZTVN8touchgfx12GestureEventE + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .rodata._ZTVN8touchgfx10ClickEventE + 0x0000000000000000 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .group 0x0000000000000000 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .text._ZN8touchgfx3HAL3lcdEv + 0x0000000000000000 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + .group 0x0000000000000000 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .group 0x0000000000000000 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .text 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + .data 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + .bss 0x0000000000000000 0x0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + .text._ZN8touchgfx15RenderingBufferC2EPhhjji + 0x0000000000000000 0x1c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + .text.__cxa_guard_abort + 0x0000000000000000 0x6 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + .text.__cxa_deleted_virtual + 0x0000000000000000 0x6 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .text._ZSt13set_terminatePFvvE + 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .text._ZN10__cxxabiv112__unexpectedEPFvvE + 0x0000000000000000 0x8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .text._ZSt14set_unexpectedPFvvE + 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .text._ZSt14get_unexpectedv + 0x0000000000000000 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .text._ZSt10unexpectedv + 0x0000000000000000 0xa c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_unex_handler.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_unex_handler.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_unex_handler.o) + .data._ZN10__cxxabiv120__unexpected_handlerE + 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_unex_handler.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_unex_handler.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_term_handler.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_term_handler.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_term_handler.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + .text.__assert + 0x0000000000000000 0xa c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + .rodata.__cxa_atexit_dummy + 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + .text.exit 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + .debug_frame 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-exit.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + .text._fprintf_r + 0x0000000000000000 0x1a c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + .text.memcpy 0x0000000000000000 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + .debug_frame 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memcpy-stub.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .text.__sprint_r + 0x0000000000000000 0x1a c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .text.vfprintf + 0x0000000000000000 0x14 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text._init_signal_r + 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text._signal_r + 0x0000000000000000 0x30 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text.__sigtramp_r + 0x0000000000000000 0x48 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text.signal 0x0000000000000000 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text._init_signal + 0x0000000000000000 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text.__sigtramp + 0x0000000000000000 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + .text.__swbuf 0x0000000000000000 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .data.__atexit_dummy + 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + .text.__call_exitprocs + 0x0000000000000000 0xb8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + .text.fflush 0x0000000000000000 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text.__fp_lock + 0x0000000000000000 0x18 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text.__fp_unlock + 0x0000000000000000 0x18 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text._cleanup + 0x0000000000000000 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text.__fp_lock_all + 0x0000000000000000 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text.__fp_unlock_all + 0x0000000000000000 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + .text.__sfvwrite_r + 0x0000000000000000 0x294 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + .debug_frame 0x0000000000000000 0x3c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fvwrite.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + .text._fwalk 0x0000000000000000 0x3a c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text.__retarget_lock_init + 0x0000000000000000 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text.__retarget_lock_close + 0x0000000000000000 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text.__retarget_lock_close_recursive + 0x0000000000000000 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text.__retarget_lock_acquire + 0x0000000000000000 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text.__retarget_lock_try_acquire + 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text.__retarget_lock_try_acquire_recursive + 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .bss.__lock___arc4random_mutex + 0x0000000000000000 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .bss.__lock___at_quick_exit_mutex + 0x0000000000000000 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .bss.__lock___dd_hash_mutex + 0x0000000000000000 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .bss.__lock___env_recursive_mutex + 0x0000000000000000 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .bss.__lock___tz_mutex + 0x0000000000000000 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memchr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memchr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + .text.memmove 0x0000000000000000 0x34 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + .debug_frame 0x0000000000000000 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memmove.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + .text._realloc_r + 0x0000000000000000 0x5e c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + .debug_frame 0x0000000000000000 0x3c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-reallocr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .text.cleanup_glue + 0x0000000000000000 0x1a c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .text._reclaim_reent + 0x0000000000000000 0xb8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + .text.__seofread + 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + .text._malloc_usable_size_r + 0x0000000000000000 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + .debug_frame 0x0000000000000000 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-msizer.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o + .rodata 0x0000000000000000 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o + .eh_frame 0x0000000000000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o + .ARM.attributes + 0x0000000000000000 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o + .text 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o + .data 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o + .bss 0x0000000000000000 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o + +Memory Configuration + +Name Origin Length Attributes +ITCMRAM 0x0000000000000000 0x0000000000010000 xrw +FLASH 0x0000000008000000 0x0000000000200000 xr +DTCMRAM1 0x0000000020000000 0x0000000000010000 xrw +DTCMRAM2 0x0000000020010000 0x0000000000010000 xrw +RAM 0x0000000024000000 0x0000000000100000 xrw +RAM_CD 0x0000000030000000 0x0000000000020000 xrw +RAM_SRD 0x0000000038000000 0x0000000000008000 xrw +*default* 0x0000000000000000 0xffffffffffffffff + +Linker script and memory map + +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard/crt0.o +LOAD ./AZURE_RTOS/App/app_azure_rtos.o +LOAD ./Core/Src/app_threadx.o +LOAD ./Core/Src/main.o +LOAD ./Core/Src/stm32h7xx_hal_msp.o +LOAD ./Core/Src/stm32h7xx_hal_timebase_tim.o +LOAD ./Core/Src/stm32h7xx_it.o +LOAD ./Core/Src/syscalls.o +LOAD ./Core/Src/sysmem.o +LOAD ./Core/Src/system_stm32h7xx.o +LOAD ./Core/Src/tx_initialize_low_level.o +LOAD ./Core/Startup/startup_stm32h7b3lihxq.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o +LOAD ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_allocate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_block_release.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o +LOAD ./Middlewares/ST/threadx/common/src/tx_byte_release.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o +LOAD ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o +LOAD ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o +LOAD ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o +LOAD ./Middlewares/ST/threadx/common/src/tx_mutex_put.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_flush.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_receive.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_send.o +LOAD ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o +LOAD ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_identify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_reset.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_resume.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o +LOAD ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o +LOAD ./Middlewares/ST/threadx/common/src/tx_time_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_time_set.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_activate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_change.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_create.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_delete.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o +LOAD ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_disable.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_enable.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o +LOAD ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o +LOAD ./Middlewares/ST/threadx/common/src/txe_block_allocate.o +LOAD ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/txe_block_release.o +LOAD ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o +LOAD ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/txe_byte_release.o +LOAD ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o +LOAD ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o +LOAD ./Middlewares/ST/threadx/common/src/txe_mutex_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_mutex_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/txe_mutex_put.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_flush.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_receive.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_send.o +LOAD ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o +LOAD ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_reset.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_resume.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o +LOAD ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o +LOAD ./Middlewares/ST/threadx/common/src/txe_timer_activate.o +LOAD ./Middlewares/ST/threadx/common/src/txe_timer_change.o +LOAD ./Middlewares/ST/threadx/common/src/txe_timer_create.o +LOAD ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o +LOAD ./Middlewares/ST/threadx/common/src/txe_timer_delete.o +LOAD ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o +LOAD ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o +LOAD ./TouchGFX/App/app_touchgfx.o +LOAD ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o +LOAD ./TouchGFX/generated/fonts/src/CachedFont.o +LOAD ./TouchGFX/generated/fonts/src/FontCache.o +LOAD ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o +LOAD ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o +LOAD ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o +LOAD ./TouchGFX/generated/fonts/src/GeneratedFont.o +LOAD ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o +LOAD ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o +LOAD ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o +LOAD ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o +LOAD ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o +LOAD ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o +LOAD ./TouchGFX/generated/fonts/src/UnmappedDataFont.o +LOAD ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o +LOAD ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o +LOAD ./TouchGFX/generated/images/src/BitmapDatabase.o +LOAD ./TouchGFX/generated/texts/src/Texts.o +LOAD ./TouchGFX/generated/texts/src/TypedTextDatabase.o +LOAD ./TouchGFX/gui/src/common/FrontendApplication.o +LOAD ./TouchGFX/gui/src/model/Model.o +LOAD ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o +LOAD ./TouchGFX/gui/src/screen1_screen/Screen1View.o +LOAD ./TouchGFX/target/STM32TouchController.o +LOAD ./TouchGFX/target/TouchGFXGPIO.o +LOAD ./TouchGFX/target/TouchGFXHAL.o +LOAD ./TouchGFX/target/generated/OSWrappers.o +LOAD ./TouchGFX/target/generated/STM32DMA.o +LOAD ./TouchGFX/target/generated/TouchGFXConfiguration.o +LOAD ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o +LOAD D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a +START GROUP +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libsupc++_nano.a +END GROUP +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libm.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a +START GROUP +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard\libgcc.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a +END GROUP +START GROUP +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard\libgcc.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a +END GROUP +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtend.o +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o + 0x0000000024100000 _estack = (ORIGIN (RAM) + LENGTH (RAM)) + 0x0000000000000200 _Min_Heap_Size = 0x200 + 0x0000000000000400 _Min_Stack_Size = 0x400 + +.isr_vector 0x0000000008000000 0x2ac + 0x0000000008000000 . = ALIGN (0x4) + *(.isr_vector) + .isr_vector 0x0000000008000000 0x2ac ./Core/Startup/startup_stm32h7b3lihxq.o + 0x0000000008000000 g_pfnVectors + 0x00000000080002ac . = ALIGN (0x4) + +.text 0x00000000080002b0 0x1dc08 + 0x00000000080002b0 . = ALIGN (0x4) + *(.text) + .text 0x00000000080002b0 0x40 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + .text 0x00000000080002f0 0x80 ./Core/Src/tx_initialize_low_level.o + 0x00000000080002f0 _tx_initialize_low_level + 0x0000000008000334 __tx_BadHandler + 0x0000000008000338 __tx_HardfaultHandler + 0x000000000800033c __tx_SVCallHandler + 0x0000000008000340 __tx_IntHandler + 0x0000000008000348 __tx_SysTickHandler + 0x0000000008000348 SysTick_Handler + 0x0000000008000354 __tx_NMIHandler + 0x0000000008000358 __tx_DBGHandler + .text 0x0000000008000370 0xc0 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + 0x0000000008000370 _tx_thread_schedule + 0x000000000800039c PendSV_Handler + 0x000000000800039c __tx_PendSVHandler + 0x000000000800041e tx_thread_fpu_disable + 0x000000000800041e tx_thread_fpu_enable + .text 0x0000000008000430 0x40 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + 0x0000000008000430 _tx_thread_stack_build + .text 0x0000000008000470 0xb8 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + 0x0000000008000470 _tx_timer_interrupt + *fill* 0x0000000008000528 0x8 + .text 0x0000000008000530 0xa0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memchr.o) + 0x0000000008000530 memchr + *(.text*) + .text.tx_application_define + 0x00000000080005d0 0x4c ./AZURE_RTOS/App/app_azure_rtos.o + 0x00000000080005d0 tx_application_define + .text.App_ThreadX_Init + 0x000000000800061c 0x20 ./Core/Src/app_threadx.o + 0x000000000800061c App_ThreadX_Init + .text.MX_ThreadX_Init + 0x000000000800063c 0xc ./Core/Src/app_threadx.o + 0x000000000800063c MX_ThreadX_Init + .text.main 0x0000000008000648 0x2e ./Core/Src/main.o + 0x0000000008000648 main + *fill* 0x0000000008000676 0x2 + .text.SystemClock_Config + 0x0000000008000678 0x110 ./Core/Src/main.o + 0x0000000008000678 SystemClock_Config + .text.MX_CRC_Init + 0x0000000008000788 0x44 ./Core/Src/main.o + .text.MX_DMA2D_Init + 0x00000000080007cc 0x74 ./Core/Src/main.o + .text.MX_I2C4_Init + 0x0000000008000840 0x80 ./Core/Src/main.o + .text.MX_LTDC_Init + 0x00000000080008c0 0x104 ./Core/Src/main.o + .text.MX_OCTOSPI1_Init + 0x00000000080009c4 0xc4 ./Core/Src/main.o + .text.MX_GPIO_Init + 0x0000000008000a88 0x454 ./Core/Src/main.o + .text.HAL_TIM_PeriodElapsedCallback + 0x0000000008000edc 0x24 ./Core/Src/main.o + 0x0000000008000edc HAL_TIM_PeriodElapsedCallback + .text.Error_Handler + 0x0000000008000f00 0xa ./Core/Src/main.o + 0x0000000008000f00 Error_Handler + *fill* 0x0000000008000f0a 0x2 + .text.HAL_MspInit + 0x0000000008000f0c 0x34 ./Core/Src/stm32h7xx_hal_msp.o + 0x0000000008000f0c HAL_MspInit + .text.HAL_CRC_MspInit + 0x0000000008000f40 0x44 ./Core/Src/stm32h7xx_hal_msp.o + 0x0000000008000f40 HAL_CRC_MspInit + .text.HAL_DMA2D_MspInit + 0x0000000008000f84 0x50 ./Core/Src/stm32h7xx_hal_msp.o + 0x0000000008000f84 HAL_DMA2D_MspInit + .text.HAL_I2C_MspInit + 0x0000000008000fd4 0xcc ./Core/Src/stm32h7xx_hal_msp.o + 0x0000000008000fd4 HAL_I2C_MspInit + .text.HAL_LTDC_MspInit + 0x00000000080010a0 0x198 ./Core/Src/stm32h7xx_hal_msp.o + 0x00000000080010a0 HAL_LTDC_MspInit + .text.HAL_OSPI_MspInit + 0x0000000008001238 0x264 ./Core/Src/stm32h7xx_hal_msp.o + 0x0000000008001238 HAL_OSPI_MspInit + .text.HAL_InitTick + 0x000000000800149c 0xd8 ./Core/Src/stm32h7xx_hal_timebase_tim.o + 0x000000000800149c HAL_InitTick + .text.NMI_Handler + 0x0000000008001574 0x6 ./Core/Src/stm32h7xx_it.o + 0x0000000008001574 NMI_Handler + .text.HardFault_Handler + 0x000000000800157a 0x6 ./Core/Src/stm32h7xx_it.o + 0x000000000800157a HardFault_Handler + .text.MemManage_Handler + 0x0000000008001580 0x6 ./Core/Src/stm32h7xx_it.o + 0x0000000008001580 MemManage_Handler + .text.BusFault_Handler + 0x0000000008001586 0x6 ./Core/Src/stm32h7xx_it.o + 0x0000000008001586 BusFault_Handler + .text.UsageFault_Handler + 0x000000000800158c 0x6 ./Core/Src/stm32h7xx_it.o + 0x000000000800158c UsageFault_Handler + .text.DebugMon_Handler + 0x0000000008001592 0xe ./Core/Src/stm32h7xx_it.o + 0x0000000008001592 DebugMon_Handler + .text.EXTI2_IRQHandler + 0x00000000080015a0 0xe ./Core/Src/stm32h7xx_it.o + 0x00000000080015a0 EXTI2_IRQHandler + *fill* 0x00000000080015ae 0x2 + .text.TIM6_DAC_IRQHandler + 0x00000000080015b0 0x14 ./Core/Src/stm32h7xx_it.o + 0x00000000080015b0 TIM6_DAC_IRQHandler + .text.LTDC_IRQHandler + 0x00000000080015c4 0x14 ./Core/Src/stm32h7xx_it.o + 0x00000000080015c4 LTDC_IRQHandler + .text.DMA2D_IRQHandler + 0x00000000080015d8 0x14 ./Core/Src/stm32h7xx_it.o + 0x00000000080015d8 DMA2D_IRQHandler + .text._getpid 0x00000000080015ec 0x10 ./Core/Src/syscalls.o + 0x00000000080015ec _getpid + .text._kill 0x00000000080015fc 0x20 ./Core/Src/syscalls.o + 0x00000000080015fc _kill + .text._exit 0x000000000800161c 0x14 ./Core/Src/syscalls.o + 0x000000000800161c _exit + .text._read 0x0000000008001630 0x3a ./Core/Src/syscalls.o + 0x0000000008001630 _read + .text._write 0x000000000800166a 0x38 ./Core/Src/syscalls.o + 0x000000000800166a _write + .text._close 0x00000000080016a2 0x18 ./Core/Src/syscalls.o + 0x00000000080016a2 _close + .text._fstat 0x00000000080016ba 0x20 ./Core/Src/syscalls.o + 0x00000000080016ba _fstat + .text._isatty 0x00000000080016da 0x16 ./Core/Src/syscalls.o + 0x00000000080016da _isatty + .text._lseek 0x00000000080016f0 0x1a ./Core/Src/syscalls.o + 0x00000000080016f0 _lseek + *fill* 0x000000000800170a 0x2 + .text._sbrk 0x000000000800170c 0x6c ./Core/Src/sysmem.o + 0x000000000800170c _sbrk + .text.SystemInit + 0x0000000008001778 0xf0 ./Core/Src/system_stm32h7xx.o + 0x0000000008001778 SystemInit + .text.Reset_Handler + 0x0000000008001868 0x50 ./Core/Startup/startup_stm32h7b3lihxq.o + 0x0000000008001868 Reset_Handler + .text.Default_Handler + 0x00000000080018b8 0x2 ./Core/Startup/startup_stm32h7b3lihxq.o + 0x00000000080018b8 RTC_Alarm_IRQHandler + 0x00000000080018b8 HASH_RNG_IRQHandler + 0x00000000080018b8 TIM8_CC_IRQHandler + 0x00000000080018b8 UART8_IRQHandler + 0x00000000080018b8 BDMA2_Channel1_IRQHandler + 0x00000000080018b8 SPI4_IRQHandler + 0x00000000080018b8 BDMA2_Channel0_IRQHandler + 0x00000000080018b8 TIM1_CC_IRQHandler + 0x00000000080018b8 DMA2_Stream5_IRQHandler + 0x00000000080018b8 JPEG_IRQHandler + 0x00000000080018b8 DMA1_Stream5_IRQHandler + 0x00000000080018b8 EXTI3_IRQHandler + 0x00000000080018b8 LPTIM4_IRQHandler + 0x00000000080018b8 TIM8_TRG_COM_TIM14_IRQHandler + 0x00000000080018b8 LPTIM2_IRQHandler + 0x00000000080018b8 DFSDM1_FLT1_IRQHandler + 0x00000000080018b8 DMAMUX2_OVR_IRQHandler + 0x00000000080018b8 GFXMMU_IRQHandler + 0x00000000080018b8 TIM8_UP_TIM13_IRQHandler + 0x00000000080018b8 I2C3_ER_IRQHandler + 0x00000000080018b8 DFSDM1_FLT2_IRQHandler + 0x00000000080018b8 USART10_IRQHandler + 0x00000000080018b8 MDMA_IRQHandler + 0x00000000080018b8 LPTIM3_IRQHandler + 0x00000000080018b8 BDMA2_Channel3_IRQHandler + 0x00000000080018b8 HSEM1_IRQHandler + 0x00000000080018b8 EXTI0_IRQHandler + 0x00000000080018b8 I2C2_EV_IRQHandler + 0x00000000080018b8 DAC2_IRQHandler + 0x00000000080018b8 DMA1_Stream2_IRQHandler + 0x00000000080018b8 FPU_IRQHandler + 0x00000000080018b8 OTG_HS_WKUP_IRQHandler + 0x00000000080018b8 FDCAN1_IT1_IRQHandler + 0x00000000080018b8 LTDC_ER_IRQHandler + 0x00000000080018b8 DMA2_Stream2_IRQHandler + 0x00000000080018b8 SPI1_IRQHandler + 0x00000000080018b8 OCTOSPI1_IRQHandler + 0x00000000080018b8 BDMA2_Channel6_IRQHandler + 0x00000000080018b8 DMA2_Stream3_IRQHandler + 0x00000000080018b8 OCTOSPI2_IRQHandler + 0x00000000080018b8 SAI2_IRQHandler + 0x00000000080018b8 BDMA1_IRQHandler + 0x00000000080018b8 DFSDM1_FLT3_IRQHandler + 0x00000000080018b8 USART6_IRQHandler + 0x00000000080018b8 TIM17_IRQHandler + 0x00000000080018b8 USART3_IRQHandler + 0x00000000080018b8 CRYP_IRQHandler + 0x00000000080018b8 LPTIM5_IRQHandler + 0x00000000080018b8 UART5_IRQHandler + 0x00000000080018b8 DMA2_Stream0_IRQHandler + 0x00000000080018b8 TIM4_IRQHandler + 0x00000000080018b8 I2C1_EV_IRQHandler + 0x00000000080018b8 DMA1_Stream6_IRQHandler + 0x00000000080018b8 DMAMUX1_OVR_IRQHandler + 0x00000000080018b8 DMA1_Stream1_IRQHandler + 0x00000000080018b8 TIM16_IRQHandler + 0x00000000080018b8 UART4_IRQHandler + 0x00000000080018b8 TIM3_IRQHandler + 0x00000000080018b8 RCC_IRQHandler + 0x00000000080018b8 UART9_IRQHandler + 0x00000000080018b8 TIM8_BRK_TIM12_IRQHandler + 0x00000000080018b8 TIM1_TRG_COM_IRQHandler + 0x00000000080018b8 Default_Handler + 0x00000000080018b8 ECC_IRQHandler + 0x00000000080018b8 BDMA2_Channel2_IRQHandler + 0x00000000080018b8 CEC_IRQHandler + 0x00000000080018b8 EXTI15_10_IRQHandler + 0x00000000080018b8 DFSDM1_FLT4_IRQHandler + 0x00000000080018b8 ADC_IRQHandler + 0x00000000080018b8 OTFDEC1_IRQHandler + 0x00000000080018b8 DMA1_Stream7_IRQHandler + 0x00000000080018b8 SPI5_IRQHandler + 0x00000000080018b8 TIM7_IRQHandler + 0x00000000080018b8 SDMMC1_IRQHandler + 0x00000000080018b8 TIM5_IRQHandler + 0x00000000080018b8 DMA2_Stream7_IRQHandler + 0x00000000080018b8 TIM15_IRQHandler + 0x00000000080018b8 I2C3_EV_IRQHandler + 0x00000000080018b8 DFSDM2_IRQHandler + 0x00000000080018b8 EXTI9_5_IRQHandler + 0x00000000080018b8 RTC_WKUP_IRQHandler + 0x00000000080018b8 SPDIF_RX_IRQHandler + 0x00000000080018b8 PVD_PVM_IRQHandler + 0x00000000080018b8 SPI2_IRQHandler + 0x00000000080018b8 OTG_HS_EP1_IN_IRQHandler + 0x00000000080018b8 DFSDM1_FLT5_IRQHandler + 0x00000000080018b8 DMA1_Stream0_IRQHandler + 0x00000000080018b8 OTFDEC2_IRQHandler + 0x00000000080018b8 SVC_Handler + 0x00000000080018b8 CRS_IRQHandler + 0x00000000080018b8 EXTI4_IRQHandler + 0x00000000080018b8 DFSDM1_FLT6_IRQHandler + 0x00000000080018b8 FDCAN2_IT1_IRQHandler + 0x00000000080018b8 COMP_IRQHandler + 0x00000000080018b8 TIM1_UP_IRQHandler + 0x00000000080018b8 OTG_HS_EP1_OUT_IRQHandler + 0x00000000080018b8 WWDG_IRQHandler + 0x00000000080018b8 SPI6_IRQHandler + 0x00000000080018b8 MDIOS_IRQHandler + 0x00000000080018b8 I2C4_EV_IRQHandler + 0x00000000080018b8 FDCAN2_IT0_IRQHandler + 0x00000000080018b8 LPUART1_IRQHandler + 0x00000000080018b8 FDCAN1_IT0_IRQHandler + 0x00000000080018b8 TIM2_IRQHandler + 0x00000000080018b8 BDMA2_Channel5_IRQHandler + 0x00000000080018b8 OTG_HS_IRQHandler + 0x00000000080018b8 TIM1_BRK_IRQHandler + 0x00000000080018b8 EXTI1_IRQHandler + 0x00000000080018b8 SDMMC2_IRQHandler + 0x00000000080018b8 DTS_IRQHandler + 0x00000000080018b8 UART7_IRQHandler + 0x00000000080018b8 MDIOS_WKUP_IRQHandler + 0x00000000080018b8 USART2_IRQHandler + 0x00000000080018b8 DFSDM1_FLT0_IRQHandler + 0x00000000080018b8 I2C2_ER_IRQHandler + 0x00000000080018b8 DMA2_Stream1_IRQHandler + 0x00000000080018b8 DFSDM1_FLT7_IRQHandler + 0x00000000080018b8 FLASH_IRQHandler + 0x00000000080018b8 DMA2_Stream4_IRQHandler + 0x00000000080018b8 USART1_IRQHandler + 0x00000000080018b8 SPI3_IRQHandler + 0x00000000080018b8 WAKEUP_PIN_IRQHandler + 0x00000000080018b8 DMA1_Stream4_IRQHandler + 0x00000000080018b8 I2C1_ER_IRQHandler + 0x00000000080018b8 FMC_IRQHandler + 0x00000000080018b8 BDMA2_Channel7_IRQHandler + 0x00000000080018b8 FDCAN_CAL_IRQHandler + 0x00000000080018b8 SWPMI1_IRQHandler + 0x00000000080018b8 LPTIM1_IRQHandler + 0x00000000080018b8 DCMI_PSSI_IRQHandler + 0x00000000080018b8 I2C4_ER_IRQHandler + 0x00000000080018b8 DMA2_Stream6_IRQHandler + 0x00000000080018b8 SAI1_IRQHandler + 0x00000000080018b8 DMA1_Stream3_IRQHandler + 0x00000000080018b8 RTC_TAMP_STAMP_CSS_LSE_IRQHandler + 0x00000000080018b8 BDMA2_Channel4_IRQHandler + *fill* 0x00000000080018ba 0x2 + .text.HAL_Init + 0x00000000080018bc 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x00000000080018bc HAL_Init + .text.HAL_IncTick + 0x0000000008001934 0x28 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x0000000008001934 HAL_IncTick + .text.HAL_GetTick + 0x000000000800195c 0x18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x000000000800195c HAL_GetTick + .text.__NVIC_SetPriorityGrouping + 0x0000000008001974 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_GetPriorityGrouping + 0x00000000080019bc 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_EnableIRQ + 0x00000000080019d8 0x3c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.__NVIC_SetPriority + 0x0000000008001a14 0x54 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.NVIC_EncodePriority + 0x0000000008001a68 0x66 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .text.HAL_NVIC_SetPriorityGrouping + 0x0000000008001ace 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + 0x0000000008001ace HAL_NVIC_SetPriorityGrouping + .text.HAL_NVIC_SetPriority + 0x0000000008001ae4 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + 0x0000000008001ae4 HAL_NVIC_SetPriority + .text.HAL_NVIC_EnableIRQ + 0x0000000008001b18 0x1c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + 0x0000000008001b18 HAL_NVIC_EnableIRQ + .text.HAL_CRC_Init + 0x0000000008001b34 0xc8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + 0x0000000008001b34 HAL_CRC_Init + .text.HAL_CRCEx_Polynomial_Set + 0x0000000008001bfc 0x10c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + 0x0000000008001bfc HAL_CRCEx_Polynomial_Set + .text.HAL_DMA2D_Init + 0x0000000008001d08 0xc8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + 0x0000000008001d08 HAL_DMA2D_Init + .text.HAL_DMA2D_IRQHandler + 0x0000000008001dd0 0x1f8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + 0x0000000008001dd0 HAL_DMA2D_IRQHandler + .text.HAL_DMA2D_LineEventCallback + 0x0000000008001fc8 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + 0x0000000008001fc8 HAL_DMA2D_LineEventCallback + .text.HAL_DMA2D_CLUTLoadingCpltCallback + 0x0000000008001fdc 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + 0x0000000008001fdc HAL_DMA2D_CLUTLoadingCpltCallback + .text.HAL_DMA2D_ConfigLayer + 0x0000000008001ff0 0x15c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + 0x0000000008001ff0 HAL_DMA2D_ConfigLayer + .text.HAL_GPIO_Init + 0x000000000800214c 0x360 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + 0x000000000800214c HAL_GPIO_Init + .text.HAL_GPIO_WritePin + 0x00000000080024ac 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + 0x00000000080024ac HAL_GPIO_WritePin + .text.HAL_GPIO_EXTI_IRQHandler + 0x00000000080024de 0x34 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + 0x00000000080024de HAL_GPIO_EXTI_IRQHandler + .text.HAL_GPIO_EXTI_Callback + 0x0000000008002512 0x16 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + 0x0000000008002512 HAL_GPIO_EXTI_Callback + .text.HAL_I2C_Init + 0x0000000008002528 0x120 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + 0x0000000008002528 HAL_I2C_Init + .text.HAL_I2CEx_ConfigAnalogFilter + 0x0000000008002648 0x96 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + 0x0000000008002648 HAL_I2CEx_ConfigAnalogFilter + .text.HAL_I2CEx_ConfigDigitalFilter + 0x00000000080026de 0x98 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + 0x00000000080026de HAL_I2CEx_ConfigDigitalFilter + *fill* 0x0000000008002776 0x2 + .text.HAL_LTDC_Init + 0x0000000008002778 0x1a0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x0000000008002778 HAL_LTDC_Init + .text.HAL_LTDC_IRQHandler + 0x0000000008002918 0x148 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x0000000008002918 HAL_LTDC_IRQHandler + .text.HAL_LTDC_ErrorCallback + 0x0000000008002a60 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x0000000008002a60 HAL_LTDC_ErrorCallback + .text.HAL_LTDC_ReloadEventCallback + 0x0000000008002a74 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x0000000008002a74 HAL_LTDC_ReloadEventCallback + .text.HAL_LTDC_ConfigLayer + 0x0000000008002a88 0x7c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x0000000008002a88 HAL_LTDC_ConfigLayer + .text.HAL_LTDC_ProgramLineEvent + 0x0000000008002b04 0x70 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x0000000008002b04 HAL_LTDC_ProgramLineEvent + .text.LTDC_SetConfig + 0x0000000008002b74 0x334 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .text.HAL_OSPI_Init + 0x0000000008002ea8 0x178 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + 0x0000000008002ea8 HAL_OSPI_Init + .text.HAL_OSPI_SetTimeout + 0x0000000008003020 0x1e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + 0x0000000008003020 HAL_OSPI_SetTimeout + *fill* 0x000000000800303e 0x2 + .text.HAL_OSPIM_Config + 0x0000000008003040 0x9d0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + 0x0000000008003040 HAL_OSPIM_Config + .text.OSPI_WaitFlagStateUntilTimeout + 0x0000000008003a10 0x6e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + *fill* 0x0000000008003a7e 0x2 + .text.OSPIM_GetConfig + 0x0000000008003a80 0x174 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .text.HAL_PWREx_ConfigSupply + 0x0000000008003bf4 0xb4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + 0x0000000008003bf4 HAL_PWREx_ConfigSupply + .text.HAL_RCC_OscConfig + 0x0000000008003ca8 0x808 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x0000000008003ca8 HAL_RCC_OscConfig + .text.HAL_RCC_ClockConfig + 0x00000000080044b0 0x36c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x00000000080044b0 HAL_RCC_ClockConfig + .text.HAL_RCC_MCOConfig + 0x000000000800481c 0xd4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x000000000800481c HAL_RCC_MCOConfig + .text.HAL_RCC_GetSysClockFreq + 0x00000000080048f0 0x2f4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x00000000080048f0 HAL_RCC_GetSysClockFreq + .text.HAL_RCC_GetHCLKFreq + 0x0000000008004be4 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x0000000008004be4 HAL_RCC_GetHCLKFreq + .text.HAL_RCC_GetPCLK1Freq + 0x0000000008004c44 0x2c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x0000000008004c44 HAL_RCC_GetPCLK1Freq + .text.HAL_RCC_GetClockConfig + 0x0000000008004c70 0x84 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x0000000008004c70 HAL_RCC_GetClockConfig + .text.HAL_RCCEx_PeriphCLKConfig + 0x0000000008004cf4 0xe18 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + 0x0000000008004cf4 HAL_RCCEx_PeriphCLKConfig + .text.RCCEx_PLL2_Config + 0x0000000008005b0c 0x164 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.RCCEx_PLL3_Config + 0x0000000008005c70 0x164 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .text.HAL_TIM_Base_Init + 0x0000000008005dd4 0xae ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x0000000008005dd4 HAL_TIM_Base_Init + .text.HAL_TIM_Base_MspInit + 0x0000000008005e82 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x0000000008005e82 HAL_TIM_Base_MspInit + *fill* 0x0000000008005e96 0x2 + .text.HAL_TIM_Base_Start_IT + 0x0000000008005e98 0xf0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x0000000008005e98 HAL_TIM_Base_Start_IT + .text.HAL_TIM_IRQHandler + 0x0000000008005f88 0x23e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x0000000008005f88 HAL_TIM_IRQHandler + .text.HAL_TIM_OC_DelayElapsedCallback + 0x00000000080061c6 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x00000000080061c6 HAL_TIM_OC_DelayElapsedCallback + .text.HAL_TIM_IC_CaptureCallback + 0x00000000080061da 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x00000000080061da HAL_TIM_IC_CaptureCallback + .text.HAL_TIM_PWM_PulseFinishedCallback + 0x00000000080061ee 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x00000000080061ee HAL_TIM_PWM_PulseFinishedCallback + .text.HAL_TIM_TriggerCallback + 0x0000000008006202 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x0000000008006202 HAL_TIM_TriggerCallback + *fill* 0x0000000008006216 0x2 + .text.TIM_Base_SetConfig + 0x0000000008006218 0x134 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x0000000008006218 TIM_Base_SetConfig + .text.HAL_TIMEx_CommutCallback + 0x000000000800634c 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + 0x000000000800634c HAL_TIMEx_CommutCallback + .text.HAL_TIMEx_BreakCallback + 0x0000000008006360 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + 0x0000000008006360 HAL_TIMEx_BreakCallback + .text.HAL_TIMEx_Break2Callback + 0x0000000008006374 0x14 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + 0x0000000008006374 HAL_TIMEx_Break2Callback + .text._tx_byte_allocate + 0x0000000008006388 0x18c ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + 0x0000000008006388 _tx_byte_allocate + .text._tx_byte_pool_cleanup + 0x0000000008006514 0xf8 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + 0x0000000008006514 _tx_byte_pool_cleanup + .text._tx_byte_pool_create + 0x000000000800660c 0x12c ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + 0x000000000800660c _tx_byte_pool_create + .text._tx_byte_pool_search + 0x0000000008006738 0x21c ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + 0x0000000008006738 _tx_byte_pool_search + .text._tx_initialize_high_level + 0x0000000008006954 0x88 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x0000000008006954 _tx_initialize_high_level + .text._tx_initialize_kernel_enter + 0x00000000080069dc 0x54 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + 0x00000000080069dc _tx_initialize_kernel_enter + .text._tx_queue_cleanup + 0x0000000008006a30 0x108 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + 0x0000000008006a30 _tx_queue_cleanup + .text._tx_queue_create + 0x0000000008006b38 0xe8 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + 0x0000000008006b38 _tx_queue_create + .text._tx_queue_receive + 0x0000000008006c20 0x390 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + 0x0000000008006c20 _tx_queue_receive + .text._tx_queue_send + 0x0000000008006fb0 0x258 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + 0x0000000008006fb0 _tx_queue_send + .text._tx_semaphore_cleanup + 0x0000000008007208 0xf8 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + 0x0000000008007208 _tx_semaphore_cleanup + .text._tx_semaphore_create + 0x0000000008007300 0xa4 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + 0x0000000008007300 _tx_semaphore_create + .text._tx_semaphore_get + 0x00000000080073a4 0x124 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + 0x00000000080073a4 _tx_semaphore_get + .text._tx_semaphore_put + 0x00000000080074c8 0xb0 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + 0x00000000080074c8 _tx_semaphore_put + .text._tx_thread_create + 0x0000000008007578 0x1ec ./Middlewares/ST/threadx/common/src/tx_thread_create.o + 0x0000000008007578 _tx_thread_create + .text._tx_thread_initialize + 0x0000000008007764 0x78 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x0000000008007764 _tx_thread_initialize + .text._tx_thread_shell_entry + 0x00000000080077dc 0x98 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + 0x00000000080077dc _tx_thread_shell_entry + .text._tx_thread_system_preempt_check + 0x0000000008007874 0x74 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + 0x0000000008007874 _tx_thread_system_preempt_check + .text._tx_thread_system_resume + 0x00000000080078e8 0x200 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + 0x00000000080078e8 _tx_thread_system_resume + .text._tx_thread_system_suspend + 0x0000000008007ae8 0x230 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + 0x0000000008007ae8 _tx_thread_system_suspend + .text._tx_thread_time_slice + 0x0000000008007d18 0xa4 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + 0x0000000008007d18 _tx_thread_time_slice + .text._tx_thread_timeout + 0x0000000008007dbc 0x78 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + 0x0000000008007dbc _tx_thread_timeout + .text._tx_timer_expiration_process + 0x0000000008007e34 0x44 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + 0x0000000008007e34 _tx_timer_expiration_process + .text._tx_timer_initialize + 0x0000000008007e78 0xf8 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x0000000008007e78 _tx_timer_initialize + .text._tx_timer_system_activate + 0x0000000008007f70 0xc4 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + 0x0000000008007f70 _tx_timer_system_activate + .text._tx_timer_system_deactivate + 0x0000000008008034 0x6e ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + 0x0000000008008034 _tx_timer_system_deactivate + *fill* 0x00000000080080a2 0x2 + .text._tx_timer_thread_entry + 0x00000000080080a4 0x1fc ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + 0x00000000080080a4 _tx_timer_thread_entry + .text._txe_byte_allocate + 0x00000000080082a0 0xe8 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + 0x00000000080082a0 _txe_byte_allocate + .text._txe_byte_pool_create + 0x0000000008008388 0x140 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + 0x0000000008008388 _txe_byte_pool_create + .text._txe_queue_create + 0x00000000080084c8 0x160 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + 0x00000000080084c8 _txe_queue_create + .text._txe_queue_receive + 0x0000000008008628 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + 0x0000000008008628 _txe_queue_receive + .text._txe_queue_send + 0x00000000080086bc 0x94 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + 0x00000000080086bc _txe_queue_send + .text._txe_semaphore_create + 0x0000000008008750 0x12c ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + 0x0000000008008750 _txe_semaphore_create + .text._txe_semaphore_get + 0x000000000800887c 0x84 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + 0x000000000800887c _txe_semaphore_get + .text._txe_semaphore_put + 0x0000000008008900 0x3c ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + 0x0000000008008900 _txe_semaphore_put + .text._txe_thread_create + 0x000000000800893c 0x1e4 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + 0x000000000800893c _txe_thread_create + .text.MX_TouchGFX_PreOSInit + 0x0000000008008b20 0x10 ./TouchGFX/App/app_touchgfx.o + 0x0000000008008b20 MX_TouchGFX_PreOSInit + .text.MX_TouchGFX_Init + 0x0000000008008b30 0x78 ./TouchGFX/App/app_touchgfx.o + 0x0000000008008b30 MX_TouchGFX_Init + .text.TouchGFX_Task + 0x0000000008008ba8 0x14 ./TouchGFX/App/app_touchgfx.o + 0x0000000008008ba8 TouchGFX_Task + .text._ZN8touchgfx12FontProviderD2Ev + 0x0000000008008bbc 0x20 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x0000000008008bbc touchgfx::FontProvider::~FontProvider() + 0x0000000008008bbc touchgfx::FontProvider::~FontProvider() + .text._ZN8touchgfx12FontProviderD0Ev + 0x0000000008008bdc 0x20 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x0000000008008bdc touchgfx::FontProvider::~FontProvider() + .text._ZN23ApplicationFontProvider7getFontEt + 0x0000000008008bfc 0x48 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x0000000008008bfc ApplicationFontProvider::getFont(unsigned short) + .text._ZN23ApplicationFontProviderD2Ev + 0x0000000008008c44 0x24 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x0000000008008c44 ApplicationFontProvider::~ApplicationFontProvider() + 0x0000000008008c44 ApplicationFontProvider::~ApplicationFontProvider() + .text._ZN23ApplicationFontProviderD0Ev + 0x0000000008008c68 0x20 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x0000000008008c68 ApplicationFontProvider::~ApplicationFontProvider() + .text._ZN8touchgfx4FontD2Ev + 0x0000000008008c88 0x20 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008c88 touchgfx::Font::~Font() + 0x0000000008008c88 touchgfx::Font::~Font() + .text._ZN8touchgfx4FontD0Ev + 0x0000000008008ca8 0x20 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008ca8 touchgfx::Font::~Font() + .text._ZNK8touchgfx4Font8getGlyphEt + 0x0000000008008cc8 0x40 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008cc8 touchgfx::Font::getGlyph(unsigned short) const + .text._ZNK8touchgfx4Font15getFallbackCharEv + 0x0000000008008d08 0x18 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008d08 touchgfx::Font::getFallbackChar() const + .text._ZNK8touchgfx4Font15getEllipsisCharEv + 0x0000000008008d20 0x18 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008d20 touchgfx::Font::getEllipsisChar() const + .text._ZNK8touchgfx4Font13getFontHeightEv + 0x0000000008008d38 0x18 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008d38 touchgfx::Font::getFontHeight() const + .text._ZNK8touchgfx4Font20getMinimumTextHeightEv + 0x0000000008008d50 0x22 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008d50 touchgfx::Font::getMinimumTextHeight() const + .text._ZNK8touchgfx4Font15getBitsPerPixelEv + 0x0000000008008d72 0x1e ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008d72 touchgfx::Font::getBitsPerPixel() const + .text._ZNK8touchgfx4Font15getByteAlignRowEv + 0x0000000008008d90 0x1e ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008d90 touchgfx::Font::getByteAlignRow() const + *fill* 0x0000000008008dae 0x2 + .text._ZN8touchgfx9ConstFontD2Ev + 0x0000000008008db0 0x24 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008db0 touchgfx::ConstFont::~ConstFont() + 0x0000000008008db0 touchgfx::ConstFont::~ConstFont() + .text._ZN8touchgfx9ConstFontD0Ev + 0x0000000008008dd4 0x20 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008dd4 touchgfx::ConstFont::~ConstFont() + .text._ZN8touchgfx13GeneratedFontD2Ev + 0x0000000008008df4 0x24 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008df4 touchgfx::GeneratedFont::~GeneratedFont() + 0x0000000008008df4 touchgfx::GeneratedFont::~GeneratedFont() + .text._ZN8touchgfx13GeneratedFontD0Ev + 0x0000000008008e18 0x20 ./TouchGFX/generated/fonts/src/CachedFont.o + 0x0000000008008e18 touchgfx::GeneratedFont::~GeneratedFont() + .text._ZNK8touchgfx13GeneratedFont12getGSUBTableEv + 0x0000000008008e38 0x18 ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x0000000008008e38 touchgfx::GeneratedFont::getGSUBTable() const + .text._ZNK8touchgfx13GeneratedFont23getContextualFormsTableEv + 0x0000000008008e50 0x18 ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x0000000008008e50 touchgfx::GeneratedFont::getContextualFormsTable() const + .text._ZN8touchgfx13GeneratedFontC2EPKNS_9GlyphNodeEtthhhhhPKPKhPKNS_11KerningNodeEttPKtPKNS_24FontContextualFormsTableE + 0x0000000008008e68 0x74 ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x0000000008008e68 touchgfx::GeneratedFont::GeneratedFont(touchgfx::GlyphNode const*, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char const* const*, touchgfx::KerningNode const*, unsigned short, unsigned short, unsigned short const*, touchgfx::FontContextualFormsTable const*) + 0x0000000008008e68 touchgfx::GeneratedFont::GeneratedFont(touchgfx::GlyphNode const*, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char const* const*, touchgfx::KerningNode const*, unsigned short, unsigned short, unsigned short const*, touchgfx::FontContextualFormsTable const*) + .text._ZNK8touchgfx13GeneratedFont12getPixelDataEPKNS_9GlyphNodeE + 0x0000000008008edc 0x32 ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x0000000008008edc touchgfx::GeneratedFont::getPixelData(touchgfx::GlyphNode const*) const + .text._ZNK8touchgfx13GeneratedFont10getKerningEtPKNS_9GlyphNodeE + 0x0000000008008f0e 0x8e ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x0000000008008f0e touchgfx::GeneratedFont::getKerning(unsigned short, touchgfx::GlyphNode const*) const + .text.__tcf_0 0x0000000008008f9c 0x10 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .text._Z23getFont_verdana_10_4bppv + 0x0000000008008fac 0x9c ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + 0x0000000008008fac getFont_verdana_10_4bpp() + .text.__tcf_0 0x0000000008009048 0x10 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .text._Z23getFont_verdana_20_4bppv + 0x0000000008009058 0x9c ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + 0x0000000008009058 getFont_verdana_20_4bpp() + .text.__tcf_0 0x00000000080090f4 0x10 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .text._Z23getFont_verdana_40_4bppv + 0x0000000008009104 0x9c ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + 0x0000000008009104 getFont_verdana_40_4bpp() + .text._ZnwjPv 0x00000000080091a0 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080091a0 operator new(unsigned int, void*) + .text._ZN8touchgfx15UIEventListener16handleClickEventERKNS_10ClickEventE + 0x00000000080091b8 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080091b8 touchgfx::UIEventListener::handleClickEvent(touchgfx::ClickEvent const&) + .text._ZN8touchgfx15UIEventListener15handleDragEventERKNS_9DragEventE + 0x00000000080091ce 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080091ce touchgfx::UIEventListener::handleDragEvent(touchgfx::DragEvent const&) + .text._ZN8touchgfx15UIEventListener18handleGestureEventERKNS_12GestureEventE + 0x00000000080091e4 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080091e4 touchgfx::UIEventListener::handleGestureEvent(touchgfx::GestureEvent const&) + .text._ZN8touchgfx15UIEventListener14handleKeyEventEh + 0x00000000080091fa 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080091fa touchgfx::UIEventListener::handleKeyEvent(unsigned char) + .text._ZN8touchgfx15UIEventListener15handleTickEventEv + 0x0000000008009212 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009212 touchgfx::UIEventListener::handleTickEvent() + .text._ZN8touchgfx15UIEventListener29handlePendingScreenTransitionEv + 0x0000000008009226 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009226 touchgfx::UIEventListener::handlePendingScreenTransition() + *fill* 0x000000000800923a 0x2 + .text._ZN8touchgfx15UIEventListenerD2Ev + 0x000000000800923c 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800923c touchgfx::UIEventListener::~UIEventListener() + 0x000000000800923c touchgfx::UIEventListener::~UIEventListener() + .text._ZN8touchgfx15UIEventListenerD0Ev + 0x000000000800925c 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800925c touchgfx::UIEventListener::~UIEventListener() + .text._ZN8touchgfx11Application19changeToStartScreenEv + 0x000000000800927c 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800927c touchgfx::Application::changeToStartScreen() + .text._ZN8touchgfx11Application15appSwitchScreenEh + 0x0000000008009290 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009290 touchgfx::Application::appSwitchScreen(unsigned char) + .text._ZN8touchgfx11Application13requestRedrawERNS_4RectE + 0x00000000080092a8 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080092a8 touchgfx::Application::requestRedraw(touchgfx::Rect&) + .text._ZN8touchgfx15GenericCallbackIvvvED2Ev + 0x00000000080092cc 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080092cc touchgfx::GenericCallback::~GenericCallback() + 0x00000000080092cc touchgfx::GenericCallback::~GenericCallback() + .text._ZN8touchgfx15GenericCallbackIvvvED0Ev + 0x00000000080092ec 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080092ec touchgfx::GenericCallback::~GenericCallback() + .text._ZN8touchgfx3HAL11getInstanceEv + 0x000000000800930c 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800930c touchgfx::HAL::getInstance() + .text._ZN8touchgfx3HAL3lcdEv + 0x0000000008009324 0x38 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009324 touchgfx::HAL::lcd() + .text._ZN8touchgfx10TransitionC2Ev + 0x000000000800935c 0x2c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800935c touchgfx::Transition::Transition() + 0x000000000800935c touchgfx::Transition::Transition() + .text._ZN8touchgfx10TransitionD2Ev + 0x0000000008009388 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009388 touchgfx::Transition::~Transition() + 0x0000000008009388 touchgfx::Transition::~Transition() + .text._ZN8touchgfx10TransitionD0Ev + 0x00000000080093a8 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080093a8 touchgfx::Transition::~Transition() + .text._ZN8touchgfx10Transition15handleTickEventEv + 0x00000000080093c8 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080093c8 touchgfx::Transition::handleTickEvent() + .text._ZN8touchgfx10Transition8tearDownEv + 0x00000000080093dc 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080093dc touchgfx::Transition::tearDown() + .text._ZN8touchgfx10Transition4initEv + 0x00000000080093f0 0x14 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080093f0 touchgfx::Transition::init() + .text._ZN8touchgfx10Transition10invalidateEv + 0x0000000008009404 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009404 touchgfx::Transition::invalidate() + .text._ZN8touchgfx10Transition18setScreenContainerERNS_9ContainerE + 0x0000000008009420 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009420 touchgfx::Transition::setScreenContainer(touchgfx::Container&) + .text._ZN8touchgfx11ApplicationD2Ev + 0x000000000800943c 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800943c touchgfx::Application::~Application() + 0x000000000800943c touchgfx::Application::~Application() + .text._ZN8touchgfx11ApplicationD0Ev + 0x0000000008009460 0x22 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009460 touchgfx::Application::~Application() + *fill* 0x0000000008009482 0x2 + .text._ZN8touchgfx14MVPApplicationC2Ev + 0x0000000008009484 0x40 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009484 touchgfx::MVPApplication::MVPApplication() + 0x0000000008009484 touchgfx::MVPApplication::MVPApplication() + .text._ZN8touchgfx14MVPApplication29handlePendingScreenTransitionEv + 0x00000000080094c4 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080094c4 touchgfx::MVPApplication::handlePendingScreenTransition() + .text._ZN8touchgfx14MVPApplication31evaluatePendingScreenTransitionEv + 0x00000000080094da 0x5e ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080094da touchgfx::MVPApplication::evaluatePendingScreenTransition() + .text._ZN5Model4bindEP13ModelListener + 0x0000000008009538 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009538 Model::bind(ModelListener*) + .text._ZN8touchgfx14MVPApplicationD2Ev + 0x0000000008009554 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009554 touchgfx::MVPApplication::~MVPApplication() + 0x0000000008009554 touchgfx::MVPApplication::~MVPApplication() + .text._ZN8touchgfx14MVPApplicationD0Ev + 0x0000000008009578 0x22 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009578 touchgfx::MVPApplication::~MVPApplication() + *fill* 0x000000000800959a 0x2 + .text._ZN23FrontendApplicationBaseD2Ev + 0x000000000800959c 0x30 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800959c FrontendApplicationBase::~FrontendApplicationBase() + 0x000000000800959c FrontendApplicationBase::~FrontendApplicationBase() + .text._ZN23FrontendApplicationBaseD0Ev + 0x00000000080095cc 0x22 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080095cc FrontendApplicationBase::~FrontendApplicationBase() + .text._ZN23FrontendApplicationBase19changeToStartScreenEv + 0x00000000080095ee 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080095ee FrontendApplicationBase::changeToStartScreen() + .text._ZN8touchgfx12NoTransition15handleTickEventEv + 0x0000000008009604 0x1a ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009604 touchgfx::NoTransition::handleTickEvent() + .text._ZN13ModelListener4bindEP5Model + 0x000000000800961e 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800961e ModelListener::bind(Model*) + *fill* 0x000000000800963a 0x2 + .text._ZN23FrontendApplicationBaseC2ER5ModelR12FrontendHeap + 0x000000000800963c 0x64 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800963c FrontendApplicationBase::FrontendApplicationBase(Model&, FrontendHeap&) + 0x000000000800963c FrontendApplicationBase::FrontendApplicationBase(Model&, FrontendHeap&) + .text._ZN8touchgfx15GenericCallbackIvvvEaSERKS1_ + 0x00000000080096a0 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080096a0 touchgfx::GenericCallback::operator=(touchgfx::GenericCallback const&) + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEaSEOS2_ + 0x00000000080096b8 0x38 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080096b8 touchgfx::Callback::operator=(touchgfx::Callback&&) + .text._ZN23FrontendApplicationBase29gotoScreen1ScreenNoTransitionEv + 0x00000000080096f0 0x54 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080096f0 FrontendApplicationBase::gotoScreen1ScreenNoTransition() + .text._ZN23FrontendApplicationBase33gotoScreen1ScreenNoTransitionImplEv + 0x0000000008009744 0x38 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009744 FrontendApplicationBase::gotoScreen1ScreenNoTransitionImpl() + .text._ZN8touchgfx15GenericCallbackIvvvEC2Ev + 0x000000000800977c 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800977c touchgfx::GenericCallback::GenericCallback() + 0x000000000800977c touchgfx::GenericCallback::GenericCallback() + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC2Ev + 0x000000000800979c 0x38 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000800979c touchgfx::Callback::Callback() + 0x000000000800979c touchgfx::Callback::Callback() + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvEC2EPS1_MS1_FvvE + 0x00000000080097d4 0x40 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x00000000080097d4 touchgfx::Callback::Callback(FrontendApplicationBase*, void (FrontendApplicationBase::*)()) + 0x00000000080097d4 touchgfx::Callback::Callback(FrontendApplicationBase*, void (FrontendApplicationBase::*)()) + .text._ZN8touchgfx12NoTransitionC2Ev + 0x0000000008009814 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009814 touchgfx::NoTransition::NoTransition() + 0x0000000008009814 touchgfx::NoTransition::NoTransition() + .text._ZN8touchgfx14makeTransitionI11Screen1View16Screen1PresenterNS_12NoTransitionE5ModelEEPT0_PPNS_6ScreenEPPNS_9PresenterERNS_7MVPHeapEPPNS_10TransitionEPT2_ + 0x0000000008009838 0x23c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009838 Screen1Presenter* touchgfx::makeTransition(touchgfx::Screen**, touchgfx::Presenter**, touchgfx::MVPHeap&, touchgfx::Transition**, Model*) + .text._ZN8touchgfx17AbstractPartition2atINS_12NoTransitionEEERT_t + 0x0000000008009a74 0x26 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009a74 touchgfx::NoTransition& touchgfx::AbstractPartition::at(unsigned short) + .text._ZN8touchgfx17AbstractPartition2atI11Screen1ViewEERT_t + 0x0000000008009a9a 0x26 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009a9a Screen1View& touchgfx::AbstractPartition::at(unsigned short) + .text._ZN8touchgfx17AbstractPartition2atI16Screen1PresenterEERT_t + 0x0000000008009ac0 0x26 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009ac0 Screen1Presenter& touchgfx::AbstractPartition::at(unsigned short) + .text._ZN8touchgfx4ViewI16Screen1PresenterE4bindERS1_ + 0x0000000008009ae6 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009ae6 touchgfx::View::bind(Screen1Presenter&) + *fill* 0x0000000008009b02 0x2 + .text._ZN8touchgfx12NoTransitionD2Ev + 0x0000000008009b04 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009b04 touchgfx::NoTransition::~NoTransition() + 0x0000000008009b04 touchgfx::NoTransition::~NoTransition() + .text._ZN8touchgfx12NoTransitionD0Ev + 0x0000000008009b28 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009b28 touchgfx::NoTransition::~NoTransition() + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED2Ev + 0x0000000008009b48 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009b48 touchgfx::Callback::~Callback() + 0x0000000008009b48 touchgfx::Callback::~Callback() + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvED0Ev + 0x0000000008009b6c 0x20 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009b6c touchgfx::Callback::~Callback() + .text._ZN8touchgfx8CallbackI23FrontendApplicationBasevvvE7executeEv + 0x0000000008009b8c 0x48 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009b8c touchgfx::Callback::execute() + .text._ZNK8touchgfx8CallbackI23FrontendApplicationBasevvvE7isValidEv + 0x0000000008009bd4 0x40 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x0000000008009bd4 touchgfx::Callback::isValid() const + .text._ZN8touchgfx9colortypeC2Em + 0x0000000008009c14 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009c14 touchgfx::colortype::colortype(unsigned long) + 0x0000000008009c14 touchgfx::colortype::colortype(unsigned long) + .text._ZNK8touchgfx9colortypecvmEv + 0x0000000008009c32 0x18 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009c32 touchgfx::colortype::operator unsigned long() const + .text._ZN8touchgfx4RectC2Ev + 0x0000000008009c4a 0x2e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009c4a touchgfx::Rect::Rect() + 0x0000000008009c4a touchgfx::Rect::Rect() + .text._ZN8touchgfx8DrawableC2Ev + 0x0000000008009c78 0x60 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009c78 touchgfx::Drawable::Drawable() + 0x0000000008009c78 touchgfx::Drawable::Drawable() + .text._ZN8touchgfx8DrawableD2Ev + 0x0000000008009cd8 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009cd8 touchgfx::Drawable::~Drawable() + 0x0000000008009cd8 touchgfx::Drawable::~Drawable() + .text._ZN8touchgfx8DrawableD0Ev + 0x0000000008009cf8 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009cf8 touchgfx::Drawable::~Drawable() + .text._ZNK8touchgfx8Drawable17invalidateContentEv + 0x0000000008009d18 0x26 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009d18 touchgfx::Drawable::invalidateContent() const + .text._ZN8touchgfx8Drawable13getFirstChildEv + 0x0000000008009d3e 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009d3e touchgfx::Drawable::getFirstChild() + .text._ZN8touchgfx8Drawable11setPositionEssss + 0x0000000008009d54 0x42 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009d54 touchgfx::Drawable::setPosition(short, short, short, short) + .text._ZN8touchgfx8Drawable4setXEs + 0x0000000008009d96 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009d96 touchgfx::Drawable::setX(short) + .text._ZN8touchgfx8Drawable4setYEs + 0x0000000008009db4 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009db4 touchgfx::Drawable::setY(short) + .text._ZN8touchgfx8Drawable5setXYEss + 0x0000000008009dd2 0x3c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009dd2 touchgfx::Drawable::setXY(short, short) + .text._ZN8touchgfx8Drawable8setWidthEs + 0x0000000008009e0e 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009e0e touchgfx::Drawable::setWidth(short) + .text._ZN8touchgfx8Drawable9setHeightEs + 0x0000000008009e2c 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009e2c touchgfx::Drawable::setHeight(short) + .text._ZN8touchgfx8Drawable20childGeometryChangedEv + 0x0000000008009e4a 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009e4a touchgfx::Drawable::childGeometryChanged() + .text._ZN8touchgfx8Drawable16handleClickEventERKNS_10ClickEventE + 0x0000000008009e5e 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009e5e touchgfx::Drawable::handleClickEvent(touchgfx::ClickEvent const&) + .text._ZN8touchgfx8Drawable18handleGestureEventERKNS_12GestureEventE + 0x0000000008009e74 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009e74 touchgfx::Drawable::handleGestureEvent(touchgfx::GestureEvent const&) + .text._ZN8touchgfx8Drawable14setWidthHeightEss + 0x0000000008009e8a 0x3c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009e8a touchgfx::Drawable::setWidthHeight(short, short) + .text._ZN8touchgfx8Drawable15handleDragEventERKNS_9DragEventE + 0x0000000008009ec6 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009ec6 touchgfx::Drawable::handleDragEvent(touchgfx::DragEvent const&) + .text._ZN8touchgfx8Drawable15handleTickEventEv + 0x0000000008009edc 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009edc touchgfx::Drawable::handleTickEvent() + .text._ZNK8touchgfx8Drawable9isVisibleEv + 0x0000000008009ef0 0x1a ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009ef0 touchgfx::Drawable::isVisible() const + .text._ZNK8touchgfx8Drawable11isTouchableEv + 0x0000000008009f0a 0x1a ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009f0a touchgfx::Drawable::isTouchable() const + .text._ZN8touchgfx8Drawable6moveToEss + 0x0000000008009f24 0x46 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009f24 touchgfx::Drawable::moveTo(short, short) + .text._ZN8touchgfx8Drawable19resetDrawChainCacheEv + 0x0000000008009f6a 0x2c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009f6a touchgfx::Drawable::resetDrawChainCache() + .text._ZN8touchgfx8Drawable14setupDrawChainERKNS_4RectEPPS0_ + 0x0000000008009f96 0x28 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009f96 touchgfx::Drawable::setupDrawChain(touchgfx::Rect const&, touchgfx::Drawable**) + .text._ZN8touchgfx3HAL15getAuxiliaryLCDEv + 0x0000000008009fbe 0x18 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009fbe touchgfx::HAL::getAuxiliaryLCD() + *fill* 0x0000000008009fd6 0x2 + .text._ZN8touchgfx6ScreenD2Ev + 0x0000000008009fd8 0x28 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x0000000008009fd8 touchgfx::Screen::~Screen() + 0x0000000008009fd8 touchgfx::Screen::~Screen() + .text._ZN8touchgfx6ScreenD0Ev + 0x000000000800a000 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a000 touchgfx::Screen::~Screen() + .text._ZN8touchgfx6Screen11setupScreenEv + 0x000000000800a020 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a020 touchgfx::Screen::setupScreen() + .text._ZN8touchgfx6Screen15afterTransitionEv + 0x000000000800a034 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a034 touchgfx::Screen::afterTransition() + .text._ZN8touchgfx6Screen14tearDownScreenEv + 0x000000000800a048 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a048 touchgfx::Screen::tearDownScreen() + .text._ZN8touchgfx6Screen15handleTickEventEv + 0x000000000800a05c 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a05c touchgfx::Screen::handleTickEvent() + .text._ZN8touchgfx6Screen14handleKeyEventEh + 0x000000000800a070 0x18 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a070 touchgfx::Screen::handleKeyEvent(unsigned char) + .text._ZN8touchgfx6Screen3addERNS_8DrawableE + 0x000000000800a088 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a088 touchgfx::Screen::add(touchgfx::Drawable&) + .text._ZN8touchgfx6Widget12getLastChildEssPPNS_8DrawableE + 0x000000000800a0a6 0x46 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a0a6 touchgfx::Widget::getLastChild(short, short, touchgfx::Drawable**) + .text._ZN8touchgfx6WidgetC2Ev + 0x000000000800a0ec 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a0ec touchgfx::Widget::Widget() + 0x000000000800a0ec touchgfx::Widget::Widget() + .text._ZN8touchgfx6WidgetD2Ev + 0x000000000800a110 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a110 touchgfx::Widget::~Widget() + 0x000000000800a110 touchgfx::Widget::~Widget() + .text._ZN8touchgfx6WidgetD0Ev + 0x000000000800a134 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a134 touchgfx::Widget::~Widget() + .text._ZN8touchgfx3BoxC2Ev + 0x000000000800a154 0x48 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a154 touchgfx::Box::Box() + 0x000000000800a154 touchgfx::Box::Box() + .text._ZN8touchgfx3Box8setColorENS_9colortypeE + 0x000000000800a19c 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a19c touchgfx::Box::setColor(touchgfx::colortype) + .text._ZN8touchgfx15AbstractPainterC2Ev + 0x000000000800a1b8 0x34 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a1b8 touchgfx::AbstractPainter::AbstractPainter() + 0x000000000800a1b8 touchgfx::AbstractPainter::AbstractPainter() + .text._ZN8touchgfx15AbstractPainterD2Ev + 0x000000000800a1ec 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a1ec touchgfx::AbstractPainter::~AbstractPainter() + 0x000000000800a1ec touchgfx::AbstractPainter::~AbstractPainter() + .text._ZN8touchgfx15AbstractPainterD0Ev + 0x000000000800a20c 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a20c touchgfx::AbstractPainter::~AbstractPainter() + .text._ZN8touchgfx7CWRUtil2Q5C2Ev + 0x000000000800a22c 0x1c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a22c touchgfx::CWRUtil::Q5::Q5() + 0x000000000800a22c touchgfx::CWRUtil::Q5::Q5() + .text._ZN8touchgfx7CWRUtil2Q5C2Ei + 0x000000000800a248 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a248 touchgfx::CWRUtil::Q5::Q5(int) + 0x000000000800a248 touchgfx::CWRUtil::Q5::Q5(int) + .text._ZNK8touchgfx7CWRUtil2Q5cviEv + 0x000000000800a266 0x18 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a266 touchgfx::CWRUtil::Q5::operator int() const + .text._ZN8touchgfx7CWRUtil3Q10C2Ei + 0x000000000800a27e 0x1e ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a27e touchgfx::CWRUtil::Q10::Q10(int) + 0x000000000800a27e touchgfx::CWRUtil::Q10::Q10(int) + .text._ZN8touchgfx12CanvasWidget8setAlphaEh + 0x000000000800a29c 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a29c touchgfx::CanvasWidget::setAlpha(unsigned char) + .text._ZNK8touchgfx12CanvasWidget8getAlphaEv + 0x000000000800a2bc 0x1a ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a2bc touchgfx::CanvasWidget::getAlpha() const + *fill* 0x000000000800a2d6 0x2 + .text._ZN8touchgfx21AbstractPainterRGB888C2Ev + 0x000000000800a2d8 0xc8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a2d8 touchgfx::AbstractPainterRGB888::AbstractPainterRGB888() + 0x000000000800a2d8 touchgfx::AbstractPainterRGB888::AbstractPainterRGB888() + .text._ZN8touchgfx21AbstractPainterRGB888D2Ev + 0x000000000800a3a0 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a3a0 touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() + 0x000000000800a3a0 touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() + .text._ZN8touchgfx21AbstractPainterRGB888D0Ev + 0x000000000800a3c4 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a3c4 touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() + .text._ZN8touchgfx13PainterRGB888C2ENS_9colortypeE + 0x000000000800a3e4 0x40 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a3e4 touchgfx::PainterRGB888::PainterRGB888(touchgfx::colortype) + 0x000000000800a3e4 touchgfx::PainterRGB888::PainterRGB888(touchgfx::colortype) + .text._ZN8touchgfx13PainterRGB8888setColorENS_9colortypeE + 0x000000000800a424 0x58 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a424 touchgfx::PainterRGB888::setColor(touchgfx::colortype) + .text._ZN8touchgfx4ViewI16Screen1PresenterED2Ev + 0x000000000800a47c 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a47c touchgfx::View::~View() + 0x000000000800a47c touchgfx::View::~View() + .text._ZN8touchgfx4ViewI16Screen1PresenterED0Ev + 0x000000000800a4a0 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a4a0 touchgfx::View::~View() + .text._ZN15Screen1ViewBaseD2Ev + 0x000000000800a4c0 0x44 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a4c0 Screen1ViewBase::~Screen1ViewBase() + 0x000000000800a4c0 Screen1ViewBase::~Screen1ViewBase() + .text._ZN15Screen1ViewBaseD0Ev + 0x000000000800a504 0x22 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a504 Screen1ViewBase::~Screen1ViewBase() + *fill* 0x000000000800a526 0x2 + .text._ZN8touchgfx12CanvasWidgetD2Ev + 0x000000000800a528 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a528 touchgfx::CanvasWidget::~CanvasWidget() + 0x000000000800a528 touchgfx::CanvasWidget::~CanvasWidget() + .text._ZN8touchgfx12CanvasWidgetD0Ev + 0x000000000800a54c 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a54c touchgfx::CanvasWidget::~CanvasWidget() + .text._ZN8touchgfx13AbstractShapeD2Ev + 0x000000000800a56c 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a56c touchgfx::AbstractShape::~AbstractShape() + 0x000000000800a56c touchgfx::AbstractShape::~AbstractShape() + .text._ZN8touchgfx13AbstractShapeD0Ev + 0x000000000800a590 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a590 touchgfx::AbstractShape::~AbstractShape() + .text._ZN8touchgfx5ShapeILt4EEC2Ev + 0x000000000800a5b0 0x84 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a5b0 touchgfx::Shape<(unsigned short)4>::Shape() + 0x000000000800a5b0 touchgfx::Shape<(unsigned short)4>::Shape() + .text._ZN15Screen1ViewBaseC2Ev + 0x000000000800a634 0x1ac ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a634 Screen1ViewBase::Screen1ViewBase() + 0x000000000800a634 Screen1ViewBase::Screen1ViewBase() + .text._ZN15Screen1ViewBase11setupScreenEv + 0x000000000800a7e0 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a7e0 Screen1ViewBase::setupScreen() + .text._ZN8touchgfx4ViewI16Screen1PresenterEC2Ev + 0x000000000800a7f4 0x2c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a7f4 touchgfx::View::View() + 0x000000000800a7f4 touchgfx::View::View() + .text._ZN8touchgfx13AbstractShape9setOriginIfEEvT_S2_ + 0x000000000800a820 0xc0 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a820 void touchgfx::AbstractShape::setOrigin(float, float) + .text._ZN8touchgfx13AbstractShape8setScaleIfEEvT_S2_ + 0x000000000800a8e0 0x88 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a8e0 void touchgfx::AbstractShape::setScale(float, float) + .text._ZN8touchgfx13AbstractShape8setAngleIfEEvT_ + 0x000000000800a968 0x70 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a968 void touchgfx::AbstractShape::setAngle(float) + .text._ZN8touchgfx13AbstractShape8setShapeIfEEvPKNS0_10ShapePointIT_EE + 0x000000000800a9d8 0xa8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800a9d8 void touchgfx::AbstractShape::setShape(touchgfx::AbstractShape::ShapePoint const*) + .text._ZN8touchgfx5ShapeILt4EED2Ev + 0x000000000800aa80 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800aa80 touchgfx::Shape<(unsigned short)4>::~Shape() + 0x000000000800aa80 touchgfx::Shape<(unsigned short)4>::~Shape() + .text._ZN8touchgfx5ShapeILt4EED0Ev + 0x000000000800aaa4 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800aaa4 touchgfx::Shape<(unsigned short)4>::~Shape() + .text._ZN8touchgfx9ContainerD2Ev + 0x000000000800aac4 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800aac4 touchgfx::Container::~Container() + 0x000000000800aac4 touchgfx::Container::~Container() + .text._ZN8touchgfx9ContainerD0Ev + 0x000000000800aae8 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800aae8 touchgfx::Container::~Container() + .text._ZN8touchgfx3BoxD2Ev + 0x000000000800ab08 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ab08 touchgfx::Box::~Box() + 0x000000000800ab08 touchgfx::Box::~Box() + .text._ZN8touchgfx3BoxD0Ev + 0x000000000800ab2c 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ab2c touchgfx::Box::~Box() + .text._ZN8touchgfx13PainterRGB888D2Ev + 0x000000000800ab4c 0x24 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ab4c touchgfx::PainterRGB888::~PainterRGB888() + 0x000000000800ab4c touchgfx::PainterRGB888::~PainterRGB888() + .text._ZN8touchgfx13PainterRGB888D0Ev + 0x000000000800ab70 0x20 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ab70 touchgfx::PainterRGB888::~PainterRGB888() + .text._ZNK8touchgfx5ShapeILt4EE12getNumPointsEv + 0x000000000800ab90 0x16 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ab90 touchgfx::Shape<(unsigned short)4>::getNumPoints() const + .text._ZN8touchgfx5ShapeILt4EE9setCornerEiNS_7CWRUtil2Q5ES3_ + 0x000000000800aba6 0x42 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800aba6 touchgfx::Shape<(unsigned short)4>::setCorner(int, touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) + .text._ZNK8touchgfx5ShapeILt4EE10getCornerXEi + 0x000000000800abe8 0x44 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800abe8 touchgfx::Shape<(unsigned short)4>::getCornerX(int) const + .text._ZNK8touchgfx5ShapeILt4EE10getCornerYEi + 0x000000000800ac2c 0x44 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ac2c touchgfx::Shape<(unsigned short)4>::getCornerY(int) const + .text._ZN8touchgfx5ShapeILt4EE8setCacheEiNS_7CWRUtil2Q5ES3_ + 0x000000000800ac70 0x42 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800ac70 touchgfx::Shape<(unsigned short)4>::setCache(int, touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) + .text._ZNK8touchgfx5ShapeILt4EE9getCacheXEi + 0x000000000800acb2 0x44 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800acb2 touchgfx::Shape<(unsigned short)4>::getCacheX(int) const + .text._ZNK8touchgfx5ShapeILt4EE9getCacheYEi + 0x000000000800acf6 0x44 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000800acf6 touchgfx::Shape<(unsigned short)4>::getCacheY(int) const + *fill* 0x000000000800ad3a 0x2 + .text._ZN14BitmapDatabase11getInstanceEv + 0x000000000800ad3c 0x14 ./TouchGFX/generated/images/src/BitmapDatabase.o + 0x000000000800ad3c BitmapDatabase::getInstance() + .text._ZN14BitmapDatabase15getInstanceSizeEv + 0x000000000800ad50 0x10 ./TouchGFX/generated/images/src/BitmapDatabase.o + 0x000000000800ad50 BitmapDatabase::getInstanceSize() + .text._ZNK8touchgfx4Font10getKerningEtPKNS_9GlyphNodeE + 0x000000000800ad60 0x1c ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ad60 touchgfx::Font::getKerning(unsigned short, touchgfx::GlyphNode const*) const + .text._ZNK8touchgfx4Font12getGSUBTableEv + 0x000000000800ad7c 0x16 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ad7c touchgfx::Font::getGSUBTable() const + .text._ZNK8touchgfx4Font23getContextualFormsTableEv + 0x000000000800ad92 0x16 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ad92 touchgfx::Font::getContextualFormsTable() const + .text._ZN8touchgfx9TypedText25registerTypedTextDatabaseEPKNS0_13TypedTextDataEPKPKNS_4FontEt + 0x000000000800ada8 0x38 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ada8 touchgfx::TypedText::registerTypedTextDatabase(touchgfx::TypedText::TypedTextData const*, touchgfx::Font const* const*, unsigned short) + .text._ZNK8touchgfx4Font14getStringWidthEPKtz + 0x000000000800ade0 0x30 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ade0 touchgfx::Font::getStringWidth(unsigned short const*, ...) const + .text._ZNK8touchgfx4Font14getStringWidthEhPKtz + 0x000000000800ae10 0x34 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ae10 touchgfx::Font::getStringWidth(unsigned char, unsigned short const*, ...) const + .text._ZN8touchgfx12TextProvider15getNextLigatureEh + 0x000000000800ae44 0x14c ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800ae44 touchgfx::TextProvider::getNextLigature(unsigned char) + .text._ZN8touchgfx12TextProvider18initializeInternalEv + 0x000000000800af90 0x16 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800af90 touchgfx::TextProvider::initializeInternal() + *fill* 0x000000000800afa6 0x2 + .text._ZN8touchgfx5Texts11setLanguageEt + 0x000000000800afa8 0xa8 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000800afa8 touchgfx::Texts::setLanguage(unsigned short) + .text._ZN17TypedTextDatabase15getInstanceSizeEv + 0x000000000800b050 0x10 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + 0x000000000800b050 TypedTextDatabase::getInstanceSize() + .text._ZN17TypedTextDatabase8getFontsEv + 0x000000000800b060 0x14 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + 0x000000000800b060 TypedTextDatabase::getFonts() + .text._Z41__static_initialization_and_destruction_0ii + 0x000000000800b074 0x44 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .text._GLOBAL__sub_I_touchgfx_fonts + 0x000000000800b0b8 0x10 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .text._ZN19FrontendApplicationD2Ev + 0x000000000800b0c8 0x24 ./TouchGFX/gui/src/common/FrontendApplication.o + 0x000000000800b0c8 FrontendApplication::~FrontendApplication() + 0x000000000800b0c8 FrontendApplication::~FrontendApplication() + .text._ZN19FrontendApplicationD0Ev + 0x000000000800b0ec 0x22 ./TouchGFX/gui/src/common/FrontendApplication.o + 0x000000000800b0ec FrontendApplication::~FrontendApplication() + .text._ZN19FrontendApplication15handleTickEventEv + 0x000000000800b10e 0x24 ./TouchGFX/gui/src/common/FrontendApplication.o + 0x000000000800b10e FrontendApplication::handleTickEvent() + *fill* 0x000000000800b132 0x2 + .text._ZN19FrontendApplicationC2ER5ModelR12FrontendHeap + 0x000000000800b134 0x2c ./TouchGFX/gui/src/common/FrontendApplication.o + 0x000000000800b134 FrontendApplication::FrontendApplication(Model&, FrontendHeap&) + 0x000000000800b134 FrontendApplication::FrontendApplication(Model&, FrontendHeap&) + .text._ZN5ModelC2Ev + 0x000000000800b160 0x1c ./TouchGFX/gui/src/model/Model.o + 0x000000000800b160 Model::Model() + 0x000000000800b160 Model::Model() + .text._ZN5Model4tickEv + 0x000000000800b17c 0x14 ./TouchGFX/gui/src/model/Model.o + 0x000000000800b17c Model::tick() + .text._ZN8touchgfx9Presenter8activateEv + 0x000000000800b190 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b190 touchgfx::Presenter::activate() + .text._ZN8touchgfx9Presenter10deactivateEv + 0x000000000800b1a4 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b1a4 touchgfx::Presenter::deactivate() + .text._ZN8touchgfx9PresenterD2Ev + 0x000000000800b1b8 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b1b8 touchgfx::Presenter::~Presenter() + 0x000000000800b1b8 touchgfx::Presenter::~Presenter() + .text._ZN8touchgfx9PresenterD0Ev + 0x000000000800b1d8 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b1d8 touchgfx::Presenter::~Presenter() + .text._ZN8touchgfx9PresenterC2Ev + 0x000000000800b1f8 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b1f8 touchgfx::Presenter::Presenter() + 0x000000000800b1f8 touchgfx::Presenter::Presenter() + .text._ZN13ModelListenerC2Ev + 0x000000000800b218 0x28 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b218 ModelListener::ModelListener() + 0x000000000800b218 ModelListener::ModelListener() + .text._ZN13ModelListenerD2Ev + 0x000000000800b240 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b240 ModelListener::~ModelListener() + 0x000000000800b240 ModelListener::~ModelListener() + .text._ZN13ModelListenerD0Ev + 0x000000000800b260 0x20 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b260 ModelListener::~ModelListener() + .text._ZN16Screen1PresenterD2Ev + 0x000000000800b280 0x40 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b280 Screen1Presenter::~Screen1Presenter() + 0x000000000800b280 Screen1Presenter::~Screen1Presenter() + 0x000000000800b2b8 non-virtual thunk to Screen1Presenter::~Screen1Presenter() + .text._ZN16Screen1PresenterD0Ev + 0x000000000800b2c0 0x26 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b2c0 Screen1Presenter::~Screen1Presenter() + 0x000000000800b2e0 non-virtual thunk to Screen1Presenter::~Screen1Presenter() + *fill* 0x000000000800b2e6 0x2 + .text._ZN16Screen1PresenterC2ER11Screen1View + 0x000000000800b2e8 0x40 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b2e8 Screen1Presenter::Screen1Presenter(Screen1View&) + 0x000000000800b2e8 Screen1Presenter::Screen1Presenter(Screen1View&) + .text._ZN16Screen1Presenter8activateEv + 0x000000000800b328 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b328 Screen1Presenter::activate() + .text._ZN16Screen1Presenter10deactivateEv + 0x000000000800b33c 0x14 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000800b33c Screen1Presenter::deactivate() + .text._ZN11Screen1ViewD2Ev + 0x000000000800b350 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0x000000000800b350 Screen1View::~Screen1View() + 0x000000000800b350 Screen1View::~Screen1View() + .text._ZN11Screen1ViewD0Ev + 0x000000000800b374 0x22 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0x000000000800b374 Screen1View::~Screen1View() + *fill* 0x000000000800b396 0x2 + .text._ZN11Screen1ViewC2Ev + 0x000000000800b398 0x24 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0x000000000800b398 Screen1View::Screen1View() + 0x000000000800b398 Screen1View::Screen1View() + .text._ZN11Screen1View11setupScreenEv + 0x000000000800b3bc 0x18 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0x000000000800b3bc Screen1View::setupScreen() + .text._ZN11Screen1View14tearDownScreenEv + 0x000000000800b3d4 0x18 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0x000000000800b3d4 Screen1View::tearDownScreen() + .text._ZN8touchgfx15TouchControllerD2Ev + 0x000000000800b3ec 0x20 ./TouchGFX/target/STM32TouchController.o + 0x000000000800b3ec touchgfx::TouchController::~TouchController() + 0x000000000800b3ec touchgfx::TouchController::~TouchController() + .text._ZN8touchgfx15TouchControllerD0Ev + 0x000000000800b40c 0x20 ./TouchGFX/target/STM32TouchController.o + 0x000000000800b40c touchgfx::TouchController::~TouchController() + .text._ZN20STM32TouchController4initEv + 0x000000000800b42c 0x14 ./TouchGFX/target/STM32TouchController.o + 0x000000000800b42c STM32TouchController::init() + .text._ZN20STM32TouchController11sampleTouchERlS0_ + 0x000000000800b440 0x1a ./TouchGFX/target/STM32TouchController.o + 0x000000000800b440 STM32TouchController::sampleTouch(long&, long&) + *fill* 0x000000000800b45a 0x2 + .text._ZN20STM32TouchControllerD2Ev + 0x000000000800b45c 0x24 ./TouchGFX/target/STM32TouchController.o + 0x000000000800b45c STM32TouchController::~STM32TouchController() + 0x000000000800b45c STM32TouchController::~STM32TouchController() + .text._ZN20STM32TouchControllerD0Ev + 0x000000000800b480 0x20 ./TouchGFX/target/STM32TouchController.o + 0x000000000800b480 STM32TouchController::~STM32TouchController() + .text._ZN8touchgfx4GPIO3setENS0_7GPIO_IDE + 0x000000000800b4a0 0x16 ./TouchGFX/target/TouchGFXGPIO.o + 0x000000000800b4a0 touchgfx::GPIO::set(touchgfx::GPIO::GPIO_ID) + .text._ZN8touchgfx4GPIO5clearENS0_7GPIO_IDE + 0x000000000800b4b6 0x16 ./TouchGFX/target/TouchGFXGPIO.o + 0x000000000800b4b6 touchgfx::GPIO::clear(touchgfx::GPIO::GPIO_ID) + .text._ZN8touchgfx4GPIO6toggleENS0_7GPIO_IDE + 0x000000000800b4cc 0x16 ./TouchGFX/target/TouchGFXGPIO.o + 0x000000000800b4cc touchgfx::GPIO::toggle(touchgfx::GPIO::GPIO_ID) + *fill* 0x000000000800b4e2 0x2 + .text._ZN8touchgfx3HALD2Ev + 0x000000000800b4e4 0x20 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b4e4 touchgfx::HAL::~HAL() + 0x000000000800b4e4 touchgfx::HAL::~HAL() + .text._ZN8touchgfx3HALD0Ev + 0x000000000800b504 0x20 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b504 touchgfx::HAL::~HAL() + .text._ZN8touchgfx3HAL21setDisplayOrientationENS_18DisplayOrientationE + 0x000000000800b524 0x28 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b524 touchgfx::HAL::setDisplayOrientation(touchgfx::DisplayOrientation) + .text._ZN8touchgfx3HAL18setFrameBufferSizeEtt + 0x000000000800b54c 0x60 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b54c touchgfx::HAL::setFrameBufferSize(unsigned short, unsigned short) + .text._ZN8touchgfx3HAL11getBlitCapsEv + 0x000000000800b5ac 0x30 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b5ac touchgfx::HAL::getBlitCaps() + .text._ZN8touchgfx3HAL15backPorchExitedEv + 0x000000000800b5dc 0x22 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b5dc touchgfx::HAL::backPorchExited() + .text._ZN8touchgfx3HAL9sampleKeyERh + 0x000000000800b5fe 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b5fe touchgfx::HAL::sampleKey(unsigned char&) + *fill* 0x000000000800b616 0x2 + .text._ZN8touchgfx3HAL28setFrameBufferStartAddressesEPvS1_S1_ + 0x000000000800b618 0x64 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b618 touchgfx::HAL::setFrameBufferStartAddresses(void*, void*, void*) + .text._ZN8touchgfx3HAL19setAnimationStorageEPv + 0x000000000800b67c 0x30 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b67c touchgfx::HAL::setAnimationStorage(void*) + .text._ZNK8touchgfx3HAL18getFlashDataReaderEv + 0x000000000800b6ac 0x16 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b6ac touchgfx::HAL::getFlashDataReader() const + .text._ZN8touchgfx3HAL9taskDelayEt + 0x000000000800b6c2 0x26 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b6c2 touchgfx::HAL::taskDelay(unsigned short) + .text._ZN8touchgfx3HAL17getTFTCurrentLineEv + 0x000000000800b6e8 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b6e8 touchgfx::HAL::getTFTCurrentLine() + .text._ZN8touchgfx3HAL10getDMATypeEv + 0x000000000800b700 0x24 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b700 touchgfx::HAL::getDMAType() + .text._ZN8touchgfx3HAL31performDisplayOrientationChangeEv + 0x000000000800b724 0x78 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b724 touchgfx::HAL::performDisplayOrientationChange() + .text._ZN20TouchGFXGeneratedHAL16flushFrameBufferEv + 0x000000000800b79c 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b79c TouchGFXGeneratedHAL::flushFrameBuffer() + .text._ZN20TouchGFXGeneratedHALD2Ev + 0x000000000800b7b4 0x24 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b7b4 TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() + 0x000000000800b7b4 TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() + .text._ZN20TouchGFXGeneratedHALD0Ev + 0x000000000800b7d8 0x20 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b7d8 TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() + .text._ZN11TouchGFXHAL16flushFrameBufferEv + 0x000000000800b7f8 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b7f8 TouchGFXHAL::flushFrameBuffer() + .text._ZN11TouchGFXHAL10initializeEv + 0x000000000800b810 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b810 TouchGFXHAL::initialize() + .text._ZN11TouchGFXHAL9taskEntryEv + 0x000000000800b828 0x6c ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b828 TouchGFXHAL::taskEntry() + .text._ZNK11TouchGFXHAL17getTFTFrameBufferEv + 0x000000000800b894 0x1a ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b894 TouchGFXHAL::getTFTFrameBuffer() const + .text._ZN11TouchGFXHAL17setTFTFrameBufferEPt + 0x000000000800b8ae 0x1c ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b8ae TouchGFXHAL::setTFTFrameBuffer(unsigned short*) + .text._ZN11TouchGFXHAL16flushFrameBufferERKN8touchgfx4RectE + 0x000000000800b8ca 0x1c ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b8ca TouchGFXHAL::flushFrameBuffer(touchgfx::Rect const&) + .text._ZN11TouchGFXHAL9blockCopyEPvPKvm + 0x000000000800b8e6 0x24 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b8e6 TouchGFXHAL::blockCopy(void*, void const*, unsigned long) + .text._ZN11TouchGFXHAL19configureInterruptsEv + 0x000000000800b90a 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b90a TouchGFXHAL::configureInterrupts() + .text._ZN11TouchGFXHAL16enableInterruptsEv + 0x000000000800b922 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b922 TouchGFXHAL::enableInterrupts() + .text._ZN11TouchGFXHAL17disableInterruptsEv + 0x000000000800b93a 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b93a TouchGFXHAL::disableInterrupts() + .text._ZN11TouchGFXHAL28enableLCDControllerInterruptEv + 0x000000000800b952 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b952 TouchGFXHAL::enableLCDControllerInterrupt() + .text._ZN11TouchGFXHAL10beginFrameEv + 0x000000000800b96a 0x1a ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b96a TouchGFXHAL::beginFrame() + .text._ZN11TouchGFXHAL8endFrameEv + 0x000000000800b984 0x18 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b984 TouchGFXHAL::endFrame() + .text._ZN11TouchGFXHALD2Ev + 0x000000000800b99c 0x24 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b99c TouchGFXHAL::~TouchGFXHAL() + 0x000000000800b99c TouchGFXHAL::~TouchGFXHAL() + .text._ZN11TouchGFXHALD0Ev + 0x000000000800b9c0 0x20 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000800b9c0 TouchGFXHAL::~TouchGFXHAL() + .text._ZN8touchgfx10OSWrappers10initializeEv + 0x000000000800b9e0 0xf0 ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800b9e0 touchgfx::OSWrappers::initialize() + .text._ZN8touchgfx10OSWrappers24takeFrameBufferSemaphoreEv + 0x000000000800bad0 0x40 ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800bad0 touchgfx::OSWrappers::takeFrameBufferSemaphore() + .text._ZN8touchgfx10OSWrappers24giveFrameBufferSemaphoreEv + 0x000000000800bb10 0x44 ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800bb10 touchgfx::OSWrappers::giveFrameBufferSemaphore() + .text._ZN8touchgfx10OSWrappers27tryTakeFrameBufferSemaphoreEv + 0x000000000800bb54 0x18 ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800bb54 touchgfx::OSWrappers::tryTakeFrameBufferSemaphore() + .text._ZN8touchgfx10OSWrappers31giveFrameBufferSemaphoreFromISREv + 0x000000000800bb6c 0x80 ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800bb6c touchgfx::OSWrappers::giveFrameBufferSemaphoreFromISR() + .text._ZN8touchgfx10OSWrappers11signalVSyncEv + 0x000000000800bbec 0x48 ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800bbec touchgfx::OSWrappers::signalVSync() + .text._ZN8touchgfx10OSWrappers12waitForVSyncEv + 0x000000000800bc34 0x5c ./TouchGFX/target/generated/OSWrappers.o + 0x000000000800bc34 touchgfx::OSWrappers::waitForVSync() + .text.__NVIC_EnableIRQ + 0x000000000800bc90 0x3c ./TouchGFX/target/generated/STM32DMA.o + .text.__NVIC_DisableIRQ + 0x000000000800bccc 0x48 ./TouchGFX/target/generated/STM32DMA.o + .text._ZN8touchgfx9colortypeC2Ev + 0x000000000800bd14 0x1c ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bd14 touchgfx::colortype::colortype() + 0x000000000800bd14 touchgfx::colortype::colortype() + .text._ZN8touchgfx9DMA_QueueD2Ev + 0x000000000800bd30 0x20 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bd30 touchgfx::DMA_Queue::~DMA_Queue() + 0x000000000800bd30 touchgfx::DMA_Queue::~DMA_Queue() + .text._ZN8touchgfx9DMA_QueueD0Ev + 0x000000000800bd50 0x20 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bd50 touchgfx::DMA_Queue::~DMA_Queue() + .text._ZN8touchgfx13DMA_Interface5flushEv + 0x000000000800bd70 0x1c ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bd70 touchgfx::DMA_Interface::flush() + .text._ZN8touchgfx13DMA_InterfaceD2Ev + 0x000000000800bd8c 0x20 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bd8c touchgfx::DMA_Interface::~DMA_Interface() + 0x000000000800bd8c touchgfx::DMA_Interface::~DMA_Interface() + .text._ZN8touchgfx13DMA_InterfaceD0Ev + 0x000000000800bdac 0x20 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bdac touchgfx::DMA_Interface::~DMA_Interface() + .text._ZN8touchgfx13DMA_InterfaceC2ERNS_9DMA_QueueE + 0x000000000800bdcc 0x34 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bdcc touchgfx::DMA_Interface::DMA_Interface(touchgfx::DMA_Queue&) + 0x000000000800bdcc touchgfx::DMA_Interface::DMA_Interface(touchgfx::DMA_Queue&) + .text._ZN8STM32DMA10getDMATypeEv + 0x000000000800be00 0x16 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800be00 STM32DMA::getDMAType() + .text._ZN8STM32DMA18signalDMAInterruptEv + 0x000000000800be16 0x1e ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800be16 STM32DMA::signalDMAInterrupt() + .text._ZN8touchgfx3HAL18signalDMAInterruptEv + 0x000000000800be34 0x22 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800be34 touchgfx::HAL::signalDMAInterrupt() + .text.DMA2D_XferCpltCallback + 0x000000000800be56 0x1c ./TouchGFX/target/generated/STM32DMA.o + .text._ZN8touchgfx6BlitOpC2Ev + 0x000000000800be72 0x1c ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800be72 touchgfx::BlitOp::BlitOp() + 0x000000000800be72 touchgfx::BlitOp::BlitOp() + *fill* 0x000000000800be8e 0x2 + .text._ZN8STM32DMAC2Ev + 0x000000000800be90 0x54 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800be90 STM32DMA::STM32DMA() + 0x000000000800be90 STM32DMA::STM32DMA() + .text._ZN8STM32DMAD2Ev + 0x000000000800bee4 0x34 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bee4 STM32DMA::~STM32DMA() + 0x000000000800bee4 STM32DMA::~STM32DMA() + .text._ZN8STM32DMAD0Ev + 0x000000000800bf18 0x22 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bf18 STM32DMA::~STM32DMA() + *fill* 0x000000000800bf3a 0x2 + .text._ZN8STM32DMA10initializeEv + 0x000000000800bf3c 0x60 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bf3c STM32DMA::initialize() + .text._ZN8STM32DMA22getChromARTInputFormatEN8touchgfx6Bitmap12BitmapFormatE + 0x000000000800bf9c 0x88 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800bf9c STM32DMA::getChromARTInputFormat(touchgfx::Bitmap::BitmapFormat) + .text._ZN8STM32DMA23getChromARTOutputFormatEN8touchgfx6Bitmap12BitmapFormatE + 0x000000000800c024 0x7c ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800c024 STM32DMA::getChromARTOutputFormat(touchgfx::Bitmap::BitmapFormat) + .text._ZN8STM32DMA11getBlitCapsEv + 0x000000000800c0a0 0x18 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800c0a0 STM32DMA::getBlitCaps() + .text._ZN8STM32DMA13setupDataCopyERKN8touchgfx6BlitOpE + 0x000000000800c0b8 0x2c8 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800c0b8 STM32DMA::setupDataCopy(touchgfx::BlitOp const&) + .text._ZN8STM32DMA13setupDataFillERKN8touchgfx6BlitOpE + 0x000000000800c380 0xe8 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800c380 STM32DMA::setupDataFill(touchgfx::BlitOp const&) + .text._ZN8touchgfx17LockFreeDMA_QueueD2Ev + 0x000000000800c468 0x24 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800c468 touchgfx::LockFreeDMA_Queue::~LockFreeDMA_Queue() + 0x000000000800c468 touchgfx::LockFreeDMA_Queue::~LockFreeDMA_Queue() + .text._ZN8touchgfx17LockFreeDMA_QueueD0Ev + 0x000000000800c48c 0x20 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000800c48c touchgfx::LockFreeDMA_Queue::~LockFreeDMA_Queue() + .text._ZN8touchgfx9TypedText13registerTextsEPKNS_5TextsE + 0x000000000800c4ac 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c4ac touchgfx::TypedText::registerTexts(touchgfx::Texts const*) + .text._ZN8touchgfx7MVPHeapC2ERNS_17AbstractPartitionES2_S2_RNS_14MVPApplicationE + 0x000000000800c4cc 0x40 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c4cc touchgfx::MVPHeap::MVPHeap(touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::MVPApplication&) + 0x000000000800c4cc touchgfx::MVPHeap::MVPHeap(touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::MVPApplication&) + .text._ZN8touchgfx7MVPHeapD2Ev + 0x000000000800c50c 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c50c touchgfx::MVPHeap::~MVPHeap() + 0x000000000800c50c touchgfx::MVPHeap::~MVPHeap() + .text._ZN8touchgfx7MVPHeapD0Ev + 0x000000000800c52c 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c52c touchgfx::MVPHeap::~MVPHeap() + .text._ZN8touchgfx3LCDD2Ev + 0x000000000800c54c 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c54c touchgfx::LCD::~LCD() + 0x000000000800c54c touchgfx::LCD::~LCD() + .text._ZN8touchgfx3LCDD0Ev + 0x000000000800c56c 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c56c touchgfx::LCD::~LCD() + .text._ZN8touchgfx8Gestures9DragStateC2Ev + 0x000000000800c58c 0x46 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c58c touchgfx::Gestures::DragState::DragState() + 0x000000000800c58c touchgfx::Gestures::DragState::DragState() + .text._ZN8touchgfx8GesturesC2Ev + 0x000000000800c5d2 0x26 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c5d2 touchgfx::Gestures::Gestures() + 0x000000000800c5d2 touchgfx::Gestures::Gestures() + .text._ZN8touchgfx3HALC2ERNS_13DMA_InterfaceERNS_3LCDERNS_15TouchControllerEtt + 0x000000000800c5f8 0x180 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c5f8 touchgfx::HAL::HAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, unsigned short, unsigned short) + 0x000000000800c5f8 touchgfx::HAL::HAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, unsigned short, unsigned short) + .text._ZN16FrontendHeapBase15gotoStartScreenER19FrontendApplication + 0x000000000800c778 0x1a ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c778 FrontendHeapBase::gotoStartScreen(FrontendApplication&) + *fill* 0x000000000800c792 0x2 + .text._ZN16FrontendHeapBaseC2ERN8touchgfx17AbstractPartitionES2_S2_R19FrontendApplication + 0x000000000800c794 0x34 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c794 FrontendHeapBase::FrontendHeapBase(touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, FrontendApplication&) + 0x000000000800c794 FrontendHeapBase::FrontendHeapBase(touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, FrontendApplication&) + .text.__tcf_0 0x000000000800c7c8 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN12FrontendHeap11getInstanceEv + 0x000000000800c7d8 0x5c ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c7d8 FrontendHeap::getInstance() + .text._ZN16FrontendHeapBaseD2Ev + 0x000000000800c834 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c834 FrontendHeapBase::~FrontendHeapBase() + 0x000000000800c834 FrontendHeapBase::~FrontendHeapBase() + .text._ZN16FrontendHeapBaseD0Ev + 0x000000000800c858 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c858 FrontendHeapBase::~FrontendHeapBase() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EEC2Ev + 0x000000000800c878 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c878 touchgfx::Partition >, (unsigned short)1>::Partition() + 0x000000000800c878 touchgfx::Partition >, (unsigned short)1>::Partition() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EEC2Ev + 0x000000000800c89c 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c89c touchgfx::Partition >, (unsigned short)1>::Partition() + 0x000000000800c89c touchgfx::Partition >, (unsigned short)1>::Partition() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EEC2Ev + 0x000000000800c8c0 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c8c0 touchgfx::Partition >, (unsigned short)1>::Partition() + 0x000000000800c8c0 touchgfx::Partition >, (unsigned short)1>::Partition() + .text._ZN12FrontendHeapC2Ev + 0x000000000800c8e4 0xa0 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c8e4 FrontendHeap::FrontendHeap() + 0x000000000800c8e4 FrontendHeap::FrontendHeap() + .text._ZN20TouchGFXGeneratedHALC2ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt + 0x000000000800c984 0x38 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c984 TouchGFXGeneratedHAL::TouchGFXGeneratedHAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, unsigned short, unsigned short) + 0x000000000800c984 TouchGFXGeneratedHAL::TouchGFXGeneratedHAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, unsigned short, unsigned short) + .text._ZN11TouchGFXHALC2ERN8touchgfx13DMA_InterfaceERNS0_3LCDERNS0_15TouchControllerEtt + 0x000000000800c9bc 0x38 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c9bc TouchGFXHAL::TouchGFXHAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, unsigned short, unsigned short) + 0x000000000800c9bc TouchGFXHAL::TouchGFXHAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, unsigned short, unsigned short) + .text._ZN8touchgfx15TouchControllerC2Ev + 0x000000000800c9f4 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800c9f4 touchgfx::TouchController::TouchController() + 0x000000000800c9f4 touchgfx::TouchController::TouchController() + .text._ZN20STM32TouchControllerC2Ev + 0x000000000800ca14 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800ca14 STM32TouchController::STM32TouchController() + 0x000000000800ca14 STM32TouchController::STM32TouchController() + .text.touchgfx_init + 0x000000000800ca38 0x54 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800ca38 touchgfx_init + .text.touchgfx_components_init + 0x000000000800ca8c 0xe ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800ca8c touchgfx_components_init + *fill* 0x000000000800ca9a 0x2 + .text.touchgfx_taskEntry + 0x000000000800ca9c 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800ca9c touchgfx_taskEntry + .text._ZN12FrontendHeapD2Ev + 0x000000000800cab0 0x54 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cab0 FrontendHeap::~FrontendHeap() + 0x000000000800cab0 FrontendHeap::~FrontendHeap() + .text._ZN12FrontendHeapD0Ev + 0x000000000800cb04 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cb04 FrontendHeap::~FrontendHeap() + *fill* 0x000000000800cb26 0x2 + .text._ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED2Ev + 0x000000000800cb28 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cb28 touchgfx::Partition >, (unsigned short)1>::~Partition() + 0x000000000800cb28 touchgfx::Partition >, (unsigned short)1>::~Partition() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EED0Ev + 0x000000000800cb4c 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cb4c touchgfx::Partition >, (unsigned short)1>::~Partition() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED2Ev + 0x000000000800cb6c 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cb6c touchgfx::Partition >, (unsigned short)1>::~Partition() + 0x000000000800cb6c touchgfx::Partition >, (unsigned short)1>::~Partition() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EED0Ev + 0x000000000800cb90 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cb90 touchgfx::Partition >, (unsigned short)1>::~Partition() + *fill* 0x000000000800cbb2 0x2 + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED2Ev + 0x000000000800cbb4 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cbb4 touchgfx::Partition >, (unsigned short)1>::~Partition() + 0x000000000800cbb4 touchgfx::Partition >, (unsigned short)1>::~Partition() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EED0Ev + 0x000000000800cbd8 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cbd8 touchgfx::Partition >, (unsigned short)1>::~Partition() + .text._ZN8touchgfx8LCD24bppD2Ev + 0x000000000800cbf8 0x24 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cbf8 touchgfx::LCD24bpp::~LCD24bpp() + 0x000000000800cbf8 touchgfx::LCD24bpp::~LCD24bpp() + .text._ZN8touchgfx8LCD24bppD0Ev + 0x000000000800cc1c 0x20 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cc1c touchgfx::LCD24bpp::~LCD24bpp() + .text._Z41__static_initialization_and_destruction_0ii + 0x000000000800cc3c 0x90 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZNK8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE8capacityEv + 0x000000000800cccc 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cccc touchgfx::Partition >, (unsigned short)1>::capacity() const + .text._ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE12element_sizeEv + 0x000000000800cce2 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cce2 touchgfx::Partition >, (unsigned short)1>::element_size() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE7elementEt + 0x000000000800ccf8 0x28 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800ccf8 touchgfx::Partition >, (unsigned short)1>::element(unsigned short) + .text._ZNK8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EE7elementEt + 0x000000000800cd20 0x28 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cd20 touchgfx::Partition >, (unsigned short)1>::element(unsigned short) const + .text._ZNK8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE8capacityEv + 0x000000000800cd48 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cd48 touchgfx::Partition >, (unsigned short)1>::capacity() const + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE12element_sizeEv + 0x000000000800cd5e 0x18 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cd5e touchgfx::Partition >, (unsigned short)1>::element_size() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE7elementEt + 0x000000000800cd76 0x28 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cd76 touchgfx::Partition >, (unsigned short)1>::element(unsigned short) + .text._ZNK8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EE7elementEt + 0x000000000800cd9e 0x28 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cd9e touchgfx::Partition >, (unsigned short)1>::element(unsigned short) const + .text._ZNK8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE8capacityEv + 0x000000000800cdc6 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cdc6 touchgfx::Partition >, (unsigned short)1>::capacity() const + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE12element_sizeEv + 0x000000000800cddc 0x16 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cddc touchgfx::Partition >, (unsigned short)1>::element_size() + .text._ZN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE7elementEt + 0x000000000800cdf2 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800cdf2 touchgfx::Partition >, (unsigned short)1>::element(unsigned short) + .text._ZNK8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EE7elementEt + 0x000000000800ce14 0x22 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000800ce14 touchgfx::Partition >, (unsigned short)1>::element(unsigned short) const + .text._GLOBAL__sub_I_touchgfx_init + 0x000000000800ce36 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._GLOBAL__sub_D_touchgfx_init + 0x000000000800ce46 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .text._ZN8touchgfx3HAL17frontPorchEnteredEv + 0x000000000800ce56 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800ce56 touchgfx::HAL::frontPorchEntered() + .text._ZN8touchgfx3HAL5vSyncEv + 0x000000000800ce72 0x24 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800ce72 touchgfx::HAL::vSync() + *fill* 0x000000000800ce96 0x2 + .text.__NVIC_EnableIRQ + 0x000000000800ce98 0x3c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text.__NVIC_DisableIRQ + 0x000000000800ced4 0x48 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text.__NVIC_SetPriority + 0x000000000800cf1c 0x54 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .text._ZN20TouchGFXGeneratedHAL10initializeEv + 0x000000000800cf70 0x48 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800cf70 TouchGFXGeneratedHAL::initialize() + .text._ZN20TouchGFXGeneratedHAL19configureInterruptsEv + 0x000000000800cfb8 0x20 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800cfb8 TouchGFXGeneratedHAL::configureInterrupts() + .text._ZN20TouchGFXGeneratedHAL16enableInterruptsEv + 0x000000000800cfd8 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800cfd8 TouchGFXGeneratedHAL::enableInterrupts() + .text._ZN20TouchGFXGeneratedHAL17disableInterruptsEv + 0x000000000800cff4 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800cff4 TouchGFXGeneratedHAL::disableInterrupts() + .text._ZN20TouchGFXGeneratedHAL28enableLCDControllerInterruptEv + 0x000000000800d010 0x5c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d010 TouchGFXGeneratedHAL::enableLCDControllerInterrupt() + .text._ZN20TouchGFXGeneratedHAL10beginFrameEv + 0x000000000800d06c 0x1a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d06c TouchGFXGeneratedHAL::beginFrame() + *fill* 0x000000000800d086 0x2 + .text._ZN20TouchGFXGeneratedHAL8endFrameEv + 0x000000000800d088 0x2c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d088 TouchGFXGeneratedHAL::endFrame() + .text._ZNK20TouchGFXGeneratedHAL17getTFTFrameBufferEv + 0x000000000800d0b4 0x1c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d0b4 TouchGFXGeneratedHAL::getTFTFrameBuffer() const + .text._ZN20TouchGFXGeneratedHAL17setTFTFrameBufferEPt + 0x000000000800d0d0 0x2c ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d0d0 TouchGFXGeneratedHAL::setTFTFrameBuffer(unsigned short*) + .text._ZN20TouchGFXGeneratedHAL16flushFrameBufferERKN8touchgfx4RectE + 0x000000000800d0fc 0xb0 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d0fc TouchGFXGeneratedHAL::flushFrameBuffer(touchgfx::Rect const&) + .text._ZN20TouchGFXGeneratedHAL9blockCopyEPvPKvm + 0x000000000800d1ac 0x24 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d1ac TouchGFXGeneratedHAL::blockCopy(void*, void const*, unsigned long) + .text._ZN20TouchGFXGeneratedHAL15InvalidateCacheEv + 0x000000000800d1d0 0xa8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d1d0 TouchGFXGeneratedHAL::InvalidateCache() + .text._ZN20TouchGFXGeneratedHAL10FlushCacheEv + 0x000000000800d278 0xa8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d278 TouchGFXGeneratedHAL::FlushCache() + .text.HAL_LTDC_LineEventCallback + 0x000000000800d320 0x98 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000800d320 HAL_LTDC_LineEventCallback + .text._ZNK8touchgfx17AbstractPartition18getAllocationCountEv + 0x000000000800d3b8 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d3b8 touchgfx::AbstractPartition::getAllocationCount() const + .text._ZN8touchgfx17AbstractPartition5clearEv + 0x000000000800d3bc 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d3bc touchgfx::AbstractPartition::clear() + *fill* 0x000000000800d3c2 0x2 + .text._ZN8touchgfx17AbstractPartition7indexOfEPKv + 0x000000000800d3c4 0x70 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d3c4 touchgfx::AbstractPartition::indexOf(void const*) + .text._ZN8touchgfx17AbstractPartition8allocateEt + 0x000000000800d434 0x54 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d434 touchgfx::AbstractPartition::allocate(unsigned short) + .text._ZN8touchgfx17AbstractPartition10allocateAtEtt + 0x000000000800d488 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d488 touchgfx::AbstractPartition::allocateAt(unsigned short, unsigned short) + .text._ZN8touchgfx17AbstractPartitionD2Ev + 0x000000000800d4c0 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d4c0 touchgfx::AbstractPartition::~AbstractPartition() + 0x000000000800d4c0 touchgfx::AbstractPartition::~AbstractPartition() + *fill* 0x000000000800d4c2 0x2 + .text._ZN8touchgfx17AbstractPartitionC2Ev + 0x000000000800d4c4 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000800d4c4 touchgfx::AbstractPartition::AbstractPartition() + 0x000000000800d4c4 touchgfx::AbstractPartition::AbstractPartition() + .text._ZN8touchgfx9Container13getFirstChildEv + 0x000000000800d4d4 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d4d4 touchgfx::Container::getFirstChild() + .text._ZN8touchgfx9Container8containsERKNS_8DrawableE + 0x000000000800d4d8 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d4d8 touchgfx::Container::contains(touchgfx::Drawable const&) + .text._ZN8touchgfx9Container9removeAllEv + 0x000000000800d4ec 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d4ec touchgfx::Container::removeAll() + .text._ZN8touchgfx9Container6unlinkEv + 0x000000000800d4fe 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d4fe touchgfx::Container::unlink() + .text._ZNK8touchgfx9Container12getSolidRectEv + 0x000000000800d504 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d504 touchgfx::Container::getSolidRect() const + .text._ZN8touchgfx9Container20moveChildrenRelativeEss + 0x000000000800d510 0x1c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d510 touchgfx::Container::moveChildrenRelative(short, short) + .text._ZN8touchgfx9Container12forEachChildEPNS_15GenericCallbackIRNS_8DrawableEvvEE + 0x000000000800d52c 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d52c touchgfx::Container::forEachChild(touchgfx::GenericCallback*) + .text._ZNK8touchgfx9Container17invalidateContentEv + 0x000000000800d544 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d544 touchgfx::Container::invalidateContent() const + .text._ZN8touchgfx9Container6removeERNS_8DrawableE + 0x000000000800d558 0x2e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d558 touchgfx::Container::remove(touchgfx::Drawable&) + .text._ZN8touchgfx9Container6insertEPNS_8DrawableERS1_ + 0x000000000800d586 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d586 touchgfx::Container::insert(touchgfx::Drawable*, touchgfx::Drawable&) + *fill* 0x000000000800d5ba 0x2 + .text._ZN8touchgfx9Container3addERNS_8DrawableE + 0x000000000800d5bc 0x60 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d5bc touchgfx::Container::add(touchgfx::Drawable&) + .text._ZN8touchgfx9Container12getLastChildEssPPNS_8DrawableE + 0x000000000800d61c 0x60 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d61c touchgfx::Container::getLastChild(short, short, touchgfx::Drawable**) + .text._ZN8touchgfx9Container16getLastChildNearEssPPNS_8DrawableEPsS4_ + 0x000000000800d67c 0x1c4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d67c touchgfx::Container::getLastChildNear(short, short, touchgfx::Drawable**, short*, short*) + .text._ZN8touchgfx4RectaNERKS0_ + 0x000000000800d840 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d840 touchgfx::Rect::operator&=(touchgfx::Rect const&) + .text._ZNK8touchgfx4Rect7isEmptyEv + 0x000000000800d8c6 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d8c6 touchgfx::Rect::isEmpty() const + .text._ZNK8touchgfx9Container16getContainedAreaEv + 0x000000000800d8e0 0x9e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d8e0 touchgfx::Container::getContainedArea() const + .text._ZNK8touchgfx9Container4drawERKNS_4RectE + 0x000000000800d97e 0x72 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d97e touchgfx::Container::draw(touchgfx::Rect const&) const + .text._ZN8touchgfx9Container14setupDrawChainERKNS_4RectEPPNS_8DrawableE + 0x000000000800d9f0 0x5a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000800d9f0 touchgfx::Container::setupDrawChain(touchgfx::Rect const&, touchgfx::Drawable**) + .text._ZN8touchgfx3HAL15InvalidateCacheEv + 0x000000000800da4a 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da4a touchgfx::HAL::InvalidateCache() + .text._ZN8touchgfx3HAL10FlushCacheEv + 0x000000000800da4c 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da4c touchgfx::HAL::FlushCache() + .text._ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEt + 0x000000000800da4e 0x16 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da4e touchgfx::HAL::drawDrawableInDynamicBitmap(touchgfx::Drawable&, unsigned short) + .text._ZN8touchgfx3HAL16flushFrameBufferEv + 0x000000000800da64 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da64 touchgfx::HAL::flushFrameBuffer() + .text._ZN8touchgfx3HAL16flushFrameBufferERKNS_4RectE + 0x000000000800da70 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da70 touchgfx::HAL::flushFrameBuffer(touchgfx::Rect const&) + .text._ZN8touchgfx3HAL17allowDMATransfersEv + 0x000000000800da7c 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da7c touchgfx::HAL::allowDMATransfers() + .text._ZN8touchgfx3HAL8flushDMAEv + 0x000000000800da8a 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da8a touchgfx::HAL::flushDMA() + .text._ZN8touchgfx3HAL8blitCopyEPKtttttthbtNS_6Bitmap12BitmapFormatES4_b + 0x000000000800da92 0x4a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800da92 touchgfx::HAL::blitCopy(unsigned short const*, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, bool, unsigned short, touchgfx::Bitmap::BitmapFormat, touchgfx::Bitmap::BitmapFormat, bool) + .text._ZN8touchgfx3HAL10beginFrameEv + 0x000000000800dadc 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800dadc touchgfx::HAL::beginFrame() + .text._ZN8touchgfx3HAL8endFrameEv + 0x000000000800daf4 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800daf4 touchgfx::HAL::endFrame() + .text._ZN8touchgfx3HAL10initializeEv + 0x000000000800db0e 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800db0e touchgfx::HAL::initialize() + .text._ZN8touchgfx3HAL9taskEntryEv + 0x000000000800db32 0x1e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800db32 touchgfx::HAL::taskEntry() + .text._ZN8touchgfx3HAL4tickEv + 0x000000000800db50 0x180 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800db50 touchgfx::HAL::tick() + .text._ZN8touchgfx3HAL17unlockFrameBufferEv + 0x000000000800dcd0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800dcd0 touchgfx::HAL::unlockFrameBuffer() + .text._ZN8touchgfx3HAL21registerEventListenerERNS_15UIEventListenerE + 0x000000000800dcd4 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800dcd4 touchgfx::HAL::registerEventListener(touchgfx::UIEventListener&) + .text._ZN8touchgfx3HAL5touchEll + 0x000000000800dcdc 0x66 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800dcdc touchgfx::HAL::touch(long, long) + .text._ZN8touchgfx3HAL9blockCopyEPvPKvm + 0x000000000800dd42 0x98 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800dd42 touchgfx::HAL::blockCopy(void*, void const*, unsigned long) + .text._ZN8touchgfx3HAL7noTouchEv + 0x000000000800ddda 0x22 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800ddda touchgfx::HAL::noTouch() + .text._ZN8touchgfx3HAL27configurePartialFrameBufferEtttt + 0x000000000800ddfc 0x98 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800ddfc touchgfx::HAL::configurePartialFrameBuffer(unsigned short, unsigned short, unsigned short, unsigned short) + .text._ZN8touchgfx3HAL8blitCopyEPKtttttthbb + 0x000000000800de94 0x5c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800de94 touchgfx::HAL::blitCopy(unsigned short const*, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, bool, bool) + .text._ZN8touchgfx3HAL16blitCopyARGB8888EPKtttttthb + 0x000000000800def0 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800def0 touchgfx::HAL::blitCopyARGB8888(unsigned short const*, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, bool) + .text._ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthb + 0x000000000800df54 0x54 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800df54 touchgfx::HAL::blitFill(touchgfx::colortype, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, bool) + .text._ZN8touchgfx3HAL27drawDrawableInDynamicBitmapERNS_8DrawableEtRKNS_4RectE + 0x000000000800dfa8 0x1bc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800dfa8 touchgfx::HAL::drawDrawableInDynamicBitmap(touchgfx::Drawable&, unsigned short, touchgfx::Rect const&) + .text._ZN8touchgfx3HAL20getClientFrameBufferEv + 0x000000000800e164 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e164 touchgfx::HAL::getClientFrameBuffer() + .text._ZN8touchgfx3HAL12blitCopyWordEPKttttttt + 0x000000000800e188 0xa8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e188 touchgfx::HAL::blitCopyWord(unsigned short const*, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short) + .text._ZN8touchgfx3HAL12blitFillWordEtttttt + 0x000000000800e230 0xa8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e230 touchgfx::HAL::blitFillWord(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short) + .text._ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE + 0x000000000800e2d8 0x48 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e2d8 touchgfx::HAL::getBitDepth(touchgfx::Bitmap::BitmapFormat) const + .text._ZNK8touchgfx3HAL13getDstAddressEttPttNS_6Bitmap12BitmapFormatE + 0x000000000800e320 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e320 touchgfx::HAL::getDstAddress(unsigned short, unsigned short, unsigned short*, unsigned short, touchgfx::Bitmap::BitmapFormat) const + .text._ZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_b + 0x000000000800e340 0xf4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e340 touchgfx::HAL::blitCopy(unsigned short const*, unsigned char const*, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, bool, unsigned short, touchgfx::Bitmap::BitmapFormat, touchgfx::Bitmap::BitmapFormat, bool) + .text._ZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEb + 0x000000000800e434 0xac D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e434 touchgfx::HAL::blitFill(touchgfx::colortype, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, touchgfx::Bitmap::BitmapFormat, bool) + .text._ZNK8touchgfx3HAL13getDstAddressEttPt + 0x000000000800e4e0 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e4e0 touchgfx::HAL::getDstAddress(unsigned short, unsigned short, unsigned short*) const + .text._ZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEb + 0x000000000800e518 0xc4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e518 touchgfx::HAL::blitCopyGlyph(unsigned char const*, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, touchgfx::colortype, unsigned char, touchgfx::BlitOperations, bool) + .text._ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE + 0x000000000800e5dc 0xa8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e5dc touchgfx::HAL::copyFBRegionToMemory(touchgfx::Rect) + .text._ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectEPtm + 0x000000000800e684 0x8c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e684 touchgfx::HAL::copyFBRegionToMemory(touchgfx::Rect, unsigned short*, unsigned long) + .text._ZN8touchgfx3HAL25copyFromTFTToClientBufferENS_4RectE + 0x000000000800e710 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e710 touchgfx::HAL::copyFromTFTToClientBuffer(touchgfx::Rect) + .text._ZN8touchgfx3HAL16swapFrameBuffersEv + 0x000000000800e750 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e750 touchgfx::HAL::swapFrameBuffers() + .text._ZN8touchgfx3HAL18setRenderingMethodENS0_15RenderingMethodE + 0x000000000800e784 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e784 touchgfx::HAL::setRenderingMethod(touchgfx::HAL::RenderingMethod) + .text._ZN8touchgfx3HAL15lockFrameBufferEv + 0x000000000800e7a8 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000800e7a8 touchgfx::HAL::lockFrameBuffer() + .text._ZN8touchgfx13DMA_Interface10initializeEv + 0x000000000800e7e4 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e7e4 touchgfx::DMA_Interface::initialize() + .text._ZN8touchgfx13DMA_Interface10getDMATypeEv + 0x000000000800e7e6 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e7e6 touchgfx::DMA_Interface::getDMAType() + .text._ZN8touchgfx17LockFreeDMA_Queue7isEmptyEv + 0x000000000800e7ea 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e7ea touchgfx::LockFreeDMA_Queue::isEmpty() + .text._ZN8touchgfx17LockFreeDMA_Queue6isFullEv + 0x000000000800e7f6 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e7f6 touchgfx::LockFreeDMA_Queue::isFull() + .text._ZN8touchgfx17LockFreeDMA_Queue5firstEv + 0x000000000800e80e 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e80e touchgfx::LockFreeDMA_Queue::first() + .text._ZN8touchgfx13DMA_Interface13seedExecutionEv + 0x000000000800e81a 0x6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e81a touchgfx::DMA_Interface::seedExecution() + .text._ZN8touchgfx13DMA_Interface11enableAlphaEh + 0x000000000800e820 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e820 touchgfx::DMA_Interface::enableCopyWithTransparentPixels(unsigned char) + 0x000000000800e820 touchgfx::DMA_Interface::enableAlpha(unsigned char) + .text._ZN8touchgfx13DMA_Interface12disableAlphaEv + 0x000000000800e822 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e822 touchgfx::DMA_Interface::disableAlpha() + .text._ZN8touchgfx13DMA_Interface7executeEv + 0x000000000800e824 0xa4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e824 touchgfx::DMA_Interface::execute() + .text._ZN8touchgfx13DMA_Interface10addToQueueERKNS_6BlitOpE + 0x000000000800e8c8 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e8c8 touchgfx::DMA_Interface::addToQueue(touchgfx::BlitOp const&) + .text._ZN8touchgfx13DMA_Interface27waitForFrameBufferSemaphoreEv + 0x000000000800e914 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e914 touchgfx::DMA_Interface::waitForFrameBufferSemaphore() + .text._ZN8touchgfx13DMA_Interface5startEv + 0x000000000800e922 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e922 touchgfx::DMA_Interface::start() + *fill* 0x000000000800e946 0x2 + .text._ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE + 0x000000000800e948 0x5c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e948 touchgfx::LockFreeDMA_Queue::pushCopyOf(touchgfx::BlitOp const&) + .text._ZN8touchgfx17LockFreeDMA_Queue3popEv + 0x000000000800e9a4 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e9a4 touchgfx::LockFreeDMA_Queue::pop() + .text._ZN8touchgfx13DMA_Interface16executeCompletedEv + 0x000000000800e9dc 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800e9dc touchgfx::DMA_Interface::executeCompleted() + .text._ZN8touchgfx17LockFreeDMA_QueueC2EPNS_6BlitOpEi + 0x000000000800ea18 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800ea18 touchgfx::LockFreeDMA_Queue::LockFreeDMA_Queue(touchgfx::BlitOp*, int) + 0x000000000800ea18 touchgfx::LockFreeDMA_Queue::LockFreeDMA_Queue(touchgfx::BlitOp*, int) + .text._ZN8touchgfx13DMA_Interface15isDmaQueueEmptyEv + 0x000000000800ea30 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000800ea30 touchgfx::DMA_Interface::isDmaQueueEmpty() + .text._ZNK8touchgfx13AbstractShape14getMinimalRectEv + 0x000000000800ea38 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800ea38 touchgfx::AbstractShape::getMinimalRect() const + .text._ZNK8touchgfx7CWRUtil2Q5mlERKNS0_3Q15E + 0x000000000800ea48 0x16 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800ea48 touchgfx::CWRUtil::Q5::operator*(touchgfx::CWRUtil::Q15 const&) const + *fill* 0x000000000800ea5e 0x2 + .text._ZN8touchgfx7CWRUtil4sineEi + 0x000000000800ea60 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800ea60 touchgfx::CWRUtil::sine(int) + .text._ZN8touchgfx7CWRUtil4sineENS0_2Q5E + 0x000000000800eaa4 0x42 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800eaa4 touchgfx::CWRUtil::sine(touchgfx::CWRUtil::Q5) + .text._ZN8touchgfx7CWRUtil5mulQ5ENS0_2Q5ENS0_3Q10E + 0x000000000800eae6 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800eae6 touchgfx::CWRUtil::mulQ5(touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q10) + .text._ZN8touchgfx13AbstractShapeC2Ev + 0x000000000800eb00 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800eb00 touchgfx::AbstractShape::AbstractShape() + 0x000000000800eb00 touchgfx::AbstractShape::AbstractShape() + .text._ZN8touchgfx13AbstractShape24updateAbstractShapeCacheEv + 0x000000000800eb2c 0x142 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800eb2c touchgfx::AbstractShape::updateAbstractShapeCache() + .text._ZNK8touchgfx13AbstractShape16drawCanvasWidgetERKNS_4RectE + 0x000000000800ec6e 0x8a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000800ec6e touchgfx::AbstractShape::drawCanvasWidget(touchgfx::Rect const&) const + .text._ZN8touchgfx21AbstractPainterRGB88810renderInitEv + 0x000000000800ecf8 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + 0x000000000800ecf8 touchgfx::AbstractPainterRGB888::renderInit() + .text._ZN8touchgfx21AbstractPainterRGB88810renderNextERhS1_S1_S1_ + 0x000000000800ecfc 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + 0x000000000800ecfc touchgfx::AbstractPainterRGB888::renderNext(unsigned char&, unsigned char&, unsigned char&, unsigned char&) + .text._ZN8touchgfx21AbstractPainterRGB8886renderEPhiiijPKh + 0x000000000800ed00 0xfe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + 0x000000000800ed00 touchgfx::AbstractPainterRGB888::render(unsigned char*, int, int, int, unsigned int, unsigned char const*) + .text._ZN8touchgfx21AbstractPainterRGB88811renderPixelEPthhh + 0x000000000800edfe 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + 0x000000000800edfe touchgfx::AbstractPainterRGB888::renderPixel(unsigned short*, unsigned char, unsigned char, unsigned char) + .text._ZN8touchgfx13PainterRGB8886renderEPhiiijPKh + 0x000000000800ee0a 0x122 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + 0x000000000800ee0a touchgfx::PainterRGB888::render(unsigned char*, int, int, int, unsigned int, unsigned char const*) + .text._ZN8touchgfx13PainterRGB88810renderNextERhS1_S1_S1_ + 0x000000000800ef2c 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + 0x000000000800ef2c touchgfx::PainterRGB888::renderNext(unsigned char&, unsigned char&, unsigned char&, unsigned char&) + .text._ZN8touchgfx12CanvasWidget10setPainterERNS_15AbstractPainterE + 0x000000000800ef44 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800ef44 touchgfx::CanvasWidget::setPainter(touchgfx::AbstractPainter&) + .text._ZNK8touchgfx12CanvasWidget14getMinimalRectEv + 0x000000000800ef48 0x16 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800ef48 touchgfx::CanvasWidget::getMinimalRect() const + .text._ZNK8touchgfx12CanvasWidget12getSolidRectEv + 0x000000000800ef5e 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800ef5e touchgfx::CanvasWidget::getSolidRect() const + *fill* 0x000000000800ef6a 0x2 + .text._ZNK8touchgfx12CanvasWidget10getPainterEv + 0x000000000800ef6c 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800ef6c touchgfx::CanvasWidget::getPainter() const + .text._ZNK8touchgfx4Rect9intersectERKS0_ + 0x000000000800ef8c 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800ef8c touchgfx::Rect::intersect(touchgfx::Rect const&) const + .text._ZNK8touchgfx12CanvasWidget4drawERKNS_4RectE + 0x000000000800efd0 0xf4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800efd0 touchgfx::CanvasWidget::draw(touchgfx::Rect const&) const + .text._ZNK8touchgfx12CanvasWidget10invalidateEv + 0x000000000800f0c4 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800f0c4 touchgfx::CanvasWidget::invalidate() const + *fill* 0x000000000800f14a 0x2 + .text._ZN8touchgfx12CanvasWidgetC2Ev + 0x000000000800f14c 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x000000000800f14c touchgfx::CanvasWidget::CanvasWidget() + 0x000000000800f14c touchgfx::CanvasWidget::CanvasWidget() + .text._ZNK8touchgfx3Box12getSolidRectEv + 0x000000000800f18c 0x1c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + 0x000000000800f18c touchgfx::Box::getSolidRect() const + .text._ZNK8touchgfx3Box4drawERKNS_4RectE + 0x000000000800f1a8 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + 0x000000000800f1a8 touchgfx::Box::draw(touchgfx::Rect const&) const + .text._ZNK8touchgfx3Box17invalidateContentEv + 0x000000000800f1e4 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + 0x000000000800f1e4 touchgfx::Box::invalidateContent() const + .text._ZN8touchgfx20CanvasWidgetRenderer11setupBufferEPhj + 0x000000000800f1f8 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f1f8 touchgfx::CanvasWidgetRenderer::setupBuffer(unsigned char*, unsigned int) + .text._ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj + 0x000000000800f20c 0xe0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f20c touchgfx::CanvasWidgetRenderer::setScanlineWidth(unsigned int) + .text._ZN8touchgfx20CanvasWidgetRenderer9hasBufferEv + 0x000000000800f2ec 0x1c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f2ec touchgfx::CanvasWidgetRenderer::hasBuffer() + .text._ZN8touchgfx20CanvasWidgetRenderer16getScanlineWidthEv + 0x000000000800f308 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f308 touchgfx::CanvasWidgetRenderer::getScanlineWidth() + .text._ZN8touchgfx20CanvasWidgetRenderer17getScanlineCoversEv + 0x000000000800f314 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f314 touchgfx::CanvasWidgetRenderer::getScanlineCovers() + .text._ZN8touchgfx20CanvasWidgetRenderer23getScanlineStartIndicesEv + 0x000000000800f320 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f320 touchgfx::CanvasWidgetRenderer::getScanlineStartIndices() + .text._ZN8touchgfx20CanvasWidgetRenderer17getScanlineCountsEv + 0x000000000800f32c 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f32c touchgfx::CanvasWidgetRenderer::getScanlineCounts() + .text._ZN8touchgfx20CanvasWidgetRenderer16getOutlineBufferEv + 0x000000000800f338 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f338 touchgfx::CanvasWidgetRenderer::getOutlineBuffer() + .text._ZN8touchgfx20CanvasWidgetRenderer20getOutlineBufferSizeEv + 0x000000000800f344 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x000000000800f344 touchgfx::CanvasWidgetRenderer::getOutlineBufferSize() + .text._ZN8touchgfx3LCD27supportDynamicBitmapDrawingENS_6Bitmap12BitmapFormatE + 0x000000000800f350 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800f350 touchgfx::LCD::supportDynamicBitmapDrawing(touchgfx::Bitmap::BitmapFormat) + *fill* 0x000000000800f362 0x2 + .text._ZN8touchgfx3LCD15setDefaultColorENS_9colortypeE + 0x000000000800f364 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800f364 touchgfx::LCD::setDefaultColor(touchgfx::colortype) + .text._ZN8touchgfx3LCD18drawTextureMapQuadERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht + 0x000000000800f370 0xe4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800f370 touchgfx::LCD::drawTextureMapQuad(touchgfx::DrawingSurface const&, touchgfx::Point3D const*, touchgfx::TextureSurface const&, touchgfx::Rect const&, touchgfx::Rect const&, unsigned short, unsigned char, unsigned short) + .text._ZN8touchgfx3LCD28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth + 0x000000000800f454 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800f454 touchgfx::LCD::getTextureMapperDrawScanLine(touchgfx::TextureSurface const&, unsigned short, unsigned char) + .text._ZN8touchgfx3LCD22drawTextureMapScanLineERKNS_14DrawingSurfaceERKNS_9GradientsEPKNS_4EdgeES9_RKNS_14TextureSurfaceERKNS_4RectESF_tht + 0x000000000800f458 0x19c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800f458 touchgfx::LCD::drawTextureMapScanLine(touchgfx::DrawingSurface const&, touchgfx::Gradients const&, touchgfx::Edge const*, touchgfx::Edge const*, touchgfx::TextureSurface const&, touchgfx::Rect const&, touchgfx::Rect const&, unsigned short, unsigned char, unsigned short) + .text._ZN8touchgfx3LCD22drawTextureMapTriangleERKNS_14DrawingSurfaceEPKNS_7Point3DERKNS_14TextureSurfaceERKNS_4RectESC_tht + 0x000000000800f5f4 0x788 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800f5f4 touchgfx::LCD::drawTextureMapTriangle(touchgfx::DrawingSurface const&, touchgfx::Point3D const*, touchgfx::TextureSurface const&, touchgfx::Rect const&, touchgfx::Rect const&, unsigned short, unsigned char, unsigned short) + .text._ZN8touchgfx3LCD5realXERKNS_4RectEssNS_12TextRotationE + 0x000000000800fd7c 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800fd7c touchgfx::LCD::realX(touchgfx::Rect const&, short, short, touchgfx::TextRotation) + .text._ZN8touchgfx3LCD5realYERKNS_4RectEssNS_12TextRotationE + 0x000000000800fdac 0x2e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x000000000800fdac touchgfx::LCD::realY(touchgfx::Rect const&, short, short, touchgfx::TextRotation) + *fill* 0x000000000800fdda 0x2 + .text.startup._GLOBAL__sub_I__ZN8touchgfx3LCD12defaultColorE + 0x000000000800fddc 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .text._ZN8touchgfx16TouchCalibration4clzuEm + 0x000000000800fde8 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + 0x000000000800fde8 touchgfx::TouchCalibration::clzu(unsigned long) + .text._ZN8touchgfx16TouchCalibration7muldivuEmmmmmRm + 0x000000000800fe24 0xb6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + 0x000000000800fe24 touchgfx::TouchCalibration::muldivu(unsigned long, unsigned long, unsigned long, unsigned long, unsigned long, unsigned long&) + .text._ZN8touchgfx16TouchCalibration6muldivEllllRl + 0x000000000800feda 0x98 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + 0x000000000800feda touchgfx::TouchCalibration::muldiv(long, long, long, long, long&) + *fill* 0x000000000800ff72 0x2 + .text._ZN8touchgfx16TouchCalibration14translatePointERNS_5PointE + 0x000000000800ff74 0x7c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + 0x000000000800ff74 touchgfx::TouchCalibration::translatePoint(touchgfx::Point&) + .text._ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_ + 0x000000000800fff0 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + 0x000000000800fff0 touchgfx::DisplayTransformation::transformDisplayToFrameBuffer(short&, short&) + .text._ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERsS1_ + 0x0000000008010018 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + 0x0000000008010018 touchgfx::DisplayTransformation::transformFrameBufferToDisplay(short&, short&) + .text._ZN8touchgfx21DisplayTransformation29transformFrameBufferToDisplayERNS_4RectE + 0x0000000008010040 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + 0x0000000008010040 touchgfx::DisplayTransformation::transformFrameBufferToDisplay(touchgfx::Rect&) + .text._ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectE + 0x0000000008010074 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + 0x0000000008010074 touchgfx::DisplayTransformation::transformDisplayToFrameBuffer(touchgfx::Rect&) + .text._ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERsS1_RKNS_4RectE + 0x00000000080100a0 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + 0x00000000080100a0 touchgfx::DisplayTransformation::transformDisplayToFrameBuffer(short&, short&, touchgfx::Rect const&) + .text._ZN8touchgfx21DisplayTransformation29transformDisplayToFrameBufferERNS_4RectERKS1_ + 0x00000000080100c4 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + 0x00000000080100c4 touchgfx::DisplayTransformation::transformDisplayToFrameBuffer(touchgfx::Rect&, touchgfx::Rect const&) + .text._ZN8touchgfx11Application13requestRedrawEv + 0x00000000080100f4 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000080100f4 touchgfx::Application::requestRedraw() + .text._ZN8touchgfx11Application16handleClickEventERKNS_10ClickEventE + 0x0000000008010118 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010118 touchgfx::Application::handleClickEvent(touchgfx::ClickEvent const&) + .text._ZN8touchgfx11Application29handlePendingScreenTransitionEv + 0x000000000801012c 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x000000000801012c touchgfx::Application::handlePendingScreenTransition() + *fill* 0x000000000801012e 0x2 + .text._ZN8touchgfx11Application4drawEv + 0x0000000008010130 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010130 touchgfx::Application::draw() + .text._ZN8touchgfx11Application15handleDragEventERKNS_9DragEventE + 0x0000000008010160 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010160 touchgfx::Application::handleDragEvent(touchgfx::DragEvent const&) + .text._ZN8touchgfx11Application18handleGestureEventERKNS_12GestureEventE + 0x0000000008010174 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010174 touchgfx::Application::handleGestureEvent(touchgfx::GestureEvent const&) + .text._ZN8touchgfx11Application16clearCachedAreasEv + 0x0000000008010188 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010188 touchgfx::Application::clearCachedAreas() + .text._ZN8touchgfx11Application14handleKeyEventEh + 0x0000000008010190 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010190 touchgfx::Application::handleKeyEvent(unsigned char) + .text._ZN8touchgfx11Application15handleTickEventEv + 0x00000000080101a4 0xf8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000080101a4 touchgfx::Application::handleTickEvent() + .text._ZN8touchgfx11Application12switchScreenEPNS_6ScreenE + 0x000000000801029c 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x000000000801029c touchgfx::Application::switchScreen(touchgfx::Screen*) + .text._ZN8touchgfx4Rect10restrictToEss + 0x00000000080102e8 0x48 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000080102e8 touchgfx::Rect::restrictTo(short, short) + .text._ZN8touchgfx11Application4drawERNS_4RectE + 0x0000000008010330 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010330 touchgfx::Application::draw(touchgfx::Rect&) + .text._ZNK8touchgfx4Rect8includesERKS0_ + 0x0000000008010388 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010388 touchgfx::Rect::includes(touchgfx::Rect const&) const + .text._ZN8touchgfx4Rect11expandToFitERKS0_ + 0x00000000080103d4 0x8a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000080103d4 touchgfx::Rect::expandToFit(touchgfx::Rect const&) + *fill* 0x000000000801045e 0x2 + .text._ZN8touchgfx11Application11getInstanceEv + 0x0000000008010460 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010460 touchgfx::Application::getInstance() + .text._ZN8touchgfx11Application20clearAllTimerWidgetsEv + 0x000000000801046c 0x16 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x000000000801046c touchgfx::Application::clearAllTimerWidgets() + .text._ZN8touchgfx6VectorINS_4RectELt8EEC2Ev + 0x0000000008010482 0x22 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010482 touchgfx::Vector::Vector() + 0x0000000008010482 touchgfx::Vector::Vector() + .text._ZN8touchgfx11ApplicationC2Ev + 0x00000000080104a4 0x84 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000080104a4 touchgfx::Application::Application() + 0x00000000080104a4 touchgfx::Application::Application() + .text._ZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEt + 0x0000000008010528 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010528 touchgfx::Vector::quickRemoveAt(unsigned short) + .text._ZN8touchgfx6VectorINS_4RectELt8EE3addES1_ + 0x000000000801056c 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x000000000801056c touchgfx::Vector::add(touchgfx::Rect) + .text._ZN8touchgfx11Application14invalidateAreaENS_4RectE + 0x00000000080105b0 0x640 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000080105b0 touchgfx::Application::invalidateArea(touchgfx::Rect) + .text._ZN8touchgfx11Application10invalidateEv + 0x0000000008010bf0 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010bf0 touchgfx::Application::invalidate() + .text._ZN8touchgfx11Application15drawCachedAreasEv + 0x0000000008010c20 0x504 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008010c20 touchgfx::Application::drawCachedAreas() + .text.startup._GLOBAL__sub_I__ZN8touchgfx11Application8instanceE + 0x0000000008011124 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .text._ZNK8touchgfx4Font17getStringWidthLTREhPKtSt9__va_list + 0x0000000008011138 0xa4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + 0x0000000008011138 touchgfx::Font::getStringWidthLTR(unsigned char, unsigned short const*, std::__va_list) const + .text._ZNK8touchgfx4Font12getCharWidthEt + 0x00000000080111dc 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + 0x00000000080111dc touchgfx::Font::getCharWidth(unsigned short) const + .text._ZNK8touchgfx4Font16getMaxTextHeightEPKtz + 0x00000000080111f4 0x9a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + 0x00000000080111f4 touchgfx::Font::getMaxTextHeight(unsigned short const*, ...) const + .text._ZNK8touchgfx4Font16getNumberOfLinesEPKtz + 0x000000000801128e 0x5e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + 0x000000000801128e touchgfx::Font::getNumberOfLines(unsigned short const*, ...) const + .text._ZNK8touchgfx4Font15getSpacingAboveEPKtz + 0x00000000080112ec 0x90 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + 0x00000000080112ec touchgfx::Font::getSpacingAbove(unsigned short const*, ...) const + .text._ZNK8touchgfx8Drawable10invalidateEv + 0x000000000801137c 0x22 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x000000000801137c touchgfx::Drawable::invalidate() const + .text._ZN8touchgfx8Drawable20getSolidRectAbsoluteEv + 0x000000000801139e 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x000000000801139e touchgfx::Drawable::getSolidRectAbsolute() + .text._ZNK8touchgfx8Drawable23translateRectToAbsoluteERNS_4RectE + 0x00000000080113b8 0x26 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x00000000080113b8 touchgfx::Drawable::translateRectToAbsolute(touchgfx::Rect&) const + .text._ZNK8touchgfx8Drawable14getVisibleRectERNS_4RectE + 0x00000000080113de 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x00000000080113de touchgfx::Drawable::getVisibleRect(touchgfx::Rect&) const + *fill* 0x000000000801141e 0x2 + .text._ZNK8touchgfx8Drawable14invalidateRectERNS_4RectE + 0x0000000008011420 0x60 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x0000000008011420 touchgfx::Drawable::invalidateRect(touchgfx::Rect&) const + .text._ZN8touchgfx8Drawable12moveRelativeEss + 0x0000000008011480 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x0000000008011480 touchgfx::Drawable::moveRelative(short, short) + .text._ZNK8touchgfx8Drawable15getAbsoluteRectEv + 0x00000000080114b4 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x00000000080114b4 touchgfx::Drawable::getAbsoluteRect() const + .text._ZN8touchgfx9ConstFontC2EPKNS_9GlyphNodeEtthhhhhtt + 0x00000000080114d8 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + 0x00000000080114d8 touchgfx::ConstFont::ConstFont(touchgfx::GlyphNode const*, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned short, unsigned short) + 0x00000000080114d8 touchgfx::ConstFont::ConstFont(touchgfx::GlyphNode const*, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned short, unsigned short) + .text._ZNK8touchgfx9ConstFont4findEt + 0x000000000801151c 0x7a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + 0x000000000801151c touchgfx::ConstFont::find(unsigned short) const + .text._ZNK8touchgfx9ConstFont8getGlyphEtRPKhRh + 0x0000000008011596 0x5a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + 0x0000000008011596 touchgfx::ConstFont::getGlyph(unsigned short, unsigned char const*&, unsigned char&) const + .text._ZN8touchgfx6memsetEPvhm + 0x00000000080115f0 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + 0x00000000080115f0 touchgfx::memset(void*, unsigned char, unsigned long) + .text._ZN8touchgfx4clzuEm + 0x00000000080115fe 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + 0x00000000080115fe touchgfx::clzu(unsigned long) + .text._ZN8touchgfx7muldivuEmmmRm + 0x000000000801163a 0x96 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + 0x000000000801163a touchgfx::muldivu(unsigned long, unsigned long, unsigned long, unsigned long&) + .text._ZN8touchgfx6muldivElllRl + 0x00000000080116d0 0x3e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + 0x00000000080116d0 touchgfx::muldiv(long, long, long, long&) + .text._ZNK8touchgfx10ClickEvent12getEventTypeEv + 0x000000000801170e 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801170e touchgfx::ClickEvent::getEventType() const + .text._ZNK8touchgfx9DragEvent12getEventTypeEv + 0x0000000008011712 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011712 touchgfx::DragEvent::getEventType() const + .text._ZNK8touchgfx12GestureEvent12getEventTypeEv + 0x0000000008011716 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011716 touchgfx::GestureEvent::getEventType() const + .text._ZN8touchgfx12GestureEventD2Ev + 0x000000000801171a 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801171a touchgfx::GestureEvent::~GestureEvent() + 0x000000000801171a touchgfx::GestureEvent::~GestureEvent() + .text._ZN8touchgfx9DragEventD2Ev + 0x000000000801171c 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801171c touchgfx::DragEvent::~DragEvent() + 0x000000000801171c touchgfx::DragEvent::~DragEvent() + .text._ZN8touchgfx10ClickEventD2Ev + 0x000000000801171e 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801171e touchgfx::ClickEvent::~ClickEvent() + 0x000000000801171e touchgfx::ClickEvent::~ClickEvent() + .text._ZN8touchgfx10ClickEventD0Ev + 0x0000000008011720 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011720 touchgfx::ClickEvent::~ClickEvent() + .text._ZN8touchgfx9DragEventD0Ev + 0x000000000801172e 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801172e touchgfx::DragEvent::~DragEvent() + .text._ZN8touchgfx12GestureEventD0Ev + 0x000000000801173c 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801173c touchgfx::GestureEvent::~GestureEvent() + *fill* 0x000000000801174a 0x2 + .text._ZN8touchgfx6Screen18handleGestureEventERKNS_12GestureEventE + 0x000000000801174c 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801174c touchgfx::Screen::handleGestureEvent(touchgfx::GestureEvent const&) + .text._ZN8touchgfx6Screen16handleClickEventERKNS_10ClickEventE + 0x00000000080117a4 0xa8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x00000000080117a4 touchgfx::Screen::handleClickEvent(touchgfx::ClickEvent const&) + .text._ZN8touchgfx6Screen15handleDragEventERKNS_9DragEventE + 0x000000000801184c 0xfc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000801184c touchgfx::Screen::handleDragEvent(touchgfx::DragEvent const&) + .text._ZN8touchgfx8Drawable20getCachedVisibleRectEv + 0x0000000008011948 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011948 touchgfx::Drawable::getCachedVisibleRect() + .text._ZN8touchgfx8Drawable13getCachedAbsXEv + 0x0000000008011980 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011980 touchgfx::Drawable::getCachedAbsX() + .text._ZN8touchgfx8Drawable13getCachedAbsYEv + 0x00000000080119a8 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x00000000080119a8 touchgfx::Drawable::getCachedAbsY() + .text._ZN8touchgfx6ScreenC2Ev + 0x00000000080119d0 0x70 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x00000000080119d0 touchgfx::Screen::Screen() + 0x00000000080119d0 touchgfx::Screen::Screen() + .text._ZN8touchgfx6Screen4drawEv + 0x0000000008011a40 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011a40 touchgfx::Screen::draw() + .text._ZN8touchgfx6Screen5JSMOCERKNS_4RectEPNS_8DrawableE + 0x0000000008011a70 0x202 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011a70 touchgfx::Screen::JSMOC(touchgfx::Rect const&, touchgfx::Drawable*) + .text._ZN8touchgfx6Screen9startSMOCERKNS_4RectE + 0x0000000008011c72 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011c72 touchgfx::Screen::startSMOC(touchgfx::Rect const&) + .text._ZN8touchgfx6Screen4drawERNS_4RectE + 0x0000000008011cca 0x5e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011cca touchgfx::Screen::draw(touchgfx::Rect&) + .text._ZN8touchgfx6Screen14bindTransitionERNS_10TransitionE + 0x0000000008011d28 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008011d28 touchgfx::Screen::bindTransition(touchgfx::Transition&) + .text._ZN8touchgfx12TextProviderC2Ev + 0x0000000008011d34 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008011d34 touchgfx::TextProvider::TextProvider() + 0x0000000008011d34 touchgfx::TextProvider::TextProvider() + .text._ZN8touchgfx12TextProvider19getNextCharInternalEv + 0x0000000008011d82 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008011d82 touchgfx::TextProvider::getNextCharInternal() + .text._ZN8touchgfx12TextProvider10initializeEPKtSt9__va_listS2_PKNS_24FontContextualFormsTableE + 0x0000000008011dda 0x2a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008011dda touchgfx::TextProvider::initialize(unsigned short const*, std::__va_list, unsigned short const*, touchgfx::FontContextualFormsTable const*) + .text._ZN8touchgfx12TextProvider16adjustHindiGlyphEPKNS_9GlyphNodeE + 0x0000000008011e04 0x48 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008011e04 touchgfx::TextProvider::adjustHindiGlyph(touchgfx::GlyphNode const*) + .text._ZNK8touchgfx12TextProvider15thaiLookupGlyphEPKNS_9GlyphNodeEPKNS_4FontEt + 0x0000000008011e4c 0x16 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008011e4c touchgfx::TextProvider::thaiLookupGlyph(touchgfx::GlyphNode const*, touchgfx::Font const*, unsigned short) const + *fill* 0x0000000008011e62 0x2 + .text._ZN8touchgfx12TextProvider15adjustThaiGlyphEPKNS_4FontEPKNS_9GlyphNodeE + 0x0000000008011e64 0x234 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008011e64 touchgfx::TextProvider::adjustThaiGlyph(touchgfx::Font const*, touchgfx::GlyphNode const*) + .text._ZN8touchgfx12TextProvider17adjustArabicGlyphEPKNS_4FontEPKNS_9GlyphNodeEt + 0x0000000008012098 0x344 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008012098 touchgfx::TextProvider::adjustArabicGlyph(touchgfx::Font const*, touchgfx::GlyphNode const*, unsigned short) + .text._ZN8touchgfx12TextProvider15getNextLigatureEhPKNS_4FontERPKNS_9GlyphNodeE + 0x00000000080123dc 0xb0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x00000000080123dc touchgfx::TextProvider::getNextLigature(unsigned char, touchgfx::Font const*, touchgfx::GlyphNode const*&) + .text._ZN8touchgfx12TextProvider15fillInputBufferEv + 0x000000000801248c 0x90 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x000000000801248c touchgfx::TextProvider::fillInputBuffer() + .text._ZN8touchgfx12TextProvider11getNextCharEv + 0x000000000801251c 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x000000000801251c touchgfx::TextProvider::getNextChar() + .text._ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt + 0x0000000008012580 0xa0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008012580 touchgfx::TextProvider::replaceInputCharacters(unsigned short, unsigned short, unsigned short const*) + .text._ZN8touchgfx12TextProvider13gsubRuleMatchEPKtttt + 0x0000000008012620 0x90 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008012620 touchgfx::TextProvider::gsubRuleMatch(unsigned short const*, unsigned short, unsigned short, unsigned short) + .text._ZN8touchgfx12TextProvider14applyGsubRulesEPKtt + 0x00000000080126b0 0x68 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x00000000080126b0 touchgfx::TextProvider::applyGsubRules(unsigned short const*, unsigned short) + .text._ZNK8touchgfx12TextProvider21gsubTableBinarySearchEtPKtt + 0x0000000008012718 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008012718 touchgfx::TextProvider::gsubTableBinarySearch(unsigned short, unsigned short const*, unsigned short) const + .text._ZN8touchgfx12TextProvider16substituteGlyphsEv + 0x0000000008012754 0x5c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + 0x0000000008012754 touchgfx::TextProvider::substituteGlyphs() + .text._ZN8touchgfx9GradientsC2EPKNS_7Point3DE + 0x00000000080127b0 0x260 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + 0x00000000080127b0 touchgfx::Gradients::Gradients(touchgfx::Point3D const*) + 0x00000000080127b0 touchgfx::Gradients::Gradients(touchgfx::Point3D const*) + .text._ZN8touchgfx4EdgeC2ERKNS_9GradientsEPKNS_7Point3DEii + 0x0000000008012a10 0x1f0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + 0x0000000008012a10 touchgfx::Edge::Edge(touchgfx::Gradients const&, touchgfx::Point3D const*, int, int) + 0x0000000008012a10 touchgfx::Edge::Edge(touchgfx::Gradients const&, touchgfx::Point3D const*, int, int) + .text._ZN8touchgfx11FontManager15setFontProviderEPNS_12FontProviderE + 0x0000000008012c00 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + 0x0000000008012c00 touchgfx::FontManager::setFontProvider(touchgfx::FontProvider*) + .text._ZN8touchgfx6Bitmap15isDynamicBitmapEt + 0x0000000008012c0c 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012c0c touchgfx::Bitmap::isDynamicBitmap(unsigned short) + .text._ZN8touchgfx6Bitmap23dynamicBitmapGetAddressEt + 0x0000000008012c30 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012c30 touchgfx::Bitmap::dynamicBitmapGetAddress(unsigned short) + .text._ZN8touchgfx6Bitmap25dynamicBitmapSetSolidRectEtRKNS_4RectE + 0x0000000008012c48 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012c48 touchgfx::Bitmap::dynamicBitmapSetSolidRect(unsigned short, touchgfx::Rect const&) + .text._ZN8touchgfx6Bitmap25dynamicBitmapAddSolidRectEtRKNS_4RectE + 0x0000000008012c80 0x128 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012c80 touchgfx::Bitmap::dynamicBitmapAddSolidRect(unsigned short, touchgfx::Rect const&) + .text._ZN8touchgfx6Bitmap10clearCacheEv + 0x0000000008012da8 0xbc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012da8 touchgfx::Bitmap::clearCache() + .text._ZN8touchgfx6Bitmap8setCacheEPtmm + 0x0000000008012e64 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012e64 touchgfx::Bitmap::setCache(unsigned short*, unsigned long, unsigned long) + .text._ZN8touchgfx6Bitmap22registerBitmapDatabaseEPKNS0_10BitmapDataEtPtmm + 0x0000000008012ec8 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012ec8 touchgfx::Bitmap::registerBitmapDatabase(touchgfx::Bitmap::BitmapData const*, unsigned short, unsigned short*, unsigned long, unsigned long) + .text._ZNK8touchgfx6Bitmap8getWidthEv + 0x0000000008012ef0 0x88 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012ef0 touchgfx::Bitmap::getWidth() const + .text._ZNK8touchgfx6Bitmap9getHeightEv + 0x0000000008012f78 0x88 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008012f78 touchgfx::Bitmap::getHeight() const + .text._ZNK8touchgfx6Bitmap7getDataEv + 0x0000000008013000 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008013000 touchgfx::Bitmap::getData() const + .text._ZNK8touchgfx6Bitmap12getExtraDataEv + 0x0000000008013064 0xb0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008013064 touchgfx::Bitmap::getExtraData() const + .text._ZNK8touchgfx6Bitmap9getFormatEv + 0x0000000008013114 0x70 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x0000000008013114 touchgfx::Bitmap::getFormat() const + .text._ZNK8touchgfx8LCD24bpp8bitDepthEv + 0x0000000008013184 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008013184 touchgfx::LCD24bpp::bitDepth() const + .text._ZNK8touchgfx8LCD24bpp17framebufferFormatEv + 0x0000000008013188 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008013188 touchgfx::LCD24bpp::framebufferFormat() const + .text._ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x000000000801318c 0x27c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801318c touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008013408 0x1ba D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008013408 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x00000000080135c2 0x29c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080135c2 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x000000000801385e 0x2b6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801385e touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008013b14 0x25a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008013b14 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008013d6e 0x198 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008013d6e touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008013f06 0x28a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008013f06 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008014190 0x290 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014190 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008014420 0x2c4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014420 touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x00000000080146e4 0x2d0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080146e4 touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGAD2Ev + 0x00000000080149b4 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149b4 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_NoGA::~TextureMapper_A4_BilinearInterpolation_NoGA() + 0x00000000080149b4 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_NoGA::~TextureMapper_A4_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GAD2Ev + 0x00000000080149b6 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149b6 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_GA::~TextureMapper_A4_BilinearInterpolation_GA() + 0x00000000080149b6 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_GA::~TextureMapper_A4_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGAD2Ev + 0x00000000080149b8 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149b8 touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_NoGA::~TextureMapper_A4_NearestNeighbor_NoGA() + 0x00000000080149b8 touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_NoGA::~TextureMapper_A4_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GAD2Ev + 0x00000000080149ba 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149ba touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_GA::~TextureMapper_A4_NearestNeighbor_GA() + 0x00000000080149ba touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_GA::~TextureMapper_A4_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD2Ev + 0x00000000080149bc 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149bc touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::~TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA() + 0x00000000080149bc touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::~TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GAD2Ev + 0x00000000080149be 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149be touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA::~TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA() + 0x00000000080149be touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA::~TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGAD2Ev + 0x00000000080149c0 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149c0 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA::~TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA() + 0x00000000080149c0 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA::~TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GAD2Ev + 0x00000000080149c2 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149c2 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA::~TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA() + 0x00000000080149c2 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA::~TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGAD2Ev + 0x00000000080149c4 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149c4 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA::~TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA() + 0x00000000080149c4 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA::~TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GAD2Ev + 0x00000000080149c6 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149c6 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_GA::~TextureMapper_RGB888_Opaque_BilinearInterpolation_GA() + 0x00000000080149c6 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_GA::~TextureMapper_RGB888_Opaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGAD2Ev + 0x00000000080149c8 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149c8 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA::~TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA() + 0x00000000080149c8 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA::~TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GAD2Ev + 0x00000000080149ca 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149ca touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_GA::~TextureMapper_RGB888_Opaque_NearestNeighbor_GA() + 0x00000000080149ca touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_GA::~TextureMapper_RGB888_Opaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD2Ev + 0x00000000080149cc 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149cc touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::~TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA() + 0x00000000080149cc touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::~TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GAD2Ev + 0x00000000080149ce 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149ce touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA::~TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA() + 0x00000000080149ce touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA::~TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGAD2Ev + 0x00000000080149d0 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149d0 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA::~TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA() + 0x00000000080149d0 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA::~TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GAD2Ev + 0x00000000080149d2 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149d2 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA::~TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA() + 0x00000000080149d2 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA::~TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGAD2Ev + 0x00000000080149d4 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149d4 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA::~TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA() + 0x00000000080149d4 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA::~TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GAD2Ev + 0x00000000080149d6 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149d6 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA::~TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA() + 0x00000000080149d6 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA::~TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGAD2Ev + 0x00000000080149d8 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149d8 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA::~TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA() + 0x00000000080149d8 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA::~TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GAD2Ev + 0x00000000080149da 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149da touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA::~TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA() + 0x00000000080149da touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA::~TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth + 0x00000000080149dc 0x150 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080149dc touchgfx::LCD24bpp::getTextureMapperDrawScanLine(touchgfx::TextureSurface const&, unsigned short, unsigned char) + .text._ZNK8touchgfx8LCD24bpp17framebufferStrideEv + 0x0000000008014b2c 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014b2c touchgfx::LCD24bpp::framebufferStride() const + .text._ZN8touchgfx8LCD24bpp8fillRectERKNS_4RectENS_9colortypeEh + 0x0000000008014b58 0x98 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014b58 touchgfx::LCD24bpp::fillRect(touchgfx::Rect const&, touchgfx::colortype, unsigned char) + .text._ZN8touchgfx8LCD24bpp8blitCopyEPKtRKNS_4RectES5_hb + 0x0000000008014bf0 0x168 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014bf0 touchgfx::LCD24bpp::blitCopy(unsigned short const*, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char, bool) + .text._ZN8touchgfx8LCD24bpp29copyAreaFromTFTToClientBufferERKNS_4RectE + 0x0000000008014d58 0x120 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014d58 touchgfx::LCD24bpp::copyAreaFromTFTToClientBuffer(touchgfx::Rect const&) + .text._ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t + 0x0000000008014e78 0xb0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014e78 touchgfx::LCD24bpp::copyFrameBufferRegionToMemory(touchgfx::Rect const&, touchgfx::Rect const&, unsigned short) + .text._ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGAD0Ev + 0x0000000008014f28 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f28 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA::~TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GAD0Ev + 0x0000000008014f36 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f36 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA::~TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGAD0Ev + 0x0000000008014f44 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f44 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA::~TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GAD0Ev + 0x0000000008014f52 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f52 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA::~TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD0Ev + 0x0000000008014f60 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f60 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::~TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GAD0Ev + 0x0000000008014f6e 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f6e touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA::~TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGAD0Ev + 0x0000000008014f7c 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f7c touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA::~TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GAD0Ev + 0x0000000008014f8a 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f8a touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA::~TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGAD0Ev + 0x0000000008014f98 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014f98 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA::~TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GAD0Ev + 0x0000000008014fa6 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014fa6 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_GA::~TextureMapper_RGB888_Opaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGAD0Ev + 0x0000000008014fb4 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014fb4 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA::~TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GAD0Ev + 0x0000000008014fc2 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014fc2 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_GA::~TextureMapper_RGB888_Opaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGAD0Ev + 0x0000000008014fd0 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014fd0 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::~TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GAD0Ev + 0x0000000008014fde 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014fde touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA::~TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGAD0Ev + 0x0000000008014fec 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014fec touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA::~TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GAD0Ev + 0x0000000008014ffa 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008014ffa touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA::~TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGAD0Ev + 0x0000000008015008 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015008 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_NoGA::~TextureMapper_A4_BilinearInterpolation_NoGA() + .text._ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GAD0Ev + 0x0000000008015016 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015016 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_GA::~TextureMapper_A4_BilinearInterpolation_GA() + .text._ZN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGAD0Ev + 0x0000000008015024 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015024 touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_NoGA::~TextureMapper_A4_NearestNeighbor_NoGA() + .text._ZN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GAD0Ev + 0x0000000008015032 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015032 touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_GA::~TextureMapper_A4_NearestNeighbor_GA() + .text._ZN8touchgfx8LCD24bpp10fillBufferEPhtRKNS_4RectENS_9colortypeEh + 0x0000000008015040 0xf0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015040 touchgfx::LCD24bpp::fillBuffer(unsigned char*, unsigned short, touchgfx::Rect const&, touchgfx::colortype, unsigned char) + .text._ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss + 0x0000000008015130 0x26c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015130 touchgfx::LCD24bpp::copyFrameBufferRegionToMemory(touchgfx::Rect const&, touchgfx::Rect const&, unsigned char*, short, short) + .text._ZN8touchgfx8LCD24bppC2Ev + 0x000000000801539c 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801539c touchgfx::LCD24bpp::LCD24bpp() + 0x000000000801539c touchgfx::LCD24bpp::LCD24bpp() + .text._ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h + 0x00000000080153d4 0x1d0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080153d4 touchgfx::LCD24bpp::blitCopyL8_ARGB8888(unsigned char const*, unsigned char const*, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char) + .text._ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h + 0x00000000080155a4 0x1d4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080155a4 touchgfx::LCD24bpp::blitCopyL8_RGB888(unsigned char const*, unsigned char const*, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char) + .text._ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h + 0x0000000008015778 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015778 touchgfx::LCD24bpp::blitCopyL8(unsigned char const*, unsigned char const*, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char) + .text._ZN8touchgfx8LCD24bpp14blitCopyRGB565EPKtRKNS_4RectES5_h + 0x00000000080157b8 0x1e8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080157b8 touchgfx::LCD24bpp::blitCopyRGB565(unsigned short const*, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char) + .text._ZN8touchgfx8LCD24bpp16blitCopyARGB8888EPKmRKNS_4RectES5_h + 0x00000000080159a0 0x190 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080159a0 touchgfx::LCD24bpp::blitCopyARGB8888(unsigned long const*, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char) + .text._ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb + 0x0000000008015b30 0xc8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015b30 touchgfx::LCD24bpp::drawPartialBitmap(touchgfx::Bitmap const&, short, short, touchgfx::Rect const&, unsigned char, bool) + .text._ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb + 0x0000000008015bf8 0x70 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015bf8 touchgfx::LCD24bpp::blitCopy(unsigned char const*, touchgfx::Bitmap::BitmapFormat, touchgfx::Rect const&, touchgfx::Rect const&, unsigned char, bool) + .text._ZN8touchgfx8LCD24bpp9nextPixelEbNS_12TextRotationE + 0x0000000008015c68 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015c68 touchgfx::LCD24bpp::nextPixel(bool, touchgfx::TextRotation) + .text._ZN8touchgfx8LCD24bpp8nextLineEbNS_12TextRotationE + 0x0000000008015ca0 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015ca0 touchgfx::LCD24bpp::nextLine(bool, touchgfx::TextRotation) + .text._ZN8touchgfx8LCD24bpp9drawGlyphEPtNS_4RectEssttRKS2_PKNS_9GlyphNodeEPKhhNS_9colortypeEhhNS_12TextRotationE + 0x0000000008015cd8 0x3b4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008015cd8 touchgfx::LCD24bpp::drawGlyph(unsigned short*, touchgfx::Rect, short, short, unsigned short, unsigned short, touchgfx::Rect const&, touchgfx::GlyphNode const*, unsigned char const*, unsigned char, touchgfx::colortype, unsigned char, unsigned char, touchgfx::TextRotation) + .text._ZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEv + 0x000000000801608c 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801608c touchgfx::LCD24bpp::enableTextureMapperL8_RGB888_BilinearInterpolation() + .text._ZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEv + 0x0000000008016100 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016100 touchgfx::LCD24bpp::enableTextureMapperL8_RGB888_NearestNeighbor() + .text._ZN8touchgfx8LCD24bpp28enableTextureMapperL8_RGB888Ev + 0x0000000008016174 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016174 touchgfx::LCD24bpp::enableTextureMapperL8_RGB888() + *fill* 0x0000000008016186 0x2 + .text._ZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEv + 0x0000000008016188 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016188 touchgfx::LCD24bpp::enableTextureMapperL8_ARGB8888_BilinearInterpolation() + .text._ZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEv + 0x00000000080161fc 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080161fc touchgfx::LCD24bpp::enableTextureMapperL8_ARGB8888_NearestNeighbor() + .text._ZN8touchgfx8LCD24bpp30enableTextureMapperL8_ARGB8888Ev + 0x0000000008016270 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016270 touchgfx::LCD24bpp::enableTextureMapperL8_ARGB8888() + *fill* 0x0000000008016282 0x2 + .text._ZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEv + 0x0000000008016284 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016284 touchgfx::LCD24bpp::enableTextureMapperRGB888_BilinearInterpolation() + .text._ZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEv + 0x00000000080162f8 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080162f8 touchgfx::LCD24bpp::enableTextureMapperRGB888_NearestNeighbor() + .text._ZN8touchgfx8LCD24bpp25enableTextureMapperRGB888Ev + 0x000000000801636c 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801636c touchgfx::LCD24bpp::enableTextureMapperRGB888() + *fill* 0x000000000801637e 0x2 + .text._ZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEv + 0x0000000008016380 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016380 touchgfx::LCD24bpp::enableTextureMapperARGB8888_BilinearInterpolation() + .text._ZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEv + 0x00000000080163f4 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080163f4 touchgfx::LCD24bpp::enableTextureMapperARGB8888_NearestNeighbor() + .text._ZN8touchgfx8LCD24bpp27enableTextureMapperARGB8888Ev + 0x0000000008016468 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016468 touchgfx::LCD24bpp::enableTextureMapperARGB8888() + *fill* 0x000000000801647a 0x2 + .text._ZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEv + 0x000000000801647c 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801647c touchgfx::LCD24bpp::enableTextureMapperA4_BilinearInterpolation() + .text._ZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEv + 0x00000000080164f0 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080164f0 touchgfx::LCD24bpp::enableTextureMapperA4_NearestNeighbor() + .text._ZN8touchgfx8LCD24bpp21enableTextureMapperA4Ev + 0x0000000008016564 0x12 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016564 touchgfx::LCD24bpp::enableTextureMapperA4() + .text._ZN8touchgfx8LCD24bpp22enableTextureMapperAllEv + 0x0000000008016576 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016576 touchgfx::LCD24bpp::enableTextureMapperAll() + *fill* 0x000000000801659a 0x2 + .text._ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh + 0x000000000801659c 0x1dc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801659c touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA::writePixelOnEdge(unsigned char*, unsigned char const*, unsigned char const*, short, short, int, int, unsigned char, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008016778 0x51a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016778 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + *fill* 0x0000000008016c92 0x2 + .text._ZNK8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhS4_ssiihh + 0x0000000008016c94 0x168 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016c94 touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA::writePixelOnEdge(unsigned char*, unsigned char const*, unsigned char const*, short, short, int, int, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008016dfc 0x43e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008016dfc touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + *fill* 0x000000000801723a 0x2 + .text._ZNK8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhPKmssiihhh + 0x000000000801723c 0x280 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801723c touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA::writePixelOnEdge(unsigned char*, unsigned char const*, unsigned long const*, short, short, int, int, unsigned char, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x00000000080174bc 0x76a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080174bc touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + *fill* 0x0000000008017c26 0x2 + .text._ZNK8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhPKmssiihh + 0x0000000008017c28 0x298 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008017c28 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::writePixelOnEdge(unsigned char*, unsigned char const*, unsigned long const*, short, short, int, int, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008017ec0 0x710 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008017ec0 touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZNK8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhssiihhh + 0x00000000080185d0 0x224 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080185d0 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_GA::writePixelOnEdge(unsigned char*, unsigned char const*, short, short, int, int, unsigned char, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x00000000080187f4 0x462 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080187f4 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + *fill* 0x0000000008018c56 0x2 + .text._ZNK8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKhssiihh + 0x0000000008018c58 0x190 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008018c58 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA::writePixelOnEdge(unsigned char*, unsigned char const*, short, short, int, int, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008018de8 0x3c0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008018de8 touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZNK8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKmssiihhh + 0x00000000080191a8 0x2b0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080191a8 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA::writePixelOnEdge(unsigned char*, unsigned long const*, short, short, int, int, unsigned char, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008019458 0x746 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008019458 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + *fill* 0x0000000008019b9e 0x2 + .text._ZNK8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKmssiihh + 0x0000000008019ba0 0x284 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008019ba0 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::writePixelOnEdge(unsigned char*, unsigned long const*, short, short, int, int, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x0000000008019e24 0x72a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008019e24 touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + *fill* 0x000000000801a54e 0x2 + .text._ZNK8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA16writePixelOnEdgeEPhPKtsssiihhh + 0x000000000801a550 0x1d0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801a550 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_GA::writePixelOnEdge(unsigned char*, unsigned short const*, short, short, short, int, int, unsigned char, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x000000000801a720 0x508 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801a720 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_GA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text._ZNK8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA16writePixelOnEdgeEPhPKtsssiihh + 0x000000000801ac28 0x1c4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801ac28 touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_NoGA::writePixelOnEdge(unsigned char*, unsigned short const*, short, short, short, int, int, unsigned char, unsigned char) const + .text._ZN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGA34drawTextureMapScanLineSubdivisionsEiiiifffllllfffffRKNS_14DrawingSurfaceEiiRKNS_14TextureSurfaceEhfff + 0x000000000801adec 0x4d0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000801adec touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_NoGA::drawTextureMapScanLineSubdivisions(int, int, int, int, float, float, float, long, long, long, long, float, float, float, float, float, touchgfx::DrawingSurface const&, int, int, touchgfx::TextureSurface const&, unsigned char, float, float, float) + .text.CRC_Lock + 0x000000000801b2bc 0xa4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + 0x000000000801b2bc CRC_Lock + .text._ZN8touchgfx8Gestures21registerEventListenerERNS_15UIEventListenerE + 0x000000000801b360 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + 0x000000000801b360 touchgfx::Gestures::registerEventListener(touchgfx::UIEventListener&) + .text._ZN8touchgfx8Gestures4tickEv + 0x000000000801b364 0x1a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + 0x000000000801b364 touchgfx::Gestures::tick() + *fill* 0x000000000801b37e 0x2 + .text._ZN8touchgfx8Gestures17registerDragEventEtttt + 0x000000000801b380 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + 0x000000000801b380 touchgfx::Gestures::registerDragEvent(unsigned short, unsigned short, unsigned short, unsigned short) + .text._ZN8touchgfx8Gestures18registerClickEventENS_10ClickEvent14ClickEventTypeEtt + 0x000000000801b400 0xc4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + 0x000000000801b400 touchgfx::Gestures::registerClickEvent(touchgfx::ClickEvent::ClickEventType, unsigned short, unsigned short) + .text._ZNK8touchgfx10Rasterizer14calculateAlphaEi.isra.14 + 0x000000000801b4c4 0x28 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .text._ZN8touchgfx8Renderer6renderERKNS_8ScanlineE + 0x000000000801b4ec 0x6c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b4ec touchgfx::Renderer::render(touchgfx::Scanline const&) + .text._ZN8touchgfx10Rasterizer6lineToEii + 0x000000000801b558 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b558 touchgfx::Rasterizer::lineTo(int, int) + .text._ZN8touchgfx6CanvasC2EPKNS_12CanvasWidgetERKNS_4RectE + 0x000000000801b564 0x260 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b564 touchgfx::Canvas::Canvas(touchgfx::CanvasWidget const*, touchgfx::Rect const&) + 0x000000000801b564 touchgfx::Canvas::Canvas(touchgfx::CanvasWidget const*, touchgfx::Rect const&) + .text._ZNK8touchgfx6Canvas9isOutsideERKNS_7CWRUtil2Q5ES4_S4_S4_ + 0x000000000801b7c4 0x2e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b7c4 touchgfx::Canvas::isOutside(touchgfx::CWRUtil::Q5 const&, touchgfx::CWRUtil::Q5 const&, touchgfx::CWRUtil::Q5 const&, touchgfx::CWRUtil::Q5 const&) const + *fill* 0x000000000801b7f2 0x2 + .text._ZNK8touchgfx6Canvas29transformFrameBufferToDisplayERNS_7CWRUtil2Q5ES3_ + 0x000000000801b7f4 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b7f4 touchgfx::Canvas::transformFrameBufferToDisplay(touchgfx::CWRUtil::Q5&, touchgfx::CWRUtil::Q5&) const + .text._ZN8touchgfx6Canvas6lineToENS_7CWRUtil2Q5ES2_ + 0x000000000801b818 0xaa D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b818 touchgfx::Canvas::lineTo(touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) + .text._ZN8touchgfx6Canvas5closeEv + 0x000000000801b8c2 0x38 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b8c2 touchgfx::Canvas::close() + .text._ZN8touchgfx6Canvas6moveToENS_7CWRUtil2Q5ES2_ + 0x000000000801b8fa 0x8e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b8fa touchgfx::Canvas::moveTo(touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) + .text._ZN8touchgfx10Rasterizer6renderINS_8RendererEEEbRT_ + 0x000000000801b988 0x17a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801b988 bool touchgfx::Rasterizer::render(touchgfx::Renderer&) + .text._ZN8touchgfx6Canvas6renderEh + 0x000000000801bb02 0x7e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801bb02 touchgfx::Canvas::render(unsigned char) + .text._ZN8touchgfx6CanvasD2Ev + 0x000000000801bb80 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801bb80 touchgfx::Canvas::~Canvas() + 0x000000000801bb80 touchgfx::Canvas::~Canvas() + .text._ZN8touchgfx6CanvasD0Ev + 0x000000000801bbb0 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x000000000801bbb0 touchgfx::Canvas::~Canvas() + .text._ZN8touchgfx7OutlineD2Ev + 0x000000000801bbc4 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801bbc4 touchgfx::Outline::~Outline() + 0x000000000801bbc4 touchgfx::Outline::~Outline() + .text._ZN8touchgfx7OutlineD0Ev + 0x000000000801bbc6 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801bbc6 touchgfx::Outline::~Outline() + .text._ZN8touchgfx7Outline5resetEv + 0x000000000801bbd4 0x48 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801bbd4 touchgfx::Outline::reset() + .text._ZN8touchgfx7OutlineC2Ev + 0x000000000801bc1c 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801bc1c touchgfx::Outline::Outline() + 0x000000000801bc1c touchgfx::Outline::Outline() + .text._ZN8touchgfx7Outline10renderLineEiiii + 0x000000000801bc60 0xc24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801bc60 touchgfx::Outline::renderLine(int, int, int, int) + .text._ZN8touchgfx7Outline6lineToEii + 0x000000000801c884 0x60 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801c884 touchgfx::Outline::lineTo(int, int) + .text._ZN8touchgfx7Outline6moveToEii + 0x000000000801c8e4 0x8e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801c8e4 touchgfx::Outline::moveTo(int, int) + .text._ZN8touchgfx7Outline10qsortCellsEPNS_4CellEj + 0x000000000801c972 0x1f0 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801c972 touchgfx::Outline::qsortCells(touchgfx::Cell*, unsigned int) + .text._ZN8touchgfx7Outline9sortCellsEv + 0x000000000801cb62 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801cb62 touchgfx::Outline::sortCells() + .text._ZN8touchgfx7Outline8getCellsEv + 0x000000000801cb6e 0x74 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x000000000801cb6e touchgfx::Outline::getCells() + .text._ZN8touchgfx8ScanlineD2Ev + 0x000000000801cbe2 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + 0x000000000801cbe2 touchgfx::Scanline::~Scanline() + 0x000000000801cbe2 touchgfx::Scanline::~Scanline() + .text._ZN8touchgfx8ScanlineD0Ev + 0x000000000801cbe4 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + 0x000000000801cbe4 touchgfx::Scanline::~Scanline() + .text._ZN8touchgfx8Scanline5resetEv + 0x000000000801cbf2 0x2a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + 0x000000000801cbf2 touchgfx::Scanline::reset() + .text._ZN8touchgfx8ScanlineC2Ev + 0x000000000801cc1c 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + 0x000000000801cc1c touchgfx::Scanline::Scanline() + 0x000000000801cc1c touchgfx::Scanline::Scanline() + .text._ZN8touchgfx8Scanline7addSpanEiijj + 0x000000000801cc48 0x72 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + 0x000000000801cc48 touchgfx::Scanline::addSpan(int, int, unsigned int, unsigned int) + .text._ZN8touchgfx15RenderingBufferD2Ev + 0x000000000801ccba 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + 0x000000000801ccba touchgfx::RenderingBuffer::~RenderingBuffer() + 0x000000000801ccba touchgfx::RenderingBuffer::~RenderingBuffer() + .text._ZN8touchgfx15RenderingBufferD0Ev + 0x000000000801ccbc 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + 0x000000000801ccbc touchgfx::RenderingBuffer::~RenderingBuffer() + *fill* 0x000000000801ccca 0x2 + .text._ZN8touchgfx15RenderingBufferC2Ev + 0x000000000801cccc 0x18 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + 0x000000000801cccc touchgfx::RenderingBuffer::RenderingBuffer() + 0x000000000801cccc touchgfx::RenderingBuffer::RenderingBuffer() + .text._ZN8touchgfx15RenderingBuffer6attachEPhhjji + 0x000000000801cce4 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + 0x000000000801cce4 touchgfx::RenderingBuffer::attach(unsigned char*, unsigned char, unsigned int, unsigned int, int) + .text.__aeabi_atexit + 0x000000000801ccf4 0xa c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + 0x000000000801ccf4 __aeabi_atexit + .text._ZdlPvj 0x000000000801ccfe 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + 0x000000000801ccfe operator delete(void*, unsigned int) + .text.__cxa_guard_acquire + 0x000000000801cd02 0x18 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + 0x000000000801cd02 __cxa_guard_acquire + .text.__cxa_guard_release + 0x000000000801cd1a 0x6 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + 0x000000000801cd1a __cxa_guard_release + .text.__cxa_pure_virtual + 0x000000000801cd20 0x6 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + 0x000000000801cd20 __cxa_pure_virtual + .text._ZdlPv 0x000000000801cd26 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + 0x000000000801cd26 operator delete(void*) + .text._ZN10__cxxabiv111__terminateEPFvvE + 0x000000000801cd2a 0x8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + 0x000000000801cd2a __cxxabiv1::__terminate(void (*)()) + *fill* 0x000000000801cd32 0x2 + .text._ZSt13get_terminatev + 0x000000000801cd34 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + 0x000000000801cd34 std::get_terminate() + .text._ZSt9terminatev + 0x000000000801cd44 0xa c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + 0x000000000801cd44 std::terminate() + .text.abort 0x000000000801cd4e 0xe c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + 0x000000000801cd4e abort + .text.__assert_func + 0x000000000801cd5c 0x3c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + 0x000000000801cd5c __assert_func + .text.atexit 0x000000000801cd98 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + 0x000000000801cd98 atexit + .text.__cxa_atexit + 0x000000000801cda4 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + 0x000000000801cda4 __cxa_atexit + .text.__errno 0x000000000801cdc0 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + 0x000000000801cdc0 __errno + .text.fprintf 0x000000000801cdcc 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + 0x000000000801cdcc fiprintf + 0x000000000801cdcc fprintf + .text.__libc_init_array + 0x000000000801cdf0 0x48 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + 0x000000000801cdf0 __libc_init_array + .text.malloc 0x000000000801ce38 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + 0x000000000801ce38 malloc + .text.free 0x000000000801ce48 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + 0x000000000801ce48 free + .text.memset 0x000000000801ce58 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + 0x000000000801ce58 memset + .text._free_r 0x000000000801ce68 0x98 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + 0x000000000801ce68 _free_r + .text.sbrk_aligned + 0x000000000801cf00 0x40 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + .text._malloc_r + 0x000000000801cf40 0xe8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + 0x000000000801cf40 _malloc_r + .text.__sfputc_r + 0x000000000801d028 0x2e c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .text.__sfputs_r + 0x000000000801d056 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + 0x000000000801d056 __sfputs_r + *fill* 0x000000000801d07a 0x2 + .text._vfprintf_r + 0x000000000801d07c 0x260 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + 0x000000000801d07c _vfprintf_r + 0x000000000801d07c _vfiprintf_r + .text._printf_common + 0x000000000801d2dc 0xda c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + 0x000000000801d2dc _printf_common + *fill* 0x000000000801d3b6 0x2 + .text._printf_i + 0x000000000801d3b8 0x24c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + 0x000000000801d3b8 _printf_i + .text._sbrk_r 0x000000000801d604 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + 0x000000000801d604 _sbrk_r + .text._raise_r + 0x000000000801d624 0x50 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + 0x000000000801d624 _raise_r + .text.raise 0x000000000801d674 0x10 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + 0x000000000801d674 raise + .text._kill_r 0x000000000801d684 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + 0x000000000801d684 _kill_r + .text._getpid_r + 0x000000000801d6a8 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + 0x000000000801d6a8 _getpid_r + .text.__swbuf_r + 0x000000000801d6ac 0xa4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + 0x000000000801d6ac __swbuf_r + .text.__swsetup_r + 0x000000000801d750 0xdc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + 0x000000000801d750 __swsetup_r + .text.__register_exitproc + 0x000000000801d82c 0xc4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + 0x000000000801d82c __register_exitproc + .text.__sflush_r + 0x000000000801d8f0 0x10c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + 0x000000000801d8f0 __sflush_r + .text._fflush_r + 0x000000000801d9fc 0x78 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + 0x000000000801d9fc _fflush_r + .text.std 0x000000000801da74 0x48 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .text._cleanup_r + 0x000000000801dabc 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801dabc _cleanup_r + .text.__sfmoreglue + 0x000000000801dac8 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801dac8 __sfmoreglue + .text.__sfp_lock_acquire + 0x000000000801daf4 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801daf4 __sfp_lock_acquire + .text.__sfp_lock_release + 0x000000000801db00 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801db00 __sfp_lock_release + .text.__sinit_lock_acquire + 0x000000000801db0c 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801db0c __sinit_lock_acquire + .text.__sinit_lock_release + 0x000000000801db18 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801db18 __sinit_lock_release + .text.__sinit 0x000000000801db24 0x70 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801db24 __sinit + .text.__sfp 0x000000000801db94 0x8c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x000000000801db94 __sfp + .text._fwalk_reent + 0x000000000801dc20 0x3e c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + 0x000000000801dc20 _fwalk_reent + .text.__retarget_lock_init_recursive + 0x000000000801dc5e 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x000000000801dc5e __retarget_lock_init_recursive + .text.__retarget_lock_acquire_recursive + 0x000000000801dc60 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x000000000801dc60 __retarget_lock_acquire_recursive + .text.__retarget_lock_release + 0x000000000801dc62 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x000000000801dc62 __retarget_lock_release + .text.__retarget_lock_release_recursive + 0x000000000801dc64 0x2 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x000000000801dc64 __retarget_lock_release_recursive + .text.__swhatbuf_r + 0x000000000801dc66 0x4a c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + 0x000000000801dc66 __swhatbuf_r + .text.__smakebuf_r + 0x000000000801dcb0 0x80 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + 0x000000000801dcb0 __smakebuf_r + .text.__malloc_lock + 0x000000000801dd30 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + 0x000000000801dd30 __malloc_lock + .text.__malloc_unlock + 0x000000000801dd3c 0xc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + 0x000000000801dd3c __malloc_unlock + .text.__sread 0x000000000801dd48 0x22 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + 0x000000000801dd48 __sread + .text.__swrite + 0x000000000801dd6a 0x38 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + 0x000000000801dd6a __swrite + .text.__sseek 0x000000000801dda2 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + 0x000000000801dda2 __sseek + .text.__sclose + 0x000000000801ddc6 0x8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + 0x000000000801ddc6 __sclose + *fill* 0x000000000801ddce 0x2 + .text._write_r + 0x000000000801ddd0 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + 0x000000000801ddd0 _write_r + .text._close_r + 0x000000000801ddf4 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + 0x000000000801ddf4 _close_r + .text._fstat_r + 0x000000000801de14 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + 0x000000000801de14 _fstat_r + .text._isatty_r + 0x000000000801de38 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + 0x000000000801de38 _isatty_r + .text._lseek_r + 0x000000000801de58 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + 0x000000000801de58 _lseek_r + .text._read_r 0x000000000801de7c 0x24 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) + 0x000000000801de7c _read_r + *(.glue_7) + .glue_7 0x000000000801dea0 0x0 linker stubs + *(.glue_7t) + .glue_7t 0x000000000801dea0 0x0 linker stubs + *(.eh_frame) + .eh_frame 0x000000000801dea0 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + *(.init) + .init 0x000000000801dea0 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o + 0x000000000801dea0 _init + .init 0x000000000801dea4 0x8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o + *(.fini) + .fini 0x000000000801deac 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o + 0x000000000801deac _fini + .fini 0x000000000801deb0 0x8 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o + 0x000000000801deb8 . = ALIGN (0x4) + 0x000000000801deb8 _etext = . + +.vfp11_veneer 0x000000000801deb8 0x0 + .vfp11_veneer 0x000000000801deb8 0x0 linker stubs + +.v4_bx 0x000000000801deb8 0x0 + .v4_bx 0x000000000801deb8 0x0 linker stubs + +.iplt 0x000000000801deb8 0x0 + .iplt 0x000000000801deb8 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + +.rodata 0x000000000801deb8 0x3f74 + 0x000000000801deb8 . = ALIGN (0x4) + *(.rodata) + .rodata 0x000000000801deb8 0x13 ./AZURE_RTOS/App/app_azure_rtos.o + *fill* 0x000000000801decb 0x1 + .rodata 0x000000000801decc 0x14 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .rodata 0x000000000801dee0 0x9 ./TouchGFX/App/app_touchgfx.o + *fill* 0x000000000801dee9 0x3 + .rodata 0x000000000801deec 0x31f ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + *fill* 0x000000000801e20b 0x1 + .rodata 0x000000000801e20c 0x11c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .rodata 0x000000000801e328 0x2a1 ./TouchGFX/generated/texts/src/Texts.o + *fill* 0x000000000801e5c9 0x3 + .rodata 0x000000000801e5cc 0x172 ./TouchGFX/target/TouchGFXHAL.o + *fill* 0x000000000801e73e 0x2 + .rodata 0x000000000801e740 0x32d ./TouchGFX/target/generated/OSWrappers.o + *fill* 0x000000000801ea6d 0x3 + .rodata 0x000000000801ea70 0x13a ./TouchGFX/target/generated/STM32DMA.o + *fill* 0x000000000801ebaa 0x2 + .rodata 0x000000000801ebac 0x40 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + *(.rodata*) + .rodata.D1CorePrescTable + 0x000000000801ebec 0x10 ./Core/Src/system_stm32h7xx.o + 0x000000000801ebec D1CorePrescTable + .rodata._ZTV23ApplicationFontProvider + 0x000000000801ebfc 0x14 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x000000000801ebfc vtable for ApplicationFontProvider + .rodata._ZTVN8touchgfx12FontProviderE + 0x000000000801ec10 0x14 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x000000000801ec10 vtable for touchgfx::FontProvider + .rodata._ZTVN8touchgfx13GeneratedFontE + 0x000000000801ec24 0x58 ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x000000000801ec24 vtable for touchgfx::GeneratedFont + .rodata._ZTVN8touchgfx12NoTransitionE + 0x000000000801ec7c 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801ec7c vtable for touchgfx::NoTransition + .rodata._ZTV23FrontendApplicationBase + 0x000000000801eca0 0x4c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801eca0 vtable for FrontendApplicationBase + .rodata._ZTVN8touchgfx8CallbackI23FrontendApplicationBasevvvEE + 0x000000000801ecec 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801ecec vtable for touchgfx::Callback + .rodata._ZTVN8touchgfx14MVPApplicationE + 0x000000000801ed04 0x4c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801ed04 vtable for touchgfx::MVPApplication + .rodata._ZTVN8touchgfx10TransitionE + 0x000000000801ed50 0x24 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801ed50 vtable for touchgfx::Transition + .rodata._ZTVN8touchgfx15GenericCallbackIvvvEE + 0x000000000801ed74 0x18 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801ed74 vtable for touchgfx::GenericCallback + .rodata._ZTVN8touchgfx15UIEventListenerE + 0x000000000801ed8c 0x28 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x000000000801ed8c vtable for touchgfx::UIEventListener + .rodata._ZTV15Screen1ViewBase + 0x000000000801edb4 0x34 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000801edb4 vtable for Screen1ViewBase + .rodata._ZTVN8touchgfx5ShapeILt4EEE + 0x000000000801ede8 0x9c ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000801ede8 vtable for touchgfx::Shape<(unsigned short)4> + .rodata._ZTVN8touchgfx4ViewI16Screen1PresenterEE + 0x000000000801ee84 0x34 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000801ee84 vtable for touchgfx::View + .rodata._ZTVN8touchgfx15AbstractPainterE + 0x000000000801eeb8 0x14 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000801eeb8 vtable for touchgfx::AbstractPainter + .rodata._ZTVN8touchgfx6WidgetE + 0x000000000801eecc 0x68 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x000000000801eecc vtable for touchgfx::Widget + .rodata._ZL15bitmap_database + 0x000000000801ef34 0x14 ./TouchGFX/generated/images/src/BitmapDatabase.o + .rodata._ZTVN8touchgfx4FontE + 0x000000000801ef48 0x54 ./TouchGFX/generated/texts/src/Texts.o + 0x000000000801ef48 vtable for touchgfx::Font + .rodata._ZTV19FrontendApplication + 0x000000000801ef9c 0x4c ./TouchGFX/gui/src/common/FrontendApplication.o + 0x000000000801ef9c vtable for FrontendApplication + .rodata._ZTV16Screen1Presenter + 0x000000000801efe8 0x28 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000801efe8 vtable for Screen1Presenter + .rodata._ZTV13ModelListener + 0x000000000801f010 0x10 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000801f010 vtable for ModelListener + .rodata._ZTVN8touchgfx9PresenterE + 0x000000000801f020 0x18 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0x000000000801f020 vtable for touchgfx::Presenter + .rodata._ZTV11Screen1View + 0x000000000801f038 0x34 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0x000000000801f038 vtable for Screen1View + .rodata._ZTV20STM32TouchController + 0x000000000801f06c 0x18 ./TouchGFX/target/STM32TouchController.o + 0x000000000801f06c vtable for STM32TouchController + .rodata._ZTVN8touchgfx15TouchControllerE + 0x000000000801f084 0x18 ./TouchGFX/target/STM32TouchController.o + 0x000000000801f084 vtable for touchgfx::TouchController + .rodata._ZTV11TouchGFXHAL + 0x000000000801f09c 0xd8 ./TouchGFX/target/TouchGFXHAL.o + 0x000000000801f09c vtable for TouchGFXHAL + .rodata._ZTV8STM32DMA + 0x000000000801f174 0x50 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000801f174 vtable for STM32DMA + .rodata._ZTVN8touchgfx9DMA_QueueE + 0x000000000801f1c4 0x24 ./TouchGFX/target/generated/STM32DMA.o + 0x000000000801f1c4 vtable for touchgfx::DMA_Queue + .rodata._ZTV12FrontendHeap + 0x000000000801f1e8 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000801f1e8 vtable for FrontendHeap + .rodata._ZTVN8touchgfx9PartitionINS_4meta8TypeListINS_12NoTransitionENS2_INS1_3NilES4_EEEELt1EEE + 0x000000000801f1fc 0x34 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000801f1fc vtable for touchgfx::Partition >, (unsigned short)1> + .rodata._ZTVN8touchgfx9PartitionINS_4meta8TypeListI11Screen1ViewNS2_INS1_3NilES4_EEEELt1EEE + 0x000000000801f230 0x34 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000801f230 vtable for touchgfx::Partition >, (unsigned short)1> + .rodata._ZTVN8touchgfx9PartitionINS_4meta8TypeListI16Screen1PresenterNS2_INS1_3NilES4_EEEELt1EEE + 0x000000000801f264 0x34 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000801f264 vtable for touchgfx::Partition >, (unsigned short)1> + .rodata._ZTV16FrontendHeapBase + 0x000000000801f298 0x14 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000801f298 vtable for FrontendHeapBase + .rodata._ZTVN8touchgfx7MVPHeapE + 0x000000000801f2ac 0x10 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x000000000801f2ac vtable for touchgfx::MVPHeap + .rodata._ZTV20TouchGFXGeneratedHAL + 0x000000000801f2bc 0xd8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x000000000801f2bc vtable for TouchGFXGeneratedHAL + .rodata._ZN8touchgfx17AbstractPartition7indexOfEPKv.str1.1 + 0x000000000801f394 0xbd D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .rodata._ZN8touchgfx17AbstractPartition8allocateEt.str1.1 + 0x000000000801f451 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + *fill* 0x000000000801f481 0x3 + .rodata._ZTVN8touchgfx17AbstractPartitionE + 0x000000000801f484 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x000000000801f484 vtable for touchgfx::AbstractPartition + .rodata._ZZN8touchgfx17AbstractPartition10allocateAtEttE19__PRETTY_FUNCTION__ + 0x000000000801f4b8 0x4a D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .rodata._ZZN8touchgfx17AbstractPartition7indexOfEPKvE19__PRETTY_FUNCTION__ + 0x000000000801f502 0x43 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .rodata._ZZN8touchgfx17AbstractPartition8allocateEtE19__PRETTY_FUNCTION__ + 0x000000000801f545 0x3e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .rodata._ZN8touchgfx9Container3addERNS_8DrawableE.str1.1 + 0x000000000801f583 0xc8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + *fill* 0x000000000801f64b 0x1 + .rodata._ZTVN8touchgfx9ContainerE + 0x000000000801f64c 0x90 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + 0x000000000801f64c vtable for touchgfx::Container + .rodata._ZZN8touchgfx9Container3addERNS_8DrawableEE19__PRETTY_FUNCTION__ + 0x000000000801f6dc 0x3b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .rodata._ZN8touchgfx3HAL12blitCopyWordEPKttttttt.str1.1 + 0x000000000801f717 0x7d D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZN8touchgfx3HAL12blitFillWordEtttttt.str1.1 + 0x000000000801f794 0x82 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectE.str1.1 + 0x000000000801f816 0x67 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZN8touchgfx3HAL27configurePartialFrameBufferEtttt.str1.1 + 0x000000000801f87d 0xc1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatE.str1.1 + 0x000000000801f93e 0x32 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZTVN8touchgfx3HALE + 0x000000000801f970 0xd8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x000000000801f970 vtable for touchgfx::HAL + .rodata._ZZN8touchgfx3HAL12blitCopyWordEPKtttttttE19__PRETTY_FUNCTION__ + 0x000000000801fa48 0x76 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL12blitFillWordEttttttE19__PRETTY_FUNCTION__ + 0x000000000801fabe 0x65 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL13blitCopyGlyphEPKhtttttNS_9colortypeEhNS_14BlitOperationsEbE19__PRETTY_FUNCTION__ + 0x000000000801fb23 0xaa D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL20copyFBRegionToMemoryENS_4RectEE19__PRETTY_FUNCTION__ + 0x000000000801fbcd 0x46 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL27configurePartialFrameBufferEttttE19__PRETTY_FUNCTION__ + 0x000000000801fc13 0x64 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL8blitCopyEPKtPKhttttthbtNS_6Bitmap12BitmapFormatES6_bE19__PRETTY_FUNCTION__ + 0x000000000801fc77 0xd7 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZN8touchgfx3HAL8blitFillENS_9colortypeEtttthtNS_6Bitmap12BitmapFormatEbE19__PRETTY_FUNCTION__ + 0x000000000801fd4e 0x9b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZZNK8touchgfx3HAL11getBitDepthENS_6Bitmap12BitmapFormatEE19__PRETTY_FUNCTION__ + 0x000000000801fde9 0x49 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .rodata._ZN8touchgfx13DMA_Interface7executeEv.str1.1 + 0x000000000801fe32 0x4b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .rodata._ZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpE.str1.1 + 0x000000000801fe7d 0x23 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .rodata._ZN8touchgfx17LockFreeDMA_Queue3popEv.str1.1 + 0x000000000801fea0 0x2d D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + *fill* 0x000000000801fecd 0x3 + .rodata._ZTVN8touchgfx13DMA_InterfaceE + 0x000000000801fed0 0x50 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000801fed0 vtable for touchgfx::DMA_Interface + .rodata._ZTVN8touchgfx17LockFreeDMA_QueueE + 0x000000000801ff20 0x24 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + 0x000000000801ff20 vtable for touchgfx::LockFreeDMA_Queue + .rodata._ZZN8touchgfx13DMA_Interface7executeEvE19__PRETTY_FUNCTION__ + 0x000000000801ff44 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .rodata._ZZN8touchgfx17LockFreeDMA_Queue10pushCopyOfERKNS_6BlitOpEE19__PRETTY_FUNCTION__ + 0x000000000801ff74 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .rodata._ZZN8touchgfx17LockFreeDMA_Queue3popEvE19__PRETTY_FUNCTION__ + 0x000000000801ffc2 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .rodata._ZZN8touchgfx7CWRUtil4sineEiE9sineTable + 0x000000000801fff2 0xb6 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x000000000801fff2 touchgfx::CWRUtil::sine(int)::sineTable + .rodata._ZTVN8touchgfx13AbstractShapeE + 0x00000000080200a8 0x9c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + 0x00000000080200a8 vtable for touchgfx::AbstractShape + .rodata._ZTVN8touchgfx21AbstractPainterRGB888E + 0x0000000008020144 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + 0x0000000008020144 vtable for touchgfx::AbstractPainterRGB888 + .rodata._ZTVN8touchgfx13PainterRGB888E + 0x0000000008020164 0x20 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + 0x0000000008020164 vtable for touchgfx::PainterRGB888 + .rodata._ZNK8touchgfx12CanvasWidget10getPainterEv.str1.1 + 0x0000000008020184 0x61 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + *fill* 0x00000000080201e5 0x3 + .rodata._ZTVN8touchgfx12CanvasWidgetE + 0x00000000080201e8 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + 0x00000000080201e8 vtable for touchgfx::CanvasWidget + .rodata._ZZNK8touchgfx12CanvasWidget10getPainterEvE19__PRETTY_FUNCTION__ + 0x0000000008020268 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + *fill* 0x00000000080202b6 0x2 + .rodata._ZTVN8touchgfx3BoxE + 0x00000000080202b8 0x68 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + 0x00000000080202b8 vtable for touchgfx::Box + .rodata._ZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEj.str1.1 + 0x0000000008020320 0xc8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + .rodata._ZZN8touchgfx20CanvasWidgetRenderer16setScanlineWidthEjE19__PRETTY_FUNCTION__ + 0x00000000080203e8 0x4b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + *fill* 0x0000000008020433 0x1 + .rodata._ZTVN8touchgfx3LCDE + 0x0000000008020434 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x0000000008020434 vtable for touchgfx::LCD + .rodata._ZN8touchgfx11Application12switchScreenEPNS_6ScreenE.str1.1 + 0x000000000802048c 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZN8touchgfx11Application15handleTickEventEv.str1.1 + 0x00000000080204c0 0x37 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZN8touchgfx6VectorINS_4RectELt8EE3addES1_.str1.1 + 0x00000000080204f7 0x2f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + *fill* 0x0000000008020526 0x2 + .rodata._ZTVN8touchgfx11ApplicationE + 0x0000000008020528 0x4c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x0000000008020528 vtable for touchgfx::Application + .rodata._ZZN8touchgfx11Application12switchScreenEPNS_6ScreenEE19__PRETTY_FUNCTION__ + 0x0000000008020574 0x44 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZZN8touchgfx6VectorINS_4RectELt8EE13quickRemoveAtEtE19__PRETTY_FUNCTION__ + 0x00000000080205b8 0x96 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZZN8touchgfx6VectorINS_4RectELt8EE3addES1_E19__PRETTY_FUNCTION__ + 0x000000000802064e 0x66 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZZN8touchgfx6VectorIPNS_8DrawableELt32EE8removeAtEtE19__PRETTY_FUNCTION__ + 0x00000000080206b4 0x94 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .rodata._ZTVN8touchgfx8DrawableE + 0x0000000008020748 0x68 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + 0x0000000008020748 vtable for touchgfx::Drawable + .rodata._ZTVN8touchgfx9ConstFontE + 0x00000000080207b0 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + 0x00000000080207b0 vtable for touchgfx::ConstFont + .rodata._ZTVN8touchgfx10ClickEventE + 0x0000000008020808 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008020808 vtable for touchgfx::ClickEvent + .rodata._ZTVN8touchgfx9DragEventE + 0x000000000802081c 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x000000000802081c vtable for touchgfx::DragEvent + .rodata._ZTVN8touchgfx12GestureEventE + 0x0000000008020830 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008020830 vtable for touchgfx::GestureEvent + .rodata._ZTVN8touchgfx6ScreenE + 0x0000000008020844 0x34 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + 0x0000000008020844 vtable for touchgfx::Screen + .rodata._ZN8touchgfx12TextProvider11endOfStringEv.str1.1 + 0x0000000008020878 0x35 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZN8touchgfx12TextProvider15fillInputBufferEv.str1.1 + 0x00000000080208ad 0xc D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZN8touchgfx12TextProvider16unicodeConverterEh.str1.1 + 0x00000000080208b9 0xe D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZN8touchgfx12TextProvider22replaceInputCharactersEttPKt.str1.1 + 0x00000000080208c7 0x1f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE13allocateFrontEtE19__PRETTY_FUNCTION__ + 0x00000000080208e6 0x88 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE7popBackEvE19__PRETTY_FUNCTION__ + 0x000000000802096e 0xaa D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE8peekCharEtE19__PRETTY_FUNCTION__ + 0x0000000008020a18 0xd2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE8peekCharEvE19__PRETTY_FUNCTION__ + 0x0000000008020aea 0xab D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE8popFrontEvE19__PRETTY_FUNCTION__ + 0x0000000008020b95 0xab D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE8pushBackEtE19__PRETTY_FUNCTION__ + 0x0000000008020c40 0xaf D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj10EE9dropFrontEtE19__PRETTY_FUNCTION__ + 0x0000000008020cef 0x84 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZZN8touchgfx12TextProvider14circularBufferILj2EE8peekCharEtE19__PRETTY_FUNCTION__ + 0x0000000008020d73 0xd1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .rodata._ZN8touchgfx4EdgeC2ERKNS_9GradientsEPKNS_7Point3DEii.str1.1 + 0x0000000008020e44 0x3f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .rodata._ZZN8touchgfx11floorDivModEllRlS0_E19__PRETTY_FUNCTION__ + 0x0000000008020e83 0x41 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .rodata._ZN8touchgfx6Bitmap17copyBitmapToCacheEtPh.str1.1 + 0x0000000008020ec4 0x5d D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx6Bitmap8setCacheEPtmm.str1.1 + 0x0000000008020f21 0x59 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZNK8touchgfx6Bitmap8getWidthEv.str1.1 + 0x0000000008020f7a 0x3c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZN8touchgfx6Bitmap8setCacheEPtmmE19__PRETTY_FUNCTION__ + 0x0000000008020fb6 0x46 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZNK8touchgfx6Bitmap7getDataEvE19__PRETTY_FUNCTION__ + 0x0000000008020ffc 0x31 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZNK8touchgfx6Bitmap8getWidthEvE19__PRETTY_FUNCTION__ + 0x000000000802102d 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZZNK8touchgfx6Bitmap9getHeightEvE19__PRETTY_FUNCTION__ + 0x0000000008021059 0x2d D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .rodata._ZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_h.str1.1 + 0x0000000008021086 0x4b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_h.str1.1 + 0x00000000080210d1 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhb.str1.1 + 0x000000000802111f 0x33 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_h.str1.1 + 0x0000000008021152 0x50 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEth.str1.1 + 0x00000000080211a2 0x7e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_Phss.str1.1 + 0x0000000008021220 0x4e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_t.str1.1 + 0x000000000802126e 0x145 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hb.str1.1 + 0x00000000080213b3 0x35 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZNK8touchgfx8LCD24bpp17framebufferStrideEv.str1.1 + 0x00000000080213e8 0x75 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZNK8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA16writePixelOnEdgeEPhPKhS4_ssiihhh.str1.1 + 0x000000000802145d 0x11 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + *fill* 0x000000000802146e 0x2 + .rodata._ZTVN8touchgfx8LCD24bpp35TextureMapper_A4_NearestNeighbor_GAE + 0x0000000008021470 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021470 vtable for touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_GA + .rodata._ZTVN8touchgfx8LCD24bpp37TextureMapper_A4_NearestNeighbor_NoGAE + 0x0000000008021484 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021484 vtable for touchgfx::LCD24bpp::TextureMapper_A4_NearestNeighbor_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp41TextureMapper_A4_BilinearInterpolation_GAE + 0x0000000008021498 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021498 vtable for touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_GA + .rodata._ZTVN8touchgfx8LCD24bpp43TextureMapper_A4_BilinearInterpolation_NoGAE + 0x00000000080214ac 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080214ac vtable for touchgfx::LCD24bpp::TextureMapper_A4_BilinearInterpolation_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp46TextureMapper_RGB888_Opaque_NearestNeighbor_GAE + 0x00000000080214c0 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080214c0 vtable for touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_GA + .rodata._ZTVN8touchgfx8LCD24bpp48TextureMapper_RGB888_Opaque_NearestNeighbor_NoGAE + 0x00000000080214d4 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080214d4 vtable for touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp49TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GAE + 0x00000000080214e8 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080214e8 vtable for touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA + .rodata._ZTVN8touchgfx8LCD24bpp51TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GAE + 0x00000000080214fc 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080214fc vtable for touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA + .rodata._ZTVN8touchgfx8LCD24bpp51TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGAE + 0x0000000008021510 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021510 vtable for touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp52TextureMapper_RGB888_Opaque_BilinearInterpolation_GAE + 0x0000000008021524 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021524 vtable for touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_GA + .rodata._ZTVN8touchgfx8LCD24bpp53TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGAE + 0x0000000008021538 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021538 vtable for touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp54TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GAE + 0x000000000802154c 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000802154c vtable for touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA + .rodata._ZTVN8touchgfx8LCD24bpp54TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGAE + 0x0000000008021560 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021560 vtable for touchgfx::LCD24bpp::TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp55TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GAE + 0x0000000008021574 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021574 vtable for touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA + .rodata._ZTVN8touchgfx8LCD24bpp56TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGAE + 0x0000000008021588 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021588 vtable for touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp57TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GAE + 0x000000000802159c 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x000000000802159c vtable for touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA + .rodata._ZTVN8touchgfx8LCD24bpp57TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGAE + 0x00000000080215b0 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080215b0 vtable for touchgfx::LCD24bpp::TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp59TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGAE + 0x00000000080215c4 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080215c4 vtable for touchgfx::LCD24bpp::TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA + .rodata._ZTVN8touchgfx8LCD24bpp60TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GAE + 0x00000000080215d8 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080215d8 vtable for touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA + .rodata._ZTVN8touchgfx8LCD24bpp62TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGAE + 0x00000000080215ec 0x14 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x00000000080215ec vtable for touchgfx::LCD24bpp::TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA + .rodata._ZTVN8touchgfx8LCD24bppE + 0x0000000008021600 0x58 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + 0x0000000008021600 vtable for touchgfx::LCD24bpp + .rodata._ZZN8touchgfx8LCD24bpp10blitCopyL8EPKhS2_RKNS_4RectES5_hE19__PRETTY_FUNCTION__ + 0x0000000008021658 0x82 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp17blitCopyL8_RGB888EPKhS2_RKNS_4RectES5_hE19__PRETTY_FUNCTION__ + 0x00000000080216da 0x89 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp17drawPartialBitmapERKNS_6BitmapEssRKNS_4RectEhbE19__PRETTY_FUNCTION__ + 0x0000000008021763 0x84 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp19blitCopyL8_ARGB8888EPKhS2_RKNS_4RectES5_hE19__PRETTY_FUNCTION__ + 0x00000000080217e7 0x8b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp20bilinearInterpolate8EhhhhhhE19__PRETTY_FUNCTION__ + 0x0000000008021872 0x6e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp20getFramebufferStrideEvE19__PRETTY_FUNCTION__ + 0x00000000080218e0 0x3b D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp28getTextureMapperDrawScanLineERKNS_14TextureSurfaceEthE19__PRETTY_FUNCTION__ + 0x000000000802191b 0xaa D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_PhssE19__PRETTY_FUNCTION__ + 0x00000000080219c5 0x93 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp29copyFrameBufferRegionToMemoryERKNS_4RectES3_tE19__PRETTY_FUNCTION__ + 0x0000000008021a58 0x86 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZZN8touchgfx8LCD24bpp8blitCopyEPKhNS_6Bitmap12BitmapFormatERKNS_4RectES7_hbE19__PRETTY_FUNCTION__ + 0x0000000008021ade 0x97 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .rodata._ZN8touchgfx6CanvasC2EPKNS_12CanvasWidgetERKNS_4RectE.str1.1 + 0x0000000008021b75 0xad D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + *fill* 0x0000000008021c22 0x2 + .rodata._ZTVN8touchgfx6CanvasE + 0x0000000008021c24 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + 0x0000000008021c24 vtable for touchgfx::Canvas + .rodata._ZZN8touchgfx6CanvasC4EPKNS_12CanvasWidgetERKNS_4RectEE19__PRETTY_FUNCTION__ + 0x0000000008021c34 0x4f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .rodata._ZN8touchgfx7Outline10renderLineEiiii.str1.1 + 0x0000000008021c83 0x6e D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + *fill* 0x0000000008021cf1 0x3 + .rodata._ZTVN8touchgfx7OutlineE + 0x0000000008021cf4 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + 0x0000000008021cf4 vtable for touchgfx::Outline + .rodata._ZZN8touchgfx7Outline13setCurCellNewEiiE19__PRETTY_FUNCTION__ + 0x0000000008021d04 0x30 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + .rodata._ZTVN8touchgfx8ScanlineE + 0x0000000008021d34 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + 0x0000000008021d34 vtable for touchgfx::Scanline + .rodata._ZTVN8touchgfx15RenderingBufferE + 0x0000000008021d44 0x10 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + 0x0000000008021d44 vtable for touchgfx::RenderingBuffer + .rodata.__assert_func.str1.1 + 0x0000000008021d54 0x3c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + 0x3d (size before relaxing) + .rodata._global_impure_ptr + 0x0000000008021d90 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + 0x0000000008021d90 _global_impure_ptr + .rodata._vfprintf_r.str1.1 + 0x0000000008021d94 0x11 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .rodata._printf_i.str1.1 + 0x0000000008021da5 0x22 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + *fill* 0x0000000008021dc7 0x1 + .rodata.__on_exit_args + 0x0000000008021dc8 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + 0x0000000008021dc8 __on_exit_args + .rodata.__sf_fake_stderr + 0x0000000008021dcc 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x0000000008021dcc __sf_fake_stderr + .rodata.__sf_fake_stdin + 0x0000000008021dec 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x0000000008021dec __sf_fake_stdin + .rodata.__sf_fake_stdout + 0x0000000008021e0c 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + 0x0000000008021e0c __sf_fake_stdout + 0x0000000008021e2c . = ALIGN (0x4) + +FontFlashSection + 0x0000000008021e2c 0x1a6 + FontFlashSection + 0x0000000008021e2c 0x18 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + 0x0000000008021e2c unicodes_verdana_10_4bpp_0 + FontFlashSection + 0x0000000008021e44 0x46 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + 0x0000000008021e44 unicodes_verdana_20_4bpp_0 + *fill* 0x0000000008021e8a 0x2 + FontFlashSection + 0x0000000008021e8c 0x117 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + 0x0000000008021e8c unicodes_verdana_40_4bpp_0 + *fill* 0x0000000008021fa3 0x1 + FontFlashSection + 0x0000000008021fa4 0xe ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + 0x0000000008021fa4 glyphs_verdana_10_4bpp + *fill* 0x0000000008021fb2 0x2 + FontFlashSection + 0x0000000008021fb4 0xe ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + 0x0000000008021fb4 glyphs_verdana_20_4bpp + *fill* 0x0000000008021fc2 0x2 + FontFlashSection + 0x0000000008021fc4 0xe ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + 0x0000000008021fc4 glyphs_verdana_40_4bpp + +FontSearchFlashSection + 0x0000000008021fd4 0x18 + FontSearchFlashSection + 0x0000000008021fd4 0x4 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + 0x0000000008021fd4 kerning_verdana_10_4bpp + FontSearchFlashSection + 0x0000000008021fd8 0x4 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + 0x0000000008021fd8 kerning_verdana_20_4bpp + FontSearchFlashSection + 0x0000000008021fdc 0x4 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + 0x0000000008021fdc kerning_verdana_40_4bpp + FontSearchFlashSection + 0x0000000008021fe0 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + 0x0000000008021fe0 unicodes_verdana_10_4bpp + FontSearchFlashSection + 0x0000000008021fe4 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + 0x0000000008021fe4 unicodes_verdana_20_4bpp + FontSearchFlashSection + 0x0000000008021fe8 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + 0x0000000008021fe8 unicodes_verdana_40_4bpp + +TextFlashSection + 0x0000000008021fec 0xc + TextFlashSection + 0x0000000008021fec 0x2 ./TouchGFX/generated/texts/src/Texts.o + 0x0000000008021fec texts_all_languages + *fill* 0x0000000008021fee 0x2 + TextFlashSection + 0x0000000008021ff0 0x8 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + 0x0000000008021ff0 typedText_database_DEFAULT + 0x0000000008021ff4 typedTextDatabaseArray + +.rel.dyn 0x0000000008021ff8 0x0 + .rel.iplt 0x0000000008021ff8 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + +.ARM.extab + *(.ARM.extab* .gnu.linkonce.armextab.*) + +.ARM 0x0000000008021ff8 0x0 + 0x0000000008021ff8 __exidx_start = . + *(.ARM.exidx*) + 0x0000000008021ff8 __exidx_end = . + +.preinit_array 0x0000000008021ff8 0x0 + 0x0000000008021ff8 PROVIDE (__preinit_array_start = .) + *(.preinit_array*) + 0x0000000008021ff8 PROVIDE (__preinit_array_end = .) + +.init_array 0x0000000008021ff8 0x14 + 0x0000000008021ff8 PROVIDE (__init_array_start = .) + *(SORT_BY_NAME(.init_array.*)) + *(.init_array*) + .init_array 0x0000000008021ff8 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + .init_array 0x0000000008021ffc 0x4 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .init_array 0x0000000008022000 0x4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .init_array 0x0000000008022004 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .init_array 0x0000000008022008 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x000000000802200c PROVIDE (__init_array_end = .) + +.fini_array 0x000000000802200c 0x8 + [!provide] PROVIDE (__fini_array_start = .) + *(SORT_BY_NAME(.fini_array.*)) + *(.fini_array*) + .fini_array 0x000000000802200c 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + .fini_array 0x0000000008022010 0x4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + [!provide] PROVIDE (__fini_array_end = .) + 0x0000000008022014 _sidata = LOADADDR (.data) + +.data 0x0000000024000000 0xe0 load address 0x0000000008022014 + 0x0000000024000000 . = ALIGN (0x4) + 0x0000000024000000 _sdata = . + *(.data) + .data 0x0000000024000000 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + 0x0000000024000000 __dso_handle + *(.data*) + .data.SystemCoreClock + 0x0000000024000004 0x4 ./Core/Src/system_stm32h7xx.o + 0x0000000024000004 SystemCoreClock + .data.SystemD2Clock + 0x0000000024000008 0x4 ./Core/Src/system_stm32h7xx.o + 0x0000000024000008 SystemD2Clock + .data.uwTickPrio + 0x000000002400000c 0x4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x000000002400000c uwTickPrio + .data.uwTickFreq + 0x0000000024000010 0x1 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x0000000024000010 uwTickFreq + *fill* 0x0000000024000011 0x3 + .data._tx_thread_system_state + 0x0000000024000014 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x0000000024000014 _tx_thread_system_state + .data._ZL9dummy_msg + 0x0000000024000018 0x4 ./TouchGFX/target/generated/OSWrappers.o + .data._ZL12fontProvider + 0x000000002400001c 0x4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .data._ZN8touchgfxL5rectsE + 0x0000000024000020 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + *fill* 0x0000000024000022 0x2 + .data._ZZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEvE24tm_A4_NearestNeighbor_GA + 0x0000000024000024 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEvE26tm_A4_NearestNeighbor_NoGA + 0x0000000024000028 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEvE35tm_RGB888_Opaque_NearestNeighbor_GA + 0x000000002400002c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEvE37tm_RGB888_Opaque_NearestNeighbor_NoGA + 0x0000000024000030 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEvE30tm_A4_BilinearInterpolation_GA + 0x0000000024000034 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEvE32tm_A4_BilinearInterpolation_NoGA + 0x0000000024000038 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEvE40tm_ARGB8888_NonOpaque_NearestNeighbor_GA + 0x000000002400003c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEvE42tm_ARGB8888_NonOpaque_NearestNeighbor_NoGA + 0x0000000024000040 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEvE38tm_L8_RGB888_Opaque_NearestNeighbor_GA + 0x0000000024000044 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEvE40tm_L8_RGB888_Opaque_NearestNeighbor_NoGA + 0x0000000024000048 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEvE43tm_L8_ARGB8888_NonOpaque_NearestNeighbor_GA + 0x000000002400004c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEvE45tm_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA + 0x0000000024000050 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEvE41tm_RGB888_Opaque_BilinearInterpolation_GA + 0x0000000024000054 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEvE43tm_RGB888_Opaque_BilinearInterpolation_NoGA + 0x0000000024000058 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEvE46tm_ARGB8888_NonOpaque_BilinearInterpolation_GA + 0x000000002400005c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEvE48tm_ARGB8888_NonOpaque_BilinearInterpolation_NoGA + 0x0000000024000060 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEvE44tm_L8_RGB888_Opaque_BilinearInterpolation_GA + 0x0000000024000064 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEvE46tm_L8_RGB888_Opaque_BilinearInterpolation_NoGA + 0x0000000024000068 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEvE49tm_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA + 0x000000002400006c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEvE51tm_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA + 0x0000000024000070 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .data._ZN10__cxxabiv119__terminate_handlerE + 0x0000000024000074 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_term_handler.o) + 0x0000000024000074 __cxxabiv1::__terminate_handler + .data._impure_ptr + 0x0000000024000078 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + 0x0000000024000078 _impure_ptr + .data.impure_data + 0x000000002400007c 0x60 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + .data.__atexit_recursive_mutex + 0x00000000240000dc 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + 0x00000000240000dc __atexit_recursive_mutex + *(.RamFunc) + *(.RamFunc*) + 0x00000000240000e0 . = ALIGN (0x4) + 0x00000000240000e0 _edata = . + +.igot.plt 0x00000000240000e0 0x0 load address 0x00000000080220f4 + .igot.plt 0x00000000240000e0 0x0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + +TouchGFX_Framebuffer + 0x00000000240000e0 0xbf400 load address 0x00000000080220f4 + TouchGFX_Framebuffer + 0x00000000240000e0 0xbf400 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x00000000240bf4e0 . = ALIGN (0x4) + +.bss 0x00000000240bf4e0 0x4b08 load address 0x00000000080e14f4 + 0x00000000240bf4e0 _sbss = . + 0x00000000240bf4e0 __bss_start__ = _sbss + *(.bss) + .bss 0x00000000240bf4e0 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + *(.bss*) + .bss.tx_byte_pool_buffer + 0x00000000240bf4fc 0x1000 ./AZURE_RTOS/App/app_azure_rtos.o + .bss.tx_app_byte_pool + 0x00000000240c04fc 0x34 ./AZURE_RTOS/App/app_azure_rtos.o + .bss.hcrc 0x00000000240c0530 0x24 ./Core/Src/main.o + 0x00000000240c0530 hcrc + .bss.hdma2d 0x00000000240c0554 0x68 ./Core/Src/main.o + 0x00000000240c0554 hdma2d + .bss.hi2c4 0x00000000240c05bc 0x4c ./Core/Src/main.o + 0x00000000240c05bc hi2c4 + .bss.hltdc 0x00000000240c0608 0xa8 ./Core/Src/main.o + 0x00000000240c0608 hltdc + .bss.hospi1 0x00000000240c06b0 0x5c ./Core/Src/main.o + 0x00000000240c06b0 hospi1 + .bss.htim6 0x00000000240c070c 0x4c ./Core/Src/stm32h7xx_hal_timebase_tim.o + 0x00000000240c070c htim6 + .bss.__sbrk_heap_end + 0x00000000240c0758 0x4 ./Core/Src/sysmem.o + .bss.uwTick 0x00000000240c075c 0x4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x00000000240c075c uwTick + .bss._tx_semaphore_created_ptr + 0x00000000240c0760 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0760 _tx_semaphore_created_ptr + .bss._tx_semaphore_created_count + 0x00000000240c0764 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0764 _tx_semaphore_created_count + .bss._tx_queue_created_ptr + 0x00000000240c0768 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0768 _tx_queue_created_ptr + .bss._tx_queue_created_count + 0x00000000240c076c 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c076c _tx_queue_created_count + .bss._tx_event_flags_created_ptr + 0x00000000240c0770 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0770 _tx_event_flags_created_ptr + .bss._tx_event_flags_created_count + 0x00000000240c0774 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0774 _tx_event_flags_created_count + .bss._tx_mutex_created_ptr + 0x00000000240c0778 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0778 _tx_mutex_created_ptr + .bss._tx_mutex_created_count + 0x00000000240c077c 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c077c _tx_mutex_created_count + .bss._tx_block_pool_created_ptr + 0x00000000240c0780 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0780 _tx_block_pool_created_ptr + .bss._tx_block_pool_created_count + 0x00000000240c0784 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0784 _tx_block_pool_created_count + .bss._tx_byte_pool_created_ptr + 0x00000000240c0788 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0788 _tx_byte_pool_created_ptr + .bss._tx_byte_pool_created_count + 0x00000000240c078c 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c078c _tx_byte_pool_created_count + .bss._tx_initialize_unused_memory + 0x00000000240c0790 0x4 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0x00000000240c0790 _tx_initialize_unused_memory + .bss._tx_thread_system_stack_ptr + 0x00000000240c0794 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c0794 _tx_thread_system_stack_ptr + .bss._tx_thread_current_ptr + 0x00000000240c0798 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c0798 _tx_thread_current_ptr + .bss._tx_thread_execute_ptr + 0x00000000240c079c 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c079c _tx_thread_execute_ptr + .bss._tx_thread_created_ptr + 0x00000000240c07a0 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c07a0 _tx_thread_created_ptr + .bss._tx_thread_created_count + 0x00000000240c07a4 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c07a4 _tx_thread_created_count + .bss._tx_thread_priority_maps + 0x00000000240c07a8 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c07a8 _tx_thread_priority_maps + .bss._tx_thread_highest_priority + 0x00000000240c07ac 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c07ac _tx_thread_highest_priority + .bss._tx_thread_priority_list + 0x00000000240c07b0 0x80 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c07b0 _tx_thread_priority_list + .bss._tx_thread_preempt_disable + 0x00000000240c0830 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c0830 _tx_thread_preempt_disable + .bss._tx_thread_mutex_release + 0x00000000240c0834 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c0834 _tx_thread_mutex_release + .bss._tx_build_options + 0x00000000240c0838 0x4 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0x00000000240c0838 _tx_build_options + .bss._tx_timer_system_clock + 0x00000000240c083c 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c083c _tx_timer_system_clock + .bss._tx_timer_expired_time_slice + 0x00000000240c0840 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c0840 _tx_timer_expired_time_slice + .bss._tx_timer_list + 0x00000000240c0844 0x80 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c0844 _tx_timer_list + .bss._tx_timer_list_start + 0x00000000240c08c4 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08c4 _tx_timer_list_start + .bss._tx_timer_list_end + 0x00000000240c08c8 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08c8 _tx_timer_list_end + .bss._tx_timer_current_ptr + 0x00000000240c08cc 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08cc _tx_timer_current_ptr + .bss._tx_timer_expired + 0x00000000240c08d0 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08d0 _tx_timer_expired + .bss._tx_timer_created_ptr + 0x00000000240c08d4 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08d4 _tx_timer_created_ptr + .bss._tx_timer_created_count + 0x00000000240c08d8 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08d8 _tx_timer_created_count + .bss._tx_timer_expired_timer_ptr + 0x00000000240c08dc 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08dc _tx_timer_expired_timer_ptr + .bss._tx_timer_thread + 0x00000000240c08e0 0xb0 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c08e0 _tx_timer_thread + .bss._tx_timer_stack_start + 0x00000000240c0990 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c0990 _tx_timer_stack_start + .bss._tx_timer_stack_size + 0x00000000240c0994 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c0994 _tx_timer_stack_size + .bss._tx_timer_priority + 0x00000000240c0998 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c0998 _tx_timer_priority + .bss._tx_timer_thread_stack_area + 0x00000000240c099c 0x400 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c099c _tx_timer_thread_stack_area + .bss._tx_timer_time_slice + 0x00000000240c0d9c 0x4 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0x00000000240c0d9c _tx_timer_time_slice + .bss.TouchGFXThread + 0x00000000240c0da0 0xb0 ./TouchGFX/App/app_touchgfx.o + .bss._ZZ23getFont_verdana_10_4bppvE15verdana_10_4bpp + 0x00000000240c0e50 0x28 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .bss._ZGVZ23getFont_verdana_10_4bppvE15verdana_10_4bpp + 0x00000000240c0e78 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .bss._ZZ23getFont_verdana_20_4bppvE15verdana_20_4bpp + 0x00000000240c0e7c 0x28 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .bss._ZGVZ23getFont_verdana_20_4bppvE15verdana_20_4bpp + 0x00000000240c0ea4 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .bss._ZZ23getFont_verdana_40_4bppvE15verdana_40_4bpp + 0x00000000240c0ea8 0x28 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .bss._ZGVZ23getFont_verdana_40_4bppvE15verdana_40_4bpp + 0x00000000240c0ed0 0x4 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .bss._ZL14languagesArray + 0x00000000240c0ed4 0x4 ./TouchGFX/generated/texts/src/Texts.o + .bss._ZN8touchgfx5Texts15currentLanguageE + 0x00000000240c0ed8 0x2 ./TouchGFX/generated/texts/src/Texts.o + 0x00000000240c0ed8 touchgfx::Texts::currentLanguage + *fill* 0x00000000240c0eda 0x2 + .bss._ZL18currentLanguagePtr + 0x00000000240c0edc 0x4 ./TouchGFX/generated/texts/src/Texts.o + .bss._ZL22currentLanguageIndices + 0x00000000240c0ee0 0x4 ./TouchGFX/generated/texts/src/Texts.o + .bss.touchgfx_fonts + 0x00000000240c0ee4 0xc ./TouchGFX/generated/texts/src/TypedTextDatabase.o + 0x00000000240c0ee4 touchgfx_fonts + .bss._ZL18oswrapper_pool_mem + 0x00000000240c0ef0 0x64 ./TouchGFX/target/generated/OSWrappers.o + .bss._ZL19oswrapper_byte_pool + 0x00000000240c0f54 0x34 ./TouchGFX/target/generated/OSWrappers.o + .bss._ZL16frame_buffer_sem + 0x00000000240c0f88 0x1c ./TouchGFX/target/generated/OSWrappers.o + .bss._ZL7vsync_q + 0x00000000240c0fa4 0x38 ./TouchGFX/target/generated/OSWrappers.o + .bss._ZZN12FrontendHeap11getInstanceEvE8instance + 0x00000000240c0fdc 0x1ed4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x00000000240c0fdc FrontendHeap::getInstance()::instance + .bss._ZGVZN12FrontendHeap11getInstanceEvE8instance + 0x00000000240c2eb0 0x4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x00000000240c2eb0 guard variable for FrontendHeap::getInstance()::instance + .bss._ZL2tc 0x00000000240c2eb4 0x4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .bss._ZL3dma 0x00000000240c2eb8 0xda0 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .bss._ZL7display + 0x00000000240c3c58 0x58 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .bss._ZL5texts + 0x00000000240c3cb0 0x1 ./TouchGFX/target/generated/TouchGFXConfiguration.o + *fill* 0x00000000240c3cb1 0x3 + .bss._ZL3hal 0x00000000240c3cb4 0x7c ./TouchGFX/target/generated/TouchGFXConfiguration.o + .bss._ZN12_GLOBAL__N_1L16refreshRequestedE + 0x00000000240c3d30 0x1 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + *fill* 0x00000000240c3d31 0x1 + .bss._ZN12_GLOBAL__N_1L19lcd_int_active_lineE + 0x00000000240c3d32 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .bss._ZN12_GLOBAL__N_1L18lcd_int_porch_lineE + 0x00000000240c3d34 0x2 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .bss._ZN8touchgfx3HAL13DISPLAY_WIDTHE + 0x00000000240c3d36 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d36 touchgfx::HAL::DISPLAY_WIDTH + .bss._ZN8touchgfx3HAL14DISPLAY_HEIGHTE + 0x00000000240c3d38 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d38 touchgfx::HAL::DISPLAY_HEIGHT + .bss._ZN8touchgfx3HAL16DISPLAY_ROTATIONE + 0x00000000240c3d3a 0x1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d3a touchgfx::HAL::DISPLAY_ROTATION + *fill* 0x00000000240c3d3b 0x1 + .bss._ZN8touchgfx3HAL18FRAME_BUFFER_WIDTHE + 0x00000000240c3d3c 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d3c touchgfx::HAL::FRAME_BUFFER_WIDTH + .bss._ZN8touchgfx3HAL19FRAME_BUFFER_HEIGHTE + 0x00000000240c3d3e 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d3e touchgfx::HAL::FRAME_BUFFER_HEIGHT + .bss._ZN8touchgfx3HAL20USE_DOUBLE_BUFFERINGE + 0x00000000240c3d40 0x1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d40 touchgfx::HAL::USE_DOUBLE_BUFFERING + .bss._ZN8touchgfx3HAL21USE_ANIMATION_STORAGEE + 0x00000000240c3d41 0x1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d41 touchgfx::HAL::USE_ANIMATION_STORAGE + *fill* 0x00000000240c3d42 0x2 + .bss._ZN8touchgfx3HAL8instanceE + 0x00000000240c3d44 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d44 touchgfx::HAL::instance + .bss._ZN8touchgfx3HAL9isDrawingE + 0x00000000240c3d48 0x1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + 0x00000000240c3d48 touchgfx::HAL::isDrawing + .bss._ZZN8touchgfx3HAL4tickEvE12touchTickCnt + 0x00000000240c3d49 0x1 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + *fill* 0x00000000240c3d4a 0x2 + .bss._ZN8touchgfx20CanvasWidgetRenderer12memoryBufferE + 0x00000000240c3d4c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d4c touchgfx::CanvasWidgetRenderer::memoryBuffer + .bss._ZN8touchgfx20CanvasWidgetRenderer13outlineBufferE + 0x00000000240c3d50 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d50 touchgfx::CanvasWidgetRenderer::outlineBuffer + .bss._ZN8touchgfx20CanvasWidgetRenderer13scanlineWidthE + 0x00000000240c3d54 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d54 touchgfx::CanvasWidgetRenderer::scanlineWidth + .bss._ZN8touchgfx20CanvasWidgetRenderer14scanlineCountsE + 0x00000000240c3d58 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d58 touchgfx::CanvasWidgetRenderer::scanlineCounts + .bss._ZN8touchgfx20CanvasWidgetRenderer14scanlineCoversE + 0x00000000240c3d5c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d5c touchgfx::CanvasWidgetRenderer::scanlineCovers + .bss._ZN8touchgfx20CanvasWidgetRenderer16memoryBufferSizeE + 0x00000000240c3d60 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d60 touchgfx::CanvasWidgetRenderer::memoryBufferSize + .bss._ZN8touchgfx20CanvasWidgetRenderer17outlineBufferSizeE + 0x00000000240c3d64 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d64 touchgfx::CanvasWidgetRenderer::outlineBufferSize + .bss._ZN8touchgfx20CanvasWidgetRenderer20scanlineStartIndicesE + 0x00000000240c3d68 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + 0x00000000240c3d68 touchgfx::CanvasWidgetRenderer::scanlineStartIndices + .bss._ZN8touchgfx3LCD12defaultColorE + 0x00000000240c3d6c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + 0x00000000240c3d6c touchgfx::LCD::defaultColor + .bss._ZN8touchgfx16TouchCalibration6matrixE + 0x00000000240c3d70 0x2c D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + 0x00000000240c3d70 touchgfx::TouchCalibration::matrix + .bss._ZN8touchgfx11Application12debugPrinterE + 0x00000000240c3d9c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000240c3d9c touchgfx::Application::debugPrinter + .bss._ZN8touchgfx11Application13currentScreenE + 0x00000000240c3da0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000240c3da0 touchgfx::Application::currentScreen + .bss._ZN8touchgfx11Application17currentTransitionE + 0x00000000240c3da4 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000240c3da4 touchgfx::Application::currentTransition + .bss._ZN8touchgfx11Application22debugRegionInvalidRectE + 0x00000000240c3da8 0x8 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000240c3da8 touchgfx::Application::debugRegionInvalidRect + .bss._ZN8touchgfx11Application8instanceE + 0x00000000240c3db0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + 0x00000000240c3db0 touchgfx::Application::instance + .bss._ZN8touchgfx9TypedText10typedTextsE + 0x00000000240c3db4 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + 0x00000000240c3db4 touchgfx::TypedText::typedTexts + .bss._ZN8touchgfx9TypedText18numberOfTypedTextsE + 0x00000000240c3db8 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + 0x00000000240c3db8 touchgfx::TypedText::numberOfTypedTexts + *fill* 0x00000000240c3dba 0x2 + .bss._ZN8touchgfx9TypedText5fontsE + 0x00000000240c3dbc 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + 0x00000000240c3dbc touchgfx::TypedText::fonts + .bss._ZN8touchgfx9TypedText5textsE + 0x00000000240c3dc0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + 0x00000000240c3dc0 touchgfx::TypedText::texts + .bss._ZN8touchgfx11FontManager8providerE + 0x00000000240c3dc4 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + 0x00000000240c3dc4 touchgfx::FontManager::provider + .bss._ZN8touchgfx6Bitmap10cacheTableE + 0x00000000240c3dc8 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3dc8 touchgfx::Bitmap::cacheTable + .bss._ZN8touchgfx6Bitmap10dynBitmapsE + 0x00000000240c3dcc 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3dcc touchgfx::Bitmap::dynBitmaps + .bss._ZN8touchgfx6Bitmap11totalMemoryE + 0x00000000240c3dd0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3dd0 touchgfx::Bitmap::totalMemory + .bss._ZN8touchgfx6Bitmap12nextFreeDataE + 0x00000000240c3dd4 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3dd4 touchgfx::Bitmap::nextFreeData + .bss._ZN8touchgfx6Bitmap13uncachedCountE + 0x00000000240c3dd8 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3dd8 touchgfx::Bitmap::uncachedCount + *fill* 0x00000000240c3dda 0x2 + .bss._ZN8touchgfx6Bitmap15allocationTableE + 0x00000000240c3ddc 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3ddc touchgfx::Bitmap::allocationTable + .bss._ZN8touchgfx6Bitmap15memoryRemainingE + 0x00000000240c3de0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3de0 touchgfx::Bitmap::memoryRemaining + .bss._ZN8touchgfx6Bitmap15numberOfBitmapsE + 0x00000000240c3de4 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3de4 touchgfx::Bitmap::numberOfBitmaps + .bss._ZN8touchgfx6Bitmap19nextAllocationIndexE + 0x00000000240c3de6 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3de6 touchgfx::Bitmap::nextAllocationIndex + .bss._ZN8touchgfx6Bitmap22numberOfDynamicBitmapsE + 0x00000000240c3de8 0x2 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3de8 touchgfx::Bitmap::numberOfDynamicBitmaps + *fill* 0x00000000240c3dea 0x2 + .bss._ZN8touchgfx6Bitmap7bitmapsE + 0x00000000240c3dec 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + 0x00000000240c3dec touchgfx::Bitmap::bitmaps + .bss._ZGVZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEvE24tm_A4_NearestNeighbor_GA + 0x00000000240c3df0 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp37enableTextureMapperA4_NearestNeighborEvE26tm_A4_NearestNeighbor_NoGA + 0x00000000240c3df4 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEvE35tm_RGB888_Opaque_NearestNeighbor_GA + 0x00000000240c3df8 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp41enableTextureMapperRGB888_NearestNeighborEvE37tm_RGB888_Opaque_NearestNeighbor_NoGA + 0x00000000240c3dfc 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEvE30tm_A4_BilinearInterpolation_GA + 0x00000000240c3e00 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp43enableTextureMapperA4_BilinearInterpolationEvE32tm_A4_BilinearInterpolation_NoGA + 0x00000000240c3e04 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEvE40tm_ARGB8888_NonOpaque_NearestNeighbor_GA + 0x00000000240c3e08 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp43enableTextureMapperARGB8888_NearestNeighborEvE42tm_ARGB8888_NonOpaque_NearestNeighbor_NoGA + 0x00000000240c3e0c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEvE38tm_L8_RGB888_Opaque_NearestNeighbor_GA + 0x00000000240c3e10 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp44enableTextureMapperL8_RGB888_NearestNeighborEvE40tm_L8_RGB888_Opaque_NearestNeighbor_NoGA + 0x00000000240c3e14 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEvE43tm_L8_ARGB8888_NonOpaque_NearestNeighbor_GA + 0x00000000240c3e18 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp46enableTextureMapperL8_ARGB8888_NearestNeighborEvE45tm_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA + 0x00000000240c3e1c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEvE41tm_RGB888_Opaque_BilinearInterpolation_GA + 0x00000000240c3e20 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp47enableTextureMapperRGB888_BilinearInterpolationEvE43tm_RGB888_Opaque_BilinearInterpolation_NoGA + 0x00000000240c3e24 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEvE46tm_ARGB8888_NonOpaque_BilinearInterpolation_GA + 0x00000000240c3e28 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp49enableTextureMapperARGB8888_BilinearInterpolationEvE48tm_ARGB8888_NonOpaque_BilinearInterpolation_NoGA + 0x00000000240c3e2c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEvE44tm_L8_RGB888_Opaque_BilinearInterpolation_GA + 0x00000000240c3e30 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp50enableTextureMapperL8_RGB888_BilinearInterpolationEvE46tm_L8_RGB888_Opaque_BilinearInterpolation_NoGA + 0x00000000240c3e34 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEvE49tm_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA + 0x00000000240c3e38 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss._ZGVZN8touchgfx8LCD24bpp52enableTextureMapperL8_ARGB8888_BilinearInterpolationEvE51tm_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA + 0x00000000240c3e3c 0x4 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .bss.__malloc_free_list + 0x00000000240c3e40 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + 0x00000000240c3e40 __malloc_free_list + .bss.__malloc_sbrk_start + 0x00000000240c3e44 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + 0x00000000240c3e44 __malloc_sbrk_start + .bss._on_exit_args_instance + 0x00000000240c3e48 0x108 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + .bss._global_atexit0 + 0x00000000240c3f50 0x8c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .bss._global_atexit + 0x00000000240c3fdc 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + 0x00000000240c3fdc _global_atexit + .bss.__lock___atexit_recursive_mutex + 0x00000000240c3fe0 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x00000000240c3fe0 __lock___atexit_recursive_mutex + .bss.__lock___malloc_recursive_mutex + 0x00000000240c3fe1 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x00000000240c3fe1 __lock___malloc_recursive_mutex + .bss.__lock___sfp_recursive_mutex + 0x00000000240c3fe2 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x00000000240c3fe2 __lock___sfp_recursive_mutex + .bss.__lock___sinit_recursive_mutex + 0x00000000240c3fe3 0x1 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + 0x00000000240c3fe3 __lock___sinit_recursive_mutex + .bss.errno 0x00000000240c3fe4 0x4 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + 0x00000000240c3fe4 errno + *(COMMON) + 0x00000000240c3fe8 . = ALIGN (0x4) + 0x00000000240c3fe8 _ebss = . + 0x00000000240c3fe8 __bss_end__ = _ebss + +._user_heap_stack + 0x00000000240c3fe8 0x600 load address 0x00000000080e14f4 + 0x00000000240c3fe8 . = ALIGN (0x8) + [!provide] PROVIDE (end = .) + 0x00000000240c3fe8 PROVIDE (_end = .) + 0x00000000240c41e8 . = (. + _Min_Heap_Size) + *fill* 0x00000000240c3fe8 0x200 + 0x00000000240c45e8 . = (. + _Min_Stack_Size) + *fill* 0x00000000240c41e8 0x400 + 0x00000000240c45e8 . = ALIGN (0x8) + +/DISCARD/ + libc.a(*) + libm.a(*) + libgcc.a(*) + +.ARM.attributes + 0x0000000000000000 0x2e + *(.ARM.attributes) + .ARM.attributes + 0x0000000000000000 0x1e c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crti.o + .ARM.attributes + 0x000000000000001e 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtbegin.o + .ARM.attributes + 0x0000000000000050 0x32 ./AZURE_RTOS/App/app_azure_rtos.o + .ARM.attributes + 0x0000000000000082 0x32 ./Core/Src/app_threadx.o + .ARM.attributes + 0x00000000000000b4 0x32 ./Core/Src/main.o + .ARM.attributes + 0x00000000000000e6 0x32 ./Core/Src/stm32h7xx_hal_msp.o + .ARM.attributes + 0x0000000000000118 0x32 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .ARM.attributes + 0x000000000000014a 0x32 ./Core/Src/stm32h7xx_it.o + .ARM.attributes + 0x000000000000017c 0x32 ./Core/Src/syscalls.o + .ARM.attributes + 0x00000000000001ae 0x32 ./Core/Src/sysmem.o + .ARM.attributes + 0x00000000000001e0 0x32 ./Core/Src/system_stm32h7xx.o + .ARM.attributes + 0x0000000000000212 0x1e ./Core/Src/tx_initialize_low_level.o + .ARM.attributes + 0x0000000000000230 0x21 ./Core/Startup/startup_stm32h7b3lihxq.o + .ARM.attributes + 0x0000000000000251 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .ARM.attributes + 0x0000000000000283 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .ARM.attributes + 0x00000000000002b5 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .ARM.attributes + 0x00000000000002e7 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .ARM.attributes + 0x0000000000000319 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .ARM.attributes + 0x000000000000034b 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .ARM.attributes + 0x000000000000037d 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .ARM.attributes + 0x00000000000003af 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .ARM.attributes + 0x00000000000003e1 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .ARM.attributes + 0x0000000000000413 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .ARM.attributes + 0x0000000000000445 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .ARM.attributes + 0x0000000000000477 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .ARM.attributes + 0x00000000000004a9 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .ARM.attributes + 0x00000000000004db 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .ARM.attributes + 0x000000000000050d 0x32 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .ARM.attributes + 0x000000000000053f 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .ARM.attributes + 0x0000000000000571 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .ARM.attributes + 0x00000000000005a3 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .ARM.attributes + 0x00000000000005d5 0x32 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .ARM.attributes + 0x0000000000000607 0x32 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .ARM.attributes + 0x0000000000000639 0x32 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .ARM.attributes + 0x000000000000066b 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .ARM.attributes + 0x000000000000069d 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .ARM.attributes + 0x00000000000006cf 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .ARM.attributes + 0x0000000000000701 0x32 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .ARM.attributes + 0x0000000000000733 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .ARM.attributes + 0x0000000000000765 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .ARM.attributes + 0x0000000000000797 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .ARM.attributes + 0x00000000000007c9 0x32 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .ARM.attributes + 0x00000000000007fb 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .ARM.attributes + 0x000000000000082d 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .ARM.attributes + 0x000000000000085f 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .ARM.attributes + 0x0000000000000891 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .ARM.attributes + 0x00000000000008c3 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .ARM.attributes + 0x00000000000008f5 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .ARM.attributes + 0x0000000000000927 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .ARM.attributes + 0x0000000000000959 0x32 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .ARM.attributes + 0x000000000000098b 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .ARM.attributes + 0x00000000000009bd 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .ARM.attributes + 0x00000000000009ef 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .ARM.attributes + 0x0000000000000a21 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .ARM.attributes + 0x0000000000000a53 0x32 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .ARM.attributes + 0x0000000000000a85 0x32 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .ARM.attributes + 0x0000000000000ab7 0x32 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .ARM.attributes + 0x0000000000000ae9 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .ARM.attributes + 0x0000000000000b1b 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .ARM.attributes + 0x0000000000000b4d 0x32 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .ARM.attributes + 0x0000000000000b7f 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .ARM.attributes + 0x0000000000000bb1 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .ARM.attributes + 0x0000000000000be3 0x32 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .ARM.attributes + 0x0000000000000c15 0x32 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .ARM.attributes + 0x0000000000000c47 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .ARM.attributes + 0x0000000000000c65 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .ARM.attributes + 0x0000000000000c83 0x1e ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .ARM.attributes + 0x0000000000000ca1 0x32 ./TouchGFX/App/app_touchgfx.o + .ARM.attributes + 0x0000000000000cd3 0x32 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .ARM.attributes + 0x0000000000000d05 0x32 ./TouchGFX/generated/fonts/src/CachedFont.o + .ARM.attributes + 0x0000000000000d37 0x32 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .ARM.attributes + 0x0000000000000d69 0x32 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .ARM.attributes + 0x0000000000000d9b 0x32 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .ARM.attributes + 0x0000000000000dcd 0x32 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .ARM.attributes + 0x0000000000000dff 0x32 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .ARM.attributes + 0x0000000000000e31 0x32 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .ARM.attributes + 0x0000000000000e63 0x32 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .ARM.attributes + 0x0000000000000e95 0x32 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .ARM.attributes + 0x0000000000000ec7 0x32 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .ARM.attributes + 0x0000000000000ef9 0x32 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .ARM.attributes + 0x0000000000000f2b 0x32 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .ARM.attributes + 0x0000000000000f5d 0x32 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .ARM.attributes + 0x0000000000000f8f 0x32 ./TouchGFX/generated/images/src/BitmapDatabase.o + .ARM.attributes + 0x0000000000000fc1 0x32 ./TouchGFX/generated/texts/src/Texts.o + .ARM.attributes + 0x0000000000000ff3 0x32 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .ARM.attributes + 0x0000000000001025 0x32 ./TouchGFX/gui/src/common/FrontendApplication.o + .ARM.attributes + 0x0000000000001057 0x32 ./TouchGFX/gui/src/model/Model.o + .ARM.attributes + 0x0000000000001089 0x32 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .ARM.attributes + 0x00000000000010bb 0x32 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .ARM.attributes + 0x00000000000010ed 0x32 ./TouchGFX/target/STM32TouchController.o + .ARM.attributes + 0x000000000000111f 0x32 ./TouchGFX/target/TouchGFXGPIO.o + .ARM.attributes + 0x0000000000001151 0x32 ./TouchGFX/target/TouchGFXHAL.o + .ARM.attributes + 0x0000000000001183 0x32 ./TouchGFX/target/generated/OSWrappers.o + .ARM.attributes + 0x00000000000011b5 0x32 ./TouchGFX/target/generated/STM32DMA.o + .ARM.attributes + 0x00000000000011e7 0x32 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .ARM.attributes + 0x0000000000001219 0x32 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .ARM.attributes + 0x000000000000124b 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + .ARM.attributes + 0x0000000000001284 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .ARM.attributes + 0x00000000000012bd 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .ARM.attributes + 0x00000000000012f6 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .ARM.attributes + 0x000000000000132f 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .ARM.attributes + 0x0000000000001368 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .ARM.attributes + 0x00000000000013a1 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .ARM.attributes + 0x00000000000013da 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .ARM.attributes + 0x0000000000001413 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .ARM.attributes + 0x000000000000144c 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + .ARM.attributes + 0x0000000000001485 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .ARM.attributes + 0x00000000000014be 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + .ARM.attributes + 0x00000000000014f7 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .ARM.attributes + 0x0000000000001530 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .ARM.attributes + 0x0000000000001569 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + .ARM.attributes + 0x00000000000015a2 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + .ARM.attributes + 0x00000000000015db 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .ARM.attributes + 0x0000000000001614 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .ARM.attributes + 0x000000000000164d 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .ARM.attributes + 0x0000000000001686 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .ARM.attributes + 0x00000000000016bf 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .ARM.attributes + 0x00000000000016f8 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .ARM.attributes + 0x0000000000001731 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + .ARM.attributes + 0x000000000000176a 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .ARM.attributes + 0x00000000000017a3 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .ARM.attributes + 0x00000000000017dc 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + .ARM.attributes + 0x0000000000001815 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .ARM.attributes + 0x000000000000184e 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .ARM.attributes + 0x0000000000001887 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + .ARM.attributes + 0x00000000000018c0 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .ARM.attributes + 0x00000000000018f9 0x39 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + .ARM.attributes + 0x0000000000001932 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + .ARM.attributes + 0x0000000000001964 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + .ARM.attributes + 0x0000000000001996 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + .ARM.attributes + 0x00000000000019c8 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + .ARM.attributes + 0x00000000000019fa 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + .ARM.attributes + 0x0000000000001a2c 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .ARM.attributes + 0x0000000000001a5e 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_term_handler.o) + .ARM.attributes + 0x0000000000001a90 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + .ARM.attributes + 0x0000000000001ac2 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + .ARM.attributes + 0x0000000000001af4 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + .ARM.attributes + 0x0000000000001b26 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + .ARM.attributes + 0x0000000000001b58 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + .ARM.attributes + 0x0000000000001b8a 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + .ARM.attributes + 0x0000000000001bbc 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-impure.o) + .ARM.attributes + 0x0000000000001bee 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + .ARM.attributes + 0x0000000000001c20 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + .ARM.attributes + 0x0000000000001c52 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + .ARM.attributes + 0x0000000000001c84 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + .ARM.attributes + 0x0000000000001cb6 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + .ARM.attributes + 0x0000000000001ce8 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .ARM.attributes + 0x0000000000001d1a 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + .ARM.attributes + 0x0000000000001d4c 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-on_exit_args.o) + .ARM.attributes + 0x0000000000001d7e 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + .ARM.attributes + 0x0000000000001db0 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .ARM.attributes + 0x0000000000001de2 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + .ARM.attributes + 0x0000000000001e14 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + .ARM.attributes + 0x0000000000001e46 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + .ARM.attributes + 0x0000000000001e78 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .ARM.attributes + 0x0000000000001eaa 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + .ARM.attributes + 0x0000000000001edc 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + .ARM.attributes + 0x0000000000001f0e 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .ARM.attributes + 0x0000000000001f40 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + .ARM.attributes + 0x0000000000001f72 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .ARM.attributes + 0x0000000000001fa4 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + .ARM.attributes + 0x0000000000001fd6 0x1c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memchr.o) + .ARM.attributes + 0x0000000000001ff2 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + .ARM.attributes + 0x0000000000002024 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .ARM.attributes + 0x0000000000002056 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + .ARM.attributes + 0x0000000000002088 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + .ARM.attributes + 0x00000000000020ba 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + .ARM.attributes + 0x00000000000020ec 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + .ARM.attributes + 0x000000000000211e 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + .ARM.attributes + 0x0000000000002150 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + .ARM.attributes + 0x0000000000002182 0x32 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) + .ARM.attributes + 0x00000000000021b4 0x1e c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard/crtn.o +OUTPUT(AZRTOS.elf elf32-littlearm) +LOAD linker stubs +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libm.a +LOAD c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7e-m+dp/hard\libgcc.a + +.debug_info 0x0000000000000000 0x8d234 + .debug_info 0x0000000000000000 0x617 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_info 0x0000000000000617 0x5cb ./Core/Src/app_threadx.o + .debug_info 0x0000000000000be2 0x2c92 ./Core/Src/main.o + .debug_info 0x0000000000003874 0x27d9 ./Core/Src/stm32h7xx_hal_msp.o + .debug_info 0x000000000000604d 0x1115 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_info 0x0000000000007162 0xfe5 ./Core/Src/stm32h7xx_it.o + .debug_info 0x0000000000008147 0x6e0 ./Core/Src/syscalls.o + .debug_info 0x0000000000008827 0x171 ./Core/Src/sysmem.o + .debug_info 0x0000000000008998 0xc8a ./Core/Src/system_stm32h7xx.o + .debug_info 0x0000000000009622 0x26 ./Core/Src/tx_initialize_low_level.o + .debug_info 0x0000000000009648 0x22 ./Core/Startup/startup_stm32h7b3lihxq.o + .debug_info 0x000000000000966a 0x1488 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_info 0x000000000000aaf2 0x1161 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_info 0x000000000000bc53 0x570 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_info 0x000000000000c1c3 0x36b ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_info 0x000000000000c52e 0x11f7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_info 0x000000000000d725 0xbe7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_info 0x000000000000e30c 0x23b3 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_info 0x00000000000106bf 0xcf8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_info 0x00000000000113b7 0x1163 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_info 0x000000000001251a 0x1aa6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_info 0x0000000000013fc0 0xfba ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_info 0x0000000000014f7a 0xf8f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_info 0x0000000000015f09 0x12a4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_info 0x00000000000171ad 0x2dd1 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_info 0x0000000000019f7e 0x19d5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_info 0x000000000001b953 0x7e8 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_info 0x000000000001c13b 0x6f3 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_info 0x000000000001c82e 0x70a ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_info 0x000000000001cf38 0x79a ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_info 0x000000000001d6d2 0x96c ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_info 0x000000000001e03e 0x106 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_info 0x000000000001e144 0x6f5 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_info 0x000000000001e839 0x6f1 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_info 0x000000000001ef2a 0x7c2 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_info 0x000000000001f6ec 0x7a4 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_info 0x000000000001fe90 0x68d ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_info 0x000000000002051d 0x64d ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_info 0x0000000000020b6a 0x6b8 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_info 0x0000000000021222 0x64b ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_info 0x000000000002186d 0x7ac ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_info 0x0000000000022019 0x670 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_info 0x0000000000022689 0x61e ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_info 0x0000000000022ca7 0x5d0 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_info 0x0000000000023277 0x7af ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_info 0x0000000000023a26 0x87d ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_info 0x00000000000242a3 0x59b ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_info 0x000000000002483e 0x5ae ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_info 0x0000000000024dec 0x561 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_info 0x000000000002534d 0x745 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_info 0x0000000000025a92 0x1d1 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_info 0x0000000000025c63 0x180 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_info 0x0000000000025de3 0x76a ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_info 0x000000000002654d 0x68d ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_info 0x0000000000026bda 0x7df ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_info 0x00000000000273b9 0x7f5 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_info 0x0000000000027bae 0x63b ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_info 0x00000000000281e9 0x63b ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_info 0x0000000000028824 0x765 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_info 0x0000000000028f89 0x5bf ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_info 0x0000000000029548 0x538 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_info 0x0000000000029a80 0x7ac ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_info 0x000000000002a22c 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .debug_info 0x000000000002a252 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .debug_info 0x000000000002a278 0x26 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .debug_info 0x000000000002a29e 0x683 ./TouchGFX/App/app_touchgfx.o + .debug_info 0x000000000002a921 0x1090 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_info 0x000000000002b9b1 0x2242 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_info 0x000000000002dbf3 0x1e1 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_info 0x000000000002ddd4 0x1e1 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_info 0x000000000002dfb5 0x1e2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_info 0x000000000002e197 0x17ac ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_info 0x000000000002f943 0x71e ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_info 0x0000000000030061 0x71e ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_info 0x000000000003077f 0x71e ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_info 0x0000000000030e9d 0x14e2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_info 0x000000000003237f 0x14e2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_info 0x0000000000033861 0x14e2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_info 0x0000000000034d43 0xb5b0 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_info 0x00000000000402f3 0xb3d8 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_info 0x000000000004b6cb 0xdd6 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_info 0x000000000004c4a1 0x3e33 ./TouchGFX/generated/texts/src/Texts.o + .debug_info 0x00000000000502d4 0x16ea ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_info 0x00000000000519be 0x4182 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_info 0x0000000000055b40 0x1ca ./TouchGFX/gui/src/model/Model.o + .debug_info 0x0000000000055d0a 0x54d6 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_info 0x000000000005b1e0 0x5ffb ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_info 0x00000000000611db 0x493 ./TouchGFX/target/STM32TouchController.o + .debug_info 0x000000000006166e 0x191 ./TouchGFX/target/TouchGFXGPIO.o + .debug_info 0x00000000000617ff 0x8563 ./TouchGFX/target/TouchGFXHAL.o + .debug_info 0x0000000000069d62 0x2c22 ./TouchGFX/target/generated/OSWrappers.o + .debug_info 0x000000000006c984 0x9028 ./TouchGFX/target/generated/STM32DMA.o + .debug_info 0x00000000000759ac 0xcc70 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_info 0x000000000008261c 0xac18 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +.debug_abbrev 0x0000000000000000 0x1110f + .debug_abbrev 0x0000000000000000 0x11d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_abbrev 0x000000000000011d 0x122 ./Core/Src/app_threadx.o + .debug_abbrev 0x000000000000023f 0x334 ./Core/Src/main.o + .debug_abbrev 0x0000000000000573 0x272 ./Core/Src/stm32h7xx_hal_msp.o + .debug_abbrev 0x00000000000007e5 0x217 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_abbrev 0x00000000000009fc 0x1a2 ./Core/Src/stm32h7xx_it.o + .debug_abbrev 0x0000000000000b9e 0x1b3 ./Core/Src/syscalls.o + .debug_abbrev 0x0000000000000d51 0xbb ./Core/Src/sysmem.o + .debug_abbrev 0x0000000000000e0c 0x147 ./Core/Src/system_stm32h7xx.o + .debug_abbrev 0x0000000000000f53 0x14 ./Core/Src/tx_initialize_low_level.o + .debug_abbrev 0x0000000000000f67 0x12 ./Core/Startup/startup_stm32h7b3lihxq.o + .debug_abbrev 0x0000000000000f79 0x289 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_abbrev 0x0000000000001202 0x329 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_abbrev 0x000000000000152b 0x1d8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_abbrev 0x0000000000001703 0x146 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_abbrev 0x0000000000001849 0x227 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_abbrev 0x0000000000001a70 0x1ec ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_abbrev 0x0000000000001c5c 0x243 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_abbrev 0x0000000000001e9f 0x1e1 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_abbrev 0x0000000000002080 0x221 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_abbrev 0x00000000000022a1 0x2a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_abbrev 0x0000000000002549 0x27e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_abbrev 0x00000000000027c7 0x2b8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_abbrev 0x0000000000002a7f 0x26d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_abbrev 0x0000000000002cec 0x25d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_abbrev 0x0000000000002f49 0x27a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_abbrev 0x00000000000031c3 0x1ca ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_abbrev 0x000000000000338d 0x19a ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_abbrev 0x0000000000003527 0x197 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_abbrev 0x00000000000036be 0x182 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_abbrev 0x0000000000003840 0x102 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_abbrev 0x0000000000003942 0xcc ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_abbrev 0x0000000000003a0e 0x19a ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_abbrev 0x0000000000003ba8 0x197 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_abbrev 0x0000000000003d3f 0x1b3 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_abbrev 0x0000000000003ef2 0x1b3 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_abbrev 0x00000000000040a5 0x19a ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_abbrev 0x000000000000423f 0x197 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_abbrev 0x00000000000043d6 0x1b1 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_abbrev 0x0000000000004587 0x19c ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_abbrev 0x0000000000004723 0x1cf ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_abbrev 0x00000000000048f2 0x113 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_abbrev 0x0000000000004a05 0x194 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_abbrev 0x0000000000004b99 0x196 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_abbrev 0x0000000000004d2f 0x1e8 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_abbrev 0x0000000000004f17 0x1e3 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_abbrev 0x00000000000050fa 0x192 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_abbrev 0x000000000000528c 0x19a ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_abbrev 0x0000000000005426 0x19c ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_abbrev 0x00000000000055c2 0x136 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_abbrev 0x00000000000056f8 0xd5 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_abbrev 0x00000000000057cd 0xc2 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_abbrev 0x000000000000588f 0x1c4 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_abbrev 0x0000000000005a53 0x160 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_abbrev 0x0000000000005bb3 0x1d5 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_abbrev 0x0000000000005d88 0x1d5 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_abbrev 0x0000000000005f5d 0x14d ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_abbrev 0x00000000000060aa 0x14d ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_abbrev 0x00000000000061f7 0x1d5 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_abbrev 0x00000000000063cc 0x14d ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_abbrev 0x0000000000006519 0xe2 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_abbrev 0x00000000000065fb 0x1d7 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_abbrev 0x00000000000067d2 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .debug_abbrev 0x00000000000067e6 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .debug_abbrev 0x00000000000067fa 0x14 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .debug_abbrev 0x000000000000680e 0x13e ./TouchGFX/App/app_touchgfx.o + .debug_abbrev 0x000000000000694c 0x430 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_abbrev 0x0000000000006d7c 0x5a9 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_abbrev 0x0000000000007325 0xb2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_abbrev 0x00000000000073d7 0xb2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_abbrev 0x0000000000007489 0xb2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_abbrev 0x000000000000753b 0x4f7 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_abbrev 0x0000000000007a32 0x1c1 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_abbrev 0x0000000000007bf3 0x1c1 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_abbrev 0x0000000000007db4 0x1c1 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_abbrev 0x0000000000007f75 0x4b2 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_abbrev 0x0000000000008427 0x4b2 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_abbrev 0x00000000000088d9 0x4b2 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_abbrev 0x0000000000008d8b 0xe22 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_abbrev 0x0000000000009bad 0xe0d ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_abbrev 0x000000000000a9ba 0x32e ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_abbrev 0x000000000000ace8 0x8ca ./TouchGFX/generated/texts/src/Texts.o + .debug_abbrev 0x000000000000b5b2 0x522 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_abbrev 0x000000000000bad4 0x8b5 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_abbrev 0x000000000000c389 0x15d ./TouchGFX/gui/src/model/Model.o + .debug_abbrev 0x000000000000c4e6 0x9aa ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_abbrev 0x000000000000ce90 0xa90 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_abbrev 0x000000000000d920 0x25a ./TouchGFX/target/STM32TouchController.o + .debug_abbrev 0x000000000000db7a 0x10b ./TouchGFX/target/TouchGFXGPIO.o + .debug_abbrev 0x000000000000dc85 0xa06 ./TouchGFX/target/TouchGFXHAL.o + .debug_abbrev 0x000000000000e68b 0x47d ./TouchGFX/target/generated/OSWrappers.o + .debug_abbrev 0x000000000000eb08 0xb5b ./TouchGFX/target/generated/STM32DMA.o + .debug_abbrev 0x000000000000f663 0xdd4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_abbrev 0x0000000000010437 0xcd8 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +.debug_aranges 0x0000000000000000 0x2f20 + .debug_aranges + 0x0000000000000000 0x20 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_aranges + 0x0000000000000020 0x28 ./Core/Src/app_threadx.o + .debug_aranges + 0x0000000000000048 0x68 ./Core/Src/main.o + .debug_aranges + 0x00000000000000b0 0x70 ./Core/Src/stm32h7xx_hal_msp.o + .debug_aranges + 0x0000000000000120 0x30 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_aranges + 0x0000000000000150 0x68 ./Core/Src/stm32h7xx_it.o + .debug_aranges + 0x00000000000001b8 0xa8 ./Core/Src/syscalls.o + .debug_aranges + 0x0000000000000260 0x20 ./Core/Src/sysmem.o + .debug_aranges + 0x0000000000000280 0x28 ./Core/Src/system_stm32h7xx.o + .debug_aranges + 0x00000000000002a8 0x20 ./Core/Src/tx_initialize_low_level.o + .debug_aranges + 0x00000000000002c8 0x28 ./Core/Startup/startup_stm32h7b3lihxq.o + .debug_aranges + 0x00000000000002f0 0x1a0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_aranges + 0x0000000000000490 0x120 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_aranges + 0x00000000000005b0 0x60 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_aranges + 0x0000000000000610 0x30 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_aranges + 0x0000000000000640 0x118 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_aranges + 0x0000000000000758 0x58 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_aranges + 0x00000000000007b0 0x290 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_aranges + 0x0000000000000a40 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_aranges + 0x0000000000000a88 0x158 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_aranges + 0x0000000000000be0 0x168 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_aranges + 0x0000000000000d48 0x188 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_aranges + 0x0000000000000ed0 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_aranges + 0x0000000000000f58 0xf0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_aranges + 0x0000000000001048 0x3e0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_aranges + 0x0000000000001428 0x198 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_aranges + 0x00000000000015c0 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_aranges + 0x00000000000015e0 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_aranges + 0x0000000000001600 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_aranges + 0x0000000000001620 0x20 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_aranges + 0x0000000000001640 0x20 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_aranges + 0x0000000000001660 0x20 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_aranges + 0x0000000000001680 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_aranges + 0x00000000000016a0 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_aranges + 0x00000000000016c0 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_aranges + 0x00000000000016e0 0x20 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_aranges + 0x0000000000001700 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_aranges + 0x0000000000001720 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_aranges + 0x0000000000001740 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_aranges + 0x0000000000001760 0x20 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_aranges + 0x0000000000001780 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_aranges + 0x00000000000017a0 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_aranges + 0x00000000000017c0 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_aranges + 0x00000000000017e0 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_aranges + 0x0000000000001800 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_aranges + 0x0000000000001820 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_aranges + 0x0000000000001840 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_aranges + 0x0000000000001860 0x20 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_aranges + 0x0000000000001880 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_aranges + 0x00000000000018a0 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_aranges + 0x00000000000018c0 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_aranges + 0x00000000000018e0 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_aranges + 0x0000000000001900 0x20 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_aranges + 0x0000000000001920 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_aranges + 0x0000000000001940 0x20 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_aranges + 0x0000000000001960 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_aranges + 0x0000000000001980 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_aranges + 0x00000000000019a0 0x20 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_aranges + 0x00000000000019c0 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_aranges + 0x00000000000019e0 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_aranges + 0x0000000000001a00 0x20 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_aranges + 0x0000000000001a20 0x20 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_aranges + 0x0000000000001a40 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .debug_aranges + 0x0000000000001a60 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .debug_aranges + 0x0000000000001a80 0x20 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .debug_aranges + 0x0000000000001aa0 0x38 ./TouchGFX/App/app_touchgfx.o + .debug_aranges + 0x0000000000001ad8 0x40 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_aranges + 0x0000000000001b18 0xd8 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_aranges + 0x0000000000001bf0 0x18 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_aranges + 0x0000000000001c08 0x18 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_aranges + 0x0000000000001c20 0x18 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_aranges + 0x0000000000001c38 0xa8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_aranges + 0x0000000000001ce0 0x18 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_aranges + 0x0000000000001cf8 0x18 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_aranges + 0x0000000000001d10 0x18 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_aranges + 0x0000000000001d28 0x58 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_aranges + 0x0000000000001d80 0x58 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_aranges + 0x0000000000001dd8 0x58 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_aranges + 0x0000000000001e30 0x1e0 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_aranges + 0x0000000000002010 0x2d0 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_aranges + 0x00000000000022e0 0x28 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_aranges + 0x0000000000002308 0xb0 ./TouchGFX/generated/texts/src/Texts.o + .debug_aranges + 0x00000000000023b8 0x50 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_aranges + 0x0000000000002408 0x108 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_aranges + 0x0000000000002510 0x28 ./TouchGFX/gui/src/model/Model.o + .debug_aranges + 0x0000000000002538 0x90 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_aranges + 0x00000000000025c8 0x210 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_aranges + 0x00000000000027d8 0x48 ./TouchGFX/target/STM32TouchController.o + .debug_aranges + 0x0000000000002820 0x40 ./TouchGFX/target/TouchGFXGPIO.o + .debug_aranges + 0x0000000000002860 0x118 ./TouchGFX/target/TouchGFXHAL.o + .debug_aranges + 0x0000000000002978 0x68 ./TouchGFX/target/generated/OSWrappers.o + .debug_aranges + 0x00000000000029e0 0xf0 ./TouchGFX/target/generated/STM32DMA.o + .debug_aranges + 0x0000000000002ad0 0x310 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_aranges + 0x0000000000002de0 0x140 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +.debug_ranges 0x0000000000000000 0x2908 + .debug_ranges 0x0000000000000000 0x10 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_ranges 0x0000000000000010 0x18 ./Core/Src/app_threadx.o + .debug_ranges 0x0000000000000028 0x58 ./Core/Src/main.o + .debug_ranges 0x0000000000000080 0x60 ./Core/Src/stm32h7xx_hal_msp.o + .debug_ranges 0x00000000000000e0 0x20 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_ranges 0x0000000000000100 0x58 ./Core/Src/stm32h7xx_it.o + .debug_ranges 0x0000000000000158 0x98 ./Core/Src/syscalls.o + .debug_ranges 0x00000000000001f0 0x10 ./Core/Src/sysmem.o + .debug_ranges 0x0000000000000200 0x18 ./Core/Src/system_stm32h7xx.o + .debug_ranges 0x0000000000000218 0x20 ./Core/Startup/startup_stm32h7b3lihxq.o + .debug_ranges 0x0000000000000238 0x190 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_ranges 0x00000000000003c8 0x110 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_ranges 0x00000000000004d8 0x50 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_ranges 0x0000000000000528 0x20 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_ranges 0x0000000000000548 0x108 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_ranges 0x0000000000000650 0x48 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_ranges 0x0000000000000698 0x280 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_ranges 0x0000000000000918 0x38 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_ranges 0x0000000000000950 0x148 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_ranges 0x0000000000000a98 0x158 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_ranges 0x0000000000000bf0 0x178 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_ranges 0x0000000000000d68 0x78 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_ranges 0x0000000000000de0 0xe0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_ranges 0x0000000000000ec0 0x3d0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_ranges 0x0000000000001290 0x188 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_ranges 0x0000000000001418 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_ranges 0x0000000000001428 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_ranges 0x0000000000001438 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_ranges 0x0000000000001448 0x10 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_ranges 0x0000000000001458 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_ranges 0x0000000000001468 0x10 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_ranges 0x0000000000001478 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_ranges 0x0000000000001488 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_ranges 0x0000000000001498 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_ranges 0x00000000000014a8 0x10 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_ranges 0x00000000000014b8 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_ranges 0x00000000000014c8 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_ranges 0x00000000000014d8 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_ranges 0x00000000000014e8 0x10 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_ranges 0x00000000000014f8 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_ranges 0x0000000000001508 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_ranges 0x0000000000001518 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_ranges 0x0000000000001528 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_ranges 0x0000000000001538 0x28 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_ranges 0x0000000000001560 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_ranges 0x0000000000001570 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_ranges 0x0000000000001580 0x10 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_ranges 0x0000000000001590 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_ranges 0x00000000000015a0 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_ranges 0x00000000000015b0 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_ranges 0x00000000000015c0 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_ranges 0x00000000000015d0 0x10 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_ranges 0x00000000000015e0 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_ranges 0x00000000000015f0 0x10 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_ranges 0x0000000000001600 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_ranges 0x0000000000001610 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_ranges 0x0000000000001620 0x10 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_ranges 0x0000000000001630 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_ranges 0x0000000000001640 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_ranges 0x0000000000001650 0x10 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_ranges 0x0000000000001660 0x10 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_ranges 0x0000000000001670 0x28 ./TouchGFX/App/app_touchgfx.o + .debug_ranges 0x0000000000001698 0x30 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_ranges 0x00000000000016c8 0xc8 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_ranges 0x0000000000001790 0x98 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_ranges 0x0000000000001828 0x48 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_ranges 0x0000000000001870 0x48 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_ranges 0x00000000000018b8 0x48 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_ranges 0x0000000000001900 0x1d0 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_ranges 0x0000000000001ad0 0x2c0 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_ranges 0x0000000000001d90 0x18 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_ranges 0x0000000000001da8 0xa0 ./TouchGFX/generated/texts/src/Texts.o + .debug_ranges 0x0000000000001e48 0x40 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_ranges 0x0000000000001e88 0xf8 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_ranges 0x0000000000001f80 0x18 ./TouchGFX/gui/src/model/Model.o + .debug_ranges 0x0000000000001f98 0x80 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_ranges 0x0000000000002018 0x200 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_ranges 0x0000000000002218 0x38 ./TouchGFX/target/STM32TouchController.o + .debug_ranges 0x0000000000002250 0x30 ./TouchGFX/target/TouchGFXGPIO.o + .debug_ranges 0x0000000000002280 0x108 ./TouchGFX/target/TouchGFXHAL.o + .debug_ranges 0x0000000000002388 0x58 ./TouchGFX/target/generated/OSWrappers.o + .debug_ranges 0x00000000000023e0 0xf8 ./TouchGFX/target/generated/STM32DMA.o + .debug_ranges 0x00000000000024d8 0x300 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_ranges 0x00000000000027d8 0x130 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +.debug_macro 0x0000000000000000 0x3ef9d + .debug_macro 0x0000000000000000 0x377 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000377 0xa96 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000e0d 0x16 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000e23 0x10 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000e33 0x18 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000e4b 0x1d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000e68 0x22 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000e8a 0x4c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000ed6 0x94 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000f6a 0x3c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000fa6 0x34 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000fda 0x16 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000000ff0 0x10e ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000010fe 0x8d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000118b 0x16 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000011a1 0x43 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000011e4 0x57 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000123b 0x34 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000126f 0x10 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000127f 0x58 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000012d7 0x71 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000001348 0x1c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000001364 0x12a ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000148e 0x341 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000017cf 0x16 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000017e5 0x29 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000180e 0x16 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000001824 0x35 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000001859 0x20 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000001879 0x166 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000019df 0x928 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000002307 0x2e ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000002335 0x42 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000002377 0x103 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000000247a 0x6a ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000024e4 0x1df ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000026c3 0x1c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000026df 0x22 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000002701 0xfb ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000027fc 0x1305 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000003b01 0x11f ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000003c20 0x27 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000003c47 0x1f2c9 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000022f10 0x6d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000022f7d 0x24a ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000231c7 0x3d29 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x0000000000026ef0 0x19b ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002708b 0x5d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000270e8 0x2606 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x00000000000296ee 0x1010 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002a6fe 0x14d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002a84b 0x114 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002a95f 0x3bf ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002ad1e 0xac ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002adca 0x70a ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002b4d4 0x20c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002b6e0 0x66 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002b746 0x3c9 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002bb0f 0x28d ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002bd9c 0x3eb ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002c187 0x275 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002c3fc 0xc7 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002c4c3 0x4c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002c50f 0x6c8 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002cbd7 0x520 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d0f7 0x58 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d14f 0x4a ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d199 0x22c ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d3c5 0x67 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d42c 0xa5 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d4d1 0x198 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d669 0xd6 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002d73f 0x520 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002dc5f 0x1bd ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002de1c 0x2dc ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002e0f8 0x35 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002e12d 0xb16 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002ec43 0x29f ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002eee2 0x5be ./AZURE_RTOS/App/app_azure_rtos.o + .debug_macro 0x000000000002f4a0 0x16d ./Core/Src/app_threadx.o + .debug_macro 0x000000000002f60d 0x383 ./Core/Src/main.o + .debug_macro 0x000000000002f990 0x8e ./Core/Src/main.o + .debug_macro 0x000000000002fa1e 0x51 ./Core/Src/main.o + .debug_macro 0x000000000002fa6f 0x174 ./Core/Src/main.o + .debug_macro 0x000000000002fbe3 0x52 ./Core/Src/main.o + .debug_macro 0x000000000002fc35 0x5cb ./Core/Src/main.o + .debug_macro 0x0000000000030200 0x2e5 ./Core/Src/stm32h7xx_hal_msp.o + .debug_macro 0x00000000000304e5 0x2d6 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_macro 0x00000000000307bb 0x2ef ./Core/Src/stm32h7xx_it.o + .debug_macro 0x0000000000030aaa 0x24c ./Core/Src/syscalls.o + .debug_macro 0x0000000000030cf6 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030d06 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030d16 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030d26 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030d36 0x1c ./Core/Src/syscalls.o + .debug_macro 0x0000000000030d52 0x52 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030da4 0x22 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030dc6 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030dd6 0x52 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030e28 0xd5 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030efd 0x1c ./Core/Src/syscalls.o + .debug_macro 0x0000000000030f19 0x3d ./Core/Src/syscalls.o + .debug_macro 0x0000000000030f56 0x35 ./Core/Src/syscalls.o + .debug_macro 0x0000000000030f8b 0x12c ./Core/Src/syscalls.o + .debug_macro 0x00000000000310b7 0x10 ./Core/Src/syscalls.o + .debug_macro 0x00000000000310c7 0x241 ./Core/Src/syscalls.o + .debug_macro 0x0000000000031308 0x1c ./Core/Src/syscalls.o + .debug_macro 0x0000000000031324 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000031334 0x10 ./Core/Src/syscalls.o + .debug_macro 0x0000000000031344 0x16 ./Core/Src/syscalls.o + .debug_macro 0x000000000003135a 0x145 ./Core/Src/syscalls.o + .debug_macro 0x000000000003149f 0x189 ./Core/Src/syscalls.o + .debug_macro 0x0000000000031628 0x16 ./Core/Src/syscalls.o + .debug_macro 0x000000000003163e 0xce ./Core/Src/syscalls.o + .debug_macro 0x000000000003170c 0xff ./Core/Src/sysmem.o + .debug_macro 0x000000000003180b 0x23b ./Core/Src/sysmem.o + .debug_macro 0x0000000000031a46 0x2d6 ./Core/Src/system_stm32h7xx.o + .debug_macro 0x0000000000031d1c 0x300 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_macro 0x000000000003201c 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_macro 0x00000000000322f2 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_macro 0x00000000000325c8 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_macro 0x000000000003289e 0x2e5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_macro 0x0000000000032b83 0x2dd ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_macro 0x0000000000032e60 0x3a2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_macro 0x0000000000033202 0x2d6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_macro 0x00000000000334d8 0x2de ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_macro 0x00000000000337b6 0x31d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_macro 0x0000000000033ad3 0x30f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_macro 0x0000000000033de2 0x2fa ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_macro 0x00000000000340dc 0x2f4 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_macro 0x00000000000343d0 0x2d7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_macro 0x00000000000346a7 0x2dc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_macro 0x0000000000034983 0x171 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000034af4 0x2f ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_macro 0x0000000000034b23 0x171 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_macro 0x0000000000034c94 0x171 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_macro 0x0000000000034e05 0x171 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_macro 0x0000000000034f76 0x1bf ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000035135 0x34 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000035169 0x23 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x000000000003518c 0x29 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x00000000000351b5 0x2f ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x00000000000351e4 0x35 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000035219 0x29 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x0000000000035242 0x29 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x000000000003526b 0x3b ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_macro 0x00000000000352a6 0x17a ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_macro 0x0000000000035420 0x171 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x0000000000035591 0x23 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_macro 0x00000000000355b4 0x171 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_macro 0x0000000000035725 0x17a ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_macro 0x000000000003589f 0x17a ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_macro 0x0000000000035a19 0x171 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_macro 0x0000000000035b8a 0x171 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_macro 0x0000000000035cfb 0x17a ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_macro 0x0000000000035e75 0x17a ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_macro 0x0000000000035fef 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_macro 0x0000000000036169 0x177 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_macro 0x00000000000362e0 0x168 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_macro 0x0000000000036448 0x168 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_macro 0x00000000000365b0 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_macro 0x000000000003672a 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_macro 0x00000000000368a4 0x17a ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_macro 0x0000000000036a1e 0x171 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_macro 0x0000000000036b8f 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_macro 0x0000000000036d00 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_macro 0x0000000000036e71 0x168 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_macro 0x0000000000036fd9 0x168 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_macro 0x0000000000037141 0x171 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_macro 0x00000000000372b2 0x183 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_macro 0x0000000000037435 0x183 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_macro 0x00000000000375b8 0x183 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_macro 0x000000000003773b 0x17a ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_macro 0x00000000000378b5 0x17a ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_macro 0x0000000000037a2f 0x183 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_macro 0x0000000000037bb2 0x17a ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_macro 0x0000000000037d2c 0x168 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_macro 0x0000000000037e94 0x17a ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_macro 0x000000000003800e 0x169 ./TouchGFX/App/app_touchgfx.o + .debug_macro 0x0000000000038177 0x116 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x000000000003828d 0xb6e ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038dfb 0x58 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038e53 0x34 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038e87 0x16 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038e9d 0x1c ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038eb9 0x83 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038f3c 0x1c ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_macro 0x0000000000038f58 0x120 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_macro 0x0000000000039078 0xb3 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_macro 0x000000000003912b 0xb3 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_macro 0x00000000000391de 0xb3 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_macro 0x0000000000039291 0xe4 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_macro 0x0000000000039375 0xd0 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_macro 0x0000000000039445 0xd0 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_macro 0x0000000000039515 0xd0 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_macro 0x00000000000395e5 0xe4 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_macro 0x00000000000396c9 0xe4 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_macro 0x00000000000397ad 0xe4 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_macro 0x0000000000039891 0x4e8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039d79 0x1c ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039d95 0x10 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039da5 0x41 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039de6 0x12 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039df8 0x183 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039f7b 0x10 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039f8b 0x16 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_macro 0x0000000000039fa1 0x484 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_macro 0x000000000003a425 0xc7 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_macro 0x000000000003a4ec 0x2c3 ./TouchGFX/generated/texts/src/Texts.o + .debug_macro 0x000000000003a7af 0x102 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_macro 0x000000000003a8b1 0x3a9 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_macro 0x000000000003ac5a 0x25 ./TouchGFX/gui/src/model/Model.o + .debug_macro 0x000000000003ac7f 0x48e ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_macro 0x000000000003b10d 0x48e ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_macro 0x000000000003b59b 0xc7 ./TouchGFX/target/STM32TouchController.o + .debug_macro 0x000000000003b662 0x1b ./TouchGFX/target/TouchGFXGPIO.o + .debug_macro 0x000000000003b67d 0x53d ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003bbba 0x1305 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003cebf 0x18 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003ced7 0x194 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003d06b 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003d07b 0x10 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003d08b 0x3c7 ./TouchGFX/target/TouchGFXHAL.o + .debug_macro 0x000000000003d452 0x5b4 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x000000000003da06 0xf0 ./TouchGFX/target/generated/OSWrappers.o + .debug_macro 0x000000000003daf6 0x550 ./TouchGFX/target/generated/STM32DMA.o + .debug_macro 0x000000000003e046 0x7dd ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_macro 0x000000000003e823 0x77a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +.debug_line 0x0000000000000000 0x3fc4b + .debug_line 0x0000000000000000 0x9cf ./AZURE_RTOS/App/app_azure_rtos.o + .debug_line 0x00000000000009cf 0x5b8 ./Core/Src/app_threadx.o + .debug_line 0x0000000000000f87 0xd56 ./Core/Src/main.o + .debug_line 0x0000000000001cdd 0xae5 ./Core/Src/stm32h7xx_hal_msp.o + .debug_line 0x00000000000027c2 0x91d ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_line 0x00000000000030df 0x98e ./Core/Src/stm32h7xx_it.o + .debug_line 0x0000000000003a6d 0x7ef ./Core/Src/syscalls.o + .debug_line 0x000000000000425c 0x4e5 ./Core/Src/sysmem.o + .debug_line 0x0000000000004741 0xa4e ./Core/Src/system_stm32h7xx.o + .debug_line 0x000000000000518f 0x8b ./Core/Src/tx_initialize_low_level.o + .debug_line 0x000000000000521a 0x89 ./Core/Startup/startup_stm32h7b3lihxq.o + .debug_line 0x00000000000052a3 0xe64 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_line 0x0000000000006107 0xe5d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_line 0x0000000000006f64 0xbea ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_line 0x0000000000007b4e 0x95f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_line 0x00000000000084ad 0x13a2 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_line 0x000000000000984f 0xd1a ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_line 0x000000000000a569 0x386f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_line 0x000000000000ddd8 0xac7 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_line 0x000000000000e89f 0x18c6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_line 0x0000000000010165 0x18ff ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_line 0x0000000000011a64 0xfe5 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_line 0x0000000000012a49 0x1364 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_line 0x0000000000013dad 0x1a9e ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_line 0x000000000001584b 0x3f24 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_line 0x000000000001976f 0x1f01 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_line 0x000000000001b670 0x6bb ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_line 0x000000000001bd2b 0x657 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_line 0x000000000001c382 0x642 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_line 0x000000000001c9c4 0x725 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_line 0x000000000001d0e9 0x639 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_line 0x000000000001d722 0x5d6 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_line 0x000000000001dcf8 0x656 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_line 0x000000000001e34e 0x61a ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_line 0x000000000001e968 0x78d ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_line 0x000000000001f0f5 0x702 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_line 0x000000000001f7f7 0x657 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_line 0x000000000001fe4e 0x604 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_line 0x0000000000020452 0x67c ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_line 0x0000000000020ace 0x62c ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_line 0x00000000000210fa 0x6c8 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_line 0x00000000000217c2 0x5ce ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_line 0x0000000000021d90 0x604 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_line 0x0000000000022394 0x5e9 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_line 0x000000000002297d 0x72e ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_line 0x00000000000230ab 0x769 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_line 0x0000000000023814 0x612 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_line 0x0000000000023e26 0x602 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_line 0x0000000000024428 0x5e1 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_line 0x0000000000024a09 0x5e9 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_line 0x0000000000024ff2 0x5e8 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_line 0x00000000000255da 0x5c5 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_line 0x0000000000025b9f 0x72d ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_line 0x00000000000262cc 0x64f ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_line 0x000000000002691b 0x6be ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_line 0x0000000000026fd9 0x6c5 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_line 0x000000000002769e 0x5f4 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_line 0x0000000000027c92 0x5f1 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_line 0x0000000000028283 0x6b5 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_line 0x0000000000028938 0x5f2 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_line 0x0000000000028f2a 0x5a8 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_line 0x00000000000294d2 0x6fb ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_line 0x0000000000029bcd 0xc7 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + .debug_line 0x0000000000029c94 0x93 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + .debug_line 0x0000000000029d27 0xd3 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + .debug_line 0x0000000000029dfa 0x5dd ./TouchGFX/App/app_touchgfx.o + .debug_line 0x000000000002a3d7 0x6a1 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_line 0x000000000002aa78 0x8e2 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_line 0x000000000002b35a 0x4d2 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .debug_line 0x000000000002b82c 0x4d2 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .debug_line 0x000000000002bcfe 0x4d2 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .debug_line 0x000000000002c1d0 0x7a6 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_line 0x000000000002c976 0x53e ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .debug_line 0x000000000002ceb4 0x53e ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .debug_line 0x000000000002d3f2 0x53e ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .debug_line 0x000000000002d930 0x647 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_line 0x000000000002df77 0x647 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_line 0x000000000002e5be 0x647 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_line 0x000000000002ec05 0x19b8 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_line 0x00000000000305bd 0x1ccb ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_line 0x0000000000032288 0x578 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_line 0x0000000000032800 0xe06 ./TouchGFX/generated/texts/src/Texts.o + .debug_line 0x0000000000033606 0x6d1 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_line 0x0000000000033cd7 0x11b2 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_line 0x0000000000034e89 0xaf ./TouchGFX/gui/src/model/Model.o + .debug_line 0x0000000000034f38 0x1280 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_line 0x00000000000361b8 0x17c2 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_line 0x000000000003797a 0x5b9 ./TouchGFX/target/STM32TouchController.o + .debug_line 0x0000000000037f33 0xeb ./TouchGFX/target/TouchGFXGPIO.o + .debug_line 0x000000000003801e 0x1498 ./TouchGFX/target/TouchGFXHAL.o + .debug_line 0x00000000000394b6 0x1318 ./TouchGFX/target/generated/OSWrappers.o + .debug_line 0x000000000003a7ce 0x14b9 ./TouchGFX/target/generated/STM32DMA.o + .debug_line 0x000000000003bc87 0x225a ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_line 0x000000000003dee1 0x1d6a ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +.debug_str 0x0000000000000000 0x166265 + .debug_str 0x0000000000000000 0x141907 ./AZURE_RTOS/App/app_azure_rtos.o + 0x141dad (size before relaxing) + .debug_str 0x0000000000141907 0x4b ./Core/Src/app_threadx.o + 0xac84 (size before relaxing) + .debug_str 0x0000000000141952 0x31d5 ./Core/Src/main.o + 0x144bc0 (size before relaxing) + .debug_str 0x0000000000144b27 0x40e ./Core/Src/stm32h7xx_hal_msp.o + 0x1405a8 (size before relaxing) + .debug_str 0x0000000000144f35 0x107 ./Core/Src/stm32h7xx_hal_timebase_tim.o + 0x13e513 (size before relaxing) + .debug_str 0x000000000014503c 0x10c ./Core/Src/stm32h7xx_it.o + 0x13f253 (size before relaxing) + .debug_str 0x0000000000145148 0x25ed ./Core/Src/syscalls.o + 0x8abe (size before relaxing) + .debug_str 0x0000000000147735 0x6b ./Core/Src/sysmem.o + 0x5dfa (size before relaxing) + .debug_str 0x00000000001477a0 0x305 ./Core/Src/system_stm32h7xx.o + 0x13d823 (size before relaxing) + .debug_str 0x0000000000147aa5 0x34 ./Core/Src/tx_initialize_low_level.o + 0x52 (size before relaxing) + .debug_str 0x0000000000147ad9 0x29 ./Core/Startup/startup_stm32h7b3lihxq.o + 0x55 (size before relaxing) + .debug_str 0x0000000000147b02 0x795 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + 0x13e720 (size before relaxing) + .debug_str 0x0000000000148297 0x309 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + 0x13e130 (size before relaxing) + .debug_str 0x00000000001485a0 0xc9 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + 0x13d592 (size before relaxing) + .debug_str 0x0000000000148669 0x69 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + 0x13d538 (size before relaxing) + .debug_str 0x00000000001486d2 0x36c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + 0x13dbe8 (size before relaxing) + .debug_str 0x0000000000148a3e 0xd3 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + 0x13d7d4 (size before relaxing) + .debug_str 0x0000000000148b11 0xdfe ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + 0x13e84b (size before relaxing) + .debug_str 0x000000000014990f 0xb8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + 0x13dc2d (size before relaxing) + .debug_str 0x00000000001499c7 0x44f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + 0x13dafc (size before relaxing) + .debug_str 0x0000000000149e16 0x881 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + 0x13e228 (size before relaxing) + .debug_str 0x000000000014a697 0x745 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + 0x13dd59 (size before relaxing) + .debug_str 0x000000000014addc 0x1e6 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + 0x13dbfc (size before relaxing) + .debug_str 0x000000000014afc2 0x611 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + 0x13e068 (size before relaxing) + .debug_str 0x000000000014b5d3 0xe6f ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + 0x13e959 (size before relaxing) + .debug_str 0x000000000014c442 0x684 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + 0x13e316 (size before relaxing) + .debug_str 0x000000000014cac6 0x8b3 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + 0xa232 (size before relaxing) + .debug_str 0x000000000014d379 0x55 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + 0xa1cf (size before relaxing) + .debug_str 0x000000000014d3ce 0x168 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + 0x9c29 (size before relaxing) + .debug_str 0x000000000014d536 0xbe ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + 0xa21d (size before relaxing) + .debug_str 0x000000000014d5f4 0xdb9 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + 0xaef2 (size before relaxing) + .debug_str 0x000000000014e3ad 0x87 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + 0x9b3f (size before relaxing) + .debug_str 0x000000000014e434 0x69 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + 0xa197 (size before relaxing) + .debug_str 0x000000000014e49d 0x78 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + 0x9bdf (size before relaxing) + .debug_str 0x000000000014e515 0x66 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + 0xa28c (size before relaxing) + .debug_str 0x000000000014e57b 0x4f ./Middlewares/ST/threadx/common/src/tx_queue_send.o + 0xa281 (size before relaxing) + .debug_str 0x000000000014e5ca 0x79 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + 0xa0ed (size before relaxing) + .debug_str 0x000000000014e643 0x80 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + 0x9b1b (size before relaxing) + .debug_str 0x000000000014e6c3 0x4a ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + 0xa18d (size before relaxing) + .debug_str 0x000000000014e70d 0x4a ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + 0xa15c (size before relaxing) + .debug_str 0x000000000014e757 0x14a ./Middlewares/ST/threadx/common/src/tx_thread_create.o + 0xa2af (size before relaxing) + .debug_str 0x000000000014e8a1 0x10a ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + 0xa154 (size before relaxing) + .debug_str 0x000000000014e9ab 0x73 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + 0x9fd8 (size before relaxing) + .debug_str 0x000000000014ea1e 0x78 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + 0x9fe3 (size before relaxing) + .debug_str 0x000000000014ea96 0x7a ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + 0xa197 (size before relaxing) + .debug_str 0x000000000014eb10 0x8a ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + 0xa1cb (size before relaxing) + .debug_str 0x000000000014eb9a 0x6f ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + 0xa0d1 (size before relaxing) + .debug_str 0x000000000014ec09 0x47 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + 0xa011 (size before relaxing) + .debug_str 0x000000000014ec50 0x71 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + 0x9ff9 (size before relaxing) + .debug_str 0x000000000014ecc1 0x1e1 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + 0xa150 (size before relaxing) + .debug_str 0x000000000014eea2 0x70 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + 0x94ac (size before relaxing) + .debug_str 0x000000000014ef12 0x42 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + 0x944b (size before relaxing) + .debug_str 0x000000000014ef54 0x7e ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + 0xa0f9 (size before relaxing) + .debug_str 0x000000000014efd2 0x39 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + 0xa336 (size before relaxing) + .debug_str 0x000000000014f00b 0x54 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + 0xa431 (size before relaxing) + .debug_str 0x000000000014f05f 0x63 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + 0xa3fe (size before relaxing) + .debug_str 0x000000000014f0c2 0x39 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + 0xa1da (size before relaxing) + .debug_str 0x000000000014f0fb 0x36 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + 0xa1cc (size before relaxing) + .debug_str 0x000000000014f131 0x6f ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + 0xa352 (size before relaxing) + .debug_str 0x000000000014f1a0 0x39 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + 0xa118 (size before relaxing) + .debug_str 0x000000000014f1d9 0x39 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + 0x99c4 (size before relaxing) + .debug_str 0x000000000014f212 0x71 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + 0xa279 (size before relaxing) + .debug_str 0x000000000014f283 0x47 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o + 0x73 (size before relaxing) + .debug_str 0x000000000014f2ca 0x4a ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o + 0x76 (size before relaxing) + .debug_str 0x000000000014f314 0x47 ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + 0x73 (size before relaxing) + .debug_str 0x000000000014f35b 0x9f ./TouchGFX/App/app_touchgfx.o + 0xad06 (size before relaxing) + .debug_str 0x000000000014f3fa 0x1ea8 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + 0x5ddb (size before relaxing) + .debug_str 0x00000000001512a2 0x126a ./TouchGFX/generated/fonts/src/CachedFont.o + 0x6e1b (size before relaxing) + .debug_str 0x000000000015250c 0x56 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + 0x4b6f (size before relaxing) + .debug_str 0x0000000000152562 0x56 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + 0x4b6f (size before relaxing) + .debug_str 0x00000000001525b8 0x56 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + 0x4b6f (size before relaxing) + .debug_str 0x000000000015260e 0x1b3 ./TouchGFX/generated/fonts/src/GeneratedFont.o + 0x60cd (size before relaxing) + .debug_str 0x00000000001527c1 0x54 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + 0x52a2 (size before relaxing) + .debug_str 0x0000000000152815 0x54 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + 0x52a2 (size before relaxing) + .debug_str 0x0000000000152869 0x54 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + 0x52a2 (size before relaxing) + .debug_str 0x00000000001528bd 0x142 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + 0x60a0 (size before relaxing) + .debug_str 0x00000000001529ff 0x9f ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + 0x60a0 (size before relaxing) + .debug_str 0x0000000000152a9e 0x9f ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + 0x60a0 (size before relaxing) + .debug_str 0x0000000000152b3d 0xf330 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + 0x1767d (size before relaxing) + .debug_str 0x0000000000161e6d 0x122f ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + 0x160f0 (size before relaxing) + .debug_str 0x000000000016309c 0xbb ./TouchGFX/generated/images/src/BitmapDatabase.o + 0x5c68 (size before relaxing) + .debug_str 0x0000000000163157 0x174 ./TouchGFX/generated/texts/src/Texts.o + 0xd394 (size before relaxing) + .debug_str 0x00000000001632cb 0x139 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + 0x6494 (size before relaxing) + .debug_str 0x0000000000163404 0x9f ./TouchGFX/gui/src/common/FrontendApplication.o + 0xddce (size before relaxing) + .debug_str 0x00000000001634a3 0x32 ./TouchGFX/gui/src/model/Model.o + 0x3290 (size before relaxing) + .debug_str 0x00000000001634d5 0x129 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + 0xf613 (size before relaxing) + .debug_str 0x00000000001635fe 0x72 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + 0xf907 (size before relaxing) + .debug_str 0x0000000000163670 0x166 ./TouchGFX/target/STM32TouchController.o + 0x4da3 (size before relaxing) + .debug_str 0x00000000001637d6 0x126 ./TouchGFX/target/TouchGFXGPIO.o + 0x3296 (size before relaxing) + .debug_str 0x00000000001638fc 0x15e5 ./TouchGFX/target/TouchGFXHAL.o + 0x149c96 (size before relaxing) + .debug_str 0x0000000000164ee1 0x282 ./TouchGFX/target/generated/OSWrappers.o + 0x146857 (size before relaxing) + .debug_str 0x0000000000165163 0x61a ./TouchGFX/target/generated/STM32DMA.o + 0x14a755 (size before relaxing) + .debug_str 0x000000000016577d 0x999 ./TouchGFX/target/generated/TouchGFXConfiguration.o + 0x14ffdd (size before relaxing) + .debug_str 0x0000000000166116 0x14f ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + 0x14d1f5 (size before relaxing) + +.comment 0x0000000000000000 0xcf + .comment 0x0000000000000000 0x50 ./AZURE_RTOS/App/app_azure_rtos.o + 0x51 (size before relaxing) + .comment 0x0000000000000050 0x51 ./Core/Src/app_threadx.o + .comment 0x0000000000000050 0x51 ./Core/Src/main.o + .comment 0x0000000000000050 0x51 ./Core/Src/stm32h7xx_hal_msp.o + .comment 0x0000000000000050 0x51 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .comment 0x0000000000000050 0x51 ./Core/Src/stm32h7xx_it.o + .comment 0x0000000000000050 0x51 ./Core/Src/syscalls.o + .comment 0x0000000000000050 0x51 ./Core/Src/sysmem.o + .comment 0x0000000000000050 0x51 ./Core/Src/system_stm32h7xx.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .comment 0x0000000000000050 0x51 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .comment 0x0000000000000050 0x51 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .comment 0x0000000000000050 0x51 ./TouchGFX/App/app_touchgfx.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/CachedFont.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/images/src/BitmapDatabase.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/texts/src/Texts.o + .comment 0x0000000000000050 0x51 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .comment 0x0000000000000050 0x51 ./TouchGFX/gui/src/common/FrontendApplication.o + .comment 0x0000000000000050 0x51 ./TouchGFX/gui/src/model/Model.o + .comment 0x0000000000000050 0x51 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .comment 0x0000000000000050 0x51 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/STM32TouchController.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/TouchGFXGPIO.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/TouchGFXHAL.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/generated/OSWrappers.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/generated/STM32DMA.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .comment 0x0000000000000050 0x51 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .comment 0x0000000000000050 0x7f D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPartition.o) + 0x80 (size before relaxing) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Container.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(HAL.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DMA.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractShape.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(AbstractPainterRGB888.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(PainterRGB888.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidget.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Box.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(CanvasWidgetRenderer.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TouchCalibration.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(DisplayTransformation.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Application.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TypedText.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Font.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Drawable.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(ConstFont.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Utils.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Screen.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextProvider.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(TextureMapTypes.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(FontManager.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Bitmap.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(LCD24bpp.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(stm32_crc_lock.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Gestures.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Canvas.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Outline.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(Scanline.o) + .comment 0x00000000000000cf 0x80 D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc\libtouchgfx-float-abi-hard.a(RenderingBuffer.o) + +.debug_frame 0x0000000000000000 0xc2d0 + .debug_frame 0x0000000000000000 0x34 ./AZURE_RTOS/App/app_azure_rtos.o + .debug_frame 0x0000000000000034 0x50 ./Core/Src/app_threadx.o + .debug_frame 0x0000000000000084 0x150 ./Core/Src/main.o + .debug_frame 0x00000000000001d4 0x1b4 ./Core/Src/stm32h7xx_hal_msp.o + .debug_frame 0x0000000000000388 0x74 ./Core/Src/stm32h7xx_hal_timebase_tim.o + .debug_frame 0x00000000000003fc 0x118 ./Core/Src/stm32h7xx_it.o + .debug_frame 0x0000000000000514 0x2ac ./Core/Src/syscalls.o + .debug_frame 0x00000000000007c0 0x34 ./Core/Src/sysmem.o + .debug_frame 0x00000000000007f4 0x58 ./Core/Src/system_stm32h7xx.o + .debug_frame 0x000000000000084c 0x6a8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o + .debug_frame 0x0000000000000ef4 0x4b8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o + .debug_frame 0x00000000000013ac 0x168 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o + .debug_frame 0x0000000000001514 0x88 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o + .debug_frame 0x000000000000159c 0x4e8 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o + .debug_frame 0x0000000000001a84 0x14c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o + .debug_frame 0x0000000000001bd0 0xbf0 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o + .debug_frame 0x00000000000027c0 0x100 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o + .debug_frame 0x00000000000028c0 0x61c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o + .debug_frame 0x0000000000002edc 0x688 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o + .debug_frame 0x0000000000003564 0x660 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o + .debug_frame 0x0000000000003bc4 0x1fc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o + .debug_frame 0x0000000000003dc0 0x3cc ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o + .debug_frame 0x000000000000418c 0x121c ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o + .debug_frame 0x00000000000053a8 0x724 ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + .debug_frame 0x0000000000005acc 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o + .debug_frame 0x0000000000005b00 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o + .debug_frame 0x0000000000005b34 0x34 ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o + .debug_frame 0x0000000000005b68 0x38 ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o + .debug_frame 0x0000000000005ba0 0x2c ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o + .debug_frame 0x0000000000005bcc 0x2c ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o + .debug_frame 0x0000000000005bf8 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o + .debug_frame 0x0000000000005c2c 0x34 ./Middlewares/ST/threadx/common/src/tx_queue_create.o + .debug_frame 0x0000000000005c60 0x38 ./Middlewares/ST/threadx/common/src/tx_queue_receive.o + .debug_frame 0x0000000000005c98 0x38 ./Middlewares/ST/threadx/common/src/tx_queue_send.o + .debug_frame 0x0000000000005cd0 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o + .debug_frame 0x0000000000005d04 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o + .debug_frame 0x0000000000005d38 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o + .debug_frame 0x0000000000005d6c 0x34 ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o + .debug_frame 0x0000000000005da0 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_create.o + .debug_frame 0x0000000000005dd4 0x2c ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o + .debug_frame 0x0000000000005e00 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o + .debug_frame 0x0000000000005e34 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o + .debug_frame 0x0000000000005e6c 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o + .debug_frame 0x0000000000005ea0 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o + .debug_frame 0x0000000000005ed8 0x38 ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o + .debug_frame 0x0000000000005f10 0x34 ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o + .debug_frame 0x0000000000005f44 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o + .debug_frame 0x0000000000005f78 0x38 ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o + .debug_frame 0x0000000000005fb0 0x38 ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o + .debug_frame 0x0000000000005fe8 0x38 ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o + .debug_frame 0x0000000000006020 0x34 ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o + .debug_frame 0x0000000000006054 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o + .debug_frame 0x0000000000006088 0x34 ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o + .debug_frame 0x00000000000060bc 0x38 ./Middlewares/ST/threadx/common/src/txe_queue_create.o + .debug_frame 0x00000000000060f4 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_receive.o + .debug_frame 0x0000000000006128 0x34 ./Middlewares/ST/threadx/common/src/txe_queue_send.o + .debug_frame 0x000000000000615c 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o + .debug_frame 0x0000000000006190 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o + .debug_frame 0x00000000000061c4 0x34 ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o + .debug_frame 0x00000000000061f8 0x38 ./Middlewares/ST/threadx/common/src/txe_thread_create.o + .debug_frame 0x0000000000006230 0x90 ./TouchGFX/App/app_touchgfx.o + .debug_frame 0x00000000000062c0 0xc8 ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o + .debug_frame 0x0000000000006388 0x3a4 ./TouchGFX/generated/fonts/src/CachedFont.o + .debug_frame 0x000000000000672c 0x2c8 ./TouchGFX/generated/fonts/src/GeneratedFont.o + .debug_frame 0x00000000000069f4 0x12c ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o + .debug_frame 0x0000000000006b20 0x12c ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o + .debug_frame 0x0000000000006c4c 0x12c ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o + .debug_frame 0x0000000000006d78 0x878 ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + .debug_frame 0x00000000000075f0 0xcec ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + .debug_frame 0x00000000000082dc 0x50 ./TouchGFX/generated/images/src/BitmapDatabase.o + .debug_frame 0x000000000000832c 0x318 ./TouchGFX/generated/texts/src/Texts.o + .debug_frame 0x0000000000008644 0x104 ./TouchGFX/generated/texts/src/TypedTextDatabase.o + .debug_frame 0x0000000000008748 0x478 ./TouchGFX/gui/src/common/FrontendApplication.o + .debug_frame 0x0000000000008bc0 0x60 ./TouchGFX/gui/src/model/Model.o + .debug_frame 0x0000000000008c20 0x224 ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o + .debug_frame 0x0000000000008e44 0x954 ./TouchGFX/gui/src/screen1_screen/Screen1View.o + .debug_frame 0x0000000000009798 0xf4 ./TouchGFX/target/STM32TouchController.o + .debug_frame 0x000000000000988c 0xd0 ./TouchGFX/target/TouchGFXGPIO.o + .debug_frame 0x000000000000995c 0x4a8 ./TouchGFX/target/TouchGFXHAL.o + .debug_frame 0x0000000000009e04 0x160 ./TouchGFX/target/generated/OSWrappers.o + .debug_frame 0x0000000000009f64 0x408 ./TouchGFX/target/generated/STM32DMA.o + .debug_frame 0x000000000000a36c 0xdd4 ./TouchGFX/target/generated/TouchGFXConfiguration.o + .debug_frame 0x000000000000b140 0x584 ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + .debug_frame 0x000000000000b6c4 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(atexit_arm.o) + .debug_frame 0x000000000000b6e4 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_ops.o) + .debug_frame 0x000000000000b704 0x40 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(guard.o) + .debug_frame 0x000000000000b744 0x40 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(pure.o) + .debug_frame 0x000000000000b784 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(del_op.o) + .debug_frame 0x000000000000b7a4 0xb0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libstdc++_nano.a(eh_terminate.o) + .debug_frame 0x000000000000b854 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-abort.o) + .debug_frame 0x000000000000b87c 0x40 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-assert.o) + .debug_frame 0x000000000000b8bc 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-atexit.o) + .debug_frame 0x000000000000b8dc 0x28 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-cxa_atexit.o) + .debug_frame 0x000000000000b904 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-errno.o) + .debug_frame 0x000000000000b924 0x64 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fprintf.o) + .debug_frame 0x000000000000b988 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-init.o) + .debug_frame 0x000000000000b9b4 0x30 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-malloc.o) + .debug_frame 0x000000000000b9e4 0x20 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-memset.o) + .debug_frame 0x000000000000ba04 0x38 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-freer.o) + .debug_frame 0x000000000000ba3c 0x4c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-mallocr.o) + .debug_frame 0x000000000000ba88 0xac c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf.o) + .debug_frame 0x000000000000bb34 0x60 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-nano-vfprintf_i.o) + .debug_frame 0x000000000000bb94 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-sbrkr.o) + .debug_frame 0x000000000000bbc0 0xcc c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signal.o) + .debug_frame 0x000000000000bc8c 0x3c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-signalr.o) + .debug_frame 0x000000000000bcc8 0x40 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wbuf.o) + .debug_frame 0x000000000000bd08 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-wsetup.o) + .debug_frame 0x000000000000bd34 0x34 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__atexit.o) + .debug_frame 0x000000000000bd68 0x48 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-__call_atexit.o) + .debug_frame 0x000000000000bdb0 0x5c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fflush.o) + .debug_frame 0x000000000000be0c 0x14c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-findfp.o) + .debug_frame 0x000000000000bf58 0x54 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fwalk.o) + .debug_frame 0x000000000000bfac 0xb0 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lock.o) + .debug_frame 0x000000000000c05c 0x58 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-makebuf.o) + .debug_frame 0x000000000000c0b4 0x30 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-mlock.o) + .debug_frame 0x000000000000c0e4 0x5c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-reent.o) + .debug_frame 0x000000000000c140 0x88 c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-stdio.o) + .debug_frame 0x000000000000c1c8 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-writer.o) + .debug_frame 0x000000000000c1f4 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-closer.o) + .debug_frame 0x000000000000c220 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-fstatr.o) + .debug_frame 0x000000000000c24c 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-isattyr.o) + .debug_frame 0x000000000000c278 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-lseekr.o) + .debug_frame 0x000000000000c2a4 0x2c c:/st/stm32cubeide_1.9.0/stm32cubeide/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127/tools/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7e-m+dp/hard\libc_nano.a(lib_a-readr.o) diff --git a/Debug/AZURE_RTOS/App/app_azure_rtos.d b/Debug/AZURE_RTOS/App/app_azure_rtos.d new file mode 100644 index 0000000..1457391 --- /dev/null +++ b/Debug/AZURE_RTOS/App/app_azure_rtos.d @@ -0,0 +1,84 @@ +AZURE_RTOS/App/app_azure_rtos.o: ../AZURE_RTOS/App/app_azure_rtos.c \ + ../AZURE_RTOS/App/app_azure_rtos.h \ + ../AZURE_RTOS/App/app_azure_rtos_config.h ../Core/Inc/app_threadx.h \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../AZURE_RTOS/App/app_azure_rtos.h: +../AZURE_RTOS/App/app_azure_rtos_config.h: +../Core/Inc/app_threadx.h: +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/AZURE_RTOS/App/app_azure_rtos.o b/Debug/AZURE_RTOS/App/app_azure_rtos.o new file mode 100644 index 0000000..4af0d6a Binary files /dev/null and b/Debug/AZURE_RTOS/App/app_azure_rtos.o differ diff --git a/Debug/AZURE_RTOS/App/app_azure_rtos.su b/Debug/AZURE_RTOS/App/app_azure_rtos.su new file mode 100644 index 0000000..67aca78 --- /dev/null +++ b/Debug/AZURE_RTOS/App/app_azure_rtos.su @@ -0,0 +1 @@ +../AZURE_RTOS/App/app_azure_rtos.c:72:6:tx_application_define 32 static diff --git a/Debug/AZURE_RTOS/App/subdir.mk b/Debug/AZURE_RTOS/App/subdir.mk new file mode 100644 index 0000000..96cab6e --- /dev/null +++ b/Debug/AZURE_RTOS/App/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../AZURE_RTOS/App/app_azure_rtos.c + +C_DEPS += \ +./AZURE_RTOS/App/app_azure_rtos.d + +OBJS += \ +./AZURE_RTOS/App/app_azure_rtos.o + + +# Each subdirectory must supply rules for building sources it contributes +AZURE_RTOS/App/%.o AZURE_RTOS/App/%.su: ../AZURE_RTOS/App/%.c AZURE_RTOS/App/subdir.mk + arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-AZURE_RTOS-2f-App + +clean-AZURE_RTOS-2f-App: + -$(RM) ./AZURE_RTOS/App/app_azure_rtos.d ./AZURE_RTOS/App/app_azure_rtos.o ./AZURE_RTOS/App/app_azure_rtos.su + +.PHONY: clean-AZURE_RTOS-2f-App + diff --git a/Debug/Core/Src/app_threadx.d b/Debug/Core/Src/app_threadx.d new file mode 100644 index 0000000..124e614 --- /dev/null +++ b/Debug/Core/Src/app_threadx.d @@ -0,0 +1,9 @@ +Core/Src/app_threadx.o: ../Core/Src/app_threadx.c \ + ../Core/Inc/app_threadx.h ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../TouchGFX/App/app_touchgfx.h +../Core/Inc/app_threadx.h: +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../TouchGFX/App/app_touchgfx.h: diff --git a/Debug/Core/Src/app_threadx.o b/Debug/Core/Src/app_threadx.o new file mode 100644 index 0000000..ff84c31 Binary files /dev/null and b/Debug/Core/Src/app_threadx.o differ diff --git a/Debug/Core/Src/app_threadx.su b/Debug/Core/Src/app_threadx.su new file mode 100644 index 0000000..f2d8dbc --- /dev/null +++ b/Debug/Core/Src/app_threadx.su @@ -0,0 +1,2 @@ +../Core/Src/app_threadx.c:59:6:App_ThreadX_Init 24 static +../Core/Src/app_threadx.c:80:6:MX_ThreadX_Init 8 static diff --git a/Debug/Core/Src/main.d b/Debug/Core/Src/main.d new file mode 100644 index 0000000..137a8ce --- /dev/null +++ b/Debug/Core/Src/main.d @@ -0,0 +1,82 @@ +Core/Src/main.o: ../Core/Src/main.c ../Core/Inc/main.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h \ + ../Core/Inc/app_threadx.h ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../TouchGFX/App/app_touchgfx.h +../Core/Inc/main.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: +../Core/Inc/app_threadx.h: +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../TouchGFX/App/app_touchgfx.h: diff --git a/Debug/Core/Src/main.o b/Debug/Core/Src/main.o new file mode 100644 index 0000000..3b222b6 Binary files /dev/null and b/Debug/Core/Src/main.o differ diff --git a/Debug/Core/Src/main.su b/Debug/Core/Src/main.su new file mode 100644 index 0000000..ae0caf8 --- /dev/null +++ b/Debug/Core/Src/main.su @@ -0,0 +1,10 @@ +../Core/Src/main.c:80:5:main 8 static +../Core/Src/main.c:133:6:SystemClock_Config 120 static +../Core/Src/main.c:202:13:MX_CRC_Init 8 static +../Core/Src/main.c:233:13:MX_DMA2D_Init 8 static +../Core/Src/main.c:273:13:MX_I2C4_Init 8 static +../Core/Src/main.c:321:13:MX_LTDC_Init 64 static +../Core/Src/main.c:383:13:MX_OCTOSPI1_Init 32 static +../Core/Src/main.c:435:13:MX_GPIO_Init 72 static +../Core/Src/main.c:648:6:HAL_TIM_PeriodElapsedCallback 16 static +../Core/Src/main.c:665:6:Error_Handler 4 static,ignoring_inline_asm diff --git a/Debug/Core/Src/stm32h7xx_hal_msp.d b/Debug/Core/Src/stm32h7xx_hal_msp.d new file mode 100644 index 0000000..1eb631e --- /dev/null +++ b/Debug/Core/Src/stm32h7xx_hal_msp.d @@ -0,0 +1,74 @@ +Core/Src/stm32h7xx_hal_msp.o: ../Core/Src/stm32h7xx_hal_msp.c \ + ../Core/Inc/main.h ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Core/Inc/main.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Core/Src/stm32h7xx_hal_msp.o b/Debug/Core/Src/stm32h7xx_hal_msp.o new file mode 100644 index 0000000..a5642d3 Binary files /dev/null and b/Debug/Core/Src/stm32h7xx_hal_msp.o differ diff --git a/Debug/Core/Src/stm32h7xx_hal_msp.su b/Debug/Core/Src/stm32h7xx_hal_msp.su new file mode 100644 index 0000000..cae318d --- /dev/null +++ b/Debug/Core/Src/stm32h7xx_hal_msp.su @@ -0,0 +1,11 @@ +../Core/Src/stm32h7xx_hal_msp.c:63:6:HAL_MspInit 16 static +../Core/Src/stm32h7xx_hal_msp.c:84:6:HAL_CRC_MspInit 24 static +../Core/Src/stm32h7xx_hal_msp.c:106:6:HAL_CRC_MspDeInit 16 static +../Core/Src/stm32h7xx_hal_msp.c:128:6:HAL_DMA2D_MspInit 24 static +../Core/Src/stm32h7xx_hal_msp.c:153:6:HAL_DMA2D_MspDeInit 16 static +../Core/Src/stm32h7xx_hal_msp.c:178:6:HAL_I2C_MspInit 232 static +../Core/Src/stm32h7xx_hal_msp.c:224:6:HAL_I2C_MspDeInit 16 static +../Core/Src/stm32h7xx_hal_msp.c:255:6:HAL_LTDC_MspInit 240 static +../Core/Src/stm32h7xx_hal_msp.c:358:6:HAL_LTDC_MspDeInit 16 static +../Core/Src/stm32h7xx_hal_msp.c:423:6:HAL_OSPI_MspInit 248 static +../Core/Src/stm32h7xx_hal_msp.c:523:6:HAL_OSPI_MspDeInit 16 static diff --git a/Debug/Core/Src/stm32h7xx_hal_timebase_tim.d b/Debug/Core/Src/stm32h7xx_hal_timebase_tim.d new file mode 100644 index 0000000..0b965c1 --- /dev/null +++ b/Debug/Core/Src/stm32h7xx_hal_timebase_tim.d @@ -0,0 +1,74 @@ +Core/Src/stm32h7xx_hal_timebase_tim.o: \ + ../Core/Src/stm32h7xx_hal_timebase_tim.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Core/Src/stm32h7xx_hal_timebase_tim.o b/Debug/Core/Src/stm32h7xx_hal_timebase_tim.o new file mode 100644 index 0000000..6902475 Binary files /dev/null and b/Debug/Core/Src/stm32h7xx_hal_timebase_tim.o differ diff --git a/Debug/Core/Src/stm32h7xx_hal_timebase_tim.su b/Debug/Core/Src/stm32h7xx_hal_timebase_tim.su new file mode 100644 index 0000000..96f40bf --- /dev/null +++ b/Debug/Core/Src/stm32h7xx_hal_timebase_tim.su @@ -0,0 +1,3 @@ +../Core/Src/stm32h7xx_hal_timebase_tim.c:41:19:HAL_InitTick 72 static +../Core/Src/stm32h7xx_hal_timebase_tim.c:113:6:HAL_SuspendTick 4 static +../Core/Src/stm32h7xx_hal_timebase_tim.c:125:6:HAL_ResumeTick 4 static diff --git a/Debug/Core/Src/stm32h7xx_it.d b/Debug/Core/Src/stm32h7xx_it.d new file mode 100644 index 0000000..2ec1ab4 --- /dev/null +++ b/Debug/Core/Src/stm32h7xx_it.d @@ -0,0 +1,76 @@ +Core/Src/stm32h7xx_it.o: ../Core/Src/stm32h7xx_it.c ../Core/Inc/main.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h \ + ../Core/Inc/stm32h7xx_it.h +../Core/Inc/main.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: +../Core/Inc/stm32h7xx_it.h: diff --git a/Debug/Core/Src/stm32h7xx_it.o b/Debug/Core/Src/stm32h7xx_it.o new file mode 100644 index 0000000..5011b79 Binary files /dev/null and b/Debug/Core/Src/stm32h7xx_it.o differ diff --git a/Debug/Core/Src/stm32h7xx_it.su b/Debug/Core/Src/stm32h7xx_it.su new file mode 100644 index 0000000..0aa58f6 --- /dev/null +++ b/Debug/Core/Src/stm32h7xx_it.su @@ -0,0 +1,10 @@ +../Core/Src/stm32h7xx_it.c:72:6:NMI_Handler 4 static +../Core/Src/stm32h7xx_it.c:87:6:HardFault_Handler 4 static +../Core/Src/stm32h7xx_it.c:102:6:MemManage_Handler 4 static +../Core/Src/stm32h7xx_it.c:117:6:BusFault_Handler 4 static +../Core/Src/stm32h7xx_it.c:132:6:UsageFault_Handler 4 static +../Core/Src/stm32h7xx_it.c:147:6:DebugMon_Handler 4 static +../Core/Src/stm32h7xx_it.c:167:6:EXTI2_IRQHandler 8 static +../Core/Src/stm32h7xx_it.c:181:6:TIM6_DAC_IRQHandler 8 static +../Core/Src/stm32h7xx_it.c:195:6:LTDC_IRQHandler 8 static +../Core/Src/stm32h7xx_it.c:209:6:DMA2D_IRQHandler 8 static diff --git a/Debug/Core/Src/subdir.mk b/Debug/Core/Src/subdir.mk new file mode 100644 index 0000000..17d59f5 --- /dev/null +++ b/Debug/Core/Src/subdir.mk @@ -0,0 +1,57 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../Core/Src/app_threadx.c \ +../Core/Src/main.c \ +../Core/Src/stm32h7xx_hal_msp.c \ +../Core/Src/stm32h7xx_hal_timebase_tim.c \ +../Core/Src/stm32h7xx_it.c \ +../Core/Src/syscalls.c \ +../Core/Src/sysmem.c \ +../Core/Src/system_stm32h7xx.c + +S_UPPER_SRCS += \ +../Core/Src/tx_initialize_low_level.S + +C_DEPS += \ +./Core/Src/app_threadx.d \ +./Core/Src/main.d \ +./Core/Src/stm32h7xx_hal_msp.d \ +./Core/Src/stm32h7xx_hal_timebase_tim.d \ +./Core/Src/stm32h7xx_it.d \ +./Core/Src/syscalls.d \ +./Core/Src/sysmem.d \ +./Core/Src/system_stm32h7xx.d + +OBJS += \ +./Core/Src/app_threadx.o \ +./Core/Src/main.o \ +./Core/Src/stm32h7xx_hal_msp.o \ +./Core/Src/stm32h7xx_hal_timebase_tim.o \ +./Core/Src/stm32h7xx_it.o \ +./Core/Src/syscalls.o \ +./Core/Src/sysmem.o \ +./Core/Src/system_stm32h7xx.o \ +./Core/Src/tx_initialize_low_level.o + +S_UPPER_DEPS += \ +./Core/Src/tx_initialize_low_level.d + + +# Each subdirectory must supply rules for building sources it contributes +Core/Src/%.o Core/Src/%.su: ../Core/Src/%.c Core/Src/subdir.mk + arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" +Core/Src/%.o: ../Core/Src/%.S Core/Src/subdir.mk + arm-none-eabi-gcc -mcpu=cortex-m7 -g3 -DDEBUG -c -x assembler-with-cpp -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" "$<" + +clean: clean-Core-2f-Src + +clean-Core-2f-Src: + -$(RM) ./Core/Src/app_threadx.d ./Core/Src/app_threadx.o ./Core/Src/app_threadx.su ./Core/Src/main.d ./Core/Src/main.o ./Core/Src/main.su ./Core/Src/stm32h7xx_hal_msp.d ./Core/Src/stm32h7xx_hal_msp.o ./Core/Src/stm32h7xx_hal_msp.su ./Core/Src/stm32h7xx_hal_timebase_tim.d ./Core/Src/stm32h7xx_hal_timebase_tim.o ./Core/Src/stm32h7xx_hal_timebase_tim.su ./Core/Src/stm32h7xx_it.d ./Core/Src/stm32h7xx_it.o ./Core/Src/stm32h7xx_it.su ./Core/Src/syscalls.d ./Core/Src/syscalls.o ./Core/Src/syscalls.su ./Core/Src/sysmem.d ./Core/Src/sysmem.o ./Core/Src/sysmem.su ./Core/Src/system_stm32h7xx.d ./Core/Src/system_stm32h7xx.o ./Core/Src/system_stm32h7xx.su ./Core/Src/tx_initialize_low_level.d ./Core/Src/tx_initialize_low_level.o + +.PHONY: clean-Core-2f-Src + diff --git a/Debug/Core/Src/syscalls.d b/Debug/Core/Src/syscalls.d new file mode 100644 index 0000000..8667c70 --- /dev/null +++ b/Debug/Core/Src/syscalls.d @@ -0,0 +1 @@ +Core/Src/syscalls.o: ../Core/Src/syscalls.c diff --git a/Debug/Core/Src/syscalls.o b/Debug/Core/Src/syscalls.o new file mode 100644 index 0000000..d9b6926 Binary files /dev/null and b/Debug/Core/Src/syscalls.o differ diff --git a/Debug/Core/Src/syscalls.su b/Debug/Core/Src/syscalls.su new file mode 100644 index 0000000..a7d10e5 --- /dev/null +++ b/Debug/Core/Src/syscalls.su @@ -0,0 +1,18 @@ +../Core/Src/syscalls.c:44:6:initialise_monitor_handles 4 static +../Core/Src/syscalls.c:48:5:_getpid 4 static +../Core/Src/syscalls.c:53:5:_kill 16 static +../Core/Src/syscalls.c:59:6:_exit 16 static +../Core/Src/syscalls.c:65:27:_read 32 static +../Core/Src/syscalls.c:77:27:_write 32 static +../Core/Src/syscalls.c:88:5:_close 16 static +../Core/Src/syscalls.c:94:5:_fstat 16 static +../Core/Src/syscalls.c:100:5:_isatty 16 static +../Core/Src/syscalls.c:105:5:_lseek 24 static +../Core/Src/syscalls.c:110:5:_open 12 static +../Core/Src/syscalls.c:116:5:_wait 16 static +../Core/Src/syscalls.c:122:5:_unlink 16 static +../Core/Src/syscalls.c:128:5:_times 16 static +../Core/Src/syscalls.c:133:5:_stat 16 static +../Core/Src/syscalls.c:139:5:_link 16 static +../Core/Src/syscalls.c:145:5:_fork 8 static +../Core/Src/syscalls.c:151:5:_execve 24 static diff --git a/Debug/Core/Src/sysmem.d b/Debug/Core/Src/sysmem.d new file mode 100644 index 0000000..74fecf9 --- /dev/null +++ b/Debug/Core/Src/sysmem.d @@ -0,0 +1 @@ +Core/Src/sysmem.o: ../Core/Src/sysmem.c diff --git a/Debug/Core/Src/sysmem.o b/Debug/Core/Src/sysmem.o new file mode 100644 index 0000000..a0fa5f7 Binary files /dev/null and b/Debug/Core/Src/sysmem.o differ diff --git a/Debug/Core/Src/sysmem.su b/Debug/Core/Src/sysmem.su new file mode 100644 index 0000000..12d5f17 --- /dev/null +++ b/Debug/Core/Src/sysmem.su @@ -0,0 +1 @@ +../Core/Src/sysmem.c:53:7:_sbrk 32 static diff --git a/Debug/Core/Src/system_stm32h7xx.d b/Debug/Core/Src/system_stm32h7xx.d new file mode 100644 index 0000000..e1652dc --- /dev/null +++ b/Debug/Core/Src/system_stm32h7xx.d @@ -0,0 +1,73 @@ +Core/Src/system_stm32h7xx.o: ../Core/Src/system_stm32h7xx.c \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Core/Src/system_stm32h7xx.o b/Debug/Core/Src/system_stm32h7xx.o new file mode 100644 index 0000000..4d6d352 Binary files /dev/null and b/Debug/Core/Src/system_stm32h7xx.o differ diff --git a/Debug/Core/Src/system_stm32h7xx.su b/Debug/Core/Src/system_stm32h7xx.su new file mode 100644 index 0000000..99e521f --- /dev/null +++ b/Debug/Core/Src/system_stm32h7xx.su @@ -0,0 +1,2 @@ +../Core/Src/system_stm32h7xx.c:175:6:SystemInit 4 static +../Core/Src/system_stm32h7xx.c:340:6:SystemCoreClockUpdate 48 static diff --git a/Debug/Core/Src/tx_initialize_low_level.d b/Debug/Core/Src/tx_initialize_low_level.d new file mode 100644 index 0000000..0097855 --- /dev/null +++ b/Debug/Core/Src/tx_initialize_low_level.d @@ -0,0 +1 @@ +Core/Src/tx_initialize_low_level.o: ../Core/Src/tx_initialize_low_level.S diff --git a/Debug/Core/Src/tx_initialize_low_level.o b/Debug/Core/Src/tx_initialize_low_level.o new file mode 100644 index 0000000..857083b Binary files /dev/null and b/Debug/Core/Src/tx_initialize_low_level.o differ diff --git a/Debug/Core/Startup/startup_stm32h7b3lihxq.d b/Debug/Core/Startup/startup_stm32h7b3lihxq.d new file mode 100644 index 0000000..8c4d21f --- /dev/null +++ b/Debug/Core/Startup/startup_stm32h7b3lihxq.d @@ -0,0 +1,2 @@ +Core/Startup/startup_stm32h7b3lihxq.o: \ + ../Core/Startup/startup_stm32h7b3lihxq.s diff --git a/Debug/Core/Startup/startup_stm32h7b3lihxq.o b/Debug/Core/Startup/startup_stm32h7b3lihxq.o new file mode 100644 index 0000000..7590326 Binary files /dev/null and b/Debug/Core/Startup/startup_stm32h7b3lihxq.o differ diff --git a/Debug/Core/Startup/subdir.mk b/Debug/Core/Startup/subdir.mk new file mode 100644 index 0000000..2df1c3f --- /dev/null +++ b/Debug/Core/Startup/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +S_SRCS += \ +../Core/Startup/startup_stm32h7b3lihxq.s + +S_DEPS += \ +./Core/Startup/startup_stm32h7b3lihxq.d + +OBJS += \ +./Core/Startup/startup_stm32h7b3lihxq.o + + +# Each subdirectory must supply rules for building sources it contributes +Core/Startup/%.o: ../Core/Startup/%.s Core/Startup/subdir.mk + arm-none-eabi-gcc -mcpu=cortex-m7 -g3 -DDEBUG -c -x assembler-with-cpp -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" "$<" + +clean: clean-Core-2f-Startup + +clean-Core-2f-Startup: + -$(RM) ./Core/Startup/startup_stm32h7b3lihxq.d ./Core/Startup/startup_stm32h7b3lihxq.o + +.PHONY: clean-Core-2f-Startup + diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.d new file mode 100644 index 0000000..6179e30 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o new file mode 100644 index 0000000..776f2a5 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.su new file mode 100644 index 0000000..7351bdb --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.su @@ -0,0 +1,49 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:134:19:HAL_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:187:19:HAL_DeInit 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:228:13:HAL_MspInit 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:239:13:HAL_MspDeInit 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:262:26:HAL_InitTick 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:327:13:HAL_IncTick 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:338:17:HAL_GetTick 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:347:10:HAL_GetTickPrio 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:356:19:HAL_SetTickFreq 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:388:21:HAL_GetTickFreq 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:404:13:HAL_Delay 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:430:13:HAL_SuspendTick 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:446:13:HAL_ResumeTick 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:456:10:HAL_GetHalVersion 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:465:10:HAL_GetREVID 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:474:10:HAL_GetDEVID 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:483:10:HAL_GetUIDw0 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:492:10:HAL_GetUIDw1 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:501:10:HAL_GetUIDw2 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:520:6:HAL_SYSCFG_VREFBUF_VoltageScalingConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:536:6:HAL_SYSCFG_VREFBUF_HighImpedanceConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:548:6:HAL_SYSCFG_VREFBUF_TrimmingConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:560:19:HAL_SYSCFG_EnableVREFBUF 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:586:6:HAL_SYSCFG_DisableVREFBUF 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:630:6:HAL_SYSCFG_AnalogSwitchConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:775:6:HAL_EnableCompensationCell 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:786:6:HAL_DisableCompensationCell 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:799:6:HAL_SYSCFG_EnableIOSpeedOptimize 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:815:6:HAL_SYSCFG_DisableIOSpeedOptimize 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:832:6:HAL_SYSCFG_CompensationCodeSelect 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:849:6:HAL_SYSCFG_CompensationCodeConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:868:6:HAL_SYSCFG_VDDMMC_CompensationCodeConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:917:6:HAL_DBGMCU_EnableDBGSleepMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:926:6:HAL_DBGMCU_DisableDBGSleepMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:936:6:HAL_DBGMCU_EnableDBGStopMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:945:6:HAL_DBGMCU_DisableDBGStopMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:954:6:HAL_DBGMCU_EnableDBGStandbyMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:963:6:HAL_DBGMCU_DisableDBGStandbyMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1029:6:HAL_EnableDomain3DBGStopMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1038:6:HAL_DisableDomain3DBGStopMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1049:6:HAL_EnableDomain3DBGStandbyMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1058:6:HAL_DisableDomain3DBGStandbyMode 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1070:6:HAL_SetFMCMemorySwappingConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1082:10:HAL_GetFMCMemorySwappingConfig 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1099:6:HAL_EXTI_EdgeConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1125:6:HAL_EXTI_GenerateSWInterrupt 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1140:6:HAL_EXTI_D1_ClearFlag 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1175:6:HAL_EXTI_D1_EventInputConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c:1269:6:HAL_EXTI_D3_EventInputConfig 32 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.d new file mode 100644 index 0000000..fab7d18 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o new file mode 100644 index 0000000..4486f20 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.su new file mode 100644 index 0000000..767d15f --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.su @@ -0,0 +1,33 @@ +../Drivers/CMSIS/Include/core_cm7.h:1871:22:__NVIC_SetPriorityGrouping 24 static +../Drivers/CMSIS/Include/core_cm7.h:1890:26:__NVIC_GetPriorityGrouping 4 static +../Drivers/CMSIS/Include/core_cm7.h:1902:22:__NVIC_EnableIRQ 16 static,ignoring_inline_asm +../Drivers/CMSIS/Include/core_cm7.h:1940:22:__NVIC_DisableIRQ 16 static,ignoring_inline_asm +../Drivers/CMSIS/Include/core_cm7.h:1959:26:__NVIC_GetPendingIRQ 16 static +../Drivers/CMSIS/Include/core_cm7.h:1978:22:__NVIC_SetPendingIRQ 16 static +../Drivers/CMSIS/Include/core_cm7.h:1993:22:__NVIC_ClearPendingIRQ 16 static +../Drivers/CMSIS/Include/core_cm7.h:2010:26:__NVIC_GetActive 16 static +../Drivers/CMSIS/Include/core_cm7.h:2032:22:__NVIC_SetPriority 16 static +../Drivers/CMSIS/Include/core_cm7.h:2054:26:__NVIC_GetPriority 16 static +../Drivers/CMSIS/Include/core_cm7.h:2079:26:NVIC_EncodePriority 40 static +../Drivers/CMSIS/Include/core_cm7.h:2106:22:NVIC_DecodePriority 40 static +../Drivers/CMSIS/Include/core_cm7.h:2156:34:__NVIC_SystemReset 4 static,ignoring_inline_asm +../Drivers/CMSIS/Include/core_cm7.h:2618:26:SysTick_Config 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:142:6:HAL_NVIC_SetPriorityGrouping 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:164:6:HAL_NVIC_SetPriority 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:186:6:HAL_NVIC_EnableIRQ 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:202:6:HAL_NVIC_DisableIRQ 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:215:6:HAL_NVIC_SystemReset 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:228:10:HAL_SYSTICK_Config 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:256:6:HAL_MPU_Disable 4 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:279:6:HAL_MPU_Enable 16 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:297:6:HAL_MPU_ConfigRegion 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:341:10:HAL_NVIC_GetPriorityGrouping 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:368:6:HAL_NVIC_GetPriority 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:383:6:HAL_NVIC_SetPendingIRQ 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:401:10:HAL_NVIC_GetPendingIRQ 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:417:6:HAL_NVIC_ClearPendingIRQ 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:434:10:HAL_NVIC_GetActive 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:451:6:HAL_SYSTICK_CLKSourceConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:469:6:HAL_SYSTICK_IRQHandler 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:478:13:HAL_SYSTICK_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c:509:10:HAL_GetCurrentCPUID 4 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.d new file mode 100644 index 0000000..a972032 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o new file mode 100644 index 0000000..f65ddd1 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.su new file mode 100644 index 0000000..f9c63da --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.su @@ -0,0 +1,9 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:103:19:HAL_CRC_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:179:19:HAL_CRC_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:223:13:HAL_CRC_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:238:13:HAL_CRC_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:287:10:HAL_CRC_Accumulate 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:339:10:HAL_CRC_Calculate 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:406:22:HAL_CRC_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:432:17:CRC_Handle_8 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c:483:17:CRC_Handle_16 32 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.d new file mode 100644 index 0000000..d8da8cd --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o new file mode 100644 index 0000000..d31084e Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.su new file mode 100644 index 0000000..593c130 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.su @@ -0,0 +1,3 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c:89:19:HAL_CRCEx_Polynomial_Set 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c:159:19:HAL_CRCEx_Input_Data_Reverse 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c:185:19:HAL_CRCEx_Output_Data_Reverse 16 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.d new file mode 100644 index 0000000..2e073c3 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o new file mode 100644 index 0000000..4c4fe3c Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.su new file mode 100644 index 0000000..c659340 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.su @@ -0,0 +1,17 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:210:19:HAL_DMA_Init 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:462:19:HAL_DMA_DeInit 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:619:19:HAL_DMA_Start 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:675:19:HAL_DMA_Start_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:775:19:HAL_DMA_Abort 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:891:19:HAL_DMA_Abort_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:975:19:HAL_DMA_PollForTransfer 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1202:6:HAL_DMA_IRQHandler 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1572:19:HAL_DMA_RegisterCallback 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1639:19:HAL_DMA_UnRegisterCallback 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1730:22:HAL_DMA_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1741:10:HAL_DMA_GetError 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1767:13:DMA_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1854:17:DMA_CalcBaseAndBitshift 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1890:26:DMA_CheckFifoParam 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:1984:13:DMA_CalcDMAMUXChannelBaseAndMask 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c:2019:13:DMA_CalcDMAMUXRequestGenBaseAndMask 24 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.d new file mode 100644 index 0000000..058b589 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o new file mode 100644 index 0000000..acf3642 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.su new file mode 100644 index 0000000..15ae9df --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.su @@ -0,0 +1,32 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:238:19:HAL_DMA2D_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:315:19:HAL_DMA2D_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:405:13:HAL_DMA2D_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:421:13:HAL_DMA2D_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:677:19:HAL_DMA2D_Start 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:713:19:HAL_DMA2D_Start_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:750:19:HAL_DMA2D_BlendingStart 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:804:19:HAL_DMA2D_BlendingStart_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:854:19:HAL_DMA2D_Abort 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:903:19:HAL_DMA2D_Suspend 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:952:19:HAL_DMA2D_Resume 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:980:19:HAL_DMA2D_EnableCLUT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1016:19:HAL_DMA2D_CLUTStartLoad 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1070:19:HAL_DMA2D_CLUTStartLoad_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1134:19:HAL_DMA2D_CLUTLoad 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1191:19:HAL_DMA2D_CLUTLoad_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1249:19:HAL_DMA2D_CLUTLoading_Abort 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1306:19:HAL_DMA2D_CLUTLoading_Suspend 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1371:19:HAL_DMA2D_CLUTLoading_Resume 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1414:19:HAL_DMA2D_PollForTransfer 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1542:6:HAL_DMA2D_IRQHandler 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1712:13:HAL_DMA2D_LineEventCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1728:13:HAL_DMA2D_CLUTLoadingCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1771:19:HAL_DMA2D_ConfigLayer 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1881:19:HAL_DMA2D_ConfigCLUT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1935:19:HAL_DMA2D_ProgramLineEvent 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1971:19:HAL_DMA2D_EnableDeadTime 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:1994:19:HAL_DMA2D_DisableDeadTime 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:2020:19:HAL_DMA2D_ConfigDeadTime 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:2065:24:HAL_DMA2D_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:2076:10:HAL_DMA2D_GetError 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c:2104:13:DMA2D_SetConfig 48 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.d new file mode 100644 index 0000000..27fdec6 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o new file mode 100644 index 0000000..7a4e2fe Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.su new file mode 100644 index 0000000..b27c6e9 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.su @@ -0,0 +1,9 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:120:19:HAL_DMAEx_MultiBufferStart 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:217:19:HAL_DMAEx_MultiBufferStart_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:357:19:HAL_DMAEx_ChangeMemory 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:396:19:HAL_DMAEx_ConfigMuxSync 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:464:19:HAL_DMAEx_ConfigMuxRequestGenerator 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:530:19:HAL_DMAEx_EnableMuxRequestGenerator 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:556:19:HAL_DMAEx_DisableMuxRequestGenerator 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:582:6:HAL_DMAEx_MUX_IRQHandler 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c:648:13:DMA_MultiBufferSetConfig 24 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.d new file mode 100644 index 0000000..fa3fb45 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o new file mode 100644 index 0000000..74d5cc5 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.su new file mode 100644 index 0000000..89fdcbd --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.su @@ -0,0 +1,9 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:170:19:HAL_EXTI_SetConfigLine 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:374:19:HAL_EXTI_GetConfigLine 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:512:19:HAL_EXTI_ClearConfigLine 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:612:19:HAL_EXTI_RegisterCallback 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:644:19:HAL_EXTI_GetHandle 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:685:6:HAL_EXTI_IRQHandler 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:737:10:HAL_EXTI_GetPending 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:785:6:HAL_EXTI_ClearPending 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c:824:6:HAL_EXTI_GenerateSWI 32 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.d new file mode 100644 index 0000000..eb69c56 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o new file mode 100644 index 0000000..f4d5bcb Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.su new file mode 100644 index 0000000..1884992 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.su @@ -0,0 +1,14 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:148:19:HAL_FLASH_Program 48 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:311:19:HAL_FLASH_Program_IT 40 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:465:6:HAL_FLASH_IRQHandler 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:735:13:HAL_FLASH_EndOfOperationCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:753:13:HAL_FLASH_OperationErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:786:19:HAL_FLASH_Unlock 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:823:19:HAL_FLASH_Lock 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:852:19:HAL_FLASH_OB_Unlock 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:874:19:HAL_FLASH_OB_Lock 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:892:19:HAL_FLASH_OB_Launch 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:970:10:HAL_FLASH_GetError 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:995:19:FLASH_WaitForLastOperation 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:1079:19:FLASH_OB_WaitForLastOperation 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c:1118:19:FLASH_CRC_WaitForLastOperation 24 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.d new file mode 100644 index 0000000..58a955b --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o new file mode 100644 index 0000000..f140137 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.su new file mode 100644 index 0000000..fa034a3 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.su @@ -0,0 +1,30 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:176:19:HAL_FLASHEx_Erase 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:293:19:HAL_FLASHEx_Erase_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:414:19:HAL_FLASHEx_OBProgram 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:557:6:HAL_FLASHEx_OBGetConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:625:19:HAL_FLASHEx_Unlock_Bank1 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:647:19:HAL_FLASHEx_Lock_Bank1 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:659:19:HAL_FLASHEx_Unlock_Bank2 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:681:19:HAL_FLASHEx_Lock_Bank2 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:700:19:HAL_FLASHEx_ComputeCRC 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:848:13:FLASH_MassErase 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:925:6:FLASH_Erase_Sector 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:982:13:FLASH_OB_EnableWRP 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1017:13:FLASH_OB_DisableWRP 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1056:13:FLASH_OB_GetWRP 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1102:13:FLASH_OB_RDPConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1119:17:FLASH_OB_GetRDP 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1175:13:FLASH_OB_UserConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1363:17:FLASH_OB_GetUser 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1397:13:FLASH_OB_PCROPConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1446:13:FLASH_OB_GetPCROP 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1482:13:FLASH_OB_BOR_LevelConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1499:17:FLASH_OB_GetBOR 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1514:13:FLASH_OB_BootAddConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1552:13:FLASH_OB_GetBootAdd 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1636:13:FLASH_OB_SecureAreaConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1678:13:FLASH_OB_GetSecureArea 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1711:13:FLASH_CRC_AddSector 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1743:13:FLASH_CRC_SelectAddress 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1777:13:FLASH_OB_OTP_LockConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c:1791:17:FLASH_OB_OTP_GetLock 4 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.d new file mode 100644 index 0000000..bbb374b --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o new file mode 100644 index 0000000..7779072 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.su new file mode 100644 index 0000000..db18f74 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.su @@ -0,0 +1,8 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:165:6:HAL_GPIO_Init 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:302:6:HAL_GPIO_DeInit 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:389:15:HAL_GPIO_ReadPin 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:423:6:HAL_GPIO_WritePin 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:445:6:HAL_GPIO_TogglePin 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:470:19:HAL_GPIO_LockPin 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:505:6:HAL_GPIO_EXTI_IRQHandler 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c:528:13:HAL_GPIO_EXTI_Callback 16 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.d new file mode 100644 index 0000000..2cc8c6f --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o new file mode 100644 index 0000000..af39256 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.su new file mode 100644 index 0000000..654cf48 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.su @@ -0,0 +1,11 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:159:20:HAL_HSEM_Take 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:196:19:HAL_HSEM_FastTake 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:225:10:HAL_HSEM_IsSemTaken 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:237:7:HAL_HSEM_Release 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:258:6:HAL_HSEM_ReleaseAll 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:290:7:HAL_HSEM_SetClearKey 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:302:10:HAL_HSEM_GetClearKey 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:329:6:HAL_HSEM_ActivateNotification 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:353:6:HAL_HSEM_DeactivateNotification 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:376:6:HAL_HSEM_IRQHandler 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c:422:13:HAL_HSEM_FreeCallback 16 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.d new file mode 100644 index 0000000..29c46af --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o new file mode 100644 index 0000000..6bbfb96 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.su new file mode 100644 index 0000000..103453b --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.su @@ -0,0 +1,79 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:524:19:HAL_I2C_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:634:19:HAL_I2C_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:680:13:HAL_I2C_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:696:13:HAL_I2C_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1117:19:HAL_I2C_Master_Transmit 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1236:19:HAL_I2C_Master_Receive 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1354:19:HAL_I2C_Slave_Transmit 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1497:19:HAL_I2C_Slave_Receive 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1627:19:HAL_I2C_Master_Transmit_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1698:19:HAL_I2C_Master_Receive_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1767:19:HAL_I2C_Slave_Transmit_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1817:19:HAL_I2C_Slave_Receive_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:1869:19:HAL_I2C_Master_Transmit_DMA 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2016:19:HAL_I2C_Master_Receive_DMA 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2161:19:HAL_I2C_Slave_Transmit_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2265:19:HAL_I2C_Slave_Receive_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2373:19:HAL_I2C_Mem_Write 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2510:19:HAL_I2C_Mem_Read 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2647:19:HAL_I2C_Mem_Write_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2741:19:HAL_I2C_Mem_Read_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2833:19:HAL_I2C_Mem_Write_DMA 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:2980:19:HAL_I2C_Mem_Read_DMA 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3123:19:HAL_I2C_IsDeviceReady 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3265:19:HAL_I2C_Master_Seq_Transmit_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3352:19:HAL_I2C_Master_Seq_Transmit_DMA 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3520:19:HAL_I2C_Master_Seq_Receive_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3607:19:HAL_I2C_Master_Seq_Receive_DMA 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3773:19:HAL_I2C_Slave_Seq_Transmit_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:3869:19:HAL_I2C_Slave_Seq_Transmit_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4050:19:HAL_I2C_Slave_Seq_Receive_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4146:19:HAL_I2C_Slave_Seq_Receive_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4323:19:HAL_I2C_EnableListen_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4347:19:HAL_I2C_DisableListen_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4380:19:HAL_I2C_Master_Abort_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4442:6:HAL_I2C_EV_IRQHandler 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4461:6:HAL_I2C_ER_IRQHandler 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4513:13:HAL_I2C_MasterTxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4529:13:HAL_I2C_MasterRxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4544:13:HAL_I2C_SlaveTxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4560:13:HAL_I2C_SlaveRxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4578:13:HAL_I2C_AddrCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4596:13:HAL_I2C_ListenCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4612:13:HAL_I2C_MemTxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4628:13:HAL_I2C_MemRxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4644:13:HAL_I2C_ErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4660:13:HAL_I2C_AbortCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4695:22:HAL_I2C_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4707:21:HAL_I2C_GetMode 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4718:10:HAL_I2C_GetError 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4743:26:I2C_Master_ISR_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:4889:26:I2C_Slave_ISR_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5030:26:I2C_Master_ISR_DMA 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5170:26:I2C_Slave_ISR_DMA 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5315:26:I2C_RequestMemoryWrite 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5370:26:I2C_RequestMemoryRead 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5419:13:I2C_ITAddrCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5514:13:I2C_ITMasterSeqCplt 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5567:13:I2C_ITSlaveSeqCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5641:13:I2C_ITMasterCplt 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5784:13:I2C_ITSlaveCplt 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5943:13:I2C_ITListenCplt 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:5994:13:I2C_ITError 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6106:13:I2C_TreatErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6144:13:I2C_Flush_TXDR 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6165:13:I2C_DMAMasterTransmitCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6215:13:I2C_DMASlaveTransmitCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6243:13:I2C_DMAMasterReceiveCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6293:13:I2C_DMASlaveReceiveCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6321:13:I2C_DMAError 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6360:13:I2C_DMAAbort 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6389:26:I2C_WaitOnFlagUntilTimeout 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6420:26:I2C_WaitOnTXISFlagUntilTimeout 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6458:26:I2C_WaitOnSTOPFlagUntilTimeout 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6493:26:I2C_WaitOnRXNEFlagUntilTimeout 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6566:26:I2C_IsErrorOccurred 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6710:13:I2C_TransferConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6737:13:I2C_Enable_IRQ 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6808:13:I2C_Disable_IRQ 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c:6871:13:I2C_ConvertOtherXferOptions 16 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.d new file mode 100644 index 0000000..d42aed2 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o new file mode 100644 index 0000000..51b0167 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.su new file mode 100644 index 0000000..f5125f3 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.su @@ -0,0 +1,6 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c:96:19:HAL_I2CEx_ConfigAnalogFilter 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c:140:19:HAL_I2CEx_ConfigDigitalFilter 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c:208:19:HAL_I2CEx_EnableWakeUp 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c:247:19:HAL_I2CEx_DisableWakeUp 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c:316:6:HAL_I2CEx_EnableFastModePlus 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c:347:6:HAL_I2CEx_DisableFastModePlus 24 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.d new file mode 100644 index 0000000..041863a --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o new file mode 100644 index 0000000..1352eb4 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.su new file mode 100644 index 0000000..73ee168 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.su @@ -0,0 +1,40 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:213:19:HAL_LTDC_Init 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:323:19:HAL_LTDC_DeInit 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:393:13:HAL_LTDC_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:409:13:HAL_LTDC_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:625:6:HAL_LTDC_IRQHandler 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:743:13:HAL_LTDC_ErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:759:13:HAL_LTDC_LineEventCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:775:13:HAL_LTDC_ReloadEventCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:825:19:HAL_LTDC_ConfigLayer 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:875:19:HAL_LTDC_ConfigColorKeying 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:913:19:HAL_LTDC_ConfigCLUT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:964:19:HAL_LTDC_EnableColorKeying 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:999:19:HAL_LTDC_DisableColorKeying 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1034:19:HAL_LTDC_EnableCLUT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1069:19:HAL_LTDC_DisableCLUT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1102:19:HAL_LTDC_EnableDither 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1129:19:HAL_LTDC_DisableDither 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1160:19:HAL_LTDC_SetWindowSize 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1216:19:HAL_LTDC_SetWindowPosition 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1267:19:HAL_LTDC_SetPixelFormat 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1312:19:HAL_LTDC_SetAlpha 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1356:19:HAL_LTDC_SetAddress 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1405:19:HAL_LTDC_SetPitch 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1474:19:HAL_LTDC_ProgramLineEvent 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1513:20:HAL_LTDC_Reload 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1552:19:HAL_LTDC_ConfigLayer_NoReload 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1602:19:HAL_LTDC_SetWindowSize_NoReload 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1657:19:HAL_LTDC_SetWindowPosition_NoReload 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1707:19:HAL_LTDC_SetPixelFormat_NoReload 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1750:19:HAL_LTDC_SetAlpha_NoReload 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1793:19:HAL_LTDC_SetAddress_NoReload 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1840:19:HAL_LTDC_SetPitch_NoReload 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1907:19:HAL_LTDC_ConfigColorKeying_NoReload 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1941:19:HAL_LTDC_EnableColorKeying_NoReload 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:1974:19:HAL_LTDC_DisableColorKeying_NoReload 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:2007:19:HAL_LTDC_EnableCLUT_NoReload 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:2040:19:HAL_LTDC_DisableCLUT_NoReload 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:2089:23:HAL_LTDC_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:2100:10:HAL_LTDC_GetError 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c:2126:13:LTDC_SetConfig 40 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.d new file mode 100644 index 0000000..34ca52d --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o new file mode 100644 index 0000000..52dfb7c Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.d new file mode 100644 index 0000000..98a9f8d --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o new file mode 100644 index 0000000..d6a12a7 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.su new file mode 100644 index 0000000..5e80aff --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.su @@ -0,0 +1,21 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:218:19:HAL_MDMA_Init 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:294:19:HAL_MDMA_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:347:19:HAL_MDMA_ConfigPostRequestMask 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:409:19:HAL_MDMA_RegisterCallback 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:474:19:HAL_MDMA_UnRegisterCallback 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:568:19:HAL_MDMA_LinkedList_CreateNode 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:711:19:HAL_MDMA_LinkedList_AddNode 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:844:19:HAL_MDMA_LinkedList_RemoveNode 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:957:19:HAL_MDMA_LinkedList_EnableCircularMode 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1001:19:HAL_MDMA_LinkedList_DisableCircularMode 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1072:19:HAL_MDMA_Start 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1132:19:HAL_MDMA_Start_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1215:19:HAL_MDMA_Abort 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1280:19:HAL_MDMA_Abort_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1315:19:HAL_MDMA_PollForTransfer 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1462:19:HAL_MDMA_GenerateSWRequest 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1504:6:HAL_MDMA_IRQHandler 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1722:23:HAL_MDMA_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1733:10:HAL_MDMA_GetError 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1760:13:MDMA_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c:1814:13:MDMA_Init 24 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.d new file mode 100644 index 0000000..351be6b --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o new file mode 100644 index 0000000..a3a5260 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.su new file mode 100644 index 0000000..aa7e964 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.su @@ -0,0 +1,42 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:342:19:HAL_OSPI_Init 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:474:13:HAL_OSPI_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:489:19:HAL_OSPI_DeInit 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:532:13:HAL_OSPI_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:572:6:HAL_OSPI_IRQHandler 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:803:19:HAL_OSPI_Command 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:935:19:HAL_OSPI_Command_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1025:19:HAL_OSPI_HyperbusCfg 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1072:19:HAL_OSPI_HyperbusCmd 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1134:19:HAL_OSPI_Transmit 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1208:19:HAL_OSPI_Receive 56 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1300:19:HAL_OSPI_Transmit_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1350:19:HAL_OSPI_Receive_IT 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1423:19:HAL_OSPI_Transmit_DMA 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1524:19:HAL_OSPI_Receive_DMA 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1640:19:HAL_OSPI_AutoPolling 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1718:19:HAL_OSPI_AutoPolling_IT 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1793:19:HAL_OSPI_MemoryMapped 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1846:13:HAL_OSPI_ErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1861:13:HAL_OSPI_AbortCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1876:13:HAL_OSPI_FifoThresholdCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1891:13:HAL_OSPI_CmdCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1906:13:HAL_OSPI_RxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1921:14:HAL_OSPI_TxCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1936:13:HAL_OSPI_RxHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1951:13:HAL_OSPI_TxHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1966:13:HAL_OSPI_StatusMatchCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:1981:13:HAL_OSPI_TimeOutCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2232:19:HAL_OSPI_Abort 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2300:19:HAL_OSPI_Abort_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2378:19:HAL_OSPI_SetFifoThreshold 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2406:10:HAL_OSPI_GetFifoThreshold 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2416:19:HAL_OSPI_SetTimeout 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2427:10:HAL_OSPI_GetError 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2437:10:HAL_OSPI_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2469:19:HAL_OSPIM_Config 88 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2721:13:OSPI_DMACplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2741:13:OSPI_DMAError 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2773:13:OSPI_DMAAbortCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2830:26:OSPI_WaitFlagStateUntilTimeout 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:2857:26:OSPI_ConfigCmd 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c:3038:26:OSPIM_GetConfig 32 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.d new file mode 100644 index 0000000..d0c15b3 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o new file mode 100644 index 0000000..831f6ad Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.su new file mode 100644 index 0000000..3e10d44 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.su @@ -0,0 +1,17 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:225:6:HAL_PWR_DeInit 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:236:6:HAL_PWR_EnableBkUpAccess 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:249:6:HAL_PWR_DisableBkUpAccess 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:415:6:HAL_PWR_ConfigPVD 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:470:6:HAL_PWR_EnablePVD 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:480:6:HAL_PWR_DisablePVD 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:507:6:HAL_PWR_EnableWakeUpPin 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:536:6:HAL_PWR_DisableWakeUpPin 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:564:6:HAL_PWR_EnterSLEEPMode 16 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:615:6:HAL_PWR_EnterSTOPMode 16 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:686:6:HAL_PWR_EnterSTANDBYMode 4 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:738:6:HAL_PWR_EnableSleepOnExit 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:751:6:HAL_PWR_DisableSleepOnExit 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:764:6:HAL_PWR_EnableSEVOnPend 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:776:6:HAL_PWR_DisableSEVOnPend 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:805:6:HAL_PWR_PVD_IRQHandler 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c:850:13:HAL_PWR_PVDCallback 4 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.d new file mode 100644 index 0000000..d2b2435 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o new file mode 100644 index 0000000..301aef9 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.su new file mode 100644 index 0000000..d39f7ed --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.su @@ -0,0 +1,46 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:313:19:HAL_PWREx_ConfigSupply 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:385:10:HAL_PWREx_GetSupplyConfig 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:413:19:HAL_PWREx_ControlVoltageScaling 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:512:10:HAL_PWREx_GetVoltageRange 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:538:19:HAL_PWREx_ControlStopModeVoltageScaling 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:553:10:HAL_PWREx_GetStopModeVoltageRange 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:739:6:HAL_PWREx_EnterSTOP2Mode 16 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:816:6:HAL_PWREx_EnterSTOPMode 24 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:939:6:HAL_PWREx_ClearPendingEvent 4 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:986:6:HAL_PWREx_EnterSTANDBYMode 16 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1081:6:HAL_PWREx_ConfigD3Domain 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1212:6:HAL_PWREx_EnableFlashPowerDown 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1226:6:HAL_PWREx_DisableFlashPowerDown 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1255:6:HAL_PWREx_EnableMemoryShutOff 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1281:6:HAL_PWREx_DisableMemoryShutOff 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1302:6:HAL_PWREx_EnableWakeUpPin 80 static,ignoring_inline_asm +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1344:6:HAL_PWREx_DisableWakeUpPin 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1369:10:HAL_PWREx_GetWakeupFlag 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1394:19:HAL_PWREx_ClearWakeupFlag 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1416:6:HAL_PWREx_WAKEUP_PIN_IRQHandler 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1477:13:HAL_PWREx_WKUP1_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1488:13:HAL_PWREx_WKUP2_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1500:13:HAL_PWREx_WKUP3_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1512:13:HAL_PWREx_WKUP4_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1524:13:HAL_PWREx_WKUP5_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1536:13:HAL_PWREx_WKUP6_Callback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1625:19:HAL_PWREx_EnableBkUpReg 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1651:19:HAL_PWREx_DisableBkUpReg 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1677:19:HAL_PWREx_EnableUSBReg 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1703:19:HAL_PWREx_DisableUSBReg 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1729:6:HAL_PWREx_EnableUSBVoltageDetector 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1739:6:HAL_PWREx_DisableUSBVoltageDetector 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1755:6:HAL_PWREx_EnableBatteryCharging 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1771:6:HAL_PWREx_DisableBatteryCharging 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1785:6:HAL_PWREx_EnableAnalogBooster 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1798:6:HAL_PWREx_DisableAnalogBooster 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1861:6:HAL_PWREx_EnableMonitoring 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1871:6:HAL_PWREx_DisableMonitoring 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1882:10:HAL_PWREx_GetTemperatureLevel 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1913:10:HAL_PWREx_GetVBATLevel 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1944:24:HAL_PWREx_GetMMCVoltage 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:1976:6:HAL_PWREx_ConfigAVD 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:2025:6:HAL_PWREx_EnableAVD 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:2035:6:HAL_PWREx_DisableAVD 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:2046:6:HAL_PWREx_PVD_AVD_IRQHandler 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c:2119:13:HAL_PWREx_AVDCallback 4 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.d new file mode 100644 index 0000000..258fba4 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o new file mode 100644 index 0000000..719bb2a Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.su new file mode 100644 index 0000000..73dff43 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.su @@ -0,0 +1,14 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:188:19:HAL_RCC_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:405:26:HAL_RCC_OscConfig 56 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:901:19:HAL_RCC_ClockConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1265:6:HAL_RCC_MCOConfig 56 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1319:6:HAL_RCC_EnableCSS 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1328:6:HAL_RCC_DisableCSS 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1367:10:HAL_RCC_GetSysClockFreq 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1464:10:HAL_RCC_GetHCLKFreq 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1496:10:HAL_RCC_GetPCLK1Freq 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1514:10:HAL_RCC_GetPCLK2Freq 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1531:6:HAL_RCC_GetOscConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1697:6:HAL_RCC_GetClockConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1753:6:HAL_RCC_NMI_IRQHandler 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c:1770:13:HAL_RCC_CSSCallback 4 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.d new file mode 100644 index 0000000..7cf3d54 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o new file mode 100644 index 0000000..1d94110 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.su new file mode 100644 index 0000000..c7a9073 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.su @@ -0,0 +1,27 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:105:19:HAL_RCCEx_PeriphCLKConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:1595:6:HAL_RCCEx_GetPeriphCLKConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:1784:10:HAL_RCCEx_GetPeriphCLKFreq 72 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:2727:10:HAL_RCCEx_GetD1PCLK1Freq 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:2744:10:HAL_RCCEx_GetD3PCLK1Freq 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:2768:6:HAL_RCCEx_GetPLL2ClockFreq 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:2837:6:HAL_RCCEx_GetPLL3ClockFreq 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:2905:6:HAL_RCCEx_GetPLL1ClockFreq 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:2966:10:HAL_RCCEx_GetD1SysClockFreq 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3006:6:HAL_RCCEx_EnableLSECSS 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3016:6:HAL_RCCEx_DisableLSECSS 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3028:6:HAL_RCCEx_EnableLSECSS_IT 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3055:6:HAL_RCCEx_WakeUpStopCLKConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3070:6:HAL_RCCEx_KerWakeUpStopCLKConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3205:6:HAL_RCCEx_CRSConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3255:6:HAL_RCCEx_CRSSoftwareSynchronizationGenerate 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3265:6:HAL_RCCEx_CRSGetSynchronizationInfo 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3298:10:HAL_RCCEx_CRSWaitSynchronization 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3381:6:HAL_RCCEx_CRS_IRQHandler 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3446:13:HAL_RCCEx_CRS_SyncOkCallback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3457:13:HAL_RCCEx_CRS_SyncWarnCallback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3468:13:HAL_RCCEx_CRS_ExpectedSyncCallback 4 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3484:13:HAL_RCCEx_CRS_ErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3515:26:RCCEx_PLL2_Config 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3620:26:RCCEx_PLL3_Config 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3717:6:HAL_RCCEx_LSECSS_IRQHandler 8 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c:3736:13:HAL_RCCEx_LSECSS_Callback 4 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.d new file mode 100644 index 0000000..a339014 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o new file mode 100644 index 0000000..36e4a84 Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.su new file mode 100644 index 0000000..fb6be17 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.su @@ -0,0 +1,121 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:269:19:HAL_TIM_Base_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:328:19:HAL_TIM_Base_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:371:13:HAL_TIM_Base_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:386:13:HAL_TIM_Base_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:402:19:HAL_TIM_Base_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:441:19:HAL_TIM_Base_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:461:19:HAL_TIM_Base_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:503:19:HAL_TIM_Base_Stop_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:528:19:HAL_TIM_Base_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:597:19:HAL_TIM_Base_Stop_DMA 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:652:19:HAL_TIM_OC_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:711:19:HAL_TIM_OC_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:754:13:HAL_TIM_OC_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:769:13:HAL_TIM_OC_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:792:19:HAL_TIM_OC_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:848:19:HAL_TIM_OC_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:883:19:HAL_TIM_OC_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:976:19:HAL_TIM_OC_Stop_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1053:19:HAL_TIM_OC_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1216:19:HAL_TIM_OC_Stop_DMA 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1319:19:HAL_TIM_PWM_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1378:19:HAL_TIM_PWM_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1421:13:HAL_TIM_PWM_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1436:13:HAL_TIM_PWM_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1459:19:HAL_TIM_PWM_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1515:19:HAL_TIM_PWM_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1550:19:HAL_TIM_PWM_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1643:19:HAL_TIM_PWM_Stop_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1720:19:HAL_TIM_PWM_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1882:19:HAL_TIM_PWM_Stop_DMA 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:1985:19:HAL_TIM_IC_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2044:19:HAL_TIM_IC_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2087:13:HAL_TIM_IC_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2102:13:HAL_TIM_IC_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2123:19:HAL_TIM_IC_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2175:19:HAL_TIM_IC_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2205:19:HAL_TIM_IC_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2297:19:HAL_TIM_IC_Stop_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2369:19:HAL_TIM_IC_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2528:19:HAL_TIM_IC_Stop_DMA 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2633:19:HAL_TIM_OnePulse_Init 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2701:19:HAL_TIM_OnePulse_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2746:13:HAL_TIM_OnePulse_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2761:13:HAL_TIM_OnePulse_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2781:19:HAL_TIM_OnePulse_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2838:19:HAL_TIM_OnePulse_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2881:19:HAL_TIM_OnePulse_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:2944:19:HAL_TIM_OnePulse_Stop_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3023:19:HAL_TIM_Encoder_Init 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3137:19:HAL_TIM_Encoder_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3182:13:HAL_TIM_Encoder_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3197:13:HAL_TIM_Encoder_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3217:19:HAL_TIM_Encoder_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3311:19:HAL_TIM_Encoder_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3371:19:HAL_TIM_Encoder_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3471:19:HAL_TIM_Encoder_Stop_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3536:19:HAL_TIM_Encoder_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3749:19:HAL_TIM_Encoder_Stop_DMA 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:3826:6:HAL_TIM_IRQHandler 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4056:19:HAL_TIM_OC_ConfigChannel 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4155:19:HAL_TIM_IC_ConfigChannel 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4256:19:HAL_TIM_PWM_ConfigChannel 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4404:19:HAL_TIM_OnePulse_ConfigChannel 56 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4559:19:HAL_TIM_DMABurst_WriteStart 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4618:19:HAL_TIM_DMABurst_MultiWriteStart 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4802:19:HAL_TIM_DMABurst_WriteStop 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4910:19:HAL_TIM_DMABurst_ReadStart 40 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:4968:19:HAL_TIM_DMABurst_MultiReadStart 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5152:19:HAL_TIM_DMABurst_ReadStop 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5236:19:HAL_TIM_GenerateEvent 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5275:19:HAL_TIM_ConfigOCrefClear 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5433:19:HAL_TIM_ConfigClockSource 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5592:19:HAL_TIM_ConfigTI1Input 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5624:19:HAL_TIM_SlaveConfigSynchro 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5664:19:HAL_TIM_SlaveConfigSynchro_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5707:10:HAL_TIM_ReadCapturedValue 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5791:13:HAL_TIM_PeriodElapsedCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5806:13:HAL_TIM_PeriodElapsedHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5821:13:HAL_TIM_OC_DelayElapsedCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5836:13:HAL_TIM_IC_CaptureCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5851:13:HAL_TIM_IC_CaptureHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5866:13:HAL_TIM_PWM_PulseFinishedCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5881:13:HAL_TIM_PWM_PulseFinishedHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5896:13:HAL_TIM_TriggerCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5911:13:HAL_TIM_TriggerHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:5926:13:HAL_TIM_ErrorCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6495:22:HAL_TIM_Base_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6505:22:HAL_TIM_OC_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6515:22:HAL_TIM_PWM_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6525:22:HAL_TIM_IC_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6535:22:HAL_TIM_OnePulse_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6545:22:HAL_TIM_Encoder_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6555:23:HAL_TIM_GetActiveChannel 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6573:29:HAL_TIM_GetChannelState 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6590:30:HAL_TIM_DMABurstState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6615:6:TIM_DMAError 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6658:13:TIM_DMADelayPulseCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6717:6:TIM_DMADelayPulseHalfCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6756:6:TIM_DMACaptureCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6819:6:TIM_DMACaptureHalfCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6858:13:TIM_DMAPeriodElapsedCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6879:13:TIM_DMAPeriodElapsedHalfCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6895:13:TIM_DMATriggerCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6916:13:TIM_DMATriggerHalfCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6933:6:TIM_Base_SetConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:6981:13:TIM_OC1_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7056:6:TIM_OC2_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7132:13:TIM_OC3_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7206:13:TIM_OC4_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7266:13:TIM_OC5_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7319:13:TIM_OC6_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7373:26:TIM_SlaveTimer_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7517:6:TIM_TI1_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7564:13:TIM_TI1_ConfigInputStage 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7607:13:TIM_TI2_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7647:13:TIM_TI2_ConfigInputStage 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7690:13:TIM_TI3_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7738:13:TIM_TI4_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7794:13:TIM_ITRx_SetConfig 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7824:6:TIM_ETR_SetConfig 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c:7856:6:TIM_CCxChannelCmd 32 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.d b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.d new file mode 100644 index 0000000..f91bb8b --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.d @@ -0,0 +1,74 @@ +Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o: \ + ../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o new file mode 100644 index 0000000..758282e Binary files /dev/null and b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o differ diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.su b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.su new file mode 100644 index 0000000..910d98a --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.su @@ -0,0 +1,48 @@ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:152:19:HAL_TIMEx_HallSensor_Init 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:253:19:HAL_TIMEx_HallSensor_DeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:298:13:HAL_TIMEx_HallSensor_MspInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:313:13:HAL_TIMEx_HallSensor_MspDeInit 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:328:19:HAL_TIMEx_HallSensor_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:382:19:HAL_TIMEx_HallSensor_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:410:19:HAL_TIMEx_HallSensor_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:467:19:HAL_TIMEx_HallSensor_Stop_IT 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:500:19:HAL_TIMEx_HallSensor_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:576:19:HAL_TIMEx_HallSensor_Stop_DMA 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:638:19:HAL_TIMEx_OCN_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:689:19:HAL_TIMEx_OCN_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:721:19:HAL_TIMEx_OCN_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:808:19:HAL_TIMEx_OCN_Stop_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:883:19:HAL_TIMEx_OCN_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1020:19:HAL_TIMEx_OCN_Stop_DMA 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1121:19:HAL_TIMEx_PWMN_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1171:19:HAL_TIMEx_PWMN_Stop 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1203:19:HAL_TIMEx_PWMN_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1289:19:HAL_TIMEx_PWMN_Stop_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1364:19:HAL_TIMEx_PWMN_Start_DMA 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1501:19:HAL_TIMEx_PWMN_Stop_DMA 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1592:19:HAL_TIMEx_OnePulseN_Start 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1641:19:HAL_TIMEx_OnePulseN_Stop 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1680:19:HAL_TIMEx_OnePulseN_Start_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1735:19:HAL_TIMEx_OnePulseN_Stop_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1818:19:HAL_TIMEx_ConfigCommutEvent 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1877:19:HAL_TIMEx_ConfigCommutEvent_IT 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1940:19:HAL_TIMEx_ConfigCommutEvent_DMA 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:1990:19:HAL_TIMEx_MasterConfigSynchronization 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2063:19:HAL_TIMEx_ConfigBreakDeadTime 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2150:19:HAL_TIMEx_ConfigBreakInput 48 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2334:19:HAL_TIMEx_RemapConfig 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2428:20:HAL_TIMEx_TISelection 32 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2473:19:HAL_TIMEx_GroupChannel5 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2512:19:HAL_TIMEx_DisarmBreakInput 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2567:19:HAL_TIMEx_ReArmBreakInput 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2657:13:HAL_TIMEx_CommutCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2671:13:HAL_TIMEx_CommutHalfCpltCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2686:13:HAL_TIMEx_BreakCallback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2701:13:HAL_TIMEx_Break2Callback 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2734:22:HAL_TIMEx_HallSensor_GetState 16 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2749:29:HAL_TIMEx_GetChannelNState 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2778:6:TIMEx_DMACommutationCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2797:6:TIMEx_DMACommutationHalfCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2817:13:TIM_DMADelayPulseNCplt 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2876:13:TIM_DMAErrorCCxN 24 static +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c:2921:13:TIM_CCxNChannelCmd 32 static diff --git a/Debug/Drivers/STM32H7xx_HAL_Driver/Src/subdir.mk b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/subdir.mk new file mode 100644 index 0000000..8bcc424 --- /dev/null +++ b/Debug/Drivers/STM32H7xx_HAL_Driver/Src/subdir.mk @@ -0,0 +1,96 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c \ +../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c + +C_DEPS += \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.d \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.d + +OBJS += \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o \ +./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o + + +# Each subdirectory must supply rules for building sources it contributes +Drivers/STM32H7xx_HAL_Driver/Src/%.o Drivers/STM32H7xx_HAL_Driver/Src/%.su: ../Drivers/STM32H7xx_HAL_Driver/Src/%.c Drivers/STM32H7xx_HAL_Driver/Src/subdir.mk + arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Drivers-2f-STM32H7xx_HAL_Driver-2f-Src + +clean-Drivers-2f-STM32H7xx_HAL_Driver-2f-Src: + -$(RM) ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.su ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.d ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o ./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.su + +.PHONY: clean-Drivers-2f-STM32H7xx_HAL_Driver-2f-Src + diff --git a/Debug/Middlewares/ST/threadx/common/src/subdir.mk b/Debug/Middlewares/ST/threadx/common/src/subdir.mk new file mode 100644 index 0000000..e6ec911 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/subdir.mk @@ -0,0 +1,533 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../Middlewares/ST/threadx/common/src/tx_block_allocate.c \ +../Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.c \ +../Middlewares/ST/threadx/common/src/tx_block_pool_create.c \ +../Middlewares/ST/threadx/common/src/tx_block_pool_delete.c \ +../Middlewares/ST/threadx/common/src/tx_block_pool_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_block_pool_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.c \ +../Middlewares/ST/threadx/common/src/tx_block_release.c \ +../Middlewares/ST/threadx/common/src/tx_byte_allocate.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_create.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_delete.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.c \ +../Middlewares/ST/threadx/common/src/tx_byte_pool_search.c \ +../Middlewares/ST/threadx/common/src/tx_byte_release.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_create.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_delete.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_get.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_set.c \ +../Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.c \ +../Middlewares/ST/threadx/common/src/tx_initialize_high_level.c \ +../Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.c \ +../Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_create.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_delete.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_get.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_prioritize.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_priority_change.c \ +../Middlewares/ST/threadx/common/src/tx_mutex_put.c \ +../Middlewares/ST/threadx/common/src/tx_queue_cleanup.c \ +../Middlewares/ST/threadx/common/src/tx_queue_create.c \ +../Middlewares/ST/threadx/common/src/tx_queue_delete.c \ +../Middlewares/ST/threadx/common/src/tx_queue_flush.c \ +../Middlewares/ST/threadx/common/src/tx_queue_front_send.c \ +../Middlewares/ST/threadx/common/src/tx_queue_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_queue_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_queue_prioritize.c \ +../Middlewares/ST/threadx/common/src/tx_queue_receive.c \ +../Middlewares/ST/threadx/common/src/tx_queue_send.c \ +../Middlewares/ST/threadx/common/src/tx_queue_send_notify.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_create.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_delete.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_get.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_put.c \ +../Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.c \ +../Middlewares/ST/threadx/common/src/tx_thread_create.c \ +../Middlewares/ST/threadx/common/src/tx_thread_delete.c \ +../Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.c \ +../Middlewares/ST/threadx/common/src/tx_thread_identify.c \ +../Middlewares/ST/threadx/common/src/tx_thread_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_thread_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c \ +../Middlewares/ST/threadx/common/src/tx_thread_priority_change.c \ +../Middlewares/ST/threadx/common/src/tx_thread_relinquish.c \ +../Middlewares/ST/threadx/common/src/tx_thread_reset.c \ +../Middlewares/ST/threadx/common/src/tx_thread_resume.c \ +../Middlewares/ST/threadx/common/src/tx_thread_shell_entry.c \ +../Middlewares/ST/threadx/common/src/tx_thread_sleep.c \ +../Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.c \ +../Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.c \ +../Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.c \ +../Middlewares/ST/threadx/common/src/tx_thread_suspend.c \ +../Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.c \ +../Middlewares/ST/threadx/common/src/tx_thread_system_resume.c \ +../Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c \ +../Middlewares/ST/threadx/common/src/tx_thread_terminate.c \ +../Middlewares/ST/threadx/common/src/tx_thread_time_slice.c \ +../Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.c \ +../Middlewares/ST/threadx/common/src/tx_thread_timeout.c \ +../Middlewares/ST/threadx/common/src/tx_thread_wait_abort.c \ +../Middlewares/ST/threadx/common/src/tx_time_get.c \ +../Middlewares/ST/threadx/common/src/tx_time_set.c \ +../Middlewares/ST/threadx/common/src/tx_timer_activate.c \ +../Middlewares/ST/threadx/common/src/tx_timer_change.c \ +../Middlewares/ST/threadx/common/src/tx_timer_create.c \ +../Middlewares/ST/threadx/common/src/tx_timer_deactivate.c \ +../Middlewares/ST/threadx/common/src/tx_timer_delete.c \ +../Middlewares/ST/threadx/common/src/tx_timer_expiration_process.c \ +../Middlewares/ST/threadx/common/src/tx_timer_info_get.c \ +../Middlewares/ST/threadx/common/src/tx_timer_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_timer_system_activate.c \ +../Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.c \ +../Middlewares/ST/threadx/common/src/tx_timer_thread_entry.c \ +../Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.c \ +../Middlewares/ST/threadx/common/src/tx_trace_disable.c \ +../Middlewares/ST/threadx/common/src/tx_trace_enable.c \ +../Middlewares/ST/threadx/common/src/tx_trace_event_filter.c \ +../Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.c \ +../Middlewares/ST/threadx/common/src/tx_trace_initialize.c \ +../Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.c \ +../Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.c \ +../Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.c \ +../Middlewares/ST/threadx/common/src/tx_trace_object_register.c \ +../Middlewares/ST/threadx/common/src/tx_trace_object_unregister.c \ +../Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.c \ +../Middlewares/ST/threadx/common/src/txe_block_allocate.c \ +../Middlewares/ST/threadx/common/src/txe_block_pool_create.c \ +../Middlewares/ST/threadx/common/src/txe_block_pool_delete.c \ +../Middlewares/ST/threadx/common/src/txe_block_pool_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.c \ +../Middlewares/ST/threadx/common/src/txe_block_release.c \ +../Middlewares/ST/threadx/common/src/txe_byte_allocate.c \ +../Middlewares/ST/threadx/common/src/txe_byte_pool_create.c \ +../Middlewares/ST/threadx/common/src/txe_byte_pool_delete.c \ +../Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.c \ +../Middlewares/ST/threadx/common/src/txe_byte_release.c \ +../Middlewares/ST/threadx/common/src/txe_event_flags_create.c \ +../Middlewares/ST/threadx/common/src/txe_event_flags_delete.c \ +../Middlewares/ST/threadx/common/src/txe_event_flags_get.c \ +../Middlewares/ST/threadx/common/src/txe_event_flags_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_event_flags_set.c \ +../Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.c \ +../Middlewares/ST/threadx/common/src/txe_mutex_create.c \ +../Middlewares/ST/threadx/common/src/txe_mutex_delete.c \ +../Middlewares/ST/threadx/common/src/txe_mutex_get.c \ +../Middlewares/ST/threadx/common/src/txe_mutex_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_mutex_prioritize.c \ +../Middlewares/ST/threadx/common/src/txe_mutex_put.c \ +../Middlewares/ST/threadx/common/src/txe_queue_create.c \ +../Middlewares/ST/threadx/common/src/txe_queue_delete.c \ +../Middlewares/ST/threadx/common/src/txe_queue_flush.c \ +../Middlewares/ST/threadx/common/src/txe_queue_front_send.c \ +../Middlewares/ST/threadx/common/src/txe_queue_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_queue_prioritize.c \ +../Middlewares/ST/threadx/common/src/txe_queue_receive.c \ +../Middlewares/ST/threadx/common/src/txe_queue_send.c \ +../Middlewares/ST/threadx/common/src/txe_queue_send_notify.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_create.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_delete.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_get.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_put.c \ +../Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.c \ +../Middlewares/ST/threadx/common/src/txe_thread_create.c \ +../Middlewares/ST/threadx/common/src/txe_thread_delete.c \ +../Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.c \ +../Middlewares/ST/threadx/common/src/txe_thread_info_get.c \ +../Middlewares/ST/threadx/common/src/txe_thread_preemption_change.c \ +../Middlewares/ST/threadx/common/src/txe_thread_priority_change.c \ +../Middlewares/ST/threadx/common/src/txe_thread_relinquish.c \ +../Middlewares/ST/threadx/common/src/txe_thread_reset.c \ +../Middlewares/ST/threadx/common/src/txe_thread_resume.c \ +../Middlewares/ST/threadx/common/src/txe_thread_suspend.c \ +../Middlewares/ST/threadx/common/src/txe_thread_terminate.c \ +../Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.c \ +../Middlewares/ST/threadx/common/src/txe_thread_wait_abort.c \ +../Middlewares/ST/threadx/common/src/txe_timer_activate.c \ +../Middlewares/ST/threadx/common/src/txe_timer_change.c \ +../Middlewares/ST/threadx/common/src/txe_timer_create.c \ +../Middlewares/ST/threadx/common/src/txe_timer_deactivate.c \ +../Middlewares/ST/threadx/common/src/txe_timer_delete.c \ +../Middlewares/ST/threadx/common/src/txe_timer_info_get.c + +C_DEPS += \ +./Middlewares/ST/threadx/common/src/tx_block_allocate.d \ +./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.d \ +./Middlewares/ST/threadx/common/src/tx_block_pool_create.d \ +./Middlewares/ST/threadx/common/src/tx_block_pool_delete.d \ +./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.d \ +./Middlewares/ST/threadx/common/src/tx_block_release.d \ +./Middlewares/ST/threadx/common/src/tx_byte_allocate.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_create.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.d \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_search.d \ +./Middlewares/ST/threadx/common/src/tx_byte_release.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_create.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_delete.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_get.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_set.d \ +./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.d \ +./Middlewares/ST/threadx/common/src/tx_initialize_high_level.d \ +./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.d \ +./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_create.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_delete.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_get.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.d \ +./Middlewares/ST/threadx/common/src/tx_mutex_put.d \ +./Middlewares/ST/threadx/common/src/tx_queue_cleanup.d \ +./Middlewares/ST/threadx/common/src/tx_queue_create.d \ +./Middlewares/ST/threadx/common/src/tx_queue_delete.d \ +./Middlewares/ST/threadx/common/src/tx_queue_flush.d \ +./Middlewares/ST/threadx/common/src/tx_queue_front_send.d \ +./Middlewares/ST/threadx/common/src/tx_queue_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_queue_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_queue_prioritize.d \ +./Middlewares/ST/threadx/common/src/tx_queue_receive.d \ +./Middlewares/ST/threadx/common/src/tx_queue_send.d \ +./Middlewares/ST/threadx/common/src/tx_queue_send_notify.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_create.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_delete.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_get.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_put.d \ +./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.d \ +./Middlewares/ST/threadx/common/src/tx_thread_create.d \ +./Middlewares/ST/threadx/common/src/tx_thread_delete.d \ +./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.d \ +./Middlewares/ST/threadx/common/src/tx_thread_identify.d \ +./Middlewares/ST/threadx/common/src/tx_thread_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_thread_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.d \ +./Middlewares/ST/threadx/common/src/tx_thread_priority_change.d \ +./Middlewares/ST/threadx/common/src/tx_thread_relinquish.d \ +./Middlewares/ST/threadx/common/src/tx_thread_reset.d \ +./Middlewares/ST/threadx/common/src/tx_thread_resume.d \ +./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.d \ +./Middlewares/ST/threadx/common/src/tx_thread_sleep.d \ +./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.d \ +./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.d \ +./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.d \ +./Middlewares/ST/threadx/common/src/tx_thread_suspend.d \ +./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.d \ +./Middlewares/ST/threadx/common/src/tx_thread_system_resume.d \ +./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.d \ +./Middlewares/ST/threadx/common/src/tx_thread_terminate.d \ +./Middlewares/ST/threadx/common/src/tx_thread_time_slice.d \ +./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.d \ +./Middlewares/ST/threadx/common/src/tx_thread_timeout.d \ +./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.d \ +./Middlewares/ST/threadx/common/src/tx_time_get.d \ +./Middlewares/ST/threadx/common/src/tx_time_set.d \ +./Middlewares/ST/threadx/common/src/tx_timer_activate.d \ +./Middlewares/ST/threadx/common/src/tx_timer_change.d \ +./Middlewares/ST/threadx/common/src/tx_timer_create.d \ +./Middlewares/ST/threadx/common/src/tx_timer_deactivate.d \ +./Middlewares/ST/threadx/common/src/tx_timer_delete.d \ +./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.d \ +./Middlewares/ST/threadx/common/src/tx_timer_info_get.d \ +./Middlewares/ST/threadx/common/src/tx_timer_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_timer_system_activate.d \ +./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.d \ +./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.d \ +./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.d \ +./Middlewares/ST/threadx/common/src/tx_trace_disable.d \ +./Middlewares/ST/threadx/common/src/tx_trace_enable.d \ +./Middlewares/ST/threadx/common/src/tx_trace_event_filter.d \ +./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.d \ +./Middlewares/ST/threadx/common/src/tx_trace_initialize.d \ +./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.d \ +./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.d \ +./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.d \ +./Middlewares/ST/threadx/common/src/tx_trace_object_register.d \ +./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.d \ +./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.d \ +./Middlewares/ST/threadx/common/src/txe_block_allocate.d \ +./Middlewares/ST/threadx/common/src/txe_block_pool_create.d \ +./Middlewares/ST/threadx/common/src/txe_block_pool_delete.d \ +./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.d \ +./Middlewares/ST/threadx/common/src/txe_block_release.d \ +./Middlewares/ST/threadx/common/src/txe_byte_allocate.d \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_create.d \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.d \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.d \ +./Middlewares/ST/threadx/common/src/txe_byte_release.d \ +./Middlewares/ST/threadx/common/src/txe_event_flags_create.d \ +./Middlewares/ST/threadx/common/src/txe_event_flags_delete.d \ +./Middlewares/ST/threadx/common/src/txe_event_flags_get.d \ +./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_event_flags_set.d \ +./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.d \ +./Middlewares/ST/threadx/common/src/txe_mutex_create.d \ +./Middlewares/ST/threadx/common/src/txe_mutex_delete.d \ +./Middlewares/ST/threadx/common/src/txe_mutex_get.d \ +./Middlewares/ST/threadx/common/src/txe_mutex_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.d \ +./Middlewares/ST/threadx/common/src/txe_mutex_put.d \ +./Middlewares/ST/threadx/common/src/txe_queue_create.d \ +./Middlewares/ST/threadx/common/src/txe_queue_delete.d \ +./Middlewares/ST/threadx/common/src/txe_queue_flush.d \ +./Middlewares/ST/threadx/common/src/txe_queue_front_send.d \ +./Middlewares/ST/threadx/common/src/txe_queue_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_queue_prioritize.d \ +./Middlewares/ST/threadx/common/src/txe_queue_receive.d \ +./Middlewares/ST/threadx/common/src/txe_queue_send.d \ +./Middlewares/ST/threadx/common/src/txe_queue_send_notify.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_create.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_delete.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_get.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_put.d \ +./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.d \ +./Middlewares/ST/threadx/common/src/txe_thread_create.d \ +./Middlewares/ST/threadx/common/src/txe_thread_delete.d \ +./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.d \ +./Middlewares/ST/threadx/common/src/txe_thread_info_get.d \ +./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.d \ +./Middlewares/ST/threadx/common/src/txe_thread_priority_change.d \ +./Middlewares/ST/threadx/common/src/txe_thread_relinquish.d \ +./Middlewares/ST/threadx/common/src/txe_thread_reset.d \ +./Middlewares/ST/threadx/common/src/txe_thread_resume.d \ +./Middlewares/ST/threadx/common/src/txe_thread_suspend.d \ +./Middlewares/ST/threadx/common/src/txe_thread_terminate.d \ +./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.d \ +./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.d \ +./Middlewares/ST/threadx/common/src/txe_timer_activate.d \ +./Middlewares/ST/threadx/common/src/txe_timer_change.d \ +./Middlewares/ST/threadx/common/src/txe_timer_create.d \ +./Middlewares/ST/threadx/common/src/txe_timer_deactivate.d \ +./Middlewares/ST/threadx/common/src/txe_timer_delete.d \ +./Middlewares/ST/threadx/common/src/txe_timer_info_get.d + +OBJS += \ +./Middlewares/ST/threadx/common/src/tx_block_allocate.o \ +./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o \ +./Middlewares/ST/threadx/common/src/tx_block_pool_create.o \ +./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o \ +./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o \ +./Middlewares/ST/threadx/common/src/tx_block_release.o \ +./Middlewares/ST/threadx/common/src/tx_byte_allocate.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o \ +./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o \ +./Middlewares/ST/threadx/common/src/tx_byte_release.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_create.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_get.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_set.o \ +./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o \ +./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o \ +./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o \ +./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_create.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_delete.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_get.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o \ +./Middlewares/ST/threadx/common/src/tx_mutex_put.o \ +./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o \ +./Middlewares/ST/threadx/common/src/tx_queue_create.o \ +./Middlewares/ST/threadx/common/src/tx_queue_delete.o \ +./Middlewares/ST/threadx/common/src/tx_queue_flush.o \ +./Middlewares/ST/threadx/common/src/tx_queue_front_send.o \ +./Middlewares/ST/threadx/common/src/tx_queue_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_queue_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o \ +./Middlewares/ST/threadx/common/src/tx_queue_receive.o \ +./Middlewares/ST/threadx/common/src/tx_queue_send.o \ +./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_create.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_get.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_put.o \ +./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o \ +./Middlewares/ST/threadx/common/src/tx_thread_create.o \ +./Middlewares/ST/threadx/common/src/tx_thread_delete.o \ +./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o \ +./Middlewares/ST/threadx/common/src/tx_thread_identify.o \ +./Middlewares/ST/threadx/common/src/tx_thread_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_thread_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o \ +./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o \ +./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o \ +./Middlewares/ST/threadx/common/src/tx_thread_reset.o \ +./Middlewares/ST/threadx/common/src/tx_thread_resume.o \ +./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o \ +./Middlewares/ST/threadx/common/src/tx_thread_sleep.o \ +./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o \ +./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o \ +./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o \ +./Middlewares/ST/threadx/common/src/tx_thread_suspend.o \ +./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o \ +./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o \ +./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o \ +./Middlewares/ST/threadx/common/src/tx_thread_terminate.o \ +./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o \ +./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o \ +./Middlewares/ST/threadx/common/src/tx_thread_timeout.o \ +./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o \ +./Middlewares/ST/threadx/common/src/tx_time_get.o \ +./Middlewares/ST/threadx/common/src/tx_time_set.o \ +./Middlewares/ST/threadx/common/src/tx_timer_activate.o \ +./Middlewares/ST/threadx/common/src/tx_timer_change.o \ +./Middlewares/ST/threadx/common/src/tx_timer_create.o \ +./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o \ +./Middlewares/ST/threadx/common/src/tx_timer_delete.o \ +./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o \ +./Middlewares/ST/threadx/common/src/tx_timer_info_get.o \ +./Middlewares/ST/threadx/common/src/tx_timer_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o \ +./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o \ +./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o \ +./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o \ +./Middlewares/ST/threadx/common/src/tx_trace_disable.o \ +./Middlewares/ST/threadx/common/src/tx_trace_enable.o \ +./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o \ +./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o \ +./Middlewares/ST/threadx/common/src/tx_trace_initialize.o \ +./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o \ +./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o \ +./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o \ +./Middlewares/ST/threadx/common/src/tx_trace_object_register.o \ +./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o \ +./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o \ +./Middlewares/ST/threadx/common/src/txe_block_allocate.o \ +./Middlewares/ST/threadx/common/src/txe_block_pool_create.o \ +./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o \ +./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o \ +./Middlewares/ST/threadx/common/src/txe_block_release.o \ +./Middlewares/ST/threadx/common/src/txe_byte_allocate.o \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o \ +./Middlewares/ST/threadx/common/src/txe_byte_release.o \ +./Middlewares/ST/threadx/common/src/txe_event_flags_create.o \ +./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o \ +./Middlewares/ST/threadx/common/src/txe_event_flags_get.o \ +./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_event_flags_set.o \ +./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o \ +./Middlewares/ST/threadx/common/src/txe_mutex_create.o \ +./Middlewares/ST/threadx/common/src/txe_mutex_delete.o \ +./Middlewares/ST/threadx/common/src/txe_mutex_get.o \ +./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o \ +./Middlewares/ST/threadx/common/src/txe_mutex_put.o \ +./Middlewares/ST/threadx/common/src/txe_queue_create.o \ +./Middlewares/ST/threadx/common/src/txe_queue_delete.o \ +./Middlewares/ST/threadx/common/src/txe_queue_flush.o \ +./Middlewares/ST/threadx/common/src/txe_queue_front_send.o \ +./Middlewares/ST/threadx/common/src/txe_queue_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o \ +./Middlewares/ST/threadx/common/src/txe_queue_receive.o \ +./Middlewares/ST/threadx/common/src/txe_queue_send.o \ +./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_create.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_get.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_put.o \ +./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o \ +./Middlewares/ST/threadx/common/src/txe_thread_create.o \ +./Middlewares/ST/threadx/common/src/txe_thread_delete.o \ +./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o \ +./Middlewares/ST/threadx/common/src/txe_thread_info_get.o \ +./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o \ +./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o \ +./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o \ +./Middlewares/ST/threadx/common/src/txe_thread_reset.o \ +./Middlewares/ST/threadx/common/src/txe_thread_resume.o \ +./Middlewares/ST/threadx/common/src/txe_thread_suspend.o \ +./Middlewares/ST/threadx/common/src/txe_thread_terminate.o \ +./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o \ +./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o \ +./Middlewares/ST/threadx/common/src/txe_timer_activate.o \ +./Middlewares/ST/threadx/common/src/txe_timer_change.o \ +./Middlewares/ST/threadx/common/src/txe_timer_create.o \ +./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o \ +./Middlewares/ST/threadx/common/src/txe_timer_delete.o \ +./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/threadx/common/src/%.o Middlewares/ST/threadx/common/src/%.su: ../Middlewares/ST/threadx/common/src/%.c Middlewares/ST/threadx/common/src/subdir.mk + arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-threadx-2f-common-2f-src + +clean-Middlewares-2f-ST-2f-threadx-2f-common-2f-src: + -$(RM) ./Middlewares/ST/threadx/common/src/tx_block_allocate.d ./Middlewares/ST/threadx/common/src/tx_block_allocate.o ./Middlewares/ST/threadx/common/src/tx_block_allocate.su ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.d ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o ./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.su ./Middlewares/ST/threadx/common/src/tx_block_pool_create.d ./Middlewares/ST/threadx/common/src/tx_block_pool_create.o ./Middlewares/ST/threadx/common/src/tx_block_pool_create.su ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.d ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o ./Middlewares/ST/threadx/common/src/tx_block_pool_delete.su ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.d ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o ./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.su ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.d ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o ./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.su ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.d ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o ./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.su ./Middlewares/ST/threadx/common/src/tx_block_release.d ./Middlewares/ST/threadx/common/src/tx_block_release.o ./Middlewares/ST/threadx/common/src/tx_block_release.su ./Middlewares/ST/threadx/common/src/tx_byte_allocate.d ./Middlewares/ST/threadx/common/src/tx_byte_allocate.o ./Middlewares/ST/threadx/common/src/tx_byte_allocate.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_create.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.su ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.d ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o ./Middlewares/ST/threadx/common/src/tx_byte_pool_search.su ./Middlewares/ST/threadx/common/src/tx_byte_release.d ./Middlewares/ST/threadx/common/src/tx_byte_release.o ./Middlewares/ST/threadx/common/src/tx_byte_release.su ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.d ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o ./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.su ./Middlewares/ST/threadx/common/src/tx_event_flags_create.d ./Middlewares/ST/threadx/common/src/tx_event_flags_create.o ./Middlewares/ST/threadx/common/src/tx_event_flags_create.su ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.d ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o ./Middlewares/ST/threadx/common/src/tx_event_flags_delete.su ./Middlewares/ST/threadx/common/src/tx_event_flags_get.d ./Middlewares/ST/threadx/common/src/tx_event_flags_get.o ./Middlewares/ST/threadx/common/src/tx_event_flags_get.su ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.d ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o ./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.su ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.d ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o ./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.su ./Middlewares/ST/threadx/common/src/tx_event_flags_set.d ./Middlewares/ST/threadx/common/src/tx_event_flags_set.o ./Middlewares/ST/threadx/common/src/tx_event_flags_set.su ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.d ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o ./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.su ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.d ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o ./Middlewares/ST/threadx/common/src/tx_initialize_high_level.su ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.d ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.su ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.d ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o ./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.su ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.d ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o ./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.su ./Middlewares/ST/threadx/common/src/tx_mutex_create.d ./Middlewares/ST/threadx/common/src/tx_mutex_create.o ./Middlewares/ST/threadx/common/src/tx_mutex_create.su ./Middlewares/ST/threadx/common/src/tx_mutex_delete.d ./Middlewares/ST/threadx/common/src/tx_mutex_delete.o ./Middlewares/ST/threadx/common/src/tx_mutex_delete.su ./Middlewares/ST/threadx/common/src/tx_mutex_get.d ./Middlewares/ST/threadx/common/src/tx_mutex_get.o ./Middlewares/ST/threadx/common/src/tx_mutex_get.su ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.d ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o ./Middlewares/ST/threadx/common/src/tx_mutex_info_get.su ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.d + -$(RM) ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o ./Middlewares/ST/threadx/common/src/tx_mutex_initialize.su ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.d ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o ./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.su ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.d ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o ./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.su ./Middlewares/ST/threadx/common/src/tx_mutex_put.d ./Middlewares/ST/threadx/common/src/tx_mutex_put.o ./Middlewares/ST/threadx/common/src/tx_mutex_put.su ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.d ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o ./Middlewares/ST/threadx/common/src/tx_queue_cleanup.su ./Middlewares/ST/threadx/common/src/tx_queue_create.d ./Middlewares/ST/threadx/common/src/tx_queue_create.o ./Middlewares/ST/threadx/common/src/tx_queue_create.su ./Middlewares/ST/threadx/common/src/tx_queue_delete.d ./Middlewares/ST/threadx/common/src/tx_queue_delete.o ./Middlewares/ST/threadx/common/src/tx_queue_delete.su ./Middlewares/ST/threadx/common/src/tx_queue_flush.d ./Middlewares/ST/threadx/common/src/tx_queue_flush.o ./Middlewares/ST/threadx/common/src/tx_queue_flush.su ./Middlewares/ST/threadx/common/src/tx_queue_front_send.d ./Middlewares/ST/threadx/common/src/tx_queue_front_send.o ./Middlewares/ST/threadx/common/src/tx_queue_front_send.su ./Middlewares/ST/threadx/common/src/tx_queue_info_get.d ./Middlewares/ST/threadx/common/src/tx_queue_info_get.o ./Middlewares/ST/threadx/common/src/tx_queue_info_get.su ./Middlewares/ST/threadx/common/src/tx_queue_initialize.d ./Middlewares/ST/threadx/common/src/tx_queue_initialize.o ./Middlewares/ST/threadx/common/src/tx_queue_initialize.su ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.d ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o ./Middlewares/ST/threadx/common/src/tx_queue_prioritize.su ./Middlewares/ST/threadx/common/src/tx_queue_receive.d ./Middlewares/ST/threadx/common/src/tx_queue_receive.o ./Middlewares/ST/threadx/common/src/tx_queue_receive.su ./Middlewares/ST/threadx/common/src/tx_queue_send.d ./Middlewares/ST/threadx/common/src/tx_queue_send.o ./Middlewares/ST/threadx/common/src/tx_queue_send.su ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.d ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o ./Middlewares/ST/threadx/common/src/tx_queue_send_notify.su ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.d ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o ./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.su ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.d ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o ./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.su ./Middlewares/ST/threadx/common/src/tx_semaphore_create.d ./Middlewares/ST/threadx/common/src/tx_semaphore_create.o ./Middlewares/ST/threadx/common/src/tx_semaphore_create.su ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.d ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o ./Middlewares/ST/threadx/common/src/tx_semaphore_delete.su ./Middlewares/ST/threadx/common/src/tx_semaphore_get.d ./Middlewares/ST/threadx/common/src/tx_semaphore_get.o ./Middlewares/ST/threadx/common/src/tx_semaphore_get.su ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.d ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o ./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.su ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.d ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o ./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.su ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.d ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o ./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.su ./Middlewares/ST/threadx/common/src/tx_semaphore_put.d ./Middlewares/ST/threadx/common/src/tx_semaphore_put.o ./Middlewares/ST/threadx/common/src/tx_semaphore_put.su ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.d ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o ./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.su ./Middlewares/ST/threadx/common/src/tx_thread_create.d ./Middlewares/ST/threadx/common/src/tx_thread_create.o ./Middlewares/ST/threadx/common/src/tx_thread_create.su ./Middlewares/ST/threadx/common/src/tx_thread_delete.d ./Middlewares/ST/threadx/common/src/tx_thread_delete.o ./Middlewares/ST/threadx/common/src/tx_thread_delete.su ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.d ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o ./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.su ./Middlewares/ST/threadx/common/src/tx_thread_identify.d ./Middlewares/ST/threadx/common/src/tx_thread_identify.o ./Middlewares/ST/threadx/common/src/tx_thread_identify.su ./Middlewares/ST/threadx/common/src/tx_thread_info_get.d ./Middlewares/ST/threadx/common/src/tx_thread_info_get.o ./Middlewares/ST/threadx/common/src/tx_thread_info_get.su ./Middlewares/ST/threadx/common/src/tx_thread_initialize.d ./Middlewares/ST/threadx/common/src/tx_thread_initialize.o ./Middlewares/ST/threadx/common/src/tx_thread_initialize.su ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.d ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o ./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.su ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.d ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o ./Middlewares/ST/threadx/common/src/tx_thread_priority_change.su ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.d ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o ./Middlewares/ST/threadx/common/src/tx_thread_relinquish.su ./Middlewares/ST/threadx/common/src/tx_thread_reset.d + -$(RM) ./Middlewares/ST/threadx/common/src/tx_thread_reset.o ./Middlewares/ST/threadx/common/src/tx_thread_reset.su ./Middlewares/ST/threadx/common/src/tx_thread_resume.d ./Middlewares/ST/threadx/common/src/tx_thread_resume.o ./Middlewares/ST/threadx/common/src/tx_thread_resume.su ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.d ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o ./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.su ./Middlewares/ST/threadx/common/src/tx_thread_sleep.d ./Middlewares/ST/threadx/common/src/tx_thread_sleep.o ./Middlewares/ST/threadx/common/src/tx_thread_sleep.su ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.d ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o ./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.su ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.d ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.su ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.d ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o ./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.su ./Middlewares/ST/threadx/common/src/tx_thread_suspend.d ./Middlewares/ST/threadx/common/src/tx_thread_suspend.o ./Middlewares/ST/threadx/common/src/tx_thread_suspend.su ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.d ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o ./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.su ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.d ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o ./Middlewares/ST/threadx/common/src/tx_thread_system_resume.su ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.d ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o ./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.su ./Middlewares/ST/threadx/common/src/tx_thread_terminate.d ./Middlewares/ST/threadx/common/src/tx_thread_terminate.o ./Middlewares/ST/threadx/common/src/tx_thread_terminate.su ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.d ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o ./Middlewares/ST/threadx/common/src/tx_thread_time_slice.su ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.d ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o ./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.su ./Middlewares/ST/threadx/common/src/tx_thread_timeout.d ./Middlewares/ST/threadx/common/src/tx_thread_timeout.o ./Middlewares/ST/threadx/common/src/tx_thread_timeout.su ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.d ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o ./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.su ./Middlewares/ST/threadx/common/src/tx_time_get.d ./Middlewares/ST/threadx/common/src/tx_time_get.o ./Middlewares/ST/threadx/common/src/tx_time_get.su ./Middlewares/ST/threadx/common/src/tx_time_set.d ./Middlewares/ST/threadx/common/src/tx_time_set.o ./Middlewares/ST/threadx/common/src/tx_time_set.su ./Middlewares/ST/threadx/common/src/tx_timer_activate.d ./Middlewares/ST/threadx/common/src/tx_timer_activate.o ./Middlewares/ST/threadx/common/src/tx_timer_activate.su ./Middlewares/ST/threadx/common/src/tx_timer_change.d ./Middlewares/ST/threadx/common/src/tx_timer_change.o ./Middlewares/ST/threadx/common/src/tx_timer_change.su ./Middlewares/ST/threadx/common/src/tx_timer_create.d ./Middlewares/ST/threadx/common/src/tx_timer_create.o ./Middlewares/ST/threadx/common/src/tx_timer_create.su ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.d ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o ./Middlewares/ST/threadx/common/src/tx_timer_deactivate.su ./Middlewares/ST/threadx/common/src/tx_timer_delete.d ./Middlewares/ST/threadx/common/src/tx_timer_delete.o ./Middlewares/ST/threadx/common/src/tx_timer_delete.su ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.d ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o ./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.su ./Middlewares/ST/threadx/common/src/tx_timer_info_get.d ./Middlewares/ST/threadx/common/src/tx_timer_info_get.o ./Middlewares/ST/threadx/common/src/tx_timer_info_get.su ./Middlewares/ST/threadx/common/src/tx_timer_initialize.d ./Middlewares/ST/threadx/common/src/tx_timer_initialize.o ./Middlewares/ST/threadx/common/src/tx_timer_initialize.su ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.d ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o ./Middlewares/ST/threadx/common/src/tx_timer_system_activate.su ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.d ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o ./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.su ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.d ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o ./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.su ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.d ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o ./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.su ./Middlewares/ST/threadx/common/src/tx_trace_disable.d ./Middlewares/ST/threadx/common/src/tx_trace_disable.o ./Middlewares/ST/threadx/common/src/tx_trace_disable.su ./Middlewares/ST/threadx/common/src/tx_trace_enable.d ./Middlewares/ST/threadx/common/src/tx_trace_enable.o ./Middlewares/ST/threadx/common/src/tx_trace_enable.su ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.d ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o ./Middlewares/ST/threadx/common/src/tx_trace_event_filter.su ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.d ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o + -$(RM) ./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.su ./Middlewares/ST/threadx/common/src/tx_trace_initialize.d ./Middlewares/ST/threadx/common/src/tx_trace_initialize.o ./Middlewares/ST/threadx/common/src/tx_trace_initialize.su ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.d ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o ./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.su ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.d ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o ./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.su ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.d ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o ./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.su ./Middlewares/ST/threadx/common/src/tx_trace_object_register.d ./Middlewares/ST/threadx/common/src/tx_trace_object_register.o ./Middlewares/ST/threadx/common/src/tx_trace_object_register.su ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.d ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o ./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.su ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.d ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o ./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.su ./Middlewares/ST/threadx/common/src/txe_block_allocate.d ./Middlewares/ST/threadx/common/src/txe_block_allocate.o ./Middlewares/ST/threadx/common/src/txe_block_allocate.su ./Middlewares/ST/threadx/common/src/txe_block_pool_create.d ./Middlewares/ST/threadx/common/src/txe_block_pool_create.o ./Middlewares/ST/threadx/common/src/txe_block_pool_create.su ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.d ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o ./Middlewares/ST/threadx/common/src/txe_block_pool_delete.su ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.d ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o ./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.su ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.d ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o ./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.su ./Middlewares/ST/threadx/common/src/txe_block_release.d ./Middlewares/ST/threadx/common/src/txe_block_release.o ./Middlewares/ST/threadx/common/src/txe_block_release.su ./Middlewares/ST/threadx/common/src/txe_byte_allocate.d ./Middlewares/ST/threadx/common/src/txe_byte_allocate.o ./Middlewares/ST/threadx/common/src/txe_byte_allocate.su ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.d ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o ./Middlewares/ST/threadx/common/src/txe_byte_pool_create.su ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.d ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o ./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.su ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.d ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o ./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.su ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.d ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o ./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.su ./Middlewares/ST/threadx/common/src/txe_byte_release.d ./Middlewares/ST/threadx/common/src/txe_byte_release.o ./Middlewares/ST/threadx/common/src/txe_byte_release.su ./Middlewares/ST/threadx/common/src/txe_event_flags_create.d ./Middlewares/ST/threadx/common/src/txe_event_flags_create.o ./Middlewares/ST/threadx/common/src/txe_event_flags_create.su ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.d ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o ./Middlewares/ST/threadx/common/src/txe_event_flags_delete.su ./Middlewares/ST/threadx/common/src/txe_event_flags_get.d ./Middlewares/ST/threadx/common/src/txe_event_flags_get.o ./Middlewares/ST/threadx/common/src/txe_event_flags_get.su ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.d ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o ./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.su ./Middlewares/ST/threadx/common/src/txe_event_flags_set.d ./Middlewares/ST/threadx/common/src/txe_event_flags_set.o ./Middlewares/ST/threadx/common/src/txe_event_flags_set.su ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.d ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o ./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.su ./Middlewares/ST/threadx/common/src/txe_mutex_create.d ./Middlewares/ST/threadx/common/src/txe_mutex_create.o ./Middlewares/ST/threadx/common/src/txe_mutex_create.su ./Middlewares/ST/threadx/common/src/txe_mutex_delete.d ./Middlewares/ST/threadx/common/src/txe_mutex_delete.o ./Middlewares/ST/threadx/common/src/txe_mutex_delete.su ./Middlewares/ST/threadx/common/src/txe_mutex_get.d ./Middlewares/ST/threadx/common/src/txe_mutex_get.o ./Middlewares/ST/threadx/common/src/txe_mutex_get.su ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.d ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o ./Middlewares/ST/threadx/common/src/txe_mutex_info_get.su ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.d ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o ./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.su ./Middlewares/ST/threadx/common/src/txe_mutex_put.d ./Middlewares/ST/threadx/common/src/txe_mutex_put.o ./Middlewares/ST/threadx/common/src/txe_mutex_put.su ./Middlewares/ST/threadx/common/src/txe_queue_create.d ./Middlewares/ST/threadx/common/src/txe_queue_create.o ./Middlewares/ST/threadx/common/src/txe_queue_create.su ./Middlewares/ST/threadx/common/src/txe_queue_delete.d ./Middlewares/ST/threadx/common/src/txe_queue_delete.o ./Middlewares/ST/threadx/common/src/txe_queue_delete.su + -$(RM) ./Middlewares/ST/threadx/common/src/txe_queue_flush.d ./Middlewares/ST/threadx/common/src/txe_queue_flush.o ./Middlewares/ST/threadx/common/src/txe_queue_flush.su ./Middlewares/ST/threadx/common/src/txe_queue_front_send.d ./Middlewares/ST/threadx/common/src/txe_queue_front_send.o ./Middlewares/ST/threadx/common/src/txe_queue_front_send.su ./Middlewares/ST/threadx/common/src/txe_queue_info_get.d ./Middlewares/ST/threadx/common/src/txe_queue_info_get.o ./Middlewares/ST/threadx/common/src/txe_queue_info_get.su ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.d ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o ./Middlewares/ST/threadx/common/src/txe_queue_prioritize.su ./Middlewares/ST/threadx/common/src/txe_queue_receive.d ./Middlewares/ST/threadx/common/src/txe_queue_receive.o ./Middlewares/ST/threadx/common/src/txe_queue_receive.su ./Middlewares/ST/threadx/common/src/txe_queue_send.d ./Middlewares/ST/threadx/common/src/txe_queue_send.o ./Middlewares/ST/threadx/common/src/txe_queue_send.su ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.d ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o ./Middlewares/ST/threadx/common/src/txe_queue_send_notify.su ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.d ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o ./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.su ./Middlewares/ST/threadx/common/src/txe_semaphore_create.d ./Middlewares/ST/threadx/common/src/txe_semaphore_create.o ./Middlewares/ST/threadx/common/src/txe_semaphore_create.su ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.d ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o ./Middlewares/ST/threadx/common/src/txe_semaphore_delete.su ./Middlewares/ST/threadx/common/src/txe_semaphore_get.d ./Middlewares/ST/threadx/common/src/txe_semaphore_get.o ./Middlewares/ST/threadx/common/src/txe_semaphore_get.su ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.d ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o ./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.su ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.d ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o ./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.su ./Middlewares/ST/threadx/common/src/txe_semaphore_put.d ./Middlewares/ST/threadx/common/src/txe_semaphore_put.o ./Middlewares/ST/threadx/common/src/txe_semaphore_put.su ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.d ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o ./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.su ./Middlewares/ST/threadx/common/src/txe_thread_create.d ./Middlewares/ST/threadx/common/src/txe_thread_create.o ./Middlewares/ST/threadx/common/src/txe_thread_create.su ./Middlewares/ST/threadx/common/src/txe_thread_delete.d ./Middlewares/ST/threadx/common/src/txe_thread_delete.o ./Middlewares/ST/threadx/common/src/txe_thread_delete.su ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.d ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o ./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.su ./Middlewares/ST/threadx/common/src/txe_thread_info_get.d ./Middlewares/ST/threadx/common/src/txe_thread_info_get.o ./Middlewares/ST/threadx/common/src/txe_thread_info_get.su ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.d ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o ./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.su ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.d ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o ./Middlewares/ST/threadx/common/src/txe_thread_priority_change.su ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.d ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o ./Middlewares/ST/threadx/common/src/txe_thread_relinquish.su ./Middlewares/ST/threadx/common/src/txe_thread_reset.d ./Middlewares/ST/threadx/common/src/txe_thread_reset.o ./Middlewares/ST/threadx/common/src/txe_thread_reset.su ./Middlewares/ST/threadx/common/src/txe_thread_resume.d ./Middlewares/ST/threadx/common/src/txe_thread_resume.o ./Middlewares/ST/threadx/common/src/txe_thread_resume.su ./Middlewares/ST/threadx/common/src/txe_thread_suspend.d ./Middlewares/ST/threadx/common/src/txe_thread_suspend.o ./Middlewares/ST/threadx/common/src/txe_thread_suspend.su ./Middlewares/ST/threadx/common/src/txe_thread_terminate.d ./Middlewares/ST/threadx/common/src/txe_thread_terminate.o ./Middlewares/ST/threadx/common/src/txe_thread_terminate.su ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.d ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o ./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.su ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.d ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o ./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.su ./Middlewares/ST/threadx/common/src/txe_timer_activate.d ./Middlewares/ST/threadx/common/src/txe_timer_activate.o ./Middlewares/ST/threadx/common/src/txe_timer_activate.su ./Middlewares/ST/threadx/common/src/txe_timer_change.d ./Middlewares/ST/threadx/common/src/txe_timer_change.o ./Middlewares/ST/threadx/common/src/txe_timer_change.su ./Middlewares/ST/threadx/common/src/txe_timer_create.d ./Middlewares/ST/threadx/common/src/txe_timer_create.o ./Middlewares/ST/threadx/common/src/txe_timer_create.su ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.d ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o ./Middlewares/ST/threadx/common/src/txe_timer_deactivate.su ./Middlewares/ST/threadx/common/src/txe_timer_delete.d ./Middlewares/ST/threadx/common/src/txe_timer_delete.o ./Middlewares/ST/threadx/common/src/txe_timer_delete.su ./Middlewares/ST/threadx/common/src/txe_timer_info_get.d ./Middlewares/ST/threadx/common/src/txe_timer_info_get.o + -$(RM) ./Middlewares/ST/threadx/common/src/txe_timer_info_get.su + +.PHONY: clean-Middlewares-2f-ST-2f-threadx-2f-common-2f-src + diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.d new file mode 100644 index 0000000..a1dc578 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_block_allocate.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_allocate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.o new file mode 100644 index 0000000..0c4631a Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.su new file mode 100644 index 0000000..be4d20a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_allocate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_allocate.c:80:7:_tx_block_allocate 88 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.d new file mode 100644 index 0000000..8fee3c7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o new file mode 100644 index 0000000..a478f48 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.su new file mode 100644 index 0000000..c0ed2d7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.c:78:7:_tx_block_pool_cleanup 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.d new file mode 100644 index 0000000..aa50922 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_block_pool_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_pool_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.o new file mode 100644 index 0000000..8304f2f Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.su new file mode 100644 index 0000000..096cac7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_pool_create.c:77:7:_tx_block_pool_create 72 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.d new file mode 100644 index 0000000..7287faa --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_block_pool_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_pool_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.o new file mode 100644 index 0000000..bdc72f2 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.su new file mode 100644 index 0000000..d6f57b0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_pool_delete.c:77:7:_tx_block_pool_delete 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.d new file mode 100644 index 0000000..3309c3b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_pool_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o new file mode 100644 index 0000000..eeb7744 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.su new file mode 100644 index 0000000..f96261e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_pool_info_get.c:80:7:_tx_block_pool_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.d new file mode 100644 index 0000000..97c0fb0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_pool_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o new file mode 100644 index 0000000..98b5b62 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.d new file mode 100644 index 0000000..0ade988 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o new file mode 100644 index 0000000..6435fc7 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.su new file mode 100644 index 0000000..beb6b02 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.c:75:7:_tx_block_pool_prioritize 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_release.d b/Debug/Middlewares/ST/threadx/common/src/tx_block_release.d new file mode 100644 index 0000000..4bb07a6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_release.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_block_release.o: \ + ../Middlewares/ST/threadx/common/src/tx_block_release.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_release.o b/Debug/Middlewares/ST/threadx/common/src/tx_block_release.o new file mode 100644 index 0000000..70b63f9 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_block_release.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_block_release.su b/Debug/Middlewares/ST/threadx/common/src/tx_block_release.su new file mode 100644 index 0000000..99f3ed2 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_block_release.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_block_release.c:75:7:_tx_block_release 72 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.d new file mode 100644 index 0000000..2c1512f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_byte_allocate.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_allocate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.o new file mode 100644 index 0000000..660d14e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.su new file mode 100644 index 0000000..6d5d131 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_allocate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_allocate.c:82:7:_tx_byte_allocate 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.d new file mode 100644 index 0000000..8939a7e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o new file mode 100644 index 0000000..c45fde4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.su new file mode 100644 index 0000000..4f3a951 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.c:78:7:_tx_byte_pool_cleanup 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.d new file mode 100644 index 0000000..fb8b009 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.o new file mode 100644 index 0000000..b75bfbb Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.su new file mode 100644 index 0000000..1a254ac --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_pool_create.c:76:7:_tx_byte_pool_create 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.d new file mode 100644 index 0000000..2aab10a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o new file mode 100644 index 0000000..ae19645 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.su new file mode 100644 index 0000000..5e6092e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_pool_delete.c:81:7:_tx_byte_pool_delete 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.d new file mode 100644 index 0000000..688a4e2 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o new file mode 100644 index 0000000..fbb8336 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.su new file mode 100644 index 0000000..a9bcaf0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.c:80:7:_tx_byte_pool_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.d new file mode 100644 index 0000000..5283ffb --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o new file mode 100644 index 0000000..01bbcf1 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.d new file mode 100644 index 0000000..341663a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o new file mode 100644 index 0000000..03605c4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.su new file mode 100644 index 0000000..b587462 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.c:75:7:_tx_byte_pool_prioritize 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.d new file mode 100644 index 0000000..cbe0ba6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_byte_pool_search.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_pool_search.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.o new file mode 100644 index 0000000..c5f118d Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.su new file mode 100644 index 0000000..0e528fd --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_pool_search.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_pool_search.c:87:9:_tx_byte_pool_search 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.d b/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.d new file mode 100644 index 0000000..02114e9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_byte_release.o: \ + ../Middlewares/ST/threadx/common/src/tx_byte_release.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.o b/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.o new file mode 100644 index 0000000..b8019ae Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.su b/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.su new file mode 100644 index 0000000..54a0513 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_byte_release.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_byte_release.c:77:7:_tx_byte_release 128 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.d new file mode 100644 index 0000000..188d367 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o new file mode 100644 index 0000000..b043ac5 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.su new file mode 100644 index 0000000..c5d27b5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.c:78:7:_tx_event_flags_cleanup 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.d new file mode 100644 index 0000000..5167804 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.o new file mode 100644 index 0000000..b71533e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.su new file mode 100644 index 0000000..c3f98fb --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_create.c:75:7:_tx_event_flags_create 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.d new file mode 100644 index 0000000..35cf631 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.o new file mode 100644 index 0000000..7905672 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.su new file mode 100644 index 0000000..80e7e61 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_delete.c:77:7:_tx_event_flags_delete 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.d new file mode 100644 index 0000000..1637d1e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.o new file mode 100644 index 0000000..b9e9488 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.su new file mode 100644 index 0000000..6d70ae0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_get.c:81:7:_tx_event_flags_get 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.d new file mode 100644 index 0000000..b35d0e7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o new file mode 100644 index 0000000..01d2842 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.su new file mode 100644 index 0000000..d2cb784 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_info_get.c:82:7:_tx_event_flags_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.d new file mode 100644 index 0000000..5ce93a5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o new file mode 100644 index 0000000..bab5631 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.d new file mode 100644 index 0000000..80046c4 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_set.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_set.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.o new file mode 100644 index 0000000..7d755e9 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.su new file mode 100644 index 0000000..f0569e3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_set.c:80:7:_tx_event_flags_set 160 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.d b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.d new file mode 100644 index 0000000..aff6fbd --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o: \ + ../Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o new file mode 100644 index 0000000..18e8b55 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.su b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.su new file mode 100644 index 0000000..d3910de --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.c:75:7:_tx_event_flags_set_notify 16 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.d b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.d new file mode 100644 index 0000000..54fdf99 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.d @@ -0,0 +1,27 @@ +Middlewares/ST/threadx/common/src/tx_initialize_high_level.o: \ + ../Middlewares/ST/threadx/common/src/tx_initialize_high_level.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.o b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.o new file mode 100644 index 0000000..c3bef4d Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.su b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.su new file mode 100644 index 0000000..c129064 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_high_level.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_initialize_high_level.c:113:9:_tx_initialize_high_level 8 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.d b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.d new file mode 100644 index 0000000..afa3e1e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.d @@ -0,0 +1,14 @@ +Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o: \ + ../Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o new file mode 100644 index 0000000..cb01a3c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.su b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.su new file mode 100644 index 0000000..d1400ed --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.c:92:7:_tx_initialize_kernel_enter 8 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.d b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.d new file mode 100644 index 0000000..47e97c7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.d @@ -0,0 +1,12 @@ +Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o: \ + ../Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o new file mode 100644 index 0000000..368e59b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.su b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.su new file mode 100644 index 0000000..e8e41ba --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.c:76:7:_tx_initialize_kernel_setup 8 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.d new file mode 100644 index 0000000..ca3c769 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o new file mode 100644 index 0000000..e1e2c80 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.su new file mode 100644 index 0000000..f79fc82 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.su @@ -0,0 +1,2 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c:78:7:_tx_mutex_cleanup 64 static,ignoring_inline_asm +../Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c:259:7:_tx_mutex_thread_release 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.d new file mode 100644 index 0000000..ab88278 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_mutex_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.o new file mode 100644 index 0000000..51460e8 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.su new file mode 100644 index 0000000..f9f42bf --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_create.c:76:7:_tx_mutex_create 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.d new file mode 100644 index 0000000..9f5120f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_mutex_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.o new file mode 100644 index 0000000..f7d6f67 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.su new file mode 100644 index 0000000..47fc25b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_delete.c:78:7:_tx_mutex_delete 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.d new file mode 100644 index 0000000..b890921 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_mutex_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.o new file mode 100644 index 0000000..43d255d Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.su new file mode 100644 index 0000000..d013cc8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_get.c:77:7:_tx_mutex_get 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.d new file mode 100644 index 0000000..4fd46bc --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_mutex_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.o new file mode 100644 index 0000000..6eb9e58 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.su new file mode 100644 index 0000000..a9b27ee --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_info_get.c:81:7:_tx_mutex_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.d new file mode 100644 index 0000000..0da9d59 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_mutex_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.o new file mode 100644 index 0000000..d2ee0f5 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_initialize.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.d new file mode 100644 index 0000000..7c1775b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o new file mode 100644 index 0000000..295aab6 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.su new file mode 100644 index 0000000..6655803 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_prioritize.c:75:7:_tx_mutex_prioritize 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.d new file mode 100644 index 0000000..89d37be --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_priority_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o new file mode 100644 index 0000000..3e500ec Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.su new file mode 100644 index 0000000..9bef798 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_priority_change.c:87:7:_tx_mutex_priority_change 72 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.d b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.d new file mode 100644 index 0000000..165f509 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_mutex_put.o: \ + ../Middlewares/ST/threadx/common/src/tx_mutex_put.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.o b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.o new file mode 100644 index 0000000..a001939 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.su b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.su new file mode 100644 index 0000000..36191d1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_mutex_put.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_mutex_put.c:80:7:_tx_mutex_put 160 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.d new file mode 100644 index 0000000..8044816 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_queue_cleanup.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_cleanup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.o new file mode 100644 index 0000000..42f3f90 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.su new file mode 100644 index 0000000..2da9833 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_cleanup.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_cleanup.c:78:7:_tx_queue_cleanup 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.d new file mode 100644 index 0000000..035282c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_queue_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.o new file mode 100644 index 0000000..d501f79 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.su new file mode 100644 index 0000000..0d108cc --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_create.c:77:7:_tx_queue_create 56 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.d new file mode 100644 index 0000000..53d1c7c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_queue_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.o new file mode 100644 index 0000000..24e442a Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.su new file mode 100644 index 0000000..47a0916 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_delete.c:76:7:_tx_queue_delete 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.d new file mode 100644 index 0000000..bc87b87 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_queue_flush.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_flush.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.o new file mode 100644 index 0000000..e1609f5 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.su new file mode 100644 index 0000000..8071f23 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_flush.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_flush.c:77:7:_tx_queue_flush 72 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.d new file mode 100644 index 0000000..6ee51d6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_queue_front_send.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_front_send.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.o new file mode 100644 index 0000000..6c04603 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.su new file mode 100644 index 0000000..b7a506f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_front_send.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_front_send.c:80:7:_tx_queue_front_send 88 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.d new file mode 100644 index 0000000..f3f5ab1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_queue_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.o new file mode 100644 index 0000000..287bfbd Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.su new file mode 100644 index 0000000..41f51b7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_info_get.c:80:7:_tx_queue_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.d new file mode 100644 index 0000000..fc70433 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_queue_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.o new file mode 100644 index 0000000..f34913f Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_initialize.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.d new file mode 100644 index 0000000..ca42038 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_queue_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.o new file mode 100644 index 0000000..f41bd88 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.su new file mode 100644 index 0000000..8fc54d5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_prioritize.c:75:7:_tx_queue_prioritize 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.d new file mode 100644 index 0000000..bc72945 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_queue_receive.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_receive.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.o new file mode 100644 index 0000000..9d66c92 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.su new file mode 100644 index 0000000..60d7974 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_receive.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_receive.c:82:7:_tx_queue_receive 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.d new file mode 100644 index 0000000..fdd745f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_queue_send.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_send.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.o new file mode 100644 index 0000000..1f8cb30 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.su new file mode 100644 index 0000000..948f9bb --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_send.c:80:7:_tx_queue_send 88 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.d b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.d new file mode 100644 index 0000000..e888608 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_queue_send_notify.o: \ + ../Middlewares/ST/threadx/common/src/tx_queue_send_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.o b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.o new file mode 100644 index 0000000..f87aae4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.su b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.su new file mode 100644 index 0000000..9fd2958 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_queue_send_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_queue_send_notify.c:75:7:_tx_queue_send_notify 16 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.d new file mode 100644 index 0000000..00ac299 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o new file mode 100644 index 0000000..a257697 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.su new file mode 100644 index 0000000..bc0c7c5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.c:77:7:_tx_semaphore_ceiling_put 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.d new file mode 100644 index 0000000..65b104f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o new file mode 100644 index 0000000..dc525e0 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.su new file mode 100644 index 0000000..ee88228 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.c:78:7:_tx_semaphore_cleanup 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.d new file mode 100644 index 0000000..c8c62a1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.o new file mode 100644 index 0000000..a8f3193 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.su new file mode 100644 index 0000000..bfc0e5e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_create.c:75:7:_tx_semaphore_create 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.d new file mode 100644 index 0000000..75ce59e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.o new file mode 100644 index 0000000..67ef8c5 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.su new file mode 100644 index 0000000..2f6fd43 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_delete.c:77:7:_tx_semaphore_delete 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.d new file mode 100644 index 0000000..d3d0f88 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.o new file mode 100644 index 0000000..6a1b794 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.su new file mode 100644 index 0000000..81f0472 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_get.c:76:7:_tx_semaphore_get 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.d new file mode 100644 index 0000000..04fcb57 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o new file mode 100644 index 0000000..6e7ab61 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.su new file mode 100644 index 0000000..048e30f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_info_get.c:80:7:_tx_semaphore_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.d new file mode 100644 index 0000000..caba9fd --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o new file mode 100644 index 0000000..99f3a35 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.d new file mode 100644 index 0000000..5c61444 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o new file mode 100644 index 0000000..cb2fab4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.su new file mode 100644 index 0000000..5eb32fd --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.c:75:7:_tx_semaphore_prioritize 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.d new file mode 100644 index 0000000..1c8487b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_put.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_put.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.o new file mode 100644 index 0000000..1a1927c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.su new file mode 100644 index 0000000..4b70300 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_put.c:75:7:_tx_semaphore_put 56 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.d b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.d new file mode 100644 index 0000000..c622f9e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o: \ + ../Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o new file mode 100644 index 0000000..20be321 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.su b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.su new file mode 100644 index 0000000..4695aa8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.c:75:7:_tx_semaphore_put_notify 16 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.d new file mode 100644 index 0000000..5b66a47 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.o new file mode 100644 index 0000000..6dad16e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.su new file mode 100644 index 0000000..660af8c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_create.c:93:7:_tx_thread_create 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.d new file mode 100644 index 0000000..8b4e33e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.o new file mode 100644 index 0000000..3265062 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.su new file mode 100644 index 0000000..f7b5ed6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_delete.c:74:7:_tx_thread_delete 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.d new file mode 100644 index 0000000..b62aae1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o new file mode 100644 index 0000000..f6a47e0 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.su new file mode 100644 index 0000000..45f95d9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.c:77:7:_tx_thread_entry_exit_notify 16 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.d new file mode 100644 index 0000000..3a94c49 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_thread_identify.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_identify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.o new file mode 100644 index 0000000..7c05a61 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.su new file mode 100644 index 0000000..a06563c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_identify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_identify.c:76:13:_tx_thread_identify 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.d new file mode 100644 index 0000000..c361b62 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.o new file mode 100644 index 0000000..3553906 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.su new file mode 100644 index 0000000..f7ab1d6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_info_get.c:83:7:_tx_thread_info_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.d new file mode 100644 index 0000000..b8d0c7a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.d @@ -0,0 +1,12 @@ +Middlewares/ST/threadx/common/src/tx_thread_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.o new file mode 100644 index 0000000..0a660aa Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.su new file mode 100644 index 0000000..8eff8d4 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_initialize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_initialize.c:321:7:_tx_thread_initialize 8 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.d new file mode 100644 index 0000000..c4a9611 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o new file mode 100644 index 0000000..b020774 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.su new file mode 100644 index 0000000..7abfb40 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c:77:7:_tx_thread_preemption_change 56 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.d new file mode 100644 index 0000000..d667df3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_priority_change.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_priority_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.o new file mode 100644 index 0000000..7449664 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.su new file mode 100644 index 0000000..3ae3550 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_priority_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_priority_change.c:89:7:_tx_thread_priority_change 72 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.d new file mode 100644 index 0000000..d679f1d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_relinquish.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_relinquish.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.o new file mode 100644 index 0000000..79bc967 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.su new file mode 100644 index 0000000..c182c20 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_relinquish.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_relinquish.c:78:7:_tx_thread_relinquish 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.d new file mode 100644 index 0000000..a865882 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_reset.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_reset.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.o new file mode 100644 index 0000000..55df521 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.su new file mode 100644 index 0000000..b1fbfec --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_reset.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_reset.c:75:7:_tx_thread_reset 56 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.d new file mode 100644 index 0000000..c80bde0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_resume.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_resume.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.o new file mode 100644 index 0000000..ee5b417 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.su new file mode 100644 index 0000000..03144be --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_resume.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_resume.c:75:7:_tx_thread_resume 56 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.d new file mode 100644 index 0000000..be05d76 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_shell_entry.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o new file mode 100644 index 0000000..65239b8 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.su new file mode 100644 index 0000000..84866e6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_shell_entry.c:76:7:_tx_thread_shell_entry 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.d new file mode 100644 index 0000000..bf4c64d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_sleep.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_sleep.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.o new file mode 100644 index 0000000..6d69130 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.su new file mode 100644 index 0000000..d064a50 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_sleep.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_sleep.c:74:7:_tx_thread_sleep 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.d new file mode 100644 index 0000000..18d90a3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o new file mode 100644 index 0000000..9d47865 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.su new file mode 100644 index 0000000..23875d9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.c:73:7:_tx_thread_stack_analyze 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.d new file mode 100644 index 0000000..40087a5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.d @@ -0,0 +1,8 @@ +Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o new file mode 100644 index 0000000..e99764b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.d new file mode 100644 index 0000000..23383fe --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o new file mode 100644 index 0000000..b6baa1c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.su new file mode 100644 index 0000000..633d471 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.c:86:7:_tx_thread_stack_error_notify 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.d new file mode 100644 index 0000000..0e0f4d0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_suspend.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_suspend.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.o new file mode 100644 index 0000000..cbc687e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.su new file mode 100644 index 0000000..8f7c304 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_suspend.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_suspend.c:79:7:_tx_thread_suspend 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.d new file mode 100644 index 0000000..d36004c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o new file mode 100644 index 0000000..612f499 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.su new file mode 100644 index 0000000..c089eb6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.c:73:7:_tx_thread_system_preempt_check 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.d new file mode 100644 index 0000000..241d366 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_system_resume.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_system_resume.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.o new file mode 100644 index 0000000..91062af Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.su new file mode 100644 index 0000000..dacd6e3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_resume.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_system_resume.c:81:7:_tx_thread_system_resume 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.d new file mode 100644 index 0000000..95b868b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o new file mode 100644 index 0000000..fbc149e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.su new file mode 100644 index 0000000..c515d76 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c:83:7:_tx_thread_system_suspend 128 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.d new file mode 100644 index 0000000..15637d8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_terminate.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_terminate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.o new file mode 100644 index 0000000..588a4a6 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.su new file mode 100644 index 0000000..91fa68a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_terminate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_terminate.c:80:7:_tx_thread_terminate 184 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.d new file mode 100644 index 0000000..5eb6115 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_time_slice.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_time_slice.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.o new file mode 100644 index 0000000..8aa0528 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.su new file mode 100644 index 0000000..65746f1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_time_slice.c:79:7:_tx_thread_time_slice 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.d new file mode 100644 index 0000000..ca9e327 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o new file mode 100644 index 0000000..4fe41d9 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.su new file mode 100644 index 0000000..c13d2ca --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.c:78:7:_tx_thread_time_slice_change 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.d new file mode 100644 index 0000000..e83e074 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_timeout.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_timeout.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.o new file mode 100644 index 0000000..3bbe57c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.su new file mode 100644 index 0000000..64d271c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_timeout.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_timeout.c:79:7:_tx_thread_timeout 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.d b/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.d new file mode 100644 index 0000000..ca98073 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o: \ + ../Middlewares/ST/threadx/common/src/tx_thread_wait_abort.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o b/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o new file mode 100644 index 0000000..5519222 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.su b/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.su new file mode 100644 index 0000000..cb836f4 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_thread_wait_abort.c:76:7:_tx_thread_wait_abort 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_time_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_time_get.d new file mode 100644 index 0000000..fa7f0d1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_time_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_time_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_time_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_time_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_time_get.o new file mode 100644 index 0000000..697fd48 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_time_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_time_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_time_get.su new file mode 100644 index 0000000..b9d6791 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_time_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_time_get.c:75:8:_tx_time_get 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_time_set.d b/Debug/Middlewares/ST/threadx/common/src/tx_time_set.d new file mode 100644 index 0000000..f468adb --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_time_set.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_time_set.o: \ + ../Middlewares/ST/threadx/common/src/tx_time_set.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_time_set.o b/Debug/Middlewares/ST/threadx/common/src/tx_time_set.o new file mode 100644 index 0000000..63b6dbd Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_time_set.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_time_set.su b/Debug/Middlewares/ST/threadx/common/src/tx_time_set.su new file mode 100644 index 0000000..8cb9462 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_time_set.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_time_set.c:73:7:_tx_time_set 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.d new file mode 100644 index 0000000..5af9396 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_timer_activate.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_activate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.o new file mode 100644 index 0000000..52ef270 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.su new file mode 100644 index 0000000..e4307ec --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_activate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_activate.c:74:7:_tx_timer_activate 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.d new file mode 100644 index 0000000..a60592c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_change.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.o new file mode 100644 index 0000000..9054b70 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.su new file mode 100644 index 0000000..1642851 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_change.c:75:7:_tx_timer_change 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.d new file mode 100644 index 0000000..2278629 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_create.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.o new file mode 100644 index 0000000..ee23101 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.su new file mode 100644 index 0000000..a32bc4e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_create.c:78:7:_tx_timer_create 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.d new file mode 100644 index 0000000..b9cda8b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_deactivate.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_deactivate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.o new file mode 100644 index 0000000..50e3130 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.su new file mode 100644 index 0000000..123ef44 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_deactivate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_deactivate.c:72:7:_tx_timer_deactivate 56 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.d new file mode 100644 index 0000000..425415f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_delete.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.o new file mode 100644 index 0000000..d4a20c2 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.su new file mode 100644 index 0000000..aab0493 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_delete.c:72:7:_tx_timer_delete 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.d new file mode 100644 index 0000000..55dfdf1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_expiration_process.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o new file mode 100644 index 0000000..6bbcb69 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.su new file mode 100644 index 0000000..1b3b5e6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_expiration_process.c:82:7:_tx_timer_expiration_process 24 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.d new file mode 100644 index 0000000..8e14a29 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_info_get.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.o new file mode 100644 index 0000000..5f0047b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.su new file mode 100644 index 0000000..5145581 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_info_get.c:79:7:_tx_timer_info_get 64 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.d new file mode 100644 index 0000000..a73d702 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.o new file mode 100644 index 0000000..b32492c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.su new file mode 100644 index 0000000..c811a6e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_initialize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_initialize.c:205:7:_tx_timer_initialize 48 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.d new file mode 100644 index 0000000..a6078a4 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_timer_system_activate.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_system_activate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.o new file mode 100644 index 0000000..3184e0e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.su new file mode 100644 index 0000000..3fed365 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_activate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_system_activate.c:79:7:_tx_timer_system_activate 40 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.d new file mode 100644 index 0000000..bb1c184 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o new file mode 100644 index 0000000..c99006e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.su new file mode 100644 index 0000000..32dc7c3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.c:74:7:_tx_timer_system_deactivate 32 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.d b/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.d new file mode 100644 index 0000000..b302045 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o: \ + ../Middlewares/ST/threadx/common/src/tx_timer_thread_entry.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o b/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o new file mode 100644 index 0000000..ec6dacd Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.su b/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.su new file mode 100644 index 0000000..79e0a2d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_timer_thread_entry.c:77:7:_tx_timer_thread_entry 104 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.d new file mode 100644 index 0000000..9064378 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o new file mode 100644 index 0000000..d6a641a Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.su new file mode 100644 index 0000000..1b1811f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.c:77:7:_tx_trace_buffer_full_notify 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.d new file mode 100644 index 0000000..1c5f844 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_disable.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_disable.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.o new file mode 100644 index 0000000..d423b2c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.su new file mode 100644 index 0000000..e3e16bf --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_disable.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_disable.c:71:7:_tx_trace_disable 4 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.d new file mode 100644 index 0000000..5e8b230 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_enable.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_enable.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.o new file mode 100644 index 0000000..9756a22 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.su new file mode 100644 index 0000000..7895a07 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_enable.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_enable.c:86:7:_tx_trace_enable 32 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.d new file mode 100644 index 0000000..5287c7f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_event_filter.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_event_filter.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.o new file mode 100644 index 0000000..55d339c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.su new file mode 100644 index 0000000..f8f80fb --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_filter.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_event_filter.c:74:7:_tx_trace_event_filter 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.d new file mode 100644 index 0000000..cdd6b78 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o new file mode 100644 index 0000000..86487ae Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.su new file mode 100644 index 0000000..ad632ef --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.c:74:7:_tx_trace_event_unfilter 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.d new file mode 100644 index 0000000..233818c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_initialize.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_initialize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.o new file mode 100644 index 0000000..c49063d Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.su new file mode 100644 index 0000000..82af735 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_initialize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_initialize.c:138:7:_tx_trace_initialize 4 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.d new file mode 100644 index 0000000..5f97f74 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o new file mode 100644 index 0000000..65dca02 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.su new file mode 100644 index 0000000..59cb667 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.c:73:7:_tx_trace_interrupt_control 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.d new file mode 100644 index 0000000..a9f41a3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o new file mode 100644 index 0000000..94a41ee Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.su new file mode 100644 index 0000000..3ac17ff --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.c:75:7:_tx_trace_isr_enter_insert 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.d new file mode 100644 index 0000000..cdc2e9e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o new file mode 100644 index 0000000..664102b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.su new file mode 100644 index 0000000..745190b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.c:75:7:_tx_trace_isr_exit_insert 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.d new file mode 100644 index 0000000..1809c39 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_object_register.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_object_register.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.o new file mode 100644 index 0000000..a936a13 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.su new file mode 100644 index 0000000..0e298b6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_register.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_object_register.c:77:7:_tx_trace_object_register 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.d new file mode 100644 index 0000000..a6a5987 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_object_unregister.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o new file mode 100644 index 0000000..068cfe6 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.su new file mode 100644 index 0000000..15645b6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_object_unregister.c:72:7:_tx_trace_object_unregister 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.d b/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.d new file mode 100644 index 0000000..66c3c2b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o: \ + ../Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_trace.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_trace.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o b/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o new file mode 100644 index 0000000..5055075 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.su b/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.su new file mode 100644 index 0000000..87e585a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.c:75:7:_tx_trace_user_event_insert 32 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.d b/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.d new file mode 100644 index 0000000..4dddbca --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_block_allocate.o: \ + ../Middlewares/ST/threadx/common/src/txe_block_allocate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.o b/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.o new file mode 100644 index 0000000..05aa7c4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.su b/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.su new file mode 100644 index 0000000..c16202b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_allocate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_block_allocate.c:80:7:_txe_block_allocate 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.d new file mode 100644 index 0000000..7248a3a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_block_pool_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_block_pool_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.o new file mode 100644 index 0000000..daca9c7 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.su new file mode 100644 index 0000000..59354f5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_block_pool_create.c:85:7:_txe_block_pool_create 88 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.d new file mode 100644 index 0000000..01a5eb1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_block_pool_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_block_pool_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.o new file mode 100644 index 0000000..5cf03a0 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.su new file mode 100644 index 0000000..cef2645 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_block_pool_delete.c:76:9:_txe_block_pool_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.d new file mode 100644 index 0000000..93c62ea --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_block_pool_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o new file mode 100644 index 0000000..beb16c4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.su new file mode 100644 index 0000000..7b3dcb3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_block_pool_info_get.c:81:7:_txe_block_pool_info_get 48 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.d new file mode 100644 index 0000000..9b2a23d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o new file mode 100644 index 0000000..a6b396b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.su new file mode 100644 index 0000000..79f2bf6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.c:72:7:_txe_block_pool_prioritize 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_release.d b/Debug/Middlewares/ST/threadx/common/src/txe_block_release.d new file mode 100644 index 0000000..897778a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_release.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_block_release.o: \ + ../Middlewares/ST/threadx/common/src/txe_block_release.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_block_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_block_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_release.o b/Debug/Middlewares/ST/threadx/common/src/txe_block_release.o new file mode 100644 index 0000000..30e141d Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_block_release.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_block_release.su b/Debug/Middlewares/ST/threadx/common/src/txe_block_release.su new file mode 100644 index 0000000..b829477 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_block_release.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_block_release.c:72:7:_txe_block_release 32 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.d b/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.d new file mode 100644 index 0000000..efac705 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_byte_allocate.o: \ + ../Middlewares/ST/threadx/common/src/txe_byte_allocate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.o b/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.o new file mode 100644 index 0000000..512826f Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.su b/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.su new file mode 100644 index 0000000..4a13034 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_allocate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_byte_allocate.c:83:7:_txe_byte_allocate 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.d new file mode 100644 index 0000000..d9eb238 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_byte_pool_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_byte_pool_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.o new file mode 100644 index 0000000..e4afd17 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.su new file mode 100644 index 0000000..d697c09 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_byte_pool_create.c:84:7:_txe_byte_pool_create 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.d new file mode 100644 index 0000000..602dca9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_byte_pool_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o new file mode 100644 index 0000000..c84c569 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.su new file mode 100644 index 0000000..2edd761 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_byte_pool_delete.c:76:7:_txe_byte_pool_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.d new file mode 100644 index 0000000..071bc41 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o new file mode 100644 index 0000000..150c393 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.su new file mode 100644 index 0000000..ad8cabe --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.c:81:7:_txe_byte_pool_info_get 48 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.d new file mode 100644 index 0000000..1e0074d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o new file mode 100644 index 0000000..1522a39 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.su new file mode 100644 index 0000000..d46daed --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.c:72:7:_txe_byte_pool_prioritize 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.d b/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.d new file mode 100644 index 0000000..2fa3775 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_byte_release.o: \ + ../Middlewares/ST/threadx/common/src/txe_byte_release.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.o b/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.o new file mode 100644 index 0000000..4681944 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.su b/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.su new file mode 100644 index 0000000..9864842 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_byte_release.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_byte_release.c:76:7:_txe_byte_release 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.d new file mode 100644 index 0000000..4c03bb8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_event_flags_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_event_flags_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.o new file mode 100644 index 0000000..5ce5cec Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.su new file mode 100644 index 0000000..7f6d19d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_event_flags_create.c:81:7:_txe_event_flags_create 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.d new file mode 100644 index 0000000..3047e82 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_event_flags_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_event_flags_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.o new file mode 100644 index 0000000..3946622 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.su new file mode 100644 index 0000000..70d83dd --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_event_flags_delete.c:76:7:_txe_event_flags_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.d new file mode 100644 index 0000000..b0e8dfd --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_event_flags_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_event_flags_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.o new file mode 100644 index 0000000..c27b87d Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.su new file mode 100644 index 0000000..4519185 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_event_flags_get.c:84:7:_txe_event_flags_get 48 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.d new file mode 100644 index 0000000..16e5576 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_event_flags_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o new file mode 100644 index 0000000..49ca431 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.su new file mode 100644 index 0000000..ec3604e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_event_flags_info_get.c:83:7:_txe_event_flags_info_get 40 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.d b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.d new file mode 100644 index 0000000..af08ae1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_event_flags_set.o: \ + ../Middlewares/ST/threadx/common/src/txe_event_flags_set.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.o b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.o new file mode 100644 index 0000000..0c850d6 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.su b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.su new file mode 100644 index 0000000..ad7e5ee --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_event_flags_set.c:77:7:_txe_event_flags_set 32 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.d b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.d new file mode 100644 index 0000000..139cdbe --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o: \ + ../Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_event_flags.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_event_flags.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o new file mode 100644 index 0000000..3eacea6 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.su b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.su new file mode 100644 index 0000000..0dc58a6 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.c:75:7:_txe_event_flags_set_notify 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.d new file mode 100644 index 0000000..48f3326 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_mutex_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_mutex_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.o new file mode 100644 index 0000000..703cd69 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.su new file mode 100644 index 0000000..147d0f1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_mutex_create.c:82:7:_txe_mutex_create 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.d new file mode 100644 index 0000000..12dfe1c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_mutex_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_mutex_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.o new file mode 100644 index 0000000..36d7f4f Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.su new file mode 100644 index 0000000..94fcd0d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_mutex_delete.c:76:7:_txe_mutex_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.d new file mode 100644 index 0000000..c77e011 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_mutex_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_mutex_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.o new file mode 100644 index 0000000..6cf2ac2 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.su new file mode 100644 index 0000000..12af0a0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_mutex_get.c:79:7:_txe_mutex_get 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.d new file mode 100644 index 0000000..a851f9e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_mutex_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_mutex_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.o new file mode 100644 index 0000000..228a4fa Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.su new file mode 100644 index 0000000..59f034c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_mutex_info_get.c:82:7:_txe_mutex_info_get 48 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.d new file mode 100644 index 0000000..47711b1 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/txe_mutex_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o new file mode 100644 index 0000000..730e121 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.su new file mode 100644 index 0000000..e505d1b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_mutex_prioritize.c:72:7:_txe_mutex_prioritize 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.d b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.d new file mode 100644 index 0000000..51f0947 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.d @@ -0,0 +1,14 @@ +Middlewares/ST/threadx/common/src/txe_mutex_put.o: \ + ../Middlewares/ST/threadx/common/src/txe_mutex_put.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_mutex.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_mutex.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.o b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.o new file mode 100644 index 0000000..f75b4db Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.su b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.su new file mode 100644 index 0000000..6b37f0a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_mutex_put.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_mutex_put.c:74:7:_txe_mutex_put 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.d new file mode 100644 index 0000000..2628bac --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_queue_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.o new file mode 100644 index 0000000..1715607 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.su new file mode 100644 index 0000000..851a5c9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_create.c:83:7:_txe_queue_create 88 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.d new file mode 100644 index 0000000..26802d8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_queue_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.o new file mode 100644 index 0000000..eeaf459 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.su new file mode 100644 index 0000000..4860d6f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_delete.c:75:7:_txe_queue_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.d new file mode 100644 index 0000000..57bfed0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_queue_flush.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_flush.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.o new file mode 100644 index 0000000..04bea4c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.su new file mode 100644 index 0000000..05fc1ca --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_flush.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_flush.c:73:7:_txe_queue_flush 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.d new file mode 100644 index 0000000..c08b2aa --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_queue_front_send.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_front_send.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.o new file mode 100644 index 0000000..47ce20e Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.su new file mode 100644 index 0000000..17b5a81 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_front_send.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_front_send.c:78:7:_txe_queue_front_send 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.d new file mode 100644 index 0000000..40bc1ea --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_queue_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.o new file mode 100644 index 0000000..0b8a859 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.su new file mode 100644 index 0000000..bb66229 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_info_get.c:81:7:_txe_queue_info_get 48 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.d new file mode 100644 index 0000000..6bbc48e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_queue_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.o new file mode 100644 index 0000000..2841ee2 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.su new file mode 100644 index 0000000..e32e534 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_prioritize.c:71:7:_txe_queue_prioritize 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.d new file mode 100644 index 0000000..a023a09 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_queue_receive.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_receive.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.o new file mode 100644 index 0000000..a833306 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.su new file mode 100644 index 0000000..971f668 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_receive.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_receive.c:80:7:_txe_queue_receive 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.d new file mode 100644 index 0000000..643f7e8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_queue_send.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_send.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.o new file mode 100644 index 0000000..58c0e3a Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.su new file mode 100644 index 0000000..d68ab0a --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_send.c:78:7:_txe_queue_send 40 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.d b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.d new file mode 100644 index 0000000..0baa8d0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_queue_send_notify.o: \ + ../Middlewares/ST/threadx/common/src/txe_queue_send_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_queue.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_queue.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.o b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.o new file mode 100644 index 0000000..0645fe1 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.su b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.su new file mode 100644 index 0000000..53254c7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_queue_send_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_queue_send_notify.c:74:7:_txe_queue_send_notify 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.d new file mode 100644 index 0000000..f80e46e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o new file mode 100644 index 0000000..9e586b7 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.su new file mode 100644 index 0000000..f62e098 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.c:76:7:_txe_semaphore_ceiling_put 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.d new file mode 100644 index 0000000..9cb52f8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.d @@ -0,0 +1,16 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.o new file mode 100644 index 0000000..89aabca Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.su new file mode 100644 index 0000000..811fbdc --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_create.c:81:7:_txe_semaphore_create 80 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.d new file mode 100644 index 0000000..cf8c32b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.o new file mode 100644 index 0000000..1b3f8da Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.su new file mode 100644 index 0000000..e6e43d0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_delete.c:76:7:_txe_semaphore_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.d new file mode 100644 index 0000000..ea2a4cf --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.d @@ -0,0 +1,13 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.o new file mode 100644 index 0000000..c37525b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.su new file mode 100644 index 0000000..567aac7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_get.c:76:7:_txe_semaphore_get 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.d new file mode 100644 index 0000000..6b02ea7 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o new file mode 100644 index 0000000..64e32a7 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.su new file mode 100644 index 0000000..b3f3071 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_info_get.c:81:7:_txe_semaphore_info_get 40 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.d new file mode 100644 index 0000000..d6bca67 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o new file mode 100644 index 0000000..47998a0 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.su new file mode 100644 index 0000000..10f5a2d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.c:72:7:_txe_semaphore_prioritize 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.d new file mode 100644 index 0000000..77040ac --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_put.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_put.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.o new file mode 100644 index 0000000..171c208 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.su new file mode 100644 index 0000000..d3d6936 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_put.c:72:7:_txe_semaphore_put 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.d b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.d new file mode 100644 index 0000000..232bf47 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.d @@ -0,0 +1,10 @@ +Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o: \ + ../Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_semaphore.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_semaphore.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o new file mode 100644 index 0000000..ea1dc39 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.su b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.su new file mode 100644 index 0000000..5993db0 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.c:75:7:_txe_semaphore_put_notify 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.d new file mode 100644 index 0000000..41b8bf9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.d @@ -0,0 +1,14 @@ +Middlewares/ST/threadx/common/src/txe_thread_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.o new file mode 100644 index 0000000..de84b2a Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.su new file mode 100644 index 0000000..64ec0e3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_create.c:90:9:_txe_thread_create 112 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.d new file mode 100644 index 0000000..ca5959d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.o new file mode 100644 index 0000000..744c95f Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.su new file mode 100644 index 0000000..82c8027 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_delete.c:73:7:_txe_thread_delete 24 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.d new file mode 100644 index 0000000..abe2f4d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o new file mode 100644 index 0000000..e9453c8 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.su new file mode 100644 index 0000000..45171e5 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.c:75:7:_txe_thread_entry_exit_notify 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.d new file mode 100644 index 0000000..8b22104 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.o new file mode 100644 index 0000000..ee45f1b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.su new file mode 100644 index 0000000..115c291 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_info_get.c:85:7:_txe_thread_info_get 56 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.d new file mode 100644 index 0000000..12e122c --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_preemption_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o new file mode 100644 index 0000000..3b16029 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.su new file mode 100644 index 0000000..6be265f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_preemption_change.c:77:7:_txe_thread_preemption_change 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.d new file mode 100644 index 0000000..583f738 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_priority_change.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_priority_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.o new file mode 100644 index 0000000..57ff3d4 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.su new file mode 100644 index 0000000..f8d7b48 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_priority_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_priority_change.c:78:7:_txe_thread_priority_change 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.d new file mode 100644 index 0000000..3f1cd07 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_relinquish.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_relinquish.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.o new file mode 100644 index 0000000..486ab19 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.su new file mode 100644 index 0000000..c385427 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_relinquish.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_relinquish.c:72:7:_txe_thread_relinquish 16 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.d new file mode 100644 index 0000000..65e7c4b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/txe_thread_reset.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_reset.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.o new file mode 100644 index 0000000..07773aa Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.su new file mode 100644 index 0000000..8a17393 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_reset.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_reset.c:74:7:_txe_thread_reset 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.d new file mode 100644 index 0000000..ad8c821 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_resume.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_resume.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.o new file mode 100644 index 0000000..eb3e92c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.su new file mode 100644 index 0000000..ad9d3be --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_resume.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_resume.c:72:7:_txe_thread_resume 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.d new file mode 100644 index 0000000..20beb35 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_suspend.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_suspend.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.o new file mode 100644 index 0000000..243c816 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.su new file mode 100644 index 0000000..d659c89 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_suspend.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_suspend.c:74:7:_txe_thread_suspend 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.d new file mode 100644 index 0000000..d8c4c01 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_terminate.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_terminate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.o new file mode 100644 index 0000000..0554d49 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.su new file mode 100644 index 0000000..693bf35 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_terminate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_terminate.c:75:7:_txe_thread_terminate 24 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.d new file mode 100644 index 0000000..a03838d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o new file mode 100644 index 0000000..3009fab Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.su new file mode 100644 index 0000000..0f8a5b4 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.c:77:7:_txe_thread_time_slice_change 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.d b/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.d new file mode 100644 index 0000000..bd4c45d --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o: \ + ../Middlewares/ST/threadx/common/src/txe_thread_wait_abort.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o b/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o new file mode 100644 index 0000000..f76d489 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.su b/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.su new file mode 100644 index 0000000..6c05592 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_thread_wait_abort.c:72:7:_txe_thread_wait_abort 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.d b/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.d new file mode 100644 index 0000000..f2a9afe --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_timer_activate.o: \ + ../Middlewares/ST/threadx/common/src/txe_timer_activate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.o b/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.o new file mode 100644 index 0000000..3733ac2 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.su b/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.su new file mode 100644 index 0000000..f8c8ac8 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_activate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_timer_activate.c:74:7:_txe_timer_activate 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.d b/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.d new file mode 100644 index 0000000..6ed8b85 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.d @@ -0,0 +1,14 @@ +Middlewares/ST/threadx/common/src/txe_timer_change.o: \ + ../Middlewares/ST/threadx/common/src/txe_timer_change.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.o b/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.o new file mode 100644 index 0000000..830ac17 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.su b/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.su new file mode 100644 index 0000000..47f3def --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_change.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_timer_change.c:79:7:_txe_timer_change 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.d b/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.d new file mode 100644 index 0000000..128de0e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.d @@ -0,0 +1,14 @@ +Middlewares/ST/threadx/common/src/txe_timer_create.o: \ + ../Middlewares/ST/threadx/common/src/txe_timer_create.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_initialize.h \ + ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_initialize.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.o b/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.o new file mode 100644 index 0000000..962d48c Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.su b/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.su new file mode 100644 index 0000000..07d6e9e --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_create.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_timer_create.c:85:7:_txe_timer_create 96 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.d b/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.d new file mode 100644 index 0000000..bcd19c3 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_timer_deactivate.o: \ + ../Middlewares/ST/threadx/common/src/txe_timer_deactivate.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.o b/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.o new file mode 100644 index 0000000..7acbfc7 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.su b/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.su new file mode 100644 index 0000000..1e94c00 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_deactivate.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_timer_deactivate.c:73:7:_txe_timer_deactivate 24 static diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.d b/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.d new file mode 100644 index 0000000..f9d5333 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.d @@ -0,0 +1,11 @@ +Middlewares/ST/threadx/common/src/txe_timer_delete.o: \ + ../Middlewares/ST/threadx/common/src/txe_timer_delete.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_thread.h \ + ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_thread.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.o b/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.o new file mode 100644 index 0000000..348b86f Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.su b/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.su new file mode 100644 index 0000000..12dc11f --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_delete.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_timer_delete.c:75:7:_txe_timer_delete 32 static,ignoring_inline_asm diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.d b/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.d new file mode 100644 index 0000000..bd8643b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.d @@ -0,0 +1,9 @@ +Middlewares/ST/threadx/common/src/txe_timer_info_get.o: \ + ../Middlewares/ST/threadx/common/src/txe_timer_info_get.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../Middlewares/ST/threadx/common/inc/tx_timer.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_timer.h: diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.o b/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.o new file mode 100644 index 0000000..b838e79 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.o differ diff --git a/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.su b/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.su new file mode 100644 index 0000000..1d7c5e9 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/common/src/txe_timer_info_get.su @@ -0,0 +1 @@ +../Middlewares/ST/threadx/common/src/txe_timer_info_get.c:80:7:_txe_timer_info_get 40 static diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/subdir.mk b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/subdir.mk new file mode 100644 index 0000000..fc09026 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/subdir.mk @@ -0,0 +1,45 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +S_UPPER_SRCS += \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.S \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.S \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.S \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.S \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.S \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.S \ +../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.S + +OBJS += \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + +S_UPPER_DEPS += \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.d \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.d \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.d \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.d \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.d \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.d \ +./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/%.o: ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/%.S Middlewares/ST/threadx/ports/cortex_m7/gnu/src/subdir.mk + arm-none-eabi-gcc -mcpu=cortex-m7 -g3 -DDEBUG -c -x assembler-with-cpp -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" "$<" + +clean: clean-Middlewares-2f-ST-2f-threadx-2f-ports-2f-cortex_m7-2f-gnu-2f-src + +clean-Middlewares-2f-ST-2f-threadx-2f-ports-2f-cortex_m7-2f-gnu-2f-src: + -$(RM) ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.d ./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o + +.PHONY: clean-Middlewares-2f-ST-2f-threadx-2f-ports-2f-cortex_m7-2f-gnu-2f-src + diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.d new file mode 100644 index 0000000..f82216b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o new file mode 100644 index 0000000..2daea18 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o differ diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.d new file mode 100644 index 0000000..65bf20b --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o new file mode 100644 index 0000000..8b010ed Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o differ diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.d new file mode 100644 index 0000000..00e1906 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o new file mode 100644 index 0000000..5c64ce8 Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o differ diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.d new file mode 100644 index 0000000..fe1f718 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o new file mode 100644 index 0000000..e944c8b Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o differ diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.d new file mode 100644 index 0000000..addd648 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o new file mode 100644 index 0000000..bef01da Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o differ diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.d new file mode 100644 index 0000000..5e16e58 --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o new file mode 100644 index 0000000..97e6ebc Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o differ diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.d b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.d new file mode 100644 index 0000000..34779ec --- /dev/null +++ b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.d @@ -0,0 +1,2 @@ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o: \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.S diff --git a/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o new file mode 100644 index 0000000..05b1fbe Binary files /dev/null and b/Debug/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o differ diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/platform/driver/touch/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/platform/driver/touch/subdir.mk new file mode 100644 index 0000000..9f612d6 --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/platform/driver/touch/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/platform/driver/touch/%.o Middlewares/ST/touchgfx/framework/source/platform/driver/touch/%.su: ../Middlewares/ST/touchgfx/framework/source/platform/driver/touch/%.cpp Middlewares/ST/touchgfx/framework/source/platform/driver/touch/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-platform-2f-driver-2f-touch + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-platform-2f-driver-2f-touch: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.d ./Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.o ./Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-platform-2f-driver-2f-touch + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/subdir.mk new file mode 100644 index 0000000..faed84a --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/subdir.mk @@ -0,0 +1,33 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.cpp \ +../Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.cpp \ +../Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.o \ +./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.o \ +./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.d \ +./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.d \ +./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/%.o Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/%.su: ../Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/%.cpp Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-platform-2f-hal-2f-simulator-2f-sdl2 + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-platform-2f-hal-2f-simulator-2f-sdl2: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.d ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.o ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.su ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.d ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.o ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.su ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.d ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.o ./Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-platform-2f-hal-2f-simulator-2f-sdl2 + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/subdir.mk new file mode 100644 index 0000000..7a8069c --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/subdir.mk @@ -0,0 +1,33 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-clock + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-clock: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-clock + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/subdir.mk new file mode 100644 index 0000000..d445dc0 --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/subdir.mk @@ -0,0 +1,45 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-progress_indicators + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-progress_indicators: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-progress_indicators + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/subdir.mk new file mode 100644 index 0000000..7eb26a1 --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/subdir.mk @@ -0,0 +1,42 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-scrollers + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-scrollers: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers-2f-scrollers + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/subdir.mk new file mode 100644 index 0000000..cdbfbdb --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/subdir.mk @@ -0,0 +1,51 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/containers/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/containers/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/containers/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/containers/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-containers + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/subdir.mk new file mode 100644 index 0000000..6cffd74 --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/subdir.mk @@ -0,0 +1,148 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets-2f-canvas + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets-2f-canvas: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.o + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets-2f-canvas + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/subdir.mk new file mode 100644 index 0000000..c4820ba --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/subdir.mk @@ -0,0 +1,45 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets-2f-graph + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets-2f-graph: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets-2f-graph + diff --git a/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/subdir.mk b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/subdir.mk new file mode 100644 index 0000000..a483618 --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/subdir.mk @@ -0,0 +1,93 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.cpp \ +../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.o \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.d \ +./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/%.o Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/%.su: ../Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/%.cpp Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets + +clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets: + -$(RM) ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.su ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.d ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.o ./Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-framework-2f-source-2f-touchgfx-2f-widgets + diff --git a/Debug/Middlewares/ST/touchgfx/os/subdir.mk b/Debug/Middlewares/ST/touchgfx/os/subdir.mk new file mode 100644 index 0000000..fb861e8 --- /dev/null +++ b/Debug/Middlewares/ST/touchgfx/os/subdir.mk @@ -0,0 +1,30 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../Middlewares/ST/touchgfx/os/OSWrappers.cpp \ +../Middlewares/ST/touchgfx/os/OSWrappers_cmsis.cpp + +OBJS += \ +./Middlewares/ST/touchgfx/os/OSWrappers.o \ +./Middlewares/ST/touchgfx/os/OSWrappers_cmsis.o + +CPP_DEPS += \ +./Middlewares/ST/touchgfx/os/OSWrappers.d \ +./Middlewares/ST/touchgfx/os/OSWrappers_cmsis.d + + +# Each subdirectory must supply rules for building sources it contributes +Middlewares/ST/touchgfx/os/%.o Middlewares/ST/touchgfx/os/%.su: ../Middlewares/ST/touchgfx/os/%.cpp Middlewares/ST/touchgfx/os/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-Middlewares-2f-ST-2f-touchgfx-2f-os + +clean-Middlewares-2f-ST-2f-touchgfx-2f-os: + -$(RM) ./Middlewares/ST/touchgfx/os/OSWrappers.d ./Middlewares/ST/touchgfx/os/OSWrappers.o ./Middlewares/ST/touchgfx/os/OSWrappers.su ./Middlewares/ST/touchgfx/os/OSWrappers_cmsis.d ./Middlewares/ST/touchgfx/os/OSWrappers_cmsis.o ./Middlewares/ST/touchgfx/os/OSWrappers_cmsis.su + +.PHONY: clean-Middlewares-2f-ST-2f-touchgfx-2f-os + diff --git a/Debug/TouchGFX/App/app_touchgfx.d b/Debug/TouchGFX/App/app_touchgfx.d new file mode 100644 index 0000000..6e0e22a --- /dev/null +++ b/Debug/TouchGFX/App/app_touchgfx.d @@ -0,0 +1,8 @@ +TouchGFX/App/app_touchgfx.o: ../TouchGFX/App/app_touchgfx.c \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h ../TouchGFX/App/app_touchgfx.h +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../TouchGFX/App/app_touchgfx.h: diff --git a/Debug/TouchGFX/App/app_touchgfx.o b/Debug/TouchGFX/App/app_touchgfx.o new file mode 100644 index 0000000..995a29f Binary files /dev/null and b/Debug/TouchGFX/App/app_touchgfx.o differ diff --git a/Debug/TouchGFX/App/app_touchgfx.su b/Debug/TouchGFX/App/app_touchgfx.su new file mode 100644 index 0000000..2246c0e --- /dev/null +++ b/Debug/TouchGFX/App/app_touchgfx.su @@ -0,0 +1,4 @@ +../TouchGFX/App/app_touchgfx.c:59:6:MX_TouchGFX_PreOSInit 8 static +../TouchGFX/App/app_touchgfx.c:69:6:MX_TouchGFX_Init 56 static +../TouchGFX/App/app_touchgfx.c:96:6:MX_TouchGFX_Process 8 static +../TouchGFX/App/app_touchgfx.c:105:6:TouchGFX_Task 16 static diff --git a/Debug/TouchGFX/App/subdir.mk b/Debug/TouchGFX/App/subdir.mk new file mode 100644 index 0000000..abbd56f --- /dev/null +++ b/Debug/TouchGFX/App/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../TouchGFX/App/app_touchgfx.c + +C_DEPS += \ +./TouchGFX/App/app_touchgfx.d + +OBJS += \ +./TouchGFX/App/app_touchgfx.o + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/App/%.o TouchGFX/App/%.su: ../TouchGFX/App/%.c TouchGFX/App/subdir.mk + arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-App + +clean-TouchGFX-2f-App: + -$(RM) ./TouchGFX/App/app_touchgfx.d ./TouchGFX/App/app_touchgfx.o ./TouchGFX/App/app_touchgfx.su + +.PHONY: clean-TouchGFX-2f-App + diff --git a/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.d b/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.d new file mode 100644 index 0000000..053b2db --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.d @@ -0,0 +1,24 @@ +TouchGFX/generated/fonts/src/ApplicationFontProvider.o: \ + ../TouchGFX/generated/fonts/src/ApplicationFontProvider.cpp \ + ../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.o b/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.o new file mode 100644 index 0000000..ae81700 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.su b/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.su new file mode 100644 index 0000000..e46eee8 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/ApplicationFontProvider.su @@ -0,0 +1,5 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp:43:13:touchgfx::FontProvider::~FontProvider() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp:43:13:virtual touchgfx::FontProvider::~FontProvider() 16 static +../TouchGFX/generated/fonts/src/ApplicationFontProvider.cpp:8:17:virtual touchgfx::Font* ApplicationFontProvider::getFont(touchgfx::FontId) 16 static +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp:29:7:ApplicationFontProvider::~ApplicationFontProvider() 16 static +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp:29:7:virtual ApplicationFontProvider::~ApplicationFontProvider() 16 static diff --git a/Debug/TouchGFX/generated/fonts/src/CachedFont.d b/Debug/TouchGFX/generated/fonts/src/CachedFont.d new file mode 100644 index 0000000..57aa5b2 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/CachedFont.d @@ -0,0 +1,26 @@ +TouchGFX/generated/fonts/src/CachedFont.o: \ + ../TouchGFX/generated/fonts/src/CachedFont.cpp \ + ../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp \ + ../TouchGFX/generated/fonts/include/fonts/FontCache.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp \ + ../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp: +../TouchGFX/generated/fonts/include/fonts/FontCache.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp: +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/CachedFont.o b/Debug/TouchGFX/generated/fonts/src/CachedFont.o new file mode 100644 index 0000000..f70e957 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/CachedFont.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/CachedFont.su b/Debug/TouchGFX/generated/fonts/src/CachedFont.su new file mode 100644 index 0000000..f19e288 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/CachedFont.su @@ -0,0 +1,24 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:198:30:virtual const touchgfx::GlyphNode* touchgfx::Font::getGlyph(touchgfx::Unicode::UnicodeChar) const 40 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:217:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getFallbackChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:230:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getEllipsisChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:319:44:virtual uint16_t touchgfx::Font::getFontHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:331:44:virtual uint16_t touchgfx::Font::getMinimumTextHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:341:43:virtual uint8_t touchgfx::Font::getBitsPerPixel() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:351:43:virtual uint8_t touchgfx::Font::getByteAlignRow() const 16 static +../TouchGFX/generated/fonts/include/fonts/FontCache.hpp:47:34:static const uint8_t* touchgfx::FontCache::getPixelData(const touchgfx::GlyphNode*) 16 static +../TouchGFX/generated/fonts/include/fonts/FontCache.hpp:51:24:static bool touchgfx::FontCache::isCached(const touchgfx::GlyphNode*) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:touchgfx::ConstFont::~ConstFont() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:virtual touchgfx::ConstFont::~ConstFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:virtual touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:55:29:virtual const uint16_t* touchgfx::CachedFont::getGSUBTable() const 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:64:18:virtual void touchgfx::CachedFont::setGSUBTable(const uint16_t*) 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:69:45:virtual const touchgfx::FontContextualFormsTable* touchgfx::CachedFont::getContextualFormsTable() const 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:78:18:virtual void touchgfx::CachedFont::setContextualFormsTable(const touchgfx::FontContextualFormsTable*) 16 static +../TouchGFX/generated/fonts/src/CachedFont.cpp:8:16:virtual const uint8_t* touchgfx::CachedFont::getPixelData(const touchgfx::GlyphNode*) const 24 static +../TouchGFX/generated/fonts/src/CachedFont.cpp:19:18:virtual const touchgfx::GlyphNode* touchgfx::CachedFont::getGlyph(touchgfx::Unicode::UnicodeChar, const uint8_t*&, uint8_t&) const 32 static +../TouchGFX/generated/fonts/src/CachedFont.cpp:50:8:virtual int8_t touchgfx::CachedFont::getKerning(touchgfx::Unicode::UnicodeChar, const touchgfx::GlyphNode*) const 24 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:12:7:touchgfx::CachedFont::~CachedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:12:7:virtual touchgfx::CachedFont::~CachedFont() 16 static diff --git a/Debug/TouchGFX/generated/fonts/src/FontCache.d b/Debug/TouchGFX/generated/fonts/src/FontCache.d new file mode 100644 index 0000000..ae8f65e --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/FontCache.d @@ -0,0 +1,34 @@ +TouchGFX/generated/fonts/src/FontCache.o: \ + ../TouchGFX/generated/fonts/src/FontCache.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp \ + ../TouchGFX/generated/fonts/include/fonts/FontCache.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp \ + ../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp: +../TouchGFX/generated/fonts/include/fonts/FontCache.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp: +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/FontCache.o b/Debug/TouchGFX/generated/fonts/src/FontCache.o new file mode 100644 index 0000000..2908760 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/FontCache.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/FontCache.su b/Debug/TouchGFX/generated/fonts/src/FontCache.su new file mode 100644 index 0000000..67227a6 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/FontCache.su @@ -0,0 +1,36 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp:65:13:touchgfx::TypedText::~TypedText() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp:65:13:virtual touchgfx::TypedText::~TypedText() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:touchgfx::ConstFont::~ConstFont() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:virtual touchgfx::ConstFont::~ConstFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:virtual touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:15:5:touchgfx::CachedFont::CachedFont(const touchgfx::BinaryFontData*, touchgfx::FontId, touchgfx::FontCache*, const touchgfx::GeneratedFont*) 104 static +../TouchGFX/generated/fonts/src/FontCache.cpp:13:1:touchgfx::FontCache::FontCache() 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:18:6:void touchgfx::FontCache::clear(bool) 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:35:6:void touchgfx::FontCache::setMemory(uint8_t*, uint32_t) 24 static +../TouchGFX/generated/fonts/src/FontCache.cpp:43:6:void touchgfx::FontCache::setReader(touchgfx::FontDataReader*) 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:48:18:const touchgfx::GlyphNode* touchgfx::FontCache::getGlyph(touchgfx::Unicode::UnicodeChar, touchgfx::FontId) const 24 static +../TouchGFX/generated/fonts/src/FontCache.cpp:63:6:void touchgfx::FontCache::open() 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:71:6:void touchgfx::FontCache::close() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:163:7:constexpr touchgfx::Font& touchgfx::Font::operator=(const touchgfx::Font&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:constexpr touchgfx::ConstFont& touchgfx::ConstFont::operator=(touchgfx::ConstFont&&) 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:constexpr touchgfx::GeneratedFont& touchgfx::GeneratedFont::operator=(touchgfx::GeneratedFont&&) 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:12:7:constexpr touchgfx::CachedFont& touchgfx::CachedFont::operator=(touchgfx::CachedFont&&) 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:79:6:void touchgfx::FontCache::initializeCachedFont(touchgfx::TypedText, touchgfx::CachedFont*, bool) 136 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp:41:7:constexpr touchgfx::TypedText::TypedText(const touchgfx::TypedText&) 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:158:6:bool touchgfx::FontCache::cacheString(touchgfx::TypedText, const UnicodeChar*) 40 static +../TouchGFX/generated/fonts/src/FontCache.cpp:171:6:bool touchgfx::FontCache::cacheLigatures(touchgfx::CachedFont*, touchgfx::TypedText, const UnicodeChar*) 64 static +../TouchGFX/generated/fonts/src/FontCache.cpp:184:6:bool touchgfx::FontCache::cacheSortedString(touchgfx::TypedText) 88 static +../TouchGFX/generated/fonts/src/FontCache.cpp:233:6:bool touchgfx::FontCache::contains(touchgfx::Unicode::UnicodeChar, touchgfx::FontId) const 24 static +../TouchGFX/generated/fonts/src/FontCache.cpp:248:6:void touchgfx::FontCache::insert(touchgfx::Unicode::UnicodeChar, touchgfx::FontId, uint32_t, bool&) 40 static +../TouchGFX/generated/fonts/src/FontCache.cpp:276:10:uint8_t* touchgfx::FontCache::copyGlyph(uint8_t*, touchgfx::Unicode::UnicodeChar, touchgfx::FontId, uint32_t, bool&) 56 static +../TouchGFX/generated/fonts/src/FontCache.cpp:310:6:void touchgfx::FontCache::cacheData(uint32_t, touchgfx::GlyphNode*) 48 static +../TouchGFX/generated/fonts/src/FontCache.cpp:336:6:bool touchgfx::FontCache::createSortedString(const UnicodeChar*) 32 static +../TouchGFX/generated/fonts/src/FontCache.cpp:357:6:) 164 static +../TouchGFX/generated/fonts/src/FontCache.cpp:384:6:bool touchgfx::FontCache::sortSortedString(int) 40 static +../TouchGFX/generated/fonts/src/FontCache.cpp:410:6:void touchgfx::FontCache::setPosition(uint32_t) 16 static +../TouchGFX/generated/fonts/src/FontCache.cpp:418:6:void touchgfx::FontCache::readData(void*, uint32_t) 24 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:12:7:touchgfx::CachedFont::~CachedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/CachedFont.hpp:12:7:virtual touchgfx::CachedFont::~CachedFont() 16 static diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.d b/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.d new file mode 100644 index 0000000..c0eb365 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.d @@ -0,0 +1,6 @@ +TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o: \ + ../TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o b/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o new file mode 100644 index 0000000..ead87b2 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.su b/Debug/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.d b/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.d new file mode 100644 index 0000000..f4e5f41 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.d @@ -0,0 +1,6 @@ +TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o: \ + ../TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o b/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o new file mode 100644 index 0000000..170d48f Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.su b/Debug/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.d b/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.d new file mode 100644 index 0000000..f3594c2 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.d @@ -0,0 +1,6 @@ +TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o: \ + ../TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o b/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o new file mode 100644 index 0000000..68eeb92 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.su b/Debug/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/TouchGFX/generated/fonts/src/GeneratedFont.d b/Debug/TouchGFX/generated/fonts/src/GeneratedFont.d new file mode 100644 index 0000000..b7251a8 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/GeneratedFont.d @@ -0,0 +1,14 @@ +TouchGFX/generated/fonts/src/GeneratedFont.o: \ + ../TouchGFX/generated/fonts/src/GeneratedFont.cpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/GeneratedFont.o b/Debug/TouchGFX/generated/fonts/src/GeneratedFont.o new file mode 100644 index 0000000..29b75ac Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/GeneratedFont.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/GeneratedFont.su b/Debug/TouchGFX/generated/fonts/src/GeneratedFont.su new file mode 100644 index 0000000..0fbe324 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/GeneratedFont.su @@ -0,0 +1,18 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:198:30:virtual const touchgfx::GlyphNode* touchgfx::Font::getGlyph(touchgfx::Unicode::UnicodeChar) const 40 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:217:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getFallbackChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:230:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getEllipsisChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:319:44:virtual uint16_t touchgfx::Font::getFontHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:331:44:virtual uint16_t touchgfx::Font::getMinimumTextHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:341:43:virtual uint8_t touchgfx::Font::getBitsPerPixel() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:351:43:virtual uint8_t touchgfx::Font::getByteAlignRow() const 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:70:29:virtual const uint16_t* touchgfx::GeneratedFont::getGSUBTable() const 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:80:45:virtual const touchgfx::FontContextualFormsTable* touchgfx::GeneratedFont::getContextualFormsTable() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:touchgfx::ConstFont::~ConstFont() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:virtual touchgfx::ConstFont::~ConstFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:virtual touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/src/GeneratedFont.cpp:8:1:touchgfx::GeneratedFont::GeneratedFont(const touchgfx::GlyphNode*, uint16_t, uint16_t, uint8_t, uint8_t, uint8_t, uint8_t, uint8_t, const uint8_t* const*, const touchgfx::KerningNode*, touchgfx::Unicode::UnicodeChar, touchgfx::Unicode::UnicodeChar, const uint16_t*, const touchgfx::FontContextualFormsTable*) 56 static +../TouchGFX/generated/fonts/src/GeneratedFont.cpp:17:16:virtual const uint8_t* touchgfx::GeneratedFont::getPixelData(const touchgfx::GlyphNode*) const 24 static +../TouchGFX/generated/fonts/src/GeneratedFont.cpp:23:8:virtual int8_t touchgfx::GeneratedFont::getKerning(touchgfx::Unicode::UnicodeChar, const touchgfx::GlyphNode*) const 40 static diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.d b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.d new file mode 100644 index 0000000..c703b31 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.d @@ -0,0 +1,10 @@ +TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o: \ + ../TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o new file mode 100644 index 0000000..373ef55 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.su b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.d b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.d new file mode 100644 index 0000000..3f5d592 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.d @@ -0,0 +1,10 @@ +TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o: \ + ../TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o new file mode 100644 index 0000000..d8815bc Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.su b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.d b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.d new file mode 100644 index 0000000..7b8802a --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.d @@ -0,0 +1,10 @@ +TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o: \ + ../TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o new file mode 100644 index 0000000..4a599e1 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.su b/Debug/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.su new file mode 100644 index 0000000..e69de29 diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.d b/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.d new file mode 100644 index 0000000..43b5cc3 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.d @@ -0,0 +1,14 @@ +TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o: \ + ../TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o b/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o new file mode 100644 index 0000000..7323294 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.su b/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.su new file mode 100644 index 0000000..1ddfe6f --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.su @@ -0,0 +1,8 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:touchgfx::ConstFont::~ConstFont() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:virtual touchgfx::ConstFont::~ConstFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:virtual touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp:25:160:void __tcf_0() 8 static +../TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp:23:26:touchgfx::GeneratedFont& getFont_verdana_10_4bpp() 56 static diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.d b/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.d new file mode 100644 index 0000000..8cf3b7b --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.d @@ -0,0 +1,14 @@ +TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o: \ + ../TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o b/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o new file mode 100644 index 0000000..6e644dd Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.su b/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.su new file mode 100644 index 0000000..7cb9fd2 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.su @@ -0,0 +1,8 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:touchgfx::ConstFont::~ConstFont() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:virtual touchgfx::ConstFont::~ConstFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:virtual touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp:25:160:void __tcf_0() 8 static +../TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp:23:26:touchgfx::GeneratedFont& getFont_verdana_20_4bpp() 56 static diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.d b/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.d new file mode 100644 index 0000000..9890fe3 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.d @@ -0,0 +1,14 @@ +TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o: \ + ../TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o b/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o new file mode 100644 index 0000000..f089aa4 Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.su b/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.su new file mode 100644 index 0000000..aea4602 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.su @@ -0,0 +1,8 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:touchgfx::ConstFont::~ConstFont() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp:35:7:virtual touchgfx::ConstFont::~ConstFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp:17:7:virtual touchgfx::GeneratedFont::~GeneratedFont() 16 static +../TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp:25:160:void __tcf_0() 8 static +../TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp:23:26:touchgfx::GeneratedFont& getFont_verdana_40_4bpp() 56 static diff --git a/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.d b/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.d new file mode 100644 index 0000000..e0a7f4b --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.d @@ -0,0 +1,18 @@ +TouchGFX/generated/fonts/src/UnmappedDataFont.o: \ + ../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FlashDataReader.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FlashDataReader.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp: diff --git a/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.o b/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.o new file mode 100644 index 0000000..8db156c Binary files /dev/null and b/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.o differ diff --git a/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.su b/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.su new file mode 100644 index 0000000..8881401 --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/UnmappedDataFont.su @@ -0,0 +1,20 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:167:13:virtual touchgfx::Font::~Font() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:198:30:virtual const touchgfx::GlyphNode* touchgfx::Font::getGlyph(touchgfx::Unicode::UnicodeChar) const 40 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:217:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getFallbackChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:230:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getEllipsisChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:319:44:virtual uint16_t touchgfx::Font::getFontHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:331:44:virtual uint16_t touchgfx::Font::getMinimumTextHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:341:43:virtual uint8_t touchgfx::Font::getBitsPerPixel() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:351:43:virtual uint8_t touchgfx::Font::getByteAlignRow() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:484:5:touchgfx::Font::Font(uint16_t, uint8_t, uint8_t, uint8_t, uint8_t, uint8_t, touchgfx::Unicode::UnicodeChar, touchgfx::Unicode::UnicodeChar) 16 static +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp:37:39:static touchgfx::FlashDataReader* ApplicationFontProvider::getFlashReader() 4 static +../TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp:89:29:virtual const uint16_t* touchgfx::UnmappedDataFont::getGSUBTable() const 16 static +../TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp:99:45:virtual const touchgfx::FontContextualFormsTable* touchgfx::UnmappedDataFont::getContextualFormsTable() const 16 static +../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp:12:1:touchgfx::UnmappedDataFont::UnmappedDataFont(const touchgfx::GlyphNode*, const uint16_t*, uint16_t, uint16_t, uint8_t, uint8_t, uint8_t, uint8_t, uint8_t, const uint8_t* const*, const touchgfx::KerningNode*, touchgfx::Unicode::UnicodeChar, touchgfx::Unicode::UnicodeChar, const uint16_t*, const touchgfx::FontContextualFormsTable*) 56 static +../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp:24:18:virtual const touchgfx::GlyphNode* touchgfx::UnmappedDataFont::getGlyph(touchgfx::Unicode::UnicodeChar, const uint8_t*&, uint8_t&) const 40 static +../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp:41:16:virtual const uint8_t* touchgfx::UnmappedDataFont::getPixelData(const touchgfx::GlyphNode*) const 24 static +../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp:47:8:virtual int8_t touchgfx::UnmappedDataFont::getKerning(touchgfx::Unicode::UnicodeChar, const touchgfx::GlyphNode*) const 40 static +../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp:69:5:int touchgfx::UnmappedDataFont::lookupUnicode(uint16_t) const 32 static +../TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp:19:7:touchgfx::UnmappedDataFont::~UnmappedDataFont() 16 static +../TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp:19:7:virtual touchgfx::UnmappedDataFont::~UnmappedDataFont() 16 static diff --git a/Debug/TouchGFX/generated/fonts/src/subdir.mk b/Debug/TouchGFX/generated/fonts/src/subdir.mk new file mode 100644 index 0000000..71ae54e --- /dev/null +++ b/Debug/TouchGFX/generated/fonts/src/subdir.mk @@ -0,0 +1,66 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/fonts/src/ApplicationFontProvider.cpp \ +../TouchGFX/generated/fonts/src/CachedFont.cpp \ +../TouchGFX/generated/fonts/src/FontCache.cpp \ +../TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.cpp \ +../TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.cpp \ +../TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.cpp \ +../TouchGFX/generated/fonts/src/GeneratedFont.cpp \ +../TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.cpp \ +../TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.cpp \ +../TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.cpp \ +../TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp \ +../TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp \ +../TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp \ +../TouchGFX/generated/fonts/src/UnmappedDataFont.cpp + +OBJS += \ +./TouchGFX/generated/fonts/src/ApplicationFontProvider.o \ +./TouchGFX/generated/fonts/src/CachedFont.o \ +./TouchGFX/generated/fonts/src/FontCache.o \ +./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o \ +./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o \ +./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o \ +./TouchGFX/generated/fonts/src/GeneratedFont.o \ +./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o \ +./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o \ +./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o \ +./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o \ +./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o \ +./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o \ +./TouchGFX/generated/fonts/src/UnmappedDataFont.o + +CPP_DEPS += \ +./TouchGFX/generated/fonts/src/ApplicationFontProvider.d \ +./TouchGFX/generated/fonts/src/CachedFont.d \ +./TouchGFX/generated/fonts/src/FontCache.d \ +./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.d \ +./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.d \ +./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.d \ +./TouchGFX/generated/fonts/src/GeneratedFont.d \ +./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.d \ +./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.d \ +./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.d \ +./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.d \ +./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.d \ +./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.d \ +./TouchGFX/generated/fonts/src/UnmappedDataFont.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/fonts/src/%.o TouchGFX/generated/fonts/src/%.su: ../TouchGFX/generated/fonts/src/%.cpp TouchGFX/generated/fonts/src/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-fonts-2f-src + +clean-TouchGFX-2f-generated-2f-fonts-2f-src: + -$(RM) ./TouchGFX/generated/fonts/src/ApplicationFontProvider.d ./TouchGFX/generated/fonts/src/ApplicationFontProvider.o ./TouchGFX/generated/fonts/src/ApplicationFontProvider.su ./TouchGFX/generated/fonts/src/CachedFont.d ./TouchGFX/generated/fonts/src/CachedFont.o ./TouchGFX/generated/fonts/src/CachedFont.su ./TouchGFX/generated/fonts/src/FontCache.d ./TouchGFX/generated/fonts/src/FontCache.o ./TouchGFX/generated/fonts/src/FontCache.su ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.d ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o ./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.su ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.d ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o ./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.su ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.d ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o ./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.su ./TouchGFX/generated/fonts/src/GeneratedFont.d ./TouchGFX/generated/fonts/src/GeneratedFont.o ./TouchGFX/generated/fonts/src/GeneratedFont.su ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.d ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o ./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.su ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.d ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o ./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.su ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.d ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o ./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.su ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.d ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o ./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.su ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.d ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o ./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.su ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.d ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o ./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.su ./TouchGFX/generated/fonts/src/UnmappedDataFont.d ./TouchGFX/generated/fonts/src/UnmappedDataFont.o ./TouchGFX/generated/fonts/src/UnmappedDataFont.su + +.PHONY: clean-TouchGFX-2f-generated-2f-fonts-2f-src + diff --git a/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.d b/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.d new file mode 100644 index 0000000..45060fe --- /dev/null +++ b/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.d @@ -0,0 +1,138 @@ +TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o: \ + ../TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendHeap.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/Meta.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp \ + ../TouchGFX/generated/texts/include/texts/TextKeysAndLanguages.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp: +../Middlewares/ST/touchgfx/framework/include/common/Meta.hpp: +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp: +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp: +../TouchGFX/generated/texts/include/texts/TextKeysAndLanguages.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp: diff --git a/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o b/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o new file mode 100644 index 0000000..52648aa Binary files /dev/null and b/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o differ diff --git a/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.su b/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.su new file mode 100644 index 0000000..d6fb0dc --- /dev/null +++ b/Debug/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.su @@ -0,0 +1,57 @@ +c:\st\stm32cubeide_1.9.0\stm32cubeide\plugins\com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-stm32.10.3-2021.10.win32_1.0.0.202111181127\tools\arm-none-eabi\include\c++\10.3.1\new:174:33:void* operator new(std::size_t, void*) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:44:18:virtual void touchgfx::UIEventListener::handleClickEvent(const touchgfx::ClickEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:53:18:virtual void touchgfx::UIEventListener::handleDragEvent(const touchgfx::DragEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:62:18:virtual void touchgfx::UIEventListener::handleGestureEvent(const touchgfx::GestureEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:71:18:virtual void touchgfx::UIEventListener::handleKeyEvent(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:79:18:virtual void touchgfx::UIEventListener::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:84:18:virtual void touchgfx::UIEventListener::handlePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:89:13:touchgfx::UIEventListener::~UIEventListener() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:89:13:virtual touchgfx::UIEventListener::~UIEventListener() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:71:18:virtual void touchgfx::Application::changeToStartScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:90:18:virtual void touchgfx::Application::appSwitchScreen(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:102:18:virtual void touchgfx::Application::requestRedraw(touchgfx::Rect&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:179:13:touchgfx::GenericCallback::~GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:179:13:virtual touchgfx::GenericCallback::~GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:110:17:static touchgfx::HAL* touchgfx::HAL::getInstance() 4 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:246:17:static touchgfx::LCD& touchgfx::HAL::lcd() 4 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:40:5:touchgfx::Transition::Transition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:46:13:touchgfx::Transition::~Transition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:46:13:virtual touchgfx::Transition::~Transition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:51:18:virtual void touchgfx::Transition::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:71:18:virtual void touchgfx::Transition::tearDown() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:79:18:virtual void touchgfx::Transition::init() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:88:18:virtual void touchgfx::Transition::invalidate() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp:99:18:virtual void touchgfx::Transition::setScreenContainer(touchgfx::Container&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:40:7:touchgfx::Application::~Application() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:40:7:virtual touchgfx::Application::~Application() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:47:5:touchgfx::MVPApplication::MVPApplication() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:59:18:virtual void touchgfx::MVPApplication::handlePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:73:10:void touchgfx::MVPApplication::evaluatePendingScreenTransition() 16 static +../TouchGFX/gui/include/gui/model/Model.hpp:11:10:void Model::bind(ModelListener*) 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:43:7:touchgfx::MVPApplication::~MVPApplication() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:43:7:virtual touchgfx::MVPApplication::~MVPApplication() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:16:13:FrontendApplicationBase::~FrontendApplicationBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:16:13:virtual FrontendApplicationBase::~FrontendApplicationBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:18:18:virtual void FrontendApplicationBase::changeToStartScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp:35:18:virtual void touchgfx::NoTransition::handleTickEvent() 16 static +../TouchGFX/gui/include/gui/model/ModelListener.hpp:13:10:void ModelListener::bind(Model*) 16 static +../TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp:17:1:FrontendApplicationBase::FrontendApplicationBase(Model&, FrontendHeap&) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:175:7:constexpr touchgfx::GenericCallback& touchgfx::GenericCallback::operator=(const touchgfx::GenericCallback&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:constexpr touchgfx::Callback& touchgfx::Callback::operator=(touchgfx::Callback&&) 16 static +../TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp:33:6:void FrontendApplicationBase::gotoScreen1ScreenNoTransition() 48 static +../TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp:39:6:void FrontendApplicationBase::gotoScreen1ScreenNoTransitionImpl() 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:175:7:constexpr touchgfx::GenericCallback::GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:427:5:touchgfx::Callback::Callback() [with dest_type = FrontendApplicationBase] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:440:5:touchgfx::Callback::Callback(dest_type*, void (dest_type::*)()) [with dest_type = FrontendApplicationBase] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp:31:7:touchgfx::NoTransition::NoTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:161:16:PresenterType* touchgfx::makeTransition(touchgfx::Screen**, touchgfx::Presenter**, touchgfx::MVPHeap&, touchgfx::Transition**, ModelType*) [with ScreenType = Screen1View; PresenterType = Screen1Presenter; TransType = touchgfx::NoTransition; ModelType = Model] 72 static +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp:135:8:T& touchgfx::AbstractPartition::at(uint16_t) [with T = touchgfx::NoTransition] 16 static +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp:135:8:T& touchgfx::AbstractPartition::at(uint16_t) [with T = Screen1View] 16 static +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp:135:8:T& touchgfx::AbstractPartition::at(uint16_t) [with T = Screen1Presenter] 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp:50:10:void touchgfx::View::bind(T&) [with T = Screen1Presenter] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp:31:7:touchgfx::NoTransition::~NoTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp:31:7:virtual touchgfx::NoTransition::~NoTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:touchgfx::Callback::~Callback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:virtual touchgfx::Callback::~Callback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:449:18:void touchgfx::Callback::execute() [with dest_type = FrontendApplicationBase] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:459:18:bool touchgfx::Callback::isValid() const [with dest_type = FrontendApplicationBase] 16 static diff --git a/Debug/TouchGFX/generated/gui_generated/src/common/subdir.mk b/Debug/TouchGFX/generated/gui_generated/src/common/subdir.mk new file mode 100644 index 0000000..60c0e08 --- /dev/null +++ b/Debug/TouchGFX/generated/gui_generated/src/common/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp + +OBJS += \ +./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o + +CPP_DEPS += \ +./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/gui_generated/src/common/%.o TouchGFX/generated/gui_generated/src/common/%.su: ../TouchGFX/generated/gui_generated/src/common/%.cpp TouchGFX/generated/gui_generated/src/common/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-gui_generated-2f-src-2f-common + +clean-TouchGFX-2f-generated-2f-gui_generated-2f-src-2f-common: + -$(RM) ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.d ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o ./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.su + +.PHONY: clean-TouchGFX-2f-generated-2f-gui_generated-2f-src-2f-common + diff --git a/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.d b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.d new file mode 100644 index 0000000..50ecb18 --- /dev/null +++ b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.d @@ -0,0 +1,118 @@ +TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o: \ + ../TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp: +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp: diff --git a/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o new file mode 100644 index 0000000..abe53de Binary files /dev/null and b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o differ diff --git a/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.su b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.su new file mode 100644 index 0000000..ab721a6 --- /dev/null +++ b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.su @@ -0,0 +1,87 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp:91:5:touchgfx::colortype::colortype(uint32_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp:114:5:touchgfx::colortype::operator uint32_t() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp:127:5:touchgfx::Rect::Rect() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:48:5:touchgfx::Drawable::Drawable() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:62:13:touchgfx::Drawable::~Drawable() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:62:13:virtual touchgfx::Drawable::~Drawable() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:121:18:virtual void touchgfx::Drawable::invalidateContent() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:147:23:virtual touchgfx::Drawable* touchgfx::Drawable::getFirstChild() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:233:10:void touchgfx::Drawable::setPosition(int16_t, int16_t, int16_t, int16_t) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:315:18:virtual void touchgfx::Drawable::setX(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:327:18:virtual void touchgfx::Drawable::setY(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:343:10:void touchgfx::Drawable::setXY(int16_t, int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:356:18:virtual void touchgfx::Drawable::setWidth(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:368:18:virtual void touchgfx::Drawable::setHeight(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:378:18:virtual void touchgfx::Drawable::childGeometryChanged() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:389:18:virtual void touchgfx::Drawable::handleClickEvent(const touchgfx::ClickEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:400:18:virtual void touchgfx::Drawable::handleGestureEvent(const touchgfx::GestureEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:411:10:void touchgfx::Drawable::setWidthHeight(int16_t, int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:488:18:virtual void touchgfx::Drawable::handleDragEvent(const touchgfx::DragEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:498:18:virtual void touchgfx::Drawable::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:534:10:bool touchgfx::Drawable::isVisible() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:546:10:bool touchgfx::Drawable::isTouchable() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:585:18:virtual void touchgfx::Drawable::moveTo(int16_t, int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:622:10:void touchgfx::Drawable::resetDrawChainCache() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:700:18:virtual void touchgfx::Drawable::setupDrawChain(const touchgfx::Rect&, touchgfx::Drawable**) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:110:17:static touchgfx::HAL* touchgfx::HAL::getInstance() 4 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:246:17:static touchgfx::LCD& touchgfx::HAL::lcd() 4 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1078:10:touchgfx::LCD* touchgfx::HAL::getAuxiliaryLCD() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:46:13:touchgfx::Screen::~Screen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:46:13:virtual touchgfx::Screen::~Screen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:93:18:virtual void touchgfx::Screen::setupScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:104:18:virtual void touchgfx::Screen::afterTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:115:18:virtual void touchgfx::Screen::tearDownScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:144:18:virtual void touchgfx::Screen::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:154:18:virtual void touchgfx::Screen::handleKeyEvent(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:222:10:void touchgfx::Screen::add(touchgfx::Drawable&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:47:18:virtual void touchgfx::Widget::getLastChild(int16_t, int16_t, touchgfx::Drawable**) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:36:7:touchgfx::Widget::Widget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:36:7:touchgfx::Widget::~Widget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:36:7:virtual touchgfx::Widget::~Widget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp:33:5:touchgfx::Box::Box() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp:63:10:void touchgfx::Box::setColor(touchgfx::colortype) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp:43:5:touchgfx::AbstractPainter::AbstractPainter() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp:51:13:touchgfx::AbstractPainter::~AbstractPainter() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp:51:13:virtual touchgfx::AbstractPainter::~AbstractPainter() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp:59:9:touchgfx::CWRUtil::Q5::Q5() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp:70:18:touchgfx::CWRUtil::Q5::Q5(int) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp:93:9:touchgfx::CWRUtil::Q5::operator int() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp:282:18:touchgfx::CWRUtil::Q10::Q10(int) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:60:18:virtual void touchgfx::CanvasWidget::setAlpha(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:66:21:virtual uint8_t touchgfx::CanvasWidget::getAlpha() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp:37:5:touchgfx::AbstractPainterRGB888::AbstractPainterRGB888() 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp:34:7:touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp:34:7:virtual touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp:41:5:touchgfx::PainterRGB888::PainterRGB888(touchgfx::colortype) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp:52:10:void touchgfx::PainterRGB888::setColor(touchgfx::colortype) 32 static +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp:36:7:touchgfx::View::~View() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp:36:7:virtual touchgfx::View::~View() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp:18:13:Screen1ViewBase::~Screen1ViewBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp:18:13:virtual Screen1ViewBase::~Screen1ViewBase() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:33:7:touchgfx::CanvasWidget::~CanvasWidget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:33:7:virtual touchgfx::CanvasWidget::~CanvasWidget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:34:7:touchgfx::AbstractShape::~AbstractShape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:34:7:virtual touchgfx::AbstractShape::~AbstractShape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:35:7:touchgfx::Shape<4>::Shape() 24 static +../TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp:9:1:Screen1ViewBase::Screen1ViewBase() 88 static +../TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp:30:6:virtual void Screen1ViewBase::setupScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp:39:5:touchgfx::View::View() [with T = Screen1Presenter] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:151:10:void touchgfx::AbstractShape::setOrigin(T, T) [with T = float] 56 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:316:10:void touchgfx::AbstractShape::setScale(T, T) [with T = float] 40 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:233:10:void touchgfx::AbstractShape::setAngle(T) [with T = float] 40 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:126:10:void touchgfx::AbstractShape::setShape(const touchgfx::AbstractShape::ShapePoint*) [with T = float] 48 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:35:7:touchgfx::Shape<4>::~Shape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:35:7:virtual touchgfx::Shape<4>::~Shape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp:40:7:touchgfx::Container::~Container() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp:40:7:virtual touchgfx::Container::~Container() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp:29:7:touchgfx::Box::~Box() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp:29:7:virtual touchgfx::Box::~Box() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp:33:7:touchgfx::PainterRGB888::~PainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp:33:7:virtual touchgfx::PainterRGB888::~PainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:38:17:int touchgfx::Shape::getNumPoints() const [with short unsigned int POINTS = 4] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:43:18:void touchgfx::Shape::setCorner(int, touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:51:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCornerX(int) const [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:60:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCornerY(int) const [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:70:18:void touchgfx::Shape::setCache(int, touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:78:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCacheX(int) const [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:87:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCacheY(int) const [with short unsigned int POINTS = 4] 24 static diff --git a/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/subdir.mk b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/subdir.mk new file mode 100644 index 0000000..a99d9ba --- /dev/null +++ b/Debug/TouchGFX/generated/gui_generated/src/screen1_screen/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp + +OBJS += \ +./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o + +CPP_DEPS += \ +./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/gui_generated/src/screen1_screen/%.o TouchGFX/generated/gui_generated/src/screen1_screen/%.su: ../TouchGFX/generated/gui_generated/src/screen1_screen/%.cpp TouchGFX/generated/gui_generated/src/screen1_screen/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-gui_generated-2f-src-2f-screen1_screen + +clean-TouchGFX-2f-generated-2f-gui_generated-2f-src-2f-screen1_screen: + -$(RM) ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.d ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o ./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.su + +.PHONY: clean-TouchGFX-2f-generated-2f-gui_generated-2f-src-2f-screen1_screen + diff --git a/Debug/TouchGFX/generated/images/src/BitmapDatabase.d b/Debug/TouchGFX/generated/images/src/BitmapDatabase.d new file mode 100644 index 0000000..d5509c0 --- /dev/null +++ b/Debug/TouchGFX/generated/images/src/BitmapDatabase.d @@ -0,0 +1,10 @@ +TouchGFX/generated/images/src/BitmapDatabase.o: \ + ../TouchGFX/generated/images/src/BitmapDatabase.cpp \ + ../TouchGFX/generated/images/include/BitmapDatabase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp +../TouchGFX/generated/images/include/BitmapDatabase.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: diff --git a/Debug/TouchGFX/generated/images/src/BitmapDatabase.o b/Debug/TouchGFX/generated/images/src/BitmapDatabase.o new file mode 100644 index 0000000..a97d5b2 Binary files /dev/null and b/Debug/TouchGFX/generated/images/src/BitmapDatabase.o differ diff --git a/Debug/TouchGFX/generated/images/src/BitmapDatabase.su b/Debug/TouchGFX/generated/images/src/BitmapDatabase.su new file mode 100644 index 0000000..7362cbb --- /dev/null +++ b/Debug/TouchGFX/generated/images/src/BitmapDatabase.su @@ -0,0 +1,2 @@ +../TouchGFX/generated/images/src/BitmapDatabase.cpp:14:37:const touchgfx::Bitmap::BitmapData* BitmapDatabase::getInstance() 4 static +../TouchGFX/generated/images/src/BitmapDatabase.cpp:19:10:uint16_t BitmapDatabase::getInstanceSize() 4 static diff --git a/Debug/TouchGFX/generated/images/src/subdir.mk b/Debug/TouchGFX/generated/images/src/subdir.mk new file mode 100644 index 0000000..a00c1ca --- /dev/null +++ b/Debug/TouchGFX/generated/images/src/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/images/src/BitmapDatabase.cpp + +OBJS += \ +./TouchGFX/generated/images/src/BitmapDatabase.o + +CPP_DEPS += \ +./TouchGFX/generated/images/src/BitmapDatabase.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/images/src/%.o TouchGFX/generated/images/src/%.su: ../TouchGFX/generated/images/src/%.cpp TouchGFX/generated/images/src/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-images-2f-src + +clean-TouchGFX-2f-generated-2f-images-2f-src: + -$(RM) ./TouchGFX/generated/images/src/BitmapDatabase.d ./TouchGFX/generated/images/src/BitmapDatabase.o ./TouchGFX/generated/images/src/BitmapDatabase.su + +.PHONY: clean-TouchGFX-2f-generated-2f-images-2f-src + diff --git a/Debug/TouchGFX/generated/simulator/src/subdir.mk b/Debug/TouchGFX/generated/simulator/src/subdir.mk new file mode 100644 index 0000000..a342d07 --- /dev/null +++ b/Debug/TouchGFX/generated/simulator/src/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/simulator/src/mainBase.cpp + +OBJS += \ +./TouchGFX/generated/simulator/src/mainBase.o + +CPP_DEPS += \ +./TouchGFX/generated/simulator/src/mainBase.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/simulator/src/%.o TouchGFX/generated/simulator/src/%.su: ../TouchGFX/generated/simulator/src/%.cpp TouchGFX/generated/simulator/src/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-simulator-2f-src + +clean-TouchGFX-2f-generated-2f-simulator-2f-src: + -$(RM) ./TouchGFX/generated/simulator/src/mainBase.d ./TouchGFX/generated/simulator/src/mainBase.o ./TouchGFX/generated/simulator/src/mainBase.su + +.PHONY: clean-TouchGFX-2f-generated-2f-simulator-2f-src + diff --git a/Debug/TouchGFX/generated/simulator/src/video/subdir.mk b/Debug/TouchGFX/generated/simulator/src/video/subdir.mk new file mode 100644 index 0000000..d7f8ecb --- /dev/null +++ b/Debug/TouchGFX/generated/simulator/src/video/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.cpp + +OBJS += \ +./TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.o + +CPP_DEPS += \ +./TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/simulator/src/video/%.o TouchGFX/generated/simulator/src/video/%.su: ../TouchGFX/generated/simulator/src/video/%.cpp TouchGFX/generated/simulator/src/video/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-simulator-2f-src-2f-video + +clean-TouchGFX-2f-generated-2f-simulator-2f-src-2f-video: + -$(RM) ./TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.d ./TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.o ./TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.su + +.PHONY: clean-TouchGFX-2f-generated-2f-simulator-2f-src-2f-video + diff --git a/Debug/TouchGFX/generated/texts/src/Texts.d b/Debug/TouchGFX/generated/texts/src/Texts.d new file mode 100644 index 0000000..df19734 --- /dev/null +++ b/Debug/TouchGFX/generated/texts/src/Texts.d @@ -0,0 +1,56 @@ +TouchGFX/generated/texts/src/Texts.o: \ + ../TouchGFX/generated/texts/src/Texts.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp: diff --git a/Debug/TouchGFX/generated/texts/src/Texts.o b/Debug/TouchGFX/generated/texts/src/Texts.o new file mode 100644 index 0000000..ae7fae8 Binary files /dev/null and b/Debug/TouchGFX/generated/texts/src/Texts.o differ diff --git a/Debug/TouchGFX/generated/texts/src/Texts.su b/Debug/TouchGFX/generated/texts/src/Texts.su new file mode 100644 index 0000000..2fb93b9 --- /dev/null +++ b/Debug/TouchGFX/generated/texts/src/Texts.su @@ -0,0 +1,19 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:198:30:virtual const touchgfx::GlyphNode* touchgfx::Font::getGlyph(touchgfx::Unicode::UnicodeChar) const 40 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:217:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getFallbackChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:230:34:virtual touchgfx::Unicode::UnicodeChar touchgfx::Font::getEllipsisChar() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:319:44:virtual uint16_t touchgfx::Font::getFontHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:331:44:virtual uint16_t touchgfx::Font::getMinimumTextHeight() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:341:43:virtual uint8_t touchgfx::Font::getBitsPerPixel() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:351:43:virtual uint8_t touchgfx::Font::getByteAlignRow() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:388:20:virtual int8_t touchgfx::Font::getKerning(touchgfx::Unicode::UnicodeChar, const touchgfx::GlyphNode*) const 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:408:29:virtual const uint16_t* touchgfx::Font::getGSUBTable() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp:418:45:virtual const touchgfx::FontContextualFormsTable* touchgfx::Font::getContextualFormsTable() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp:153:17:static void touchgfx::TypedText::registerTypedTextDatabase(const touchgfx::TypedText::TypedTextData*, const touchgfx::Font* const*, uint16_t) 24 static +../TouchGFX/generated/texts/src/Texts.cpp:13:10:) const 28 static +../TouchGFX/generated/texts/src/Texts.cpp:22:10:) const 24 static +../TouchGFX/generated/texts/src/Texts.cpp:31:32:touchgfx::Unicode::UnicodeChar touchgfx::TextProvider::getNextLigature(touchgfx::TextDirection) 48 static +../TouchGFX/generated/texts/src/Texts.cpp:45:6:void touchgfx::TextProvider::initializeInternal() 16 static +../TouchGFX/generated/texts/src/Texts.cpp:50:6:) 40 static +../TouchGFX/generated/texts/src/Texts.cpp:84:6:static void touchgfx::Texts::setLanguage(touchgfx::LanguageId) 32 static +../TouchGFX/generated/texts/src/Texts.cpp:114:6:static void touchgfx::Texts::setTranslation(touchgfx::LanguageId, const void*) 16 static +../TouchGFX/generated/texts/src/Texts.cpp:119:39:const UnicodeChar* touchgfx::Texts::getText(touchgfx::TypedTextId) const 16 static diff --git a/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.d b/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.d new file mode 100644 index 0000000..5b4d5a7 --- /dev/null +++ b/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.d @@ -0,0 +1,20 @@ +TouchGFX/generated/texts/src/TypedTextDatabase.o: \ + ../TouchGFX/generated/texts/src/TypedTextDatabase.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp \ + ../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp \ + ../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: +../TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp: +../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp: diff --git a/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.o b/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.o new file mode 100644 index 0000000..21ee459 Binary files /dev/null and b/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.o differ diff --git a/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.su b/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.su new file mode 100644 index 0000000..7b45a3f --- /dev/null +++ b/Debug/TouchGFX/generated/texts/src/TypedTextDatabase.su @@ -0,0 +1,7 @@ +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:35:43:const touchgfx::TypedText::TypedTextData* TypedTextDatabase::getInstance(touchgfx::LanguageId) 16 static +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:40:10:uint16_t TypedTextDatabase::getInstanceSize() 4 static +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:45:24:const touchgfx::Font** TypedTextDatabase::getFonts() 4 static +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:50:23:const touchgfx::Font* TypedTextDatabase::setFont(touchgfx::FontId, const touchgfx::Font*) 24 static +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:57:6:void TypedTextDatabase::resetFont(touchgfx::FontId) 16 static +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:72:1:void __static_initialization_and_destruction_0(int, int) 16 static +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp:72:1:cpp) 8 static diff --git a/Debug/TouchGFX/generated/texts/src/subdir.mk b/Debug/TouchGFX/generated/texts/src/subdir.mk new file mode 100644 index 0000000..97683b9 --- /dev/null +++ b/Debug/TouchGFX/generated/texts/src/subdir.mk @@ -0,0 +1,30 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/generated/texts/src/Texts.cpp \ +../TouchGFX/generated/texts/src/TypedTextDatabase.cpp + +OBJS += \ +./TouchGFX/generated/texts/src/Texts.o \ +./TouchGFX/generated/texts/src/TypedTextDatabase.o + +CPP_DEPS += \ +./TouchGFX/generated/texts/src/Texts.d \ +./TouchGFX/generated/texts/src/TypedTextDatabase.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/generated/texts/src/%.o TouchGFX/generated/texts/src/%.su: ../TouchGFX/generated/texts/src/%.cpp TouchGFX/generated/texts/src/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-generated-2f-texts-2f-src + +clean-TouchGFX-2f-generated-2f-texts-2f-src: + -$(RM) ./TouchGFX/generated/texts/src/Texts.d ./TouchGFX/generated/texts/src/Texts.o ./TouchGFX/generated/texts/src/Texts.su ./TouchGFX/generated/texts/src/TypedTextDatabase.d ./TouchGFX/generated/texts/src/TypedTextDatabase.o ./TouchGFX/generated/texts/src/TypedTextDatabase.su + +.PHONY: clean-TouchGFX-2f-generated-2f-texts-2f-src + diff --git a/Debug/TouchGFX/gui/src/common/FrontendApplication.d b/Debug/TouchGFX/gui/src/common/FrontendApplication.d new file mode 100644 index 0000000..16c698c --- /dev/null +++ b/Debug/TouchGFX/gui/src/common/FrontendApplication.d @@ -0,0 +1,74 @@ +TouchGFX/gui/src/common/FrontendApplication.o: \ + ../TouchGFX/gui/src/common/FrontendApplication.cpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: diff --git a/Debug/TouchGFX/gui/src/common/FrontendApplication.o b/Debug/TouchGFX/gui/src/common/FrontendApplication.o new file mode 100644 index 0000000..3ef3b52 Binary files /dev/null and b/Debug/TouchGFX/gui/src/common/FrontendApplication.o differ diff --git a/Debug/TouchGFX/gui/src/common/FrontendApplication.su b/Debug/TouchGFX/gui/src/common/FrontendApplication.su new file mode 100644 index 0000000..f3d4f60 --- /dev/null +++ b/Debug/TouchGFX/gui/src/common/FrontendApplication.su @@ -0,0 +1,30 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:44:18:virtual void touchgfx::UIEventListener::handleClickEvent(const touchgfx::ClickEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:53:18:virtual void touchgfx::UIEventListener::handleDragEvent(const touchgfx::DragEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:62:18:virtual void touchgfx::UIEventListener::handleGestureEvent(const touchgfx::GestureEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:71:18:virtual void touchgfx::UIEventListener::handleKeyEvent(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:79:18:virtual void touchgfx::UIEventListener::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:84:18:virtual void touchgfx::UIEventListener::handlePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:89:13:touchgfx::UIEventListener::~UIEventListener() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:89:13:virtual touchgfx::UIEventListener::~UIEventListener() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:71:18:virtual void touchgfx::Application::changeToStartScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:90:18:virtual void touchgfx::Application::appSwitchScreen(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:102:18:virtual void touchgfx::Application::requestRedraw(touchgfx::Rect&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:179:13:touchgfx::GenericCallback::~GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:179:13:virtual touchgfx::GenericCallback::~GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:40:7:touchgfx::Application::~Application() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:40:7:virtual touchgfx::Application::~Application() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:59:18:virtual void touchgfx::MVPApplication::handlePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:73:10:void touchgfx::MVPApplication::evaluatePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:43:7:touchgfx::MVPApplication::~MVPApplication() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:43:7:virtual touchgfx::MVPApplication::~MVPApplication() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:16:13:FrontendApplicationBase::~FrontendApplicationBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:16:13:virtual FrontendApplicationBase::~FrontendApplicationBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:18:18:virtual void FrontendApplicationBase::changeToStartScreen() 16 static +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp:14:13:FrontendApplication::~FrontendApplication() 16 static +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp:14:13:virtual FrontendApplication::~FrontendApplication() 16 static +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp:16:18:virtual void FrontendApplication::handleTickEvent() 16 static +../TouchGFX/gui/src/common/FrontendApplication.cpp:3:1:FrontendApplication::FrontendApplication(Model&, FrontendHeap&) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:touchgfx::Callback::~Callback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:virtual touchgfx::Callback::~Callback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:449:18:void touchgfx::Callback::execute() [with dest_type = FrontendApplicationBase] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:459:18:bool touchgfx::Callback::isValid() const [with dest_type = FrontendApplicationBase] 16 static diff --git a/Debug/TouchGFX/gui/src/common/subdir.mk b/Debug/TouchGFX/gui/src/common/subdir.mk new file mode 100644 index 0000000..b51b7ed --- /dev/null +++ b/Debug/TouchGFX/gui/src/common/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/gui/src/common/FrontendApplication.cpp + +OBJS += \ +./TouchGFX/gui/src/common/FrontendApplication.o + +CPP_DEPS += \ +./TouchGFX/gui/src/common/FrontendApplication.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/gui/src/common/%.o TouchGFX/gui/src/common/%.su: ../TouchGFX/gui/src/common/%.cpp TouchGFX/gui/src/common/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-gui-2f-src-2f-common + +clean-TouchGFX-2f-gui-2f-src-2f-common: + -$(RM) ./TouchGFX/gui/src/common/FrontendApplication.d ./TouchGFX/gui/src/common/FrontendApplication.o ./TouchGFX/gui/src/common/FrontendApplication.su + +.PHONY: clean-TouchGFX-2f-gui-2f-src-2f-common + diff --git a/Debug/TouchGFX/gui/src/model/Model.d b/Debug/TouchGFX/gui/src/model/Model.d new file mode 100644 index 0000000..31f0874 --- /dev/null +++ b/Debug/TouchGFX/gui/src/model/Model.d @@ -0,0 +1,5 @@ +TouchGFX/gui/src/model/Model.o: ../TouchGFX/gui/src/model/Model.cpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp +../TouchGFX/gui/include/gui/model/Model.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: diff --git a/Debug/TouchGFX/gui/src/model/Model.o b/Debug/TouchGFX/gui/src/model/Model.o new file mode 100644 index 0000000..103e6c2 Binary files /dev/null and b/Debug/TouchGFX/gui/src/model/Model.o differ diff --git a/Debug/TouchGFX/gui/src/model/Model.su b/Debug/TouchGFX/gui/src/model/Model.su new file mode 100644 index 0000000..5dedd1c --- /dev/null +++ b/Debug/TouchGFX/gui/src/model/Model.su @@ -0,0 +1,2 @@ +../TouchGFX/gui/src/model/Model.cpp:4:1:Model::Model() 16 static +../TouchGFX/gui/src/model/Model.cpp:9:6:void Model::tick() 16 static diff --git a/Debug/TouchGFX/gui/src/model/subdir.mk b/Debug/TouchGFX/gui/src/model/subdir.mk new file mode 100644 index 0000000..9fde098 --- /dev/null +++ b/Debug/TouchGFX/gui/src/model/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/gui/src/model/Model.cpp + +OBJS += \ +./TouchGFX/gui/src/model/Model.o + +CPP_DEPS += \ +./TouchGFX/gui/src/model/Model.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/gui/src/model/%.o TouchGFX/gui/src/model/%.su: ../TouchGFX/gui/src/model/%.cpp TouchGFX/gui/src/model/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-gui-2f-src-2f-model + +clean-TouchGFX-2f-gui-2f-src-2f-model: + -$(RM) ./TouchGFX/gui/src/model/Model.d ./TouchGFX/gui/src/model/Model.o ./TouchGFX/gui/src/model/Model.su + +.PHONY: clean-TouchGFX-2f-gui-2f-src-2f-model + diff --git a/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.d b/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.d new file mode 100644 index 0000000..c469ce1 --- /dev/null +++ b/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.d @@ -0,0 +1,120 @@ +TouchGFX/gui/src/screen1_screen/Screen1Presenter.o: \ + ../TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp: +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp: diff --git a/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.o b/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.o new file mode 100644 index 0000000..c1f6a5b Binary files /dev/null and b/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.o differ diff --git a/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.su b/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.su new file mode 100644 index 0000000..608399f --- /dev/null +++ b/Debug/TouchGFX/gui/src/screen1_screen/Screen1Presenter.su @@ -0,0 +1,13 @@ +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp:37:18:virtual void touchgfx::Presenter::activate() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp:47:18:virtual void touchgfx::Presenter::deactivate() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp:52:13:touchgfx::Presenter::~Presenter() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp:52:13:virtual touchgfx::Presenter::~Presenter() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp:58:5:touchgfx::Presenter::Presenter() 16 static +../TouchGFX/gui/include/gui/model/ModelListener.hpp:9:5:ModelListener::ModelListener() 16 static +../TouchGFX/gui/include/gui/model/ModelListener.hpp:11:13:ModelListener::~ModelListener() 16 static +../TouchGFX/gui/include/gui/model/ModelListener.hpp:11:13:virtual ModelListener::~ModelListener() 16 static +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp:28:13:Screen1Presenter::~Screen1Presenter() 16 static +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp:28:13:virtual Screen1Presenter::~Screen1Presenter() 16 static +../TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp:4:1:Screen1Presenter::Screen1Presenter(Screen1View&) 16 static +../TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp:10:6:virtual void Screen1Presenter::activate() 16 static +../TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp:15:6:virtual void Screen1Presenter::deactivate() 16 static diff --git a/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.d b/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.d new file mode 100644 index 0000000..2fca5e3 --- /dev/null +++ b/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.d @@ -0,0 +1,120 @@ +TouchGFX/gui/src/screen1_screen/Screen1View.o: \ + ../TouchGFX/gui/src/screen1_screen/Screen1View.cpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp: +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp: diff --git a/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.o b/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.o new file mode 100644 index 0000000..29d768d Binary files /dev/null and b/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.o differ diff --git a/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.su b/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.su new file mode 100644 index 0000000..aba161e --- /dev/null +++ b/Debug/TouchGFX/gui/src/screen1_screen/Screen1View.su @@ -0,0 +1,63 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:62:13:touchgfx::Drawable::~Drawable() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:62:13:virtual touchgfx::Drawable::~Drawable() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:121:18:virtual void touchgfx::Drawable::invalidateContent() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:147:23:virtual touchgfx::Drawable* touchgfx::Drawable::getFirstChild() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:315:18:virtual void touchgfx::Drawable::setX(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:327:18:virtual void touchgfx::Drawable::setY(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:356:18:virtual void touchgfx::Drawable::setWidth(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:368:18:virtual void touchgfx::Drawable::setHeight(int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:378:18:virtual void touchgfx::Drawable::childGeometryChanged() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:389:18:virtual void touchgfx::Drawable::handleClickEvent(const touchgfx::ClickEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:400:18:virtual void touchgfx::Drawable::handleGestureEvent(const touchgfx::GestureEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:488:18:virtual void touchgfx::Drawable::handleDragEvent(const touchgfx::DragEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:498:18:virtual void touchgfx::Drawable::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:534:10:bool touchgfx::Drawable::isVisible() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:546:10:bool touchgfx::Drawable::isTouchable() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:585:18:virtual void touchgfx::Drawable::moveTo(int16_t, int16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:622:10:void touchgfx::Drawable::resetDrawChainCache() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp:700:18:virtual void touchgfx::Drawable::setupDrawChain(const touchgfx::Rect&, touchgfx::Drawable**) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:46:13:touchgfx::Screen::~Screen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:46:13:virtual touchgfx::Screen::~Screen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:93:18:virtual void touchgfx::Screen::setupScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:104:18:virtual void touchgfx::Screen::afterTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:115:18:virtual void touchgfx::Screen::tearDownScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:144:18:virtual void touchgfx::Screen::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp:154:18:virtual void touchgfx::Screen::handleKeyEvent(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:47:18:virtual void touchgfx::Widget::getLastChild(int16_t, int16_t, touchgfx::Drawable**) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:36:7:touchgfx::Widget::~Widget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp:36:7:virtual touchgfx::Widget::~Widget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp:51:13:touchgfx::AbstractPainter::~AbstractPainter() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp:51:13:virtual touchgfx::AbstractPainter::~AbstractPainter() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp:70:18:touchgfx::CWRUtil::Q5::Q5(int) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:60:18:virtual void touchgfx::CanvasWidget::setAlpha(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:66:21:virtual uint8_t touchgfx::CanvasWidget::getAlpha() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp:34:7:touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp:34:7:virtual touchgfx::AbstractPainterRGB888::~AbstractPainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp:36:7:touchgfx::View::~View() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp:36:7:virtual touchgfx::View::~View() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp:18:13:Screen1ViewBase::~Screen1ViewBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp:18:13:virtual Screen1ViewBase::~Screen1ViewBase() 16 static +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp:11:13:Screen1View::~Screen1View() 16 static +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp:11:13:virtual Screen1View::~Screen1View() 16 static +../TouchGFX/gui/src/screen1_screen/Screen1View.cpp:3:1:Screen1View::Screen1View() 16 static +../TouchGFX/gui/src/screen1_screen/Screen1View.cpp:8:6:virtual void Screen1View::setupScreen() 16 static +../TouchGFX/gui/src/screen1_screen/Screen1View.cpp:13:6:virtual void Screen1View::tearDownScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp:40:7:touchgfx::Container::~Container() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp:40:7:virtual touchgfx::Container::~Container() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp:29:7:touchgfx::Box::~Box() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp:29:7:virtual touchgfx::Box::~Box() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:33:7:touchgfx::CanvasWidget::~CanvasWidget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp:33:7:virtual touchgfx::CanvasWidget::~CanvasWidget() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:34:7:touchgfx::AbstractShape::~AbstractShape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp:34:7:virtual touchgfx::AbstractShape::~AbstractShape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:35:7:touchgfx::Shape<4>::~Shape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:35:7:virtual touchgfx::Shape<4>::~Shape() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp:33:7:touchgfx::PainterRGB888::~PainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp:33:7:virtual touchgfx::PainterRGB888::~PainterRGB888() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:38:17:int touchgfx::Shape::getNumPoints() const [with short unsigned int POINTS = 4] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:43:18:void touchgfx::Shape::setCorner(int, touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:51:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCornerX(int) const [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:60:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCornerY(int) const [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:70:18:void touchgfx::Shape::setCache(int, touchgfx::CWRUtil::Q5, touchgfx::CWRUtil::Q5) [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:78:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCacheX(int) const [with short unsigned int POINTS = 4] 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp:87:25:touchgfx::CWRUtil::Q5 touchgfx::Shape::getCacheY(int) const [with short unsigned int POINTS = 4] 24 static diff --git a/Debug/TouchGFX/gui/src/screen1_screen/subdir.mk b/Debug/TouchGFX/gui/src/screen1_screen/subdir.mk new file mode 100644 index 0000000..3b199aa --- /dev/null +++ b/Debug/TouchGFX/gui/src/screen1_screen/subdir.mk @@ -0,0 +1,30 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp \ +../TouchGFX/gui/src/screen1_screen/Screen1View.cpp + +OBJS += \ +./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o \ +./TouchGFX/gui/src/screen1_screen/Screen1View.o + +CPP_DEPS += \ +./TouchGFX/gui/src/screen1_screen/Screen1Presenter.d \ +./TouchGFX/gui/src/screen1_screen/Screen1View.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/gui/src/screen1_screen/%.o TouchGFX/gui/src/screen1_screen/%.su: ../TouchGFX/gui/src/screen1_screen/%.cpp TouchGFX/gui/src/screen1_screen/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-gui-2f-src-2f-screen1_screen + +clean-TouchGFX-2f-gui-2f-src-2f-screen1_screen: + -$(RM) ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.d ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o ./TouchGFX/gui/src/screen1_screen/Screen1Presenter.su ./TouchGFX/gui/src/screen1_screen/Screen1View.d ./TouchGFX/gui/src/screen1_screen/Screen1View.o ./TouchGFX/gui/src/screen1_screen/Screen1View.su + +.PHONY: clean-TouchGFX-2f-gui-2f-src-2f-screen1_screen + diff --git a/Debug/TouchGFX/simulator/subdir.mk b/Debug/TouchGFX/simulator/subdir.mk new file mode 100644 index 0000000..4eca5ab --- /dev/null +++ b/Debug/TouchGFX/simulator/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/simulator/main.cpp + +OBJS += \ +./TouchGFX/simulator/main.o + +CPP_DEPS += \ +./TouchGFX/simulator/main.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/simulator/%.o TouchGFX/simulator/%.su: ../TouchGFX/simulator/%.cpp TouchGFX/simulator/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-simulator + +clean-TouchGFX-2f-simulator: + -$(RM) ./TouchGFX/simulator/main.d ./TouchGFX/simulator/main.o ./TouchGFX/simulator/main.su + +.PHONY: clean-TouchGFX-2f-simulator + diff --git a/Debug/TouchGFX/target/STM32TouchController.d b/Debug/TouchGFX/target/STM32TouchController.d new file mode 100644 index 0000000..efe9071 --- /dev/null +++ b/Debug/TouchGFX/target/STM32TouchController.d @@ -0,0 +1,10 @@ +TouchGFX/target/STM32TouchController.o: \ + ../TouchGFX/target/STM32TouchController.cpp \ + ../TouchGFX/target/STM32TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp +../TouchGFX/target/STM32TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: diff --git a/Debug/TouchGFX/target/STM32TouchController.o b/Debug/TouchGFX/target/STM32TouchController.o new file mode 100644 index 0000000..ff0234a Binary files /dev/null and b/Debug/TouchGFX/target/STM32TouchController.o differ diff --git a/Debug/TouchGFX/target/STM32TouchController.su b/Debug/TouchGFX/target/STM32TouchController.su new file mode 100644 index 0000000..d6a4a2f --- /dev/null +++ b/Debug/TouchGFX/target/STM32TouchController.su @@ -0,0 +1,6 @@ +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp:30:13:touchgfx::TouchController::~TouchController() 16 static +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp:30:13:virtual touchgfx::TouchController::~TouchController() 16 static +../TouchGFX/target/STM32TouchController.cpp:25:6:virtual void STM32TouchController::init() 16 static +../TouchGFX/target/STM32TouchController.cpp:33:6:virtual bool STM32TouchController::sampleTouch(int32_t&, int32_t&) 24 static +../TouchGFX/target/STM32TouchController.hpp:36:7:STM32TouchController::~STM32TouchController() 16 static +../TouchGFX/target/STM32TouchController.hpp:36:7:virtual STM32TouchController::~STM32TouchController() 16 static diff --git a/Debug/TouchGFX/target/TouchGFXGPIO.d b/Debug/TouchGFX/target/TouchGFXGPIO.d new file mode 100644 index 0000000..93ac290 --- /dev/null +++ b/Debug/TouchGFX/target/TouchGFXGPIO.d @@ -0,0 +1,3 @@ +TouchGFX/target/TouchGFXGPIO.o: ../TouchGFX/target/TouchGFXGPIO.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp: diff --git a/Debug/TouchGFX/target/TouchGFXGPIO.o b/Debug/TouchGFX/target/TouchGFXGPIO.o new file mode 100644 index 0000000..86fe09a Binary files /dev/null and b/Debug/TouchGFX/target/TouchGFXGPIO.o differ diff --git a/Debug/TouchGFX/target/TouchGFXGPIO.su b/Debug/TouchGFX/target/TouchGFXGPIO.su new file mode 100644 index 0000000..37f669b --- /dev/null +++ b/Debug/TouchGFX/target/TouchGFXGPIO.su @@ -0,0 +1,5 @@ +../TouchGFX/target/TouchGFXGPIO.cpp:40:6:static void touchgfx::GPIO::init() 4 static +../TouchGFX/target/TouchGFXGPIO.cpp:48:6:static void touchgfx::GPIO::set(touchgfx::GPIO::GPIO_ID) 16 static +../TouchGFX/target/TouchGFXGPIO.cpp:56:6:static void touchgfx::GPIO::clear(touchgfx::GPIO::GPIO_ID) 16 static +../TouchGFX/target/TouchGFXGPIO.cpp:64:6:static void touchgfx::GPIO::toggle(touchgfx::GPIO::GPIO_ID) 16 static +../TouchGFX/target/TouchGFXGPIO.cpp:72:6:static bool touchgfx::GPIO::get(touchgfx::GPIO::GPIO_ID) 16 static diff --git a/Debug/TouchGFX/target/TouchGFXHAL.d b/Debug/TouchGFX/target/TouchGFXHAL.d new file mode 100644 index 0000000..f44a142 --- /dev/null +++ b/Debug/TouchGFX/target/TouchGFXHAL.d @@ -0,0 +1,127 @@ +TouchGFX/target/TouchGFXHAL.o: ../TouchGFX/target/TouchGFXHAL.cpp \ + ../TouchGFX/target/TouchGFXHAL.hpp \ + ../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../TouchGFX/target/TouchGFXHAL.hpp: +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/TouchGFX/target/TouchGFXHAL.o b/Debug/TouchGFX/target/TouchGFXHAL.o new file mode 100644 index 0000000..a4a2eca Binary files /dev/null and b/Debug/TouchGFX/target/TouchGFXHAL.o differ diff --git a/Debug/TouchGFX/target/TouchGFXHAL.su b/Debug/TouchGFX/target/TouchGFXHAL.su new file mode 100644 index 0000000..18df366 --- /dev/null +++ b/Debug/TouchGFX/target/TouchGFXHAL.su @@ -0,0 +1,32 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:101:13:touchgfx::HAL::~HAL() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:101:13:virtual touchgfx::HAL::~HAL() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:124:18:virtual void touchgfx::HAL::setDisplayOrientation(touchgfx::DisplayOrientation) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:156:18:virtual void touchgfx::HAL::setFrameBufferSize(uint16_t, uint16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:298:28:virtual touchgfx::BlitOperations touchgfx::HAL::getBlitCaps() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:616:18:virtual void touchgfx::HAL::backPorchExited() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:648:18:virtual bool touchgfx::HAL::sampleKey(uint8_t&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:697:18:virtual void touchgfx::HAL::setFrameBufferStartAddresses(void*, void*, void*) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:714:18:virtual void touchgfx::HAL::setAnimationStorage(void*) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:853:30:virtual touchgfx::FlashDataReader* touchgfx::HAL::getFlashDataReader() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1002:18:virtual void touchgfx::HAL::taskDelay(uint16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1029:22:virtual uint16_t touchgfx::HAL::getTFTCurrentLine() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1040:21:virtual touchgfx::DMAType touchgfx::HAL::getDMAType() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1150:18:virtual void touchgfx::HAL::performDisplayOrientationChange() 24 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:106:18:virtual void TouchGFXGeneratedHAL::flushFrameBuffer() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:30:7:TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:30:7:virtual TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() 16 static +../TouchGFX/target/TouchGFXHAL.hpp:109:18:virtual void TouchGFXHAL::flushFrameBuffer() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:30:6:virtual void TouchGFXHAL::initialize() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:40:6:virtual void TouchGFXHAL::taskEntry() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:67:11:virtual uint16_t* TouchGFXHAL::getTFTFrameBuffer() const 16 static +../TouchGFX/target/TouchGFXHAL.cpp:82:6:virtual void TouchGFXHAL::setTFTFrameBuffer(uint16_t*) 16 static +../TouchGFX/target/TouchGFXHAL.cpp:99:6:virtual void TouchGFXHAL::flushFrameBuffer(const touchgfx::Rect&) 16 static +../TouchGFX/target/TouchGFXHAL.cpp:114:6:virtual bool TouchGFXHAL::blockCopy(void*, const void*, uint32_t) 24 static +../TouchGFX/target/TouchGFXHAL.cpp:123:6:virtual void TouchGFXHAL::configureInterrupts() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:136:6:virtual void TouchGFXHAL::enableInterrupts() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:149:6:virtual void TouchGFXHAL::disableInterrupts() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:163:6:virtual void TouchGFXHAL::enableLCDControllerInterrupt() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:173:6:virtual bool TouchGFXHAL::beginFrame() 16 static +../TouchGFX/target/TouchGFXHAL.cpp:178:6:virtual void TouchGFXHAL::endFrame() 16 static +../TouchGFX/target/TouchGFXHAL.hpp:34:7:TouchGFXHAL::~TouchGFXHAL() 16 static +../TouchGFX/target/TouchGFXHAL.hpp:34:7:virtual TouchGFXHAL::~TouchGFXHAL() 16 static diff --git a/Debug/TouchGFX/target/generated/OSWrappers.d b/Debug/TouchGFX/target/generated/OSWrappers.d new file mode 100644 index 0000000..1d3a473 --- /dev/null +++ b/Debug/TouchGFX/target/generated/OSWrappers.d @@ -0,0 +1,132 @@ +TouchGFX/target/generated/OSWrappers.o: \ + ../TouchGFX/target/generated/OSWrappers.cpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h \ + ../Middlewares/ST/threadx/common/inc/tx_api.h \ + ../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h \ + ../Core/Inc/tx_user.h \ + ../Middlewares/ST/threadx/common/inc/tx_byte_pool.h +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: +../Middlewares/ST/threadx/common/inc/tx_api.h: +../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h: +../Core/Inc/tx_user.h: +../Middlewares/ST/threadx/common/inc/tx_byte_pool.h: diff --git a/Debug/TouchGFX/target/generated/OSWrappers.o b/Debug/TouchGFX/target/generated/OSWrappers.o new file mode 100644 index 0000000..19493cf Binary files /dev/null and b/Debug/TouchGFX/target/generated/OSWrappers.o differ diff --git a/Debug/TouchGFX/target/generated/OSWrappers.su b/Debug/TouchGFX/target/generated/OSWrappers.su new file mode 100644 index 0000000..e0ecc85 --- /dev/null +++ b/Debug/TouchGFX/target/generated/OSWrappers.su @@ -0,0 +1,10 @@ +../TouchGFX/target/generated/OSWrappers.cpp:48:6:static void touchgfx::OSWrappers::initialize() 24 static +../TouchGFX/target/generated/OSWrappers.cpp:83:6:static void touchgfx::OSWrappers::takeFrameBufferSemaphore() 8 static +../TouchGFX/target/generated/OSWrappers.cpp:94:6:static void touchgfx::OSWrappers::giveFrameBufferSemaphore() 8 static +../TouchGFX/target/generated/OSWrappers.cpp:112:6:static void touchgfx::OSWrappers::tryTakeFrameBufferSemaphore() 8 static +../TouchGFX/target/generated/OSWrappers.cpp:129:6:static void touchgfx::OSWrappers::giveFrameBufferSemaphoreFromISR() 24 static,ignoring_inline_asm +../TouchGFX/target/generated/OSWrappers.cpp:152:6:static void touchgfx::OSWrappers::signalVSync() 16 static +../TouchGFX/target/generated/OSWrappers.cpp:175:6:static void touchgfx::OSWrappers::signalRenderingDone() 4 static +../TouchGFX/target/generated/OSWrappers.cpp:186:6:static void touchgfx::OSWrappers::waitForVSync() 16 static +../TouchGFX/target/generated/OSWrappers.cpp:218:6:static void touchgfx::OSWrappers::taskDelay(uint16_t) 16 static +../TouchGFX/target/generated/OSWrappers.cpp:233:6:static void touchgfx::OSWrappers::taskYield() 16 static,ignoring_inline_asm diff --git a/Debug/TouchGFX/target/generated/STM32DMA.d b/Debug/TouchGFX/target/generated/STM32DMA.d new file mode 100644 index 0000000..d8f3959 --- /dev/null +++ b/Debug/TouchGFX/target/generated/STM32DMA.d @@ -0,0 +1,128 @@ +TouchGFX/target/generated/STM32DMA.o: \ + ../TouchGFX/target/generated/STM32DMA.cpp \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h \ + ../TouchGFX/target/generated/STM32DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: +../TouchGFX/target/generated/STM32DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp: diff --git a/Debug/TouchGFX/target/generated/STM32DMA.o b/Debug/TouchGFX/target/generated/STM32DMA.o new file mode 100644 index 0000000..00d58a3 Binary files /dev/null and b/Debug/TouchGFX/target/generated/STM32DMA.o differ diff --git a/Debug/TouchGFX/target/generated/STM32DMA.su b/Debug/TouchGFX/target/generated/STM32DMA.su new file mode 100644 index 0000000..94b6630 --- /dev/null +++ b/Debug/TouchGFX/target/generated/STM32DMA.su @@ -0,0 +1,27 @@ +../Drivers/CMSIS/Include/core_cm7.h:1902:22:void __NVIC_EnableIRQ(IRQn_Type) 16 static,ignoring_inline_asm +../Drivers/CMSIS/Include/core_cm7.h:1940:22:void __NVIC_DisableIRQ(IRQn_Type) 16 static,ignoring_inline_asm +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp:78:5:touchgfx::colortype::colortype() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp:114:5:touchgfx::colortype::operator uint32_t() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:61:13:touchgfx::DMA_Queue::~DMA_Queue() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:61:13:virtual touchgfx::DMA_Queue::~DMA_Queue() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:138:18:virtual void touchgfx::DMA_Interface::flush() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:218:13:touchgfx::DMA_Interface::~DMA_Interface() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:218:13:virtual touchgfx::DMA_Interface::~DMA_Interface() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:228:5:touchgfx::DMA_Interface::DMA_Interface(touchgfx::DMA_Queue&) 16 static +../TouchGFX/target/generated/STM32DMA.hpp:72:31:virtual touchgfx::DMAType STM32DMA::getDMAType() 16 static +../TouchGFX/target/generated/STM32DMA.hpp:108:18:virtual void STM32DMA::signalDMAInterrupt() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:110:17:static touchgfx::HAL* touchgfx::HAL::getInstance() 4 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:164:10:void touchgfx::HAL::signalDMAInterrupt() 16 static +../TouchGFX/target/generated/STM32DMA.cpp:42:17:void DMA2D_XferCpltCallback(DMA2D_HandleTypeDef*) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp:46:8:touchgfx::BlitOp::BlitOp() 16 static +../TouchGFX/target/generated/STM32DMA.cpp:49:1:STM32DMA::STM32DMA() 24 static +../TouchGFX/target/generated/STM32DMA.cpp:54:1:STM32DMA::~STM32DMA() 16 static +../TouchGFX/target/generated/STM32DMA.cpp:54:1:virtual STM32DMA::~STM32DMA() 16 static +../TouchGFX/target/generated/STM32DMA.cpp:60:6:virtual void STM32DMA::initialize() 24 static +../TouchGFX/target/generated/STM32DMA.cpp:74:17:uint32_t STM32DMA::getChromARTInputFormat(touchgfx::Bitmap::BitmapFormat) 24 static +../TouchGFX/target/generated/STM32DMA.cpp:109:17:uint32_t STM32DMA::getChromARTOutputFormat(touchgfx::Bitmap::BitmapFormat) 24 static +../TouchGFX/target/generated/STM32DMA.cpp:142:16:virtual touchgfx::BlitOperations STM32DMA::getBlitCaps() 16 static +../TouchGFX/target/generated/STM32DMA.cpp:165:6:virtual void STM32DMA::setupDataCopy(const touchgfx::BlitOp&) 48 static +../TouchGFX/target/generated/STM32DMA.cpp:332:6:virtual void STM32DMA::setupDataFill(const touchgfx::BlitOp&) 32 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:87:7:touchgfx::LockFreeDMA_Queue::~LockFreeDMA_Queue() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp:87:7:virtual touchgfx::LockFreeDMA_Queue::~LockFreeDMA_Queue() 16 static diff --git a/Debug/TouchGFX/target/generated/TouchGFXConfiguration.d b/Debug/TouchGFX/target/generated/TouchGFXConfiguration.d new file mode 100644 index 0000000..d0a6599 --- /dev/null +++ b/Debug/TouchGFX/target/generated/TouchGFXConfiguration.d @@ -0,0 +1,226 @@ +TouchGFX/target/generated/TouchGFXConfiguration.o: \ + ../TouchGFX/target/generated/TouchGFXConfiguration.cpp \ + ../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp \ + ../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendHeap.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/Meta.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp \ + ../TouchGFX/generated/images/include/BitmapDatabase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp \ + ../TouchGFX/target/generated/STM32DMA.hpp \ + ../TouchGFX/target/TouchGFXHAL.hpp \ + ../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp \ + ../TouchGFX/target/STM32TouchController.hpp \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp: +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp: +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp: +../Middlewares/ST/touchgfx/framework/include/common/Meta.hpp: +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp: +../TouchGFX/generated/images/include/BitmapDatabase.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp: +../TouchGFX/target/generated/STM32DMA.hpp: +../TouchGFX/target/TouchGFXHAL.hpp: +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp: +../TouchGFX/target/STM32TouchController.hpp: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/TouchGFX/target/generated/TouchGFXConfiguration.o b/Debug/TouchGFX/target/generated/TouchGFXConfiguration.o new file mode 100644 index 0000000..ba2bf14 Binary files /dev/null and b/Debug/TouchGFX/target/generated/TouchGFXConfiguration.o differ diff --git a/Debug/TouchGFX/target/generated/TouchGFXConfiguration.su b/Debug/TouchGFX/target/generated/TouchGFXConfiguration.su new file mode 100644 index 0000000..94ec4eb --- /dev/null +++ b/Debug/TouchGFX/target/generated/TouchGFXConfiguration.su @@ -0,0 +1,95 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp:127:5:touchgfx::Rect::Rect() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp:166:17:static void touchgfx::TypedText::registerTexts(const touchgfx::Texts*) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp:43:13:touchgfx::FontProvider::~FontProvider() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp:43:13:virtual touchgfx::FontProvider::~FontProvider() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp:48:5:touchgfx::MVPHeap::MVPHeap(touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::MVPApplication&) 24 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp:60:13:touchgfx::MVPHeap::~MVPHeap() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp:60:13:virtual touchgfx::MVPHeap::~MVPHeap() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:44:18:virtual void touchgfx::UIEventListener::handleClickEvent(const touchgfx::ClickEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:53:18:virtual void touchgfx::UIEventListener::handleDragEvent(const touchgfx::DragEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:62:18:virtual void touchgfx::UIEventListener::handleGestureEvent(const touchgfx::GestureEvent&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:71:18:virtual void touchgfx::UIEventListener::handleKeyEvent(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:79:18:virtual void touchgfx::UIEventListener::handleTickEvent() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:84:18:virtual void touchgfx::UIEventListener::handlePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:89:13:touchgfx::UIEventListener::~UIEventListener() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp:89:13:virtual touchgfx::UIEventListener::~UIEventListener() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp:63:13:touchgfx::LCD::~LCD() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp:63:13:virtual touchgfx::LCD::~LCD() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:71:18:virtual void touchgfx::Application::changeToStartScreen() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:90:18:virtual void touchgfx::Application::appSwitchScreen(uint8_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:102:18:virtual void touchgfx::Application::requestRedraw(touchgfx::Rect&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:179:13:touchgfx::GenericCallback::~GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:179:13:virtual touchgfx::GenericCallback::~GenericCallback() 16 static +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp:30:13:touchgfx::TouchController::~TouchController() 16 static +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp:30:13:virtual touchgfx::TouchController::~TouchController() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp:36:9:touchgfx::Gestures::DragState::DragState() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp:60:5:touchgfx::Gestures::Gestures() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:55:5:touchgfx::HAL::HAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, uint16_t, uint16_t) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:101:13:touchgfx::HAL::~HAL() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:101:13:virtual touchgfx::HAL::~HAL() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:40:7:touchgfx::Application::~Application() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp:40:7:virtual touchgfx::Application::~Application() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:59:18:virtual void touchgfx::MVPApplication::handlePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:73:10:void touchgfx::MVPApplication::evaluatePendingScreenTransition() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:43:7:touchgfx::MVPApplication::~MVPApplication() 16 static +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp:43:7:virtual touchgfx::MVPApplication::~MVPApplication() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:16:13:FrontendApplicationBase::~FrontendApplicationBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:16:13:virtual FrontendApplicationBase::~FrontendApplicationBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp:18:18:virtual void FrontendApplicationBase::changeToStartScreen() 16 static +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp:14:13:FrontendApplication::~FrontendApplication() 16 static +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp:14:13:virtual FrontendApplication::~FrontendApplication() 16 static +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp:16:18:virtual void FrontendApplication::handleTickEvent() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp:74:18:virtual void FrontendHeapBase::gotoStartScreen(FrontendApplication&) 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp:79:5:FrontendHeapBase::FrontendHeapBase(touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, touchgfx::AbstractPartition&, FrontendApplication&) 32 static +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp:56:29:void __tcf_0() 8 static +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp:54:26:static FrontendHeap& FrontendHeap::getInstance() 8 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp:32:7:FrontendHeapBase::~FrontendHeapBase() 16 static +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp:32:7:virtual FrontendHeapBase::~FrontendHeapBase() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:touchgfx::Partition >, 1>::Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:touchgfx::Partition >, 1>::Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:touchgfx::Partition >, 1>::Partition() 16 static +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp:67:5:FrontendHeap::FrontendHeap() 32 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:46:5:TouchGFXGeneratedHAL::TouchGFXGeneratedHAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, uint16_t, uint16_t) 32 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:30:7:TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:30:7:virtual TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() 16 static +../TouchGFX/target/TouchGFXHAL.hpp:50:5:TouchGFXHAL::TouchGFXHAL(touchgfx::DMA_Interface&, touchgfx::LCD&, touchgfx::TouchController&, uint16_t, uint16_t) 32 static +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp:26:7:constexpr touchgfx::TouchController::TouchController() 16 static +../TouchGFX/target/STM32TouchController.hpp:40:5:STM32TouchController::STM32TouchController() 16 static +../TouchGFX/target/generated/TouchGFXConfiguration.cpp:41:6:void touchgfx_init() 32 static +../TouchGFX/target/generated/TouchGFXConfiguration.cpp:61:6:void touchgfx_components_init() 4 static +../TouchGFX/target/generated/TouchGFXConfiguration.cpp:65:6:void touchgfx_taskEntry() 8 static +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp:6:7:FrontendHeap::~FrontendHeap() 16 static +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp:6:7:virtual FrontendHeap::~FrontendHeap() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:touchgfx::Partition >, 1>::~Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:virtual touchgfx::Partition >, 1>::~Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:touchgfx::Partition >, 1>::~Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:virtual touchgfx::Partition >, 1>::~Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:touchgfx::Partition >, 1>::~Partition() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:42:7:virtual touchgfx::Partition >, 1>::~Partition() 16 static +../TouchGFX/target/TouchGFXHAL.hpp:34:7:TouchGFXHAL::~TouchGFXHAL() 16 static +../TouchGFX/target/TouchGFXHAL.hpp:34:7:virtual TouchGFXHAL::~TouchGFXHAL() 16 static +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp:29:7:ApplicationFontProvider::~ApplicationFontProvider() 16 static +../TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp:29:7:virtual ApplicationFontProvider::~ApplicationFontProvider() 16 static +../Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp:37:7:touchgfx::LCD24bpp::~LCD24bpp() 16 static +../Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp:37:7:virtual touchgfx::LCD24bpp::~LCD24bpp() 16 static +../TouchGFX/target/STM32TouchController.hpp:36:7:STM32TouchController::~STM32TouchController() 16 static +../TouchGFX/target/STM32TouchController.hpp:36:7:virtual STM32TouchController::~STM32TouchController() 16 static +../TouchGFX/target/generated/TouchGFXConfiguration.cpp:74:1:void __static_initialization_and_destruction_0(int, int) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:touchgfx::Callback::~Callback() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:424:8:virtual touchgfx::Callback::~Callback() 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:58:22:uint16_t touchgfx::Partition::capacity() const [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:63:22:uint32_t touchgfx::Partition::element_size() [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:69:19:void* touchgfx::Partition::element(uint16_t) [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:74:25:const void* touchgfx::Partition::element(uint16_t) const [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:58:22:uint16_t touchgfx::Partition::capacity() const [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:63:22:uint32_t touchgfx::Partition::element_size() [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:69:19:void* touchgfx::Partition::element(uint16_t) [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:74:25:const void* touchgfx::Partition::element(uint16_t) const [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:58:22:uint16_t touchgfx::Partition::capacity() const [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:63:22:uint32_t touchgfx::Partition::element_size() [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:69:19:void* touchgfx::Partition::element(uint16_t) [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp:74:25:const void* touchgfx::Partition::element(uint16_t) const [with ListOfTypes = touchgfx::meta::TypeList >; short unsigned int NUMBER_OF_ELEMENTS = 1] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:449:18:void touchgfx::Callback::execute() [with dest_type = FrontendApplicationBase] 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp:459:18:bool touchgfx::Callback::isValid() const [with dest_type = FrontendApplicationBase] 16 static +../TouchGFX/target/generated/TouchGFXConfiguration.cpp:74:1:cpp) 8 static +../TouchGFX/target/generated/TouchGFXConfiguration.cpp:74:1:cpp) 8 static diff --git a/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.d b/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.d new file mode 100644 index 0000000..6f8ba0f --- /dev/null +++ b/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.d @@ -0,0 +1,208 @@ +TouchGFX/target/generated/TouchGFXGeneratedHAL.o: \ + ../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp \ + ../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendHeap.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/Meta.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp \ + ../TouchGFX/gui/include/gui/common/FrontendApplication.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp \ + ../TouchGFX/gui/include/gui/model/Model.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp \ + ../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp \ + ../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp \ + ../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp \ + ../TouchGFX/gui/include/gui/model/ModelListener.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp \ + ../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h \ + ../Drivers/CMSIS/Include/core_cm7.h \ + ../Drivers/CMSIS/Include/cmsis_version.h \ + ../Drivers/CMSIS/Include/cmsis_compiler.h \ + ../Drivers/CMSIS/Include/cmsis_gcc.h \ + ../Drivers/CMSIS/Include/mpu_armv7.h \ + ../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h \ + ../Core/Inc/stm32h7xx_hal_conf.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h \ + ../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp: +../Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp: +../TouchGFX/gui/include/gui/common/FrontendHeap.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp: +../Middlewares/ST/touchgfx/framework/include/common/Meta.hpp: +../Middlewares/ST/touchgfx/framework/include/common/Partition.hpp: +../Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp: +../TouchGFX/gui/include/gui/common/FrontendApplication.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp: +../TouchGFX/gui/include/gui/model/Model.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp: +../TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp: +../Middlewares/ST/touchgfx/framework/include/mvp/View.hpp: +../TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp: +../TouchGFX/gui/include/gui/model/ModelListener.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp: +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h: +../Drivers/CMSIS/Include/core_cm7.h: +../Drivers/CMSIS/Include/cmsis_version.h: +../Drivers/CMSIS/Include/cmsis_compiler.h: +../Drivers/CMSIS/Include/cmsis_gcc.h: +../Drivers/CMSIS/Include/mpu_armv7.h: +../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h: +../Core/Inc/stm32h7xx_hal_conf.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h: +../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h: diff --git a/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.o b/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.o new file mode 100644 index 0000000..765addc Binary files /dev/null and b/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.o differ diff --git a/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.su b/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.su new file mode 100644 index 0000000..ddc7a50 --- /dev/null +++ b/Debug/TouchGFX/target/generated/TouchGFXGeneratedHAL.su @@ -0,0 +1,37 @@ +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:101:13:touchgfx::HAL::~HAL() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:101:13:virtual touchgfx::HAL::~HAL() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:110:17:static touchgfx::HAL* touchgfx::HAL::getInstance() 4 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:124:18:virtual void touchgfx::HAL::setDisplayOrientation(touchgfx::DisplayOrientation) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:156:18:virtual void touchgfx::HAL::setFrameBufferSize(uint16_t, uint16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:209:10:void touchgfx::HAL::frontPorchEntered() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:298:28:virtual touchgfx::BlitOperations touchgfx::HAL::getBlitCaps() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:606:10:void touchgfx::HAL::vSync() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:616:18:virtual void touchgfx::HAL::backPorchExited() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:648:18:virtual bool touchgfx::HAL::sampleKey(uint8_t&) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:697:18:virtual void touchgfx::HAL::setFrameBufferStartAddresses(void*, void*, void*) 24 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:714:18:virtual void touchgfx::HAL::setAnimationStorage(void*) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:853:30:virtual touchgfx::FlashDataReader* touchgfx::HAL::getFlashDataReader() const 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1002:18:virtual void touchgfx::HAL::taskDelay(uint16_t) 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1029:22:virtual uint16_t touchgfx::HAL::getTFTCurrentLine() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1040:21:virtual touchgfx::DMAType touchgfx::HAL::getDMAType() 16 static +../Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp:1150:18:virtual void touchgfx::HAL::performDisplayOrientationChange() 24 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:106:18:virtual void TouchGFXGeneratedHAL::flushFrameBuffer() 16 static +../Drivers/CMSIS/Include/core_cm7.h:1902:22:void __NVIC_EnableIRQ(IRQn_Type) 16 static,ignoring_inline_asm +../Drivers/CMSIS/Include/core_cm7.h:1940:22:void __NVIC_DisableIRQ(IRQn_Type) 16 static,ignoring_inline_asm +../Drivers/CMSIS/Include/core_cm7.h:2032:22:void __NVIC_SetPriority(IRQn_Type, uint32_t) 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:39:6:virtual void TouchGFXGeneratedHAL::initialize() 24 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:46:6:virtual void TouchGFXGeneratedHAL::configureInterrupts() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:52:6:virtual void TouchGFXGeneratedHAL::enableInterrupts() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:58:6:virtual void TouchGFXGeneratedHAL::disableInterrupts() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:64:6:virtual void TouchGFXGeneratedHAL::enableLCDControllerInterrupt() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:75:6:virtual bool TouchGFXGeneratedHAL::beginFrame() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:80:6:virtual void TouchGFXGeneratedHAL::endFrame() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:89:11:virtual uint16_t* TouchGFXGeneratedHAL::getTFTFrameBuffer() const 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:94:6:virtual void TouchGFXGeneratedHAL::setTFTFrameBuffer(uint16_t*) 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:102:6:virtual void TouchGFXGeneratedHAL::flushFrameBuffer(const touchgfx::Rect&) 32 static,ignoring_inline_asm +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:115:6:virtual bool TouchGFXGeneratedHAL::blockCopy(void*, const void*, uint32_t) 24 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:120:6:virtual void TouchGFXGeneratedHAL::InvalidateCache() 32 static,ignoring_inline_asm +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:132:6:virtual void TouchGFXGeneratedHAL::FlushCache() 32 static,ignoring_inline_asm +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp:146:10:void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef*) 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:30:7:TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() 16 static +../TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp:30:7:virtual TouchGFXGeneratedHAL::~TouchGFXGeneratedHAL() 16 static diff --git a/Debug/TouchGFX/target/generated/subdir.mk b/Debug/TouchGFX/target/generated/subdir.mk new file mode 100644 index 0000000..d228985 --- /dev/null +++ b/Debug/TouchGFX/target/generated/subdir.mk @@ -0,0 +1,36 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/target/generated/OSWrappers.cpp \ +../TouchGFX/target/generated/STM32DMA.cpp \ +../TouchGFX/target/generated/TouchGFXConfiguration.cpp \ +../TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp + +OBJS += \ +./TouchGFX/target/generated/OSWrappers.o \ +./TouchGFX/target/generated/STM32DMA.o \ +./TouchGFX/target/generated/TouchGFXConfiguration.o \ +./TouchGFX/target/generated/TouchGFXGeneratedHAL.o + +CPP_DEPS += \ +./TouchGFX/target/generated/OSWrappers.d \ +./TouchGFX/target/generated/STM32DMA.d \ +./TouchGFX/target/generated/TouchGFXConfiguration.d \ +./TouchGFX/target/generated/TouchGFXGeneratedHAL.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/target/generated/%.o TouchGFX/target/generated/%.su: ../TouchGFX/target/generated/%.cpp TouchGFX/target/generated/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-target-2f-generated + +clean-TouchGFX-2f-target-2f-generated: + -$(RM) ./TouchGFX/target/generated/OSWrappers.d ./TouchGFX/target/generated/OSWrappers.o ./TouchGFX/target/generated/OSWrappers.su ./TouchGFX/target/generated/STM32DMA.d ./TouchGFX/target/generated/STM32DMA.o ./TouchGFX/target/generated/STM32DMA.su ./TouchGFX/target/generated/TouchGFXConfiguration.d ./TouchGFX/target/generated/TouchGFXConfiguration.o ./TouchGFX/target/generated/TouchGFXConfiguration.su ./TouchGFX/target/generated/TouchGFXGeneratedHAL.d ./TouchGFX/target/generated/TouchGFXGeneratedHAL.o ./TouchGFX/target/generated/TouchGFXGeneratedHAL.su + +.PHONY: clean-TouchGFX-2f-target-2f-generated + diff --git a/Debug/TouchGFX/target/subdir.mk b/Debug/TouchGFX/target/subdir.mk new file mode 100644 index 0000000..efee885 --- /dev/null +++ b/Debug/TouchGFX/target/subdir.mk @@ -0,0 +1,33 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +CPP_SRCS += \ +../TouchGFX/target/STM32TouchController.cpp \ +../TouchGFX/target/TouchGFXGPIO.cpp \ +../TouchGFX/target/TouchGFXHAL.cpp + +OBJS += \ +./TouchGFX/target/STM32TouchController.o \ +./TouchGFX/target/TouchGFXGPIO.o \ +./TouchGFX/target/TouchGFXHAL.o + +CPP_DEPS += \ +./TouchGFX/target/STM32TouchController.d \ +./TouchGFX/target/TouchGFXGPIO.d \ +./TouchGFX/target/TouchGFXHAL.d + + +# Each subdirectory must supply rules for building sources it contributes +TouchGFX/target/%.o TouchGFX/target/%.su: ../TouchGFX/target/%.cpp TouchGFX/target/subdir.mk + arm-none-eabi-g++ "$<" -mcpu=cortex-m7 -std=gnu++14 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32H7B3xxQ -DTX_INCLUDE_USER_DEFINE_FILE -c -I../Core/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc -I../Drivers/STM32H7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32H7xx/Include -I../Drivers/CMSIS/Include -I../AZURE_RTOS/App -I../TouchGFX/App -I../TouchGFX/target/generated -I../TouchGFX/target -I../Middlewares/ST/threadx/common/inc/ -I../Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/ -I../Middlewares/ST/touchgfx/framework/include -I../TouchGFX/generated/fonts/include -I../TouchGFX/generated/gui_generated/include -I../TouchGFX/generated/images/include -I../TouchGFX/generated/texts/include -I../TouchGFX/generated/videos/include -I../TouchGFX/gui/include -O0 -ffunction-sections -fdata-sections -fno-exceptions -fno-rtti -fno-use-cxa-atexit -Wall -femit-class-debug-always -fstack-usage -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -o "$@" + +clean: clean-TouchGFX-2f-target + +clean-TouchGFX-2f-target: + -$(RM) ./TouchGFX/target/STM32TouchController.d ./TouchGFX/target/STM32TouchController.o ./TouchGFX/target/STM32TouchController.su ./TouchGFX/target/TouchGFXGPIO.d ./TouchGFX/target/TouchGFXGPIO.o ./TouchGFX/target/TouchGFXGPIO.su ./TouchGFX/target/TouchGFXHAL.d ./TouchGFX/target/TouchGFXHAL.o ./TouchGFX/target/TouchGFXHAL.su + +.PHONY: clean-TouchGFX-2f-target + diff --git a/Debug/makefile b/Debug/makefile new file mode 100644 index 0000000..66ae0f8 --- /dev/null +++ b/Debug/makefile @@ -0,0 +1,123 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +-include ../makefile.init + +RM := rm -rf + +# All of the sources participating in the build are defined here +-include sources.mk +-include TouchGFX/target/generated/subdir.mk +-include TouchGFX/target/subdir.mk +-include TouchGFX/gui/src/screen1_screen/subdir.mk +-include TouchGFX/gui/src/model/subdir.mk +-include TouchGFX/gui/src/common/subdir.mk +-include TouchGFX/generated/texts/src/subdir.mk +-include TouchGFX/generated/images/src/subdir.mk +-include TouchGFX/generated/gui_generated/src/screen1_screen/subdir.mk +-include TouchGFX/generated/gui_generated/src/common/subdir.mk +-include TouchGFX/generated/fonts/src/subdir.mk +-include TouchGFX/App/subdir.mk +-include Middlewares/ST/threadx/ports/cortex_m7/gnu/src/subdir.mk +-include Middlewares/ST/threadx/common/src/subdir.mk +-include Drivers/STM32H7xx_HAL_Driver/Src/subdir.mk +-include Core/Startup/subdir.mk +-include Core/Src/subdir.mk +-include AZURE_RTOS/App/subdir.mk +-include objects.mk + +ifneq ($(MAKECMDGOALS),clean) +ifneq ($(strip $(CC_DEPS)),) +-include $(CC_DEPS) +endif +ifneq ($(strip $(C++_DEPS)),) +-include $(C++_DEPS) +endif +ifneq ($(strip $(C_UPPER_DEPS)),) +-include $(C_UPPER_DEPS) +endif +ifneq ($(strip $(CXX_DEPS)),) +-include $(CXX_DEPS) +endif +ifneq ($(strip $(S_DEPS)),) +-include $(S_DEPS) +endif +ifneq ($(strip $(S_UPPER_DEPS)),) +-include $(S_UPPER_DEPS) +endif +ifneq ($(strip $(C_DEPS)),) +-include $(C_DEPS) +endif +ifneq ($(strip $(CPP_DEPS)),) +-include $(CPP_DEPS) +endif +endif + +-include ../makefile.defs + +OPTIONAL_TOOL_DEPS := \ +$(wildcard ../makefile.defs) \ +$(wildcard ../makefile.init) \ +$(wildcard ../makefile.targets) \ + + +BUILD_ARTIFACT_NAME := AZRTOS +BUILD_ARTIFACT_EXTENSION := elf +BUILD_ARTIFACT_PREFIX := +BUILD_ARTIFACT := $(BUILD_ARTIFACT_PREFIX)$(BUILD_ARTIFACT_NAME)$(if $(BUILD_ARTIFACT_EXTENSION),.$(BUILD_ARTIFACT_EXTENSION),) + +# Add inputs and outputs from these tool invocations to the build variables +EXECUTABLES += \ +AZRTOS.elf \ + +MAP_FILES += \ +AZRTOS.map \ + +SIZE_OUTPUT += \ +default.size.stdout \ + +OBJDUMP_LIST += \ +AZRTOS.list \ + + +# All Target +all: main-build + +# Main-build Target +main-build: AZRTOS.elf secondary-outputs + +# Tool invocations +AZRTOS.elf AZRTOS.map: $(OBJS) $(USER_OBJS) D:\azure-stm32h7\AZRTOS\STM32H7B3LIHXQ_FLASH.ld makefile objects.list $(OPTIONAL_TOOL_DEPS) + arm-none-eabi-g++ -o "AZRTOS.elf" @"objects.list" $(USER_OBJS) $(LIBS) -mcpu=cortex-m7 -T"D:\azure-stm32h7\AZRTOS\STM32H7B3LIHXQ_FLASH.ld" -Wl,-Map="AZRTOS.map" -Wl,--gc-sections -static -L"D:\azure-stm32h7\AZRTOS\Middlewares\ST\touchgfx\lib\core\cortex_m7\gcc" --specs=nano.specs -mfpu=fpv5-d16 -mfloat-abi=hard -mthumb -Wl,--start-group -lc -lm -lstdc++ -lsupc++ -Wl,--end-group + @echo 'Finished building target: $@' + @echo ' ' + +default.size.stdout: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS) + arm-none-eabi-size $(EXECUTABLES) + @echo 'Finished building: $@' + @echo ' ' + +AZRTOS.list: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS) + arm-none-eabi-objdump -h -S $(EXECUTABLES) > "AZRTOS.list" + @echo 'Finished building: $@' + @echo ' ' + +# Other Targets +clean: + -$(RM) AZRTOS.elf AZRTOS.list AZRTOS.map default.size.stdout + -@echo ' ' + +secondary-outputs: $(SIZE_OUTPUT) $(OBJDUMP_LIST) + +fail-specified-linker-script-missing: + @echo 'Error: Cannot find the specified linker script. Check the linker settings in the build configuration.' + @exit 2 + +warn-no-linker-script-specified: + @echo 'Warning: No linker script specified. Check the linker settings in the build configuration.' + +.PHONY: all clean dependents main-build fail-specified-linker-script-missing warn-no-linker-script-specified + +-include ../makefile.targets diff --git a/Debug/objects.list b/Debug/objects.list new file mode 100644 index 0000000..3a72763 --- /dev/null +++ b/Debug/objects.list @@ -0,0 +1,241 @@ +"./AZURE_RTOS/App/app_azure_rtos.o" +"./Core/Src/app_threadx.o" +"./Core/Src/main.o" +"./Core/Src/stm32h7xx_hal_msp.o" +"./Core/Src/stm32h7xx_hal_timebase_tim.o" +"./Core/Src/stm32h7xx_it.o" +"./Core/Src/syscalls.o" +"./Core/Src/sysmem.o" +"./Core/Src/system_stm32h7xx.o" +"./Core/Src/tx_initialize_low_level.o" +"./Core/Startup/startup_stm32h7b3lihxq.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.o" +"./Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.o" +"./Middlewares/ST/threadx/common/src/tx_block_allocate.o" +"./Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.o" +"./Middlewares/ST/threadx/common/src/tx_block_pool_create.o" +"./Middlewares/ST/threadx/common/src/tx_block_pool_delete.o" +"./Middlewares/ST/threadx/common/src/tx_block_pool_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_block_pool_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.o" +"./Middlewares/ST/threadx/common/src/tx_block_release.o" +"./Middlewares/ST/threadx/common/src/tx_byte_allocate.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_create.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_delete.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.o" +"./Middlewares/ST/threadx/common/src/tx_byte_pool_search.o" +"./Middlewares/ST/threadx/common/src/tx_byte_release.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_create.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_delete.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_get.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_set.o" +"./Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.o" +"./Middlewares/ST/threadx/common/src/tx_initialize_high_level.o" +"./Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.o" +"./Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_cleanup.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_create.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_delete.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_get.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_prioritize.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_priority_change.o" +"./Middlewares/ST/threadx/common/src/tx_mutex_put.o" +"./Middlewares/ST/threadx/common/src/tx_queue_cleanup.o" +"./Middlewares/ST/threadx/common/src/tx_queue_create.o" +"./Middlewares/ST/threadx/common/src/tx_queue_delete.o" +"./Middlewares/ST/threadx/common/src/tx_queue_flush.o" +"./Middlewares/ST/threadx/common/src/tx_queue_front_send.o" +"./Middlewares/ST/threadx/common/src/tx_queue_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_queue_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_queue_prioritize.o" +"./Middlewares/ST/threadx/common/src/tx_queue_receive.o" +"./Middlewares/ST/threadx/common/src/tx_queue_send.o" +"./Middlewares/ST/threadx/common/src/tx_queue_send_notify.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_create.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_delete.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_get.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_put.o" +"./Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.o" +"./Middlewares/ST/threadx/common/src/tx_thread_create.o" +"./Middlewares/ST/threadx/common/src/tx_thread_delete.o" +"./Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.o" +"./Middlewares/ST/threadx/common/src/tx_thread_identify.o" +"./Middlewares/ST/threadx/common/src/tx_thread_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_thread_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_thread_preemption_change.o" +"./Middlewares/ST/threadx/common/src/tx_thread_priority_change.o" +"./Middlewares/ST/threadx/common/src/tx_thread_relinquish.o" +"./Middlewares/ST/threadx/common/src/tx_thread_reset.o" +"./Middlewares/ST/threadx/common/src/tx_thread_resume.o" +"./Middlewares/ST/threadx/common/src/tx_thread_shell_entry.o" +"./Middlewares/ST/threadx/common/src/tx_thread_sleep.o" +"./Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.o" +"./Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.o" +"./Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.o" +"./Middlewares/ST/threadx/common/src/tx_thread_suspend.o" +"./Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.o" +"./Middlewares/ST/threadx/common/src/tx_thread_system_resume.o" +"./Middlewares/ST/threadx/common/src/tx_thread_system_suspend.o" +"./Middlewares/ST/threadx/common/src/tx_thread_terminate.o" +"./Middlewares/ST/threadx/common/src/tx_thread_time_slice.o" +"./Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.o" +"./Middlewares/ST/threadx/common/src/tx_thread_timeout.o" +"./Middlewares/ST/threadx/common/src/tx_thread_wait_abort.o" +"./Middlewares/ST/threadx/common/src/tx_time_get.o" +"./Middlewares/ST/threadx/common/src/tx_time_set.o" +"./Middlewares/ST/threadx/common/src/tx_timer_activate.o" +"./Middlewares/ST/threadx/common/src/tx_timer_change.o" +"./Middlewares/ST/threadx/common/src/tx_timer_create.o" +"./Middlewares/ST/threadx/common/src/tx_timer_deactivate.o" +"./Middlewares/ST/threadx/common/src/tx_timer_delete.o" +"./Middlewares/ST/threadx/common/src/tx_timer_expiration_process.o" +"./Middlewares/ST/threadx/common/src/tx_timer_info_get.o" +"./Middlewares/ST/threadx/common/src/tx_timer_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_timer_system_activate.o" +"./Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.o" +"./Middlewares/ST/threadx/common/src/tx_timer_thread_entry.o" +"./Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.o" +"./Middlewares/ST/threadx/common/src/tx_trace_disable.o" +"./Middlewares/ST/threadx/common/src/tx_trace_enable.o" +"./Middlewares/ST/threadx/common/src/tx_trace_event_filter.o" +"./Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.o" +"./Middlewares/ST/threadx/common/src/tx_trace_initialize.o" +"./Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.o" +"./Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.o" +"./Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.o" +"./Middlewares/ST/threadx/common/src/tx_trace_object_register.o" +"./Middlewares/ST/threadx/common/src/tx_trace_object_unregister.o" +"./Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.o" +"./Middlewares/ST/threadx/common/src/txe_block_allocate.o" +"./Middlewares/ST/threadx/common/src/txe_block_pool_create.o" +"./Middlewares/ST/threadx/common/src/txe_block_pool_delete.o" +"./Middlewares/ST/threadx/common/src/txe_block_pool_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.o" +"./Middlewares/ST/threadx/common/src/txe_block_release.o" +"./Middlewares/ST/threadx/common/src/txe_byte_allocate.o" +"./Middlewares/ST/threadx/common/src/txe_byte_pool_create.o" +"./Middlewares/ST/threadx/common/src/txe_byte_pool_delete.o" +"./Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.o" +"./Middlewares/ST/threadx/common/src/txe_byte_release.o" +"./Middlewares/ST/threadx/common/src/txe_event_flags_create.o" +"./Middlewares/ST/threadx/common/src/txe_event_flags_delete.o" +"./Middlewares/ST/threadx/common/src/txe_event_flags_get.o" +"./Middlewares/ST/threadx/common/src/txe_event_flags_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_event_flags_set.o" +"./Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.o" +"./Middlewares/ST/threadx/common/src/txe_mutex_create.o" +"./Middlewares/ST/threadx/common/src/txe_mutex_delete.o" +"./Middlewares/ST/threadx/common/src/txe_mutex_get.o" +"./Middlewares/ST/threadx/common/src/txe_mutex_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_mutex_prioritize.o" +"./Middlewares/ST/threadx/common/src/txe_mutex_put.o" +"./Middlewares/ST/threadx/common/src/txe_queue_create.o" +"./Middlewares/ST/threadx/common/src/txe_queue_delete.o" +"./Middlewares/ST/threadx/common/src/txe_queue_flush.o" +"./Middlewares/ST/threadx/common/src/txe_queue_front_send.o" +"./Middlewares/ST/threadx/common/src/txe_queue_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_queue_prioritize.o" +"./Middlewares/ST/threadx/common/src/txe_queue_receive.o" +"./Middlewares/ST/threadx/common/src/txe_queue_send.o" +"./Middlewares/ST/threadx/common/src/txe_queue_send_notify.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_create.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_delete.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_get.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_put.o" +"./Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.o" +"./Middlewares/ST/threadx/common/src/txe_thread_create.o" +"./Middlewares/ST/threadx/common/src/txe_thread_delete.o" +"./Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.o" +"./Middlewares/ST/threadx/common/src/txe_thread_info_get.o" +"./Middlewares/ST/threadx/common/src/txe_thread_preemption_change.o" +"./Middlewares/ST/threadx/common/src/txe_thread_priority_change.o" +"./Middlewares/ST/threadx/common/src/txe_thread_relinquish.o" +"./Middlewares/ST/threadx/common/src/txe_thread_reset.o" +"./Middlewares/ST/threadx/common/src/txe_thread_resume.o" +"./Middlewares/ST/threadx/common/src/txe_thread_suspend.o" +"./Middlewares/ST/threadx/common/src/txe_thread_terminate.o" +"./Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.o" +"./Middlewares/ST/threadx/common/src/txe_thread_wait_abort.o" +"./Middlewares/ST/threadx/common/src/txe_timer_activate.o" +"./Middlewares/ST/threadx/common/src/txe_timer_change.o" +"./Middlewares/ST/threadx/common/src/txe_timer_create.o" +"./Middlewares/ST/threadx/common/src/txe_timer_deactivate.o" +"./Middlewares/ST/threadx/common/src/txe_timer_delete.o" +"./Middlewares/ST/threadx/common/src/txe_timer_info_get.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.o" +"./Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.o" +"./TouchGFX/App/app_touchgfx.o" +"./TouchGFX/generated/fonts/src/ApplicationFontProvider.o" +"./TouchGFX/generated/fonts/src/CachedFont.o" +"./TouchGFX/generated/fonts/src/FontCache.o" +"./TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.o" +"./TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.o" +"./TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.o" +"./TouchGFX/generated/fonts/src/GeneratedFont.o" +"./TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.o" +"./TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.o" +"./TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.o" +"./TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.o" +"./TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.o" +"./TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.o" +"./TouchGFX/generated/fonts/src/UnmappedDataFont.o" +"./TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.o" +"./TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.o" +"./TouchGFX/generated/images/src/BitmapDatabase.o" +"./TouchGFX/generated/texts/src/Texts.o" +"./TouchGFX/generated/texts/src/TypedTextDatabase.o" +"./TouchGFX/gui/src/common/FrontendApplication.o" +"./TouchGFX/gui/src/model/Model.o" +"./TouchGFX/gui/src/screen1_screen/Screen1Presenter.o" +"./TouchGFX/gui/src/screen1_screen/Screen1View.o" +"./TouchGFX/target/STM32TouchController.o" +"./TouchGFX/target/TouchGFXGPIO.o" +"./TouchGFX/target/TouchGFXHAL.o" +"./TouchGFX/target/generated/OSWrappers.o" +"./TouchGFX/target/generated/STM32DMA.o" +"./TouchGFX/target/generated/TouchGFXConfiguration.o" +"./TouchGFX/target/generated/TouchGFXGeneratedHAL.o" diff --git a/Debug/objects.mk b/Debug/objects.mk new file mode 100644 index 0000000..fd17b7b --- /dev/null +++ b/Debug/objects.mk @@ -0,0 +1,9 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +USER_OBJS := + +LIBS := -l:libtouchgfx-float-abi-hard.a + diff --git a/Debug/sources.mk b/Debug/sources.mk new file mode 100644 index 0000000..5f3fc6a --- /dev/null +++ b/Debug/sources.mk @@ -0,0 +1,51 @@ +################################################################################ +# Automatically-generated file. Do not edit! +# Toolchain: GNU Tools for STM32 (10.3-2021.10) +################################################################################ + +ELF_SRCS := +C_UPPER_SRCS := +CXX_SRCS := +C++_SRCS := +OBJ_SRCS := +S_SRCS := +CC_SRCS := +C_SRCS := +CPP_SRCS := +S_UPPER_SRCS := +O_SRCS := +OBJDUMP_LIST := +C_UPPER_DEPS := +S_DEPS := +C_DEPS := +CC_DEPS := +SIZE_OUTPUT := +C++_DEPS := +SU_FILES := +EXECUTABLES := +OBJS := +CXX_DEPS := +MAP_FILES := +S_UPPER_DEPS := +CPP_DEPS := + +# Every subdirectory with source files must be described here +SUBDIRS := \ +AZURE_RTOS/App \ +Core/Src \ +Core/Startup \ +Drivers/STM32H7xx_HAL_Driver/Src \ +Middlewares/ST/threadx/common/src \ +Middlewares/ST/threadx/ports/cortex_m7/gnu/src \ +TouchGFX/App \ +TouchGFX/generated/fonts/src \ +TouchGFX/generated/gui_generated/src/common \ +TouchGFX/generated/gui_generated/src/screen1_screen \ +TouchGFX/generated/images/src \ +TouchGFX/generated/texts/src \ +TouchGFX/gui/src/common \ +TouchGFX/gui/src/model \ +TouchGFX/gui/src/screen1_screen \ +TouchGFX/target \ +TouchGFX/target/generated \ + diff --git a/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h b/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h new file mode 100644 index 0000000..e0be69c --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7b3xxq.h @@ -0,0 +1,23064 @@ +/** + ****************************************************************************** + * @file stm32h7b3xxq.h + * @author MCD Application Team + * @brief CMSIS STM32H7B3xxQ Device Peripheral Access Layer Header File. + * + * This file contains: + * - Data structures and the address mapping for all peripherals + * - Peripheral's registers declarations and bits definition + * - Macros to access peripheral's registers hardware + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2019 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32h7b3xxq + * @{ + */ + +#ifndef STM32H7B3xxQ_H +#define STM32H7B3xxQ_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief STM32H7XX Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +typedef enum +{ +/****** Cortex-M Processor Exceptions Numbers *****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< 3 Cortex-M Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< 4 Cortex-M Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< 5 Cortex-M Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< 6 Cortex-M Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< 11 Cortex-M SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< 12 Cortex-M Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< 14 Cortex-M Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< 15 Cortex-M System Tick Interrupt */ +/****** STM32 specific Interrupt Numbers **********************************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt ( wwdg1_it, wwdg2_it) */ + PVD_PVM_IRQn = 1, /*!< PVD/PVM through EXTI Line detection Interrupt */ + RTC_TAMP_STAMP_CSS_LSE_IRQn = 2, /*!< Tamper, TimeStamp, CSS and LSE interrupts through the EXTI line */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */ + FLASH_IRQn = 4, /*!< FLASH global Interrupt */ + RCC_IRQn = 5, /*!< RCC global Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ + DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */ + DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */ + DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */ + DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */ + DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */ + DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */ + DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */ + ADC_IRQn = 18, /*!< ADC1 and ADC2 global Interrupts */ + FDCAN1_IT0_IRQn = 19, /*!< FDCAN1 Interrupt line 0 */ + FDCAN2_IT0_IRQn = 20, /*!< FDCAN2 Interrupt line 0 */ + FDCAN1_IT1_IRQn = 21, /*!< FDCAN1 Interrupt line 1 */ + FDCAN2_IT1_IRQn = 22, /*!< FDCAN2 Interrupt line 1 */ + EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ + TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ + TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */ + TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ + TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ + I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ + I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ + I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ + SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ + USART1_IRQn = 37, /*!< USART1 global Interrupt */ + USART2_IRQn = 38, /*!< USART2 global Interrupt */ + USART3_IRQn = 39, /*!< USART3 global Interrupt */ + EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ + DFSDM2_IRQn = 42, /*!< DFSDM2 global Interrupt */ + TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */ + TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */ + TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ + TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ + DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ + FMC_IRQn = 48, /*!< FMC global Interrupt */ + SDMMC1_IRQn = 49, /*!< SDMMC1 global Interrupt */ + TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ + SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ + UART4_IRQn = 52, /*!< UART4 global Interrupt */ + UART5_IRQn = 53, /*!< UART5 global Interrupt */ + TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */ + TIM7_IRQn = 55, /*!< TIM7 global interrupt */ + DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ + DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ + DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ + DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ + DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ + FDCAN_CAL_IRQn = 63, /*!< FDCAN Calibration unit Interrupt */ + DFSDM1_FLT4_IRQn = 64, /*!< DFSDM Filter4 Interrupt */ + DFSDM1_FLT5_IRQn = 65, /*!< DFSDM Filter5 Interrupt */ + DFSDM1_FLT6_IRQn = 66, /*!< DFSDM Filter6 Interrupt */ + DFSDM1_FLT7_IRQn = 67, /*!< DFSDM Filter7 Interrupt */ + DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ + DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ + DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ + USART6_IRQn = 71, /*!< USART6 global interrupt */ + I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ + I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ + OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */ + OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */ + OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */ + OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */ + DCMI_PSSI_IRQn = 78, /*!< DCMI and PSSI global interrupt */ + CRYP_IRQn = 79, /*!< CRYP crypto global interrupt */ + HASH_RNG_IRQn = 80, /*!< HASH and RNG global interrupt */ + FPU_IRQn = 81, /*!< FPU global interrupt */ + UART7_IRQn = 82, /*!< UART7 global interrupt */ + UART8_IRQn = 83, /*!< UART8 global interrupt */ + SPI4_IRQn = 84, /*!< SPI4 global Interrupt */ + SPI5_IRQn = 85, /*!< SPI5 global Interrupt */ + SPI6_IRQn = 86, /*!< SPI6 global Interrupt */ + SAI1_IRQn = 87, /*!< SAI1 global Interrupt */ + LTDC_IRQn = 88, /*!< LTDC global Interrupt */ + LTDC_ER_IRQn = 89, /*!< LTDC Error global Interrupt */ + DMA2D_IRQn = 90, /*!< DMA2D global Interrupt */ + SAI2_IRQn = 91, /*!< SAI2 global Interrupt */ + OCTOSPI1_IRQn = 92, /*!< OCTOSPI1 global interrupt */ + LPTIM1_IRQn = 93, /*!< LP TIM1 interrupt */ + CEC_IRQn = 94, /*!< HDMI-CEC global Interrupt */ + I2C4_EV_IRQn = 95, /*!< I2C4 Event Interrupt */ + I2C4_ER_IRQn = 96, /*!< I2C4 Error Interrupt */ + SPDIF_RX_IRQn = 97, /*!< SPDIF-RX global Interrupt */ + DMAMUX1_OVR_IRQn = 102, /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ + +typedef struct +{ + __IO uint32_t ISR; /*!< ADC Interrupt and Status Register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC Interrupt Enable Register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC Configuration register, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x18 */ + __IO uint32_t PCSEL; /*!< ADC pre-channel selection, Address offset: 0x1C */ + __IO uint32_t LTR1; /*!< ADC watchdog Lower threshold register 1, Address offset: 0x20 */ + __IO uint32_t HTR1; /*!< ADC watchdog higher threshold register 1, Address offset: 0x24 */ + uint32_t RESERVED1; /*!< Reserved, 0x028 */ + uint32_t RESERVED2; /*!< Reserved, 0x02C */ + __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC regular sequence register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x044 */ + uint32_t RESERVED4; /*!< Reserved, 0x048 */ + __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x050 - 0x05C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x070 - 0x07C */ + __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC Analog Watchdog 2 Configuration Register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC Analog Watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t LTR2; /*!< ADC watchdog Lower threshold register 2, Address offset: 0xB0 */ + __IO uint32_t HTR2; /*!< ADC watchdog Higher threshold register 2, Address offset: 0xB4 */ + __IO uint32_t LTR3; /*!< ADC watchdog Lower threshold register 3, Address offset: 0xB8 */ + __IO uint32_t HTR3; /*!< ADC watchdog Higher threshold register 3, Address offset: 0xBC */ + __IO uint32_t DIFSEL; /*!< ADC Differential Mode Selection Register, Address offset: 0xC0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration Factors, Address offset: 0xC4 */ + __IO uint32_t CALFACT2; /*!< ADC Linearity Calibration Factors, Address offset: 0xC8 */ +} ADC_TypeDef; + + +typedef struct +{ +__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1/3 base address + 0x300 */ +uint32_t RESERVED; /*!< Reserved, ADC1/3 base address + 0x304 */ +__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1/3 base address + 0x308 */ +__IO uint32_t CDR; /*!< ADC common regular data register for dual Address offset: ADC1/3 base address + 0x30C */ +__IO uint32_t CDR2; /*!< ADC common regular data register for 32-bit dual mode Address offset: ADC1/3 base address + 0x310 */ + +} ADC_Common_TypeDef; + + +/** + * @brief VREFBUF + */ + +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + + +/** + * @brief FD Controller Area Network + */ + +typedef struct +{ + __IO uint32_t CREL; /*!< FDCAN Core Release register, Address offset: 0x000 */ + __IO uint32_t ENDN; /*!< FDCAN Endian register, Address offset: 0x004 */ + __IO uint32_t RESERVED1; /*!< Reserved, 0x008 */ + __IO uint32_t DBTP; /*!< FDCAN Data Bit Timing & Prescaler register, Address offset: 0x00C */ + __IO uint32_t TEST; /*!< FDCAN Test register, Address offset: 0x010 */ + __IO uint32_t RWD; /*!< FDCAN RAM Watchdog register, Address offset: 0x014 */ + __IO uint32_t CCCR; /*!< FDCAN CC Control register, Address offset: 0x018 */ + __IO uint32_t NBTP; /*!< FDCAN Nominal Bit Timing & Prescaler register, Address offset: 0x01C */ + __IO uint32_t TSCC; /*!< FDCAN Timestamp Counter Configuration register, Address offset: 0x020 */ + __IO uint32_t TSCV; /*!< FDCAN Timestamp Counter Value register, Address offset: 0x024 */ + __IO uint32_t TOCC; /*!< FDCAN Timeout Counter Configuration register, Address offset: 0x028 */ + __IO uint32_t TOCV; /*!< FDCAN Timeout Counter Value register, Address offset: 0x02C */ + __IO uint32_t RESERVED2[4]; /*!< Reserved, 0x030 - 0x03C */ + __IO uint32_t ECR; /*!< FDCAN Error Counter register, Address offset: 0x040 */ + __IO uint32_t PSR; /*!< FDCAN Protocol Status register, Address offset: 0x044 */ + __IO uint32_t TDCR; /*!< FDCAN Transmitter Delay Compensation register, Address offset: 0x048 */ + __IO uint32_t RESERVED3; /*!< Reserved, 0x04C */ + __IO uint32_t IR; /*!< FDCAN Interrupt register, Address offset: 0x050 */ + __IO uint32_t IE; /*!< FDCAN Interrupt Enable register, Address offset: 0x054 */ + __IO uint32_t ILS; /*!< FDCAN Interrupt Line Select register, Address offset: 0x058 */ + __IO uint32_t ILE; /*!< FDCAN Interrupt Line Enable register, Address offset: 0x05C */ + __IO uint32_t RESERVED4[8]; /*!< Reserved, 0x060 - 0x07C */ + __IO uint32_t GFC; /*!< FDCAN Global Filter Configuration register, Address offset: 0x080 */ + __IO uint32_t SIDFC; /*!< FDCAN Standard ID Filter Configuration register, Address offset: 0x084 */ + __IO uint32_t XIDFC; /*!< FDCAN Extended ID Filter Configuration register, Address offset: 0x088 */ + __IO uint32_t RESERVED5; /*!< Reserved, 0x08C */ + __IO uint32_t XIDAM; /*!< FDCAN Extended ID AND Mask register, Address offset: 0x090 */ + __IO uint32_t HPMS; /*!< FDCAN High Priority Message Status register, Address offset: 0x094 */ + __IO uint32_t NDAT1; /*!< FDCAN New Data 1 register, Address offset: 0x098 */ + __IO uint32_t NDAT2; /*!< FDCAN New Data 2 register, Address offset: 0x09C */ + __IO uint32_t RXF0C; /*!< FDCAN Rx FIFO 0 Configuration register, Address offset: 0x0A0 */ + __IO uint32_t RXF0S; /*!< FDCAN Rx FIFO 0 Status register, Address offset: 0x0A4 */ + __IO uint32_t RXF0A; /*!< FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x0A8 */ + __IO uint32_t RXBC; /*!< FDCAN Rx Buffer Configuration register, Address offset: 0x0AC */ + __IO uint32_t RXF1C; /*!< FDCAN Rx FIFO 1 Configuration register, Address offset: 0x0B0 */ + __IO uint32_t RXF1S; /*!< FDCAN Rx FIFO 1 Status register, Address offset: 0x0B4 */ + __IO uint32_t RXF1A; /*!< FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x0B8 */ + __IO uint32_t RXESC; /*!< FDCAN Rx Buffer/FIFO Element Size Configuration register, Address offset: 0x0BC */ + __IO uint32_t TXBC; /*!< FDCAN Tx Buffer Configuration register, Address offset: 0x0C0 */ + __IO uint32_t TXFQS; /*!< FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4 */ + __IO uint32_t TXESC; /*!< FDCAN Tx Buffer Element Size Configuration register, Address offset: 0x0C8 */ + __IO uint32_t TXBRP; /*!< FDCAN Tx Buffer Request Pending register, Address offset: 0x0CC */ + __IO uint32_t TXBAR; /*!< FDCAN Tx Buffer Add Request register, Address offset: 0x0D0 */ + __IO uint32_t TXBCR; /*!< FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D4 */ + __IO uint32_t TXBTO; /*!< FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D8 */ + __IO uint32_t TXBCF; /*!< FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0DC */ + __IO uint32_t TXBTIE; /*!< FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0E0 */ + __IO uint32_t TXBCIE; /*!< FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E4 */ + __IO uint32_t RESERVED6[2]; /*!< Reserved, 0x0E8 - 0x0EC */ + __IO uint32_t TXEFC; /*!< FDCAN Tx Event FIFO Configuration register, Address offset: 0x0F0 */ + __IO uint32_t TXEFS; /*!< FDCAN Tx Event FIFO Status register, Address offset: 0x0F4 */ + __IO uint32_t TXEFA; /*!< FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0F8 */ + __IO uint32_t RESERVED7; /*!< Reserved, 0x0FC */ +} FDCAN_GlobalTypeDef; + +/** + * @brief TTFD Controller Area Network + */ + +typedef struct +{ + __IO uint32_t TTTMC; /*!< TT Trigger Memory Configuration register, Address offset: 0x100 */ + __IO uint32_t TTRMC; /*!< TT Reference Message Configuration register, Address offset: 0x104 */ + __IO uint32_t TTOCF; /*!< TT Operation Configuration register, Address offset: 0x108 */ + __IO uint32_t TTMLM; /*!< TT Matrix Limits register, Address offset: 0x10C */ + __IO uint32_t TURCF; /*!< TUR Configuration register, Address offset: 0x110 */ + __IO uint32_t TTOCN; /*!< TT Operation Control register, Address offset: 0x114 */ + __IO uint32_t TTGTP; /*!< TT Global Time Preset register, Address offset: 0x118 */ + __IO uint32_t TTTMK; /*!< TT Time Mark register, Address offset: 0x11C */ + __IO uint32_t TTIR; /*!< TT Interrupt register, Address offset: 0x120 */ + __IO uint32_t TTIE; /*!< TT Interrupt Enable register, Address offset: 0x124 */ + __IO uint32_t TTILS; /*!< TT Interrupt Line Select register, Address offset: 0x128 */ + __IO uint32_t TTOST; /*!< TT Operation Status register, Address offset: 0x12C */ + __IO uint32_t TURNA; /*!< TT TUR Numerator Actual register, Address offset: 0x130 */ + __IO uint32_t TTLGT; /*!< TT Local and Global Time register, Address offset: 0x134 */ + __IO uint32_t TTCTC; /*!< TT Cycle Time and Count register, Address offset: 0x138 */ + __IO uint32_t TTCPT; /*!< TT Capture Time register, Address offset: 0x13C */ + __IO uint32_t TTCSM; /*!< TT Cycle Sync Mark register, Address offset: 0x140 */ + __IO uint32_t RESERVED1[111]; /*!< Reserved, 0x144 - 0x2FC */ + __IO uint32_t TTTS; /*!< TT Trigger Select register, Address offset: 0x300 */ +} TTCAN_TypeDef; + +/** + * @brief FD Controller Area Network + */ + +typedef struct +{ + __IO uint32_t CREL; /*!< Clock Calibration Unit Core Release register, Address offset: 0x00 */ + __IO uint32_t CCFG; /*!< Calibration Configuration register, Address offset: 0x04 */ + __IO uint32_t CSTAT; /*!< Calibration Status register, Address offset: 0x08 */ + __IO uint32_t CWD; /*!< Calibration Watchdog register, Address offset: 0x0C */ + __IO uint32_t IR; /*!< CCU Interrupt register, Address offset: 0x10 */ + __IO uint32_t IE; /*!< CCU Interrupt Enable register, Address offset: 0x14 */ +} FDCAN_ClockCalibrationUnit_TypeDef; + + +/** + * @brief Consumer Electronics Control + */ + +typedef struct +{ + __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ + __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ + __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ + __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ + __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ + __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ +}CEC_TypeDef; + +/** + * @brief CRC calculation unit + */ + +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Clock Recovery System + */ +typedef struct +{ +__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ +__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ +__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ +__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; + + +/** + * @brief Digital to Analog Converter + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief DFSDM module registers + */ +typedef struct +{ + __IO uint32_t FLTCR1; /*!< DFSDM control register1, Address offset: 0x100 */ + __IO uint32_t FLTCR2; /*!< DFSDM control register2, Address offset: 0x104 */ + __IO uint32_t FLTISR; /*!< DFSDM interrupt and status register, Address offset: 0x108 */ + __IO uint32_t FLTICR; /*!< DFSDM interrupt flag clear register, Address offset: 0x10C */ + __IO uint32_t FLTJCHGR; /*!< DFSDM injected channel group selection register, Address offset: 0x110 */ + __IO uint32_t FLTFCR; /*!< DFSDM filter control register, Address offset: 0x114 */ + __IO uint32_t FLTJDATAR; /*!< DFSDM data register for injected group, Address offset: 0x118 */ + __IO uint32_t FLTRDATAR; /*!< DFSDM data register for regular group, Address offset: 0x11C */ + __IO uint32_t FLTAWHTR; /*!< DFSDM analog watchdog high threshold register, Address offset: 0x120 */ + __IO uint32_t FLTAWLTR; /*!< DFSDM analog watchdog low threshold register, Address offset: 0x124 */ + __IO uint32_t FLTAWSR; /*!< DFSDM analog watchdog status register Address offset: 0x128 */ + __IO uint32_t FLTAWCFR; /*!< DFSDM analog watchdog clear flag register Address offset: 0x12C */ + __IO uint32_t FLTEXMAX; /*!< DFSDM extreme detector maximum register, Address offset: 0x130 */ + __IO uint32_t FLTEXMIN; /*!< DFSDM extreme detector minimum register Address offset: 0x134 */ + __IO uint32_t FLTCNVTIMR; /*!< DFSDM conversion timer, Address offset: 0x138 */ +} DFSDM_Filter_TypeDef; + +/** + * @brief DFSDM channel configuration registers + */ +typedef struct +{ + __IO uint32_t CHCFGR1; /*!< DFSDM channel configuration register1, Address offset: 0x00 */ + __IO uint32_t CHCFGR2; /*!< DFSDM channel configuration register2, Address offset: 0x04 */ + __IO uint32_t CHAWSCDR; /*!< DFSDM channel analog watchdog and + short circuit detector register, Address offset: 0x08 */ + __IO uint32_t CHWDATAR; /*!< DFSDM channel watchdog filter data register, Address offset: 0x0C */ + __IO uint32_t CHDATINR; /*!< DFSDM channel data input register, Address offset: 0x10 */ + __IO uint32_t CHDLYR; /*!< DFSDM channel delay register, Address offset: 0x14 */ +} DFSDM_Channel_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + uint32_t RESERVED4[11]; /*!< Reserved, Address offset: 0x08 */ + __IO uint32_t APB3FZ1; /*!< Debug MCU APB3FZ1 freeze register, Address offset: 0x34 */ + uint32_t RESERVED5; /*!< Reserved, Address offset: 0x38 */ + __IO uint32_t APB1LFZ1; /*!< Debug MCU APB1LFZ1 freeze register, Address offset: 0x3C */ + uint32_t RESERVED6; /*!< Reserved, Address offset: 0x40 */ + __IO uint32_t APB1HFZ1; /*!< Debug MCU APB1LFZ1 freeze register, Address offset: 0x44 */ + uint32_t RESERVED7; /*!< Reserved, Address offset: 0x48 */ + __IO uint32_t APB2FZ1; /*!< Debug MCU APB2FZ1 freeze register, Address offset: 0x4C */ + uint32_t RESERVED8; /*!< Reserved, Address offset: 0x50 */ + __IO uint32_t APB4FZ1; /*!< Debug MCU APB4FZ1 freeze register, Address offset: 0x54 */ +}DBGMCU_TypeDef; +/** + * @brief DCMI + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */ + __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */ + __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */ + __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */ + __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */ + __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */ + __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */ + __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */ + __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */ + __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */ + __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */ +} DCMI_TypeDef; + +/** + * @brief PSSI + */ + +typedef struct +{ + __IO uint32_t CR; /*!< PSSI control register 1, Address offset: 0x000 */ + __IO uint32_t SR; /*!< PSSI status register, Address offset: 0x004 */ + __IO uint32_t RIS; /*!< PSSI raw interrupt status register, Address offset: 0x008 */ + __IO uint32_t IER; /*!< PSSI interrupt enable register, Address offset: 0x00C */ + __IO uint32_t MIS; /*!< PSSI masked interrupt status register, Address offset: 0x010 */ + __IO uint32_t ICR; /*!< PSSI interrupt clear register, Address offset: 0x014 */ + __IO uint32_t RESERVED1[4]; /*!< Reserved, 0x018 - 0x024 */ + __IO uint32_t DR; /*!< PSSI data register, Address offset: 0x028 */ + __IO uint32_t RESERVED2[241]; /*!< Reserved, 0x02C - 0x3EC */ + __IO uint32_t HWCFGR; /*!< PSSI IP HW configuration register, Address offset: 0x3F0 */ + __IO uint32_t VERR; /*!< PSSI IP version register, Address offset: 0x3F4 */ + __IO uint32_t IPIDR; /*!< PSSI IP ID register, Address offset: 0x3F8 */ + __IO uint32_t SIDR; /*!< PSSI SIZE ID register, Address offset: 0x3FC */ +} PSSI_TypeDef; + +/** + * @brief DMA Controller + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DMA stream x configuration register */ + __IO uint32_t NDTR; /*!< DMA stream x number of data register */ + __IO uint32_t PAR; /*!< DMA stream x peripheral address register */ + __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */ + __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */ + __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ +} DMA_Stream_TypeDef; + +typedef struct +{ + __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ + __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */ + __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */ + __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */ +} DMA_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CM0AR; /*!< DMA channel x memory 0 address register */ + __IO uint32_t CM1AR; /*!< DMA channel x memory 1 address register */ +} BDMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} BDMA_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief MDMA Controller + */ +typedef struct +{ + __IO uint32_t GISR0; /*!< MDMA Global Interrupt/Status Register 0, Address offset: 0x00 */ +}MDMA_TypeDef; + +typedef struct +{ + __IO uint32_t CISR; /*!< MDMA channel x interrupt/status register, Address offset: 0x40 */ + __IO uint32_t CIFCR; /*!< MDMA channel x interrupt flag clear register, Address offset: 0x44 */ + __IO uint32_t CESR; /*!< MDMA Channel x error status register, Address offset: 0x48 */ + __IO uint32_t CCR; /*!< MDMA channel x control register, Address offset: 0x4C */ + __IO uint32_t CTCR; /*!< MDMA channel x Transfer Configuration register, Address offset: 0x50 */ + __IO uint32_t CBNDTR; /*!< MDMA Channel x block number of data register, Address offset: 0x54 */ + __IO uint32_t CSAR; /*!< MDMA channel x source address register, Address offset: 0x58 */ + __IO uint32_t CDAR; /*!< MDMA channel x destination address register, Address offset: 0x5C */ + __IO uint32_t CBRUR; /*!< MDMA channel x Block Repeat address Update register, Address offset: 0x60 */ + __IO uint32_t CLAR; /*!< MDMA channel x Link Address register, Address offset: 0x64 */ + __IO uint32_t CTBR; /*!< MDMA channel x Trigger and Bus selection Register, Address offset: 0x68 */ + uint32_t RESERVED0; /*!< Reserved, 0x6C */ + __IO uint32_t CMAR; /*!< MDMA channel x Mask address register, Address offset: 0x70 */ + __IO uint32_t CMDR; /*!< MDMA channel x Mask Data register, Address offset: 0x74 */ +}MDMA_Channel_TypeDef; + +/** + * @brief DMA2D Controller + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DMA2D Control Register, Address offset: 0x00 */ + __IO uint32_t ISR; /*!< DMA2D Interrupt Status Register, Address offset: 0x04 */ + __IO uint32_t IFCR; /*!< DMA2D Interrupt Flag Clear Register, Address offset: 0x08 */ + __IO uint32_t FGMAR; /*!< DMA2D Foreground Memory Address Register, Address offset: 0x0C */ + __IO uint32_t FGOR; /*!< DMA2D Foreground Offset Register, Address offset: 0x10 */ + __IO uint32_t BGMAR; /*!< DMA2D Background Memory Address Register, Address offset: 0x14 */ + __IO uint32_t BGOR; /*!< DMA2D Background Offset Register, Address offset: 0x18 */ + __IO uint32_t FGPFCCR; /*!< DMA2D Foreground PFC Control Register, Address offset: 0x1C */ + __IO uint32_t FGCOLR; /*!< DMA2D Foreground Color Register, Address offset: 0x20 */ + __IO uint32_t BGPFCCR; /*!< DMA2D Background PFC Control Register, Address offset: 0x24 */ + __IO uint32_t BGCOLR; /*!< DMA2D Background Color Register, Address offset: 0x28 */ + __IO uint32_t FGCMAR; /*!< DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C */ + __IO uint32_t BGCMAR; /*!< DMA2D Background CLUT Memory Address Register, Address offset: 0x30 */ + __IO uint32_t OPFCCR; /*!< DMA2D Output PFC Control Register, Address offset: 0x34 */ + __IO uint32_t OCOLR; /*!< DMA2D Output Color Register, Address offset: 0x38 */ + __IO uint32_t OMAR; /*!< DMA2D Output Memory Address Register, Address offset: 0x3C */ + __IO uint32_t OOR; /*!< DMA2D Output Offset Register, Address offset: 0x40 */ + __IO uint32_t NLR; /*!< DMA2D Number of Line Register, Address offset: 0x44 */ + __IO uint32_t LWR; /*!< DMA2D Line Watermark Register, Address offset: 0x48 */ + __IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C */ + uint32_t RESERVED[236]; /*!< Reserved, 0x50-0x3FF */ + __IO uint32_t FGCLUT[256]; /*!< DMA2D Foreground CLUT, Address offset:400-7FF */ + __IO uint32_t BGCLUT[256]; /*!< DMA2D Background CLUT, Address offset:800-BFF */ +} DMA2D_TypeDef; + + +/** + * @brief External Interrupt/Event Controller + */ + +typedef struct +{ +__IO uint32_t RTSR1; /*!< EXTI Rising trigger selection register, Address offset: 0x00 */ +__IO uint32_t FTSR1; /*!< EXTI Falling trigger selection register, Address offset: 0x04 */ +__IO uint32_t SWIER1; /*!< EXTI Software interrupt event register, Address offset: 0x08 */ +__IO uint32_t D3PMR1; /*!< EXTI D3 Pending mask register, (same register as to SRDPMR1) Address offset: 0x0C */ +__IO uint32_t D3PCR1L; /*!< EXTI D3 Pending clear selection register low, (same register as to SRDPCR1L) Address offset: 0x10 */ +__IO uint32_t D3PCR1H; /*!< EXTI D3 Pending clear selection register High, (same register as to SRDPCR1H) Address offset: 0x14 */ +uint32_t RESERVED1[2]; /*!< Reserved, 0x18 to 0x1C */ +__IO uint32_t RTSR2; /*!< EXTI Rising trigger selection register, Address offset: 0x20 */ +__IO uint32_t FTSR2; /*!< EXTI Falling trigger selection register, Address offset: 0x24 */ +__IO uint32_t SWIER2; /*!< EXTI Software interrupt event register, Address offset: 0x28 */ +__IO uint32_t D3PMR2; /*!< EXTI D3 Pending mask register, (same register as to SRDPMR2) Address offset: 0x2C */ +__IO uint32_t D3PCR2L; /*!< EXTI D3 Pending clear selection register low, (same register as to SRDPCR2L) Address offset: 0x30 */ +__IO uint32_t D3PCR2H; /*!< EXTI D3 Pending clear selection register High, (same register as to SRDPCR2H) Address offset: 0x34 */ +uint32_t RESERVED2[2]; /*!< Reserved, 0x38 to 0x3C */ +__IO uint32_t RTSR3; /*!< EXTI Rising trigger selection register, Address offset: 0x40 */ +__IO uint32_t FTSR3; /*!< EXTI Falling trigger selection register, Address offset: 0x44 */ +__IO uint32_t SWIER3; /*!< EXTI Software interrupt event register, Address offset: 0x48 */ +__IO uint32_t D3PMR3; /*!< EXTI D3 Pending mask register, (same register as to SRDPMR3) Address offset: 0x4C */ +__IO uint32_t D3PCR3L; /*!< EXTI D3 Pending clear selection register low, (same register as to SRDPCR3L) Address offset: 0x50 */ +__IO uint32_t D3PCR3H; /*!< EXTI D3 Pending clear selection register High, (same register as to SRDPCR3H) Address offset: 0x54 */ +uint32_t RESERVED3[10]; /*!< Reserved, 0x58 to 0x7C */ +__IO uint32_t IMR1; /*!< EXTI Interrupt mask register, Address offset: 0x80 */ +__IO uint32_t EMR1; /*!< EXTI Event mask register, Address offset: 0x84 */ +__IO uint32_t PR1; /*!< EXTI Pending register, Address offset: 0x88 */ +uint32_t RESERVED4; /*!< Reserved, 0x8C */ +__IO uint32_t IMR2; /*!< EXTI Interrupt mask register, Address offset: 0x90 */ +__IO uint32_t EMR2; /*!< EXTI Event mask register, Address offset: 0x94 */ +__IO uint32_t PR2; /*!< EXTI Pending register, Address offset: 0x98 */ +uint32_t RESERVED5; /*!< Reserved, 0x9C */ +__IO uint32_t IMR3; /*!< EXTI Interrupt mask register, Address offset: 0xA0 */ +__IO uint32_t EMR3; /*!< EXTI Event mask register, Address offset: 0xA4 */ +__IO uint32_t PR3; /*!< EXTI Pending register, Address offset: 0xA8 */ +}EXTI_TypeDef; + +/** + * @brief This structure registers corresponds to EXTI_Typdef CPU1/CPU2 registers subset (IMRx, EMRx and PRx), allowing to define EXTI_D1/EXTI_D2 + * with rapid/common access to these IMRx, EMRx, PRx registers for CPU1 and CPU2. + * Note that EXTI_D1 and EXTI_D2 bases addresses are calculated to point to CPUx first register: + * IMR1 in case of EXTI_D1 that is addressing CPU1 (Cortex-M7) + * C2IMR1 in case of EXTI_D2 that is addressing CPU2 (Cortex-M4) + * Note: EXTI_D2 and corresponding C2IMRx, C2EMRx and C2PRx registers are available for Dual Core devices only + */ + +typedef struct +{ +__IO uint32_t IMR1; /*!< EXTI Interrupt mask register, Address offset: 0x00 */ +__IO uint32_t EMR1; /*!< EXTI Event mask register, Address offset: 0x04 */ +__IO uint32_t PR1; /*!< EXTI Pending register, Address offset: 0x08 */ +uint32_t RESERVED1; /*!< Reserved, 0x0C */ +__IO uint32_t IMR2; /*!< EXTI Interrupt mask register, Address offset: 0x10 */ +__IO uint32_t EMR2; /*!< EXTI Event mask register, Address offset: 0x14 */ +__IO uint32_t PR2; /*!< EXTI Pending register, Address offset: 0x18 */ +uint32_t RESERVED2; /*!< Reserved, 0x1C */ +__IO uint32_t IMR3; /*!< EXTI Interrupt mask register, Address offset: 0x20 */ +__IO uint32_t EMR3; /*!< EXTI Event mask register, Address offset: 0x24 */ +__IO uint32_t PR3; /*!< EXTI Pending register, Address offset: 0x28 */ +}EXTI_Core_TypeDef; + + +/** + * @brief FLASH Registers + */ + +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */ + __IO uint32_t KEYR1; /*!< Flash Key Register for bank1, Address offset: 0x04 */ + __IO uint32_t OPTKEYR; /*!< Flash Option Key Register, Address offset: 0x08 */ + __IO uint32_t CR1; /*!< Flash Control Register for bank1, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< Flash Status Register for bank1, Address offset: 0x10 */ + __IO uint32_t CCR1; /*!< Flash Control Register for bank1, Address offset: 0x14 */ + __IO uint32_t OPTCR; /*!< Flash Option Control Register, Address offset: 0x18 */ + __IO uint32_t OPTSR_CUR; /*!< Flash Option Status Current Register, Address offset: 0x1C */ + __IO uint32_t OPTSR_PRG; /*!< Flash Option Status to Program Register, Address offset: 0x20 */ + __IO uint32_t OPTCCR; /*!< Flash Option Clear Control Register, Address offset: 0x24 */ + __IO uint32_t PRAR_CUR1; /*!< Flash Current Protection Address Register for bank1, Address offset: 0x28 */ + __IO uint32_t PRAR_PRG1; /*!< Flash Protection Address to Program Register for bank1, Address offset: 0x2C */ + __IO uint32_t SCAR_CUR1; /*!< Flash Current Secure Address Register for bank1, Address offset: 0x30 */ + __IO uint32_t SCAR_PRG1; /*!< Flash Secure Address to Program Register for bank1, Address offset: 0x34 */ + __IO uint32_t WPSN_CUR1; /*!< Flash Current Write Protection Register on bank1, Address offset: 0x38 */ + __IO uint32_t WPSN_PRG1; /*!< Flash Write Protection to Program Register on bank1, Address offset: 0x3C */ + __IO uint32_t BOOT_CUR; /*!< Flash Current Boot Address for Pelican Core Register, Address offset: 0x40 */ + __IO uint32_t BOOT_PRG; /*!< Flash Boot Address to Program for Pelican Core Register, Address offset: 0x44 */ + uint32_t RESERVED0[2]; /*!< Reserved, 0x48 to 0x4C */ + __IO uint32_t CRCCR1; /*!< Flash CRC Control register For Bank1 Register , Address offset: 0x50 */ + __IO uint32_t CRCSADD1; /*!< Flash CRC Start Address Register for Bank1 , Address offset: 0x54 */ + __IO uint32_t CRCEADD1; /*!< Flash CRC End Address Register for Bank1 , Address offset: 0x58 */ + __IO uint32_t CRCDATA; /*!< Flash CRC Data Register for Bank1 , Address offset: 0x5C */ + __IO uint32_t ECC_FA1; /*!< Flash ECC Fail Address For Bank1 Register , Address offset: 0x60 */ + uint32_t RESERVED; /*!< Reserved, 0x64 */ + __IO uint32_t OTPBL_CUR; /*!< Flash Current OTP Block Lock Register, Address offset: 0x68 */ + __IO uint32_t OTPBL_PRG; /*!< Flash OTP Block Lock to Program Register, Address offset: 0x6C */ + uint32_t RESERVED1[37]; /*!< Reserved, 0x70 to 0x100 */ + __IO uint32_t KEYR2; /*!< Flash Key Register for bank2, Address offset: 0x104 */ + uint32_t RESERVED2; /*!< Reserved, 0x108 */ + __IO uint32_t CR2; /*!< Flash Control Register for bank2, Address offset: 0x10C */ + __IO uint32_t SR2; /*!< Flash Status Register for bank2, Address offset: 0x110 */ + __IO uint32_t CCR2; /*!< Flash Status Register for bank2, Address offset: 0x114 */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x118 to 0x124 */ + __IO uint32_t PRAR_CUR2; /*!< Flash Current Protection Address Register for bank2, Address offset: 0x128 */ + __IO uint32_t PRAR_PRG2; /*!< Flash Protection Address to Program Register for bank2, Address offset: 0x12C */ + __IO uint32_t SCAR_CUR2; /*!< Flash Current Secure Address Register for bank2, Address offset: 0x130 */ + __IO uint32_t SCAR_PRG2; /*!< Flash Secure Address Register for bank2, Address offset: 0x134 */ + __IO uint32_t WPSN_CUR2; /*!< Flash Current Write Protection Register on bank2, Address offset: 0x138 */ + __IO uint32_t WPSN_PRG2; /*!< Flash Write Protection to Program Register on bank2, Address offset: 0x13C */ + uint32_t RESERVED4[4]; /*!< Reserved, 0x140 to 0x14C */ + __IO uint32_t CRCCR2; /*!< Flash CRC Control register For Bank2 Register , Address offset: 0x150 */ + __IO uint32_t CRCSADD2; /*!< Flash CRC Start Address Register for Bank2 , Address offset: 0x154 */ + __IO uint32_t CRCEADD2; /*!< Flash CRC End Address Register for Bank2 , Address offset: 0x158 */ + __IO uint32_t CRCDATA2; /*!< Flash CRC Data Register for Bank2 , Address offset: 0x15C */ + __IO uint32_t ECC_FA2; /*!< Flash ECC Fail Address For Bank2 Register , Address offset: 0x160 */ +} FLASH_TypeDef; + +/** + * @brief Flexible Memory Controller + */ + +typedef struct +{ + __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */ +} FMC_Bank1_TypeDef; + +/** + * @brief Flexible Memory Controller Bank1E + */ + +typedef struct +{ + __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */ +} FMC_Bank1E_TypeDef; + +/** + * @brief Flexible Memory Controller Bank2 + */ + +typedef struct +{ + __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */ + __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */ + __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */ + __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */ + uint32_t RESERVED0; /*!< Reserved, 0x70 */ + __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */ +} FMC_Bank2_TypeDef; + +/** + * @brief Flexible Memory Controller Bank3 + */ + +typedef struct +{ + __IO uint32_t PCR; /*!< NAND Flash control register 3, Address offset: 0x80 */ + __IO uint32_t SR; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */ + __IO uint32_t PMEM; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */ + __IO uint32_t PATT; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */ + uint32_t RESERVED; /*!< Reserved, 0x90 */ + __IO uint32_t ECCR; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */ +} FMC_Bank3_TypeDef; + +/** + * @brief Flexible Memory Controller Bank5 and 6 + */ + + +typedef struct +{ + __IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */ + __IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */ + __IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */ + __IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */ + __IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */ +} FMC_Bank5_6_TypeDef; + +/** + * @brief GFXMMU registers + */ + +typedef struct +{ + __IO uint32_t CR; /*!< GFXMMU configuration register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< GFXMMU status register, Address offset: 0x04 */ + __IO uint32_t FCR; /*!< GFXMMU flag clear register, Address offset: 0x08 */ + __IO uint32_t CCR; /*!< GFXMMU Cache Control Register, Address offset: 0x0C */ + __IO uint32_t DVR; /*!< GFXMMU default value register, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved1, Address offset: 0x14 to 0x1C */ + __IO uint32_t B0CR; /*!< GFXMMU buffer 0 configuration register, Address offset: 0x20 */ + __IO uint32_t B1CR; /*!< GFXMMU buffer 1 configuration register, Address offset: 0x24 */ + __IO uint32_t B2CR; /*!< GFXMMU buffer 2 configuration register, Address offset: 0x28 */ + __IO uint32_t B3CR; /*!< GFXMMU buffer 3 configuration register, Address offset: 0x2C */ + uint32_t RESERVED2[1012]; /*!< Reserved2, Address offset: 0x30 to 0xFFC */ + __IO uint32_t LUT[2048]; /*!< GFXMMU LUT registers, Address offset: 0x1000 to 0x2FFC + For LUT line i, LUTiL = LUT[2*i] and LUTiH = LUT[(2*i)+1] */ +} GFXMMU_TypeDef; +/** + * @brief General Purpose I/O + */ + +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ +} GPIO_TypeDef; + +/** + * @brief Operational Amplifier (OPAMP) + */ + +typedef struct +{ + __IO uint32_t CSR; /*!< OPAMP control/status register, Address offset: 0x00 */ + __IO uint32_t OTR; /*!< OPAMP offset trimming register for normal mode, Address offset: 0x04 */ + __IO uint32_t HSOTR; /*!< OPAMP offset trimming register for high speed mode, Address offset: 0x08 */ +} OPAMP_TypeDef; + +/** + * @brief System configuration controller + */ + +typedef struct +{ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x00 */ + __IO uint32_t PMCR; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t CFGR; /*!< SYSCFG configuration registers, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t CCCSR; /*!< SYSCFG compensation cell control/status register, Address offset: 0x20 */ + __IO uint32_t CCVR; /*!< SYSCFG compensation cell value register, Address offset: 0x24 */ + __IO uint32_t CCCR; /*!< SYSCFG compensation cell code register, Address offset: 0x28 */ + +} SYSCFG_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ + +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + + +/** + * @brief JPEG Codec + */ +typedef struct +{ + __IO uint32_t CONFR0; /*!< JPEG Codec Control Register (JPEG_CONFR0), Address offset: 00h */ + __IO uint32_t CONFR1; /*!< JPEG Codec Control Register (JPEG_CONFR1), Address offset: 04h */ + __IO uint32_t CONFR2; /*!< JPEG Codec Control Register (JPEG_CONFR2), Address offset: 08h */ + __IO uint32_t CONFR3; /*!< JPEG Codec Control Register (JPEG_CONFR3), Address offset: 0Ch */ + __IO uint32_t CONFR4; /*!< JPEG Codec Control Register (JPEG_CONFR4), Address offset: 10h */ + __IO uint32_t CONFR5; /*!< JPEG Codec Control Register (JPEG_CONFR5), Address offset: 14h */ + __IO uint32_t CONFR6; /*!< JPEG Codec Control Register (JPEG_CONFR6), Address offset: 18h */ + __IO uint32_t CONFR7; /*!< JPEG Codec Control Register (JPEG_CONFR7), Address offset: 1Ch */ + uint32_t Reserved20[4]; /* Reserved Address offset: 20h-2Ch */ + __IO uint32_t CR; /*!< JPEG Control Register (JPEG_CR), Address offset: 30h */ + __IO uint32_t SR; /*!< JPEG Status Register (JPEG_SR), Address offset: 34h */ + __IO uint32_t CFR; /*!< JPEG Clear Flag Register (JPEG_CFR), Address offset: 38h */ + uint32_t Reserved3c; /* Reserved Address offset: 3Ch */ + __IO uint32_t DIR; /*!< JPEG Data Input Register (JPEG_DIR), Address offset: 40h */ + __IO uint32_t DOR; /*!< JPEG Data Output Register (JPEG_DOR), Address offset: 44h */ + uint32_t Reserved48[2]; /* Reserved Address offset: 48h-4Ch */ + __IO uint32_t QMEM0[16]; /*!< JPEG quantization tables 0, Address offset: 50h-8Ch */ + __IO uint32_t QMEM1[16]; /*!< JPEG quantization tables 1, Address offset: 90h-CCh */ + __IO uint32_t QMEM2[16]; /*!< JPEG quantization tables 2, Address offset: D0h-10Ch */ + __IO uint32_t QMEM3[16]; /*!< JPEG quantization tables 3, Address offset: 110h-14Ch */ + __IO uint32_t HUFFMIN[16]; /*!< JPEG HuffMin tables, Address offset: 150h-18Ch */ + __IO uint32_t HUFFBASE[32]; /*!< JPEG HuffSymb tables, Address offset: 190h-20Ch */ + __IO uint32_t HUFFSYMB[84]; /*!< JPEG HUFFSYMB tables, Address offset: 210h-35Ch */ + __IO uint32_t DHTMEM[103]; /*!< JPEG DHTMem tables, Address offset: 360h-4F8h */ + uint32_t Reserved4FC; /* Reserved Address offset: 4FCh */ + __IO uint32_t HUFFENC_AC0[88]; /*!< JPEG encodor, AC Huffman table 0, Address offset: 500h-65Ch */ + __IO uint32_t HUFFENC_AC1[88]; /*!< JPEG encodor, AC Huffman table 1, Address offset: 660h-7BCh */ + __IO uint32_t HUFFENC_DC0[8]; /*!< JPEG encodor, DC Huffman table 0, Address offset: 7C0h-7DCh */ + __IO uint32_t HUFFENC_DC1[8]; /*!< JPEG encodor, DC Huffman table 1, Address offset: 7E0h-7FCh */ + +} JPEG_TypeDef; + +/** + * @brief LCD-TFT Display Controller + */ + +typedef struct +{ + uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */ + __IO uint32_t SSCR; /*!< LTDC Synchronization Size Configuration Register, Address offset: 0x08 */ + __IO uint32_t BPCR; /*!< LTDC Back Porch Configuration Register, Address offset: 0x0C */ + __IO uint32_t AWCR; /*!< LTDC Active Width Configuration Register, Address offset: 0x10 */ + __IO uint32_t TWCR; /*!< LTDC Total Width Configuration Register, Address offset: 0x14 */ + __IO uint32_t GCR; /*!< LTDC Global Control Register, Address offset: 0x18 */ + uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */ + __IO uint32_t SRCR; /*!< LTDC Shadow Reload Configuration Register, Address offset: 0x24 */ + uint32_t RESERVED2[1]; /*!< Reserved, 0x28 */ + __IO uint32_t BCCR; /*!< LTDC Background Color Configuration Register, Address offset: 0x2C */ + uint32_t RESERVED3[1]; /*!< Reserved, 0x30 */ + __IO uint32_t IER; /*!< LTDC Interrupt Enable Register, Address offset: 0x34 */ + __IO uint32_t ISR; /*!< LTDC Interrupt Status Register, Address offset: 0x38 */ + __IO uint32_t ICR; /*!< LTDC Interrupt Clear Register, Address offset: 0x3C */ + __IO uint32_t LIPCR; /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */ + __IO uint32_t CPSR; /*!< LTDC Current Position Status Register, Address offset: 0x44 */ + __IO uint32_t CDSR; /*!< LTDC Current Display Status Register, Address offset: 0x48 */ +} LTDC_TypeDef; + +/** + * @brief LCD-TFT Display layer x Controller + */ + +typedef struct +{ + __IO uint32_t CR; /*!< LTDC Layerx Control Register Address offset: 0x84 */ + __IO uint32_t WHPCR; /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */ + __IO uint32_t WVPCR; /*!< LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C */ + __IO uint32_t CKCR; /*!< LTDC Layerx Color Keying Configuration Register Address offset: 0x90 */ + __IO uint32_t PFCR; /*!< LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 */ + __IO uint32_t CACR; /*!< LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 */ + __IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Address offset: 0x9C */ + __IO uint32_t BFCR; /*!< LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 */ + uint32_t RESERVED0[2]; /*!< Reserved */ + __IO uint32_t CFBAR; /*!< LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC */ + __IO uint32_t CFBLR; /*!< LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 */ + __IO uint32_t CFBLNR; /*!< LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 */ + uint32_t RESERVED1[3]; /*!< Reserved */ + __IO uint32_t CLUTWR; /*!< LTDC Layerx CLUT Write Register Address offset: 0x144 */ + +} LTDC_Layer_TypeDef; + +/** + * @brief Power Control + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< PWR power control register 1, Address offset: 0x00 */ + __IO uint32_t CSR1; /*!< PWR power control status register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< PWR power control register 2, Address offset: 0x08 */ + __IO uint32_t CR3; /*!< PWR power control register 3, Address offset: 0x0C */ + __IO uint32_t CPUCR; /*!< PWR CPU control register, Address offset: 0x10 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t SRDCR; /*!< PWR SRD domain control register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t WKUPCR; /*!< PWR wakeup clear register, Address offset: 0x20 */ + __IO uint32_t WKUPFR; /*!< PWR wakeup flag register, Address offset: 0x24 */ + __IO uint32_t WKUPEPR; /*!< PWR wakeup enable and polarity register, Address offset: 0x28 */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ + +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ + __IO uint32_t HSICFGR; /*!< HSI Clock Calibration Register, Address offset: 0x04 */ + __IO uint32_t CRRCR; /*!< Clock Recovery RC Register, Address offset: 0x08 */ + __IO uint32_t CSICFGR; /*!< CSI Clock Calibration Register, Address offset: 0x0C */ + __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x10 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CDCFGR1; /*!< RCC Domain 1 configuration register, Address offset: 0x18 */ + __IO uint32_t CDCFGR2; /*!< RCC Domain 2 configuration register, Address offset: 0x1C */ + __IO uint32_t SRDCFGR; /*!< RCC Domain 3 configuration register, Address offset: 0x20 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t PLLCKSELR; /*!< RCC PLLs Clock Source Selection Register, Address offset: 0x28 */ + __IO uint32_t PLLCFGR; /*!< RCC PLLs Configuration Register, Address offset: 0x2C */ + __IO uint32_t PLL1DIVR; /*!< RCC PLL1 Dividers Configuration Register, Address offset: 0x30 */ + __IO uint32_t PLL1FRACR; /*!< RCC PLL1 Fractional Divider Configuration Register, Address offset: 0x34 */ + __IO uint32_t PLL2DIVR; /*!< RCC PLL2 Dividers Configuration Register, Address offset: 0x38 */ + __IO uint32_t PLL2FRACR; /*!< RCC PLL2 Fractional Divider Configuration Register, Address offset: 0x3C */ + __IO uint32_t PLL3DIVR; /*!< RCC PLL3 Dividers Configuration Register, Address offset: 0x40 */ + __IO uint32_t PLL3FRACR; /*!< RCC PLL3 Fractional Divider Configuration Register, Address offset: 0x44 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x48 */ + __IO uint32_t CDCCIPR; /*!< RCC Domain 1 Kernel Clock Configuration Register Address offset: 0x4C */ + __IO uint32_t CDCCIP1R; /*!< RCC Domain 2 Kernel Clock Configuration Register Address offset: 0x50 */ + __IO uint32_t CDCCIP2R; /*!< RCC Domain 2 Kernel Clock Configuration Register Address offset: 0x54 */ + __IO uint32_t SRDCCIPR; /*!< RCC Domain 3 Kernel Clock Configuration Register Address offset: 0x58 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x5C */ + __IO uint32_t CIER; /*!< RCC Clock Source Interrupt Enable Register Address offset: 0x60 */ + __IO uint32_t CIFR; /*!< RCC Clock Source Interrupt Flag Register Address offset: 0x64 */ + __IO uint32_t CICR; /*!< RCC Clock Source Interrupt Clear Register Address offset: 0x68 */ + uint32_t RESERVED5; /*!< Reserved, Address offset: 0x6C */ + __IO uint32_t BDCR; /*!< RCC Vswitch Backup Domain Control Register, Address offset: 0x70 */ + __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */ + uint32_t RESERVED6; /*!< Reserved, Address offset: 0x78 */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x7C */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x80 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x84 */ + __IO uint32_t AHB4RSTR; /*!< RCC AHB4 peripheral reset register, Address offset: 0x88 */ + __IO uint32_t APB3RSTR; /*!< RCC APB3 peripheral reset register, Address offset: 0x8C */ + __IO uint32_t APB1LRSTR; /*!< RCC APB1 peripheral reset Low Word register, Address offset: 0x90 */ + __IO uint32_t APB1HRSTR; /*!< RCC APB1 peripheral reset High Word register, Address offset: 0x94 */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x98 */ + __IO uint32_t APB4RSTR; /*!< RCC APB4 peripheral reset register, Address offset: 0x9C */ + uint32_t RESERVED7; /*!< Reserved, Address offset: 0xA0 */ + uint32_t RESERVED8; /*!< Reserved, Address offset: 0xA4 */ + __IO uint32_t SRDAMR; /*!< RCC Domain 3 Autonomous Mode Register, Address offset: 0xA8 */ + uint32_t RESERVED9; /*!< Reserved, 0xAC-0xAF Address offset: 0xAC */ + __IO uint32_t CKGAENR; /*!< AXI Clocks Gating Enable Register, Address offset: 0xB0 */ + uint32_t RESERVED10[31]; /*!< Reserved, 0xAC-0xAF Address offset: 0xAC */ + __IO uint32_t RSR; /*!< RCC Reset status register, Address offset: 0xD0 */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0xD4 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0xD8 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0xDC */ + __IO uint32_t AHB4ENR; /*!< RCC AHB4 peripheral clock register, Address offset: 0xE0 */ + __IO uint32_t APB3ENR; /*!< RCC APB3 peripheral clock register, Address offset: 0xE4 */ + __IO uint32_t APB1LENR; /*!< RCC APB1 peripheral clock Low Word register, Address offset: 0xE8 */ + __IO uint32_t APB1HENR; /*!< RCC APB1 peripheral clock High Word register, Address offset: 0xEC */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock register, Address offset: 0xF0 */ + __IO uint32_t APB4ENR; /*!< RCC APB4 peripheral clock register, Address offset: 0xF4 */ + uint32_t RESERVED12; /*!< Reserved, Address offset: 0xF8 */ + __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral sleep clock register, Address offset: 0xFC */ + __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral sleep clock register, Address offset: 0x100 */ + __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, Address offset: 0x104 */ + __IO uint32_t AHB4LPENR; /*!< RCC AHB4 peripheral sleep clock register, Address offset: 0x108 */ + __IO uint32_t APB3LPENR; /*!< RCC APB3 peripheral sleep clock register, Address offset: 0x10C */ + __IO uint32_t APB1LLPENR; /*!< RCC APB1 peripheral sleep clock Low Word register, Address offset: 0x110 */ + __IO uint32_t APB1HLPENR; /*!< RCC APB1 peripheral sleep clock High Word register, Address offset: 0x114 */ + __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral sleep clock register, Address offset: 0x118 */ + __IO uint32_t APB4LPENR; /*!< RCC APB4 peripheral sleep clock register, Address offset: 0x11C */ + uint32_t RESERVED13[4]; /*!< Reserved, 0x120-0x12C Address offset: 0x120 */ + +} RCC_TypeDef; + + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x3C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC masked interrupt status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC status Clear register, Address offset: 0x5C */ + __IO uint32_t CFGR; /*!< RTC configuration register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< TAMP filter control register, Address offset: 0x0C */ + __IO uint32_t ATCR1; /*!< TAMP active tamper control register, Address offset: 0x10 */ + __IO uint32_t ATSEEDR; /*!< TAMP active tamper seed register, Address offset: 0x14 */ + __IO uint32_t ATOR; /*!< TAMP active tamper output register, Address offset: 0x18 */ + uint32_t RESERVED1[4]; /*!< Reserved, Address offset: 0x1C -- 0x28 */ + __IO uint32_t IER; /*!< TAMP interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP masked interrupt status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP status clear register, Address offset: 0x3C */ + __IO uint32_t COUNTR; /*!< TAMP monotonic counter register, Address offset: 0x40 */ + uint32_t RESERVED3[3]; /*!< Reserved, Address offset: 0x44 -- 0x4C */ + __IO uint32_t CFGR; /*!< TAMP configuration register, Address offset: 0x50 */ + uint32_t RESERVED4[43]; /*!< Reserved, Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ + __IO uint32_t BKP5R; /*!< TAMP backup register 5, Address offset: 0x114 */ + __IO uint32_t BKP6R; /*!< TAMP backup register 6, Address offset: 0x118 */ + __IO uint32_t BKP7R; /*!< TAMP backup register 7, Address offset: 0x11C */ + __IO uint32_t BKP8R; /*!< TAMP backup register 8, Address offset: 0x120 */ + __IO uint32_t BKP9R; /*!< TAMP backup register 9, Address offset: 0x124 */ + __IO uint32_t BKP10R; /*!< TAMP backup register 10, Address offset: 0x128 */ + __IO uint32_t BKP11R; /*!< TAMP backup register 11, Address offset: 0x12C */ + __IO uint32_t BKP12R; /*!< TAMP backup register 12, Address offset: 0x130 */ + __IO uint32_t BKP13R; /*!< TAMP backup register 13, Address offset: 0x134 */ + __IO uint32_t BKP14R; /*!< TAMP backup register 14, Address offset: 0x138 */ + __IO uint32_t BKP15R; /*!< TAMP backup register 15, Address offset: 0x13C */ + __IO uint32_t BKP16R; /*!< TAMP backup register 16, Address offset: 0x140 */ + __IO uint32_t BKP17R; /*!< TAMP backup register 17, Address offset: 0x144 */ + __IO uint32_t BKP18R; /*!< TAMP backup register 18, Address offset: 0x148 */ + __IO uint32_t BKP19R; /*!< TAMP backup register 19, Address offset: 0x14C */ + __IO uint32_t BKP20R; /*!< TAMP backup register 20, Address offset: 0x150 */ + __IO uint32_t BKP21R; /*!< TAMP backup register 21, Address offset: 0x154 */ + __IO uint32_t BKP22R; /*!< TAMP backup register 22, Address offset: 0x158 */ + __IO uint32_t BKP23R; /*!< TAMP backup register 23, Address offset: 0x15C */ + __IO uint32_t BKP24R; /*!< TAMP backup register 24, Address offset: 0x160 */ + __IO uint32_t BKP25R; /*!< TAMP backup register 25, Address offset: 0x164 */ + __IO uint32_t BKP26R; /*!< TAMP backup register 26, Address offset: 0x168 */ + __IO uint32_t BKP27R; /*!< TAMP backup register 27, Address offset: 0x16C */ + __IO uint32_t BKP28R; /*!< TAMP backup register 28, Address offset: 0x170 */ + __IO uint32_t BKP29R; /*!< TAMP backup register 29, Address offset: 0x174 */ + __IO uint32_t BKP30R; /*!< TAMP backup register 30, Address offset: 0x178 */ + __IO uint32_t BKP31R; /*!< TAMP backup register 31, Address offset: 0x17C */ +} TAMP_TypeDef; + +/** + * @brief Serial Audio Interface + */ + +typedef struct +{ + __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */ + uint32_t RESERVED0[16]; /*!< Reserved, 0x04 - 0x43 */ + __IO uint32_t PDMCR; /*!< SAI PDM control register, Address offset: 0x44 */ + __IO uint32_t PDMDLY; /*!< SAI PDM delay register, Address offset: 0x48 */ +} SAI_TypeDef; + +typedef struct +{ + __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */ + __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */ + __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */ + __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */ + __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */ + __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */ +} SAI_Block_TypeDef; + +/** + * @brief SPDIF-RX Interface + */ + +typedef struct +{ + __IO uint32_t CR; /*!< Control register, Address offset: 0x00 */ + __IO uint32_t IMR; /*!< Interrupt mask register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< Status register, Address offset: 0x08 */ + __IO uint32_t IFCR; /*!< Interrupt Flag Clear register, Address offset: 0x0C */ + __IO uint32_t DR; /*!< Data input register, Address offset: 0x10 */ + __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ + __IO uint32_t DIR; /*!< Debug Information register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1A */ +} SPDIFRX_TypeDef; + + +/** + * @brief Secure digital input/output Interface + */ + +typedef struct +{ + __IO uint32_t POWER; /*!< SDMMC power control register, Address offset: 0x00 */ + __IO uint32_t CLKCR; /*!< SDMMC clock control register, Address offset: 0x04 */ + __IO uint32_t ARG; /*!< SDMMC argument register, Address offset: 0x08 */ + __IO uint32_t CMD; /*!< SDMMC command register, Address offset: 0x0C */ + __I uint32_t RESPCMD; /*!< SDMMC command response register, Address offset: 0x10 */ + __I uint32_t RESP1; /*!< SDMMC response 1 register, Address offset: 0x14 */ + __I uint32_t RESP2; /*!< SDMMC response 2 register, Address offset: 0x18 */ + __I uint32_t RESP3; /*!< SDMMC response 3 register, Address offset: 0x1C */ + __I uint32_t RESP4; /*!< SDMMC response 4 register, Address offset: 0x20 */ + __IO uint32_t DTIMER; /*!< SDMMC data timer register, Address offset: 0x24 */ + __IO uint32_t DLEN; /*!< SDMMC data length register, Address offset: 0x28 */ + __IO uint32_t DCTRL; /*!< SDMMC data control register, Address offset: 0x2C */ + __I uint32_t DCOUNT; /*!< SDMMC data counter register, Address offset: 0x30 */ + __I uint32_t STA; /*!< SDMMC status register, Address offset: 0x34 */ + __IO uint32_t ICR; /*!< SDMMC interrupt clear register, Address offset: 0x38 */ + __IO uint32_t MASK; /*!< SDMMC mask register, Address offset: 0x3C */ + __IO uint32_t ACKTIME; /*!< SDMMC Acknowledgement timer register, Address offset: 0x40 */ + uint32_t RESERVED0[3]; /*!< Reserved, 0x44 - 0x4C - 0x4C */ + __IO uint32_t IDMACTRL; /*!< SDMMC DMA control register, Address offset: 0x50 */ + __IO uint32_t IDMABSIZE; /*!< SDMMC DMA buffer size register, Address offset: 0x54 */ + __IO uint32_t IDMABASE0; /*!< SDMMC DMA buffer 0 base address register, Address offset: 0x58 */ + __IO uint32_t IDMABASE1; /*!< SDMMC DMA buffer 1 base address register, Address offset: 0x5C */ + uint32_t RESERVED1[8]; /*!< Reserved, 0x60-0x7C */ + __IO uint32_t FIFO; /*!< SDMMC data FIFO register, Address offset: 0x80 */ + uint32_t RESERVED2[222]; /*!< Reserved, 0x84-0x3F8 */ + __IO uint32_t IPVR; /*!< SDMMC data FIFO register, Address offset: 0x3FC */ +} SDMMC_TypeDef; + + +/** + * @brief Delay Block DLYB + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DELAY BLOCK control register, Address offset: 0x00 */ + __IO uint32_t CFGR; /*!< DELAY BLOCK configuration register, Address offset: 0x04 */ +} DLYB_TypeDef; + +/** + * @brief HW Semaphore HSEM + */ + +typedef struct +{ + __IO uint32_t R[32]; /*!< 2-step write lock and read back registers, Address offset: 00h-7Ch */ + __IO uint32_t RLR[32]; /*!< 1-step read lock registers, Address offset: 80h-FCh */ + __IO uint32_t C1IER; /*!< HSEM Interrupt enable register , Address offset: 100h */ + __IO uint32_t C1ICR; /*!< HSEM Interrupt clear register , Address offset: 104h */ + __IO uint32_t C1ISR; /*!< HSEM Interrupt Status register , Address offset: 108h */ + __IO uint32_t C1MISR; /*!< HSEM Interrupt Masked Status register , Address offset: 10Ch */ + uint32_t Reserved[12]; /* Reserved Address offset: 110h-13Ch */ + __IO uint32_t CR; /*!< HSEM Semaphore clear register , Address offset: 140h */ + __IO uint32_t KEYR; /*!< HSEM Semaphore clear key register , Address offset: 144h */ + +} HSEM_TypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< HSEM interrupt enable register , Address offset: 0h */ + __IO uint32_t ICR; /*!< HSEM interrupt clear register , Address offset: 4h */ + __IO uint32_t ISR; /*!< HSEM interrupt status register , Address offset: 8h */ + __IO uint32_t MISR; /*!< HSEM masked interrupt status register , Address offset: Ch */ +} HSEM_Common_TypeDef; + +/** + * @brief Serial Peripheral Interface + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< SPI/I2S Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t CFG1; /*!< SPI Configuration register 1, Address offset: 0x08 */ + __IO uint32_t CFG2; /*!< SPI Configuration register 2, Address offset: 0x0C */ + __IO uint32_t IER; /*!< SPI/I2S Interrupt Enable register, Address offset: 0x10 */ + __IO uint32_t SR; /*!< SPI/I2S Status register, Address offset: 0x14 */ + __IO uint32_t IFCR; /*!< SPI/I2S Interrupt/Status flags clear register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved, 0x1C */ + __IO uint32_t TXDR; /*!< SPI/I2S Transmit data register, Address offset: 0x20 */ + uint32_t RESERVED1[3]; /*!< Reserved, 0x24-0x2C */ + __IO uint32_t RXDR; /*!< SPI/I2S Receive data register, Address offset: 0x30 */ + uint32_t RESERVED2[3]; /*!< Reserved, 0x34-0x3C */ + __IO uint32_t CRCPOLY; /*!< SPI CRC Polynomial register, Address offset: 0x40 */ + __IO uint32_t TXCRC; /*!< SPI Transmitter CRC register, Address offset: 0x44 */ + __IO uint32_t RXCRC; /*!< SPI Receiver CRC register, Address offset: 0x48 */ + __IO uint32_t UDRDR; /*!< SPI Underrun data register, Address offset: 0x4C */ + __IO uint32_t I2SCFGR; /*!< I2S Configuration register, Address offset: 0x50 */ + +} SPI_TypeDef; + +/** + * @brief DTS + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< DTS configuration register, Address offset: 0x00 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t T0VALR1; /*!< DTS T0 Value register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x0C */ + __IO uint32_t RAMPVALR; /*!< DTS Ramp value register, Address offset: 0x10 */ + __IO uint32_t ITR1; /*!< DTS Interrupt threshold register, Address offset: 0x14 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x18 */ + __IO uint32_t DR; /*!< DTS data register, Address offset: 0x1C */ + __IO uint32_t SR; /*!< DTS status register Address offset: 0x20 */ + __IO uint32_t ITENR; /*!< DTS Interrupt enable register, Address offset: 0x24 */ + __IO uint32_t ICIFR; /*!< DTS Clear Interrupt flag register, Address offset: 0x28 */ + __IO uint32_t OR; /*!< DTS option register 1, Address offset: 0x2C */ +} +DTS_TypeDef; + +/** + * @brief TIM + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + uint32_t RESERVED1; /*!< Reserved, 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function option register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function option register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief LPTIMIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved, 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Configuration register, Address offset: 0x24 */ +} LPTIM_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t SR; /*!< Comparator status register, Address offset: 0x00 */ + __IO uint32_t ICFR; /*!< Comparator interrupt clear flag register, Address offset: 0x04 */ + __IO uint32_t OR; /*!< Comparator option register, Address offset: 0x08 */ +} COMPOPT_TypeDef; + +typedef struct +{ + __IO uint32_t CFGR; /*!< Comparator configuration register , Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CFGR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ +} COMP_Common_TypeDef; +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ + +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART clock Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief Single Wire Protocol Master Interface SPWMI + */ +typedef struct +{ + __IO uint32_t CR; /*!< SWPMI Configuration/Control register, Address offset: 0x00 */ + __IO uint32_t BRR; /*!< SWPMI bitrate register, Address offset: 0x04 */ + uint32_t RESERVED1; /*!< Reserved, 0x08 */ + __IO uint32_t ISR; /*!< SWPMI Interrupt and Status register, Address offset: 0x0C */ + __IO uint32_t ICR; /*!< SWPMI Interrupt Flag Clear register, Address offset: 0x10 */ + __IO uint32_t IER; /*!< SWPMI Interrupt Enable register, Address offset: 0x14 */ + __IO uint32_t RFL; /*!< SWPMI Receive Frame Length register, Address offset: 0x18 */ + __IO uint32_t TDR; /*!< SWPMI Transmit data register, Address offset: 0x1C */ + __IO uint32_t RDR; /*!< SWPMI Receive data register, Address offset: 0x20 */ + __IO uint32_t OR; /*!< SWPMI Option register, Address offset: 0x24 */ +} SWPMI_TypeDef; + +/** + * @brief Window WATCHDOG + */ + +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief RAM_ECC_Specific_Registers + */ +typedef struct +{ + __IO uint32_t CR; /*!< RAMECC monitor configuration register */ + __IO uint32_t SR; /*!< RAMECC monitor status register */ + __IO uint32_t FAR; /*!< RAMECC monitor failing address register */ + __IO uint32_t FDRL; /*!< RAMECC monitor failing data low register */ + __IO uint32_t FDRH; /*!< RAMECC monitor failing data high register */ + __IO uint32_t FECR; /*!< RAMECC monitor failing ECC error code register */ +} RAMECC_MonitorTypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< RAMECC interrupt enable register */ +} RAMECC_TypeDef; +/** + * @} + */ + + +/** + * @brief Crypto Processor + */ + +typedef struct +{ + __IO uint32_t CR; /*!< CRYP control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< CRYP status register, Address offset: 0x04 */ + __IO uint32_t DIN; /*!< CRYP data input register, Address offset: 0x08 */ + __IO uint32_t DOUT; /*!< CRYP data output register, Address offset: 0x0C */ + __IO uint32_t DMACR; /*!< CRYP DMA control register, Address offset: 0x10 */ + __IO uint32_t IMSCR; /*!< CRYP interrupt mask set/clear register, Address offset: 0x14 */ + __IO uint32_t RISR; /*!< CRYP raw interrupt status register, Address offset: 0x18 */ + __IO uint32_t MISR; /*!< CRYP masked interrupt status register, Address offset: 0x1C */ + __IO uint32_t K0LR; /*!< CRYP key left register 0, Address offset: 0x20 */ + __IO uint32_t K0RR; /*!< CRYP key right register 0, Address offset: 0x24 */ + __IO uint32_t K1LR; /*!< CRYP key left register 1, Address offset: 0x28 */ + __IO uint32_t K1RR; /*!< CRYP key right register 1, Address offset: 0x2C */ + __IO uint32_t K2LR; /*!< CRYP key left register 2, Address offset: 0x30 */ + __IO uint32_t K2RR; /*!< CRYP key right register 2, Address offset: 0x34 */ + __IO uint32_t K3LR; /*!< CRYP key left register 3, Address offset: 0x38 */ + __IO uint32_t K3RR; /*!< CRYP key right register 3, Address offset: 0x3C */ + __IO uint32_t IV0LR; /*!< CRYP initialization vector left-word register 0, Address offset: 0x40 */ + __IO uint32_t IV0RR; /*!< CRYP initialization vector right-word register 0, Address offset: 0x44 */ + __IO uint32_t IV1LR; /*!< CRYP initialization vector left-word register 1, Address offset: 0x48 */ + __IO uint32_t IV1RR; /*!< CRYP initialization vector right-word register 1, Address offset: 0x4C */ + __IO uint32_t CSGCMCCM0R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 */ + __IO uint32_t CSGCMCCM1R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 */ + __IO uint32_t CSGCMCCM2R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 */ + __IO uint32_t CSGCMCCM3R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C */ + __IO uint32_t CSGCMCCM4R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 */ + __IO uint32_t CSGCMCCM5R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 */ + __IO uint32_t CSGCMCCM6R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 */ + __IO uint32_t CSGCMCCM7R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C */ + __IO uint32_t CSGCM0R; /*!< CRYP GCM/GMAC context swap register 0, Address offset: 0x70 */ + __IO uint32_t CSGCM1R; /*!< CRYP GCM/GMAC context swap register 1, Address offset: 0x74 */ + __IO uint32_t CSGCM2R; /*!< CRYP GCM/GMAC context swap register 2, Address offset: 0x78 */ + __IO uint32_t CSGCM3R; /*!< CRYP GCM/GMAC context swap register 3, Address offset: 0x7C */ + __IO uint32_t CSGCM4R; /*!< CRYP GCM/GMAC context swap register 4, Address offset: 0x80 */ + __IO uint32_t CSGCM5R; /*!< CRYP GCM/GMAC context swap register 5, Address offset: 0x84 */ + __IO uint32_t CSGCM6R; /*!< CRYP GCM/GMAC context swap register 6, Address offset: 0x88 */ + __IO uint32_t CSGCM7R; /*!< CRYP GCM/GMAC context swap register 7, Address offset: 0x8C */ +} CRYP_TypeDef; + +/** + * @brief HASH + */ + +typedef struct +{ + __IO uint32_t CR; /*!< HASH control register, Address offset: 0x00 */ + __IO uint32_t DIN; /*!< HASH data input register, Address offset: 0x04 */ + __IO uint32_t STR; /*!< HASH start register, Address offset: 0x08 */ + __IO uint32_t HR[5]; /*!< HASH digest registers, Address offset: 0x0C-0x1C */ + __IO uint32_t IMR; /*!< HASH interrupt enable register, Address offset: 0x20 */ + __IO uint32_t SR; /*!< HASH status register, Address offset: 0x24 */ + uint32_t RESERVED[52]; /*!< Reserved, 0x28-0xF4 */ + __IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */ +} HASH_TypeDef; + +/** + * @brief HASH_DIGEST + */ + +typedef struct +{ + __IO uint32_t HR[8]; /*!< HASH digest registers, Address offset: 0x310-0x32C */ +} HASH_DIGEST_TypeDef; + + +/** + * @brief RNG + */ + +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ + uint32_t RESERVED; + __IO uint32_t HTCR; /*!< RNG health test configuration register, Address offset: 0x10 */ +} RNG_TypeDef; + +/** + * @brief MDIOS + */ + +typedef struct +{ + __IO uint32_t CR; + __IO uint32_t WRFR; + __IO uint32_t CWRFR; + __IO uint32_t RDFR; + __IO uint32_t CRDFR; + __IO uint32_t SR; + __IO uint32_t CLRFR; + uint32_t RESERVED[57]; + __IO uint32_t DINR0; + __IO uint32_t DINR1; + __IO uint32_t DINR2; + __IO uint32_t DINR3; + __IO uint32_t DINR4; + __IO uint32_t DINR5; + __IO uint32_t DINR6; + __IO uint32_t DINR7; + __IO uint32_t DINR8; + __IO uint32_t DINR9; + __IO uint32_t DINR10; + __IO uint32_t DINR11; + __IO uint32_t DINR12; + __IO uint32_t DINR13; + __IO uint32_t DINR14; + __IO uint32_t DINR15; + __IO uint32_t DINR16; + __IO uint32_t DINR17; + __IO uint32_t DINR18; + __IO uint32_t DINR19; + __IO uint32_t DINR20; + __IO uint32_t DINR21; + __IO uint32_t DINR22; + __IO uint32_t DINR23; + __IO uint32_t DINR24; + __IO uint32_t DINR25; + __IO uint32_t DINR26; + __IO uint32_t DINR27; + __IO uint32_t DINR28; + __IO uint32_t DINR29; + __IO uint32_t DINR30; + __IO uint32_t DINR31; + __IO uint32_t DOUTR0; + __IO uint32_t DOUTR1; + __IO uint32_t DOUTR2; + __IO uint32_t DOUTR3; + __IO uint32_t DOUTR4; + __IO uint32_t DOUTR5; + __IO uint32_t DOUTR6; + __IO uint32_t DOUTR7; + __IO uint32_t DOUTR8; + __IO uint32_t DOUTR9; + __IO uint32_t DOUTR10; + __IO uint32_t DOUTR11; + __IO uint32_t DOUTR12; + __IO uint32_t DOUTR13; + __IO uint32_t DOUTR14; + __IO uint32_t DOUTR15; + __IO uint32_t DOUTR16; + __IO uint32_t DOUTR17; + __IO uint32_t DOUTR18; + __IO uint32_t DOUTR19; + __IO uint32_t DOUTR20; + __IO uint32_t DOUTR21; + __IO uint32_t DOUTR22; + __IO uint32_t DOUTR23; + __IO uint32_t DOUTR24; + __IO uint32_t DOUTR25; + __IO uint32_t DOUTR26; + __IO uint32_t DOUTR27; + __IO uint32_t DOUTR28; + __IO uint32_t DOUTR29; + __IO uint32_t DOUTR30; + __IO uint32_t DOUTR31; +} MDIOS_TypeDef; + + +/** + * @brief USB_OTG_Core_Registers + */ +typedef struct +{ + __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */ + __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */ + __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */ + __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */ + __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */ + __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */ + __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */ + __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */ + __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */ + __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */ + __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */ + __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */ + uint32_t Reserved30[2]; /*!< Reserved 030h */ + __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */ + __IO uint32_t CID; /*!< User ID Register 03Ch */ + __IO uint32_t GSNPSID; /* USB_OTG core ID 040h*/ + __IO uint32_t GHWCFG1; /* User HW config1 044h*/ + __IO uint32_t GHWCFG2; /* User HW config2 048h*/ + __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */ + uint32_t Reserved6; /*!< Reserved 050h */ + __IO uint32_t GLPMCFG; /*!< LPM Register 054h */ + __IO uint32_t GPWRDN; /*!< Power Down Register 058h */ + __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */ + __IO uint32_t GADPCTL; /*!< ADP Timer, Control and Status Register 60Ch */ + uint32_t Reserved43[39]; /*!< Reserved 058h-0FFh */ + __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */ + __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */ +} USB_OTG_GlobalTypeDef; + + +/** + * @brief USB_OTG_device_Registers + */ +typedef struct +{ + __IO uint32_t DCFG; /*!< dev Configuration Register 800h */ + __IO uint32_t DCTL; /*!< dev Control Register 804h */ + __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */ + uint32_t Reserved0C; /*!< Reserved 80Ch */ + __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */ + __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */ + __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */ + __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */ + uint32_t Reserved20; /*!< Reserved 820h */ + uint32_t Reserved9; /*!< Reserved 824h */ + __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */ + __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */ + __IO uint32_t DTHRCTL; /*!< dev threshold 830h */ + __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */ + __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */ + __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */ + uint32_t Reserved40; /*!< dedicated EP mask 840h */ + __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */ + uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */ + __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */ +} USB_OTG_DeviceTypeDef; + + +/** + * @brief USB_OTG_IN_Endpoint-Specific_Register + */ +typedef struct +{ + __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */ + uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */ + __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */ + uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */ + __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */ + __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */ + __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */ + uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */ +} USB_OTG_INEndpointTypeDef; + + +/** + * @brief USB_OTG_OUT_Endpoint-Specific_Registers + */ +typedef struct +{ + __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */ + uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */ + __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */ + uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */ + __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */ + __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */ + uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */ +} USB_OTG_OUTEndpointTypeDef; + + +/** + * @brief USB_OTG_Host_Mode_Register_Structures + */ +typedef struct +{ + __IO uint32_t HCFG; /*!< Host Configuration Register 400h */ + __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */ + __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */ + uint32_t Reserved40C; /*!< Reserved 40Ch */ + __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */ + __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */ + __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */ +} USB_OTG_HostTypeDef; + +/** + * @brief USB_OTG_Host_Channel_Specific_Registers + */ +typedef struct +{ + __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */ + __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */ + __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */ + __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */ + __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */ + __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */ + uint32_t Reserved[2]; /*!< Reserved */ +} USB_OTG_HostChannelTypeDef; +/** + * @} + */ + +/** + * @brief OCTO Serial Peripheral Interface + */ + +typedef struct +{ + __IO uint32_t CR; /*!< OCTOSPI Control register, Address offset: 0x000 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x004 */ + __IO uint32_t DCR1; /*!< OCTOSPI Device Configuration register 1, Address offset: 0x008 */ + __IO uint32_t DCR2; /*!< OCTOSPI Device Configuration register 2, Address offset: 0x00C */ + __IO uint32_t DCR3; /*!< OCTOSPI Device Configuration register 3, Address offset: 0x010 */ + __IO uint32_t DCR4; /*!< OCTOSPI Device Configuration register 4, Address offset: 0x014 */ + uint32_t RESERVED1[2]; /*!< Reserved, Address offset: 0x018-0x01C */ + __IO uint32_t SR; /*!< OCTOSPI Status register, Address offset: 0x020 */ + __IO uint32_t FCR; /*!< OCTOSPI Flag Clear register, Address offset: 0x024 */ + uint32_t RESERVED2[6]; /*!< Reserved, Address offset: 0x028-0x03C */ + __IO uint32_t DLR; /*!< OCTOSPI Data Length register, Address offset: 0x040 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x044 */ + __IO uint32_t AR; /*!< OCTOSPI Address register, Address offset: 0x048 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x04C */ + __IO uint32_t DR; /*!< OCTOSPI Data register, Address offset: 0x050 */ + uint32_t RESERVED5[11]; /*!< Reserved, Address offset: 0x054-0x07C */ + __IO uint32_t PSMKR; /*!< OCTOSPI Polling Status Mask register, Address offset: 0x080 */ + uint32_t RESERVED6; /*!< Reserved, Address offset: 0x084 */ + __IO uint32_t PSMAR; /*!< OCTOSPI Polling Status Match register, Address offset: 0x088 */ + uint32_t RESERVED7; /*!< Reserved, Address offset: 0x08C */ + __IO uint32_t PIR; /*!< OCTOSPI Polling Interval register, Address offset: 0x090 */ + uint32_t RESERVED8[27]; /*!< Reserved, Address offset: 0x094-0x0FC */ + __IO uint32_t CCR; /*!< OCTOSPI Communication Configuration register, Address offset: 0x100 */ + uint32_t RESERVED9; /*!< Reserved, Address offset: 0x104 */ + __IO uint32_t TCR; /*!< OCTOSPI Timing Configuration register, Address offset: 0x108 */ + uint32_t RESERVED10; /*!< Reserved, Address offset: 0x10C */ + __IO uint32_t IR; /*!< OCTOSPI Instruction register, Address offset: 0x110 */ + uint32_t RESERVED11[3]; /*!< Reserved, Address offset: 0x114-0x11C */ + __IO uint32_t ABR; /*!< OCTOSPI Alternate Bytes register, Address offset: 0x120 */ + uint32_t RESERVED12[3]; /*!< Reserved, Address offset: 0x124-0x12C */ + __IO uint32_t LPTR; /*!< OCTOSPI Low Power Timeout register, Address offset: 0x130 */ + uint32_t RESERVED13[3]; /*!< Reserved, Address offset: 0x134-0x13C */ + __IO uint32_t WPCCR; /*!< OCTOSPI Wrap Communication Configuration register, Address offset: 0x140 */ + uint32_t RESERVED14; /*!< Reserved, Address offset: 0x144 */ + __IO uint32_t WPTCR; /*!< OCTOSPI Wrap Timing Configuration register, Address offset: 0x148 */ + uint32_t RESERVED15; /*!< Reserved, Address offset: 0x14C */ + __IO uint32_t WPIR; /*!< OCTOSPI Wrap Instruction register, Address offset: 0x150 */ + uint32_t RESERVED16[3]; /*!< Reserved, Address offset: 0x154-0x15C */ + __IO uint32_t WPABR; /*!< OCTOSPI Wrap Alternate Bytes register, Address offset: 0x160 */ + uint32_t RESERVED17[7]; /*!< Reserved, Address offset: 0x164-0x17C */ + __IO uint32_t WCCR; /*!< OCTOSPI Write Communication Configuration register, Address offset: 0x180 */ + uint32_t RESERVED18; /*!< Reserved, Address offset: 0x184 */ + __IO uint32_t WTCR; /*!< OCTOSPI Write Timing Configuration register, Address offset: 0x188 */ + uint32_t RESERVED19; /*!< Reserved, Address offset: 0x18C */ + __IO uint32_t WIR; /*!< OCTOSPI Write Instruction register, Address offset: 0x190 */ + uint32_t RESERVED20[3]; /*!< Reserved, Address offset: 0x194-0x19C */ + __IO uint32_t WABR; /*!< OCTOSPI Write Alternate Bytes register, Address offset: 0x1A0 */ + uint32_t RESERVED21[23]; /*!< Reserved, Address offset: 0x1A4-0x1FC */ + __IO uint32_t HLCR; /*!< OCTOSPI Hyperbus Latency Configuration register, Address offset: 0x200 */ + uint32_t RESERVED22[122]; /*!< Reserved, Address offset: 0x204-0x3EC */ + __IO uint32_t HWCFGR; /*!< OCTOSPI HW Configuration register, Address offset: 0x3F0 */ + __IO uint32_t VER; /*!< OCTOSPI Version register, Address offset: 0x3F4 */ + __IO uint32_t ID; /*!< OCTOSPI Identification register, Address offset: 0x3F8 */ + __IO uint32_t MID; /*!< OCTOPSI HW Magic ID register, Address offset: 0x3FC */ +} OCTOSPI_TypeDef; + +/** + * @} + */ +/** + * @brief OCTO Serial Peripheral Interface IO Manager + */ + +typedef struct +{ + __IO uint32_t CR; /*!< OCTOSPI IO Manager Control register, Address offset: 0x00 */ + __IO uint32_t PCR[3]; /*!< OCTOSPI IO Manager Port[1:3] Configuration register, Address offset: 0x04-0x20 */ +} OCTOSPIM_TypeDef; + +/** + * @} + */ + +/** + * @brief OTFD register + */ +typedef struct +{ + __IO uint32_t REG_CONFIGR; + __IO uint32_t REG_START_ADDR; + __IO uint32_t REG_END_ADDR; + __IO uint32_t REG_NONCER0; + __IO uint32_t REG_NONCER1; + __IO uint32_t REG_KEYR0; + __IO uint32_t REG_KEYR1; + __IO uint32_t REG_KEYR2; + __IO uint32_t REG_KEYR3; +} OTFDEC_Region_TypeDef; + +typedef struct +{ + __IO uint32_t CR; + uint32_t RESERVED1[191]; + __IO uint32_t ISR; + __IO uint32_t ICR; + __IO uint32_t IER; + uint32_t RESERVED2[56]; + __IO uint32_t HWCFGR2; + __IO uint32_t HWCFGR1; + __IO uint32_t VERR; + __IO uint32_t IPIDR; + __IO uint32_t SIDR; +} OTFDEC_TypeDef; +/** + * @} + */ + +/** + * @brief Global Programmer View + */ + +typedef struct +{ + uint32_t RESERVED0[2036]; /*!< Reserved, Address offset: 0x00-0x1FCC */ + __IO uint32_t AXI_PERIPH_ID_4; /*!< AXI interconnect - peripheral ID4 register, Address offset: 0x1FD0 */ + uint32_t AXI_PERIPH_ID_5; /*!< Reserved, Address offset: 0x1FD4 */ + uint32_t AXI_PERIPH_ID_6; /*!< Reserved, Address offset: 0x1FD8 */ + uint32_t AXI_PERIPH_ID_7; /*!< Reserved, Address offset: 0x1FDC */ + __IO uint32_t AXI_PERIPH_ID_0; /*!< AXI interconnect - peripheral ID0 register, Address offset: 0x1FE0 */ + __IO uint32_t AXI_PERIPH_ID_1; /*!< AXI interconnect - peripheral ID1 register, Address offset: 0x1FE4 */ + __IO uint32_t AXI_PERIPH_ID_2; /*!< AXI interconnect - peripheral ID2 register, Address offset: 0x1FE8 */ + __IO uint32_t AXI_PERIPH_ID_3; /*!< AXI interconnect - peripheral ID3 register, Address offset: 0x1FEC */ + __IO uint32_t AXI_COMP_ID_0; /*!< AXI interconnect - component ID0 register, Address offset: 0x1FF0 */ + __IO uint32_t AXI_COMP_ID_1; /*!< AXI interconnect - component ID1 register, Address offset: 0x1FF4 */ + __IO uint32_t AXI_COMP_ID_2; /*!< AXI interconnect - component ID2 register, Address offset: 0x1FF8 */ + __IO uint32_t AXI_COMP_ID_3; /*!< AXI interconnect - component ID3 register, Address offset: 0x1FFC */ + uint32_t RESERVED1[2]; /*!< Reserved, Address offset: 0x2000-0x2004 */ + __IO uint32_t AXI_TARG1_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 1 bus matrix issuing functionality register, Address offset: 0x2008 */ + uint32_t RESERVED2[6]; /*!< Reserved, Address offset: 0x200C-0x2020 */ + __IO uint32_t AXI_TARG1_FN_MOD2; /*!< AXI interconnect - TARG 1 bus matrix functionality 2 register, Address offset: 0x2024 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x2028 */ + __IO uint32_t AXI_TARG1_FN_MOD_LB; /*!< AXI interconnect - TARG 1 long burst functionality modification register, Address offset: 0x202C */ + uint32_t RESERVED4[54]; /*!< Reserved, Address offset: 0x2030-0x2104 */ + __IO uint32_t AXI_TARG1_FN_MOD; /*!< AXI interconnect - TARG 1 issuing functionality modification register, Address offset: 0x2108 */ + uint32_t RESERVED5[959]; /*!< Reserved, Address offset: 0x210C-0x3004 */ + __IO uint32_t AXI_TARG2_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 2 bus matrix issuing functionality register, Address offset: 0x3008 */ + uint32_t RESERVED6[6]; /*!< Reserved, Address offset: 0x300C-0x3020 */ + __IO uint32_t AXI_TARG2_FN_MOD2; /*!< AXI interconnect - TARG 2 bus matrix functionality 2 register, Address offset: 0x3024 */ + uint32_t RESERVED7; /*!< Reserved, Address offset: 0x3028 */ + __IO uint32_t AXI_TARG2_FN_MOD_LB; /*!< AXI interconnect - TARG 2 long burst functionality modification register, Address offset: 0x302C */ + uint32_t RESERVED8[54]; /*!< Reserved, Address offset: 0x3030-0x3104 */ + __IO uint32_t AXI_TARG2_FN_MOD; /*!< AXI interconnect - TARG 2 issuing functionality modification register, Address offset: 0x3108 */ + uint32_t RESERVED9[959]; /*!< Reserved, Address offset: 0x310C-0x4004 */ + __IO uint32_t AXI_TARG3_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 3 bus matrix issuing functionality register, Address offset: 0x4008 */ + uint32_t RESERVED10[1023]; /*!< Reserved, Address offset: 0x400C-0x5004 */ + __IO uint32_t AXI_TARG4_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 4 bus matrix issuing functionality register, Address offset: 0x5008 */ + uint32_t RESERVED11[1023]; /*!< Reserved, Address offset: 0x500C-0x6004 */ + __IO uint32_t AXI_TARG5_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 5 bus matrix issuing functionality register, Address offset: 0x6008 */ + uint32_t RESERVED12[1023]; /*!< Reserved, Address offset: 0x600C-0x7004 */ + __IO uint32_t AXI_TARG6_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 6 bus matrix issuing functionality register, Address offset: 0x7008 */ + uint32_t RESERVED13[1023]; /*!< Reserved, Address offset: 0x700C-0x8004 */ + __IO uint32_t AXI_TARG7_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 7 bus matrix issuing functionality register, Address offset: 0x8008 */ + uint32_t RESERVED14[6]; /*!< Reserved, Address offset: 0x800C-0x8020 */ + __IO uint32_t AXI_TARG7_FN_MOD2; /*!< AXI interconnect - TARG 7 bus matrix functionality 2 register, Address offset: 0x8024 */ + uint32_t RESERVED15; /*!< Reserved, Address offset: 0x8028 */ + __IO uint32_t AXI_TARG7_FN_MOD_LB; /*!< AXI interconnect - TARG 7 long burst functionality modification register, Address offset: 0x802C */ + uint32_t RESERVED16[54]; /*!< Reserved, Address offset: 0x8030-0x8104 */ + __IO uint32_t AXI_TARG7_FN_MOD; /*!< AXI interconnect - TARG 7 issuing functionality modification register, Address offset: 0x8108 */ + uint32_t RESERVED17[959]; /*!< Reserved, Address offset: 0x810C-0x9004 */ + __IO uint32_t AXI_TARG8_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 8 bus matrix issuing functionality register, Address offset: 0x9008 */ + uint32_t RESERVED117[6]; /*!< Reserved, Address offset: 0x900C-0x9020 */ + __IO uint32_t AXI_TARG8_FN_MOD2; /*!< AXI interconnect - TARG 8 bus matrix functionality 2 register, Address offset: 0x9024 */ + uint32_t RESERVED118[56]; /*!< Reserved, Address offset: 0x9028-0x9104 */ + __IO uint32_t AXI_TARG8_FN_MOD; /*!< AXI interconnect - TARG 8 issuing functionality modification register, Address offset: 0x9108 */ + uint32_t RESERVED119[959]; /*!< Reserved, Address offset: 0x910C-0xA004 */ + __IO uint32_t AXI_TARG9_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 9 bus matrix issuing functionality register, Address offset: 0xA008 */ + uint32_t RESERVED120[6]; /*!< Reserved, Address offset: 0xA00C-0xA020 */ + __IO uint32_t AXI_TARG9_FN_MOD2; /*!< AXI interconnect - TARG 9 bus matrix functionality 2 register, Address offset: 0xA024 */ + uint32_t RESERVED121[56]; /*!< Reserved, Address offset: 0xA028-0xA104 */ + __IO uint32_t AXI_TARG9_FN_MOD; /*!< AXI interconnect - TARG 9 issuing functionality modification register, Address offset: 0xA108 */ + uint32_t RESERVED122[959]; /*!< Reserved, Address offset: 0xA10C-0xB004 */ + __IO uint32_t AXI_TARG10_FN_MOD_ISS_BM; /*!< AXI interconnect - TARG 10 bus matrix issuing functionality register, Address offset: 0xB008 */ + uint32_t RESERVED123[6]; /*!< Reserved, Address offset: 0xB00C-0xB020 */ + __IO uint32_t AXI_TARG10_FN_MOD2; /*!< AXI interconnect - TARG 10 bus matrix functionality 2 register, Address offset: 0xB024 */ + uint32_t RESERVED124[56]; /*!< Reserved, Address offset: 0xB028-0xB104 */ + __IO uint32_t AXI_TARG10_FN_MOD; /*!< AXI interconnect - TARG 10 issuing functionality modification register, Address offset: 0xB108 */ + uint32_t RESERVED125[968]; /*!< Reserved, Address offset: 0xB10C-0xC028 */ + __IO uint32_t AXI_TARG10_FN_MOD_LB; /*!< AXI interconnect - TARG 10 long burst functionality modification register, Address offset: 0xC02C */ + uint32_t RESERVED126[55293]; /*!< Reserved, Address offset: 0xC030-0xC104 */ + __IO uint32_t AXI_INI1_FN_MOD2; /*!< AXI interconnect - INI 1 functionality modification 2 register, Address offset: 0x42024 */ + __IO uint32_t AXI_INI1_FN_MOD_AHB; /*!< AXI interconnect - INI 1 AHB functionality modification register, Address offset: 0x42028 */ + uint32_t RESERVED18[53]; /*!< Reserved, Address offset: 0x4202C-0x420FC */ + __IO uint32_t AXI_INI1_READ_QOS; /*!< AXI interconnect - INI 1 read QoS register, Address offset: 0x42100 */ + __IO uint32_t AXI_INI1_WRITE_QOS; /*!< AXI interconnect - INI 1 write QoS register, Address offset: 0x42104 */ + __IO uint32_t AXI_INI1_FN_MOD; /*!< AXI interconnect - INI 1 issuing functionality modification register, Address offset: 0x42108 */ + uint32_t RESERVED19[1021]; /*!< Reserved, Address offset: 0x4210C-0x430FC */ + __IO uint32_t AXI_INI2_READ_QOS; /*!< AXI interconnect - INI 2 read QoS register, Address offset: 0x43100 */ + __IO uint32_t AXI_INI2_WRITE_QOS; /*!< AXI interconnect - INI 2 write QoS register, Address offset: 0x43104 */ + __IO uint32_t AXI_INI2_FN_MOD; /*!< AXI interconnect - INI 2 issuing functionality modification register, Address offset: 0x43108 */ + uint32_t RESERVED20[966]; /*!< Reserved, Address offset: 0x4310C-0x44020 */ + __IO uint32_t AXI_INI3_FN_MOD2; /*!< AXI interconnect - INI 3 functionality modification 2 register, Address offset: 0x44024 */ + __IO uint32_t AXI_INI3_FN_MOD_AHB; /*!< AXI interconnect - INI 3 AHB functionality modification register, Address offset: 0x44028 */ + uint32_t RESERVED21[53]; /*!< Reserved, Address offset: 0x4402C-0x440FC */ + __IO uint32_t AXI_INI3_READ_QOS; /*!< AXI interconnect - INI 3 read QoS register, Address offset: 0x44100 */ + __IO uint32_t AXI_INI3_WRITE_QOS; /*!< AXI interconnect - INI 3 write QoS register, Address offset: 0x44104 */ + __IO uint32_t AXI_INI3_FN_MOD; /*!< AXI interconnect - INI 3 issuing functionality modification register, Address offset: 0x44108 */ + uint32_t RESERVED22[1021]; /*!< Reserved, Address offset: 0x4410C-0x450FC */ + __IO uint32_t AXI_INI4_READ_QOS; /*!< AXI interconnect - INI 4 read QoS register, Address offset: 0x45100 */ + __IO uint32_t AXI_INI4_WRITE_QOS; /*!< AXI interconnect - INI 4 write QoS register, Address offset: 0x45104 */ + __IO uint32_t AXI_INI4_FN_MOD; /*!< AXI interconnect - INI 4 issuing functionality modification register, Address offset: 0x45108 */ + uint32_t RESERVED23[1021]; /*!< Reserved, Address offset: 0x4510C-0x460FC */ + __IO uint32_t AXI_INI5_READ_QOS; /*!< AXI interconnect - INI 5 read QoS register, Address offset: 0x46100 */ + __IO uint32_t AXI_INI5_WRITE_QOS; /*!< AXI interconnect - INI 5 write QoS register, Address offset: 0x46104 */ + __IO uint32_t AXI_INI5_FN_MOD; /*!< AXI interconnect - INI 5 issuing functionality modification register, Address offset: 0x46108 */ + uint32_t RESERVED24[1021]; /*!< Reserved, Address offset: 0x4610C-0x470FC */ + __IO uint32_t AXI_INI6_READ_QOS; /*!< AXI interconnect - INI 6 read QoS register, Address offset: 0x47100 */ + __IO uint32_t AXI_INI6_WRITE_QOS; /*!< AXI interconnect - INI 6 write QoS register, Address offset: 0x47104 */ + __IO uint32_t AXI_INI6_FN_MOD; /*!< AXI interconnect - INI 6 issuing functionality modification register, Address offset: 0x47108 */ + uint32_t RESERVED25[966]; /*!< Reserved, Address offset: 0x4710C-0x48020 */ + __IO uint32_t AXI_INI7_FN_MOD2; /*!< AXI interconnect - INI 7 functionality modification 2 register, Address offset: 0x48024 */ + __IO uint32_t AXI_INI7_FN_MOD_AHB; /*!< AXI interconnect - INI 7 AHB functionality modification register, Address offset: 0x48028 */ + uint32_t RESERVED26[53]; /*!< Reserved, Address offset: 0x4802C-0x480FC */ + __IO uint32_t AXI_INI7_READ_QOS; /*!< AXI interconnect - INI 7 read QoS register, Address offset: 0x48100 */ + __IO uint32_t AXI_INI7_WRITE_QOS; /*!< AXI interconnect - INI 7 write QoS register, Address offset: 0x48104 */ + __IO uint32_t AXI_INI7_FN_MOD; /*!< AXI interconnect - INI 7 issuing functionality modification register, Address offset: 0x48108 */ + +} GPV_TypeDef; + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define CD_ITCMRAM_BASE (0x00000000UL) /*!< Base address of : 64KB RAM reserved for CPU execution/instruction accessible over ITCM */ +#define CD_DTCMRAM_BASE (0x20000000UL) /*!< Base address of : 128KB (2x64KB) system data RAM accessible over DTCM */ +#define CD_AXIFLASH_BASE (0x08000000UL) /*!< Base address of : (up to 2 MB) embedded FLASH memory accessible over AXI */ + +#define CD_AXISRAM1_BASE (0x24000000UL) /*!< Base address of : (up to 256KB) system data RAM1 accessible over over AXI */ +#define CD_AXISRAM2_BASE (0x24040000UL) /*!< Base address of : (up to 384KB) system data RAM2 accessible over over AXI */ +#define CD_AXISRAM3_BASE (0x240A0000UL) /*!< Base address of : (up to 384KB) system data RAM3 accessible over over AXI */ +#define CD_AHBSRAM1_BASE (0x30000000UL) /*!< Base address of : (up to 64KB) system data RAM1 accessible over over AXI->AHB Bridge */ +#define CD_AHBSRAM2_BASE (0x30010000UL) /*!< Base address of : (up to 64KB) system data RAM2 accessible over over AXI->AHB Bridge */ + +#define SRD_BKPSRAM_BASE (0x38800000UL) /*!< Base address of : Backup SRAM(4 KB) over AXI->AHB Bridge */ +#define SRD_SRAM_BASE (0x38000000UL) /*!< Base address of : Backup SRAM(32 KB) over AXI->AHB Bridge */ + +#define OCTOSPI1_BASE (0x90000000UL) /*!< Base address of : OCTOSPI1 memories accessible over AXI */ +#define OCTOSPI2_BASE (0x70000000UL) /*!< Base address of : OCTOSPI2 memories accessible over AXI */ + +#define FLASH_BANK1_BASE (0x08000000UL) /*!< Base address of : (up to 1 MB) Flash Bank1 accessible over AXI */ +#define FLASH_BANK2_BASE (0x08100000UL) /*!< Base address of : (up to 1 MB) Flash Bank2 accessible over AXI */ +#define FLASH_END (0x081FFFFFUL) /*!< FLASH end address */ + +/* Legacy define */ +#define FLASH_BASE FLASH_BANK1_BASE +#define D1_AXISRAM_BASE CD_AXISRAM1_BASE + +#define FLASH_OTP_BASE (0x08FFF000UL) /*!< Base address of : (up to 1KB) embedded FLASH Bank1 OTP Area */ +#define FLASH_OTP_END (0x08FFF3FFUL) /*!< End address of : (up to 1KB) embedded FLASH Bank1 OTP Area */ + + +/*!< Device electronic signature memory map */ +#define UID_BASE (0x08FFF800UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x08FFF80CUL) /*!< FLASH Size register base address */ +#define PACKAGE_BASE (0x08FFF80EUL) /*!< Package Data register base address */ + +#define PERIPH_BASE (0x40000000UL) /*!< Base address of : AHB/ABP Peripherals */ +/*!< Peripheral memory map */ +#define CD_APB1PERIPH_BASE PERIPH_BASE /*!< D2_APB1PERIPH_BASE PERIPH_BASE */ +#define CD_APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) /*!< D2_APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) */ +#define CD_AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) /*!< D2_AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) */ +#define CD_AHB2PERIPH_BASE (PERIPH_BASE + 0x08020000UL) /*!< D2_AHB2PERIPH_BASE (PERIPH_BASE + 0x08020000UL) */ + +#define CD_APB3PERIPH_BASE (PERIPH_BASE + 0x10000000UL) /*!< D1_APB1PERIPH_BASE (PERIPH_BASE + 0x10000000UL) */ +#define CD_AHB3PERIPH_BASE (PERIPH_BASE + 0x12000000UL) /*!< D1_AHB1PERIPH_BASE (PERIPH_BASE + 0x12000000UL) */ + +#define SRD_APB4PERIPH_BASE (PERIPH_BASE + 0x18000000UL) /*!< D3_APB1PERIPH_BASE (PERIPH_BASE + 0x18000000UL) */ +#define SRD_AHB4PERIPH_BASE (PERIPH_BASE + 0x18020000UL) /*!< D3_AHB1PERIPH_BASE (PERIPH_BASE + 0x18020000UL) */ + +/*!< Legacy Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08020000UL) + +/*!< CD_AHB3PERIPH peripherals */ +#define MDMA_BASE (CD_AHB3PERIPH_BASE + 0x0000UL) +#define DMA2D_BASE (CD_AHB3PERIPH_BASE + 0x1000UL) +#define FLASH_R_BASE (CD_AHB3PERIPH_BASE + 0x2000UL) +#define JPGDEC_BASE (CD_AHB3PERIPH_BASE + 0x3000UL) +#define FMC_R_BASE (CD_AHB3PERIPH_BASE + 0x4000UL) +#define OCTOSPI1_R_BASE (CD_AHB3PERIPH_BASE + 0x5000UL) +#define DLYB_OCTOSPI1_BASE (CD_AHB3PERIPH_BASE + 0x6000UL) +#define SDMMC1_BASE (CD_AHB3PERIPH_BASE + 0x7000UL) +#define DLYB_SDMMC1_BASE (CD_AHB3PERIPH_BASE + 0x8000UL) +#define RAMECC_BASE (CD_AHB3PERIPH_BASE + 0x9000UL) +#define OCTOSPI2_R_BASE (CD_AHB3PERIPH_BASE + 0xA000UL) +#define DLYB_OCTOSPI2_BASE (CD_AHB3PERIPH_BASE + 0xB000UL) +#define OCTOSPIM_BASE (CD_AHB3PERIPH_BASE + 0xB400UL) + +/*!< CD_AHB1PERIPH peripherals */ + +#define DMA1_BASE (CD_AHB1PERIPH_BASE + 0x0000UL) +#define DMA2_BASE (CD_AHB1PERIPH_BASE + 0x0400UL) +#define DMAMUX1_BASE (CD_AHB1PERIPH_BASE + 0x0800UL) +#define ADC1_BASE (CD_AHB1PERIPH_BASE + 0x2000UL) +#define ADC2_BASE (CD_AHB1PERIPH_BASE + 0x2100UL) +#define ADC12_COMMON_BASE (CD_AHB1PERIPH_BASE + 0x2300UL) +#define CRC_BASE (CD_AHB1PERIPH_BASE + 0x3000UL) + +/*!< USB registers base address */ +#define USB1_OTG_HS_PERIPH_BASE (0x40040000UL) +#define USB_OTG_GLOBAL_BASE (0x000UL) +#define USB_OTG_DEVICE_BASE (0x800UL) +#define USB_OTG_IN_ENDPOINT_BASE (0x900UL) +#define USB_OTG_OUT_ENDPOINT_BASE (0xB00UL) +#define USB_OTG_EP_REG_SIZE (0x20UL) +#define USB_OTG_HOST_BASE (0x400UL) +#define USB_OTG_HOST_PORT_BASE (0x440UL) +#define USB_OTG_HOST_CHANNEL_BASE (0x500UL) +#define USB_OTG_HOST_CHANNEL_SIZE (0x20UL) +#define USB_OTG_PCGCCTL_BASE (0xE00UL) +#define USB_OTG_FIFO_BASE (0x1000UL) +#define USB_OTG_FIFO_SIZE (0x1000UL) + +/*!< CD_AHB2PERIPH peripherals */ + +#define DCMI_BASE (CD_AHB2PERIPH_BASE + 0x0000UL) +#define PSSI_BASE (CD_AHB2PERIPH_BASE + 0x0400UL) +#define HSEM_BASE (CD_AHB2PERIPH_BASE + 0x0800UL) +#define CRYP_BASE (CD_AHB2PERIPH_BASE + 0x1000UL) +#define HASH_BASE (CD_AHB2PERIPH_BASE + 0x1400UL) +#define HASH_DIGEST_BASE (CD_AHB2PERIPH_BASE + 0x1710UL) +#define RNG_BASE (CD_AHB2PERIPH_BASE + 0x1800UL) +#define SDMMC2_BASE (CD_AHB2PERIPH_BASE + 0x2400UL) +#define DLYB_SDMMC2_BASE (CD_AHB2PERIPH_BASE + 0x2800UL) +#define BDMA1_BASE (CD_AHB2PERIPH_BASE + 0x2C00UL) + +/*!< SRD_AHB4PERIPH peripherals */ +#define GPIOA_BASE (SRD_AHB4PERIPH_BASE + 0x0000UL) +#define GPIOB_BASE (SRD_AHB4PERIPH_BASE + 0x0400UL) +#define GPIOC_BASE (SRD_AHB4PERIPH_BASE + 0x0800UL) +#define GPIOD_BASE (SRD_AHB4PERIPH_BASE + 0x0C00UL) +#define GPIOE_BASE (SRD_AHB4PERIPH_BASE + 0x1000UL) +#define GPIOF_BASE (SRD_AHB4PERIPH_BASE + 0x1400UL) +#define GPIOG_BASE (SRD_AHB4PERIPH_BASE + 0x1800UL) +#define GPIOH_BASE (SRD_AHB4PERIPH_BASE + 0x1C00UL) +#define GPIOI_BASE (SRD_AHB4PERIPH_BASE + 0x2000UL) +#define GPIOJ_BASE (SRD_AHB4PERIPH_BASE + 0x2400UL) +#define GPIOK_BASE (SRD_AHB4PERIPH_BASE + 0x2800UL) +#define RCC_BASE (SRD_AHB4PERIPH_BASE + 0x4400UL) +#define PWR_BASE (SRD_AHB4PERIPH_BASE + 0x4800UL) +#define BDMA2_BASE (SRD_AHB4PERIPH_BASE + 0x5400UL) +#define DMAMUX2_BASE (SRD_AHB4PERIPH_BASE + 0x5800UL) + +/*!< CD_APB3PERIPH peripherals */ +#define LTDC_BASE (CD_APB3PERIPH_BASE + 0x1000UL) +#define LTDC_Layer1_BASE (LTDC_BASE + 0x84UL) +#define LTDC_Layer2_BASE (LTDC_BASE + 0x104UL) +#define WWDG1_BASE (CD_APB3PERIPH_BASE + 0x3000UL) + +/*!< CD_APB1PERIPH peripherals */ +#define TIM2_BASE (CD_APB1PERIPH_BASE + 0x0000UL) +#define TIM3_BASE (CD_APB1PERIPH_BASE + 0x0400UL) +#define TIM4_BASE (CD_APB1PERIPH_BASE + 0x0800UL) +#define TIM5_BASE (CD_APB1PERIPH_BASE + 0x0C00UL) +#define TIM6_BASE (CD_APB1PERIPH_BASE + 0x1000UL) +#define TIM7_BASE (CD_APB1PERIPH_BASE + 0x1400UL) +#define TIM12_BASE (CD_APB1PERIPH_BASE + 0x1800UL) +#define TIM13_BASE (CD_APB1PERIPH_BASE + 0x1C00UL) +#define TIM14_BASE (CD_APB1PERIPH_BASE + 0x2000UL) +#define LPTIM1_BASE (CD_APB1PERIPH_BASE + 0x2400UL) + +#define SPI2_BASE (CD_APB1PERIPH_BASE + 0x3800UL) +#define SPI3_BASE (CD_APB1PERIPH_BASE + 0x3C00UL) +#define SPDIFRX_BASE (CD_APB1PERIPH_BASE + 0x4000UL) +#define USART2_BASE (CD_APB1PERIPH_BASE + 0x4400UL) +#define USART3_BASE (CD_APB1PERIPH_BASE + 0x4800UL) +#define UART4_BASE (CD_APB1PERIPH_BASE + 0x4C00UL) +#define UART5_BASE (CD_APB1PERIPH_BASE + 0x5000UL) +#define I2C1_BASE (CD_APB1PERIPH_BASE + 0x5400UL) +#define I2C2_BASE (CD_APB1PERIPH_BASE + 0x5800UL) +#define I2C3_BASE (CD_APB1PERIPH_BASE + 0x5C00UL) +#define CEC_BASE (CD_APB1PERIPH_BASE + 0x6C00UL) +#define DAC1_BASE (CD_APB1PERIPH_BASE + 0x7400UL) +#define UART7_BASE (CD_APB1PERIPH_BASE + 0x7800UL) +#define UART8_BASE (CD_APB1PERIPH_BASE + 0x7C00UL) +#define CRS_BASE (CD_APB1PERIPH_BASE + 0x8400UL) +#define SWPMI1_BASE (CD_APB1PERIPH_BASE + 0x8800UL) +#define OPAMP_BASE (CD_APB1PERIPH_BASE + 0x9000UL) +#define OPAMP1_BASE (CD_APB1PERIPH_BASE + 0x9000UL) +#define OPAMP2_BASE (CD_APB1PERIPH_BASE + 0x9010UL) +#define MDIOS_BASE (CD_APB1PERIPH_BASE + 0x9400UL) +#define FDCAN1_BASE (CD_APB1PERIPH_BASE + 0xA000UL) +#define FDCAN2_BASE (CD_APB1PERIPH_BASE + 0xA400UL) +#define FDCAN_CCU_BASE (CD_APB1PERIPH_BASE + 0xA800UL) +#define SRAMCAN_BASE (CD_APB1PERIPH_BASE + 0xAC00UL) + +/*!< CD_APB2PERIPH peripherals */ + +#define TIM1_BASE (CD_APB2PERIPH_BASE + 0x0000UL) +#define TIM8_BASE (CD_APB2PERIPH_BASE + 0x0400UL) +#define USART1_BASE (CD_APB2PERIPH_BASE + 0x1000UL) +#define USART6_BASE (CD_APB2PERIPH_BASE + 0x1400UL) +#define UART9_BASE (CD_APB2PERIPH_BASE + 0x1800UL) +#define USART10_BASE (CD_APB2PERIPH_BASE + 0x1C00UL) +#define SPI1_BASE (CD_APB2PERIPH_BASE + 0x3000UL) +#define SPI4_BASE (CD_APB2PERIPH_BASE + 0x3400UL) +#define TIM15_BASE (CD_APB2PERIPH_BASE + 0x4000UL) +#define TIM16_BASE (CD_APB2PERIPH_BASE + 0x4400UL) +#define TIM17_BASE (CD_APB2PERIPH_BASE + 0x4800UL) +#define SPI5_BASE (CD_APB2PERIPH_BASE + 0x5000UL) +#define SAI1_BASE (CD_APB2PERIPH_BASE + 0x5800UL) +#define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL) +#define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL) +#define SAI2_BASE (CD_APB2PERIPH_BASE + 0x5C00UL) +#define SAI2_Block_A_BASE (SAI2_BASE + 0x004UL) +#define SAI2_Block_B_BASE (SAI2_BASE + 0x024UL) +#define DFSDM1_BASE (CD_APB2PERIPH_BASE + 0x7800UL) +#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL) +#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL) +#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL) +#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL) +#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL) +#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL) +#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL) +#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL) +#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL) +#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL) +#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL) +#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL) +#define DFSDM1_Filter4_BASE (DFSDM1_BASE + 0x300UL) +#define DFSDM1_Filter5_BASE (DFSDM1_BASE + 0x380UL) +#define DFSDM1_Filter6_BASE (DFSDM1_BASE + 0x400UL) +#define DFSDM1_Filter7_BASE (DFSDM1_BASE + 0x480UL) +/*!< SRD_APB4PERIPH peripherals */ +#define EXTI_BASE (SRD_APB4PERIPH_BASE + 0x0000UL) +#define EXTI_D1_BASE (EXTI_BASE + 0x0080UL) +#define SYSCFG_BASE (SRD_APB4PERIPH_BASE + 0x0400UL) +#define LPUART1_BASE (SRD_APB4PERIPH_BASE + 0x0C00UL) +#define SPI6_BASE (SRD_APB4PERIPH_BASE + 0x1400UL) +#define I2C4_BASE (SRD_APB4PERIPH_BASE + 0x1C00UL) +#define LPTIM2_BASE (SRD_APB4PERIPH_BASE + 0x2400UL) +#define LPTIM3_BASE (SRD_APB4PERIPH_BASE + 0x2800UL) +#define DAC2_BASE (SRD_APB4PERIPH_BASE + 0x3400UL) +#define COMP12_BASE (SRD_APB4PERIPH_BASE + 0x3800UL) +#define COMP1_BASE (COMP12_BASE + 0x0CUL) +#define COMP2_BASE (COMP12_BASE + 0x10UL) +#define VREFBUF_BASE (SRD_APB4PERIPH_BASE + 0x3C00UL) +#define RTC_BASE (SRD_APB4PERIPH_BASE + 0x4000UL) +#define TAMP_BASE (SRD_APB4PERIPH_BASE + 0x4400UL) +#define IWDG1_BASE (SRD_APB4PERIPH_BASE + 0x4800UL) + +#define DTS_BASE (SRD_APB4PERIPH_BASE + 0x6800UL) + +#define DFSDM2_BASE (SRD_APB4PERIPH_BASE + 0x6C00UL) +#define DFSDM2_Channel0_BASE (DFSDM2_BASE + 0x00UL) +#define DFSDM2_Channel1_BASE (DFSDM2_BASE + 0x20UL) +#define DFSDM2_FLT0_BASE (DFSDM2_BASE + 0x100UL) + +/*!< CD_AHB3PERIPH peripherals */ + +#define OTFDEC1_BASE (CD_AHB3PERIPH_BASE + 0xB800UL) +#define OTFDEC1_REGION1_BASE (OTFDEC1_BASE + 0x20UL) +#define OTFDEC1_REGION2_BASE (OTFDEC1_BASE + 0x50UL) +#define OTFDEC1_REGION3_BASE (OTFDEC1_BASE + 0x80UL) +#define OTFDEC1_REGION4_BASE (OTFDEC1_BASE + 0xB0UL) +#define OTFDEC2_BASE (CD_AHB3PERIPH_BASE + 0xBC00UL) +#define OTFDEC2_REGION1_BASE (OTFDEC2_BASE + 0x20UL) +#define OTFDEC2_REGION2_BASE (OTFDEC2_BASE + 0x50UL) +#define OTFDEC2_REGION3_BASE (OTFDEC2_BASE + 0x80UL) +#define OTFDEC2_REGION4_BASE (OTFDEC2_BASE + 0xB0UL) +#define GFXMMU_BASE (CD_AHB3PERIPH_BASE + 0xC000UL) + +#define BDMA1_Channel0_BASE (BDMA1_BASE + 0x0008UL) +#define BDMA1_Channel1_BASE (BDMA1_BASE + 0x001CUL) +#define BDMA1_Channel2_BASE (BDMA1_BASE + 0x0030UL) +#define BDMA1_Channel3_BASE (BDMA1_BASE + 0x0044UL) +#define BDMA1_Channel4_BASE (BDMA1_BASE + 0x0058UL) +#define BDMA1_Channel5_BASE (BDMA1_BASE + 0x006CUL) +#define BDMA1_Channel6_BASE (BDMA1_BASE + 0x0080UL) +#define BDMA1_Channel7_BASE (BDMA1_BASE + 0x0094UL) + +#define BDMA2_Channel0_BASE (BDMA2_BASE + 0x0008UL) +#define BDMA2_Channel1_BASE (BDMA2_BASE + 0x001CUL) +#define BDMA2_Channel2_BASE (BDMA2_BASE + 0x0030UL) +#define BDMA2_Channel3_BASE (BDMA2_BASE + 0x0044UL) +#define BDMA2_Channel4_BASE (BDMA2_BASE + 0x0058UL) +#define BDMA2_Channel5_BASE (BDMA2_BASE + 0x006CUL) +#define BDMA2_Channel6_BASE (BDMA2_BASE + 0x0080UL) +#define BDMA2_Channel7_BASE (BDMA2_BASE + 0x0094UL) + + +#define DMAMUX2_Channel0_BASE (DMAMUX2_BASE) +#define DMAMUX2_Channel1_BASE (DMAMUX2_BASE + 0x0004UL) +#define DMAMUX2_Channel2_BASE (DMAMUX2_BASE + 0x0008UL) +#define DMAMUX2_Channel3_BASE (DMAMUX2_BASE + 0x000CUL) +#define DMAMUX2_Channel4_BASE (DMAMUX2_BASE + 0x0010UL) +#define DMAMUX2_Channel5_BASE (DMAMUX2_BASE + 0x0014UL) +#define DMAMUX2_Channel6_BASE (DMAMUX2_BASE + 0x0018UL) +#define DMAMUX2_Channel7_BASE (DMAMUX2_BASE + 0x001CUL) + +#define DMAMUX2_RequestGenerator0_BASE (DMAMUX2_BASE + 0x0100UL) +#define DMAMUX2_RequestGenerator1_BASE (DMAMUX2_BASE + 0x0104UL) +#define DMAMUX2_RequestGenerator2_BASE (DMAMUX2_BASE + 0x0108UL) +#define DMAMUX2_RequestGenerator3_BASE (DMAMUX2_BASE + 0x010CUL) +#define DMAMUX2_RequestGenerator4_BASE (DMAMUX2_BASE + 0x0110UL) +#define DMAMUX2_RequestGenerator5_BASE (DMAMUX2_BASE + 0x0114UL) +#define DMAMUX2_RequestGenerator6_BASE (DMAMUX2_BASE + 0x0118UL) +#define DMAMUX2_RequestGenerator7_BASE (DMAMUX2_BASE + 0x011CUL) + +#define DMAMUX2_ChannelStatus_BASE (DMAMUX2_BASE + 0x0080UL) +#define DMAMUX2_RequestGenStatus_BASE (DMAMUX2_BASE + 0x0140UL) + +#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) +#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) +#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) +#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) +#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) +#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) +#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) +#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) + +#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) +#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) +#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) +#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) +#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) +#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) +#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) +#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) + + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x0004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x0008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x0010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x0014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x0018UL) +#define DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x001CUL) +#define DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x0020UL) +#define DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x0024UL) +#define DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x0028UL) +#define DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x002CUL) +#define DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x0030UL) +#define DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x0034UL) +#define DMAMUX1_Channel14_BASE (DMAMUX1_BASE + 0x0038UL) +#define DMAMUX1_Channel15_BASE (DMAMUX1_BASE + 0x003CUL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x0100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x0104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x0108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x010CUL) +#define DMAMUX1_RequestGenerator4_BASE (DMAMUX1_BASE + 0x0110UL) +#define DMAMUX1_RequestGenerator5_BASE (DMAMUX1_BASE + 0x0114UL) +#define DMAMUX1_RequestGenerator6_BASE (DMAMUX1_BASE + 0x0118UL) +#define DMAMUX1_RequestGenerator7_BASE (DMAMUX1_BASE + 0x011CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x0080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x0140UL) + +/*!< FMC Banks registers base address */ +#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL) +#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL) +#define FMC_Bank2_R_BASE (FMC_R_BASE + 0x0060UL) +#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL) +#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0x5C001000UL) + +#define MDMA_Channel0_BASE (MDMA_BASE + 0x00000040UL) +#define MDMA_Channel1_BASE (MDMA_BASE + 0x00000080UL) +#define MDMA_Channel2_BASE (MDMA_BASE + 0x000000C0UL) +#define MDMA_Channel3_BASE (MDMA_BASE + 0x00000100UL) +#define MDMA_Channel4_BASE (MDMA_BASE + 0x00000140UL) +#define MDMA_Channel5_BASE (MDMA_BASE + 0x00000180UL) +#define MDMA_Channel6_BASE (MDMA_BASE + 0x000001C0UL) +#define MDMA_Channel7_BASE (MDMA_BASE + 0x00000200UL) +#define MDMA_Channel8_BASE (MDMA_BASE + 0x00000240UL) +#define MDMA_Channel9_BASE (MDMA_BASE + 0x00000280UL) +#define MDMA_Channel10_BASE (MDMA_BASE + 0x000002C0UL) +#define MDMA_Channel11_BASE (MDMA_BASE + 0x00000300UL) +#define MDMA_Channel12_BASE (MDMA_BASE + 0x00000340UL) +#define MDMA_Channel13_BASE (MDMA_BASE + 0x00000380UL) +#define MDMA_Channel14_BASE (MDMA_BASE + 0x000003C0UL) +#define MDMA_Channel15_BASE (MDMA_BASE + 0x00000400UL) +#define MDMA_Channel16_BASE (MDMA_BASE + 0x00000440UL) + +/* GFXMMU virtual buffers base address */ +#define GFXMMU_VIRTUAL_BUFFERS_BASE (0x25000000UL) +#define GFXMMU_VIRTUAL_BUFFER0_BASE (GFXMMU_VIRTUAL_BUFFERS_BASE) +#define GFXMMU_VIRTUAL_BUFFER1_BASE (GFXMMU_VIRTUAL_BUFFERS_BASE + 0x400000UL) +#define GFXMMU_VIRTUAL_BUFFER2_BASE (GFXMMU_VIRTUAL_BUFFERS_BASE + 0x800000UL) +#define GFXMMU_VIRTUAL_BUFFER3_BASE (GFXMMU_VIRTUAL_BUFFERS_BASE + 0xC00000UL) + +#define RAMECC_Monitor1_BASE (RAMECC_BASE + 0x20UL) +#define RAMECC_Monitor2_BASE (RAMECC_BASE + 0x40UL) +#define RAMECC_Monitor3_BASE (RAMECC_BASE + 0x60UL) + + +#define GPV_BASE (PERIPH_BASE + 0x11000000UL) /*!< GPV_BASE (PERIPH_BASE + 0x11000000UL) */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM4 ((TIM_TypeDef *) TIM4_BASE) +#define TIM5 ((TIM_TypeDef *) TIM5_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM13 ((TIM_TypeDef *) TIM13_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG1 ((WWDG_TypeDef *) WWDG1_BASE) + + +#define IWDG1 ((IWDG_TypeDef *) IWDG1_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define SPI3 ((SPI_TypeDef *) SPI3_BASE) +#define SPI4 ((SPI_TypeDef *) SPI4_BASE) +#define SPI5 ((SPI_TypeDef *) SPI5_BASE) +#define SPI6 ((SPI_TypeDef *) SPI6_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define USART3 ((USART_TypeDef *) USART3_BASE) +#define USART6 ((USART_TypeDef *) USART6_BASE) +#define USART10 ((USART_TypeDef *) USART10_BASE) +#define UART7 ((USART_TypeDef *) UART7_BASE) +#define UART8 ((USART_TypeDef *) UART8_BASE) +#define UART9 ((USART_TypeDef *) UART9_BASE) +#define CRS ((CRS_TypeDef *) CRS_BASE) +#define UART4 ((USART_TypeDef *) UART4_BASE) +#define UART5 ((USART_TypeDef *) UART5_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define I2C3 ((I2C_TypeDef *) I2C3_BASE) +#define I2C4 ((I2C_TypeDef *) I2C4_BASE) +#define FDCAN1 ((FDCAN_GlobalTypeDef *) FDCAN1_BASE) +#define FDCAN2 ((FDCAN_GlobalTypeDef *) FDCAN2_BASE) +#define FDCAN_CCU ((FDCAN_ClockCalibrationUnit_TypeDef *) FDCAN_CCU_BASE) +#define CEC ((CEC_TypeDef *) CEC_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define DAC1 ((DAC_TypeDef *) DAC1_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define SWPMI1 ((SWPMI_TypeDef *) SWPMI1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define LPTIM3 ((LPTIM_TypeDef *) LPTIM3_BASE) +#define DTS ((DTS_TypeDef *) DTS_BASE) + +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define COMP12 ((COMPOPT_TypeDef *) COMP12_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) +#define OPAMP ((OPAMP_TypeDef *) OPAMP_BASE) +#define OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE) +#define OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE) + + +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define EXTI_D1 ((EXTI_Core_TypeDef *) EXTI_D1_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define TIM8 ((TIM_TypeDef *) TIM8_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM12 ((TIM_TypeDef *) TIM12_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define SAI1 ((SAI_TypeDef *) SAI1_BASE) +#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) +#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) +#define SAI2 ((SAI_TypeDef *) SAI2_BASE) +#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) +#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) + +#define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) +#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE) +#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE) +#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE) +#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE) +#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE) +#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE) +#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE) +#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE) +#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE) +#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE) +#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE) +#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE) +#define DFSDM1_Filter4 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter4_BASE) +#define DFSDM1_Filter5 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter5_BASE) +#define DFSDM1_Filter6 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter6_BASE) +#define DFSDM1_Filter7 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter7_BASE) +#define DFSDM2_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel0_BASE) +#define DFSDM2_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM2_Channel1_BASE) +#define DFSDM2_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM2_FLT0_BASE) +#define DMA2D ((DMA2D_TypeDef *) DMA2D_BASE) +#define DCMI ((DCMI_TypeDef *) DCMI_BASE) +#define PSSI ((PSSI_TypeDef *) PSSI_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) + +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) +#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE) +#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE) +#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE) + +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC2 ((ADC_TypeDef *) ADC2_BASE) +#define ADC12_COMMON ((ADC_Common_TypeDef *) ADC12_COMMON_BASE) + +#define CRYP ((CRYP_TypeDef *) CRYP_BASE) +#define HASH ((HASH_TypeDef *) HASH_BASE) +#define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE) +#define RNG ((RNG_TypeDef *) RNG_BASE) +#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE) +#define DLYB_SDMMC2 ((DLYB_TypeDef *) DLYB_SDMMC2_BASE) + +#define BDMA1 ((BDMA_TypeDef *) BDMA1_BASE) +#define BDMA1_Channel0 ((BDMA_Channel_TypeDef *) BDMA1_Channel0_BASE) +#define BDMA1_Channel1 ((BDMA_Channel_TypeDef *) BDMA1_Channel1_BASE) +#define BDMA1_Channel2 ((BDMA_Channel_TypeDef *) BDMA1_Channel2_BASE) +#define BDMA1_Channel3 ((BDMA_Channel_TypeDef *) BDMA1_Channel3_BASE) +#define BDMA1_Channel4 ((BDMA_Channel_TypeDef *) BDMA1_Channel4_BASE) +#define BDMA1_Channel5 ((BDMA_Channel_TypeDef *) BDMA1_Channel5_BASE) +#define BDMA1_Channel6 ((BDMA_Channel_TypeDef *) BDMA1_Channel6_BASE) +#define BDMA1_Channel7 ((BDMA_Channel_TypeDef *) BDMA1_Channel7_BASE) + +#define BDMA2 ((BDMA_TypeDef *) BDMA2_BASE) +#define BDMA2_Channel0 ((BDMA_Channel_TypeDef *) BDMA2_Channel0_BASE) +#define BDMA2_Channel1 ((BDMA_Channel_TypeDef *) BDMA2_Channel1_BASE) +#define BDMA2_Channel2 ((BDMA_Channel_TypeDef *) BDMA2_Channel2_BASE) +#define BDMA2_Channel3 ((BDMA_Channel_TypeDef *) BDMA2_Channel3_BASE) +#define BDMA2_Channel4 ((BDMA_Channel_TypeDef *) BDMA2_Channel4_BASE) +#define BDMA2_Channel5 ((BDMA_Channel_TypeDef *) BDMA2_Channel5_BASE) +#define BDMA2_Channel6 ((BDMA_Channel_TypeDef *) BDMA2_Channel6_BASE) +#define BDMA2_Channel7 ((BDMA_Channel_TypeDef *) BDMA2_Channel7_BASE) + +#define RAMECC ((RAMECC_TypeDef *)RAMECC_BASE) +#define RAMECC_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC_Monitor1_BASE) +#define RAMECC_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC_Monitor2_BASE) +#define RAMECC_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC_Monitor3_BASE) + +#define DMAMUX2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_BASE) +#define DMAMUX2_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel0_BASE) +#define DMAMUX2_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel1_BASE) +#define DMAMUX2_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel2_BASE) +#define DMAMUX2_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel3_BASE) +#define DMAMUX2_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel4_BASE) +#define DMAMUX2_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel5_BASE) +#define DMAMUX2_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel6_BASE) +#define DMAMUX2_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel7_BASE) + + +#define DMAMUX2_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator0_BASE) +#define DMAMUX2_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator1_BASE) +#define DMAMUX2_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator2_BASE) +#define DMAMUX2_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator3_BASE) +#define DMAMUX2_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator4_BASE) +#define DMAMUX2_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator5_BASE) +#define DMAMUX2_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator6_BASE) +#define DMAMUX2_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator7_BASE) + +#define DMAMUX2_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX2_ChannelStatus_BASE) +#define DMAMUX2_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX2_RequestGenStatus_BASE) + +#define DMA2 ((DMA_TypeDef *) DMA2_BASE) +#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) +#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) +#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) +#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) +#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) +#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) +#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) +#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) + +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) +#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) +#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) +#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) +#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) +#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) +#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) +#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) + + +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) +#define DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE) +#define DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE) +#define DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE) +#define DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE) +#define DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE) +#define DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE) +#define DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE) +#define DMAMUX1_Channel14 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel14_BASE) +#define DMAMUX1_Channel15 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel15_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) +#define DMAMUX1_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator4_BASE) +#define DMAMUX1_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator5_BASE) +#define DMAMUX1_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator6_BASE) +#define DMAMUX1_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator7_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + + +#define FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) +#define FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) +#define FMC_Bank2_R ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE) +#define FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) +#define FMC_Bank5_6_R ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) + +#define DAC2 ((DAC_TypeDef *) DAC2_BASE) +#define OCTOSPI1 ((OCTOSPI_TypeDef *) OCTOSPI1_R_BASE) +#define DLYB_OCTOSPI1 ((DLYB_TypeDef *) DLYB_OCTOSPI1_BASE) +#define OCTOSPI2 ((OCTOSPI_TypeDef *) OCTOSPI2_R_BASE) +#define DLYB_OCTOSPI2 ((DLYB_TypeDef *) DLYB_OCTOSPI2_BASE) +#define OCTOSPIM ((OCTOSPIM_TypeDef *) OCTOSPIM_BASE) + +#define OTFDEC1 ((OTFDEC_TypeDef *) OTFDEC1_BASE) +#define OTFDEC1_REGION1 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION1_BASE) +#define OTFDEC1_REGION2 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION2_BASE) +#define OTFDEC1_REGION3 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION3_BASE) +#define OTFDEC1_REGION4 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION4_BASE) + +#define OTFDEC2 ((OTFDEC_TypeDef *) OTFDEC2_BASE) +#define OTFDEC2_REGION1 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION1_BASE) +#define OTFDEC2_REGION2 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION2_BASE) +#define OTFDEC2_REGION3 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION3_BASE) +#define OTFDEC2_REGION4 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION4_BASE) +#define GFXMMU ((GFXMMU_TypeDef *) GFXMMU_BASE) + +#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE) +#define DLYB_SDMMC1 ((DLYB_TypeDef *) DLYB_SDMMC1_BASE) + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) + +#define JPEG ((JPEG_TypeDef *) JPGDEC_BASE) +#define HSEM ((HSEM_TypeDef *) HSEM_BASE) +#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100UL)) + +#define LTDC ((LTDC_TypeDef *)LTDC_BASE) +#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE) +#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE) + +#define MDIOS ((MDIOS_TypeDef *) MDIOS_BASE) + +#define MDMA ((MDMA_TypeDef *)MDMA_BASE) +#define MDMA_Channel0 ((MDMA_Channel_TypeDef *)MDMA_Channel0_BASE) +#define MDMA_Channel1 ((MDMA_Channel_TypeDef *)MDMA_Channel1_BASE) +#define MDMA_Channel2 ((MDMA_Channel_TypeDef *)MDMA_Channel2_BASE) +#define MDMA_Channel3 ((MDMA_Channel_TypeDef *)MDMA_Channel3_BASE) +#define MDMA_Channel4 ((MDMA_Channel_TypeDef *)MDMA_Channel4_BASE) +#define MDMA_Channel5 ((MDMA_Channel_TypeDef *)MDMA_Channel5_BASE) +#define MDMA_Channel6 ((MDMA_Channel_TypeDef *)MDMA_Channel6_BASE) +#define MDMA_Channel7 ((MDMA_Channel_TypeDef *)MDMA_Channel7_BASE) +#define MDMA_Channel8 ((MDMA_Channel_TypeDef *)MDMA_Channel8_BASE) +#define MDMA_Channel9 ((MDMA_Channel_TypeDef *)MDMA_Channel9_BASE) +#define MDMA_Channel10 ((MDMA_Channel_TypeDef *)MDMA_Channel10_BASE) +#define MDMA_Channel11 ((MDMA_Channel_TypeDef *)MDMA_Channel11_BASE) +#define MDMA_Channel12 ((MDMA_Channel_TypeDef *)MDMA_Channel12_BASE) +#define MDMA_Channel13 ((MDMA_Channel_TypeDef *)MDMA_Channel13_BASE) +#define MDMA_Channel14 ((MDMA_Channel_TypeDef *)MDMA_Channel14_BASE) +#define MDMA_Channel15 ((MDMA_Channel_TypeDef *)MDMA_Channel15_BASE) + + +#define USB1_OTG_HS ((USB_OTG_GlobalTypeDef *) USB1_OTG_HS_PERIPH_BASE) + +/* Legacy defines */ +#define USB_OTG_HS USB1_OTG_HS +#define USB_OTG_HS_PERIPH_BASE USB1_OTG_HS_PERIPH_BASE + +#define GPV ((GPV_TypeDef *) GPV_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers_Bits_Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter */ +/* */ +/******************************************************************************/ +/******************************* ADC VERSION ********************************/ +#define ADC_VER_V5_3 +/******************** Bit definition for ADC_ISR register ********************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC Ready (ADRDY) flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC End of Sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC End of Regular Conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC End of Regular sequence of Conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC End of Injected Conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC End of Injected sequence of Conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC Analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC Analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC Analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC Injected Context Queue Overflow flag */ +#define ADC_ISR_LDORDY_Pos (12U) +#define ADC_ISR_LDORDY_Msk (0x1UL << ADC_ISR_LDORDY_Pos) /*!< 0x00001000 */ +#define ADC_ISR_LDORDY ADC_ISR_LDORDY_Msk /*!< ADC LDO output voltage ready bit */ + +/******************** Bit definition for ADC_IER register ********************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC Ready (ADRDY) interrupt source */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC End of Sampling interrupt source */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC End of Regular Conversion interrupt source */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC End of Regular sequence of Conversions interrupt source */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC overrun interrupt source */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC End of Injected Conversion interrupt source */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC End of Injected sequence of Conversions interrupt source */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC Analog watchdog 1 interrupt source */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC Analog watchdog 2 interrupt source */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC Analog watchdog 3 interrupt source */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC Injected Context Queue Overflow interrupt source */ + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC Enable control */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC Disable command */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC Start of Regular conversion */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC Start of injected conversion */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC Stop of Regular conversion */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC Stop of injected conversion */ +#define ADC_CR_BOOST_Pos (8U) +#define ADC_CR_BOOST_Msk (0x3UL << ADC_CR_BOOST_Pos) /*!< 0x00000300 */ +#define ADC_CR_BOOST ADC_CR_BOOST_Msk /*!< ADC Boost Mode configuration */ +#define ADC_CR_BOOST_0 (0x1UL << ADC_CR_BOOST_Pos) /*!< 0x00000100 */ +#define ADC_CR_BOOST_1 (0x2UL << ADC_CR_BOOST_Pos) /*!< 0x00000200 */ +#define ADC_CR_ADCALLIN_Pos (16U) +#define ADC_CR_ADCALLIN_Msk (0x1UL << ADC_CR_ADCALLIN_Pos) /*!< 0x00010000 */ +#define ADC_CR_ADCALLIN ADC_CR_ADCALLIN_Msk /*!< ADC Linearity calibration */ +#define ADC_CR_LINCALRDYW1_Pos (22U) +#define ADC_CR_LINCALRDYW1_Msk (0x1UL << ADC_CR_LINCALRDYW1_Pos) /*!< 0x00400000 */ +#define ADC_CR_LINCALRDYW1 ADC_CR_LINCALRDYW1_Msk /*!< ADC Linearity calibration ready Word 1 */ +#define ADC_CR_LINCALRDYW2_Pos (23U) +#define ADC_CR_LINCALRDYW2_Msk (0x1UL << ADC_CR_LINCALRDYW2_Pos) /*!< 0x00800000 */ +#define ADC_CR_LINCALRDYW2 ADC_CR_LINCALRDYW2_Msk /*!< ADC Linearity calibration ready Word 2 */ +#define ADC_CR_LINCALRDYW3_Pos (24U) +#define ADC_CR_LINCALRDYW3_Msk (0x1UL << ADC_CR_LINCALRDYW3_Pos) /*!< 0x01000000 */ +#define ADC_CR_LINCALRDYW3 ADC_CR_LINCALRDYW3_Msk /*!< ADC Linearity calibration ready Word 3 */ +#define ADC_CR_LINCALRDYW4_Pos (25U) +#define ADC_CR_LINCALRDYW4_Msk (0x1UL << ADC_CR_LINCALRDYW4_Pos) /*!< 0x02000000 */ +#define ADC_CR_LINCALRDYW4 ADC_CR_LINCALRDYW4_Msk /*!< ADC Linearity calibration ready Word 4 */ +#define ADC_CR_LINCALRDYW5_Pos (26U) +#define ADC_CR_LINCALRDYW5_Msk (0x1UL << ADC_CR_LINCALRDYW5_Pos) /*!< 0x04000000 */ +#define ADC_CR_LINCALRDYW5 ADC_CR_LINCALRDYW5_Msk /*!< ADC Linearity calibration ready Word 5 */ +#define ADC_CR_LINCALRDYW6_Pos (27U) +#define ADC_CR_LINCALRDYW6_Msk (0x1UL << ADC_CR_LINCALRDYW6_Pos) /*!< 0x08000000 */ +#define ADC_CR_LINCALRDYW6 ADC_CR_LINCALRDYW6_Msk /*!< ADC Linearity calibration ready Word 6 */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC Voltage regulator Enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC Deep power down Enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC Differential Mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC Calibration */ + +/******************** Bit definition for ADC_CFGR register ********************/ +#define ADC_CFGR_DMNGT_Pos (0U) +#define ADC_CFGR_DMNGT_Msk (0x3UL << ADC_CFGR_DMNGT_Pos) /*!< 0x00000003 */ +#define ADC_CFGR_DMNGT ADC_CFGR_DMNGT_Msk /*!< ADC Data Management configuration */ +#define ADC_CFGR_DMNGT_0 (0x1UL << ADC_CFGR_DMNGT_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMNGT_1 (0x2UL << ADC_CFGR_DMNGT_Pos) /*!< 0x00000002 */ + +#define ADC_CFGR_RES_Pos (2U) +#define ADC_CFGR_RES_Msk (0x7UL << ADC_CFGR_RES_Pos) /*!< 0x0000001C */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC Data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000004 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_2 (0x4UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_EXTSEL_Pos (5U) +#define ADC_CFGR_EXTSEL_Msk (0x1FUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003E0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC External trigger selection for regular group */ +#define ADC_CFGR_EXTSEL_0 (0x01UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_EXTSEL_1 (0x02UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_2 (0x04UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_3 (0x08UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_4 (0x10UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC External trigger enable and polarity selection for regular channels */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC overrun mode */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC Single/continuous conversion mode for regular conversion */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC Delayed conversion mode */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC Discontinuous mode for regular channels */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC Discontinuous mode channel count */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC Discontinuous mode on injected channels */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC JSQR Queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< Enable the watchdog 1 on a single channel or on all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC Analog watchdog 1 enable on regular Channels */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC Analog watchdog 1 enable on injected Channels */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC Automatic injected group conversion */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC Analog watchdog 1 Channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x80000000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC Injected queue disable */ + +/******************** Bit definition for ADC_CFGR2 register ********************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC Regular group oversampler enable */ +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC Injected group oversampler enable */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC Regular Oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC Triggered regular Oversampling */ +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC Regular oversampling mode */ + +#define ADC_CFGR2_RSHIFT1_Pos (11U) +#define ADC_CFGR2_RSHIFT1_Msk (0x1UL << ADC_CFGR2_RSHIFT1_Pos) /*!< 0x00000800 */ +#define ADC_CFGR2_RSHIFT1 ADC_CFGR2_RSHIFT1_Msk /*!< ADC Right-shift data after Offset 1 correction */ +#define ADC_CFGR2_RSHIFT2_Pos (12U) +#define ADC_CFGR2_RSHIFT2_Msk (0x1UL << ADC_CFGR2_RSHIFT2_Pos) /*!< 0x00001000 */ +#define ADC_CFGR2_RSHIFT2 ADC_CFGR2_RSHIFT2_Msk /*!< ADC Right-shift data after Offset 2 correction */ +#define ADC_CFGR2_RSHIFT3_Pos (13U) +#define ADC_CFGR2_RSHIFT3_Msk (0x1UL << ADC_CFGR2_RSHIFT3_Pos) /*!< 0x00002000 */ +#define ADC_CFGR2_RSHIFT3 ADC_CFGR2_RSHIFT3_Msk /*!< ADC Right-shift data after Offset 3 correction */ +#define ADC_CFGR2_RSHIFT4_Pos (14U) +#define ADC_CFGR2_RSHIFT4_Msk (0x1UL << ADC_CFGR2_RSHIFT4_Pos) /*!< 0x00004000 */ +#define ADC_CFGR2_RSHIFT4 ADC_CFGR2_RSHIFT4_Msk /*!< ADC Right-shift data after Offset 4 correction */ + +#define ADC_CFGR2_OVSR_Pos (16U) +#define ADC_CFGR2_OVSR_Msk (0x3FFUL << ADC_CFGR2_OVSR_Pos) /*!< 0x03FF0000 */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling Ratio */ +#define ADC_CFGR2_OVSR_0 (0x001UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00010000 */ +#define ADC_CFGR2_OVSR_1 (0x002UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00020000 */ +#define ADC_CFGR2_OVSR_2 (0x004UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00040000 */ +#define ADC_CFGR2_OVSR_3 (0x008UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00080000 */ +#define ADC_CFGR2_OVSR_4 (0x010UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00100000 */ +#define ADC_CFGR2_OVSR_5 (0x020UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00200000 */ +#define ADC_CFGR2_OVSR_6 (0x040UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00400000 */ +#define ADC_CFGR2_OVSR_7 (0x080UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00800000 */ +#define ADC_CFGR2_OVSR_8 (0x100UL << ADC_CFGR2_OVSR_Pos) /*!< 0x01000000 */ +#define ADC_CFGR2_OVSR_9 (0x200UL << ADC_CFGR2_OVSR_Pos) /*!< 0x02000000 */ + +#define ADC_CFGR2_LSHIFT_Pos (28U) +#define ADC_CFGR2_LSHIFT_Msk (0xFUL << ADC_CFGR2_LSHIFT_Pos) /*!< 0xF0000000 */ +#define ADC_CFGR2_LSHIFT ADC_CFGR2_LSHIFT_Msk /*!< ADC Left shift factor */ +#define ADC_CFGR2_LSHIFT_0 (0x1UL << ADC_CFGR2_LSHIFT_Pos) /*!< 0x10000000 */ +#define ADC_CFGR2_LSHIFT_1 (0x2UL << ADC_CFGR2_LSHIFT_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LSHIFT_2 (0x4UL << ADC_CFGR2_LSHIFT_Pos) /*!< 0x40000000 */ +#define ADC_CFGR2_LSHIFT_3 (0x8UL << ADC_CFGR2_LSHIFT_Pos) /*!< 0x80000000 */ + +/******************** Bit definition for ADC_SMPR1 register ********************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC Channel 0 Sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC Channel 1 Sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC Channel 2 Sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC Channel 3 Sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC Channel 4 Sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC Channel 5 Sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC Channel 6 Sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC Channel 7 Sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC Channel 8 Sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC Channel 9 Sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register ********************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC Channel 10 Sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC Channel 11 Sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC Channel 12 Sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC Channel 13 Sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC Channel 14 Sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC Channel 15 Sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC Channel 16 Sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC Channel 17 Sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC Channel 18 Sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR2_SMP19_Pos (27U) +#define ADC_SMPR2_SMP19_Msk (0x7UL << ADC_SMPR2_SMP19_Pos) /*!< 0x38000000 */ +#define ADC_SMPR2_SMP19 ADC_SMPR2_SMP19_Msk /*!< ADC Channel 19 Sampling time selection */ +#define ADC_SMPR2_SMP19_0 (0x1UL << ADC_SMPR2_SMP19_Pos) /*!< 0x08000000 */ +#define ADC_SMPR2_SMP19_1 (0x2UL << ADC_SMPR2_SMP19_Pos) /*!< 0x10000000 */ +#define ADC_SMPR2_SMP19_2 (0x4UL << ADC_SMPR2_SMP19_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_PCSEL register ********************/ +#define ADC_PCSEL_PCSEL_Pos (0U) +#define ADC_PCSEL_PCSEL_Msk (0xFFFFFUL << ADC_PCSEL_PCSEL_Pos) /*!< 0x000FFFFF */ +#define ADC_PCSEL_PCSEL ADC_PCSEL_PCSEL_Msk /*!< ADC pre channel selection */ +#define ADC_PCSEL_PCSEL_0 (0x00001UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000001 */ +#define ADC_PCSEL_PCSEL_1 (0x00002UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000002 */ +#define ADC_PCSEL_PCSEL_2 (0x00004UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000004 */ +#define ADC_PCSEL_PCSEL_3 (0x00008UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000008 */ +#define ADC_PCSEL_PCSEL_4 (0x00010UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000010 */ +#define ADC_PCSEL_PCSEL_5 (0x00020UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000020 */ +#define ADC_PCSEL_PCSEL_6 (0x00040UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000040 */ +#define ADC_PCSEL_PCSEL_7 (0x00080UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000080 */ +#define ADC_PCSEL_PCSEL_8 (0x00100UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000100 */ +#define ADC_PCSEL_PCSEL_9 (0x00200UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000200 */ +#define ADC_PCSEL_PCSEL_10 (0x00400UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000400 */ +#define ADC_PCSEL_PCSEL_11 (0x00800UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00000800 */ +#define ADC_PCSEL_PCSEL_12 (0x01000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00001000 */ +#define ADC_PCSEL_PCSEL_13 (0x02000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00002000 */ +#define ADC_PCSEL_PCSEL_14 (0x04000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00004000 */ +#define ADC_PCSEL_PCSEL_15 (0x08000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00008000 */ +#define ADC_PCSEL_PCSEL_16 (0x10000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00010000 */ +#define ADC_PCSEL_PCSEL_17 (0x20000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00020000 */ +#define ADC_PCSEL_PCSEL_18 (0x40000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00040000 */ +#define ADC_PCSEL_PCSEL_19 (0x80000UL << ADC_PCSEL_PCSEL_Pos) /*!< 0x00080000 */ + +/***************** Bit definition for ADC_LTR1, 2, 3 registers *****************/ +#define ADC_LTR_LT_Pos (0U) +#define ADC_LTR_LT_Msk (0x3FFFFFFUL << ADC_LTR_LT_Pos) /*!< 0x03FFFFFF */ +#define ADC_LTR_LT ADC_LTR_LT_Msk /*!< ADC Analog watchdog 1, 2 and 3 lower threshold */ + +/***************** Bit definition for ADC_HTR1, 2, 3 registers ****************/ +#define ADC_HTR_HT_Pos (0U) +#define ADC_HTR_HT_Msk (0x3FFFFFFUL << ADC_HTR_HT_Pos) /*!< 0x03FFFFFF */ +#define ADC_HTR_HT ADC_HTR_HT_Msk /*!< ADC Analog watchdog 1,2 and 3 higher threshold */ + + +/******************** Bit definition for ADC_SQR1 register ********************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC regular channel sequence length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC 1st conversion in regular sequence */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC 2nd conversion in regular sequence */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC 3rd conversion in regular sequence */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC 4th conversion in regular sequence */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ********************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC 5th conversion in regular sequence */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC 6th conversion in regular sequence */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC 7th conversion in regular sequence */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC 8th conversion in regular sequence */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC 9th conversion in regular sequence */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ********************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC 10th conversion in regular sequence */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC 11th conversion in regular sequence */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC 12th conversion in regular sequence */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC 13th conversion in regular sequence */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC 14th conversion in regular sequence */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ********************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC 15th conversion in regular sequence */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC 16th conversion in regular sequence */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFFFFFUL << ADC_DR_RDATA_Pos) /*!< 0xFFFFFFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC regular Data converted */ + +/******************** Bit definition for ADC_JSQR register ********************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC injected channel sequence length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0x1FUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000007C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC external trigger selection for injected group */ +#define ADC_JSQR_JEXTSEL_0 (0x01UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x02UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x04UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x08UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ +#define ADC_JSQR_JEXTSEL_4 (0x10UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000040 */ + +#define ADC_JSQR_JEXTEN_Pos (7U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000180 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC external trigger enable and polarity selection for injected channels */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000100 */ + +#define ADC_JSQR_JSQ1_Pos (9U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00003E00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC 1st conversion in injected sequence */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00002000 */ + +#define ADC_JSQR_JSQ2_Pos (15U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x000F8000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC 2nd conversion in injected sequence */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00080000 */ + +#define ADC_JSQR_JSQ3_Pos (21U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x03E00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC 3rd conversion in injected sequence */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x02000000 */ + +#define ADC_JSQR_JSQ4_Pos (27U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0xF8000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC 4th conversion in injected sequence */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x80000000 */ + +/******************** Bit definition for ADC_OFR1 register ********************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0x3FFFFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x03FFFFFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC data offset 1 for channel programmed into bits OFFSET1_CH[4:0] */ +#define ADC_OFR1_OFFSET1_0 (0x0000001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x0000002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x0000004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x0000008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x0000010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x0000020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x0000040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x0000080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x0000100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x0000200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x0000400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x0000800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ +#define ADC_OFR1_OFFSET1_12 (0x0001000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00001000 */ +#define ADC_OFR1_OFFSET1_13 (0x0002000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00002000 */ +#define ADC_OFR1_OFFSET1_14 (0x0004000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00004000 */ +#define ADC_OFR1_OFFSET1_15 (0x0008000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00008000 */ +#define ADC_OFR1_OFFSET1_16 (0x0010000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00010000 */ +#define ADC_OFR1_OFFSET1_17 (0x0020000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00020000 */ +#define ADC_OFR1_OFFSET1_18 (0x0040000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00040000 */ +#define ADC_OFR1_OFFSET1_19 (0x0080000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00080000 */ +#define ADC_OFR1_OFFSET1_20 (0x0100000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00100000 */ +#define ADC_OFR1_OFFSET1_21 (0x0200000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00200000 */ +#define ADC_OFR1_OFFSET1_22 (0x0400000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00400000 */ +#define ADC_OFR1_OFFSET1_23 (0x0800000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00800000 */ +#define ADC_OFR1_OFFSET1_24 (0x1000000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x01000000 */ +#define ADC_OFR1_OFFSET1_25 (0x2000000UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x02000000 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC Channel selection for the data offset 1 */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_SSATE_Pos (31U) +#define ADC_OFR1_SSATE_Msk (0x1UL << ADC_OFR1_SSATE_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_SSATE ADC_OFR1_SSATE_Msk /*!< ADC Signed saturation Enable */ + + +/******************** Bit definition for ADC_OFR2 register ********************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0x3FFFFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x03FFFFFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC data offset 2 for channel programmed into bits OFFSET2_CH[4:0] */ +#define ADC_OFR2_OFFSET2_0 (0x0000001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x0000002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x0000004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x0000008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x0000010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x0000020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x0000040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x0000080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x0000100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x0000200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x0000400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x0000800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ +#define ADC_OFR2_OFFSET2_12 (0x0001000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00001000 */ +#define ADC_OFR2_OFFSET2_13 (0x0002000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00002000 */ +#define ADC_OFR2_OFFSET2_14 (0x0004000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00004000 */ +#define ADC_OFR2_OFFSET2_15 (0x0008000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00008000 */ +#define ADC_OFR2_OFFSET2_16 (0x0010000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00010000 */ +#define ADC_OFR2_OFFSET2_17 (0x0020000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00020000 */ +#define ADC_OFR2_OFFSET2_18 (0x0040000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00040000 */ +#define ADC_OFR2_OFFSET2_19 (0x0080000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00080000 */ +#define ADC_OFR2_OFFSET2_20 (0x0100000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00100000 */ +#define ADC_OFR2_OFFSET2_21 (0x0200000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00200000 */ +#define ADC_OFR2_OFFSET2_22 (0x0400000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00400000 */ +#define ADC_OFR2_OFFSET2_23 (0x0800000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00800000 */ +#define ADC_OFR2_OFFSET2_24 (0x1000000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x01000000 */ +#define ADC_OFR2_OFFSET2_25 (0x2000000UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x02000000 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC Channel selection for the data offset 2 */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_SSATE_Pos (31U) +#define ADC_OFR2_SSATE_Msk (0x1UL << ADC_OFR2_SSATE_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_SSATE ADC_OFR2_SSATE_Msk /*!< ADC Signed saturation Enable */ + + +/******************** Bit definition for ADC_OFR3 register ********************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0x3FFFFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x03FFFFFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC data offset 3 for channel programmed into bits OFFSET3_CH[4:0] */ +#define ADC_OFR3_OFFSET3_0 (0x0000001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x0000002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x0000004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x0000008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x0000010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x0000020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x0000040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x0000080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x0000100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x0000200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x0000400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x0000800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ +#define ADC_OFR3_OFFSET3_12 (0x0001000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00001000 */ +#define ADC_OFR3_OFFSET3_13 (0x0002000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00002000 */ +#define ADC_OFR3_OFFSET3_14 (0x0004000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00004000 */ +#define ADC_OFR3_OFFSET3_15 (0x0008000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00008000 */ +#define ADC_OFR3_OFFSET3_16 (0x0010000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00010000 */ +#define ADC_OFR3_OFFSET3_17 (0x0020000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00020000 */ +#define ADC_OFR3_OFFSET3_18 (0x0040000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00040000 */ +#define ADC_OFR3_OFFSET3_19 (0x0080000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00080000 */ +#define ADC_OFR3_OFFSET3_20 (0x0100000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00100000 */ +#define ADC_OFR3_OFFSET3_21 (0x0200000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00200000 */ +#define ADC_OFR3_OFFSET3_22 (0x0400000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00400000 */ +#define ADC_OFR3_OFFSET3_23 (0x0800000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00800000 */ +#define ADC_OFR3_OFFSET3_24 (0x1000000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x01000000 */ +#define ADC_OFR3_OFFSET3_25 (0x2000000UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x02000000 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC Channel selection for the data offset 3 */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_SSATE_Pos (31U) +#define ADC_OFR3_SSATE_Msk (0x1UL << ADC_OFR3_SSATE_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_SSATE ADC_OFR3_SSATE_Msk /*!< ADC Signed saturation Enable */ + + +/******************** Bit definition for ADC_OFR4 register ********************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0x3FFFFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x03FFFFFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC data offset 4 for channel programmed into bits OFFSET4_CH[4:0] */ +#define ADC_OFR4_OFFSET4_0 (0x0000001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x0000002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x0000004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x0000008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x0000010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x0000020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x0000040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x0000080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x0000100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x0000200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x0000400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x0000800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ +#define ADC_OFR4_OFFSET4_12 (0x0001000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00001000 */ +#define ADC_OFR4_OFFSET4_13 (0x0002000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00002000 */ +#define ADC_OFR4_OFFSET4_14 (0x0004000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00004000 */ +#define ADC_OFR4_OFFSET4_15 (0x0008000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00008000 */ +#define ADC_OFR4_OFFSET4_16 (0x0010000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00010000 */ +#define ADC_OFR4_OFFSET4_17 (0x0020000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00020000 */ +#define ADC_OFR4_OFFSET4_18 (0x0040000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00040000 */ +#define ADC_OFR4_OFFSET4_19 (0x0080000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00080000 */ +#define ADC_OFR4_OFFSET4_20 (0x0100000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00100000 */ +#define ADC_OFR4_OFFSET4_21 (0x0200000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00200000 */ +#define ADC_OFR4_OFFSET4_22 (0x0400000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00400000 */ +#define ADC_OFR4_OFFSET4_23 (0x0800000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00800000 */ +#define ADC_OFR4_OFFSET4_24 (0x1000000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x01000000 */ +#define ADC_OFR4_OFFSET4_25 (0x2000000UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x02000000 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC Channel selection for the data offset 4 */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_SSATE_Pos (31U) +#define ADC_OFR4_SSATE_Msk (0x1UL << ADC_OFR4_SSATE_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_SSATE ADC_OFR4_SSATE_Msk /*!< ADC Signed saturation Enable */ + + +/******************** Bit definition for ADC_JDR1 register ********************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0xFFFFFFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC Injected DATA */ +#define ADC_JDR1_JDATA_0 (0x00000001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x00000002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x00000004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x00000008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x00000010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x00000020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x00000040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x00000080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x00000100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x00000200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x00000400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x00000800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x00001000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x00002000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x00004000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x00008000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ +#define ADC_JDR1_JDATA_16 (0x00010000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00010000 */ +#define ADC_JDR1_JDATA_17 (0x00020000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00020000 */ +#define ADC_JDR1_JDATA_18 (0x00040000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00040000 */ +#define ADC_JDR1_JDATA_19 (0x00080000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00080000 */ +#define ADC_JDR1_JDATA_20 (0x00100000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00100000 */ +#define ADC_JDR1_JDATA_21 (0x00200000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00200000 */ +#define ADC_JDR1_JDATA_22 (0x00400000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00400000 */ +#define ADC_JDR1_JDATA_23 (0x00800000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00800000 */ +#define ADC_JDR1_JDATA_24 (0x01000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x01000000 */ +#define ADC_JDR1_JDATA_25 (0x02000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x02000000 */ +#define ADC_JDR1_JDATA_26 (0x04000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x04000000 */ +#define ADC_JDR1_JDATA_27 (0x08000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x08000000 */ +#define ADC_JDR1_JDATA_28 (0x10000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x10000000 */ +#define ADC_JDR1_JDATA_29 (0x20000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x20000000 */ +#define ADC_JDR1_JDATA_30 (0x40000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x40000000 */ +#define ADC_JDR1_JDATA_31 (0x80000000UL << ADC_JDR1_JDATA_Pos) /*!< 0x80000000 */ + +/******************** Bit definition for ADC_JDR2 register ********************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0xFFFFFFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC Injected DATA */ +#define ADC_JDR2_JDATA_0 (0x00000001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x00000002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x00000004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x00000008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x00000010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x00000020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x00000040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x00000080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x00000100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x00000200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x00000400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x00000800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x00001000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x00002000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x00004000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x00008000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ +#define ADC_JDR2_JDATA_16 (0x00010000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00010000 */ +#define ADC_JDR2_JDATA_17 (0x00020000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00020000 */ +#define ADC_JDR2_JDATA_18 (0x00040000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00040000 */ +#define ADC_JDR2_JDATA_19 (0x00080000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00080000 */ +#define ADC_JDR2_JDATA_20 (0x00100000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00100000 */ +#define ADC_JDR2_JDATA_21 (0x00200000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00200000 */ +#define ADC_JDR2_JDATA_22 (0x00400000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00400000 */ +#define ADC_JDR2_JDATA_23 (0x00800000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00800000 */ +#define ADC_JDR2_JDATA_24 (0x01000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x01000000 */ +#define ADC_JDR2_JDATA_25 (0x02000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x02000000 */ +#define ADC_JDR2_JDATA_26 (0x04000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x04000000 */ +#define ADC_JDR2_JDATA_27 (0x08000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x08000000 */ +#define ADC_JDR2_JDATA_28 (0x10000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x10000000 */ +#define ADC_JDR2_JDATA_29 (0x20000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x20000000 */ +#define ADC_JDR2_JDATA_30 (0x40000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x40000000 */ +#define ADC_JDR2_JDATA_31 (0x80000000UL << ADC_JDR2_JDATA_Pos) /*!< 0x80000000 */ + +/******************** Bit definition for ADC_JDR3 register ********************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0xFFFFFFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC Injected DATA */ +#define ADC_JDR3_JDATA_0 (0x00000001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x00000002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x00000004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x00000008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x00000010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x00000020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x00000040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x00000080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x00000100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x00000200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x00000400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x00000800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x00001000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x00002000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x00004000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x00008000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ +#define ADC_JDR3_JDATA_16 (0x00010000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00010000 */ +#define ADC_JDR3_JDATA_17 (0x00020000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00020000 */ +#define ADC_JDR3_JDATA_18 (0x00040000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00040000 */ +#define ADC_JDR3_JDATA_19 (0x00080000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00080000 */ +#define ADC_JDR3_JDATA_20 (0x00100000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00100000 */ +#define ADC_JDR3_JDATA_21 (0x00200000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00200000 */ +#define ADC_JDR3_JDATA_22 (0x00400000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00400000 */ +#define ADC_JDR3_JDATA_23 (0x00800000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00800000 */ +#define ADC_JDR3_JDATA_24 (0x01000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x01000000 */ +#define ADC_JDR3_JDATA_25 (0x02000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x02000000 */ +#define ADC_JDR3_JDATA_26 (0x04000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x04000000 */ +#define ADC_JDR3_JDATA_27 (0x08000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x08000000 */ +#define ADC_JDR3_JDATA_28 (0x10000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x10000000 */ +#define ADC_JDR3_JDATA_29 (0x20000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x20000000 */ +#define ADC_JDR3_JDATA_30 (0x40000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x40000000 */ +#define ADC_JDR3_JDATA_31 (0x80000000UL << ADC_JDR3_JDATA_Pos) /*!< 0x80000000 */ + +/******************** Bit definition for ADC_JDR4 register ********************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0xFFFFFFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC Injected DATA */ +#define ADC_JDR4_JDATA_0 (0x00000001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x00000002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x00000004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x00000008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x00000010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x00000020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x00000040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x00000080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x00000100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x00000200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x00000400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x00000800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x00001000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x00002000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x00004000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x00008000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ +#define ADC_JDR4_JDATA_16 (0x00010000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00010000 */ +#define ADC_JDR4_JDATA_17 (0x00020000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00020000 */ +#define ADC_JDR4_JDATA_18 (0x00040000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00040000 */ +#define ADC_JDR4_JDATA_19 (0x00080000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00080000 */ +#define ADC_JDR4_JDATA_20 (0x00100000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00100000 */ +#define ADC_JDR4_JDATA_21 (0x00200000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00200000 */ +#define ADC_JDR4_JDATA_22 (0x00400000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00400000 */ +#define ADC_JDR4_JDATA_23 (0x00800000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00800000 */ +#define ADC_JDR4_JDATA_24 (0x01000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x01000000 */ +#define ADC_JDR4_JDATA_25 (0x02000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x02000000 */ +#define ADC_JDR4_JDATA_26 (0x04000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x04000000 */ +#define ADC_JDR4_JDATA_27 (0x08000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x08000000 */ +#define ADC_JDR4_JDATA_28 (0x10000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x10000000 */ +#define ADC_JDR4_JDATA_29 (0x20000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x20000000 */ +#define ADC_JDR4_JDATA_30 (0x40000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x40000000 */ +#define ADC_JDR4_JDATA_31 (0x80000000UL << ADC_JDR4_JDATA_Pos) /*!< 0x80000000 */ + +/******************** Bit definition for ADC_AWD2CR register ********************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0xFFFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x000FFFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC Analog watchdog 2 channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ +#define ADC_AWD2CR_AWD2CH_19 (0x80000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00080000 */ + +/******************** Bit definition for ADC_AWD3CR register ********************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0xFFFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x000FFFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC Analog watchdog 2 channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ +#define ADC_AWD3CR_AWD3CH_19 (0x80000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00080000 */ + +/******************** Bit definition for ADC_DIFSEL register ********************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0xFFFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x000FFFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC differential modes for channels 1 to 18 */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ +#define ADC_DIFSEL_DIFSEL_19 (0x80000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00080000 */ + +/******************** Bit definition for ADC_CALFACT register ********************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FFUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x000007FF */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factors in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x001UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x002UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x004UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x008UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x010UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x020UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x040UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ +#define ADC_CALFACT_CALFACT_S_7 (0x080UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000080 */ +#define ADC_CALFACT_CALFACT_S_8 (0x100UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000100 */ +#define ADC_CALFACT_CALFACT_S_9 (0x200UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000200 */ +#define ADC_CALFACT_CALFACT_S_10 (0x400UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000400 */ +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FFUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x07FF0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factors in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x001UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x002UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x004UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x008UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x010UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x020UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x040UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ +#define ADC_CALFACT_CALFACT_D_7 (0x080UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00800000 */ +#define ADC_CALFACT_CALFACT_D_8 (0x100UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x01000000 */ +#define ADC_CALFACT_CALFACT_D_9 (0x200UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x02000000 */ +#define ADC_CALFACT_CALFACT_D_10 (0x400UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_CALFACT2 register ********************/ +#define ADC_CALFACT2_LINCALFACT_Pos (0U) +#define ADC_CALFACT2_LINCALFACT_Msk (0x3FFFFFFFUL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x3FFFFFFF */ +#define ADC_CALFACT2_LINCALFACT ADC_CALFACT2_LINCALFACT_Msk /*!< ADC Linearity calibration factors */ +#define ADC_CALFACT2_LINCALFACT_0 (0x00000001UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT2_LINCALFACT_1 (0x00000002UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT2_LINCALFACT_2 (0x00000004UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT2_LINCALFACT_3 (0x00000008UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT2_LINCALFACT_4 (0x00000010UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT2_LINCALFACT_5 (0x00000020UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT2_LINCALFACT_6 (0x00000040UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000040 */ +#define ADC_CALFACT2_LINCALFACT_7 (0x00000080UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000080 */ +#define ADC_CALFACT2_LINCALFACT_8 (0x00000100UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000100 */ +#define ADC_CALFACT2_LINCALFACT_9 (0x00000200UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000200 */ +#define ADC_CALFACT2_LINCALFACT_10 (0x00000400UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000400 */ +#define ADC_CALFACT2_LINCALFACT_11 (0x00000800UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00000800 */ +#define ADC_CALFACT2_LINCALFACT_12 (0x00001000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00001000 */ +#define ADC_CALFACT2_LINCALFACT_13 (0x00002000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00002000 */ +#define ADC_CALFACT2_LINCALFACT_14 (0x00004000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00004000 */ +#define ADC_CALFACT2_LINCALFACT_15 (0x00008000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00008000 */ +#define ADC_CALFACT2_LINCALFACT_16 (0x00010000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT2_LINCALFACT_17 (0x00020000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT2_LINCALFACT_18 (0x00040000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT2_LINCALFACT_19 (0x00080000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT2_LINCALFACT_20 (0x00100000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT2_LINCALFACT_21 (0x00200000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT2_LINCALFACT_22 (0x00400000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00400000 */ +#define ADC_CALFACT2_LINCALFACT_23 (0x00800000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x00800000 */ +#define ADC_CALFACT2_LINCALFACT_24 (0x01000000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x01000000 */ +#define ADC_CALFACT2_LINCALFACT_25 (0x02000000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x02000000 */ +#define ADC_CALFACT2_LINCALFACT_26 (0x04000000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x04000000 */ +#define ADC_CALFACT2_LINCALFACT_27 (0x08000000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x08000000 */ +#define ADC_CALFACT2_LINCALFACT_28 (0x10000000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x10000000 */ +#define ADC_CALFACT2_LINCALFACT_29 (0x20000000UL << ADC_CALFACT2_LINCALFACT_Pos) /*!< 0x20000000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CSR register ********************/ +#define ADC_CSR_ADRDY_MST_Pos (0U) +#define ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos) /*!< 0x00000001 */ +#define ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk /*!< Master ADC ready */ +#define ADC_CSR_EOSMP_MST_Pos (1U) +#define ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos) /*!< 0x00000002 */ +#define ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk /*!< End of sampling phase flag of the master ADC */ +#define ADC_CSR_EOC_MST_Pos (2U) +#define ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos) /*!< 0x00000004 */ +#define ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk /*!< End of regular conversion of the master ADC */ +#define ADC_CSR_EOS_MST_Pos (3U) +#define ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos) /*!< 0x00000008 */ +#define ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk /*!< End of regular sequence flag of the master ADC */ +#define ADC_CSR_OVR_MST_Pos (4U) +#define ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos) /*!< 0x00000010 */ +#define ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk /*!< Overrun flag of the master ADC */ +#define ADC_CSR_JEOC_MST_Pos (5U) +#define ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos) /*!< 0x00000020 */ +#define ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk /*!< End of injected conversion of the master ADC */ +#define ADC_CSR_JEOS_MST_Pos (6U) +#define ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos) /*!< 0x00000040 */ +#define ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk /*!< End of injected sequence flag of the master ADC */ +#define ADC_CSR_AWD1_MST_Pos (7U) +#define ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos) /*!< 0x00000080 */ +#define ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk /*!< Analog watchdog 1 flag of the master ADC */ +#define ADC_CSR_AWD2_MST_Pos (8U) +#define ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos) /*!< 0x00000100 */ +#define ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk /*!< Analog watchdog 2 flag of the master ADC */ +#define ADC_CSR_AWD3_MST_Pos (9U) +#define ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos) /*!< 0x00000200 */ +#define ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk /*!< Analog watchdog 3 flag of the master ADC */ +#define ADC_CSR_JQOVF_MST_Pos (10U) +#define ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos) /*!< 0x00000400 */ +#define ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk /*!< Injected context queue overflow flag of the master ADC */ +#define ADC_CSR_ADRDY_SLV_Pos (16U) +#define ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos) /*!< 0x00010000 */ +#define ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk /*!< Slave ADC ready */ +#define ADC_CSR_EOSMP_SLV_Pos (17U) +#define ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos) /*!< 0x00020000 */ +#define ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk /*!< End of sampling phase flag of the slave ADC */ +#define ADC_CSR_EOC_SLV_Pos (18U) +#define ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos) /*!< 0x00040000 */ +#define ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk /*!< End of regular conversion of the slave ADC */ +#define ADC_CSR_EOS_SLV_Pos (19U) +#define ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos) /*!< 0x00080000 */ +#define ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk /*!< End of regular sequence flag of the slave ADC */ +#define ADC_CSR_OVR_SLV_Pos (20U) +#define ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos) /*!< 0x00100000 */ +#define ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk /*!< Overrun flag of the slave ADC */ +#define ADC_CSR_JEOC_SLV_Pos (21U) +#define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos) /*!< 0x00200000 */ +#define ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk /*!< End of injected conversion of the slave ADC */ +#define ADC_CSR_JEOS_SLV_Pos (22U) +#define ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos) /*!< 0x00400000 */ +#define ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk /*!< End of injected sequence flag of the slave ADC */ +#define ADC_CSR_AWD1_SLV_Pos (23U) +#define ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos) /*!< 0x00800000 */ +#define ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk /*!< Analog watchdog 1 flag of the slave ADC */ +#define ADC_CSR_AWD2_SLV_Pos (24U) +#define ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos) /*!< 0x01000000 */ +#define ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk /*!< Analog watchdog 2 flag of the slave ADC */ +#define ADC_CSR_AWD3_SLV_Pos (25U) +#define ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos) /*!< 0x02000000 */ +#define ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk /*!< Analog watchdog 3 flag of the slave ADC */ +#define ADC_CSR_JQOVF_SLV_Pos (26U) +#define ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos) /*!< 0x04000000 */ +#define ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk /*!< Injected context queue overflow flag of the slave ADC */ + +/******************** Bit definition for ADC_CCR register ********************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< Dual ADC mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< Delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + + +#define ADC_CCR_DAMDF_Pos (14U) +#define ADC_CCR_DAMDF_Msk (0x3UL << ADC_CCR_DAMDF_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_DAMDF ADC_CCR_DAMDF_Msk /*!< Dual ADC mode Data format */ +#define ADC_CCR_DAMDF_0 (0x1UL << ADC_CCR_DAMDF_Pos) /*!< 0x00004000 */ +#define ADC_CCR_DAMDF_1 (0x2UL << ADC_CCR_DAMDF_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC clock mode */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC prescaler */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< VREFINT enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< Temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< VBAT enable */ + +/******************** Bit definition for ADC_CDR register *******************/ +#define ADC_CDR_RDATA_MST_Pos (0U) +#define ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos) /*!< 0x0000FFFF */ +#define ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk /*!< ADC multimode master group regular conversion data */ + +#define ADC_CDR_RDATA_SLV_Pos (16U) +#define ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos) /*!< 0xFFFF0000 */ +#define ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk /*!< ADC multimode slave group regular conversion data */ + +/******************** Bit definition for ADC_CDR2 register ******************/ +#define ADC_CDR2_RDATA_ALT_Pos (0U) +#define ADC_CDR2_RDATA_ALT_Msk (0xFFFFFFFFUL << ADC_CDR2_RDATA_ALT_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CDR2_RDATA_ALT ADC_CDR2_RDATA_ALT_Msk /*!< Regular data of the master/slave alternated ADCs */ + + +/******************************************************************************/ +/* */ +/* VREFBUF */ +/* */ +/******************************************************************************/ +/******************* Bit definition for VREFBUF_CSR register ****************/ +#define VREFBUF_CSR_ENVR_Pos (0U) +#define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */ +#define VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!> 1) /* 1 MB */ +#define FLASH_SECTOR_SIZE 0x00002000UL /* 8 KB */ +#define FLASH_LATENCY_DEFAULT FLASH_ACR_LATENCY_3WS /* FLASH Three Latency cycles */ +#define FLASH_NB_32BITWORD_IN_FLASHWORD 4U /* 128 bits */ +#define DUAL_BANK /* Dual-bank Flash */ + +/******************* Bits definition for FLASH_ACR register **********************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F: bit4 is kept only for legacy purpose */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Read Latency */ +#define FLASH_ACR_LATENCY_0WS (0x00000000UL) +#define FLASH_ACR_LATENCY_1WS (0x00000001UL) +#define FLASH_ACR_LATENCY_2WS (0x00000002UL) +#define FLASH_ACR_LATENCY_3WS (0x00000003UL) +#define FLASH_ACR_LATENCY_4WS (0x00000004UL) +#define FLASH_ACR_LATENCY_5WS (0x00000005UL) +#define FLASH_ACR_LATENCY_6WS (0x00000006UL) +#define FLASH_ACR_LATENCY_7WS (0x00000007UL) + +#define FLASH_ACR_WRHIGHFREQ_Pos (4U) +#define FLASH_ACR_WRHIGHFREQ_Msk (0x3UL << FLASH_ACR_WRHIGHFREQ_Pos) /*!< 0x00000030 */ +#define FLASH_ACR_WRHIGHFREQ FLASH_ACR_WRHIGHFREQ_Msk /*!< Flash signal delay */ +#define FLASH_ACR_WRHIGHFREQ_0 (0x1UL << FLASH_ACR_WRHIGHFREQ_Pos) /*!< 0x00000010 */ +#define FLASH_ACR_WRHIGHFREQ_1 (0x2UL << FLASH_ACR_WRHIGHFREQ_Pos) /*!< 0x00000020 */ + +/* Legacy FLASH Latency defines */ +#define FLASH_ACR_LATENCY_8WS (0x00000008UL) +#define FLASH_ACR_LATENCY_9WS (0x00000009UL) +#define FLASH_ACR_LATENCY_10WS (0x0000000AUL) +#define FLASH_ACR_LATENCY_11WS (0x0000000BUL) +#define FLASH_ACR_LATENCY_12WS (0x0000000CUL) +#define FLASH_ACR_LATENCY_13WS (0x0000000DUL) +#define FLASH_ACR_LATENCY_14WS (0x0000000EUL) +#define FLASH_ACR_LATENCY_15WS (0x0000000FUL) +/******************* Bits definition for FLASH_CR register ***********************/ +#define FLASH_CR_LOCK_Pos (0U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x00000001 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Configuration lock bit */ +#define FLASH_CR_PG_Pos (1U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Internal buffer control bit */ +#define FLASH_CR_SER_Pos (2U) +#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) /*!< 0x00000004 */ +#define FLASH_CR_SER FLASH_CR_SER_Msk /*!< Sector erase request */ +#define FLASH_CR_BER_Pos (3U) +#define FLASH_CR_BER_Msk (0x1UL << FLASH_CR_BER_Pos) /*!< 0x00000008 */ +#define FLASH_CR_BER FLASH_CR_BER_Msk /*!< Bank erase request */ +#define FLASH_CR_FW_Pos (4U) +#define FLASH_CR_FW_Msk (0x1UL << FLASH_CR_FW_Pos) /*!< 0x00000010 */ +#define FLASH_CR_FW FLASH_CR_FW_Msk /*!< Write forcing control bit */ +#define FLASH_CR_START_Pos (5U) +#define FLASH_CR_START_Msk (0x1UL << FLASH_CR_START_Pos) /*!< 0x00000020 */ +#define FLASH_CR_START FLASH_CR_START_Msk /*!< Erase start control bit */ +#define FLASH_CR_SNB_Pos (6U) +#define FLASH_CR_SNB_Msk (0x7FUL << FLASH_CR_SNB_Pos) /*!< 0x00001FC0 */ +#define FLASH_CR_SNB FLASH_CR_SNB_Msk /*!< Sector erase selection number */ +#define FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) /*!< 0x00000040 */ +#define FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) /*!< 0x00000080 */ +#define FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) /*!< 0x00000100 */ +#define FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) /*!< 0x00000200 */ +#define FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) /*!< 0x00000400 */ +#define FLASH_CR_SNB_5 (0x20UL << FLASH_CR_SNB_Pos) /*!< 0x00000800 */ +#define FLASH_CR_SNB_6 (0x40UL << FLASH_CR_SNB_Pos) /*!< 0x00001000 */ +#define FLASH_CR_CRC_EN_Pos (15U) +#define FLASH_CR_CRC_EN_Msk (0x1UL << FLASH_CR_CRC_EN_Pos) /*!< 0x00008000 */ +#define FLASH_CR_CRC_EN FLASH_CR_CRC_EN_Msk /*!< CRC control bit */ +#define FLASH_CR_EOPIE_Pos (16U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x00010000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End-of-program interrupt control bit */ +#define FLASH_CR_WRPERRIE_Pos (17U) +#define FLASH_CR_WRPERRIE_Msk (0x1UL << FLASH_CR_WRPERRIE_Pos) /*!< 0x00020000 */ +#define FLASH_CR_WRPERRIE FLASH_CR_WRPERRIE_Msk /*!< Write protection error interrupt enable bit */ +#define FLASH_CR_PGSERRIE_Pos (18U) +#define FLASH_CR_PGSERRIE_Msk (0x1UL << FLASH_CR_PGSERRIE_Pos) /*!< 0x00040000 */ +#define FLASH_CR_PGSERRIE FLASH_CR_PGSERRIE_Msk /*!< Programming sequence error interrupt enable bit */ +#define FLASH_CR_STRBERRIE_Pos (19U) +#define FLASH_CR_STRBERRIE_Msk (0x1UL << FLASH_CR_STRBERRIE_Pos) /*!< 0x00080000 */ +#define FLASH_CR_STRBERRIE FLASH_CR_STRBERRIE_Msk /*!< Strobe error interrupt enable bit */ +#define FLASH_CR_INCERRIE_Pos (21U) +#define FLASH_CR_INCERRIE_Msk (0x1UL << FLASH_CR_INCERRIE_Pos) /*!< 0x00200000 */ +#define FLASH_CR_INCERRIE FLASH_CR_INCERRIE_Msk /*!< Inconsistency error interrupt enable bit */ +#define FLASH_CR_RDPERRIE_Pos (23U) +#define FLASH_CR_RDPERRIE_Msk (0x1UL << FLASH_CR_RDPERRIE_Pos) /*!< 0x00800000 */ +#define FLASH_CR_RDPERRIE FLASH_CR_RDPERRIE_Msk /*!< Read protection error interrupt enable bit */ +#define FLASH_CR_RDSERRIE_Pos (24U) +#define FLASH_CR_RDSERRIE_Msk (0x1UL << FLASH_CR_RDSERRIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_RDSERRIE FLASH_CR_RDSERRIE_Msk /*!< Secure error interrupt enable bit */ +#define FLASH_CR_SNECCERRIE_Pos (25U) +#define FLASH_CR_SNECCERRIE_Msk (0x1UL << FLASH_CR_SNECCERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_SNECCERRIE FLASH_CR_SNECCERRIE_Msk /*!< ECC single correction error interrupt enable bit */ +#define FLASH_CR_DBECCERRIE_Pos (26U) +#define FLASH_CR_DBECCERRIE_Msk (0x1UL << FLASH_CR_DBECCERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_DBECCERRIE FLASH_CR_DBECCERRIE_Msk /*!< ECC double detection error interrupt enable bit */ +#define FLASH_CR_CRCENDIE_Pos (27U) +#define FLASH_CR_CRCENDIE_Msk (0x1UL << FLASH_CR_CRCENDIE_Pos) /*!< 0x08000000 */ +#define FLASH_CR_CRCENDIE FLASH_CR_CRCENDIE_Msk /*!< CRC end of calculation interrupt enable bit */ +#define FLASH_CR_CRCRDERRIE_Pos (28U) +#define FLASH_CR_CRCRDERRIE_Msk (0x1UL << FLASH_CR_CRCRDERRIE_Pos) /*!< 0x10000000 */ +#define FLASH_CR_CRCRDERRIE FLASH_CR_CRCRDERRIE_Msk /*!< CRC read error interrupt enable bit */ + +/******************* Bits definition for FLASH_SR register ***********************/ +#define FLASH_SR_BSY_Pos (0U) +#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00000001 */ +#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy flag */ +#define FLASH_SR_WBNE_Pos (1U) +#define FLASH_SR_WBNE_Msk (0x1UL << FLASH_SR_WBNE_Pos) /*!< 0x00000002 */ +#define FLASH_SR_WBNE FLASH_SR_WBNE_Msk /*!< Write buffer not empty flag */ +#define FLASH_SR_QW_Pos (2U) +#define FLASH_SR_QW_Msk (0x1UL << FLASH_SR_QW_Pos) /*!< 0x00000004 */ +#define FLASH_SR_QW FLASH_SR_QW_Msk /*!< Wait queue flag */ +#define FLASH_SR_CRC_BUSY_Pos (3U) +#define FLASH_SR_CRC_BUSY_Msk (0x1UL << FLASH_SR_CRC_BUSY_Pos) /*!< 0x00000008 */ +#define FLASH_SR_CRC_BUSY FLASH_SR_CRC_BUSY_Msk /*!< CRC busy flag */ +#define FLASH_SR_EOP_Pos (16U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00010000 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End-of-program flag */ +#define FLASH_SR_WRPERR_Pos (17U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00020000 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error flag */ +#define FLASH_SR_PGSERR_Pos (18U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00040000 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk /*!< Programming sequence error flag */ +#define FLASH_SR_STRBERR_Pos (19U) +#define FLASH_SR_STRBERR_Msk (0x1UL << FLASH_SR_STRBERR_Pos) /*!< 0x00080000 */ +#define FLASH_SR_STRBERR FLASH_SR_STRBERR_Msk /*!< Strobe error flag */ +#define FLASH_SR_INCERR_Pos (21U) +#define FLASH_SR_INCERR_Msk (0x1UL << FLASH_SR_INCERR_Pos) /*!< 0x00200000 */ +#define FLASH_SR_INCERR FLASH_SR_INCERR_Msk /*!< Inconsistency error flag */ +#define FLASH_SR_RDPERR_Pos (23U) +#define FLASH_SR_RDPERR_Msk (0x1UL << FLASH_SR_RDPERR_Pos) /*!< 0x00800000 */ +#define FLASH_SR_RDPERR FLASH_SR_RDPERR_Msk /*!< Read protection error flag */ +#define FLASH_SR_RDSERR_Pos (24U) +#define FLASH_SR_RDSERR_Msk (0x1UL << FLASH_SR_RDSERR_Pos) /*!< 0x01000000 */ +#define FLASH_SR_RDSERR FLASH_SR_RDSERR_Msk /*!< Secure error flag */ +#define FLASH_SR_SNECCERR_Pos (25U) +#define FLASH_SR_SNECCERR_Msk (0x1UL << FLASH_SR_SNECCERR_Pos) /*!< 0x02000000 */ +#define FLASH_SR_SNECCERR FLASH_SR_SNECCERR_Msk /*!< Single correction error flag */ +#define FLASH_SR_DBECCERR_Pos (26U) +#define FLASH_SR_DBECCERR_Msk (0x1UL << FLASH_SR_DBECCERR_Pos) /*!< 0x04000000 */ +#define FLASH_SR_DBECCERR FLASH_SR_DBECCERR_Msk /*!< ECC double detection error flag */ +#define FLASH_SR_CRCEND_Pos (27U) +#define FLASH_SR_CRCEND_Msk (0x1UL << FLASH_SR_CRCEND_Pos) /*!< 0x08000000 */ +#define FLASH_SR_CRCEND FLASH_SR_CRCEND_Msk /*!< CRC end of calculation flag */ +#define FLASH_SR_CRCRDERR_Pos (28U) +#define FLASH_SR_CRCRDERR_Msk (0x1UL << FLASH_SR_CRCRDERR_Pos) /*!< 0x10000000 */ +#define FLASH_SR_CRCRDERR FLASH_SR_CRCRDERR_Msk /*!< CRC read error flag */ + +/******************* Bits definition for FLASH_CCR register *******************/ +#define FLASH_CCR_CLR_EOP_Pos (16U) +#define FLASH_CCR_CLR_EOP_Msk (0x1UL << FLASH_CCR_CLR_EOP_Pos) /*!< 0x00010000 */ +#define FLASH_CCR_CLR_EOP FLASH_CCR_CLR_EOP_Msk /*!< EOP flag clear bit */ +#define FLASH_CCR_CLR_WRPERR_Pos (17U) +#define FLASH_CCR_CLR_WRPERR_Msk (0x1UL << FLASH_CCR_CLR_WRPERR_Pos) /*!< 0x00020000 */ +#define FLASH_CCR_CLR_WRPERR FLASH_CCR_CLR_WRPERR_Msk /*!< WRPERR flag clear bit */ +#define FLASH_CCR_CLR_PGSERR_Pos (18U) +#define FLASH_CCR_CLR_PGSERR_Msk (0x1UL << FLASH_CCR_CLR_PGSERR_Pos) /*!< 0x00040000 */ +#define FLASH_CCR_CLR_PGSERR FLASH_CCR_CLR_PGSERR_Msk /*!< PGSERR flag clear bit */ +#define FLASH_CCR_CLR_STRBERR_Pos (19U) +#define FLASH_CCR_CLR_STRBERR_Msk (0x1UL << FLASH_CCR_CLR_STRBERR_Pos) /*!< 0x00080000 */ +#define FLASH_CCR_CLR_STRBERR FLASH_CCR_CLR_STRBERR_Msk /*!< STRBERR flag clear bit */ +#define FLASH_CCR_CLR_INCERR_Pos (21U) +#define FLASH_CCR_CLR_INCERR_Msk (0x1UL << FLASH_CCR_CLR_INCERR_Pos) /*!< 0x00200000 */ +#define FLASH_CCR_CLR_INCERR FLASH_CCR_CLR_INCERR_Msk /*!< INCERR flag clear bit */ +#define FLASH_CCR_CLR_RDPERR_Pos (23U) +#define FLASH_CCR_CLR_RDPERR_Msk (0x1UL << FLASH_CCR_CLR_RDPERR_Pos) /*!< 0x00800000 */ +#define FLASH_CCR_CLR_RDPERR FLASH_CCR_CLR_RDPERR_Msk /*!< RDPERR flag clear bit */ +#define FLASH_CCR_CLR_RDSERR_Pos (24U) +#define FLASH_CCR_CLR_RDSERR_Msk (0x1UL << FLASH_CCR_CLR_RDSERR_Pos) /*!< 0x01000000 */ +#define FLASH_CCR_CLR_RDSERR FLASH_CCR_CLR_RDSERR_Msk /*!< RDSERR flag clear bit */ +#define FLASH_CCR_CLR_SNECCERR_Pos (25U) +#define FLASH_CCR_CLR_SNECCERR_Msk (0x1UL << FLASH_CCR_CLR_SNECCERR_Pos) /*!< 0x02000000 */ +#define FLASH_CCR_CLR_SNECCERR FLASH_CCR_CLR_SNECCERR_Msk /*!< SNECCERR flag clear bit */ +#define FLASH_CCR_CLR_DBECCERR_Pos (26U) +#define FLASH_CCR_CLR_DBECCERR_Msk (0x1UL << FLASH_CCR_CLR_DBECCERR_Pos) /*!< 0x04000000 */ +#define FLASH_CCR_CLR_DBECCERR FLASH_CCR_CLR_DBECCERR_Msk /*!< DBECCERR flag clear bit */ +#define FLASH_CCR_CLR_CRCEND_Pos (27U) +#define FLASH_CCR_CLR_CRCEND_Msk (0x1UL << FLASH_CCR_CLR_CRCEND_Pos) /*!< 0x08000000 */ +#define FLASH_CCR_CLR_CRCEND FLASH_CCR_CLR_CRCEND_Msk /*!< CRCEND flag clear bit */ +#define FLASH_CCR_CLR_CRCRDERR_Pos (28U) +#define FLASH_CCR_CLR_CRCRDERR_Msk (0x1UL << FLASH_CCR_CLR_CRCRDERR_Pos) /*!< 0x10000000 */ +#define FLASH_CCR_CLR_CRCRDERR FLASH_CCR_CLR_CRCRDERR_Msk /*!< CRCRDERR flag clear bit */ + +/******************* Bits definition for FLASH_OPTCR register *******************/ +#define FLASH_OPTCR_OPTLOCK_Pos (0U) +#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */ +#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk /*!< FLASH_OPTCR lock option configuration bit */ +#define FLASH_OPTCR_OPTSTART_Pos (1U) +#define FLASH_OPTCR_OPTSTART_Msk (0x1UL << FLASH_OPTCR_OPTSTART_Pos) /*!< 0x00000002 */ +#define FLASH_OPTCR_OPTSTART FLASH_OPTCR_OPTSTART_Msk /*!< Option byte start change option configuration bit */ +#define FLASH_OPTCR_MER_Pos (4U) +#define FLASH_OPTCR_MER_Msk (0x1UL << FLASH_OPTCR_MER_Pos) /*!< 0x00000010 */ +#define FLASH_OPTCR_MER FLASH_OPTCR_MER_Msk /*!< Mass erase request */ +#define FLASH_OPTCR_PG_OTP_Pos (5U) +#define FLASH_OPTCR_PG_OTP_Msk (0x1UL << FLASH_OPTCR_PG_OTP_Pos) /*!< 0x00000020 */ +#define FLASH_OPTCR_PG_OTP FLASH_OPTCR_PG_OTP_Msk /*!< OTP program control bit */ +#define FLASH_OPTCR_OPTCHANGEERRIE_Pos (30U) +#define FLASH_OPTCR_OPTCHANGEERRIE_Msk (0x1UL << FLASH_OPTCR_OPTCHANGEERRIE_Pos) /*!< 0x40000000 */ +#define FLASH_OPTCR_OPTCHANGEERRIE FLASH_OPTCR_OPTCHANGEERRIE_Msk /*!< Option byte change error interrupt enable bit */ +#define FLASH_OPTCR_SWAP_BANK_Pos (31U) +#define FLASH_OPTCR_SWAP_BANK_Msk (0x1UL << FLASH_OPTCR_SWAP_BANK_Pos) /*!< 0x80000000 */ +#define FLASH_OPTCR_SWAP_BANK FLASH_OPTCR_SWAP_BANK_Msk /*!< Bank swapping option configuration bit */ + +/******************* Bits definition for FLASH_OPTSR register ***************/ +#define FLASH_OPTSR_OPT_BUSY_Pos (0U) +#define FLASH_OPTSR_OPT_BUSY_Msk (0x1UL << FLASH_OPTSR_OPT_BUSY_Pos) /*!< 0x00000001 */ +#define FLASH_OPTSR_OPT_BUSY FLASH_OPTSR_OPT_BUSY_Msk /*!< Option byte change ongoing flag */ +#define FLASH_OPTSR_BOR_LEV_Pos (2U) +#define FLASH_OPTSR_BOR_LEV_Msk (0x3UL << FLASH_OPTSR_BOR_LEV_Pos) /*!< 0x0000000C */ +#define FLASH_OPTSR_BOR_LEV FLASH_OPTSR_BOR_LEV_Msk /*!< Brownout level option status bit */ +#define FLASH_OPTSR_BOR_LEV_0 (0x1UL << FLASH_OPTSR_BOR_LEV_Pos) /*!< 0x00000004 */ +#define FLASH_OPTSR_BOR_LEV_1 (0x2UL << FLASH_OPTSR_BOR_LEV_Pos) /*!< 0x00000008 */ +#define FLASH_OPTSR_IWDG1_SW_Pos (4U) +#define FLASH_OPTSR_IWDG1_SW_Msk (0x1UL << FLASH_OPTSR_IWDG1_SW_Pos) /*!< 0x00000010 */ +#define FLASH_OPTSR_IWDG1_SW FLASH_OPTSR_IWDG1_SW_Msk /*!< IWDG1 control mode option status bit */ +#define FLASH_OPTSR_NRST_STOP_D1_Pos (6U) +#define FLASH_OPTSR_NRST_STOP_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STOP_D1_Pos) /*!< 0x00000040 */ +#define FLASH_OPTSR_NRST_STOP_D1 FLASH_OPTSR_NRST_STOP_D1_Msk /*!< D1 domain DStop entry reset option status bit */ +#define FLASH_OPTSR_NRST_STBY_D1_Pos (7U) +#define FLASH_OPTSR_NRST_STBY_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STBY_D1_Pos) /*!< 0x00000080 */ +#define FLASH_OPTSR_NRST_STBY_D1 FLASH_OPTSR_NRST_STBY_D1_Msk /*!< D1 domain DStandby entry reset option status bit */ +#define FLASH_OPTSR_RDP_Pos (8U) +#define FLASH_OPTSR_RDP_Msk (0xFFUL << FLASH_OPTSR_RDP_Pos) /*!< 0x0000FF00 */ +#define FLASH_OPTSR_RDP FLASH_OPTSR_RDP_Msk /*!< Readout protection level option status byte */ +#define FLASH_OPTSR_VDDMMC_HSLV_Pos (16U) +#define FLASH_OPTSR_VDDMMC_HSLV_Msk (0x1UL << FLASH_OPTSR_VDDMMC_HSLV_Pos) /*!< 0x00010000 */ +#define FLASH_OPTSR_VDDMMC_HSLV FLASH_OPTSR_VDDMMC_HSLV_Msk /*!< VDDMMC I/O high-speed at low-voltage status bit (below 2.5V) */ +#define FLASH_OPTSR_FZ_IWDG_STOP_Pos (17U) +#define FLASH_OPTSR_FZ_IWDG_STOP_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTSR_FZ_IWDG_STOP FLASH_OPTSR_FZ_IWDG_STOP_Msk /*!< IWDG Stop mode freeze option status bit */ +#define FLASH_OPTSR_FZ_IWDG_SDBY_Pos (18U) +#define FLASH_OPTSR_FZ_IWDG_SDBY_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_SDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTSR_FZ_IWDG_SDBY FLASH_OPTSR_FZ_IWDG_SDBY_Msk /*!< IWDG Standby mode freeze option status bit */ +#define FLASH_OPTSR_ST_RAM_SIZE_Pos (19U) +#define FLASH_OPTSR_ST_RAM_SIZE_Msk (0x3UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) /*!< 0x00180000 */ +#define FLASH_OPTSR_ST_RAM_SIZE FLASH_OPTSR_ST_RAM_SIZE_Msk /*!< ST RAM size option status */ +#define FLASH_OPTSR_ST_RAM_SIZE_0 (0x1UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) /*!< 0x00080000 */ +#define FLASH_OPTSR_ST_RAM_SIZE_1 (0x2UL << FLASH_OPTSR_ST_RAM_SIZE_Pos) /*!< 0x00100000 */ +#define FLASH_OPTSR_SECURITY_Pos (21U) +#define FLASH_OPTSR_SECURITY_Msk (0x1UL << FLASH_OPTSR_SECURITY_Pos) /*!< 0x00200000 */ +#define FLASH_OPTSR_SECURITY FLASH_OPTSR_SECURITY_Msk /*!< Security enable option status bit */ +#define FLASH_OPTSR_IO_HSLV_Pos (29U) +#define FLASH_OPTSR_IO_HSLV_Msk (0x1UL << FLASH_OPTSR_IO_HSLV_Pos) /*!< 0x20000000 */ +#define FLASH_OPTSR_IO_HSLV FLASH_OPTSR_IO_HSLV_Msk /*!< I/O high-speed at low-voltage status bit */ +#define FLASH_OPTSR_OPTCHANGEERR_Pos (30U) +#define FLASH_OPTSR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTSR_OPTCHANGEERR_Pos) /*!< 0x40000000 */ +#define FLASH_OPTSR_OPTCHANGEERR FLASH_OPTSR_OPTCHANGEERR_Msk /*!< Option byte change error flag */ +#define FLASH_OPTSR_SWAP_BANK_OPT_Pos (31U) +#define FLASH_OPTSR_SWAP_BANK_OPT_Msk (0x1UL << FLASH_OPTSR_SWAP_BANK_OPT_Pos) /*!< 0x80000000 */ +#define FLASH_OPTSR_SWAP_BANK_OPT FLASH_OPTSR_SWAP_BANK_OPT_Msk /*!< Bank swapping option status bit */ + +/******************* Bits definition for FLASH_OPTCCR register *******************/ +#define FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos (30U) +#define FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos) /*!< 0x40000000 */ +#define FLASH_OPTCCR_CLR_OPTCHANGEERR FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk /*!< OPTCHANGEERR reset bit */ + +/******************* Bits definition for FLASH_PRAR register *********************/ +#define FLASH_PRAR_PROT_AREA_START_Pos (0U) +#define FLASH_PRAR_PROT_AREA_START_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_START_Pos) /*!< 0x00000FFF */ +#define FLASH_PRAR_PROT_AREA_START FLASH_PRAR_PROT_AREA_START_Msk /*!< PCROP area start status bits */ +#define FLASH_PRAR_PROT_AREA_END_Pos (16U) +#define FLASH_PRAR_PROT_AREA_END_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_END_Pos) /*!< 0x0FFF0000 */ +#define FLASH_PRAR_PROT_AREA_END FLASH_PRAR_PROT_AREA_END_Msk /*!< PCROP area end status bits */ +#define FLASH_PRAR_DMEP_Pos (31U) +#define FLASH_PRAR_DMEP_Msk (0x1UL << FLASH_PRAR_DMEP_Pos) /*!< 0x80000000 */ +#define FLASH_PRAR_DMEP FLASH_PRAR_DMEP_Msk /*!< PCROP protected erase enable option status bit */ + +/******************* Bits definition for FLASH_SCAR register *********************/ +#define FLASH_SCAR_SEC_AREA_START_Pos (0U) +#define FLASH_SCAR_SEC_AREA_START_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_START_Pos) /*!< 0x00000FFF */ +#define FLASH_SCAR_SEC_AREA_START FLASH_SCAR_SEC_AREA_START_Msk /*!< Secure-only area start status bits */ +#define FLASH_SCAR_SEC_AREA_END_Pos (16U) +#define FLASH_SCAR_SEC_AREA_END_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_END_Pos) /*!< 0x0FFF0000 */ +#define FLASH_SCAR_SEC_AREA_END FLASH_SCAR_SEC_AREA_END_Msk /*!< Secure-only area end status bits */ +#define FLASH_SCAR_DMES_Pos (31U) +#define FLASH_SCAR_DMES_Msk (0x1UL << FLASH_SCAR_DMES_Pos) /*!< 0x80000000 */ +#define FLASH_SCAR_DMES FLASH_SCAR_DMES_Msk /*!< Secure access protected erase enable option status bit */ + +/******************* Bits definition for FLASH_WPSN register *********************/ +#define FLASH_WPSN_WRPSN_Pos (0U) +#define FLASH_WPSN_WRPSN_Msk (0xFFFFFFFFUL << FLASH_WPSN_WRPSN_Pos) /*!< 0xFFFFFFFF */ +#define FLASH_WPSN_WRPSN FLASH_WPSN_WRPSN_Msk /*!< Sector write protection option status byte */ + +/******************* Bits definition for FLASH_BOOT_CUR register ****************/ +#define FLASH_BOOT_ADD0_Pos (0U) +#define FLASH_BOOT_ADD0_Msk (0xFFFFUL << FLASH_BOOT_ADD0_Pos) /*!< 0x0000FFFF */ +#define FLASH_BOOT_ADD0 FLASH_BOOT_ADD0_Msk /*!< Arm Cortex-M7 boot address 0 */ +#define FLASH_BOOT_ADD1_Pos (16U) +#define FLASH_BOOT_ADD1_Msk (0xFFFFUL << FLASH_BOOT_ADD1_Pos) /*!< 0xFFFF0000 */ +#define FLASH_BOOT_ADD1 FLASH_BOOT_ADD1_Msk /*!< Arm Cortex-M7 boot address 1 */ + + +/******************* Bits definition for FLASH_CRCCR register ********************/ +#define FLASH_CRCCR_CRC_SECT_Pos (0U) +#define FLASH_CRCCR_CRC_SECT_Msk (0x3FUL << FLASH_CRCCR_CRC_SECT_Pos) /*!< 0x0000003F */ +#define FLASH_CRCCR_CRC_SECT FLASH_CRCCR_CRC_SECT_Msk /*!< CRC sector number */ +#define FLASH_CRCCR_CRC_BY_SECT_Pos (8U) +#define FLASH_CRCCR_CRC_BY_SECT_Msk (0x1UL << FLASH_CRCCR_CRC_BY_SECT_Pos) /*!< 0x00000100 */ +#define FLASH_CRCCR_CRC_BY_SECT FLASH_CRCCR_CRC_BY_SECT_Msk /*!< CRC sector mode select bit */ +#define FLASH_CRCCR_ADD_SECT_Pos (9U) +#define FLASH_CRCCR_ADD_SECT_Msk (0x1UL << FLASH_CRCCR_ADD_SECT_Pos) /*!< 0x00000200 */ +#define FLASH_CRCCR_ADD_SECT FLASH_CRCCR_ADD_SECT_Msk /*!< CRC sector select bit */ +#define FLASH_CRCCR_CLEAN_SECT_Pos (10U) +#define FLASH_CRCCR_CLEAN_SECT_Msk (0x1UL << FLASH_CRCCR_CLEAN_SECT_Pos) /*!< 0x00000400 */ +#define FLASH_CRCCR_CLEAN_SECT FLASH_CRCCR_CLEAN_SECT_Msk /*!< CRC sector list clear bit */ +#define FLASH_CRCCR_START_CRC_Pos (16U) +#define FLASH_CRCCR_START_CRC_Msk (0x1UL << FLASH_CRCCR_START_CRC_Pos) /*!< 0x00010000 */ +#define FLASH_CRCCR_START_CRC FLASH_CRCCR_START_CRC_Msk /*!< CRC start bit */ +#define FLASH_CRCCR_CLEAN_CRC_Pos (17U) +#define FLASH_CRCCR_CLEAN_CRC_Msk (0x1UL << FLASH_CRCCR_CLEAN_CRC_Pos) /*!< 0x00020000 */ +#define FLASH_CRCCR_CLEAN_CRC FLASH_CRCCR_CLEAN_CRC_Msk /*!< CRC clear bit */ +#define FLASH_CRCCR_CRC_BURST_Pos (20U) +#define FLASH_CRCCR_CRC_BURST_Msk (0x3UL << FLASH_CRCCR_CRC_BURST_Pos) /*!< 0x00300000 */ +#define FLASH_CRCCR_CRC_BURST FLASH_CRCCR_CRC_BURST_Msk /*!< CRC burst size */ +#define FLASH_CRCCR_CRC_BURST_0 (0x1UL << FLASH_CRCCR_CRC_BURST_Pos) /*!< 0x00100000 */ +#define FLASH_CRCCR_CRC_BURST_1 (0x2UL << FLASH_CRCCR_CRC_BURST_Pos) /*!< 0x00200000 */ +#define FLASH_CRCCR_ALL_BANK_Pos (22U) +#define FLASH_CRCCR_ALL_BANK_Msk (0x1UL << FLASH_CRCCR_ALL_BANK_Pos) /*!< 0x00400000 */ +#define FLASH_CRCCR_ALL_BANK FLASH_CRCCR_ALL_BANK_Msk /*!< CRC select bit */ + +/******************* Bits definition for FLASH_CRCSADD register ****************/ +#define FLASH_CRCSADD_CRC_START_ADDR_Pos (0U) +#define FLASH_CRCSADD_CRC_START_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCSADD_CRC_START_ADDR_Pos) /*!< 0xFFFFFFFF */ +#define FLASH_CRCSADD_CRC_START_ADDR FLASH_CRCSADD_CRC_START_ADDR_Msk /*!< CRC start address */ + +/******************* Bits definition for FLASH_CRCEADD register ****************/ +#define FLASH_CRCEADD_CRC_END_ADDR_Pos (0U) +#define FLASH_CRCEADD_CRC_END_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCEADD_CRC_END_ADDR_Pos) /*!< 0xFFFFFFFF */ +#define FLASH_CRCEADD_CRC_END_ADDR FLASH_CRCEADD_CRC_END_ADDR_Msk /*!< CRC end address */ + +/******************* Bits definition for FLASH_CRCDATA register ***************/ +#define FLASH_CRCDATA_CRC_DATA_Pos (0U) +#define FLASH_CRCDATA_CRC_DATA_Msk (0xFFFFFFFFUL << FLASH_CRCDATA_CRC_DATA_Pos) /*!< 0xFFFFFFFF */ +#define FLASH_CRCDATA_CRC_DATA FLASH_CRCDATA_CRC_DATA_Msk /*!< CRC result */ + +/******************* Bits definition for FLASH_ECC_FA register *******************/ +#define FLASH_ECC_FA_FAIL_ECC_ADDR_Pos (0U) +#define FLASH_ECC_FA_FAIL_ECC_ADDR_Msk (0xFFFFUL << FLASH_ECC_FA_FAIL_ECC_ADDR_Pos) /*!< 0x0000FFFF */ +#define FLASH_ECC_FA_FAIL_ECC_ADDR FLASH_ECC_FA_FAIL_ECC_ADDR_Msk /*!< ECC error address */ +#define FLASH_ECC_FA_OTP_FAIL_ECC_Pos (31U) +#define FLASH_ECC_FA_OTP_FAIL_ECC_Msk (0x1UL << FLASH_ECC_FA_OTP_FAIL_ECC_Pos) /*!< 0x80000000 */ +#define FLASH_ECC_FA_OTP_FAIL_ECC FLASH_ECC_FA_OTP_FAIL_ECC_Msk /*!< OTP ECC error bit */ + +/******************* Bits definition for FLASH_OTPBL register *******************/ +#define FLASH_OTPBL_LOCKBL_Pos (0U) +#define FLASH_OTPBL_LOCKBL_Msk (0xFFFFUL << FLASH_OTPBL_LOCKBL_Pos) /*!< 0x0000FFFF */ +#define FLASH_OTPBL_LOCKBL FLASH_OTPBL_LOCKBL_Msk /*!< OTP Block Lock */ + +/******************************************************************************/ +/* */ +/* Flexible Memory Controller */ +/* */ +/******************************************************************************/ +/****************** Bit definition for FMC_BCR1 register *******************/ +#define FMC_BCR1_CCLKEN_Pos (20U) +#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos) /*!< 0x00100000 */ +#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk /*!>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ + return result; +} +#endif + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) +#else + #define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) +#else + #define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) +#else + #define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXB(value, ptr) __strex(value, ptr) +#else + #define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXH(value, ptr) __strex(value, ptr) +#else + #define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXW(value, ptr) __strex(value, ptr) +#else + #define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __clrex + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value) +{ + rrx r0, r0 + bx lr +} +#endif + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr)) + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRBT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRHT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRT(value, ptr) __strt(value, ptr) + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +#define __SADD8 __sadd8 +#define __QADD8 __qadd8 +#define __SHADD8 __shadd8 +#define __UADD8 __uadd8 +#define __UQADD8 __uqadd8 +#define __UHADD8 __uhadd8 +#define __SSUB8 __ssub8 +#define __QSUB8 __qsub8 +#define __SHSUB8 __shsub8 +#define __USUB8 __usub8 +#define __UQSUB8 __uqsub8 +#define __UHSUB8 __uhsub8 +#define __SADD16 __sadd16 +#define __QADD16 __qadd16 +#define __SHADD16 __shadd16 +#define __UADD16 __uadd16 +#define __UQADD16 __uqadd16 +#define __UHADD16 __uhadd16 +#define __SSUB16 __ssub16 +#define __QSUB16 __qsub16 +#define __SHSUB16 __shsub16 +#define __USUB16 __usub16 +#define __UQSUB16 __uqsub16 +#define __UHSUB16 __uhsub16 +#define __SASX __sasx +#define __QASX __qasx +#define __SHASX __shasx +#define __UASX __uasx +#define __UQASX __uqasx +#define __UHASX __uhasx +#define __SSAX __ssax +#define __QSAX __qsax +#define __SHSAX __shsax +#define __USAX __usax +#define __UQSAX __uqsax +#define __UHSAX __uhsax +#define __USAD8 __usad8 +#define __USADA8 __usada8 +#define __SSAT16 __ssat16 +#define __USAT16 __usat16 +#define __UXTB16 __uxtb16 +#define __UXTAB16 __uxtab16 +#define __SXTB16 __sxtb16 +#define __SXTAB16 __sxtab16 +#define __SMUAD __smuad +#define __SMUADX __smuadx +#define __SMLAD __smlad +#define __SMLADX __smladx +#define __SMLALD __smlald +#define __SMLALDX __smlaldx +#define __SMUSD __smusd +#define __SMUSDX __smusdx +#define __SMLSD __smlsd +#define __SMLSDX __smlsdx +#define __SMLSLD __smlsld +#define __SMLSLDX __smlsldx +#define __SEL __sel +#define __QADD __qadd +#define __QSUB __qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ + ((int64_t)(ARG3) << 32U) ) >> 32U)) + +#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCC_H */ diff --git a/Drivers/CMSIS/Include/cmsis_armclang.h b/Drivers/CMSIS/Include/cmsis_armclang.h new file mode 100644 index 0000000..e917f35 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_armclang.h @@ -0,0 +1,1444 @@ +/**************************************************************************//** + * @file cmsis_armclang.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V5.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF) + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +#define __SADD8 __builtin_arm_sadd8 +#define __QADD8 __builtin_arm_qadd8 +#define __SHADD8 __builtin_arm_shadd8 +#define __UADD8 __builtin_arm_uadd8 +#define __UQADD8 __builtin_arm_uqadd8 +#define __UHADD8 __builtin_arm_uhadd8 +#define __SSUB8 __builtin_arm_ssub8 +#define __QSUB8 __builtin_arm_qsub8 +#define __SHSUB8 __builtin_arm_shsub8 +#define __USUB8 __builtin_arm_usub8 +#define __UQSUB8 __builtin_arm_uqsub8 +#define __UHSUB8 __builtin_arm_uhsub8 +#define __SADD16 __builtin_arm_sadd16 +#define __QADD16 __builtin_arm_qadd16 +#define __SHADD16 __builtin_arm_shadd16 +#define __UADD16 __builtin_arm_uadd16 +#define __UQADD16 __builtin_arm_uqadd16 +#define __UHADD16 __builtin_arm_uhadd16 +#define __SSUB16 __builtin_arm_ssub16 +#define __QSUB16 __builtin_arm_qsub16 +#define __SHSUB16 __builtin_arm_shsub16 +#define __USUB16 __builtin_arm_usub16 +#define __UQSUB16 __builtin_arm_uqsub16 +#define __UHSUB16 __builtin_arm_uhsub16 +#define __SASX __builtin_arm_sasx +#define __QASX __builtin_arm_qasx +#define __SHASX __builtin_arm_shasx +#define __UASX __builtin_arm_uasx +#define __UQASX __builtin_arm_uqasx +#define __UHASX __builtin_arm_uhasx +#define __SSAX __builtin_arm_ssax +#define __QSAX __builtin_arm_qsax +#define __SHSAX __builtin_arm_shsax +#define __USAX __builtin_arm_usax +#define __UQSAX __builtin_arm_uqsax +#define __UHSAX __builtin_arm_uhsax +#define __USAD8 __builtin_arm_usad8 +#define __USADA8 __builtin_arm_usada8 +#define __SSAT16 __builtin_arm_ssat16 +#define __USAT16 __builtin_arm_usat16 +#define __UXTB16 __builtin_arm_uxtb16 +#define __UXTAB16 __builtin_arm_uxtab16 +#define __SXTB16 __builtin_arm_sxtb16 +#define __SXTAB16 __builtin_arm_sxtab16 +#define __SMUAD __builtin_arm_smuad +#define __SMUADX __builtin_arm_smuadx +#define __SMLAD __builtin_arm_smlad +#define __SMLADX __builtin_arm_smladx +#define __SMLALD __builtin_arm_smlald +#define __SMLALDX __builtin_arm_smlaldx +#define __SMUSD __builtin_arm_smusd +#define __SMUSDX __builtin_arm_smusdx +#define __SMLSD __builtin_arm_smlsd +#define __SMLSDX __builtin_arm_smlsdx +#define __SMLSLD __builtin_arm_smlsld +#define __SMLSLDX __builtin_arm_smlsldx +#define __SEL __builtin_arm_sel +#define __QADD __builtin_arm_qadd +#define __QSUB __builtin_arm_qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/Drivers/CMSIS/Include/cmsis_armclang_ltm.h b/Drivers/CMSIS/Include/cmsis_armclang_ltm.h new file mode 100644 index 0000000..feec324 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_armclang_ltm.h @@ -0,0 +1,1891 @@ +/**************************************************************************//** + * @file cmsis_armclang_ltm.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V1.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2018-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF) + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/Drivers/CMSIS/Include/cmsis_compiler.h b/Drivers/CMSIS/Include/cmsis_compiler.h new file mode 100644 index 0000000..adbf296 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_compiler.h @@ -0,0 +1,283 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.1.0 + * @date 09. October 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6.6 LTM (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100) + #include "cmsis_armclang_ltm.h" + + /* + * Arm Compiler above 6.10.1 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #define __RESTRICT __restrict + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/Drivers/CMSIS/Include/cmsis_gcc.h b/Drivers/CMSIS/Include/cmsis_gcc.h new file mode 100644 index 0000000..3ddcc58 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_gcc.h @@ -0,0 +1,2168 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START + +/** + \brief Initializes data and bss sections + \details This default implementations initialized all data and additional bss + sections relying on .copy.table and .zero.table specified properly + in the used linker script. + + */ +__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void) +{ + extern void _start(void) __NO_RETURN; + + typedef struct { + uint32_t const* src; + uint32_t* dest; + uint32_t wlen; + } __copy_table_t; + + typedef struct { + uint32_t* dest; + uint32_t wlen; + } __zero_table_t; + + extern const __copy_table_t __copy_table_start__; + extern const __copy_table_t __copy_table_end__; + extern const __zero_table_t __zero_table_start__; + extern const __zero_table_t __zero_table_end__; + + for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = pTable->src[i]; + } + } + + for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = 0u; + } + } + + _start(); +} + +#define __PROGRAM_START __cmsis_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP __StackTop +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT __StackLimit +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/Drivers/CMSIS/Include/cmsis_iccarm.h b/Drivers/CMSIS/Include/cmsis_iccarm.h new file mode 100644 index 0000000..12d68fd --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_iccarm.h @@ -0,0 +1,964 @@ +/**************************************************************************//** + * @file cmsis_iccarm.h + * @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file + * @version V5.1.0 + * @date 08. May 2019 + ******************************************************************************/ + +//------------------------------------------------------------------------------ +// +// Copyright (c) 2017-2019 IAR Systems +// Copyright (c) 2017-2019 Arm Limited. All rights reserved. +// +// Licensed under the Apache License, Version 2.0 (the "License") +// you may not use this file except in compliance with the License. +// You may obtain a copy of the License at +// http://www.apache.org/licenses/LICENSE-2.0 +// +// Unless required by applicable law or agreed to in writing, software +// distributed under the License is distributed on an "AS IS" BASIS, +// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. +// See the License for the specific language governing permissions and +// limitations under the License. +// +//------------------------------------------------------------------------------ + + +#ifndef __CMSIS_ICCARM_H__ +#define __CMSIS_ICCARM_H__ + +#ifndef __ICCARM__ + #error This file should only be compiled by ICCARM +#endif + +#pragma system_include + +#define __IAR_FT _Pragma("inline=forced") __intrinsic + +#if (__VER__ >= 8000000) + #define __ICCARM_V8 1 +#else + #define __ICCARM_V8 0 +#endif + +#ifndef __ALIGNED + #if __ICCARM_V8 + #define __ALIGNED(x) __attribute__((aligned(x))) + #elif (__VER__ >= 7080000) + /* Needs IAR language extensions */ + #define __ALIGNED(x) __attribute__((aligned(x))) + #else + #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored. + #define __ALIGNED(x) + #endif +#endif + + +/* Define compiler macros for CPU architecture, used in CMSIS 5. + */ +#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__ +/* Macros already defined */ +#else + #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M' + #if __ARM_ARCH == 6 + #define __ARM_ARCH_6M__ 1 + #elif __ARM_ARCH == 7 + #if __ARM_FEATURE_DSP + #define __ARM_ARCH_7EM__ 1 + #else + #define __ARM_ARCH_7M__ 1 + #endif + #endif /* __ARM_ARCH */ + #endif /* __ARM_ARCH_PROFILE == 'M' */ +#endif + +/* Alternativ core deduction for older ICCARM's */ +#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \ + !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__) + #if defined(__ARM6M__) && (__CORE__ == __ARM6M__) + #define __ARM_ARCH_6M__ 1 + #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__) + #define __ARM_ARCH_7M__ 1 + #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__) + #define __ARM_ARCH_7EM__ 1 + #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #else + #error "Unknown target." + #endif +#endif + + + +#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1 + #define __IAR_M0_FAMILY 1 +#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1 + #define __IAR_M0_FAMILY 1 +#else + #define __IAR_M0_FAMILY 0 +#endif + + +#ifndef __ASM + #define __ASM __asm +#endif + +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +#ifndef __INLINE + #define __INLINE inline +#endif + +#ifndef __NO_RETURN + #if __ICCARM_V8 + #define __NO_RETURN __attribute__((__noreturn__)) + #else + #define __NO_RETURN _Pragma("object_attribute=__noreturn") + #endif +#endif + +#ifndef __PACKED + #if __ICCARM_V8 + #define __PACKED __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED __packed + #endif +#endif + +#ifndef __PACKED_STRUCT + #if __ICCARM_V8 + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_STRUCT __packed struct + #endif +#endif + +#ifndef __PACKED_UNION + #if __ICCARM_V8 + #define __PACKED_UNION union __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_UNION __packed union + #endif +#endif + +#ifndef __RESTRICT + #if __ICCARM_V8 + #define __RESTRICT __restrict + #else + /* Needs IAR language extensions */ + #define __RESTRICT restrict + #endif +#endif + +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif + +#ifndef __FORCEINLINE + #define __FORCEINLINE _Pragma("inline=forced") +#endif + +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE +#endif + +#ifndef __UNALIGNED_UINT16_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint16_t __iar_uint16_read(void const *ptr) +{ + return *(__packed uint16_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR) +#endif + + +#ifndef __UNALIGNED_UINT16_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val) +{ + *(__packed uint16_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint32_t __iar_uint32_read(void const *ptr) +{ + return *(__packed uint32_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR) +#endif + +#ifndef __UNALIGNED_UINT32_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val) +{ + *(__packed uint32_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32 /* deprecated */ +#pragma language=save +#pragma language=extended +__packed struct __iar_u32 { uint32_t v; }; +#pragma language=restore +#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v) +#endif + +#ifndef __USED + #if __ICCARM_V8 + #define __USED __attribute__((used)) + #else + #define __USED _Pragma("__root") + #endif +#endif + +#ifndef __WEAK + #if __ICCARM_V8 + #define __WEAK __attribute__((weak)) + #else + #define __WEAK _Pragma("__weak") + #endif +#endif + +#ifndef __PROGRAM_START +#define __PROGRAM_START __iar_program_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP CSTACK$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT CSTACK$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __vector_table +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE @".intvec" +#endif + +#ifndef __ICCARM_INTRINSICS_VERSION__ + #define __ICCARM_INTRINSICS_VERSION__ 0 +#endif + +#if __ICCARM_INTRINSICS_VERSION__ == 2 + + #if defined(__CLZ) + #undef __CLZ + #endif + #if defined(__REVSH) + #undef __REVSH + #endif + #if defined(__RBIT) + #undef __RBIT + #endif + #if defined(__SSAT) + #undef __SSAT + #endif + #if defined(__USAT) + #undef __USAT + #endif + + #include "iccarm_builtin.h" + + #define __disable_fault_irq __iar_builtin_disable_fiq + #define __disable_irq __iar_builtin_disable_interrupt + #define __enable_fault_irq __iar_builtin_enable_fiq + #define __enable_irq __iar_builtin_enable_interrupt + #define __arm_rsr __iar_builtin_rsr + #define __arm_wsr __iar_builtin_wsr + + + #define __get_APSR() (__arm_rsr("APSR")) + #define __get_BASEPRI() (__arm_rsr("BASEPRI")) + #define __get_CONTROL() (__arm_rsr("CONTROL")) + #define __get_FAULTMASK() (__arm_rsr("FAULTMASK")) + + #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + #define __get_FPSCR() (__arm_rsr("FPSCR")) + #define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE))) + #else + #define __get_FPSCR() ( 0 ) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #define __get_IPSR() (__arm_rsr("IPSR")) + #define __get_MSP() (__arm_rsr("MSP")) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __get_MSPLIM() (0U) + #else + #define __get_MSPLIM() (__arm_rsr("MSPLIM")) + #endif + #define __get_PRIMASK() (__arm_rsr("PRIMASK")) + #define __get_PSP() (__arm_rsr("PSP")) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __get_PSPLIM() (0U) + #else + #define __get_PSPLIM() (__arm_rsr("PSPLIM")) + #endif + + #define __get_xPSR() (__arm_rsr("xPSR")) + + #define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE))) + #define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE))) + #define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE))) + #define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE))) + #define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __set_MSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE))) + #endif + #define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE))) + #define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE))) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __set_PSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE))) + #endif + + #define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS")) + #define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE))) + #define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS")) + #define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE))) + #define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS")) + #define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE))) + #define __TZ_get_SP_NS() (__arm_rsr("SP_NS")) + #define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE))) + #define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS")) + #define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE))) + #define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS")) + #define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE))) + #define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS")) + #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __TZ_get_PSPLIM_NS() (0U) + #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE)) + #else + #define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS")) + #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE))) + #endif + + #define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS")) + #define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE))) + + #define __NOP __iar_builtin_no_operation + + #define __CLZ __iar_builtin_CLZ + #define __CLREX __iar_builtin_CLREX + + #define __DMB __iar_builtin_DMB + #define __DSB __iar_builtin_DSB + #define __ISB __iar_builtin_ISB + + #define __LDREXB __iar_builtin_LDREXB + #define __LDREXH __iar_builtin_LDREXH + #define __LDREXW __iar_builtin_LDREX + + #define __RBIT __iar_builtin_RBIT + #define __REV __iar_builtin_REV + #define __REV16 __iar_builtin_REV16 + + __IAR_FT int16_t __REVSH(int16_t val) + { + return (int16_t) __iar_builtin_REVSH(val); + } + + #define __ROR __iar_builtin_ROR + #define __RRX __iar_builtin_RRX + + #define __SEV __iar_builtin_SEV + + #if !__IAR_M0_FAMILY + #define __SSAT __iar_builtin_SSAT + #endif + + #define __STREXB __iar_builtin_STREXB + #define __STREXH __iar_builtin_STREXH + #define __STREXW __iar_builtin_STREX + + #if !__IAR_M0_FAMILY + #define __USAT __iar_builtin_USAT + #endif + + #define __WFE __iar_builtin_WFE + #define __WFI __iar_builtin_WFI + + #if __ARM_MEDIA__ + #define __SADD8 __iar_builtin_SADD8 + #define __QADD8 __iar_builtin_QADD8 + #define __SHADD8 __iar_builtin_SHADD8 + #define __UADD8 __iar_builtin_UADD8 + #define __UQADD8 __iar_builtin_UQADD8 + #define __UHADD8 __iar_builtin_UHADD8 + #define __SSUB8 __iar_builtin_SSUB8 + #define __QSUB8 __iar_builtin_QSUB8 + #define __SHSUB8 __iar_builtin_SHSUB8 + #define __USUB8 __iar_builtin_USUB8 + #define __UQSUB8 __iar_builtin_UQSUB8 + #define __UHSUB8 __iar_builtin_UHSUB8 + #define __SADD16 __iar_builtin_SADD16 + #define __QADD16 __iar_builtin_QADD16 + #define __SHADD16 __iar_builtin_SHADD16 + #define __UADD16 __iar_builtin_UADD16 + #define __UQADD16 __iar_builtin_UQADD16 + #define __UHADD16 __iar_builtin_UHADD16 + #define __SSUB16 __iar_builtin_SSUB16 + #define __QSUB16 __iar_builtin_QSUB16 + #define __SHSUB16 __iar_builtin_SHSUB16 + #define __USUB16 __iar_builtin_USUB16 + #define __UQSUB16 __iar_builtin_UQSUB16 + #define __UHSUB16 __iar_builtin_UHSUB16 + #define __SASX __iar_builtin_SASX + #define __QASX __iar_builtin_QASX + #define __SHASX __iar_builtin_SHASX + #define __UASX __iar_builtin_UASX + #define __UQASX __iar_builtin_UQASX + #define __UHASX __iar_builtin_UHASX + #define __SSAX __iar_builtin_SSAX + #define __QSAX __iar_builtin_QSAX + #define __SHSAX __iar_builtin_SHSAX + #define __USAX __iar_builtin_USAX + #define __UQSAX __iar_builtin_UQSAX + #define __UHSAX __iar_builtin_UHSAX + #define __USAD8 __iar_builtin_USAD8 + #define __USADA8 __iar_builtin_USADA8 + #define __SSAT16 __iar_builtin_SSAT16 + #define __USAT16 __iar_builtin_USAT16 + #define __UXTB16 __iar_builtin_UXTB16 + #define __UXTAB16 __iar_builtin_UXTAB16 + #define __SXTB16 __iar_builtin_SXTB16 + #define __SXTAB16 __iar_builtin_SXTAB16 + #define __SMUAD __iar_builtin_SMUAD + #define __SMUADX __iar_builtin_SMUADX + #define __SMMLA __iar_builtin_SMMLA + #define __SMLAD __iar_builtin_SMLAD + #define __SMLADX __iar_builtin_SMLADX + #define __SMLALD __iar_builtin_SMLALD + #define __SMLALDX __iar_builtin_SMLALDX + #define __SMUSD __iar_builtin_SMUSD + #define __SMUSDX __iar_builtin_SMUSDX + #define __SMLSD __iar_builtin_SMLSD + #define __SMLSDX __iar_builtin_SMLSDX + #define __SMLSLD __iar_builtin_SMLSLD + #define __SMLSLDX __iar_builtin_SMLSLDX + #define __SEL __iar_builtin_SEL + #define __QADD __iar_builtin_QADD + #define __QSUB __iar_builtin_QSUB + #define __PKHBT __iar_builtin_PKHBT + #define __PKHTB __iar_builtin_PKHTB + #endif + +#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #define __CLZ __cmsis_iar_clz_not_active + #define __SSAT __cmsis_iar_ssat_not_active + #define __USAT __cmsis_iar_usat_not_active + #define __RBIT __cmsis_iar_rbit_not_active + #define __get_APSR __cmsis_iar_get_APSR_not_active + #endif + + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #define __get_FPSCR __cmsis_iar_get_FPSR_not_active + #define __set_FPSCR __cmsis_iar_set_FPSR_not_active + #endif + + #ifdef __INTRINSICS_INCLUDED + #error intrinsics.h is already included previously! + #endif + + #include + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #undef __CLZ + #undef __SSAT + #undef __USAT + #undef __RBIT + #undef __get_APSR + + __STATIC_INLINE uint8_t __CLZ(uint32_t data) + { + if (data == 0U) { return 32U; } + + uint32_t count = 0U; + uint32_t mask = 0x80000000U; + + while ((data & mask) == 0U) + { + count += 1U; + mask = mask >> 1U; + } + return count; + } + + __STATIC_INLINE uint32_t __RBIT(uint32_t v) + { + uint8_t sc = 31U; + uint32_t r = v; + for (v >>= 1U; v; v >>= 1U) + { + r <<= 1U; + r |= v & 1U; + sc--; + } + return (r << sc); + } + + __STATIC_INLINE uint32_t __get_APSR(void) + { + uint32_t res; + __asm("MRS %0,APSR" : "=r" (res)); + return res; + } + + #endif + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #undef __get_FPSCR + #undef __set_FPSCR + #define __get_FPSCR() (0) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #pragma diag_suppress=Pe940 + #pragma diag_suppress=Pe177 + + #define __enable_irq __enable_interrupt + #define __disable_irq __disable_interrupt + #define __NOP __no_operation + + #define __get_xPSR __get_PSR + + #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0) + + __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr) + { + return __LDREX((unsigned long *)ptr); + } + + __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr) + { + return __STREX(value, (unsigned long *)ptr); + } + #endif + + + /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + #if (__CORTEX_M >= 0x03) + + __IAR_FT uint32_t __RRX(uint32_t value) + { + uint32_t result; + __ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc"); + return(result); + } + + __IAR_FT void __set_BASEPRI_MAX(uint32_t value) + { + __asm volatile("MSR BASEPRI_MAX,%0"::"r" (value)); + } + + + #define __enable_fault_irq __enable_fiq + #define __disable_fault_irq __disable_fiq + + + #endif /* (__CORTEX_M >= 0x03) */ + + __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2) + { + return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2)); + } + + #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + __IAR_FT uint32_t __get_MSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,MSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_MSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR MSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __get_PSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_PSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_CONTROL_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,CONTROL_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_CONTROL_NS(uint32_t value) + { + __asm volatile("MSR CONTROL_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PSP_NS(uint32_t value) + { + __asm volatile("MSR PSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_MSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSP_NS(uint32_t value) + { + __asm volatile("MSR MSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_SP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,SP_NS" : "=r" (res)); + return res; + } + __IAR_FT void __TZ_set_SP_NS(uint32_t value) + { + __asm volatile("MSR SP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PRIMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PRIMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value) + { + __asm volatile("MSR PRIMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_BASEPRI_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,BASEPRI_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value) + { + __asm volatile("MSR BASEPRI_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value) + { + __asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSPLIM_NS(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM_NS" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM_NS,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_MSPLIM_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSPLIM_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value) + { + __asm volatile("MSR MSPLIM_NS,%0" :: "r" (value)); + } + + #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + +#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value)) + +#if __IAR_M0_FAMILY + __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) + { + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; + } + + __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) + { + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; + } +#endif + +#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + + __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr) + { + uint32_t res; + __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr) + { + uint32_t res; + __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDRT(volatile uint32_t *addr) + { + uint32_t res; + __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return res; + } + + __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr) + { + __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr) + { + __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr) + { + __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory"); + } + +#endif /* (__CORTEX_M >= 0x03) */ + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + + __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDA(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr) + { + __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr) + { + __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr) + { + __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + +#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#undef __IAR_FT +#undef __IAR_M0_FAMILY +#undef __ICCARM_V8 + +#pragma diag_default=Pe940 +#pragma diag_default=Pe177 + +#endif /* __CMSIS_ICCARM_H__ */ diff --git a/Drivers/CMSIS/Include/cmsis_version.h b/Drivers/CMSIS/Include/cmsis_version.h new file mode 100644 index 0000000..f2e2746 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.0.3 + * @date 24. June 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 3U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/Drivers/CMSIS/Include/core_armv81mml.h b/Drivers/CMSIS/Include/core_armv81mml.h new file mode 100644 index 0000000..8441e57 --- /dev/null +++ b/Drivers/CMSIS/Include/core_armv81mml.h @@ -0,0 +1,2968 @@ +/**************************************************************************//** + * @file core_armv81mml.h + * @brief CMSIS Armv8.1-M Mainline Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 15. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2018-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV81MML_H_GENERIC +#define __CORE_ARMV81MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMV81MML + @{ + */ + +#include "cmsis_version.h" + +#define __ARM_ARCH_8M_MAIN__ 1 // patching for now +/* CMSIS ARMV81MML definitions */ +#define __ARMv81MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv81MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv81MML_CMSIS_VERSION ((__ARMv81MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv81MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV81MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV81MML_H_DEPENDANT +#define __CORE_ARMV81MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv81MML_REV + #define __ARMv81MML_REV 0x0000U + #warning "__ARMv81MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv81MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ +#define MPU_RLAR_PXN_Msk (0x1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV81MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_armv8mbl.h b/Drivers/CMSIS/Include/core_armv8mbl.h new file mode 100644 index 0000000..344dca5 --- /dev/null +++ b/Drivers/CMSIS/Include/core_armv8mbl.h @@ -0,0 +1,1921 @@ +/**************************************************************************//** + * @file core_armv8mbl.h + * @brief CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MBL_H_GENERIC +#define __CORE_ARMV8MBL_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MBL + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __ARMv8MBL_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MBL_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MBL_CMSIS_VERSION ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MBL_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M ( 2U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MBL_H_DEPENDANT +#define __CORE_ARMV8MBL_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MBL_REV + #define __ARMv8MBL_REV 0x0000U + #warning "__ARMv8MBL_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MBL */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_armv8mml.h b/Drivers/CMSIS/Include/core_armv8mml.h new file mode 100644 index 0000000..5ddb8ae --- /dev/null +++ b/Drivers/CMSIS/Include/core_armv8mml.h @@ -0,0 +1,2835 @@ +/**************************************************************************//** + * @file core_armv8mml.h + * @brief CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 12. September 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MML_H_GENERIC +#define __CORE_ARMV8MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MML + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS Armv8MML definitions */ +#define __ARMv8MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MML_CMSIS_VERSION ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MML_H_DEPENDANT +#define __CORE_ARMV8MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MML_REV + #define __ARMv8MML_REV 0x0000U + #warning "__ARMv8MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm0.h b/Drivers/CMSIS/Include/core_cm0.h new file mode 100644 index 0000000..cafae5a --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm0.h @@ -0,0 +1,952 @@ +/**************************************************************************//** + * @file core_cm0.h + * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0_H_GENERIC +#define __CORE_CM0_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M0 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0 definitions */ +#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ + __CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0_H_DEPENDANT +#define __CORE_CM0_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0_REV + #define __CM0_REV 0x0000U + #warning "__CM0_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M0 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = 0x0U; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M0 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = 0x0U; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm0plus.h b/Drivers/CMSIS/Include/core_cm0plus.h new file mode 100644 index 0000000..d104965 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm0plus.h @@ -0,0 +1,1085 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V5.0.7 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex-M0+ + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0+ definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ + __CM0PLUS_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000U + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0+ header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0+ */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t vectors = SCB->VTOR; +#else + uint32_t vectors = 0x0U; +#endif + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t vectors = SCB->VTOR; +#else + uint32_t vectors = 0x0U; +#endif + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm1.h b/Drivers/CMSIS/Include/core_cm1.h new file mode 100644 index 0000000..76b4569 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm1.h @@ -0,0 +1,979 @@ +/**************************************************************************//** + * @file core_cm1.h + * @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File + * @version V1.0.1 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM1_H_GENERIC +#define __CORE_CM1_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M1 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM1 definitions */ +#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \ + __CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (1U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM1_H_DEPENDANT +#define __CORE_CM1_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM1_REV + #define __CM1_REV 0x0100U + #warning "__CM1_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M1 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */ + +#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M1 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)0x0U; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M1 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)0x0U; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm23.h b/Drivers/CMSIS/Include/core_cm23.h new file mode 100644 index 0000000..b79c6af --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm23.h @@ -0,0 +1,1996 @@ +/**************************************************************************//** + * @file core_cm23.h + * @brief CMSIS Cortex-M23 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM23_H_GENERIC +#define __CORE_CM23_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M23 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __CM23_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM23_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM23_CMSIS_VERSION ((__CM23_CMSIS_VERSION_MAIN << 16U) | \ + __CM23_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (23U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM23_H_DEPENDANT +#define __CORE_CM23_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM23_REV + #define __CM23_REV 0x0000U + #warning "__CM23_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M23 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for Cortex-M23 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for Cortex-M23 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm3.h b/Drivers/CMSIS/Include/core_cm3.h new file mode 100644 index 0000000..8157ca7 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm3.h @@ -0,0 +1,1937 @@ +/**************************************************************************//** + * @file core_cm3.h + * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM3_H_GENERIC +#define __CORE_CM3_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M3 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM3 definitions */ +#define __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \ + __CM3_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (3U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM3_H_DEPENDANT +#define __CORE_CM3_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM3_REV + #define __CM3_REV 0x0200U + #warning "__CM3_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M3 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV < 0x0201U) /* core r2p1 */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#else +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +#else + uint32_t RESERVED1[1U]; +#endif +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ +#endif + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M3 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm33.h b/Drivers/CMSIS/Include/core_cm33.h new file mode 100644 index 0000000..7fed59a --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm33.h @@ -0,0 +1,2910 @@ +/**************************************************************************//** + * @file core_cm33.h + * @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM33_H_GENERIC +#define __CORE_CM33_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M33 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM33 definitions */ +#define __CM33_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM33_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM33_CMSIS_VERSION ((__CM33_CMSIS_VERSION_MAIN << 16U) | \ + __CM33_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (33U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_FP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM33_H_DEPENDANT +#define __CORE_CM33_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM33_REV + #define __CM33_REV 0x0000U + #warning "__CM33_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M33 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm35p.h b/Drivers/CMSIS/Include/core_cm35p.h new file mode 100644 index 0000000..5579c82 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm35p.h @@ -0,0 +1,2910 @@ +/**************************************************************************//** + * @file core_cm35p.h + * @brief CMSIS Cortex-M35P Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM35P_H_GENERIC +#define __CORE_CM35P_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M35P + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM35P definitions */ +#define __CM35P_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM35P_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM35P_CMSIS_VERSION ((__CM35P_CMSIS_VERSION_MAIN << 16U) | \ + __CM35P_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (35U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_FP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM35P_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM35P_H_DEPENDANT +#define __CORE_CM35P_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM35P_REV + #define __CM35P_REV 0x0000U + #warning "__CM35P_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M35P */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM35P_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm4.h b/Drivers/CMSIS/Include/core_cm4.h new file mode 100644 index 0000000..12c023b --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm4.h @@ -0,0 +1,2124 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (4U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M4 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm7.h b/Drivers/CMSIS/Include/core_cm7.h new file mode 100644 index 0000000..c4515d8 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm7.h @@ -0,0 +1,2725 @@ +/**************************************************************************//** + * @file core_cm7.h + * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File + * @version V5.1.1 + * @date 28. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM7_H_GENERIC +#define __CORE_CM7_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M7 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM7 definitions */ +#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \ + __CM7_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (7U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM7_H_DEPENDANT +#define __CORE_CM7_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM7_REV + #define __CM7_REV 0x0000U + #warning "__CM7_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __ICACHE_PRESENT + #define __ICACHE_PRESENT 0U + #warning "__ICACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DCACHE_PRESENT + #define __DCACHE_PRESENT 0U + #warning "__DCACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DTCM_PRESENT + #define __DTCM_PRESENT 0U + #warning "__DTCM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M7 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[1U]; + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED3[93U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */ + +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISDYNADD_Pos 26U /*!< ACTLR: DISDYNADD Position */ +#define SCnSCB_ACTLR_DISDYNADD_Msk (1UL << SCnSCB_ACTLR_DISDYNADD_Pos) /*!< ACTLR: DISDYNADD Mask */ + +#define SCnSCB_ACTLR_DISISSCH1_Pos 21U /*!< ACTLR: DISISSCH1 Position */ +#define SCnSCB_ACTLR_DISISSCH1_Msk (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos) /*!< ACTLR: DISISSCH1 Mask */ + +#define SCnSCB_ACTLR_DISDI_Pos 16U /*!< ACTLR: DISDI Position */ +#define SCnSCB_ACTLR_DISDI_Msk (0x1FUL << SCnSCB_ACTLR_DISDI_Pos) /*!< ACTLR: DISDI Mask */ + +#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos 15U /*!< ACTLR: DISCRITAXIRUR Position */ +#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos) /*!< ACTLR: DISCRITAXIRUR Mask */ + +#define SCnSCB_ACTLR_DISBTACALLOC_Pos 14U /*!< ACTLR: DISBTACALLOC Position */ +#define SCnSCB_ACTLR_DISBTACALLOC_Msk (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos) /*!< ACTLR: DISBTACALLOC Mask */ + +#define SCnSCB_ACTLR_DISBTACREAD_Pos 13U /*!< ACTLR: DISBTACREAD Position */ +#define SCnSCB_ACTLR_DISBTACREAD_Msk (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos) /*!< ACTLR: DISBTACREAD Mask */ + +#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */ + +#define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */ +#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */ + +#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */ +#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED3[981U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = SCB->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## Cache functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_CacheFunctions Cache Functions + \brief Functions that configure Instruction and Data cache. + @{ + */ + +/* Cache Size ID Register Macros */ +#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) +#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) + +#define __SCB_DCACHE_LINE_SIZE 32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */ +#define __SCB_ICACHE_LINE_SIZE 32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */ + +/** + \brief Enable I-Cache + \details Turns on I-Cache + */ +__STATIC_FORCEINLINE void SCB_EnableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + if (SCB->CCR & SCB_CCR_IC_Msk) return; /* return if ICache is already enabled */ + + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable I-Cache + \details Turns off I-Cache + */ +__STATIC_FORCEINLINE void SCB_DisableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */ + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate I-Cache + \details Invalidates I-Cache + */ +__STATIC_FORCEINLINE void SCB_InvalidateICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; + __DSB(); + __ISB(); + #endif +} + + +/** + \brief I-Cache Invalidate by address + \details Invalidates I-Cache for the given address. + I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. + I-Cache memory blocks which are part of given address + given size are invalidated. + \param[in] addr address + \param[in] isize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + if ( isize > 0 ) { + int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->ICIMVAU = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_ICACHE_LINE_SIZE; + op_size -= __SCB_ICACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief Enable D-Cache + \details Turns on D-Cache + */ +__STATIC_FORCEINLINE void SCB_EnableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + if (SCB->CCR & SCB_CCR_DC_Msk) return; /* return if DCache is already enabled */ + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + __DSB(); + + SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */ + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable D-Cache + \details Turns off D-Cache + */ +__STATIC_FORCEINLINE void SCB_DisableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate D-Cache + \details Invalidates D-Cache + */ +__STATIC_FORCEINLINE void SCB_InvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean D-Cache + \details Cleans D-Cache + */ +__STATIC_FORCEINLINE void SCB_CleanDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | + ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean & Invalidate D-Cache + \details Cleans and Invalidates D-Cache + */ +__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Invalidate by address + \details Invalidates D-Cache for the given address. + D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are invalidated. + \param[in] addr address + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief D-Cache Clean by address + \details Cleans D-Cache for the given address + D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are cleaned. + \param[in] addr address + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCCMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief D-Cache Clean and Invalidate by address + \details Cleans and invalidates D_Cache for the given address + D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are cleaned and invalidated. + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + +/*@} end of CMSIS_Core_CacheFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_sc000.h b/Drivers/CMSIS/Include/core_sc000.h new file mode 100644 index 0000000..cf92577 --- /dev/null +++ b/Drivers/CMSIS/Include/core_sc000.h @@ -0,0 +1,1025 @@ +/**************************************************************************//** + * @file core_sc000.h + * @brief CMSIS SC000 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC000_H_GENERIC +#define __CORE_SC000_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC000 definitions */ +#define __SC000_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC000_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \ + __SC000_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (000U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC000_H_DEPENDANT +#define __CORE_SC000_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC000_REV + #define __SC000_REV 0x0000U + #warning "__SC000_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC000 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED0[1U]; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + uint32_t RESERVED1[154U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the SC000 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for SC000 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for SC000 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for SC000 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_sc300.h b/Drivers/CMSIS/Include/core_sc300.h new file mode 100644 index 0000000..40f3af8 --- /dev/null +++ b/Drivers/CMSIS/Include/core_sc300.h @@ -0,0 +1,1912 @@ +/**************************************************************************//** + * @file core_sc300.h + * @brief CMSIS SC300 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 31. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC300_H_GENERIC +#define __CORE_SC300_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC3000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC300 definitions */ +#define __SC300_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC300_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16U) | \ + __SC300_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (300U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC300_H_DEPENDANT +#define __CORE_SC300_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC300_REV + #define __SC300_REV 0x0000U + #warning "__SC300_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC300 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED1[129U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M3 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/mpu_armv7.h b/Drivers/CMSIS/Include/mpu_armv7.h new file mode 100644 index 0000000..66ef59b --- /dev/null +++ b/Drivers/CMSIS/Include/mpu_armv7.h @@ -0,0 +1,272 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.1.0 + * @date 08. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2017-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \ + (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | \ + (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | \ + (((MPU_RASR_ENABLE_Msk)))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if shareable) or 010b (if non-shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/Drivers/CMSIS/Include/mpu_armv8.h b/Drivers/CMSIS/Include/mpu_armv8.h new file mode 100644 index 0000000..0041d4d --- /dev/null +++ b/Drivers/CMSIS/Include/mpu_armv8.h @@ -0,0 +1,346 @@ +/****************************************************************************** + * @file mpu_armv8.h + * @brief CMSIS MPU API for Armv8-M and Armv8.1-M MPU + * @version V5.1.0 + * @date 08. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2017-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV8_H +#define ARM_MPU_ARMV8_H + +/** \brief Attribute for device memory (outer only) */ +#define ARM_MPU_ATTR_DEVICE ( 0U ) + +/** \brief Attribute for non-cacheable, normal memory */ +#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U ) + +/** \brief Attribute for normal memory (outer and inner) +* \param NT Non-Transient: Set to 1 for non-transient data. +* \param WB Write-Back: Set to 1 to use write-back update policy. +* \param RA Read Allocation: Set to 1 to use cache allocation on read miss. +* \param WA Write Allocation: Set to 1 to use cache allocation on write miss. +*/ +#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \ + (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U)) + +/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U) + +/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRE (1U) + +/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGRE (2U) + +/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_GRE (3U) + +/** \brief Memory Attribute +* \param O Outer memory attributes +* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes +*/ +#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U))) + +/** \brief Normal memory non-shareable */ +#define ARM_MPU_SH_NON (0U) + +/** \brief Normal memory outer shareable */ +#define ARM_MPU_SH_OUTER (2U) + +/** \brief Normal memory inner shareable */ +#define ARM_MPU_SH_INNER (3U) + +/** \brief Memory access permissions +* \param RO Read-Only: Set to 1 for read-only memory. +* \param NP Non-Privileged: Set to 1 for non-privileged memory. +*/ +#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U)) + +/** \brief Region Base Address Register value +* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned. +* \param SH Defines the Shareability domain for this memory region. +* \param RO Read-Only: Set to 1 for a read-only memory region. +* \param NP Non-Privileged: Set to 1 for a non-privileged memory region. +* \oaram XN eXecute Never: Set to 1 for a non-executable memory region. +*/ +#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \ + ((BASE & MPU_RBAR_BASE_Msk) | \ + ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \ + ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \ + ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk)) + +/** \brief Region Limit Address Register value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR(LIMIT, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +#if defined(MPU_RLAR_PXN_Pos) + +/** \brief Region Limit Address Register with PXN value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param PXN Privileged execute never. Defines whether code can be executed from this privileged region. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((PXN << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +#endif + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; /*!< Region Base Address Register value */ + uint32_t RLAR; /*!< Region Limit Address Register value */ +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +#ifdef MPU_NS +/** Enable the Non-secure MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control) +{ + MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the Non-secure MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable_NS(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} +#endif + +/** Set the memory attribute encoding to the given MPU. +* \param mpu Pointer to the MPU to be configured. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr) +{ + const uint8_t reg = idx / 4U; + const uint32_t pos = ((idx % 4U) * 8U); + const uint32_t mask = 0xFFU << pos; + + if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) { + return; // invalid index + } + + mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask)); +} + +/** Set the memory attribute encoding. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU, idx, attr); +} + +#ifdef MPU_NS +/** Set the memory attribute encoding to the Non-secure MPU. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr); +} +#endif + +/** Clear and disable the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr) +{ + mpu->RNR = rnr; + mpu->RLAR = 0U; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU, rnr); +} + +#ifdef MPU_NS +/** Clear and disable the given Non-secure MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU_NS, rnr); +} +#endif + +/** Configure the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + mpu->RNR = rnr; + mpu->RBAR = rbar; + mpu->RLAR = rlar; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar); +} + +#ifdef MPU_NS +/** Configure the given Non-secure MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar); +} +#endif + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table to the given MPU. +* \param mpu Pointer to the MPU registers to be used. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + if (cnt == 1U) { + mpu->RNR = rnr; + ARM_MPU_OrderedMemcpy(&(mpu->RBAR), &(table->RBAR), rowWordSize); + } else { + uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U); + uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES; + + mpu->RNR = rnrBase; + while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) { + uint32_t c = MPU_TYPE_RALIASES - rnrOffset; + ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize); + table += c; + cnt -= c; + rnrOffset = 0U; + rnrBase += MPU_TYPE_RALIASES; + mpu->RNR = rnrBase; + } + + ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize); + } +} + +/** Load the given number of MPU regions from a table. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU, rnr, table, cnt); +} + +#ifdef MPU_NS +/** Load the given number of MPU regions from a table to the Non-secure MPU. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt); +} +#endif + +#endif + diff --git a/Drivers/CMSIS/Include/tz_context.h b/Drivers/CMSIS/Include/tz_context.h new file mode 100644 index 0000000..0d09749 --- /dev/null +++ b/Drivers/CMSIS/Include/tz_context.h @@ -0,0 +1,70 @@ +/****************************************************************************** + * @file tz_context.h + * @brief Context Management for Armv8-M TrustZone + * @version V1.0.1 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef TZ_CONTEXT_H +#define TZ_CONTEXT_H + +#include + +#ifndef TZ_MODULEID_T +#define TZ_MODULEID_T +/// \details Data type that identifies secure software modules called by a process. +typedef uint32_t TZ_ModuleId_t; +#endif + +/// \details TZ Memory ID identifies an allocated memory slot. +typedef uint32_t TZ_MemoryId_t; + +/// Initialize secure context memory system +/// \return execution status (1: success, 0: error) +uint32_t TZ_InitContextSystem_S (void); + +/// Allocate context memory for calling secure software modules in TrustZone +/// \param[in] module identifies software modules called from non-secure mode +/// \return value != 0 id TrustZone memory slot identifier +/// \return value 0 no memory available or internal error +TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module); + +/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id); + +/// Load secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_LoadContext_S (TZ_MemoryId_t id); + +/// Store secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_StoreContext_S (TZ_MemoryId_t id); + +#endif // TZ_CONTEXT_H diff --git a/Drivers/CMSIS/LICENSE.txt b/Drivers/CMSIS/LICENSE.txt new file mode 100644 index 0000000..8dada3e --- /dev/null +++ b/Drivers/CMSIS/LICENSE.txt @@ -0,0 +1,201 @@ + Apache License + Version 2.0, January 2004 + http://www.apache.org/licenses/ + + TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION + + 1. Definitions. + + "License" shall mean the terms and conditions for use, reproduction, + and distribution as defined by Sections 1 through 9 of this document. + + "Licensor" shall mean the copyright owner or entity authorized by + the copyright owner that is granting the License. + + "Legal Entity" shall mean the union of the acting entity and all + other entities that control, are controlled by, or are under common + control with that entity. For the purposes of this definition, + "control" means (i) the power, direct or indirect, to cause the + direction or management of such entity, whether by contract or + otherwise, or (ii) ownership of fifty percent (50%) or more of the + outstanding shares, or (iii) beneficial ownership of such entity. + + "You" (or "Your") shall mean an individual or Legal Entity + exercising permissions granted by this License. + + "Source" form shall mean the preferred form for making modifications, + including but not limited to software source code, documentation + source, and configuration files. + + "Object" form shall mean any form resulting from mechanical + transformation or translation of a Source form, including but + not limited to compiled object code, generated documentation, + and conversions to other media types. + + "Work" shall mean the work of authorship, whether in Source or + Object form, made available under the License, as indicated by a + copyright notice that is included in or attached to the work + (an example is provided in the Appendix below). + + "Derivative Works" shall mean any work, whether in Source or Object + form, that is based on (or derived from) the Work and for which the + editorial revisions, annotations, elaborations, or other modifications + represent, as a whole, an original work of authorship. For the purposes + of this License, Derivative Works shall not include works that remain + separable from, or merely link (or bind by name) to the interfaces of, + the Work and Derivative Works thereof. + + "Contribution" shall mean any work of authorship, including + the original version of the Work and any modifications or additions + to that Work or Derivative Works thereof, that is intentionally + submitted to Licensor for inclusion in the Work by the copyright owner + or by an individual or Legal Entity authorized to submit on behalf of + the copyright owner. For the purposes of this definition, "submitted" + means any form of electronic, verbal, or written communication sent + to the Licensor or its representatives, including but not limited to + communication on electronic mailing lists, source code control systems, + and issue tracking systems that are managed by, or on behalf of, the + Licensor for the purpose of discussing and improving the Work, but + excluding communication that is conspicuously marked or otherwise + designated in writing by the copyright owner as "Not a Contribution." + + "Contributor" shall mean Licensor and any individual or Legal Entity + on behalf of whom a Contribution has been received by Licensor and + subsequently incorporated within the Work. + + 2. Grant of Copyright License. Subject to the terms and conditions of + this License, each Contributor hereby grants to You a perpetual, + worldwide, non-exclusive, no-charge, royalty-free, irrevocable + copyright license to reproduce, prepare Derivative Works of, + publicly display, publicly perform, sublicense, and distribute the + Work and such Derivative Works in Source or Object form. + + 3. Grant of Patent License. Subject to the terms and conditions of + this License, each Contributor hereby grants to You a perpetual, + worldwide, non-exclusive, no-charge, royalty-free, irrevocable + (except as stated in this section) patent license to make, have made, + use, offer to sell, sell, import, and otherwise transfer the Work, + where such license applies only to those patent claims licensable + by such Contributor that are necessarily infringed by their + Contribution(s) alone or by combination of their Contribution(s) + with the Work to which such Contribution(s) was submitted. If You + institute patent litigation against any entity (including a + cross-claim or counterclaim in a lawsuit) alleging that the Work + or a Contribution incorporated within the Work constitutes direct + or contributory patent infringement, then any patent licenses + granted to You under this License for that Work shall terminate + as of the date such litigation is filed. + + 4. Redistribution. You may reproduce and distribute copies of the + Work or Derivative Works thereof in any medium, with or without + modifications, and in Source or Object form, provided that You + meet the following conditions: + + (a) You must give any other recipients of the Work or + Derivative Works a copy of this License; and + + (b) You must cause any modified files to carry prominent notices + stating that You changed the files; and + + (c) You must retain, in the Source form of any Derivative Works + that You distribute, all copyright, patent, trademark, and + attribution notices from the Source form of the Work, + excluding those notices that do not pertain to any part of + the Derivative Works; and + + (d) If the Work includes a "NOTICE" text file as part of its + distribution, then any Derivative Works that You distribute must + include a readable copy of the attribution notices contained + within such NOTICE file, excluding those notices that do not + pertain to any part of the Derivative Works, in at least one + of the following places: within a NOTICE text file distributed + as part of the Derivative Works; within the Source form or + documentation, if provided along with the Derivative Works; or, + within a display generated by the Derivative Works, if and + wherever such third-party notices normally appear. The contents + of the NOTICE file are for informational purposes only and + do not modify the License. You may add Your own attribution + notices within Derivative Works that You distribute, alongside + or as an addendum to the NOTICE text from the Work, provided + that such additional attribution notices cannot be construed + as modifying the License. + + You may add Your own copyright statement to Your modifications and + may provide additional or different license terms and conditions + for use, reproduction, or distribution of Your modifications, or + for any such Derivative Works as a whole, provided Your use, + reproduction, and distribution of the Work otherwise complies with + the conditions stated in this License. + + 5. Submission of Contributions. Unless You explicitly state otherwise, + any Contribution intentionally submitted for inclusion in the Work + by You to the Licensor shall be under the terms and conditions of + this License, without any additional terms or conditions. + Notwithstanding the above, nothing herein shall supersede or modify + the terms of any separate license agreement you may have executed + with Licensor regarding such Contributions. + + 6. Trademarks. This License does not grant permission to use the trade + names, trademarks, service marks, or product names of the Licensor, + except as required for reasonable and customary use in describing the + origin of the Work and reproducing the content of the NOTICE file. + + 7. Disclaimer of Warranty. Unless required by applicable law or + agreed to in writing, Licensor provides the Work (and each + Contributor provides its Contributions) on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or + implied, including, without limitation, any warranties or conditions + of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A + PARTICULAR PURPOSE. You are solely responsible for determining the + appropriateness of using or redistributing the Work and assume any + risks associated with Your exercise of permissions under this License. + + 8. Limitation of Liability. In no event and under no legal theory, + whether in tort (including negligence), contract, or otherwise, + unless required by applicable law (such as deliberate and grossly + negligent acts) or agreed to in writing, shall any Contributor be + liable to You for damages, including any direct, indirect, special, + incidental, or consequential damages of any character arising as a + result of this License or out of the use or inability to use the + Work (including but not limited to damages for loss of goodwill, + work stoppage, computer failure or malfunction, or any and all + other commercial damages or losses), even if such Contributor + has been advised of the possibility of such damages. + + 9. Accepting Warranty or Additional Liability. While redistributing + the Work or Derivative Works thereof, You may choose to offer, + and charge a fee for, acceptance of support, warranty, indemnity, + or other liability obligations and/or rights consistent with this + License. However, in accepting such obligations, You may act only + on Your own behalf and on Your sole responsibility, not on behalf + of any other Contributor, and only if You agree to indemnify, + defend, and hold each Contributor harmless for any liability + incurred by, or claims asserted against, such Contributor by reason + of your accepting any such warranty or additional liability. + + END OF TERMS AND CONDITIONS + + APPENDIX: How to apply the Apache License to your work. + + To apply the Apache License to your work, attach the following + boilerplate notice, with the fields enclosed by brackets "{}" + replaced with your own identifying information. (Don't include + the brackets!) The text should be enclosed in the appropriate + comment syntax for the file format. We also recommend that a + file or class name and description of purpose be included on the + same "printed page" as the copyright notice for easier + identification within third-party archives. + + Copyright {yyyy} {name of copyright owner} + + Licensed under the Apache License, Version 2.0 (the "License"); + you may not use this file except in compliance with the License. + You may obtain a copy of the License at + + http://www.apache.org/licenses/LICENSE-2.0 + + Unless required by applicable law or agreed to in writing, software + distributed under the License is distributed on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + See the License for the specific language governing permissions and + limitations under the License. diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h new file mode 100644 index 0000000..844bb94 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h @@ -0,0 +1,4095 @@ +/** + ****************************************************************************** + * @file stm32_hal_legacy.h + * @author MCD Application Team + * @brief This file contains aliases definition for the STM32Cube HAL constants + * macros and functions maintained for legacy purpose. + ****************************************************************************** + * @attention + * + * Copyright (c) 2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32_HAL_LEGACY +#define STM32_HAL_LEGACY + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose + * @{ + */ +#define AES_FLAG_RDERR CRYP_FLAG_RDERR +#define AES_FLAG_WRERR CRYP_FLAG_WRERR +#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF +#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR +#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR +#if defined(STM32U5) +#define CRYP_DATATYPE_32B CRYP_NO_SWAP +#define CRYP_DATATYPE_16B CRYP_HALFWORD_SWAP +#define CRYP_DATATYPE_8B CRYP_BYTE_SWAP +#define CRYP_DATATYPE_1B CRYP_BIT_SWAP +#define CRYP_CCF_CLEAR CRYP_CLEAR_CCF +#define CRYP_ERR_CLEAR CRYP_CLEAR_RWEIF +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose + * @{ + */ +#define ADC_RESOLUTION12b ADC_RESOLUTION_12B +#define ADC_RESOLUTION10b ADC_RESOLUTION_10B +#define ADC_RESOLUTION8b ADC_RESOLUTION_8B +#define ADC_RESOLUTION6b ADC_RESOLUTION_6B +#define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN +#define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED +#define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV +#define EOC_SEQ_CONV ADC_EOC_SEQ_CONV +#define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV +#define REGULAR_GROUP ADC_REGULAR_GROUP +#define INJECTED_GROUP ADC_INJECTED_GROUP +#define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP +#define AWD_EVENT ADC_AWD_EVENT +#define AWD1_EVENT ADC_AWD1_EVENT +#define AWD2_EVENT ADC_AWD2_EVENT +#define AWD3_EVENT ADC_AWD3_EVENT +#define OVR_EVENT ADC_OVR_EVENT +#define JQOVF_EVENT ADC_JQOVF_EVENT +#define ALL_CHANNELS ADC_ALL_CHANNELS +#define REGULAR_CHANNELS ADC_REGULAR_CHANNELS +#define INJECTED_CHANNELS ADC_INJECTED_CHANNELS +#define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR +#define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT +#define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 +#define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 +#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 +#define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 +#define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 +#define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO +#define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 +#define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO +#define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 +#define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO +#define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 +#define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 +#define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE +#define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING +#define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING +#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING +#define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 + +#define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY +#define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY +#define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC +#define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC +#define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL +#define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL +#define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 + +#if defined(STM32H7) +#define ADC_CHANNEL_VBAT_DIV4 ADC_CHANNEL_VBAT +#endif /* STM32H7 */ + +#if defined(STM32U5) +#define ADC_SAMPLETIME_5CYCLE ADC_SAMPLETIME_5CYCLES +#define ADC_SAMPLETIME_391CYCLES_5 ADC_SAMPLETIME_391CYCLES +#define ADC4_SAMPLETIME_160CYCLES_5 ADC4_SAMPLETIME_814CYCLES_5 +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose + * @{ + */ +#define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE +#define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE +#define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 +#define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 +#define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 +#define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 +#define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 +#define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 +#define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 +#if defined(STM32L0) +#define COMP_LPTIMCONNECTION_ENABLED ((uint32_t)0x00000003U) /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */ +#endif +#define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR +#if defined(STM32F373xC) || defined(STM32F378xx) +#define COMP_OUTPUT_TIM3IC1 COMP_OUTPUT_COMP1_TIM3IC1 +#define COMP_OUTPUT_TIM3OCREFCLR COMP_OUTPUT_COMP1_TIM3OCREFCLR +#endif /* STM32F373xC || STM32F378xx */ + +#if defined(STM32L0) || defined(STM32L4) +#define COMP_WINDOWMODE_ENABLE COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON + +#define COMP_NONINVERTINGINPUT_IO1 COMP_INPUT_PLUS_IO1 +#define COMP_NONINVERTINGINPUT_IO2 COMP_INPUT_PLUS_IO2 +#define COMP_NONINVERTINGINPUT_IO3 COMP_INPUT_PLUS_IO3 +#define COMP_NONINVERTINGINPUT_IO4 COMP_INPUT_PLUS_IO4 +#define COMP_NONINVERTINGINPUT_IO5 COMP_INPUT_PLUS_IO5 +#define COMP_NONINVERTINGINPUT_IO6 COMP_INPUT_PLUS_IO6 + +#define COMP_INVERTINGINPUT_1_4VREFINT COMP_INPUT_MINUS_1_4VREFINT +#define COMP_INVERTINGINPUT_1_2VREFINT COMP_INPUT_MINUS_1_2VREFINT +#define COMP_INVERTINGINPUT_3_4VREFINT COMP_INPUT_MINUS_3_4VREFINT +#define COMP_INVERTINGINPUT_VREFINT COMP_INPUT_MINUS_VREFINT +#define COMP_INVERTINGINPUT_DAC1_CH1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC1_CH2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_DAC1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO1 COMP_INPUT_MINUS_IO1 +#if defined(STM32L0) +/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2), */ +/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding */ +/* to the second dedicated IO (only for COMP2). */ +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO2 +#else +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_IO2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO3 +#endif +#define COMP_INVERTINGINPUT_IO4 COMP_INPUT_MINUS_IO4 +#define COMP_INVERTINGINPUT_IO5 COMP_INPUT_MINUS_IO5 + +#define COMP_OUTPUTLEVEL_LOW COMP_OUTPUT_LEVEL_LOW +#define COMP_OUTPUTLEVEL_HIGH COMP_OUTPUT_LEVEL_HIGH + +/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose. */ +/* To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()". */ +#if defined(COMP_CSR_LOCK) +#define COMP_FLAG_LOCK COMP_CSR_LOCK +#elif defined(COMP_CSR_COMP1LOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMP1LOCK +#elif defined(COMP_CSR_COMPxLOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMPxLOCK +#endif + +#if defined(STM32L4) +#define COMP_BLANKINGSRCE_TIM1OC5 COMP_BLANKINGSRC_TIM1_OC5_COMP1 +#define COMP_BLANKINGSRCE_TIM2OC3 COMP_BLANKINGSRC_TIM2_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC3 COMP_BLANKINGSRC_TIM3_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC4 COMP_BLANKINGSRC_TIM3_OC4_COMP2 +#define COMP_BLANKINGSRCE_TIM8OC5 COMP_BLANKINGSRC_TIM8_OC5_COMP2 +#define COMP_BLANKINGSRCE_TIM15OC1 COMP_BLANKINGSRC_TIM15_OC1_COMP2 +#define COMP_BLANKINGSRCE_NONE COMP_BLANKINGSRC_NONE +#endif + +#if defined(STM32L0) +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWSPEED COMP_POWERMODE_ULTRALOWPOWER +#else +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_HIGHSPEED +#define COMP_MODE_MEDIUMSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWPOWER COMP_POWERMODE_LOWPOWER +#define COMP_MODE_ULTRALOWPOWER COMP_POWERMODE_ULTRALOWPOWER +#endif + +#endif +/** + * @} + */ + +/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose + * @{ + */ +#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig +#if defined(STM32U5) +#define MPU_DEVICE_nGnRnE MPU_DEVICE_NGNRNE +#define MPU_DEVICE_nGnRE MPU_DEVICE_NGNRE +#define MPU_DEVICE_nGRE MPU_DEVICE_NGRE +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup CRC_Aliases CRC API aliases + * @{ + */ +#if defined(STM32H5) || defined(STM32C0) +#else +#define HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse /*!< Aliased to HAL_CRCEx_Input_Data_Reverse for inter STM32 series compatibility */ +#define HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse /*!< Aliased to HAL_CRCEx_Output_Data_Reverse for inter STM32 series compatibility */ +#endif +/** + * @} + */ + +/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE +#define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define DAC1_CHANNEL_1 DAC_CHANNEL_1 +#define DAC1_CHANNEL_2 DAC_CHANNEL_2 +#define DAC2_CHANNEL_1 DAC_CHANNEL_1 +#define DAC_WAVE_NONE 0x00000000U +#define DAC_WAVE_NOISE DAC_CR_WAVE1_0 +#define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 +#define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE +#define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE +#define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE + +#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5) +#define DAC_CHIPCONNECT_DISABLE DAC_CHIPCONNECT_EXTERNAL +#define DAC_CHIPCONNECT_ENABLE DAC_CHIPCONNECT_INTERNAL +#endif + +#if defined(STM32U5) +#define DAC_TRIGGER_STOP_LPTIM1_OUT DAC_TRIGGER_STOP_LPTIM1_CH1 +#define DAC_TRIGGER_STOP_LPTIM3_OUT DAC_TRIGGER_STOP_LPTIM3_CH1 +#define DAC_TRIGGER_LPTIM1_OUT DAC_TRIGGER_LPTIM1_CH1 +#define DAC_TRIGGER_LPTIM3_OUT DAC_TRIGGER_LPTIM3_CH1 +#endif + +#if defined(STM32H5) +#define DAC_TRIGGER_LPTIM1_OUT DAC_TRIGGER_LPTIM1_CH1 +#define DAC_TRIGGER_LPTIM2_OUT DAC_TRIGGER_LPTIM2_CH1 +#endif + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4) +#define HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID +#define HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID +#endif + +/** + * @} + */ + +/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 +#define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 +#define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 +#define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 +#define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 +#define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 +#define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 +#define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 +#define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 +#define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 +#define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 +#define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 +#define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 +#define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 + +#define IS_HAL_REMAPDMA IS_DMA_REMAP +#define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE +#define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE + +#if defined(STM32L4) + +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI1 HAL_DMAMUX1_REQ_GEN_EXTI1 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI2 HAL_DMAMUX1_REQ_GEN_EXTI2 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI3 HAL_DMAMUX1_REQ_GEN_EXTI3 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI4 HAL_DMAMUX1_REQ_GEN_EXTI4 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI5 HAL_DMAMUX1_REQ_GEN_EXTI5 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI6 HAL_DMAMUX1_REQ_GEN_EXTI6 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI7 HAL_DMAMUX1_REQ_GEN_EXTI7 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI8 HAL_DMAMUX1_REQ_GEN_EXTI8 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI9 HAL_DMAMUX1_REQ_GEN_EXTI9 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI10 HAL_DMAMUX1_REQ_GEN_EXTI10 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI11 HAL_DMAMUX1_REQ_GEN_EXTI11 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI12 HAL_DMAMUX1_REQ_GEN_EXTI12 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI13 HAL_DMAMUX1_REQ_GEN_EXTI13 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI14 HAL_DMAMUX1_REQ_GEN_EXTI14 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI15 HAL_DMAMUX1_REQ_GEN_EXTI15 +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE HAL_DMAMUX1_REQ_GEN_DSI_TE +#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT HAL_DMAMUX1_REQ_GEN_DSI_EOT +#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT HAL_DMAMUX1_REQ_GEN_DMA2D_EOT +#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT HAL_DMAMUX1_REQ_GEN_LTDC_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define DMA_REQUEST_DCMI_PSSI DMA_REQUEST_DCMI +#endif + +#endif /* STM32L4 */ + +#if defined(STM32G0) +#define DMA_REQUEST_DAC1_CHANNEL1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC1_CHANNEL2 DMA_REQUEST_DAC1_CH2 +#define DMA_REQUEST_TIM16_TRIG_COM DMA_REQUEST_TIM16_COM +#define DMA_REQUEST_TIM17_TRIG_COM DMA_REQUEST_TIM17_COM + +#define LL_DMAMUX_REQ_TIM16_TRIG_COM LL_DMAMUX_REQ_TIM16_COM +#define LL_DMAMUX_REQ_TIM17_TRIG_COM LL_DMAMUX_REQ_TIM17_COM +#endif + +#if defined(STM32H7) + +#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 + +#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX +#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX + +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO HAL_DMAMUX1_REQ_GEN_TIM12_TRGO + +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP HAL_DMAMUX2_REQ_GEN_I2C4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP HAL_DMAMUX2_REQ_GEN_SPI6_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT HAL_DMAMUX2_REQ_GEN_COMP1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT HAL_DMAMUX2_REQ_GEN_COMP2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP HAL_DMAMUX2_REQ_GEN_RTC_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_EXTI0 HAL_DMAMUX2_REQ_GEN_EXTI0 +#define HAL_DMAMUX2_REQUEST_GEN_EXTI2 HAL_DMAMUX2_REQ_GEN_EXTI2 +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT HAL_DMAMUX2_REQ_GEN_SPI6_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT HAL_DMAMUX2_REQ_GEN_ADC3_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#define DFSDM_FILTER_EXT_TRIG_LPTIM1 DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM2 DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM3 DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT + +#define DAC_TRIGGER_LP1_OUT DAC_TRIGGER_LPTIM1_OUT +#define DAC_TRIGGER_LP2_OUT DAC_TRIGGER_LPTIM2_OUT + +#endif /* STM32H7 */ + +#if defined(STM32U5) +#define GPDMA1_REQUEST_DCMI GPDMA1_REQUEST_DCMI_PSSI +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD +#define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD +#define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS +#define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES +#define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES +#define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE +#define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE +#define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE +#define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE +#define OBEX_PCROP OPTIONBYTE_PCROP +#define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG +#define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE +#define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE +#define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE +#define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD +#define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD +#define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE +#define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD +#define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD +#define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE +#define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD +#define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD +#define PAGESIZE FLASH_PAGE_SIZE +#define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD +#define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 +#define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 +#define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 +#define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 +#define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST +#define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST +#define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA +#define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB +#define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA +#define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB +#define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE +#define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN +#define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE +#define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN +#define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE +#define FLASH_ERROR_RD HAL_FLASH_ERROR_RD +#define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP +#define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV +#define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR +#define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA +#define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS +#define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST +#define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR +#define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO +#define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS +#define OB_WDG_SW OB_IWDG_SW +#define OB_WDG_HW OB_IWDG_HW +#define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET +#define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET +#define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET +#define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET +#define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR +#define OB_RDP_LEVEL0 OB_RDP_LEVEL_0 +#define OB_RDP_LEVEL1 OB_RDP_LEVEL_1 +#define OB_RDP_LEVEL2 OB_RDP_LEVEL_2 +#if defined(STM32G0) || defined(STM32C0) +#define OB_BOOT_LOCK_DISABLE OB_BOOT_ENTRY_FORCED_NONE +#define OB_BOOT_LOCK_ENABLE OB_BOOT_ENTRY_FORCED_FLASH +#else +#define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE +#define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE +#endif +#if defined(STM32H7) +#define FLASH_FLAG_SNECCE_BANK1RR FLASH_FLAG_SNECCERR_BANK1 +#define FLASH_FLAG_DBECCE_BANK1RR FLASH_FLAG_DBECCERR_BANK1 +#define FLASH_FLAG_STRBER_BANK1R FLASH_FLAG_STRBERR_BANK1 +#define FLASH_FLAG_SNECCE_BANK2RR FLASH_FLAG_SNECCERR_BANK2 +#define FLASH_FLAG_DBECCE_BANK2RR FLASH_FLAG_DBECCERR_BANK2 +#define FLASH_FLAG_STRBER_BANK2R FLASH_FLAG_STRBERR_BANK2 +#define FLASH_FLAG_WDW FLASH_FLAG_WBNE +#define OB_WRP_SECTOR_All OB_WRP_SECTOR_ALL +#endif /* STM32H7 */ +#if defined(STM32U5) +#define OB_USER_nRST_STOP OB_USER_NRST_STOP +#define OB_USER_nRST_STDBY OB_USER_NRST_STDBY +#define OB_USER_nRST_SHDW OB_USER_NRST_SHDW +#define OB_USER_nSWBOOT0 OB_USER_NSWBOOT0 +#define OB_USER_nBOOT0 OB_USER_NBOOT0 +#define OB_nBOOT0_RESET OB_NBOOT0_RESET +#define OB_nBOOT0_SET OB_NBOOT0_SET +#endif /* STM32U5 */ + +/** + * @} + */ + +/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose + * @{ + */ + +#if defined(STM32H7) +#define __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE +#define __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE +#define __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET +#define __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET +#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE +#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose + * @{ + */ + +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 +#define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 +#define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 +#if defined(STM32G4) + +#define HAL_SYSCFG_EnableIOAnalogSwitchBooster HAL_SYSCFG_EnableIOSwitchBooster +#define HAL_SYSCFG_DisableIOAnalogSwitchBooster HAL_SYSCFG_DisableIOSwitchBooster +#define HAL_SYSCFG_EnableIOAnalogSwitchVDD HAL_SYSCFG_EnableIOSwitchVDD +#define HAL_SYSCFG_DisableIOAnalogSwitchVDD HAL_SYSCFG_DisableIOSwitchVDD +#endif /* STM32G4 */ + +#if defined(STM32H5) +#define SYSCFG_IT_FPU_IOC SBS_IT_FPU_IOC +#define SYSCFG_IT_FPU_DZC SBS_IT_FPU_DZC +#define SYSCFG_IT_FPU_UFC SBS_IT_FPU_UFC +#define SYSCFG_IT_FPU_OFC SBS_IT_FPU_OFC +#define SYSCFG_IT_FPU_IDC SBS_IT_FPU_IDC +#define SYSCFG_IT_FPU_IXC SBS_IT_FPU_IXC + +#define SYSCFG_BREAK_FLASH_ECC SBS_BREAK_FLASH_ECC +#define SYSCFG_BREAK_PVD SBS_BREAK_PVD +#define SYSCFG_BREAK_SRAM_ECC SBS_BREAK_SRAM_ECC +#define SYSCFG_BREAK_LOCKUP SBS_BREAK_LOCKUP + +#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 VREFBUF_VOLTAGE_SCALE0 +#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_VOLTAGE_SCALE1 +#define SYSCFG_VREFBUF_VOLTAGE_SCALE2 VREFBUF_VOLTAGE_SCALE2 +#define SYSCFG_VREFBUF_VOLTAGE_SCALE3 VREFBUF_VOLTAGE_SCALE3 + +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE VREFBUF_HIGH_IMPEDANCE_DISABLE +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_HIGH_IMPEDANCE_ENABLE + +#define SYSCFG_FASTMODEPLUS_PB6 SBS_FASTMODEPLUS_PB6 +#define SYSCFG_FASTMODEPLUS_PB7 SBS_FASTMODEPLUS_PB7 +#define SYSCFG_FASTMODEPLUS_PB8 SBS_FASTMODEPLUS_PB8 +#define SYSCFG_FASTMODEPLUS_PB9 SBS_FASTMODEPLUS_PB9 + +#define SYSCFG_ETH_MII SBS_ETH_MII +#define SYSCFG_ETH_RMII SBS_ETH_RMII +#define IS_SYSCFG_ETHERNET_CONFIG IS_SBS_ETHERNET_CONFIG + +#define SYSCFG_MEMORIES_ERASE_FLAG_IPMEE SBS_MEMORIES_ERASE_FLAG_IPMEE +#define SYSCFG_MEMORIES_ERASE_FLAG_MCLR SBS_MEMORIES_ERASE_FLAG_MCLR +#define IS_SYSCFG_MEMORIES_ERASE_FLAG IS_SBS_MEMORIES_ERASE_FLAG + +#define IS_SYSCFG_CODE_CONFIG IS_SBS_CODE_CONFIG + +#define SYSCFG_MPU_NSEC SBS_MPU_NSEC +#define SYSCFG_VTOR_NSEC SBS_VTOR_NSEC +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +#define SYSCFG_SAU SBS_SAU +#define SYSCFG_MPU_SEC SBS_MPU_SEC +#define SYSCFG_VTOR_AIRCR_SEC SBS_VTOR_AIRCR_SEC +#define SYSCFG_LOCK_ALL SBS_LOCK_ALL +#else +#define SYSCFG_LOCK_ALL SBS_LOCK_ALL +#endif /* __ARM_FEATURE_CMSE */ + +#define SYSCFG_CLK SBS_CLK +#define SYSCFG_CLASSB SBS_CLASSB +#define SYSCFG_FPU SBS_FPU +#define SYSCFG_ALL SBS_ALL + +#define SYSCFG_SEC SBS_SEC +#define SYSCFG_NSEC SBS_NSEC + +#define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE __HAL_SBS_FPU_INTERRUPT_ENABLE +#define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE __HAL_SBS_FPU_INTERRUPT_DISABLE + +#define __HAL_SYSCFG_BREAK_ECC_LOCK __HAL_SBS_BREAK_ECC_LOCK +#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK __HAL_SBS_BREAK_LOCKUP_LOCK +#define __HAL_SYSCFG_BREAK_PVD_LOCK __HAL_SBS_BREAK_PVD_LOCK +#define __HAL_SYSCFG_BREAK_SRAM_ECC_LOCK __HAL_SBS_BREAK_SRAM_ECC_LOCK + +#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE __HAL_SBS_FASTMODEPLUS_ENABLE +#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE __HAL_SBS_FASTMODEPLUS_DISABLE + +#define __HAL_SYSCFG_GET_MEMORIES_ERASE_STATUS __HAL_SBS_GET_MEMORIES_ERASE_STATUS +#define __HAL_SYSCFG_CLEAR_MEMORIES_ERASE_STATUS __HAL_SBS_CLEAR_MEMORIES_ERASE_STATUS + +#define IS_SYSCFG_FPU_INTERRUPT IS_SBS_FPU_INTERRUPT +#define IS_SYSCFG_BREAK_CONFIG IS_SBS_BREAK_CONFIG +#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE IS_VREFBUF_VOLTAGE_SCALE +#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE IS_VREFBUF_HIGH_IMPEDANCE +#define IS_SYSCFG_VREFBUF_TRIMMING IS_VREFBUF_TRIMMING +#define IS_SYSCFG_FASTMODEPLUS IS_SBS_FASTMODEPLUS +#define IS_SYSCFG_ITEMS_ATTRIBUTES IS_SBS_ITEMS_ATTRIBUTES +#define IS_SYSCFG_ATTRIBUTES IS_SBS_ATTRIBUTES +#define IS_SYSCFG_LOCK_ITEMS IS_SBS_LOCK_ITEMS + +#define HAL_SYSCFG_VREFBUF_VoltageScalingConfig HAL_VREFBUF_VoltageScalingConfig +#define HAL_SYSCFG_VREFBUF_HighImpedanceConfig HAL_VREFBUF_HighImpedanceConfig +#define HAL_SYSCFG_VREFBUF_TrimmingConfig HAL_VREFBUF_TrimmingConfig +#define HAL_SYSCFG_EnableVREFBUF HAL_EnableVREFBUF +#define HAL_SYSCFG_DisableVREFBUF HAL_DisableVREFBUF + +#define HAL_SYSCFG_EnableIOAnalogSwitchBooster HAL_SBS_EnableIOAnalogSwitchBooster +#define HAL_SYSCFG_DisableIOAnalogSwitchBooster HAL_SBS_DisableIOAnalogSwitchBooster +#define HAL_SYSCFG_ETHInterfaceSelect HAL_SBS_ETHInterfaceSelect + +#define HAL_SYSCFG_Lock HAL_SBS_Lock +#define HAL_SYSCFG_GetLock HAL_SBS_GetLock + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +#define HAL_SYSCFG_ConfigAttributes HAL_SBS_ConfigAttributes +#define HAL_SYSCFG_GetConfigAttributes HAL_SBS_GetConfigAttributes +#endif /* __ARM_FEATURE_CMSE */ + +#endif /* STM32H5 */ + + +/** + * @} + */ + + +/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose + * @{ + */ +#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4) +#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE +#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE +#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8 +#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16 +#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) +#define FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE +#define FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE +#define FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 +#define FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 +#endif +/** + * @} + */ + +/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef +#define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef +/** + * @} + */ + +/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose + * @{ + */ +#define GET_GPIO_SOURCE GPIO_GET_INDEX +#define GET_GPIO_INDEX GPIO_GET_INDEX + +#if defined(STM32F4) +#define GPIO_AF12_SDMMC GPIO_AF12_SDIO +#define GPIO_AF12_SDMMC1 GPIO_AF12_SDIO +#endif + +#if defined(STM32F7) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32L4) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32H7) +#define GPIO_AF7_SDIO1 GPIO_AF7_SDMMC1 +#define GPIO_AF8_SDIO1 GPIO_AF8_SDMMC1 +#define GPIO_AF12_SDIO1 GPIO_AF12_SDMMC1 +#define GPIO_AF9_SDIO2 GPIO_AF9_SDMMC2 +#define GPIO_AF10_SDIO2 GPIO_AF10_SDMMC2 +#define GPIO_AF11_SDIO2 GPIO_AF11_SDMMC2 + +#if defined (STM32H743xx) || defined (STM32H753xx) || defined (STM32H750xx) || defined (STM32H742xx) || \ + defined (STM32H745xx) || defined (STM32H755xx) || defined (STM32H747xx) || defined (STM32H757xx) +#define GPIO_AF10_OTG2_HS GPIO_AF10_OTG2_FS +#define GPIO_AF10_OTG1_FS GPIO_AF10_OTG1_HS +#define GPIO_AF12_OTG2_FS GPIO_AF12_OTG1_FS +#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || STM32H757xx */ +#endif /* STM32H7 */ + +#define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 +#define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 +#define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 + +#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32U5) +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB || STM32U5*/ + +#if defined(STM32L1) +#define GPIO_SPEED_VERY_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_HIGH +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L1 */ + +#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1) +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_HIGH +#endif /* STM32F0 || STM32F3 || STM32F1 */ + +#define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 + +#if defined(STM32U5) +#define GPIO_AF0_RTC_50Hz GPIO_AF0_RTC_50HZ +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_GTZC_Aliased_Defines HAL GTZC Aliased Defines maintained for legacy purpose + * @{ + */ +#if defined(STM32U5) +#define GTZC_PERIPH_DCMI GTZC_PERIPH_DCMI_PSSI +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 + +#define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER +#define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER +#define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD +#define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD +#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER +#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER +#define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE +#define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE + +#if defined(STM32G4) +#define HAL_HRTIM_ExternalEventCounterConfig HAL_HRTIM_ExtEventCounterConfig +#define HAL_HRTIM_ExternalEventCounterEnable HAL_HRTIM_ExtEventCounterEnable +#define HAL_HRTIM_ExternalEventCounterDisable HAL_HRTIM_ExtEventCounterDisable +#define HAL_HRTIM_ExternalEventCounterReset HAL_HRTIM_ExtEventCounterReset +#define HRTIM_TIMEEVENT_A HRTIM_EVENTCOUNTER_A +#define HRTIM_TIMEEVENT_B HRTIM_EVENTCOUNTER_B +#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL HRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL +#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL HRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL +#endif /* STM32G4 */ + +#if defined(STM32H7) +#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 + +#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 +#endif /* STM32H7 */ + +#if defined(STM32F3) +/** @brief Constants defining available sources associated to external events. + */ +#define HRTIM_EVENTSRC_1 (0x00000000U) +#define HRTIM_EVENTSRC_2 (HRTIM_EECR1_EE1SRC_0) +#define HRTIM_EVENTSRC_3 (HRTIM_EECR1_EE1SRC_1) +#define HRTIM_EVENTSRC_4 (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) + +/** @brief Constants defining the DLL calibration periods (in micro seconds) + */ +#define HRTIM_CALIBRATIONRATE_7300 0x00000000U +#define HRTIM_CALIBRATIONRATE_910 (HRTIM_DLLCR_CALRTE_0) +#define HRTIM_CALIBRATIONRATE_114 (HRTIM_DLLCR_CALRTE_1) +#define HRTIM_CALIBRATIONRATE_14 (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0) + +#endif /* STM32F3 */ +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE +#define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE +#define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE +#define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE +#define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE +#define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE +#define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE +#define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE +#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7) +#define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX +#endif +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose + * @{ + */ +#define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE +#define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define KR_KEY_RELOAD IWDG_KEY_RELOAD +#define KR_KEY_ENABLE IWDG_KEY_ENABLE +#define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE +#define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE +/** + * @} + */ + +/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose + * @{ + */ + +#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION +#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS + +#define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING +#define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING +#define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING + +#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION +#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS + +/* The following 3 definition have also been present in a temporary version of lptim.h */ +/* They need to be renamed also to the right name, just in case */ +#define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS + + +/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue +/** + * @} + */ + +#if defined(STM32U5) +#define LPTIM_ISR_CC1 LPTIM_ISR_CC1IF +#define LPTIM_ISR_CC2 LPTIM_ISR_CC2IF +#define LPTIM_CHANNEL_ALL 0x00000000U +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b +#define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b +#define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b +#define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b + +#define NAND_AddressTypedef NAND_AddressTypeDef + +#define __ARRAY_ADDRESS ARRAY_ADDRESS +#define __ADDR_1st_CYCLE ADDR_1ST_CYCLE +#define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE +#define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE +#define __ADDR_4th_CYCLE ADDR_4TH_CYCLE +/** + * @} + */ + +/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose + * @{ + */ +#define NOR_StatusTypedef HAL_NOR_StatusTypeDef +#define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS +#define NOR_ONGOING HAL_NOR_STATUS_ONGOING +#define NOR_ERROR HAL_NOR_STATUS_ERROR +#define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT + +#define __NOR_WRITE NOR_WRITE +#define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT +/** + * @} + */ + +/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose + * @{ + */ + +#define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 +#define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 +#define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 +#define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 + +#define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 +#define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 +#define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 +#define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 + +#define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 +#define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO +#define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 +#define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) +#define HAL_OPAMP_MSP_INIT_CB_ID HAL_OPAMP_MSPINIT_CB_ID +#define HAL_OPAMP_MSP_DEINIT_CB_ID HAL_OPAMP_MSPDEINIT_CB_ID +#endif + +#if defined(STM32L4) || defined(STM32L5) +#define OPAMP_POWERMODE_NORMAL OPAMP_POWERMODE_NORMALPOWER +#elif defined(STM32G4) +#define OPAMP_POWERMODE_NORMAL OPAMP_POWERMODE_NORMALSPEED +#endif + +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS + +#if defined(STM32H7) +#define I2S_IT_TXE I2S_IT_TXP +#define I2S_IT_RXNE I2S_IT_RXP + +#define I2S_FLAG_TXE I2S_FLAG_TXP +#define I2S_FLAG_RXNE I2S_FLAG_RXP +#endif + +#if defined(STM32F7) +#define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL +#endif +/** + * @} + */ + +/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose + * @{ + */ + +/* Compact Flash-ATA registers description */ +#define CF_DATA ATA_DATA +#define CF_SECTOR_COUNT ATA_SECTOR_COUNT +#define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER +#define CF_CYLINDER_LOW ATA_CYLINDER_LOW +#define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH +#define CF_CARD_HEAD ATA_CARD_HEAD +#define CF_STATUS_CMD ATA_STATUS_CMD +#define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE +#define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA + +/* Compact Flash-ATA commands */ +#define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD +#define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD +#define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD +#define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD + +#define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef +#define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS +#define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING +#define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR +#define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FORMAT_BIN RTC_FORMAT_BIN +#define FORMAT_BCD RTC_FORMAT_BCD + +#define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE +#define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE +#define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE + +#define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE +#define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE +#define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT +#define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT + +#define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT +#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 + +#define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE +#define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 +#define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 + +#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT +#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 +#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 + +#if defined(STM32H7) +#define RTC_TAMPCR_TAMPXE RTC_TAMPER_X +#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_X_INTERRUPT + +#define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1 +#define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2 +#define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3 +#define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMPALL +#endif /* STM32H7 */ + +/** + * @} + */ + + +/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE +#define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE + +#define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE +#define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE + +#define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE +#define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE + +#define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE +#define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE +/** + * @} + */ + + +/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE +#define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE +#define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE +#define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE +#define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE +#define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE +#define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE +#define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE +#define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE +#define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE +#define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose + * @{ + */ +#define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE +#define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE + +#define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE +#define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE + +#define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE +#define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE + +#if defined(STM32H7) + +#define SPI_FLAG_TXE SPI_FLAG_TXP +#define SPI_FLAG_RXNE SPI_FLAG_RXP + +#define SPI_IT_TXE SPI_IT_TXP +#define SPI_IT_RXNE SPI_IT_RXP + +#define SPI_FRLVL_EMPTY SPI_RX_FIFO_0PACKET +#define SPI_FRLVL_QUARTER_FULL SPI_RX_FIFO_1PACKET +#define SPI_FRLVL_HALF_FULL SPI_RX_FIFO_2PACKET +#define SPI_FRLVL_FULL SPI_RX_FIFO_3PACKET + +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose + * @{ + */ +#define CCER_CCxE_MASK TIM_CCER_CCxE_MASK +#define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK + +#define TIM_DMABase_CR1 TIM_DMABASE_CR1 +#define TIM_DMABase_CR2 TIM_DMABASE_CR2 +#define TIM_DMABase_SMCR TIM_DMABASE_SMCR +#define TIM_DMABase_DIER TIM_DMABASE_DIER +#define TIM_DMABase_SR TIM_DMABASE_SR +#define TIM_DMABase_EGR TIM_DMABASE_EGR +#define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 +#define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 +#define TIM_DMABase_CCER TIM_DMABASE_CCER +#define TIM_DMABase_CNT TIM_DMABASE_CNT +#define TIM_DMABase_PSC TIM_DMABASE_PSC +#define TIM_DMABase_ARR TIM_DMABASE_ARR +#define TIM_DMABase_RCR TIM_DMABASE_RCR +#define TIM_DMABase_CCR1 TIM_DMABASE_CCR1 +#define TIM_DMABase_CCR2 TIM_DMABASE_CCR2 +#define TIM_DMABase_CCR3 TIM_DMABASE_CCR3 +#define TIM_DMABase_CCR4 TIM_DMABASE_CCR4 +#define TIM_DMABase_BDTR TIM_DMABASE_BDTR +#define TIM_DMABase_DCR TIM_DMABASE_DCR +#define TIM_DMABase_DMAR TIM_DMABASE_DMAR +#define TIM_DMABase_OR1 TIM_DMABASE_OR1 +#define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 +#define TIM_DMABase_CCR5 TIM_DMABASE_CCR5 +#define TIM_DMABase_CCR6 TIM_DMABASE_CCR6 +#define TIM_DMABase_OR2 TIM_DMABASE_OR2 +#define TIM_DMABase_OR3 TIM_DMABASE_OR3 +#define TIM_DMABase_OR TIM_DMABASE_OR + +#define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE +#define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 +#define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 +#define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 +#define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 +#define TIM_EventSource_COM TIM_EVENTSOURCE_COM +#define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER +#define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK +#define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 + +#define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER +#define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS +#define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS +#define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS +#define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS +#define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS +#define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS +#define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS +#define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS +#define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS +#define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS +#define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS +#define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS +#define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS +#define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS +#define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS +#define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS +#define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS + +#if defined(STM32L0) +#define TIM22_TI1_GPIO1 TIM22_TI1_GPIO +#define TIM22_TI1_GPIO2 TIM22_TI1_GPIO +#endif + +#if defined(STM32F3) +#define IS_TIM_HALL_INTERFACE_INSTANCE IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE +#endif + +#if defined(STM32H7) +#define TIM_TIM1_ETR_COMP1_OUT TIM_TIM1_ETR_COMP1 +#define TIM_TIM1_ETR_COMP2_OUT TIM_TIM1_ETR_COMP2 +#define TIM_TIM8_ETR_COMP1_OUT TIM_TIM8_ETR_COMP1 +#define TIM_TIM8_ETR_COMP2_OUT TIM_TIM8_ETR_COMP2 +#define TIM_TIM2_ETR_COMP1_OUT TIM_TIM2_ETR_COMP1 +#define TIM_TIM2_ETR_COMP2_OUT TIM_TIM2_ETR_COMP2 +#define TIM_TIM3_ETR_COMP1_OUT TIM_TIM3_ETR_COMP1 +#define TIM_TIM1_TI1_COMP1_OUT TIM_TIM1_TI1_COMP1 +#define TIM_TIM8_TI1_COMP2_OUT TIM_TIM8_TI1_COMP2 +#define TIM_TIM2_TI4_COMP1_OUT TIM_TIM2_TI4_COMP1 +#define TIM_TIM2_TI4_COMP2_OUT TIM_TIM2_TI4_COMP2 +#define TIM_TIM2_TI4_COMP1COMP2_OUT TIM_TIM2_TI4_COMP1_COMP2 +#define TIM_TIM3_TI1_COMP1_OUT TIM_TIM3_TI1_COMP1 +#define TIM_TIM3_TI1_COMP2_OUT TIM_TIM3_TI1_COMP2 +#define TIM_TIM3_TI1_COMP1COMP2_OUT TIM_TIM3_TI1_COMP1_COMP2 +#endif + +#if defined(STM32U5) || defined(STM32MP2) +#define OCREF_CLEAR_SELECT_Pos OCREF_CLEAR_SELECT_POS +#define OCREF_CLEAR_SELECT_Msk OCREF_CLEAR_SELECT_MSK +#endif +/** + * @} + */ + +/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose + * @{ + */ +#define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING +#define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose + * @{ + */ +#define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE +#define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE + +#define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE +#define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE + +#define __DIV_SAMPLING16 UART_DIV_SAMPLING16 +#define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 +#define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 +#define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 + +#define __DIV_SAMPLING8 UART_DIV_SAMPLING8 +#define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 +#define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 +#define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 + +#define __DIV_LPUART UART_DIV_LPUART + +#define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE +#define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose + * @{ + */ + +#define USART_CLOCK_DISABLED USART_CLOCK_DISABLE +#define USART_CLOCK_ENABLED USART_CLOCK_ENABLE + +#define USARTNACK_ENABLED USART_NACK_ENABLE +#define USARTNACK_DISABLED USART_NACK_DISABLE +/** + * @} + */ + +/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define CFR_BASE WWDG_CFR_BASE + +/** + * @} + */ + +/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose + * @{ + */ +#define CAN_FilterFIFO0 CAN_FILTER_FIFO0 +#define CAN_FilterFIFO1 CAN_FILTER_FIFO1 +#define CAN_IT_RQCP0 CAN_IT_TME +#define CAN_IT_RQCP1 CAN_IT_TME +#define CAN_IT_RQCP2 CAN_IT_TME +#define INAK_TIMEOUT CAN_TIMEOUT_VALUE +#define SLAK_TIMEOUT CAN_TIMEOUT_VALUE +#define CAN_TXSTATUS_FAILED ((uint8_t)0x00U) +#define CAN_TXSTATUS_OK ((uint8_t)0x01U) +#define CAN_TXSTATUS_PENDING ((uint8_t)0x02U) + +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define VLAN_TAG ETH_VLAN_TAG +#define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD +#define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD +#define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD +#define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK +#define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK +#define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK +#define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK + +#define ETH_MMCCR 0x00000100U +#define ETH_MMCRIR 0x00000104U +#define ETH_MMCTIR 0x00000108U +#define ETH_MMCRIMR 0x0000010CU +#define ETH_MMCTIMR 0x00000110U +#define ETH_MMCTGFSCCR 0x0000014CU +#define ETH_MMCTGFMSCCR 0x00000150U +#define ETH_MMCTGFCR 0x00000168U +#define ETH_MMCRFCECR 0x00000194U +#define ETH_MMCRFAECR 0x00000198U +#define ETH_MMCRGUFCR 0x000001C4U + +#define ETH_MAC_TXFIFO_FULL 0x02000000U /* Tx FIFO full */ +#define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U /* Tx FIFO not empty */ +#define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U /* Tx FIFO write active */ +#define ETH_MAC_TXFIFO_IDLE 0x00000000U /* Tx FIFO read status: Idle */ +#define ETH_MAC_TXFIFO_READ 0x00100000U /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */ +#define ETH_MAC_TXFIFO_WAITING 0x00200000U /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */ +#define ETH_MAC_TXFIFO_WRITING 0x00300000U /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */ +#define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U /* MAC transmitter in pause */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U /* MAC transmit frame controller: Idle */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U /* MAC transmit frame controller: Transferring input frame for transmission */ +#define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U /* MAC MII transmit engine active */ +#define ETH_MAC_RXFIFO_EMPTY 0x00000000U /* Rx FIFO fill level: empty */ +#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */ +#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U /* Rx FIFO fill level: fill-level above flow-control activate threshold */ +#define ETH_MAC_RXFIFO_FULL 0x00000300U /* Rx FIFO fill level: full */ +#if defined(STM32F1) +#else +#define ETH_MAC_READCONTROLLER_IDLE 0x00000000U /* Rx FIFO read controller IDLE state */ +#define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U /* Rx FIFO read controller Reading frame data */ +#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U /* Rx FIFO read controller Reading frame status (or time-stamp) */ +#endif +#define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U /* Rx FIFO read controller Flushing the frame data and status */ +#define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U /* Rx FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U /* MAC small FIFO read / write controllers not active */ +#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U /* MAC small FIFO read controller active */ +#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U /* MAC small FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U /* MAC small FIFO read / write controllers active */ +#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U /* MAC MII receive protocol engine active */ + +/** + * @} + */ + +/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR +#define DCMI_IT_OVF DCMI_IT_OVR +#define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI +#define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI + +#define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop +#define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop +#define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop + +/** + * @} + */ + +#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \ + || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \ + || defined(STM32H7) +/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose + * @{ + */ +#define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888 +#define DMA2D_RGB888 DMA2D_OUTPUT_RGB888 +#define DMA2D_RGB565 DMA2D_OUTPUT_RGB565 +#define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555 +#define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444 + +#define CM_ARGB8888 DMA2D_INPUT_ARGB8888 +#define CM_RGB888 DMA2D_INPUT_RGB888 +#define CM_RGB565 DMA2D_INPUT_RGB565 +#define CM_ARGB1555 DMA2D_INPUT_ARGB1555 +#define CM_ARGB4444 DMA2D_INPUT_ARGB4444 +#define CM_L8 DMA2D_INPUT_L8 +#define CM_AL44 DMA2D_INPUT_AL44 +#define CM_AL88 DMA2D_INPUT_AL88 +#define CM_L4 DMA2D_INPUT_L4 +#define CM_A8 DMA2D_INPUT_A8 +#define CM_A4 DMA2D_INPUT_A4 +/** + * @} + */ +#endif /* STM32L4 || STM32F7 || STM32F4 || STM32H7 */ + +#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \ + || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \ + || defined(STM32H7) || defined(STM32U5) +/** @defgroup DMA2D_Aliases DMA2D API Aliases + * @{ + */ +#define HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort /*!< Aliased to HAL_DMA2D_CLUTLoading_Abort + for compatibility with legacy code */ +/** + * @} + */ + +#endif /* STM32L4 || STM32F7 || STM32F4 || STM32H7 || STM32U5 */ + +/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback +/** + * @} + */ + +/** @defgroup HAL_DCACHE_Aliased_Functions HAL DCACHE Aliased Functions maintained for legacy purpose + * @{ + */ + +#if defined(STM32U5) +#define HAL_DCACHE_CleanInvalidateByAddr HAL_DCACHE_CleanInvalidByAddr +#define HAL_DCACHE_CleanInvalidateByAddr_IT HAL_DCACHE_CleanInvalidByAddr_IT +#endif /* STM32U5 */ + +/** + * @} + */ + +#if !defined(STM32F2) +/** @defgroup HASH_alias HASH API alias + * @{ + */ +#define HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler /*!< Redirection for compatibility with legacy code */ +/** + * + * @} + */ +#endif /* STM32F2 */ +/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef +#define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef +#define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish +#define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish +#define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish +#define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish + +/*HASH Algorithm Selection*/ + +#define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 +#define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 +#define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 +#define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 + +#define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH +#define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC + +#define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY +#define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY + +#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7) + +#define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt +#define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End +#define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT +#define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT + +#define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt +#define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End +#define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT +#define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT + +#define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt +#define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End +#define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT +#define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT + +#define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt +#define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End +#define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT +#define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT + +#endif /* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */ +/** + * @} + */ + +/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode +#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode +#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode +#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode +#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode +#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode +#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd\ + )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) +#define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect +#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) +#if defined(STM32L0) +#else +#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) +#endif +#define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) +#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd\ + )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) +#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ) +#define HAL_EnableSRDomainDBGStopMode HAL_EnableDomain3DBGStopMode +#define HAL_DisableSRDomainDBGStopMode HAL_DisableDomain3DBGStopMode +#define HAL_EnableSRDomainDBGStandbyMode HAL_EnableDomain3DBGStandbyMode +#define HAL_DisableSRDomainDBGStandbyMode HAL_DisableDomain3DBGStandbyMode +#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ || STM32H7B0xxQ */ + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram +#define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown +#define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown +#define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock +#define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock +#define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase +#define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program + +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter +#define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter +#define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter +#define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter + +#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd\ + )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) + +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1) +#define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT +#define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT +#define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT +#define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */ +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1) +#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA +#define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA +#define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA +#define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */ + +#if defined(STM32F4) +#define HAL_FMPI2C_Master_Sequential_Transmit_IT HAL_FMPI2C_Master_Seq_Transmit_IT +#define HAL_FMPI2C_Master_Sequential_Receive_IT HAL_FMPI2C_Master_Seq_Receive_IT +#define HAL_FMPI2C_Slave_Sequential_Transmit_IT HAL_FMPI2C_Slave_Seq_Transmit_IT +#define HAL_FMPI2C_Slave_Sequential_Receive_IT HAL_FMPI2C_Slave_Seq_Receive_IT +#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA +#define HAL_FMPI2C_Master_Sequential_Receive_DMA HAL_FMPI2C_Master_Seq_Receive_DMA +#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA HAL_FMPI2C_Slave_Seq_Transmit_DMA +#define HAL_FMPI2C_Slave_Sequential_Receive_DMA HAL_FMPI2C_Slave_Seq_Receive_DMA +#endif /* STM32F4 */ +/** + * @} + */ + +/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose + * @{ + */ + +#if defined(STM32G0) +#define HAL_PWR_ConfigPVD HAL_PWREx_ConfigPVD +#define HAL_PWR_EnablePVD HAL_PWREx_EnablePVD +#define HAL_PWR_DisablePVD HAL_PWREx_DisablePVD +#define HAL_PWR_PVD_IRQHandler HAL_PWREx_PVD_IRQHandler +#endif +#define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD +#define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg +#define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown +#define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor +#define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg +#define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown +#define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor +#define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler +#define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD +#define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler +#define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback +#define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive +#define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive +#define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC +#define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC +#define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM + +#define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL +#define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING +#define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING +#define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING +#define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING +#define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING +#define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING + +#define CR_OFFSET_BB PWR_CR_OFFSET_BB +#define CSR_OFFSET_BB PWR_CSR_OFFSET_BB +#define PMODE_BIT_NUMBER VOS_BIT_NUMBER +#define CR_PMODE_BB CR_VOS_BB + +#define DBP_BitNumber DBP_BIT_NUMBER +#define PVDE_BitNumber PVDE_BIT_NUMBER +#define PMODE_BitNumber PMODE_BIT_NUMBER +#define EWUP_BitNumber EWUP_BIT_NUMBER +#define FPDS_BitNumber FPDS_BIT_NUMBER +#define ODEN_BitNumber ODEN_BIT_NUMBER +#define ODSWEN_BitNumber ODSWEN_BIT_NUMBER +#define MRLVDS_BitNumber MRLVDS_BIT_NUMBER +#define LPLVDS_BitNumber LPLVDS_BIT_NUMBER +#define BRE_BitNumber BRE_BIT_NUMBER + +#define PWR_MODE_EVT PWR_PVD_MODE_NORMAL + +#if defined (STM32U5) +#define PWR_SRAM1_PAGE1_STOP_RETENTION PWR_SRAM1_PAGE1_STOP +#define PWR_SRAM1_PAGE2_STOP_RETENTION PWR_SRAM1_PAGE2_STOP +#define PWR_SRAM1_PAGE3_STOP_RETENTION PWR_SRAM1_PAGE3_STOP +#define PWR_SRAM1_PAGE4_STOP_RETENTION PWR_SRAM1_PAGE4_STOP +#define PWR_SRAM1_PAGE5_STOP_RETENTION PWR_SRAM1_PAGE5_STOP +#define PWR_SRAM1_PAGE6_STOP_RETENTION PWR_SRAM1_PAGE6_STOP +#define PWR_SRAM1_PAGE7_STOP_RETENTION PWR_SRAM1_PAGE7_STOP +#define PWR_SRAM1_PAGE8_STOP_RETENTION PWR_SRAM1_PAGE8_STOP +#define PWR_SRAM1_PAGE9_STOP_RETENTION PWR_SRAM1_PAGE9_STOP +#define PWR_SRAM1_PAGE10_STOP_RETENTION PWR_SRAM1_PAGE10_STOP +#define PWR_SRAM1_PAGE11_STOP_RETENTION PWR_SRAM1_PAGE11_STOP +#define PWR_SRAM1_PAGE12_STOP_RETENTION PWR_SRAM1_PAGE12_STOP +#define PWR_SRAM1_FULL_STOP_RETENTION PWR_SRAM1_FULL_STOP + +#define PWR_SRAM2_PAGE1_STOP_RETENTION PWR_SRAM2_PAGE1_STOP +#define PWR_SRAM2_PAGE2_STOP_RETENTION PWR_SRAM2_PAGE2_STOP +#define PWR_SRAM2_FULL_STOP_RETENTION PWR_SRAM2_FULL_STOP + +#define PWR_SRAM3_PAGE1_STOP_RETENTION PWR_SRAM3_PAGE1_STOP +#define PWR_SRAM3_PAGE2_STOP_RETENTION PWR_SRAM3_PAGE2_STOP +#define PWR_SRAM3_PAGE3_STOP_RETENTION PWR_SRAM3_PAGE3_STOP +#define PWR_SRAM3_PAGE4_STOP_RETENTION PWR_SRAM3_PAGE4_STOP +#define PWR_SRAM3_PAGE5_STOP_RETENTION PWR_SRAM3_PAGE5_STOP +#define PWR_SRAM3_PAGE6_STOP_RETENTION PWR_SRAM3_PAGE6_STOP +#define PWR_SRAM3_PAGE7_STOP_RETENTION PWR_SRAM3_PAGE7_STOP +#define PWR_SRAM3_PAGE8_STOP_RETENTION PWR_SRAM3_PAGE8_STOP +#define PWR_SRAM3_PAGE9_STOP_RETENTION PWR_SRAM3_PAGE9_STOP +#define PWR_SRAM3_PAGE10_STOP_RETENTION PWR_SRAM3_PAGE10_STOP +#define PWR_SRAM3_PAGE11_STOP_RETENTION PWR_SRAM3_PAGE11_STOP +#define PWR_SRAM3_PAGE12_STOP_RETENTION PWR_SRAM3_PAGE12_STOP +#define PWR_SRAM3_PAGE13_STOP_RETENTION PWR_SRAM3_PAGE13_STOP +#define PWR_SRAM3_FULL_STOP_RETENTION PWR_SRAM3_FULL_STOP + +#define PWR_SRAM4_FULL_STOP_RETENTION PWR_SRAM4_FULL_STOP + +#define PWR_SRAM5_PAGE1_STOP_RETENTION PWR_SRAM5_PAGE1_STOP +#define PWR_SRAM5_PAGE2_STOP_RETENTION PWR_SRAM5_PAGE2_STOP +#define PWR_SRAM5_PAGE3_STOP_RETENTION PWR_SRAM5_PAGE3_STOP +#define PWR_SRAM5_PAGE4_STOP_RETENTION PWR_SRAM5_PAGE4_STOP +#define PWR_SRAM5_PAGE5_STOP_RETENTION PWR_SRAM5_PAGE5_STOP +#define PWR_SRAM5_PAGE6_STOP_RETENTION PWR_SRAM5_PAGE6_STOP +#define PWR_SRAM5_PAGE7_STOP_RETENTION PWR_SRAM5_PAGE7_STOP +#define PWR_SRAM5_PAGE8_STOP_RETENTION PWR_SRAM5_PAGE8_STOP +#define PWR_SRAM5_PAGE9_STOP_RETENTION PWR_SRAM5_PAGE9_STOP +#define PWR_SRAM5_PAGE10_STOP_RETENTION PWR_SRAM5_PAGE10_STOP +#define PWR_SRAM5_PAGE11_STOP_RETENTION PWR_SRAM5_PAGE11_STOP +#define PWR_SRAM5_PAGE12_STOP_RETENTION PWR_SRAM5_PAGE12_STOP +#define PWR_SRAM5_PAGE13_STOP_RETENTION PWR_SRAM5_PAGE13_STOP +#define PWR_SRAM5_FULL_STOP_RETENTION PWR_SRAM5_FULL_STOP + +#define PWR_ICACHE_FULL_STOP_RETENTION PWR_ICACHE_FULL_STOP +#define PWR_DCACHE1_FULL_STOP_RETENTION PWR_DCACHE1_FULL_STOP +#define PWR_DCACHE2_FULL_STOP_RETENTION PWR_DCACHE2_FULL_STOP +#define PWR_DMA2DRAM_FULL_STOP_RETENTION PWR_DMA2DRAM_FULL_STOP +#define PWR_PERIPHRAM_FULL_STOP_RETENTION PWR_PERIPHRAM_FULL_STOP +#define PWR_PKA32RAM_FULL_STOP_RETENTION PWR_PKA32RAM_FULL_STOP +#define PWR_GRAPHICPRAM_FULL_STOP_RETENTION PWR_GRAPHICPRAM_FULL_STOP +#define PWR_DSIRAM_FULL_STOP_RETENTION PWR_DSIRAM_FULL_STOP + +#define PWR_SRAM2_PAGE1_STANDBY_RETENTION PWR_SRAM2_PAGE1_STANDBY +#define PWR_SRAM2_PAGE2_STANDBY_RETENTION PWR_SRAM2_PAGE2_STANDBY +#define PWR_SRAM2_FULL_STANDBY_RETENTION PWR_SRAM2_FULL_STANDBY + +#define PWR_SRAM1_FULL_RUN_RETENTION PWR_SRAM1_FULL_RUN +#define PWR_SRAM2_FULL_RUN_RETENTION PWR_SRAM2_FULL_RUN +#define PWR_SRAM3_FULL_RUN_RETENTION PWR_SRAM3_FULL_RUN +#define PWR_SRAM4_FULL_RUN_RETENTION PWR_SRAM4_FULL_RUN +#define PWR_SRAM5_FULL_RUN_RETENTION PWR_SRAM5_FULL_RUN + +#define PWR_ALL_RAM_RUN_RETENTION_MASK PWR_ALL_RAM_RUN_MASK +#endif + +/** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT +#define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback +#define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt +#define HAL_TIM_DMAError TIM_DMAError +#define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt +#define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt +#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) +#define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro +#define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT +#define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback +#define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent +#define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT +#define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA +#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */ +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback +#define HAL_LTDC_Relaod HAL_LTDC_Reload +#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig +#define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig +/** + * @} + */ + + +/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose + * @{ + */ +#define AES_IT_CC CRYP_IT_CC +#define AES_IT_ERR CRYP_IT_ERR +#define AES_FLAG_CCF CRYP_FLAG_CCF +/** + * @} + */ + +/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE +#define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH +#define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH +#define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM +#define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC +#define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM +#define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC +#define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI +#define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK +#define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG +#define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG +#define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE +#define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE +#define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE + +#define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY +#define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 +#define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS +#define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER +#define CMP_PD_BitNumber CMP_PD_BIT_NUMBER + +/** + * @} + */ + + +/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __ADC_ENABLE __HAL_ADC_ENABLE +#define __ADC_DISABLE __HAL_ADC_DISABLE +#define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS +#define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS +#define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE +#define __ADC_IS_ENABLED ADC_IS_ENABLE +#define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR +#define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR +#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING +#define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE + +#define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION +#define __HAL_ADC_JSQR_RK ADC_JSQR_RK +#define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT +#define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR +#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION +#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE +#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS +#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM +#define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT +#define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS +#define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN +#define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ +#define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET +#define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET +#define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL +#define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL +#define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET +#define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET +#define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD + +#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION +#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER +#define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI +#define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER +#define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER +#define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE + +#define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT +#define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT +#define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL +#define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM +#define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET +#define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE +#define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE +#define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER + +#define __HAL_ADC_SQR1 ADC_SQR1 +#define __HAL_ADC_SMPR1 ADC_SMPR1 +#define __HAL_ADC_SMPR2 ADC_SMPR2 +#define __HAL_ADC_SQR3_RK ADC_SQR3_RK +#define __HAL_ADC_SQR2_RK ADC_SQR2_RK +#define __HAL_ADC_SQR1_RK ADC_SQR1_RK +#define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS +#define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS +#define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV +#define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection +#define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq +#define __HAL_ADC_JSQR ADC_JSQR + +#define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL +#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF +#define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT +#define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS +#define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN +#define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR +#define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT +#define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT +#define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT +#define IS_DAC_GENERATE_WAVE IS_DAC_WAVE + +/** + * @} + */ + +/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 +#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 +#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 +#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 +#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 +#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 +#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 +#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 +#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 +#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 +#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 +#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 +#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 +#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 +#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 +#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 + +#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 +#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 +#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 +#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 +#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 +#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 +#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 +#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 +#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 +#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 +#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 +#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 +#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 +#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 + + +#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 +#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 +#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 +#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 +#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 +#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 +#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC +#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC +#if defined(STM32H7) +#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1 +#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1 +#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1 +#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1 +#else +#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG +#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG +#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG +#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG +#endif /* STM32H7 */ +#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT +#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT +#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT +#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT +#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT +#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT +#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 +#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 +#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 +#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 +#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 +#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32F3) +#define COMP_START __HAL_COMP_ENABLE +#define COMP_STOP __HAL_COMP_DISABLE +#define COMP_LOCK __HAL_COMP_LOCK + +#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F302xE) || defined(STM32F302xC) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP7_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP7_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F373xC) ||defined(STM32F378xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +# endif +#else +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +#endif + +#define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE + +#if defined(STM32L0) || defined(STM32L4) +/* Note: On these STM32 families, the only argument of this macro */ +/* is COMP_FLAG_LOCK. */ +/* This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle */ +/* argument. */ +#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_COMP_IS_LOCKED(__HANDLE__)) +#endif +/** + * @} + */ + +#if defined(STM32L0) || defined(STM32L4) +/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_COMP_Start_IT HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +#define HAL_COMP_Stop_IT HAL_COMP_Stop /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +/** + * @} + */ +#endif + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \ + ((WAVE) == DAC_WAVE_NOISE)|| \ + ((WAVE) == DAC_WAVE_TRIANGLE)) + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_WRPAREA IS_OB_WRPAREA +#define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM +#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM +#define IS_TYPEERASE IS_FLASH_TYPEERASE +#define IS_NBSECTORS IS_FLASH_NBSECTORS +#define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE + +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_I2C_RESET_CR2 I2C_RESET_CR2 +#define __HAL_I2C_GENERATE_START I2C_GENERATE_START +#if defined(STM32F1) +#define __HAL_I2C_FREQ_RANGE I2C_FREQRANGE +#else +#define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE +#endif /* STM32F1 */ +#define __HAL_I2C_RISE_TIME I2C_RISE_TIME +#define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD +#define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST +#define __HAL_I2C_SPEED I2C_SPEED +#define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE +#define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ +#define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS +#define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE +#define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ +#define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB +#define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB +#define __HAL_I2C_FREQRANGE I2C_FREQRANGE +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE +#define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT + +#if defined(STM32H7) +#define __HAL_I2S_CLEAR_FREFLAG __HAL_I2S_CLEAR_TIFREFLAG +#endif + +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __IRDA_DISABLE __HAL_IRDA_DISABLE +#define __IRDA_ENABLE __HAL_IRDA_ENABLE + +#define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION +#define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION + +#define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE + + +/** + * @} + */ + + +/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS +#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS +/** + * @} + */ + + +/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT +#define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT +#define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE + +/** + * @} + */ + + +/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose + * @{ + */ +#define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD +#define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX +#define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX +#define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX +#define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX +#define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L +#define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H +#define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM +#define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES +#define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX +#define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT +#define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION +#define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET + +/** + * @} + */ + + +/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE +#define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE +#define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine +#define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig +#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) +#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) +#define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention +#define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 +#define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 +#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB +#define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB + +#if defined (STM32F4) +#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() +#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() +#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() +#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() +#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() +#else +#define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG +#define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT +#define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT +#define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT +#define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG +#endif /* STM32F4 */ +/** + * @} + */ + + +/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose + * @{ + */ + +#define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI +#define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI + +#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback +#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd\ + )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) + +#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE +#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE +#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE +#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE +#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET +#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET +#define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE +#define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE +#define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET +#define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET +#define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE +#define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE +#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE +#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE +#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET +#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET +#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE +#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE +#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET +#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET +#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE +#define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE +#define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE +#define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE +#define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET +#define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET +#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE +#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE +#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET +#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET +#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET +#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET +#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET +#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET +#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET +#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET +#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET +#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET +#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET +#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET +#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET +#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET +#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE +#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE +#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET +#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET +#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE +#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE +#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE +#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE +#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET +#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET +#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE +#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE +#define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE +#define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE +#define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET +#define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET +#define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE +#define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE +#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET +#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET +#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE +#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE +#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE +#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE +#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET +#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET +#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE +#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE +#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET +#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET +#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE +#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE +#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE +#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE +#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET +#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET +#define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE +#define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE +#define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET +#define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET +#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE +#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE +#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE +#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE +#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET +#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET +#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE +#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE +#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE +#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE +#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET +#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET +#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE +#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE +#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE +#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE +#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET +#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET +#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE +#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE +#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET +#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET +#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE +#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE +#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE +#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE +#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE +#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE +#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE +#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE +#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE +#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE +#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET +#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET +#define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE +#define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE +#define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET +#define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET +#define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE +#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE +#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE +#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE +#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE +#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE +#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET +#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET +#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE +#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE +#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE +#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE +#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE +#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET +#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET +#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE +#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE +#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE +#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE +#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET +#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET +#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE +#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE +#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE +#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE +#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET +#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET +#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE +#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE +#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE +#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE +#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET +#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET +#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE +#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE +#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE +#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE +#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET +#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET +#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE +#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE +#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE +#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE +#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET +#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET +#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE +#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE +#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE +#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE +#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET +#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET +#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE +#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE +#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE +#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE +#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET +#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET +#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE +#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE +#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE +#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE +#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET +#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET +#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE +#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE +#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE +#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE +#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET +#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET +#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE +#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE +#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE +#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE +#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET +#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET +#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE +#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE +#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE +#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE +#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET +#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET +#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE +#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE +#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE +#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE +#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET +#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET +#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE +#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE +#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE +#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE +#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET +#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET +#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE +#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE +#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE +#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE +#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET +#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET +#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE +#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE +#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE +#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE +#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET +#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET +#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE +#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE +#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE +#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE +#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET +#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET +#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE +#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE +#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE +#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE +#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET +#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET +#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE +#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE +#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE +#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE +#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET +#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET + +#if defined(STM32WB) +#define __HAL_RCC_QSPI_CLK_DISABLE __HAL_RCC_QUADSPI_CLK_DISABLE +#define __HAL_RCC_QSPI_CLK_ENABLE __HAL_RCC_QUADSPI_CLK_ENABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_QSPI_FORCE_RESET __HAL_RCC_QUADSPI_FORCE_RESET +#define __HAL_RCC_QSPI_RELEASE_RESET __HAL_RCC_QUADSPI_RELEASE_RESET +#define __HAL_RCC_QSPI_IS_CLK_ENABLED __HAL_RCC_QUADSPI_IS_CLK_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_DISABLED __HAL_RCC_QUADSPI_IS_CLK_DISABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED +#define QSPI_IRQHandler QUADSPI_IRQHandler +#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */ + +#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE +#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE +#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE +#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE +#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET +#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET +#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE +#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE +#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE +#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE +#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET +#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET +#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE +#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE +#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE +#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE +#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET +#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET +#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE +#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE +#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE +#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE +#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET +#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET +#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE +#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE +#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE +#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE +#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET +#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET +#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE +#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE +#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE +#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE +#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET +#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET +#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE +#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE +#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE +#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE +#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET +#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET +#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE +#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE +#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE +#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE +#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE +#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE +#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE +#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE +#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE +#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE +#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET +#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET +#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE +#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE +#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE +#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE +#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET +#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET +#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE +#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE +#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE +#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE +#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET +#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET +#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE +#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE +#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET +#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET +#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE +#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE +#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET +#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET +#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE +#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE +#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET +#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET +#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE +#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE +#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET +#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET +#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE +#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE +#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET +#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET +#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE +#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE +#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE +#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE +#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET +#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET +#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE +#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE +#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE +#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE +#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET +#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET +#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE +#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE +#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE +#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE +#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET +#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET +#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE +#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE +#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE +#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE +#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET +#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET +#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE +#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE +#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE +#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE +#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET +#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET +#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE +#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE +#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE +#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE +#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET +#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET +#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE +#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE +#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE +#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE +#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET +#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET +#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE +#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE +#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE +#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE +#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET +#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET +#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE +#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE +#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE +#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE +#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET +#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET +#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE +#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE +#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE +#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE +#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET +#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET +#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE +#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE +#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET +#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET +#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE +#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE +#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE +#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE +#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET +#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET +#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE +#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE +#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE +#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE +#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET +#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET +#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE +#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE +#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE +#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE +#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET +#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET +#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE +#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE +#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE +#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE +#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET +#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET +#define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE +#define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE +#define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET +#define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE +#define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE +#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE +#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE +#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET + +#if defined(STM32H7) +#define __HAL_RCC_WWDG_CLK_DISABLE __HAL_RCC_WWDG1_CLK_DISABLE +#define __HAL_RCC_WWDG_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE + +#define __HAL_RCC_WWDG_FORCE_RESET ((void)0U) /* Not available on the STM32H7*/ +#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/ + + +#define __HAL_RCC_WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG1_IS_CLK_ENABLED +#define __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG1_IS_CLK_DISABLED +#endif + +#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE +#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE +#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE +#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE +#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET +#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET + +#define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE +#define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE +#define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET +#define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET +#define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE +#define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE +#define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE +#define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE +#define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET +#define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET +#define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE +#define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE +#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE +#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE +#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE +#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE +#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET +#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET +#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE +#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE + +#define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET +#define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE +#define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE +#define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE +#define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE +#define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE +#define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE +#define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE +#define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE +#define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE +#define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE +#define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE +#define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE +#define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE +#define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET +#define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET +#define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE +#define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE +#define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE +#define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE +#define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE +#define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET +#define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET +#define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE +#define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE +#define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE +#define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE +#define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET +#define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET +#define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE +#define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE +#define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE +#define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE +#define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET +#define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET +#define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE +#define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE +#define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE +#define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE +#define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE +#define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE +#define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE +#define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE +#define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE +#define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE +#define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE +#define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE +#define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE +#define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE +#define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE +#define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE +#define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE +#define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE +#define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE +#define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET +#define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET +#define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE +#define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE +#define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE +#define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE +#define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET +#define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET +#define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE +#define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE +#define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE +#define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE +#define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET +#define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET +#define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE +#define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE +#define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE +#define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE +#define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET +#define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET +#define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE +#define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE +#define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE +#define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE +#define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET +#define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE +#define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE +#define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE +#define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE +#define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE +#define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE +#define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET +#define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET +#define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE +#define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE +#define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE +#define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE +#define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE +#define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE +#define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED +#define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED +#define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE +#define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE +#define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE +#define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE +#define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE +#define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE +#define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE +#define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET +#define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET +#define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE +#define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE +#define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE +#define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE +#define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET +#define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET +#define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE + +/* alias define maintained for legacy */ +#define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET + +#define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE +#define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE +#define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE +#define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE +#define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE +#define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE +#define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE +#define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE +#define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE +#define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE +#define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE +#define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE +#define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE +#define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE +#define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE +#define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE +#define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE +#define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE +#define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE +#define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE + +#define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET +#define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET +#define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET +#define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET +#define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET +#define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET +#define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET +#define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET +#define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET +#define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET +#define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET +#define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET +#define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET +#define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET +#define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET +#define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET +#define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET +#define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET +#define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET +#define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET + +#define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED +#define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED +#define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED +#define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED +#define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED +#define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED +#define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED +#define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED +#define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED +#define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED +#define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED +#define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED +#define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED +#define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED +#define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED +#define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED +#define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED +#define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED +#define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED +#define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED +#define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED +#define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED +#define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED +#define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED +#define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED +#define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED +#define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED +#define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED +#define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED +#define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED +#define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED +#define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED +#define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED +#define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED +#define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED +#define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED +#define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED +#define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED +#define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED +#define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED +#define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED +#define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED +#define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED +#define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED +#define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED +#define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED +#define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED +#define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED +#define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED +#define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED +#define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED +#define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED +#define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED +#define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED +#define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED +#define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED +#define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED +#define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED +#define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED +#define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED +#define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED +#define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED +#define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED +#define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED +#define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED +#define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED +#define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED +#define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED +#define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED +#define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED +#define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED +#define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED +#define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED +#define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED +#define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED +#define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED +#define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED +#define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED +#define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED +#define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED +#define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED +#define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED +#define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED +#define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED +#define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED +#define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED +#define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED +#define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED +#define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED +#define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED +#define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED +#define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED +#define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED +#define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED +#define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED +#define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED +#define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED +#define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED +#define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED +#define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED +#define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED +#define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED +#define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED +#define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED +#define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED +#define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED +#define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED +#define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED +#define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED +#define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED +#define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED +#define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED +#define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED +#define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED +#define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED +#define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED + +#if defined(STM32L1) +#define __HAL_RCC_CRYP_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __HAL_RCC_CRYP_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __HAL_RCC_CRYP_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __HAL_RCC_CRYP_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#endif /* STM32L1 */ + +#if defined(STM32F4) +#define __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED +#define Sdmmc1ClockSelection SdioClockSelection +#define RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO +#define RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 +#define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK +#define __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG +#define __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET +#define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET +#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE +#define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE +#define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED +#define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED +#define SdioClockSelection Sdmmc1ClockSelection +#define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1 +#define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG +#define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE +#endif + +#if defined(STM32F7) +#define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48 +#define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK +#endif + +#if defined(STM32H7) +#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() + +#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() +#endif + +#define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG +#define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG + +#define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE + +#define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE +#define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE +#define IS_RCC_SYSCLK_DIV IS_RCC_HCLK +#define IS_RCC_HCLK_DIV IS_RCC_PCLK +#define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK + +#define RCC_IT_HSI14 RCC_IT_HSI14RDY + +#define RCC_IT_CSSLSE RCC_IT_LSECSS +#define RCC_IT_CSSHSE RCC_IT_CSS + +#define RCC_PLLMUL_3 RCC_PLL_MUL3 +#define RCC_PLLMUL_4 RCC_PLL_MUL4 +#define RCC_PLLMUL_6 RCC_PLL_MUL6 +#define RCC_PLLMUL_8 RCC_PLL_MUL8 +#define RCC_PLLMUL_12 RCC_PLL_MUL12 +#define RCC_PLLMUL_16 RCC_PLL_MUL16 +#define RCC_PLLMUL_24 RCC_PLL_MUL24 +#define RCC_PLLMUL_32 RCC_PLL_MUL32 +#define RCC_PLLMUL_48 RCC_PLL_MUL48 + +#define RCC_PLLDIV_2 RCC_PLL_DIV2 +#define RCC_PLLDIV_3 RCC_PLL_DIV3 +#define RCC_PLLDIV_4 RCC_PLL_DIV4 + +#define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE +#define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG +#define RCC_MCO_NODIV RCC_MCODIV_1 +#define RCC_MCO_DIV1 RCC_MCODIV_1 +#define RCC_MCO_DIV2 RCC_MCODIV_2 +#define RCC_MCO_DIV4 RCC_MCODIV_4 +#define RCC_MCO_DIV8 RCC_MCODIV_8 +#define RCC_MCO_DIV16 RCC_MCODIV_16 +#define RCC_MCO_DIV32 RCC_MCODIV_32 +#define RCC_MCO_DIV64 RCC_MCODIV_64 +#define RCC_MCO_DIV128 RCC_MCODIV_128 +#define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK +#define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI +#define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE +#define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK +#define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI +#define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 +#define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 +#define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE +#define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 + +#if defined(STM32GK) +#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_DISABLE +#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_DISABLE +#elif defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || defined(STM32WL) || defined(STM32C0) || defined(STM32V7) || defined(STM32N6) +#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE +#else +#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK +#endif + +#define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 +#define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL +#define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI +#define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 +#define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 +#define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 + +#define HSION_BitNumber RCC_HSION_BIT_NUMBER +#define HSION_BITNUMBER RCC_HSION_BIT_NUMBER +#define HSEON_BitNumber RCC_HSEON_BIT_NUMBER +#define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER +#define MSION_BITNUMBER RCC_MSION_BIT_NUMBER +#define CSSON_BitNumber RCC_CSSON_BIT_NUMBER +#define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER +#define PLLON_BitNumber RCC_PLLON_BIT_NUMBER +#define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER +#define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER +#define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER +#define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER +#define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER +#define BDRST_BitNumber RCC_BDRST_BIT_NUMBER +#define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER +#define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER +#define LSION_BitNumber RCC_LSION_BIT_NUMBER +#define LSION_BITNUMBER RCC_LSION_BIT_NUMBER +#define LSEON_BitNumber RCC_LSEON_BIT_NUMBER +#define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER +#define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER +#define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER +#define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER +#define RMVF_BitNumber RCC_RMVF_BIT_NUMBER +#define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER +#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER +#define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS +#define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS +#define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS +#define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS +#define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE +#define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE + +#define CR_HSION_BB RCC_CR_HSION_BB +#define CR_CSSON_BB RCC_CR_CSSON_BB +#define CR_PLLON_BB RCC_CR_PLLON_BB +#define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB +#define CR_MSION_BB RCC_CR_MSION_BB +#define CSR_LSION_BB RCC_CSR_LSION_BB +#define CSR_LSEON_BB RCC_CSR_LSEON_BB +#define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB +#define CSR_RTCEN_BB RCC_CSR_RTCEN_BB +#define CSR_RTCRST_BB RCC_CSR_RTCRST_BB +#define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB +#define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB +#define BDCR_BDRST_BB RCC_BDCR_BDRST_BB +#define CR_HSEON_BB RCC_CR_HSEON_BB +#define CSR_RMVF_BB RCC_CSR_RMVF_BB +#define CR_PLLSAION_BB RCC_CR_PLLSAION_BB +#define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB + +#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE +#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE +#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE +#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE +#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE + +#define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT + +#define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN +#define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF + +#define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 +#define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ +#define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP +#define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ +#define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE +#define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 + +#define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE +#define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED +#define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET +#define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET +#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE +#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED +#define DfsdmClockSelection Dfsdm1ClockSelection +#define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 +#define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK +#define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG +#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE +#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 +#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 +#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 + +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 +#define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 +#if defined(STM32U5) +#define MSIKPLLModeSEL RCC_MSIKPLL_MODE_SEL +#define MSISPLLModeSEL RCC_MSISPLL_MODE_SEL +#define __HAL_RCC_AHB21_CLK_DISABLE __HAL_RCC_AHB2_1_CLK_DISABLE +#define __HAL_RCC_AHB22_CLK_DISABLE __HAL_RCC_AHB2_2_CLK_DISABLE +#define __HAL_RCC_AHB1_CLK_Disable_Clear __HAL_RCC_AHB1_CLK_ENABLE +#define __HAL_RCC_AHB21_CLK_Disable_Clear __HAL_RCC_AHB2_1_CLK_ENABLE +#define __HAL_RCC_AHB22_CLK_Disable_Clear __HAL_RCC_AHB2_2_CLK_ENABLE +#define __HAL_RCC_AHB3_CLK_Disable_Clear __HAL_RCC_AHB3_CLK_ENABLE +#define __HAL_RCC_APB1_CLK_Disable_Clear __HAL_RCC_APB1_CLK_ENABLE +#define __HAL_RCC_APB2_CLK_Disable_Clear __HAL_RCC_APB2_CLK_ENABLE +#define __HAL_RCC_APB3_CLK_Disable_Clear __HAL_RCC_APB3_CLK_ENABLE +#define IS_RCC_MSIPLLModeSelection IS_RCC_MSIPLLMODE_SELECT +#define RCC_PERIPHCLK_CLK48 RCC_PERIPHCLK_ICLK +#define RCC_CLK48CLKSOURCE_HSI48 RCC_ICLK_CLKSOURCE_HSI48 +#define RCC_CLK48CLKSOURCE_PLL2 RCC_ICLK_CLKSOURCE_PLL2 +#define RCC_CLK48CLKSOURCE_PLL1 RCC_ICLK_CLKSOURCE_PLL1 +#define RCC_CLK48CLKSOURCE_MSIK RCC_ICLK_CLKSOURCE_MSIK +#define __HAL_RCC_ADC1_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE +#define __HAL_RCC_ADC1_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE +#define __HAL_RCC_ADC1_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED +#define __HAL_RCC_ADC1_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED +#define __HAL_RCC_ADC1_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET +#define __HAL_RCC_ADC1_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET +#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC12_CLK_SLEEP_ENABLE +#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC12_CLK_SLEEP_DISABLE +#endif + +/** + * @} + */ + +/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose + * @{ + */ +#define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) + +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5) || defined (STM32GK) || defined (STM32WB_GEN2) || defined (STM32WBA) || defined (STM32V7) || defined (STM32H5) || defined (STM32C0) +#else +#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG +#endif +#define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT +#define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT + +#if defined (STM32F1) +#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() + +#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_ENABLE_IT() + +#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_DISABLE_IT() + +#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GET_FLAG() + +#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() +#else +#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) +#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) +#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) +#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) +#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) +#endif /* STM32F1 */ + +#define IS_ALARM IS_RTC_ALARM +#define IS_ALARM_MASK IS_RTC_ALARM_MASK +#define IS_TAMPER IS_RTC_TAMPER +#define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE +#define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER +#define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT +#define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE +#define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION +#define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE +#define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ +#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION +#define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER +#define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK +#define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER + +#define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE +#define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE + +#if defined (STM32H5) +#define __HAL_RCC_RTCAPB_CLK_ENABLE __HAL_RCC_RTC_CLK_ENABLE +#endif /* STM32H5 */ + +/** + * @} + */ + +/** @defgroup HAL_SD_Aliased_Macros HAL SD/MMC Aliased Macros maintained for legacy purpose + * @{ + */ + +#define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE +#define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS + +#if !defined(STM32F1) && !defined(STM32F2) && !defined(STM32F4) && !defined(STM32F7) && !defined(STM32L1) +#define eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGE +#define eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGE +#define eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGE + +#define SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIV +#define SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIV +#endif + +#if defined(STM32F4) || defined(STM32F2) +#define SD_SDMMC_DISABLED SD_SDIO_DISABLED +#define SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY +#define SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED +#define SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION +#define SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND +#define SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT +#define SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED +#define __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE +#define __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE +#define __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE +#define __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL +#define __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT +#define __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT +#define __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG +#define __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG +#define __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT +#define __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT +#define SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS +#define SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT +#define SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND +/* alias CMSIS */ +#define SDMMC1_IRQn SDIO_IRQn +#define SDMMC1_IRQHandler SDIO_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define SD_SDIO_DISABLED SD_SDMMC_DISABLED +#define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY +#define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED +#define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION +#define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND +#define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT +#define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED +#define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE +#define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE +#define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE +#define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE +#define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT +#define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT +#define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG +#define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG +#define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT +#define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT +#define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS +#define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT +#define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND +/* alias CMSIS for compatibilities */ +#define SDIO_IRQn SDMMC1_IRQn +#define SDIO_IRQHandler SDMMC1_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7) +#define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef +#define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef +#define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef +#define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef +#endif + +#if defined(STM32H7) || defined(STM32L5) +#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback HAL_MMCEx_Read_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback HAL_MMCEx_Read_DMADoubleBuf1CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback HAL_MMCEx_Write_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback HAL_MMCEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback HAL_SDEx_Read_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback HAL_SDEx_Read_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback HAL_SDEx_Write_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback HAL_SDEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SD_DriveTransciver_1_8V_Callback HAL_SD_DriveTransceiver_1_8V_Callback +#endif +/** + * @} + */ + +/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT +#define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT +#define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE +#define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE +#define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE +#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE + +#define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE +#define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE + +#define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE + +/** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 +#define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 +#define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START +#define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH +#define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR +#define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE +#define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE +#define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_SPI_1LINE_TX SPI_1LINE_TX +#define __HAL_SPI_1LINE_RX SPI_1LINE_RX +#define __HAL_SPI_RESET_CRC SPI_RESET_CRC + +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION +#define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION + +#define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD + +#define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE +#define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __USART_ENABLE_IT __HAL_USART_ENABLE_IT +#define __USART_DISABLE_IT __HAL_USART_DISABLE_IT +#define __USART_ENABLE __HAL_USART_ENABLE +#define __USART_DISABLE __HAL_USART_DISABLE + +#define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE +#define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE + +#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7) +#define USART_OVERSAMPLING_16 0x00000000U +#define USART_OVERSAMPLING_8 USART_CR1_OVER8 + +#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || \ + ((__SAMPLING__) == USART_OVERSAMPLING_8)) +#endif /* STM32F0 || STM32F3 || STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose + * @{ + */ +#define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE + +#define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE +#define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE +#define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE + +#define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE +#define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE +#define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE + +#define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE + +#define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT + +#define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT + +#define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup +#define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup + +#define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo +#define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE +#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE + +#define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE +#define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT + +#define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE + +#define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN +#define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER +#define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER +#define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER +#define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD +#define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD +#define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION +#define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION +#define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER +#define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER +#define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE +#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE + +#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT +#define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT +#define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG +#define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER + +#define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE +#define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE +#define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_LTDC_LAYER LTDC_LAYER +#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG +/** + * @} + */ + +/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose + * @{ + */ +#define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE +#define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE +#define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE +#define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE +#define SAI_STREOMODE SAI_STEREOMODE +#define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY +#define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL +#define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL +#define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL +#define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL +#define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL +#define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE +#define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 +#define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE +/** + * @} + */ + +/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32H7) +#define HAL_SPDIFRX_ReceiveControlFlow HAL_SPDIFRX_ReceiveCtrlFlow +#define HAL_SPDIFRX_ReceiveControlFlow_IT HAL_SPDIFRX_ReceiveCtrlFlow_IT +#define HAL_SPDIFRX_ReceiveControlFlow_DMA HAL_SPDIFRX_ReceiveCtrlFlow_DMA +#endif +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose + * @{ + */ +#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3) +#define HAL_HRTIM_WaveformCounterStart_IT HAL_HRTIM_WaveformCountStart_IT +#define HAL_HRTIM_WaveformCounterStart_DMA HAL_HRTIM_WaveformCountStart_DMA +#define HAL_HRTIM_WaveformCounterStart HAL_HRTIM_WaveformCountStart +#define HAL_HRTIM_WaveformCounterStop_IT HAL_HRTIM_WaveformCountStop_IT +#define HAL_HRTIM_WaveformCounterStop_DMA HAL_HRTIM_WaveformCountStop_DMA +#define HAL_HRTIM_WaveformCounterStop HAL_HRTIM_WaveformCountStop +#endif +/** + * @} + */ + +/** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7) +#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE +#endif /* STM32L4 || STM32F4 || STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32_HAL_LEGACY */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h new file mode 100644 index 0000000..33af192 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h @@ -0,0 +1,1142 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal.h + * @author MCD Application Team + * @brief This file contains all the functions prototypes for the HAL + * module driver. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_H +#define STM32H7xx_HAL_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_conf.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup HAL + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup HAL_TICK_FREQ Tick Frequency + * @{ + */ +typedef enum +{ + HAL_TICK_FREQ_10HZ = 100U, + HAL_TICK_FREQ_100HZ = 10U, + HAL_TICK_FREQ_1KHZ = 1U, + HAL_TICK_FREQ_DEFAULT = HAL_TICK_FREQ_1KHZ +} HAL_TickFreqTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup REV_ID device revision ID + * @{ + */ +#define REV_ID_Y ((uint32_t)0x1003) /*!< STM32H7 rev.Y */ +#define REV_ID_B ((uint32_t)0x2000) /*!< STM32H7 rev.B */ +#define REV_ID_X ((uint32_t)0x2001) /*!< STM32H7 rev.X */ +#define REV_ID_V ((uint32_t)0x2003) /*!< STM32H7 rev.V */ + +/** + * @} + */ + +/** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale + * @{ + */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 VREFBUF_CSR_VRS_OUT1 /*!< Voltage reference scale 0 (VREF_OUT1) */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS_OUT2 /*!< Voltage reference scale 1 (VREF_OUT2) */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE2 VREFBUF_CSR_VRS_OUT3 /*!< Voltage reference scale 2 (VREF_OUT3) */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE3 VREFBUF_CSR_VRS_OUT4 /*!< Voltage reference scale 3 (VREF_OUT4) */ + + +#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \ + ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1) || \ + ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE2) || \ + ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE3)) + + +/** + * @} + */ + +/** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance + * @{ + */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE ((uint32_t)0x00000000) /*!< VREF_plus pin is internally connected to Voltage reference buffer output */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ /*!< VREF_plus pin is high impedance */ + +#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \ + ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) + +#define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0UL) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) + +/** + * @} + */ + +#if !defined(SYSCFG_PMCR_BOOSTEN) +/** @defgroup SYSCFG_FastModePlus_GPIO Fast-mode Plus on GPIO + * @{ + */ + +/** @brief Fast-mode Plus driving capability on a specific GPIO + */ +#define SYSCFG_FASTMODEPLUS_PB6 SYSCFG_PMCR_I2C_PB6_FMP /*!< Enable Fast-mode Plus on PB6 */ +#define SYSCFG_FASTMODEPLUS_PB7 SYSCFG_PMCR_I2C_PB7_FMP /*!< Enable Fast-mode Plus on PB7 */ +#define SYSCFG_FASTMODEPLUS_PB8 SYSCFG_PMCR_I2C_PB8_FMP /*!< Enable Fast-mode Plus on PB8 */ +#define SYSCFG_FASTMODEPLUS_PB9 SYSCFG_PMCR_I2C_PB9_FMP /*!< Enable Fast-mode Plus on PB9 */ + +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) + +/** + * @} + */ +#endif /* ! SYSCFG_PMCR_BOOSTEN */ + + +#if defined(SYSCFG_ADC2ALT_ADC2_ROUT0) || defined(SYSCFG_ADC2ALT_ADC2_ROUT1) +/** @defgroup SYSCFG_Adc2_Alternate_Connection SYSCFG ADC2 Alternate Connection + * @{ + */ + +/** @brief Adc2 Alternate Connection on Vinp[16] and Vinp[17] + */ +#define SYSCFG_ADC2_ROUT0_DAC1_1 ((uint32_t)0x00000000) /*!< DAC1_out1 connected to ADC2 VINP[16] */ +#define SYSCFG_ADC2_ROUT0_VBAT4 SYSCFG_ADC2ALT_ADC2_ROUT0 /*!< VBAT/4 connected to ADC2 VINP[16] */ +#define SYSCFG_ADC2_ROUT1_DAC1_2 ((uint32_t)0x00000000) /*!< DAC1_out2 connected to ADC2 VINP[17] */ +#define SYSCFG_ADC2_ROUT1_VREFINT SYSCFG_ADC2ALT_ADC2_ROUT1 /*!< VREFINT connected to ADC2 VINP[17] */ + +#define IS_SYSCFG_ADC2ALT_ROUT0(__VALUE__) (((__VALUE__) == SYSCFG_ADC2_ROUT0_DAC1_1) || \ + ((__VALUE__) == SYSCFG_ADC2_ROUT0_VBAT4)) +#define IS_SYSCFG_ADC2ALT_ROUT1(__VALUE__) (((__VALUE__) == SYSCFG_ADC2_ROUT1_DAC1_2) || \ + ((__VALUE__) == SYSCFG_ADC2_ROUT1_VREFINT)) + +/** + * @} + */ +#endif /*SYSCFG_ADC2ALT_ADC2_ROUT0 || SYSCFG_ADC2ALT_ADC2_ROUT1*/ + + +/** @defgroup SYSCFG_Ethernet_Config Ethernet Config + * @{ + */ +#define SYSCFG_ETH_MII ((uint32_t)0x00000000) /*!< Select the Media Independent Interface */ +#define SYSCFG_ETH_RMII SYSCFG_PMCR_EPIS_SEL_2 /*!< Select the Reduced Media Independent Interface */ + +#define IS_SYSCFG_ETHERNET_CONFIG(CONFIG) (((CONFIG) == SYSCFG_ETH_MII) || \ + ((CONFIG) == SYSCFG_ETH_RMII)) + +/** + * @} + */ + + +/** @defgroup SYSCFG_Analog_Switch_Config Analog Switch Config + * @{ + */ +#define SYSCFG_SWITCH_PA0 SYSCFG_PMCR_PA0SO /*!< Select PA0 analog switch */ +#define SYSCFG_SWITCH_PA1 SYSCFG_PMCR_PA1SO /*!< Select PA1 analog switch */ +#define SYSCFG_SWITCH_PC2 SYSCFG_PMCR_PC2SO /*!< Select PC2 analog switch */ +#define SYSCFG_SWITCH_PC3 SYSCFG_PMCR_PC3SO /*!< Select PC3 analog switch */ + + + + +#define SYSCFG_SWITCH_PA0_OPEN SYSCFG_PMCR_PA0SO /*!< PA0 analog switch opened */ +#define SYSCFG_SWITCH_PA0_CLOSE ((uint32_t)0x00000000) /*!< PA0 analog switch closed */ +#define SYSCFG_SWITCH_PA1_OPEN SYSCFG_PMCR_PA1SO /*!< PA1 analog switch opened */ +#define SYSCFG_SWITCH_PA1_CLOSE ((uint32_t)0x00000000) /*!< PA1 analog switch closed*/ +#define SYSCFG_SWITCH_PC2_OPEN SYSCFG_PMCR_PC2SO /*!< PC2 analog switch opened */ +#define SYSCFG_SWITCH_PC2_CLOSE ((uint32_t)0x00000000) /*!< PC2 analog switch closed */ +#define SYSCFG_SWITCH_PC3_OPEN SYSCFG_PMCR_PC3SO /*!< PC3 analog switch opened */ +#define SYSCFG_SWITCH_PC3_CLOSE ((uint32_t)0x00000000) /*!< PC3 analog switch closed */ + +/** + * @} + */ + +#define IS_SYSCFG_ANALOG_SWITCH(SWITCH) ((((SWITCH) & SYSCFG_SWITCH_PA0) == SYSCFG_SWITCH_PA0)|| \ + (((SWITCH) & SYSCFG_SWITCH_PA1) == SYSCFG_SWITCH_PA1) || \ + (((SWITCH) & SYSCFG_SWITCH_PC2) == SYSCFG_SWITCH_PC2) || \ + (((SWITCH) & SYSCFG_SWITCH_PC3) == SYSCFG_SWITCH_PC3)) + + +#define IS_SYSCFG_SWITCH_STATE(STATE) ((((STATE) & SYSCFG_SWITCH_PA0_OPEN) == SYSCFG_SWITCH_PA0_OPEN) || \ + (((STATE) & SYSCFG_SWITCH_PA0_CLOSE) == SYSCFG_SWITCH_PA0_CLOSE) || \ + (((STATE) & SYSCFG_SWITCH_PA1_OPEN) == SYSCFG_SWITCH_PA1_OPEN) || \ + (((STATE) & SYSCFG_SWITCH_PA1_CLOSE) == SYSCFG_SWITCH_PA1_CLOSE) || \ + (((STATE) & SYSCFG_SWITCH_PC2_OPEN) == SYSCFG_SWITCH_PC2_OPEN) || \ + (((STATE) & SYSCFG_SWITCH_PC2_CLOSE) == SYSCFG_SWITCH_PC2_CLOSE) || \ + (((STATE) & SYSCFG_SWITCH_PC3_OPEN) == SYSCFG_SWITCH_PC3_OPEN) || \ + (((STATE) & SYSCFG_SWITCH_PC3_CLOSE) == SYSCFG_SWITCH_PC3_CLOSE)) + + +/** @defgroup SYSCFG_Boot_Config Boot Config + * @{ + */ +#define SYSCFG_BOOT_ADDR0 ((uint32_t)0x00000000) /*!< Select Boot address0 */ +#define SYSCFG_BOOT_ADDR1 ((uint32_t)0x00000001) /*!< Select Boot address1 */ + +#define IS_SYSCFG_BOOT_REGISTER(REGISTER) (((REGISTER) == SYSCFG_BOOT_ADDR0)|| \ + ((REGISTER) == SYSCFG_BOOT_ADDR1)) + +#define IS_SYSCFG_BOOT_ADDRESS(ADDRESS) ((ADDRESS) < PERIPH_BASE) + +/** + * @} + */ + + +/** @defgroup SYSCFG_IOCompenstionCell_Config IOCompenstionCell Config + * @{ + */ +#define SYSCFG_CELL_CODE ((uint32_t)0x00000000) /*!< Select Code from the cell */ +#define SYSCFG_REGISTER_CODE SYSCFG_CCCSR_CS /*!< Code from the SYSCFG compensation cell code register */ + +#define IS_SYSCFG_CODE_SELECT(SELECT) (((SELECT) == SYSCFG_CELL_CODE)|| \ + ((SELECT) == SYSCFG_REGISTER_CODE)) + +#define IS_SYSCFG_CODE_CONFIG(CONFIG) ((CONFIG) < (0x10UL)) + +/** + * @} + */ + + + + +/** @defgroup EXTI_Event_Input_Config Event Input Config + * @{ + */ + +#define EXTI_MODE_IT ((uint32_t)0x00010000) +#define EXTI_MODE_EVT ((uint32_t)0x00020000) +#define EXTI_RISING_EDGE ((uint32_t)0x00100000) +#define EXTI_FALLING_EDGE ((uint32_t)0x00200000) + +#define IS_EXTI_EDGE_LINE(EDGE) (((EDGE) == EXTI_RISING_EDGE) || ((EDGE) == EXTI_FALLING_EDGE)) +#define IS_EXTI_MODE_LINE(MODE) (((MODE) == EXTI_MODE_IT) || ((MODE) == EXTI_MODE_EVT)) + +#define EXTI_LINE0 ((uint32_t)0x00) /*!< External interrupt LINE 0 */ +#define EXTI_LINE1 ((uint32_t)0x01) /*!< External interrupt LINE 1 */ +#define EXTI_LINE2 ((uint32_t)0x02) /*!< External interrupt LINE 2 */ +#define EXTI_LINE3 ((uint32_t)0x03) /*!< External interrupt LINE 3 */ +#define EXTI_LINE4 ((uint32_t)0x04) /*!< External interrupt LINE 4 */ +#define EXTI_LINE5 ((uint32_t)0x05) /*!< External interrupt LINE 5 */ +#define EXTI_LINE6 ((uint32_t)0x06) /*!< External interrupt LINE 6 */ +#define EXTI_LINE7 ((uint32_t)0x07) /*!< External interrupt LINE 7 */ +#define EXTI_LINE8 ((uint32_t)0x08) /*!< External interrupt LINE 8 */ +#define EXTI_LINE9 ((uint32_t)0x09) /*!< External interrupt LINE 9 */ +#define EXTI_LINE10 ((uint32_t)0x0A) /*!< External interrupt LINE 10 */ +#define EXTI_LINE11 ((uint32_t)0x0B) /*!< External interrupt LINE 11 */ +#define EXTI_LINE12 ((uint32_t)0x0C) /*!< External interrupt LINE 12 */ +#define EXTI_LINE13 ((uint32_t)0x0D) /*!< External interrupt LINE 13 */ +#define EXTI_LINE14 ((uint32_t)0x0E) /*!< External interrupt LINE 14 */ +#define EXTI_LINE15 ((uint32_t)0x0F) /*!< External interrupt LINE 15 */ +#define EXTI_LINE16 ((uint32_t)0x10) +#define EXTI_LINE17 ((uint32_t)0x11) +#define EXTI_LINE18 ((uint32_t)0x12) +#define EXTI_LINE19 ((uint32_t)0x13) +#define EXTI_LINE20 ((uint32_t)0x14) +#define EXTI_LINE21 ((uint32_t)0x15) +#define EXTI_LINE22 ((uint32_t)0x16) +#define EXTI_LINE23 ((uint32_t)0x17) +#define EXTI_LINE24 ((uint32_t)0x18) +#define EXTI_LINE25 ((uint32_t)0x19) +#define EXTI_LINE26 ((uint32_t)0x1A) +#define EXTI_LINE27 ((uint32_t)0x1B) +#define EXTI_LINE28 ((uint32_t)0x1C) +#define EXTI_LINE29 ((uint32_t)0x1D) +#define EXTI_LINE30 ((uint32_t)0x1E) +#define EXTI_LINE31 ((uint32_t)0x1F) +#define EXTI_LINE32 ((uint32_t)0x20) +#define EXTI_LINE33 ((uint32_t)0x21) +#define EXTI_LINE34 ((uint32_t)0x22) +#define EXTI_LINE35 ((uint32_t)0x23) +#define EXTI_LINE36 ((uint32_t)0x24) +#define EXTI_LINE37 ((uint32_t)0x25) +#define EXTI_LINE38 ((uint32_t)0x26) +#define EXTI_LINE39 ((uint32_t)0x27) + +#define EXTI_LINE40 ((uint32_t)0x28) +#define EXTI_LINE41 ((uint32_t)0x29) +#define EXTI_LINE42 ((uint32_t)0x2A) +#define EXTI_LINE43 ((uint32_t)0x2B) +#define EXTI_LINE44 ((uint32_t)0x2C) /* Not available in all family lines */ +/* EXTI_LINE45 Reserved */ +#if defined(DUAL_CORE) +#define EXTI_LINE46 ((uint32_t)0x2E) +#else +/* EXTI_LINE46 Reserved */ +#endif /* DUAL_CORE */ +#define EXTI_LINE47 ((uint32_t)0x2F) +#define EXTI_LINE48 ((uint32_t)0x30) +#define EXTI_LINE49 ((uint32_t)0x31) +#define EXTI_LINE50 ((uint32_t)0x32) +#define EXTI_LINE51 ((uint32_t)0x33) +#define EXTI_LINE52 ((uint32_t)0x34) +#define EXTI_LINE53 ((uint32_t)0x35) +#define EXTI_LINE54 ((uint32_t)0x36) +#define EXTI_LINE55 ((uint32_t)0x37) +#define EXTI_LINE56 ((uint32_t)0x38) +#define EXTI_LINE57 ((uint32_t)0x39) +#define EXTI_LINE58 ((uint32_t)0x3A) +#define EXTI_LINE59 ((uint32_t)0x3B) +#define EXTI_LINE60 ((uint32_t)0x3C) +#define EXTI_LINE61 ((uint32_t)0x3D) +#define EXTI_LINE62 ((uint32_t)0x3E) +#define EXTI_LINE63 ((uint32_t)0x3F) +#define EXTI_LINE64 ((uint32_t)0x40) +#define EXTI_LINE65 ((uint32_t)0x41) +#define EXTI_LINE66 ((uint32_t)0x42) +#define EXTI_LINE67 ((uint32_t)0x43) +#define EXTI_LINE68 ((uint32_t)0x44) +#define EXTI_LINE69 ((uint32_t)0x45) +#define EXTI_LINE70 ((uint32_t)0x46) +#define EXTI_LINE71 ((uint32_t)0x47) +#define EXTI_LINE72 ((uint32_t)0x48) +#define EXTI_LINE73 ((uint32_t)0x49) +#define EXTI_LINE74 ((uint32_t)0x4A) +#define EXTI_LINE75 ((uint32_t)0x4B) /* Not available in all family lines */ +#define EXTI_LINE76 ((uint32_t)0x4C) /* Not available in all family lines */ +#if defined(DUAL_CORE) +#define EXTI_LINE77 ((uint32_t)0x4D) +#define EXTI_LINE78 ((uint32_t)0x4E) +#define EXTI_LINE79 ((uint32_t)0x4F) +#define EXTI_LINE80 ((uint32_t)0x50) +#else +/* EXTI_LINE77 Reserved */ +/* EXTI_LINE78 Reserved */ +/* EXTI_LINE79 Reserved */ +/* EXTI_LINE80 Reserved */ +#endif /* DUAL_CORE */ +/* EXTI_LINE81 Reserved */ +#if defined(DUAL_CORE) +#define EXTI_LINE82 ((uint32_t)0x52) +#else +/* EXTI_LINE82 Reserved */ +#endif /* DUAL_CORE */ +/* EXTI_LINE83 Reserved */ +#if defined(DUAL_CORE) +#define EXTI_LINE84 ((uint32_t)0x54) +#else +/* EXTI_LINE84 Reserved */ +#endif /* DUAL_CORE */ +#define EXTI_LINE85 ((uint32_t)0x55) +#define EXTI_LINE86 ((uint32_t)0x56) /* Not available in all family lines */ +#define EXTI_LINE87 ((uint32_t)0x57) +#define EXTI_LINE88 ((uint32_t)0x58) /* Not available in all family lines */ +#define EXTI_LINE89 ((uint32_t)0x59) /* Not available in all family lines */ +#define EXTI_LINE90 ((uint32_t)0x5A) /* Not available in all family lines */ +#define EXTI_LINE91 ((uint32_t)0x5B) /* Not available in all family lines */ + +#if defined(DUAL_CORE) +#define IS_HAL_EXTI_CONFIG_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE51) || \ + ((LINE) == EXTI_LINE82) || ((LINE) == EXTI_LINE84) || \ + ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86)) +#else +#define IS_HAL_EXTI_CONFIG_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1)|| \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE51) || \ + ((LINE) == EXTI_LINE85) || ((LINE) == EXTI_LINE86)) +#endif /* DUAL_CORE */ + +#if defined(DUAL_CORE) +#define IS_EXTI_ALL_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || \ + ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || \ + ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || \ + ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || \ + ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || \ + ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || \ + ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || \ + ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || \ + ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE46) || \ + ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || \ + ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || \ + ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || \ + ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || \ + ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || \ + ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || \ + ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || \ + ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || \ + ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || \ + ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || \ + ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || \ + ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || \ + ((LINE) == EXTI_LINE77) || ((LINE) == EXTI_LINE79) || \ + ((LINE) == EXTI_LINE84) || ((LINE) == EXTI_LINE85) || \ + ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || \ + ((LINE) == EXTI_LINE78) || \ + ((LINE) == EXTI_LINE80) || ((LINE) == EXTI_LINE82)) +#else +#define IS_EXTI_ALL_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || \ + ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || \ + ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || \ + ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || \ + ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || \ + ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || \ + ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || \ + ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || \ + ((LINE) == EXTI_LINE44) || \ + ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || \ + ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || \ + ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || \ + ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || \ + ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || \ + ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || \ + ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || \ + ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || \ + ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || \ + ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || \ + ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || \ + ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || \ + ((LINE) == EXTI_LINE85) || \ + ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || \ + ((LINE) == EXTI_LINE88) || ((LINE) == EXTI_LINE89) || \ + ((LINE) == EXTI_LINE90) || ((LINE) == EXTI_LINE91)) +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +#define IS_EXTI_D1_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || \ + ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || \ + ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || \ + ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || \ + ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || \ + ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || \ + ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || \ + ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || \ + ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE46) || \ + ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || \ + ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || \ + ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || \ + ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || \ + ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || \ + ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || \ + ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || \ + ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || \ + ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || \ + ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || \ + ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || \ + ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || \ + ((LINE) == EXTI_LINE77) || ((LINE) == EXTI_LINE79) || \ + ((LINE) == EXTI_LINE84) || ((LINE) == EXTI_LINE85) || \ + ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87)) +#else +#define IS_EXTI_D1_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || \ + ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || \ + ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || \ + ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || \ + ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || \ + ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || \ + ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || \ + ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || \ + ((LINE) == EXTI_LINE44) || \ + ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || \ + ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || \ + ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || \ + ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || \ + ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || \ + ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || \ + ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || \ + ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || \ + ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || \ + ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || \ + ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || \ + ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || \ + ((LINE) == EXTI_LINE85) || \ + ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87) || \ + ((LINE) == EXTI_LINE88) || ((LINE) == EXTI_LINE89) || \ + ((LINE) == EXTI_LINE90) || ((LINE) == EXTI_LINE91)) +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +#define IS_EXTI_D2_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE16) || ((LINE) == EXTI_LINE17) || \ + ((LINE) == EXTI_LINE18) || ((LINE) == EXTI_LINE19) || \ + ((LINE) == EXTI_LINE20) || ((LINE) == EXTI_LINE21) || \ + ((LINE) == EXTI_LINE22) || ((LINE) == EXTI_LINE23) || \ + ((LINE) == EXTI_LINE24) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE26) || ((LINE) == EXTI_LINE27) || \ + ((LINE) == EXTI_LINE28) || ((LINE) == EXTI_LINE29) || \ + ((LINE) == EXTI_LINE30) || ((LINE) == EXTI_LINE31) || \ + ((LINE) == EXTI_LINE32) || ((LINE) == EXTI_LINE33) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE36) || ((LINE) == EXTI_LINE37) || \ + ((LINE) == EXTI_LINE38) || ((LINE) == EXTI_LINE39) || \ + ((LINE) == EXTI_LINE40) || ((LINE) == EXTI_LINE41) || \ + ((LINE) == EXTI_LINE42) || ((LINE) == EXTI_LINE43) || \ + ((LINE) == EXTI_LINE44) || ((LINE) == EXTI_LINE46) || \ + ((LINE) == EXTI_LINE47) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE54) || \ + ((LINE) == EXTI_LINE55) || ((LINE) == EXTI_LINE56) || \ + ((LINE) == EXTI_LINE57) || ((LINE) == EXTI_LINE58) || \ + ((LINE) == EXTI_LINE59) || ((LINE) == EXTI_LINE60) || \ + ((LINE) == EXTI_LINE61) || ((LINE) == EXTI_LINE62) || \ + ((LINE) == EXTI_LINE63) || ((LINE) == EXTI_LINE64) || \ + ((LINE) == EXTI_LINE65) || ((LINE) == EXTI_LINE66) || \ + ((LINE) == EXTI_LINE67) || ((LINE) == EXTI_LINE68) || \ + ((LINE) == EXTI_LINE69) || ((LINE) == EXTI_LINE70) || \ + ((LINE) == EXTI_LINE71) || ((LINE) == EXTI_LINE72) || \ + ((LINE) == EXTI_LINE73) || ((LINE) == EXTI_LINE74) || \ + ((LINE) == EXTI_LINE75) || ((LINE) == EXTI_LINE76) || \ + ((LINE) == EXTI_LINE78) || ((LINE) == EXTI_LINE80) || \ + ((LINE) == EXTI_LINE82) || ((LINE) == EXTI_LINE85) || \ + ((LINE) == EXTI_LINE86) || ((LINE) == EXTI_LINE87)) +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +#define IS_EXTI_D3_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || \ + ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53)) +#elif (POWER_DOMAINS_NUMBER == 3U) +#define IS_EXTI_D3_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || \ + ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE52) || \ + ((LINE) == EXTI_LINE53) || ((LINE) == EXTI_LINE88)) +#else +#define IS_EXTI_D3_LINE(LINE) (((LINE) == EXTI_LINE0) || ((LINE) == EXTI_LINE1) || \ + ((LINE) == EXTI_LINE2) || ((LINE) == EXTI_LINE3) || \ + ((LINE) == EXTI_LINE4) || ((LINE) == EXTI_LINE5) || \ + ((LINE) == EXTI_LINE6) || ((LINE) == EXTI_LINE7) || \ + ((LINE) == EXTI_LINE8) || ((LINE) == EXTI_LINE9) || \ + ((LINE) == EXTI_LINE10) || ((LINE) == EXTI_LINE11) || \ + ((LINE) == EXTI_LINE12) || ((LINE) == EXTI_LINE13) || \ + ((LINE) == EXTI_LINE14) || ((LINE) == EXTI_LINE15) || \ + ((LINE) == EXTI_LINE19) || ((LINE) == EXTI_LINE20) || \ + ((LINE) == EXTI_LINE21) || ((LINE) == EXTI_LINE25) || \ + ((LINE) == EXTI_LINE34) || ((LINE) == EXTI_LINE35) || \ + ((LINE) == EXTI_LINE41) || ((LINE) == EXTI_LINE48) || \ + ((LINE) == EXTI_LINE49) || ((LINE) == EXTI_LINE50) || \ + ((LINE) == EXTI_LINE51) || ((LINE) == EXTI_LINE88)) +#endif /*DUAL_CORE*/ + + +#define BDMA_CH6_CLEAR ((uint32_t)0x00000000) /*!< BDMA ch6 event selected as D3 domain pendclear source*/ +#define BDMA_CH7_CLEAR ((uint32_t)0x00000001) /*!< BDMA ch7 event selected as D3 domain pendclear source*/ +#if defined (LPTIM4) +#define LPTIM4_OUT_CLEAR ((uint32_t)0x00000002) /*!< LPTIM4 out selected as D3 domain pendclear source*/ +#else +#define LPTIM2_OUT_CLEAR ((uint32_t)0x00000002) /*!< LPTIM2 out selected as D3 domain pendclear source*/ +#endif /* LPTIM4 */ +#if defined (LPTIM5) +#define LPTIM5_OUT_CLEAR ((uint32_t)0x00000003) /*!< LPTIM5 out selected as D3 domain pendclear source*/ +#else +#define LPTIM3_OUT_CLEAR ((uint32_t)0x00000003) /*!< LPTIM3 out selected as D3 domain pendclear source*/ +#endif /* LPTIM5 */ +#if defined (LPTIM4) && defined (LPTIM5) +#define IS_EXTI_D3_CLEAR(SOURCE) (((SOURCE) == BDMA_CH6_CLEAR) || ((SOURCE) == BDMA_CH7_CLEAR) || \ + ((SOURCE) == LPTIM4_OUT_CLEAR) || ((SOURCE) == LPTIM5_OUT_CLEAR)) +#else +#define IS_EXTI_D3_CLEAR(SOURCE) (((SOURCE) == BDMA_CH6_CLEAR) || ((SOURCE) == BDMA_CH7_CLEAR) || \ + ((SOURCE) == LPTIM2_OUT_CLEAR) || ((SOURCE) == LPTIM3_OUT_CLEAR)) +#endif /* LPTIM4 LPTIM5 */ +/** + * @} + */ + + +/** @defgroup FMC_SwapBankMapping_Config SwapBankMapping Config + * @{ + */ +#define FMC_SWAPBMAP_DISABLE (0x00000000U) +#define FMC_SWAPBMAP_SDRAM_SRAM FMC_BCR1_BMAP_0 +#define FMC_SWAPBMAP_SDRAMB2 FMC_BCR1_BMAP_1 + +#define IS_FMC_SWAPBMAP_MODE(__MODE__) (((__MODE__) == FMC_SWAPBMAP_DISABLE) || \ + ((__MODE__) == FMC_SWAPBMAP_SDRAM_SRAM) || \ + ((__MODE__) == FMC_SWAPBMAP_SDRAMB2)) +/** + * @} + */ + + +/* Exported macro ------------------------------------------------------------*/ +#if defined(DUAL_CORE) +/** @defgroup ART_Exported_Macros ART Exported Macros + * @{ + */ + +/** @brief ART Enable Macro. + * Enable the Cortex-M4 ART cache. + */ +#define __HAL_ART_ENABLE() SET_BIT(ART->CTR, ART_CTR_EN) + +/** @brief ART Disable Macro. + * Disable the Cortex-M4 ART cache. + */ +#define __HAL_ART_DISABLE() CLEAR_BIT(ART->CTR, ART_CTR_EN) + +/** @brief ART Cache BaseAddress Config. + * Configure the Cortex-M4 ART cache Base Address. + */ +#define __HAL_ART_CONFIG_BASE_ADDRESS(__BASE_ADDRESS__) MODIFY_REG(ART->CTR, ART_CTR_PCACHEADDR, (((__BASE_ADDRESS__) >> 12U) & 0x000FFF00UL)) + +/** + * @} + */ +#endif /* DUAL_CORE */ + +/** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros + * @{ + */ + +/** @brief SYSCFG Break AXIRAM double ECC lock. + * Enable and lock the connection of AXIRAM double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_AXISRAM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML) + +/** @brief SYSCFG Break ITCM double ECC lock. + * Enable and lock the connection of ITCM double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_ITCM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_ITCML) + +/** @brief SYSCFG Break DTCM double ECC lock. + * Enable and lock the connection of DTCM double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_DTCM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_DTCML) + +/** @brief SYSCFG Break SRAM1 double ECC lock. + * Enable and lock the connection of SRAM1 double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_SRAM1_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM1L) + +/** @brief SYSCFG Break SRAM2 double ECC lock. + * Enable and lock the connection of SRAM2 double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_SRAM2_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM2L) + +/** @brief SYSCFG Break SRAM3 double ECC lock. + * Enable and lock the connection of SRAM3 double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_SRAM3_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM3L) + +/** @brief SYSCFG Break SRAM4 double ECC lock. + * Enable and lock the connection of SRAM4 double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_SRAM4_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_SRAM4L) + +/** @brief SYSCFG Break Backup SRAM double ECC lock. + * Enable and lock the connection of Backup SRAM double ECC error to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_BKRAM_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_BKRAML) + +/** @brief SYSCFG Break Cortex-M7 Lockup lock. + * Enable and lock the connection of Cortex-M7 LOCKUP output to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_CM7_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_CM7L) + +/** @brief SYSCFG Break FLASH double ECC lock. + * Enable and lock the connection of Flash double ECC error connection to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_FLASH_DBL_ECC_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_FLASHL) + +/** @brief SYSCFG Break PVD lock. + * Enable and lock the PVD connection to Timer1/8/15/16/17 and HRTIMER Break input, as well as the PVDE and PLS[2:0] in the PWR_CR1 register. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_PVDL) + +#if defined(DUAL_CORE) +/** @brief SYSCFG Break Cortex-M4 Lockup lock. + * Enable and lock the connection of Cortex-M4 LOCKUP output to TIM1/8/15/16/17 and HRTIMER Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + This feature is available on STM32H7 rev.B and above. + */ +#define __HAL_SYSCFG_BREAK_CM4_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR, SYSCFG_CFGR_CM4L) +#endif /* DUAL_CORE */ + +#if !defined(SYSCFG_PMCR_BOOSTEN) +/** @brief Fast-mode Plus driving capability enable/disable macros + * @param __FASTMODEPLUS__ This parameter can be a value of : + * @arg @ref SYSCFG_FASTMODEPLUS_PB6 Fast-mode Plus driving capability activation on PB6 + * @arg @ref SYSCFG_FASTMODEPLUS_PB7 Fast-mode Plus driving capability activation on PB7 + * @arg @ref SYSCFG_FASTMODEPLUS_PB8 Fast-mode Plus driving capability activation on PB8 + * @arg @ref SYSCFG_FASTMODEPLUS_PB9 Fast-mode Plus driving capability activation on PB9 + */ +#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ + SET_BIT(SYSCFG->PMCR, (__FASTMODEPLUS__));\ + }while(0) + +#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ + CLEAR_BIT(SYSCFG->PMCR, (__FASTMODEPLUS__));\ + }while(0) + +#endif /* !SYSCFG_PMCR_BOOSTEN */ +/** + * @} + */ + +/** @brief Freeze/Unfreeze Peripherals in Debug mode + */ +#define __HAL_DBGMCU_FREEZE_WWDG1() (DBGMCU->APB3FZ1 |= (DBGMCU_APB3FZ1_DBG_WWDG1)) + +#define __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM2)) +#define __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM3)) +#define __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM4)) +#define __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM5)) +#define __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM6)) +#define __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM7)) +#define __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM12)) +#define __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM13)) +#define __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_TIM14)) +#define __HAL_DBGMCU_FREEZE_LPTIM1() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_LPTIM1)) +#define __HAL_DBGMCU_FREEZE_I2C1() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C1)) +#define __HAL_DBGMCU_FREEZE_I2C2() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C2)) +#define __HAL_DBGMCU_FREEZE_I2C3() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C3)) +#if defined(I2C5) +#define __HAL_DBGMCU_FREEZE_I2C5() (DBGMCU->APB1LFZ1 |= (DBGMCU_APB1LFZ1_DBG_I2C5)) +#endif /*I2C5*/ +#if defined(DBGMCU_APB1HFZ1_DBG_FDCAN) +#define __HAL_DBGMCU_FREEZE_FDCAN() (DBGMCU->APB1HFZ1 |= (DBGMCU_APB1HFZ1_DBG_FDCAN)) +#endif /*DBGMCU_APB1HFZ1_DBG_FDCAN*/ + +#if defined(TIM23) +#define __HAL_DBGMCU_FREEZE_TIM23() (DBGMCU->APB1HFZ1 |= (DBGMCU_APB1HFZ1_DBG_TIM23)) +#endif /*TIM23*/ +#if defined(TIM24) +#define __HAL_DBGMCU_FREEZE_TIM24() (DBGMCU->APB1HFZ1 |= (DBGMCU_APB1HFZ1_DBG_TIM24)) +#endif /*TIM24*/ + +#define __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM1)) +#define __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM8)) +#define __HAL_DBGMCU_FREEZE_TIM15() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM15)) +#define __HAL_DBGMCU_FREEZE_TIM16() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM16)) +#define __HAL_DBGMCU_FREEZE_TIM17() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_TIM17)) +#define __HAL_DBGMCU_FREEZE_HRTIM() (DBGMCU->APB2FZ1 |= (DBGMCU_APB2FZ1_DBG_HRTIM)) + +#define __HAL_DBGMCU_FREEZE_I2C4() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_I2C4)) +#define __HAL_DBGMCU_FREEZE_LPTIM2() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM2)) +#define __HAL_DBGMCU_FREEZE_LPTIM3() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM3)) +#define __HAL_DBGMCU_FREEZE_LPTIM4() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM4)) +#define __HAL_DBGMCU_FREEZE_LPTIM5() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_LPTIM5)) +#define __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_RTC)) +#define __HAL_DBGMCU_FREEZE_IWDG1() (DBGMCU->APB4FZ1 |= (DBGMCU_APB4FZ1_DBG_IWDG1)) + + +#define __HAL_DBGMCU_UnFreeze_WWDG1() (DBGMCU->APB3FZ1 &= ~ (DBGMCU_APB3FZ1_DBG_WWDG1)) + +#define __HAL_DBGMCU_UnFreeze_TIM2() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM2)) +#define __HAL_DBGMCU_UnFreeze_TIM3() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM3)) +#define __HAL_DBGMCU_UnFreeze_TIM4() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM4)) +#define __HAL_DBGMCU_UnFreeze_TIM5() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM5)) +#define __HAL_DBGMCU_UnFreeze_TIM6() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM6)) +#define __HAL_DBGMCU_UnFreeze_TIM7() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM7)) +#define __HAL_DBGMCU_UnFreeze_TIM12() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM12)) +#define __HAL_DBGMCU_UnFreeze_TIM13() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM13)) +#define __HAL_DBGMCU_UnFreeze_TIM14() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_TIM14)) +#define __HAL_DBGMCU_UnFreeze_LPTIM1() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_LPTIM1)) +#define __HAL_DBGMCU_UnFreeze_I2C1() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C1)) +#define __HAL_DBGMCU_UnFreeze_I2C2() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C2)) +#define __HAL_DBGMCU_UnFreeze_I2C3() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C3)) +#if defined(I2C5) +#define __HAL_DBGMCU_UnFreeze_I2C5() (DBGMCU->APB1LFZ1 &= ~ (DBGMCU_APB1LFZ1_DBG_I2C5)) +#endif /*I2C5*/ +#if defined(DBGMCU_APB1HFZ1_DBG_FDCAN) +#define __HAL_DBGMCU_UnFreeze_FDCAN() (DBGMCU->APB1HFZ1 &= ~ (DBGMCU_APB1HFZ1_DBG_FDCAN)) +#endif /*DBGMCU_APB1HFZ1_DBG_FDCAN*/ + +#if defined(TIM23) +#define __HAL_DBGMCU_UnFreeze_TIM23() (DBGMCU->APB1HFZ1 &= ~ (DBGMCU_APB1HFZ1_DBG_TIM23)) +#endif /*TIM23*/ +#if defined(TIM24) +#define __HAL_DBGMCU_UnFreeze_TIM24() (DBGMCU->APB1HFZ1 &= ~ (DBGMCU_APB1HFZ1_DBG_TIM24)) +#endif /*TIM24*/ + +#define __HAL_DBGMCU_UnFreeze_TIM1() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM1)) +#define __HAL_DBGMCU_UnFreeze_TIM8() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM8)) +#define __HAL_DBGMCU_UnFreeze_TIM15() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM15)) +#define __HAL_DBGMCU_UnFreeze_TIM16() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM16)) +#define __HAL_DBGMCU_UnFreeze_TIM17() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_TIM17)) +#define __HAL_DBGMCU_UnFreeze_HRTIM() (DBGMCU->APB2FZ1 &= ~ (DBGMCU_APB2FZ1_DBG_HRTIM)) + +#define __HAL_DBGMCU_UnFreeze_I2C4() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_I2C4)) +#define __HAL_DBGMCU_UnFreeze_LPTIM2() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM2)) +#define __HAL_DBGMCU_UnFreeze_LPTIM3() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM3)) +#define __HAL_DBGMCU_UnFreeze_LPTIM4() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM4)) +#define __HAL_DBGMCU_UnFreeze_LPTIM5() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_LPTIM5)) +#define __HAL_DBGMCU_UnFreeze_RTC() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_RTC)) +#define __HAL_DBGMCU_UnFreeze_IWDG1() (DBGMCU->APB4FZ1 &= ~ (DBGMCU_APB4FZ1_DBG_IWDG1)) + + +#if defined(DUAL_CORE) +#define __HAL_DBGMCU_FREEZE2_IWDG2() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_IWDG2)) +#define __HAL_DBGMCU_FREEZE2_WWDG2() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_WWDG2)) + +#define __HAL_DBGMCU_UnFreeze2_IWDG2() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_IWDG2)) +#define __HAL_DBGMCU_UnFreeze2_WWDG2() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_WWDG2)) + + +#define __HAL_DBGMCU_FREEZE2_WWDG1() (DBGMCU->APB3FZ2 |= (DBGMCU_APB3FZ2_DBG_WWDG1)) + +#define __HAL_DBGMCU_FREEZE2_TIM2() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM2)) +#define __HAL_DBGMCU_FREEZE2_TIM3() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM3)) +#define __HAL_DBGMCU_FREEZE2_TIM4() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM4)) +#define __HAL_DBGMCU_FREEZE2_TIM5() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM5)) +#define __HAL_DBGMCU_FREEZE2_TIM6() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM6)) +#define __HAL_DBGMCU_FREEZE2_TIM7() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM7)) +#define __HAL_DBGMCU_FREEZE2_TIM12() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM12)) +#define __HAL_DBGMCU_FREEZE2_TIM13() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM13)) +#define __HAL_DBGMCU_FREEZE2_TIM14() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_TIM14)) +#define __HAL_DBGMCU_FREEZE2_LPTIM1() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_LPTIM1)) +#define __HAL_DBGMCU_FREEZE2_I2C1() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_I2C1)) +#define __HAL_DBGMCU_FREEZE2_I2C2() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_I2C2)) +#define __HAL_DBGMCU_FREEZE2_I2C3() (DBGMCU->APB1LFZ2 |= (DBGMCU_APB1LFZ2_DBG_I2C3)) +#define __HAL_DBGMCU_FREEZE2_FDCAN() (DBGMCU->APB1HFZ2 |= (DBGMCU_APB1HFZ2_DBG_FDCAN)) + + +#define __HAL_DBGMCU_FREEZE2_TIM1() (DBGMCU->APB2FZ2 |= (DBGMCU_APB2FZ2_DBG_TIM1)) +#define __HAL_DBGMCU_FREEZE2_TIM8() (DBGMCU->APB2FZ2 |= (DBGMCU_APB2FZ2_DBG_TIM8)) +#define __HAL_DBGMCU_FREEZE2_TIM15() (DBGMCU->APB2FZ2 |= (DBGMCU_APB2FZ2_DBG_TIM15)) +#define __HAL_DBGMCU_FREEZE2_TIM16() (DBGMCU->APB2FZ2 |= (DBGMCU_APB2FZ2_DBG_TIM16)) +#define __HAL_DBGMCU_FREEZE2_TIM17() (DBGMCU->APB2FZ2 |= (DBGMCU_APB2FZ2_DBG_TIM17)) +#define __HAL_DBGMCU_FREEZE2_HRTIM() (DBGMCU->APB2FZ2 |= (DBGMCU_APB2FZ2_DBG_HRTIM)) + +#define __HAL_DBGMCU_FREEZE2_I2C4() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_I2C4)) +#define __HAL_DBGMCU_FREEZE2_LPTIM2() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_LPTIM2)) +#define __HAL_DBGMCU_FREEZE2_LPTIM3() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_LPTIM3)) +#define __HAL_DBGMCU_FREEZE2_LPTIM4() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_LPTIM4)) +#define __HAL_DBGMCU_FREEZE2_LPTIM5() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_LPTIM5)) +#define __HAL_DBGMCU_FREEZE2_RTC() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_RTC)) +#define __HAL_DBGMCU_FREEZE2_IWDG1() (DBGMCU->APB4FZ2 |= (DBGMCU_APB4FZ2_DBG_IWDG1)) + +#define __HAL_DBGMCU_UnFreeze2_WWDG1() (DBGMCU->APB3FZ2 &= ~ (DBGMCU_APB3FZ2_DBG_WWDG1)) + +#define __HAL_DBGMCU_UnFreeze2_TIM2() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM2)) +#define __HAL_DBGMCU_UnFreeze2_TIM3() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM3)) +#define __HAL_DBGMCU_UnFreeze2_TIM4() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM4)) +#define __HAL_DBGMCU_UnFreeze2_TIM5() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM5)) +#define __HAL_DBGMCU_UnFreeze2_TIM6() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM6)) +#define __HAL_DBGMCU_UnFreeze2_TIM7() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM7)) +#define __HAL_DBGMCU_UnFreeze2_TIM12() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM12)) +#define __HAL_DBGMCU_UnFreeze2_TIM13() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM13)) +#define __HAL_DBGMCU_UnFreeze2_TIM14() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_TIM14)) +#define __HAL_DBGMCU_UnFreeze2_LPTIM1() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_LPTIM1)) +#define __HAL_DBGMCU_UnFreeze2_I2C1() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_I2C1)) +#define __HAL_DBGMCU_UnFreeze2_I2C2() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_I2C2)) +#define __HAL_DBGMCU_UnFreeze2_I2C3() (DBGMCU->APB1LFZ2 &= ~ (DBGMCU_APB1LFZ2_DBG_I2C3)) +#define __HAL_DBGMCU_UnFreeze2_FDCAN() (DBGMCU->APB1HFZ2 &= ~ (DBGMCU_APB1HFZ2_DBG_FDCAN)) + + +#define __HAL_DBGMCU_UnFreeze2_TIM1() (DBGMCU->APB2FZ2 &= ~ (DBGMCU_APB2FZ2_DBG_TIM1)) +#define __HAL_DBGMCU_UnFreeze2_TIM8() (DBGMCU->APB2FZ2 &= ~ (DBGMCU_APB2FZ2_DBG_TIM8)) +#define __HAL_DBGMCU_UnFreeze2_TIM15() (DBGMCU->APB2FZ2 &= ~ (DBGMCU_APB2FZ2_DBG_TIM15)) +#define __HAL_DBGMCU_UnFreeze2_TIM16() (DBGMCU->APB2FZ2 &= ~ (DBGMCU_APB2FZ2_DBG_TIM16)) +#define __HAL_DBGMCU_UnFreeze2_TIM17() (DBGMCU->APB2FZ2 &= ~ (DBGMCU_APB2FZ2_DBG_TIM17)) +#define __HAL_DBGMCU_UnFreeze2_HRTIM() (DBGMCU->APB2FZ2 &= ~ (DBGMCU_APB2FZ2_DBG_HRTIM)) + +#define __HAL_DBGMCU_UnFreeze2_I2C4() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_I2C4)) +#define __HAL_DBGMCU_UnFreeze2_LPTIM2() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_LPTIM2)) +#define __HAL_DBGMCU_UnFreeze2_LPTIM3() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_LPTIM3)) +#define __HAL_DBGMCU_UnFreeze2_LPTIM4() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_LPTIM4)) +#define __HAL_DBGMCU_UnFreeze2_LPTIM5() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_LPTIM5)) +#define __HAL_DBGMCU_UnFreeze2_RTC() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_RTC)) +#define __HAL_DBGMCU_UnFreeze2_IWDG1() (DBGMCU->APB4FZ2 &= ~ (DBGMCU_APB4FZ2_DBG_IWDG1)) + +#endif /*DUAL_CORE*/ + +/** @defgroup HAL_Private_Macros HAL Private Macros + * @{ + */ +#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || \ + ((FREQ) == HAL_TICK_FREQ_100HZ) || \ + ((FREQ) == HAL_TICK_FREQ_1KHZ)) +/** + * @} + */ + +/* Exported variables --------------------------------------------------------*/ + +/** @addtogroup HAL_Exported_Variables + * @{ + */ +extern __IO uint32_t uwTick; +extern uint32_t uwTickPrio; +extern HAL_TickFreqTypeDef uwTickFreq; +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/* Initialization and de-initialization functions ******************************/ +HAL_StatusTypeDef HAL_Init(void); +HAL_StatusTypeDef HAL_DeInit(void); +void HAL_MspInit(void); +void HAL_MspDeInit(void); +HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority); + +/* Peripheral Control functions ************************************************/ +void HAL_IncTick(void); +void HAL_Delay(uint32_t Delay); +uint32_t HAL_GetTick(void); +uint32_t HAL_GetTickPrio(void); +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq); +HAL_TickFreqTypeDef HAL_GetTickFreq(void); +void HAL_SuspendTick(void); +void HAL_ResumeTick(void); +uint32_t HAL_GetHalVersion(void); +uint32_t HAL_GetREVID(void); +uint32_t HAL_GetDEVID(void); +uint32_t HAL_GetUIDw0(void); +uint32_t HAL_GetUIDw1(void); +uint32_t HAL_GetUIDw2(void); +#if defined(SYSCFG_PMCR_EPIS_SEL) +void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface); +#endif /* SYSCFG_PMCR_EPIS_SEL */ +void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState ); +#if defined(SYSCFG_PMCR_BOOSTEN) +void HAL_SYSCFG_EnableBOOST(void); +void HAL_SYSCFG_DisableBOOST(void); +#endif /* SYSCFG_PMCR_BOOSTEN */ + +#if defined (SYSCFG_UR2_BOOT_ADD0) || defined (SYSCFG_UR2_BCM7_ADD0) +void HAL_SYSCFG_CM7BootAddConfig(uint32_t BootRegister, uint32_t BootAddress); +#endif /* SYSCFG_UR2_BOOT_ADD0 || SYSCFG_UR2_BCM7_ADD0*/ + +#if defined(DUAL_CORE) +void HAL_SYSCFG_CM4BootAddConfig(uint32_t BootRegister, uint32_t BootAddress); +void HAL_SYSCFG_EnableCM7BOOT(void); +void HAL_SYSCFG_DisableCM7BOOT(void); +void HAL_SYSCFG_EnableCM4BOOT(void); +void HAL_SYSCFG_DisableCM4BOOT(void); +#endif /*DUAL_CORE*/ +void HAL_EnableCompensationCell(void); +void HAL_DisableCompensationCell(void); +void HAL_SYSCFG_EnableIOSpeedOptimize(void); +void HAL_SYSCFG_DisableIOSpeedOptimize(void); +void HAL_SYSCFG_CompensationCodeSelect(uint32_t SYSCFG_CompCode); +void HAL_SYSCFG_CompensationCodeConfig(uint32_t SYSCFG_PMOSCode, uint32_t SYSCFG_NMOSCode); +#if defined(SYSCFG_CCCR_NCC_MMC) +void HAL_SYSCFG_VDDMMC_CompensationCodeConfig(uint32_t SYSCFG_PMOSCode, uint32_t SYSCFG_NMOSCode); +#endif /* SYSCFG_CCCR_NCC_MMC */ +void HAL_DBGMCU_EnableDBGSleepMode(void); +void HAL_DBGMCU_DisableDBGSleepMode(void); +void HAL_DBGMCU_EnableDBGStopMode(void); +void HAL_DBGMCU_DisableDBGStopMode(void); +void HAL_DBGMCU_EnableDBGStandbyMode(void); +void HAL_DBGMCU_DisableDBGStandbyMode(void); +#if defined(DUAL_CORE) +void HAL_EnableDomain2DBGSleepMode(void); +void HAL_DisableDomain2DBGSleepMode(void); +void HAL_EnableDomain2DBGStopMode(void); +void HAL_DisableDomain2DBGStopMode(void); +void HAL_EnableDomain2DBGStandbyMode(void); +void HAL_DisableDomain2DBGStandbyMode(void); +#endif /*DUAL_CORE*/ +#if defined(DBGMCU_CR_DBG_STOPD3) +void HAL_EnableDomain3DBGStopMode(void); +void HAL_DisableDomain3DBGStopMode(void); +#endif /*DBGMCU_CR_DBG_STOPD3*/ +#if defined(DBGMCU_CR_DBG_STANDBYD3) +void HAL_EnableDomain3DBGStandbyMode(void); +void HAL_DisableDomain3DBGStandbyMode(void); +#endif /*DBGMCU_CR_DBG_STANDBYD3*/ +void HAL_EXTI_EdgeConfig(uint32_t EXTI_Line , uint32_t EXTI_Edge ); +void HAL_EXTI_GenerateSWInterrupt(uint32_t EXTI_Line); +#if defined(DUAL_CORE) +void HAL_EXTI_D2_ClearFlag(uint32_t EXTI_Line); +#endif /*DUAL_CORE*/ +void HAL_EXTI_D1_ClearFlag(uint32_t EXTI_Line); +void HAL_EXTI_D1_EventInputConfig(uint32_t EXTI_Line , uint32_t EXTI_Mode, uint32_t EXTI_LineCmd); +#if defined(DUAL_CORE) +void HAL_EXTI_D2_EventInputConfig(uint32_t EXTI_Line , uint32_t EXTI_Mode, uint32_t EXTI_LineCmd); +#endif /*DUAL_CORE*/ +void HAL_EXTI_D3_EventInputConfig(uint32_t EXTI_Line, uint32_t EXTI_LineCmd , uint32_t EXTI_ClearSrc); +void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig); +uint32_t HAL_GetFMCMemorySwappingConfig(void); +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling); +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode); +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue); +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void); +void HAL_SYSCFG_DisableVREFBUF(void); +#if defined(SYSCFG_ADC2ALT_ADC2_ROUT0) +void HAL_SYSCFG_ADC2ALT_Rout0Config(uint32_t Adc2AltRout0); +#endif /*SYSCFG_ADC2ALT_ADC2_ROUT0*/ +#if defined(SYSCFG_ADC2ALT_ADC2_ROUT1) +void HAL_SYSCFG_ADC2ALT_Rout1Config(uint32_t Adc2AltRout1); +#endif /*SYSCFG_ADC2ALT_ADC2_ROUT1*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_H */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h new file mode 100644 index 0000000..2645c28 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h @@ -0,0 +1,459 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_CORTEX_H +#define STM32H7xx_HAL_CORTEX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup CORTEX + * @{ + */ +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Types Cortex Exported Types + * @{ + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition + * @brief MPU Region initialization structure + * @{ + */ +typedef struct +{ + uint8_t Enable; /*!< Specifies the status of the region. + This parameter can be a value of @ref CORTEX_MPU_Region_Enable */ + uint8_t Number; /*!< Specifies the number of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Number */ + uint32_t BaseAddress; /*!< Specifies the base address of the region to protect. */ + uint8_t Size; /*!< Specifies the size of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Size */ + uint8_t SubRegionDisable; /*!< Specifies the number of the subregion protection to disable. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + uint8_t TypeExtField; /*!< Specifies the TEX field level. + This parameter can be a value of @ref CORTEX_MPU_TEX_Levels */ + uint8_t AccessPermission; /*!< Specifies the region access permission type. + This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes */ + uint8_t DisableExec; /*!< Specifies the instruction access status. + This parameter can be a value of @ref CORTEX_MPU_Instruction_Access */ + uint8_t IsShareable; /*!< Specifies the shareability status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Shareable */ + uint8_t IsCacheable; /*!< Specifies the cacheable status of the region protected. + This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable */ + uint8_t IsBufferable; /*!< Specifies the bufferable status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable */ +}MPU_Region_InitTypeDef; +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group + * @{ + */ +#define NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007) /*!< 0 bits for pre-emption priority + 4 bits for subpriority */ +#define NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006) /*!< 1 bits for pre-emption priority + 3 bits for subpriority */ +#define NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005) /*!< 2 bits for pre-emption priority + 2 bits for subpriority */ +#define NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004) /*!< 3 bits for pre-emption priority + 1 bits for subpriority */ +#define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003) /*!< 4 bits for pre-emption priority + 0 bits for subpriority */ +/** + * @} + */ + +/** @defgroup CORTEX_SysTick_clock_source CORTEX _SysTick clock source + * @{ + */ +#define SYSTICK_CLKSOURCE_HCLK_DIV8 ((uint32_t)0x00000000) +#define SYSTICK_CLKSOURCE_HCLK ((uint32_t)0x00000004) + +/** + * @} + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control MPU HFNMI and PRIVILEGED Access control + * @{ + */ +#define MPU_HFNMI_PRIVDEF_NONE ((uint32_t)0x00000000) +#define MPU_HARDFAULT_NMI ((uint32_t)0x00000002) +#define MPU_PRIVILEGED_DEFAULT ((uint32_t)0x00000004) +#define MPU_HFNMI_PRIVDEF ((uint32_t)0x00000006) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable + * @{ + */ +#define MPU_REGION_ENABLE ((uint8_t)0x01) +#define MPU_REGION_DISABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access + * @{ + */ +#define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) +#define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable + * @{ + */ +#define MPU_ACCESS_SHAREABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable + * @{ + */ +#define MPU_ACCESS_CACHEABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable + * @{ + */ +#define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_TEX_Levels MPU TEX Levels + * @{ + */ +#define MPU_TEX_LEVEL0 ((uint8_t)0x00) +#define MPU_TEX_LEVEL1 ((uint8_t)0x01) +#define MPU_TEX_LEVEL2 ((uint8_t)0x02) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size + * @{ + */ +#define MPU_REGION_SIZE_32B ((uint8_t)0x04) +#define MPU_REGION_SIZE_64B ((uint8_t)0x05) +#define MPU_REGION_SIZE_128B ((uint8_t)0x06) +#define MPU_REGION_SIZE_256B ((uint8_t)0x07) +#define MPU_REGION_SIZE_512B ((uint8_t)0x08) +#define MPU_REGION_SIZE_1KB ((uint8_t)0x09) +#define MPU_REGION_SIZE_2KB ((uint8_t)0x0A) +#define MPU_REGION_SIZE_4KB ((uint8_t)0x0B) +#define MPU_REGION_SIZE_8KB ((uint8_t)0x0C) +#define MPU_REGION_SIZE_16KB ((uint8_t)0x0D) +#define MPU_REGION_SIZE_32KB ((uint8_t)0x0E) +#define MPU_REGION_SIZE_64KB ((uint8_t)0x0F) +#define MPU_REGION_SIZE_128KB ((uint8_t)0x10) +#define MPU_REGION_SIZE_256KB ((uint8_t)0x11) +#define MPU_REGION_SIZE_512KB ((uint8_t)0x12) +#define MPU_REGION_SIZE_1MB ((uint8_t)0x13) +#define MPU_REGION_SIZE_2MB ((uint8_t)0x14) +#define MPU_REGION_SIZE_4MB ((uint8_t)0x15) +#define MPU_REGION_SIZE_8MB ((uint8_t)0x16) +#define MPU_REGION_SIZE_16MB ((uint8_t)0x17) +#define MPU_REGION_SIZE_32MB ((uint8_t)0x18) +#define MPU_REGION_SIZE_64MB ((uint8_t)0x19) +#define MPU_REGION_SIZE_128MB ((uint8_t)0x1A) +#define MPU_REGION_SIZE_256MB ((uint8_t)0x1B) +#define MPU_REGION_SIZE_512MB ((uint8_t)0x1C) +#define MPU_REGION_SIZE_1GB ((uint8_t)0x1D) +#define MPU_REGION_SIZE_2GB ((uint8_t)0x1E) +#define MPU_REGION_SIZE_4GB ((uint8_t)0x1F) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes + * @{ + */ +#define MPU_REGION_NO_ACCESS ((uint8_t)0x00) +#define MPU_REGION_PRIV_RW ((uint8_t)0x01) +#define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) +#define MPU_REGION_FULL_ACCESS ((uint8_t)0x03) +#define MPU_REGION_PRIV_RO ((uint8_t)0x05) +#define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number + * @{ + */ +#define MPU_REGION_NUMBER0 ((uint8_t)0x00) +#define MPU_REGION_NUMBER1 ((uint8_t)0x01) +#define MPU_REGION_NUMBER2 ((uint8_t)0x02) +#define MPU_REGION_NUMBER3 ((uint8_t)0x03) +#define MPU_REGION_NUMBER4 ((uint8_t)0x04) +#define MPU_REGION_NUMBER5 ((uint8_t)0x05) +#define MPU_REGION_NUMBER6 ((uint8_t)0x06) +#define MPU_REGION_NUMBER7 ((uint8_t)0x07) +#if !defined(CORE_CM4) +#define MPU_REGION_NUMBER8 ((uint8_t)0x08) +#define MPU_REGION_NUMBER9 ((uint8_t)0x09) +#define MPU_REGION_NUMBER10 ((uint8_t)0x0A) +#define MPU_REGION_NUMBER11 ((uint8_t)0x0B) +#define MPU_REGION_NUMBER12 ((uint8_t)0x0C) +#define MPU_REGION_NUMBER13 ((uint8_t)0x0D) +#define MPU_REGION_NUMBER14 ((uint8_t)0x0E) +#define MPU_REGION_NUMBER15 ((uint8_t)0x0F) +#endif /* !defined(CORE_CM4) */ + +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + + +/* Exported Macros -----------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Macros CORTEX Exported Macros + * @{ + */ + +/** + * @} + */ + + + +/** @defgroup CORTEX_CPU_Identifier CORTEX_CPU_Identifier + * @{ + */ +#define CM7_CPUID ((uint32_t)0x00000003) + +#if defined(DUAL_CORE) +#define CM4_CPUID ((uint32_t)0x00000001) +#endif /*DUAL_CORE*/ +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup CORTEX_Exported_Functions + * @{ + */ + +/** @addtogroup CORTEX_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup); +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority); +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn); +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn); +void HAL_NVIC_SystemReset(void); +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb); +/** + * @} + */ + +/** @addtogroup CORTEX_Exported_Functions_Group2 + * @{ + */ +/* Peripheral Control functions ***********************************************/ +#if (__MPU_PRESENT == 1) +void HAL_MPU_Enable(uint32_t MPU_Control); +void HAL_MPU_Disable(void); +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init); +#endif /* __MPU_PRESENT */ +uint32_t HAL_NVIC_GetPriorityGrouping(void); +void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority); +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn); +uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn); +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource); +void HAL_SYSTICK_IRQHandler(void); +void HAL_SYSTICK_Callback(void); +uint32_t HAL_GetCurrentCPUID(void); + + +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CORTEX_Private_Macros CORTEX Private Macros + * @{ + */ +#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \ + ((GROUP) == NVIC_PRIORITYGROUP_1) || \ + ((GROUP) == NVIC_PRIORITYGROUP_2) || \ + ((GROUP) == NVIC_PRIORITYGROUP_3) || \ + ((GROUP) == NVIC_PRIORITYGROUP_4)) + +#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10UL) + +#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10UL) + +#define IS_NVIC_DEVICE_IRQ(IRQ) (((int32_t)IRQ) >= 0x00) + +#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \ + ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) + +#if (__MPU_PRESENT == 1) +#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \ + ((STATE) == MPU_REGION_DISABLE)) + +#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \ + ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) + +#define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || \ + ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) + +#define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || \ + ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) + +#define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || \ + ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) + +#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || \ + ((TYPE) == MPU_TEX_LEVEL1) || \ + ((TYPE) == MPU_TEX_LEVEL2)) + +#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RW) || \ + ((TYPE) == MPU_REGION_PRIV_RW_URO) || \ + ((TYPE) == MPU_REGION_FULL_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RO) || \ + ((TYPE) == MPU_REGION_PRIV_RO_URO)) + +#if !defined(CORE_CM4) +#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || \ + ((NUMBER) == MPU_REGION_NUMBER1) || \ + ((NUMBER) == MPU_REGION_NUMBER2) || \ + ((NUMBER) == MPU_REGION_NUMBER3) || \ + ((NUMBER) == MPU_REGION_NUMBER4) || \ + ((NUMBER) == MPU_REGION_NUMBER5) || \ + ((NUMBER) == MPU_REGION_NUMBER6) || \ + ((NUMBER) == MPU_REGION_NUMBER7) || \ + ((NUMBER) == MPU_REGION_NUMBER8) || \ + ((NUMBER) == MPU_REGION_NUMBER9) || \ + ((NUMBER) == MPU_REGION_NUMBER10) || \ + ((NUMBER) == MPU_REGION_NUMBER11) || \ + ((NUMBER) == MPU_REGION_NUMBER12) || \ + ((NUMBER) == MPU_REGION_NUMBER13) || \ + ((NUMBER) == MPU_REGION_NUMBER14) || \ + ((NUMBER) == MPU_REGION_NUMBER15)) +#else +#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || \ + ((NUMBER) == MPU_REGION_NUMBER1) || \ + ((NUMBER) == MPU_REGION_NUMBER2) || \ + ((NUMBER) == MPU_REGION_NUMBER3) || \ + ((NUMBER) == MPU_REGION_NUMBER4) || \ + ((NUMBER) == MPU_REGION_NUMBER5) || \ + ((NUMBER) == MPU_REGION_NUMBER6) || \ + ((NUMBER) == MPU_REGION_NUMBER7)) +#endif /* !defined(CORE_CM4) */ + +#define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || \ + ((SIZE) == MPU_REGION_SIZE_64B) || \ + ((SIZE) == MPU_REGION_SIZE_128B) || \ + ((SIZE) == MPU_REGION_SIZE_256B) || \ + ((SIZE) == MPU_REGION_SIZE_512B) || \ + ((SIZE) == MPU_REGION_SIZE_1KB) || \ + ((SIZE) == MPU_REGION_SIZE_2KB) || \ + ((SIZE) == MPU_REGION_SIZE_4KB) || \ + ((SIZE) == MPU_REGION_SIZE_8KB) || \ + ((SIZE) == MPU_REGION_SIZE_16KB) || \ + ((SIZE) == MPU_REGION_SIZE_32KB) || \ + ((SIZE) == MPU_REGION_SIZE_64KB) || \ + ((SIZE) == MPU_REGION_SIZE_128KB) || \ + ((SIZE) == MPU_REGION_SIZE_256KB) || \ + ((SIZE) == MPU_REGION_SIZE_512KB) || \ + ((SIZE) == MPU_REGION_SIZE_1MB) || \ + ((SIZE) == MPU_REGION_SIZE_2MB) || \ + ((SIZE) == MPU_REGION_SIZE_4MB) || \ + ((SIZE) == MPU_REGION_SIZE_8MB) || \ + ((SIZE) == MPU_REGION_SIZE_16MB) || \ + ((SIZE) == MPU_REGION_SIZE_32MB) || \ + ((SIZE) == MPU_REGION_SIZE_64MB) || \ + ((SIZE) == MPU_REGION_SIZE_128MB) || \ + ((SIZE) == MPU_REGION_SIZE_256MB) || \ + ((SIZE) == MPU_REGION_SIZE_512MB) || \ + ((SIZE) == MPU_REGION_SIZE_1GB) || \ + ((SIZE) == MPU_REGION_SIZE_2GB) || \ + ((SIZE) == MPU_REGION_SIZE_4GB)) + +#define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FF) +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_CORTEX_H */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h new file mode 100644 index 0000000..f41b123 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h @@ -0,0 +1,342 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_crc.h + * @author MCD Application Team + * @brief Header file of CRC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_CRC_H +#define STM32H7xx_HAL_CRC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup CRC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CRC_Exported_Types CRC Exported Types + * @{ + */ + +/** + * @brief CRC HAL State Structure definition + */ +typedef enum +{ + HAL_CRC_STATE_RESET = 0x00U, /*!< CRC not yet initialized or disabled */ + HAL_CRC_STATE_READY = 0x01U, /*!< CRC initialized and ready for use */ + HAL_CRC_STATE_BUSY = 0x02U, /*!< CRC internal process is ongoing */ + HAL_CRC_STATE_TIMEOUT = 0x03U, /*!< CRC timeout state */ + HAL_CRC_STATE_ERROR = 0x04U /*!< CRC error state */ +} HAL_CRC_StateTypeDef; + +/** + * @brief CRC Init Structure definition + */ +typedef struct +{ + uint8_t DefaultPolynomialUse; /*!< This parameter is a value of @ref CRC_Default_Polynomial and indicates if default polynomial is used. + If set to DEFAULT_POLYNOMIAL_ENABLE, resort to default + X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + + X^4 + X^2+ X +1. + In that case, there is no need to set GeneratingPolynomial field. + If otherwise set to DEFAULT_POLYNOMIAL_DISABLE, GeneratingPolynomial and + CRCLength fields must be set. */ + + uint8_t DefaultInitValueUse; /*!< This parameter is a value of @ref CRC_Default_InitValue_Use and indicates if default init value is used. + If set to DEFAULT_INIT_VALUE_ENABLE, resort to default + 0xFFFFFFFF value. In that case, there is no need to set InitValue field. If + otherwise set to DEFAULT_INIT_VALUE_DISABLE, InitValue field must be set. */ + + uint32_t GeneratingPolynomial; /*!< Set CRC generating polynomial as a 7, 8, 16 or 32-bit long value for a polynomial degree + respectively equal to 7, 8, 16 or 32. This field is written in normal, + representation e.g., for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 + is written 0x65. No need to specify it if DefaultPolynomialUse is set to + DEFAULT_POLYNOMIAL_ENABLE. */ + + uint32_t CRCLength; /*!< This parameter is a value of @ref CRC_Polynomial_Sizes and indicates CRC length. + Value can be either one of + @arg @ref CRC_POLYLENGTH_32B (32-bit CRC), + @arg @ref CRC_POLYLENGTH_16B (16-bit CRC), + @arg @ref CRC_POLYLENGTH_8B (8-bit CRC), + @arg @ref CRC_POLYLENGTH_7B (7-bit CRC). */ + + uint32_t InitValue; /*!< Init value to initiate CRC computation. No need to specify it if DefaultInitValueUse + is set to DEFAULT_INIT_VALUE_ENABLE. */ + + uint32_t InputDataInversionMode; /*!< This parameter is a value of @ref CRCEx_Input_Data_Inversion and specifies input data inversion mode. + Can be either one of the following values + @arg @ref CRC_INPUTDATA_INVERSION_NONE no input data inversion + @arg @ref CRC_INPUTDATA_INVERSION_BYTE byte-wise inversion, 0x1A2B3C4D + becomes 0x58D43CB2 + @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD halfword-wise inversion, + 0x1A2B3C4D becomes 0xD458B23C + @arg @ref CRC_INPUTDATA_INVERSION_WORD word-wise inversion, 0x1A2B3C4D + becomes 0xB23CD458 */ + + uint32_t OutputDataInversionMode; /*!< This parameter is a value of @ref CRCEx_Output_Data_Inversion and specifies output data (i.e. CRC) inversion mode. + Can be either + @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion, + @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE CRC 0x11223344 is converted + into 0x22CC4488 */ +} CRC_InitTypeDef; + +/** + * @brief CRC Handle Structure definition + */ +typedef struct +{ + CRC_TypeDef *Instance; /*!< Register base address */ + + CRC_InitTypeDef Init; /*!< CRC configuration parameters */ + + HAL_LockTypeDef Lock; /*!< CRC Locking object */ + + __IO HAL_CRC_StateTypeDef State; /*!< CRC communication state */ + + uint32_t InputDataFormat; /*!< This parameter is a value of @ref CRC_Input_Buffer_Format and specifies input data format. + Can be either + @arg @ref CRC_INPUTDATA_FORMAT_BYTES input data is a stream of bytes + (8-bit data) + @arg @ref CRC_INPUTDATA_FORMAT_HALFWORDS input data is a stream of + half-words (16-bit data) + @arg @ref CRC_INPUTDATA_FORMAT_WORDS input data is a stream of words + (32-bit data) + + Note that constant CRC_INPUT_FORMAT_UNDEFINED is defined but an initialization + error must occur if InputBufferFormat is not one of the three values listed + above */ +} CRC_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRC_Exported_Constants CRC Exported Constants + * @{ + */ + +/** @defgroup CRC_Default_Polynomial_Value Default CRC generating polynomial + * @{ + */ +#define DEFAULT_CRC32_POLY 0x04C11DB7U /*!< X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2+ X +1 */ +/** + * @} + */ + +/** @defgroup CRC_Default_InitValue Default CRC computation initialization value + * @{ + */ +#define DEFAULT_CRC_INITVALUE 0xFFFFFFFFU /*!< Initial CRC default value */ +/** + * @} + */ + +/** @defgroup CRC_Default_Polynomial Indicates whether or not default polynomial is used + * @{ + */ +#define DEFAULT_POLYNOMIAL_ENABLE ((uint8_t)0x00U) /*!< Enable default generating polynomial 0x04C11DB7 */ +#define DEFAULT_POLYNOMIAL_DISABLE ((uint8_t)0x01U) /*!< Disable default generating polynomial 0x04C11DB7 */ +/** + * @} + */ + +/** @defgroup CRC_Default_InitValue_Use Indicates whether or not default init value is used + * @{ + */ +#define DEFAULT_INIT_VALUE_ENABLE ((uint8_t)0x00U) /*!< Enable initial CRC default value */ +#define DEFAULT_INIT_VALUE_DISABLE ((uint8_t)0x01U) /*!< Disable initial CRC default value */ +/** + * @} + */ + +/** @defgroup CRC_Polynomial_Sizes Polynomial sizes to configure the peripheral + * @{ + */ +#define CRC_POLYLENGTH_32B 0x00000000U /*!< Resort to a 32-bit long generating polynomial */ +#define CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 /*!< Resort to a 16-bit long generating polynomial */ +#define CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 /*!< Resort to a 8-bit long generating polynomial */ +#define CRC_POLYLENGTH_7B CRC_CR_POLYSIZE /*!< Resort to a 7-bit long generating polynomial */ +/** + * @} + */ + +/** @defgroup CRC_Polynomial_Size_Definitions CRC polynomial possible sizes actual definitions + * @{ + */ +#define HAL_CRC_LENGTH_32B 32U /*!< 32-bit long CRC */ +#define HAL_CRC_LENGTH_16B 16U /*!< 16-bit long CRC */ +#define HAL_CRC_LENGTH_8B 8U /*!< 8-bit long CRC */ +#define HAL_CRC_LENGTH_7B 7U /*!< 7-bit long CRC */ +/** + * @} + */ + +/** @defgroup CRC_Input_Buffer_Format Input Buffer Format + * @{ + */ +/* WARNING: CRC_INPUT_FORMAT_UNDEFINED is created for reference purposes but + * an error is triggered in HAL_CRC_Init() if InputDataFormat field is set + * to CRC_INPUT_FORMAT_UNDEFINED: the format MUST be defined by the user for + * the CRC APIs to provide a correct result */ +#define CRC_INPUTDATA_FORMAT_UNDEFINED 0x00000000U /*!< Undefined input data format */ +#define CRC_INPUTDATA_FORMAT_BYTES 0x00000001U /*!< Input data in byte format */ +#define CRC_INPUTDATA_FORMAT_HALFWORDS 0x00000002U /*!< Input data in half-word format */ +#define CRC_INPUTDATA_FORMAT_WORDS 0x00000003U /*!< Input data in word format */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CRC_Exported_Macros CRC Exported Macros + * @{ + */ + +/** @brief Reset CRC handle state. + * @param __HANDLE__ CRC handle. + * @retval None + */ +#define __HAL_CRC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CRC_STATE_RESET) + +/** + * @brief Reset CRC Data Register. + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_DR_RESET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_RESET) + +/** + * @brief Set CRC INIT non-default value + * @param __HANDLE__ CRC handle + * @param __INIT__ 32-bit initial value + * @retval None + */ +#define __HAL_CRC_INITIALCRCVALUE_CONFIG(__HANDLE__, __INIT__) ((__HANDLE__)->Instance->INIT = (__INIT__)) + +/** + * @brief Store data in the Independent Data (ID) register. + * @param __HANDLE__ CRC handle + * @param __VALUE__ Value to be stored in the ID register + * @note Refer to the Reference Manual to get the authorized __VALUE__ length in bits + * @retval None + */ +#define __HAL_CRC_SET_IDR(__HANDLE__, __VALUE__) (WRITE_REG((__HANDLE__)->Instance->IDR, (__VALUE__))) + +/** + * @brief Return the data stored in the Independent Data (ID) register. + * @param __HANDLE__ CRC handle + * @note Refer to the Reference Manual to get the authorized __VALUE__ length in bits + * @retval Value of the ID register + */ +#define __HAL_CRC_GET_IDR(__HANDLE__) (((__HANDLE__)->Instance->IDR) & CRC_IDR_IDR) +/** + * @} + */ + + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRC_Private_Macros CRC Private Macros + * @{ + */ + +#define IS_DEFAULT_POLYNOMIAL(DEFAULT) (((DEFAULT) == DEFAULT_POLYNOMIAL_ENABLE) || \ + ((DEFAULT) == DEFAULT_POLYNOMIAL_DISABLE)) + +#define IS_DEFAULT_INIT_VALUE(VALUE) (((VALUE) == DEFAULT_INIT_VALUE_ENABLE) || \ + ((VALUE) == DEFAULT_INIT_VALUE_DISABLE)) + +#define IS_CRC_POL_LENGTH(LENGTH) (((LENGTH) == CRC_POLYLENGTH_32B) || \ + ((LENGTH) == CRC_POLYLENGTH_16B) || \ + ((LENGTH) == CRC_POLYLENGTH_8B) || \ + ((LENGTH) == CRC_POLYLENGTH_7B)) + +#define IS_CRC_INPUTDATA_FORMAT(FORMAT) (((FORMAT) == CRC_INPUTDATA_FORMAT_BYTES) || \ + ((FORMAT) == CRC_INPUTDATA_FORMAT_HALFWORDS) || \ + ((FORMAT) == CRC_INPUTDATA_FORMAT_WORDS)) + +/** + * @} + */ + +/* Include CRC HAL Extended module */ +#include "stm32h7xx_hal_crc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRC_Exported_Functions CRC Exported Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc); +HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc); +void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc); +void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc); +/** + * @} + */ + +/* Peripheral Control functions ***********************************************/ +/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength); +uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength); +/** + * @} + */ + +/* Peripheral State and Error functions ***************************************/ +/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions + * @{ + */ +HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_CRC_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h new file mode 100644 index 0000000..bc70226 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc_ex.h @@ -0,0 +1,150 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_crc_ex.h + * @author MCD Application Team + * @brief Header file of CRC HAL extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_CRC_EX_H +#define STM32H7xx_HAL_CRC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup CRCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRCEx_Exported_Constants CRC Extended Exported Constants + * @{ + */ + +/** @defgroup CRCEx_Input_Data_Inversion Input Data Inversion Modes + * @{ + */ +#define CRC_INPUTDATA_INVERSION_NONE 0x00000000U /*!< No input data inversion */ +#define CRC_INPUTDATA_INVERSION_BYTE CRC_CR_REV_IN_0 /*!< Byte-wise input data inversion */ +#define CRC_INPUTDATA_INVERSION_HALFWORD CRC_CR_REV_IN_1 /*!< HalfWord-wise input data inversion */ +#define CRC_INPUTDATA_INVERSION_WORD CRC_CR_REV_IN /*!< Word-wise input data inversion */ +/** + * @} + */ + +/** @defgroup CRCEx_Output_Data_Inversion Output Data Inversion Modes + * @{ + */ +#define CRC_OUTPUTDATA_INVERSION_DISABLE 0x00000000U /*!< No output data inversion */ +#define CRC_OUTPUTDATA_INVERSION_ENABLE CRC_CR_REV_OUT /*!< Bit-wise output data inversion */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRCEx_Exported_Macros CRC Extended Exported Macros + * @{ + */ + +/** + * @brief Set CRC output reversal + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_OUTPUTREVERSAL_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_REV_OUT) + +/** + * @brief Unset CRC output reversal + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_OUTPUTREVERSAL_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(CRC_CR_REV_OUT)) + +/** + * @brief Set CRC non-default polynomial + * @param __HANDLE__ CRC handle + * @param __POLYNOMIAL__ 7, 8, 16 or 32-bit polynomial + * @retval None + */ +#define __HAL_CRC_POLYNOMIAL_CONFIG(__HANDLE__, __POLYNOMIAL__) ((__HANDLE__)->Instance->POL = (__POLYNOMIAL__)) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRCEx_Private_Macros CRC Extended Private Macros + * @{ + */ + +#define IS_CRC_INPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_INPUTDATA_INVERSION_NONE) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_BYTE) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_HALFWORD) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_WORD)) + +#define IS_CRC_OUTPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_OUTPUTDATA_INVERSION_DISABLE) || \ + ((MODE) == CRC_OUTPUTDATA_INVERSION_ENABLE)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup CRCEx_Exported_Functions + * @{ + */ + +/** @addtogroup CRCEx_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength); +HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode); +HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_CRC_EX_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h new file mode 100644 index 0000000..69101d6 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h @@ -0,0 +1,220 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_def.h + * @author MCD Application Team + * @brief This file contains HAL common defines, enumeration, macros and + * structures definitions. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_DEF +#define STM32H7xx_HAL_DEF + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" +#include "Legacy/stm32_hal_legacy.h" +#include +#include + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief HAL Status structures definition + */ +typedef enum +{ + HAL_OK = 0x00, + HAL_ERROR = 0x01, + HAL_BUSY = 0x02, + HAL_TIMEOUT = 0x03 +} HAL_StatusTypeDef; + +/** + * @brief HAL Lock structures definition + */ +typedef enum +{ + HAL_UNLOCKED = 0x00, + HAL_LOCKED = 0x01 +} HAL_LockTypeDef; + +/* Exported macro ------------------------------------------------------------*/ + +#define HAL_MAX_DELAY 0xFFFFFFFFU + +#define HAL_IS_BIT_SET(REG, BIT) (((REG) & (BIT)) == (BIT)) +#define HAL_IS_BIT_CLR(REG, BIT) (((REG) & (BIT)) == 0U) + +#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__) \ + do{ \ + (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \ + (__DMA_HANDLE__).Parent = (__HANDLE__); \ + } while(0) + +#define UNUSED(x) ((void)(x)) + +/** @brief Reset the Handle's State field. + * @param __HANDLE__: specifies the Peripheral Handle. + * @note This macro can be used for the following purpose: + * - When the Handle is declared as local variable; before passing it as parameter + * to HAL_PPP_Init() for the first time, it is mandatory to use this macro + * to set to 0 the Handle's "State" field. + * Otherwise, "State" field may have any random value and the first time the function + * HAL_PPP_Init() is called, the low level hardware initialization will be missed + * (i.e. HAL_PPP_MspInit() will not be executed). + * - When there is a need to reconfigure the low level hardware: instead of calling + * HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init(). + * In this later function, when the Handle's "State" field is set to 0, it will execute the function + * HAL_PPP_MspInit() which will reconfigure the low level hardware. + * @retval None + */ +#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0) + +#if (USE_RTOS == 1) + #error " USE_RTOS should be 0 in the current HAL release " +#else + #define __HAL_LOCK(__HANDLE__) \ + do{ \ + if((__HANDLE__)->Lock == HAL_LOCKED) \ + { \ + return HAL_BUSY; \ + } \ + else \ + { \ + (__HANDLE__)->Lock = HAL_LOCKED; \ + } \ + }while (0) + + #define __HAL_UNLOCK(__HANDLE__) \ + do{ \ + (__HANDLE__)->Lock = HAL_UNLOCKED; \ + }while (0) +#endif /* USE_RTOS */ + + +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */ + #ifndef __weak + #define __weak __attribute__((weak)) + #endif + #ifndef __packed + #define __packed __attribute__((packed)) + #endif +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */ + #ifndef __weak + #define __weak __attribute__((weak)) + #endif /* __weak */ + #ifndef __packed + #define __packed __attribute__((__packed__)) + #endif /* __packed */ +#endif /* __GNUC__ */ + + +/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */ +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */ + #ifndef __ALIGN_BEGIN + #define __ALIGN_BEGIN + #endif + #ifndef __ALIGN_END + #define __ALIGN_END __attribute__ ((aligned (4))) + #endif +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */ + #ifndef __ALIGN_END + #define __ALIGN_END __attribute__ ((aligned (4))) + #endif /* __ALIGN_END */ + #ifndef __ALIGN_BEGIN + #define __ALIGN_BEGIN + #endif /* __ALIGN_BEGIN */ +#else + #ifndef __ALIGN_END + #define __ALIGN_END + #endif /* __ALIGN_END */ + #ifndef __ALIGN_BEGIN + #if defined (__CC_ARM) /* ARM Compiler V5 */ + #define __ALIGN_BEGIN __align(4) + #elif defined (__ICCARM__) /* IAR Compiler */ + #define __ALIGN_BEGIN + #endif /* __CC_ARM */ + #endif /* __ALIGN_BEGIN */ +#endif /* __GNUC__ */ + +/* Macro to get variable aligned on 32-bytes,needed for cache maintenance purpose */ +#if defined (__GNUC__) /* GNU Compiler */ + #define ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32))) +#elif defined (__ICCARM__) /* IAR Compiler */ + #define ALIGN_32BYTES(buf) _Pragma("data_alignment=32") buf +#elif defined (__CC_ARM) /* ARM Compiler */ + #define ALIGN_32BYTES(buf) __align(32) buf +#endif + +/** + * @brief __RAM_FUNC definition + */ +#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) +/* ARM Compiler V4/V5 and V6 + -------------------------- + RAM functions are defined using the toolchain options. + Functions that are executed in RAM should reside in a separate source module. + Using the 'Options for File' dialog you can simply change the 'Code / Const' + area of a module to a memory space in physical RAM. + Available memory areas are declared in the 'Target' tab of the 'Options for Target' + dialog. +*/ +#define __RAM_FUNC + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- + RAM functions are defined using a specific toolchain keyword "__ramfunc". +*/ +#define __RAM_FUNC __ramfunc + +#elif defined ( __GNUC__ ) +/* GNU Compiler + ------------ + RAM functions are defined using a specific toolchain attribute + "__attribute__((section(".RamFunc")))". +*/ +#define __RAM_FUNC __attribute__((section(".RamFunc"))) + +#endif + +/** + * @brief __NOINLINE definition + */ +#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined ( __GNUC__ ) +/* ARM V4/V5 and V6 & GNU Compiler + ------------------------------- +*/ +#define __NOINLINE __attribute__ ( (noinline) ) + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- +*/ +#define __NOINLINE _Pragma("optimize = no_inline") + +#endif + + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_DEF */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h new file mode 100644 index 0000000..1c299d5 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h @@ -0,0 +1,1325 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_dma.h + * @author MCD Application Team + * @brief Header file of DMA HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_DMA_H +#define STM32H7xx_HAL_DMA_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup DMA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Types DMA Exported Types + * @brief DMA Exported Types + * @{ + */ + +/** + * @brief DMA Configuration Structure definition + */ +typedef struct +{ + uint32_t Request; /*!< Specifies the request selected for the specified stream. + This parameter can be a value of @ref DMA_Request_selection */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_Data_transfer_direction */ + + uint32_t PeriphInc; /*!< Specifies whether the Peripheral address register should be incremented or not. + This parameter can be a value of @ref DMA_Peripheral_incremented_mode */ + + uint32_t MemInc; /*!< Specifies whether the memory address register should be incremented or not. + This parameter can be a value of @ref DMA_Memory_incremented_mode */ + + uint32_t PeriphDataAlignment; /*!< Specifies the Peripheral data width. + This parameter can be a value of @ref DMA_Peripheral_data_size */ + + uint32_t MemDataAlignment; /*!< Specifies the Memory data width. + This parameter can be a value of @ref DMA_Memory_data_size */ + + uint32_t Mode; /*!< Specifies the operation mode of the DMAy Streamx. + This parameter can be a value of @ref DMA_mode + @note The circular buffer mode cannot be used if the memory-to-memory + data transfer is configured on the selected Stream */ + + uint32_t Priority; /*!< Specifies the software priority for the DMAy Streamx. + This parameter can be a value of @ref DMA_Priority_level */ + + uint32_t FIFOMode; /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream. + This parameter can be a value of @ref DMA_FIFO_direct_mode + @note The Direct mode (FIFO mode disabled) cannot be used if the + memory-to-memory data transfer is configured on the selected stream */ + + uint32_t FIFOThreshold; /*!< Specifies the FIFO threshold level. + This parameter can be a value of @ref DMA_FIFO_threshold_level */ + + uint32_t MemBurst; /*!< Specifies the Burst transfer configuration for the memory transfers. + It specifies the amount of data to be transferred in a single non interruptible + transaction. + This parameter can be a value of @ref DMA_Memory_burst + @note The burst mode is possible only if the address Increment mode is enabled. */ + + uint32_t PeriphBurst; /*!< Specifies the Burst transfer configuration for the peripheral transfers. + It specifies the amount of data to be transferred in a single non interruptible + transaction. + This parameter can be a value of @ref DMA_Peripheral_burst + @note The burst mode is possible only if the address Increment mode is enabled. */ +}DMA_InitTypeDef; + +/** + * @brief HAL DMA State structures definition + */ +typedef enum +{ + HAL_DMA_STATE_RESET = 0x00U, /*!< DMA not yet initialized or disabled */ + HAL_DMA_STATE_READY = 0x01U, /*!< DMA initialized and ready for use */ + HAL_DMA_STATE_BUSY = 0x02U, /*!< DMA process is ongoing */ + HAL_DMA_STATE_ERROR = 0x03U, /*!< DMA error state */ + HAL_DMA_STATE_ABORT = 0x04U, /*!< DMA Abort state */ +}HAL_DMA_StateTypeDef; + +/** + * @brief HAL DMA Transfer complete level structure definition + */ +typedef enum +{ + HAL_DMA_FULL_TRANSFER = 0x00U, /*!< Full transfer */ + HAL_DMA_HALF_TRANSFER = 0x01U, /*!< Half Transfer */ +}HAL_DMA_LevelCompleteTypeDef; + +/** + * @brief HAL DMA Callbacks IDs structure definition + */ +typedef enum +{ + HAL_DMA_XFER_CPLT_CB_ID = 0x00U, /*!< Full transfer */ + HAL_DMA_XFER_HALFCPLT_CB_ID = 0x01U, /*!< Half Transfer */ + HAL_DMA_XFER_M1CPLT_CB_ID = 0x02U, /*!< M1 Full Transfer */ + HAL_DMA_XFER_M1HALFCPLT_CB_ID = 0x03U, /*!< M1 Half Transfer */ + HAL_DMA_XFER_ERROR_CB_ID = 0x04U, /*!< Error */ + HAL_DMA_XFER_ABORT_CB_ID = 0x05U, /*!< Abort */ + HAL_DMA_XFER_ALL_CB_ID = 0x06U /*!< All */ +}HAL_DMA_CallbackIDTypeDef; + +/** + * @brief DMA handle Structure definition + */ +typedef struct __DMA_HandleTypeDef +{ + void *Instance; /*!< Register base address */ + + DMA_InitTypeDef Init; /*!< DMA communication parameters */ + + HAL_LockTypeDef Lock; /*!< DMA locking object */ + + __IO HAL_DMA_StateTypeDef State; /*!< DMA transfer state */ + + void *Parent; /*!< Parent object state */ + + void (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer complete callback */ + + void (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA Half transfer complete callback */ + + void (* XferM1CpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer complete Memory1 callback */ + + void (* XferM1HalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer Half complete Memory1 callback */ + + void (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer error callback */ + + void (* XferAbortCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA transfer Abort callback */ + + __IO uint32_t ErrorCode; /*!< DMA Error code */ + + uint32_t StreamBaseAddress; /*!< DMA Stream Base Address */ + + uint32_t StreamIndex; /*!< DMA Stream Index */ + + DMAMUX_Channel_TypeDef *DMAmuxChannel; /*!< DMAMUX Channel Base Address */ + + DMAMUX_ChannelStatus_TypeDef *DMAmuxChannelStatus; /*!< DMAMUX Channels Status Base Address */ + + uint32_t DMAmuxChannelStatusMask; /*!< DMAMUX Channel Status Mask */ + + + DMAMUX_RequestGen_TypeDef *DMAmuxRequestGen; /*!< DMAMUX request generator Base Address */ + + DMAMUX_RequestGenStatus_TypeDef *DMAmuxRequestGenStatus; /*!< DMAMUX request generator Status Address */ + + uint32_t DMAmuxRequestGenStatusMask; /*!< DMAMUX request generator Status mask */ + +}DMA_HandleTypeDef; + +/** + * @} + */ + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Constants DMA Exported Constants + * @brief DMA Exported constants + * @{ + */ + +/** @defgroup DMA_Error_Code DMA Error Code + * @brief DMA Error Code + * @{ + */ +#define HAL_DMA_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_DMA_ERROR_TE (0x00000001U) /*!< Transfer error */ +#define HAL_DMA_ERROR_FE (0x00000002U) /*!< FIFO error */ +#define HAL_DMA_ERROR_DME (0x00000004U) /*!< Direct Mode error */ +#define HAL_DMA_ERROR_TIMEOUT (0x00000020U) /*!< Timeout error */ +#define HAL_DMA_ERROR_PARAM (0x00000040U) /*!< Parameter error */ +#define HAL_DMA_ERROR_NO_XFER (0x00000080U) /*!< Abort requested with no Xfer ongoing */ +#define HAL_DMA_ERROR_NOT_SUPPORTED (0x00000100U) /*!< Not supported mode */ +#define HAL_DMA_ERROR_SYNC (0x00000200U) /*!< DMAMUX sync overrun error */ +#define HAL_DMA_ERROR_REQGEN (0x00000400U) /*!< DMAMUX request generator overrun error */ +#define HAL_DMA_ERROR_BUSY (0x00000800U) /*!< DMA Busy error */ + +/** + * @} + */ + +/** @defgroup DMA_Request_selection DMA Request selection + * @brief DMA Request selection + * @{ + */ +/* DMAMUX1 requests */ +#define DMA_REQUEST_MEM2MEM 0U /*!< memory to memory transfer */ + +#define DMA_REQUEST_GENERATOR0 1U /*!< DMAMUX1 request generator 0 */ +#define DMA_REQUEST_GENERATOR1 2U /*!< DMAMUX1 request generator 1 */ +#define DMA_REQUEST_GENERATOR2 3U /*!< DMAMUX1 request generator 2 */ +#define DMA_REQUEST_GENERATOR3 4U /*!< DMAMUX1 request generator 3 */ +#define DMA_REQUEST_GENERATOR4 5U /*!< DMAMUX1 request generator 4 */ +#define DMA_REQUEST_GENERATOR5 6U /*!< DMAMUX1 request generator 5 */ +#define DMA_REQUEST_GENERATOR6 7U /*!< DMAMUX1 request generator 6 */ +#define DMA_REQUEST_GENERATOR7 8U /*!< DMAMUX1 request generator 7 */ + +#define DMA_REQUEST_ADC1 9U /*!< DMAMUX1 ADC1 request */ +#define DMA_REQUEST_ADC2 10U /*!< DMAMUX1 ADC2 request */ + +#define DMA_REQUEST_TIM1_CH1 11U /*!< DMAMUX1 TIM1 CH1 request */ +#define DMA_REQUEST_TIM1_CH2 12U /*!< DMAMUX1 TIM1 CH2 request */ +#define DMA_REQUEST_TIM1_CH3 13U /*!< DMAMUX1 TIM1 CH3 request */ +#define DMA_REQUEST_TIM1_CH4 14U /*!< DMAMUX1 TIM1 CH4 request */ +#define DMA_REQUEST_TIM1_UP 15U /*!< DMAMUX1 TIM1 UP request */ +#define DMA_REQUEST_TIM1_TRIG 16U /*!< DMAMUX1 TIM1 TRIG request */ +#define DMA_REQUEST_TIM1_COM 17U /*!< DMAMUX1 TIM1 COM request */ + +#define DMA_REQUEST_TIM2_CH1 18U /*!< DMAMUX1 TIM2 CH1 request */ +#define DMA_REQUEST_TIM2_CH2 19U /*!< DMAMUX1 TIM2 CH2 request */ +#define DMA_REQUEST_TIM2_CH3 20U /*!< DMAMUX1 TIM2 CH3 request */ +#define DMA_REQUEST_TIM2_CH4 21U /*!< DMAMUX1 TIM2 CH4 request */ +#define DMA_REQUEST_TIM2_UP 22U /*!< DMAMUX1 TIM2 UP request */ + +#define DMA_REQUEST_TIM3_CH1 23U /*!< DMAMUX1 TIM3 CH1 request */ +#define DMA_REQUEST_TIM3_CH2 24U /*!< DMAMUX1 TIM3 CH2 request */ +#define DMA_REQUEST_TIM3_CH3 25U /*!< DMAMUX1 TIM3 CH3 request */ +#define DMA_REQUEST_TIM3_CH4 26U /*!< DMAMUX1 TIM3 CH4 request */ +#define DMA_REQUEST_TIM3_UP 27U /*!< DMAMUX1 TIM3 UP request */ +#define DMA_REQUEST_TIM3_TRIG 28U /*!< DMAMUX1 TIM3 TRIG request */ + +#define DMA_REQUEST_TIM4_CH1 29U /*!< DMAMUX1 TIM4 CH1 request */ +#define DMA_REQUEST_TIM4_CH2 30U /*!< DMAMUX1 TIM4 CH2 request */ +#define DMA_REQUEST_TIM4_CH3 31U /*!< DMAMUX1 TIM4 CH3 request */ +#define DMA_REQUEST_TIM4_UP 32U /*!< DMAMUX1 TIM4 UP request */ + +#define DMA_REQUEST_I2C1_RX 33U /*!< DMAMUX1 I2C1 RX request */ +#define DMA_REQUEST_I2C1_TX 34U /*!< DMAMUX1 I2C1 TX request */ +#define DMA_REQUEST_I2C2_RX 35U /*!< DMAMUX1 I2C2 RX request */ +#define DMA_REQUEST_I2C2_TX 36U /*!< DMAMUX1 I2C2 TX request */ + +#define DMA_REQUEST_SPI1_RX 37U /*!< DMAMUX1 SPI1 RX request */ +#define DMA_REQUEST_SPI1_TX 38U /*!< DMAMUX1 SPI1 TX request */ +#define DMA_REQUEST_SPI2_RX 39U /*!< DMAMUX1 SPI2 RX request */ +#define DMA_REQUEST_SPI2_TX 40U /*!< DMAMUX1 SPI2 TX request */ + +#define DMA_REQUEST_USART1_RX 41U /*!< DMAMUX1 USART1 RX request */ +#define DMA_REQUEST_USART1_TX 42U /*!< DMAMUX1 USART1 TX request */ +#define DMA_REQUEST_USART2_RX 43U /*!< DMAMUX1 USART2 RX request */ +#define DMA_REQUEST_USART2_TX 44U /*!< DMAMUX1 USART2 TX request */ +#define DMA_REQUEST_USART3_RX 45U /*!< DMAMUX1 USART3 RX request */ +#define DMA_REQUEST_USART3_TX 46U /*!< DMAMUX1 USART3 TX request */ + +#define DMA_REQUEST_TIM8_CH1 47U /*!< DMAMUX1 TIM8 CH1 request */ +#define DMA_REQUEST_TIM8_CH2 48U /*!< DMAMUX1 TIM8 CH2 request */ +#define DMA_REQUEST_TIM8_CH3 49U /*!< DMAMUX1 TIM8 CH3 request */ +#define DMA_REQUEST_TIM8_CH4 50U /*!< DMAMUX1 TIM8 CH4 request */ +#define DMA_REQUEST_TIM8_UP 51U /*!< DMAMUX1 TIM8 UP request */ +#define DMA_REQUEST_TIM8_TRIG 52U /*!< DMAMUX1 TIM8 TRIG request */ +#define DMA_REQUEST_TIM8_COM 53U /*!< DMAMUX1 TIM8 COM request */ + +#define DMA_REQUEST_TIM5_CH1 55U /*!< DMAMUX1 TIM5 CH1 request */ +#define DMA_REQUEST_TIM5_CH2 56U /*!< DMAMUX1 TIM5 CH2 request */ +#define DMA_REQUEST_TIM5_CH3 57U /*!< DMAMUX1 TIM5 CH3 request */ +#define DMA_REQUEST_TIM5_CH4 58U /*!< DMAMUX1 TIM5 CH4 request */ +#define DMA_REQUEST_TIM5_UP 59U /*!< DMAMUX1 TIM5 UP request */ +#define DMA_REQUEST_TIM5_TRIG 60U /*!< DMAMUX1 TIM5 TRIG request */ + +#define DMA_REQUEST_SPI3_RX 61U /*!< DMAMUX1 SPI3 RX request */ +#define DMA_REQUEST_SPI3_TX 62U /*!< DMAMUX1 SPI3 TX request */ + +#define DMA_REQUEST_UART4_RX 63U /*!< DMAMUX1 UART4 RX request */ +#define DMA_REQUEST_UART4_TX 64U /*!< DMAMUX1 UART4 TX request */ +#define DMA_REQUEST_UART5_RX 65U /*!< DMAMUX1 UART5 RX request */ +#define DMA_REQUEST_UART5_TX 66U /*!< DMAMUX1 UART5 TX request */ + +#define DMA_REQUEST_DAC1_CH1 67U /*!< DMAMUX1 DAC1 Channel 1 request */ +#define DMA_REQUEST_DAC1_CH2 68U /*!< DMAMUX1 DAC1 Channel 2 request */ + +#define DMA_REQUEST_TIM6_UP 69U /*!< DMAMUX1 TIM6 UP request */ +#define DMA_REQUEST_TIM7_UP 70U /*!< DMAMUX1 TIM7 UP request */ + +#define DMA_REQUEST_USART6_RX 71U /*!< DMAMUX1 USART6 RX request */ +#define DMA_REQUEST_USART6_TX 72U /*!< DMAMUX1 USART6 TX request */ + +#define DMA_REQUEST_I2C3_RX 73U /*!< DMAMUX1 I2C3 RX request */ +#define DMA_REQUEST_I2C3_TX 74U /*!< DMAMUX1 I2C3 TX request */ + +#if defined (PSSI) +#define DMA_REQUEST_DCMI_PSSI 75U /*!< DMAMUX1 DCMI/PSSI request */ +#define DMA_REQUEST_DCMI DMA_REQUEST_DCMI_PSSI /* Legacy define */ +#else +#define DMA_REQUEST_DCMI 75U /*!< DMAMUX1 DCMI request */ +#endif /* PSSI */ + +#define DMA_REQUEST_CRYP_IN 76U /*!< DMAMUX1 CRYP IN request */ +#define DMA_REQUEST_CRYP_OUT 77U /*!< DMAMUX1 CRYP OUT request */ + +#define DMA_REQUEST_HASH_IN 78U /*!< DMAMUX1 HASH IN request */ + +#define DMA_REQUEST_UART7_RX 79U /*!< DMAMUX1 UART7 RX request */ +#define DMA_REQUEST_UART7_TX 80U /*!< DMAMUX1 UART7 TX request */ +#define DMA_REQUEST_UART8_RX 81U /*!< DMAMUX1 UART8 RX request */ +#define DMA_REQUEST_UART8_TX 82U /*!< DMAMUX1 UART8 TX request */ + +#define DMA_REQUEST_SPI4_RX 83U /*!< DMAMUX1 SPI4 RX request */ +#define DMA_REQUEST_SPI4_TX 84U /*!< DMAMUX1 SPI4 TX request */ +#define DMA_REQUEST_SPI5_RX 85U /*!< DMAMUX1 SPI5 RX request */ +#define DMA_REQUEST_SPI5_TX 86U /*!< DMAMUX1 SPI5 TX request */ + +#define DMA_REQUEST_SAI1_A 87U /*!< DMAMUX1 SAI1 A request */ +#define DMA_REQUEST_SAI1_B 88U /*!< DMAMUX1 SAI1 B request */ + +#if defined(SAI2) +#define DMA_REQUEST_SAI2_A 89U /*!< DMAMUX1 SAI2 A request */ +#define DMA_REQUEST_SAI2_B 90U /*!< DMAMUX1 SAI2 B request */ +#endif /* SAI2 */ + +#define DMA_REQUEST_SWPMI_RX 91U /*!< DMAMUX1 SWPMI RX request */ +#define DMA_REQUEST_SWPMI_TX 92U /*!< DMAMUX1 SWPMI TX request */ + +#define DMA_REQUEST_SPDIF_RX_DT 93U /*!< DMAMUX1 SPDIF RXDT request*/ +#define DMA_REQUEST_SPDIF_RX_CS 94U /*!< DMAMUX1 SPDIF RXCS request*/ + +#if defined(HRTIM1) +#define DMA_REQUEST_HRTIM_MASTER 95U /*!< DMAMUX1 HRTIM1 Master request 1 */ +#define DMA_REQUEST_HRTIM_TIMER_A 96U /*!< DMAMUX1 HRTIM1 Timer A request 2 */ +#define DMA_REQUEST_HRTIM_TIMER_B 97U /*!< DMAMUX1 HRTIM1 Timer B request 3 */ +#define DMA_REQUEST_HRTIM_TIMER_C 98U /*!< DMAMUX1 HRTIM1 Timer C request 4 */ +#define DMA_REQUEST_HRTIM_TIMER_D 99U /*!< DMAMUX1 HRTIM1 Timer D request 5 */ +#define DMA_REQUEST_HRTIM_TIMER_E 100U /*!< DMAMUX1 HRTIM1 Timer E request 6*/ +#endif /* HRTIM1 */ + +#define DMA_REQUEST_DFSDM1_FLT0 101U /*!< DMAMUX1 DFSDM Filter0 request */ +#define DMA_REQUEST_DFSDM1_FLT1 102U /*!< DMAMUX1 DFSDM Filter1 request */ +#define DMA_REQUEST_DFSDM1_FLT2 103U /*!< DMAMUX1 DFSDM Filter2 request */ +#define DMA_REQUEST_DFSDM1_FLT3 104U /*!< DMAMUX1 DFSDM Filter3 request */ + +#define DMA_REQUEST_TIM15_CH1 105U /*!< DMAMUX1 TIM15 CH1 request */ +#define DMA_REQUEST_TIM15_UP 106U /*!< DMAMUX1 TIM15 UP request */ +#define DMA_REQUEST_TIM15_TRIG 107U /*!< DMAMUX1 TIM15 TRIG request */ +#define DMA_REQUEST_TIM15_COM 108U /*!< DMAMUX1 TIM15 COM request */ + +#define DMA_REQUEST_TIM16_CH1 109U /*!< DMAMUX1 TIM16 CH1 request */ +#define DMA_REQUEST_TIM16_UP 110U /*!< DMAMUX1 TIM16 UP request */ + +#define DMA_REQUEST_TIM17_CH1 111U /*!< DMAMUX1 TIM17 CH1 request */ +#define DMA_REQUEST_TIM17_UP 112U /*!< DMAMUX1 TIM17 UP request */ + +#if defined(SAI3) +#define DMA_REQUEST_SAI3_A 113U /*!< DMAMUX1 SAI3 A request */ +#define DMA_REQUEST_SAI3_B 114U /*!< DMAMUX1 SAI3 B request */ +#endif /* SAI3 */ + +#if defined(ADC3) +#define DMA_REQUEST_ADC3 115U /*!< DMAMUX1 ADC3 request */ +#endif /* ADC3 */ + +#if defined(UART9) +#define DMA_REQUEST_UART9_RX 116U /*!< DMAMUX1 UART9 request */ +#define DMA_REQUEST_UART9_TX 117U /*!< DMAMUX1 UART9 request */ +#endif /* UART9 */ + +#if defined(USART10) +#define DMA_REQUEST_USART10_RX 118U /*!< DMAMUX1 USART10 request */ +#define DMA_REQUEST_USART10_TX 119U /*!< DMAMUX1 USART10 request */ +#endif /* USART10 */ + +#if defined(FMAC) +#define DMA_REQUEST_FMAC_READ 120U /*!< DMAMUX1 FMAC Read request */ +#define DMA_REQUEST_FMAC_WRITE 121U /*!< DMAMUX1 FMAC Write request */ +#endif /* FMAC */ + +#if defined(CORDIC) +#define DMA_REQUEST_CORDIC_READ 122U /*!< DMAMUX1 CORDIC Read request */ +#define DMA_REQUEST_CORDIC_WRITE 123U /*!< DMAMUX1 CORDIC Write request */ +#endif /* CORDIC */ + +#if defined(I2C5) +#define DMA_REQUEST_I2C5_RX 124U /*!< DMAMUX1 I2C5 RX request */ +#define DMA_REQUEST_I2C5_TX 125U /*!< DMAMUX1 I2C5 TX request */ +#endif /* I2C5 */ + +#if defined(TIM23) +#define DMA_REQUEST_TIM23_CH1 126U /*!< DMAMUX1 TIM23 CH1 request */ +#define DMA_REQUEST_TIM23_CH2 127U /*!< DMAMUX1 TIM23 CH2 request */ +#define DMA_REQUEST_TIM23_CH3 128U /*!< DMAMUX1 TIM23 CH3 request */ +#define DMA_REQUEST_TIM23_CH4 129U /*!< DMAMUX1 TIM23 CH4 request */ +#define DMA_REQUEST_TIM23_UP 130U /*!< DMAMUX1 TIM23 UP request */ +#define DMA_REQUEST_TIM23_TRIG 131U /*!< DMAMUX1 TIM23 TRIG request */ +#endif /* TIM23 */ + +#if defined(TIM24) +#define DMA_REQUEST_TIM24_CH1 132U /*!< DMAMUX1 TIM24 CH1 request */ +#define DMA_REQUEST_TIM24_CH2 133U /*!< DMAMUX1 TIM24 CH2 request */ +#define DMA_REQUEST_TIM24_CH3 134U /*!< DMAMUX1 TIM24 CH3 request */ +#define DMA_REQUEST_TIM24_CH4 135U /*!< DMAMUX1 TIM24 CH4 request */ +#define DMA_REQUEST_TIM24_UP 136U /*!< DMAMUX1 TIM24 UP request */ +#define DMA_REQUEST_TIM24_TRIG 137U /*!< DMAMUX1 TIM24 TRIG request */ +#endif /* TIM24 */ + +/* DMAMUX2 requests */ +#define BDMA_REQUEST_MEM2MEM 0U /*!< memory to memory transfer */ +#define BDMA_REQUEST_GENERATOR0 1U /*!< DMAMUX2 request generator 0 */ +#define BDMA_REQUEST_GENERATOR1 2U /*!< DMAMUX2 request generator 1 */ +#define BDMA_REQUEST_GENERATOR2 3U /*!< DMAMUX2 request generator 2 */ +#define BDMA_REQUEST_GENERATOR3 4U /*!< DMAMUX2 request generator 3 */ +#define BDMA_REQUEST_GENERATOR4 5U /*!< DMAMUX2 request generator 4 */ +#define BDMA_REQUEST_GENERATOR5 6U /*!< DMAMUX2 request generator 5 */ +#define BDMA_REQUEST_GENERATOR6 7U /*!< DMAMUX2 request generator 6 */ +#define BDMA_REQUEST_GENERATOR7 8U /*!< DMAMUX2 request generator 7 */ +#define BDMA_REQUEST_LPUART1_RX 9U /*!< DMAMUX2 LP_UART1_RX request */ +#define BDMA_REQUEST_LPUART1_TX 10U /*!< DMAMUX2 LP_UART1_TX request */ +#define BDMA_REQUEST_SPI6_RX 11U /*!< DMAMUX2 SPI6 RX request */ +#define BDMA_REQUEST_SPI6_TX 12U /*!< DMAMUX2 SPI6 TX request */ +#define BDMA_REQUEST_I2C4_RX 13U /*!< DMAMUX2 I2C4 RX request */ +#define BDMA_REQUEST_I2C4_TX 14U /*!< DMAMUX2 I2C4 TX request */ +#if defined(SAI4) +#define BDMA_REQUEST_SAI4_A 15U /*!< DMAMUX2 SAI4 A request */ +#define BDMA_REQUEST_SAI4_B 16U /*!< DMAMUX2 SAI4 B request */ +#endif /* SAI4 */ +#if defined(ADC3) +#define BDMA_REQUEST_ADC3 17U /*!< DMAMUX2 ADC3 request */ +#endif /* ADC3 */ +#if defined(DAC2) +#define BDMA_REQUEST_DAC2_CH1 17U /*!< DMAMUX2 DAC2 CH1 request */ +#endif /* DAC2 */ +#if defined(DFSDM2_Channel0) +#define BDMA_REQUEST_DFSDM2_FLT0 18U /*!< DMAMUX2 DFSDM2 request */ +#endif /* DFSDM1_Channel0 */ + +/** + * @} + */ + +/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction + * @brief DMA data transfer direction + * @{ + */ +#define DMA_PERIPH_TO_MEMORY ((uint32_t)0x00000000U) /*!< Peripheral to memory direction */ +#define DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) /*!< Memory to peripheral direction */ +#define DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode + * @brief DMA peripheral incremented mode + * @{ + */ +#define DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) /*!< Peripheral increment mode enable */ +#define DMA_PINC_DISABLE ((uint32_t)0x00000000U) /*!< Peripheral increment mode disable */ +/** + * @} + */ + +/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode + * @brief DMA memory incremented mode + * @{ + */ +#define DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) /*!< Memory increment mode enable */ +#define DMA_MINC_DISABLE ((uint32_t)0x00000000U) /*!< Memory increment mode disable */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size + * @brief DMA peripheral data size + * @{ + */ +#define DMA_PDATAALIGN_BYTE ((uint32_t)0x00000000U) /*!< Peripheral data alignment: Byte */ +#define DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) /*!< Peripheral data alignment: HalfWord */ +#define DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) /*!< Peripheral data alignment: Word */ +/** + * @} + */ + +/** @defgroup DMA_Memory_data_size DMA Memory data size + * @brief DMA memory data size + * @{ + */ +#define DMA_MDATAALIGN_BYTE ((uint32_t)0x00000000U) /*!< Memory data alignment: Byte */ +#define DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) /*!< Memory data alignment: HalfWord */ +#define DMA_MDATAALIGN_WORD ((uint32_t)DMA_SxCR_MSIZE_1) /*!< Memory data alignment: Word */ +/** + * @} + */ + +/** @defgroup DMA_mode DMA mode + * @brief DMA mode + * @{ + */ +#define DMA_NORMAL ((uint32_t)0x00000000U) /*!< Normal mode */ +#define DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) /*!< Circular mode */ +#define DMA_PFCTRL ((uint32_t)DMA_SxCR_PFCTRL) /*!< Peripheral flow control mode */ +#define DMA_DOUBLE_BUFFER_M0 ((uint32_t)DMA_SxCR_DBM) /*!< Double buffer mode with first target memory M0 */ +#define DMA_DOUBLE_BUFFER_M1 ((uint32_t)(DMA_SxCR_DBM | DMA_SxCR_CT)) /*!< Double buffer mode with first target memory M1 */ +/** + * @} + */ + +/** @defgroup DMA_Priority_level DMA Priority level + * @brief DMA priority levels + * @{ + */ +#define DMA_PRIORITY_LOW ((uint32_t)0x00000000U) /*!< Priority level: Low */ +#define DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) /*!< Priority level: Medium */ +#define DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) /*!< Priority level: High */ +#define DMA_PRIORITY_VERY_HIGH ((uint32_t)DMA_SxCR_PL) /*!< Priority level: Very High */ +/** + * @} + */ + +/** @defgroup DMA_FIFO_direct_mode DMA FIFO direct mode + * @brief DMA FIFO direct mode + * @{ + */ +#define DMA_FIFOMODE_DISABLE ((uint32_t)0x00000000U) /*!< FIFO mode disable */ +#define DMA_FIFOMODE_ENABLE ((uint32_t)DMA_SxFCR_DMDIS) /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup DMA_FIFO_threshold_level DMA FIFO threshold level + * @brief DMA FIFO level + * @{ + */ +#define DMA_FIFO_THRESHOLD_1QUARTERFULL ((uint32_t)0x00000000U) /*!< FIFO threshold 1 quart full configuration */ +#define DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) /*!< FIFO threshold half full configuration */ +#define DMA_FIFO_THRESHOLD_3QUARTERSFULL ((uint32_t)DMA_SxFCR_FTH_1) /*!< FIFO threshold 3 quarts full configuration */ +#define DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) /*!< FIFO threshold full configuration */ +/** + * @} + */ + +/** @defgroup DMA_Memory_burst DMA Memory burst + * @brief DMA memory burst + * @{ + */ +#define DMA_MBURST_SINGLE ((uint32_t)0x00000000U) +#define DMA_MBURST_INC4 ((uint32_t)DMA_SxCR_MBURST_0) +#define DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) +#define DMA_MBURST_INC16 ((uint32_t)DMA_SxCR_MBURST) +/** + * @} + */ + +/** @defgroup DMA_Peripheral_burst DMA Peripheral burst + * @brief DMA peripheral burst + * @{ + */ +#define DMA_PBURST_SINGLE ((uint32_t)0x00000000U) +#define DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) +#define DMA_PBURST_INC8 ((uint32_t)DMA_SxCR_PBURST_1) +#define DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) +/** + * @} + */ + +/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions + * @brief DMA interrupts definition + * @{ + */ +#define DMA_IT_TC ((uint32_t)DMA_SxCR_TCIE) +#define DMA_IT_HT ((uint32_t)DMA_SxCR_HTIE) +#define DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) +#define DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) +#define DMA_IT_FE ((uint32_t)0x00000080U) +/** + * @} + */ + +/** @defgroup DMA_flag_definitions DMA flag definitions + * @brief DMA flag definitions + * @{ + */ +#define DMA_FLAG_FEIF0_4 ((uint32_t)0x00000001U) +#define DMA_FLAG_DMEIF0_4 ((uint32_t)0x00000004U) +#define DMA_FLAG_TEIF0_4 ((uint32_t)0x00000008U) +#define DMA_FLAG_HTIF0_4 ((uint32_t)0x00000010U) +#define DMA_FLAG_TCIF0_4 ((uint32_t)0x00000020U) +#define DMA_FLAG_FEIF1_5 ((uint32_t)0x00000040U) +#define DMA_FLAG_DMEIF1_5 ((uint32_t)0x00000100U) +#define DMA_FLAG_TEIF1_5 ((uint32_t)0x00000200U) +#define DMA_FLAG_HTIF1_5 ((uint32_t)0x00000400U) +#define DMA_FLAG_TCIF1_5 ((uint32_t)0x00000800U) +#define DMA_FLAG_FEIF2_6 ((uint32_t)0x00010000U) +#define DMA_FLAG_DMEIF2_6 ((uint32_t)0x00040000U) +#define DMA_FLAG_TEIF2_6 ((uint32_t)0x00080000U) +#define DMA_FLAG_HTIF2_6 ((uint32_t)0x00100000U) +#define DMA_FLAG_TCIF2_6 ((uint32_t)0x00200000U) +#define DMA_FLAG_FEIF3_7 ((uint32_t)0x00400000U) +#define DMA_FLAG_DMEIF3_7 ((uint32_t)0x01000000U) +#define DMA_FLAG_TEIF3_7 ((uint32_t)0x02000000U) +#define DMA_FLAG_HTIF3_7 ((uint32_t)0x04000000U) +#define DMA_FLAG_TCIF3_7 ((uint32_t)0x08000000U) +/** + * @} + */ + +/** @defgroup BDMA_flag_definitions BDMA flag definitions + * @brief BDMA flag definitions + * @{ + */ +#define BDMA_FLAG_GL0 ((uint32_t)0x00000001) +#define BDMA_FLAG_TC0 ((uint32_t)0x00000002) +#define BDMA_FLAG_HT0 ((uint32_t)0x00000004) +#define BDMA_FLAG_TE0 ((uint32_t)0x00000008) +#define BDMA_FLAG_GL1 ((uint32_t)0x00000010) +#define BDMA_FLAG_TC1 ((uint32_t)0x00000020) +#define BDMA_FLAG_HT1 ((uint32_t)0x00000040) +#define BDMA_FLAG_TE1 ((uint32_t)0x00000080) +#define BDMA_FLAG_GL2 ((uint32_t)0x00000100) +#define BDMA_FLAG_TC2 ((uint32_t)0x00000200) +#define BDMA_FLAG_HT2 ((uint32_t)0x00000400) +#define BDMA_FLAG_TE2 ((uint32_t)0x00000800) +#define BDMA_FLAG_GL3 ((uint32_t)0x00001000) +#define BDMA_FLAG_TC3 ((uint32_t)0x00002000) +#define BDMA_FLAG_HT3 ((uint32_t)0x00004000) +#define BDMA_FLAG_TE3 ((uint32_t)0x00008000) +#define BDMA_FLAG_GL4 ((uint32_t)0x00010000) +#define BDMA_FLAG_TC4 ((uint32_t)0x00020000) +#define BDMA_FLAG_HT4 ((uint32_t)0x00040000) +#define BDMA_FLAG_TE4 ((uint32_t)0x00080000) +#define BDMA_FLAG_GL5 ((uint32_t)0x00100000) +#define BDMA_FLAG_TC5 ((uint32_t)0x00200000) +#define BDMA_FLAG_HT5 ((uint32_t)0x00400000) +#define BDMA_FLAG_TE5 ((uint32_t)0x00800000) +#define BDMA_FLAG_GL6 ((uint32_t)0x01000000) +#define BDMA_FLAG_TC6 ((uint32_t)0x02000000) +#define BDMA_FLAG_HT6 ((uint32_t)0x04000000) +#define BDMA_FLAG_TE6 ((uint32_t)0x08000000) +#define BDMA_FLAG_GL7 ((uint32_t)0x10000000) +#define BDMA_FLAG_TC7 ((uint32_t)0x20000000) +#define BDMA_FLAG_HT7 ((uint32_t)0x40000000) +#define BDMA_FLAG_TE7 ((uint32_t)0x80000000) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMA_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @brief Reset DMA handle state + * @param __HANDLE__: specifies the DMA handle. + * @retval None + */ +#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) + +/** + * @brief Return the current DMA Stream FIFO filled level. + * @param __HANDLE__: DMA handle + * @retval The FIFO filling state. + * - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full + * and not empty. + * - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full. + * - DMA_FIFOStatus_HalfFull: if more than 1 half-full. + * - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full. + * - DMA_FIFOStatus_Empty: when FIFO is empty + * - DMA_FIFOStatus_Full: when FIFO is full + */ +#define __HAL_DMA_GET_FS(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR & (DMA_SxFCR_FS)) : 0) + +/** + * @brief Enable the specified DMA Stream. + * @param __HANDLE__: DMA handle + * @retval None + */ +#define __HAL_DMA_ENABLE(__HANDLE__) \ +((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR |= DMA_SxCR_EN) : \ +(((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR |= BDMA_CCR_EN)) + +/** + * @brief Disable the specified DMA Stream. + * @param __HANDLE__: DMA handle + * @retval None + */ +#define __HAL_DMA_DISABLE(__HANDLE__) \ +((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR &= ~DMA_SxCR_EN) : \ +(((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR &= ~BDMA_CCR_EN)) + +/* Interrupt & Flag management */ + +/** + * @brief Return the current DMA Stream transfer complete flag. + * @param __HANDLE__: DMA handle + * @retval The specified transfer complete flag index. + */ +#if defined(BDMA1) +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel0))? BDMA_FLAG_TC0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel0))? BDMA_FLAG_TC0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel1))? BDMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel1))? BDMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel2))? BDMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel2))? BDMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel3))? BDMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel3))? BDMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel4))? BDMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel4))? BDMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel5))? BDMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel5))? BDMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel6))? BDMA_FLAG_TC6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel6))? BDMA_FLAG_TC6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel7))? BDMA_FLAG_TC7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel7))? BDMA_FLAG_TC7 :\ + (uint32_t)0x00000000) +#else +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TCIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_TC0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_TC6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_TC7 :\ + (uint32_t)0x00000000) +#endif /* BDMA1 */ + +/** + * @brief Return the current DMA Stream half transfer complete flag. + * @param __HANDLE__: DMA handle + * @retval The specified half transfer complete flag index. + */ +#if defined(BDMA1) +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel0))? BDMA_FLAG_HT0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel0))? BDMA_FLAG_HT0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel1))? BDMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel1))? BDMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel2))? BDMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel2))? BDMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel3))? BDMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel3))? BDMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel4))? BDMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel4))? BDMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel5))? BDMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel5))? BDMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel6))? BDMA_FLAG_HT6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel6))? BDMA_FLAG_HT6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel7))? BDMA_FLAG_HT7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel7))? BDMA_FLAG_HT7 :\ + (uint32_t)0x00000000) +#else +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_HTIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_HT0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_HT6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_HT7 :\ + (uint32_t)0x00000000) +#endif /* BDMA1 */ + +/** + * @brief Return the current DMA Stream transfer error flag. + * @param __HANDLE__: DMA handle + * @retval The specified transfer error flag index. + */ +#if defined(BDMA1) +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel0))? BDMA_FLAG_TE0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel0))? BDMA_FLAG_TE0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel1))? BDMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel1))? BDMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel2))? BDMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel2))? BDMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel3))? BDMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel3))? BDMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel4))? BDMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel4))? BDMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel5))? BDMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel5))? BDMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel6))? BDMA_FLAG_TE6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel6))? BDMA_FLAG_TE6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel7))? BDMA_FLAG_TE7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel7))? BDMA_FLAG_TE7 :\ + (uint32_t)0x00000000) +#else +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_TEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_FLAG_TE0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_FLAG_TE6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_FLAG_TE7 :\ + (uint32_t)0x00000000) +#endif /* BDMA1 */ + +/** + * @brief Return the current DMA Stream FIFO error flag. + * @param __HANDLE__: DMA handle + * @retval The specified FIFO error flag index. + */ +#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_FEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_FEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_FEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_FEIF3_7 :\ + (uint32_t)0x00000000) + +/** + * @brief Return the current DMA Stream direct mode error flag. + * @param __HANDLE__: DMA handle + * @retval The specified direct mode error flag index. + */ +#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream3))? DMA_FLAG_DMEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream3))? DMA_FLAG_DMEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream7))? DMA_FLAG_DMEIF3_7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream7))? DMA_FLAG_DMEIF3_7 :\ + (uint32_t)0x00000000) + +/** + * @brief Returns the current BDMA Channel Global interrupt flag. + * @param __HANDLE__: DMA handle + * @retval The specified transfer error flag index. + */ +#if defined(BDMA1) +#define __HAL_BDMA_GET_GI_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel0))? BDMA_ISR_GIF0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel0))? BDMA_ISR_GIF0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel1))? BDMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel1))? BDMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel2))? BDMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel2))? BDMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel3))? BDMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel3))? BDMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel4))? BDMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel4))? BDMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel5))? BDMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel5))? BDMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel6))? BDMA_ISR_GIF6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel6))? BDMA_ISR_GIF6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA1_Channel7))? BDMA_ISR_GIF7 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA2_Channel7))? BDMA_ISR_GIF7 :\ + (uint32_t)0x00000000) +#else +#define __HAL_BDMA_GET_GI_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel0))? BDMA_ISR_GIF0 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel1))? BDMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel2))? BDMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel3))? BDMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel4))? BDMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel5))? BDMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel6))? BDMA_ISR_GIF6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)BDMA_Channel7))? BDMA_ISR_GIF7 :\ + (uint32_t)0x00000000) +#endif /* BDMA1 */ + +/** + * @brief Get the DMA Stream pending flags. + * @param __HANDLE__: DMA handle + * @param __FLAG__: Get the specified flag. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCIFx: Transfer complete flag. + * @arg DMA_FLAG_HTIFx: Half transfer complete flag. + * @arg DMA_FLAG_TEIFx: Transfer error flag. + * @arg DMA_FLAG_DMEIFx: Direct mode error flag. + * @arg DMA_FLAG_FEIFx: FIFO error flag. + * Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag. + * @retval The state of FLAG (SET or RESET). + */ +#if defined(BDMA1) +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\ +(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)BDMA1_Channel7)? (BDMA2->ISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7 )? (BDMA1->ISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3 )? (DMA2->HISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7 )? (DMA2->LISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3 )? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) +#else +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\ +(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA->ISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__))) +#endif /* BDMA1 */ + +/** + * @brief Clear the DMA Stream pending flags. + * @param __HANDLE__: DMA handle + * @param __FLAG__: specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCIFx: Transfer complete flag. + * @arg DMA_FLAG_HTIFx: Half transfer complete flag. + * @arg DMA_FLAG_TEIFx: Transfer error flag. + * @arg DMA_FLAG_DMEIFx: Direct mode error flag. + * @arg DMA_FLAG_FEIFx: FIFO error flag. + * Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag. + * @retval None + */ +#if defined(BDMA1) +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \ +(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)BDMA1_Channel7)? (BDMA2->IFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA1->IFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) +#else +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \ +(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream7)? (BDMA->IFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) :\ + ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__))) +#endif /* BDMA1 */ + +#define DMA_TO_BDMA_IT(__DMA_IT__) \ +((((__DMA_IT__) & (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)) == (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)) ? (BDMA_CCR_TCIE | BDMA_CCR_HTIE |BDMA_CCR_TEIE) :\ + (((__DMA_IT__) & (DMA_IT_TC | DMA_IT_HT)) == (DMA_IT_TC | DMA_IT_HT)) ? (BDMA_CCR_TCIE | BDMA_CCR_HTIE) :\ + (((__DMA_IT__) & (DMA_IT_HT | DMA_IT_TE)) == (DMA_IT_HT | DMA_IT_TE)) ? (BDMA_CCR_HTIE |BDMA_CCR_TEIE) :\ + (((__DMA_IT__) & (DMA_IT_TC | DMA_IT_TE)) == (DMA_IT_TC | DMA_IT_TE)) ? (BDMA_CCR_TCIE |BDMA_CCR_TEIE) :\ + ((__DMA_IT__) == DMA_IT_TC) ? BDMA_CCR_TCIE :\ + ((__DMA_IT__) == DMA_IT_HT) ? BDMA_CCR_HTIE :\ + ((__DMA_IT__) == DMA_IT_TE) ? BDMA_CCR_TEIE :\ + (uint32_t)0x00000000) + + +#define __HAL_BDMA_CHANNEL_ENABLE_IT(__HANDLE__, __INTERRUPT__) \ +(((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR |= (DMA_TO_BDMA_IT(__INTERRUPT__))) + +#define __HAL_DMA_STREAM_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? \ +(((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR |= (__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR |= (__INTERRUPT__))) + +/** + * @brief Enable the specified DMA Stream interrupts. + * @param __HANDLE__: DMA handle + * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask. + * @arg DMA_IT_HT: Half transfer complete interrupt mask. + * @arg DMA_IT_TE: Transfer error interrupt mask. + * @arg DMA_IT_FE: FIFO error interrupt mask. + * @arg DMA_IT_DME: Direct mode error interrupt. + * @retval None + */ +#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))?\ + (__HAL_DMA_STREAM_ENABLE_IT((__HANDLE__), (__INTERRUPT__))) :\ + (__HAL_BDMA_CHANNEL_ENABLE_IT((__HANDLE__), (__INTERRUPT__)))) + + +#define __HAL_BDMA_CHANNEL_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR &= ~(DMA_TO_BDMA_IT(__INTERRUPT__))) + +#define __HAL_DMA_STREAM_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? \ +(((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR &= ~(__INTERRUPT__)) : (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR &= ~(__INTERRUPT__))) + +/** + * @brief Disable the specified DMA Stream interrupts. + * @param __HANDLE__: DMA handle + * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask. + * @arg DMA_IT_HT: Half transfer complete interrupt mask. + * @arg DMA_IT_TE: Transfer error interrupt mask. + * @arg DMA_IT_FE: FIFO error interrupt mask. + * @arg DMA_IT_DME: Direct mode error interrupt. + * @retval None + */ +#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))?\ + (__HAL_DMA_STREAM_DISABLE_IT((__HANDLE__), (__INTERRUPT__))) :\ + (__HAL_BDMA_CHANNEL_DISABLE_IT((__HANDLE__), (__INTERRUPT__)))) + + +#define __HAL_BDMA_CHANNEL_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CCR & (DMA_TO_BDMA_IT(__INTERRUPT__)))) + +#define __HAL_DMA_STREAM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? \ + (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->CR & (__INTERRUPT__)) : \ + (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->FCR & (__INTERRUPT__))) + +/** + * @brief Check whether the specified DMA Stream interrupt is enabled or not. + * @param __HANDLE__: DMA handle + * @param __INTERRUPT__: specifies the DMA interrupt source to check. + * This parameter can be one of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask. + * @arg DMA_IT_HT: Half transfer complete interrupt mask. + * @arg DMA_IT_TE: Transfer error interrupt mask. + * @arg DMA_IT_FE: FIFO error interrupt mask. + * @arg DMA_IT_DME: Direct mode error interrupt. + * @retval The state of DMA_IT. + */ +#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? \ + (__HAL_DMA_STREAM_GET_IT_SOURCE((__HANDLE__), (__INTERRUPT__))) :\ + (__HAL_BDMA_CHANNEL_GET_IT_SOURCE((__HANDLE__), (__INTERRUPT__)))) + +/** + * @brief Writes the number of data units to be transferred on the DMA Stream. + * @param __HANDLE__: DMA handle + * @param __COUNTER__: Number of data units to be transferred (from 0 to 65535) + * Number of data items depends only on the Peripheral data format. + * + * @note If Peripheral data format is Bytes: number of data units is equal + * to total number of bytes to be transferred. + * + * @note If Peripheral data format is Half-Word: number of data units is + * equal to total number of bytes to be transferred / 2. + * + * @note If Peripheral data format is Word: number of data units is equal + * to total number of bytes to be transferred / 4. + * + * @retval The number of remaining data units in the current DMAy Streamx transfer. + */ +#define __HAL_DMA_SET_COUNTER(__HANDLE__, __COUNTER__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? \ + (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->NDTR = (uint16_t)(__COUNTER__)) :\ + (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CNDTR = (uint16_t)(__COUNTER__))) + +/** + * @brief Returns the number of remaining data units in the current DMAy Streamx transfer. + * @param __HANDLE__: DMA handle + * + * @retval The number of remaining data units in the current DMA Stream transfer. + */ +#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((IS_DMA_STREAM_INSTANCE((__HANDLE__)->Instance))? \ + (((DMA_Stream_TypeDef *)(__HANDLE__)->Instance)->NDTR) :\ + (((BDMA_Channel_TypeDef *)(__HANDLE__)->Instance)->CNDTR)) + +/** + * @} + */ + +/* Include DMA HAL Extension module */ +#include "stm32h7xx_hal_dma_ex.h" + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Functions DMA Exported Functions + * @brief DMA Exported functions + * @{ + */ + +/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** @defgroup DMA_Exported_Functions_Group2 I/O operation functions + * @brief I/O operation functions + * @{ + */ +HAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout); +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma)); +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID); + +/** + * @} + */ + +/** @defgroup DMA_Exported_Functions_Group3 Peripheral State functions + * @brief Peripheral State functions + * @{ + */ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma); +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma); +/** + * @} + */ +/** + * @} + */ +/* Private Constants -------------------------------------------------------------*/ +/** @defgroup DMA_Private_Constants DMA Private Constants + * @brief DMA private defines and constants + * @{ + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMA_Private_Macros DMA Private Macros + * @brief DMA private macros + * @{ + */ + +#if defined(TIM24) +#define IS_DMA_REQUEST(REQUEST) (((REQUEST) <= DMA_REQUEST_TIM24_TRIG)) +#elif defined(ADC3) +#define IS_DMA_REQUEST(REQUEST) (((REQUEST) <= DMA_REQUEST_ADC3)) +#else +#define IS_DMA_REQUEST(REQUEST) (((REQUEST) <= DMA_REQUEST_USART10_TX)) +#endif /* TIM24 */ + +#if defined(ADC3) +#define IS_BDMA_REQUEST(REQUEST) (((REQUEST) <= BDMA_REQUEST_ADC3)) +#else +#define IS_BDMA_REQUEST(REQUEST) (((REQUEST) <= BDMA_REQUEST_DFSDM2_FLT0)) +#endif /* ADC3 */ + +#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \ + ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \ + ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) + +#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) + +#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \ + ((STATE) == DMA_PINC_DISABLE)) + +#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || \ + ((STATE) == DMA_MINC_DISABLE)) + +#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || \ + ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_PDATAALIGN_WORD)) + +#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || \ + ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_MDATAALIGN_WORD )) + +#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || \ + ((MODE) == DMA_CIRCULAR) || \ + ((MODE) == DMA_PFCTRL) || \ + ((MODE) == DMA_DOUBLE_BUFFER_M0) || \ + ((MODE) == DMA_DOUBLE_BUFFER_M1)) + +#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || \ + ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \ + ((PRIORITY) == DMA_PRIORITY_HIGH) || \ + ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) + +#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || \ + ((STATE) == DMA_FIFOMODE_ENABLE)) + +#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || \ + ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || \ + ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || \ + ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) + +#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || \ + ((BURST) == DMA_MBURST_INC4) || \ + ((BURST) == DMA_MBURST_INC8) || \ + ((BURST) == DMA_MBURST_INC16)) + +#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || \ + ((BURST) == DMA_PBURST_INC4) || \ + ((BURST) == DMA_PBURST_INC8) || \ + ((BURST) == DMA_PBURST_INC16)) +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup DMA_Private_Functions DMA Private Functions + * @brief DMA private functions + * @{ + */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_DMA_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h new file mode 100644 index 0000000..00f205b --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h @@ -0,0 +1,715 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_dma2d.h + * @author MCD Application Team + * @brief Header file of DMA2D HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_DMA2D_H +#define STM32H7xx_HAL_DMA2D_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +#if defined (DMA2D) + +/** @addtogroup DMA2D DMA2D + * @brief DMA2D HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMA2D_Exported_Types DMA2D Exported Types + * @{ + */ +#define MAX_DMA2D_LAYER 2U /*!< DMA2D maximum number of layers */ + +/** + * @brief DMA2D CLUT Structure definition + */ +typedef struct +{ + uint32_t *pCLUT; /*!< Configures the DMA2D CLUT memory address.*/ + + uint32_t CLUTColorMode; /*!< Configures the DMA2D CLUT color mode. + This parameter can be one value of @ref DMA2D_CLUT_CM. */ + + uint32_t Size; /*!< Configures the DMA2D CLUT size. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.*/ +} DMA2D_CLUTCfgTypeDef; + +/** + * @brief DMA2D Init structure definition + */ +typedef struct +{ + uint32_t Mode; /*!< Configures the DMA2D transfer mode. + This parameter can be one value of @ref DMA2D_Mode. */ + + uint32_t ColorMode; /*!< Configures the color format of the output image. + This parameter can be one value of @ref DMA2D_Output_Color_Mode. */ + + uint32_t OutputOffset; /*!< Specifies the Offset value. + This parameter must be a number between + Min_Data = 0x0000 and Max_Data = 0x3FFF. */ + uint32_t AlphaInverted; /*!< Select regular or inverted alpha value for the output pixel format converter. + This parameter can be one value of @ref DMA2D_Alpha_Inverted. */ + + uint32_t RedBlueSwap; /*!< Select regular mode (RGB or ARGB) or swap mode (BGR or ABGR) + for the output pixel format converter. + This parameter can be one value of @ref DMA2D_RB_Swap. */ + + + uint32_t BytesSwap; /*!< Select byte regular mode or bytes swap mode (two by two). + This parameter can be one value of @ref DMA2D_Bytes_Swap. */ + + uint32_t LineOffsetMode; /*!< Configures how is expressed the line offset for the foreground, background and output. + This parameter can be one value of @ref DMA2D_Line_Offset_Mode. */ + +} DMA2D_InitTypeDef; + + +/** + * @brief DMA2D Layer structure definition + */ +typedef struct +{ + uint32_t InputOffset; /*!< Configures the DMA2D foreground or background offset. + This parameter must be a number between + Min_Data = 0x0000 and Max_Data = 0x3FFF. */ + + uint32_t InputColorMode; /*!< Configures the DMA2D foreground or background color mode. + This parameter can be one value of @ref DMA2D_Input_Color_Mode. */ + + uint32_t AlphaMode; /*!< Configures the DMA2D foreground or background alpha mode. + This parameter can be one value of @ref DMA2D_Alpha_Mode. */ + + uint32_t InputAlpha; /*!< Specifies the DMA2D foreground or background alpha value and color value + in case of A8 or A4 color mode. + This parameter must be a number between Min_Data = 0x00 + and Max_Data = 0xFF except for the color modes detailed below. + @note In case of A8 or A4 color mode (ARGB), + this parameter must be a number between + Min_Data = 0x00000000 and Max_Data = 0xFFFFFFFF where + - InputAlpha[24:31] is the alpha value ALPHA[0:7] + - InputAlpha[16:23] is the red value RED[0:7] + - InputAlpha[8:15] is the green value GREEN[0:7] + - InputAlpha[0:7] is the blue value BLUE[0:7]. */ + uint32_t AlphaInverted; /*!< Select regular or inverted alpha value. + This parameter can be one value of @ref DMA2D_Alpha_Inverted. */ + + uint32_t RedBlueSwap; /*!< Select regular mode (RGB or ARGB) or swap mode (BGR or ABGR). + This parameter can be one value of @ref DMA2D_RB_Swap. */ + + uint32_t ChromaSubSampling; /*!< Configure the chroma sub-sampling mode for the YCbCr color mode + This parameter can be one value of @ref DMA2D_Chroma_Sub_Sampling */ + +} DMA2D_LayerCfgTypeDef; + +/** + * @brief HAL DMA2D State structures definition + */ +typedef enum +{ + HAL_DMA2D_STATE_RESET = 0x00U, /*!< DMA2D not yet initialized or disabled */ + HAL_DMA2D_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_DMA2D_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_DMA2D_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_DMA2D_STATE_ERROR = 0x04U, /*!< DMA2D state error */ + HAL_DMA2D_STATE_SUSPEND = 0x05U /*!< DMA2D process is suspended */ +} HAL_DMA2D_StateTypeDef; + +/** + * @brief DMA2D handle Structure definition + */ +typedef struct __DMA2D_HandleTypeDef +{ + DMA2D_TypeDef *Instance; /*!< DMA2D register base address. */ + + DMA2D_InitTypeDef Init; /*!< DMA2D communication parameters. */ + + void (* XferCpltCallback)(struct __DMA2D_HandleTypeDef *hdma2d); /*!< DMA2D transfer complete callback. */ + + void (* XferErrorCallback)(struct __DMA2D_HandleTypeDef *hdma2d); /*!< DMA2D transfer error callback. */ + +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + void (* LineEventCallback)(struct __DMA2D_HandleTypeDef *hdma2d); /*!< DMA2D line event callback. */ + + void (* CLUTLoadingCpltCallback)(struct __DMA2D_HandleTypeDef *hdma2d); /*!< DMA2D CLUT loading completion callback */ + + void (* MspInitCallback)(struct __DMA2D_HandleTypeDef *hdma2d); /*!< DMA2D Msp Init callback. */ + + void (* MspDeInitCallback)(struct __DMA2D_HandleTypeDef *hdma2d); /*!< DMA2D Msp DeInit callback. */ + +#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */ + + DMA2D_LayerCfgTypeDef LayerCfg[MAX_DMA2D_LAYER]; /*!< DMA2D Layers parameters */ + + HAL_LockTypeDef Lock; /*!< DMA2D lock. */ + + __IO HAL_DMA2D_StateTypeDef State; /*!< DMA2D transfer state. */ + + __IO uint32_t ErrorCode; /*!< DMA2D error code. */ +} DMA2D_HandleTypeDef; + +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) +/** + * @brief HAL DMA2D Callback pointer definition + */ +typedef void (*pDMA2D_CallbackTypeDef)(DMA2D_HandleTypeDef *hdma2d); /*!< Pointer to a DMA2D common callback function */ +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMA2D_Exported_Constants DMA2D Exported Constants + * @{ + */ + +/** @defgroup DMA2D_Error_Code DMA2D Error Code + * @{ + */ +#define HAL_DMA2D_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_DMA2D_ERROR_TE 0x00000001U /*!< Transfer error */ +#define HAL_DMA2D_ERROR_CE 0x00000002U /*!< Configuration error */ +#define HAL_DMA2D_ERROR_CAE 0x00000004U /*!< CLUT access error */ +#define HAL_DMA2D_ERROR_TIMEOUT 0x00000020U /*!< Timeout error */ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) +#define HAL_DMA2D_ERROR_INVALID_CALLBACK 0x00000040U /*!< Invalid callback error */ +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup DMA2D_Mode DMA2D Mode + * @{ + */ +#define DMA2D_M2M 0x00000000U /*!< DMA2D memory to memory transfer mode */ +#define DMA2D_M2M_PFC DMA2D_CR_MODE_0 /*!< DMA2D memory to memory with pixel format conversion transfer mode */ +#define DMA2D_M2M_BLEND DMA2D_CR_MODE_1 /*!< DMA2D memory to memory with blending transfer mode */ +#define DMA2D_R2M (DMA2D_CR_MODE_1 | DMA2D_CR_MODE_0) /*!< DMA2D register to memory transfer mode */ +#define DMA2D_M2M_BLEND_FG DMA2D_CR_MODE_2 /*!< DMA2D memory to memory with blending transfer mode and fixed color FG */ +#define DMA2D_M2M_BLEND_BG (DMA2D_CR_MODE_2 | DMA2D_CR_MODE_0) /*!< DMA2D memory to memory with blending transfer mode and fixed color BG */ +/** + * @} + */ + +/** @defgroup DMA2D_Output_Color_Mode DMA2D Output Color Mode + * @{ + */ +#define DMA2D_OUTPUT_ARGB8888 0x00000000U /*!< ARGB8888 DMA2D color mode */ +#define DMA2D_OUTPUT_RGB888 DMA2D_OPFCCR_CM_0 /*!< RGB888 DMA2D color mode */ +#define DMA2D_OUTPUT_RGB565 DMA2D_OPFCCR_CM_1 /*!< RGB565 DMA2D color mode */ +#define DMA2D_OUTPUT_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1) /*!< ARGB1555 DMA2D color mode */ +#define DMA2D_OUTPUT_ARGB4444 DMA2D_OPFCCR_CM_2 /*!< ARGB4444 DMA2D color mode */ +/** + * @} + */ + +/** @defgroup DMA2D_Input_Color_Mode DMA2D Input Color Mode + * @{ + */ +#define DMA2D_INPUT_ARGB8888 0x00000000U /*!< ARGB8888 color mode */ +#define DMA2D_INPUT_RGB888 0x00000001U /*!< RGB888 color mode */ +#define DMA2D_INPUT_RGB565 0x00000002U /*!< RGB565 color mode */ +#define DMA2D_INPUT_ARGB1555 0x00000003U /*!< ARGB1555 color mode */ +#define DMA2D_INPUT_ARGB4444 0x00000004U /*!< ARGB4444 color mode */ +#define DMA2D_INPUT_L8 0x00000005U /*!< L8 color mode */ +#define DMA2D_INPUT_AL44 0x00000006U /*!< AL44 color mode */ +#define DMA2D_INPUT_AL88 0x00000007U /*!< AL88 color mode */ +#define DMA2D_INPUT_L4 0x00000008U /*!< L4 color mode */ +#define DMA2D_INPUT_A8 0x00000009U /*!< A8 color mode */ +#define DMA2D_INPUT_A4 0x0000000AU /*!< A4 color mode */ +#define DMA2D_INPUT_YCBCR 0x0000000BU /*!< YCbCr color mode */ +/** + * @} + */ + +/** @defgroup DMA2D_Alpha_Mode DMA2D Alpha Mode + * @{ + */ +#define DMA2D_NO_MODIF_ALPHA 0x00000000U /*!< No modification of the alpha channel value */ +#define DMA2D_REPLACE_ALPHA 0x00000001U /*!< Replace original alpha channel value by programmed alpha value */ +#define DMA2D_COMBINE_ALPHA 0x00000002U /*!< Replace original alpha channel value by programmed alpha value + with original alpha channel value */ +/** + * @} + */ + +/** @defgroup DMA2D_Alpha_Inverted DMA2D Alpha Inversion + * @{ + */ +#define DMA2D_REGULAR_ALPHA 0x00000000U /*!< No modification of the alpha channel value */ +#define DMA2D_INVERTED_ALPHA 0x00000001U /*!< Invert the alpha channel value */ +/** + * @} + */ + +/** @defgroup DMA2D_RB_Swap DMA2D Red and Blue Swap + * @{ + */ +#define DMA2D_RB_REGULAR 0x00000000U /*!< Select regular mode (RGB or ARGB) */ +#define DMA2D_RB_SWAP 0x00000001U /*!< Select swap mode (BGR or ABGR) */ +/** + * @} + */ + + + +/** @defgroup DMA2D_Line_Offset_Mode DMA2D Line Offset Mode + * @{ + */ +#define DMA2D_LOM_PIXELS 0x00000000U /*!< Line offsets expressed in pixels */ +#define DMA2D_LOM_BYTES DMA2D_CR_LOM /*!< Line offsets expressed in bytes */ +/** + * @} + */ + +/** @defgroup DMA2D_Bytes_Swap DMA2D Bytes Swap + * @{ + */ +#define DMA2D_BYTES_REGULAR 0x00000000U /*!< Bytes in regular order in output FIFO */ +#define DMA2D_BYTES_SWAP DMA2D_OPFCCR_SB /*!< Bytes are swapped two by two in output FIFO */ +/** + * @} + */ + +/** @defgroup DMA2D_Chroma_Sub_Sampling DMA2D Chroma Sub Sampling + * @{ + */ +#define DMA2D_NO_CSS 0x00000000U /*!< No chroma sub-sampling 4:4:4 */ +#define DMA2D_CSS_422 0x00000001U /*!< chroma sub-sampling 4:2:2 */ +#define DMA2D_CSS_420 0x00000002U /*!< chroma sub-sampling 4:2:0 */ +/** + * @} + */ + +/** @defgroup DMA2D_CLUT_CM DMA2D CLUT Color Mode + * @{ + */ +#define DMA2D_CCM_ARGB8888 0x00000000U /*!< ARGB8888 DMA2D CLUT color mode */ +#define DMA2D_CCM_RGB888 0x00000001U /*!< RGB888 DMA2D CLUT color mode */ +/** + * @} + */ + +/** @defgroup DMA2D_Interrupts DMA2D Interrupts + * @{ + */ +#define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */ +#define DMA2D_IT_CTC DMA2D_CR_CTCIE /*!< CLUT Transfer Complete Interrupt */ +#define DMA2D_IT_CAE DMA2D_CR_CAEIE /*!< CLUT Access Error Interrupt */ +#define DMA2D_IT_TW DMA2D_CR_TWIE /*!< Transfer Watermark Interrupt */ +#define DMA2D_IT_TC DMA2D_CR_TCIE /*!< Transfer Complete Interrupt */ +#define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */ +/** + * @} + */ + +/** @defgroup DMA2D_Flags DMA2D Flags + * @{ + */ +#define DMA2D_FLAG_CE DMA2D_ISR_CEIF /*!< Configuration Error Interrupt Flag */ +#define DMA2D_FLAG_CTC DMA2D_ISR_CTCIF /*!< CLUT Transfer Complete Interrupt Flag */ +#define DMA2D_FLAG_CAE DMA2D_ISR_CAEIF /*!< CLUT Access Error Interrupt Flag */ +#define DMA2D_FLAG_TW DMA2D_ISR_TWIF /*!< Transfer Watermark Interrupt Flag */ +#define DMA2D_FLAG_TC DMA2D_ISR_TCIF /*!< Transfer Complete Interrupt Flag */ +#define DMA2D_FLAG_TE DMA2D_ISR_TEIF /*!< Transfer Error Interrupt Flag */ +/** + * @} + */ + +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) +/** + * @brief HAL DMA2D common Callback ID enumeration definition + */ +typedef enum +{ + HAL_DMA2D_MSPINIT_CB_ID = 0x00U, /*!< DMA2D MspInit callback ID */ + HAL_DMA2D_MSPDEINIT_CB_ID = 0x01U, /*!< DMA2D MspDeInit callback ID */ + HAL_DMA2D_TRANSFERCOMPLETE_CB_ID = 0x02U, /*!< DMA2D transfer complete callback ID */ + HAL_DMA2D_TRANSFERERROR_CB_ID = 0x03U, /*!< DMA2D transfer error callback ID */ + HAL_DMA2D_LINEEVENT_CB_ID = 0x04U, /*!< DMA2D line event callback ID */ + HAL_DMA2D_CLUTLOADINGCPLT_CB_ID = 0x05U, /*!< DMA2D CLUT loading completion callback ID */ +} HAL_DMA2D_CallbackIDTypeDef; +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + + +/** + * @} + */ +/* Exported macros ------------------------------------------------------------*/ +/** @defgroup DMA2D_Exported_Macros DMA2D Exported Macros + * @{ + */ + +/** @brief Reset DMA2D handle state + * @param __HANDLE__ specifies the DMA2D handle. + * @retval None + */ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) +#define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_DMA2D_STATE_RESET;\ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + }while(0) +#else +#define __HAL_DMA2D_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA2D_STATE_RESET) +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + + +/** + * @brief Enable the DMA2D. + * @param __HANDLE__ DMA2D handle + * @retval None. + */ +#define __HAL_DMA2D_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA2D_CR_START) + + +/* Interrupt & Flag management */ +/** + * @brief Get the DMA2D pending flags. + * @param __HANDLE__ DMA2D handle + * @param __FLAG__ flag to check. + * This parameter can be any combination of the following values: + * @arg DMA2D_FLAG_CE: Configuration error flag + * @arg DMA2D_FLAG_CTC: CLUT transfer complete flag + * @arg DMA2D_FLAG_CAE: CLUT access error flag + * @arg DMA2D_FLAG_TW: Transfer Watermark flag + * @arg DMA2D_FLAG_TC: Transfer complete flag + * @arg DMA2D_FLAG_TE: Transfer error flag + * @retval The state of FLAG. + */ +#define __HAL_DMA2D_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__)) + +/** + * @brief Clear the DMA2D pending flags. + * @param __HANDLE__ DMA2D handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg DMA2D_FLAG_CE: Configuration error flag + * @arg DMA2D_FLAG_CTC: CLUT transfer complete flag + * @arg DMA2D_FLAG_CAE: CLUT access error flag + * @arg DMA2D_FLAG_TW: Transfer Watermark flag + * @arg DMA2D_FLAG_TC: Transfer complete flag + * @arg DMA2D_FLAG_TE: Transfer error flag + * @retval None + */ +#define __HAL_DMA2D_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->IFCR = (__FLAG__)) + +/** + * @brief Enable the specified DMA2D interrupts. + * @param __HANDLE__ DMA2D handle + * @param __INTERRUPT__ specifies the DMA2D interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg DMA2D_IT_CE: Configuration error interrupt mask + * @arg DMA2D_IT_CTC: CLUT transfer complete interrupt mask + * @arg DMA2D_IT_CAE: CLUT access error interrupt mask + * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask + * @arg DMA2D_IT_TC: Transfer complete interrupt mask + * @arg DMA2D_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA2D_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the specified DMA2D interrupts. + * @param __HANDLE__ DMA2D handle + * @param __INTERRUPT__ specifies the DMA2D interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg DMA2D_IT_CE: Configuration error interrupt mask + * @arg DMA2D_IT_CTC: CLUT transfer complete interrupt mask + * @arg DMA2D_IT_CAE: CLUT access error interrupt mask + * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask + * @arg DMA2D_IT_TC: Transfer complete interrupt mask + * @arg DMA2D_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA2D_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified DMA2D interrupt source is enabled or not. + * @param __HANDLE__ DMA2D handle + * @param __INTERRUPT__ specifies the DMA2D interrupt source to check. + * This parameter can be one of the following values: + * @arg DMA2D_IT_CE: Configuration error interrupt mask + * @arg DMA2D_IT_CTC: CLUT transfer complete interrupt mask + * @arg DMA2D_IT_CAE: CLUT access error interrupt mask + * @arg DMA2D_IT_TW: Transfer Watermark interrupt mask + * @arg DMA2D_IT_TC: Transfer complete interrupt mask + * @arg DMA2D_IT_TE: Transfer error interrupt mask + * @retval The state of INTERRUPT source. + */ +#define __HAL_DMA2D_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup DMA2D_Exported_Functions DMA2D Exported Functions + * @{ + */ + +/** @addtogroup DMA2D_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions *******************************/ +HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d); +HAL_StatusTypeDef HAL_DMA2D_DeInit(DMA2D_HandleTypeDef *hdma2d); +void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d); +void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef *hdma2d); +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_DMA2D_RegisterCallback(DMA2D_HandleTypeDef *hdma2d, HAL_DMA2D_CallbackIDTypeDef CallbackID, + pDMA2D_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_DMA2D_UnRegisterCallback(DMA2D_HandleTypeDef *hdma2d, HAL_DMA2D_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + +/** + * @} + */ + + +/** @addtogroup DMA2D_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *******************************************************/ +HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, + uint32_t Height); +HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, + uint32_t DstAddress, uint32_t Width, uint32_t Height); +HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, + uint32_t Height); +HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, + uint32_t DstAddress, uint32_t Width, uint32_t Height); +HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d); +HAL_StatusTypeDef HAL_DMA2D_Resume(DMA2D_HandleTypeDef *hdma2d); +HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d); +HAL_StatusTypeDef HAL_DMA2D_EnableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTStartLoad(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef *CLUTCfg, + uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTStartLoad_IT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef *CLUTCfg, + uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTLoad(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTLoad_IT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Abort(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Suspend(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Resume(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout); +void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d); +void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d); +void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d); + +/** + * @} + */ + +/** @addtogroup DMA2D_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ + +/* Peripheral Control functions *************************************************/ +HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_ConfigCLUT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line); +HAL_StatusTypeDef HAL_DMA2D_EnableDeadTime(DMA2D_HandleTypeDef *hdma2d); +HAL_StatusTypeDef HAL_DMA2D_DisableDeadTime(DMA2D_HandleTypeDef *hdma2d); +HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime); + +/** + * @} + */ + +/** @addtogroup DMA2D_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State functions ***************************************************/ +HAL_DMA2D_StateTypeDef HAL_DMA2D_GetState(DMA2D_HandleTypeDef *hdma2d); +uint32_t HAL_DMA2D_GetError(DMA2D_HandleTypeDef *hdma2d); + +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ + +/** @addtogroup DMA2D_Private_Constants DMA2D Private Constants + * @{ + */ + +/** @defgroup DMA2D_Maximum_Line_WaterMark DMA2D Maximum Line Watermark + * @{ + */ +#define DMA2D_LINE_WATERMARK_MAX DMA2D_LWR_LW /*!< DMA2D maximum line watermark */ +/** + * @} + */ + +/** @defgroup DMA2D_Color_Value DMA2D Color Value + * @{ + */ +#define DMA2D_COLOR_VALUE 0x000000FFU /*!< Color value mask */ +/** + * @} + */ + +/** @defgroup DMA2D_Max_Layer DMA2D Maximum Number of Layers + * @{ + */ +#define DMA2D_MAX_LAYER 2U /*!< DMA2D maximum number of layers */ +/** + * @} + */ + +/** @defgroup DMA2D_Layers DMA2D Layers + * @{ + */ +#define DMA2D_BACKGROUND_LAYER 0x00000000U /*!< DMA2D Background Layer (layer 0) */ +#define DMA2D_FOREGROUND_LAYER 0x00000001U /*!< DMA2D Foreground Layer (layer 1) */ +/** + * @} + */ + +/** @defgroup DMA2D_Offset DMA2D Offset + * @{ + */ +#define DMA2D_OFFSET DMA2D_FGOR_LO /*!< maximum Line Offset */ +/** + * @} + */ + +/** @defgroup DMA2D_Size DMA2D Size + * @{ + */ +#define DMA2D_PIXEL (DMA2D_NLR_PL >> 16U) /*!< DMA2D maximum number of pixels per line */ +#define DMA2D_LINE DMA2D_NLR_NL /*!< DMA2D maximum number of lines */ +/** + * @} + */ + +/** @defgroup DMA2D_CLUT_Size DMA2D CLUT Size + * @{ + */ +#define DMA2D_CLUT_SIZE (DMA2D_FGPFCCR_CS >> 8U) /*!< DMA2D maximum CLUT size */ +/** + * @} + */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMA2D_Private_Macros DMA2D Private Macros + * @{ + */ +#define IS_DMA2D_LAYER(LAYER) (((LAYER) == DMA2D_BACKGROUND_LAYER)\ + || ((LAYER) == DMA2D_FOREGROUND_LAYER)) + +#define IS_DMA2D_MODE(MODE) (((MODE) == DMA2D_M2M) || ((MODE) == DMA2D_M2M_PFC) || \ + ((MODE) == DMA2D_M2M_BLEND) || ((MODE) == DMA2D_R2M) || \ + ((MODE) == DMA2D_M2M_BLEND_FG) || ((MODE) == DMA2D_M2M_BLEND_BG)) + +#define IS_DMA2D_CMODE(MODE_ARGB) (((MODE_ARGB) == DMA2D_OUTPUT_ARGB8888) || \ + ((MODE_ARGB) == DMA2D_OUTPUT_RGB888) || \ + ((MODE_ARGB) == DMA2D_OUTPUT_RGB565) || \ + ((MODE_ARGB) == DMA2D_OUTPUT_ARGB1555) || \ + ((MODE_ARGB) == DMA2D_OUTPUT_ARGB4444)) + +#define IS_DMA2D_COLOR(COLOR) ((COLOR) <= DMA2D_COLOR_VALUE) +#define IS_DMA2D_LINE(LINE) ((LINE) <= DMA2D_LINE) +#define IS_DMA2D_PIXEL(PIXEL) ((PIXEL) <= DMA2D_PIXEL) +#define IS_DMA2D_OFFSET(OOFFSET) ((OOFFSET) <= DMA2D_OFFSET) + +#define IS_DMA2D_INPUT_COLOR_MODE(INPUT_CM) (((INPUT_CM) == DMA2D_INPUT_ARGB8888) || \ + ((INPUT_CM) == DMA2D_INPUT_RGB888) || \ + ((INPUT_CM) == DMA2D_INPUT_RGB565) || \ + ((INPUT_CM) == DMA2D_INPUT_ARGB1555) || \ + ((INPUT_CM) == DMA2D_INPUT_ARGB4444) || \ + ((INPUT_CM) == DMA2D_INPUT_L8) || \ + ((INPUT_CM) == DMA2D_INPUT_AL44) || \ + ((INPUT_CM) == DMA2D_INPUT_AL88) || \ + ((INPUT_CM) == DMA2D_INPUT_L4) || \ + ((INPUT_CM) == DMA2D_INPUT_A8) || \ + ((INPUT_CM) == DMA2D_INPUT_A4) || \ + ((INPUT_CM) == DMA2D_INPUT_YCBCR)) + +#define IS_DMA2D_ALPHA_MODE(AlphaMode) (((AlphaMode) == DMA2D_NO_MODIF_ALPHA) || \ + ((AlphaMode) == DMA2D_REPLACE_ALPHA) || \ + ((AlphaMode) == DMA2D_COMBINE_ALPHA)) + +#define IS_DMA2D_ALPHA_INVERTED(Alpha_Inverted) (((Alpha_Inverted) == DMA2D_REGULAR_ALPHA) || \ + ((Alpha_Inverted) == DMA2D_INVERTED_ALPHA)) + +#define IS_DMA2D_RB_SWAP(RB_Swap) (((RB_Swap) == DMA2D_RB_REGULAR) || \ + ((RB_Swap) == DMA2D_RB_SWAP)) + +#define IS_DMA2D_LOM_MODE(LOM) (((LOM) == DMA2D_LOM_PIXELS) || \ + ((LOM) == DMA2D_LOM_BYTES)) + +#define IS_DMA2D_BYTES_SWAP(BYTES_SWAP) (((BYTES_SWAP) == DMA2D_BYTES_REGULAR) || \ + ((BYTES_SWAP) == DMA2D_BYTES_SWAP)) + +#define IS_DMA2D_CHROMA_SUB_SAMPLING(CSS) (((CSS) == DMA2D_NO_CSS) || \ + ((CSS) == DMA2D_CSS_422) || \ + ((CSS) == DMA2D_CSS_420)) + +#define IS_DMA2D_CLUT_CM(CLUT_CM) (((CLUT_CM) == DMA2D_CCM_ARGB8888) || ((CLUT_CM) == DMA2D_CCM_RGB888)) +#define IS_DMA2D_CLUT_SIZE(CLUT_SIZE) ((CLUT_SIZE) <= DMA2D_CLUT_SIZE) +#define IS_DMA2D_LINEWATERMARK(LineWatermark) ((LineWatermark) <= DMA2D_LINE_WATERMARK_MAX) +#define IS_DMA2D_IT(IT) (((IT) == DMA2D_IT_CTC) || ((IT) == DMA2D_IT_CAE) || \ + ((IT) == DMA2D_IT_TW) || ((IT) == DMA2D_IT_TC) || \ + ((IT) == DMA2D_IT_TE) || ((IT) == DMA2D_IT_CE)) +#define IS_DMA2D_GET_FLAG(FLAG) (((FLAG) == DMA2D_FLAG_CTC) || ((FLAG) == DMA2D_FLAG_CAE) || \ + ((FLAG) == DMA2D_FLAG_TW) || ((FLAG) == DMA2D_FLAG_TC) || \ + ((FLAG) == DMA2D_FLAG_TE) || ((FLAG) == DMA2D_FLAG_CE)) +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (DMA2D) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_DMA2D_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h new file mode 100644 index 0000000..cde5755 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h @@ -0,0 +1,310 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_dma_ex.h + * @author MCD Application Team + * @brief Header file of DMA HAL extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_DMA_EX_H +#define STM32H7xx_HAL_DMA_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup DMAEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Types DMAEx Exported Types + * @brief DMAEx Exported types + * @{ + */ + +/** + * @brief HAL DMA Memory definition + */ +typedef enum +{ + MEMORY0 = 0x00U, /*!< Memory 0 */ + MEMORY1 = 0x01U, /*!< Memory 1 */ + +}HAL_DMA_MemoryTypeDef; + +/** + * @brief HAL DMAMUX Synchronization configuration structure definition + */ +typedef struct +{ + uint32_t SyncSignalID; /*!< Specifies the synchronization signal gating the DMA request in periodic mode. + This parameter can be a value of @ref DMAEx_MUX_SyncSignalID_selection */ + + uint32_t SyncPolarity; /*!< Specifies the polarity of the signal on which the DMA request is synchronized. + This parameter can be a value of @ref DMAEx_MUX_SyncPolarity_selection */ + + FunctionalState SyncEnable; /*!< Specifies if the synchronization shall be enabled or disabled + This parameter can take the value ENABLE or DISABLE*/ + + + FunctionalState EventEnable; /*!< Specifies if an event shall be generated once the RequestNumber is reached. + This parameter can take the value ENABLE or DISABLE */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be authorized after a sync event. + This parameters can be in the range 1 to 32 */ + +}HAL_DMA_MuxSyncConfigTypeDef; + + +/** + * @brief HAL DMAMUX request generator parameters structure definition + */ +typedef struct +{ + uint32_t SignalID; /*!< Specifies the ID of the signal used for DMAMUX request generator + This parameter can be a value of @ref DMAEx_MUX_SignalGeneratorID_selection */ + + uint32_t Polarity; /*!< Specifies the polarity of the signal on which the request is generated. + This parameter can be a value of @ref DMAEx_MUX_RequestGeneneratorPolarity_selection */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be generated after a signal event. + This parameters can be in the range 1 to 32 */ + +}HAL_DMA_MuxRequestGeneratorConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMAEx_Exported_Constants DMA Exported Constants + * @brief DMAEx Exported constants + * @{ + */ + +/** @defgroup DMAEx_MUX_SyncSignalID_selection DMAEx MUX SyncSignalID selection + * @brief DMAEx MUX SyncSignalID selection + * @{ + */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT 0U /*!< DMAMUX1 synchronization Signal is DMAMUX1 Channel0 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT 1U /*!< DMAMUX1 synchronization Signal is DMAMUX1 Channel1 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT 2U /*!< DMAMUX1 synchronization Signal is DMAMUX1 Channel2 Event */ +#define HAL_DMAMUX1_SYNC_LPTIM1_OUT 3U /*!< DMAMUX1 synchronization Signal is LPTIM1 OUT */ +#define HAL_DMAMUX1_SYNC_LPTIM2_OUT 4U /*!< DMAMUX1 synchronization Signal is LPTIM2 OUT */ +#define HAL_DMAMUX1_SYNC_LPTIM3_OUT 5U /*!< DMAMUX1 synchronization Signal is LPTIM3 OUT */ +#define HAL_DMAMUX1_SYNC_EXTI0 6U /*!< DMAMUX1 synchronization Signal is EXTI0 IT */ +#define HAL_DMAMUX1_SYNC_TIM12_TRGO 7U /*!< DMAMUX1 synchronization Signal is TIM12 TRGO */ + +#define HAL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT 0U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel0 Event */ +#define HAL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT 1U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel1 Event */ +#define HAL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT 2U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel2 Event */ +#define HAL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT 3U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel3 Event */ +#define HAL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT 4U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel4 Event */ +#define HAL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT 5U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel5 Event */ +#define HAL_DMAMUX2_SYNC_LPUART1_RX_WKUP 6U /*!< DMAMUX2 synchronization Signal is LPUART1 RX Wakeup */ +#define HAL_DMAMUX2_SYNC_LPUART1_TX_WKUP 7U /*!< DMAMUX2 synchronization Signal is LPUART1 TX Wakeup */ +#define HAL_DMAMUX2_SYNC_LPTIM2_OUT 8U /*!< DMAMUX2 synchronization Signal is LPTIM2 output */ +#define HAL_DMAMUX2_SYNC_LPTIM3_OUT 9U /*!< DMAMUX2 synchronization Signal is LPTIM3 output */ +#define HAL_DMAMUX2_SYNC_I2C4_WKUP 10U /*!< DMAMUX2 synchronization Signal is I2C4 Wakeup */ +#define HAL_DMAMUX2_SYNC_SPI6_WKUP 11U /*!< DMAMUX2 synchronization Signal is SPI6 Wakeup */ +#define HAL_DMAMUX2_SYNC_COMP1_OUT 12U /*!< DMAMUX2 synchronization Signal is Comparator 1 output */ +#define HAL_DMAMUX2_SYNC_RTC_WKUP 13U /*!< DMAMUX2 synchronization Signal is RTC Wakeup */ +#define HAL_DMAMUX2_SYNC_EXTI0 14U /*!< DMAMUX2 synchronization Signal is EXTI0 IT */ +#define HAL_DMAMUX2_SYNC_EXTI2 15U /*!< DMAMUX2 synchronization Signal is EXTI2 IT */ + +/** + * @} + */ + +/** @defgroup DMAEx_MUX_SyncPolarity_selection DMAEx MUX SyncPolarity selection + * @brief DMAEx MUX SyncPolarity selection + * @{ + */ +#define HAL_DMAMUX_SYNC_NO_EVENT 0x00000000U /*!< block synchronization events */ +#define HAL_DMAMUX_SYNC_RISING DMAMUX_CxCR_SPOL_0 /*!< synchronize with rising edge events */ +#define HAL_DMAMUX_SYNC_FALLING DMAMUX_CxCR_SPOL_1 /*!< synchronize with falling edge events */ +#define HAL_DMAMUX_SYNC_RISING_FALLING DMAMUX_CxCR_SPOL /*!< synchronize with rising and falling edge events */ + +/** + * @} + */ + + +/** @defgroup DMAEx_MUX_SignalGeneratorID_selection DMAEx MUX SignalGeneratorID selection + * @brief DMAEx MUX SignalGeneratorID selection + * @{ + */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT 0U /*!< DMAMUX1 Request generator Signal is DMAMUX1 Channel0 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT 1U /*!< DMAMUX1 Request generator Signal is DMAMUX1 Channel1 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT 2U /*!< DMAMUX1 Request generator Signal is DMAMUX1 Channel2 Event */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT 3U /*!< DMAMUX1 Request generator Signal is LPTIM1 OUT */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT 4U /*!< DMAMUX1 Request generator Signal is LPTIM2 OUT */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT 5U /*!< DMAMUX1 Request generator Signal is LPTIM3 OUT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI0 6U /*!< DMAMUX1 Request generator Signal is EXTI0 IT */ +#define HAL_DMAMUX1_REQ_GEN_TIM12_TRGO 7U /*!< DMAMUX1 Request generator Signal is TIM12 TRGO */ + +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT 0U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel0 Event */ +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT 1U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel1 Event */ +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT 2U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel2 Event */ +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT 3U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel3 Event */ +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT 4U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel4 Event */ +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT 5U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel5 Event */ +#define HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT 6U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel6 Event */ +#define HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP 7U /*!< DMAMUX2 Request generator Signal is LPUART1 RX Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP 8U /*!< DMAMUX2 Request generator Signal is LPUART1 TX Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP 9U /*!< DMAMUX2 Request generator Signal is LPTIM2 Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT 10U /*!< DMAMUX2 Request generator Signal is LPTIM2 OUT */ +#define HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP 11U /*!< DMAMUX2 Request generator Signal is LPTIM3 Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT 12U /*!< DMAMUX2 Request generator Signal is LPTIM3 OUT */ +#if defined(LPTIM4) +#define HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP 13U /*!< DMAMUX2 Request generator Signal is LPTIM4 Wakeup */ +#endif /* LPTIM4 */ +#if defined(LPTIM5) +#define HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP 14U /*!< DMAMUX2 Request generator Signal is LPTIM5 Wakeup */ +#endif /* LPTIM5 */ +#define HAL_DMAMUX2_REQ_GEN_I2C4_WKUP 15U /*!< DMAMUX2 Request generator Signal is I2C4 Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_SPI6_WKUP 16U /*!< DMAMUX2 Request generator Signal is SPI6 Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_COMP1_OUT 17U /*!< DMAMUX2 Request generator Signal is Comparator 1 output */ +#define HAL_DMAMUX2_REQ_GEN_COMP2_OUT 18U /*!< DMAMUX2 Request generator Signal is Comparator 2 output */ +#define HAL_DMAMUX2_REQ_GEN_RTC_WKUP 19U /*!< DMAMUX2 Request generator Signal is RTC Wakeup */ +#define HAL_DMAMUX2_REQ_GEN_EXTI0 20U /*!< DMAMUX2 Request generator Signal is EXTI0 */ +#define HAL_DMAMUX2_REQ_GEN_EXTI2 21U /*!< DMAMUX2 Request generator Signal is EXTI2 */ +#define HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT 22U /*!< DMAMUX2 Request generator Signal is I2C4 IT Event */ +#define HAL_DMAMUX2_REQ_GEN_SPI6_IT 23U /*!< DMAMUX2 Request generator Signal is SPI6 IT */ +#define HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT 24U /*!< DMAMUX2 Request generator Signal is LPUART1 Tx IT */ +#define HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT 25U /*!< DMAMUX2 Request generator Signal is LPUART1 Rx IT */ +#if defined(ADC3) +#define HAL_DMAMUX2_REQ_GEN_ADC3_IT 26U /*!< DMAMUX2 Request generator Signal is ADC3 IT */ +#define HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT 27U /*!< DMAMUX2 Request generator Signal is ADC3 Analog Watchdog 1 output */ +#endif /* ADC3 */ +#define HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT 28U /*!< DMAMUX2 Request generator Signal is BDMA Channel 0 IT */ +#define HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT 29U /*!< DMAMUX2 Request generator Signal is BDMA Channel 1 IT */ + + +/** + * @} + */ + +/** @defgroup DMAEx_MUX_RequestGeneneratorPolarity_selection DMAEx MUX RequestGeneneratorPolarity selection + * @brief DMAEx MUX RequestGeneneratorPolarity selection + * @{ + */ +#define HAL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U /*!< block request generator events */ +#define HAL_DMAMUX_REQ_GEN_RISING DMAMUX_RGxCR_GPOL_0 /*!< generate request on rising edge events */ +#define HAL_DMAMUX_REQ_GEN_FALLING DMAMUX_RGxCR_GPOL_1 /*!< generate request on falling edge events */ +#define HAL_DMAMUX_REQ_GEN_RISING_FALLING DMAMUX_RGxCR_GPOL /*!< generate request on rising and falling edge events */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions + * @brief DMAEx Exported functions + * @{ + */ + +/** @defgroup DMAEx_Exported_Functions_Group1 Extended features functions + * @brief Extended features functions + * @{ + */ + +/* IO operation functions *******************************************************/ +HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory); +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig); +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator (DMA_HandleTypeDef *hdma, HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig); +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator (DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator (DMA_HandleTypeDef *hdma); + +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma); +/** + * @} + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMAEx_Private_Macros DMA Private Macros + * @brief DMAEx private macros + * @{ + */ + +#define IS_DMA_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_SYNC_TIM12_TRGO) +#define IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX2_SYNC_EXTI2) + +#define IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_SYNC_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING)) + +#define IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE)) + +#define IS_DMAMUX_SYNC_EVENT(EVENT) (((EVENT) == DISABLE) || \ + ((EVENT) == ENABLE)) + +#define IS_DMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_REQ_GEN_TIM12_TRGO) +#define IS_BDMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT) + +#define IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup DMAEx_Private_Functions DMAEx Private Functions + * @brief DMAEx Private functions + * @{ + */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_DMA_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h new file mode 100644 index 0000000..91d7d95 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h @@ -0,0 +1,537 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_exti.h + * @author MCD Application Team + * @brief Header file of EXTI HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_EXTI_H +#define STM32H7xx_HAL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup EXTI EXTI + * @brief EXTI HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup EXTI_Exported_Types EXTI Exported Types + * @{ + */ +typedef enum +{ + HAL_EXTI_COMMON_CB_ID = 0x00U, +} EXTI_CallbackIDTypeDef; + + +/** + * @brief EXTI Handle structure definition + */ +typedef struct +{ + uint32_t Line; /*!< Exti line number */ + void (* PendingCallback)(void); /*!< Exti pending callback */ +} EXTI_HandleTypeDef; + +/** + * @brief EXTI Configuration structure definition + */ +typedef struct +{ + uint32_t Line; /*!< The Exti line to be configured. This parameter + can be a value of @ref EXTI_Line */ + uint32_t Mode; /*!< The Exit Mode to be configured for a core. + This parameter can be a combination of @ref EXTI_Mode */ + uint32_t Trigger; /*!< The Exti Trigger to be configured. This parameter + can be a value of @ref EXTI_Trigger */ + uint32_t GPIOSel; /*!< The Exti GPIO multiplexer selection to be configured. + This parameter is only possible for line 0 to 15. It + can be a value of @ref EXTI_GPIOSel */ + + uint32_t PendClearSource; /*!< Specifies the event pending clear source for D3/SRD + domain. This parameter can be a value of @ref + EXTI_PendClear_Source */ + +} EXTI_ConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_Line EXTI Line + * @{ + */ +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x00U) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x01U) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x02U) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x03U) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x04U) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x05U) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x06U) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x07U) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x08U) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x09U) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0AU) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0BU) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0CU) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0DU) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0EU) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x0FU) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x10U) +#define EXTI_LINE_17 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x11U) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x12U) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x13U) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x14U) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x15U) +#define EXTI_LINE_22 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x18U) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL | 0x19U) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1CU) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1DU) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1EU) +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG1 | EXTI_TARGET_MSK_ALL_CPU | 0x1FU) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x00U) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x01U) +#define EXTI_LINE_34 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x02U) +#define EXTI_LINE_35 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x03U) +#define EXTI_LINE_36 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x04U) +#define EXTI_LINE_37 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x05U) +#define EXTI_LINE_38 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x06U) +#define EXTI_LINE_39 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x07U) +#define EXTI_LINE_40 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x08U) +#define EXTI_LINE_41 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x09U) +#define EXTI_LINE_42 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0AU) +#define EXTI_LINE_43 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0BU) +#if !defined(USB2_OTG_FS) +#define EXTI_LINE_44 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0CU) +#else +#define EXTI_LINE_44 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0CU) +#endif /* USB2_OTG_FS */ +#define EXTI_LINE_45 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0DU) +#if defined(DSI) +#define EXTI_LINE_46 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0EU) +#else +#define EXTI_LINE_46 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x0EU) +#endif /* DSI */ +#define EXTI_LINE_47 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x0FU) +#define EXTI_LINE_48 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x10U) +#define EXTI_LINE_49 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x11U) +#define EXTI_LINE_50 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x12U) +#define EXTI_LINE_51 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x13U) +#if defined(LPTIM4) +#define EXTI_LINE_52 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x14U) +#else +#define EXTI_LINE_52 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x14U) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define EXTI_LINE_53 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL | 0x15U) +#else +#define EXTI_LINE_53 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x15U) +#endif /*LPTIM5*/ +#define EXTI_LINE_54 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) +#define EXTI_LINE_55 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) +#define EXTI_LINE_56 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x18U) +#if defined(EXTI_IMR2_IM57) +#define EXTI_LINE_57 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x19U) +#else +#define EXTI_LINE_57 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x19U) +#endif /*EXTI_IMR2_IM57*/ +#define EXTI_LINE_58 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) +#if defined(EXTI_IMR2_IM59) +#define EXTI_LINE_59 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) +#else +#define EXTI_LINE_59 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_NONE | 0x1BU) +#endif /*EXTI_IMR2_IM59*/ +#define EXTI_LINE_60 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1CU) +#define EXTI_LINE_61 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1DU) +#define EXTI_LINE_62 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1EU) +#define EXTI_LINE_63 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG2 | EXTI_TARGET_MSK_ALL_CPU | 0x1FU) +#define EXTI_LINE_64 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x00U) +#define EXTI_LINE_65 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x01U) +#define EXTI_LINE_66 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x02U) +#define EXTI_LINE_67 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x03U) +#define EXTI_LINE_68 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x04U) +#define EXTI_LINE_69 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x05U) +#define EXTI_LINE_70 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x06U) +#define EXTI_LINE_71 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x07U) +#define EXTI_LINE_72 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x08U) +#define EXTI_LINE_73 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x09U) +#define EXTI_LINE_74 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0AU) +#if defined(ADC3) +#define EXTI_LINE_75 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0BU) +#else +#define EXTI_LINE_75 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE | 0x0BU) +#endif /* ADC3 */ +#if defined(SAI4) +#define EXTI_LINE_76 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x0CU) +#else +#define EXTI_LINE_76 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE | 0x0CU) +#endif /* SAI4 */ +#if defined (DUAL_CORE) +#define EXTI_LINE_77 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_CPU1| 0x0DU) +#define EXTI_LINE_78 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_CPU2| 0x0EU) +#define EXTI_LINE_79 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_CPU1| 0x0FU) +#define EXTI_LINE_80 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_CPU2| 0x10U) +#else +#define EXTI_LINE_77 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0DU) +#define EXTI_LINE_78 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0EU) +#define EXTI_LINE_79 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x0FU) +#define EXTI_LINE_80 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x10U) +#endif /* DUAL_CORE */ +#define EXTI_LINE_81 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x11U) +#if defined (DUAL_CORE) +#define EXTI_LINE_82 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_CPU2| 0x12U) +#else +#define EXTI_LINE_82 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x12U) +#endif /* DUAL_CORE */ +#define EXTI_LINE_83 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x13U) +#if defined (DUAL_CORE) +#define EXTI_LINE_84 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_CPU1| 0x14U) +#else +#define EXTI_LINE_84 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x14U) +#endif /* DUAL_CORE */ +#define EXTI_LINE_85 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x15U) +#if defined(ETH) +#define EXTI_LINE_86 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x16U) +#else +#define EXTI_LINE_86 (EXTI_RESERVED | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_NONE| 0x16U) +#endif /* ETH */ +#define EXTI_LINE_87 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x17U) +#if defined(DTS) +#define EXTI_LINE_88 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL | 0x18U) +#endif /* DTS */ +#if defined(EXTI_IMR3_IM89) +#define EXTI_LINE_89 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x19U) +#endif /*EXTI_IMR3_IM89*/ +#if defined(EXTI_IMR3_IM90) +#define EXTI_LINE_90 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x1AU) +#endif /*EXTI_IMR3_IM90*/ +#if defined(I2C5) +#define EXTI_LINE_91 (EXTI_DIRECT | EXTI_EVENT | EXTI_REG3 | EXTI_TARGET_MSK_ALL_CPU | 0x1BU) +#endif /*I2C5*/ + +/** + * @} + */ + +/** @defgroup EXTI_Mode EXTI Mode + * @{ + */ +#define EXTI_MODE_NONE 0x00000000U +#define EXTI_MODE_INTERRUPT 0x00000001U +#define EXTI_MODE_EVENT 0x00000002U +#if defined(DUAL_CORE) +#define EXTI_MODE_CORE1_INTERRUPT EXTI_MODE_INTERRUPT +#define EXTI_MODE_CORE1_EVENT EXTI_MODE_EVENT +#define EXTI_MODE_CORE2_INTERRUPT 0x00000010U +#define EXTI_MODE_CORE2_EVENT 0x00000020U +#endif /* DUAL_CORE */ +/** + * @} + */ + +/** @defgroup EXTI_Trigger EXTI Trigger + * @{ + */ +#define EXTI_TRIGGER_NONE 0x00000000U +#define EXTI_TRIGGER_RISING 0x00000001U +#define EXTI_TRIGGER_FALLING 0x00000002U +#define EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) +/** + * @} + */ + +/** @defgroup EXTI_GPIOSel EXTI GPIOSel + * @brief + * @{ + */ +#define EXTI_GPIOA 0x00000000U +#define EXTI_GPIOB 0x00000001U +#define EXTI_GPIOC 0x00000002U +#define EXTI_GPIOD 0x00000003U +#define EXTI_GPIOE 0x00000004U +#define EXTI_GPIOF 0x00000005U +#define EXTI_GPIOG 0x00000006U +#define EXTI_GPIOH 0x00000007U +#if defined(GPIOI) +#define EXTI_GPIOI 0x00000008U +#endif /*GPIOI*/ +#define EXTI_GPIOJ 0x00000009U +#define EXTI_GPIOK 0x0000000AU + +/** + * @} + */ + +/** @defgroup EXTI_PendClear_Source EXTI PendClear Source + * @brief + * @{ + */ +#define EXTI_D3_PENDCLR_SRC_NONE 0x00000000U /*!< No D3 domain pendclear source , PMRx register to be set to zero */ +#define EXTI_D3_PENDCLR_SRC_DMACH6 0x00000001U /*!< DMA ch6 event selected as D3 domain pendclear source, PMRx register to be set to 1 */ +#define EXTI_D3_PENDCLR_SRC_DMACH7 0x00000002U /*!< DMA ch7 event selected as D3 domain pendclear source, PMRx register to be set to 1*/ +#if defined (LPTIM4) +#define EXTI_D3_PENDCLR_SRC_LPTIM4 0x00000003U /*!< LPTIM4 out selected as D3 domain pendclear source, PMRx register to be set to 1 */ +#else +#define EXTI_D3_PENDCLR_SRC_LPTIM2 0x00000003U /*!< LPTIM2 out selected as D3 domain pendclear source, PMRx register to be set to 1 */ +#endif +#if defined (LPTIM5) +#define EXTI_D3_PENDCLR_SRC_LPTIM5 0x00000004U /*!< LPTIM5 out selected as D3 domain pendclear source, PMRx register to be set to 1 */ +#else +#define EXTI_D3_PENDCLR_SRC_LPTIM3 0x00000004U /*!< LPTIM3 out selected as D3 domain pendclear source, PMRx register to be set to 1 */ +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +/** + * @brief EXTI Line property definition + */ +#define EXTI_PROPERTY_SHIFT 24U +#define EXTI_DIRECT (0x01UL << EXTI_PROPERTY_SHIFT) +#define EXTI_CONFIG (0x02UL << EXTI_PROPERTY_SHIFT) +#define EXTI_GPIO ((0x04UL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) +#define EXTI_RESERVED (0x08UL << EXTI_PROPERTY_SHIFT) +#define EXTI_PROPERTY_MASK (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO) + +/** + * @brief EXTI Event presence definition + */ +#define EXTI_EVENT_PRESENCE_SHIFT 28U +#define EXTI_EVENT (0x01UL << EXTI_EVENT_PRESENCE_SHIFT) +#define EXTI_EVENT_PRESENCE_MASK (EXTI_EVENT) + +/** + * @brief EXTI Register and bit usage + */ +#define EXTI_REG_SHIFT 16U +#define EXTI_REG1 (0x00UL << EXTI_REG_SHIFT) +#define EXTI_REG2 (0x01UL << EXTI_REG_SHIFT) +#define EXTI_REG3 (0x02UL << EXTI_REG_SHIFT) +#define EXTI_REG_MASK (EXTI_REG1 | EXTI_REG2 | EXTI_REG3) +#define EXTI_PIN_MASK 0x0000001FUL + +/** + * @brief EXTI Target and bit usage + */ +#define EXTI_TARGET_SHIFT 20U +#define EXTI_TARGET_MSK_NONE (0x00UL << EXTI_TARGET_SHIFT) +#define EXTI_TARGET_MSK_D3SRD (0x01UL << EXTI_TARGET_SHIFT) +#define EXTI_TARGET_MSK_CPU1 (0x02UL << EXTI_TARGET_SHIFT) +#if defined (DUAL_CORE) +#define EXTI_TARGET_MSK_CPU2 (0x04UL << EXTI_TARGET_SHIFT) +#define EXTI_TARGET_MASK (EXTI_TARGET_MSK_D3SRD | EXTI_TARGET_MSK_CPU1 | EXTI_TARGET_MSK_CPU2) +#define EXTI_TARGET_MSK_ALL_CPU (EXTI_TARGET_MSK_CPU1 | EXTI_TARGET_MSK_CPU2) +#else +#define EXTI_TARGET_MASK (EXTI_TARGET_MSK_D3SRD | EXTI_TARGET_MSK_CPU1) +#define EXTI_TARGET_MSK_ALL_CPU EXTI_TARGET_MSK_CPU1 +#endif /* DUAL_CORE */ +#define EXTI_TARGET_MSK_ALL EXTI_TARGET_MASK + +/** + * @brief EXTI Mask for interrupt & event mode + */ +#if defined (DUAL_CORE) +#define EXTI_MODE_MASK (EXTI_MODE_CORE1_EVENT | EXTI_MODE_CORE1_INTERRUPT | EXTI_MODE_CORE2_INTERRUPT | EXTI_MODE_CORE2_EVENT) +#else +#define EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) +#endif /* DUAL_CORE */ + +/** + * @brief EXTI Mask for trigger possibilities + */ +#define EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) + +/** + * @brief EXTI Line number + */ +#if (STM32H7_DEV_ID == 0x483UL) +#define EXTI_LINE_NB 92UL +#elif (STM32H7_DEV_ID == 0x480UL) +#define EXTI_LINE_NB 89UL +#else +#define EXTI_LINE_NB 88UL +#endif /* EXTI_LINE_91 */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Macros EXTI Private Macros + * @{ + */ +#define IS_EXTI_PROPERTY(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT) || \ + (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || \ + (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) +#if defined (DUAL_CORE) +#define IS_EXTI_TARGET(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_CPU1) || \ + (((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_CPU2) || \ + (((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL_CPU) || \ + (((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)) +#else +#define IS_EXTI_TARGET(__EXTI_LINE__) ((((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_CPU1) || \ + (((__EXTI_LINE__) & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)) +#endif + +#define IS_EXTI_LINE(__EXTI_LINE__) ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_EVENT_PRESENCE_MASK |\ + EXTI_REG_MASK | EXTI_PIN_MASK | EXTI_TARGET_MASK)) == 0x00UL) && \ + IS_EXTI_PROPERTY(__EXTI_LINE__) && IS_EXTI_TARGET(__EXTI_LINE__) && \ + (((__EXTI_LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK)) < \ + (((EXTI_LINE_NB / 32UL) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32UL)))) + +#define IS_EXTI_MODE(__MODE__) (((__MODE__) & ~EXTI_MODE_MASK) == 0x00UL) + +#define IS_EXTI_TRIGGER(__EXTI_LINE__) (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00UL) + +#define IS_EXTI_PENDING_EDGE(__EXTI_LINE__) (((__EXTI_LINE__) == EXTI_TRIGGER_RISING) || \ + ((__EXTI_LINE__) == EXTI_TRIGGER_FALLING)|| \ + ((__EXTI_LINE__) == EXTI_TRIGGER_RISING_FALLING)) + +#define IS_EXTI_CONFIG_LINE(__EXTI_LINE__) (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00UL) + +#if defined(GPIOI) +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOF) || \ + ((__PORT__) == EXTI_GPIOG) || \ + ((__PORT__) == EXTI_GPIOH) || \ + ((__PORT__) == EXTI_GPIOI) || \ + ((__PORT__) == EXTI_GPIOJ) || \ + ((__PORT__) == EXTI_GPIOK)) +#else +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOF) || \ + ((__PORT__) == EXTI_GPIOG) || \ + ((__PORT__) == EXTI_GPIOH) || \ + ((__PORT__) == EXTI_GPIOJ) || \ + ((__PORT__) == EXTI_GPIOK)) +#endif /*GPIOI*/ + +#define IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16UL) +#if defined (LPTIM4) && defined (LPTIM5) +#define IS_EXTI_D3_PENDCLR_SRC(__SRC__) (((__SRC__) == EXTI_D3_PENDCLR_SRC_NONE) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH6) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH7) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM4) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM5)) +#else +#define IS_EXTI_D3_PENDCLR_SRC(__SRC__) (((__SRC__) == EXTI_D3_PENDCLR_SRC_NONE) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH6) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_DMACH7) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM2) || \ + ((__SRC__) == EXTI_D3_PENDCLR_SRC_LPTIM3)) +#endif /* LPTIM4 && LPTIM5 */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Functions EXTI Exported Functions + * @brief EXTI Exported Functions + * @{ + */ + +/** @defgroup EXTI_Exported_Functions_Group1 Configuration functions + * @brief Configuration functions + * @{ + */ +/* Configuration functions ****************************************************/ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti); +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)); +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine); +/** + * @} + */ + +/** @defgroup EXTI_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * @{ + */ +/* IO operation functions *****************************************************/ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti); +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_EXTI_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h new file mode 100644 index 0000000..a4773b5 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h @@ -0,0 +1,861 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_flash.h + * @author MCD Application Team + * @brief Header file of FLASH HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_FLASH_H +#define STM32H7xx_HAL_FLASH_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Types FLASH Exported Types + * @{ + */ + +/** + * @brief FLASH Procedure structure definition + */ +typedef enum +{ + FLASH_PROC_NONE = 0U, + FLASH_PROC_SECTERASE_BANK1, + FLASH_PROC_MASSERASE_BANK1, + FLASH_PROC_PROGRAM_BANK1, + FLASH_PROC_SECTERASE_BANK2, + FLASH_PROC_MASSERASE_BANK2, + FLASH_PROC_PROGRAM_BANK2, + FLASH_PROC_ALLBANK_MASSERASE +} FLASH_ProcedureTypeDef; + + +/** + * @brief FLASH handle Structure definition + */ +typedef struct +{ + __IO FLASH_ProcedureTypeDef ProcedureOnGoing; /*!< Internal variable to indicate which procedure is ongoing or not in IT context */ + + __IO uint32_t NbSectorsToErase; /*!< Internal variable to save the remaining sectors to erase in IT context */ + + __IO uint32_t VoltageForErase; /*!< Internal variable to provide voltage range selected by user in IT context */ + + __IO uint32_t Sector; /*!< Internal variable to define the current sector which is erasing */ + + __IO uint32_t Address; /*!< Internal variable to save address selected for program */ + + HAL_LockTypeDef Lock; /*!< FLASH locking object */ + + __IO uint32_t ErrorCode; /*!< FLASH error code */ + +}FLASH_ProcessTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Constants FLASH Exported Constants + * @{ + */ + +/** @defgroup FLASH_Error_Code FLASH Error Code + * @brief FLASH Error Code + * @{ + */ +#define HAL_FLASH_ERROR_NONE 0x00000000U /*!< No error */ + +#define HAL_FLASH_ERROR_WRP FLASH_FLAG_WRPERR /*!< Write Protection Error */ +#define HAL_FLASH_ERROR_PGS FLASH_FLAG_PGSERR /*!< Program Sequence Error */ +#define HAL_FLASH_ERROR_STRB FLASH_FLAG_STRBERR /*!< Strobe Error */ +#define HAL_FLASH_ERROR_INC FLASH_FLAG_INCERR /*!< Inconsistency Error */ +#if defined (FLASH_SR_OPERR) +#define HAL_FLASH_ERROR_OPE FLASH_FLAG_OPERR /*!< Operation Error */ +#endif /* FLASH_SR_OPERR */ +#define HAL_FLASH_ERROR_RDP FLASH_FLAG_RDPERR /*!< Read Protection Error */ +#define HAL_FLASH_ERROR_RDS FLASH_FLAG_RDSERR /*!< Read Secured Error */ +#define HAL_FLASH_ERROR_SNECC FLASH_FLAG_SNECCERR /*!< ECC Single Correction Error */ +#define HAL_FLASH_ERROR_DBECC FLASH_FLAG_DBECCERR /*!< ECC Double Detection Error */ +#define HAL_FLASH_ERROR_CRCRD FLASH_FLAG_CRCRDERR /*!< CRC Read Error */ + +#define HAL_FLASH_ERROR_WRP_BANK1 FLASH_FLAG_WRPERR_BANK1 /*!< Write Protection Error on Bank 1 */ +#define HAL_FLASH_ERROR_PGS_BANK1 FLASH_FLAG_PGSERR_BANK1 /*!< Program Sequence Error on Bank 1 */ +#define HAL_FLASH_ERROR_STRB_BANK1 FLASH_FLAG_STRBERR_BANK1 /*!< Strobe Error on Bank 1 */ +#define HAL_FLASH_ERROR_INC_BANK1 FLASH_FLAG_INCERR_BANK1 /*!< Inconsistency Error on Bank 1 */ +#if defined (FLASH_SR_OPERR) +#define HAL_FLASH_ERROR_OPE_BANK1 FLASH_FLAG_OPERR_BANK1 /*!< Operation Error on Bank 1 */ +#endif /* FLASH_SR_OPERR */ +#define HAL_FLASH_ERROR_RDP_BANK1 FLASH_FLAG_RDPERR_BANK1 /*!< Read Protection Error on Bank 1 */ +#define HAL_FLASH_ERROR_RDS_BANK1 FLASH_FLAG_RDSERR_BANK1 /*!< Read Secured Error on Bank 1 */ +#define HAL_FLASH_ERROR_SNECC_BANK1 FLASH_FLAG_SNECCERR_BANK1 /*!< ECC Single Correction Error on Bank 1 */ +#define HAL_FLASH_ERROR_DBECC_BANK1 FLASH_FLAG_DBECCERR_BANK1 /*!< ECC Double Detection Error on Bank 1 */ +#define HAL_FLASH_ERROR_CRCRD_BANK1 FLASH_FLAG_CRCRDERR_BANK1 /*!< CRC Read Error on Bank1 */ + +#define HAL_FLASH_ERROR_WRP_BANK2 FLASH_FLAG_WRPERR_BANK2 /*!< Write Protection Error on Bank 2 */ +#define HAL_FLASH_ERROR_PGS_BANK2 FLASH_FLAG_PGSERR_BANK2 /*!< Program Sequence Error on Bank 2 */ +#define HAL_FLASH_ERROR_STRB_BANK2 FLASH_FLAG_STRBERR_BANK2 /*!< Strobe Error on Bank 2 */ +#define HAL_FLASH_ERROR_INC_BANK2 FLASH_FLAG_INCERR_BANK2 /*!< Inconsistency Error on Bank 2 */ +#if defined (FLASH_SR_OPERR) +#define HAL_FLASH_ERROR_OPE_BANK2 FLASH_FLAG_OPERR_BANK2 /*!< Operation Error on Bank 2 */ +#endif /* FLASH_SR_OPERR */ +#define HAL_FLASH_ERROR_RDP_BANK2 FLASH_FLAG_RDPERR_BANK2 /*!< Read Protection Error on Bank 2 */ +#define HAL_FLASH_ERROR_RDS_BANK2 FLASH_FLAG_RDSERR_BANK2 /*!< Read Secured Error on Bank 2 */ +#define HAL_FLASH_ERROR_SNECC_BANK2 FLASH_FLAG_SNECCERR_BANK2 /*!< ECC Single Correction Error on Bank 2 */ +#define HAL_FLASH_ERROR_DBECC_BANK2 FLASH_FLAG_DBECCERR_BANK2 /*!< ECC Double Detection Error on Bank 2 */ +#define HAL_FLASH_ERROR_CRCRD_BANK2 FLASH_FLAG_CRCRDERR_BANK2 /*!< CRC Read Error on Bank2 */ + +#define HAL_FLASH_ERROR_OB_CHANGE FLASH_OPTSR_OPTCHANGEERR /*!< Option Byte Change Error */ +/** + * @} + */ + +/** @defgroup FLASH_Type_Program FLASH Type Program + * @{ + */ +#define FLASH_TYPEPROGRAM_FLASHWORD 0x01U /*!< Program a flash word at a specified address */ +#if defined (FLASH_OPTCR_PG_OTP) +#define FLASH_TYPEPROGRAM_OTPWORD 0x02U /*!< Program an OTP word at a specified address */ +#endif /* FLASH_OPTCR_PG_OTP */ +/** + * @} + */ + +/** @defgroup FLASH_Flag_definition FLASH Flag definition + * @brief Flag definition + * @{ + */ +#define FLASH_FLAG_BSY FLASH_SR_BSY /*!< FLASH Busy flag */ +#define FLASH_FLAG_WBNE FLASH_SR_WBNE /*!< Write Buffer Not Empty flag */ +#define FLASH_FLAG_QW FLASH_SR_QW /*!< Wait Queue on flag */ +#define FLASH_FLAG_CRC_BUSY FLASH_SR_CRC_BUSY /*!< CRC Busy flag */ +#define FLASH_FLAG_EOP FLASH_SR_EOP /*!< End Of Program on flag */ +#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR /*!< Write Protection Error on flag */ +#define FLASH_FLAG_PGSERR FLASH_SR_PGSERR /*!< Program Sequence Error on flag */ +#define FLASH_FLAG_STRBERR FLASH_SR_STRBERR /*!< Strobe Error flag */ +#define FLASH_FLAG_INCERR FLASH_SR_INCERR /*!< Inconsistency Error on flag */ +#if defined (FLASH_SR_OPERR) +#define FLASH_FLAG_OPERR FLASH_SR_OPERR /*!< Operation Error on flag */ +#endif /* FLASH_SR_OPERR */ +#define FLASH_FLAG_RDPERR FLASH_SR_RDPERR /*!< Read Protection Error on flag */ +#define FLASH_FLAG_RDSERR FLASH_SR_RDSERR /*!< Read Secured Error on flag */ +#define FLASH_FLAG_SNECCERR FLASH_SR_SNECCERR /*!< Single ECC Error Correction on flag */ +#define FLASH_FLAG_DBECCERR FLASH_SR_DBECCERR /*!< Double Detection ECC Error on flag */ +#define FLASH_FLAG_CRCEND FLASH_SR_CRCEND /*!< CRC End of Calculation flag */ +#define FLASH_FLAG_CRCRDERR FLASH_SR_CRCRDERR /*!< CRC Read Error on bank flag */ + +#define FLASH_FLAG_BSY_BANK1 FLASH_SR_BSY /*!< FLASH Bank 1 Busy flag */ +#define FLASH_FLAG_WBNE_BANK1 FLASH_SR_WBNE /*!< Write Buffer Not Empty on Bank 1 flag */ +#define FLASH_FLAG_QW_BANK1 FLASH_SR_QW /*!< Wait Queue on Bank 1 flag */ +#define FLASH_FLAG_CRC_BUSY_BANK1 FLASH_SR_CRC_BUSY /*!< CRC Busy on Bank 1 flag */ +#define FLASH_FLAG_EOP_BANK1 FLASH_SR_EOP /*!< End Of Program on Bank 1 flag */ +#define FLASH_FLAG_WRPERR_BANK1 FLASH_SR_WRPERR /*!< Write Protection Error on Bank 1 flag */ +#define FLASH_FLAG_PGSERR_BANK1 FLASH_SR_PGSERR /*!< Program Sequence Error on Bank 1 flag */ +#define FLASH_FLAG_STRBERR_BANK1 FLASH_SR_STRBERR /*!< Strobe Error on Bank 1 flag */ +#define FLASH_FLAG_INCERR_BANK1 FLASH_SR_INCERR /*!< Inconsistency Error on Bank 1 flag */ +#if defined (FLASH_SR_OPERR) +#define FLASH_FLAG_OPERR_BANK1 FLASH_SR_OPERR /*!< Operation Error on Bank 1 flag */ +#endif /* FLASH_SR_OPERR */ +#define FLASH_FLAG_RDPERR_BANK1 FLASH_SR_RDPERR /*!< Read Protection Error on Bank 1 flag */ +#define FLASH_FLAG_RDSERR_BANK1 FLASH_SR_RDSERR /*!< Read Secured Error on Bank 1 flag */ +#define FLASH_FLAG_SNECCERR_BANK1 FLASH_SR_SNECCERR /*!< Single ECC Error Correction on Bank 1 flag */ +#define FLASH_FLAG_DBECCERR_BANK1 FLASH_SR_DBECCERR /*!< Double Detection ECC Error on Bank 1 flag */ +#define FLASH_FLAG_CRCEND_BANK1 FLASH_SR_CRCEND /*!< CRC End of Calculation on Bank 1 flag */ +#define FLASH_FLAG_CRCRDERR_BANK1 FLASH_SR_CRCRDERR /*!< CRC Read error on Bank 1 flag */ + +#if defined (FLASH_SR_OPERR) +#define FLASH_FLAG_ALL_ERRORS_BANK1 (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | \ + FLASH_FLAG_STRBERR_BANK1 | FLASH_FLAG_INCERR_BANK1 | \ + FLASH_FLAG_OPERR_BANK1 | FLASH_FLAG_RDPERR_BANK1 | \ + FLASH_FLAG_RDSERR_BANK1 | FLASH_FLAG_SNECCERR_BANK1 | \ + FLASH_FLAG_DBECCERR_BANK1 | FLASH_FLAG_CRCRDERR_BANK1) /*!< All Bank 1 error flags */ +#else +#define FLASH_FLAG_ALL_ERRORS_BANK1 (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | \ + FLASH_FLAG_STRBERR_BANK1 | FLASH_FLAG_INCERR_BANK1 | \ + FLASH_FLAG_RDPERR_BANK1 | FLASH_FLAG_RDSERR_BANK1 | \ + FLASH_FLAG_SNECCERR_BANK1 | FLASH_FLAG_DBECCERR_BANK1 | \ + FLASH_FLAG_CRCRDERR_BANK1) /*!< All Bank 1 error flags */ +#endif /* FLASH_SR_OPERR */ + +#define FLASH_FLAG_ALL_BANK1 (FLASH_FLAG_BSY_BANK1 | FLASH_FLAG_WBNE_BANK1 | \ + FLASH_FLAG_QW_BANK1 | FLASH_FLAG_CRC_BUSY_BANK1 | \ + FLASH_FLAG_EOP_BANK1 | FLASH_FLAG_CRCEND_BANK1 | \ + FLASH_FLAG_ALL_ERRORS_BANK1) /*!< All Bank 1 flags */ + +#define FLASH_FLAG_BSY_BANK2 (FLASH_SR_BSY | 0x80000000U) /*!< FLASH Bank 2 Busy flag */ +#define FLASH_FLAG_WBNE_BANK2 (FLASH_SR_WBNE | 0x80000000U) /*!< Write Buffer Not Empty on Bank 2 flag */ +#define FLASH_FLAG_QW_BANK2 (FLASH_SR_QW | 0x80000000U) /*!< Wait Queue on Bank 2 flag */ +#define FLASH_FLAG_CRC_BUSY_BANK2 (FLASH_SR_CRC_BUSY | 0x80000000U) /*!< CRC Busy on Bank 2 flag */ +#define FLASH_FLAG_EOP_BANK2 (FLASH_SR_EOP | 0x80000000U) /*!< End Of Program on Bank 2 flag */ +#define FLASH_FLAG_WRPERR_BANK2 (FLASH_SR_WRPERR | 0x80000000U) /*!< Write Protection Error on Bank 2 flag */ +#define FLASH_FLAG_PGSERR_BANK2 (FLASH_SR_PGSERR | 0x80000000U) /*!< Program Sequence Error on Bank 2 flag */ +#define FLASH_FLAG_STRBERR_BANK2 (FLASH_SR_STRBERR | 0x80000000U) /*!< Strobe Error on Bank 2 flag */ +#define FLASH_FLAG_INCERR_BANK2 (FLASH_SR_INCERR | 0x80000000U) /*!< Inconsistency Error on Bank 2 flag */ +#if defined (FLASH_SR_OPERR) +#define FLASH_FLAG_OPERR_BANK2 (FLASH_SR_OPERR | 0x80000000U) /*!< Operation Error on Bank 2 flag */ +#endif /* FLASH_SR_OPERR */ +#define FLASH_FLAG_RDPERR_BANK2 (FLASH_SR_RDPERR | 0x80000000U) /*!< Read Protection Error on Bank 2 flag */ +#define FLASH_FLAG_RDSERR_BANK2 (FLASH_SR_RDSERR | 0x80000000U) /*!< Read Secured Error on Bank 2 flag */ +#define FLASH_FLAG_SNECCERR_BANK2 (FLASH_SR_SNECCERR | 0x80000000U) /*!< Single ECC Error Correction on Bank 2 flag */ +#define FLASH_FLAG_DBECCERR_BANK2 (FLASH_SR_DBECCERR | 0x80000000U) /*!< Double Detection ECC Error on Bank 2 flag */ +#define FLASH_FLAG_CRCEND_BANK2 (FLASH_SR_CRCEND | 0x80000000U) /*!< CRC End of Calculation on Bank 2 flag */ +#define FLASH_FLAG_CRCRDERR_BANK2 (FLASH_SR_CRCRDERR | 0x80000000U) /*!< CRC Read error on Bank 2 flag */ + +#if defined (FLASH_SR_OPERR) +#define FLASH_FLAG_ALL_ERRORS_BANK2 (FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | \ + FLASH_FLAG_STRBERR_BANK2 | FLASH_FLAG_INCERR_BANK2 | \ + FLASH_FLAG_OPERR_BANK2 | FLASH_FLAG_RDPERR_BANK2 | \ + FLASH_FLAG_RDSERR_BANK2 | FLASH_FLAG_SNECCERR_BANK2 | \ + FLASH_FLAG_DBECCERR_BANK2 | FLASH_FLAG_CRCRDERR_BANK2) /*!< All Bank 2 error flags */ +#else +#define FLASH_FLAG_ALL_ERRORS_BANK2 (FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | \ + FLASH_FLAG_STRBERR_BANK2 | FLASH_FLAG_INCERR_BANK2 | \ + FLASH_FLAG_RDPERR_BANK2 | FLASH_FLAG_RDSERR_BANK2 | \ + FLASH_FLAG_SNECCERR_BANK2 | FLASH_FLAG_DBECCERR_BANK2 | \ + FLASH_FLAG_CRCRDERR_BANK2) /*!< All Bank 2 error flags */ +#endif /* FLASH_SR_OPERR */ + +#define FLASH_FLAG_ALL_BANK2 (FLASH_FLAG_BSY_BANK2 | FLASH_FLAG_WBNE_BANK2 | \ + FLASH_FLAG_QW_BANK2 | FLASH_FLAG_CRC_BUSY_BANK2 | \ + FLASH_FLAG_EOP_BANK2 | FLASH_FLAG_CRCEND_BANK2 | \ + FLASH_FLAG_ALL_ERRORS_BANK2) /*!< All Bank 2 flags */ +/** + * @} + */ + +/** @defgroup FLASH_Interrupt_definition FLASH Interrupt definition + * @brief FLASH Interrupt definition + * @{ + */ +#define FLASH_IT_EOP_BANK1 FLASH_CR_EOPIE /*!< End of FLASH Bank 1 Operation Interrupt source */ +#define FLASH_IT_WRPERR_BANK1 FLASH_CR_WRPERRIE /*!< Write Protection Error on Bank 1 Interrupt source */ +#define FLASH_IT_PGSERR_BANK1 FLASH_CR_PGSERRIE /*!< Program Sequence Error on Bank 1 Interrupt source */ +#define FLASH_IT_STRBERR_BANK1 FLASH_CR_STRBERRIE /*!< Strobe Error on Bank 1 Interrupt source */ +#define FLASH_IT_INCERR_BANK1 FLASH_CR_INCERRIE /*!< Inconsistency Error on Bank 1 Interrupt source */ +#if defined (FLASH_CR_OPERRIE) +#define FLASH_IT_OPERR_BANK1 FLASH_CR_OPERRIE /*!< Operation Error on Bank 1 Interrupt source */ +#endif /* FLASH_CR_OPERRIE */ +#define FLASH_IT_RDPERR_BANK1 FLASH_CR_RDPERRIE /*!< Read protection Error on Bank 1 Interrupt source */ +#define FLASH_IT_RDSERR_BANK1 FLASH_CR_RDSERRIE /*!< Read Secured Error on Bank 1 Interrupt source */ +#define FLASH_IT_SNECCERR_BANK1 FLASH_CR_SNECCERRIE /*!< Single ECC Error Correction on Bank 1 Interrupt source */ +#define FLASH_IT_DBECCERR_BANK1 FLASH_CR_DBECCERRIE /*!< Double Detection ECC Error on Bank 1 Interrupt source */ +#define FLASH_IT_CRCEND_BANK1 FLASH_CR_CRCENDIE /*!< CRC End on Bank 1 Interrupt source */ +#define FLASH_IT_CRCRDERR_BANK1 FLASH_CR_CRCRDERRIE /*!< CRC Read error on Bank 1 Interrupt source */ + +#if defined (FLASH_CR_OPERRIE) +#define FLASH_IT_ALL_BANK1 (FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | \ + FLASH_IT_PGSERR_BANK1 | FLASH_IT_STRBERR_BANK1 | \ + FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1 | \ + FLASH_IT_RDPERR_BANK1 | FLASH_IT_RDSERR_BANK1 | \ + FLASH_IT_SNECCERR_BANK1 | FLASH_IT_DBECCERR_BANK1 | \ + FLASH_IT_CRCEND_BANK1 | FLASH_IT_CRCRDERR_BANK1) /*!< All Bank 1 Interrupt sources */ +#else +#define FLASH_IT_ALL_BANK1 (FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | \ + FLASH_IT_PGSERR_BANK1 | FLASH_IT_STRBERR_BANK1 | \ + FLASH_IT_INCERR_BANK1 | FLASH_IT_RDPERR_BANK1 | \ + FLASH_IT_RDSERR_BANK1 | FLASH_IT_SNECCERR_BANK1 | \ + FLASH_IT_DBECCERR_BANK1 | FLASH_IT_CRCEND_BANK1 | \ + FLASH_IT_CRCRDERR_BANK1) /*!< All Bank 1 Interrupt sources */ +#endif /* FLASH_CR_OPERRIE */ + +#define FLASH_IT_EOP_BANK2 (FLASH_CR_EOPIE | 0x80000000U) /*!< End of FLASH Bank 2 Operation Interrupt source */ +#define FLASH_IT_WRPERR_BANK2 (FLASH_CR_WRPERRIE | 0x80000000U) /*!< Write Protection Error on Bank 2 Interrupt source */ +#define FLASH_IT_PGSERR_BANK2 (FLASH_CR_PGSERRIE | 0x80000000U) /*!< Program Sequence Error on Bank 2 Interrupt source */ +#define FLASH_IT_STRBERR_BANK2 (FLASH_CR_STRBERRIE | 0x80000000U) /*!< Strobe Error on Bank 2 Interrupt source */ +#define FLASH_IT_INCERR_BANK2 (FLASH_CR_INCERRIE | 0x80000000U) /*!< Inconsistency Error on Bank 2 Interrupt source */ +#if defined (FLASH_CR_OPERRIE) +#define FLASH_IT_OPERR_BANK2 (FLASH_CR_OPERRIE | 0x80000000U) /*!< Operation Error on Bank 2 Interrupt source */ +#endif /* FLASH_CR_OPERRIE */ +#define FLASH_IT_RDPERR_BANK2 (FLASH_CR_RDPERRIE | 0x80000000U) /*!< Read protection Error on Bank 2 Interrupt source */ +#define FLASH_IT_RDSERR_BANK2 (FLASH_CR_RDSERRIE | 0x80000000U) /*!< Read Secured Error on Bank 2 Interrupt source */ +#define FLASH_IT_SNECCERR_BANK2 (FLASH_CR_SNECCERRIE | 0x80000000U) /*!< Single ECC Error Correction on Bank 2 Interrupt source */ +#define FLASH_IT_DBECCERR_BANK2 (FLASH_CR_DBECCERRIE | 0x80000000U) /*!< Double Detection ECC Error on Bank 2 Interrupt source */ +#define FLASH_IT_CRCEND_BANK2 (FLASH_CR_CRCENDIE | 0x80000000U) /*!< CRC End on Bank 2 Interrupt source */ +#define FLASH_IT_CRCRDERR_BANK2 (FLASH_CR_CRCRDERRIE | 0x80000000U) /*!< CRC Read Error on Bank 2 Interrupt source */ + +#if defined (FLASH_CR_OPERRIE) +#define FLASH_IT_ALL_BANK2 (FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | \ + FLASH_IT_PGSERR_BANK2 | FLASH_IT_STRBERR_BANK2 | \ + FLASH_IT_INCERR_BANK2 | FLASH_IT_OPERR_BANK2 | \ + FLASH_IT_RDPERR_BANK2 | FLASH_IT_RDSERR_BANK2 | \ + FLASH_IT_SNECCERR_BANK2 | FLASH_IT_DBECCERR_BANK2 | \ + FLASH_IT_CRCEND_BANK2 | FLASH_IT_CRCRDERR_BANK2) /*!< All Bank 2 Interrupt sources */ +#else +#define FLASH_IT_ALL_BANK2 (FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | \ + FLASH_IT_PGSERR_BANK2 | FLASH_IT_STRBERR_BANK2 | \ + FLASH_IT_INCERR_BANK2 | FLASH_IT_RDPERR_BANK2 | \ + FLASH_IT_RDSERR_BANK2 | FLASH_IT_SNECCERR_BANK2 | \ + FLASH_IT_DBECCERR_BANK2 | FLASH_IT_CRCEND_BANK2 | \ + FLASH_IT_CRCRDERR_BANK2) /*!< All Bank 2 Interrupt sources */ +#endif /* FLASH_CR_OPERRIE */ +/** + * @} + */ + +#if defined (FLASH_CR_PSIZE) +/** @defgroup FLASH_Program_Parallelism FLASH Program Parallelism + * @{ + */ +#define FLASH_PSIZE_BYTE 0x00000000U /*!< Flash program/erase by 8 bits */ +#define FLASH_PSIZE_HALF_WORD FLASH_CR_PSIZE_0 /*!< Flash program/erase by 16 bits */ +#define FLASH_PSIZE_WORD FLASH_CR_PSIZE_1 /*!< Flash program/erase by 32 bits */ +#define FLASH_PSIZE_DOUBLE_WORD FLASH_CR_PSIZE /*!< Flash program/erase by 64 bits */ +/** + * @} + */ +#endif /* FLASH_CR_PSIZE */ + + +/** @defgroup FLASH_Keys FLASH Keys + * @{ + */ +#define FLASH_KEY1 0x45670123U +#define FLASH_KEY2 0xCDEF89ABU +#define FLASH_OPT_KEY1 0x08192A3BU +#define FLASH_OPT_KEY2 0x4C5D6E7FU +/** + * @} + */ + +/** @defgroup FLASH_Sectors FLASH Sectors + * @{ + */ +#define FLASH_SECTOR_0 0U /*!< Sector Number 0 */ +#define FLASH_SECTOR_1 1U /*!< Sector Number 1 */ +#define FLASH_SECTOR_2 2U /*!< Sector Number 2 */ +#define FLASH_SECTOR_3 3U /*!< Sector Number 3 */ +#define FLASH_SECTOR_4 4U /*!< Sector Number 4 */ +#define FLASH_SECTOR_5 5U /*!< Sector Number 5 */ +#define FLASH_SECTOR_6 6U /*!< Sector Number 6 */ +#define FLASH_SECTOR_7 7U /*!< Sector Number 7 */ +#if (FLASH_SECTOR_TOTAL == 128) +#define FLASH_SECTOR_8 8U /*!< Sector Number 8 */ +#define FLASH_SECTOR_9 9U /*!< Sector Number 9 */ +#define FLASH_SECTOR_10 10U /*!< Sector Number 10 */ +#define FLASH_SECTOR_11 11U /*!< Sector Number 11 */ +#define FLASH_SECTOR_12 12U /*!< Sector Number 12 */ +#define FLASH_SECTOR_13 13U /*!< Sector Number 13 */ +#define FLASH_SECTOR_14 14U /*!< Sector Number 14 */ +#define FLASH_SECTOR_15 15U /*!< Sector Number 15 */ +#define FLASH_SECTOR_16 16U /*!< Sector Number 16 */ +#define FLASH_SECTOR_17 17U /*!< Sector Number 17 */ +#define FLASH_SECTOR_18 18U /*!< Sector Number 18 */ +#define FLASH_SECTOR_19 19U /*!< Sector Number 19 */ +#define FLASH_SECTOR_20 20U /*!< Sector Number 20 */ +#define FLASH_SECTOR_21 21U /*!< Sector Number 21 */ +#define FLASH_SECTOR_22 22U /*!< Sector Number 22 */ +#define FLASH_SECTOR_23 23U /*!< Sector Number 23 */ +#define FLASH_SECTOR_24 24U /*!< Sector Number 24 */ +#define FLASH_SECTOR_25 25U /*!< Sector Number 25 */ +#define FLASH_SECTOR_26 26U /*!< Sector Number 26 */ +#define FLASH_SECTOR_27 27U /*!< Sector Number 27 */ +#define FLASH_SECTOR_28 28U /*!< Sector Number 28 */ +#define FLASH_SECTOR_29 29U /*!< Sector Number 29 */ +#define FLASH_SECTOR_30 30U /*!< Sector Number 30 */ +#define FLASH_SECTOR_31 31U /*!< Sector Number 31 */ +#define FLASH_SECTOR_32 32U /*!< Sector Number 32 */ +#define FLASH_SECTOR_33 33U /*!< Sector Number 33 */ +#define FLASH_SECTOR_34 34U /*!< Sector Number 34 */ +#define FLASH_SECTOR_35 35U /*!< Sector Number 35 */ +#define FLASH_SECTOR_36 36U /*!< Sector Number 36 */ +#define FLASH_SECTOR_37 37U /*!< Sector Number 37 */ +#define FLASH_SECTOR_38 38U /*!< Sector Number 38 */ +#define FLASH_SECTOR_39 39U /*!< Sector Number 39 */ +#define FLASH_SECTOR_40 40U /*!< Sector Number 40 */ +#define FLASH_SECTOR_41 41U /*!< Sector Number 41 */ +#define FLASH_SECTOR_42 42U /*!< Sector Number 42 */ +#define FLASH_SECTOR_43 43U /*!< Sector Number 43 */ +#define FLASH_SECTOR_44 44U /*!< Sector Number 44 */ +#define FLASH_SECTOR_45 45U /*!< Sector Number 45 */ +#define FLASH_SECTOR_46 46U /*!< Sector Number 46 */ +#define FLASH_SECTOR_47 47U /*!< Sector Number 47 */ +#define FLASH_SECTOR_48 48U /*!< Sector Number 48 */ +#define FLASH_SECTOR_49 49U /*!< Sector Number 49 */ +#define FLASH_SECTOR_50 50U /*!< Sector Number 50 */ +#define FLASH_SECTOR_51 51U /*!< Sector Number 51 */ +#define FLASH_SECTOR_52 52U /*!< Sector Number 52 */ +#define FLASH_SECTOR_53 53U /*!< Sector Number 53 */ +#define FLASH_SECTOR_54 54U /*!< Sector Number 54 */ +#define FLASH_SECTOR_55 55U /*!< Sector Number 55 */ +#define FLASH_SECTOR_56 56U /*!< Sector Number 56 */ +#define FLASH_SECTOR_57 57U /*!< Sector Number 57 */ +#define FLASH_SECTOR_58 58U /*!< Sector Number 58 */ +#define FLASH_SECTOR_59 59U /*!< Sector Number 59 */ +#define FLASH_SECTOR_60 60U /*!< Sector Number 60 */ +#define FLASH_SECTOR_61 61U /*!< Sector Number 61 */ +#define FLASH_SECTOR_62 62U /*!< Sector Number 62 */ +#define FLASH_SECTOR_63 63U /*!< Sector Number 63 */ +#define FLASH_SECTOR_64 64U /*!< Sector Number 64 */ +#define FLASH_SECTOR_65 65U /*!< Sector Number 65 */ +#define FLASH_SECTOR_66 66U /*!< Sector Number 66 */ +#define FLASH_SECTOR_67 67U /*!< Sector Number 67 */ +#define FLASH_SECTOR_68 68U /*!< Sector Number 68 */ +#define FLASH_SECTOR_69 69U /*!< Sector Number 69 */ +#define FLASH_SECTOR_70 70U /*!< Sector Number 70 */ +#define FLASH_SECTOR_71 71U /*!< Sector Number 71 */ +#define FLASH_SECTOR_72 72U /*!< Sector Number 72 */ +#define FLASH_SECTOR_73 73U /*!< Sector Number 73 */ +#define FLASH_SECTOR_74 74U /*!< Sector Number 74 */ +#define FLASH_SECTOR_75 75U /*!< Sector Number 75 */ +#define FLASH_SECTOR_76 76U /*!< Sector Number 76 */ +#define FLASH_SECTOR_77 77U /*!< Sector Number 77 */ +#define FLASH_SECTOR_78 78U /*!< Sector Number 78 */ +#define FLASH_SECTOR_79 79U /*!< Sector Number 79 */ +#define FLASH_SECTOR_80 80U /*!< Sector Number 80 */ +#define FLASH_SECTOR_81 81U /*!< Sector Number 81 */ +#define FLASH_SECTOR_82 82U /*!< Sector Number 82 */ +#define FLASH_SECTOR_83 83U /*!< Sector Number 83 */ +#define FLASH_SECTOR_84 84U /*!< Sector Number 84 */ +#define FLASH_SECTOR_85 85U /*!< Sector Number 85 */ +#define FLASH_SECTOR_86 86U /*!< Sector Number 86 */ +#define FLASH_SECTOR_87 87U /*!< Sector Number 87 */ +#define FLASH_SECTOR_88 88U /*!< Sector Number 88 */ +#define FLASH_SECTOR_89 89U /*!< Sector Number 89 */ +#define FLASH_SECTOR_90 90U /*!< Sector Number 90 */ +#define FLASH_SECTOR_91 91U /*!< Sector Number 91 */ +#define FLASH_SECTOR_92 92U /*!< Sector Number 92 */ +#define FLASH_SECTOR_93 93U /*!< Sector Number 93 */ +#define FLASH_SECTOR_94 94U /*!< Sector Number 94 */ +#define FLASH_SECTOR_95 95U /*!< Sector Number 95 */ +#define FLASH_SECTOR_96 96U /*!< Sector Number 96 */ +#define FLASH_SECTOR_97 97U /*!< Sector Number 97 */ +#define FLASH_SECTOR_98 98U /*!< Sector Number 98 */ +#define FLASH_SECTOR_99 99U /*!< Sector Number 99 */ +#define FLASH_SECTOR_100 100U /*!< Sector Number 100 */ +#define FLASH_SECTOR_101 101U /*!< Sector Number 101 */ +#define FLASH_SECTOR_102 102U /*!< Sector Number 102 */ +#define FLASH_SECTOR_103 103U /*!< Sector Number 103 */ +#define FLASH_SECTOR_104 104U /*!< Sector Number 104 */ +#define FLASH_SECTOR_105 105U /*!< Sector Number 105 */ +#define FLASH_SECTOR_106 106U /*!< Sector Number 106 */ +#define FLASH_SECTOR_107 107U /*!< Sector Number 107 */ +#define FLASH_SECTOR_108 108U /*!< Sector Number 108 */ +#define FLASH_SECTOR_109 109U /*!< Sector Number 109 */ +#define FLASH_SECTOR_110 110U /*!< Sector Number 110 */ +#define FLASH_SECTOR_111 111U /*!< Sector Number 111 */ +#define FLASH_SECTOR_112 112U /*!< Sector Number 112 */ +#define FLASH_SECTOR_113 113U /*!< Sector Number 113 */ +#define FLASH_SECTOR_114 114U /*!< Sector Number 114 */ +#define FLASH_SECTOR_115 115U /*!< Sector Number 115 */ +#define FLASH_SECTOR_116 116U /*!< Sector Number 116 */ +#define FLASH_SECTOR_117 117U /*!< Sector Number 117 */ +#define FLASH_SECTOR_118 118U /*!< Sector Number 118 */ +#define FLASH_SECTOR_119 119U /*!< Sector Number 119 */ +#define FLASH_SECTOR_120 120U /*!< Sector Number 120 */ +#define FLASH_SECTOR_121 121U /*!< Sector Number 121 */ +#define FLASH_SECTOR_122 122U /*!< Sector Number 122 */ +#define FLASH_SECTOR_123 123U /*!< Sector Number 123 */ +#define FLASH_SECTOR_124 124U /*!< Sector Number 124 */ +#define FLASH_SECTOR_125 125U /*!< Sector Number 125 */ +#define FLASH_SECTOR_126 126U /*!< Sector Number 126 */ +#define FLASH_SECTOR_127 127U /*!< Sector Number 127 */ +#endif /* FLASH_SECTOR_TOTAL == 128 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Macros FLASH Exported Macros + * @{ + */ +/** + * @brief Set the FLASH Latency. + * @param __LATENCY__: FLASH Latency + * The value of this parameter depend on device used within the same series + * @retval none + */ +#define __HAL_FLASH_SET_LATENCY(__LATENCY__) \ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(__LATENCY__)) + +/** + * @brief Get the FLASH Latency. + * @retval FLASH Latency + * The value of this parameter depend on device used within the same series + */ +#define __HAL_FLASH_GET_LATENCY() (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)) + +/** + * @brief Enable the specified FLASH interrupt. + * @param __INTERRUPT__ : FLASH interrupt + * In case of Bank 1 This parameter can be any combination of the following values: + * @arg FLASH_IT_EOP_BANK1 : End of FLASH Bank 1 Operation Interrupt source + * @arg FLASH_IT_WRPERR_BANK1 : Write Protection Error on Bank 1 Interrupt source + * @arg FLASH_IT_PGSERR_BANK1 : Program Sequence Error on Bank 1 Interrupt source + * @arg FLASH_IT_STRBERR_BANK1 : Strobe Error on Bank 1 Interrupt source + * @arg FLASH_IT_INCERR_BANK1 : Inconsistency Error on Bank 1 Interrupt source + * @arg FLASH_IT_OPERR_BANK1 : Operation Error on Bank 1 Interrupt source + * @arg FLASH_IT_RDPERR_BANK1 : Read protection Error on Bank 1 Interrupt source + * @arg FLASH_IT_RDSERR_BANK1 : Read secure Error on Bank 1 Interrupt source + * @arg FLASH_IT_SNECCERR_BANK1 : Single ECC Error Correction on Bank 1 Interrupt source + * @arg FLASH_IT_DBECCERR_BANK1 : Double Detection ECC Error on Bank 1 Interrupt source + * @arg FLASH_IT_CRCEND_BANK1 : CRC End on Bank 1 Interrupt source + * @arg FLASH_IT_CRCRDERR_BANK1 : CRC Read error on Bank 1 Interrupt source + * @arg FLASH_IT_ALL_BANK1 : All Bank 1 Interrupt sources + * + * In case of Bank 2, this parameter can be any combination of the following values: + * @arg FLASH_IT_EOP_BANK2 : End of FLASH Bank 2 Operation Interrupt source + * @arg FLASH_IT_WRPERR_BANK2 : Write Protection Error on Bank 2 Interrupt source + * @arg FLASH_IT_PGSERR_BANK2 : Program Sequence Error on Bank 2 Interrupt source + * @arg FLASH_IT_STRBERR_BANK2 : Strobe Error on Bank 2 Interrupt source + * @arg FLASH_IT_INCERR_BANK2 : Inconsistency Error on Bank 2 Interrupt source + * @arg FLASH_IT_OPERR_BANK2 : Operation Error on Bank 2 Interrupt source + * @arg FLASH_IT_RDPERR_BANK2 : Read protection Error on Bank 2 Interrupt source + * @arg FLASH_IT_RDSERR_BANK2 : Read secure Error on Bank 2 Interrupt source + * @arg FLASH_IT_SNECCERR_BANK2 : Single ECC Error Correction on Bank 2 Interrupt source + * @arg FLASH_IT_DBECCERR_BANK2 : Double Detection ECC Error on Bank 2 Interrupt source + * @arg FLASH_IT_CRCEND_BANK2 : CRC End on Bank 2 Interrupt source + * @arg FLASH_IT_CRCRDERR_BANK2 : CRC Read error on Bank 2 Interrupt source + * @arg FLASH_IT_ALL_BANK2 : All Bank 2 Interrupt sources + * @retval none + */ + +#define __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) (FLASH->CR1 |= (__INTERRUPT__)) + +#define __HAL_FLASH_ENABLE_IT_BANK2(__INTERRUPT__) (FLASH->CR2 |= ((__INTERRUPT__) & 0x7FFFFFFFU)) + +#if defined (DUAL_BANK) +#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (IS_FLASH_IT_BANK1(__INTERRUPT__) ? \ + __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) : \ + __HAL_FLASH_ENABLE_IT_BANK2(__INTERRUPT__)) +#else +#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) __HAL_FLASH_ENABLE_IT_BANK1(__INTERRUPT__) +#endif /* DUAL_BANK */ + + +/** + * @brief Disable the specified FLASH interrupt. + * @param __INTERRUPT__ : FLASH interrupt + * In case of Bank 1 This parameter can be any combination of the following values: + * @arg FLASH_IT_EOP_BANK1 : End of FLASH Bank 1 Operation Interrupt source + * @arg FLASH_IT_WRPERR_BANK1 : Write Protection Error on Bank 1 Interrupt source + * @arg FLASH_IT_PGSERR_BANK1 : Program Sequence Error on Bank 1 Interrupt source + * @arg FLASH_IT_STRBERR_BANK1 : Strobe Error on Bank 1 Interrupt source + * @arg FLASH_IT_INCERR_BANK1 : Inconsistency Error on Bank 1 Interrupt source + * @arg FLASH_IT_OPERR_BANK1 : Operation Error on Bank 1 Interrupt source + * @arg FLASH_IT_RDPERR_BANK1 : Read protection Error on Bank 1 Interrupt source + * @arg FLASH_IT_RDSERR_BANK1 : Read secure Error on Bank 1 Interrupt source + * @arg FLASH_IT_SNECCERR_BANK1 : Single ECC Error Correction on Bank 1 Interrupt source + * @arg FLASH_IT_DBECCERR_BANK1 : Double Detection ECC Error on Bank 1 Interrupt source + * @arg FLASH_IT_CRCEND_BANK1 : CRC End on Bank 1 Interrupt source + * @arg FLASH_IT_CRCRDERR_BANK1 : CRC Read error on Bank 1 Interrupt source + * @arg FLASH_IT_ALL_BANK1 : All Bank 1 Interrupt sources + * + * In case of Bank 2, this parameter can be any combination of the following values: + * @arg FLASH_IT_EOP_BANK2 : End of FLASH Bank 2 Operation Interrupt source + * @arg FLASH_IT_WRPERR_BANK2 : Write Protection Error on Bank 2 Interrupt source + * @arg FLASH_IT_PGSERR_BANK2 : Program Sequence Error on Bank 2 Interrupt source + * @arg FLASH_IT_STRBERR_BANK2 : Strobe Error on Bank 2 Interrupt source + * @arg FLASH_IT_INCERR_BANK2 : Inconsistency Error on Bank 2 Interrupt source + * @arg FLASH_IT_OPERR_BANK2 : Operation Error on Bank 2 Interrupt source + * @arg FLASH_IT_RDPERR_BANK2 : Read protection Error on Bank 2 Interrupt source + * @arg FLASH_IT_RDSERR_BANK2 : Read secure Error on Bank 2 Interrupt source + * @arg FLASH_IT_SNECCERR_BANK2 : Single ECC Error Correction on Bank 2 Interrupt source + * @arg FLASH_IT_DBECCERR_BANK2 : Double Detection ECC Error on Bank 2 Interrupt source + * @arg FLASH_IT_CRCEND_BANK2 : CRC End on Bank 2 Interrupt source + * @arg FLASH_IT_CRCRDERR_BANK2 : CRC Read error on Bank 2 Interrupt source + * @arg FLASH_IT_ALL_BANK2 : All Bank 2 Interrupt sources + * @retval none + */ + +#define __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) (FLASH->CR1 &= ~(uint32_t)(__INTERRUPT__)) + +#define __HAL_FLASH_DISABLE_IT_BANK2(__INTERRUPT__) (FLASH->CR2 &= ~(uint32_t)((__INTERRUPT__) & 0x7FFFFFFFU)) + +#if defined (DUAL_BANK) +#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (IS_FLASH_IT_BANK1(__INTERRUPT__) ? \ + __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) : \ + __HAL_FLASH_DISABLE_IT_BANK2(__INTERRUPT__)) +#else +#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) __HAL_FLASH_DISABLE_IT_BANK1(__INTERRUPT__) +#endif /* DUAL_BANK */ + + +/** + * @brief Checks whether the specified FLASH flag is set or not. + * @param __FLAG__: specifies the FLASH flag to check. + * In case of Bank 1 This parameter can be one of the following values : + * @arg FLASH_FLAG_BSY_BANK1 : FLASH Bank 1 Busy flag + * @arg FLASH_FLAG_WBNE_BANK1 : Write Buffer Not Empty on Bank 1 flag + * @arg FLASH_FLAG_QW_BANK1 : Wait Queue on Bank 1 flag + * @arg FLASH_FLAG_CRC_BUSY_BANK1 : CRC module is working on Bank 1 flag + * @arg FLASH_FLAG_EOP_BANK1 : End Of Program on Bank 1 flag + * @arg FLASH_FLAG_WRPERR_BANK1 : Write Protection Error on Bank 1 flag + * @arg FLASH_FLAG_PGSERR_BANK1 : Program Sequence Error on Bank 1 flag + * @arg FLASH_FLAG_STRBER_BANK1 : Program Alignment Error on Bank 1 flag + * @arg FLASH_FLAG_INCERR_BANK1 : Inconsistency Error on Bank 1 flag + * @arg FLASH_FLAG_OPERR_BANK1 : Operation Error on Bank 1 flag + * @arg FLASH_FLAG_RDPERR_BANK1 : Read Protection Error on Bank 1 flag + * @arg FLASH_FLAG_RDSERR_BANK1 : Read secure Error on Bank 1 flag + * @arg FLASH_FLAG_SNECCE_BANK1 : Single ECC Error Correction on Bank 1 flag + * @arg FLASH_FLAG_DBECCE_BANK1 : Double Detection ECC Error on Bank 1 flag + * @arg FLASH_FLAG_CRCEND_BANK1 : CRC End on Bank 1 flag + * @arg FLASH_FLAG_CRCRDERR_BANK1 : CRC Read error on Bank 1 flag + * + * In case of Bank 2 This parameter can be one of the following values : + * @arg FLASH_FLAG_BSY_BANK2 : FLASH Bank 2 Busy flag + * @arg FLASH_FLAG_WBNE_BANK2 : Write Buffer Not Empty on Bank 2 flag + * @arg FLASH_FLAG_QW_BANK2 : Wait Queue on Bank 2 flag + * @arg FLASH_FLAG_CRC_BUSY_BANK2 : CRC module is working on Bank 2 flag + * @arg FLASH_FLAG_EOP_BANK2 : End Of Program on Bank 2 flag + * @arg FLASH_FLAG_WRPERR_BANK2 : Write Protection Error on Bank 2 flag + * @arg FLASH_FLAG_PGSERR_BANK2 : Program Sequence Error on Bank 2 flag + * @arg FLASH_FLAG_STRBER_BANK2 : Program Alignment Error on Bank 2 flag + * @arg FLASH_FLAG_INCERR_BANK2 : Inconsistency Error on Bank 2 flag + * @arg FLASH_FLAG_OPERR_BANK2 : Operation Error on Bank 2 flag + * @arg FLASH_FLAG_RDPERR_BANK2 : Read Protection Error on Bank 2 flag + * @arg FLASH_FLAG_RDSERR_BANK2 : Read secure Error on Bank 2 flag + * @arg FLASH_FLAG_SNECCE_BANK2 : Single ECC Error Correction on Bank 2 flag + * @arg FLASH_FLAG_DBECCE_BANK2 : Double Detection ECC Error on Bank 2 flag + * @arg FLASH_FLAG_CRCEND_BANK2 : CRC End on Bank 2 flag + * @arg FLASH_FLAG_CRCRDERR_BANK2 : CRC Read error on Bank 2 flag + * @retval The new state of FLASH_FLAG (SET or RESET). + */ +#define __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) (READ_BIT(FLASH->SR1, (__FLAG__)) == (__FLAG__)) + +#define __HAL_FLASH_GET_FLAG_BANK2(__FLAG__) (READ_BIT(FLASH->SR2, ((__FLAG__) & 0x7FFFFFFFU)) == (((__FLAG__) & 0x7FFFFFFFU))) + +#if defined (DUAL_BANK) +#define __HAL_FLASH_GET_FLAG(__FLAG__) (IS_FLASH_FLAG_BANK1(__FLAG__) ? __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) : \ + __HAL_FLASH_GET_FLAG_BANK2(__FLAG__)) +#else +#define __HAL_FLASH_GET_FLAG(__FLAG__) __HAL_FLASH_GET_FLAG_BANK1(__FLAG__) +#endif /* DUAL_BANK */ + + +/** + * @brief Clear the specified FLASH flag. + * @param __FLAG__: specifies the FLASH flags to clear. + * In case of Bank 1, this parameter can be any combination of the following values: + * @arg FLASH_FLAG_EOP_BANK1 : End Of Program on Bank 1 flag + * @arg FLASH_FLAG_WRPERR_BANK1 : Write Protection Error on Bank 1 flag + * @arg FLASH_FLAG_PGSERR_BANK1 : Program Sequence Error on Bank 1 flag + * @arg FLASH_FLAG_STRBER_BANK1 : Program Alignment Error on Bank 1 flag + * @arg FLASH_FLAG_INCERR_BANK1 : Inconsistency Error on Bank 1 flag + * @arg FLASH_FLAG_OPERR_BANK1 : Operation Error on Bank 1 flag + * @arg FLASH_FLAG_RDPERR_BANK1 : Read Protection Error on Bank 1 flag + * @arg FLASH_FLAG_RDSERR_BANK1 : Read secure Error on Bank 1 flag + * @arg FLASH_FLAG_SNECCE_BANK1 : Single ECC Error Correction on Bank 1 flag + * @arg FLASH_FLAG_DBECCE_BANK1 : Double Detection ECC Error on Bank 1 flag + * @arg FLASH_FLAG_CRCEND_BANK1 : CRC End on Bank 1 flag + * @arg FLASH_FLAG_CRCRDERR_BANK1 : CRC Read error on Bank 1 flag + * @arg FLASH_FLAG_ALL_ERRORS_BANK1 : All Bank 1 error flags + * @arg FLASH_FLAG_ALL_BANK1 : All Bank 1 flags + * + * In case of Bank 2, this parameter can be any combination of the following values : + * @arg FLASH_FLAG_EOP_BANK2 : End Of Program on Bank 2 flag + * @arg FLASH_FLAG_WRPERR_BANK2 : Write Protection Error on Bank 2 flag + * @arg FLASH_FLAG_PGSERR_BANK2 : Program Sequence Error on Bank 2 flag + * @arg FLASH_FLAG_STRBER_BANK2 : Program Alignment Error on Bank 2 flag + * @arg FLASH_FLAG_INCERR_BANK2 : Inconsistency Error on Bank 2 flag + * @arg FLASH_FLAG_OPERR_BANK2 : Operation Error on Bank 2 flag + * @arg FLASH_FLAG_RDPERR_BANK2 : Read Protection Error on Bank 2 flag + * @arg FLASH_FLAG_RDSERR_BANK2 : Read secure Error on Bank 2 flag + * @arg FLASH_FLAG_SNECCE_BANK2 : Single ECC Error Correction on Bank 2 flag + * @arg FLASH_FLAG_DBECCE_BANK2 : Double Detection ECC Error on Bank 2 flag + * @arg FLASH_FLAG_CRCEND_BANK2 : CRC End on Bank 2 flag + * @arg FLASH_FLAG_CRCRDERR_BANK2 : CRC Read error on Bank 2 flag + * @arg FLASH_FLAG_ALL_ERRORS_BANK2 : All Bank 2 error flags + * @arg FLASH_FLAG_ALL_BANK2 : All Bank 2 flags + * @retval none + */ + +#define __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) WRITE_REG(FLASH->CCR1, (__FLAG__)) + +#define __HAL_FLASH_CLEAR_FLAG_BANK2(__FLAG__) WRITE_REG(FLASH->CCR2, ((__FLAG__) & 0x7FFFFFFFU)) + +#if defined (DUAL_BANK) +#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) (IS_FLASH_FLAG_BANK1(__FLAG__) ? __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) : \ + __HAL_FLASH_CLEAR_FLAG_BANK2(__FLAG__)) +#else +#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) __HAL_FLASH_CLEAR_FLAG_BANK1(__FLAG__) +#endif /* DUAL_BANK */ + +/** + * @} + */ + +/* Include FLASH HAL Extension module */ +#include "stm32h7xx_hal_flash_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASH_Exported_Functions + * @{ + */ +/** @addtogroup FLASH_Exported_Functions_Group1 + * @{ + */ +/* Program operation functions ***********************************************/ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress); +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress); +/* FLASH IRQ handler method */ +void HAL_FLASH_IRQHandler(void); +/* Callbacks in non blocking modes */ +void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue); +void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue); +/** + * @} + */ + +/** @addtogroup FLASH_Exported_Functions_Group2 + * @{ + */ +/* Peripheral Control functions **********************************************/ +HAL_StatusTypeDef HAL_FLASH_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_Lock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void); +/* Option bytes control */ +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void); +/** + * @} + */ + +/** @addtogroup FLASH_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State functions ************************************************/ +uint32_t HAL_FLASH_GetError(void); +/** + * @} + */ + +/** + * @} + */ +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup FLASH_Private_Variables FLASH Private Variables + * @{ + */ +extern FLASH_ProcessTypeDef pFlash; +/** + * @} + */ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup FLASH_Private_Constants FLASH Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASH_Private_Macros FLASH Private Macros + * @{ + */ + +#if defined (FLASH_OPTCR_PG_OTP) +#define IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_FLASHWORD) || \ + ((VALUE) == FLASH_TYPEPROGRAM_OTPWORD)) +#else +#define IS_FLASH_TYPEPROGRAM(VALUE) ((VALUE) == FLASH_TYPEPROGRAM_FLASHWORD) +#endif /* FLASH_OPTCR_PG_OTP */ + +#define IS_FLASH_IT_BANK1(IT) (((IT) & FLASH_IT_ALL_BANK1) == (IT)) +#if defined (DUAL_BANK) +#define IS_FLASH_IT_BANK2(IT) (((IT) & FLASH_IT_ALL_BANK2) == (IT)) +#endif /* DUAL_BANK */ + +#define IS_FLASH_FLAG_BANK1(FLAG) (((FLAG) & FLASH_FLAG_ALL_BANK1) == (FLAG)) +#if defined (DUAL_BANK) +#define IS_FLASH_FLAG_BANK2(FLAG) (((FLAG) & FLASH_FLAG_ALL_BANK2) == (FLAG)) +#endif /* DUAL_BANK */ + +#if defined (DUAL_BANK) +#define IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) (((ADDRESS) >= FLASH_BANK1_BASE) && ((ADDRESS) < FLASH_BANK2_BASE)) +#define IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS) (((ADDRESS) >= FLASH_BANK2_BASE ) && ((ADDRESS) <= FLASH_END)) +#else +#define IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) (((ADDRESS) >= FLASH_BANK1_BASE) && ((ADDRESS) <= FLASH_END)) +#endif /* DUAL_BANK */ + +#if defined (DUAL_BANK) +#if defined (FLASH_OPTCR_PG_OTP) +#define IS_FLASH_PROGRAM_ADDRESS_OTP(ADDRESS) (((ADDRESS) >= 0x08FFF000U) && ((ADDRESS) <= 0x08FFF3FFU)) +#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) || \ + IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS) || \ + IS_FLASH_PROGRAM_ADDRESS_OTP(ADDRESS)) +#else +#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) || \ + IS_FLASH_PROGRAM_ADDRESS_BANK2(ADDRESS)) +#endif /* FLASH_OPTCR_PG_OTP */ +#else +#if defined (FLASH_OPTCR_PG_OTP) +#define IS_FLASH_PROGRAM_ADDRESS_OTP(ADDRESS) (((ADDRESS) >= 0x08FFF000U) && ((ADDRESS) <= 0x08FFF3FFU)) +#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS) || \ + IS_FLASH_PROGRAM_ADDRESS_OTP(ADDRESS)) +#else +#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (IS_FLASH_PROGRAM_ADDRESS_BANK1(ADDRESS)) +#endif /* FLASH_OPTCR_PG_OTP */ +#endif /* DUAL_BANK */ + +#define IS_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= (0x3FFF0000U)) + +#if defined (DUAL_BANK) +#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || \ + ((BANK) == FLASH_BANK_2) || \ + ((BANK) == FLASH_BANK_BOTH)) +#define IS_FLASH_BANK_EXCLUSIVE(BANK) (((BANK) == FLASH_BANK_1) || \ + ((BANK) == FLASH_BANK_2)) +#else +#define IS_FLASH_BANK(BANK) ((BANK) == FLASH_BANK_1) +#define IS_FLASH_BANK_EXCLUSIVE(BANK) ((BANK) == FLASH_BANK_1) +#endif /* DUAL_BANK */ + +/** + * @} + */ +/* Private functions ---------------------------------------------------------*/ +/** @defgroup FLASH_Private_Functions FLASH Private functions + * @{ + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank); +HAL_StatusTypeDef FLASH_OB_WaitForLastOperation(uint32_t Timeout); +HAL_StatusTypeDef FLASH_CRC_WaitForLastOperation(uint32_t Timeout, uint32_t Bank); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_FLASH_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h new file mode 100644 index 0000000..f822f09 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h @@ -0,0 +1,1014 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_flash_ex.h + * @author MCD Application Team + * @brief Header file of FLASH HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_FLASH_EX_H +#define STM32H7xx_HAL_FLASH_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASHEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Types FLASH Exported Types + * @{ + */ + +/** + * @brief FLASH Erase structure definition + */ +typedef struct +{ + uint32_t TypeErase; /*!< Mass erase or sector Erase. + This parameter can be a value of @ref FLASHEx_Type_Erase */ + + uint32_t Banks; /*!< Select banks to erase when Mass erase is enabled. + This parameter must be a value of @ref FLASHEx_Banks */ + + uint32_t Sector; /*!< Initial FLASH sector to erase when Mass erase is disabled + This parameter must be a value of @ref FLASH_Sectors */ + + uint32_t NbSectors; /*!< Number of sectors to be erased. + This parameter must be a value between 1 and (max number of sectors - value of Initial sector)*/ + + uint32_t VoltageRange;/*!< The device voltage range which defines the erase parallelism + This parameter must be a value of @ref FLASHEx_Voltage_Range */ + +} FLASH_EraseInitTypeDef; + + +/** + * @brief FLASH Option Bytes Program structure definition + */ +typedef struct +{ + uint32_t OptionType; /*!< Option byte to be configured. + This parameter can be a value of @ref FLASHEx_Option_Type */ + + uint32_t WRPState; /*!< Write protection activation or deactivation. + This parameter can be a value of @ref FLASHEx_WRP_State */ + + uint32_t WRPSector; /*!< Specifies the sector(s) to be write protected. + The value of this parameter depend on device used within the same series */ + + uint32_t RDPLevel; /*!< Set the read protection level. + This parameter can be a value of @ref FLASHEx_Option_Bytes_Read_Protection */ + + uint32_t BORLevel; /*!< Set the BOR Level. + This parameter can be a value of @ref FLASHEx_BOR_Reset_Level */ + + uint32_t USERType; /*!< User option byte(s) to be configured (used for OPTIONBYTE_USER). + This parameter can be a combination of @ref FLASHEx_OB_USER_Type */ + + uint32_t USERConfig; /*!< Program the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY / + IWDG_FREEZE_STOP / IWDG_FREEZE_SANDBY / IO_HSLV / SWAP_BANK_OPT */ + + uint32_t Banks; /*!< Select banks for WRP , PCROP and secure area config . + This parameter must be a value of @ref FLASHEx_Banks */ + + uint32_t PCROPConfig; /*!< specifies if the PCROP area shall be erased or not + when RDP level decreased from Level 1 to Level 0 or during a mass erase. + This parameter must be a value of @ref FLASHEx_OB_PCROP_RDP enumeration */ + + uint32_t PCROPStartAddr; /*!< PCROP Start address (used for OPTIONBYTE_PCROP). + This parameter must be a value between begin and end of a bank */ + + uint32_t PCROPEndAddr; /*!< PCROP End address (used for OPTIONBYTE_PCROP). + This parameter must be a value between PCROP Start address and end of a bank */ + + uint32_t BootConfig; /*!< Specifies if the Boot Address to be configured BOOT_ADD0, BOOT_ADD1 + or both. This parameter must be a value of @ref FLASHEx_OB_BOOT_OPTION enumeration */ + + uint32_t BootAddr0; /*!< Boot Address 0. + This parameter must be a value between begin and end of a bank */ + + uint32_t BootAddr1; /*!< Boot Address 1. + This parameter must be a value between begin and end of a bank */ +#if defined(DUAL_CORE) + uint32_t CM4BootConfig; /*!< specifies if the CM4 boot Address to be configured BOOT_ADD0, BOOT_ADD1 + or both. + This parameter must be a value of @ref FLASHEx_OB_BOOT_OPTION enumeration */ + + uint32_t CM4BootAddr0; /*!< CM4 Boot Address 0. + This parameter must be a value between begin and end of a bank */ + + uint32_t CM4BootAddr1; /*!< CM4 Boot Address 1. + This parameter must be a value between begin and end of a bank */ +#endif /*DUAL_CORE*/ + + uint32_t SecureAreaConfig; /*!< specifies if the bank secured area shall be erased or not + when RDP level decreased from Level 1 to Level 0 or during a mass erase. + This parameter must be a value of @ref FLASHEx_OB_SECURE_RDP enumeration */ + + uint32_t SecureAreaStartAddr; /*!< Bank Secure area Start address. + This parameter must be a value between begin address and end address of bank1 */ + + uint32_t SecureAreaEndAddr; /*!< Bank Secure area End address. + This parameter must be a value between Secure Area Start address and end address of a bank1 */ + +#if defined (FLASH_OTPBL_LOCKBL) + uint32_t OTPBlockLock; /*!< Specifies the OTP block(s) to be locked. + This parameter must be a value of @ref FLASHEx_OTP_Blocks */ +#endif /* FLASH_OTPBL_LOCKBL */ + +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) + uint32_t SharedRamConfig; /*!< Specifies the configuration of TCM / AXI shared RAM. + This parameter must be a value of @ref FLASHEx_OB_TCM_AXI_SHARED */ +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) + uint32_t FreqBoostState; /*!< Specifies the state of CPU Frequency Boost. + This parameter must be a value of @ref FLASHEx_OB_CPUFREQ_BOOST */ +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ + +} FLASH_OBProgramInitTypeDef; + +/** + * @brief FLASH Erase structure definition + */ +typedef struct +{ + uint32_t TypeCRC; /*!< CRC Selection Type. + This parameter can be a value of @ref FLASHEx_CRC_Selection_Type */ + + uint32_t BurstSize; /*!< CRC Burst Size. + This parameter can be a value of @ref FLASHEx_CRC_Burst_Size */ + + uint32_t Bank; /*!< Select bank where CRC computation is enabled. + This parameter must be FLASH_BANK_1 or FLASH_BANK_2 */ + + uint32_t Sector; /*!< Initial FLASH sector from which starts the CRC computation + This parameter must be a value of @ref FLASH_Sectors */ + + uint32_t NbSectors; /*!< Number of sectors to be computed. + This parameter must be a value between 1 and (max number of sectors - value of Initial sector)*/ + + uint32_t CRCStartAddr; /*!< CRC Start address. + This parameter must be a value between begin address and end address of a bank */ + + uint32_t CRCEndAddr; /*!< CRC End address. + This parameter must be a value between CRC Start address and end address of a bank */ + +} FLASH_CRCInitTypeDef; + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants + * @{ + */ + +/** @defgroup FLASHEx_Type_Erase FLASH Type Erase + * @{ + */ +#define FLASH_TYPEERASE_SECTORS 0x00U /*!< Sectors erase only */ +#define FLASH_TYPEERASE_MASSERASE 0x01U /*!< Flash Mass erase activation */ +/** + * @} + */ + +#if defined (FLASH_CR_PSIZE) +/** @defgroup FLASHEx_Voltage_Range FLASH Voltage Range + * @{ + */ +#define FLASH_VOLTAGE_RANGE_1 0x00000000U /*!< Flash program/erase by 8 bits */ +#define FLASH_VOLTAGE_RANGE_2 FLASH_CR_PSIZE_0 /*!< Flash program/erase by 16 bits */ +#define FLASH_VOLTAGE_RANGE_3 FLASH_CR_PSIZE_1 /*!< Flash program/erase by 32 bits */ +#define FLASH_VOLTAGE_RANGE_4 FLASH_CR_PSIZE /*!< Flash program/erase by 64 bits */ +/** + * @} + */ +#endif /* FLASH_CR_PSIZE */ + +/** @defgroup FLASHEx_WRP_State FLASH WRP State + * @{ + */ +#define OB_WRPSTATE_DISABLE 0x00000000U /*!< Disable the write protection of the desired bank 1 sectors */ +#define OB_WRPSTATE_ENABLE 0x00000001U /*!< Enable the write protection of the desired bank 1 sectors */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Type FLASH Option Type + * @{ + */ +#define OPTIONBYTE_WRP 0x01U /*!< WRP option byte configuration */ +#define OPTIONBYTE_RDP 0x02U /*!< RDP option byte configuration */ +#define OPTIONBYTE_USER 0x04U /*!< USER option byte configuration */ +#define OPTIONBYTE_PCROP 0x08U /*!< PCROP option byte configuration */ +#define OPTIONBYTE_BOR 0x10U /*!< BOR option byte configuration */ +#define OPTIONBYTE_SECURE_AREA 0x20U /*!< secure area option byte configuration */ +#if defined (DUAL_CORE) +#define OPTIONBYTE_CM7_BOOTADD 0x40U /*!< CM7 BOOT ADD option byte configuration */ +#define OPTIONBYTE_CM4_BOOTADD 0x80U /*!< CM4 BOOT ADD option byte configuration */ +#define OPTIONBYTE_BOOTADD OPTIONBYTE_CM7_BOOTADD /*!< BOOT ADD option byte configuration */ +#else /* Single core */ +#define OPTIONBYTE_BOOTADD 0x40U /*!< BOOT ADD option byte configuration */ +#endif /*DUAL_CORE*/ +#if defined (FLASH_OTPBL_LOCKBL) +#define OPTIONBYTE_OTP_LOCK 0x80U /*!< OTP Lock option byte configuration */ +#endif /* FLASH_OTPBL_LOCKBL */ +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) +#define OPTIONBYTE_SHARED_RAM 0x100U /*!< TCM / AXI Shared RAM option byte configuration */ +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) +#define OPTIONBYTE_FREQ_BOOST 0x200U /*!< CPU Frequency Boost option byte configuration */ +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ + +#if defined (DUAL_CORE) +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\ + OPTIONBYTE_PCROP | OPTIONBYTE_BOR | OPTIONBYTE_SECURE_AREA |\ + OPTIONBYTE_CM7_BOOTADD | OPTIONBYTE_CM4_BOOTADD) /*!< All option byte configuration */ +#elif defined (FLASH_OTPBL_LOCKBL) +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\ + OPTIONBYTE_PCROP | OPTIONBYTE_BOR | OPTIONBYTE_SECURE_AREA |\ + OPTIONBYTE_BOOTADD | OPTIONBYTE_OTP_LOCK) /*!< All option byte configuration */ +#elif defined (FLASH_OPTSR2_TCM_AXI_SHARED) +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\ + OPTIONBYTE_PCROP | OPTIONBYTE_BOR | OPTIONBYTE_SECURE_AREA |\ + OPTIONBYTE_BOOTADD | OPTIONBYTE_SHARED_RAM | OPTIONBYTE_FREQ_BOOST) /*!< All option byte configuration */ +#else +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\ + OPTIONBYTE_PCROP | OPTIONBYTE_BOR | OPTIONBYTE_SECURE_AREA |\ + OPTIONBYTE_BOOTADD) /*!< All option byte configuration */ +#endif /* DUAL_CORE */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_Read_Protection FLASH Option Bytes Read Protection + * @{ + */ +#define OB_RDP_LEVEL_0 0xAA00U +#define OB_RDP_LEVEL_1 0x5500U +#define OB_RDP_LEVEL_2 0xCC00U /*!< Warning: When enabling read protection level 2 + it s no more possible to go back to level 1 or 0 */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_IWatchdog FLASH Option Bytes IWatchdog + * @{ + */ +#define OB_IWDG_SW OB_IWDG1_SW /*!< Software IWDG selected */ +#define OB_IWDG_HW OB_IWDG1_HW /*!< Hardware IWDG selected */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_nRST_STOP FLASH Option Bytes nRST_STOP + * @{ + */ +#define OB_STOP_NO_RST 0x40U /*!< No reset generated when entering in STOP */ +#define OB_STOP_RST 0x00U /*!< Reset generated when entering in STOP */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_nRST_STDBY FLASH Option Bytes nRST_STDBY + * @{ + */ +#define OB_STDBY_NO_RST 0x80U /*!< No reset generated when entering in STANDBY */ +#define OB_STDBY_RST 0x00U /*!< Reset generated when entering in STANDBY */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_IWDG_FREEZE_STOP FLASH IWDG Counter Freeze in STOP + * @{ + */ +#define OB_IWDG_STOP_FREEZE 0x00000000U /*!< Freeze IWDG counter in STOP mode */ +#define OB_IWDG_STOP_ACTIVE FLASH_OPTSR_FZ_IWDG_STOP /*!< IWDG counter active in STOP mode */ +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_IWDG_FREEZE_SANDBY FLASH IWDG Counter Freeze in STANDBY + * @{ + */ +#define OB_IWDG_STDBY_FREEZE 0x00000000U /*!< Freeze IWDG counter in STANDBY mode */ +#define OB_IWDG_STDBY_ACTIVE FLASH_OPTSR_FZ_IWDG_SDBY /*!< IWDG counter active in STANDBY mode */ +/** + * @} + */ + +/** @defgroup FLASHEx_BOR_Reset_Level FLASH BOR Reset Level + * @{ + */ +#define OB_BOR_LEVEL0 0x00000000U /*!< Reset level threshold is set to 1.6V */ +#define OB_BOR_LEVEL1 FLASH_OPTSR_BOR_LEV_0 /*!< Reset level threshold is set to 2.1V */ +#define OB_BOR_LEVEL2 FLASH_OPTSR_BOR_LEV_1 /*!< Reset level threshold is set to 2.4V */ +#define OB_BOR_LEVEL3 (FLASH_OPTSR_BOR_LEV_1 | FLASH_OPTSR_BOR_LEV_0) /*!< Reset level threshold is set to 2.7V */ +/** + * @} + */ + + + +/** @defgroup FLASHEx_Boot_Address FLASH Boot Address + * @{ + */ +#define OB_BOOTADDR_ITCM_RAM 0x0000U /*!< Boot from ITCM RAM (0x00000000) */ +#define OB_BOOTADDR_SYSTEM 0x0040U /*!< Boot from System memory bootloader (0x00100000) */ +#define OB_BOOTADDR_ITCM_FLASH 0x0080U /*!< Boot from Flash on ITCM interface (0x00200000) */ +#define OB_BOOTADDR_AXIM_FLASH 0x2000U /*!< Boot from Flash on AXIM interface (0x08000000) */ +#define OB_BOOTADDR_DTCM_RAM 0x8000U /*!< Boot from DTCM RAM (0x20000000) */ +#define OB_BOOTADDR_SRAM1 0x8004U /*!< Boot from SRAM1 (0x20010000) */ +#define OB_BOOTADDR_SRAM2 0x8013U /*!< Boot from SRAM2 (0x2004C000) */ +/** + * @} + */ + +/** @defgroup FLASH_Latency FLASH Latency + * @{ + */ +#define FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS /*!< FLASH Zero Latency cycle */ +#define FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS /*!< FLASH One Latency cycle */ +#define FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS /*!< FLASH Two Latency cycles */ +#define FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS /*!< FLASH Three Latency cycles */ +#define FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS /*!< FLASH Four Latency cycles */ +#define FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS /*!< FLASH Five Latency cycles */ +#define FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS /*!< FLASH Six Latency cycles */ +#define FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS /*!< FLASH Seven Latency cycles */ + +/* Unused FLASH Latency defines */ +#define FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS /*!< FLASH Eight Latency cycle */ +#define FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS /*!< FLASH Nine Latency cycle */ +#define FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS /*!< FLASH Ten Latency cycles */ +#define FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS /*!< FLASH Eleven Latency cycles */ +#define FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS /*!< FLASH Twelve Latency cycles */ +#define FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS /*!< FLASH Thirteen Latency cycles */ +#define FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS /*!< FLASH Fourteen Latency cycles */ +#define FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS /*!< FLASH Fifteen Latency cycles */ +/** + * @} + */ + +/** @defgroup FLASHEx_Banks FLASH Banks + * @{ + */ +#define FLASH_BANK_1 0x01U /*!< Bank 1 */ +#if defined (DUAL_BANK) +#define FLASH_BANK_2 0x02U /*!< Bank 2 */ +#define FLASH_BANK_BOTH (FLASH_BANK_1 | FLASH_BANK_2) /*!< Bank1 and Bank2 */ +#endif /* DUAL_BANK */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_PCROP_RDP FLASHEx OB PCROP RDP + * @{ + */ +#define OB_PCROP_RDP_NOT_ERASE 0x00000000U /*!< PCROP area is not erased when the RDP level + is decreased from Level 1 to Level 0 or during a mass erase */ +#define OB_PCROP_RDP_ERASE FLASH_PRAR_DMEP /*!< PCROP area is erased when the RDP level is + decreased from Level 1 to Level 0 (full mass erase) */ + +/** + * @} + */ + +/** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection + * @{ + */ +#if (FLASH_SECTOR_TOTAL == 128) +#define OB_WRP_SECTOR_0TO3 0x00000001U /*!< Write protection of Sector0 to Sector3 */ +#define OB_WRP_SECTOR_4TO7 0x00000002U /*!< Write protection of Sector4 to Sector7 */ +#define OB_WRP_SECTOR_8TO11 0x00000004U /*!< Write protection of Sector8 to Sector11 */ +#define OB_WRP_SECTOR_12TO15 0x00000008U /*!< Write protection of Sector12 to Sector15 */ +#define OB_WRP_SECTOR_16TO19 0x00000010U /*!< Write protection of Sector16 to Sector19 */ +#define OB_WRP_SECTOR_20TO23 0x00000020U /*!< Write protection of Sector20 to Sector23 */ +#define OB_WRP_SECTOR_24TO27 0x00000040U /*!< Write protection of Sector24 to Sector27 */ +#define OB_WRP_SECTOR_28TO31 0x00000080U /*!< Write protection of Sector28 to Sector31 */ +#define OB_WRP_SECTOR_32TO35 0x00000100U /*!< Write protection of Sector32 to Sector35 */ +#define OB_WRP_SECTOR_36TO39 0x00000200U /*!< Write protection of Sector36 to Sector39 */ +#define OB_WRP_SECTOR_40TO43 0x00000400U /*!< Write protection of Sector40 to Sector43 */ +#define OB_WRP_SECTOR_44TO47 0x00000800U /*!< Write protection of Sector44 to Sector47 */ +#define OB_WRP_SECTOR_48TO51 0x00001000U /*!< Write protection of Sector48 to Sector51 */ +#define OB_WRP_SECTOR_52TO55 0x00002000U /*!< Write protection of Sector52 to Sector55 */ +#define OB_WRP_SECTOR_56TO59 0x00004000U /*!< Write protection of Sector56 to Sector59 */ +#define OB_WRP_SECTOR_60TO63 0x00008000U /*!< Write protection of Sector60 to Sector63 */ +#define OB_WRP_SECTOR_64TO67 0x00010000U /*!< Write protection of Sector64 to Sector67 */ +#define OB_WRP_SECTOR_68TO71 0x00020000U /*!< Write protection of Sector68 to Sector71 */ +#define OB_WRP_SECTOR_72TO75 0x00040000U /*!< Write protection of Sector72 to Sector75 */ +#define OB_WRP_SECTOR_76TO79 0x00080000U /*!< Write protection of Sector76 to Sector79 */ +#define OB_WRP_SECTOR_80TO83 0x00100000U /*!< Write protection of Sector80 to Sector83 */ +#define OB_WRP_SECTOR_84TO87 0x00200000U /*!< Write protection of Sector84 to Sector87 */ +#define OB_WRP_SECTOR_88TO91 0x00400000U /*!< Write protection of Sector88 to Sector91 */ +#define OB_WRP_SECTOR_92TO95 0x00800000U /*!< Write protection of Sector92 to Sector95 */ +#define OB_WRP_SECTOR_96TO99 0x01000000U /*!< Write protection of Sector96 to Sector99 */ +#define OB_WRP_SECTOR_100TO103 0x02000000U /*!< Write protection of Sector100 to Sector103 */ +#define OB_WRP_SECTOR_104TO107 0x04000000U /*!< Write protection of Sector104 to Sector107 */ +#define OB_WRP_SECTOR_108TO111 0x08000000U /*!< Write protection of Sector108 to Sector111 */ +#define OB_WRP_SECTOR_112TO115 0x10000000U /*!< Write protection of Sector112 to Sector115 */ +#define OB_WRP_SECTOR_116TO119 0x20000000U /*!< Write protection of Sector116 to Sector119 */ +#define OB_WRP_SECTOR_120TO123 0x40000000U /*!< Write protection of Sector120 to Sector123 */ +#define OB_WRP_SECTOR_124TO127 0x80000000U /*!< Write protection of Sector124 to Sector127 */ +#define OB_WRP_SECTOR_ALL 0xFFFFFFFFU /*!< Write protection of all Sectors */ +#else +#define OB_WRP_SECTOR_0 0x00000001U /*!< Write protection of Sector0 */ +#define OB_WRP_SECTOR_1 0x00000002U /*!< Write protection of Sector1 */ +#define OB_WRP_SECTOR_2 0x00000004U /*!< Write protection of Sector2 */ +#define OB_WRP_SECTOR_3 0x00000008U /*!< Write protection of Sector3 */ +#define OB_WRP_SECTOR_4 0x00000010U /*!< Write protection of Sector4 */ +#define OB_WRP_SECTOR_5 0x00000020U /*!< Write protection of Sector5 */ +#define OB_WRP_SECTOR_6 0x00000040U /*!< Write protection of Sector6 */ +#define OB_WRP_SECTOR_7 0x00000080U /*!< Write protection of Sector7 */ +#define OB_WRP_SECTOR_ALL 0x000000FFU /*!< Write protection of all Sectors */ +#endif /* FLASH_SECTOR_TOTAL == 128 */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_SECURITY FLASHEx OB SECURITY + * @{ + */ +#define OB_SECURITY_DISABLE 0x00000000U /*!< security enabled */ +#define OB_SECURITY_ENABLE FLASH_OPTSR_SECURITY /*!< security disabled */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_ST_RAM_SIZE FLASHEx OB ST RAM SIZE + * @{ + */ +#define OB_ST_RAM_SIZE_2KB 0x00000000U /*!< 2 Kbytes reserved to ST code */ +#define OB_ST_RAM_SIZE_4KB FLASH_OPTSR_ST_RAM_SIZE_0 /*!< 4 Kbytes reserved to ST code */ +#define OB_ST_RAM_SIZE_8KB FLASH_OPTSR_ST_RAM_SIZE_1 /*!< 8 Kbytes reserved to ST code */ +#define OB_ST_RAM_SIZE_16KB FLASH_OPTSR_ST_RAM_SIZE /*!< 16 Kbytes reserved to ST code */ +/** + * @} + */ + +#if defined(DUAL_CORE) +/** @defgroup FLASHEx_OB_BCM7 FLASHEx OB BCM7 + * @{ + */ +#define OB_BCM7_DISABLE 0x00000000U /*!< CM7 Boot disabled */ +#define OB_BCM7_ENABLE FLASH_OPTSR_BCM7 /*!< CM7 Boot enabled */ + +/** + * @} + */ + +/** @defgroup FLASHEx_OB_BCM4 FLASHEx OB BCM4 + * @{ + */ +#define OB_BCM4_DISABLE 0x00000000U /*!< CM4 Boot disabled */ +#define OB_BCM4_ENABLE FLASH_OPTSR_BCM4 /*!< CM4 Boot enabled */ +/** + * @} + */ +#endif /* DUAL_CORE */ + +/** @defgroup FLASHEx_OB_IWDG1_SW FLASHEx OB IWDG1 SW + * @{ + */ +#define OB_IWDG1_SW FLASH_OPTSR_IWDG1_SW /*!< Hardware independent watchdog 1 */ +#define OB_IWDG1_HW 0x00000000U /*!< Software independent watchdog 1 */ +/** + * @} + */ + +#if defined(DUAL_CORE) +/** @defgroup FLASHEx_OB_IWDG2_SW FLASHEx OB IWDG2 SW + * @{ + */ +#define OB_IWDG2_SW FLASH_OPTSR_IWDG2_SW /*!< Hardware independent watchdog 2*/ +#define OB_IWDG2_HW 0x00000000U /*!< Software independent watchdog 2*/ +/** + * @} + */ +#endif + +/** @defgroup FLASHEx_OB_NRST_STOP_D1 FLASHEx OB NRST STOP D1 + * @{ + */ +#define OB_STOP_RST_D1 0x00000000U /*!< Reset generated when entering the D1 to stop mode */ +#define OB_STOP_NO_RST_D1 FLASH_OPTSR_NRST_STOP_D1 /*!< No reset generated when entering the D1 to stop mode */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_NRST_STDBY_D1 FLASHEx OB NRST STDBY D1 + * @{ + */ +#define OB_STDBY_RST_D1 0x00000000U /*!< Reset generated when entering the D1 to standby mode */ +#define OB_STDBY_NO_RST_D1 FLASH_OPTSR_NRST_STBY_D1 /*!< No reset generated when entering the D1 to standby mode */ +/** + * @} + */ + +#if defined (FLASH_OPTSR_NRST_STOP_D2) +/** @defgroup FLASHEx_OB_NRST_STOP_D2 FLASHEx OB NRST STOP D2 + * @{ + */ +#define OB_STOP_RST_D2 0x00000000U /*!< Reset generated when entering the D2 to stop mode */ +#define OB_STOP_NO_RST_D2 FLASH_OPTSR_NRST_STOP_D2 /*!< No reset generated when entering the D2 to stop mode */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_NRST_STDBY_D2 FLASHEx OB NRST STDBY D2 + * @{ + */ +#define OB_STDBY_RST_D2 0x00000000U /*!< Reset generated when entering the D2 to standby mode */ +#define OB_STDBY_NO_RST_D2 FLASH_OPTSR_NRST_STBY_D2 /*!< No reset generated when entering the D2 to standby mode */ +/** + * @} + */ +#endif /* FLASH_OPTSR_NRST_STOP_D2 */ + +#if defined (DUAL_BANK) +/** @defgroup FLASHEx_OB_SWAP_BANK FLASHEx OB SWAP BANK + * @{ + */ +#define OB_SWAP_BANK_DISABLE 0x00000000U /*!< Bank swap disabled */ +#define OB_SWAP_BANK_ENABLE FLASH_OPTSR_SWAP_BANK_OPT /*!< Bank swap enabled */ +/** + * @} + */ +#endif /* DUAL_BANK */ + +/** @defgroup FLASHEx_OB_IOHSLV FLASHEx OB IOHSLV + * @{ + */ +#define OB_IOHSLV_DISABLE 0x00000000U /*!< IOHSLV disabled */ +#define OB_IOHSLV_ENABLE FLASH_OPTSR_IO_HSLV /*!< IOHSLV enabled */ +/** + * @} + */ + +#if defined (FLASH_OPTSR_VDDMMC_HSLV) +/** @defgroup FLASHEx_OB_VDDMMC_HSLV FLASHEx OB VDDMMC HSLV + * @{ + */ +#define OB_VDDMMC_HSLV_DISABLE 0x00000000U /*!< VDDMMC HSLV disabled */ +#define OB_VDDMMC_HSLV_ENABLE FLASH_OPTSR_VDDMMC_HSLV /*!< VDDMMC HSLV enabled */ +/** + * @} + */ +#endif /* FLASH_OPTSR_VDDMMC_HSLV */ + +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) +/** @defgroup FLASHEx_OB_CPUFREQ_BOOST FLASHEx OB CPUFREQ BOOST + * @{ + */ +#define OB_CPUFREQ_BOOST_DISABLE 0x00000000U /*!< CPUFREQ BOOST disabled */ +#define OB_CPUFREQ_BOOST_ENABLE FLASH_OPTSR2_CPUFREQ_BOOST /*!< CPUFREQ BOOST enabled */ +/** + * @} + */ +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ + +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) +/** @defgroup FLASHEx_OB_TCM_AXI_SHARED FLASHEx OB TCM AXI SHARED + * @{ + */ +#define OB_TCM_AXI_SHARED_ITCM64KB 0x00000000U /*!< 64KB ITCM / 320KB system AXI */ +#define OB_TCM_AXI_SHARED_ITCM128KB FLASH_OPTSR2_TCM_AXI_SHARED_0 /*!< 128KB ITCM / 256KB system AXI */ +#define OB_TCM_AXI_SHARED_ITCM192KB FLASH_OPTSR2_TCM_AXI_SHARED_1 /*!< 192KB ITCM / 192KB system AXI */ +#define OB_TCM_AXI_SHARED_ITCM256KB FLASH_OPTSR2_TCM_AXI_SHARED /*!< 256KB ITCM / 128KB system AXI */ +/** + * @} + */ +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + + /** @defgroup FLASHEx_OB_USER_Type FLASHEx OB USER Type + * @{ + */ +#define OB_USER_IWDG1_SW 0x0001U /*!< Independent watchdog selection */ +#define OB_USER_NRST_STOP_D1 0x0002U /*!< Reset when entering Stop mode selection*/ +#define OB_USER_NRST_STDBY_D1 0x0004U /*!< Reset when entering standby mode selection*/ +#define OB_USER_IWDG_STOP 0x0008U /*!< Independent watchdog counter freeze in stop mode */ +#define OB_USER_IWDG_STDBY 0x0010U /*!< Independent watchdog counter freeze in standby mode */ +#define OB_USER_ST_RAM_SIZE 0x0020U /*!< dedicated DTCM Ram size selection */ +#define OB_USER_SECURITY 0x0040U /*!< security selection */ +#define OB_USER_IOHSLV 0x0080U /*!< IO HSLV selection */ +#if defined (DUAL_BANK) +#define OB_USER_SWAP_BANK 0x0100U /*!< Bank swap selection */ +#endif /* DUAL_BANK */ +#if defined (FLASH_OPTSR_VDDMMC_HSLV) +#define OB_USER_VDDMMC_HSLV 0x0200U /*!< VDDMMC HSLV selection */ +#endif /* FLASH_OPTSR_VDDMMC_HSLV */ +#if defined (DUAL_CORE) +#define OB_USER_IWDG2_SW 0x0200U /*!< Window watchdog selection */ +#define OB_USER_BCM4 0x0400U /*!< CM4 boot selection */ +#define OB_USER_BCM7 0x0800U /*!< CM7 boot selection */ +#endif /*DUAL_CORE*/ +#if defined (FLASH_OPTSR_NRST_STOP_D2) +#define OB_USER_NRST_STOP_D2 0x1000U /*!< Reset when entering Stop mode selection */ +#define OB_USER_NRST_STDBY_D2 0x2000U /*!< Reset when entering standby mode selection */ +#endif /* FLASH_OPTSR_NRST_STOP_D2 */ + +#if defined (DUAL_CORE) +#define OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 |\ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE |\ + OB_USER_SECURITY | OB_USER_IOHSLV | OB_USER_SWAP_BANK |\ + OB_USER_IWDG2_SW | OB_USER_BCM4 | OB_USER_BCM7 |\ + OB_USER_NRST_STOP_D2 | OB_USER_NRST_STDBY_D2) +#elif defined (FLASH_OPTSR_VDDMMC_HSLV) +#if defined (DUAL_BANK) +#define OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 |\ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE |\ + OB_USER_SECURITY | OB_USER_IOHSLV | OB_USER_SWAP_BANK |\ + OB_USER_VDDMMC_HSLV) +#else +#define OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 |\ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE |\ + OB_USER_SECURITY | OB_USER_IOHSLV |\ + OB_USER_VDDMMC_HSLV) +#endif /* DUAL_BANK */ +#elif defined (FLASH_OPTSR2_TCM_AXI_SHARED) +#define OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 |\ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE |\ + OB_USER_SECURITY | OB_USER_IOHSLV |\ + OB_USER_NRST_STOP_D2 | OB_USER_NRST_STDBY_D2) +#else /* Single core */ +#if defined (DUAL_BANK) +#define OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 |\ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE |\ + OB_USER_SECURITY | OB_USER_IOHSLV | OB_USER_SWAP_BANK ) +#else +#define OB_USER_ALL (OB_USER_IWDG1_SW | OB_USER_NRST_STOP_D1 | OB_USER_NRST_STDBY_D1 |\ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_ST_RAM_SIZE |\ + OB_USER_SECURITY | OB_USER_IOHSLV ) +#endif /* DUAL_BANK */ +#endif /* DUAL_CORE */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_BOOT_OPTION FLASHEx OB BOOT OPTION + * @{ + */ +#define OB_BOOT_ADD0 0x01U /*!< Select Boot Address 0 */ +#define OB_BOOT_ADD1 0x02U /*!< Select Boot Address 1 */ +#define OB_BOOT_ADD_BOTH 0x03U /*!< Select Boot Address 0 and 1 */ +/** + * @} + */ + +/** @defgroup FLASHEx_OB_SECURE_RDP FLASHEx OB SECURE RDP + * @{ + */ +#define OB_SECURE_RDP_NOT_ERASE 0x00000000U /*!< Secure area is not erased when the RDP level + is decreased from Level 1 to Level 0 or during a mass erase */ +#define OB_SECURE_RDP_ERASE FLASH_SCAR_DMES /*!< Secure area is erased when the RDP level is + decreased from Level 1 to Level 0 (full mass erase) */ +/** + * @} + */ + +/** @defgroup FLASHEx_CRC_Selection_Type FLASH CRC Selection Type + * @{ + */ +#define FLASH_CRC_ADDR 0x00000000U /*!< CRC selection type by address */ +#define FLASH_CRC_SECTORS FLASH_CRCCR_CRC_BY_SECT /*!< CRC selection type by sectors */ +#define FLASH_CRC_BANK (FLASH_CRCCR_ALL_BANK | FLASH_CRCCR_CRC_BY_SECT) /*!< CRC selection type by bank */ +/** + * @} + */ + +/** @defgroup FLASHEx_CRC_Burst_Size FLASH CRC Burst Size + * @{ + */ +#define FLASH_CRC_BURST_SIZE_4 0x00000000U /*!< Every burst has a size of 4 Flash words (256-bit) */ +#define FLASH_CRC_BURST_SIZE_16 FLASH_CRCCR_CRC_BURST_0 /*!< Every burst has a size of 16 Flash words (256-bit) */ +#define FLASH_CRC_BURST_SIZE_64 FLASH_CRCCR_CRC_BURST_1 /*!< Every burst has a size of 64 Flash words (256-bit) */ +#define FLASH_CRC_BURST_SIZE_256 FLASH_CRCCR_CRC_BURST /*!< Every burst has a size of 256 Flash words (256-bit) */ +/** + * @} + */ + +/** @defgroup FLASHEx_Programming_Delay FLASH Programming Delay + * @{ + */ +#define FLASH_PROGRAMMING_DELAY_0 0x00000000U /*!< programming delay set for Flash running at 70 MHz or below */ +#define FLASH_PROGRAMMING_DELAY_1 FLASH_ACR_WRHIGHFREQ_0 /*!< programming delay set for Flash running between 70 MHz and 185 MHz */ +#define FLASH_PROGRAMMING_DELAY_2 FLASH_ACR_WRHIGHFREQ_1 /*!< programming delay set for Flash running between 185 MHz and 225 MHz */ +#define FLASH_PROGRAMMING_DELAY_3 FLASH_ACR_WRHIGHFREQ /*!< programming delay set for Flash at startup */ +/** + * @} + */ + +#if defined (FLASH_OTPBL_LOCKBL) +/** @defgroup FLASHEx_OTP_Blocks FLASH OTP blocks + * @{ + */ +#define FLASH_OTP_BLOCK_0 0x00000001U /*!< OTP Block0 */ +#define FLASH_OTP_BLOCK_1 0x00000002U /*!< OTP Block1 */ +#define FLASH_OTP_BLOCK_2 0x00000004U /*!< OTP Block2 */ +#define FLASH_OTP_BLOCK_3 0x00000008U /*!< OTP Block3 */ +#define FLASH_OTP_BLOCK_4 0x00000010U /*!< OTP Block4 */ +#define FLASH_OTP_BLOCK_5 0x00000020U /*!< OTP Block5 */ +#define FLASH_OTP_BLOCK_6 0x00000040U /*!< OTP Block6 */ +#define FLASH_OTP_BLOCK_7 0x00000080U /*!< OTP Block7 */ +#define FLASH_OTP_BLOCK_8 0x00000100U /*!< OTP Block8 */ +#define FLASH_OTP_BLOCK_9 0x00000200U /*!< OTP Block9 */ +#define FLASH_OTP_BLOCK_10 0x00000400U /*!< OTP Block10 */ +#define FLASH_OTP_BLOCK_11 0x00000800U /*!< OTP Block11 */ +#define FLASH_OTP_BLOCK_12 0x00001000U /*!< OTP Block12 */ +#define FLASH_OTP_BLOCK_13 0x00002000U /*!< OTP Block13 */ +#define FLASH_OTP_BLOCK_14 0x00004000U /*!< OTP Block14 */ +#define FLASH_OTP_BLOCK_15 0x00008000U /*!< OTP Block15 */ +#define FLASH_OTP_BLOCK_ALL 0x0000FFFFU /*!< OTP All Blocks */ +/** + * @} + */ +#endif /* FLASH_OTPBL_LOCKBL */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Macros FLASH Exported Macros + * @{ + */ +/** + * @brief Calculate the FLASH Boot Base Address (BOOT_ADD0 or BOOT_ADD1) + * @note Returned value BOOT_ADDx[15:0] corresponds to boot address [29:14]. + * @param __ADDRESS__: FLASH Boot Address (in the range 0x0000 0000 to 0x2004 FFFF with a granularity of 16KB) + * @retval The FLASH Boot Base Address + */ +#define __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14U) + /** + * @} + */ + +#if defined (FLASH_CR_PSIZE) +/** + * @brief Set the FLASH Program/Erase parallelism. + * @param __PSIZE__ FLASH Program/Erase parallelism + * This parameter can be a value of @ref FLASH_Program_Parallelism + * @param __BANK__: Flash bank (FLASH_BANK_1 or FLASH_BANK_2) + * @retval none + */ +#if defined (DUAL_BANK) +#define __HAL_FLASH_SET_PSIZE(__PSIZE__, __BANK__) (((__BANK__) == FLASH_BANK_1) ? \ + MODIFY_REG(FLASH->CR1, FLASH_CR_PSIZE, (__PSIZE__)) : \ + MODIFY_REG(FLASH->CR2, FLASH_CR_PSIZE, (__PSIZE__))) +#else +#define __HAL_FLASH_SET_PSIZE(__PSIZE__, __BANK__) MODIFY_REG(FLASH->CR1, FLASH_CR_PSIZE, (__PSIZE__)) +#endif /* DUAL_BANK */ + +/** + * @brief Get the FLASH Program/Erase parallelism. + * @param __BANK__ Flash bank (FLASH_BANK_1 or FLASH_BANK_2) + * @retval FLASH Program/Erase parallelism + * This return value can be a value of @ref FLASH_Program_Parallelism + */ +#if defined (DUAL_BANK) +#define __HAL_FLASH_GET_PSIZE(__BANK__) (((__BANK__) == FLASH_BANK_1) ? \ + READ_BIT((FLASH->CR1), FLASH_CR_PSIZE) : \ + READ_BIT((FLASH->CR2), FLASH_CR_PSIZE)) +#else +#define __HAL_FLASH_GET_PSIZE(__BANK__) READ_BIT((FLASH->CR1), FLASH_CR_PSIZE) +#endif /* DUAL_BANK */ + +#endif /* FLASH_CR_PSIZE */ + +/** + * @brief Set the FLASH Programming Delay. + * @param __DELAY__ FLASH Programming Delay + * This parameter can be a value of @ref FLASHEx_Programming_Delay + * @retval none + */ +#define __HAL_FLASH_SET_PROGRAM_DELAY(__DELAY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_WRHIGHFREQ, (__DELAY__)) + +/** + * @brief Get the FLASH Programming Delay. + * @retval FLASH Programming Delay + * This return value can be a value of @ref FLASHEx_Programming_Delay + */ +#define __HAL_FLASH_GET_PROGRAM_DELAY() READ_BIT(FLASH->ACR, FLASH_ACR_WRHIGHFREQ) + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASHEx_Exported_Functions + * @{ + */ + +/** @addtogroup FLASHEx_Exported_Functions_Group1 + * @{ + */ +/* Extension Program operation functions *************************************/ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError); +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit); +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit); +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit); + +HAL_StatusTypeDef HAL_FLASHEx_Unlock_Bank1(void); +HAL_StatusTypeDef HAL_FLASHEx_Lock_Bank1(void); +#if defined (DUAL_BANK) +HAL_StatusTypeDef HAL_FLASHEx_Unlock_Bank2(void); +HAL_StatusTypeDef HAL_FLASHEx_Lock_Bank2(void); +#endif /* DUAL_BANK */ + +HAL_StatusTypeDef HAL_FLASHEx_ComputeCRC(FLASH_CRCInitTypeDef *pCRCInit, uint32_t *CRC_Result); + +/** + * @} + */ + +/** + * @} + */ +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASHEx_Private_Macros FLASHEx Private Macros + * @{ + */ + +/** @defgroup FLASHEx_IS_FLASH_Definitions FLASHEx Private macros to check input parameters + * @{ + */ + +#define IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || \ + ((VALUE) == FLASH_TYPEERASE_MASSERASE)) + +#if defined (FLASH_CR_PSIZE) +#define IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || \ + ((RANGE) == FLASH_VOLTAGE_RANGE_2) || \ + ((RANGE) == FLASH_VOLTAGE_RANGE_3) || \ + ((RANGE) == FLASH_VOLTAGE_RANGE_4)) +#endif /* FLASH_CR_PSIZE */ + +#define IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || \ + ((VALUE) == OB_WRPSTATE_ENABLE)) + +#define IS_OPTIONBYTE(VALUE) ((((VALUE) & OPTIONBYTE_ALL) != 0U) && \ + (((VALUE) & ~OPTIONBYTE_ALL) == 0U)) + +#define IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013U) + +#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) ||\ + ((LEVEL) == OB_RDP_LEVEL_1) ||\ + ((LEVEL) == OB_RDP_LEVEL_2)) + +#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) + +#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) + +#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) + +#define IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE)) + +#define IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE)) + +#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL0) || ((LEVEL) == OB_BOR_LEVEL1) || \ + ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3)) + +#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || \ + ((LATENCY) == FLASH_LATENCY_1) || \ + ((LATENCY) == FLASH_LATENCY_2) || \ + ((LATENCY) == FLASH_LATENCY_3) || \ + ((LATENCY) == FLASH_LATENCY_4) || \ + ((LATENCY) == FLASH_LATENCY_5) || \ + ((LATENCY) == FLASH_LATENCY_6) || \ + ((LATENCY) == FLASH_LATENCY_7) || \ + ((LATENCY) == FLASH_LATENCY_8) || \ + ((LATENCY) == FLASH_LATENCY_9) || \ + ((LATENCY) == FLASH_LATENCY_10) || \ + ((LATENCY) == FLASH_LATENCY_11) || \ + ((LATENCY) == FLASH_LATENCY_12) || \ + ((LATENCY) == FLASH_LATENCY_13) || \ + ((LATENCY) == FLASH_LATENCY_14) || \ + ((LATENCY) == FLASH_LATENCY_15)) + +#define IS_FLASH_SECTOR(SECTOR) ((SECTOR) < FLASH_SECTOR_TOTAL) + +#if (FLASH_SECTOR_TOTAL == 8U) +#define IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFFF00U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) +#else +#define IS_OB_WRP_SECTOR(SECTOR) ((SECTOR) != 0x00000000U) +#endif /* FLASH_SECTOR_TOTAL == 8U */ + +#define IS_OB_PCROP_RDP(CONFIG) (((CONFIG) == OB_PCROP_RDP_NOT_ERASE) || \ + ((CONFIG) == OB_PCROP_RDP_ERASE)) + +#define IS_OB_SECURE_RDP(CONFIG) (((CONFIG) == OB_SECURE_RDP_NOT_ERASE) || \ + ((CONFIG) == OB_SECURE_RDP_ERASE)) + +#if defined (DUAL_BANK) +#define IS_OB_USER_SWAP_BANK(VALUE) (((VALUE) == OB_SWAP_BANK_DISABLE) || ((VALUE) == OB_SWAP_BANK_ENABLE)) +#endif /* DUAL_BANK */ + +#define IS_OB_USER_IOHSLV(VALUE) (((VALUE) == OB_IOHSLV_DISABLE) || ((VALUE) == OB_IOHSLV_ENABLE)) + +#if defined (FLASH_OPTSR_VDDMMC_HSLV) +#define IS_OB_USER_VDDMMC_HSLV(VALUE) (((VALUE) == OB_VDDMMC_HSLV_DISABLE) || ((VALUE) == OB_VDDMMC_HSLV_ENABLE)) +#endif /* FLASH_OPTSR_VDDMMC_HSLV */ + +#define IS_OB_IWDG1_SOURCE(SOURCE) (((SOURCE) == OB_IWDG1_SW) || ((SOURCE) == OB_IWDG1_HW)) +#if defined (DUAL_CORE) +#define IS_OB_IWDG2_SOURCE(SOURCE) (((SOURCE) == OB_IWDG2_SW) || ((SOURCE) == OB_IWDG2_HW)) +#endif /* DUAL_CORE */ +#define IS_OB_STOP_D1_RESET(VALUE) (((VALUE) == OB_STOP_NO_RST_D1) || ((VALUE) == OB_STOP_RST_D1)) + +#define IS_OB_STDBY_D1_RESET(VALUE) (((VALUE) == OB_STDBY_NO_RST_D1) || ((VALUE) == OB_STDBY_RST_D1)) + +#define IS_OB_USER_IWDG_STOP(VALUE) (((VALUE) == OB_IWDG_STOP_FREEZE) || ((VALUE) == OB_IWDG_STOP_ACTIVE)) + +#define IS_OB_USER_IWDG_STDBY(VALUE) (((VALUE) == OB_IWDG_STDBY_FREEZE) || ((VALUE) == OB_IWDG_STDBY_ACTIVE)) + +#define IS_OB_USER_ST_RAM_SIZE(VALUE) (((VALUE) == OB_ST_RAM_SIZE_2KB) || ((VALUE) == OB_ST_RAM_SIZE_4KB) || \ + ((VALUE) == OB_ST_RAM_SIZE_8KB) || ((VALUE) == OB_ST_RAM_SIZE_16KB)) + +#define IS_OB_USER_SECURITY(VALUE) (((VALUE) == OB_SECURITY_ENABLE) || ((VALUE) == OB_SECURITY_DISABLE)) + +#if defined (DUAL_CORE) +#define IS_OB_USER_BCM4(VALUE) (((VALUE) == OB_BCM4_DISABLE) || ((VALUE) == OB_BCM4_ENABLE)) + +#define IS_OB_USER_BCM7(VALUE) (((VALUE) == OB_BCM7_DISABLE) || ((VALUE) == OB_BCM7_ENABLE)) +#endif /* DUAL_CORE */ + +#if defined (FLASH_OPTSR_NRST_STOP_D2) +#define IS_OB_STOP_D2_RESET(VALUE) (((VALUE) == OB_STOP_NO_RST_D2) || ((VALUE) == OB_STOP_RST_D2)) + +#define IS_OB_STDBY_D2_RESET(VALUE) (((VALUE) == OB_STDBY_NO_RST_D2) || ((VALUE) == OB_STDBY_RST_D2)) +#endif /* FLASH_OPTSR_NRST_STOP_D2 */ + +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) +#define IS_OB_USER_TCM_AXI_SHARED(VALUE) (((VALUE) == OB_TCM_AXI_SHARED_ITCM64KB) || ((VALUE) == OB_TCM_AXI_SHARED_ITCM128KB) || \ + ((VALUE) == OB_TCM_AXI_SHARED_ITCM192KB) || ((VALUE) == OB_TCM_AXI_SHARED_ITCM256KB)) +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) +#define IS_OB_USER_CPUFREQ_BOOST(VALUE) (((VALUE) == OB_CPUFREQ_BOOST_DISABLE) || ((VALUE) == OB_CPUFREQ_BOOST_ENABLE)) +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ + +#define IS_OB_USER_TYPE(TYPE) ((((TYPE) & OB_USER_ALL) != 0U) && \ + (((TYPE) & ~OB_USER_ALL) == 0U)) + +#define IS_OB_BOOT_ADD_OPTION(VALUE) (((VALUE) == OB_BOOT_ADD0) || \ + ((VALUE) == OB_BOOT_ADD1) || \ + ((VALUE) == OB_BOOT_ADD_BOTH)) + +#define IS_FLASH_TYPECRC(VALUE) (((VALUE) == FLASH_CRC_ADDR) || \ + ((VALUE) == FLASH_CRC_SECTORS) || \ + ((VALUE) == FLASH_CRC_BANK)) + +#if defined (FLASH_OTPBL_LOCKBL) +#define IS_OTP_BLOCK(VALUE) ((((VALUE) & 0xFFFF0000U) == 0x00000000U) && ((VALUE) != 0x00000000U)) +#endif /* FLASH_OTPBL_LOCKBL */ +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions + * @{ + */ +void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_FLASH_EX_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h new file mode 100644 index 0000000..1cd9178 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h @@ -0,0 +1,359 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_GPIO_H +#define STM32H7xx_HAL_GPIO_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup GPIO + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Types GPIO Exported Types + * @{ + */ + +/** + * @brief GPIO Init structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_pins_define */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_mode_define */ + + uint32_t Pull; /*!< Specifies the Pull-up or Pull-Down activation for the selected pins. + This parameter can be a value of @ref GPIO_pull_define */ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_speed_define */ + + uint32_t Alternate; /*!< Peripheral to be connected to the selected pins. + This parameter can be a value of @ref GPIO_Alternate_function_selection */ +} GPIO_InitTypeDef; + +/** + * @brief GPIO Bit SET and Bit RESET enumeration + */ +typedef enum +{ + GPIO_PIN_RESET = 0U, + GPIO_PIN_SET +} GPIO_PinState; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Constants GPIO Exported Constants + * @{ + */ + +/** @defgroup GPIO_pins_define GPIO pins define + * @{ + */ +#define GPIO_PIN_0 ((uint16_t)0x0001) /* Pin 0 selected */ +#define GPIO_PIN_1 ((uint16_t)0x0002) /* Pin 1 selected */ +#define GPIO_PIN_2 ((uint16_t)0x0004) /* Pin 2 selected */ +#define GPIO_PIN_3 ((uint16_t)0x0008) /* Pin 3 selected */ +#define GPIO_PIN_4 ((uint16_t)0x0010) /* Pin 4 selected */ +#define GPIO_PIN_5 ((uint16_t)0x0020) /* Pin 5 selected */ +#define GPIO_PIN_6 ((uint16_t)0x0040) /* Pin 6 selected */ +#define GPIO_PIN_7 ((uint16_t)0x0080) /* Pin 7 selected */ +#define GPIO_PIN_8 ((uint16_t)0x0100) /* Pin 8 selected */ +#define GPIO_PIN_9 ((uint16_t)0x0200) /* Pin 9 selected */ +#define GPIO_PIN_10 ((uint16_t)0x0400) /* Pin 10 selected */ +#define GPIO_PIN_11 ((uint16_t)0x0800) /* Pin 11 selected */ +#define GPIO_PIN_12 ((uint16_t)0x1000) /* Pin 12 selected */ +#define GPIO_PIN_13 ((uint16_t)0x2000) /* Pin 13 selected */ +#define GPIO_PIN_14 ((uint16_t)0x4000) /* Pin 14 selected */ +#define GPIO_PIN_15 ((uint16_t)0x8000) /* Pin 15 selected */ +#define GPIO_PIN_All ((uint16_t)0xFFFF) /* All pins selected */ + +#define GPIO_PIN_MASK (0x0000FFFFU) /* PIN mask for assert test */ +/** + * @} + */ + +/** @defgroup GPIO_mode_define GPIO mode define + * @brief GPIO Configuration Mode + * Elements values convention: 0x00WX00YZ + * - W : EXTI trigger detection on 3 bits + * - X : EXTI mode (IT or Event) on 2 bits + * - Y : Output type (Push Pull or Open Drain) on 1 bit + * - Z : GPIO mode (Input, Output, Alternate or Analog) on 2 bits + * @{ + */ +#define GPIO_MODE_INPUT MODE_INPUT /*!< Input Floating Mode */ +#define GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) /*!< Output Push Pull Mode */ +#define GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) /*!< Output Open Drain Mode */ +#define GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) /*!< Alternate Function Push Pull Mode */ +#define GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) /*!< Alternate Function Open Drain Mode */ +#define GPIO_MODE_ANALOG MODE_ANALOG /*!< Analog Mode */ +#define GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ + +#define GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) /*!< External Event Mode with Rising edge trigger detection */ +#define GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) /*!< External Event Mode with Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) /*!< External Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup GPIO_speed_define GPIO speed define + * @brief GPIO Output Maximum frequency + * @{ + */ +#define GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Low speed */ +#define GPIO_SPEED_FREQ_MEDIUM (0x00000001U) /*!< Medium speed */ +#define GPIO_SPEED_FREQ_HIGH (0x00000002U) /*!< Fast speed */ +#define GPIO_SPEED_FREQ_VERY_HIGH (0x00000003U) /*!< High speed */ +/** + * @} + */ + +/** @defgroup GPIO_pull_define GPIO pull define + * @brief GPIO Pull-Up or Pull-Down Activation + * @{ + */ +#define GPIO_NOPULL (0x00000000U) /*!< No Pull-up or Pull-down activation */ +#define GPIO_PULLUP (0x00000001U) /*!< Pull-up activation */ +#define GPIO_PULLDOWN (0x00000002U) /*!< Pull-down activation */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** + * @brief Checks whether the specified EXTI line flag is set or not. + * @param __EXTI_LINE__: specifies the EXTI line flag to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) + +/** + * @brief Clears the EXTI's line pending flags. + * @param __EXTI_LINE__: specifies the EXTI lines flags to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) + +/** + * @brief Checks whether the specified EXTI line is asserted or not. + * @param __EXTI_LINE__: specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) + +/** + * @brief Clears the EXTI's line pending bits. + * @param __EXTI_LINE__: specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) + +#if defined(DUAL_CORE) +/** + * @brief Checks whether the specified EXTI line flag is set or not. + * @param __EXTI_LINE__: specifies the EXTI line flag to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTID2_GET_FLAG(__EXTI_LINE__) (EXTI->C2PR1 & (__EXTI_LINE__)) + +/** + * @brief Clears the EXTI's line pending flags. + * @param __EXTI_LINE__: specifies the EXTI lines flags to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTID2_CLEAR_FLAG(__EXTI_LINE__) (EXTI->C2PR1 = (__EXTI_LINE__)) + +/** + * @brief Checks whether the specified EXTI line is asserted or not. + * @param __EXTI_LINE__: specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTID2_GET_IT(__EXTI_LINE__) (EXTI->C2PR1 & (__EXTI_LINE__)) + +/** + * @brief Clears the EXTI's line pending bits. + * @param __EXTI_LINE__: specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTID2_CLEAR_IT(__EXTI_LINE__) (EXTI->C2PR1 = (__EXTI_LINE__)) +#endif + +/** + * @brief Generates a Software interrupt on selected EXTI line. + * @param __EXTI_LINE__: specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER1 |= (__EXTI_LINE__)) +/** + * @} + */ + +/* Include GPIO HAL Extension module */ +#include "stm32h7xx_hal_gpio_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup GPIO_Exported_Functions + * @{ + */ + +/** @addtogroup GPIO_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init); +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin); +/** + * @} + */ + +/** @addtogroup GPIO_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState); +void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin); + +/** + * @} + */ + +/** + * @} + */ +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup GPIO_Private_Constants GPIO Private Constants + * @{ + */ +#define GPIO_MODE_Pos 0u +#define GPIO_MODE (0x3uL << GPIO_MODE_Pos) +#define MODE_INPUT (0x0uL << GPIO_MODE_Pos) +#define MODE_OUTPUT (0x1uL << GPIO_MODE_Pos) +#define MODE_AF (0x2uL << GPIO_MODE_Pos) +#define MODE_ANALOG (0x3uL << GPIO_MODE_Pos) +#define OUTPUT_TYPE_Pos 4u +#define OUTPUT_TYPE (0x1uL << OUTPUT_TYPE_Pos) +#define OUTPUT_PP (0x0uL << OUTPUT_TYPE_Pos) +#define OUTPUT_OD (0x1uL << OUTPUT_TYPE_Pos) +#define EXTI_MODE_Pos 16u +#define EXTI_MODE (0x3uL << EXTI_MODE_Pos) +#define EXTI_IT (0x1uL << EXTI_MODE_Pos) +#define EXTI_EVT (0x2uL << EXTI_MODE_Pos) +#define TRIGGER_MODE_Pos 20u +#define TRIGGER_MODE (0x7uL << TRIGGER_MODE_Pos) +#define TRIGGER_RISING (0x1uL << TRIGGER_MODE_Pos) +#define TRIGGER_FALLING (0x2uL << TRIGGER_MODE_Pos) +#define TRIGGER_LEVEL (0x4uL << TRIGGER_MODE_Pos) +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup GPIO_Private_Macros GPIO Private Macros + * @{ + */ +#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) +#define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U) &&\ + (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00U)) +#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) ||\ + ((MODE) == GPIO_MODE_OUTPUT_PP) ||\ + ((MODE) == GPIO_MODE_OUTPUT_OD) ||\ + ((MODE) == GPIO_MODE_AF_PP) ||\ + ((MODE) == GPIO_MODE_AF_OD) ||\ + ((MODE) == GPIO_MODE_IT_RISING) ||\ + ((MODE) == GPIO_MODE_IT_FALLING) ||\ + ((MODE) == GPIO_MODE_IT_RISING_FALLING) ||\ + ((MODE) == GPIO_MODE_EVT_RISING) ||\ + ((MODE) == GPIO_MODE_EVT_FALLING) ||\ + ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||\ + ((MODE) == GPIO_MODE_ANALOG)) +#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || \ + ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH)) + +#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || \ + ((PULL) == GPIO_PULLDOWN)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup GPIO_Private_Functions GPIO Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_GPIO_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h new file mode 100644 index 0000000..7a8edd3 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h @@ -0,0 +1,487 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_gpio_ex.h + * @author MCD Application Team + * @brief Header file of GPIO HAL Extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_GPIO_EX_H +#define STM32H7xx_HAL_GPIO_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup GPIOEx GPIOEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Constants GPIO Exported Constants + * @{ + */ + +/** @defgroup GPIO_Alternate_function_selection GPIO Alternate Function Selection + * @{ + */ + +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF0_LCDBIAS ((uint8_t)0x00) /* LCDBIAS Alternate Function mapping */ +#define GPIO_AF0_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ +#if defined (PWR_CPUCR_PDDS_D2) /* PWR D1 and D2 domains exists */ +#define GPIO_AF0_C1DSLEEP ((uint8_t)0x00) /* Cortex-M7 Deep Sleep Alternate Function mapping : available on STM32H7 Rev.B and above */ +#define GPIO_AF0_C1SLEEP ((uint8_t)0x00) /* Cortex-M7 Sleep Alternate Function mapping : available on STM32H7 Rev.B and above */ +#define GPIO_AF0_D1PWREN ((uint8_t)0x00) /* Domain 1 PWR enable Alternate Function mapping : available on STM32H7 Rev.B and above */ +#define GPIO_AF0_D2PWREN ((uint8_t)0x00) /* Domain 2 PWR enable Alternate Function mapping : available on STM32H7 Rev.B and above */ +#if defined(DUAL_CORE) +#define GPIO_AF0_C2DSLEEP ((uint8_t)0x00) /* Cortex-M4 Deep Sleep Alternate Function mapping : available on STM32H7 Rev.B and above */ +#define GPIO_AF0_C2SLEEP ((uint8_t)0x00) /* Cortex-M4 Sleep Alternate Function mapping : available on STM32H7 Rev.B and above */ +#endif /* DUAL_CORE */ +#endif /* PWR_CPUCR_PDDS_D2 */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ +#define GPIO_AF1_TIM16 ((uint8_t)0x01) /* TIM16 Alternate Function mapping */ +#define GPIO_AF1_TIM17 ((uint8_t)0x01) /* TIM17 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /* LPTIM1 Alternate Function mapping */ +#if defined(HRTIM1) +#define GPIO_AF1_HRTIM1 ((uint8_t)0x01) /* HRTIM1 Alternate Function mapping */ +#endif /* HRTIM1 */ +#if defined(SAI4) +#define GPIO_AF1_SAI4 ((uint8_t)0x01) /* SAI4 Alternate Function mapping : available on STM32H72xxx/STM32H73xxx */ +#endif /* SAI4 */ +#define GPIO_AF1_FMC ((uint8_t)0x01) /* FMC Alternate Function mapping : available on STM32H72xxx/STM32H73xxx */ + + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */ +#define GPIO_AF2_TIM12 ((uint8_t)0x02) /* TIM12 Alternate Function mapping */ +#define GPIO_AF2_SAI1 ((uint8_t)0x02) /* SAI1 Alternate Function mapping */ +#if defined(HRTIM1) +#define GPIO_AF2_HRTIM1 ((uint8_t)0x02) /* HRTIM1 Alternate Function mapping */ +#endif /* HRTIM1 */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /* TIM15 Alternate Function mapping : available on STM32H7A3xxx/STM32H7B3xxx/STM32H7B0xxx and STM32H72xxx/STM32H73xxx */ +#if defined(FDCAN3) +#define GPIO_AF2_FDCAN3 ((uint8_t)0x02) /* FDCAN3 Alternate Function mapping */ +#endif /*FDCAN3*/ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */ +#define GPIO_AF3_LPTIM2 ((uint8_t)0x03) /* LPTIM2 Alternate Function mapping */ +#define GPIO_AF3_DFSDM1 ((uint8_t)0x03) /* DFSDM Alternate Function mapping */ +#define GPIO_AF3_LPTIM3 ((uint8_t)0x03) /* LPTIM3 Alternate Function mapping */ +#define GPIO_AF3_LPTIM4 ((uint8_t)0x03) /* LPTIM4 Alternate Function mapping */ +#define GPIO_AF3_LPTIM5 ((uint8_t)0x03) /* LPTIM5 Alternate Function mapping */ +#define GPIO_AF3_LPUART ((uint8_t)0x03) /* LPUART Alternate Function mapping */ +#if defined(OCTOSPIM) +#define GPIO_AF3_OCTOSPIM_P1 ((uint8_t)0x03) /* OCTOSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF3_OCTOSPIM_P2 ((uint8_t)0x03) /* OCTOSPI Manager Port 2 Alternate Function mapping */ +#endif /* OCTOSPIM */ +#if defined(HRTIM1) +#define GPIO_AF3_HRTIM1 ((uint8_t)0x03) /* HRTIM1 Alternate Function mapping */ +#endif /* HRTIM1 */ +#define GPIO_AF3_LTDC ((uint8_t)0x03) /* LTDC Alternate Function mapping : available on STM32H72xxx/STM32H73xxx */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ +#define GPIO_AF4_I2C4 ((uint8_t)0x04) /* I2C4 Alternate Function mapping */ +#if defined(I2C5) +#define GPIO_AF4_I2C5 ((uint8_t)0x04) /* I2C5 Alternate Function mapping */ +#endif /* I2C5*/ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /* TIM15 Alternate Function mapping */ +#define GPIO_AF4_CEC ((uint8_t)0x04) /* CEC Alternate Function mapping */ +#define GPIO_AF4_LPTIM2 ((uint8_t)0x04) /* LPTIM2 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /* USART1 Alternate Function mapping */ +#if defined(USART10) +#define GPIO_AF4_USART10 ((uint8_t)0x04) /* USART10 Alternate Function mapping : available on STM32H72xxx/STM32H73xxx */ +#endif /*USART10*/ +#define GPIO_AF4_DFSDM1 ((uint8_t)0x04) /* DFSDM Alternate Function mapping */ +#if defined(DFSDM2_BASE) +#define GPIO_AF4_DFSDM2 ((uint8_t)0x04) /* DFSDM2 Alternate Function mapping */ +#endif /* DFSDM2_BASE */ +#define GPIO_AF4_DCMI ((uint8_t)0x04) /* DCMI Alternate Function mapping : available on STM32H7A3xxx/STM32H7B3xxx/STM32H7B0xxx and STM32H72xxx/STM32H73xxx */ +#if defined(PSSI) +#define GPIO_AF4_PSSI ((uint8_t)0x04) /* PSSI Alternate Function mapping */ +#endif /* PSSI */ +#if defined(OCTOSPIM) +#define GPIO_AF4_OCTOSPIM_P1 ((uint8_t)0x04) /* OCTOSPI Manager Port 1 Alternate Function mapping : available on STM32H72xxx/STM32H73xxx */ +#endif /* OCTOSPIM */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /* SPI2 Alternate Function mapping */ +#define GPIO_AF5_SPI3 ((uint8_t)0x05) /* SPI3 Alternate Function mapping */ +#define GPIO_AF5_SPI4 ((uint8_t)0x05) /* SPI4 Alternate Function mapping */ +#define GPIO_AF5_SPI5 ((uint8_t)0x05) /* SPI5 Alternate Function mapping */ +#define GPIO_AF5_SPI6 ((uint8_t)0x05) /* SPI6 Alternate Function mapping */ +#define GPIO_AF5_CEC ((uint8_t)0x05) /* CEC Alternate Function mapping */ +#if defined(FDCAN3) +#define GPIO_AF5_FDCAN3 ((uint8_t)0x05) /* FDCAN3 Alternate Function mapping */ +#endif /*FDCAN3*/ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_SPI2 ((uint8_t)0x06) /* SPI2 Alternate Function mapping */ +#define GPIO_AF6_SPI3 ((uint8_t)0x06) /* SPI3 Alternate Function mapping */ +#define GPIO_AF6_SAI1 ((uint8_t)0x06) /* SAI1 Alternate Function mapping */ +#define GPIO_AF6_I2C4 ((uint8_t)0x06) /* I2C4 Alternate Function mapping */ +#if defined(I2C5) +#define GPIO_AF6_I2C5 ((uint8_t)0x06) /* I2C5 Alternate Function mapping */ +#endif /* I2C5*/ +#define GPIO_AF6_DFSDM1 ((uint8_t)0x06) /* DFSDM Alternate Function mapping */ +#define GPIO_AF6_UART4 ((uint8_t)0x06) /* UART4 Alternate Function mapping */ +#if defined(DFSDM2_BASE) +#define GPIO_AF6_DFSDM2 ((uint8_t)0x06) /* DFSDM2 Alternate Function mapping */ +#endif /* DFSDM2_BASE */ +#if defined(SAI3) +#define GPIO_AF6_SAI3 ((uint8_t)0x06) /* SAI3 Alternate Function mapping */ +#endif /* SAI3 */ +#if defined(OCTOSPIM) +#define GPIO_AF6_OCTOSPIM_P1 ((uint8_t)0x06) /* OCTOSPI Manager Port 1 Alternate Function mapping */ +#endif /* OCTOSPIM */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_SPI2 ((uint8_t)0x07) /* SPI2 Alternate Function mapping */ +#define GPIO_AF7_SPI3 ((uint8_t)0x07) /* SPI3 Alternate Function mapping */ +#define GPIO_AF7_SPI6 ((uint8_t)0x07) /* SPI6 Alternate Function mapping */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF7_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF7_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ +#define GPIO_AF7_USART6 ((uint8_t)0x07) /* USART6 Alternate Function mapping */ +#define GPIO_AF7_UART7 ((uint8_t)0x07) /* UART7 Alternate Function mapping */ +#define GPIO_AF7_SDMMC1 ((uint8_t)0x07) /* SDMMC1 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_SPI6 ((uint8_t)0x08) /* SPI6 Alternate Function mapping */ +#if defined(SAI2) +#define GPIO_AF8_SAI2 ((uint8_t)0x08) /* SAI2 Alternate Function mapping */ +#endif /*SAI2*/ +#define GPIO_AF8_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF8_UART5 ((uint8_t)0x08) /* UART5 Alternate Function mapping */ +#define GPIO_AF8_UART8 ((uint8_t)0x08) /* UART8 Alternate Function mapping */ +#define GPIO_AF8_SPDIF ((uint8_t)0x08) /* SPDIF Alternate Function mapping */ +#define GPIO_AF8_LPUART ((uint8_t)0x08) /* LPUART Alternate Function mapping */ +#define GPIO_AF8_SDMMC1 ((uint8_t)0x08) /* SDMMC1 Alternate Function mapping */ +#if defined(SAI4) +#define GPIO_AF8_SAI4 ((uint8_t)0x08) /* SAI4 Alternate Function mapping */ +#endif /* SAI4 */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_FDCAN1 ((uint8_t)0x09) /* FDCAN1 Alternate Function mapping */ +#define GPIO_AF9_FDCAN2 ((uint8_t)0x09) /* FDCAN2 Alternate Function mapping */ +#define GPIO_AF9_TIM13 ((uint8_t)0x09) /* TIM13 Alternate Function mapping */ +#define GPIO_AF9_TIM14 ((uint8_t)0x09) /* TIM14 Alternate Function mapping */ +#define GPIO_AF9_SDMMC2 ((uint8_t)0x09) /* SDMMC2 Alternate Function mapping */ +#define GPIO_AF9_LTDC ((uint8_t)0x09) /* LTDC Alternate Function mapping */ +#define GPIO_AF9_SPDIF ((uint8_t)0x09) /* SPDIF Alternate Function mapping */ +#define GPIO_AF9_FMC ((uint8_t)0x09) /* FMC Alternate Function mapping */ +#if defined(QUADSPI) +#define GPIO_AF9_QUADSPI ((uint8_t)0x09) /* QUADSPI Alternate Function mapping */ +#endif /* QUADSPI */ +#if defined(SAI4) +#define GPIO_AF9_SAI4 ((uint8_t)0x09) /* SAI4 Alternate Function mapping */ +#endif /* SAI4 */ +#if defined(OCTOSPIM) +#define GPIO_AF9_OCTOSPIM_P1 ((uint8_t)0x09) /* OCTOSPI Manager Port 1 Alternate Function mapping */ +#define GPIO_AF9_OCTOSPIM_P2 ((uint8_t)0x09) /* OCTOSPI Manager Port 2 Alternate Function mapping */ +#endif /* OCTOSPIM */ + +/** + * @brief AF 10 selection + */ +#if defined(SAI2) +#define GPIO_AF10_SAI2 ((uint8_t)0x0A) /* SAI2 Alternate Function mapping */ +#endif /*SAI2*/ +#define GPIO_AF10_SDMMC2 ((uint8_t)0x0A) /* SDMMC2 Alternate Function mapping */ +#if defined(USB2_OTG_FS) +#define GPIO_AF10_OTG2_FS ((uint8_t)0x0A) /* OTG2_FS Alternate Function mapping */ +#endif /*USB2_OTG_FS*/ +#define GPIO_AF10_COMP1 ((uint8_t)0x0A) /* COMP1 Alternate Function mapping */ +#define GPIO_AF10_COMP2 ((uint8_t)0x0A) /* COMP2 Alternate Function mapping */ +#if defined(LTDC) +#define GPIO_AF10_LTDC ((uint8_t)0x0A) /* LTDC Alternate Function mapping */ +#endif /*LTDC*/ +#define GPIO_AF10_CRS_SYNC ((uint8_t)0x0A) /* CRS Sync Alternate Function mapping : available on STM32H7 Rev.B and above */ +#if defined(QUADSPI) +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /* QUADSPI Alternate Function mapping */ +#endif /* QUADSPI */ +#if defined(SAI4) +#define GPIO_AF10_SAI4 ((uint8_t)0x0A) /* SAI4 Alternate Function mapping */ +#endif /* SAI4 */ +#if !defined(USB2_OTG_FS) +#define GPIO_AF10_OTG1_FS ((uint8_t)0x0A) /* OTG1_FS Alternate Function mapping : available on STM32H7A3xxx/STM32H7B3xxx/STM32H7B0xxx and STM32H72xxx/STM32H73xxx */ +#endif /* !USB2_OTG_FS */ +#define GPIO_AF10_OTG1_HS ((uint8_t)0x0A) /* OTG1_HS Alternate Function mapping */ +#if defined(OCTOSPIM) +#define GPIO_AF10_OCTOSPIM_P1 ((uint8_t)0x0A) /* OCTOSPI Manager Port 1 Alternate Function mapping */ +#endif /* OCTOSPIM */ +#define GPIO_AF10_TIM8 ((uint8_t)0x0A) /* TIM8 Alternate Function mapping */ +#define GPIO_AF10_FMC ((uint8_t)0x0A) /* FMC Alternate Function mapping : available on STM32H7A3xxx/STM32H7B3xxx/STM32H7B0xxx and STM32H72xxx/STM32H73xxx */ + +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_SWP ((uint8_t)0x0B) /* SWP Alternate Function mapping */ +#define GPIO_AF11_MDIOS ((uint8_t)0x0B) /* MDIOS Alternate Function mapping */ +#define GPIO_AF11_UART7 ((uint8_t)0x0B) /* UART7 Alternate Function mapping */ +#define GPIO_AF11_SDMMC2 ((uint8_t)0x0B) /* SDMMC2 Alternate Function mapping */ +#define GPIO_AF11_DFSDM1 ((uint8_t)0x0B) /* DFSDM1 Alternate Function mapping */ +#define GPIO_AF11_COMP1 ((uint8_t)0x0B) /* COMP1 Alternate Function mapping */ +#define GPIO_AF11_COMP2 ((uint8_t)0x0B) /* COMP2 Alternate Function mapping */ +#define GPIO_AF11_TIM1 ((uint8_t)0x0B) /* TIM1 Alternate Function mapping */ +#define GPIO_AF11_TIM8 ((uint8_t)0x0B) /* TIM8 Alternate Function mapping */ +#define GPIO_AF11_I2C4 ((uint8_t)0x0B) /* I2C4 Alternate Function mapping */ +#if defined(DFSDM2_BASE) +#define GPIO_AF11_DFSDM2 ((uint8_t)0x0B) /* DFSDM2 Alternate Function mapping */ +#endif /* DFSDM2_BASE */ +#if defined(USART10) +#define GPIO_AF11_USART10 ((uint8_t)0x0B) /* USART10 Alternate Function mapping */ +#endif /* USART10 */ +#if defined(UART9) +#define GPIO_AF11_UART9 ((uint8_t)0x0B) /* UART9 Alternate Function mapping */ +#endif /* UART9 */ +#if defined(ETH) +#define GPIO_AF11_ETH ((uint8_t)0x0B) /* ETH Alternate Function mapping */ +#endif /* ETH */ +#if defined(LTDC) +#define GPIO_AF11_LTDC ((uint8_t)0x0B) /* LTDC Alternate Function mapping : available on STM32H7A3xxx/STM32H7B3xxx/STM32H7B0xxx and STM32H72xxx/STM32H73xxx */ +#endif /*LTDC*/ +#if defined(OCTOSPIM) +#define GPIO_AF11_OCTOSPIM_P1 ((uint8_t)0x0B) /* OCTOSPI Manager Port 1 Alternate Function mapping */ +#endif /* OCTOSPIM */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_FMC ((uint8_t)0x0C) /* FMC Alternate Function mapping */ +#define GPIO_AF12_SDMMC1 ((uint8_t)0x0C) /* SDMMC1 Alternate Function mapping */ +#define GPIO_AF12_MDIOS ((uint8_t)0x0C) /* MDIOS Alternate Function mapping */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /* COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /* COMP2 Alternate Function mapping */ +#define GPIO_AF12_TIM1 ((uint8_t)0x0C) /* TIM1 Alternate Function mapping */ +#define GPIO_AF12_TIM8 ((uint8_t)0x0C) /* TIM8 Alternate Function mapping */ +#if defined(LTDC) +#define GPIO_AF12_LTDC ((uint8_t)0x0C) /* LTDC Alternate Function mapping */ +#endif /*LTDC*/ +#if defined(USB2_OTG_FS) +#define GPIO_AF12_OTG1_FS ((uint8_t)0x0C) /* OTG1_FS Alternate Function mapping */ +#endif /* USB2_OTG_FS */ +#if defined(OCTOSPIM) +#define GPIO_AF12_OCTOSPIM_P1 ((uint8_t)0x0C) /* OCTOSPI Manager Port 1 Alternate Function mapping */ +#endif /* OCTOSPIM */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_DCMI ((uint8_t)0x0D) /* DCMI Alternate Function mapping */ +#define GPIO_AF13_COMP1 ((uint8_t)0x0D) /* COMP1 Alternate Function mapping */ +#define GPIO_AF13_COMP2 ((uint8_t)0x0D) /* COMP2 Alternate Function mapping */ +#if defined(LTDC) +#define GPIO_AF13_LTDC ((uint8_t)0x0D) /* LTDC Alternate Function mapping */ +#endif /*LTDC*/ +#if defined(DSI) +#define GPIO_AF13_DSI ((uint8_t)0x0D) /* DSI Alternate Function mapping */ +#endif /* DSI */ +#if defined(PSSI) +#define GPIO_AF13_PSSI ((uint8_t)0x0D) /* PSSI Alternate Function mapping */ +#endif /* PSSI */ +#define GPIO_AF13_TIM1 ((uint8_t)0x0D) /* TIM1 Alternate Function mapping */ +#if defined(TIM23) +#define GPIO_AF13_TIM23 ((uint8_t)0x0D) /* TIM23 Alternate Function mapping */ +#endif /*TIM23*/ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_LTDC ((uint8_t)0x0E) /* LTDC Alternate Function mapping */ +#define GPIO_AF14_UART5 ((uint8_t)0x0E) /* UART5 Alternate Function mapping */ +#if defined(TIM24) +#define GPIO_AF14_TIM24 ((uint8_t)0x0E) /* TIM24 Alternate Function mapping */ +#endif /*TIM24*/ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0F) + + + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Macros GPIO Exported Macros + * @{ + */ +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Functions GPIO Exported Functions + * @{ + */ +/** + * @} + */ +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup GPIOEx_Private_Constants GPIO Private Constants + * @{ + */ + +/** + * @brief GPIO pin available on the platform + */ +/* Defines the available pins per GPIOs */ +#define GPIOA_PIN_AVAILABLE GPIO_PIN_All +#define GPIOB_PIN_AVAILABLE GPIO_PIN_All +#define GPIOC_PIN_AVAILABLE GPIO_PIN_All +#define GPIOD_PIN_AVAILABLE GPIO_PIN_All +#define GPIOE_PIN_AVAILABLE GPIO_PIN_All +#define GPIOF_PIN_AVAILABLE GPIO_PIN_All +#define GPIOG_PIN_AVAILABLE GPIO_PIN_All +#if defined(GPIOI) +#define GPIOI_PIN_AVAILABLE GPIO_PIN_All +#endif /*GPIOI*/ +#if defined(GPIOI) +#define GPIOJ_PIN_AVAILABLE GPIO_PIN_All +#else +#define GPIOJ_PIN_AVAILABLE (GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 ) +#endif /* GPIOI */ +#define GPIOH_PIN_AVAILABLE GPIO_PIN_All +#if defined(GPIOI) +#define GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | \ + GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7) +#else +#define GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 ) +#endif /* GPIOI */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup GPIOEx_Private_Macros GPIO Private Macros + * @{ + */ +/** @defgroup GPIOEx_Get_Port_Index GPIO Get Port Index + * @{ + */ +#if defined(GPIOI) +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0UL :\ + ((__GPIOx__) == (GPIOB))? 1UL :\ + ((__GPIOx__) == (GPIOC))? 2UL :\ + ((__GPIOx__) == (GPIOD))? 3UL :\ + ((__GPIOx__) == (GPIOE))? 4UL :\ + ((__GPIOx__) == (GPIOF))? 5UL :\ + ((__GPIOx__) == (GPIOG))? 6UL :\ + ((__GPIOx__) == (GPIOH))? 7UL :\ + ((__GPIOx__) == (GPIOI))? 8UL :\ + ((__GPIOx__) == (GPIOJ))? 9UL : 10UL) +#else +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0UL :\ + ((__GPIOx__) == (GPIOB))? 1UL :\ + ((__GPIOx__) == (GPIOC))? 2UL :\ + ((__GPIOx__) == (GPIOD))? 3UL :\ + ((__GPIOx__) == (GPIOE))? 4UL :\ + ((__GPIOx__) == (GPIOF))? 5UL :\ + ((__GPIOx__) == (GPIOG))? 6UL :\ + ((__GPIOx__) == (GPIOH))? 7UL :\ + ((__GPIOx__) == (GPIOJ))? 9UL : 10UL) +#endif /* GPIOI */ + +/** + * @} + */ + +/** @defgroup GPIOEx_IS_Alternat_function_selection GPIO Check Alternate Function + * @{ + */ +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup GPIOEx_Private_Functions GPIO Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_GPIO_EX_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h new file mode 100644 index 0000000..45f6e07 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h @@ -0,0 +1,211 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_hsem.h + * @author MCD Application Team + * @brief Header file of HSEM HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_HSEM_H +#define STM32H7xx_HAL_HSEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup HSEM + * @{ + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup HSEM_Exported_Macros HSEM Exported Macros + * @{ + */ + +/** + * @brief SemID to mask helper Macro. + * @param __SEMID__: semaphore ID from 0 to 31 + * @retval Semaphore Mask. + */ +#define __HAL_HSEM_SEMID_TO_MASK(__SEMID__) (1 << (__SEMID__)) + +/** + * @brief Enables the specified HSEM interrupts. + * @param __SEM_MASK__: semaphores Mask + * @retval None. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_ENABLE_IT(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (HSEM->C1IER |= (__SEM_MASK__)) : \ + (HSEM->C2IER |= (__SEM_MASK__))) +#else +#define __HAL_HSEM_ENABLE_IT(__SEM_MASK__) (HSEM->IER |= (__SEM_MASK__)) +#endif /* DUAL_CORE */ +/** + * @brief Disables the specified HSEM interrupts. + * @param __SEM_MASK__: semaphores Mask + * @retval None. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_DISABLE_IT(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (HSEM->C1IER &= ~(__SEM_MASK__)) : \ + (HSEM->C2IER &= ~(__SEM_MASK__))) +#else +#define __HAL_HSEM_DISABLE_IT(__SEM_MASK__) (HSEM->IER &= ~(__SEM_MASK__)) +#endif /* DUAL_CORE */ + +/** + * @brief Checks whether interrupt has occurred or not for semaphores specified by a mask. + * @param __SEM_MASK__: semaphores Mask + * @retval semaphores Mask : Semaphores where an interrupt occurred. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_GET_IT(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + ((__SEM_MASK__) & HSEM->C1MISR) : \ + ((__SEM_MASK__) & HSEM->C2MISR1)) +#else +#define __HAL_HSEM_GET_IT(__SEM_MASK__) ((__SEM_MASK__) & HSEM->MISR) +#endif /* DUAL_CORE */ + +/** + * @brief Get the semaphores release status flags. + * @param __SEM_MASK__: semaphores Mask + * @retval semaphores Mask : Semaphores where Release flags rise. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_GET_FLAG(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (__SEM_MASK__) & HSEM->C1ISR : \ + (__SEM_MASK__) & HSEM->C2ISR) +#else +#define __HAL_HSEM_GET_FLAG(__SEM_MASK__) ((__SEM_MASK__) & HSEM->ISR) +#endif /* DUAL_CORE */ + +/** + * @brief Clears the HSEM Interrupt flags. + * @param __SEM_MASK__: semaphores Mask + * @retval None. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_CLEAR_FLAG(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (HSEM->C1ICR |= (__SEM_MASK__)) : \ + (HSEM->C2ICR |= (__SEM_MASK__))) +#else +#define __HAL_HSEM_CLEAR_FLAG(__SEM_MASK__) (HSEM->ICR |= (__SEM_MASK__)) +#endif /* DUAL_CORE */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup HSEM_Exported_Functions HSEM Exported Functions + * @{ + */ + +/** @addtogroup HSEM_Exported_Functions_Group1 Take and Release functions + * @brief HSEM Take and Release functions + * @{ + */ + +/* HSEM semaphore take (lock) using 2-Step method ****************************/ +HAL_StatusTypeDef HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID); +/* HSEM semaphore fast take (lock) using 1-Step method ***********************/ +HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID); +/* HSEM Release **************************************************************/ +void HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID); +/* HSEM Release All************************************************************/ +void HAL_HSEM_ReleaseAll(uint32_t Key, uint32_t CoreID); +/* HSEM Check semaphore state Taken or not **********************************/ +uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID); + +/** + * @} + */ + +/** @addtogroup HSEM_Exported_Functions_Group2 HSEM Set and Get Key functions + * @brief HSEM Set and Get Key functions. + * @{ + */ +/* HSEM Set Clear Key *********************************************************/ +void HAL_HSEM_SetClearKey(uint32_t Key); +/* HSEM Get Clear Key *********************************************************/ +uint32_t HAL_HSEM_GetClearKey(void); +/** + * @} + */ + +/** @addtogroup HSEM_Exported_Functions_Group3 + * @brief HSEM Notification functions + * @{ + */ +/* HSEM Activate HSEM Notification (When a semaphore is released) ) *****************/ +void HAL_HSEM_ActivateNotification(uint32_t SemMask); +/* HSEM Deactivate HSEM Notification (When a semaphore is released) ****************/ +void HAL_HSEM_DeactivateNotification(uint32_t SemMask); +/* HSEM Free Callback (When a semaphore is released) *******************************/ +void HAL_HSEM_FreeCallback(uint32_t SemMask); +/* HSEM IRQ Handler **********************************************************/ +void HAL_HSEM_IRQHandler(void); + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup HSEM_Private_Macros HSEM Private Macros + * @{ + */ + +#define IS_HSEM_SEMID(__SEMID__) ((__SEMID__) <= HSEM_SEMID_MAX ) + +#define IS_HSEM_PROCESSID(__PROCESSID__) ((__PROCESSID__) <= HSEM_PROCESSID_MAX ) + +#define IS_HSEM_KEY(__KEY__) ((__KEY__) <= HSEM_CLEAR_KEY_MAX ) + +#if defined(DUAL_CORE) +#define IS_HSEM_COREID(__COREID__) (((__COREID__) == HSEM_CPU1_COREID) || \ + ((__COREID__) == HSEM_CPU2_COREID)) +#else +#define IS_HSEM_COREID(__COREID__) ((__COREID__) == HSEM_CPU1_COREID) +#endif + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_HSEM_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h new file mode 100644 index 0000000..0b882ac --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h @@ -0,0 +1,835 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_i2c.h + * @author MCD Application Team + * @brief Header file of I2C HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_I2C_H +#define STM32H7xx_HAL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2C + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup I2C_Exported_Types I2C Exported Types + * @{ + */ + +/** @defgroup I2C_Configuration_Structure_definition I2C Configuration Structure definition + * @brief I2C Configuration Structure definition + * @{ + */ +typedef struct +{ + uint32_t Timing; /*!< Specifies the I2C_TIMINGR_register value. + This parameter calculated by referring to I2C initialization section + in Reference manual */ + + uint32_t OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode is selected. + This parameter can be a value of @ref I2C_ADDRESSING_MODE */ + + uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. + This parameter can be a value of @ref I2C_DUAL_ADDRESSING_MODE */ + + uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected + This parameter can be a 7-bit address. */ + + uint32_t OwnAddress2Masks; /*!< Specifies the acknowledge mask address second device own address if dual addressing + mode is selected. + This parameter can be a value of @ref I2C_OWN_ADDRESS2_MASKS */ + + uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. + This parameter can be a value of @ref I2C_GENERAL_CALL_ADDRESSING_MODE */ + + uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. + This parameter can be a value of @ref I2C_NOSTRETCH_MODE */ + +} I2C_InitTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_state_structure_definition HAL state structure definition + * @brief HAL State structure definition + * @note HAL I2C State value coding follow below described bitmap :\n + * b7-b6 Error information\n + * 00 : No Error\n + * 01 : Abort (Abort user request on going)\n + * 10 : Timeout\n + * 11 : Error\n + * b5 Peripheral initialization status\n + * 0 : Reset (peripheral not initialized)\n + * 1 : Init done (peripheral initialized and ready to use. HAL I2C Init function called)\n + * b4 (not used)\n + * x : Should be set to 0\n + * b3\n + * 0 : Ready or Busy (No Listen mode ongoing)\n + * 1 : Listen (peripheral in Address Listen Mode)\n + * b2 Intrinsic process state\n + * 0 : Ready\n + * 1 : Busy (peripheral busy with some configuration or internal operations)\n + * b1 Rx state\n + * 0 : Ready (no Rx operation ongoing)\n + * 1 : Busy (Rx operation ongoing)\n + * b0 Tx state\n + * 0 : Ready (no Tx operation ongoing)\n + * 1 : Busy (Tx operation ongoing) + * @{ + */ +typedef enum +{ + HAL_I2C_STATE_RESET = 0x00U, /*!< Peripheral is not yet Initialized */ + HAL_I2C_STATE_READY = 0x20U, /*!< Peripheral Initialized and ready for use */ + HAL_I2C_STATE_BUSY = 0x24U, /*!< An internal process is ongoing */ + HAL_I2C_STATE_BUSY_TX = 0x21U, /*!< Data Transmission process is ongoing */ + HAL_I2C_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */ + HAL_I2C_STATE_LISTEN = 0x28U, /*!< Address Listen Mode is ongoing */ + HAL_I2C_STATE_BUSY_TX_LISTEN = 0x29U, /*!< Address Listen Mode and Data Transmission + process is ongoing */ + HAL_I2C_STATE_BUSY_RX_LISTEN = 0x2AU, /*!< Address Listen Mode and Data Reception + process is ongoing */ + HAL_I2C_STATE_ABORT = 0x60U, /*!< Abort user request ongoing */ + HAL_I2C_STATE_TIMEOUT = 0xA0U, /*!< Timeout state */ + HAL_I2C_STATE_ERROR = 0xE0U /*!< Error */ + +} HAL_I2C_StateTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_mode_structure_definition HAL mode structure definition + * @brief HAL Mode structure definition + * @note HAL I2C Mode value coding follow below described bitmap :\n + * b7 (not used)\n + * x : Should be set to 0\n + * b6\n + * 0 : None\n + * 1 : Memory (HAL I2C communication is in Memory Mode)\n + * b5\n + * 0 : None\n + * 1 : Slave (HAL I2C communication is in Slave Mode)\n + * b4\n + * 0 : None\n + * 1 : Master (HAL I2C communication is in Master Mode)\n + * b3-b2-b1-b0 (not used)\n + * xxxx : Should be set to 0000 + * @{ + */ +typedef enum +{ + HAL_I2C_MODE_NONE = 0x00U, /*!< No I2C communication on going */ + HAL_I2C_MODE_MASTER = 0x10U, /*!< I2C communication is in Master Mode */ + HAL_I2C_MODE_SLAVE = 0x20U, /*!< I2C communication is in Slave Mode */ + HAL_I2C_MODE_MEM = 0x40U /*!< I2C communication is in Memory Mode */ + +} HAL_I2C_ModeTypeDef; + +/** + * @} + */ + +/** @defgroup I2C_Error_Code_definition I2C Error Code definition + * @brief I2C Error Code definition + * @{ + */ +#define HAL_I2C_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_I2C_ERROR_BERR (0x00000001U) /*!< BERR error */ +#define HAL_I2C_ERROR_ARLO (0x00000002U) /*!< ARLO error */ +#define HAL_I2C_ERROR_AF (0x00000004U) /*!< ACKF error */ +#define HAL_I2C_ERROR_OVR (0x00000008U) /*!< OVR error */ +#define HAL_I2C_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_I2C_ERROR_TIMEOUT (0x00000020U) /*!< Timeout error */ +#define HAL_I2C_ERROR_SIZE (0x00000040U) /*!< Size Management error */ +#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U) /*!< DMA Parameter Error */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define HAL_I2C_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +#define HAL_I2C_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */ +/** + * @} + */ + +/** @defgroup I2C_handle_Structure_definition I2C handle Structure definition + * @brief I2C handle Structure definition + * @{ + */ +typedef struct __I2C_HandleTypeDef +{ + I2C_TypeDef *Instance; /*!< I2C registers base address */ + + I2C_InitTypeDef Init; /*!< I2C communication parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to I2C transfer buffer */ + + uint16_t XferSize; /*!< I2C transfer size */ + + __IO uint16_t XferCount; /*!< I2C transfer counter */ + + __IO uint32_t XferOptions; /*!< I2C sequantial transfer options, this parameter can + be a value of @ref I2C_XFEROPTIONS */ + + __IO uint32_t PreviousState; /*!< I2C communication Previous state */ + + HAL_StatusTypeDef(*XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); + /*!< I2C transfer IRQ handler function pointer */ + + DMA_HandleTypeDef *hdmatx; /*!< I2C Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< I2C Rx DMA handle parameters */ + + HAL_LockTypeDef Lock; /*!< I2C locking object */ + + __IO HAL_I2C_StateTypeDef State; /*!< I2C communication state */ + + __IO HAL_I2C_ModeTypeDef Mode; /*!< I2C communication mode */ + + __IO uint32_t ErrorCode; /*!< I2C Error code */ + + __IO uint32_t AddrEventCount; /*!< I2C Address Event counter */ + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + void (* MasterTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Master Tx Transfer completed callback */ + void (* MasterRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Master Rx Transfer completed callback */ + void (* SlaveTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Slave Tx Transfer completed callback */ + void (* SlaveRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Slave Rx Transfer completed callback */ + void (* ListenCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Listen Complete callback */ + void (* MemTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Memory Tx Transfer completed callback */ + void (* MemRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Memory Rx Transfer completed callback */ + void (* ErrorCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Error callback */ + void (* AbortCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Abort callback */ + + void (* AddrCallback)(struct __I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); + /*!< I2C Slave Address Match callback */ + + void (* MspInitCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Msp Init callback */ + void (* MspDeInitCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Msp DeInit callback */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} I2C_HandleTypeDef; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief HAL I2C Callback ID enumeration definition + */ +typedef enum +{ + HAL_I2C_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< I2C Master Tx Transfer completed callback ID */ + HAL_I2C_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< I2C Master Rx Transfer completed callback ID */ + HAL_I2C_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< I2C Slave Tx Transfer completed callback ID */ + HAL_I2C_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< I2C Slave Rx Transfer completed callback ID */ + HAL_I2C_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< I2C Listen Complete callback ID */ + HAL_I2C_MEM_TX_COMPLETE_CB_ID = 0x05U, /*!< I2C Memory Tx Transfer callback ID */ + HAL_I2C_MEM_RX_COMPLETE_CB_ID = 0x06U, /*!< I2C Memory Rx Transfer completed callback ID */ + HAL_I2C_ERROR_CB_ID = 0x07U, /*!< I2C Error callback ID */ + HAL_I2C_ABORT_CB_ID = 0x08U, /*!< I2C Abort callback ID */ + + HAL_I2C_MSPINIT_CB_ID = 0x09U, /*!< I2C Msp Init callback ID */ + HAL_I2C_MSPDEINIT_CB_ID = 0x0AU /*!< I2C Msp DeInit callback ID */ + +} HAL_I2C_CallbackIDTypeDef; + +/** + * @brief HAL I2C Callback pointer definition + */ +typedef void (*pI2C_CallbackTypeDef)(I2C_HandleTypeDef *hi2c); +/*!< pointer to an I2C callback function */ +typedef void (*pI2C_AddrCallbackTypeDef)(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, + uint16_t AddrMatchCode); +/*!< pointer to an I2C Address Match callback function */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_XFEROPTIONS I2C Sequential Transfer Options + * @{ + */ +#define I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE) +#define I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE) + +/* List of XferOptions in usage of : + * 1- Restart condition in all use cases (direction change or not) + */ +#define I2C_OTHER_FRAME (0x000000AAU) +#define I2C_OTHER_AND_LAST_FRAME (0x0000AA00U) +/** + * @} + */ + +/** @defgroup I2C_ADDRESSING_MODE I2C Addressing Mode + * @{ + */ +#define I2C_ADDRESSINGMODE_7BIT (0x00000001U) +#define I2C_ADDRESSINGMODE_10BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_DUAL_ADDRESSING_MODE I2C Dual Addressing Mode + * @{ + */ +#define I2C_DUALADDRESS_DISABLE (0x00000000U) +#define I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN +/** + * @} + */ + +/** @defgroup I2C_OWN_ADDRESS2_MASKS I2C Own Address2 Masks + * @{ + */ +#define I2C_OA2_NOMASK ((uint8_t)0x00U) +#define I2C_OA2_MASK01 ((uint8_t)0x01U) +#define I2C_OA2_MASK02 ((uint8_t)0x02U) +#define I2C_OA2_MASK03 ((uint8_t)0x03U) +#define I2C_OA2_MASK04 ((uint8_t)0x04U) +#define I2C_OA2_MASK05 ((uint8_t)0x05U) +#define I2C_OA2_MASK06 ((uint8_t)0x06U) +#define I2C_OA2_MASK07 ((uint8_t)0x07U) +/** + * @} + */ + +/** @defgroup I2C_GENERAL_CALL_ADDRESSING_MODE I2C General Call Addressing Mode + * @{ + */ +#define I2C_GENERALCALL_DISABLE (0x00000000U) +#define I2C_GENERALCALL_ENABLE I2C_CR1_GCEN +/** + * @} + */ + +/** @defgroup I2C_NOSTRETCH_MODE I2C No-Stretch Mode + * @{ + */ +#define I2C_NOSTRETCH_DISABLE (0x00000000U) +#define I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH +/** + * @} + */ + +/** @defgroup I2C_MEMORY_ADDRESS_SIZE I2C Memory Address Size + * @{ + */ +#define I2C_MEMADD_SIZE_8BIT (0x00000001U) +#define I2C_MEMADD_SIZE_16BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_XFERDIRECTION I2C Transfer Direction Master Point of View + * @{ + */ +#define I2C_DIRECTION_TRANSMIT (0x00000000U) +#define I2C_DIRECTION_RECEIVE (0x00000001U) +/** + * @} + */ + +/** @defgroup I2C_RELOAD_END_MODE I2C Reload End Mode + * @{ + */ +#define I2C_RELOAD_MODE I2C_CR2_RELOAD +#define I2C_AUTOEND_MODE I2C_CR2_AUTOEND +#define I2C_SOFTEND_MODE (0x00000000U) +/** + * @} + */ + +/** @defgroup I2C_START_STOP_MODE I2C Start or Stop Mode + * @{ + */ +#define I2C_NO_STARTSTOP (0x00000000U) +#define I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +#define I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +#define I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/** + * @} + */ + +/** @defgroup I2C_Interrupt_configuration_definition I2C Interrupt configuration definition + * @brief I2C Interrupt definition + * Elements values convention: 0xXXXXXXXX + * - XXXXXXXX : Interrupt control mask + * @{ + */ +#define I2C_IT_ERRI I2C_CR1_ERRIE +#define I2C_IT_TCI I2C_CR1_TCIE +#define I2C_IT_STOPI I2C_CR1_STOPIE +#define I2C_IT_NACKI I2C_CR1_NACKIE +#define I2C_IT_ADDRI I2C_CR1_ADDRIE +#define I2C_IT_RXI I2C_CR1_RXIE +#define I2C_IT_TXI I2C_CR1_TXIE +/** + * @} + */ + +/** @defgroup I2C_Flag_definition I2C Flag definition + * @{ + */ +#define I2C_FLAG_TXE I2C_ISR_TXE +#define I2C_FLAG_TXIS I2C_ISR_TXIS +#define I2C_FLAG_RXNE I2C_ISR_RXNE +#define I2C_FLAG_ADDR I2C_ISR_ADDR +#define I2C_FLAG_AF I2C_ISR_NACKF +#define I2C_FLAG_STOPF I2C_ISR_STOPF +#define I2C_FLAG_TC I2C_ISR_TC +#define I2C_FLAG_TCR I2C_ISR_TCR +#define I2C_FLAG_BERR I2C_ISR_BERR +#define I2C_FLAG_ARLO I2C_ISR_ARLO +#define I2C_FLAG_OVR I2C_ISR_OVR +#define I2C_FLAG_PECERR I2C_ISR_PECERR +#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define I2C_FLAG_ALERT I2C_ISR_ALERT +#define I2C_FLAG_BUSY I2C_ISR_BUSY +#define I2C_FLAG_DIR I2C_ISR_DIR +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @brief Reset I2C handle state. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_I2C_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + +/** @brief Enable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) + +/** @brief Disable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified I2C interrupt source is enabled or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the I2C interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & \ + (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified I2C flag is set or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_TXIS Transmit interrupt status + * @arg @ref I2C_FLAG_RXNE Receive data register not empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_TC Transfer complete (master mode) + * @arg @ref I2C_FLAG_TCR Transfer complete reload + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * @arg @ref I2C_FLAG_BUSY Bus busy + * @arg @ref I2C_FLAG_DIR Transfer direction (slave mode) + * + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define I2C_FLAG_MASK (0x0001FFFFU) +#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & \ + (__FLAG__)) == (__FLAG__)) ? SET : RESET) + +/** @brief Clear the I2C pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * + * @retval None + */ +#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? \ + ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : \ + ((__HANDLE__)->Instance->ICR = (__FLAG__))) + +/** @brief Enable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Disable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Generate a Non-Acknowledge I2C peripheral in Slave mode. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) +/** + * @} + */ + +/* Include I2C HAL Extended module */ +#include "stm32h7xx_hal_i2c_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2C_Exported_Functions + * @{ + */ + +/** @addtogroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions******************************/ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, + pI2C_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +/* IO operation functions ****************************************************/ +/******* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, + uint32_t Timeout); + +/******* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress); + +/******* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +/** + * @} + */ + +/** @addtogroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* I2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); +void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @{ + */ +/* Peripheral State, Mode and Error functions *********************************/ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c); +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c); +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c); + +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Constants I2C Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2C_Private_Macro I2C Private Macros + * @{ + */ + +#define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || \ + ((MODE) == I2C_ADDRESSINGMODE_10BIT)) + +#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || \ + ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) + +#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || \ + ((MASK) == I2C_OA2_MASK01) || \ + ((MASK) == I2C_OA2_MASK02) || \ + ((MASK) == I2C_OA2_MASK03) || \ + ((MASK) == I2C_OA2_MASK04) || \ + ((MASK) == I2C_OA2_MASK05) || \ + ((MASK) == I2C_OA2_MASK06) || \ + ((MASK) == I2C_OA2_MASK07)) + +#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || \ + ((CALL) == I2C_GENERALCALL_ENABLE)) + +#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || \ + ((STRETCH) == I2C_NOSTRETCH_ENABLE)) + +#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || \ + ((SIZE) == I2C_MEMADD_SIZE_16BIT)) + +#define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || \ + ((MODE) == I2C_AUTOEND_MODE) || \ + ((MODE) == I2C_SOFTEND_MODE)) + +#define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || \ + ((REQUEST) == I2C_GENERATE_START_READ) || \ + ((REQUEST) == I2C_GENERATE_START_WRITE) || \ + ((REQUEST) == I2C_NO_STARTSTOP)) + +#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || \ + ((REQUEST) == I2C_NEXT_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || \ + IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) + +#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || \ + ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) + +#define I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= \ + (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | \ + I2C_CR2_NBYTES | I2C_CR2_RELOAD | \ + I2C_CR2_RD_WRN))) + +#define I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) \ + >> 16U)) +#define I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) \ + >> 16U)) +#define I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) +#define I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1)) +#define I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2)) + +#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) +#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) + +#define I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & \ + (uint16_t)(0xFF00U))) >> 8U))) +#define I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU)))) + +#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \ + (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & \ + (~I2C_CR2_RD_WRN)) : \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \ + (I2C_CR2_ADD10) | (I2C_CR2_START)) & \ + (~I2C_CR2_RD_WRN))) + +#define I2C_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == \ + ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) +#define I2C_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions are defined in stm32h7xx_hal_i2c.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32H7xx_HAL_I2C_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h new file mode 100644 index 0000000..e701b8b --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h @@ -0,0 +1,175 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_i2c_ex.h + * @author MCD Application Team + * @brief Header file of I2C HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_I2C_EX_H +#define STM32H7xx_HAL_I2C_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2CEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2CEx_Exported_Constants I2C Extended Exported Constants + * @{ + */ + +/** @defgroup I2CEx_Analog_Filter I2C Extended Analog Filter + * @{ + */ +#define I2C_ANALOGFILTER_ENABLE 0x00000000U +#define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF +/** + * @} + */ + +/** @defgroup I2CEx_FastModePlus I2C Extended Fast Mode Plus + * @{ + */ +#define I2C_FMP_NOT_SUPPORTED 0xAAAA0000U /*!< Fast Mode Plus not supported */ +#define I2C_FASTMODEPLUS_PB6 SYSCFG_PMCR_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define I2C_FASTMODEPLUS_PB7 SYSCFG_PMCR_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#define I2C_FASTMODEPLUS_PB8 SYSCFG_PMCR_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define I2C_FASTMODEPLUS_PB9 SYSCFG_PMCR_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#define I2C_FASTMODEPLUS_I2C1 SYSCFG_PMCR_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#define I2C_FASTMODEPLUS_I2C2 SYSCFG_PMCR_I2C2_FMP /*!< Enable Fast Mode Plus on I2C2 pins */ +#define I2C_FASTMODEPLUS_I2C3 SYSCFG_PMCR_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#define I2C_FASTMODEPLUS_I2C4 SYSCFG_PMCR_I2C4_FMP /*!< Enable Fast Mode Plus on I2C4 pins */ +#if defined(SYSCFG_PMCR_I2C5_FMP) +#define I2C_FASTMODEPLUS_I2C5 SYSCFG_PMCR_I2C5_FMP /*!< Enable Fast Mode Plus on I2C5 pins */ +#else +#define I2C_FASTMODEPLUS_I2C5 (uint32_t)(0x00001000U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C5 not supported */ +#endif /* SYSCFG_PMCR_I2C5_FMP */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2CEx_Exported_Macros I2C Extended Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @addtogroup I2CEx_Exported_Functions_Group1 Filter Mode Functions + * @{ + */ +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter); +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter); +/** + * @} + */ + +/** @addtogroup I2CEx_Exported_Functions_Group2 WakeUp Mode Functions + * @{ + */ +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2CEx_Exported_Functions_Group3 Fast Mode Plus Functions + * @{ + */ +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus); +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Constants I2C Extended Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Macro I2C Extended Private Macros + * @{ + */ +#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || \ + ((FILTER) == I2C_ANALOGFILTER_DISABLE)) + +#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) + +#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FASTMODEPLUS_PB6) == I2C_FASTMODEPLUS_PB6) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_PB7) == I2C_FASTMODEPLUS_PB7) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_PB8) == I2C_FASTMODEPLUS_PB8) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_PB9) == I2C_FASTMODEPLUS_PB9) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_I2C1) == I2C_FASTMODEPLUS_I2C1) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_I2C2) == I2C_FASTMODEPLUS_I2C2) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_I2C3) == I2C_FASTMODEPLUS_I2C3) || \ + (((__CONFIG__) & I2C_FASTMODEPLUS_I2C4) == I2C_FASTMODEPLUS_I2C4)) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Functions I2C Extended Private Functions + * @{ + */ +/* Private functions are defined in stm32h7xx_hal_i2c_ex.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_I2C_EX_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h new file mode 100644 index 0000000..0eaa415 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h @@ -0,0 +1,719 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_ltdc.h + * @author MCD Application Team + * @brief Header file of LTDC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_LTDC_H +#define STM32H7xx_HAL_LTDC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +#if defined (LTDC) + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup LTDC LTDC + * @brief LTDC HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup LTDC_Exported_Types LTDC Exported Types + * @{ + */ +#define MAX_LAYER 2U + +/** + * @brief LTDC color structure definition + */ +typedef struct +{ + uint8_t Blue; /*!< Configures the blue value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */ + + uint8_t Green; /*!< Configures the green value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */ + + uint8_t Red; /*!< Configures the red value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. */ + + uint8_t Reserved; /*!< Reserved 0xFF */ +} LTDC_ColorTypeDef; + +/** + * @brief LTDC Init structure definition + */ +typedef struct +{ + uint32_t HSPolarity; /*!< configures the horizontal synchronization polarity. + This parameter can be one value of @ref LTDC_HS_POLARITY */ + + uint32_t VSPolarity; /*!< configures the vertical synchronization polarity. + This parameter can be one value of @ref LTDC_VS_POLARITY */ + + uint32_t DEPolarity; /*!< configures the data enable polarity. + This parameter can be one of value of @ref LTDC_DE_POLARITY */ + + uint32_t PCPolarity; /*!< configures the pixel clock polarity. + This parameter can be one of value of @ref LTDC_PC_POLARITY */ + + uint32_t HorizontalSync; /*!< configures the number of Horizontal synchronization width. + This parameter must be a number between + Min_Data = 0x000 and Max_Data = 0xFFF. */ + + uint32_t VerticalSync; /*!< configures the number of Vertical synchronization height. + This parameter must be a number between + Min_Data = 0x000 and Max_Data = 0x7FF. */ + + uint32_t AccumulatedHBP; /*!< configures the accumulated horizontal back porch width. + This parameter must be a number between + Min_Data = LTDC_HorizontalSync and Max_Data = 0xFFF. */ + + uint32_t AccumulatedVBP; /*!< configures the accumulated vertical back porch height. + This parameter must be a number between + Min_Data = LTDC_VerticalSync and Max_Data = 0x7FF. */ + + uint32_t AccumulatedActiveW; /*!< configures the accumulated active width. + This parameter must be a number between + Min_Data = LTDC_AccumulatedHBP and Max_Data = 0xFFF. */ + + uint32_t AccumulatedActiveH; /*!< configures the accumulated active height. + This parameter must be a number between + Min_Data = LTDC_AccumulatedVBP and Max_Data = 0x7FF. */ + + uint32_t TotalWidth; /*!< configures the total width. + This parameter must be a number between + Min_Data = LTDC_AccumulatedActiveW and Max_Data = 0xFFF. */ + + uint32_t TotalHeigh; /*!< configures the total height. + This parameter must be a number between + Min_Data = LTDC_AccumulatedActiveH and Max_Data = 0x7FF. */ + + LTDC_ColorTypeDef Backcolor; /*!< Configures the background color. */ +} LTDC_InitTypeDef; + +/** + * @brief LTDC Layer structure definition + */ +typedef struct +{ + uint32_t WindowX0; /*!< Configures the Window Horizontal Start Position. + This parameter must be a number between + Min_Data = 0x000 and Max_Data = 0xFFF. */ + + uint32_t WindowX1; /*!< Configures the Window Horizontal Stop Position. + This parameter must be a number between + Min_Data = 0x000 and Max_Data = 0xFFF. */ + + uint32_t WindowY0; /*!< Configures the Window vertical Start Position. + This parameter must be a number between + Min_Data = 0x000 and Max_Data = 0x7FF. */ + + uint32_t WindowY1; /*!< Configures the Window vertical Stop Position. + This parameter must be a number between + Min_Data = 0x0000 and Max_Data = 0x7FF. */ + + uint32_t PixelFormat; /*!< Specifies the pixel format. + This parameter can be one of value of @ref LTDC_Pixelformat */ + + uint32_t Alpha; /*!< Specifies the constant alpha used for blending. + This parameter must be a number between + Min_Data = 0x00 and Max_Data = 0xFF. */ + + uint32_t Alpha0; /*!< Configures the default alpha value. + This parameter must be a number between + Min_Data = 0x00 and Max_Data = 0xFF. */ + + uint32_t BlendingFactor1; /*!< Select the blending factor 1. + This parameter can be one of value of @ref LTDC_BlendingFactor1 */ + + uint32_t BlendingFactor2; /*!< Select the blending factor 2. + This parameter can be one of value of @ref LTDC_BlendingFactor2 */ + + uint32_t FBStartAdress; /*!< Configures the color frame buffer address */ + + uint32_t ImageWidth; /*!< Configures the color frame buffer line length. + This parameter must be a number between + Min_Data = 0x0000 and Max_Data = 0x1FFF. */ + + uint32_t ImageHeight; /*!< Specifies the number of line in frame buffer. + This parameter must be a number between + Min_Data = 0x000 and Max_Data = 0x7FF. */ + + LTDC_ColorTypeDef Backcolor; /*!< Configures the layer background color. */ +} LTDC_LayerCfgTypeDef; + +/** + * @brief HAL LTDC State structures definition + */ +typedef enum +{ + HAL_LTDC_STATE_RESET = 0x00U, /*!< LTDC not yet initialized or disabled */ + HAL_LTDC_STATE_READY = 0x01U, /*!< LTDC initialized and ready for use */ + HAL_LTDC_STATE_BUSY = 0x02U, /*!< LTDC internal process is ongoing */ + HAL_LTDC_STATE_TIMEOUT = 0x03U, /*!< LTDC Timeout state */ + HAL_LTDC_STATE_ERROR = 0x04U /*!< LTDC state error */ +} HAL_LTDC_StateTypeDef; + +/** + * @brief LTDC handle Structure definition + */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) +typedef struct __LTDC_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ +{ + LTDC_TypeDef *Instance; /*!< LTDC Register base address */ + + LTDC_InitTypeDef Init; /*!< LTDC parameters */ + + LTDC_LayerCfgTypeDef LayerCfg[MAX_LAYER]; /*!< LTDC Layers parameters */ + + HAL_LockTypeDef Lock; /*!< LTDC Lock */ + + __IO HAL_LTDC_StateTypeDef State; /*!< LTDC state */ + + __IO uint32_t ErrorCode; /*!< LTDC Error code */ + +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + void (* LineEventCallback)(struct __LTDC_HandleTypeDef *hltdc); /*!< LTDC Line Event Callback */ + void (* ReloadEventCallback)(struct __LTDC_HandleTypeDef *hltdc); /*!< LTDC Reload Event Callback */ + void (* ErrorCallback)(struct __LTDC_HandleTypeDef *hltdc); /*!< LTDC Error Callback */ + + void (* MspInitCallback)(struct __LTDC_HandleTypeDef *hltdc); /*!< LTDC Msp Init callback */ + void (* MspDeInitCallback)(struct __LTDC_HandleTypeDef *hltdc); /*!< LTDC Msp DeInit callback */ + +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + + +} LTDC_HandleTypeDef; + +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL LTDC Callback ID enumeration definition + */ +typedef enum +{ + HAL_LTDC_MSPINIT_CB_ID = 0x00U, /*!< LTDC MspInit callback ID */ + HAL_LTDC_MSPDEINIT_CB_ID = 0x01U, /*!< LTDC MspDeInit callback ID */ + + HAL_LTDC_LINE_EVENT_CB_ID = 0x02U, /*!< LTDC Line Event Callback ID */ + HAL_LTDC_RELOAD_EVENT_CB_ID = 0x03U, /*!< LTDC Reload Callback ID */ + HAL_LTDC_ERROR_CB_ID = 0x04U /*!< LTDC Error Callback ID */ + +} HAL_LTDC_CallbackIDTypeDef; + +/** + * @brief HAL LTDC Callback pointer definition + */ +typedef void (*pLTDC_CallbackTypeDef)(LTDC_HandleTypeDef *hltdc); /*!< pointer to an LTDC callback function */ + +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LTDC_Exported_Constants LTDC Exported Constants + * @{ + */ + +/** @defgroup LTDC_Error_Code LTDC Error Code + * @{ + */ +#define HAL_LTDC_ERROR_NONE 0x00000000U /*!< LTDC No error */ +#define HAL_LTDC_ERROR_TE 0x00000001U /*!< LTDC Transfer error */ +#define HAL_LTDC_ERROR_FU 0x00000002U /*!< LTDC FIFO Underrun */ +#define HAL_LTDC_ERROR_TIMEOUT 0x00000020U /*!< LTDC Timeout error */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) +#define HAL_LTDC_ERROR_INVALID_CALLBACK 0x00000040U /*!< LTDC Invalid Callback error */ +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup LTDC_Layer LTDC Layer + * @{ + */ +#define LTDC_LAYER_1 0x00000000U /*!< LTDC Layer 1 */ +#define LTDC_LAYER_2 0x00000001U /*!< LTDC Layer 2 */ +/** + * @} + */ + +/** @defgroup LTDC_HS_POLARITY LTDC HS POLARITY + * @{ + */ +#define LTDC_HSPOLARITY_AL 0x00000000U /*!< Horizontal Synchronization is active low. */ +#define LTDC_HSPOLARITY_AH LTDC_GCR_HSPOL /*!< Horizontal Synchronization is active high. */ +/** + * @} + */ + +/** @defgroup LTDC_VS_POLARITY LTDC VS POLARITY + * @{ + */ +#define LTDC_VSPOLARITY_AL 0x00000000U /*!< Vertical Synchronization is active low. */ +#define LTDC_VSPOLARITY_AH LTDC_GCR_VSPOL /*!< Vertical Synchronization is active high. */ +/** + * @} + */ + +/** @defgroup LTDC_DE_POLARITY LTDC DE POLARITY + * @{ + */ +#define LTDC_DEPOLARITY_AL 0x00000000U /*!< Data Enable, is active low. */ +#define LTDC_DEPOLARITY_AH LTDC_GCR_DEPOL /*!< Data Enable, is active high. */ +/** + * @} + */ + +/** @defgroup LTDC_PC_POLARITY LTDC PC POLARITY + * @{ + */ +#define LTDC_PCPOLARITY_IPC 0x00000000U /*!< input pixel clock. */ +#define LTDC_PCPOLARITY_IIPC LTDC_GCR_PCPOL /*!< inverted input pixel clock. */ +/** + * @} + */ + +/** @defgroup LTDC_SYNC LTDC SYNC + * @{ + */ +#define LTDC_HORIZONTALSYNC (LTDC_SSCR_HSW >> 16U) /*!< Horizontal synchronization width. */ +#define LTDC_VERTICALSYNC LTDC_SSCR_VSH /*!< Vertical synchronization height. */ +/** + * @} + */ + +/** @defgroup LTDC_BACK_COLOR LTDC BACK COLOR + * @{ + */ +#define LTDC_COLOR 0x000000FFU /*!< Color mask */ +/** + * @} + */ + +/** @defgroup LTDC_BlendingFactor1 LTDC Blending Factor1 + * @{ + */ +#define LTDC_BLENDING_FACTOR1_CA 0x00000400U /*!< Blending factor : Cte Alpha */ +#define LTDC_BLENDING_FACTOR1_PAxCA 0x00000600U /*!< Blending factor : Cte Alpha x Pixel Alpha*/ +/** + * @} + */ + +/** @defgroup LTDC_BlendingFactor2 LTDC Blending Factor2 + * @{ + */ +#define LTDC_BLENDING_FACTOR2_CA 0x00000005U /*!< Blending factor : Cte Alpha */ +#define LTDC_BLENDING_FACTOR2_PAxCA 0x00000007U /*!< Blending factor : Cte Alpha x Pixel Alpha*/ +/** + * @} + */ + +/** @defgroup LTDC_Pixelformat LTDC Pixel format + * @{ + */ +#define LTDC_PIXEL_FORMAT_ARGB8888 0x00000000U /*!< ARGB8888 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_RGB888 0x00000001U /*!< RGB888 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_RGB565 0x00000002U /*!< RGB565 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_ARGB1555 0x00000003U /*!< ARGB1555 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_ARGB4444 0x00000004U /*!< ARGB4444 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_L8 0x00000005U /*!< L8 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_AL44 0x00000006U /*!< AL44 LTDC pixel format */ +#define LTDC_PIXEL_FORMAT_AL88 0x00000007U /*!< AL88 LTDC pixel format */ +/** + * @} + */ + +/** @defgroup LTDC_Alpha LTDC Alpha + * @{ + */ +#define LTDC_ALPHA LTDC_LxCACR_CONSTA /*!< LTDC Constant Alpha mask */ +/** + * @} + */ + +/** @defgroup LTDC_LAYER_Config LTDC LAYER Config + * @{ + */ +#define LTDC_STOPPOSITION (LTDC_LxWHPCR_WHSPPOS >> 16U) /*!< LTDC Layer stop position */ +#define LTDC_STARTPOSITION LTDC_LxWHPCR_WHSTPOS /*!< LTDC Layer start position */ + +#define LTDC_COLOR_FRAME_BUFFER LTDC_LxCFBLR_CFBLL /*!< LTDC Layer Line length */ +#define LTDC_LINE_NUMBER LTDC_LxCFBLNR_CFBLNBR /*!< LTDC Layer Line number */ +/** + * @} + */ + +/** @defgroup LTDC_Interrupts LTDC Interrupts + * @{ + */ +#define LTDC_IT_LI LTDC_IER_LIE /*!< LTDC Line Interrupt */ +#define LTDC_IT_FU LTDC_IER_FUIE /*!< LTDC FIFO Underrun Interrupt */ +#define LTDC_IT_TE LTDC_IER_TERRIE /*!< LTDC Transfer Error Interrupt */ +#define LTDC_IT_RR LTDC_IER_RRIE /*!< LTDC Register Reload Interrupt */ +/** + * @} + */ + +/** @defgroup LTDC_Flags LTDC Flags + * @{ + */ +#define LTDC_FLAG_LI LTDC_ISR_LIF /*!< LTDC Line Interrupt Flag */ +#define LTDC_FLAG_FU LTDC_ISR_FUIF /*!< LTDC FIFO Underrun interrupt Flag */ +#define LTDC_FLAG_TE LTDC_ISR_TERRIF /*!< LTDC Transfer Error interrupt Flag */ +#define LTDC_FLAG_RR LTDC_ISR_RRIF /*!< LTDC Register Reload interrupt Flag */ +/** + * @} + */ + +/** @defgroup LTDC_Reload_Type LTDC Reload Type + * @{ + */ +#define LTDC_RELOAD_IMMEDIATE LTDC_SRCR_IMR /*!< Immediate Reload */ +#define LTDC_RELOAD_VERTICAL_BLANKING LTDC_SRCR_VBR /*!< Vertical Blanking Reload */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup LTDC_Exported_Macros LTDC Exported Macros + * @{ + */ + +/** @brief Reset LTDC handle state. + * @param __HANDLE__ LTDC handle + * @retval None + */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) +#define __HAL_LTDC_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_LTDC_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_LTDC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LTDC_STATE_RESET) +#endif /*USE_HAL_LTDC_REGISTER_CALLBACKS */ + +/** + * @brief Enable the LTDC. + * @param __HANDLE__ LTDC handle + * @retval None. + */ +#define __HAL_LTDC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR |= LTDC_GCR_LTDCEN) + +/** + * @brief Disable the LTDC. + * @param __HANDLE__ LTDC handle + * @retval None. + */ +#define __HAL_LTDC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->GCR &= ~(LTDC_GCR_LTDCEN)) + +/** + * @brief Enable the LTDC Layer. + * @param __HANDLE__ LTDC handle + * @param __LAYER__ Specify the layer to be enabled. + * This parameter can be LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1). + * @retval None. + */ +#define __HAL_LTDC_LAYER_ENABLE(__HANDLE__, __LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR\ + |= (uint32_t)LTDC_LxCR_LEN) + +/** + * @brief Disable the LTDC Layer. + * @param __HANDLE__ LTDC handle + * @param __LAYER__ Specify the layer to be disabled. + * This parameter can be LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1). + * @retval None. + */ +#define __HAL_LTDC_LAYER_DISABLE(__HANDLE__, __LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR\ + &= ~(uint32_t)LTDC_LxCR_LEN) + +/** + * @brief Reload immediately all LTDC Layers. + * @param __HANDLE__ LTDC handle + * @retval None. + */ +#define __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_IMR) + +/** + * @brief Reload during vertical blanking period all LTDC Layers. + * @param __HANDLE__ LTDC handle + * @retval None. + */ +#define __HAL_LTDC_VERTICAL_BLANKING_RELOAD_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_VBR) + +/* Interrupt & Flag management */ +/** + * @brief Get the LTDC pending flags. + * @param __HANDLE__ LTDC handle + * @param __FLAG__ Get the specified flag. + * This parameter can be any combination of the following values: + * @arg LTDC_FLAG_LI: Line Interrupt flag + * @arg LTDC_FLAG_FU: FIFO Underrun Interrupt flag + * @arg LTDC_FLAG_TE: Transfer Error interrupt flag + * @arg LTDC_FLAG_RR: Register Reload Interrupt Flag + * @retval The state of FLAG (SET or RESET). + */ +#define __HAL_LTDC_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__)) + +/** + * @brief Clears the LTDC pending flags. + * @param __HANDLE__ LTDC handle + * @param __FLAG__ Specify the flag to clear. + * This parameter can be any combination of the following values: + * @arg LTDC_FLAG_LI: Line Interrupt flag + * @arg LTDC_FLAG_FU: FIFO Underrun Interrupt flag + * @arg LTDC_FLAG_TE: Transfer Error interrupt flag + * @arg LTDC_FLAG_RR: Register Reload Interrupt Flag + * @retval None + */ +#define __HAL_LTDC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** + * @brief Enables the specified LTDC interrupts. + * @param __HANDLE__ LTDC handle + * @param __INTERRUPT__ Specify the LTDC interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg LTDC_IT_LI: Line Interrupt flag + * @arg LTDC_IT_FU: FIFO Underrun Interrupt flag + * @arg LTDC_IT_TE: Transfer Error interrupt flag + * @arg LTDC_IT_RR: Register Reload Interrupt Flag + * @retval None + */ +#define __HAL_LTDC_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) + +/** + * @brief Disables the specified LTDC interrupts. + * @param __HANDLE__ LTDC handle + * @param __INTERRUPT__ Specify the LTDC interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg LTDC_IT_LI: Line Interrupt flag + * @arg LTDC_IT_FU: FIFO Underrun Interrupt flag + * @arg LTDC_IT_TE: Transfer Error interrupt flag + * @arg LTDC_IT_RR: Register Reload Interrupt Flag + * @retval None + */ +#define __HAL_LTDC_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified LTDC interrupt has occurred or not. + * @param __HANDLE__ LTDC handle + * @param __INTERRUPT__ Specify the LTDC interrupt source to check. + * This parameter can be one of the following values: + * @arg LTDC_IT_LI: Line Interrupt flag + * @arg LTDC_IT_FU: FIFO Underrun Interrupt flag + * @arg LTDC_IT_TE: Transfer Error interrupt flag + * @arg LTDC_IT_RR: Register Reload Interrupt Flag + * @retval The state of INTERRUPT (SET or RESET). + */ +#define __HAL_LTDC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__)) +/** + * @} + */ + +/* Include LTDC HAL Extension module */ +#include "stm32h7xx_hal_ltdc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup LTDC_Exported_Functions + * @{ + */ +/** @addtogroup LTDC_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc); +HAL_StatusTypeDef HAL_LTDC_DeInit(LTDC_HandleTypeDef *hltdc); +void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc); +void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef *hltdc); +void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc); +void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc); +void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_LTDC_RegisterCallback(LTDC_HandleTypeDef *hltdc, HAL_LTDC_CallbackIDTypeDef CallbackID, + pLTDC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_LTDC_UnRegisterCallback(LTDC_HandleTypeDef *hltdc, HAL_LTDC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup LTDC_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc); +/** + * @} + */ + +/** @addtogroup LTDC_Exported_Functions_Group3 + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetWindowSize(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetWindowPosition(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetPixelFormat(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetPitch(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_ConfigCLUT(LTDC_HandleTypeDef *hltdc, uint32_t *pCLUT, uint32_t CLUTSize, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line); +HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc); +HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc); +HAL_StatusTypeDef HAL_LTDC_Reload(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType); +HAL_StatusTypeDef HAL_LTDC_ConfigLayer_NoReload(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, + uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetWindowSize_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, + uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetWindowPosition_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, + uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetPixelFormat_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetAlpha_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetAddress_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_SetPitch_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); +HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx); + +/** + * @} + */ + +/** @addtogroup LTDC_Exported_Functions_Group4 + * @{ + */ +/* Peripheral State functions *************************************************/ +HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc); +uint32_t HAL_LTDC_GetError(LTDC_HandleTypeDef *hltdc); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup LTDC_Private_Macros LTDC Private Macros + * @{ + */ +#define LTDC_LAYER(__HANDLE__, __LAYER__) ((LTDC_Layer_TypeDef *)((uint32_t)(\ + ((uint32_t)((__HANDLE__)->Instance))\ + + 0x84U + (0x80U*(__LAYER__))))) +#define IS_LTDC_LAYER(__LAYER__) ((__LAYER__) < MAX_LAYER) +#define IS_LTDC_HSPOL(__HSPOL__) (((__HSPOL__) == LTDC_HSPOLARITY_AL)\ + || ((__HSPOL__) == LTDC_HSPOLARITY_AH)) +#define IS_LTDC_VSPOL(__VSPOL__) (((__VSPOL__) == LTDC_VSPOLARITY_AL)\ + || ((__VSPOL__) == LTDC_VSPOLARITY_AH)) +#define IS_LTDC_DEPOL(__DEPOL__) (((__DEPOL__) == LTDC_DEPOLARITY_AL)\ + || ((__DEPOL__) == LTDC_DEPOLARITY_AH)) +#define IS_LTDC_PCPOL(__PCPOL__) (((__PCPOL__) == LTDC_PCPOLARITY_IPC)\ + || ((__PCPOL__) == LTDC_PCPOLARITY_IIPC)) +#define IS_LTDC_HSYNC(__HSYNC__) ((__HSYNC__) <= LTDC_HORIZONTALSYNC) +#define IS_LTDC_VSYNC(__VSYNC__) ((__VSYNC__) <= LTDC_VERTICALSYNC) +#define IS_LTDC_AHBP(__AHBP__) ((__AHBP__) <= LTDC_HORIZONTALSYNC) +#define IS_LTDC_AVBP(__AVBP__) ((__AVBP__) <= LTDC_VERTICALSYNC) +#define IS_LTDC_AAW(__AAW__) ((__AAW__) <= LTDC_HORIZONTALSYNC) +#define IS_LTDC_AAH(__AAH__) ((__AAH__) <= LTDC_VERTICALSYNC) +#define IS_LTDC_TOTALW(__TOTALW__) ((__TOTALW__) <= LTDC_HORIZONTALSYNC) +#define IS_LTDC_TOTALH(__TOTALH__) ((__TOTALH__) <= LTDC_VERTICALSYNC) +#define IS_LTDC_BLUEVALUE(__BBLUE__) ((__BBLUE__) <= LTDC_COLOR) +#define IS_LTDC_GREENVALUE(__BGREEN__) ((__BGREEN__) <= LTDC_COLOR) +#define IS_LTDC_REDVALUE(__BRED__) ((__BRED__) <= LTDC_COLOR) +#define IS_LTDC_BLENDING_FACTOR1(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_CA) || \ + ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR1_PAxCA)) +#define IS_LTDC_BLENDING_FACTOR2(__BLENDING_FACTOR1__) (((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_CA) || \ + ((__BLENDING_FACTOR1__) == LTDC_BLENDING_FACTOR2_PAxCA)) +#define IS_LTDC_PIXEL_FORMAT(__PIXEL_FORMAT__) (((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB8888) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB888) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_RGB565) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB1555) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_ARGB4444) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_L8) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL44) || \ + ((__PIXEL_FORMAT__) == LTDC_PIXEL_FORMAT_AL88)) +#define IS_LTDC_ALPHA(__ALPHA__) ((__ALPHA__) <= LTDC_ALPHA) +#define IS_LTDC_HCONFIGST(__HCONFIGST__) ((__HCONFIGST__) <= LTDC_STARTPOSITION) +#define IS_LTDC_HCONFIGSP(__HCONFIGSP__) ((__HCONFIGSP__) <= LTDC_STOPPOSITION) +#define IS_LTDC_VCONFIGST(__VCONFIGST__) ((__VCONFIGST__) <= LTDC_STARTPOSITION) +#define IS_LTDC_VCONFIGSP(__VCONFIGSP__) ((__VCONFIGSP__) <= LTDC_STOPPOSITION) +#define IS_LTDC_CFBP(__CFBP__) ((__CFBP__) <= LTDC_COLOR_FRAME_BUFFER) +#define IS_LTDC_CFBLL(__CFBLL__) ((__CFBLL__) <= LTDC_COLOR_FRAME_BUFFER) +#define IS_LTDC_CFBLNBR(__CFBLNBR__) ((__CFBLNBR__) <= LTDC_LINE_NUMBER) +#define IS_LTDC_LIPOS(__LIPOS__) ((__LIPOS__) <= 0x7FFU) +#define IS_LTDC_RELOAD(__RELOADTYPE__) (((__RELOADTYPE__) == LTDC_RELOAD_IMMEDIATE) || \ + ((__RELOADTYPE__) == LTDC_RELOAD_VERTICAL_BLANKING)) +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup LTDC_Private_Functions LTDC Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LTDC */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_LTDC_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h new file mode 100644 index 0000000..15e9adf --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc_ex.h @@ -0,0 +1,83 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_ltdc_ex.h + * @author MCD Application Team + * @brief Header file of LTDC HAL Extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_LTDC_EX_H +#define STM32H7xx_HAL_LTDC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +#if defined (LTDC) && defined (DSI) + +#include "stm32h7xx_hal_dsi.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup LTDCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup LTDCEx_Exported_Functions + * @{ + */ + +/** @addtogroup LTDCEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg); +HAL_StatusTypeDef HAL_LTDCEx_StructInitFromAdaptedCommandConfig(LTDC_HandleTypeDef *hltdc, DSI_CmdCfgTypeDef *CmdCfg); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LTDC && DSI */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_LTDC_EX_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h new file mode 100644 index 0000000..a39cc0d --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h @@ -0,0 +1,868 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_mdma.h + * @author MCD Application Team + * @brief Header file of DMA HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_MDMA_H +#define STM32H7xx_HAL_MDMA_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup MDMA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup MDMA_Exported_Types MDMA Exported Types + * @brief MDMA Exported Types + * @{ + */ + +/** + * @brief MDMA Configuration Structure definition + */ +typedef struct +{ + + uint32_t Request; /*!< Specifies the MDMA request. + This parameter can be a value of @ref MDMA_Request_selection*/ + + uint32_t TransferTriggerMode; /*!< Specifies the Trigger Transfer mode : each request triggers a : + a buffer transfer, a block transfer, a repeated block transfer or a linked list transfer + This parameter can be a value of @ref MDMA_Transfer_TriggerMode */ + + uint32_t Priority; /*!< Specifies the software priority for the MDMAy channelx. + This parameter can be a value of @ref MDMA_Priority_level */ + + uint32_t Endianness; /*!< Specifies if the MDMA transactions preserve the Little endianness. + This parameter can be a value of @ref MDMA_Endianness */ + + uint32_t SourceInc; /*!< Specifies if the Source increment mode . + This parameter can be a value of @ref MDMA_Source_increment_mode */ + + uint32_t DestinationInc; /*!< Specifies if the Destination increment mode . + This parameter can be a value of @ref MDMA_Destination_increment_mode */ + + uint32_t SourceDataSize; /*!< Specifies the source data size. + This parameter can be a value of @ref MDMA_Source_data_size */ + + uint32_t DestDataSize; /*!< Specifies the destination data size. + This parameter can be a value of @ref MDMA_Destination_data_size */ + + + uint32_t DataAlignment; /*!< Specifies the source to destination Memory data packing/padding mode. + This parameter can be a value of @ref MDMA_data_Alignment */ + + uint32_t BufferTransferLength; /*!< Specifies the buffer Transfer Length (number of bytes), + this is the number of bytes to be transferred in a single transfer (1 byte to 128 bytes)*/ + + uint32_t SourceBurst; /*!< Specifies the Burst transfer configuration for the source memory transfers. + It specifies the amount of data to be transferred in a single non interruptible + transaction. + This parameter can be a value of @ref MDMA_Source_burst + @note : the burst may be FIXED/INCR based on SourceInc value , + the BURST must be programmed as to ensure that the burst size will be lower than than + BufferTransferLength */ + + uint32_t DestBurst; /*!< Specifies the Burst transfer configuration for the destination memory transfers. + It specifies the amount of data to be transferred in a single non interruptible + transaction. + This parameter can be a value of @ref MDMA_Destination_burst + @note : the burst may be FIXED/INCR based on DestinationInc value , + the BURST must be programmed as to ensure that the burst size will be lower than than + BufferTransferLength */ + + int32_t SourceBlockAddressOffset; /*!< this field specifies the Next block source address offset + signed value : if > 0 then increment the next block source Address by offset from where the last block ends + if < 0 then decrement the next block source Address by offset from where the last block ends + if == 0, the next block source address starts from where the last block ends + */ + + + int32_t DestBlockAddressOffset; /*!< this field specifies the Next block destination address offset + signed value : if > 0 then increment the next block destination Address by offset from where the last block ends + if < 0 then decrement the next block destination Address by offset from where the last block ends + if == 0, the next block destination address starts from where the last block ends + */ + +}MDMA_InitTypeDef; + +/** + * @brief HAL MDMA linked list node structure definition + * @note The Linked list node allows to define a new MDMA configuration + * (CTCR ,CBNDTR ,CSAR ,CDAR ,CBRUR, CLAR, CTBR, CMAR and CMDR registers). + * When CLAR register is configured to a non NULL value , each time a transfer ends, + * a new configuration (linked list node) is automatically loaded from the address given in CLAR register. + */ +typedef struct +{ + __IO uint32_t CTCR; /*!< New CTCR register configuration for the given MDMA linked list node */ + __IO uint32_t CBNDTR; /*!< New CBNDTR register configuration for the given MDMA linked list node */ + __IO uint32_t CSAR; /*!< New CSAR register configuration for the given MDMA linked list node */ + __IO uint32_t CDAR; /*!< New CDAR register configuration for the given MDMA linked list node */ + __IO uint32_t CBRUR; /*!< New CBRUR register configuration for the given MDMA linked list node */ + __IO uint32_t CLAR; /*!< New CLAR register configuration for the given MDMA linked list node */ + __IO uint32_t CTBR; /*!< New CTBR register configuration for the given MDMA linked list node */ + __IO uint32_t Reserved; /*!< Reserved register */ + __IO uint32_t CMAR; /*!< New CMAR register configuration for the given MDMA linked list node */ + __IO uint32_t CMDR; /*!< New CMDR register configuration for the given MDMA linked list node */ + +}MDMA_LinkNodeTypeDef; + +/** + * @brief HAL MDMA linked list node configuration structure definition + * @note used with HAL_MDMA_LinkedList_CreateNode function + */ +typedef struct +{ + MDMA_InitTypeDef Init; /*!< configuration of the specified MDMA Linked List Node */ + uint32_t SrcAddress; /*!< The source memory address for the Linked list Node */ + uint32_t DstAddress; /*!< The destination memory address for the Linked list Node */ + uint32_t BlockDataLength; /*!< The data length of a block in bytes */ + uint32_t BlockCount; /*!< The number of blocks to be transferred */ + + uint32_t PostRequestMaskAddress; /*!< specifies the address to be updated (written) with PostRequestMaskData after a request is served. + PostRequestMaskAddress and PostRequestMaskData could be used to automatically clear a peripheral flag when the request is served */ + + uint32_t PostRequestMaskData; /*!< specifies the value to be written to PostRequestMaskAddress after a request is served. + PostRequestMaskAddress and PostRequestMaskData could be used to automatically clear a peripheral flag when the request is served */ + + +}MDMA_LinkNodeConfTypeDef; + + +/** + * @brief HAL MDMA State structure definition + */ +typedef enum +{ + HAL_MDMA_STATE_RESET = 0x00U, /*!< MDMA not yet initialized or disabled */ + HAL_MDMA_STATE_READY = 0x01U, /*!< MDMA initialized and ready for use */ + HAL_MDMA_STATE_BUSY = 0x02U, /*!< MDMA process is ongoing */ + HAL_MDMA_STATE_ERROR = 0x03U, /*!< MDMA error state */ + HAL_MDMA_STATE_ABORT = 0x04U, /*!< MDMA Abort state */ + +}HAL_MDMA_StateTypeDef; + +/** + * @brief HAL MDMA Level Complete structure definition + */ +typedef enum +{ + HAL_MDMA_FULL_TRANSFER = 0x00U, /*!< Full transfer */ + HAL_MDMA_BUFFER_TRANSFER = 0x01U, /*!< Buffer Transfer */ + HAL_MDMA_BLOCK_TRANSFER = 0x02U, /*!< Block Transfer */ + HAL_MDMA_REPEAT_BLOCK_TRANSFER = 0x03U /*!< repeat block Transfer */ + +}HAL_MDMA_LevelCompleteTypeDef; + +/** + * @brief HAL MDMA Callbacks IDs structure definition + */ +typedef enum +{ + HAL_MDMA_XFER_CPLT_CB_ID = 0x00U, /*!< Full transfer */ + HAL_MDMA_XFER_BUFFERCPLT_CB_ID = 0x01U, /*!< Buffer Transfer */ + HAL_MDMA_XFER_BLOCKCPLT_CB_ID = 0x02U, /*!< Block Transfer */ + HAL_MDMA_XFER_REPBLOCKCPLT_CB_ID = 0x03U, /*!< Repeated Block Transfer */ + HAL_MDMA_XFER_ERROR_CB_ID = 0x04U, /*!< Error */ + HAL_MDMA_XFER_ABORT_CB_ID = 0x05U, /*!< Abort */ + HAL_MDMA_XFER_ALL_CB_ID = 0x06U /*!< All */ + +}HAL_MDMA_CallbackIDTypeDef; + + +/** + * @brief MDMA handle Structure definition + */ +typedef struct __MDMA_HandleTypeDef +{ + MDMA_Channel_TypeDef *Instance; /*!< Register base address */ + + MDMA_InitTypeDef Init; /*!< MDMA communication parameters */ + + HAL_LockTypeDef Lock; /*!< MDMA locking object */ + + __IO HAL_MDMA_StateTypeDef State; /*!< MDMA transfer state */ + + void *Parent; /*!< Parent object state */ + + void (* XferCpltCallback)( struct __MDMA_HandleTypeDef * hmdma); /*!< MDMA transfer complete callback */ + + void (* XferBufferCpltCallback)( struct __MDMA_HandleTypeDef * hmdma); /*!< MDMA buffer transfer complete callback */ + + void (* XferBlockCpltCallback)( struct __MDMA_HandleTypeDef * hmdma); /*!< MDMA block transfer complete callback */ + + void (* XferRepeatBlockCpltCallback)( struct __MDMA_HandleTypeDef * hmdma); /*!< MDMA block transfer repeat callback */ + + void (* XferErrorCallback)( struct __MDMA_HandleTypeDef * hmdma); /*!< MDMA transfer error callback */ + + void (* XferAbortCallback)( struct __MDMA_HandleTypeDef * hmdma); /*!< MDMA transfer Abort callback */ + + + MDMA_LinkNodeTypeDef *FirstLinkedListNodeAddress; /*!< specifies the first node address of the transfer list + (after the initial node defined by the Init struct) + this parameter is used internally by the MDMA driver + to construct the linked list node + */ + + MDMA_LinkNodeTypeDef *LastLinkedListNodeAddress; /*!< specifies the last node address of the transfer list + this parameter is used internally by the MDMA driver + to construct the linked list node + */ + uint32_t LinkedListNodeCounter; /*!< Number of nodes in the MDMA linked list */ + + __IO uint32_t ErrorCode; /*!< MDMA Error code */ + +} MDMA_HandleTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup MDMA_Exported_Constants MDMA Exported Constants + * @brief MDMA Exported constants + * @{ + */ + +/** @defgroup MDMA_Error_Codes MDMA Error Codes + * @brief MDMA Error Codes + * @{ + */ +#define HAL_MDMA_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_MDMA_ERROR_READ_XFER ((uint32_t)0x00000001U) /*!< Read Transfer error */ +#define HAL_MDMA_ERROR_WRITE_XFER ((uint32_t)0x00000002U) /*!< Write Transfer error */ +#define HAL_MDMA_ERROR_MASK_DATA ((uint32_t)0x00000004U) /*!< Error Mask Data error */ +#define HAL_MDMA_ERROR_LINKED_LIST ((uint32_t)0x00000008U) /*!< Linked list Data error */ +#define HAL_MDMA_ERROR_ALIGNMENT ((uint32_t)0x00000010U) /*!< Address/Size alignment error */ +#define HAL_MDMA_ERROR_BLOCK_SIZE ((uint32_t)0x00000020U) /*!< Block Size error */ +#define HAL_MDMA_ERROR_TIMEOUT ((uint32_t)0x00000040U) /*!< Timeout error */ +#define HAL_MDMA_ERROR_NO_XFER ((uint32_t)0x00000080U) /*!< Abort or SW trigger requested with no Xfer ongoing */ +#define HAL_MDMA_ERROR_BUSY ((uint32_t)0x00000100U) /*!< DeInit or SW trigger requested with Xfer ongoing */ + +/** + * @} + */ + +/** @defgroup MDMA_Request_selection MDMA Request selection + * @brief MDMA_Request_selection + * @{ + */ + +#define MDMA_REQUEST_DMA1_Stream0_TC ((uint32_t)0x00000000U) /*!< MDMA HW request is DMA1 Stream 0 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream1_TC ((uint32_t)0x00000001U) /*!< MDMA HW request is DMA1 Stream 1 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream2_TC ((uint32_t)0x00000002U) /*!< MDMA HW request is DMA1 Stream 2 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream3_TC ((uint32_t)0x00000003U) /*!< MDMA HW request is DMA1 Stream 3 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream4_TC ((uint32_t)0x00000004U) /*!< MDMA HW request is DMA1 Stream 4 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream5_TC ((uint32_t)0x00000005U) /*!< MDMA HW request is DMA1 Stream 5 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream6_TC ((uint32_t)0x00000006U) /*!< MDMA HW request is DMA1 Stream 6 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA1_Stream7_TC ((uint32_t)0x00000007U) /*!< MDMA HW request is DMA1 Stream 7 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream0_TC ((uint32_t)0x00000008U) /*!< MDMA HW request is DMA2 Stream 0 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream1_TC ((uint32_t)0x00000009U) /*!< MDMA HW request is DMA2 Stream 1 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream2_TC ((uint32_t)0x0000000AU) /*!< MDMA HW request is DMA2 Stream 2 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream3_TC ((uint32_t)0x0000000BU) /*!< MDMA HW request is DMA2 Stream 3 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream4_TC ((uint32_t)0x0000000CU) /*!< MDMA HW request is DMA2 Stream 4 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream5_TC ((uint32_t)0x0000000DU) /*!< MDMA HW request is DMA2 Stream 5 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream6_TC ((uint32_t)0x0000000EU) /*!< MDMA HW request is DMA2 Stream 6 Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2_Stream7_TC ((uint32_t)0x0000000FU) /*!< MDMA HW request is DMA2 Stream 7 Transfer Complete Flag */ +#if defined (LTDC) +#define MDMA_REQUEST_LTDC_LINE_IT ((uint32_t)0x00000010U) /*!< MDMA HW request is LTDC Line interrupt Flag */ +#endif /* LTDC */ +#if defined (JPEG) +#define MDMA_REQUEST_JPEG_INFIFO_TH ((uint32_t)0x00000011U) /*!< MDMA HW request is JPEG Input FIFO threshold Flag */ +#define MDMA_REQUEST_JPEG_INFIFO_NF ((uint32_t)0x00000012U) /*!< MDMA HW request is JPEG Input FIFO not full Flag */ +#define MDMA_REQUEST_JPEG_OUTFIFO_TH ((uint32_t)0x00000013U) /*!< MDMA HW request is JPEG Output FIFO threshold Flag */ +#define MDMA_REQUEST_JPEG_OUTFIFO_NE ((uint32_t)0x00000014U) /*!< MDMA HW request is JPEG Output FIFO not empty Flag */ +#define MDMA_REQUEST_JPEG_END_CONVERSION ((uint32_t)0x00000015U) /*!< MDMA HW request is JPEG End of conversion Flag */ +#endif /* JPEG */ +#if defined (OCTOSPI1) +#define MDMA_REQUEST_OCTOSPI1_FIFO_TH ((uint32_t)0x00000016U) /*!< MDMA HW request is OCTOSPI1 FIFO threshold Flag */ +#define MDMA_REQUEST_OCTOSPI1_TC ((uint32_t)0x00000017U) /*!< MDMA HW request is OCTOSPI1 Transfer complete Flag */ +#endif /* OCTOSPI1 */ +#if defined (QUADSPI) +#define MDMA_REQUEST_QUADSPI_FIFO_TH ((uint32_t)0x00000016U) /*!< MDMA HW request is QSPI FIFO threshold Flag */ +#define MDMA_REQUEST_QUADSPI_TC ((uint32_t)0x00000017U) /*!< MDMA HW request is QSPI Transfer complete Flag */ +#endif /* QUADSPI */ +#define MDMA_REQUEST_DMA2D_CLUT_TC ((uint32_t)0x00000018U) /*!< MDMA HW request is DMA2D CLUT Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2D_TC ((uint32_t)0x00000019U) /*!< MDMA HW request is DMA2D Transfer Complete Flag */ +#define MDMA_REQUEST_DMA2D_TW ((uint32_t)0x0000001AU) /*!< MDMA HW request is DMA2D Transfer Watermark Flag */ + +#if defined (DSI) +#define MDMA_REQUEST_DSI_TEARING_EFFECT ((uint32_t)0x0000001BU) /*!< MDMA HW request is DSI Tearing Effect Flag */ +#define MDMA_REQUEST_DSI_END_REFRESH ((uint32_t)0x0000001CU) /*!< MDMA HW request is DSI End of refresh Flag */ +#endif /* DSI */ + +#define MDMA_REQUEST_SDMMC1_END_DATA ((uint32_t)0x0000001DU) /*!< MDMA HW request is SDMMC1 End of Data Flag */ + +#define MDMA_REQUEST_SDMMC1_DMA_ENDBUFFER ((uint32_t)0x0000001EU) /*!< MDMA HW request is SDMMC1 Internal DMA buffer End Flag */ +#define MDMA_REQUEST_SDMMC1_COMMAND_END ((uint32_t)0x0000001FU) /*!< MDMA HW request is SDMMC1 Command End Flag */ + +#if defined (OCTOSPI2) +#define MDMA_REQUEST_OCTOSPI2_FIFO_TH ((uint32_t)0x00000020U) /*!< MDMA HW request is OCTOSPI2 FIFO threshold Flag */ +#define MDMA_REQUEST_OCTOSPI2_TC ((uint32_t)0x00000021U) /*!< MDMA HW request is OCTOSPI2 Transfer complete Flag */ +#endif /* OCTOSPI2 */ + +#define MDMA_REQUEST_SW ((uint32_t)0x40000000U) /*!< MDMA SW request */ + +/** + * @} + */ + +/** @defgroup MDMA_Transfer_TriggerMode MDMA Transfer Trigger Mode + * @brief MDMA Transfer Trigger Mode + * @{ + */ +#define MDMA_BUFFER_TRANSFER ((uint32_t)0x00000000U) /*!< Each MDMA request (SW or HW) triggers a buffer transfer */ +#define MDMA_BLOCK_TRANSFER ((uint32_t)MDMA_CTCR_TRGM_0) /*!< Each MDMA request (SW or HW) triggers a block transfer */ +#define MDMA_REPEAT_BLOCK_TRANSFER ((uint32_t)MDMA_CTCR_TRGM_1) /*!< Each MDMA request (SW or HW) triggers a repeated block transfer */ +#define MDMA_FULL_TRANSFER ((uint32_t)MDMA_CTCR_TRGM) /*!< Each MDMA request (SW or HW) triggers a Full transfer or a linked list transfer if any */ + +/** + * @} + */ + +/** @defgroup MDMA_Priority_level MDMA Priority level + * @brief MDMA Priority level + * @{ + */ +#define MDMA_PRIORITY_LOW ((uint32_t)0x00000000U) /*!< Priority level: Low */ +#define MDMA_PRIORITY_MEDIUM ((uint32_t)MDMA_CCR_PL_0) /*!< Priority level: Medium */ +#define MDMA_PRIORITY_HIGH ((uint32_t)MDMA_CCR_PL_1) /*!< Priority level: High */ +#define MDMA_PRIORITY_VERY_HIGH ((uint32_t)MDMA_CCR_PL) /*!< Priority level: Very High */ + +/** + * @} + */ + + +/** @defgroup MDMA_Endianness MDMA Endianness + * @brief MDMA Endianness + * @{ + */ +#define MDMA_LITTLE_ENDIANNESS_PRESERVE ((uint32_t)0x00000000U) /*!< little endianness preserve */ +#define MDMA_LITTLE_BYTE_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_BEX) /*!< BYTEs endianness exchange when destination data size is > Byte */ +#define MDMA_LITTLE_HALFWORD_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_HEX) /*!< HALF WORDs endianness exchange when destination data size is > HALF WORD */ +#define MDMA_LITTLE_WORD_ENDIANNESS_EXCHANGE ((uint32_t)MDMA_CCR_WEX) /*!< WORDs endianness exchange when destination data size is > DOUBLE WORD */ + +/** + * @} + */ + +/** @defgroup MDMA_Source_increment_mode MDMA Source increment mode + * @brief MDMA Source increment mode + * @{ + */ +#define MDMA_SRC_INC_DISABLE ((uint32_t)0x00000000U) /*!< Source address pointer is fixed */ +#define MDMA_SRC_INC_BYTE ((uint32_t)MDMA_CTCR_SINC_1) /*!< Source address pointer is incremented by a BYTE (8 bits) */ +#define MDMA_SRC_INC_HALFWORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS_0) /*!< Source address pointer is incremented by a half Word (16 bits) */ +#define MDMA_SRC_INC_WORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS_1) /*!< Source address pointer is incremented by a Word (32 bits) */ +#define MDMA_SRC_INC_DOUBLEWORD ((uint32_t)MDMA_CTCR_SINC_1 | (uint32_t)MDMA_CTCR_SINCOS) /*!< Source address pointer is incremented by a double Word (64 bits)) */ +#define MDMA_SRC_DEC_BYTE ((uint32_t)MDMA_CTCR_SINC) /*!< Source address pointer is decremented by a BYTE (8 bits) */ +#define MDMA_SRC_DEC_HALFWORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS_0) /*!< Source address pointer is decremented by a half Word (16 bits) */ +#define MDMA_SRC_DEC_WORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS_1) /*!< Source address pointer is decremented by a Word (32 bits) */ +#define MDMA_SRC_DEC_DOUBLEWORD ((uint32_t)MDMA_CTCR_SINC | (uint32_t)MDMA_CTCR_SINCOS) /*!< Source address pointer is decremented by a double Word (64 bits)) */ + +/** + * @} + */ + +/** @defgroup MDMA_Destination_increment_mode MDMA Destination increment mode + * @brief MDMA Destination increment mode + * @{ + */ +#define MDMA_DEST_INC_DISABLE ((uint32_t)0x00000000U) /*!< Source address pointer is fixed */ +#define MDMA_DEST_INC_BYTE ((uint32_t)MDMA_CTCR_DINC_1) /*!< Source address pointer is incremented by a BYTE (8 bits) */ +#define MDMA_DEST_INC_HALFWORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS_0) /*!< Source address pointer is incremented by a half Word (16 bits) */ +#define MDMA_DEST_INC_WORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS_1) /*!< Source address pointer is incremented by a Word (32 bits) */ +#define MDMA_DEST_INC_DOUBLEWORD ((uint32_t)MDMA_CTCR_DINC_1 | (uint32_t)MDMA_CTCR_DINCOS) /*!< Source address pointer is incremented by a double Word (64 bits)) */ +#define MDMA_DEST_DEC_BYTE ((uint32_t)MDMA_CTCR_DINC) /*!< Source address pointer is decremented by a BYTE (8 bits) */ +#define MDMA_DEST_DEC_HALFWORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS_0) /*!< Source address pointer is decremented by a half Word (16 bits) */ +#define MDMA_DEST_DEC_WORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS_1) /*!< Source address pointer is decremented by a Word (32 bits) */ +#define MDMA_DEST_DEC_DOUBLEWORD ((uint32_t)MDMA_CTCR_DINC | (uint32_t)MDMA_CTCR_DINCOS) /*!< Source address pointer is decremented by a double Word (64 bits)) */ + +/** + * @} + */ + +/** @defgroup MDMA_Source_data_size MDMA Source data size + * @brief MDMA Source data size + * @{ + */ +#define MDMA_SRC_DATASIZE_BYTE ((uint32_t)0x00000000U) /*!< Source data size is Byte */ +#define MDMA_SRC_DATASIZE_HALFWORD ((uint32_t)MDMA_CTCR_SSIZE_0) /*!< Source data size is half word */ +#define MDMA_SRC_DATASIZE_WORD ((uint32_t)MDMA_CTCR_SSIZE_1) /*!< Source data size is word */ +#define MDMA_SRC_DATASIZE_DOUBLEWORD ((uint32_t)MDMA_CTCR_SSIZE) /*!< Source data size is double word */ + +/** + * @} + */ + +/** @defgroup MDMA_Destination_data_size MDMA Destination data size + * @brief MDMA Destination data size + * @{ + */ +#define MDMA_DEST_DATASIZE_BYTE ((uint32_t)0x00000000U) /*!< Destination data size is Byte */ +#define MDMA_DEST_DATASIZE_HALFWORD ((uint32_t)MDMA_CTCR_DSIZE_0) /*!< Destination data size is half word */ +#define MDMA_DEST_DATASIZE_WORD ((uint32_t)MDMA_CTCR_DSIZE_1) /*!< Destination data size is word */ +#define MDMA_DEST_DATASIZE_DOUBLEWORD ((uint32_t)MDMA_CTCR_DSIZE) /*!< Destination data size is double word */ + +/** + * @} + */ + +/** @defgroup MDMA_data_Alignment MDMA data alignment + * @brief MDMA data alignment + * @{ + */ +#define MDMA_DATAALIGN_PACKENABLE ((uint32_t)MDMA_CTCR_PKE) /*!< The source data is packed/un-packed into the destination data size + All data are right aligned, in Little Endien mode. */ +#define MDMA_DATAALIGN_RIGHT ((uint32_t)0x00000000U) /*!< Right Aligned, padded w/ 0s (default) */ +#define MDMA_DATAALIGN_RIGHT_SIGNED ((uint32_t)MDMA_CTCR_PAM_0) /*!< Right Aligned, Sign extended , + Note : this mode is allowed only if the Source data size is smaller than Destination data size */ +#define MDMA_DATAALIGN_LEFT ((uint32_t)MDMA_CTCR_PAM_1) /*!< Left Aligned (padded with 0s) */ + +/** + * @} + */ + +/** @defgroup MDMA_Source_burst MDMA Source burst + * @brief MDMA Source burst + * @{ + */ +#define MDMA_SOURCE_BURST_SINGLE ((uint32_t)0x00000000U) /*!< single transfer */ +#define MDMA_SOURCE_BURST_2BEATS ((uint32_t)MDMA_CTCR_SBURST_0) /*!< Burst 2 beats */ +#define MDMA_SOURCE_BURST_4BEATS ((uint32_t)MDMA_CTCR_SBURST_1) /*!< Burst 4 beats */ +#define MDMA_SOURCE_BURST_8BEATS ((uint32_t)MDMA_CTCR_SBURST_0 | (uint32_t)MDMA_CTCR_SBURST_1) /*!< Burst 8 beats */ +#define MDMA_SOURCE_BURST_16BEATS ((uint32_t)MDMA_CTCR_SBURST_2) /*!< Burst 16 beats */ +#define MDMA_SOURCE_BURST_32BEATS ((uint32_t)MDMA_CTCR_SBURST_0 | (uint32_t)MDMA_CTCR_SBURST_2) /*!< Burst 32 beats */ +#define MDMA_SOURCE_BURST_64BEATS ((uint32_t)MDMA_CTCR_SBURST_1 | (uint32_t)MDMA_CTCR_SBURST_2) /*!< Burst 64 beats */ +#define MDMA_SOURCE_BURST_128BEATS ((uint32_t)MDMA_CTCR_SBURST) /*!< Burst 128 beats */ + +/** + * @} + */ + +/** @defgroup MDMA_Destination_burst MDMA Destination burst + * @brief MDMA Destination burst + * @{ + */ +#define MDMA_DEST_BURST_SINGLE ((uint32_t)0x00000000U) /*!< single transfer */ +#define MDMA_DEST_BURST_2BEATS ((uint32_t)MDMA_CTCR_DBURST_0) /*!< Burst 2 beats */ +#define MDMA_DEST_BURST_4BEATS ((uint32_t)MDMA_CTCR_DBURST_1) /*!< Burst 4 beats */ +#define MDMA_DEST_BURST_8BEATS ((uint32_t)MDMA_CTCR_DBURST_0 | (uint32_t)MDMA_CTCR_DBURST_1) /*!< Burst 8 beats */ +#define MDMA_DEST_BURST_16BEATS ((uint32_t)MDMA_CTCR_DBURST_2) /*!< Burst 16 beats */ +#define MDMA_DEST_BURST_32BEATS ((uint32_t)MDMA_CTCR_DBURST_0 | (uint32_t)MDMA_CTCR_DBURST_2) /*!< Burst 32 beats */ +#define MDMA_DEST_BURST_64BEATS ((uint32_t)MDMA_CTCR_DBURST_1 | (uint32_t)MDMA_CTCR_DBURST_2) /*!< Burst 64 beats */ +#define MDMA_DEST_BURST_128BEATS ((uint32_t)MDMA_CTCR_DBURST) /*!< Burst 128 beats */ + +/** + * @} + */ + +/** @defgroup MDMA_interrupt_enable_definitions MDMA interrupt enable definitions + * @brief MDMA interrupt enable definitions + * @{ + */ +#define MDMA_IT_TE ((uint32_t)MDMA_CCR_TEIE) /*!< Transfer Error interrupt */ +#define MDMA_IT_CTC ((uint32_t)MDMA_CCR_CTCIE) /*!< Channel Transfer Complete interrupt */ +#define MDMA_IT_BRT ((uint32_t)MDMA_CCR_BRTIE) /*!< Block Repeat Transfer interrupt */ +#define MDMA_IT_BT ((uint32_t)MDMA_CCR_BTIE) /*!< Block Transfer interrupt */ +#define MDMA_IT_BFTC ((uint32_t)MDMA_CCR_TCIE) /*!< Buffer Transfer Complete interrupt */ + +/** + * @} + */ + +/** @defgroup MDMA_flag_definitions MDMA flag definitions + * @brief MDMA flag definitions + * @{ + */ +#define MDMA_FLAG_TE ((uint32_t)MDMA_CISR_TEIF) /*!< Transfer Error flag */ +#define MDMA_FLAG_CTC ((uint32_t)MDMA_CISR_CTCIF) /*!< Channel Transfer Complete flag */ +#define MDMA_FLAG_BRT ((uint32_t)MDMA_CISR_BRTIF) /*!< Block Repeat Transfer complete flag */ +#define MDMA_FLAG_BT ((uint32_t)MDMA_CISR_BTIF) /*!< Block Transfer complete flag */ +#define MDMA_FLAG_BFTC ((uint32_t)MDMA_CISR_TCIF) /*!< BuFfer Transfer complete flag */ +#define MDMA_FLAG_CRQA ((uint32_t)MDMA_CISR_CRQA) /*!< Channel request Active flag */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/** @defgroup MDMA_Exported_Macros MDMA Exported Macros + * @{ + */ + +/** + * @brief Enable the specified MDMA Channel. + * @param __HANDLE__: MDMA handle + * @retval None + */ +#define __HAL_MDMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= MDMA_CCR_EN) + +/** + * @brief Disable the specified MDMA Channel. + * @param __HANDLE__: MDMA handle + * @retval None + */ +#define __HAL_MDMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~MDMA_CCR_EN) + +/** + * @brief Get the MDMA Channel pending flags. + * @param __HANDLE__: MDMA handle + * @param __FLAG__: Get the specified flag. + * This parameter can be any combination of the following values: + * @arg MDMA_FLAG_TE : Transfer Error flag. + * @arg MDMA_FLAG_CTC : Channel Transfer Complete flag. + * @arg MDMA_FLAG_BRT : Block Repeat Transfer flag. + * @arg MDMA_FLAG_BT : Block Transfer complete flag. + * @arg MDMA_FLAG_BFTC : BuFfer Transfer Complete flag. + * @arg MDMA_FLAG_CRQA : Channel request Active flag. + * @retval The state of FLAG (SET or RESET). + */ +#define __HAL_MDMA_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->CISR & (__FLAG__)) + +/** + * @brief Clear the MDMA Stream pending flags. + * @param __HANDLE__: MDMA handle + * @param __FLAG__: specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg MDMA_FLAG_TE : Transfer Error flag. + * @arg MDMA_FLAG_CTC : Channel Transfer Complete flag. + * @arg MDMA_FLAG_BRT : Block Repeat Transfer flag. + * @arg MDMA_FLAG_BT : Block Transfer complete flag. + * @arg MDMA_FLAG_BFTC : BuFfer Transfer Complete flag. + * @retval None + */ +#define __HAL_MDMA_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->CIFCR = (__FLAG__)) + +/** + * @brief Enables the specified MDMA Channel interrupts. + * @param __HANDLE__: MDMA handle + * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg MDMA_IT_TE : Transfer Error interrupt mask + * @arg MDMA_IT_CTC : Channel Transfer Complete interrupt mask + * @arg MDMA_IT_BRT : Block Repeat Transfer interrupt mask + * @arg MDMA_IT_BT : Block Transfer interrupt mask + * @arg MDMA_IT_BFTC : BuFfer Transfer Complete interrupt mask + * @retval None + */ +#define __HAL_MDMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) + +/** + * @brief Disables the specified MDMA Channel interrupts. + * @param __HANDLE__: MDMA handle + * @param __INTERRUPT__: specifies the MDMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg MDMA_IT_TE : Transfer Error interrupt mask + * @arg MDMA_IT_CTC : Channel Transfer Complete interrupt mask + * @arg MDMA_IT_BRT : Block Repeat Transfer interrupt mask + * @arg MDMA_IT_BT : Block Transfer interrupt mask + * @arg MDMA_IT_BFTC : BuFfer Transfer Complete interrupt mask + * @retval None + */ +#define __HAL_MDMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) + +/** + * @brief Checks whether the specified MDMA Channel interrupt is enabled or not. + * @param __HANDLE__: MDMA handle + * @param __INTERRUPT__: specifies the MDMA interrupt source to check. + * @arg MDMA_IT_TE : Transfer Error interrupt mask + * @arg MDMA_IT_CTC : Channel Transfer Complete interrupt mask + * @arg MDMA_IT_BRT : Block Repeat Transfer interrupt mask + * @arg MDMA_IT_BT : Block Transfer interrupt mask + * @arg MDMA_IT_BFTC : BuFfer Transfer Complete interrupt mask + * @retval The state of MDMA_IT (SET or RESET). + */ +#define __HAL_MDMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) + +/** + * @brief Writes the number of data in bytes to be transferred on the MDMA Channelx. + * @param __HANDLE__ : MDMA handle + * @param __COUNTER__: Number of data in bytes to be transferred. + * @retval None + */ +#define __HAL_MDMA_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CBNDTR |= ((__COUNTER__) & MDMA_CBNDTR_BNDT)) + +/** + * @brief Returns the number of remaining data in bytes in the current MDMA Channelx transfer. + * @param __HANDLE__ : MDMA handle + * @retval The number of remaining data in bytes in the current MDMA Channelx transfer. + */ +#define __HAL_MDMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CBNDTR & MDMA_CBNDTR_BNDT) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup MDMA_Exported_Functions MDMA Exported Functions + * @{ + */ + +/* Initialization and de-initialization functions *****************************/ +/** @defgroup MDMA_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma); +HAL_StatusTypeDef HAL_MDMA_DeInit (MDMA_HandleTypeDef *hmdma); +HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData); + +HAL_StatusTypeDef HAL_MDMA_RegisterCallback(MDMA_HandleTypeDef *hmdma, HAL_MDMA_CallbackIDTypeDef CallbackID, void (* pCallback)(MDMA_HandleTypeDef *_hmdma)); +HAL_StatusTypeDef HAL_MDMA_UnRegisterCallback(MDMA_HandleTypeDef *hmdma, HAL_MDMA_CallbackIDTypeDef CallbackID); + +/** + * @} + */ + +/* Linked list operation functions ********************************************/ +/** @defgroup MDMA_Exported_Functions_Group2 Linked List operation functions + * @brief Linked list operation functions + * @{ + */ + +HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig); +HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, MDMA_LinkNodeTypeDef *pPrevNode); +HAL_StatusTypeDef HAL_MDMA_LinkedList_RemoveNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNode); +HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma); +HAL_StatusTypeDef HAL_MDMA_LinkedList_DisableCircularMode(MDMA_HandleTypeDef *hmdma); + + +/** + * @} + */ + +/* IO operation functions *****************************************************/ +/** @defgroup MDMA_Exported_Functions_Group3 I/O operation functions + * @brief I/O operation functions + * @{ + */ +HAL_StatusTypeDef HAL_MDMA_Start (MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount); +HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount); +HAL_StatusTypeDef HAL_MDMA_Abort(MDMA_HandleTypeDef *hmdma); +HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma); +HAL_StatusTypeDef HAL_MDMA_PollForTransfer(MDMA_HandleTypeDef *hmdma, HAL_MDMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout); +HAL_StatusTypeDef HAL_MDMA_GenerateSWRequest(MDMA_HandleTypeDef *hmdma); +void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma); + +/** + * @} + */ + +/* Peripheral State and Error functions ***************************************/ +/** @defgroup MDMA_Exported_Functions_Group4 Peripheral State functions + * @brief Peripheral State functions + * @{ + */ +HAL_MDMA_StateTypeDef HAL_MDMA_GetState(MDMA_HandleTypeDef *hmdma); +uint32_t HAL_MDMA_GetError(MDMA_HandleTypeDef *hmdma); + +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/** @defgroup MDMA_Private_Types MDMA Private Types + * @{ + */ + +/** + * @} + */ + +/* Private defines -----------------------------------------------------------*/ +/** @defgroup MDMA_Private_Defines MDMA Private Defines + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup MDMA_Private_Variables MDMA Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup MDMA_Private_Constants MDMA Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup MDMA_Private_Macros MDMA Private Macros + * @{ + */ + +#define IS_MDMA_LEVEL_COMPLETE(__LEVEL__) (((__LEVEL__) == HAL_MDMA_FULL_TRANSFER ) || \ + ((__LEVEL__) == HAL_MDMA_BUFFER_TRANSFER )|| \ + ((__LEVEL__) == HAL_MDMA_BLOCK_TRANSFER ) || \ + ((__LEVEL__) == HAL_MDMA_REPEAT_BLOCK_TRANSFER )) + + +#define IS_MDMA_PRIORITY(__PRIORITY__) (((__PRIORITY__) == MDMA_PRIORITY_LOW ) || \ + ((__PRIORITY__) == MDMA_PRIORITY_MEDIUM) || \ + ((__PRIORITY__) == MDMA_PRIORITY_HIGH) || \ + ((__PRIORITY__) == MDMA_PRIORITY_VERY_HIGH)) + +#define IS_MDMA_ENDIANNESS_MODE(__ENDIANNESS__) (((__ENDIANNESS__) == MDMA_LITTLE_ENDIANNESS_PRESERVE ) || \ + ((__ENDIANNESS__) == MDMA_LITTLE_BYTE_ENDIANNESS_EXCHANGE) || \ + ((__ENDIANNESS__) == MDMA_LITTLE_HALFWORD_ENDIANNESS_EXCHANGE) || \ + ((__ENDIANNESS__) == MDMA_LITTLE_WORD_ENDIANNESS_EXCHANGE)) + + +#if defined (OCTOSPI2) +#define IS_MDMA_REQUEST(__REQUEST__) (((__REQUEST__) == MDMA_REQUEST_SW ) || ((__REQUEST__) <= MDMA_REQUEST_OCTOSPI2_TC)) +#else +#define IS_MDMA_REQUEST(__REQUEST__) (((__REQUEST__) == MDMA_REQUEST_SW ) || ((__REQUEST__) <= MDMA_REQUEST_SDMMC1_COMMAND_END)) +#endif /* OCTOSPI2 */ + +#define IS_MDMA_SOURCE_INC(__INC__) (((__INC__) == MDMA_SRC_INC_DISABLE ) || \ + ((__INC__) == MDMA_SRC_INC_BYTE ) || \ + ((__INC__) == MDMA_SRC_INC_HALFWORD ) || \ + ((__INC__) == MDMA_SRC_INC_WORD ) || \ + ((__INC__) == MDMA_SRC_INC_DOUBLEWORD) || \ + ((__INC__) == MDMA_SRC_DEC_BYTE) || \ + ((__INC__) == MDMA_SRC_DEC_HALFWORD) || \ + ((__INC__) == MDMA_SRC_DEC_WORD) || \ + ((__INC__) == MDMA_SRC_DEC_DOUBLEWORD)) + +#define IS_MDMA_DESTINATION_INC(__INC__) (((__INC__) == MDMA_DEST_INC_DISABLE ) || \ + ((__INC__) == MDMA_DEST_INC_BYTE ) || \ + ((__INC__) == MDMA_DEST_INC_HALFWORD ) || \ + ((__INC__) == MDMA_DEST_INC_WORD ) || \ + ((__INC__) == MDMA_DEST_INC_DOUBLEWORD) || \ + ((__INC__) == MDMA_DEST_DEC_BYTE) || \ + ((__INC__) == MDMA_DEST_DEC_HALFWORD) || \ + ((__INC__) == MDMA_DEST_DEC_WORD) || \ + ((__INC__) == MDMA_DEST_DEC_DOUBLEWORD)) + +#define IS_MDMA_SOURCE_DATASIZE(__SIZE__) (((__SIZE__) == MDMA_SRC_DATASIZE_BYTE ) || \ + ((__SIZE__) == MDMA_SRC_DATASIZE_HALFWORD ) || \ + ((__SIZE__) == MDMA_SRC_DATASIZE_WORD ) || \ + ((__SIZE__) == MDMA_SRC_DATASIZE_DOUBLEWORD)) + +#define IS_MDMA_DESTINATION_DATASIZE(__SIZE__) (((__SIZE__) == MDMA_DEST_DATASIZE_BYTE ) || \ + ((__SIZE__) == MDMA_DEST_DATASIZE_HALFWORD ) || \ + ((__SIZE__) == MDMA_DEST_DATASIZE_WORD ) || \ + ((__SIZE__) == MDMA_DEST_DATASIZE_DOUBLEWORD)) + +#define IS_MDMA_DATA_ALIGNMENT(__ALIGNMENT__) (((__ALIGNMENT__) == MDMA_DATAALIGN_PACKENABLE ) || \ + ((__ALIGNMENT__) == MDMA_DATAALIGN_RIGHT ) || \ + ((__ALIGNMENT__) == MDMA_DATAALIGN_RIGHT_SIGNED ) || \ + ((__ALIGNMENT__) == MDMA_DATAALIGN_LEFT)) + + +#define IS_MDMA_SOURCE_BURST(__BURST__) (((__BURST__) == MDMA_SOURCE_BURST_SINGLE ) || \ + ((__BURST__) == MDMA_SOURCE_BURST_2BEATS ) || \ + ((__BURST__) == MDMA_SOURCE_BURST_4BEATS ) || \ + ((__BURST__) == MDMA_SOURCE_BURST_8BEATS) || \ + ((__BURST__) == MDMA_SOURCE_BURST_16BEATS) || \ + ((__BURST__) == MDMA_SOURCE_BURST_32BEATS) || \ + ((__BURST__) == MDMA_SOURCE_BURST_64BEATS) || \ + ((__BURST__) == MDMA_SOURCE_BURST_128BEATS)) + + +#define IS_MDMA_DESTINATION_BURST(__BURST__) (((__BURST__) == MDMA_DEST_BURST_SINGLE ) || \ + ((__BURST__) == MDMA_DEST_BURST_2BEATS ) || \ + ((__BURST__) == MDMA_DEST_BURST_4BEATS ) || \ + ((__BURST__) == MDMA_DEST_BURST_8BEATS) || \ + ((__BURST__) == MDMA_DEST_BURST_16BEATS) || \ + ((__BURST__) == MDMA_DEST_BURST_32BEATS) || \ + ((__BURST__) == MDMA_DEST_BURST_64BEATS) || \ + ((__BURST__) == MDMA_DEST_BURST_128BEATS)) + + #define IS_MDMA_TRANSFER_TRIGGER_MODE(__MODE__) (((__MODE__) == MDMA_BUFFER_TRANSFER ) || \ + ((__MODE__) == MDMA_BLOCK_TRANSFER ) || \ + ((__MODE__) == MDMA_REPEAT_BLOCK_TRANSFER ) || \ + ((__MODE__) == MDMA_FULL_TRANSFER)) + +#define IS_MDMA_BUFFER_TRANSFER_LENGTH(__LENGTH__) (((__LENGTH__) >= 0x00000001U) && ((__LENGTH__) < 0x000000FFU)) + +#define IS_MDMA_BLOCK_COUNT(__COUNT__) (((__COUNT__) > 0U ) && ((__COUNT__) <= 4096U)) + +#define IS_MDMA_TRANSFER_LENGTH(SIZE) (((SIZE) > 0U) && ((SIZE) <= 65536U)) + +#define IS_MDMA_BLOCK_ADDR_OFFSET(__BLOCK_ADD_OFFSET__) (((__BLOCK_ADD_OFFSET__) > (-65536)) && ((__BLOCK_ADD_OFFSET__) < 65536)) + +/** + * @} + */ + +/* Private functions prototypes ----------------------------------------------*/ +/** @defgroup MDMA_Private_Functions_Prototypes MDMA Private Functions Prototypes + * @{ + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup MDMA_Private_Functions MDMA Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_MDMA_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h new file mode 100644 index 0000000..78e991a --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h @@ -0,0 +1,1075 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_ospi.h + * @author MCD Application Team + * @brief Header file of OSPI HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_OSPI_H +#define STM32H7xx_HAL_OSPI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +#if defined(OCTOSPI) || defined(OCTOSPI1) || defined(OCTOSPI2) + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup OSPI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup OSPI_Exported_Types OSPI Exported Types + * @{ + */ + +/** + * @brief OSPI Init structure definition + */ +typedef struct +{ + uint32_t FifoThreshold; /*!< This is the threshold used by the Peripheral to generate the interrupt + indicating that data are available in reception or free place + is available in transmission. + This parameter can be a value between 1 and 32 */ + uint32_t DualQuad; /*!< It enables or not the dual-quad mode which allow to access up to + quad mode on two different devices to increase the throughput. + This parameter can be a value of @ref OSPI_DualQuad */ + uint32_t MemoryType; /*!< It indicates the external device type connected to the OSPI. + This parameter can be a value of @ref OSPI_MemoryType */ + uint32_t DeviceSize; /*!< It defines the size of the external device connected to the OSPI, + it corresponds to the number of address bits required to access + the external device. + This parameter can be a value between 1 and 32 */ + uint32_t ChipSelectHighTime; /*!< It defines the minimum number of clocks which the chip select + must remain high between commands. + This parameter can be a value between 1 and 8 */ + uint32_t FreeRunningClock; /*!< It enables or not the free running clock. + This parameter can be a value of @ref OSPI_FreeRunningClock */ + uint32_t ClockMode; /*!< It indicates the level of clock when the chip select is released. + This parameter can be a value of @ref OSPI_ClockMode */ + uint32_t WrapSize; /*!< It indicates the wrap-size corresponding the external device configuration. + This parameter can be a value of @ref OSPI_WrapSize */ + uint32_t ClockPrescaler; /*!< It specifies the prescaler factor used for generating + the external clock based on the AHB clock. + This parameter can be a value between 1 and 256 */ + uint32_t SampleShifting; /*!< It allows to delay to 1/2 cycle the data sampling in order + to take in account external signal delays. + This parameter can be a value of @ref OSPI_SampleShifting */ + uint32_t DelayHoldQuarterCycle; /*!< It allows to hold to 1/4 cycle the data. + This parameter can be a value of @ref OSPI_DelayHoldQuarterCycle */ + uint32_t ChipSelectBoundary; /*!< It enables the transaction boundary feature and + defines the boundary of bytes to release the chip select. + This parameter can be a value between 0 and 31 */ + uint32_t DelayBlockBypass; /*!< It enables the delay block bypass, so the sampling is not affected + by the delay block. + This parameter can be a value of @ref OSPI_DelayBlockBypass */ + uint32_t MaxTran; /*!< It enables the communication regulation feature. The chip select is + released every MaxTran+1 bytes when the other OctoSPI request the access + to the bus. + This parameter can be a value between 0 and 255 */ + uint32_t Refresh; /*!< It enables the refresh rate feature. The chip select is released every + Refresh+1 clock cycles. + This parameter can be a value between 0 and 0xFFFFFFFF */ +}OSPI_InitTypeDef; + +/** + * @brief HAL OSPI Handle Structure definition + */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) +typedef struct __OSPI_HandleTypeDef +#else +typedef struct +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ +{ + OCTOSPI_TypeDef *Instance; /*!< OSPI registers base address */ + OSPI_InitTypeDef Init; /*!< OSPI initialization parameters */ + uint8_t *pBuffPtr; /*!< Address of the OSPI buffer for transfer */ + __IO uint32_t XferSize; /*!< Number of data to transfer */ + __IO uint32_t XferCount; /*!< Counter of data transferred */ + MDMA_HandleTypeDef *hmdma; /*!< Handle of the MDMA channel used for the transfer */ + __IO uint32_t State; /*!< Internal state of the OSPI HAL driver */ + __IO uint32_t ErrorCode; /*!< Error code in case of HAL driver internal error */ + uint32_t Timeout; /*!< Timeout used for the OSPI external device access */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + void (* ErrorCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* AbortCpltCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* FifoThresholdCallback)(struct __OSPI_HandleTypeDef *hospi); + void (* CmdCpltCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* RxCpltCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* TxCpltCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* RxHalfCpltCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* TxHalfCpltCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* StatusMatchCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* TimeOutCallback) (struct __OSPI_HandleTypeDef *hospi); + + void (* MspInitCallback) (struct __OSPI_HandleTypeDef *hospi); + void (* MspDeInitCallback) (struct __OSPI_HandleTypeDef *hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ +}OSPI_HandleTypeDef; + +/** + * @brief HAL OSPI Regular Command Structure definition + */ +typedef struct +{ + uint32_t OperationType; /*!< It indicates if the configuration applies to the common registers or + to the registers for the write operation (these registers are only + used for memory-mapped mode). + This parameter can be a value of @ref OSPI_OperationType */ + uint32_t FlashId; /*!< It indicates which external device is selected for this command (it + applies only if Dualquad is disabled in the initialization structure). + This parameter can be a value of @ref OSPI_FlashID */ + uint32_t Instruction; /*!< It contains the instruction to be sent to the device. + This parameter can be a value between 0 and 0xFFFFFFFF */ + uint32_t InstructionMode; /*!< It indicates the mode of the instruction. + This parameter can be a value of @ref OSPI_InstructionMode */ + uint32_t InstructionSize; /*!< It indicates the size of the instruction. + This parameter can be a value of @ref OSPI_InstructionSize */ + uint32_t InstructionDtrMode; /*!< It enables or not the DTR mode for the instruction phase. + This parameter can be a value of @ref OSPI_InstructionDtrMode */ + uint32_t Address; /*!< It contains the address to be sent to the device. + This parameter can be a value between 0 and 0xFFFFFFFF */ + uint32_t AddressMode; /*!< It indicates the mode of the address. + This parameter can be a value of @ref OSPI_AddressMode */ + uint32_t AddressSize; /*!< It indicates the size of the address. + This parameter can be a value of @ref OSPI_AddressSize */ + uint32_t AddressDtrMode; /*!< It enables or not the DTR mode for the address phase. + This parameter can be a value of @ref OSPI_AddressDtrMode */ + uint32_t AlternateBytes; /*!< It contains the alternate bytes to be sent to the device. + This parameter can be a value between 0 and 0xFFFFFFFF */ + uint32_t AlternateBytesMode; /*!< It indicates the mode of the alternate bytes. + This parameter can be a value of @ref OSPI_AlternateBytesMode */ + uint32_t AlternateBytesSize; /*!< It indicates the size of the alternate bytes. + This parameter can be a value of @ref OSPI_AlternateBytesSize */ + uint32_t AlternateBytesDtrMode; /*!< It enables or not the DTR mode for the alternate bytes phase. + This parameter can be a value of @ref OSPI_AlternateBytesDtrMode */ + uint32_t DataMode; /*!< It indicates the mode of the data. + This parameter can be a value of @ref OSPI_DataMode */ + uint32_t NbData; /*!< It indicates the number of data transferred with this command. + This field is only used for indirect mode. + This parameter can be a value between 1 and 0xFFFFFFFF */ + uint32_t DataDtrMode; /*!< It enables or not the DTR mode for the data phase. + This parameter can be a value of @ref OSPI_DataDtrMode */ + uint32_t DummyCycles; /*!< It indicates the number of dummy cycles inserted before data phase. + This parameter can be a value between 0 and 31 */ + uint32_t DQSMode; /*!< It enables or not the data strobe management. + This parameter can be a value of @ref OSPI_DQSMode */ + uint32_t SIOOMode; /*!< It enables or not the SIOO mode. + This parameter can be a value of @ref OSPI_SIOOMode */ +}OSPI_RegularCmdTypeDef; + +/** + * @brief HAL OSPI Hyperbus Configuration Structure definition + */ +typedef struct +{ + uint32_t RWRecoveryTime; /*!< It indicates the number of cycles for the device read write recovery time. + This parameter can be a value between 0 and 255 */ + uint32_t AccessTime; /*!< It indicates the number of cycles for the device access time. + This parameter can be a value between 0 and 255 */ + uint32_t WriteZeroLatency; /*!< It enables or not the latency for the write access. + This parameter can be a value of @ref OSPI_WriteZeroLatency */ + uint32_t LatencyMode; /*!< It configures the latency mode. + This parameter can be a value of @ref OSPI_LatencyMode */ +}OSPI_HyperbusCfgTypeDef; + +/** + * @brief HAL OSPI Hyperbus Command Structure definition + */ +typedef struct +{ + uint32_t AddressSpace; /*!< It indicates the address space accessed by the command. + This parameter can be a value of @ref OSPI_AddressSpace */ + uint32_t Address; /*!< It contains the address to be sent tot he device. + This parameter can be a value between 0 and 0xFFFFFFFF */ + uint32_t AddressSize; /*!< It indicates the size of the address. + This parameter can be a value of @ref OSPI_AddressSize */ + uint32_t NbData; /*!< It indicates the number of data transferred with this command. + This field is only used for indirect mode. + This parameter can be a value between 1 and 0xFFFFFFFF + In case of autopolling mode, this parameter can be any value between 1 and 4 */ + uint32_t DQSMode; /*!< It enables or not the data strobe management. + This parameter can be a value of @ref OSPI_DQSMode */ +}OSPI_HyperbusCmdTypeDef; + +/** + * @brief HAL OSPI Auto Polling mode configuration structure definition + */ +typedef struct +{ + uint32_t Match; /*!< Specifies the value to be compared with the masked status register to get a match. + This parameter can be any value between 0 and 0xFFFFFFFF */ + uint32_t Mask; /*!< Specifies the mask to be applied to the status bytes received. + This parameter can be any value between 0 and 0xFFFFFFFF */ + uint32_t MatchMode; /*!< Specifies the method used for determining a match. + This parameter can be a value of @ref OSPI_MatchMode */ + uint32_t AutomaticStop; /*!< Specifies if automatic polling is stopped after a match. + This parameter can be a value of @ref OSPI_AutomaticStop */ + uint32_t Interval; /*!< Specifies the number of clock cycles between two read during automatic polling phases. + This parameter can be any value between 0 and 0xFFFF */ +}OSPI_AutoPollingTypeDef; + +/** + * @brief HAL OSPI Memory Mapped mode configuration structure definition + */ +typedef struct +{ + uint32_t TimeOutActivation; /*!< Specifies if the timeout counter is enabled to release the chip select. + This parameter can be a value of @ref OSPI_TimeOutActivation */ + uint32_t TimeOutPeriod; /*!< Specifies the number of clock to wait when the FIFO is full before to release the chip select. + This parameter can be any value between 0 and 0xFFFF */ +}OSPI_MemoryMappedTypeDef; + +/** + * @brief HAL OSPI IO Manager Configuration structure definition + */ +typedef struct +{ + uint32_t ClkPort; /*!< It indicates which port of the OSPI IO Manager is used for the CLK pins. + This parameter can be a value between 1 and 8 */ + uint32_t DQSPort; /*!< It indicates which port of the OSPI IO Manager is used for the DQS pin. + This parameter can be a value between 0 and 8, 0 means that signal not used */ + uint32_t NCSPort; /*!< It indicates which port of the OSPI IO Manager is used for the NCS pin. + This parameter can be a value between 1 and 8 */ + uint32_t IOLowPort; /*!< It indicates which port of the OSPI IO Manager is used for the IO[3:0] pins. + This parameter can be a value of @ref OSPIM_IOPort */ + uint32_t IOHighPort; /*!< It indicates which port of the OSPI IO Manager is used for the IO[7:4] pins. + This parameter can be a value of @ref OSPIM_IOPort */ + uint32_t Req2AckTime; /*!< It indicates the minimum switching duration (in number of clock cycles) expected + if some signals are multiplexed in the OSPI IO Manager with the other OSPI. + This parameter can be a value between 1 and 256 */ +}OSPIM_CfgTypeDef; + +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) +/** + * @brief HAL OSPI Callback ID enumeration definition + */ +typedef enum +{ + HAL_OSPI_ERROR_CB_ID = 0x00U, /*!< OSPI Error Callback ID */ + HAL_OSPI_ABORT_CB_ID = 0x01U, /*!< OSPI Abort Callback ID */ + HAL_OSPI_FIFO_THRESHOLD_CB_ID = 0x02U, /*!< OSPI FIFO Threshold Callback ID */ + HAL_OSPI_CMD_CPLT_CB_ID = 0x03U, /*!< OSPI Command Complete Callback ID */ + HAL_OSPI_RX_CPLT_CB_ID = 0x04U, /*!< OSPI Rx Complete Callback ID */ + HAL_OSPI_TX_CPLT_CB_ID = 0x05U, /*!< OSPI Tx Complete Callback ID */ + HAL_OSPI_RX_HALF_CPLT_CB_ID = 0x06U, /*!< OSPI Rx Half Complete Callback ID */ + HAL_OSPI_TX_HALF_CPLT_CB_ID = 0x07U, /*!< OSPI Tx Half Complete Callback ID */ + HAL_OSPI_STATUS_MATCH_CB_ID = 0x08U, /*!< OSPI Status Match Callback ID */ + HAL_OSPI_TIMEOUT_CB_ID = 0x09U, /*!< OSPI Timeout Callback ID */ + + HAL_OSPI_MSP_INIT_CB_ID = 0x0AU, /*!< OSPI MspInit Callback ID */ + HAL_OSPI_MSP_DEINIT_CB_ID = 0x0BU /*!< OSPI MspDeInit Callback ID */ +}HAL_OSPI_CallbackIDTypeDef; + +/** + * @brief HAL OSPI Callback pointer definition + */ +typedef void (*pOSPI_CallbackTypeDef)(OSPI_HandleTypeDef *hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup OSPI_Exported_Constants OSPI Exported Constants + * @{ + */ + +/** @defgroup OSPI_State OSPI State + * @{ + */ +#define HAL_OSPI_STATE_RESET ((uint32_t)0x00000000U) /*!< Initial state */ +#define HAL_OSPI_STATE_HYPERBUS_INIT ((uint32_t)0x00000001U) /*!< Initialization done in hyperbus mode but timing configuration not done */ +#define HAL_OSPI_STATE_READY ((uint32_t)0x00000002U) /*!< Driver ready to be used */ +#define HAL_OSPI_STATE_CMD_CFG ((uint32_t)0x00000004U) /*!< Command (regular or hyperbus) configured, ready for an action */ +#define HAL_OSPI_STATE_READ_CMD_CFG ((uint32_t)0x00000014U) /*!< Read command configuration done, not the write command configuration */ +#define HAL_OSPI_STATE_WRITE_CMD_CFG ((uint32_t)0x00000024U) /*!< Write command configuration done, not the read command configuration */ +#define HAL_OSPI_STATE_BUSY_CMD ((uint32_t)0x00000008U) /*!< Command without data on-going */ +#define HAL_OSPI_STATE_BUSY_TX ((uint32_t)0x00000018U) /*!< Indirect Tx on-going */ +#define HAL_OSPI_STATE_BUSY_RX ((uint32_t)0x00000028U) /*!< Indirect Rx on-going */ +#define HAL_OSPI_STATE_BUSY_AUTO_POLLING ((uint32_t)0x00000048U) /*!< Auto-polling on-going */ +#define HAL_OSPI_STATE_BUSY_MEM_MAPPED ((uint32_t)0x00000088U) /*!< Memory-mapped on-going */ +#define HAL_OSPI_STATE_ABORT ((uint32_t)0x00000100U) /*!< Abort on-going */ +#define HAL_OSPI_STATE_ERROR ((uint32_t)0x00000200U) /*!< Blocking error, driver should be re-initialized */ +/** + * @} + */ + +/** @defgroup OSPI_ErrorCode OSPI Error Code + * @{ + */ +#define HAL_OSPI_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_OSPI_ERROR_TIMEOUT ((uint32_t)0x00000001U) /*!< Timeout error */ +#define HAL_OSPI_ERROR_TRANSFER ((uint32_t)0x00000002U) /*!< Transfer error */ +#define HAL_OSPI_ERROR_DMA ((uint32_t)0x00000004U) /*!< DMA transfer error */ +#define HAL_OSPI_ERROR_INVALID_PARAM ((uint32_t)0x00000008U) /*!< Invalid parameters error */ +#define HAL_OSPI_ERROR_INVALID_SEQUENCE ((uint32_t)0x00000010U) /*!< Sequence of the state machine is incorrect */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) +#define HAL_OSPI_ERROR_INVALID_CALLBACK ((uint32_t)0x00000020U) /*!< Invalid callback error */ +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/ +/** + * @} + */ + +/** @defgroup OSPI_DualQuad OSPI Dual-Quad + * @{ + */ +#define HAL_OSPI_DUALQUAD_DISABLE ((uint32_t)0x00000000U) /*!< Dual-Quad mode disabled */ +#define HAL_OSPI_DUALQUAD_ENABLE ((uint32_t)OCTOSPI_CR_DQM) /*!< Dual-Quad mode enabled */ +/** + * @} + */ + +/** @defgroup OSPI_MemoryType OSPI Memory Type + * @{ + */ +#define HAL_OSPI_MEMTYPE_MICRON ((uint32_t)0x00000000U) /*!< Micron mode */ +#define HAL_OSPI_MEMTYPE_MACRONIX ((uint32_t)OCTOSPI_DCR1_MTYP_0) /*!< Macronix mode */ +#define HAL_OSPI_MEMTYPE_APMEMORY ((uint32_t)OCTOSPI_DCR1_MTYP_1) /*!< AP Memory mode */ +#define HAL_OSPI_MEMTYPE_MACRONIX_RAM ((uint32_t)(OCTOSPI_DCR1_MTYP_1 | OCTOSPI_DCR1_MTYP_0)) /*!< Macronix RAM mode */ +#define HAL_OSPI_MEMTYPE_HYPERBUS ((uint32_t)OCTOSPI_DCR1_MTYP_2) /*!< Hyperbus mode */ +/** + * @} + */ + +/** @defgroup OSPI_FreeRunningClock OSPI Free Running Clock + * @{ + */ +#define HAL_OSPI_FREERUNCLK_DISABLE ((uint32_t)0x00000000U) /*!< CLK is not free running */ +#define HAL_OSPI_FREERUNCLK_ENABLE ((uint32_t)OCTOSPI_DCR1_FRCK) /*!< CLK is free running (always provided) */ +/** + * @} + */ + +/** @defgroup OSPI_ClockMode OSPI Clock Mode + * @{ + */ +#define HAL_OSPI_CLOCK_MODE_0 ((uint32_t)0x00000000U) /*!< CLK must stay low while nCS is high */ +#define HAL_OSPI_CLOCK_MODE_3 ((uint32_t)OCTOSPI_DCR1_CKMODE) /*!< CLK must stay high while nCS is high */ +/** + * @} + */ + +/** @defgroup OSPI_WrapSize OSPI Wrap-Size + * @{ + */ +#define HAL_OSPI_WRAP_NOT_SUPPORTED ((uint32_t)0x00000000U) /*!< wrapped reads are not supported by the memory */ +#define HAL_OSPI_WRAP_16_BYTES ((uint32_t)OCTOSPI_DCR2_WRAPSIZE_1) /*!< external memory supports wrap size of 16 bytes */ +#define HAL_OSPI_WRAP_32_BYTES ((uint32_t)(OCTOSPI_DCR2_WRAPSIZE_0 | OCTOSPI_DCR2_WRAPSIZE_1)) /*!< external memory supports wrap size of 32 bytes */ +#define HAL_OSPI_WRAP_64_BYTES ((uint32_t)OCTOSPI_DCR2_WRAPSIZE_2) /*!< external memory supports wrap size of 64 bytes */ +#define HAL_OSPI_WRAP_128_BYTES ((uint32_t)(OCTOSPI_DCR2_WRAPSIZE_0 | OCTOSPI_DCR2_WRAPSIZE_2)) /*!< external memory supports wrap size of 128 bytes */ +/** + * @} + */ + +/** @defgroup OSPI_SampleShifting OSPI Sample Shifting + * @{ + */ +#define HAL_OSPI_SAMPLE_SHIFTING_NONE ((uint32_t)0x00000000U) /*!< No shift */ +#define HAL_OSPI_SAMPLE_SHIFTING_HALFCYCLE ((uint32_t)OCTOSPI_TCR_SSHIFT) /*!< 1/2 cycle shift */ +/** + * @} + */ + +/** @defgroup OSPI_DelayHoldQuarterCycle OSPI Delay Hold Quarter Cycle + * @{ + */ +#define HAL_OSPI_DHQC_DISABLE ((uint32_t)0x00000000U) /*!< No Delay */ +#define HAL_OSPI_DHQC_ENABLE ((uint32_t)OCTOSPI_TCR_DHQC) /*!< Delay Hold 1/4 cycle */ +/** + * @} + */ + +/** @defgroup OSPI_DelayBlockBypass OSPI Delay Block Bypaas + * @{ + */ +#define HAL_OSPI_DELAY_BLOCK_USED ((uint32_t)0x00000000U) /*!< Sampling clock is delayed by the delay block */ +#define HAL_OSPI_DELAY_BLOCK_BYPASSED ((uint32_t)OCTOSPI_DCR1_DLYBYP) /*!< Delay block is bypassed */ +/** + * @} + */ + +/** @defgroup OSPI_OperationType OSPI Operation Type + * @{ + */ +#define HAL_OSPI_OPTYPE_COMMON_CFG ((uint32_t)0x00000000U) /*!< Common configuration (indirect or auto-polling mode) */ +#define HAL_OSPI_OPTYPE_READ_CFG ((uint32_t)0x00000001U) /*!< Read configuration (memory-mapped mode) */ +#define HAL_OSPI_OPTYPE_WRITE_CFG ((uint32_t)0x00000002U) /*!< Write configuration (memory-mapped mode) */ +#define HAL_OSPI_OPTYPE_WRAP_CFG ((uint32_t)0x00000003U) /*!< Wrap configuration (memory-mapped mode) */ +/** + * @} + */ + +/** @defgroup OSPI_FlashID OSPI Flash Id + * @{ + */ +#define HAL_OSPI_FLASH_ID_1 ((uint32_t)0x00000000U) /*!< FLASH 1 selected */ +#define HAL_OSPI_FLASH_ID_2 ((uint32_t)OCTOSPI_CR_FSEL) /*!< FLASH 2 selected */ +/** + * @} + */ + +/** @defgroup OSPI_InstructionMode OSPI Instruction Mode + * @{ + */ +#define HAL_OSPI_INSTRUCTION_NONE ((uint32_t)0x00000000U) /*!< No instruction */ +#define HAL_OSPI_INSTRUCTION_1_LINE ((uint32_t)OCTOSPI_CCR_IMODE_0) /*!< Instruction on a single line */ +#define HAL_OSPI_INSTRUCTION_2_LINES ((uint32_t)OCTOSPI_CCR_IMODE_1) /*!< Instruction on two lines */ +#define HAL_OSPI_INSTRUCTION_4_LINES ((uint32_t)(OCTOSPI_CCR_IMODE_0 | OCTOSPI_CCR_IMODE_1)) /*!< Instruction on four lines */ +#define HAL_OSPI_INSTRUCTION_8_LINES ((uint32_t)OCTOSPI_CCR_IMODE_2) /*!< Instruction on eight lines */ +/** + * @} + */ + +/** @defgroup OSPI_InstructionSize OSPI Instruction Size + * @{ + */ +#define HAL_OSPI_INSTRUCTION_8_BITS ((uint32_t)0x00000000U) /*!< 8-bit instruction */ +#define HAL_OSPI_INSTRUCTION_16_BITS ((uint32_t)OCTOSPI_CCR_ISIZE_0) /*!< 16-bit instruction */ +#define HAL_OSPI_INSTRUCTION_24_BITS ((uint32_t)OCTOSPI_CCR_ISIZE_1) /*!< 24-bit instruction */ +#define HAL_OSPI_INSTRUCTION_32_BITS ((uint32_t)OCTOSPI_CCR_ISIZE) /*!< 32-bit instruction */ +/** + * @} + */ + +/** @defgroup OSPI_InstructionDtrMode OSPI Instruction DTR Mode + * @{ + */ +#define HAL_OSPI_INSTRUCTION_DTR_DISABLE ((uint32_t)0x00000000U) /*!< DTR mode disabled for instruction phase */ +#define HAL_OSPI_INSTRUCTION_DTR_ENABLE ((uint32_t)OCTOSPI_CCR_IDTR) /*!< DTR mode enabled for instruction phase */ +/** + * @} + */ + +/** @defgroup OSPI_AddressMode OSPI Address Mode + * @{ + */ +#define HAL_OSPI_ADDRESS_NONE ((uint32_t)0x00000000U) /*!< No address */ +#define HAL_OSPI_ADDRESS_1_LINE ((uint32_t)OCTOSPI_CCR_ADMODE_0) /*!< Address on a single line */ +#define HAL_OSPI_ADDRESS_2_LINES ((uint32_t)OCTOSPI_CCR_ADMODE_1) /*!< Address on two lines */ +#define HAL_OSPI_ADDRESS_4_LINES ((uint32_t)(OCTOSPI_CCR_ADMODE_0 | OCTOSPI_CCR_ADMODE_1)) /*!< Address on four lines */ +#define HAL_OSPI_ADDRESS_8_LINES ((uint32_t)OCTOSPI_CCR_ADMODE_2) /*!< Address on eight lines */ +/** + * @} + */ + +/** @defgroup OSPI_AddressSize OSPI Address Size + * @{ + */ +#define HAL_OSPI_ADDRESS_8_BITS ((uint32_t)0x00000000U) /*!< 8-bit address */ +#define HAL_OSPI_ADDRESS_16_BITS ((uint32_t)OCTOSPI_CCR_ADSIZE_0) /*!< 16-bit address */ +#define HAL_OSPI_ADDRESS_24_BITS ((uint32_t)OCTOSPI_CCR_ADSIZE_1) /*!< 24-bit address */ +#define HAL_OSPI_ADDRESS_32_BITS ((uint32_t)OCTOSPI_CCR_ADSIZE) /*!< 32-bit address */ +/** + * @} + */ + +/** @defgroup OSPI_AddressDtrMode OSPI Address DTR Mode + * @{ + */ +#define HAL_OSPI_ADDRESS_DTR_DISABLE ((uint32_t)0x00000000U) /*!< DTR mode disabled for address phase */ +#define HAL_OSPI_ADDRESS_DTR_ENABLE ((uint32_t)OCTOSPI_CCR_ADDTR) /*!< DTR mode enabled for address phase */ +/** + * @} + */ + +/** @defgroup OSPI_AlternateBytesMode OSPI Alternate Bytes Mode + * @{ + */ +#define HAL_OSPI_ALTERNATE_BYTES_NONE ((uint32_t)0x00000000U) /*!< No alternate bytes */ +#define HAL_OSPI_ALTERNATE_BYTES_1_LINE ((uint32_t)OCTOSPI_CCR_ABMODE_0) /*!< Alternate bytes on a single line */ +#define HAL_OSPI_ALTERNATE_BYTES_2_LINES ((uint32_t)OCTOSPI_CCR_ABMODE_1) /*!< Alternate bytes on two lines */ +#define HAL_OSPI_ALTERNATE_BYTES_4_LINES ((uint32_t)(OCTOSPI_CCR_ABMODE_0 | OCTOSPI_CCR_ABMODE_1)) /*!< Alternate bytes on four lines */ +#define HAL_OSPI_ALTERNATE_BYTES_8_LINES ((uint32_t)OCTOSPI_CCR_ABMODE_2) /*!< Alternate bytes on eight lines */ +/** + * @} + */ + +/** @defgroup OSPI_AlternateBytesSize OSPI Alternate Bytes Size + * @{ + */ +#define HAL_OSPI_ALTERNATE_BYTES_8_BITS ((uint32_t)0x00000000U) /*!< 8-bit alternate bytes */ +#define HAL_OSPI_ALTERNATE_BYTES_16_BITS ((uint32_t)OCTOSPI_CCR_ABSIZE_0) /*!< 16-bit alternate bytes */ +#define HAL_OSPI_ALTERNATE_BYTES_24_BITS ((uint32_t)OCTOSPI_CCR_ABSIZE_1) /*!< 24-bit alternate bytes */ +#define HAL_OSPI_ALTERNATE_BYTES_32_BITS ((uint32_t)OCTOSPI_CCR_ABSIZE) /*!< 32-bit alternate bytes */ +/** + * @} + */ + +/** @defgroup OSPI_AlternateBytesDtrMode OSPI Alternate Bytes DTR Mode + * @{ + */ +#define HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE ((uint32_t)0x00000000U) /*!< DTR mode disabled for alternate bytes phase */ +#define HAL_OSPI_ALTERNATE_BYTES_DTR_ENABLE ((uint32_t)OCTOSPI_CCR_ABDTR) /*!< DTR mode enabled for alternate bytes phase */ +/** + * @} + */ + +/** @defgroup OSPI_DataMode OSPI Data Mode + * @{ + */ +#define HAL_OSPI_DATA_NONE ((uint32_t)0x00000000U) /*!< No data */ +#define HAL_OSPI_DATA_1_LINE ((uint32_t)OCTOSPI_CCR_DMODE_0) /*!< Data on a single line */ +#define HAL_OSPI_DATA_2_LINES ((uint32_t)OCTOSPI_CCR_DMODE_1) /*!< Data on two lines */ +#define HAL_OSPI_DATA_4_LINES ((uint32_t)(OCTOSPI_CCR_DMODE_0 | OCTOSPI_CCR_DMODE_1)) /*!< Data on four lines */ +#define HAL_OSPI_DATA_8_LINES ((uint32_t)OCTOSPI_CCR_DMODE_2) /*!< Data on eight lines */ +/** + * @} + */ + +/** @defgroup OSPI_DataDtrMode OSPI Data DTR Mode + * @{ + */ +#define HAL_OSPI_DATA_DTR_DISABLE ((uint32_t)0x00000000U) /*!< DTR mode disabled for data phase */ +#define HAL_OSPI_DATA_DTR_ENABLE ((uint32_t)OCTOSPI_CCR_DDTR) /*!< DTR mode enabled for data phase */ +/** + * @} + */ + +/** @defgroup OSPI_DQSMode OSPI DQS Mode + * @{ + */ +#define HAL_OSPI_DQS_DISABLE ((uint32_t)0x00000000U) /*!< DQS disabled */ +#define HAL_OSPI_DQS_ENABLE ((uint32_t)OCTOSPI_CCR_DQSE) /*!< DQS enabled */ +/** + * @} + */ + +/** @defgroup OSPI_SIOOMode OSPI SIOO Mode + * @{ + */ +#define HAL_OSPI_SIOO_INST_EVERY_CMD ((uint32_t)0x00000000U) /*!< Send instruction on every transaction */ +#define HAL_OSPI_SIOO_INST_ONLY_FIRST_CMD ((uint32_t)OCTOSPI_CCR_SIOO) /*!< Send instruction only for the first command */ +/** + * @} + */ + +/** @defgroup OSPI_WriteZeroLatency OSPI Hyperbus Write Zero Latency Activation + * @{ + */ +#define HAL_OSPI_LATENCY_ON_WRITE ((uint32_t)0x00000000U) /*!< Latency on write accesses */ +#define HAL_OSPI_NO_LATENCY_ON_WRITE ((uint32_t)OCTOSPI_HLCR_WZL) /*!< No latency on write accesses */ +/** + * @} + */ + +/** @defgroup OSPI_LatencyMode OSPI Hyperbus Latency Mode + * @{ + */ +#define HAL_OSPI_VARIABLE_LATENCY ((uint32_t)0x00000000U) /*!< Variable initial latency */ +#define HAL_OSPI_FIXED_LATENCY ((uint32_t)OCTOSPI_HLCR_LM) /*!< Fixed latency */ +/** + * @} + */ + +/** @defgroup OSPI_AddressSpace OSPI Hyperbus Address Space + * @{ + */ +#define HAL_OSPI_MEMORY_ADDRESS_SPACE ((uint32_t)0x00000000U) /*!< HyperBus memory mode */ +#define HAL_OSPI_REGISTER_ADDRESS_SPACE ((uint32_t)OCTOSPI_DCR1_MTYP_0) /*!< HyperBus register mode */ +/** + * @} + */ + +/** @defgroup OSPI_MatchMode OSPI Match Mode + * @{ + */ +#define HAL_OSPI_MATCH_MODE_AND ((uint32_t)0x00000000U) /*!< AND match mode between unmasked bits */ +#define HAL_OSPI_MATCH_MODE_OR ((uint32_t)OCTOSPI_CR_PMM) /*!< OR match mode between unmasked bits */ +/** + * @} + */ + +/** @defgroup OSPI_AutomaticStop OSPI Automatic Stop + * @{ + */ +#define HAL_OSPI_AUTOMATIC_STOP_DISABLE ((uint32_t)0x00000000U) /*!< AutoPolling stops only with abort or OSPI disabling */ +#define HAL_OSPI_AUTOMATIC_STOP_ENABLE ((uint32_t)OCTOSPI_CR_APMS) /*!< AutoPolling stops as soon as there is a match */ +/** + * @} + */ + +/** @defgroup OSPI_TimeOutActivation OSPI Timeout Activation + * @{ + */ +#define HAL_OSPI_TIMEOUT_COUNTER_DISABLE ((uint32_t)0x00000000U) /*!< Timeout counter disabled, nCS remains active */ +#define HAL_OSPI_TIMEOUT_COUNTER_ENABLE ((uint32_t)OCTOSPI_CR_TCEN) /*!< Timeout counter enabled, nCS released when timeout expires */ +/** + * @} + */ + +/** @defgroup OSPI_Flags OSPI Flags + * @{ + */ +#define HAL_OSPI_FLAG_BUSY OCTOSPI_SR_BUSY /*!< Busy flag: operation is ongoing */ +#define HAL_OSPI_FLAG_TO OCTOSPI_SR_TOF /*!< Timeout flag: timeout occurs in memory-mapped mode */ +#define HAL_OSPI_FLAG_SM OCTOSPI_SR_SMF /*!< Status match flag: received data matches in autopolling mode */ +#define HAL_OSPI_FLAG_FT OCTOSPI_SR_FTF /*!< Fifo threshold flag: Fifo threshold reached or data left after read from memory is complete */ +#define HAL_OSPI_FLAG_TC OCTOSPI_SR_TCF /*!< Transfer complete flag: programmed number of data have been transferred or the transfer has been aborted */ +#define HAL_OSPI_FLAG_TE OCTOSPI_SR_TEF /*!< Transfer error flag: invalid address is being accessed */ +/** + * @} + */ + +/** @defgroup OSPI_Interrupts OSPI Interrupts + * @{ + */ +#define HAL_OSPI_IT_TO OCTOSPI_CR_TOIE /*!< Interrupt on the timeout flag */ +#define HAL_OSPI_IT_SM OCTOSPI_CR_SMIE /*!< Interrupt on the status match flag */ +#define HAL_OSPI_IT_FT OCTOSPI_CR_FTIE /*!< Interrupt on the fifo threshold flag */ +#define HAL_OSPI_IT_TC OCTOSPI_CR_TCIE /*!< Interrupt on the transfer complete flag */ +#define HAL_OSPI_IT_TE OCTOSPI_CR_TEIE /*!< Interrupt on the transfer error flag */ +/** + * @} + */ + +/** @defgroup OSPI_Timeout_definition OSPI Timeout definition + * @{ + */ +#define HAL_OSPI_TIMEOUT_DEFAULT_VALUE ((uint32_t)5000U) /* 5 s */ +/** + * @} + */ + +/** @defgroup OSPIM_IOPort OSPI IO Manager IO Port + * @{ + */ +#define HAL_OSPIM_IOPORT_NONE ((uint32_t)0x00000000U) /*!< IOs not used */ +#define HAL_OSPIM_IOPORT_1_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x1U)) /*!< Port 1 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_1_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x1U)) /*!< Port 1 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_2_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x2U)) /*!< Port 2 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_2_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x2U)) /*!< Port 2 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_3_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x3U)) /*!< Port 3 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_3_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x3U)) /*!< Port 3 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_4_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x4U)) /*!< Port 4 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_4_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x4U)) /*!< Port 4 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_5_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x5U)) /*!< Port 5 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_5_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x5U)) /*!< Port 5 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_6_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x6U)) /*!< Port 6 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_6_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x6U)) /*!< Port 6 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_7_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x7U)) /*!< Port 7 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_7_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x7U)) /*!< Port 7 - IO[7:4] */ +#define HAL_OSPIM_IOPORT_8_LOW ((uint32_t)(OCTOSPIM_PCR_IOLEN | 0x8U)) /*!< Port 8 - IO[3:0] */ +#define HAL_OSPIM_IOPORT_8_HIGH ((uint32_t)(OCTOSPIM_PCR_IOHEN | 0x8U)) /*!< Port 8 - IO[7:4] */ +/** + * @} + */ +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup OSPI_Exported_Macros OSPI Exported Macros + * @{ + */ +/** @brief Reset OSPI handle state. + * @param __HANDLE__ specifies the OSPI Handle. + * @retval None + */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) +#define __HAL_OSPI_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_OSPI_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_OSPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_OSPI_STATE_RESET) +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + +/** @brief Enable the OSPI peripheral. + * @param __HANDLE__ specifies the OSPI Handle. + * @retval None + */ +#define __HAL_OSPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, OCTOSPI_CR_EN) + +/** @brief Disable the OSPI peripheral. + * @param __HANDLE__ specifies the OSPI Handle. + * @retval None + */ +#define __HAL_OSPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR, OCTOSPI_CR_EN) + +/** @brief Enable the specified OSPI interrupt. + * @param __HANDLE__ specifies the OSPI Handle. + * @param __INTERRUPT__ specifies the OSPI interrupt source to enable. + * This parameter can be one of the following values: + * @arg HAL_OSPI_IT_TO: OSPI Timeout interrupt + * @arg HAL_OSPI_IT_SM: OSPI Status match interrupt + * @arg HAL_OSPI_IT_FT: OSPI FIFO threshold interrupt + * @arg HAL_OSPI_IT_TC: OSPI Transfer complete interrupt + * @arg HAL_OSPI_IT_TE: OSPI Transfer error interrupt + * @retval None + */ +#define __HAL_OSPI_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) + + +/** @brief Disable the specified OSPI interrupt. + * @param __HANDLE__ specifies the OSPI Handle. + * @param __INTERRUPT__ specifies the OSPI interrupt source to disable. + * This parameter can be one of the following values: + * @arg HAL_OSPI_IT_TO: OSPI Timeout interrupt + * @arg HAL_OSPI_IT_SM: OSPI Status match interrupt + * @arg HAL_OSPI_IT_FT: OSPI FIFO threshold interrupt + * @arg HAL_OSPI_IT_TC: OSPI Transfer complete interrupt + * @arg HAL_OSPI_IT_TE: OSPI Transfer error interrupt + * @retval None + */ +#define __HAL_OSPI_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) + +/** @brief Check whether the specified OSPI interrupt source is enabled or not. + * @param __HANDLE__ specifies the OSPI Handle. + * @param __INTERRUPT__ specifies the OSPI interrupt source to check. + * This parameter can be one of the following values: + * @arg HAL_OSPI_IT_TO: OSPI Timeout interrupt + * @arg HAL_OSPI_IT_SM: OSPI Status match interrupt + * @arg HAL_OSPI_IT_FT: OSPI FIFO threshold interrupt + * @arg HAL_OSPI_IT_TC: OSPI Transfer complete interrupt + * @arg HAL_OSPI_IT_TE: OSPI Transfer error interrupt + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_OSPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (READ_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__))\ + == (__INTERRUPT__)) + +/** + * @brief Check whether the selected OSPI flag is set or not. + * @param __HANDLE__ specifies the OSPI Handle. + * @param __FLAG__ specifies the OSPI flag to check. + * This parameter can be one of the following values: + * @arg HAL_OSPI_FLAG_BUSY: OSPI Busy flag + * @arg HAL_OSPI_FLAG_TO: OSPI Timeout flag + * @arg HAL_OSPI_FLAG_SM: OSPI Status match flag + * @arg HAL_OSPI_FLAG_FT: OSPI FIFO threshold flag + * @arg HAL_OSPI_FLAG_TC: OSPI Transfer complete flag + * @arg HAL_OSPI_FLAG_TE: OSPI Transfer error flag + * @retval None + */ +#define __HAL_OSPI_GET_FLAG(__HANDLE__, __FLAG__) ((READ_BIT((__HANDLE__)->Instance->SR, (__FLAG__)) \ + != 0U) ? SET : RESET) + +/** @brief Clears the specified OSPI's flag status. + * @param __HANDLE__ specifies the OSPI Handle. + * @param __FLAG__ specifies the OSPI clear register flag that needs to be set + * This parameter can be one of the following values: + * @arg HAL_OSPI_FLAG_TO: OSPI Timeout flag + * @arg HAL_OSPI_FLAG_SM: OSPI Status match flag + * @arg HAL_OSPI_FLAG_TC: OSPI Transfer complete flag + * @arg HAL_OSPI_FLAG_TE: OSPI Transfer error flag + * @retval None + */ +#define __HAL_OSPI_CLEAR_FLAG(__HANDLE__, __FLAG__) WRITE_REG((__HANDLE__)->Instance->FCR, (__FLAG__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup OSPI_Exported_Functions + * @{ + */ + +/* Initialization/de-initialization functions ********************************/ +/** @addtogroup OSPI_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_MspInit (OSPI_HandleTypeDef *hospi); +HAL_StatusTypeDef HAL_OSPI_DeInit (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_MspDeInit (OSPI_HandleTypeDef *hospi); + +/** + * @} + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup OSPI_Exported_Functions_Group2 + * @{ + */ +/* OSPI IRQ handler function */ +void HAL_OSPI_IRQHandler (OSPI_HandleTypeDef *hospi); + +/* OSPI command configuration functions */ +HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout); +HAL_StatusTypeDef HAL_OSPI_Command_IT(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd); +HAL_StatusTypeDef HAL_OSPI_HyperbusCfg(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCfgTypeDef *cfg, uint32_t Timeout); +HAL_StatusTypeDef HAL_OSPI_HyperbusCmd(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCmdTypeDef *cmd, uint32_t Timeout); + +/* OSPI indirect mode functions */ +HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout); +HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout); +HAL_StatusTypeDef HAL_OSPI_Transmit_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData); +HAL_StatusTypeDef HAL_OSPI_Receive_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData); +HAL_StatusTypeDef HAL_OSPI_Transmit_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData); +HAL_StatusTypeDef HAL_OSPI_Receive_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData); + +/* OSPI status flag polling mode functions */ +HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout); +HAL_StatusTypeDef HAL_OSPI_AutoPolling_IT(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg); + +/* OSPI memory-mapped mode functions */ +HAL_StatusTypeDef HAL_OSPI_MemoryMapped (OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg); + +/* Callback functions in non-blocking modes ***********************************/ +void HAL_OSPI_ErrorCallback (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_AbortCpltCallback (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi); + +/* OSPI indirect mode functions */ +void HAL_OSPI_CmdCpltCallback (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_RxCpltCallback (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_TxCpltCallback (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_RxHalfCpltCallback (OSPI_HandleTypeDef *hospi); +void HAL_OSPI_TxHalfCpltCallback (OSPI_HandleTypeDef *hospi); + +/* OSPI status flag polling mode functions */ +void HAL_OSPI_StatusMatchCallback (OSPI_HandleTypeDef *hospi); + +/* OSPI memory-mapped mode functions */ +void HAL_OSPI_TimeOutCallback (OSPI_HandleTypeDef *hospi); + +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) +/* OSPI callback registering/unregistering */ +HAL_StatusTypeDef HAL_OSPI_RegisterCallback(OSPI_HandleTypeDef *hospi, HAL_OSPI_CallbackIDTypeDef CallbackID, + pOSPI_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_OSPI_UnRegisterCallback(OSPI_HandleTypeDef *hospi, HAL_OSPI_CallbackIDTypeDef CallbackID); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ +/** + * @} + */ + +/* Peripheral Control and State functions ************************************/ +/** @addtogroup OSPI_Exported_Functions_Group3 + * @{ + */ +HAL_StatusTypeDef HAL_OSPI_Abort (OSPI_HandleTypeDef *hospi); +HAL_StatusTypeDef HAL_OSPI_Abort_IT (OSPI_HandleTypeDef *hospi); +HAL_StatusTypeDef HAL_OSPI_SetFifoThreshold (OSPI_HandleTypeDef *hospi, uint32_t Threshold); +uint32_t HAL_OSPI_GetFifoThreshold (OSPI_HandleTypeDef *hospi); +HAL_StatusTypeDef HAL_OSPI_SetTimeout (OSPI_HandleTypeDef *hospi, uint32_t Timeout); +uint32_t HAL_OSPI_GetError (OSPI_HandleTypeDef *hospi); +uint32_t HAL_OSPI_GetState (OSPI_HandleTypeDef *hospi); + +/** + * @} + */ + +/* OSPI IO Manager configuration function ************************************/ +/** @addtogroup OSPI_Exported_Functions_Group4 + * @{ + */ +HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout); + +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** + @cond 0 + */ +#define IS_OSPI_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) >= 1U) && ((THRESHOLD) <= 32U)) + +#define IS_OSPI_DUALQUAD_MODE(MODE) (((MODE) == HAL_OSPI_DUALQUAD_DISABLE) || \ + ((MODE) == HAL_OSPI_DUALQUAD_ENABLE)) + +#define IS_OSPI_MEMORY_TYPE(TYPE) (((TYPE) == HAL_OSPI_MEMTYPE_MICRON) || \ + ((TYPE) == HAL_OSPI_MEMTYPE_MACRONIX) || \ + ((TYPE) == HAL_OSPI_MEMTYPE_APMEMORY) || \ + ((TYPE) == HAL_OSPI_MEMTYPE_MACRONIX_RAM) || \ + ((TYPE) == HAL_OSPI_MEMTYPE_HYPERBUS)) + +#define IS_OSPI_DEVICE_SIZE(SIZE) (((SIZE) >= 1U) && ((SIZE) <= 32U)) + +#define IS_OSPI_CS_HIGH_TIME(TIME) (((TIME) >= 1U) && ((TIME) <= 8U)) + +#define IS_OSPI_FREE_RUN_CLK(CLK) (((CLK) == HAL_OSPI_FREERUNCLK_DISABLE) || \ + ((CLK) == HAL_OSPI_FREERUNCLK_ENABLE)) + +#define IS_OSPI_CLOCK_MODE(MODE) (((MODE) == HAL_OSPI_CLOCK_MODE_0) || \ + ((MODE) == HAL_OSPI_CLOCK_MODE_3)) + +#define IS_OSPI_WRAP_SIZE(SIZE) (((SIZE) == HAL_OSPI_WRAP_NOT_SUPPORTED) || \ + ((SIZE) == HAL_OSPI_WRAP_16_BYTES) || \ + ((SIZE) == HAL_OSPI_WRAP_32_BYTES) || \ + ((SIZE) == HAL_OSPI_WRAP_64_BYTES) || \ + ((SIZE) == HAL_OSPI_WRAP_128_BYTES)) + +#define IS_OSPI_CLK_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 256U)) + +#define IS_OSPI_SAMPLE_SHIFTING(CYCLE) (((CYCLE) == HAL_OSPI_SAMPLE_SHIFTING_NONE) || \ + ((CYCLE) == HAL_OSPI_SAMPLE_SHIFTING_HALFCYCLE)) + +#define IS_OSPI_DHQC(CYCLE) (((CYCLE) == HAL_OSPI_DHQC_DISABLE) || \ + ((CYCLE) == HAL_OSPI_DHQC_ENABLE)) + +#define IS_OSPI_OPERATION_TYPE(TYPE) (((TYPE) == HAL_OSPI_OPTYPE_COMMON_CFG) || \ + ((TYPE) == HAL_OSPI_OPTYPE_READ_CFG) || \ + ((TYPE) == HAL_OSPI_OPTYPE_WRITE_CFG) || \ + ((TYPE) == HAL_OSPI_OPTYPE_WRAP_CFG)) + +#define IS_OSPI_FLASH_ID(FLASHID) (((FLASHID) == HAL_OSPI_FLASH_ID_1) || \ + ((FLASHID) == HAL_OSPI_FLASH_ID_2)) + +#define IS_OSPI_INSTRUCTION_MODE(MODE) (((MODE) == HAL_OSPI_INSTRUCTION_NONE) || \ + ((MODE) == HAL_OSPI_INSTRUCTION_1_LINE) || \ + ((MODE) == HAL_OSPI_INSTRUCTION_2_LINES) || \ + ((MODE) == HAL_OSPI_INSTRUCTION_4_LINES) || \ + ((MODE) == HAL_OSPI_INSTRUCTION_8_LINES)) + +#define IS_OSPI_INSTRUCTION_SIZE(SIZE) (((SIZE) == HAL_OSPI_INSTRUCTION_8_BITS) || \ + ((SIZE) == HAL_OSPI_INSTRUCTION_16_BITS) || \ + ((SIZE) == HAL_OSPI_INSTRUCTION_24_BITS) || \ + ((SIZE) == HAL_OSPI_INSTRUCTION_32_BITS)) + +#define IS_OSPI_INSTRUCTION_DTR_MODE(MODE) (((MODE) == HAL_OSPI_INSTRUCTION_DTR_DISABLE) || \ + ((MODE) == HAL_OSPI_INSTRUCTION_DTR_ENABLE)) + +#define IS_OSPI_ADDRESS_MODE(MODE) (((MODE) == HAL_OSPI_ADDRESS_NONE) || \ + ((MODE) == HAL_OSPI_ADDRESS_1_LINE) || \ + ((MODE) == HAL_OSPI_ADDRESS_2_LINES) || \ + ((MODE) == HAL_OSPI_ADDRESS_4_LINES) || \ + ((MODE) == HAL_OSPI_ADDRESS_8_LINES)) + +#define IS_OSPI_ADDRESS_SIZE(SIZE) (((SIZE) == HAL_OSPI_ADDRESS_8_BITS) || \ + ((SIZE) == HAL_OSPI_ADDRESS_16_BITS) || \ + ((SIZE) == HAL_OSPI_ADDRESS_24_BITS) || \ + ((SIZE) == HAL_OSPI_ADDRESS_32_BITS)) + +#define IS_OSPI_ADDRESS_DTR_MODE(MODE) (((MODE) == HAL_OSPI_ADDRESS_DTR_DISABLE) || \ + ((MODE) == HAL_OSPI_ADDRESS_DTR_ENABLE)) + +#define IS_OSPI_ALT_BYTES_MODE(MODE) (((MODE) == HAL_OSPI_ALTERNATE_BYTES_NONE) || \ + ((MODE) == HAL_OSPI_ALTERNATE_BYTES_1_LINE) || \ + ((MODE) == HAL_OSPI_ALTERNATE_BYTES_2_LINES) || \ + ((MODE) == HAL_OSPI_ALTERNATE_BYTES_4_LINES) || \ + ((MODE) == HAL_OSPI_ALTERNATE_BYTES_8_LINES)) + +#define IS_OSPI_ALT_BYTES_SIZE(SIZE) (((SIZE) == HAL_OSPI_ALTERNATE_BYTES_8_BITS) || \ + ((SIZE) == HAL_OSPI_ALTERNATE_BYTES_16_BITS) || \ + ((SIZE) == HAL_OSPI_ALTERNATE_BYTES_24_BITS) || \ + ((SIZE) == HAL_OSPI_ALTERNATE_BYTES_32_BITS)) + +#define IS_OSPI_ALT_BYTES_DTR_MODE(MODE) (((MODE) == HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE) || \ + ((MODE) == HAL_OSPI_ALTERNATE_BYTES_DTR_ENABLE)) + +#define IS_OSPI_DATA_MODE(MODE) (((MODE) == HAL_OSPI_DATA_NONE) || \ + ((MODE) == HAL_OSPI_DATA_1_LINE) || \ + ((MODE) == HAL_OSPI_DATA_2_LINES) || \ + ((MODE) == HAL_OSPI_DATA_4_LINES) || \ + ((MODE) == HAL_OSPI_DATA_8_LINES)) + +#define IS_OSPI_NUMBER_DATA(NUMBER) ((NUMBER) >= 1U) + +#define IS_OSPI_DATA_DTR_MODE(MODE) (((MODE) == HAL_OSPI_DATA_DTR_DISABLE) || \ + ((MODE) == HAL_OSPI_DATA_DTR_ENABLE)) + +#define IS_OSPI_DUMMY_CYCLES(NUMBER) ((NUMBER) <= 31U) + +#define IS_OSPI_DQS_MODE(MODE) (((MODE) == HAL_OSPI_DQS_DISABLE) || \ + ((MODE) == HAL_OSPI_DQS_ENABLE)) + +#define IS_OSPI_SIOO_MODE(MODE) (((MODE) == HAL_OSPI_SIOO_INST_EVERY_CMD) || \ + ((MODE) == HAL_OSPI_SIOO_INST_ONLY_FIRST_CMD)) + +#define IS_OSPI_RW_RECOVERY_TIME(NUMBER) ((NUMBER) <= 255U) + +#define IS_OSPI_ACCESS_TIME(NUMBER) ((NUMBER) <= 255U) + +#define IS_OSPI_WRITE_ZERO_LATENCY(MODE) (((MODE) == HAL_OSPI_LATENCY_ON_WRITE) || \ + ((MODE) == HAL_OSPI_NO_LATENCY_ON_WRITE)) + +#define IS_OSPI_LATENCY_MODE(MODE) (((MODE) == HAL_OSPI_VARIABLE_LATENCY) || \ + ((MODE) == HAL_OSPI_FIXED_LATENCY)) + +#define IS_OSPI_ADDRESS_SPACE(SPACE) (((SPACE) == HAL_OSPI_MEMORY_ADDRESS_SPACE) || \ + ((SPACE) == HAL_OSPI_REGISTER_ADDRESS_SPACE)) + +#define IS_OSPI_MATCH_MODE(MODE) (((MODE) == HAL_OSPI_MATCH_MODE_AND) || \ + ((MODE) == HAL_OSPI_MATCH_MODE_OR)) + +#define IS_OSPI_AUTOMATIC_STOP(MODE) (((MODE) == HAL_OSPI_AUTOMATIC_STOP_ENABLE) || \ + ((MODE) == HAL_OSPI_AUTOMATIC_STOP_DISABLE)) + +#define IS_OSPI_INTERVAL(INTERVAL) ((INTERVAL) <= 0xFFFFU) + +#define IS_OSPI_STATUS_BYTES_SIZE(SIZE) (((SIZE) >= 1U) && ((SIZE) <= 4U)) + +#define IS_OSPI_TIMEOUT_ACTIVATION(MODE) (((MODE) == HAL_OSPI_TIMEOUT_COUNTER_DISABLE) || \ + ((MODE) == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)) + +#define IS_OSPI_TIMEOUT_PERIOD(PERIOD) ((PERIOD) <= 0xFFFFU) + +#define IS_OSPI_CS_BOUNDARY(BOUNDARY) ((BOUNDARY) <= 31U) + +#define IS_OSPI_DLYBYP(MODE) (((MODE) == HAL_OSPI_DELAY_BLOCK_USED) || \ + ((MODE) == HAL_OSPI_DELAY_BLOCK_BYPASSED)) + +#define IS_OSPI_MAXTRAN(NB_BYTES) ((NB_BYTES) <= 255U) + +#define IS_OSPIM_PORT(NUMBER) (((NUMBER) >= 1U) && ((NUMBER) <= 8U)) + +#define IS_OSPIM_DQS_PORT(NUMBER) ((NUMBER) <= 8U) + +#define IS_OSPIM_IO_PORT(PORT) (((PORT) == HAL_OSPIM_IOPORT_NONE) || \ + ((PORT) == HAL_OSPIM_IOPORT_1_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_1_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_2_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_2_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_3_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_3_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_4_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_4_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_5_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_5_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_6_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_6_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_7_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_7_HIGH) || \ + ((PORT) == HAL_OSPIM_IOPORT_8_LOW) || \ + ((PORT) == HAL_OSPIM_IOPORT_8_HIGH)) + +#define IS_OSPIM_REQ2ACKTIME(TIME) (((TIME) >= 1U) && ((TIME) <= 256U)) +/** + @endcond + */ + +/* End of private macros -----------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* OCTOSPI || OCTOSPI1 || OCTOSPI2 */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_OSPI_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h new file mode 100644 index 0000000..91a9054 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h @@ -0,0 +1,809 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_pwr.h + * @author MCD Application Team + * @brief Header file of PWR HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_PWR_H +#define STM32H7xx_HAL_PWR_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup PWR + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Types PWR Exported Types + * @{ + */ + +/** + * @brief PWR PVD configuration structure definition + */ +typedef struct +{ + uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level. This + parameter can be a value of @ref + PWR_PVD_detection_level. + */ + + uint32_t Mode; /*!< Mode: Specifies the EXTI operating mode for the PVD + event. This parameter can be a value of @ref + PWR_PVD_Mode. + */ +}PWR_PVDTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_PVD_detection_level PWR PVD detection level + * @{ + */ +#define PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0 /*!< Programmable voltage detector + level 0 selection : 1V95 */ +#define PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1 /*!< Programmable voltage detector + level 1 selection : 2V1 */ +#define PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2 /*!< Programmable voltage detector + level 2 selection : 2V25 */ +#define PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3 /*!< Programmable voltage detector + level 3 selection : 2V4 */ +#define PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4 /*!< Programmable voltage detector + level 4 selection : 2V55 */ +#define PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5 /*!< Programmable voltage detector + level 5 selection : 2V7 */ +#define PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6 /*!< Programmable voltage detector + level 6 selection : 2V85 */ +#define PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7 /*!< External input analog voltage + (Compare internally to VREF) */ +/** + * @} + */ + +/** @defgroup PWR_PVD_Mode PWR PVD Mode + * @{ + */ +#define PWR_PVD_MODE_NORMAL (0x00000000U) /*!< Basic mode is used */ +#define PWR_PVD_MODE_IT_RISING (0x00010001U) /*!< Interrupt Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_IT_FALLING (0x00010002U) /*!< Interrupt Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_IT_RISING_FALLING (0x00010003U) /*!< Interrupt Mode with Rising/Falling edge trigger detection */ +#define PWR_PVD_MODE_EVENT_RISING (0x00020001U) /*!< Event Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_EVENT_FALLING (0x00020002U) /*!< Event Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_EVENT_RISING_FALLING (0x00020003U) /*!< Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup PWR_Regulator_state_in_STOP_mode PWR Regulator state in SLEEP/STOP mode + * @{ + */ +#define PWR_MAINREGULATOR_ON (0U) +#define PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPDS +/** + * @} + */ + +/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry + * @{ + */ +#define PWR_SLEEPENTRY_WFI (0x01U) +#define PWR_SLEEPENTRY_WFE (0x02U) +/** + * @} + */ + +/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry + * @{ + */ +#define PWR_STOPENTRY_WFI (0x01U) +#define PWR_STOPENTRY_WFE (0x02U) +/** + * @} + */ + +/** @defgroup PWR_Regulator_Voltage_Scale PWR Regulator Voltage Scale + * @{ + */ +#if defined(PWR_SRDCR_VOS) +#define PWR_REGULATOR_VOLTAGE_SCALE0 (PWR_SRDCR_VOS_1 | PWR_SRDCR_VOS_0) +#define PWR_REGULATOR_VOLTAGE_SCALE1 (PWR_SRDCR_VOS_1) +#define PWR_REGULATOR_VOLTAGE_SCALE2 (PWR_SRDCR_VOS_0) +#define PWR_REGULATOR_VOLTAGE_SCALE3 (0U) +#else +#define PWR_REGULATOR_VOLTAGE_SCALE0 (0U) +#define PWR_REGULATOR_VOLTAGE_SCALE1 (PWR_D3CR_VOS_1 | PWR_D3CR_VOS_0) +#define PWR_REGULATOR_VOLTAGE_SCALE2 (PWR_D3CR_VOS_1) +#define PWR_REGULATOR_VOLTAGE_SCALE3 (PWR_D3CR_VOS_0) +#endif /* PWR_SRDCR_VOS */ +/** + * @} + */ + +/** @defgroup PWR_Flag PWR Flag + * @{ + */ +/* PWR CPU flag */ +#define PWR_FLAG_STOP (0x01U) +#if defined (PWR_CPUCR_SBF_D2) +#define PWR_FLAG_SB_D1 (0x02U) +#define PWR_FLAG_SB_D2 (0x03U) +#endif /* defined (PWR_CPUCR_SBF_D2) */ +#define PWR_FLAG_SB (0x04U) +#if defined (DUAL_CORE) +#define PWR_FLAG_CPU_HOLD (0x05U) +#define PWR_FLAG_CPU2_HOLD (0x06U) +#define PWR_FLAG2_STOP (0x07U) +#define PWR_FLAG2_SB_D1 (0x08U) +#define PWR_FLAG2_SB_D2 (0x09U) +#define PWR_FLAG2_SB (0x0AU) +#endif /* defined (DUAL_CORE) */ +#define PWR_FLAG_PVDO (0x0BU) +#define PWR_FLAG_AVDO (0x0CU) +#define PWR_FLAG_ACTVOSRDY (0x0DU) +#define PWR_FLAG_ACTVOS (0x0EU) +#define PWR_FLAG_BRR (0x0FU) +#define PWR_FLAG_VOSRDY (0x10U) +#if defined (SMPS) +#define PWR_FLAG_SMPSEXTRDY (0x11U) +#else +#define PWR_FLAG_SCUEN (0x11U) +#endif /* defined (SMPS) */ +#if defined (PWR_CSR1_MMCVDO) +#define PWR_FLAG_MMCVDO (0x12U) +#endif /* defined (PWR_CSR1_MMCVDO) */ +#define PWR_FLAG_USB33RDY (0x13U) +#define PWR_FLAG_TEMPH (0x14U) +#define PWR_FLAG_TEMPL (0x15U) +#define PWR_FLAG_VBATH (0x16U) +#define PWR_FLAG_VBATL (0x17U) + +/* PWR Wake up flag */ +#define PWR_FLAG_WKUP1 PWR_WKUPCR_WKUPC1 +#define PWR_FLAG_WKUP2 PWR_WKUPCR_WKUPC2 +#define PWR_FLAG_WKUP3 PWR_WKUPCR_WKUPC3 +#define PWR_FLAG_WKUP4 PWR_WKUPCR_WKUPC4 +#define PWR_FLAG_WKUP5 PWR_WKUPCR_WKUPC5 +#define PWR_FLAG_WKUP6 PWR_WKUPCR_WKUPC6 +/** + * @} + */ + +/** @defgroup PWR_ENABLE_WUP_Mask PWR Enable WUP Mask + * @{ + */ +#define PWR_EWUP_MASK (0x0FFF3F3FU) +/** + * @} + */ + +/** + * @} + */ +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup PWR_Exported_Macro PWR Exported Macro + * @{ + */ + +/** @brief Configure the main internal regulator output voltage. + * @param __REGULATOR__ : Specifies the regulator output voltage to achieve a + * trade-off between performance and power consumption + * when the device does not operate at the maximum + * frequency (refer to the datasheet for more details). + * This parameter can be one of the following values: + * @arg PWR_REGULATOR_VOLTAGE_SCALE0 : Regulator voltage output + * Scale 0 mode. + * @arg PWR_REGULATOR_VOLTAGE_SCALE1 : Regulator voltage output + * Scale 1 mode. + * @arg PWR_REGULATOR_VOLTAGE_SCALE2 : Regulator voltage output + * Scale 2 mode. + * @arg PWR_REGULATOR_VOLTAGE_SCALE3 : Regulator voltage output + * Scale 3 mode. + * @note For STM32H74x and STM32H75x lines, configuring Voltage Scale 0 is + * only possible when Vcore is supplied from LDO (Low DropOut). The + * SYSCFG Clock must be enabled through __HAL_RCC_SYSCFG_CLK_ENABLE() + * macro before configuring Voltage Scale 0 using + * __HAL_PWR_VOLTAGESCALING_CONFIG(). + * Transition to Voltage Scale 0 is only possible when the system is + * already in Voltage Scale 1. + * Transition from Voltage Scale 0 is only possible to Voltage Scale 1 + * then once in Voltage Scale 1 it is possible to switch to another + * voltage scale. + * After each regulator voltage setting, wait on VOSRDY flag to be set + * using macro __HAL_PWR_GET_FLAG(). + * To enter low power mode , and if current regulator voltage is + * Voltage Scale 0 then first switch to Voltage Scale 1 before entering + * low power mode. + * @retval None. + */ +#if defined (PWR_SRDCR_VOS) /* STM32H7Axxx and STM32H7Bxxx lines */ +#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) \ +do { \ + __IO uint32_t tmpreg = 0x00; \ + /* Configure the Voltage Scaling */ \ + MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, (__REGULATOR__)); \ + /* Delay after setting the voltage scaling */ \ + tmpreg = READ_BIT(PWR->SRDCR, PWR_SRDCR_VOS); \ + UNUSED(tmpreg); \ +} while(0) +#else /* 3 power domains devices */ +#if defined(SYSCFG_PWRCR_ODEN) /* STM32H74xxx and STM32H75xxx lines */ +#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) \ +do { \ + __IO uint32_t tmpreg = 0x00; \ + /* Check the voltage scaling to be configured */ \ + if((__REGULATOR__) == PWR_REGULATOR_VOLTAGE_SCALE0) \ + { \ + /* Configure the Voltage Scaling 1 */ \ + MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); \ + /* Delay after setting the voltage scaling */ \ + tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); \ + /* Enable the PWR overdrive */ \ + SET_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); \ + /* Delay after setting the syscfg boost setting */ \ + tmpreg = READ_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); \ + } \ + else \ + { \ + /* Disable the PWR overdrive */ \ + CLEAR_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); \ + /* Delay after setting the syscfg boost setting */ \ + tmpreg = READ_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); \ + /* Configure the Voltage Scaling x */ \ + MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, (__REGULATOR__)); \ + /* Delay after setting the voltage scaling */ \ + tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); \ + } \ + UNUSED(tmpreg); \ +} while(0) +#else /* STM32H72xxx and STM32H73xxx lines */ +#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) \ +do { \ + __IO uint32_t tmpreg = 0x00; \ + /* Configure the Voltage Scaling */ \ + MODIFY_REG (PWR->D3CR, PWR_D3CR_VOS, (__REGULATOR__)); \ + /* Delay after setting the voltage scaling */ \ + tmpreg = READ_BIT(PWR->D3CR, PWR_D3CR_VOS); \ + UNUSED(tmpreg); \ +} while(0) +#endif /* defined(SYSCFG_PWRCR_ODEN) */ +#endif /* defined (PWR_SRDCR_VOS) */ + +/** @brief Check PWR flags are set or not. + * @param __FLAG__ : Specifies the flag to check. + * This parameter can be one of the following values: + * @arg PWR_FLAG_PVDO : PVD Output. This flag is valid only if PVD + * is enabled by the HAL_PWR_EnablePVD() + * function. + * The PVD is stopped by STANDBY mode. For this + * reason, this bit is equal to 0 after STANDBY + * or reset until the PVDE bit is set. + * @arg PWR_FLAG_AVDO : AVD Output. This flag is valid only if AVD + * is enabled by the HAL_PWREx_EnableAVD() + * function. The AVD is stopped by STANDBY mode. + * For this reason, this bit is equal to 0 + * after STANDBY or reset until the AVDE bit + * is set. + * @arg PWR_FLAG_ACTVOSRDY : This flag indicates that the Regulator + * voltage scaling output selection is + * ready. + * @arg PWR_FLAG_BRR : Backup regulator ready flag. This bit is not + * reset when the device wakes up from STANDBY + * mode or by a system reset or power-on reset. + * @arg PWR_FLAG_VOSRDY : This flag indicates that the Regulator + * voltage scaling output selection is ready. + * mode or by a system reset or power-on reset. + * @arg PWR_FLAG_USB33RDY : This flag indicates that the USB supply + * from regulator is ready. + * @arg PWR_FLAG_TEMPH : This flag indicates that the temperature + * equal or above high threshold level. + * @arg PWR_FLAG_TEMPL : This flag indicates that the temperature + * equal or below low threshold level. + * @arg PWR_FLAG_VBATH : This flag indicates that VBAT level equal + * or above high threshold level. + * @arg PWR_FLAG_VBATL : This flag indicates that VBAT level equal + * or below low threshold level. + * @arg PWR_FLAG_STOP : This flag indicates that the system entered + * in STOP mode. + * @arg PWR_FLAG_SB : This flag indicates that the system entered in + * STANDBY mode. + * @arg PWR_FLAG_SB_D1 : This flag indicates that the D1 domain + * entered in STANDBY mode. + * @arg PWR_FLAG_SB_D2 : This flag indicates that the D2 domain + * entered in STANDBY mode. + * @arg PWR_FLAG2_STOP : This flag indicates that the system entered + * in STOP mode. + * @arg PWR_FLAG2_SB : This flag indicates that the system entered + * in STANDBY mode. + * @arg PWR_FLAG2_SB_D1 : This flag indicates that the D1 domain + * entered in STANDBY mode. + * @arg PWR_FLAG2_SB_D2 : This flag indicates that the D2 domain + * entered in STANDBY mode. + * @arg PWR_FLAG_CPU_HOLD : This flag indicates that the CPU1 wakes + * up with hold. + * @arg PWR_FLAG_CPU2_HOLD : This flag indicates that the CPU2 wakes + * up with hold. + * @arg PWR_FLAG_SMPSEXTRDY : This flag indicates that the SMPS + * External supply is sready. + * @arg PWR_FLAG_SCUEN : This flag indicates that the supply + * configuration update is enabled. + * @arg PWR_FLAG_MMCVDO : This flag indicates that the VDDMMC is + * above or equal to 1.2 V. + * @note The PWR_FLAG_PVDO, PWR_FLAG_AVDO, PWR_FLAG_ACTVOSRDY, PWR_FLAG_BRR, + * PWR_FLAG_VOSRDY, PWR_FLAG_USB33RDY, PWR_FLAG_TEMPH, PWR_FLAG_TEMPL, + * PWR_FLAG_VBATH, PWR_FLAG_VBATL, PWR_FLAG_STOP and PWR_FLAG_SB flags + * are used for all H7 family lines. + * The PWR_FLAG2_STOP, PWR_FLAG2_SB, PWR_FLAG2_SB_D1, PWR_FLAG2_SB_D2, + * PWR_FLAG_CPU_HOLD and PWR_FLAG_CPU2_HOLD flags are used only for H7 + * dual core lines. + * The PWR_FLAG_SB_D1 and PWR_FLAG_SB_D2 flags are used for all H7 + * family except STM32H7Axxx and STM32H7Bxxx lines. + * The PWR_FLAG_MMCVDO flag is used only for STM32H7Axxx and + * STM32H7Bxxx lines. + * The PWR_FLAG_SCUEN flag is used for devices that support only LDO + * regulator. + * The PWR_FLAG_SMPSEXTRDY flag is used for devices that support LDO + * and SMPS regulators. + * @retval The (__FLAG__) state (TRUE or FALSE). + */ +#if defined (DUAL_CORE) /* Dual core lines */ +#define __HAL_PWR_GET_FLAG(__FLAG__) \ +(((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) :\ + ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) :\ + ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) :\ + ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->D3CR & PWR_D3CR_VOSRDY) == PWR_D3CR_VOSRDY) :\ + ((__FLAG__) == PWR_FLAG_SMPSEXTRDY) ? ((PWR->CR3 & PWR_CR3_SMPSEXTRDY) == PWR_CR3_SMPSEXTRDY) :\ + ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) :\ + ((__FLAG__) == PWR_FLAG_CPU_HOLD) ? ((PWR->CPU2CR & PWR_CPU2CR_HOLD1F) == PWR_CPU2CR_HOLD1F) :\ + ((__FLAG__) == PWR_FLAG_CPU2_HOLD) ? ((PWR->CPUCR & PWR_CPUCR_HOLD2F) == PWR_CPUCR_HOLD2F) :\ + ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) :\ + ((__FLAG__) == PWR_FLAG2_SB) ? ((PWR->CPU2CR & PWR_CPU2CR_SBF) == PWR_CPU2CR_SBF) :\ + ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) :\ + ((__FLAG__) == PWR_FLAG2_STOP) ? ((PWR->CPU2CR & PWR_CPU2CR_STOPF) == PWR_CPU2CR_STOPF) :\ + ((__FLAG__) == PWR_FLAG_SB_D1) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D1) == PWR_CPUCR_SBF_D1) :\ + ((__FLAG__) == PWR_FLAG2_SB_D1) ? ((PWR->CPU2CR & PWR_CPU2CR_SBF_D1) == PWR_CPU2CR_SBF_D1) :\ + ((__FLAG__) == PWR_FLAG_SB_D2) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D2) == PWR_CPUCR_SBF_D2) :\ + ((__FLAG__) == PWR_FLAG2_SB_D2) ? ((PWR->CPU2CR & PWR_CPU2CR_SBF_D2) == PWR_CPU2CR_SBF_D2) :\ + ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) :\ + ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) :\ + ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) :\ + ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) :\ + ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) +#else /* Single core lines */ +#if defined (PWR_CPUCR_SBF_D2) /* STM32H72x, STM32H73x, STM32H74x and STM32H75x lines */ +#if defined (SMPS) /* STM32H725 and STM32H735 lines */ +#define __HAL_PWR_GET_FLAG(__FLAG__) \ +(((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) :\ + ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) :\ + ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) :\ + ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->D3CR & PWR_D3CR_VOSRDY) == PWR_D3CR_VOSRDY) :\ + ((__FLAG__) == PWR_FLAG_SMPSEXTRDY) ? ((PWR->CR3 & PWR_FLAG_SMPSEXTRDY) == PWR_FLAG_SMPSEXTRDY) :\ + ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) :\ + ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) :\ + ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) :\ + ((__FLAG__) == PWR_FLAG_SB_D1) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D1) == PWR_CPUCR_SBF_D1) :\ + ((__FLAG__) == PWR_FLAG_SB_D2) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D2) == PWR_CPUCR_SBF_D2) :\ + ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) :\ + ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) :\ + ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) :\ + ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) :\ + ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) +#else /* STM32H723, STM32H733, STM32H742, STM32H743, STM32H750 and STM32H753 lines */ +#define __HAL_PWR_GET_FLAG(__FLAG__) \ +(((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) :\ + ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) :\ + ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) :\ + ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->D3CR & PWR_D3CR_VOSRDY) == PWR_D3CR_VOSRDY) :\ + ((__FLAG__) == PWR_FLAG_SCUEN) ? ((PWR->CR3 & PWR_CR3_SCUEN) == PWR_CR3_SCUEN) :\ + ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) :\ + ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) :\ + ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) :\ + ((__FLAG__) == PWR_FLAG_SB_D1) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D1) == PWR_CPUCR_SBF_D1) :\ + ((__FLAG__) == PWR_FLAG_SB_D2) ? ((PWR->CPUCR & PWR_CPUCR_SBF_D2) == PWR_CPUCR_SBF_D2) :\ + ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) :\ + ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) :\ + ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) :\ + ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) :\ + ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) +#endif /* defined (SMPS) */ +#else /* STM32H7Axxx and STM32H7Bxxx lines */ +#if defined (SMPS) /* STM32H7AxxQ and STM32H7BxxQ lines */ +#define __HAL_PWR_GET_FLAG(__FLAG__) \ +(((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) :\ + ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) :\ + ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) :\ + ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) :\ + ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == PWR_SRDCR_VOSRDY) :\ + ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) :\ + ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) :\ + ((__FLAG__) == PWR_FLAG_MMCVDO) ? ((PWR->CSR1 & PWR_CSR1_MMCVDO) == PWR_CSR1_MMCVDO) :\ + ((__FLAG__) == PWR_FLAG_SMPSEXTRDY) ? ((PWR->CR3 & PWR_CR3_SMPSEXTRDY) == PWR_CR3_SMPSEXTRDY) :\ + ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) :\ + ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) :\ + ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) :\ + ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) :\ + ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) +#else /* STM32H7Axx and STM32H7Bxx lines */ +#define __HAL_PWR_GET_FLAG(__FLAG__) \ +(((__FLAG__) == PWR_FLAG_PVDO) ? ((PWR->CSR1 & PWR_CSR1_PVDO) == PWR_CSR1_PVDO) :\ + ((__FLAG__) == PWR_FLAG_AVDO) ? ((PWR->CSR1 & PWR_CSR1_AVDO) == PWR_CSR1_AVDO) :\ + ((__FLAG__) == PWR_FLAG_ACTVOSRDY) ? ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == PWR_CSR1_ACTVOSRDY) :\ + ((__FLAG__) == PWR_FLAG_BRR) ? ((PWR->CR2 & PWR_CR2_BRRDY) == PWR_CR2_BRRDY) :\ + ((__FLAG__) == PWR_FLAG_VOSRDY) ? ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == PWR_SRDCR_VOSRDY) :\ + ((__FLAG__) == PWR_FLAG_SCUEN) ? ((PWR->CR3 & PWR_CR3_SCUEN) == PWR_CR3_SCUEN) :\ + ((__FLAG__) == PWR_FLAG_STOP) ? ((PWR->CPUCR & PWR_CPUCR_STOPF) == PWR_CPUCR_STOPF) :\ + ((__FLAG__) == PWR_FLAG_SB) ? ((PWR->CPUCR & PWR_CPUCR_SBF) == PWR_CPUCR_SBF) :\ + ((__FLAG__) == PWR_FLAG_MMCVDO) ? ((PWR->CSR1 & PWR_CSR1_MMCVDO) == PWR_CSR1_MMCVDO) :\ + ((__FLAG__) == PWR_FLAG_USB33RDY) ? ((PWR->CR3 & PWR_CR3_USB33RDY) == PWR_CR3_USB33RDY) :\ + ((__FLAG__) == PWR_FLAG_TEMPH) ? ((PWR->CR2 & PWR_CR2_TEMPH) == PWR_CR2_TEMPH) :\ + ((__FLAG__) == PWR_FLAG_TEMPL) ? ((PWR->CR2 & PWR_CR2_TEMPL) == PWR_CR2_TEMPL) :\ + ((__FLAG__) == PWR_FLAG_VBATH) ? ((PWR->CR2 & PWR_CR2_VBATH) == PWR_CR2_VBATH) :\ + ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL)) +#endif /* SMPS */ +#endif /* PWR_CPUCR_SBF_D2 */ +#endif /* DUAL_CORE */ + +/** @brief Check PWR wake up flags are set or not. + * @param __FLAG__: specifies the wake up flag to check. + * This parameter can be one of the following values: + * @arg PWR_FLAG_WKUP1 : This parameter clear Wake up line 1 flag. + * @arg PWR_FLAG_WKUP2 : This parameter clear Wake up line 2 flag. + * @arg PWR_FLAG_WKUP3 : This parameter clear Wake up line 3 flag. + * @arg PWR_FLAG_WKUP4 : This parameter clear Wake up line 4 flag. + * @arg PWR_FLAG_WKUP5 : This parameter clear Wake up line 5 flag. + * @arg PWR_FLAG_WKUP6 : This parameter clear Wake up line 6 flag. + * @note The PWR_FLAG_WKUP3 and PWR_FLAG_WKUP5 are available only for devices + * that support GPIOI port. + * @retval The (__FLAG__) state (TRUE or FALSE). + */ +#define __HAL_PWR_GET_WAKEUPFLAG(__FLAG__) ((PWR->WKUPFR & (__FLAG__)) ? 0 : 1) + +#if defined (DUAL_CORE) +/** @brief Clear CPU PWR flags. + * @param __FLAG__ : Specifies the flag to clear. + * @note This parameter is not used for the STM32H7 family and is kept as + * parameter just to maintain compatibility with other families. + * @note This macro clear all CPU flags STOPF, SBF, SBF_D1, and SBF_D2. + * This parameter can be one of the following values : + * @arg PWR_CPU_FLAGS : Clear HOLD2F, STOPF, SBF, SBF_D1, and SBF_D2 + * CPU flags. + * @retval None. + */ +#define __HAL_PWR_CLEAR_FLAG(__FLAG__) \ +do { \ + SET_BIT(PWR->CPUCR, PWR_CPUCR_CSSF); \ + SET_BIT(PWR->CPU2CR, PWR_CPU2CR_CSSF); \ +} while(0) +#else +/** @brief Clear CPU PWR flags. + * @param __FLAG__ : Specifies the flag to clear. + * @note This parameter is not used for the STM32H7 family and is kept as + * parameter just to maintain compatibility with other families. + * @note This macro clear all CPU flags. + * For single core devices except STM32H7Axxx and STM32H7Bxxx, CPU + * flags are STOPF, SBF, SBF_D1 and SBF_D2. + * For STM32H7Axxx and STM32H7Bxxx lines, CPU flags are STOPF and SBF. + * @retval None. + */ +#define __HAL_PWR_CLEAR_FLAG(__FLAG__) SET_BIT(PWR->CPUCR, PWR_CPUCR_CSSF) +#endif /* defined (DUAL_CORE) */ + +/** @brief Clear PWR wake up flags. + * @param __FLAG__ : Specifies the wake up flag to be cleared. + * This parameter can be one of the following values : + * @arg PWR_FLAG_WKUP1 : This parameter clear Wake up line 1 flag. + * @arg PWR_FLAG_WKUP2 : This parameter clear Wake up line 2 flag. + * @arg PWR_FLAG_WKUP3 : This parameter clear Wake up line 3 flag. + * @arg PWR_FLAG_WKUP4 : This parameter clear Wake up line 4 flag. + * @arg PWR_FLAG_WKUP5 : This parameter clear Wake up line 5 flag. + * @arg PWR_FLAG_WKUP6 : This parameter clear Wake up line 6 flag. + * @note The PWR_FLAG_WKUP3 and PWR_FLAG_WKUP5 are available only for devices + * that support GPIOI port. + * @retval None. + */ +#define __HAL_PWR_CLEAR_WAKEUPFLAG(__FLAG__) SET_BIT(PWR->WKUPCR, (__FLAG__)) + +/** + * @brief Enable the PVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) + +#if defined (DUAL_CORE) +/** + * @brief Enable the PVD EXTI D2 Line 16. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTID2_ENABLE_IT() SET_BIT(EXTI_D2->IMR1, PWR_EXTI_LINE_PVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Disable the PVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) + +#if defined (DUAL_CORE) +/** + * @brief Disable the PVD EXTI D2 Line 16. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTID2_DISABLE_IT() CLEAR_BIT(EXTI_D2->IMR1, PWR_EXTI_LINE_PVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Enable event on PVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EXTI_LINE_PVD) + +#if defined (DUAL_CORE) +/** + * @brief Enable event on PVD EXTI D2 Line. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTID2_ENABLE_EVENT() SET_BIT(EXTI_D2->EMR1, PWR_EXTI_LINE_PVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Disable event on PVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EXTI_LINE_PVD) + +#if defined (DUAL_CORE) +/** + * @brief Disable event on PVD EXTI D2 Line. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTID2_DISABLE_EVENT() CLEAR_BIT(EXTI_D2->EMR1, PWR_EXTI_LINE_PVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Enable the PVD Rising Interrupt Trigger. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Rising Interrupt Trigger. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Falling Interrupt Trigger. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Falling Interrupt Trigger. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Rising & Falling Interrupt Trigger. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() \ +do { \ + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); \ +} while(0); + +/** + * @brief Disable the PVD Rising & Falling Interrupt Trigger. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() \ +do { \ + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \ +} while(0); + +/** + * @brief Check whether the specified PVD EXTI interrupt flag is set or not. + * @retval EXTI PVD Line Status. + */ +#define __HAL_PWR_PVD_EXTI_GET_FLAG() ((READ_BIT(EXTI->PR1, PWR_EXTI_LINE_PVD) == PWR_EXTI_LINE_PVD) ? 1UL : 0UL) + +#if defined (DUAL_CORE) +/** + * @brief Checks whether the specified PVD EXTI interrupt flag is set or not. + * @retval EXTI D2 PVD Line Status. + */ +#define __HAL_PWR_PVD_EXTID2_GET_FLAG() ((READ_BIT(EXTI_D2->PR1, PWR_EXTI_LINE_PVD) == PWR_EXTI_LINE_PVD) ? 1UL : 0UL) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Clear the PVD EXTI flag. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() SET_BIT(EXTI->PR1, PWR_EXTI_LINE_PVD) + +#if defined (DUAL_CORE) +/** + * @brief Clear the PVD EXTI D2 flag. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTID2_CLEAR_FLAG() SET_BIT(EXTI_D2->PR1, PWR_EXTI_LINE_PVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Generates a Software interrupt on PVD EXTI line. + * @retval None. + */ +#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD) +/** + * @} + */ + +/* Include PWR HAL Extension module */ +#include "stm32h7xx_hal_pwr_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @addtogroup PWR_Exported_Functions_Group1 Initialization and De-Initialization Functions + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +void HAL_PWR_DeInit (void); +void HAL_PWR_EnableBkUpAccess (void); +void HAL_PWR_DisableBkUpAccess (void); +/** + * @} + */ + +/** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control Functions + * @{ + */ +/* Peripheral Control functions **********************************************/ +/* PVD configuration */ +void HAL_PWR_ConfigPVD (PWR_PVDTypeDef *sConfigPVD); +void HAL_PWR_EnablePVD (void); +void HAL_PWR_DisablePVD (void); + +/* WakeUp pins configuration */ +void HAL_PWR_EnableWakeUpPin (uint32_t WakeUpPinPolarity); +void HAL_PWR_DisableWakeUpPin (uint32_t WakeUpPinx); + +/* Low Power modes entry */ +void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry); +void HAL_PWR_EnterSLEEPMode (uint32_t Regulator, uint8_t SLEEPEntry); +void HAL_PWR_EnterSTANDBYMode (void); + +/* Power PVD IRQ Handler */ +void HAL_PWR_PVD_IRQHandler (void); +void HAL_PWR_PVDCallback (void); + +/* Cortex System Control functions *******************************************/ +void HAL_PWR_EnableSleepOnExit (void); +void HAL_PWR_DisableSleepOnExit (void); +void HAL_PWR_EnableSEVOnPend (void); +void HAL_PWR_DisableSEVOnPend (void); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup PWR_Private_Constants PWR Private Constants + * @{ + */ + +/** @defgroup PWR_PVD_EXTI_Line PWR PVD EXTI Line + * @{ + */ +#define PWR_EXTI_LINE_PVD EXTI_IMR1_IM16 /*!< External interrupt line 16 + Connected to the PVD EXTI Line */ +/** + * @} + */ + +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup PWR_Private_Macros PWR Private Macros + * @{ + */ + +/** @defgroup PWR_IS_PWR_Definitions PWR Private macros to check input parameters + * @{ + */ +/* Check PVD level parameter */ +#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) ||\ + ((LEVEL) == PWR_PVDLEVEL_1) ||\ + ((LEVEL) == PWR_PVDLEVEL_2) ||\ + ((LEVEL) == PWR_PVDLEVEL_3) ||\ + ((LEVEL) == PWR_PVDLEVEL_4) ||\ + ((LEVEL) == PWR_PVDLEVEL_5) ||\ + ((LEVEL) == PWR_PVDLEVEL_6) ||\ + ((LEVEL) == PWR_PVDLEVEL_7)) + +/* Check PVD mode parameter */ +#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING) ||\ + ((MODE) == PWR_PVD_MODE_IT_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_EVENT_RISING) ||\ + ((MODE) == PWR_PVD_MODE_EVENT_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_NORMAL)) + +/* Check low power regulator parameter */ +#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) ||\ + ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) + +/* Check low power mode entry parameter */ +#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) ||\ + ((ENTRY) == PWR_SLEEPENTRY_WFE)) + +/* Check low power mode entry parameter */ +#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) ||\ + ((ENTRY) == PWR_STOPENTRY_WFE)) + +/* Check voltage scale level parameter */ +#define IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE0) || \ + ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \ + ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || \ + ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +#endif /* STM32H7xx_HAL_PWR_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h new file mode 100644 index 0000000..61c7609 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h @@ -0,0 +1,789 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_pwr_ex.h + * @author MCD Application Team + * @brief Header file of PWR HAL Extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_PWR_EX_H +#define STM32H7xx_HAL_PWR_EX_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup PWREx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PWREx_Exported_Types PWREx Exported Types + * @{ + */ +/** + * @brief PWREx AVD configuration structure definition + */ +typedef struct +{ + uint32_t AVDLevel; /*!< AVDLevel : Specifies the AVD detection level. This + parameter can be a value of @ref + PWREx_AVD_detection_level + */ + + uint32_t Mode; /*!< Mode : Specifies the EXTI operating mode for the AVD + event. This parameter can be a value of @ref + PWREx_AVD_Mode. + */ +}PWREx_AVDTypeDef; + +/** + * @brief PWREx Wakeup pin configuration structure definition + */ +typedef struct +{ + uint32_t WakeUpPin; /*!< WakeUpPin: Specifies the Wake-Up pin to be enabled. + This parameter can be a value of @ref + PWREx_WakeUp_Pins + */ + + uint32_t PinPolarity; /*!< PinPolarity: Specifies the Wake-Up pin polarity. + This parameter can be a value of @ref + PWREx_PIN_Polarity + */ + + uint32_t PinPull; /*!< PinPull: Specifies the Wake-Up pin pull. This + parameter can be a value of @ref + PWREx_PIN_Pull + */ +}PWREx_WakeupPinTypeDef; + +#if defined (PWR_CSR1_MMCVDO) +/** + * @brief PWR VDDMMC voltage level enum definition + */ +typedef enum +{ + PWR_MMC_VOLTAGE_BELOW_1V2, /*!< VDDMMC is below 1V2 */ + PWR_MMC_VOLTAGE_EQUAL_ABOVE_1V2 /*!< VDDMMC is above or equal 1V2 */ +} PWREx_MMC_VoltageLevel; +#endif /* defined (PWR_CSR1_MMCVDO) */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Constants PWREx Exported Constants + * @{ + */ +/** @defgroup PWREx_WakeUp_Pins PWREx Wake-Up Pins + * @{ + */ +/* High level and No pull (default configuration) */ +#define PWR_WAKEUP_PIN6 PWR_WKUPEPR_WKUPEN6 +#if defined (PWR_WKUPEPR_WKUPEN5) +#define PWR_WAKEUP_PIN5 PWR_WKUPEPR_WKUPEN5 +#endif /* defined (PWR_WKUPEPR_WKUPEN5) */ +#define PWR_WAKEUP_PIN4 PWR_WKUPEPR_WKUPEN4 +#if defined (PWR_WKUPEPR_WKUPEN3) +#define PWR_WAKEUP_PIN3 PWR_WKUPEPR_WKUPEN3 +#endif /* defined (PWR_WKUPEPR_WKUPEN3) */ +#define PWR_WAKEUP_PIN2 PWR_WKUPEPR_WKUPEN2 +#define PWR_WAKEUP_PIN1 PWR_WKUPEPR_WKUPEN1 + +/* High level and No pull */ +#define PWR_WAKEUP_PIN6_HIGH PWR_WKUPEPR_WKUPEN6 +#if defined (PWR_WKUPEPR_WKUPEN5) +#define PWR_WAKEUP_PIN5_HIGH PWR_WKUPEPR_WKUPEN5 +#endif /* defined (PWR_WKUPEPR_WKUPEN5) */ +#define PWR_WAKEUP_PIN4_HIGH PWR_WKUPEPR_WKUPEN4 +#if defined (PWR_WKUPEPR_WKUPEN3) +#define PWR_WAKEUP_PIN3_HIGH PWR_WKUPEPR_WKUPEN3 +#endif /* defined (PWR_WKUPEPR_WKUPEN3) */ +#define PWR_WAKEUP_PIN2_HIGH PWR_WKUPEPR_WKUPEN2 +#define PWR_WAKEUP_PIN1_HIGH PWR_WKUPEPR_WKUPEN1 + +/* Low level and No pull */ +#define PWR_WAKEUP_PIN6_LOW (PWR_WKUPEPR_WKUPP6 | PWR_WKUPEPR_WKUPEN6) +#if defined (PWR_WKUPEPR_WKUPP5) +#define PWR_WAKEUP_PIN5_LOW (PWR_WKUPEPR_WKUPP5 | PWR_WKUPEPR_WKUPEN5) +#endif /* defined (PWR_WKUPEPR_WKUPP5) */ +#define PWR_WAKEUP_PIN4_LOW (PWR_WKUPEPR_WKUPP4 | PWR_WKUPEPR_WKUPEN4) +#if defined (PWR_WKUPEPR_WKUPP3) +#define PWR_WAKEUP_PIN3_LOW (PWR_WKUPEPR_WKUPP3 | PWR_WKUPEPR_WKUPEN3) +#endif /* defined (PWR_WKUPEPR_WKUPP3) */ +#define PWR_WAKEUP_PIN2_LOW (PWR_WKUPEPR_WKUPP2 | PWR_WKUPEPR_WKUPEN2) +#define PWR_WAKEUP_PIN1_LOW (PWR_WKUPEPR_WKUPP1 | PWR_WKUPEPR_WKUPEN1) +/** + * @} + */ + +/** @defgroup PWREx_PIN_Polarity PWREx Pin Polarity configuration + * @{ + */ +#define PWR_PIN_POLARITY_HIGH (0x00000000U) +#define PWR_PIN_POLARITY_LOW (0x00000001U) +/** + * @} + */ + +/** @defgroup PWREx_PIN_Pull PWREx Pin Pull configuration + * @{ + */ +#define PWR_PIN_NO_PULL (0x00000000U) +#define PWR_PIN_PULL_UP (0x00000001U) +#define PWR_PIN_PULL_DOWN (0x00000002U) +/** + * @} + */ + +/** @defgroup PWREx_Wakeup_Pins_Flags PWREx Wakeup Pins Flags. + * @{ + */ +#define PWR_WAKEUP_FLAG1 PWR_WKUPFR_WKUPF1 /*!< Wakeup flag on PA0 */ +#define PWR_WAKEUP_FLAG2 PWR_WKUPFR_WKUPF2 /*!< Wakeup flag on PA2 */ +#if defined (PWR_WKUPFR_WKUPF3) +#define PWR_WAKEUP_FLAG3 PWR_WKUPFR_WKUPF3 /*!< Wakeup flag on PI8 */ +#endif /* defined (PWR_WKUPFR_WKUPF3) */ +#define PWR_WAKEUP_FLAG4 PWR_WKUPFR_WKUPF4 /*!< Wakeup flag on PC13 */ +#if defined (PWR_WKUPFR_WKUPF5) +#define PWR_WAKEUP_FLAG5 PWR_WKUPFR_WKUPF5 /*!< Wakeup flag on PI11 */ +#endif /* defined (PWR_WKUPFR_WKUPF5) */ +#define PWR_WAKEUP_FLAG6 PWR_WKUPFR_WKUPF6 /*!< Wakeup flag on PC1 */ +#if defined (PWR_WKUPFR_WKUPF3) +#define PWR_WAKEUP_FLAG_ALL (PWR_WKUPFR_WKUPF1 | PWR_WKUPFR_WKUPF2 |\ + PWR_WKUPFR_WKUPF3 | PWR_WKUPFR_WKUPF4 |\ + PWR_WKUPFR_WKUPF5 | PWR_WKUPFR_WKUPF6) +#else +#define PWR_WAKEUP_FLAG_ALL (PWR_WKUPFR_WKUPF1 | PWR_WKUPFR_WKUPF2 |\ + PWR_WKUPFR_WKUPF4 | PWR_WKUPFR_WKUPF6) +#endif /* defined (PWR_WKUPFR_WKUPF3) */ +/** + * @} + */ + +#if defined (DUAL_CORE) +/** @defgroup PWREx_Core_Select PWREx Core definition + * @{ + */ +#define PWR_CORE_CPU1 (0x00000000U) +#define PWR_CORE_CPU2 (0x00000001U) +/** + * @} + */ +#endif /* defined (DUAL_CORE) */ + +/** @defgroup PWREx_Domains PWREx Domains definition + * @{ + */ +#define PWR_D1_DOMAIN (0x00000000U) +#if defined (PWR_CPUCR_PDDS_D2) +#define PWR_D2_DOMAIN (0x00000001U) +#endif /* defined (PWR_CPUCR_PDDS_D2) */ +#define PWR_D3_DOMAIN (0x00000002U) +/** + * @} + */ + +/** @defgroup PWREx_Domain_Flags PWREx Domain Flags definition + * @{ + */ +#if defined (DUAL_CORE) +#define PWR_D1_DOMAIN_FLAGS (0x00000000U) +#define PWR_D2_DOMAIN_FLAGS (0x00000001U) +#define PWR_ALL_DOMAIN_FLAGS (0x00000002U) +#else +#define PWR_CPU_FLAGS (0x00000000U) +#endif /* defined (DUAL_CORE) */ +/** + * @} + */ + +/** @defgroup PWREx_D3_State PWREx D3 Domain State + * @{ + */ +#define PWR_D3_DOMAIN_STOP (0x00000000U) +#define PWR_D3_DOMAIN_RUN (0x00000800U) + +/** + * @} + */ + +/** @defgroup PWREx_Supply_configuration PWREx Supply configuration + * @{ + */ +#define PWR_LDO_SUPPLY PWR_CR3_LDOEN /*!< Core domains are supplied from the LDO */ +#if defined (SMPS) +#define PWR_DIRECT_SMPS_SUPPLY PWR_CR3_SMPSEN /*!< Core domains are supplied from the SMPS only */ +#define PWR_SMPS_1V8_SUPPLIES_LDO (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 1.8V output supplies the LDO which supplies the Core domains */ +#define PWR_SMPS_2V5_SUPPLIES_LDO (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 2.5V output supplies the LDO which supplies the Core domains */ +#define PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 1.8V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO */ +#define PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 2.5V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO */ +#define PWR_SMPS_1V8_SUPPLIES_EXT (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS) /*!< The SMPS 1.8V output supplies an external source which supplies the Core domains */ +#define PWR_SMPS_2V5_SUPPLIES_EXT (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS) /*!< The SMPS 2.5V output supplies an external source which supplies the Core domains */ +#endif /* defined (SMPS) */ +#define PWR_EXTERNAL_SOURCE_SUPPLY PWR_CR3_BYPASS /*!< The SMPS disabled and the LDO Bypass. The Core domains are supplied from an external source */ + +#if defined (SMPS) +#define PWR_SUPPLY_CONFIG_MASK (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | \ + PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS) +#else +#define PWR_SUPPLY_CONFIG_MASK (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS) +#endif /* defined (SMPS) */ +/** + * @} + */ + + +/** @defgroup PWREx_AVD_detection_level PWREx AVD detection level + * @{ + */ +#define PWR_AVDLEVEL_0 PWR_CR1_ALS_LEV0 /*!< Analog voltage detector level 0 + selection : 1V7 */ +#define PWR_AVDLEVEL_1 PWR_CR1_ALS_LEV1 /*!< Analog voltage detector level 1 + selection : 2V1 */ +#define PWR_AVDLEVEL_2 PWR_CR1_ALS_LEV2 /*!< Analog voltage detector level 2 + selection : 2V5 */ +#define PWR_AVDLEVEL_3 PWR_CR1_ALS_LEV3 /*!< Analog voltage detector level 3 + selection : 2V8 */ +/** + * @} + */ + +/** @defgroup PWREx_AVD_Mode PWREx AVD Mode + * @{ + */ +#define PWR_AVD_MODE_NORMAL (0x00000000U) /*!< Basic mode is used */ +#define PWR_AVD_MODE_IT_RISING (0x00010001U) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define PWR_AVD_MODE_IT_FALLING (0x00010002U) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define PWR_AVD_MODE_IT_RISING_FALLING (0x00010003U) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define PWR_AVD_MODE_EVENT_RISING (0x00020001U) /*!< Event Mode with Rising edge trigger detection */ +#define PWR_AVD_MODE_EVENT_FALLING (0x00020002U) /*!< Event Mode with Falling edge trigger detection */ +#define PWR_AVD_MODE_EVENT_RISING_FALLING (0x00020003U) /*!< Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup PWREx_Regulator_Voltage_Scale PWREx Regulator Voltage Scale + * @{ + */ +#define PWR_REGULATOR_SVOS_SCALE5 (PWR_CR1_SVOS_0) +#define PWR_REGULATOR_SVOS_SCALE4 (PWR_CR1_SVOS_1) +#define PWR_REGULATOR_SVOS_SCALE3 (PWR_CR1_SVOS_0 | PWR_CR1_SVOS_1) +/** + * @} + */ + +/** @defgroup PWREx_VBAT_Battery_Charging_Resistor PWR battery charging resistor selection + * @{ + */ +#define PWR_BATTERY_CHARGING_RESISTOR_5 (0x00000000U) /*!< VBAT charging through a 5 kOhms resistor */ +#define PWR_BATTERY_CHARGING_RESISTOR_1_5 PWR_CR3_VBRS /*!< VBAT charging through a 1.5 kOhms resistor */ +/** + * @} + */ + +/** @defgroup PWREx_VBAT_Thresholds PWREx VBAT Thresholds + * @{ + */ +#define PWR_VBAT_BETWEEN_HIGH_LOW_THRESHOLD (0x00000000U) +#define PWR_VBAT_BELOW_LOW_THRESHOLD PWR_CR2_VBATL +#define PWR_VBAT_ABOVE_HIGH_THRESHOLD PWR_CR2_VBATH +/** + * @} + */ + +/** @defgroup PWREx_TEMP_Thresholds PWREx Temperature Thresholds + * @{ + */ +#define PWR_TEMP_BETWEEN_HIGH_LOW_THRESHOLD (0x00000000U) +#define PWR_TEMP_BELOW_LOW_THRESHOLD PWR_CR2_TEMPL +#define PWR_TEMP_ABOVE_HIGH_THRESHOLD PWR_CR2_TEMPH +/** + * @} + */ +/** @defgroup PWREx_AVD_EXTI_Line PWREx AVD EXTI Line 16 + * @{ + */ +#define PWR_EXTI_LINE_AVD EXTI_IMR1_IM16 /*!< External interrupt line 16 + Connected to the AVD EXTI Line */ +/** + * @} + */ + +#if defined (PWR_CR1_SRDRAMSO) +/** @defgroup PWREx_Memory_Shut_Off Memory shut-off block selection + * @{ + */ +#define PWR_SRD_AHB_MEMORY_BLOCK PWR_CR1_SRDRAMSO /*!< SmartRun domain AHB memory shut-off in DStop/DStop2 low-power mode */ +#define PWR_USB_FDCAN_MEMORY_BLOCK PWR_CR1_HSITFSO /*!< High-speed interfaces USB and FDCAN memories shut-off in DStop/DStop2 mode */ +#define PWR_GFXMMU_JPEG_MEMORY_BLOCK PWR_CR1_GFXSO /*!< GFXMMU and JPEG memories shut-off in DStop/DStop2 mode */ +#define PWR_TCM_ECM_MEMORY_BLOCK PWR_CR1_ITCMSO /*!< Instruction TCM and ETM memories shut-off in DStop/DStop2 mode */ +#define PWR_RAM1_AHB_MEMORY_BLOCK PWR_CR1_AHBRAM1SO /*!< AHB RAM1 shut-off in DStop/DStop2 mode */ +#define PWR_RAM2_AHB_MEMORY_BLOCK PWR_CR1_AHBRAM2SO /*!< AHB RAM2 shut-off in DStop/DStop2 mode */ +#define PWR_RAM1_AXI_MEMORY_BLOCK PWR_CR1_AXIRAM1SO /*!< AXI RAM1 shut-off in DStop/DStop2 mode */ +#define PWR_RAM2_AXI_MEMORY_BLOCK PWR_CR1_AXIRAM2SO /*!< AXI RAM2 shut-off in DStop/DStop2 mode */ +#define PWR_RAM3_AXI_MEMORY_BLOCK PWR_CR1_AXIRAM3SO /*!< AXI RAM3 shut-off in DStop/DStop2 mode */ +#define PWR_MEMORY_BLOCK_KEEP_ON 0U /*!< Memory content is kept in DStop or DStop2 mode */ +#define PWR_MEMORY_BLOCK_SHUT_OFF 1U /*!< Memory content is lost in DStop or DStop2 mode */ +/** + * @} + */ +#endif /* defined (PWR_CR1_SRDRAMSO) */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Macro PWREx Exported Macro + * @{ + */ + +/** + * @brief Enable the AVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_AVD) + +#if defined (DUAL_CORE) +/** + * @brief Enable the AVD EXTI D2 Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTID2_ENABLE_IT() SET_BIT(EXTI_D2->IMR1, PWR_EXTI_LINE_AVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Disable the AVD EXTI Line 16 + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_AVD) + +#if defined (DUAL_CORE) +/** + * @brief Disable the AVD EXTI D2 Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTID2_DISABLE_IT() CLEAR_BIT(EXTI_D2->IMR1, PWR_EXTI_LINE_AVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Enable event on AVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EXTI_LINE_AVD) + +#if defined (DUAL_CORE) +/** + * @brief Enable event on AVD EXTI D2 Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTID2_ENABLE_EVENT() SET_BIT(EXTI_D2->EMR1, PWR_EXTI_LINE_AVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Disable event on AVD EXTI Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EXTI_LINE_AVD) + +#if defined (DUAL_CORE) +/** + * @brief Disable event on AVD EXTI D2 Line 16. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTID2_DISABLE_EVENT() CLEAR_BIT(EXTI_D2->EMR1, PWR_EXTI_LINE_AVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Enable the AVD Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_AVD) + +/** + * @brief Disable the AVD Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_AVD) + +/** + * @brief Enable the AVD Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_AVD) + +/** + * @brief Disable the AVD Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_AVD) + +/** + * @brief Enable the AVD Extended Interrupt Rising and Falling Trigger. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_ENABLE_RISING_FALLING_EDGE() \ +do { \ + __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE(); \ +} while(0); + +/** + * @brief Disable the AVD Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_DISABLE_RISING_FALLING_EDGE() \ +do { \ + __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE(); \ +} while(0); + +/** + * @brief Check whether the specified AVD EXTI interrupt flag is set or not. + * @retval EXTI AVD Line Status. + */ +#define __HAL_PWR_AVD_EXTI_GET_FLAG() ((READ_BIT(EXTI->PR1, PWR_EXTI_LINE_AVD) == PWR_EXTI_LINE_AVD) ? 1UL : 0UL) + +#if defined (DUAL_CORE) +/** + * @brief Check whether the specified AVD EXTI D2 interrupt flag is set or not. + * @retval EXTI D2 AVD Line Status. + */ +#define __HAL_PWR_AVD_EXTID2_GET_FLAG() ((READ_BIT(EXTI_D2->PR1, PWR_EXTI_LINE_AVD) == PWR_EXTI_LINE_AVD) ? 1UL : 0UL) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Clear the AVD EXTI flag. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_CLEAR_FLAG() SET_BIT(EXTI->PR1, PWR_EXTI_LINE_AVD) + +#if defined (DUAL_CORE) +/** + * @brief Clear the AVD EXTI D2 flag. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTID2_CLEAR_FLAG() SET_BIT(EXTI_D2->PR1, PWR_EXTI_LINE_AVD) +#endif /* defined (DUAL_CORE) */ + +/** + * @brief Generates a Software interrupt on AVD EXTI line. + * @retval None. + */ +#define __HAL_PWR_AVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_AVD) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup PWREx_Exported_Functions PWREx Exported Functions + * @{ + */ + +/** @addtogroup PWREx_Exported_Functions_Group1 Power Supply Control Functions + * @{ + */ +HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource); +uint32_t HAL_PWREx_GetSupplyConfig (void); +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling (uint32_t VoltageScaling); +uint32_t HAL_PWREx_GetVoltageRange (void); +HAL_StatusTypeDef HAL_PWREx_ControlStopModeVoltageScaling (uint32_t VoltageScaling); +uint32_t HAL_PWREx_GetStopModeVoltageRange (void); +/** + * @} + */ + +/** @addtogroup PWREx_Exported_Functions_Group2 Low Power Control Functions + * @{ + */ +/* System low power control functions */ +#if defined (PWR_CPUCR_RETDS_CD) +void HAL_PWREx_EnterSTOP2Mode (uint32_t Regulator, uint8_t STOPEntry); +#endif /* defined (PWR_CPUCR_RETDS_CD) */ +void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain); +void HAL_PWREx_EnterSTANDBYMode (uint32_t Domain); +void HAL_PWREx_ConfigD3Domain (uint32_t D3State); +/* Clear Cortex-Mx pending flag */ +void HAL_PWREx_ClearPendingEvent (void); +#if defined (DUAL_CORE) +/* Clear domain flags */ +void HAL_PWREx_ClearDomainFlags (uint32_t DomainFlags); +/* Core Hold/Release functions */ +HAL_StatusTypeDef HAL_PWREx_HoldCore (uint32_t CPU); +void HAL_PWREx_ReleaseCore (uint32_t CPU); +#endif /* defined (DUAL_CORE) */ +/* Flash low power control functions */ +void HAL_PWREx_EnableFlashPowerDown (void); +void HAL_PWREx_DisableFlashPowerDown (void); +#if defined (PWR_CR1_SRDRAMSO) +/* Memory shut-off functions */ +void HAL_PWREx_EnableMemoryShutOff (uint32_t MemoryBlock); +void HAL_PWREx_DisableMemoryShutOff (uint32_t MemoryBlock); +#endif /* defined(PWR_CR1_SRDRAMSO) */ +/* Wakeup Pins control functions */ +void HAL_PWREx_EnableWakeUpPin (PWREx_WakeupPinTypeDef *sPinParams); +void HAL_PWREx_DisableWakeUpPin (uint32_t WakeUpPin); +uint32_t HAL_PWREx_GetWakeupFlag (uint32_t WakeUpFlag); +HAL_StatusTypeDef HAL_PWREx_ClearWakeupFlag (uint32_t WakeUpFlag); +/* Power Wakeup PIN IRQ Handler */ +void HAL_PWREx_WAKEUP_PIN_IRQHandler (void); +void HAL_PWREx_WKUP1_Callback (void); +void HAL_PWREx_WKUP2_Callback (void); +#if defined (PWR_WKUPEPR_WKUPEN3) +void HAL_PWREx_WKUP3_Callback (void); +#endif /* defined (PWR_WKUPEPR_WKUPEN3) */ +void HAL_PWREx_WKUP4_Callback (void); +#if defined (PWR_WKUPEPR_WKUPEN5) +void HAL_PWREx_WKUP5_Callback (void); +#endif /* defined (PWR_WKUPEPR_WKUPEN5) */ +void HAL_PWREx_WKUP6_Callback (void); +/** + * @} + */ + +/** @addtogroup PWREx_Exported_Functions_Group3 Peripherals control functions + * @{ + */ +/* Backup regulator control functions */ +HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg (void); +HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg (void); +/* USB regulator control functions */ +HAL_StatusTypeDef HAL_PWREx_EnableUSBReg (void); +HAL_StatusTypeDef HAL_PWREx_DisableUSBReg (void); +void HAL_PWREx_EnableUSBVoltageDetector (void); +void HAL_PWREx_DisableUSBVoltageDetector (void); +/* Battery control functions */ +void HAL_PWREx_EnableBatteryCharging (uint32_t ResistorValue); +void HAL_PWREx_DisableBatteryCharging (void); +#if defined (PWR_CR1_BOOSTE) +/* Analog Booster functions */ +void HAL_PWREx_EnableAnalogBooster (void); +void HAL_PWREx_DisableAnalogBooster (void); +#endif /* PWR_CR1_BOOSTE */ +/** + * @} + */ + +/** @addtogroup PWREx_Exported_Functions_Group4 Power Monitoring functions + * @{ + */ +/* Power VBAT/Temperature monitoring functions */ +void HAL_PWREx_EnableMonitoring (void); +void HAL_PWREx_DisableMonitoring (void); +uint32_t HAL_PWREx_GetTemperatureLevel (void); +uint32_t HAL_PWREx_GetVBATLevel (void); +#if defined (PWR_CSR1_MMCVDO) +PWREx_MMC_VoltageLevel HAL_PWREx_GetMMCVoltage (void); +#endif /* PWR_CSR1_MMCVDO */ +/* Power AVD configuration functions */ +void HAL_PWREx_ConfigAVD (PWREx_AVDTypeDef *sConfigAVD); +void HAL_PWREx_EnableAVD (void); +void HAL_PWREx_DisableAVD (void); +/* Power PVD/AVD IRQ Handler */ +void HAL_PWREx_PVD_AVD_IRQHandler (void); +void HAL_PWREx_AVDCallback (void); +/** + * @} + */ + +/** + * @} + */ +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup PWREx_Private_Macros PWREx Private Macros + * @{ + */ + +/** @defgroup PWREx_IS_PWR_Definitions PWREx Private macros to check input parameters + * @{ + */ +/* Check PWR regulator configuration parameter */ +#if defined (SMPS) +#define IS_PWR_SUPPLY(PWR_SOURCE) (((PWR_SOURCE) == PWR_LDO_SUPPLY) ||\ + ((PWR_SOURCE) == PWR_DIRECT_SMPS_SUPPLY) ||\ + ((PWR_SOURCE) == PWR_SMPS_1V8_SUPPLIES_LDO) ||\ + ((PWR_SOURCE) == PWR_SMPS_2V5_SUPPLIES_LDO) ||\ + ((PWR_SOURCE) == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||\ + ((PWR_SOURCE) == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||\ + ((PWR_SOURCE) == PWR_SMPS_1V8_SUPPLIES_EXT) ||\ + ((PWR_SOURCE) == PWR_SMPS_2V5_SUPPLIES_EXT) ||\ + ((PWR_SOURCE) == PWR_EXTERNAL_SOURCE_SUPPLY)) + +#else +#define IS_PWR_SUPPLY(PWR_SOURCE) (((PWR_SOURCE) == PWR_LDO_SUPPLY) ||\ + ((PWR_SOURCE) == PWR_EXTERNAL_SOURCE_SUPPLY)) +#endif /* defined (SMPS) */ + +/* Check PWR regulator configuration in STOP mode parameter */ +#define IS_PWR_STOP_MODE_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE3) ||\ + ((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE4) ||\ + ((VOLTAGE) == PWR_REGULATOR_SVOS_SCALE5)) + +/* Check PWR domain parameter */ +#if defined (PWR_CPUCR_PDDS_D2) +#define IS_PWR_DOMAIN(DOMAIN) (((DOMAIN) == PWR_D1_DOMAIN) ||\ + ((DOMAIN) == PWR_D2_DOMAIN) ||\ + ((DOMAIN) == PWR_D3_DOMAIN)) +#else +#define IS_PWR_DOMAIN(DOMAIN) (((DOMAIN) == PWR_D1_DOMAIN) ||\ + ((DOMAIN) == PWR_D3_DOMAIN)) +#endif /* defined (PWR_CPUCR_PDDS_D2) */ + +/* Check D3/SRD domain state parameter */ +#define IS_D3_STATE(STATE) (((STATE) == PWR_D3_DOMAIN_STOP) ||\ + ((STATE) == PWR_D3_DOMAIN_RUN)) + +/* Check wake up pin parameter */ +#if defined (PWR_WKUPEPR_WKUPEN3) +#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) ||\ + ((PIN) == PWR_WAKEUP_PIN2) ||\ + ((PIN) == PWR_WAKEUP_PIN3) ||\ + ((PIN) == PWR_WAKEUP_PIN4) ||\ + ((PIN) == PWR_WAKEUP_PIN5) ||\ + ((PIN) == PWR_WAKEUP_PIN6) ||\ + ((PIN) == PWR_WAKEUP_PIN1_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN2_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN3_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN4_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN5_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN6_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN1_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN2_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN3_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN4_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN5_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN6_LOW)) +#else +#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) ||\ + ((PIN) == PWR_WAKEUP_PIN2) ||\ + ((PIN) == PWR_WAKEUP_PIN4) ||\ + ((PIN) == PWR_WAKEUP_PIN6) ||\ + ((PIN) == PWR_WAKEUP_PIN1_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN2_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN4_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN6_HIGH) ||\ + ((PIN) == PWR_WAKEUP_PIN1_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN2_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN4_LOW) ||\ + ((PIN) == PWR_WAKEUP_PIN6_LOW)) +#endif /* defined (PWR_WKUPEPR_WKUPEN3) */ + +/* Check wake up pin polarity parameter */ +#define IS_PWR_WAKEUP_PIN_POLARITY(POLARITY) (((POLARITY) == PWR_PIN_POLARITY_HIGH) ||\ + ((POLARITY) == PWR_PIN_POLARITY_LOW)) + +/* Check wake up pin pull configuration parameter */ +#define IS_PWR_WAKEUP_PIN_PULL(PULL) (((PULL) == PWR_PIN_NO_PULL) ||\ + ((PULL) == PWR_PIN_PULL_UP) ||\ + ((PULL) == PWR_PIN_PULL_DOWN)) + +/* Check wake up flag parameter */ +#if defined (PWR_WKUPEPR_WKUPEN3) +#define IS_PWR_WAKEUP_FLAG(FLAG) (((FLAG) == PWR_WAKEUP_FLAG1) ||\ + ((FLAG) == PWR_WAKEUP_FLAG2) ||\ + ((FLAG) == PWR_WAKEUP_FLAG3) ||\ + ((FLAG) == PWR_WAKEUP_FLAG4) ||\ + ((FLAG) == PWR_WAKEUP_FLAG5) ||\ + ((FLAG) == PWR_WAKEUP_FLAG6) ||\ + ((FLAG) == PWR_WAKEUP_FLAG_ALL)) +#else +#define IS_PWR_WAKEUP_FLAG(FLAG) (((FLAG) == PWR_WAKEUP_FLAG1) ||\ + ((FLAG) == PWR_WAKEUP_FLAG2) ||\ + ((FLAG) == PWR_WAKEUP_FLAG4) ||\ + ((FLAG) == PWR_WAKEUP_FLAG6) ||\ + ((FLAG) == PWR_WAKEUP_FLAG_ALL)) +#endif /* defined (PWR_WKUPEPR_WKUPEN3) */ + +/* Check wake up flag parameter */ +#define IS_PWR_AVD_LEVEL(LEVEL) (((LEVEL) == PWR_AVDLEVEL_0) ||\ + ((LEVEL) == PWR_AVDLEVEL_1) ||\ + ((LEVEL) == PWR_AVDLEVEL_2) ||\ + ((LEVEL) == PWR_AVDLEVEL_3)) + +/* Check AVD mode parameter */ +#define IS_PWR_AVD_MODE(MODE) (((MODE) == PWR_AVD_MODE_IT_RISING) ||\ + ((MODE) == PWR_AVD_MODE_IT_FALLING) ||\ + ((MODE) == PWR_AVD_MODE_IT_RISING_FALLING) ||\ + ((MODE) == PWR_AVD_MODE_EVENT_RISING) ||\ + ((MODE) == PWR_AVD_MODE_EVENT_FALLING) ||\ + ((MODE) == PWR_AVD_MODE_NORMAL) ||\ + ((MODE) == PWR_AVD_MODE_EVENT_RISING_FALLING)) + +/* Check resistor battery parameter */ +#define IS_PWR_BATTERY_RESISTOR_SELECT(RESISTOR) (((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_5) ||\ + ((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_1_5)) +/* Check D1/CD CPU ID parameter */ +#define IS_PWR_D1_CPU(CPU) ((CPU) == CM7_CPUID) + +#if defined (DUAL_CORE) +/* Check CPU parameter */ +#define IS_PWR_CORE(CPU) (((CPU) == PWR_CORE_CPU1) || ((CPU) == PWR_CORE_CPU2)) + +/* Check D2 CPU ID parameter */ +#define IS_PWR_D2_CPU(CPU) ((CPU) == CM4_CPUID) + +/* Check PWR domain flag parameter */ +#define IS_PWR_DOMAIN_FLAG(FLAG) (((FLAG) == PWR_D1_DOMAIN_FLAGS) || \ + ((FLAG) == PWR_D2_DOMAIN_FLAGS) || \ + ((FLAG) == PWR_ALL_DOMAIN_FLAGS)) +#endif /* defined (DUAL_CORE) */ + +#if defined (PWR_CR1_SRDRAMSO) +/* Check memory block parameter */ +#define IS_PWR_MEMORY_BLOCK(BLOCK) (((BLOCK) == PWR_SRD_AHB_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_USB_FDCAN_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_GFXMMU_JPEG_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_TCM_ECM_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_RAM1_AHB_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_RAM2_AHB_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_RAM1_AXI_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_RAM2_AXI_MEMORY_BLOCK) || \ + ((BLOCK) == PWR_RAM3_AXI_MEMORY_BLOCK)) +#endif /* defined (PWR_CR1_SRDRAMSO) */ +/** + * @} + */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#ifdef __cplusplus +} +#endif /* __cplusplus */ + + +#endif /* STM32H7xx_HAL_PWR_EX_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h new file mode 100644 index 0000000..9b4eb60 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h @@ -0,0 +1,8265 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_rcc.h + * @author MCD Application Team + * @brief Header file of RCC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_RCC_H +#define STM32H7xx_HAL_RCC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup RCC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Types RCC Exported Types + * @{ + */ + +/** + * @brief RCC PLL configuration structure definition + */ +typedef struct +{ + uint32_t PLLState; /*!< The new state of the PLL. + This parameter can be a value of @ref RCC_PLL_Config */ + + uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source. + This parameter must be a value of @ref RCC_PLL_Clock_Source */ + + uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 63 */ + + uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 4 and Max_Data = 512 + or between Min_Data = 8 and Max_Data = 420(*) + (*) : For stm32h7a3xx and stm32h7b3xx family lines. */ + + uint32_t PLLP; /*!< PLLP: Division factor for system clock. + This parameter must be a number between Min_Data = 2 and Max_Data = 128 + odd division factors are not allowed */ + + uint32_t PLLQ; /*!< PLLQ: Division factor for peripheral clocks. + This parameter must be a number between Min_Data = 1 and Max_Data = 128 */ + + uint32_t PLLR; /*!< PLLR: Division factor for peripheral clocks. + This parameter must be a number between Min_Data = 1 and Max_Data = 128 */ + uint32_t PLLRGE; /*!AHB3ENR, RCC_AHB3ENR_MDMAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_MDMAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DMA2D_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_DMA2DEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_DMA2DEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(JPEG) +#define __HAL_RCC_JPGDECEN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_JPGDECEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_JPGDECEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* JPEG */ + +#define __HAL_RCC_FMC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* QUADSPI */ +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI1EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* OCTOSPI1 */ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OSPI2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* OCTOSPI2 */ +#if defined(OCTOSPIM) +#define __HAL_RCC_OCTOSPIM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_IOMNGREN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_IOMNGREN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* OCTOSPIM */ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OTFDEC1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OTFDEC1EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* OTFDEC1 */ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OTFDEC2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_OTFDEC2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* OTFDEC2 */ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_GFXMMUEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_GFXMMUEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* GFXMMU */ +#define __HAL_RCC_SDMMC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_SDMMC1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_SDMMC1EN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_MDMA_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_MDMAEN)) +#define __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_DMA2DEN)) +#if defined(JPEG) +#define __HAL_RCC_JPGDECEN_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_JPGDECEN)) +#endif /* JPEG */ +#define __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_FMCEN)) + +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_QSPIEN)) +#endif /* QUADSPI */ +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_OSPI1EN)) +#endif /* OCTOSPII */ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_OSPI2EN)) +#endif /* OCTOSPI2 */ +#define __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_SDMMC1EN)) +#if defined(OCTOSPIM) +#define __HAL_RCC_OCTOSPIM_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_IOMNGREN)) +#endif /* OCTOSPIM */ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_OTFDEC1EN)) +#endif /* OTOFDEC1 */ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_OTFDEC2EN)) +#endif /* OTOFDEC2 */ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_DISABLE() (RCC->AHB3ENR &= ~ (RCC_AHB3ENR_GFXMMUEN)) +#endif /* GFXMMU */ + +/** @brief Get the enable or disable status of the AHB3 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_MDMA_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_MDMAEN) != 0U) +#define __HAL_RCC_DMA2D_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_DMA2DEN) != 0U) +#if defined(JPEG) +#define __HAL_RCC_JPGDECEN_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_JPGDECEN) != 0U) +#endif /* JPEG */ +#define __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) != 0U) +#if defined (QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_QSPIEN) != 0U) +#endif /* QUADSPI */ +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OSPI1EN) != 0U) +#endif /* OCTOSPII */ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OSPI2EN) != 0U) +#endif /* OCTOSPI2 */ +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_SDMMC1EN) != 0U) +#if defined(OCTOSPIM) +#define __HAL_RCC_OCTOSPIM_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_IOMNGREN) != 0U) +#endif /* OCTOSPIM */ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OTFDEC1EN) != 0U) +#endif /* OTOFDEC1 */ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OTFDEC2EN) != 0U) +#endif /* OTOFDEC2 */ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_ENABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_GFXMMUEN) != 0U) +#endif /* GFXMMU */ + +#define __HAL_RCC_MDMA_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_MDMAEN) == 0U) +#define __HAL_RCC_DMA2D_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_DMA2DEN) == 0U) +#if defined(JPEG) +#define __HAL_RCC_JPGDECEN_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_JPGDECEN) == 0U) +#endif /* JPEG */ +#define __HAL_RCC_FMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) == 0U) +#if defined (QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_QSPIEN) == 0U) +#endif /* QUADSPI */ +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_SDMMC1EN) == 0U) +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OSPI1EN) == 0U) +#endif +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OSPI2EN) == 0U) +#endif +#if defined(OCTOSPIM) +#define __HAL_RCC_OCTOSPIM_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_IOMNGREN) == 0U) +#endif +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OTFDEC1EN) == 0U) +#endif +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_OTFDEC2EN) == 0U) +#endif +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_DISABLED() ((RCC->AHB3ENR & RCC_AHB3ENR_GFXMMUEN) == 0U) +#endif +/** @brief Enable or disable the AHB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_DMA1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DMA2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_ADC12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ADC12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ADC12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ARTEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ARTEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*DUAL_CORE*/ + +#if defined(RCC_AHB1ENR_CRCEN) +#define __HAL_RCC_CRC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1MACEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1MACEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_ETH1TX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1TXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1TXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_ETH1RX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1RXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETH1RXEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#define __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#define __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_DMA1EN)) +#define __HAL_RCC_DMA2_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_DMA2EN)) +#define __HAL_RCC_ADC12_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ADC12EN)) +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ARTEN)) +#endif /*DUAL_CORE*/ +#if defined(RCC_AHB1ENR_CRCEN) +#define __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_CRCEN)) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1MACEN)) +#define __HAL_RCC_ETH1TX_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1TXEN)) +#define __HAL_RCC_ETH1RX_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1RXEN)) +#endif +#define __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSEN)) +#define __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSULPIEN)) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSEN)) +#define __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSULPIEN)) +#endif /* USB2_OTG_FS */ + +/** @brief Get the enable or disable status of the AHB1 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN) != 0U) +#define __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN) != 0U) +#define __HAL_RCC_ADC12_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ADC12EN) != 0U) +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ARTEN) != 0U) +#endif /*DUAL_CORE*/ +#if defined(RCC_AHB1ENR_CRCEN) +#define __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_CRCEN) != 0U) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1MACEN) != 0U) +#define __HAL_RCC_ETH1TX_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1TXEN) != 0U) +#define __HAL_RCC_ETH1RX_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1RXEN) != 0U) +#endif +#define __HAL_RCC_USB1_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) != 0U) +#define __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSULPIEN) != 0U) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSEN) != 0U) +#define __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSULPIEN) != 0U) +#endif /* USB2_OTG_FS */ + +#define __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA1EN) == 0U) +#define __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN) == 0U) +#define __HAL_RCC_ADC12_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ADC12EN) == 0U) +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ARTEN) == 0U) +#endif /*DUAL_CORE*/ +#if defined(RCC_AHB1ENR_CRCEN) +#define __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_CRCEN) == 0U) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1MACEN) == 0U) +#define __HAL_RCC_ETH1TX_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1TXEN) == 0U) +#define __HAL_RCC_ETH1RX_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_ETH1RXEN) == 0U) +#endif +#define __HAL_RCC_USB1_OTG_HS_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) == 0U) +#define __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSULPIEN) == 0U) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSEN) == 0U) +#define __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & RCC_AHB1ENR_USB2OTGHSULPIEN) == 0U) +#endif /* USB2_OTG_FS */ + +/** @brief Enable or disable the AHB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMI_PSSIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMI_PSSIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DCMI_CLK_ENABLE() __HAL_RCC_DCMI_PSSI_CLK_ENABLE() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* DCMI && PSSI */ + +#if defined(CRYP) +#define __HAL_RCC_CRYP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* CRYP */ + +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* HASH */ + +#define __HAL_RCC_RNG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SDMMC2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_SDMMC2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(FMAC) +#define __HAL_RCC_FMAC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_FMACEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_FMACEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* FMAC */ + +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CORDICEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CORDICEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* CORDIC */ + +#if defined(RCC_AHB2ENR_D2SRAM1EN) +#define __HAL_RCC_D2SRAM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN);\ + UNUSED(tmpreg); \ + } while(0) +#else +#define __HAL_RCC_AHBSRAM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AHBSRAM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AHBSRAM1EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* RCC_AHB2ENR_D2SRAM1EN */ + +#if defined(RCC_AHB2ENR_D2SRAM2EN) +#define __HAL_RCC_D2SRAM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN);\ + UNUSED(tmpreg); \ + } while(0) +#else +#define __HAL_RCC_AHBSRAM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AHBSRAM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AHBSRAM2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* RCC_AHB2ENR_D2SRAM2EN */ + +#if defined(RCC_AHB2ENR_D2SRAM3EN) +#define __HAL_RCC_D2SRAM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#if defined(RCC_AHB2ENR_HSEMEN) +#define __HAL_RCC_HSEM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HSEMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HSEMEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* RCC_AHB2ENR_HSEMEN */ + +#if defined(BDMA1) +#define __HAL_RCC_BDMA1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_BDMA1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_BDMA1EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* BDMA1 */ + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_DCMI_PSSIEN)) +#define __HAL_RCC_DCMI_CLK_DISABLE() __HAL_RCC_DCMI_PSSI_CLK_DISABLE() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_DCMIEN)) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_CRYPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_HASHEN)) +#endif /* HASH */ +#define __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_RNGEN)) +#define __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_SDMMC2EN)) +#if defined(FMAC) +#define __HAL_RCC_FMAC_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_FMACEN)) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_CORDICEN)) +#endif /* CORDIC */ +#if defined(RCC_AHB2ENR_D2SRAM1EN) +#define __HAL_RCC_D2SRAM1_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM1EN)) +#else +#define __HAL_RCC_AHBSRAM1_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_AHBSRAM1EN)) +#endif /* RCC_AHB2ENR_D2SRAM1EN */ +#if defined(RCC_AHB2ENR_D2SRAM2EN) +#define __HAL_RCC_D2SRAM2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM2EN)) +#else +#define __HAL_RCC_AHBSRAM2_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_AHBSRAM2EN)) +#endif /* RCC_AHB2ENR_D2SRAM2EN */ +#if defined(RCC_AHB2ENR_D2SRAM3EN) +#define __HAL_RCC_D2SRAM3_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM3EN)) +#endif +#if defined(RCC_AHB2ENR_HSEMEN) +#define __HAL_RCC_HSEM_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_HSEMEN)) +#endif +#if defined(BDMA1) +#define __HAL_RCC_BDMA1_CLK_DISABLE() (RCC->AHB2ENR &= ~ (RCC_AHB2ENR_BDMA1EN)) +#endif + +/** @brief Get the enable or disable status of the AHB2 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMI_PSSIEN) != 0U) +#define __HAL_RCC_DCMI_IS_CLK_ENABLED() __HAL_RCC_DCMI_PSSI_IS_CLK_ENABLED() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMIEN) != 0U) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_CRYPEN) != 0U) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_HASHEN) != 0U) +#endif /* HASH */ +#define __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_RNGEN) != 0U) +#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_SDMMC2EN) != 0U) +#if defined(FMAC) +#define __HAL_RCC_FMAC_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_FMACEN) != 0U) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_CORDICEN) != 0U) +#endif /* CORDIC */ +#if defined(RCC_AHB2ENR_D2SRAM1EN) +#define __HAL_RCC_D2SRAM1_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM1EN) != 0U) +#else +#define __HAL_RCC_AHBSRAM1_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_AHBSRAM1EN) != 0U) +#endif /* RCC_AHB2ENR_D2SRAM1EN */ +#if defined(RCC_AHB2ENR_D2SRAM2EN) +#define __HAL_RCC_D2SRAM2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM2EN) != 0U) +#else +#define __HAL_RCC_AHBSRAM2_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_AHBSRAM2EN) != 0U) +#endif /* RCC_AHB2ENR_D2SRAM2EN */ +#if defined(RCC_AHB2ENR_D2SRAM3EN) +#define __HAL_RCC_D2SRAM3_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM3EN) != 0U) +#endif +#if defined(RCC_AHB2ENR_HSEMEN) +#define __HAL_RCC_HSEM_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_HSEMEN) != 0U) +#endif +#if defined(BDMA1) +#define __HAL_RCC_BDMA1_IS_CLK_ENABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_BDMA1EN) != 0U) +#endif + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMI_PSSIEN) == 0U) +#define __HAL_RCC_DCMI_IS_CLK_DISABLED() __HAL_RCC_DCMI_PSSI_IS_CLK_DISABLED() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_DCMIEN) == 0U) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_CRYPEN) == 0U) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_HASHEN) == 0U) +#endif /* HASH */ +#define __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_RNGEN) == 0U) +#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_SDMMC2EN) == 0U) +#if defined(FMAC) +#define __HAL_RCC_FMAC_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_FMACEN) == 0U) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_CORDICEN) == 0U) +#endif /* CORDIC */ +#if defined(RCC_AHB2ENR_D2SRAM1EN) +#define __HAL_RCC_D2SRAM1_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM1EN) == 0U) +#else +#define __HAL_RCC_AHBSRAM1_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_AHBSRAM1EN) == 0U) +#endif /* RCC_AHB2ENR_D2SRAM1EN */ +#if defined(RCC_AHB2ENR_D2SRAM2EN) +#define __HAL_RCC_D2SRAM2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM2EN) == 0U) +#else +#define __HAL_RCC_AHBSRAM2_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_AHBSRAM2EN) == 0U) +#endif /* RCC_AHB2ENR_D2SRAM2EN */ +#if defined(RCC_AHB2ENR_D2SRAM3EN) +#define __HAL_RCC_D2SRAM3_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_D2SRAM3EN) == 0U) +#endif +#if defined(RCC_AHB2ENR_HSEMEN) +#define __HAL_RCC_HSEM_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_HSEMEN) == 0U) +#endif +#if defined(BDMA1) +#define __HAL_RCC_BDMA1_IS_CLK_DISABLED() ((RCC->AHB2ENR & RCC_AHB2ENR_BDMA1EN) == 0U) +#endif + +/** @brief Enable or disable the AHB4 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_GPIOA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOBEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOBEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOD_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIODEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIODEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOE_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOEEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOEEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOFEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOFEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOHEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOIEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* GPIOI */ + +#define __HAL_RCC_GPIOJ_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOJEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOJEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_GPIOK_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOKEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_GPIOKEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(RCC_AHB4ENR_CRCEN) +#define __HAL_RCC_CRC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_CRCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_CRCEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMA2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMA2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_BDMA_CLK_ENABLE() __HAL_RCC_BDMA2_CLK_ENABLE() /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BDMAEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#if defined(ADC3) +#define __HAL_RCC_ADC3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_ADC3EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#if defined(RCC_AHB4ENR_HSEMEN) +#define __HAL_RCC_HSEM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_HSEMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_HSEMEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#if defined(RCC_AHB4ENR_SRDSRAMEN) +#define __HAL_RCC_SRDSRAM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_SRDSRAMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_SRDSRAMEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif + +#define __HAL_RCC_BKPRAM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BKPRAMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHB4ENR, RCC_AHB4ENR_BKPRAMEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOAEN) +#define __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOBEN) +#define __HAL_RCC_GPIOC_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOCEN) +#define __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIODEN) +#define __HAL_RCC_GPIOE_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOEEN) +#define __HAL_RCC_GPIOF_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOFEN) +#define __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOGEN) +#define __HAL_RCC_GPIOH_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOHEN) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOIEN) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOJEN) +#define __HAL_RCC_GPIOK_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOKEN) +#if defined(RCC_AHB4ENR_CRCEN) +#define __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_CRCEN) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BDMA2EN) +#define __HAL_RCC_BDMA_CLK_DISABLE() __HAL_RCC_BDMA2_CLK_DISABLE() /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BDMAEN) +#endif +#if defined(ADC3) +#define __HAL_RCC_ADC3_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_ADC3EN) +#endif +#if defined(RCC_AHB4ENR_HSEMEN) +#define __HAL_RCC_HSEM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_HSEMEN) +#endif +#if defined(RCC_AHB4ENR_SRDSRAMEN) +#define __HAL_RCC_SRDSRAM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_SRDSRAMEN) +#endif +#define __HAL_RCC_BKPRAM_CLK_DISABLE() (RCC->AHB4ENR) &= ~ (RCC_AHB4ENR_BKPRAMEN) + + +/** @brief Get the enable or disable status of the AHB4 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOAEN) != 0U) +#define __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOBEN) != 0U) +#define __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOCEN) != 0U) +#define __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIODEN) != 0U) +#define __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOEEN) != 0U) +#define __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOFEN) != 0U) +#define __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOGEN) != 0U) +#define __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOHEN) != 0U) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOIEN) != 0U) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOJEN) != 0U) +#define __HAL_RCC_GPIOK_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOKEN) != 0U) +#if defined(RCC_AHB4ENR_CRCEN) +#define __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_CRCEN) != 0U) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMA2EN) != 0U) +#define __HAL_RCC_BDMA_IS_CLK_ENABLED() __HAL_RCC_BDMA2_IS_CLK_ENABLED() /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMAEN) != 0U) +#endif +#if defined(ADC3) +#define __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_ADC3EN) != 0U) +#endif +#if defined(RCC_AHB4ENR_HSEMEN) +#define __HAL_RCC_HSEM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_HSEMEN) != 0U) +#endif +#if defined(RCC_AHB4ENR_SRDSRAMEN) +#define __HAL_RCC_SRDSRAM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_SRDSRAMEN) != 0U) +#endif +#define __HAL_RCC_BKPRAM_IS_CLK_ENABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BKPRAMEN) != 0U) + +#define __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOAEN) == 0U) +#define __HAL_RCC_GPIOB_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOBEN) == 0U) +#define __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOCEN) == 0U) +#define __HAL_RCC_GPIOD_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIODEN) == 0U) +#define __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOEEN) == 0U) +#define __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOFEN) == 0U) +#define __HAL_RCC_GPIOG_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOGEN) == 0U) +#define __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOHEN) == 0U) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOIEN) == 0U) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOJEN) == 0U) +#define __HAL_RCC_GPIOK_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_GPIOKEN) == 0U) + +#if defined(RCC_AHB4ENR_CRCEN) +#define __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_CRCEN) == 0U) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMA2EN) == 0U) +#define __HAL_RCC_BDMA_IS_CLK_DISABLED() __HAL_RCC_BDMA2_IS_CLK_DISABLED() /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BDMAEN) == 0U) +#endif +#if defined(ADC3) +#define __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_ADC3EN) == 0U) +#endif +#if defined(RCC_AHB4ENR_HSEMEN) +#define __HAL_RCC_HSEM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_HSEMEN) == 0U) +#endif +#if defined(RCC_AHB4ENR_SRDSRAMEN) +#define __HAL_RCC_SRDSRAM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_SRDSRAMEN) == 0U) +#endif +#define __HAL_RCC_BKPRAM_IS_CLK_DISABLED() ((RCC->AHB4ENR & RCC_AHB4ENR_BKPRAMEN) == 0U) + + +/** @brief Enable or disable the APB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB3ENR, RCC_APB3ENR_LTDCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_LTDCEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* LTDC */ + +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB3ENR, RCC_APB3ENR_DSIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_DSIEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*DSI*/ + +#define __HAL_RCC_WWDG1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB3ENR, RCC_APB3ENR_WWDG1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB3ENR, RCC_APB3ENR_WWDG1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_LTDCEN) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_DSIEN) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_CLK_DISABLE() (RCC->APB3ENR) &= ~ (RCC_APB3ENR_WWDG1EN) + +/** @brief Get the enable or disable status of the APB3 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_LTDCEN) != 0U) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_DSIEN) != 0U) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_IS_CLK_ENABLED() ((RCC->APB3ENR & RCC_APB3ENR_WWDG1EN) != 0U) +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_LTDCEN) == 0U) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_DSIEN) == 0U) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_IS_CLK_DISABLED() ((RCC->APB3ENR & RCC_APB3ENR_WWDG1EN) == 0U) + + +/** @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_TIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM7EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM7EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM13_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM13EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM13EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM14_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM14EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_TIM14EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_LPTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_LPTIM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_LPTIM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_WWDG2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_WWDG2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*DUAL_CORE*/ + +#define __HAL_RCC_SPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SPI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPI3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_SPDIFRXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_SPDIFRXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_USART2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_USART2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_USART2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_USART3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_USART3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_USART3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_UART4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_UART5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_I2C1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_I2C2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_I2C3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(I2C5) +#define __HAL_RCC_I2C5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_I2C5EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* I2C5 */ + +#define __HAL_RCC_CEC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_CECEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_CECEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DAC12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_DAC12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_DAC12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_UART7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART7EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART7EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_UART8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1LENR, RCC_APB1LENR_UART8EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1LENR, RCC_APB1LENR_UART8EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_CRS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_CRSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_CRSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SWPMI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_SWPMIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_SWPMIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_OPAMP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_OPAMPEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_OPAMPEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_MDIOS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_MDIOSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_MDIOSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_FDCAN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_FDCANEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_FDCANEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(TIM23) +#define __HAL_RCC_TIM23_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_TIM23EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_TIM23EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM23 */ + +#if defined(TIM24) +#define __HAL_RCC_TIM24_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB1HENR, RCC_APB1HENR_TIM24EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB1HENR, RCC_APB1HENR_TIM24EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* TIM24 */ + +#define __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM2EN) +#define __HAL_RCC_TIM3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM3EN) +#define __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM4EN) +#define __HAL_RCC_TIM5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM5EN) +#define __HAL_RCC_TIM6_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM6EN) +#define __HAL_RCC_TIM7_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM7EN) +#define __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM12EN) +#define __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM13EN) +#define __HAL_RCC_TIM14_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_TIM14EN) +#define __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_LPTIM1EN) + +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_WWDG2EN) +#endif /*DUAL_CORE*/ + +#define __HAL_RCC_SPI2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPI2EN) +#define __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPI3EN) +#define __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_SPDIFRXEN) +#define __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_USART2EN) +#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_USART3EN) +#define __HAL_RCC_UART4_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART4EN) +#define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART5EN) +#define __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C1EN) +#define __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C2EN) +#define __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C3EN) +#if defined(I2C5) +#define __HAL_RCC_I2C5_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_I2C5EN) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_CECEN) +#define __HAL_RCC_DAC12_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_DAC12EN) +#define __HAL_RCC_UART7_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART7EN) +#define __HAL_RCC_UART8_CLK_DISABLE() (RCC->APB1LENR) &= ~ (RCC_APB1LENR_UART8EN) +#define __HAL_RCC_CRS_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_CRSEN) +#define __HAL_RCC_SWPMI1_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_SWPMIEN) +#define __HAL_RCC_OPAMP_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_OPAMPEN) +#define __HAL_RCC_MDIOS_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_MDIOSEN) +#define __HAL_RCC_FDCAN_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_FDCANEN) +#if defined(TIM23) +#define __HAL_RCC_TIM23_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_TIM23EN) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_CLK_DISABLE() (RCC->APB1HENR) &= ~ (RCC_APB1HENR_TIM24EN) +#endif /* TIM24 */ + + +/** @brief Get the enable or disable status of the APB1 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM2EN) != 0U) +#define __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM3EN) != 0U) +#define __HAL_RCC_TIM4_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM4EN) != 0U) +#define __HAL_RCC_TIM5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM5EN) != 0U) +#define __HAL_RCC_TIM6_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM6EN) != 0U) +#define __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM7EN) != 0U) +#define __HAL_RCC_TIM12_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM12EN) != 0U) +#define __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM13EN) != 0U) +#define __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM14EN) != 0U) +#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_LPTIM1EN) != 0U) +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_WWDG2EN) != 0U) +#endif /*DUAL_CORE*/ +#define __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI2EN) != 0U) +#define __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI3EN) != 0U) +#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPDIFRXEN) != 0U) +#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART2EN) != 0U) +#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART3EN) != 0U) +#define __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART4EN) != 0U) +#define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART5EN) != 0U) +#define __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C1EN) != 0U) +#define __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C2EN) != 0U) +#define __HAL_RCC_I2C3_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C3EN) != 0U) +#if defined(I2C5) +#define __HAL_RCC_I2C5_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C5EN) != 0U) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_CECEN) != 0U) +#define __HAL_RCC_DAC12_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_DAC12EN) != 0U) +#define __HAL_RCC_UART7_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART7EN) != 0U) +#define __HAL_RCC_UART8_IS_CLK_ENABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART8EN) != 0U) +#define __HAL_RCC_CRS_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_CRSEN) != 0U) +#define __HAL_RCC_SWPMI1_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_SWPMIEN) != 0U) +#define __HAL_RCC_OPAMP_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_OPAMPEN) != 0U) +#define __HAL_RCC_MDIOS_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_MDIOSEN) != 0U) +#define __HAL_RCC_FDCAN_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_FDCANEN) != 0U) +#if defined(TIM23) +#define __HAL_RCC_TIM23_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_TIM23EN) != 0U) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_IS_CLK_ENABLED() ((RCC->APB1HENR & RCC_APB1HENR_TIM24EN) != 0U) +#endif /* TIM24 */ + +#define __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM2EN) == 0U) +#define __HAL_RCC_TIM3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM3EN) == 0U) +#define __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM4EN) == 0U) +#define __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM5EN) == 0U) +#define __HAL_RCC_TIM6_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM6EN) == 0U) +#define __HAL_RCC_TIM7_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM7EN) == 0U) +#define __HAL_RCC_TIM12_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM12EN) == 0U) +#define __HAL_RCC_TIM13_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM13EN) == 0U) +#define __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_TIM14EN) == 0U) +#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_LPTIM1EN) == 0U) +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_WWDG2EN) == 0U) +#endif /*DUAL_CORE*/ +#define __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI2EN) == 0U) +#define __HAL_RCC_SPI3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPI3EN) == 0U) +#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_SPDIFRXEN) == 0U) +#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART2EN) == 0U) +#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_USART3EN) == 0U) +#define __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART4EN) == 0U) +#define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART5EN) == 0U) +#define __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C1EN) == 0U) +#define __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C2EN) == 0U) +#define __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C3EN) == 0U) +#if defined(I2C5) +#define __HAL_RCC_I2C5_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_I2C5EN) == 0U) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_CECEN) == 0U) +#define __HAL_RCC_DAC12_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_DAC12EN) == 0U) +#define __HAL_RCC_UART7_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART7EN) == 0U) +#define __HAL_RCC_UART8_IS_CLK_DISABLED() ((RCC->APB1LENR & RCC_APB1LENR_UART8EN) == 0U) +#define __HAL_RCC_CRS_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_CRSEN) == 0U) +#define __HAL_RCC_SWPMI1_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_SWPMIEN) == 0U) +#define __HAL_RCC_OPAMP_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_OPAMPEN) == 0U) +#define __HAL_RCC_MDIOS_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_MDIOSEN) == 0U) +#define __HAL_RCC_FDCAN_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_FDCANEN) == 0U) +#if defined(TIM23) +#define __HAL_RCC_TIM23_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_TIM23EN) == 0U) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_IS_CLK_DISABLED() ((RCC->APB1HENR & RCC_APB1HENR_TIM24EN) == 0U) +#endif /* TIM24 */ + + +/** @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_TIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_USART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_USART6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(UART9) +#define __HAL_RCC_UART9_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*UART9*/ + +#if defined(USART10) +#define __HAL_RCC_USART10_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART10EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART10EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*USART10*/ + +#define __HAL_RCC_SPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SPI4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM15_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM16_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_TIM17_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SPI5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SAI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*SAI2*/ + +#if defined(SAI3) +#define __HAL_RCC_SAI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI3EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*SAI3*/ + +#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB2ENR, RCC_APB2ENR_HRTIMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_HRTIMEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*HRTIM1*/ + +#define __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM1EN) +#define __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM8EN) +#define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART1EN) +#define __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART6EN) +#if defined(UART9) +#define __HAL_RCC_UART9_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_UART9EN) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_USART10EN) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI1EN) +#define __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI4EN) +#define __HAL_RCC_TIM15_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM15EN) +#define __HAL_RCC_TIM16_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM16EN) +#define __HAL_RCC_TIM17_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_TIM17EN) +#define __HAL_RCC_SPI5_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SPI5EN) +#define __HAL_RCC_SAI1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI1EN) +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI2EN) +#endif /*SAI2*/ +#if defined(SAI3) +#define __HAL_RCC_SAI3_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_SAI3EN) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_DFSDM1EN) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_CLK_DISABLE() (RCC->APB2ENR) &= ~ (RCC_APB2ENR_HRTIMEN) +#endif /*HRTIM*/ + +/** @brief Get the enable or disable status of the APB2 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM1EN) != 0U) +#define __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM8EN) != 0U) +#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART1EN) != 0U) +#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART6EN) != 0U) +#if defined(UART9) +#define __HAL_RCC_UART9_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_UART9EN) != 0U) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART10EN) != 0U) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI1EN) != 0U) +#define __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI4EN) != 0U) +#define __HAL_RCC_TIM15_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM15EN) != 0U) +#define __HAL_RCC_TIM16_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM16EN) != 0U) +#define __HAL_RCC_TIM17_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM17EN) != 0U) +#define __HAL_RCC_SPI5_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI5EN) != 0U) +#define __HAL_RCC_SAI1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI1EN) != 0U) +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI2EN) != 0U) +#endif /*SAI2*/ +#if defined(SAI3) +#define __HAL_RCC_SAI3_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI3EN) != 0U) +#endif /* SAI3 */ +#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_DFSDM1EN) != 0U) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & RCC_APB2ENR_HRTIMEN) != 0U) +#endif /*HRTIM1*/ + +#define __HAL_RCC_TIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM1EN) == 0U) +#define __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM8EN) == 0U) +#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART1EN) == 0U) +#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART6EN) == 0U) +#if defined(UART9) +#define __HAL_RCC_UART9_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_UART9EN) == 0U) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_USART10EN) == 0U) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI1EN) == 0U) +#define __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI4EN) == 0U) +#define __HAL_RCC_TIM15_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM15EN) == 0U) +#define __HAL_RCC_TIM16_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM16EN) == 0U) +#define __HAL_RCC_TIM17_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_TIM17EN) == 0U) +#define __HAL_RCC_SPI5_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SPI5EN) == 0U) +#define __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI1EN) == 0U) +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI2EN) == 0U) +#endif /*SAI2*/ +#if defined(SAI3) +#define __HAL_RCC_SAI3_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_SAI3EN) == 0U) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_DFSDM1EN) == 0U) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_IS_CLK_DISABLED() ((RCC->APB2ENR & RCC_APB2ENR_HRTIMEN) == 0U) +#endif /*HRTIM1*/ + +/** @brief Enable or disable the APB4 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_SYSCFG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SYSCFGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SYSCFGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_LPUART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPUART1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPUART1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_SPI6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SPI6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SPI6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_I2C4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_I2C4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_I2C4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_LPTIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_LPTIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM4EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* LPTIM4 */ + +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_LPTIM5EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* LPTIM5 */ + +#if defined(DAC2) +#define __HAL_RCC_DAC2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_DAC2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_DAC2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* DAC2 */ + +#define __HAL_RCC_COMP12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_COMP12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_COMP12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_VREF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_VREFEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_VREFEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(SAI4) +#define __HAL_RCC_SAI4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_SAI4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_SAI4EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* SAI4 */ + +#define __HAL_RCC_RTC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_RTCAPBEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_RTCAPBEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(DTS) +#define __HAL_RCC_DTS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_DTSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_DTSEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*DTS*/ + +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APB4ENR, RCC_APB4ENR_DFSDM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APB4ENR, RCC_APB4ENR_DFSDM2EN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /*DFSDM2*/ + +#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SYSCFGEN) +#define __HAL_RCC_LPUART1_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPUART1EN) +#define __HAL_RCC_SPI6_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SPI6EN) +#define __HAL_RCC_I2C4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_I2C4EN) +#define __HAL_RCC_LPTIM2_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM2EN) +#define __HAL_RCC_LPTIM3_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM3EN) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM4EN) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM5EN) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_DAC2EN) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_COMP12EN) +#define __HAL_RCC_VREF_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_VREFEN) +#define __HAL_RCC_RTC_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_RTCAPBEN) +#if defined(SAI4) +#define __HAL_RCC_SAI4_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_SAI4EN) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_DTSEN) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_CLK_DISABLE() (RCC->APB4ENR) &= ~ (RCC_APB4ENR_DFSDM2EN) +#endif /*DFSDM2*/ + +/** @brief Get the enable or disable status of the APB4 peripheral clock + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SYSCFGEN) != 0U) +#define __HAL_RCC_LPUART1_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPUART1EN) != 0U) +#define __HAL_RCC_SPI6_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SPI6EN) != 0U) +#define __HAL_RCC_I2C4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_I2C4EN) != 0U) +#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM2EN) != 0U) +#define __HAL_RCC_LPTIM3_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM3EN) != 0U) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM4EN) != 0U) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM5EN) != 0U) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_DAC2EN) != 0U) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_COMP12EN) != 0U) +#define __HAL_RCC_VREF_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_VREFEN) != 0U) +#define __HAL_RCC_RTC_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_RTCAPBEN) != 0U) +#if defined(SAI4) +#define __HAL_RCC_SAI4_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_SAI4EN) != 0U) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_DTSEN) != 0U) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_IS_CLK_ENABLED() ((RCC->APB4ENR & RCC_APB4ENR_DFSDM2EN) != 0U) +#endif /*DFSDM2*/ + +#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SYSCFGEN) == 0U) +#define __HAL_RCC_LPUART1_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPUART1EN) == 0U) +#define __HAL_RCC_SPI6_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SPI6EN) == 0U) +#define __HAL_RCC_I2C4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_I2C4EN) == 0U) +#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM2EN) == 0U) +#define __HAL_RCC_LPTIM3_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM3EN) == 0U) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM4EN) == 0U) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_LPTIM5EN) == 0U) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_DAC2EN) == 0U) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_COMP12EN) == 0U) +#define __HAL_RCC_VREF_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_VREFEN) == 0U) +#define __HAL_RCC_RTC_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_RTCAPBEN) == 0U) +#if defined(SAI4) +#define __HAL_RCC_SAI4_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_SAI4EN) == 0U) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_DTSEN) == 0U) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_IS_CLK_DISABLED() ((RCC->APB4ENR & RCC_APB4ENR_DFSDM2EN) == 0U) +#endif /*DFSDM2*/ + +#if defined(DUAL_CORE) + +/* Exported macros for RCC_C1 -------------------------------------------------*/ + +/** @brief Enable or disable the AHB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_MDMA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_MDMAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_MDMAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DMA2D_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_DMA2DEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_DMA2DEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_JPGDECEN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_JPGDECEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_JPGDECEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C1_FMC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_FMCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_FMCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_QSPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_QSPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_QSPIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SDMMC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_SDMMC1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, RCC_AHB3ENR_SDMMC1EN);\ + UNUSED(tmpreg); \ + } while(0) + + + + +#define __HAL_RCC_C1_MDMA_CLK_DISABLE() (RCC_C1->AHB3ENR &= ~ (RCC_AHB3ENR_MDMAEN)) +#define __HAL_RCC_C1_DMA2D_CLK_DISABLE() (RCC_C1->AHB3ENR &= ~ (RCC_AHB3ENR_DMA2DEN)) +#define __HAL_RCC_C1_JPGDECEN_CLK_DISABLE() (RCC_C1->AHB3ENR &= ~ (RCC_AHB3ENR_JPGDECEN)) +#define __HAL_RCC_C1_FMC_CLK_DISABLE() (RCC_C1->AHB3ENR &= ~ (RCC_AHB3ENR_FMCEN)) +#define __HAL_RCC_C1_QSPI_CLK_DISABLE() (RCC_C1->AHB3ENR &= ~ (RCC_AHB3ENR_QSPIEN)) +#define __HAL_RCC_C1_SDMMC1_CLK_DISABLE() (RCC_C1->AHB3ENR &= ~ (RCC_AHB3ENR_SDMMC1EN)) + + + + +/** @brief Enable or disable the AHB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_DMA1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_DMA1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_DMA1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DMA2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_DMA2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_DMA2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_ADC12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ADC12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ADC12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_ART_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ARTEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ARTEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_ETH1MAC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ETH1MACEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ETH1MACEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_ETH1TX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ETH1TXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ETH1TXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_ETH1RX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ETH1RXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_ETH1RXEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C1_USB1_OTG_HS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USB1_OTG_HS_ULPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USB2_OTG_FS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USB2_OTG_FS_ULPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DMA1_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_DMA1EN)) +#define __HAL_RCC_C1_DMA2_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_DMA2EN)) +#define __HAL_RCC_C1_ADC12_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_ADC12EN)) +#define __HAL_RCC_C1_ART_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_ARTEN)) +#define __HAL_RCC_C1_ETH1MAC_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1MACEN)) +#define __HAL_RCC_C1_ETH1TX_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1TXEN)) +#define __HAL_RCC_C1_ETH1RX_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1RXEN)) +#define __HAL_RCC_C1_USB1_OTG_HS_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSEN)) +#define __HAL_RCC_C1_USB1_OTG_HS_ULPI_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSULPIEN)) +#define __HAL_RCC_C1_USB2_OTG_FS_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSEN)) +#define __HAL_RCC_C1_USB2_OTG_FS_ULPI_CLK_DISABLE() (RCC_C1->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSULPIEN)) + +/** @brief Enable or disable the AHB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_DCMI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_DCMIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_DCMIEN);\ + UNUSED(tmpreg); \ + } while(0) +#if defined(CRYP) +#define __HAL_RCC_C1_CRYP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_CRYPEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_CRYPEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* CRYP */ + +#if defined(HASH) +#define __HAL_RCC_C1_HASH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_HASHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_HASHEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* HASH */ + +#define __HAL_RCC_C1_RNG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_RNGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_RNGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SDMMC2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_SDMMC2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_SDMMC2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_D2SRAM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_D2SRAM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_D2SRAM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DCMI_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_DCMIEN)) +#if defined(CRYP) +#define __HAL_RCC_C1_CRYP_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_CRYPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_C1_HASH_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_HASHEN)) +#endif /* HASH */ +#define __HAL_RCC_C1_RNG_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_RNGEN)) +#define __HAL_RCC_C1_SDMMC2_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_SDMMC2EN)) +#define __HAL_RCC_C1_D2SRAM1_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM1EN)) +#define __HAL_RCC_C1_D2SRAM2_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM2EN)) +#define __HAL_RCC_C1_D2SRAM3_CLK_DISABLE() (RCC_C1->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM3EN)) + +/** @brief Enable or disable the AHB4 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_GPIOA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOBEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOBEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOD_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIODEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIODEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOE_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOEEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOEEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOFEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOFEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOHEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOJ_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOJEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOJEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_GPIOK_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOKEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_GPIOKEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_CRC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_CRCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_CRCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_BDMA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_BDMAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_BDMAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_ADC3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_ADC3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_ADC3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_HSEM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_HSEMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_HSEMEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_BKPRAM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_BKPRAMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, RCC_AHB4ENR_BKPRAMEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C1_GPIOA_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOAEN) +#define __HAL_RCC_C1_GPIOB_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOBEN) +#define __HAL_RCC_C1_GPIOC_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOCEN) +#define __HAL_RCC_C1_GPIOD_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIODEN) +#define __HAL_RCC_C1_GPIOE_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOEEN) +#define __HAL_RCC_C1_GPIOF_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOFEN) +#define __HAL_RCC_C1_GPIOG_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOGEN) +#define __HAL_RCC_C1_GPIOH_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOHEN) +#define __HAL_RCC_C1_GPIOI_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOIEN) +#define __HAL_RCC_C1_GPIOJ_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOJEN) +#define __HAL_RCC_C1_GPIOK_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOKEN) +#define __HAL_RCC_C1_CRC_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_CRCEN) +#define __HAL_RCC_C1_BDMA_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_BDMAEN) +#define __HAL_RCC_C1_ADC3_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_ADC3EN) +#define __HAL_RCC_C1_HSEM_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_HSEMEN) +#define __HAL_RCC_C1_BKPRAM_CLK_DISABLE() (RCC_C1->AHB4ENR) &= ~ (RCC_AHB4ENR_BKPRAMEN) + + +/** @brief Enable or disable the APB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_LTDC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB3ENR, RCC_APB3ENR_LTDCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB3ENR, RCC_APB3ENR_LTDCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DSI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB3ENR, RCC_APB3ENR_DSIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB3ENR, RCC_APB3ENR_DSIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_WWDG1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB3ENR, RCC_APB3ENR_WWDG1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB3ENR, RCC_APB3ENR_WWDG1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LTDC_CLK_DISABLE() (RCC_C1->APB3ENR) &= ~ (RCC_APB3ENR_LTDCEN) +#define __HAL_RCC_C1_DSI_CLK_DISABLE() (RCC_C1->APB3ENR) &= ~ (RCC_APB3ENR_DSIEN) +#define __HAL_RCC_C1_WWDG1_CLK_DISABLE() (RCC_C1->APB3ENR) &= ~ (RCC_APB3ENR_WWDG1EN) + +/** @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_TIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM7EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM7EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM13_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM13EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM13EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM14_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM14EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_TIM14EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LPTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_LPTIM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_LPTIM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_WWDG2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_WWDG2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_WWDG2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_SPI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_SPI2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_SPI3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_SPI3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPDIFRX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_SPDIFRXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_SPDIFRXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USART2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_USART2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_USART2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USART3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_USART3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_USART3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_UART4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_UART5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_I2C1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_I2C1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_I2C1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_I2C2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_I2C2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_I2C2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_I2C3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_I2C3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_I2C3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_CEC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_CECEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_CECEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DAC12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_DAC12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_DAC12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_UART7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART7EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART7EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_UART8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART8EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1LENR, RCC_APB1LENR_UART8EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_CRS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_CRSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_CRSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SWPMI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_SWPMIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_SWPMIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_OPAMP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_OPAMPEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_OPAMPEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_MDIOS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_MDIOSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_MDIOSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_FDCAN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_FDCANEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB1HENR, RCC_APB1HENR_FDCANEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C1_TIM2_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM2EN) +#define __HAL_RCC_C1_TIM3_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM3EN) +#define __HAL_RCC_C1_TIM4_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM4EN) +#define __HAL_RCC_C1_TIM5_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM5EN) +#define __HAL_RCC_C1_TIM6_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM6EN) +#define __HAL_RCC_C1_TIM7_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM7EN) +#define __HAL_RCC_C1_TIM12_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM12EN) +#define __HAL_RCC_C1_TIM13_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM13EN) +#define __HAL_RCC_C1_TIM14_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_TIM14EN) +#define __HAL_RCC_C1_LPTIM1_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_LPTIM1EN) +#define __HAL_RCC_C1_WWDG2_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_WWDG2EN) +#define __HAL_RCC_C1_SPI2_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_SPI2EN) +#define __HAL_RCC_C1_SPI3_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_SPI3EN) +#define __HAL_RCC_C1_SPDIFRX_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_SPDIFRXEN) +#define __HAL_RCC_C1_USART2_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_USART2EN) +#define __HAL_RCC_C1_USART3_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_USART3EN) +#define __HAL_RCC_C1_UART4_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_UART4EN) +#define __HAL_RCC_C1_UART5_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_UART5EN) +#define __HAL_RCC_C1_I2C1_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_I2C1EN) +#define __HAL_RCC_C1_I2C2_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_I2C2EN) +#define __HAL_RCC_C1_I2C3_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_I2C3EN) +#define __HAL_RCC_C1_CEC_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_CECEN) +#define __HAL_RCC_C1_DAC12_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_DAC12EN) +#define __HAL_RCC_C1_UART7_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_UART7EN) +#define __HAL_RCC_C1_UART8_CLK_DISABLE() (RCC_C1->APB1LENR) &= ~ (RCC_APB1LENR_UART8EN) +#define __HAL_RCC_C1_CRS_CLK_DISABLE() (RCC_C1->APB1HENR) &= ~ (RCC_APB1HENR_CRSEN) +#define __HAL_RCC_C1_SWPMI_CLK_DISABLE() (RCC_C1->APB1HENR) &= ~ (RCC_APB1HENR_SWPMIEN) +#define __HAL_RCC_C1_OPAMP_CLK_DISABLE() (RCC_C1->APB1HENR) &= ~ (RCC_APB1HENR_OPAMPEN) +#define __HAL_RCC_C1_MDIOS_CLK_DISABLE() (RCC_C1->APB1HENR) &= ~ (RCC_APB1HENR_MDIOSEN) +#define __HAL_RCC_C1_FDCAN_CLK_DISABLE() (RCC_C1->APB1HENR) &= ~ (RCC_APB1HENR_FDCANEN) + +/** @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_TIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM8EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM8EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_USART1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_USART1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_USART6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_USART6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_USART6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SPI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SPI1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPI4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SPI4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SPI4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM15_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM15EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM15EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM16_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM16EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM16EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM17_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM17EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_TIM17EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPI5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SPI5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SPI5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SAI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SAI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SAI1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SAI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SAI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SAI2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SAI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SAI3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_SAI3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_DFSDM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_DFSDM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_DFSDM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_HRTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_HRTIMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB2ENR, RCC_APB2ENR_HRTIMEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_TIM1_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_TIM1EN) +#define __HAL_RCC_C1_TIM8_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_TIM8EN) +#define __HAL_RCC_C1_USART1_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_USART1EN) +#define __HAL_RCC_C1_USART6_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_USART6EN) +#define __HAL_RCC_C1_SPI1_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_SPI1EN) +#define __HAL_RCC_C1_SPI4_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_SPI4EN) +#define __HAL_RCC_C1_TIM15_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_TIM15EN) +#define __HAL_RCC_C1_TIM16_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_TIM16EN) +#define __HAL_RCC_C1_TIM17_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_TIM17EN) +#define __HAL_RCC_C1_SPI5_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_SPI5EN) +#define __HAL_RCC_C1_SAI1_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_SAI1EN) +#define __HAL_RCC_C1_SAI2_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_SAI2EN) +#define __HAL_RCC_C1_SAI3_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_SAI3EN) +#define __HAL_RCC_C1_DFSDM1_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_DFSDM1EN) +#define __HAL_RCC_C1_HRTIM1_CLK_DISABLE() (RCC_C1->APB2ENR) &= ~ (RCC_APB2ENR_HRTIMEN) + +/** @brief Enable or disable the APB4 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C1_SYSCFG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_SYSCFGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_SYSCFGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LPUART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPUART1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPUART1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SPI6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_SPI6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_SPI6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_I2C4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_I2C4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_I2C4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LPTIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LPTIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LPTIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_LPTIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_LPTIM5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_COMP12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_COMP12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_COMP12EN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C1_VREF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_VREFEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_VREFEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_RTC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_RTCAPBEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_RTCAPBEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C1_SAI4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_SAI4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C1->APB4ENR, RCC_APB4ENR_SAI4EN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C1_SYSCFG_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_SYSCFGEN) +#define __HAL_RCC_C1_LPUART1_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_LPUART1EN) +#define __HAL_RCC_C1_SPI6_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_SPI6EN) +#define __HAL_RCC_C1_I2C4_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_I2C4EN) +#define __HAL_RCC_C1_LPTIM2_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM2EN) +#define __HAL_RCC_C1_LPTIM3_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM3EN) +#define __HAL_RCC_C1_LPTIM4_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM4EN) +#define __HAL_RCC_C1_LPTIM5_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM5EN) +#define __HAL_RCC_C1_COMP12_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_COMP12EN) +#define __HAL_RCC_C1_VREF_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_VREFEN) +#define __HAL_RCC_C1_RTC_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_RTCAPBEN) +#define __HAL_RCC_C1_SAI4_CLK_DISABLE() (RCC_C1->APB4ENR) &= ~ (RCC_APB4ENR_SAI4EN) + +/* Exported macros for RCC_C2 -------------------------------------------------*/ + +/** @brief Enable or disable the AHB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + + +#define __HAL_RCC_C2_MDMA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_MDMAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_MDMAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_DMA2D_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_DMA2DEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_DMA2DEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_JPGDECEN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_JPGDECEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_JPGDECEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_FLASH_C2_ALLOCATE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_FLASHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_FLASHEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DTCM1_C2_ALLOCATE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_DTCM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_DTCM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_DTCM2_C2_ALLOCATE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_DTCM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_DTCM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_ITCM_C2_ALLOCATE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_ITCMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_ITCMEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_D1SRAM1_C2_ALLOCATE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_AXISRAMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_AXISRAMEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_FMC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_FMCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_FMCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_QSPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_QSPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_QSPIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SDMMC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_SDMMC1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, RCC_AHB3ENR_SDMMC1EN);\ + UNUSED(tmpreg); \ + } while(0) + + + + +#define __HAL_RCC_C2_MDMA_CLK_DISABLE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_MDMAEN)) +#define __HAL_RCC_C2_DMA2D_CLK_DISABLE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_DMA2DEN)) +#define __HAL_RCC_C2_JPGDECEN_CLK_DISABLE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_JPGDECEN)) +#define __HAL_RCC_C2_FMC_CLK_DISABLE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_FMCEN)) +#define __HAL_RCC_C2_QSPI_CLK_DISABLE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_QSPIEN)) +#define __HAL_RCC_C2_SDMMC1_CLK_DISABLE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_SDMMC1EN)) +#define __HAL_RCC_FLASH_C2_DEALLOCATE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_FLASHEN)) +#define __HAL_RCC_DTCM1_C2_DEALLOCATE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_DTCM1EN)) +#define __HAL_RCC_DTCM2_C2_DEALLOCATE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_DTCM2EN)) +#define __HAL_RCC_ITCM_C2_DEALLOCATE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_ITCMEN)) +#define __HAL_RCC_D1SRAM1_C2_DEALLOCATE() (RCC_C2->AHB3ENR &= ~ (RCC_AHB3ENR_AXISRAMEN)) + +/** @brief Enable or disable the AHB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_DMA1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_DMA1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_DMA1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_DMA2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_DMA2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_DMA2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_ADC12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ADC12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ADC12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_ART_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ARTEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ARTEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_ETH1MAC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ETH1MACEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ETH1MACEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_ETH1TX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ETH1TXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ETH1TXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_ETH1RX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ETH1RXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_ETH1RXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USB1_OTG_HS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USB1_OTG_HS_ULPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USB2_OTG_FS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB2OTGHSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USB2_OTG_FS_ULPI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, RCC_AHB1ENR_USB2OTGHSULPIEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C2_DMA1_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_DMA1EN)) +#define __HAL_RCC_C2_DMA2_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_DMA2EN)) +#define __HAL_RCC_C2_ADC12_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_ADC12EN)) +#define __HAL_RCC_C2_ART_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_ARTEN)) +#define __HAL_RCC_C2_ETH1MAC_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1MACEN)) +#define __HAL_RCC_C2_ETH1TX_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1TXEN)) +#define __HAL_RCC_C2_ETH1RX_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_ETH1RXEN)) +#define __HAL_RCC_C2_USB1_OTG_HS_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSEN)) +#define __HAL_RCC_C2_USB1_OTG_HS_ULPI_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_USB1OTGHSULPIEN)) +#define __HAL_RCC_C2_USB2_OTG_FS_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSEN)) +#define __HAL_RCC_C2_USB2_OTG_FS_ULPI_CLK_DISABLE() (RCC_C2->AHB1ENR &= ~ (RCC_AHB1ENR_USB2OTGHSULPIEN)) + +/** @brief Enable or disable the AHB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_DCMI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_DCMIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_DCMIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#if defined(CRYP) +#define __HAL_RCC_C2_CRYP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_CRYPEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_CRYPEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* CRYP */ + +#if defined(HASH) +#define __HAL_RCC_C2_HASH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_HASHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_HASHEN);\ + UNUSED(tmpreg); \ + } while(0) +#endif /* HASH */ + +#define __HAL_RCC_C2_RNG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_RNGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_RNGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SDMMC2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_SDMMC2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_SDMMC2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_D2SRAM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_D2SRAM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_D2SRAM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_D2SRAM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_D2SRAM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, RCC_AHB2ENR_D2SRAM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_DCMI_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_DCMIEN)) +#if defined(CRYP) +#define __HAL_RCC_C2_CRYP_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_CRYPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_C2_HASH_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_HASHEN)) +#endif /* HASH */ +#define __HAL_RCC_C2_RNG_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_RNGEN)) +#define __HAL_RCC_C2_SDMMC2_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_SDMMC2EN)) +#define __HAL_RCC_C2_D2SRAM1_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM1EN)) +#define __HAL_RCC_C2_D2SRAM2_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM2EN)) +#define __HAL_RCC_C2_D2SRAM3_CLK_DISABLE() (RCC_C2->AHB2ENR &= ~ (RCC_AHB2ENR_D2SRAM3EN)) + +/** @brief Enable or disable the AHB4 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_GPIOA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOBEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOBEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOD_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIODEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIODEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOE_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOEEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOEEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOFEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOFEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOHEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOHEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOJ_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOJEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOJEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_GPIOK_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOKEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_GPIOKEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_CRC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_CRCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_CRCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_BDMA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_BDMAEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_BDMAEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_ADC3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_ADC3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_ADC3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_HSEM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_HSEMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_HSEMEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_BKPRAM_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_BKPRAMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, RCC_AHB4ENR_BKPRAMEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C2_GPIOA_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOAEN) +#define __HAL_RCC_C2_GPIOB_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOBEN) +#define __HAL_RCC_C2_GPIOC_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOCEN) +#define __HAL_RCC_C2_GPIOD_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIODEN) +#define __HAL_RCC_C2_GPIOE_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOEEN) +#define __HAL_RCC_C2_GPIOF_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOFEN) +#define __HAL_RCC_C2_GPIOG_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOGEN) +#define __HAL_RCC_C2_GPIOH_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOHEN) +#define __HAL_RCC_C2_GPIOI_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOIEN) +#define __HAL_RCC_C2_GPIOJ_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOJEN) +#define __HAL_RCC_C2_GPIOK_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_GPIOKEN) +#define __HAL_RCC_C2_CRC_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_CRCEN) +#define __HAL_RCC_C2_BDMA_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_BDMAEN) +#define __HAL_RCC_C2_ADC3_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_ADC3EN) +#define __HAL_RCC_C2_HSEM_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_HSEMEN) +#define __HAL_RCC_C2_BKPRAM_CLK_DISABLE() (RCC_C2->AHB4ENR) &= ~ (RCC_AHB4ENR_BKPRAMEN) + + +/** @brief Enable or disable the APB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_LTDC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB3ENR, RCC_APB3ENR_LTDCEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB3ENR, RCC_APB3ENR_LTDCEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_DSI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB3ENR, RCC_APB3ENR_DSIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB3ENR, RCC_APB3ENR_DSIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_WWDG1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB3ENR, RCC_APB3ENR_WWDG1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB3ENR, RCC_APB3ENR_WWDG1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LTDC_CLK_DISABLE() (RCC_C2->APB3ENR) &= ~ (RCC_APB3ENR_LTDCEN) +#define __HAL_RCC_C2_DSI_CLK_DISABLE() (RCC_C2->APB3ENR) &= ~ (RCC_APB3ENR_DSIEN) +#define __HAL_RCC_C2_WWDG1_CLK_DISABLE() (RCC_C2->APB3ENR) &= ~ (RCC_APB3ENR_WWDG1EN) + +/** @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_TIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM7EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM7EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM13_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM13EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM13EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM14_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM14EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_TIM14EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LPTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_LPTIM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_LPTIM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_WWDG2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_WWDG2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_WWDG2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_SPI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_SPI2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_SPI3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_SPI3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPDIFRX_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_SPDIFRXEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_SPDIFRXEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USART2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_USART2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_USART2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USART3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_USART3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_USART3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_UART4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_UART5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_I2C1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_I2C1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_I2C1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_I2C2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_I2C2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_I2C2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_I2C3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_I2C3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_I2C3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_CEC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_CECEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_CECEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_DAC12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_DAC12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_DAC12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_UART7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART7EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART7EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_UART8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART8EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1LENR, RCC_APB1LENR_UART8EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_CRS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_CRSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_CRSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SWPMI_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_SWPMIEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_SWPMIEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_OPAMP_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_OPAMPEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_OPAMPEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_MDIOS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_MDIOSEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_MDIOSEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_FDCAN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_FDCANEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB1HENR, RCC_APB1HENR_FDCANEN);\ + UNUSED(tmpreg); \ + } while(0) + + +#define __HAL_RCC_C2_TIM2_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM2EN) +#define __HAL_RCC_C2_TIM3_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM3EN) +#define __HAL_RCC_C2_TIM4_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM4EN) +#define __HAL_RCC_C2_TIM5_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM5EN) +#define __HAL_RCC_C2_TIM6_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM6EN) +#define __HAL_RCC_C2_TIM7_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM7EN) +#define __HAL_RCC_C2_TIM12_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM12EN) +#define __HAL_RCC_C2_TIM13_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM13EN) +#define __HAL_RCC_C2_TIM14_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_TIM14EN) +#define __HAL_RCC_C2_LPTIM1_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_LPTIM1EN) +#define __HAL_RCC_C2_WWDG2_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_WWDG2EN) +#define __HAL_RCC_C2_SPI2_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_SPI2EN) +#define __HAL_RCC_C2_SPI3_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_SPI3EN) +#define __HAL_RCC_C2_SPDIFRX_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_SPDIFRXEN) +#define __HAL_RCC_C2_USART2_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_USART2EN) +#define __HAL_RCC_C2_USART3_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_USART3EN) +#define __HAL_RCC_C2_UART4_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_UART4EN) +#define __HAL_RCC_C2_UART5_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_UART5EN) +#define __HAL_RCC_C2_I2C1_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_I2C1EN) +#define __HAL_RCC_C2_I2C2_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_I2C2EN) +#define __HAL_RCC_C2_I2C3_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_I2C3EN) +#define __HAL_RCC_C2_CEC_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_CECEN) +#define __HAL_RCC_C2_DAC12_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_DAC12EN) +#define __HAL_RCC_C2_UART7_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_UART7EN) +#define __HAL_RCC_C2_UART8_CLK_DISABLE() (RCC_C2->APB1LENR) &= ~ (RCC_APB1LENR_UART8EN) +#define __HAL_RCC_C2_CRS_CLK_DISABLE() (RCC_C2->APB1HENR) &= ~ (RCC_APB1HENR_CRSEN) +#define __HAL_RCC_C2_SWPMI_CLK_DISABLE() (RCC_C2->APB1HENR) &= ~ (RCC_APB1HENR_SWPMIEN) +#define __HAL_RCC_C2_OPAMP_CLK_DISABLE() (RCC_C2->APB1HENR) &= ~ (RCC_APB1HENR_OPAMPEN) +#define __HAL_RCC_C2_MDIOS_CLK_DISABLE() (RCC_C2->APB1HENR) &= ~ (RCC_APB1HENR_MDIOSEN) +#define __HAL_RCC_C2_FDCAN_CLK_DISABLE() (RCC_C2->APB1HENR) &= ~ (RCC_APB1HENR_FDCANEN) + +/** @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_TIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM8_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM8EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM8EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_USART1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_USART1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_USART6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_USART6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_USART6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SPI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SPI1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPI4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SPI4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SPI4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM15_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM15EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM15EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM16_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM16EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM16EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM17_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM17EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_TIM17EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPI5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SPI5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SPI5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SAI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SAI1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SAI1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SAI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SAI2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SAI2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SAI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SAI3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_SAI3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_DFSDM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_DFSDM1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_DFSDM1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_HRTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_HRTIMEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB2ENR, RCC_APB2ENR_HRTIMEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_TIM1_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_TIM1EN) +#define __HAL_RCC_C2_TIM8_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_TIM8EN) +#define __HAL_RCC_C2_USART1_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_USART1EN) +#define __HAL_RCC_C2_USART6_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_USART6EN) +#define __HAL_RCC_C2_SPI1_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_SPI1EN) +#define __HAL_RCC_C2_SPI4_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_SPI4EN) +#define __HAL_RCC_C2_TIM15_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_TIM15EN) +#define __HAL_RCC_C2_TIM16_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_TIM16EN) +#define __HAL_RCC_C2_TIM17_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_TIM17EN) +#define __HAL_RCC_C2_SPI5_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_SPI5EN) +#define __HAL_RCC_C2_SAI1_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_SAI1EN) +#define __HAL_RCC_C2_SAI2_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_SAI2EN) +#define __HAL_RCC_C2_SAI3_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_SAI3EN) +#define __HAL_RCC_C2_DFSDM1_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_DFSDM1EN) +#define __HAL_RCC_C2_HRTIM1_CLK_DISABLE() (RCC_C2->APB2ENR) &= ~ (RCC_APB2ENR_HRTIMEN) + +/** @brief Enable or disable the APB4 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + */ + +#define __HAL_RCC_C2_SYSCFG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_SYSCFGEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_SYSCFGEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LPUART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPUART1EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPUART1EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SPI6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_SPI6EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_SPI6EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_I2C4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_I2C4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_I2C4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LPTIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM2EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM2EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LPTIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM3EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM3EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LPTIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM4EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_LPTIM5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM5EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_LPTIM5EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_COMP12_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_COMP12EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_COMP12EN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_VREF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_VREFEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_VREFEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_RTC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_RTCAPBEN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_RTCAPBEN);\ + UNUSED(tmpreg); \ + } while(0) + +#define __HAL_RCC_C2_SAI4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_SAI4EN);\ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC_C2->APB4ENR, RCC_APB4ENR_SAI4EN);\ + UNUSED(tmpreg); \ + } while(0) + + + +#define __HAL_RCC_C2_SYSCFG_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_SYSCFGEN) +#define __HAL_RCC_C2_LPUART1_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_LPUART1EN) +#define __HAL_RCC_C2_SPI6_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_SPI6EN) +#define __HAL_RCC_C2_I2C4_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_I2C4EN) +#define __HAL_RCC_C2_LPTIM2_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM2EN) +#define __HAL_RCC_C2_LPTIM3_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM3EN) +#define __HAL_RCC_C2_LPTIM4_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM4EN) +#define __HAL_RCC_C2_LPTIM5_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_LPTIM5EN) +#define __HAL_RCC_C2_COMP12_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_COMP12EN) +#define __HAL_RCC_C2_VREF_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_VREFEN) +#define __HAL_RCC_C2_RTC_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_RTCAPBEN) +#define __HAL_RCC_C2_SAI4_CLK_DISABLE() (RCC_C2->APB4ENR) &= ~ (RCC_APB4ENR_SAI4EN) + +#endif /*DUAL_CORE*/ + +/** @brief Enable or disable the AHB3 peripheral reset. + */ + +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0x00015031U) /* Resets MDMA, DMA2D, JPEG, FMC, QSPI and SDMMC1 */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0x01E95031U) /* Resets MDMA, DMA2D, JPEG, FMC, OSPI1, SDMMC1, OSPI2, IOMNGR, OTFD1, OTFD2 and GFXMMU */ +#else +#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0x00E95011U) /* Resets MDMA, DMA2D, FMC, OSPI1, SDMMC1, OSPI2, IOMNGR, OTFD1, OTFD2 */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#define __HAL_RCC_MDMA_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_MDMARST)) +#define __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_DMA2DRST)) +#if defined(JPEG) +#define __HAL_RCC_JPGDECRST_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_JPGDECRST)) +#endif /* JPEG */ +#define __HAL_RCC_FMC_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST)) +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST)) +#endif /*QUADSPI*/ +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_OSPI1RST)) +#endif /*OCTOSPI1*/ +#define __HAL_RCC_SDMMC1_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_SDMMC1RST)) +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_OSPI2RST)) +#endif /*OCTOSPI2*/ +#if defined(OCTOSPIM) +#define __HAL_RCC_IOMNGR_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_IOMNGRRST)) +#endif /*OCTOSPIM*/ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_OTFDEC1RST)) +#endif /*OTFDEC1*/ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_OTFDEC2RST)) +#endif /*OTFDEC2*/ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_GFXMMURST)) +#endif /*GFXMMU*/ + +#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00) +#define __HAL_RCC_MDMA_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_MDMARST)) +#define __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_DMA2DRST)) +#if defined(JPEG) +#define __HAL_RCC_JPGDECRST_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_JPGDECRST)) +#endif /* JPEG */ +#define __HAL_RCC_FMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_FMCRST)) +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_QSPIRST)) +#endif /*QUADSPI*/ +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_OSPI1RST)) +#endif /*OCTOSPI1*/ +#define __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_SDMMC1RST)) +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_OSPI2RST)) +#endif /*OCTOSPI2*/ +#if defined(OCTOSPIM) +#define __HAL_RCC_IOMNGR_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_IOMNGRRST)) +#endif /*OCTOSPIM*/ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_OTFDEC1RST)) +#endif /*OTFDEC1*/ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_OTFDEC2RST)) +#endif /*OTFDEC2*/ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_RELEASE_RESET() (RCC->AHB3RSTR &= ~ (RCC_AHB3RSTR_GFXMMURST)) +#endif /*GFXMMU*/ + + + +/** @brief Force or release the AHB1 peripheral reset. + */ +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0x0A00C023U) /* Resets DMA1, DMA2, ADC12, ART, ETHMAC, USB1OTG and USB2OTG */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0x02000223U) /* Resets DMA1, DMA2, ADC12, CRC and USB1OTG */ +#else +#define __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0x02008023U) /* Resets DMA1, DMA2, ADC12, ETHMAC and USB1OTG */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#define __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) +#define __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) +#define __HAL_RCC_ADC12_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ADC12RST)) +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ARTRST)) +#endif /*DUAL_CORE*/ +#if defined(RCC_AHB1RSTR_CRCRST) +#define __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST)) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETH1MACRST)) +#endif /*ETH*/ +#define __HAL_RCC_USB1_OTG_HS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_USB1OTGHSRST)) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_USB2OTGHSRST)) +#endif /*USB2_OTG_FS*/ + +#define __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) +#define __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_DMA1RST)) +#define __HAL_RCC_DMA2_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_DMA2RST)) +#define __HAL_RCC_ADC12_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ADC12RST)) +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ARTRST)) +#endif /*DUAL_CORE*/ +#if defined(RCC_AHB1RSTR_CRCRST) +#define __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_CRCRST)) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_ETH1MACRST)) +#endif /*ETH*/ +#define __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_USB1OTGHSRST)) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() (RCC->AHB1RSTR &= ~ (RCC_AHB1RSTR_USB2OTGHSRST)) +#endif /*USB2_OTG_FS*/ + +/** @brief Force or release the AHB2 peripheral reset. + */ +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0x00000271U) /* Resets DCMI, CRYPT, HASH, RNG and SDMMC2 */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0x00000A75U) /* Resets DCMI_PSSI, HSEM, CRYPT, HASH, RNG, SDMMC2 and BDMA1 */ +#else +#define __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0x00030271U) /* Resets DCMI_PSSI, CRYPT, HASH, RNG, SDMMC2, FMAC and CORDIC */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMI_PSSIRST)) +#define __HAL_RCC_DCMI_FORCE_RESET() __HAL_RCC_DCMI_PSSI_FORCE_RESET() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_HASHRST)) +#endif /* HASH */ +#define __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) +#define __HAL_RCC_SDMMC2_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_SDMMC2RST)) +#if defined(FMAC) +#define __HAL_RCC_FMAC_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_FMACRST)) +#endif /*FMAC*/ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_CORDICRST)) +#endif /*CORDIC*/ +#if defined(RCC_AHB2RSTR_HSEMRST) +#define __HAL_RCC_HSEM_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_HSEMRST)) +#endif +#if defined(BDMA1) +#define __HAL_RCC_BDMA1_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_BDMA1RST)) +#endif /*BDMA1*/ + +#define __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_DCMI_PSSIRST)) +#define __HAL_RCC_DCMI_RELEASE_RESET() __HAL_RCC_DCMI_PSSI_RELEASE_RESET() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_DCMIRST)) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_CRYPRST)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_HASHRST)) +#endif /* HASH */ +#define __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_RNGRST)) +#define __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_SDMMC2RST)) +#if defined(FMAC) +#define __HAL_RCC_FMAC_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_FMACRST)) +#endif /*FMAC*/ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_CORDICRST)) +#endif /*CORDIC*/ +#if defined(RCC_AHB2RSTR_HSEMRST) +#define __HAL_RCC_HSEM_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_HSEMRST)) +#endif +#if defined(BDMA1) +#define __HAL_RCC_BDMA1_RELEASE_RESET() (RCC->AHB2RSTR &= ~ (RCC_AHB2RSTR_BDMA1RST)) +#endif /*BDMA1*/ + + +/** @brief Force or release the AHB4 peripheral reset. + */ + +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_AHB4_FORCE_RESET() (RCC->AHB4RSTR = 0x032807FFU) /* Resets GPIOA..GPIOK, CRC, BDMA, ADC3 and HSEM */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_AHB4_FORCE_RESET() (RCC->AHB4RSTR = 0x002007FFU) /* Resets GPIOA..GPIOK and BDMA2 */ +#else +#define __HAL_RCC_AHB4_FORCE_RESET() (RCC->AHB4RSTR = 0x032806FFU) /* Resets GPIOA..GPIOH, GPIOJ, GPIOK, CRC, BDMA, ADC3 and HSEM */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#define __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOARST) +#define __HAL_RCC_GPIOB_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOBRST) +#define __HAL_RCC_GPIOC_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOCRST) +#define __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIODRST) +#define __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOERST) +#define __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOFRST) +#define __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOGRST) +#define __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOHRST) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOIRST) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOJRST) +#define __HAL_RCC_GPIOK_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_GPIOKRST) +#if defined(RCC_AHB4RSTR_CRCRST) +#define __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_CRCRST) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_BDMA2RST) +#define __HAL_RCC_BDMA_FORCE_RESET() __HAL_RCC_BDMA2_FORCE_RESET() /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_BDMARST) +#endif /*BDMA2*/ +#if defined(ADC3) +#define __HAL_RCC_ADC3_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_ADC3RST) +#endif /*ADC3*/ +#if defined(RCC_AHB4RSTR_HSEMRST) +#define __HAL_RCC_HSEM_FORCE_RESET() (RCC->AHB4RSTR) |= (RCC_AHB4RSTR_HSEMRST) +#endif + +#define __HAL_RCC_AHB4_RELEASE_RESET() (RCC->AHB4RSTR = 0x00U) +#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOARST) +#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOBRST) +#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOCRST) +#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIODRST) +#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOERST) +#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOFRST) +#define __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOGRST) +#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOHRST) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOIRST) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOJRST) +#define __HAL_RCC_GPIOK_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_GPIOKRST) +#if defined(RCC_AHB4RSTR_CRCRST) +#define __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_CRCRST) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_BDMA2RST) +#define __HAL_RCC_BDMA_RELEASE_RESET() __HAL_RCC_BDMA2_RELEASE_RESET() /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_BDMARST) +#endif /*BDMA2*/ +#if defined(ADC3) +#define __HAL_RCC_ADC3_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_ADC3RST) +#endif /*ADC3*/ +#if defined(RCC_AHB4RSTR_HSEMRST) +#define __HAL_RCC_HSEM_RELEASE_RESET() (RCC->AHB4RSTR) &= ~ (RCC_AHB4RSTR_HSEMRST) +#endif + +/** @brief Force or release the APB3 peripheral reset. + */ +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_APB3_FORCE_RESET() (RCC->APB3RSTR = 0x00000018U) /* Rests LTDC and DSI */ +#else +#define __HAL_RCC_APB3_FORCE_RESET() (RCC->APB3RSTR = 0x00000008U) /* Rests LTDC */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#if defined(LTDC) +#define __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB3RSTR) |= (RCC_APB3RSTR_LTDCRST) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_FORCE_RESET() (RCC->APB3RSTR) |= (RCC_APB3RSTR_DSIRST) +#endif /*DSI*/ + +#define __HAL_RCC_APB3_RELEASE_RESET() (RCC->APB3RSTR = 0x00U) +#if defined(LTDC) +#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB3RSTR) &= ~ (RCC_APB3RSTR_LTDCRST) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB3RSTR) &= ~ (RCC_APB3RSTR_DSIRST) +#endif /*DSI*/ + +/** @brief Force or release the APB1 peripheral reset. + */ +#if (STM32H7_DEV_ID == 0x450UL) || (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_APB1L_FORCE_RESET() (RCC->APB1LRSTR = 0xE8FFC3FFU) /* Resets TIM2..TIM7, TIM12..TIM14, LPTIM1, SPI2, SPI3, SPDIFRX, USART2, USART3, UART4, UART5, I2C1..I2C3, CEC, DAC1(2), UART7 and UART8 */ +#else +#define __HAL_RCC_APB1L_FORCE_RESET() (RCC->APB1LRSTR = 0xEAFFC3FFU) /* Resets TIM2..TIM7, TIM12..TIM14, LPTIM1, SPI2, SPI3, SPDIFRX, USART2, USART3, UART4, UART5, I2C1..I2C3, I2C5, CEC, DAC12, UART7 and UART8 */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#if (STM32H7_DEV_ID == 0x450UL) || (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_APB1H_FORCE_RESET() (RCC->APB1HRSTR = 0x00000136U) /* Resets CRS, SWP, OPAMP, MDIOS and FDCAN */ +#else +#define __HAL_RCC_APB1H_FORCE_RESET() (RCC->APB1HRSTR = 0x03000136U) /* Resets CRS, SWP, OPAMP, MDIOS, FDCAN, TIM23 and TIM24 */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#define __HAL_RCC_TIM2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM2RST) +#define __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM3RST) +#define __HAL_RCC_TIM4_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM4RST) +#define __HAL_RCC_TIM5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM5RST) +#define __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM6RST) +#define __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM7RST) +#define __HAL_RCC_TIM12_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM12RST) +#define __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM13RST) +#define __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_TIM14RST) +#define __HAL_RCC_LPTIM1_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_LPTIM1RST) +#define __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPI2RST) +#define __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPI3RST) +#define __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_SPDIFRXRST) +#define __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_USART2RST) +#define __HAL_RCC_USART3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_USART3RST) +#define __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART4RST) +#define __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART5RST) +#define __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C1RST) +#define __HAL_RCC_I2C2_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C2RST) +#define __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C3RST) +#if defined(I2C5) +#define __HAL_RCC_I2C5_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_I2C5RST) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_CECRST) +#define __HAL_RCC_DAC12_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_DAC12RST) +#define __HAL_RCC_UART7_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART7RST) +#define __HAL_RCC_UART8_FORCE_RESET() (RCC->APB1LRSTR) |= (RCC_APB1LRSTR_UART8RST) +#define __HAL_RCC_CRS_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_CRSRST) +#define __HAL_RCC_SWPMI1_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_SWPMIRST) +#define __HAL_RCC_OPAMP_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_OPAMPRST) +#define __HAL_RCC_MDIOS_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_MDIOSRST) +#define __HAL_RCC_FDCAN_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_FDCANRST) +#if defined(TIM23) +#define __HAL_RCC_TIM23_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_TIM23RST) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_FORCE_RESET() (RCC->APB1HRSTR) |= (RCC_APB1HRSTR_TIM24RST) +#endif /* TIM24 */ + +#define __HAL_RCC_APB1L_RELEASE_RESET() (RCC->APB1LRSTR = 0x00U) +#define __HAL_RCC_APB1H_RELEASE_RESET() (RCC->APB1HRSTR = 0x00U) +#define __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM2RST) +#define __HAL_RCC_TIM3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM3RST) +#define __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM4RST) +#define __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM5RST) +#define __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM6RST) +#define __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM7RST) +#define __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM12RST) +#define __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM13RST) +#define __HAL_RCC_TIM14_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_TIM14RST) +#define __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_LPTIM1RST) +#define __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPI2RST) +#define __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPI3RST) +#define __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_SPDIFRXRST) +#define __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_USART2RST) +#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_USART3RST) +#define __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART4RST) +#define __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART5RST) +#define __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C1RST) +#define __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C2RST) +#define __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C3RST) +#if defined(I2C5) +#define __HAL_RCC_I2C5_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_I2C5RST) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_CECRST) +#define __HAL_RCC_DAC12_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_DAC12RST) +#define __HAL_RCC_UART7_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART7RST) +#define __HAL_RCC_UART8_RELEASE_RESET() (RCC->APB1LRSTR) &= ~ (RCC_APB1LRSTR_UART8RST) +#define __HAL_RCC_CRS_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_CRSRST) +#define __HAL_RCC_SWPMI1_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_SWPMIRST) +#define __HAL_RCC_OPAMP_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_OPAMPRST) +#define __HAL_RCC_MDIOS_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_MDIOSRST) +#define __HAL_RCC_FDCAN_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_FDCANRST) +#if defined(TIM23) +#define __HAL_RCC_TIM23_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_TIM23RST) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_RELEASE_RESET() (RCC->APB1HRSTR) &= ~ (RCC_APB1HRSTR_TIM24RST) +#endif /* TIM24 */ + +/** @brief Force or release the APB2 peripheral reset. + */ +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0x31D73033U) /* Resets TIM1, TIM8, USART1, USART6, SPI1, SPI4, TIM15..TIM17, SPI5, SAI1..SAI3, DFSDM1 and HRTIM */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0x40D730F3U) /* Resets TIM1, TIM8, USART1, USART6, UART9, USART10, SPI1, SPI4, TIM15..TIM17, SPI5, SAI1, SAI2 and DFSDM1 */ +#else +#define __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0x405730F3U) /* Resets TIM1, TIM8, USART1, USART6, UART9, USART10, SPI1, SPI4, TIM15..TIM17, SPI5, SAI1 and DFSDM1 */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#define __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM1RST) +#define __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM8RST) +#define __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART1RST) +#define __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART6RST) +#if defined(UART9) +#define __HAL_RCC_UART9_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_UART9RST) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_USART10RST) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI1RST) +#define __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI4RST) +#define __HAL_RCC_TIM15_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM15RST) +#define __HAL_RCC_TIM16_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM16RST) +#define __HAL_RCC_TIM17_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_TIM17RST) +#define __HAL_RCC_SPI5_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SPI5RST) +#define __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI1RST) +#if defined(SAI2) +#define __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI2RST) +#endif /* SAI2 */ +#if defined(SAI3) +#define __HAL_RCC_SAI3_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_SAI3RST) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_DFSDM1RST) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_FORCE_RESET() (RCC->APB2RSTR) |= (RCC_APB2RSTR_HRTIMRST) +#endif /*HRTIM1*/ + +#define __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) +#define __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM1RST) +#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM8RST) +#define __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART1RST) +#define __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART6RST) +#if defined(UART9) +#define __HAL_RCC_UART9_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_UART9RST) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_USART10RST) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI1RST) +#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI4RST) +#define __HAL_RCC_TIM15_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM15RST) +#define __HAL_RCC_TIM16_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM16RST) +#define __HAL_RCC_TIM17_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_TIM17RST) +#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SPI5RST) +#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI1RST) +#if defined(SAI2) +#define __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI2RST) +#endif /* SAI2 */ +#if defined(SAI3) +#define __HAL_RCC_SAI3_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_SAI3RST) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_DFSDM1RST) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_RELEASE_RESET() (RCC->APB2RSTR) &= ~ (RCC_APB2RSTR_HRTIMRST) +#endif /*HRTIM1*/ + +/** @brief Force or release the APB4 peripheral reset. + */ + +#if (STM32H7_DEV_ID == 0x450UL) +#define __HAL_RCC_APB4_FORCE_RESET() (RCC->APB4RSTR = 0x0020DEAAU) /* Resets SYSCFG, LPUART1, SPI6, I2C4, LPTIM2..LPTIM5, COMP12, VREF and SAI4 */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define __HAL_RCC_APB4_FORCE_RESET() (RCC->APB4RSTR = 0x0C00E6AAU) /* Resets SYSCFG, LPUART1, SPI6, I2C4, LPTIM2, LPTIM3, DAC2, COMP12, VREF, DTS and DFSDM2 */ +#else +#define __HAL_RCC_APB4_FORCE_RESET() (RCC->APB4RSTR = 0x0420DEAAU) /* Resets SYSCFG, LPUART1, SPI6, I2C4, LPTIM2..LPTIM5, COMP12, VREF, SAI4 and DTS */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +#define __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SYSCFGRST) +#define __HAL_RCC_LPUART1_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPUART1RST) +#define __HAL_RCC_SPI6_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SPI6RST) +#define __HAL_RCC_I2C4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_I2C4RST) +#define __HAL_RCC_LPTIM2_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM2RST) +#define __HAL_RCC_LPTIM3_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM3RST) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM4RST) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_LPTIM5RST) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_DAC2RST) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_COMP12RST) +#define __HAL_RCC_VREF_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_VREFRST) +#if defined(SAI4) +#define __HAL_RCC_SAI4_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_SAI4RST) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_DTSRST) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_FORCE_RESET() (RCC->APB4RSTR) |= (RCC_APB4RSTR_DFSDM2RST) +#endif /*DFSDM2*/ + +#define __HAL_RCC_APB4_RELEASE_RESET() (RCC->APB4RSTR = 0x00U) +#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SYSCFGRST) +#define __HAL_RCC_LPUART1_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPUART1RST) +#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SPI6RST) +#define __HAL_RCC_I2C4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_I2C4RST) +#define __HAL_RCC_LPTIM2_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM2RST) +#define __HAL_RCC_LPTIM3_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM3RST) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM4RST) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_LPTIM5RST) +#endif /*LPTIM5*/ +#if defined(RCC_APB4RSTR_DAC2RST) +#define __HAL_RCC_DAC2_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_DAC2RST) +#endif +#define __HAL_RCC_COMP12_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_COMP12RST) +#define __HAL_RCC_VREF_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_VREFRST) +#if defined(SAI4) +#define __HAL_RCC_SAI4_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_SAI4RST) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_DTSRST) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_RELEASE_RESET() (RCC->APB4RSTR) &= ~ (RCC_APB4RSTR_DFSDM2RST) +#endif /*DFSDM2*/ + +/** @brief Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + + +#define __HAL_RCC_MDMA_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN)) +#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DMA2DLPEN)) +#if defined(JPEG) +#define __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_JPGDECLPEN)) +#endif /* JPEG */ +#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FLASHLPEN)) +#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) +#endif /*QUADSPI*/ +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_SDMMC1LPEN)) +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_OSPI1LPEN)) +#endif /*OCTOSPI1*/ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_OSPI2LPEN)) +#endif /*OCTOSPI2*/ +#if defined(OCTOSPIM) +#define __HAL_RCC_IOMNGR_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_IOMNGRLPEN)) +#endif /*OCTOSPIM*/ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_OTFDEC1LPEN)) +#endif /*OTFDEC1*/ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_OTFDEC2LPEN)) +#endif /*OTFDEC2*/ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_GFXMMULPEN)) +#endif /*GFXMMU*/ +#if defined(CD_AXISRAM2_BASE) +#define __HAL_RCC_AXISRAM2_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAM2LPEN)) +#endif +#if defined(CD_AXISRAM3_BASE) +#define __HAL_RCC_AXISRAM3_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAM3LPEN)) +#endif +#define __HAL_RCC_DTCM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DTCM1LPEN)) +#define __HAL_RCC_DTCM2_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_DTCM2LPEN)) +#define __HAL_RCC_ITCM_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_ITCMLPEN)) +#if defined(RCC_AHB3LPENR_AXISRAMLPEN) +#define __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAMLPEN)) +#define __HAL_RCC_AXISRAM_CLK_SLEEP_ENABLE __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE +#else +#define __HAL_RCC_AXISRAM1_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAM1LPEN)) +#define __HAL_RCC_D1SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_AXISRAM1_CLK_SLEEP_ENABLE /* For backward compatibility */ +#endif /* RCC_AHB3LPENR_AXISRAMLPEN */ + +#define __HAL_RCC_MDMA_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_MDMALPEN)) +#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DMA2DLPEN)) +#if defined(JPEG) +#define __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_JPGDECLPEN)) +#endif /* JPEG */ +#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_FLASHLPEN)) +#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_FMCLPEN)) +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_QSPILPEN)) +#endif /*QUADSPI*/ +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_SDMMC1LPEN)) +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_OSPI1LPEN)) +#endif /*OCTOSPI1*/ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_OSPI2LPEN)) +#endif /*OCTOSPI2*/ +#if defined(OCTOSPIM) +#define __HAL_RCC_IOMNGR_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_IOMNGRLPEN)) +#endif /*OCTOSPIM*/ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_OTFDEC1LPEN)) +#endif /*OTFDEC1*/ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_OTFDEC2LPEN)) +#endif /*OTFDEC2*/ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_GFXMMULPEN)) +#endif /*GFXMMU*/ +#if defined(CD_AXISRAM2_BASE) +#define __HAL_RCC_AXISRAM2_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAM2LPEN)) +#endif +#if defined(CD_AXISRAM3_BASE) +#define __HAL_RCC_AXISRAM3_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAM3LPEN)) +#endif +#define __HAL_RCC_DTCM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM1LPEN)) +#define __HAL_RCC_DTCM2_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM2LPEN)) +#define __HAL_RCC_ITCM_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_ITCMLPEN)) +#if defined(RCC_AHB3LPENR_AXISRAMLPEN) +#define __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAMLPEN)) +#define __HAL_RCC_AXISRAM_CLK_SLEEP_DISABLE __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE +#else +#define __HAL_RCC_AXISRAM1_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAM1LPEN)) +#define __HAL_RCC_D1SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_AXISRAM1_CLK_SLEEP_DISABLE /* For backward compatibility */ +#endif /* RCC_AHB3LPENR_AXISRAMLPEN */ + +/** @brief Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#define __HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_MDMALPEN) != 0U) +#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DMA2DLPEN) != 0U) +#if defined(JPEG) +#define __HAL_RCC_JPGDEC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_JPGDECLPEN) != 0U) +#endif /* JPEG */ +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FLASHLPEN) != 0U) +#define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FMCLPEN) != 0U) +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_QSPILPEN) != 0U) +#endif /*QUADSPI*/ +#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_SDMMC1LPEN) != 0U) +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OSPI1LPEN) != 0U) +#endif /*OCTOSPI1*/ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OSPI2LPEN) != 0U) +#endif /*OCTOSPI2*/ +#if defined(OCTOSPIM) +#define __HAL_RCC_IOMNGR_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_IOMNGRLPEN) != 0U) +#endif /*OCTOSPIM*/ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OTFDEC1LPEN) != 0U) +#endif /*OTFDEC1*/ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OTFDEC2LPEN) != 0U) +#endif /*OTFDEC2*/ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_GFXMMULPEN) != 0U) +#endif /*GFXMMU*/ +#if defined(CD_AXISRAM2_BASE) +#define __HAL_RCC_AXISRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAM2LPEN) != 0U) +#endif +#if defined(CD_AXISRAM3_BASE) +#define __HAL_RCC_AXISRAM3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAM3LPEN) != 0U) +#endif +#define __HAL_RCC_DTCM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM1LPEN) != 0U) +#define __HAL_RCC_DTCM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM2LPEN) != 0U) +#define __HAL_RCC_ITCM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_ITCMLPEN) != 0U) +#if defined(RCC_AHB3LPENR_AXISRAMLPEN) +#define __HAL_RCC_D1SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAMLPEN) != 0U) +#else +#define __HAL_RCC_AXISRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAM1LPEN) != 0U) +#endif + +#define __HAL_RCC_MDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_MDMALPEN) == 0U) +#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DMA2DLPEN) == 0U) +#if defined(JPEG) +#define __HAL_RCC_JPGDEC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_JPGDECLPEN) == 0U) +#endif /* JPEG */ +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FLASHLPEN) == 0U) +#define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_FMCLPEN) == 0U) +#if defined(QUADSPI) +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_QSPILPEN) == 0U) +#endif /*QUADSPI*/ +#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_SDMMC1LPEN) == 0U) +#if defined(OCTOSPI1) +#define __HAL_RCC_OSPI1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OSPI1LPEN) == 0U) +#endif /*OCTOSPI1*/ +#if defined(OCTOSPI2) +#define __HAL_RCC_OSPI2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OSPI2LPEN) == 0U) +#endif /*OCTOSPI2*/ +#if defined(OCTOSPIM) +#define __HAL_RCC_IOMNGR_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_IOMNGRLPEN) == 0U) +#endif /*OCTOSPIM*/ +#if defined(OTFDEC1) +#define __HAL_RCC_OTFDEC1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OTFDEC1LPEN) == 0U) +#endif /*OTFDEC1*/ +#if defined(OTFDEC2) +#define __HAL_RCC_OTFDEC2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_OTFDEC2LPEN) == 0U) +#endif /*OTFDEC2*/ +#if defined(GFXMMU) +#define __HAL_RCC_GFXMMU_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_GFXMMULPEN) == 0U) +#endif /*GFXMMU*/ +#if defined(CD_AXISRAM2_BASE) +#define __HAL_RCC_AXISRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAM2LPEN) == 0U) +#endif +#if defined(CD_AXISRAM3_BASE) +#define __HAL_RCC_AXISRAM3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAM3LPEN) == 0U) +#endif +#define __HAL_RCC_DTCM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM1LPEN) == 0U) +#define __HAL_RCC_DTCM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_DTCM2LPEN) == 0U) +#define __HAL_RCC_ITCM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_ITCMLPEN) == 0U) +#if defined(RCC_AHB3LPENR_AXISRAMLPEN) +#define __HAL_RCC_D1SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAMLPEN) == 0U) +#else +#define __HAL_RCC_AXISRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & RCC_AHB3LPENR_AXISRAML1PEN) == 0U) +#endif /* RCC_AHB3LPENR_AXISRAMLPEN */ + +/** @brief ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) +#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) +#define __HAL_RCC_ADC12_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ADC12LPEN)) +#if defined(RCC_AHB1LPENR_CRCLPEN) +#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN)) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1MACLPEN)) +#endif /*ETH*/ +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ARTLPEN)) +#endif /*DUAL_CORE*/ +#if defined(ETH) +#define __HAL_RCC_ETH1TX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1TXLPEN)) +#define __HAL_RCC_ETH1RX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETH1RXLPEN)) +#endif /*ETH*/ +#define __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSLPEN)) +#define __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSLPEN)) +#define __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) +#endif /* USB2_OTG_FS */ + +#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA1LPEN)) +#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA2LPEN)) +#define __HAL_RCC_ADC12_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ADC12LPEN)) +#if defined(RCC_AHB1LPENR_CRCLPEN) +#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_CRCLPEN)) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1MACLPEN)) +#endif /*ETH*/ +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ARTLPEN)) +#endif /*DUAL_CORE*/ +#if defined(ETH) +#define __HAL_RCC_ETH1TX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1TXLPEN)) +#define __HAL_RCC_ETH1RX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1RXLPEN)) +#endif /*ETH*/ +#define __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSLPEN)) +#define __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSLPEN)) +#define __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) +#endif /* USB2_OTG_FS */ + +/** @brief Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) != 0U) +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) != 0U) +#define __HAL_RCC_ADC12_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ADC12LPEN)) != 0U) +#if defined(RCC_AHB1LPENR_CRCLPEN) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) != 0U) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1MACLPEN)) != 0U) +#endif /*ETH*/ +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ARTLPEN)) != 0U) +#endif /*DUAL_CORE*/ +#if defined(ETH) +#define __HAL_RCC_ETH1TX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1TXLPEN)) != 0U) +#define __HAL_RCC_ETH1RX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1RXLPEN)) != 0U) +#endif /*ETH*/ +#define __HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSLPEN)) != 0U) +#define __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) != 0U) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSLPEN)) != 0U) +#define __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) != 0U) +#endif /* USB2_OTG_FS */ + +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) == 0U) +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) == 0U) +#define __HAL_RCC_ADC12_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ADC12LPEN)) == 0U) +#if defined(RCC_AHB1LPENR_CRCLPEN) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) == 0U) +#endif +#if defined(ETH) +#define __HAL_RCC_ETH1MAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1MACLPEN)) == 0U) +#endif /* ETH */ +#if defined(DUAL_CORE) +#define __HAL_RCC_ART_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ARTLPEN)) == 0U) +#endif /*DUAL_CORE*/ +#if defined(ETH) +#define __HAL_RCC_ETH1TX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1TXLPEN)) == 0U) +#define __HAL_RCC_ETH1RX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETH1RXLPEN)) == 0U) +#endif /* ETH */ +#define __HAL_RCC_USB1_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSLPEN)) == 0U) +#define __HAL_RCC_USB1_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) == 0U) +#if defined(USB2_OTG_FS) +#define __HAL_RCC_USB2_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSLPEN)) == 0U) +#define __HAL_RCC_USB2_OTG_FS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) == 0U) +#endif /* USB2_OTG_FS */ + + +/** @brief ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMI_PSSILPEN)) +#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() __HAL_RCC_DCMI_PSSI_CLK_SLEEP_ENABLE() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN)) +#endif /* HASH */ +#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) +#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_SDMMC2LPEN)) +#if defined(RCC_AHB2LPENR_DFSDMDMALPEN) +#define __HAL_RCC_DFSDMDMA_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DFSDMDMALPEN)) +#endif +#if defined(FMAC) +#define __HAL_RCC_FMAC_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_FMACLPEN)) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CORDICLPEN)) +#endif /* CORDIC */ +#if defined(RCC_AHB2LPENR_D2SRAM1LPEN) +#define __HAL_RCC_D2SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM1LPEN)) +#else +#define __HAL_RCC_AHBSRAM1_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_AHBSRAM1LPEN)) +#endif /* RCC_AHB2LPENR_D2SRAM1LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM2LPEN) +#define __HAL_RCC_D2SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM2LPEN)) +#else +#define __HAL_RCC_AHBSRAM2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_AHBSRAM2LPEN)) +#endif /* RCC_AHB2LPENR_D2SRAM2LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM3LPEN) +#define __HAL_RCC_D2SRAM3_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM3LPEN)) +#endif + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_DCMI_PSSILPEN)) +#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() __HAL_RCC_DCMI_PSSI_CLK_SLEEP_DISABLE() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_DCMILPEN)) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_CRYPLPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_HASHLPEN)) +#endif /* HASH */ +#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_RNGLPEN)) +#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_SDMMC2LPEN)) +#if defined(RCC_AHB2LPENR_DFSDMDMALPEN) +#define __HAL_RCC_DFSDMDMA_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_DFSDMDMALPEN)) +#endif +#if defined(FMAC) +#define __HAL_RCC_FMAC_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_FMACLPEN)) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_CORDICLPEN)) +#endif /* CORDIC */ +#if defined(RCC_AHB2LPENR_D2SRAM1LPEN) +#define __HAL_RCC_D2SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM1LPEN)) +#else +#define __HAL_RCC_AHBSRAM1_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_AHBSRAM1LPEN)) +#endif /* RCC_AHB2LPENR_D2SRAM1LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM2LPEN) +#define __HAL_RCC_D2SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM2LPEN)) +#else +#define __HAL_RCC_AHBSRAM2_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_AHBSRAM2LPEN)) +#endif /* RCC_AHB2LPENR_D2SRAM2LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM3LPEN) +#define __HAL_RCC_D2SRAM3_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM3LPEN)) +#endif + +/** @brief Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMI_PSSILPEN)) != 0U) +#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() __HAL_RCC_DCMI_PSSI_IS_CLK_SLEEP_ENABLED() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) != 0U) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_CRYPLPEN)) != 0U) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_HASHLPEN)) != 0U) +#endif /* HASH */ +#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) != 0U) +#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_SDMMC2LPEN)) != 0U) +#if defined(RCC_AHB2LPENR_DFSDMDMALPEN) +#define __HAL_RCC_DFSDMDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DFSDMDMALPEN)) != 0U) +#endif +#if defined(FMAC) +#define __HAL_RCC_FMAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_FMACLPEN)) != 0U) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_CORDICLPEN)) != 0U) +#endif /* CORDIC */ +#if defined(RCC_AHB2LPENR_D2SRAM1LPEN) +#define __HAL_RCC_D2SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM1LPEN)) != 0U) +#else +#define __HAL_RCC_AHBSRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_AHBSRAM1LPEN)) != 0U) +#endif /* RCC_AHB2LPENR_D2SRAM1LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM2LPEN) +#define __HAL_RCC_D2SRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM2LPEN)) != 0U) +#else +#define __HAL_RCC_AHBSRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_AHBSRAM2LPEN)) != 0U) +#endif /* RCC_AHB2LPENR_D2SRAM2LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM3LPEN) +#define __HAL_RCC_D2SRAM3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM3LPEN)) != 0U) +#endif /* RCC_AHB2LPENR_D2SRAM3LPEN */ + +#if defined(DCMI) && defined(PSSI) +#define __HAL_RCC_DCMI_PSSI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMI_PSSILPEN)) == 0U) +#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() __HAL_RCC_DCMI_PSSI_IS_CLK_SLEEP_DISABLED() /* for API backward compatibility*/ +#else +#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) == 0U) +#endif /* DCMI && PSSI */ +#if defined(CRYP) +#define __HAL_RCC_CRYP_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_CRYPLPEN)) == 0U) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_HASHLPEN)) == 0U) +#endif /* HASH */ +#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) == 0U) +#if defined(RCC_AHB2LPENR_DFSDMDMALPEN) +#define __HAL_RCC_DFSDMDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DFSDMDMALPEN)) == 0U) +#endif +#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_SDMMC2LPEN)) == 0U) +#if defined(FMAC) +#define __HAL_RCC_FMAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_FMACLPEN)) == 0U) +#endif /* FMAC */ +#if defined(CORDIC) +#define __HAL_RCC_CORDIC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_CORDICLPEN)) == 0U) +#endif /* CORDIC */ +#if defined(RCC_AHB2LPENR_D2SRAM1LPEN) +#define __HAL_RCC_D2SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM1LPEN)) == 0U) +#else +#define __HAL_RCC_AHBSRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_AHBSRAM1LPEN)) == 0U) +#endif /* RCC_AHB2LPENR_D2SRAM1LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM2LPEN) +#define __HAL_RCC_D2SRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM2LPEN)) == 0U) +#else +#define __HAL_RCC_AHBSRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_AHBSRAM2LPEN)) == 0U) +#endif /* RCC_AHB2LPENR_D2SRAM2LPEN */ +#if defined(RCC_AHB2LPENR_D2SRAM3LPEN) +#define __HAL_RCC_D2SRAM3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_D2SRAM3LPEN)) == 0U) +#endif /* RCC_AHB2LPENR_D2SRAM1LPEN*/ + + +/** @brief ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN) +#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOBLPEN) +#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOCLPEN) +#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIODLPEN) +#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOELPEN) +#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOFLPEN) +#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOGLPEN) +#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOHLPEN) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOILPEN) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOJLPEN) +#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOKLPEN) +#if defined(RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_CRCLPEN) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BDMA2LPEN) +#define __HAL_RCC_BDMA_CLK_SLEEP_ENABLE __HAL_RCC_BDMA2_CLK_SLEEP_ENABLE /* for API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BDMALPEN) +#endif /* BDMA2 */ +#if defined(ADC3) +#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_ADC3LPEN) +#endif /* ADC3 */ +#define __HAL_RCC_BKPRAM_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR) |= (RCC_AHB4LPENR_BKPRAMLPEN) +#if defined(RCC_AHB4LPENR_SRDSRAMLPEN) +#define __HAL_RCC_SRDSRAM_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR |= (RCC_AHB4LPENR_SRDSRAMLPEN)) +#define __HAL_RCC_D3SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRDSRAM_CLK_SLEEP_ENABLE /* for API backward compatibility*/ +#else +#define __HAL_RCC_D3SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB4LPENR |= (RCC_AHB4LPENR_D3SRAM1LPEN)) +#endif /* RCC_AHB4LPENR_SRDSRAMLPEN */ + +#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOALPEN) +#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOBLPEN) +#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOCLPEN) +#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIODLPEN) +#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOELPEN) +#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOFLPEN) +#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOGLPEN) +#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOHLPEN) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOILPEN) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOJLPEN) +#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOKLPEN) +#if defined(RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_CRCLPEN) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BDMA2LPEN) +#define __HAL_RCC_BDMA_CLK_SLEEP_DISABLE __HAL_RCC_BDMA2_CLK_SLEEP_DISABLE /* For API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BDMALPEN) +#endif /*BDMA2*/ +#if defined(ADC3) +#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_ADC3LPEN) +#endif /*ADC3*/ +#define __HAL_RCC_BKPRAM_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BKPRAMLPEN) +#if defined(RCC_AHB4LPENR_SRDSRAMLPEN) +#define __HAL_RCC_SRDSRAM_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR &= ~ (RCC_AHB4LPENR_SRDSRAMLPEN)) +#define __HAL_RCC_D3SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRDSRAM_CLK_SLEEP_DISABLE +#else +#define __HAL_RCC_D3SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB4LPENR &= ~ (RCC_AHB4LPENR_D3SRAM1LPEN)) +#endif + + +/** @brief Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOALPEN)) != 0U) +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOBLPEN)) != 0U) +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOCLPEN)) != 0U) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIODLPEN)) != 0U) +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOELPEN)) != 0U) +#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOFLPEN)) != 0U) +#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOGLPEN)) != 0U) +#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOHLPEN)) != 0U) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOILPEN)) != 0U) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOJLPEN)) != 0U) +#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOKLPEN)) != 0U) +#if defined(RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_CRCLPEN)) != 0U) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMA2LPEN)) != 0U) +#define __HAL_RCC_BDMA_IS_CLK_SLEEP_ENABLED __HAL_RCC_BDMA2_IS_CLK_SLEEP_ENABLED /* For API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMALPEN)) != 0U) +#endif /*BDMA2*/ +#if defined(ADC3) +#define __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_ADC3LPEN)) != 0U) +#endif /*ADC3*/ +#define __HAL_RCC_BKPRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BKPRAMLPEN)) != 0U) +#if defined(RCC_AHB4LPENR_SRDSRAMLPEN) +#define __HAL_RCC_SRDSRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_SRDSRAMLPEN)) != 0U) +#define __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_ENABLED __HAL_RCC_SRDSRAM_IS_CLK_SLEEP_ENABLED /* For API backward compatibility*/ +#else +#define __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_D3SRAM1LPEN)) != 0U) +#endif + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOALPEN)) == 0U) +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOBLPEN)) == 0U) +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOCLPEN)) == 0U) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIODLPEN)) == 0U) +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOELPEN)) == 0U) +#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOFLPEN)) == 0U) +#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOGLPEN)) == 0U) +#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOHLPEN)) == 0U) +#if defined(GPIOI) +#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOILPEN)) == 0U) +#endif /* GPIOI */ +#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOJLPEN)) == 0U) +#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_GPIOKLPEN)) == 0U) +#if defined(RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_CRCLPEN)) == 0U) +#endif +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMA2LPEN)) == 0U) +#define __HAL_RCC_BDMA_IS_CLK_SLEEP_DISABLED __HAL_RCC_BDMA2_IS_CLK_SLEEP_DISABLED /* For API backward compatibility*/ +#else +#define __HAL_RCC_BDMA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BDMALPEN)) == 0U) +#endif /*BDMA2*/ +#if defined(ADC3) +#define __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_ADC3LPEN)) == 0U) +#endif /*ADC3*/ +#define __HAL_RCC_BKPRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_BKPRAMLPEN)) == 0U) +#if defined(RCC_AHB4LPENR_SRDSRAMLPEN) +#define __HAL_RCC_SRDSRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_SRDSRAMLPEN)) == 0U) +#define __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_DISABLED __HAL_RCC_SRDSRAM_IS_CLK_SLEEP_DISABLED /* For API backward compatibility*/ +#else +#define __HAL_RCC_D3SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB4LPENR & (RCC_AHB4LPENR_D3SRAM1LPEN)) == 0U) +#endif + + +/** @brief ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_LTDCLPEN) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_DSILPEN) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE() (RCC->APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN) + +#if defined(LTDC) +#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_LTDCLPEN) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_DSILPEN) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE() (RCC->APB3LPENR) &= ~ (RCC_APB3LPENR_WWDG1LPEN) + + +/** @brief Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_LTDCLPEN)) != 0U) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_DSILPEN)) != 0U) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_WWDG1LPEN)) != 0U) + +#if defined(LTDC) +#define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_LTDCLPEN)) == 0U) +#endif /* LTDC */ +#if defined(DSI) +#define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_DSILPEN)) == 0U) +#endif /*DSI*/ +#define __HAL_RCC_WWDG1_IS_CLK_SLEEP_DISABLED() ((RCC->APB3LPENR & (RCC_APB3LPENR_WWDG1LPEN)) == 0U) + + +/** @brief ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN) +#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM3LPEN) +#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM4LPEN) +#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM5LPEN) +#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM6LPEN) +#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM7LPEN) +#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM12LPEN) +#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM13LPEN) +#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_TIM14LPEN) +#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_LPTIM1LPEN) + +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_WWDG2LPEN) +#endif /*DUAL_CORE*/ + +#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPI2LPEN) +#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPI3LPEN) +#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_SPDIFRXLPEN) +#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_USART2LPEN) +#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_USART3LPEN) +#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART4LPEN) +#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART5LPEN) +#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C1LPEN) +#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C2LPEN) +#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C3LPEN) +#if defined(I2C5) +#define __HAL_RCC_I2C5_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_I2C5LPEN) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_CECLPEN) +#define __HAL_RCC_DAC12_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_DAC12LPEN) +#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART7LPEN) +#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE() (RCC->APB1LLPENR) |= (RCC_APB1LLPENR_UART8LPEN) +#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_CRSLPEN) +#define __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_SWPMILPEN) +#define __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_OPAMPLPEN) +#define __HAL_RCC_MDIOS_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_MDIOSLPEN) +#define __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_FDCANLPEN) +#if defined(TIM23) +#define __HAL_RCC_TIM23_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_TIM23LPEN) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_CLK_SLEEP_ENABLE() (RCC->APB1HLPENR) |= (RCC_APB1HLPENR_TIM24LPEN) +#endif /* TIM24 */ + + +#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM2LPEN) +#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM3LPEN) +#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM4LPEN) +#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM5LPEN) +#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM6LPEN) +#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM7LPEN) +#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM12LPEN) +#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM13LPEN) +#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM14LPEN) +#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_LPTIM1LPEN) + +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_WWDG2LPEN) +#endif /*DUAL_CORE*/ + +#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI2LPEN) +#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI3LPEN) +#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPDIFRXLPEN) +#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART2LPEN) +#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART3LPEN) +#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART4LPEN) +#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART5LPEN) +#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C1LPEN) +#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C2LPEN) +#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C3LPEN) +#if defined(I2C5) +#define __HAL_RCC_I2C5_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C5LPEN) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_CECLPEN) +#define __HAL_RCC_DAC12_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_DAC12LPEN) +#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART7LPEN) +#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE() (RCC->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART8LPEN) +#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_CRSLPEN) +#define __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_SWPMILPEN) +#define __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_OPAMPLPEN) +#define __HAL_RCC_MDIOS_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_MDIOSLPEN) +#define __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_FDCANLPEN) +#if defined(TIM23) +#define __HAL_RCC_TIM23_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_TIM23LPEN) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_CLK_SLEEP_DISABLE() (RCC->APB1HLPENR) &= ~ (RCC_APB1HLPENR_TIM24LPEN) +#endif /* TIM24 */ + + +/** @brief Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM2LPEN)) != 0U) +#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM3LPEN)) != 0U) +#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM4LPEN)) != 0U) +#define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM5LPEN)) != 0U) +#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM6LPEN)) != 0U) +#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM7LPEN)) != 0U) +#define __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM12LPEN)) != 0U) +#define __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM13LPEN)) != 0U) +#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM14LPEN)) != 0U) +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_LPTIM1LPEN)) != 0U) +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_WWDG2LPEN)) != 0U) +#endif /*DUAL_CORE*/ +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI2LPEN)) != 0U) +#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI3LPEN)) != 0U) +#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPDIFRXLPEN)) != 0U) +#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART2LPEN)) != 0U) +#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART3LPEN)) != 0U) +#define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART4LPEN)) != 0U) +#define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART5LPEN)) != 0U) +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C1LPEN)) != 0U) +#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C2LPEN)) != 0U) +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C3LPEN)) != 0U) +#if defined(I2C5) +#define __HAL_RCC_I2C5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C5LPEN)) != 0U) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_CECLPEN)) != 0U) +#define __HAL_RCC_DAC12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_DAC12LPEN)) != 0U) +#define __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART7LPEN)) != 0U) +#define __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART8LPEN)) != 0U) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_CRSLPEN)) != 0U) +#define __HAL_RCC_SWPMI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_SWPMILPEN)) != 0U) +#define __HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_OPAMPLPEN)) != 0U) +#define __HAL_RCC_MDIOS_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_MDIOSLPEN)) != 0U) +#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_FDCANLPEN)) != 0U) +#if defined(TIM23) +#define __HAL_RCC_TIM23_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_TIM23LPEN)) != 0U) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_IS_CLK_SLEEP_ENABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_TIM24LPEN)) != 0U) +#endif /* TIM24 */ + +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM2LPEN)) == 0U) +#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM3LPEN)) == 0U) +#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM4LPEN)) == 0U) +#define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM5LPEN)) == 0U) +#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM6LPEN)) == 0U) +#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM7LPEN)) == 0U) +#define __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM12LPEN)) == 0U) +#define __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM13LPEN)) == 0U) +#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_TIM14LPEN)) == 0U) +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_LPTIM1LPEN)) == 0U) +#if defined(DUAL_CORE) +#define __HAL_RCC_WWDG2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_WWDG2LPEN)) == 0U) +#endif /*DUAL_CORE*/ +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI2LPEN)) == 0U) +#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPI3LPEN)) == 0U) +#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_SPDIFRXLPEN)) == 0U) +#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART2LPEN)) == 0U) +#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_USART3LPEN)) == 0U) +#define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART4LPEN)) == 0U) +#define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART5LPEN)) == 0U) +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C1LPEN)) == 0U) +#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C2LPEN)) == 0U) +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C3LPEN)) == 0U) +#if defined(I2C5) +#define __HAL_RCC_I2C5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_I2C5LPEN)) == 0U) +#endif /* I2C5 */ +#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_CECLPEN)) == 0U) +#define __HAL_RCC_DAC12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_DAC12LPEN)) == 0U) +#define __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART7LPEN)) == 0U) +#define __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LLPENR & (RCC_APB1LLPENR_UART8LPEN)) == 0U) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_CRSLPEN)) == 0U) +#define __HAL_RCC_SWPMI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_SWPMILPEN)) == 0U) +#define __HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_OPAMPLPEN)) == 0U) +#define __HAL_RCC_MDIOS_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_MDIOSLPEN)) == 0U) +#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_FDCANLPEN)) == 0U) +#if defined(TIM23) +#define __HAL_RCC_TIM23_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_TIM23LPEN)) == 0U) +#endif /* TIM23 */ +#if defined(TIM24) +#define __HAL_RCC_TIM24_IS_CLK_SLEEP_DISABLED() ((RCC->APB1HLPENR & (RCC_APB1HLPENR_TIM24LPEN)) == 0U) +#endif /* TIM24 */ + + +/** @brief ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN) +#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM8LPEN) +#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART1LPEN) +#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART6LPEN) +#if defined(UART9) +#define __HAL_RCC_UART9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_UART9LPEN) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_USART10LPEN) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI1LPEN) +#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI4LPEN) +#define __HAL_RCC_TIM15_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM15LPEN) +#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM16LPEN) +#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_TIM17LPEN) +#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SPI5LPEN) +#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI1LPEN) +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI2LPEN) +#endif /* SAI2 */ +#if defined(SAI3) +#define __HAL_RCC_SAI3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_SAI3LPEN) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_DFSDM1LPEN) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR) |= (RCC_APB2LPENR_HRTIMLPEN) +#endif /*HRTIM1*/ + +#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM1LPEN) +#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM8LPEN) +#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART1LPEN) +#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART6LPEN) +#if defined(UART9) +#define __HAL_RCC_UART9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_UART9LPEN) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_USART10LPEN) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI1LPEN) +#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI4LPEN) +#define __HAL_RCC_TIM15_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM15LPEN) +#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM16LPEN) +#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM17LPEN) +#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI5LPEN) +#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI1LPEN) +#if defined(SAI2) +#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI2LPEN) +#endif /* SAI2 */ +#if defined(SAI3) +#define __HAL_RCC_SAI3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI3LPEN) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_DFSDM1LPEN) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR) &= ~ (RCC_APB2LPENR_HRTIMLPEN) +#endif /*HRTIM1*/ + + +/** @brief Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) != 0U) +#define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) != 0U) +#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) != 0U) +#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) != 0U) +#if defined(UART9) +#define __HAL_RCC_UART9_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_UART9LPEN)) != 0U) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART10LPEN)) != 0U) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) != 0U) +#define __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) != 0U) +#define __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM15LPEN)) != 0U) +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM16LPEN)) != 0U) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM17LPEN)) != 0U) +#define __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) != 0U) +#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) != 0U) +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) != 0U) +#endif /* SAI2 */ +#if defined(SAI3) +#define __HAL_RCC_SAI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI3LPEN)) != 0U) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) != 0U) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_HRTIMLPEN)) != 0U) +#endif /*HRTIM1*/ + +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) == 0U) +#define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) == 0U) +#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) == 0U) +#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) == 0U) +#if defined(UART9) +#define __HAL_RCC_USART9_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART9LPEN)) == 0U) +#endif /*UART9*/ +#if defined(USART10) +#define __HAL_RCC_USART10_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART10LPEN)) == 0U) +#endif /*USART10*/ +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) == 0U) +#define __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) == 0U) +#define __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM15LPEN)) == 0U) +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM16LPEN)) == 0U) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM17LPEN)) == 0U) +#define __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) == 0U) +#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) == 0U) +#if defined(SAI2) +#define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) == 0U) +#endif /* SAI2 */ +#if defined(SAI3) +#define __HAL_RCC_SAI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI3LPEN)) == 0U) +#endif /*SAI3*/ +#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) == 0U) +#if defined(HRTIM1) +#define __HAL_RCC_HRTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_HRTIMLPEN)) == 0U) +#endif /*HRTIM1*/ + +/** @brief ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN) +#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPUART1LPEN) +#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SPI6LPEN) +#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_I2C4LPEN) +#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM2LPEN) +#define __HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM3LPEN) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM4LPEN) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_LPTIM5LPEN) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_DAC2LPEN) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_COMP12LPEN) +#define __HAL_RCC_VREF_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_VREFLPEN) +#define __HAL_RCC_RTC_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_RTCAPBLPEN) +#if defined(SAI4) +#define __HAL_RCC_SAI4_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_SAI4LPEN) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_DTSLPEN) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE() (RCC->APB4LPENR) |= (RCC_APB4LPENR_DFSDM2LPEN) +#endif /*DFSDM2*/ + +#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SYSCFGLPEN) +#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPUART1LPEN) +#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SPI6LPEN) +#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_I2C4LPEN) +#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM2LPEN) +#define __HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM3LPEN) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM4LPEN) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM5LPEN) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_DAC2LPEN) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_COMP12LPEN) +#define __HAL_RCC_VREF_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_VREFLPEN) +#define __HAL_RCC_RTC_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_RTCAPBLPEN) +#if defined(SAI4) +#define __HAL_RCC_SAI4_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_SAI4LPEN) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_DTSLPEN) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE() (RCC->APB4LPENR) &= ~ (RCC_APB4LPENR_DFSDM2LPEN) +#endif /*DFSDM2*/ + + +/** @brief Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + +#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SYSCFGLPEN)) != 0U) +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPUART1LPEN)) != 0U) +#define __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SPI6LPEN)) != 0U) +#define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_I2C4LPEN)) != 0U) +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM2LPEN)) != 0U) +#define __HAL_RCC_LPTIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM3LPEN)) != 0U) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM4LPEN)) != 0U) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM5LPEN)) != 0U) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_DAC2LPEN)) != 0U) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_COMP12LPEN)) != 0U) +#define __HAL_RCC_VREF_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_VREFLPEN)) != 0U) +#define __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_RTCAPBLPEN)) != 0U) +#if defined(SAI4) +#define __HAL_RCC_SAI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SAI4LPEN)) != 0U) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_DTSLPEN)) != 0U) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_DFSDM2LPEN)) != 0U) +#endif /*DFSDM2*/ + +#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SYSCFGLPEN)) == 0U) +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPUART1LPEN)) == 0U) +#define __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SPI6LPEN)) == 0U) +#define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_I2C4LPEN)) == 0U) +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM2LPEN)) == 0U) +#define __HAL_RCC_LPTIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM3LPEN)) == 0U) +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM4LPEN)) == 0U) +#endif /*LPTIM4*/ +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_LPTIM5LPEN)) == 0U) +#endif /*LPTIM5*/ +#if defined(DAC2) +#define __HAL_RCC_DAC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_DAC2LPEN)) == 0U) +#endif /*DAC2*/ +#define __HAL_RCC_COMP12_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_COMP12LPEN)) == 0U) +#define __HAL_RCC_VREF_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_VREFLPEN)) == 0U) +#define __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_RTCAPBLPEN)) == 0U) +#if defined(SAI4) +#define __HAL_RCC_SAI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_SAI4LPEN)) == 0U) +#endif /*SAI4*/ +#if defined(DTS) +#define __HAL_RCC_DTS_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_DTSLPEN)) == 0U) +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB4LPENR & (RCC_APB4LPENR_DFSDM2LPEN)) == 0U) +#endif /*DFSDM2*/ + + +#if defined(DUAL_CORE) + +/** @brief Enable or disable the RCC_C1 AHB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ +#define __HAL_RCC_C1_MDMA_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN)) +#define __HAL_RCC_C1_DMA2D_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_DMA2DLPEN)) +#define __HAL_RCC_C1_JPGDEC_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_JPGDECLPEN)) +#define __HAL_RCC_C1_FLASH_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_FLASHLPEN)) +#define __HAL_RCC_C1_FMC_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) +#define __HAL_RCC_C1_QSPI_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) +#define __HAL_RCC_C1_SDMMC1_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_SDMMC1LPEN)) +#define __HAL_RCC_C1_DTCM1_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_DTCM1LPEN)) +#define __HAL_RCC_C1_DTCM2_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_DTCM2LPEN)) +#define __HAL_RCC_C1_ITCM_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_ITCMLPEN)) +#define __HAL_RCC_C1_D1SRAM1_CLK_SLEEP_ENABLE() (RCC_C1->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAMLPEN)) + + +#define __HAL_RCC_C1_MDMA_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_MDMALPEN)) +#define __HAL_RCC_C1_DMA2D_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_DMA2DLPEN)) +#define __HAL_RCC_C1_JPGDEC_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_JPGDECLPEN)) +#define __HAL_RCC_C1_FLASH_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_FLASHLPEN)) +#define __HAL_RCC_C1_FMC_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_FMCLPEN)) +#define __HAL_RCC_C1_QSPI_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_QSPILPEN)) +#define __HAL_RCC_C1_SDMMC1_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_SDMMC1LPEN)) +#define __HAL_RCC_C1_DTCM1_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM1LPEN)) +#define __HAL_RCC_C1_DTCM2_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM2LPEN)) +#define __HAL_RCC_C1_ITCM_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_ITCMLPEN)) +#define __HAL_RCC_C1_D1SRAM1_CLK_SLEEP_DISABLE() (RCC_C1->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAMLPEN)) + + + +/** @brief ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_DMA1_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) +#define __HAL_RCC_C1_DMA2_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) +#define __HAL_RCC_C1_ADC12_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_ADC12LPEN)) +#define __HAL_RCC_C1_ETH1MAC_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_ETH1MACLPEN)) +#define __HAL_RCC_C1_ETH1TX_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_ETH1TXLPEN)) +#define __HAL_RCC_C1_ETH1RX_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_ETH1RXLPEN)) +#define __HAL_RCC_C1_USB1_OTG_HS_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSLPEN)) +#define __HAL_RCC_C1_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) +#define __HAL_RCC_C1_USB2_OTG_FS_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSLPEN)) +#define __HAL_RCC_C1_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() (RCC_C1->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) + +#define __HAL_RCC_C1_DMA1_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA1LPEN)) +#define __HAL_RCC_C1_DMA2_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA2LPEN)) +#define __HAL_RCC_C1_ADC12_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_ADC12LPEN)) +#define __HAL_RCC_C1_ETH1MAC_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1MACLPEN)) +#define __HAL_RCC_C1_ETH1TX_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1TXLPEN)) +#define __HAL_RCC_C1_ETH1RX_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1RXLPEN)) +#define __HAL_RCC_C1_USB1_OTG_HS_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSLPEN)) +#define __HAL_RCC_C1_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) +#define __HAL_RCC_C1_USB2_OTG_FS_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSLPEN)) +#define __HAL_RCC_C1_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() (RCC_C1->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) + +/** @brief ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_DCMI_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) +#if defined(CRYP) +#define __HAL_RCC_C1_CRYP_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_C1_HASH_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN)) +#endif /* HASH */ +#define __HAL_RCC_C1_RNG_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) +#define __HAL_RCC_C1_SDMMC2_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_SDMMC2LPEN)) +#define __HAL_RCC_C1_D2SRAM1_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM1LPEN)) +#define __HAL_RCC_C1_D2SRAM2_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM2LPEN)) +#define __HAL_RCC_C1_D2SRAM3_CLK_SLEEP_ENABLE() (RCC_C1->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM3LPEN)) + +#define __HAL_RCC_C1_DCMI_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_DCMILPEN)) +#if defined(CRYP) +#define __HAL_RCC_C1_CRYP_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_CRYPLPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_C1_HASH_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_HASHLPEN)) +#endif /* HASH */ +#define __HAL_RCC_C1_RNG_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_RNGLPEN)) +#define __HAL_RCC_C1_SDMMC2_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_SDMMC2LPEN)) +#define __HAL_RCC_C1_D2SRAM1_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM1LPEN)) +#define __HAL_RCC_C1_D2SRAM2_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM2LPEN)) +#define __HAL_RCC_C1_D2SRAM3_CLK_SLEEP_DISABLE() (RCC_C1->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM3LPEN)) + +/** @brief ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_GPIOA_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN) +#define __HAL_RCC_C1_GPIOB_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOBLPEN) +#define __HAL_RCC_C1_GPIOC_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOCLPEN) +#define __HAL_RCC_C1_GPIOD_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIODLPEN) +#define __HAL_RCC_C1_GPIOE_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOELPEN) +#define __HAL_RCC_C1_GPIOF_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOFLPEN) +#define __HAL_RCC_C1_GPIOG_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOGLPEN) +#define __HAL_RCC_C1_GPIOH_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOHLPEN) +#define __HAL_RCC_C1_GPIOI_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOILPEN) +#define __HAL_RCC_C1_GPIOJ_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOJLPEN) +#define __HAL_RCC_C1_GPIOK_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOKLPEN) +#define __HAL_RCC_C1_CRC_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_C1_BDMA_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_BDMALPEN) +#define __HAL_RCC_C1_ADC3_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_ADC3LPEN) +#define __HAL_RCC_C1_BKPRAM_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR) |= (RCC_AHB4LPENR_BKPRAMLPEN) +#define __HAL_RCC_C1_D3SRAM1_CLK_SLEEP_ENABLE() (RCC_C1->AHB4LPENR |= (RCC_AHB4LPENR_D3SRAM1LPEN)) + +#define __HAL_RCC_C1_GPIOA_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOALPEN) +#define __HAL_RCC_C1_GPIOB_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOBLPEN) +#define __HAL_RCC_C1_GPIOC_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOCLPEN) +#define __HAL_RCC_C1_GPIOD_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIODLPEN) +#define __HAL_RCC_C1_GPIOE_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOELPEN) +#define __HAL_RCC_C1_GPIOF_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOFLPEN) +#define __HAL_RCC_C1_GPIOG_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOGLPEN) +#define __HAL_RCC_C1_GPIOH_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOHLPEN) +#define __HAL_RCC_C1_GPIOI_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOILPEN) +#define __HAL_RCC_C1_GPIOJ_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOJLPEN) +#define __HAL_RCC_C1_GPIOK_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOKLPEN) +#define __HAL_RCC_C1_CRC_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_C1_BDMA_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BDMALPEN) +#define __HAL_RCC_C1_ADC3_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_ADC3LPEN) +#define __HAL_RCC_C1_BKPRAM_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BKPRAMLPEN) +#define __HAL_RCC_C1_D3SRAM1_CLK_SLEEP_DISABLE() (RCC_C1->AHB4LPENR &= ~ (RCC_AHB4LPENR_D3SRAM1LPEN)) + +/** @brief ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_LTDC_CLK_SLEEP_ENABLE() (RCC_C1->APB3LPENR) |= (RCC_APB3LPENR_LTDCLPEN) +#define __HAL_RCC_C1_DSI_CLK_SLEEP_ENABLE() (RCC_C1->APB3LPENR) |= (RCC_APB3LPENR_DSILPEN) +#define __HAL_RCC_C1_WWDG1_CLK_SLEEP_ENABLE() (RCC_C1->APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN) + +#define __HAL_RCC_C1_LTDC_CLK_SLEEP_DISABLE() (RCC_C1->APB3LPENR) &= ~ (RCC_APB3LPENR_LTDCLPEN) +#define __HAL_RCC_C1_DSI_CLK_SLEEP_DISABLE() (RCC_C1->APB3LPENR) &= ~ (RCC_APB3LPENR_DSILPEN) +#define __HAL_RCC_C1_WWDG1_CLK_SLEEP_DISABLE() (RCC_C1->APB3LPENR) &= ~ (RCC_APB3LPENR_WWDG1LPEN) + +/** @brief ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_TIM2_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN) +#define __HAL_RCC_C1_TIM3_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM3LPEN) +#define __HAL_RCC_C1_TIM4_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM4LPEN) +#define __HAL_RCC_C1_TIM5_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM5LPEN) +#define __HAL_RCC_C1_TIM6_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM6LPEN) +#define __HAL_RCC_C1_TIM7_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM7LPEN) +#define __HAL_RCC_C1_TIM12_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM12LPEN) +#define __HAL_RCC_C1_TIM13_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM13LPEN) +#define __HAL_RCC_C1_TIM14_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_TIM14LPEN) +#define __HAL_RCC_C1_LPTIM1_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_LPTIM1LPEN) +#define __HAL_RCC_C1_WWDG2_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_WWDG2LPEN) +#define __HAL_RCC_C1_SPI2_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_SPI2LPEN) +#define __HAL_RCC_C1_SPI3_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_SPI3LPEN) +#define __HAL_RCC_C1_SPDIFRX_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_SPDIFRXLPEN) +#define __HAL_RCC_C1_USART2_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_USART2LPEN) +#define __HAL_RCC_C1_USART3_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_USART3LPEN) +#define __HAL_RCC_C1_UART4_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_UART4LPEN) +#define __HAL_RCC_C1_UART5_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_UART5LPEN) +#define __HAL_RCC_C1_I2C1_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_I2C1LPEN) +#define __HAL_RCC_C1_I2C2_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_I2C2LPEN) +#define __HAL_RCC_C1_I2C3_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_I2C3LPEN) +#define __HAL_RCC_C1_CEC_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_CECLPEN) +#define __HAL_RCC_C1_DAC12_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_DAC12LPEN) +#define __HAL_RCC_C1_UART7_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_UART7LPEN) +#define __HAL_RCC_C1_UART8_CLK_SLEEP_ENABLE() (RCC_C1->APB1LLPENR) |= (RCC_APB1LLPENR_UART8LPEN) +#define __HAL_RCC_C1_CRS_CLK_SLEEP_ENABLE() (RCC_C1->APB1HLPENR) |= (RCC_APB1HLPENR_CRSLPEN) +#define __HAL_RCC_C1_SWPMI_CLK_SLEEP_ENABLE() (RCC_C1->APB1HLPENR) |= (RCC_APB1HLPENR_SWPMILPEN) +#define __HAL_RCC_C1_OPAMP_CLK_SLEEP_ENABLE() (RCC_C1->APB1HLPENR) |= (RCC_APB1HLPENR_OPAMPLPEN) +#define __HAL_RCC_C1_MDIOS_CLK_SLEEP_ENABLE() (RCC_C1->APB1HLPENR) |= (RCC_APB1HLPENR_MDIOSLPEN) +#define __HAL_RCC_C1_FDCAN_CLK_SLEEP_ENABLE() (RCC_C1->APB1HLPENR) |= (RCC_APB1HLPENR_FDCANLPEN) + + +#define __HAL_RCC_C1_TIM2_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM2LPEN) +#define __HAL_RCC_C1_TIM3_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM3LPEN) +#define __HAL_RCC_C1_TIM4_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM4LPEN) +#define __HAL_RCC_C1_TIM5_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM5LPEN) +#define __HAL_RCC_C1_TIM6_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM6LPEN) +#define __HAL_RCC_C1_TIM7_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM7LPEN) +#define __HAL_RCC_C1_TIM12_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM12LPEN) +#define __HAL_RCC_C1_TIM13_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM13LPEN) +#define __HAL_RCC_C1_TIM14_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM14LPEN) +#define __HAL_RCC_C1_LPTIM1_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_LPTIM1LPEN) +#define __HAL_RCC_C1_WWDG2_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_WWDG2LPEN) +#define __HAL_RCC_C1_SPI2_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI2LPEN) +#define __HAL_RCC_C1_SPI3_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI3LPEN) +#define __HAL_RCC_C1_SPDIFRX_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPDIFRXLPEN) +#define __HAL_RCC_C1_USART2_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART2LPEN) +#define __HAL_RCC_C1_USART3_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART3LPEN) +#define __HAL_RCC_C1_UART4_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART4LPEN) +#define __HAL_RCC_C1_UART5_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART5LPEN) +#define __HAL_RCC_C1_I2C1_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C1LPEN) +#define __HAL_RCC_C1_I2C2_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C2LPEN) +#define __HAL_RCC_C1_I2C3_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C3LPEN) +#define __HAL_RCC_C1_CEC_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_CECLPEN) +#define __HAL_RCC_C1_DAC12_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_DAC12LPEN) +#define __HAL_RCC_C1_UART7_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART7LPEN) +#define __HAL_RCC_C1_UART8_CLK_SLEEP_DISABLE() (RCC_C1->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART8LPEN) +#define __HAL_RCC_C1_CRS_CLK_SLEEP_DISABLE() (RCC_C1->APB1HLPENR) &= ~ (RCC_APB1HLPENR_CRSLPEN) +#define __HAL_RCC_C1_SWPMI_CLK_SLEEP_DISABLE() (RCC_C1->APB1HLPENR) &= ~ (RCC_APB1HLPENR_SWPMILPEN) +#define __HAL_RCC_C1_OPAMP_CLK_SLEEP_DISABLE() (RCC_C1->APB1HLPENR) &= ~ (RCC_APB1HLPENR_OPAMPLPEN) +#define __HAL_RCC_C1_MDIOS_CLK_SLEEP_DISABLE() (RCC_C1->APB1HLPENR) &= ~ (RCC_APB1HLPENR_MDIOSLPEN) +#define __HAL_RCC_C1_FDCAN_CLK_SLEEP_DISABLE() (RCC_C1->APB1HLPENR) &= ~ (RCC_APB1HLPENR_FDCANLPEN) + +/** @brief ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_TIM1_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN) +#define __HAL_RCC_C1_TIM8_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_TIM8LPEN) +#define __HAL_RCC_C1_USART1_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_USART1LPEN) +#define __HAL_RCC_C1_USART6_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_USART6LPEN) +#define __HAL_RCC_C1_SPI1_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_SPI1LPEN) +#define __HAL_RCC_C1_SPI4_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_SPI4LPEN) +#define __HAL_RCC_C1_TIM15_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_TIM15LPEN) +#define __HAL_RCC_C1_TIM16_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_TIM16LPEN) +#define __HAL_RCC_C1_TIM17_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_TIM17LPEN) +#define __HAL_RCC_C1_SPI5_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_SPI5LPEN) +#define __HAL_RCC_C1_SAI1_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_SAI1LPEN) +#define __HAL_RCC_C1_SAI2_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_SAI2LPEN) +#define __HAL_RCC_C1_SAI3_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_SAI3LPEN) +#define __HAL_RCC_C1_DFSDM1_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_DFSDM1LPEN) +#define __HAL_RCC_C1_HRTIM1_CLK_SLEEP_ENABLE() (RCC_C1->APB2LPENR) |= (RCC_APB2LPENR_HRTIMLPEN) + +#define __HAL_RCC_C1_TIM1_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM1LPEN) +#define __HAL_RCC_C1_TIM8_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM8LPEN) +#define __HAL_RCC_C1_USART1_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_USART1LPEN) +#define __HAL_RCC_C1_USART6_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_USART6LPEN) +#define __HAL_RCC_C1_SPI1_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI1LPEN) +#define __HAL_RCC_C1_SPI4_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI4LPEN) +#define __HAL_RCC_C1_TIM15_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM15LPEN) +#define __HAL_RCC_C1_TIM16_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM16LPEN) +#define __HAL_RCC_C1_TIM17_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM17LPEN) +#define __HAL_RCC_C1_SPI5_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI5LPEN) +#define __HAL_RCC_C1_SAI1_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI1LPEN) +#define __HAL_RCC_C1_SAI2_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI2LPEN) +#define __HAL_RCC_C1_SAI3_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI3LPEN) +#define __HAL_RCC_C1_DFSDM1_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_DFSDM1LPEN) +#define __HAL_RCC_C1_HRTIM1_CLK_SLEEP_DISABLE() (RCC_C1->APB2LPENR) &= ~ (RCC_APB2LPENR_HRTIMLPEN) + +/** @brief ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C1_SYSCFG_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN) +#define __HAL_RCC_C1_LPUART1_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_LPUART1LPEN) +#define __HAL_RCC_C1_SPI6_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_SPI6LPEN) +#define __HAL_RCC_C1_I2C4_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_I2C4LPEN) +#define __HAL_RCC_C1_LPTIM2_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_LPTIM2LPEN) +#define __HAL_RCC_C1_LPTIM3_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_LPTIM3LPEN) +#define __HAL_RCC_C1_LPTIM4_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_LPTIM4LPEN) +#define __HAL_RCC_C1_LPTIM5_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_LPTIM5LPEN) +#define __HAL_RCC_C1_COMP12_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_COMP12LPEN) +#define __HAL_RCC_C1_VREF_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_VREFLPEN) +#define __HAL_RCC_C1_SAI4_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_SAI4LPEN) +#define __HAL_RCC_C1_RTC_CLK_SLEEP_ENABLE() (RCC_C1->APB4LPENR) |= (RCC_APB4LPENR_RTCAPBLPEN) + + +#define __HAL_RCC_C1_SYSCFG_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_SYSCFGLPEN) +#define __HAL_RCC_C1_LPUART1_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_LPUART1LPEN) +#define __HAL_RCC_C1_SPI6_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_SPI6LPEN) +#define __HAL_RCC_C1_I2C4_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_I2C4LPEN) +#define __HAL_RCC_C1_LPTIM2_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM2LPEN) +#define __HAL_RCC_C1_LPTIM3_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM3LPEN) +#define __HAL_RCC_C1_LPTIM4_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM4LPEN) +#define __HAL_RCC_C1_LPTIM5_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM5LPEN) +#define __HAL_RCC_C1_COMP12_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_COMP12LPEN) +#define __HAL_RCC_C1_VREF_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_VREFLPEN) +#define __HAL_RCC_C1_SAI4_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_SAI4LPEN) +#define __HAL_RCC_C1_RTC_CLK_SLEEP_DISABLE() (RCC_C1->APB4LPENR) &= ~ (RCC_APB4LPENR_RTCAPBLPEN) + +/** @brief Enable or disable the RCC_C2 AHB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + */ + + +#define __HAL_RCC_C2_MDMA_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN)) +#define __HAL_RCC_C2_DMA2D_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_DMA2DLPEN)) +#define __HAL_RCC_C2_JPGDEC_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_JPGDECLPEN)) +#define __HAL_RCC_C2_FLASH_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_FLASHLPEN)) +#define __HAL_RCC_C2_FMC_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) +#define __HAL_RCC_C2_QSPI_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) +#define __HAL_RCC_C2_SDMMC1_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_SDMMC1LPEN)) +#define __HAL_RCC_C2_DTCM1_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_DTCM1LPEN)) +#define __HAL_RCC_C2_DTCM2_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_DTCM2LPEN)) +#define __HAL_RCC_C2_ITCM_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_ITCMLPEN)) +#define __HAL_RCC_C2_D1SRAM1_CLK_SLEEP_ENABLE() (RCC_C2->AHB3LPENR |= (RCC_AHB3LPENR_AXISRAMLPEN)) + + +#define __HAL_RCC_C2_MDMA_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_MDMALPEN)) +#define __HAL_RCC_C2_DMA2D_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_DMA2DLPEN)) +#define __HAL_RCC_C2_JPGDEC_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_JPGDECLPEN)) +#define __HAL_RCC_C2_FLASH_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_FLASHLPEN)) +#define __HAL_RCC_C2_FMC_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_FMCLPEN)) +#define __HAL_RCC_C2_QSPI_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_QSPILPEN)) +#define __HAL_RCC_C2_SDMMC1_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_SDMMC1LPEN)) +#define __HAL_RCC_C2_DTCM1_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM1LPEN)) +#define __HAL_RCC_C2_DTCM2_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_DTCM2LPEN)) +#define __HAL_RCC_C2_ITCM_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_ITCMLPEN)) +#define __HAL_RCC_C2_D1SRAM1_CLK_SLEEP_DISABLE() (RCC_C2->AHB3LPENR &= ~ (RCC_AHB3LPENR_AXISRAMLPEN)) + + + +/** @brief ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_DMA1_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) +#define __HAL_RCC_C2_DMA2_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) +#define __HAL_RCC_C2_ADC12_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_ADC12LPEN)) +#define __HAL_RCC_C2_ETH1MAC_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_ETH1MACLPEN)) +#define __HAL_RCC_C2_ETH1TX_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_ETH1TXLPEN)) +#define __HAL_RCC_C2_ETH1RX_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_ETH1RXLPEN)) +#define __HAL_RCC_C2_USB1_OTG_HS_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSLPEN)) +#define __HAL_RCC_C2_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) +#define __HAL_RCC_C2_USB2_OTG_FS_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSLPEN)) +#define __HAL_RCC_C2_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() (RCC_C2->AHB1LPENR |= (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) + +#define __HAL_RCC_C2_DMA1_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA1LPEN)) +#define __HAL_RCC_C2_DMA2_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_DMA2LPEN)) +#define __HAL_RCC_C2_ADC12_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_ADC12LPEN)) +#define __HAL_RCC_C2_ETH1MAC_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1MACLPEN)) +#define __HAL_RCC_C2_ETH1TX_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1TXLPEN)) +#define __HAL_RCC_C2_ETH1RX_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_ETH1RXLPEN)) +#define __HAL_RCC_C2_USB1_OTG_HS_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSLPEN)) +#define __HAL_RCC_C2_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB1OTGHSULPILPEN)) +#define __HAL_RCC_C2_USB2_OTG_FS_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSLPEN)) +#define __HAL_RCC_C2_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() (RCC_C2->AHB1LPENR &= ~ (RCC_AHB1LPENR_USB2OTGHSULPILPEN)) + +/** @brief ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_DCMI_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN)) +#if defined(CRYP) +#define __HAL_RCC_C2_CRYP_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_C2_HASH_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN)) +#endif /* HASH */ +#define __HAL_RCC_C2_RNG_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN)) +#define __HAL_RCC_C2_SDMMC2_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_SDMMC2LPEN)) +#define __HAL_RCC_C2_D2SRAM1_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM1LPEN)) +#define __HAL_RCC_C2_D2SRAM2_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM2LPEN)) +#define __HAL_RCC_C2_D2SRAM3_CLK_SLEEP_ENABLE() (RCC_C2->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM3LPEN)) + +#define __HAL_RCC_C2_DCMI_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_DCMILPEN)) +#if defined(CRYP) +#define __HAL_RCC_C2_CRYP_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_CRYPLPEN)) +#endif /* CRYP */ +#if defined(HASH) +#define __HAL_RCC_C2_HASH_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_HASHLPEN)) +#endif /* HASH */ +#define __HAL_RCC_C2_RNG_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_RNGLPEN)) +#define __HAL_RCC_C2_SDMMC2_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_SDMMC2LPEN)) +#define __HAL_RCC_C2_D2SRAM1_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM1LPEN)) +#define __HAL_RCC_C2_D2SRAM2_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM2LPEN)) +#define __HAL_RCC_C2_D2SRAM3_CLK_SLEEP_DISABLE() (RCC_C2->AHB2LPENR &= ~ (RCC_AHB2LPENR_D2SRAM3LPEN)) + +/** @brief ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_GPIOA_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN) +#define __HAL_RCC_C2_GPIOB_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOBLPEN) +#define __HAL_RCC_C2_GPIOC_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOCLPEN) +#define __HAL_RCC_C2_GPIOD_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIODLPEN) +#define __HAL_RCC_C2_GPIOE_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOELPEN) +#define __HAL_RCC_C2_GPIOF_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOFLPEN) +#define __HAL_RCC_C2_GPIOG_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOGLPEN) +#define __HAL_RCC_C2_GPIOH_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOHLPEN) +#define __HAL_RCC_C2_GPIOI_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOILPEN) +#define __HAL_RCC_C2_GPIOJ_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOJLPEN) +#define __HAL_RCC_C2_GPIOK_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_GPIOKLPEN) +#define __HAL_RCC_C2_CRC_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_C2_BDMA_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_BDMALPEN) +#define __HAL_RCC_C2_ADC3_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_ADC3LPEN) +#define __HAL_RCC_C2_BKPRAM_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR) |= (RCC_AHB4LPENR_BKPRAMLPEN) +#define __HAL_RCC_C2_D3SRAM1_CLK_SLEEP_ENABLE() (RCC_C2->AHB4LPENR |= (RCC_AHB4LPENR_D3SRAM1LPEN)) + +#define __HAL_RCC_C2_GPIOA_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOALPEN) +#define __HAL_RCC_C2_GPIOB_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOBLPEN) +#define __HAL_RCC_C2_GPIOC_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOCLPEN) +#define __HAL_RCC_C2_GPIOD_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIODLPEN) +#define __HAL_RCC_C2_GPIOE_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOELPEN) +#define __HAL_RCC_C2_GPIOF_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOFLPEN) +#define __HAL_RCC_C2_GPIOG_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOGLPEN) +#define __HAL_RCC_C2_GPIOH_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOHLPEN) +#define __HAL_RCC_C2_GPIOI_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOILPEN) +#define __HAL_RCC_C2_GPIOJ_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOJLPEN) +#define __HAL_RCC_C2_GPIOK_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_GPIOKLPEN) +#define __HAL_RCC_C2_CRC_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_CRCLPEN) +#define __HAL_RCC_C2_BDMA_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BDMALPEN) +#define __HAL_RCC_C2_ADC3_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_ADC3LPEN) +#define __HAL_RCC_C2_BKPRAM_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR) &= ~ (RCC_AHB4LPENR_BKPRAMLPEN) +#define __HAL_RCC_C2_D3SRAM1_CLK_SLEEP_DISABLE() (RCC_C2->AHB4LPENR &= ~ (RCC_AHB4LPENR_D3SRAM1LPEN)) + +/** @brief ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_LTDC_CLK_SLEEP_ENABLE() (RCC_C2->APB3LPENR) |= (RCC_APB3LPENR_LTDCLPEN) +#define __HAL_RCC_C2_DSI_CLK_SLEEP_ENABLE() (RCC_C2->APB3LPENR) |= (RCC_APB3LPENR_DSILPEN) +#define __HAL_RCC_C2_WWDG1_CLK_SLEEP_ENABLE() (RCC_C2->APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN) + +#define __HAL_RCC_C2_LTDC_CLK_SLEEP_DISABLE() (RCC_C2->APB3LPENR) &= ~ (RCC_APB3LPENR_LTDCLPEN) +#define __HAL_RCC_C2_DSI_CLK_SLEEP_DISABLE() (RCC_C2->APB3LPENR) &= ~ (RCC_APB3LPENR_DSILPEN) +#define __HAL_RCC_C2_WWDG1_CLK_SLEEP_DISABLE() (RCC_C2->APB3LPENR) &= ~ (RCC_APB3LPENR_WWDG1LPEN) + +/** @brief ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_TIM2_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN) +#define __HAL_RCC_C2_TIM3_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM3LPEN) +#define __HAL_RCC_C2_TIM4_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM4LPEN) +#define __HAL_RCC_C2_TIM5_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM5LPEN) +#define __HAL_RCC_C2_TIM6_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM6LPEN) +#define __HAL_RCC_C2_TIM7_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM7LPEN) +#define __HAL_RCC_C2_TIM12_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM12LPEN) +#define __HAL_RCC_C2_TIM13_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM13LPEN) +#define __HAL_RCC_C2_TIM14_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_TIM14LPEN) +#define __HAL_RCC_C2_LPTIM1_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_LPTIM1LPEN) +#define __HAL_RCC_C2_WWDG2_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_WWDG2LPEN) +#define __HAL_RCC_C2_SPI2_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_SPI2LPEN) +#define __HAL_RCC_C2_SPI3_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_SPI3LPEN) +#define __HAL_RCC_C2_SPDIFRX_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_SPDIFRXLPEN) +#define __HAL_RCC_C2_USART2_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_USART2LPEN) +#define __HAL_RCC_C2_USART3_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_USART3LPEN) +#define __HAL_RCC_C2_UART4_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_UART4LPEN) +#define __HAL_RCC_C2_UART5_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_UART5LPEN) +#define __HAL_RCC_C2_I2C1_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_I2C1LPEN) +#define __HAL_RCC_C2_I2C2_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_I2C2LPEN) +#define __HAL_RCC_C2_I2C3_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_I2C3LPEN) +#define __HAL_RCC_C2_CEC_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_CECLPEN) +#define __HAL_RCC_C2_DAC12_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_DAC12LPEN) +#define __HAL_RCC_C2_UART7_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_UART7LPEN) +#define __HAL_RCC_C2_UART8_CLK_SLEEP_ENABLE() (RCC_C2->APB1LLPENR) |= (RCC_APB1LLPENR_UART8LPEN) +#define __HAL_RCC_C2_CRS_CLK_SLEEP_ENABLE() (RCC_C2->APB1HLPENR) |= (RCC_APB1HLPENR_CRSLPEN) +#define __HAL_RCC_C2_SWPMI_CLK_SLEEP_ENABLE() (RCC_C2->APB1HLPENR) |= (RCC_APB1HLPENR_SWPMILPEN) +#define __HAL_RCC_C2_OPAMP_CLK_SLEEP_ENABLE() (RCC_C2->APB1HLPENR) |= (RCC_APB1HLPENR_OPAMPLPEN) +#define __HAL_RCC_C2_MDIOS_CLK_SLEEP_ENABLE() (RCC_C2->APB1HLPENR) |= (RCC_APB1HLPENR_MDIOSLPEN) +#define __HAL_RCC_C2_FDCAN_CLK_SLEEP_ENABLE() (RCC_C2->APB1HLPENR) |= (RCC_APB1HLPENR_FDCANLPEN) + + +#define __HAL_RCC_C2_TIM2_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM2LPEN) +#define __HAL_RCC_C2_TIM3_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM3LPEN) +#define __HAL_RCC_C2_TIM4_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM4LPEN) +#define __HAL_RCC_C2_TIM5_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM5LPEN) +#define __HAL_RCC_C2_TIM6_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM6LPEN) +#define __HAL_RCC_C2_TIM7_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM7LPEN) +#define __HAL_RCC_C2_TIM12_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM12LPEN) +#define __HAL_RCC_C2_TIM13_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM13LPEN) +#define __HAL_RCC_C2_TIM14_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_TIM14LPEN) +#define __HAL_RCC_C2_LPTIM1_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_LPTIM1LPEN) +#define __HAL_RCC_C2_WWDG2_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_WWDG2LPEN) +#define __HAL_RCC_C2_SPI2_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI2LPEN) +#define __HAL_RCC_C2_SPI3_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPI3LPEN) +#define __HAL_RCC_C2_SPDIFRX_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_SPDIFRXLPEN) +#define __HAL_RCC_C2_USART2_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART2LPEN) +#define __HAL_RCC_C2_USART3_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_USART3LPEN) +#define __HAL_RCC_C2_UART4_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART4LPEN) +#define __HAL_RCC_C2_UART5_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART5LPEN) +#define __HAL_RCC_C2_I2C1_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C1LPEN) +#define __HAL_RCC_C2_I2C2_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C2LPEN) +#define __HAL_RCC_C2_I2C3_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_I2C3LPEN) +#define __HAL_RCC_C2_CEC_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_CECLPEN) +#define __HAL_RCC_C2_DAC12_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_DAC12LPEN) +#define __HAL_RCC_C2_UART7_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART7LPEN) +#define __HAL_RCC_C2_UART8_CLK_SLEEP_DISABLE() (RCC_C2->APB1LLPENR) &= ~ (RCC_APB1LLPENR_UART8LPEN) +#define __HAL_RCC_C2_CRS_CLK_SLEEP_DISABLE() (RCC_C2->APB1HLPENR) &= ~ (RCC_APB1HLPENR_CRSLPEN) +#define __HAL_RCC_C2_SWPMI_CLK_SLEEP_DISABLE() (RCC_C2->APB1HLPENR) &= ~ (RCC_APB1HLPENR_SWPMILPEN) +#define __HAL_RCC_C2_OPAMP_CLK_SLEEP_DISABLE() (RCC_C2->APB1HLPENR) &= ~ (RCC_APB1HLPENR_OPAMPLPEN) +#define __HAL_RCC_C2_MDIOS_CLK_SLEEP_DISABLE() (RCC_C2->APB1HLPENR) &= ~ (RCC_APB1HLPENR_MDIOSLPEN) +#define __HAL_RCC_C2_FDCAN_CLK_SLEEP_DISABLE() (RCC_C2->APB1HLPENR) &= ~ (RCC_APB1HLPENR_FDCANLPEN) + +/** @brief ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_TIM1_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN) +#define __HAL_RCC_C2_TIM8_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_TIM8LPEN) +#define __HAL_RCC_C2_USART1_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_USART1LPEN) +#define __HAL_RCC_C2_USART6_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_USART6LPEN) +#define __HAL_RCC_C2_SPI1_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_SPI1LPEN) +#define __HAL_RCC_C2_SPI4_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_SPI4LPEN) +#define __HAL_RCC_C2_TIM15_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_TIM15LPEN) +#define __HAL_RCC_C2_TIM16_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_TIM16LPEN) +#define __HAL_RCC_C2_TIM17_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_TIM17LPEN) +#define __HAL_RCC_C2_SPI5_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_SPI5LPEN) +#define __HAL_RCC_C2_SAI1_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_SAI1LPEN) +#define __HAL_RCC_C2_SAI2_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_SAI2LPEN) +#define __HAL_RCC_C2_SAI3_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_SAI3LPEN) +#define __HAL_RCC_C2_DFSDM1_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_DFSDM1LPEN) +#define __HAL_RCC_C2_HRTIM1_CLK_SLEEP_ENABLE() (RCC_C2->APB2LPENR) |= (RCC_APB2LPENR_HRTIMLPEN) + +#define __HAL_RCC_C2_TIM1_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM1LPEN) +#define __HAL_RCC_C2_TIM8_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM8LPEN) +#define __HAL_RCC_C2_USART1_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_USART1LPEN) +#define __HAL_RCC_C2_USART6_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_USART6LPEN) +#define __HAL_RCC_C2_SPI1_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI1LPEN) +#define __HAL_RCC_C2_SPI4_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI4LPEN) +#define __HAL_RCC_C2_TIM15_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM15LPEN) +#define __HAL_RCC_C2_TIM16_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM16LPEN) +#define __HAL_RCC_C2_TIM17_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_TIM17LPEN) +#define __HAL_RCC_C2_SPI5_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_SPI5LPEN) +#define __HAL_RCC_C2_SAI1_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI1LPEN) +#define __HAL_RCC_C2_SAI2_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI2LPEN) +#define __HAL_RCC_C2_SAI3_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_SAI3LPEN) +#define __HAL_RCC_C2_DFSDM1_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_DFSDM1LPEN) +#define __HAL_RCC_C2_HRTIM1_CLK_SLEEP_DISABLE() (RCC_C2->APB2LPENR) &= ~ (RCC_APB2LPENR_HRTIMLPEN) + +/** @brief ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. + * @note By default, all peripheral clocks are ENABLEd during SLEEP mode. + */ + +#define __HAL_RCC_C2_SYSCFG_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN) +#define __HAL_RCC_C2_LPUART1_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_LPUART1LPEN) +#define __HAL_RCC_C2_SPI6_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_SPI6LPEN) +#define __HAL_RCC_C2_I2C4_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_I2C4LPEN) +#define __HAL_RCC_C2_LPTIM2_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_LPTIM2LPEN) +#define __HAL_RCC_C2_LPTIM3_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_LPTIM3LPEN) +#define __HAL_RCC_C2_LPTIM4_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_LPTIM4LPEN) +#define __HAL_RCC_C2_LPTIM5_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_LPTIM5LPEN) +#define __HAL_RCC_C2_COMP12_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_COMP12LPEN) +#define __HAL_RCC_C2_VREF_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_VREFLPEN) +#define __HAL_RCC_C2_SAI4_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_SAI4LPEN) +#define __HAL_RCC_C2_RTC_CLK_SLEEP_ENABLE() (RCC_C2->APB4LPENR) |= (RCC_APB4LPENR_RTCAPBLPEN) + +#define __HAL_RCC_C2_SYSCFG_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_SYSCFGLPEN) +#define __HAL_RCC_C2_LPUART1_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_LPUART1LPEN) +#define __HAL_RCC_C2_SPI6_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_SPI6LPEN) +#define __HAL_RCC_C2_I2C4_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_I2C4LPEN) +#define __HAL_RCC_C2_LPTIM2_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM2LPEN) +#define __HAL_RCC_C2_LPTIM3_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM3LPEN) +#define __HAL_RCC_C2_LPTIM4_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM4LPEN) +#define __HAL_RCC_C2_LPTIM5_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_LPTIM5LPEN) +#define __HAL_RCC_C2_COMP12_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_COMP12LPEN) +#define __HAL_RCC_C2_VREF_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_VREFLPEN) +#define __HAL_RCC_C2_SAI4_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_SAI4LPEN) +#define __HAL_RCC_C2_RTC_CLK_SLEEP_DISABLE() (RCC_C2->APB4LPENR) &= ~ (RCC_APB4LPENR_RTCAPBLPEN) + +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +/** @brief Enable or disable peripheral bus clock when D3 domain is in DRUN + * @note After reset (default config), peripheral clock is disabled when both CPUs are in CSTOP + */ +#else +/** @brief Enable or disable peripheral bus clock when D3 domain is in DRUN + * @note After reset (default config), peripheral clock is disabled when CPU is in CSTOP + */ +#endif /*DUAL_CORE*/ + +#if defined(RCC_D3AMR_BDMAAMEN) +#define __HAL_RCC_BDMA_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_BDMAAMEN) +#endif +#if defined(RCC_D3AMR_LPUART1AMEN) +#define __HAL_RCC_LPUART1_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPUART1AMEN) +#endif +#if defined(RCC_D3AMR_SPI6AMEN) +#define __HAL_RCC_SPI6_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SPI6AMEN) +#endif +#if defined(RCC_D3AMR_I2C4AMEN) +#define __HAL_RCC_I2C4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_I2C4AMEN) +#endif +#if defined(RCC_D3AMR_LPTIM2AMEN) +#define __HAL_RCC_LPTIM2_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM2AMEN) +#endif +#if defined(RCC_D3AMR_LPTIM3AMEN) +#define __HAL_RCC_LPTIM3_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM3AMEN) +#endif +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM4AMEN) +#endif +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_LPTIM5AMEN) +#endif +#if defined(RCC_D3AMR_COMP12AMEN) +#define __HAL_RCC_COMP12_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_COMP12AMEN) +#endif +#if defined(RCC_D3AMR_VREFAMEN) +#define __HAL_RCC_VREF_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_VREFAMEN) +#endif +#if defined(RCC_D3AMR_RTCAMEN) +#define __HAL_RCC_RTC_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_RTCAMEN) +#endif +#if defined(RCC_D3AMR_CRCAMEN) +#define __HAL_RCC_CRC_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_CRCAMEN) +#endif +#if defined(SAI4) +#define __HAL_RCC_SAI4_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SAI4AMEN) +#endif +#if defined(ADC3) +#define __HAL_RCC_ADC3_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_ADC3AMEN) +#endif +#if defined(RCC_D3AMR_DTSAMEN) +#define __HAL_RCC_DTS_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_DTSAMEN) +#endif +#if defined(RCC_D3AMR_BKPRAMAMEN) +#define __HAL_RCC_BKPRAM_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_BKPRAMAMEN) +#endif +#if defined(RCC_D3AMR_SRAM4AMEN) +#define __HAL_RCC_D3SRAM1_CLKAM_ENABLE() (RCC->D3AMR) |= (RCC_D3AMR_SRAM4AMEN) +#endif + +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_BDMA2AMEN) +#endif +#if defined(RCC_SRDAMR_GPIOAMEN) +#define __HAL_RCC_GPIO_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_GPIOAMEN) +#endif +#if defined(RCC_SRDAMR_LPUART1AMEN) +#define __HAL_RCC_LPUART1_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_LPUART1AMEN) +#endif +#if defined(RCC_SRDAMR_SPI6AMEN) +#define __HAL_RCC_SPI6_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_SPI6AMEN) +#endif +#if defined(RCC_SRDAMR_I2C4AMEN) +#define __HAL_RCC_I2C4_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_I2C4AMEN) +#endif +#if defined(RCC_SRDAMR_LPTIM2AMEN) +#define __HAL_RCC_LPTIM2_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_LPTIM2AMEN) +#endif +#if defined(RCC_SRDAMR_LPTIM3AMEN) +#define __HAL_RCC_LPTIM3_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_LPTIM3AMEN) +#endif +#if defined(DAC2) +#define __HAL_RCC_DAC2_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_DAC2AMEN) +#endif +#if defined(RCC_SRDAMR_COMP12AMEN) +#define __HAL_RCC_COMP12_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_COMP12AMEN) +#endif +#if defined(RCC_SRDAMR_VREFAMEN) +#define __HAL_RCC_VREF_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_VREFAMEN) +#endif +#if defined(RCC_SRDAMR_RTCAMEN) +#define __HAL_RCC_RTC_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_RTCAMEN) +#endif +#if defined(RCC_SRDAMR_DTSAMEN) +#define __HAL_RCC_DTS_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_DTSAMEN) +#endif +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_DFSDM2AMEN) +#endif +#if defined(RCC_SRDAMR_BKPRAMAMEN) +#define __HAL_RCC_BKPRAM_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_BKPRAMAMEN) +#endif +#if defined(RCC_SRDAMR_SRDSRAMAMEN) +#define __HAL_RCC_SRDSRAM_CLKAM_ENABLE() (RCC->SRDAMR) |= (RCC_SRDAMR_SRDSRAMAMEN) +#endif + +#if defined(RCC_D3AMR_BDMAAMEN) +#define __HAL_RCC_BDMA_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_BDMAAMEN) +#endif +#if defined(RCC_D3AMR_LPUART1AMEN) +#define __HAL_RCC_LPUART1_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPUART1AMEN) +#endif +#if defined(RCC_D3AMR_SPI6AMEN) +#define __HAL_RCC_SPI6_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_SPI6AMEN) +#endif +#if defined(RCC_D3AMR_I2C4AMEN) +#define __HAL_RCC_I2C4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_I2C4AMEN) +#endif +#if defined(RCC_D3AMR_LPTIM2AMEN) +#define __HAL_RCC_LPTIM2_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM2AMEN) +#endif +#if defined(RCC_D3AMR_LPTIM3AMEN) +#define __HAL_RCC_LPTIM3_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM3AMEN) +#endif +#if defined(LPTIM4) +#define __HAL_RCC_LPTIM4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM4AMEN) +#endif +#if defined(LPTIM5) +#define __HAL_RCC_LPTIM5_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_LPTIM5AMEN) +#endif +#if defined(RCC_D3AMR_COMP12AMEN) +#define __HAL_RCC_COMP12_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_COMP12AMEN) +#endif +#if defined(RCC_D3AMR_VREFAMEN) +#define __HAL_RCC_VREF_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_VREFAMEN) +#endif +#if defined(RCC_D3AMR_RTCAMEN) +#define __HAL_RCC_RTC_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_RTCAMEN) +#endif +#if defined(RCC_D3AMR_CRCAMEN) +#define __HAL_RCC_CRC_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_CRCAMEN) +#endif +#if defined(SAI4) +#define __HAL_RCC_SAI4_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_SAI4AMEN) +#endif +#if defined(ADC3) +#define __HAL_RCC_ADC3_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_ADC3AMEN) +#endif +#if defined(RCC_D3AMR_DTSAMEN) +#define __HAL_RCC_DTS_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_DTSAMEN) +#endif +#if defined(RCC_D3AMR_BKPRAMAMEN) +#define __HAL_RCC_BKPRAM_CLKAM_DISABLE() (RCC->D3AMR) &= ~ (RCC_D3AMR_BKPRAMAMEN) +#endif +#if defined(RCC_D3AMR_SRAM4AMEN) +#define __HAL_RCC_D3SRAM1_CLKAM_DISABLE() (RCC->D3AMR)&= ~ (RCC_D3AMR_SRAM4AMEN) +#endif + +#if defined(BDMA2) +#define __HAL_RCC_BDMA2_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_BDMA2AMEN) +#endif +#if defined(RCC_SRDAMR_GPIOAMEN) +#define __HAL_RCC_GPIO_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_GPIOAMEN) +#endif +#if defined(RCC_SRDAMR_LPUART1AMEN) +#define __HAL_RCC_LPUART1_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_LPUART1AMEN) +#endif +#if defined(RCC_SRDAMR_SPI6AMEN) +#define __HAL_RCC_SPI6_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_SPI6AMEN) +#endif +#if defined(RCC_SRDAMR_I2C4AMEN) +#define __HAL_RCC_I2C4_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_I2C4AMEN) +#endif +#if defined(RCC_SRDAMR_LPTIM2AMEN) +#define __HAL_RCC_LPTIM2_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_LPTIM2AMEN) +#endif +#if defined(RCC_SRDAMR_LPTIM3AMEN) +#define __HAL_RCC_LPTIM3_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_LPTIM3AMEN) +#endif +#if defined(RCC_SRDAMR_DAC2AMEN) +#define __HAL_RCC_DAC2_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_DAC2AMEN) +#endif +#if defined(RCC_SRDAMR_COMP12AMEN) +#define __HAL_RCC_COMP12_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_COMP12AMEN) +#endif +#if defined(RCC_SRDAMR_VREFAMEN) +#define __HAL_RCC_VREF_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_VREFAMEN) +#endif +#if defined(RCC_SRDAMR_RTCAMEN) +#define __HAL_RCC_RTC_CLKAM_DISABLE() (RCC->SRDAMR) &= ~(RCC_SRDAMR_RTCAMEN) +#endif +#if defined(RCC_SRDAMR_DTSAMEN) +#define __HAL_RCC_DTS_CLKAM_DISABLE() (RCC->SRDAMR) &= ~(RCC_SRDAMR_DTSAMEN) +#endif +#if defined(DFSDM2_BASE) +#define __HAL_RCC_DFSDM2_CLKAM_DISABLE() (RCC->SRDAMR) &= ~(RCC_SRDAMR_DFSDM2AMEN) +#endif +#if defined(RCC_SRDAMR_BKPRAMAMEN) +#define __HAL_RCC_BKPRAM_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_BKPRAMAMEN) +#endif +#if defined(RCC_SRDAMR_SRDSRAMAMEN) +#define __HAL_RCC_SRDSRAM_CLKAM_DISABLE() (RCC->SRDAMR) &= ~ (RCC_SRDAMR_SRDSRAMAMEN) +#endif + + +#if defined(RCC_CKGAENR_AXICKG) +/** @brief Macro to enable or disable the RCC_CKGAENR bits (AXI clocks gating enable register). + */ + +#define __HAL_RCC_AXI_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AXICKG) +#define __HAL_RCC_AHB_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AHBCKG) +#define __HAL_RCC_CPU_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_CPUCKG) +#define __HAL_RCC_SDMMC_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_SDMMCCKG) +#define __HAL_RCC_MDMA_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_MDMACKG) +#define __HAL_RCC_DMA2D_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_DMA2DCKG) +#define __HAL_RCC_LTDC_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_LTDCCKG) +#define __HAL_RCC_GFXMMUM_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_GFXMMUMCKG) +#define __HAL_RCC_AHB12_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AHB12CKG) +#define __HAL_RCC_AHB34_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AHB34CKG) +#define __HAL_RCC_FLIFT_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_FLIFTCKG) +#define __HAL_RCC_OCTOSPI2_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_OCTOSPI2CKG) +#define __HAL_RCC_FMC_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_FMCCKG) +#define __HAL_RCC_OCTOSPI1_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_OCTOSPI1CKG) +#define __HAL_RCC_AXIRAM1_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AXIRAM1CKG) +#define __HAL_RCC_AXIRAM2_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AXIRAM2CKG) +#define __HAL_RCC_AXIRAM3_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_AXIRAM3CKG) +#define __HAL_RCC_GFXMMUS_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_GFXMMUSCKG) +#define __HAL_RCC_ECCRAM_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_ECCRAMCKG) +#define __HAL_RCC_EXTI_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_EXTICKG) +#define __HAL_RCC_JTAG_CLKGA_ENABLE() (RCC->CKGAENR) |= (RCC_CKGAENR_JTAGCKG) + + +#define __HAL_RCC_AXI_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AXICKG) +#define __HAL_RCC_AHB_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AHBCKG) +#define __HAL_RCC_CPU_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_CPUCKG) +#define __HAL_RCC_SDMMC_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_SDMMCCKG) +#define __HAL_RCC_MDMA_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_MDMACKG) +#define __HAL_RCC_DMA2D_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_DMA2DCKG) +#define __HAL_RCC_LTDC_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_LTDCCKG) +#define __HAL_RCC_GFXMMUM_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_GFXMMUMCKG) +#define __HAL_RCC_AHB12_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AHB12CKG) +#define __HAL_RCC_AHB34_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AHB34CKG) +#define __HAL_RCC_FLIFT_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_FLIFTCKG) +#define __HAL_RCC_OCTOSPI2_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_OCTOSPI2CKG) +#define __HAL_RCC_FMC_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_FMCCKG) +#define __HAL_RCC_OCTOSPI1_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_OCTOSPI1CKG) +#define __HAL_RCC_AXIRAM1_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AXIRAM1CKG) +#define __HAL_RCC_AXIRAM2_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AXIRAM2CKG) +#define __HAL_RCC_AXIRAM3_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_AXIRAM3CKG) +#define __HAL_RCC_GFXMMUS_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_GFXMMUSCKG) +#define __HAL_RCC_ECCRAM_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_ECCRAMCKG) +#define __HAL_RCC_EXTI_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_EXTICKG) +#define __HAL_RCC_JTAG_CLKGA_DISABLE() (RCC->CKGAENR) &= ~ (RCC_CKGAENR_JTAGCKG) + +#endif /* RCC_CKGAENR_AXICKG */ + + + + +/** @brief Macro to enable or disable the Internal High Speed oscillator (HSI). + * @note After enabling the HSI, the application software should wait on + * HSIRDY flag to be set indicating that HSI clock is stable and can + * be used to clock the PLL and/or system clock. + * @note HSI can not be stopped if it is used directly or through the PLL + * as system clock. In this case, you have to select another source + * of the system clock then stop the HSI. + * @note The HSI is stopped by hardware when entering STOP and STANDBY modes. + * @param __STATE__ specifies the new state of the HSI. + * This parameter can be one of the following values: + * @arg RCC_HSI_OFF turn OFF the HSI oscillator + * @arg RCC_HSI_ON turn ON the HSI oscillator + * @arg RCC_HSI_DIV1 turn ON the HSI oscillator and divide it by 1 (default after reset) + * @arg RCC_HSI_DIV2 turn ON the HSI oscillator and divide it by 2 + * @arg RCC_HSI_DIV4 turn ON the HSI oscillator and divide it by 4 + * @arg RCC_HSI_DIV8 turn ON the HSI oscillator and divide it by 8 + * @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator + * clock cycles. + */ +#define __HAL_RCC_HSI_CONFIG(__STATE__) \ + MODIFY_REG(RCC->CR, RCC_CR_HSION | RCC_CR_HSIDIV , (uint32_t)(__STATE__)) + + +/** @brief Macro to get the HSI divider. + * @retval The HSI divider. The returned value can be one + * of the following: + * - RCC_CR_HSIDIV_1 HSI oscillator divided by 1 (default after reset) + * - RCC_CR_HSIDIV_2 HSI oscillator divided by 2 + * - RCC_CR_HSIDIV_4 HSI oscillator divided by 4 + * - RCC_CR_HSIDIV_8 HSI oscillator divided by 8 + */ +#define __HAL_RCC_GET_HSI_DIVIDER() ((uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSIDIV))) + +/** @brief Macros to enable or disable the Internal High Speed oscillator (HSI). + * @note The HSI is stopped by hardware when entering STOP and STANDBY modes. + * It is used (enabled by hardware) as system clock source after start-up + * from Reset, wakeup from STOP and STANDBY mode, or in case of failure + * of the HSE used directly or indirectly as system clock (if the Clock + * Security System CSS is enabled). + * @note HSI can not be stopped if it is used as system clock source. In this case, + * you have to select another source of the system clock then stop the HSI. + * @note After enabling the HSI, the application software should wait on HSIRDY + * flag to be set indicating that HSI clock is stable and can be used as + * system clock source. + * This parameter can be: ENABLE or DISABLE. + * @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator + * clock cycles. + */ +#define __HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION) +#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION) + + +/** @brief Macro to adjust the Internal High Speed oscillator (HSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * @param __HSICalibrationValue__: specifies the calibration trimming value. + * This parameter must be a number between 0 and 0x7F (3F for Rev Y device). + */ +#if defined(RCC_VER_X) +#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) \ + do { \ + if(HAL_GetREVID() <= REV_ID_Y) \ + { \ + if((__HSICalibrationValue__) == RCC_HSICALIBRATION_DEFAULT) \ + { \ + MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk, ((uint32_t)0x20) << HAL_RCC_REV_Y_HSITRIM_Pos); \ + } \ + else \ + { \ + MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk, (uint32_t)(__HSICalibrationValue__) << HAL_RCC_REV_Y_HSITRIM_Pos); \ + } \ + } \ + else \ + { \ + MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_HSICFGR_HSITRIM_Pos); \ + } \ + } while(0) + +#else +#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) \ + MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_HSICFGR_HSITRIM_Pos); +#endif /*RCC_VER_X*/ +/** + * @brief Macros to enable or disable the force of the Internal High Speed oscillator (HSI) + * in STOP mode to be quickly available as kernel clock for some peripherals. + * @note Keeping the HSI ON in STOP mode allows to avoid slowing down the communication + * speed because of the HSI start-up time. + * @note The enable of this function has not effect on the HSION bit. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON) +#define __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON) + + +/** + * @brief Macro to enable or disable the Internal High Speed oscillator for USB (HSI48). + * @note After enabling the HSI48, the application software should wait on + * HSI48RDY flag to be set indicating that HSI48 clock is stable and can + * be used to clock the USB. + * @note The HSI48 is stopped by hardware when entering STOP and STANDBY modes. + */ +#define __HAL_RCC_HSI48_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSI48ON); + +#define __HAL_RCC_HSI48_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON); + +/** + * @brief Macros to enable or disable the Internal oscillator (CSI). + * @note The CSI is stopped by hardware when entering STOP and STANDBY modes. + * It is used (enabled by hardware) as system clock source after + * start-up from Reset, wakeup from STOP and STANDBY mode, or in case + * of failure of the HSE used directly or indirectly as system clock + * (if the Clock Security System CSS is enabled). + * @note CSI can not be stopped if it is used as system clock source. + * In this case, you have to select another source of the system + * clock then stop the CSI. + * @note After enabling the CSI, the application software should wait on + * CSIRDY flag to be set indicating that CSI clock is stable and can + * be used as system clock source. + * @note When the CSI is stopped, CSIRDY flag goes low after 6 CSI oscillator + * clock cycles. + */ +#define __HAL_RCC_CSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_CSION) +#define __HAL_RCC_CSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_CSION) + +/** @brief Macro Adjusts the Internal oscillator (CSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal CSI RC. + * @param __CSICalibrationValue__: specifies the calibration trimming value. + * This parameter must be a number between 0 and 0x1F. + */ +#if defined(RCC_VER_X) +#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(__CSICalibrationValue__) \ + do { \ + if(HAL_GetREVID() <= REV_ID_Y) \ + { \ + if((__CSICalibrationValue__) == RCC_CSICALIBRATION_DEFAULT) \ + { \ + MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk, ((uint32_t)0x10) << HAL_RCC_REV_Y_CSITRIM_Pos); \ + } \ + else \ + { \ + MODIFY_REG(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk, (uint32_t)(__CSICalibrationValue__) << HAL_RCC_REV_Y_CSITRIM_Pos); \ + } \ + } \ + else \ + { \ + MODIFY_REG(RCC->CSICFGR, RCC_CSICFGR_CSITRIM, (uint32_t)(__CSICalibrationValue__) << RCC_CSICFGR_CSITRIM_Pos); \ + } \ + } while(0) + +#else +#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(__CSICalibrationValue__) \ + do { \ + MODIFY_REG(RCC->CSICFGR, RCC_CSICFGR_CSITRIM, (uint32_t)(__CSICalibrationValue__) << RCC_CSICFGR_CSITRIM_Pos); \ + } while(0) + +#endif /*RCC_VER_X*/ +/** + * @brief Macros to enable or disable the force of the Low-power Internal oscillator (CSI) + * in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. + * @note Keeping the CSI ON in STOP mode allows to avoid slowing down the communication + * speed because of the CSI start-up time. + * @note The enable of this function has not effect on the CSION bit. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_CSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_CSIKERON) +#define __HAL_RCC_CSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_CSIKERON) + + +/** @brief Macros to enable or disable the Internal Low Speed oscillator (LSI). + * @note After enabling the LSI, the application software should wait on + * LSIRDY flag to be set indicating that LSI clock is stable and can + * be used to clock the IWDG and/or the RTC. + * @note LSI can not be disabled if the IWDG is running. + * @note When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator + * clock cycles. + */ +#define __HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION) +#define __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION) + +/** + * @brief Macro to configure the External High Speed oscillator (__HSE__). + * @note After enabling the HSE (RCC_HSE_ON, RCC_HSE_BYPASS or RCC_HSE_BYPASS_DIGITAL), + * the application software should wait on HSERDY flag to be set indicating + * that HSE clock is stable and can be used to clock the PLL and/or system clock. + * @note HSE state can not be changed if it is used directly or through the + * PLL as system clock. In this case, you have to select another source + * of the system clock then change the HSE state (ex. disable it). + * @note The HSE is stopped by hardware when entering STOP and STANDBY modes. + * @note This function reset the CSSON bit, so if the clock security system(CSS) + * was previously enabled you have to enable it again after calling this + * function. + * @param __STATE__: specifies the new state of the HSE. + * This parameter can be one of the following values: + * @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after + * 6 HSE oscillator clock cycles. + * @arg RCC_HSE_ON: turn ON the HSE oscillator. + * @arg RCC_HSE_BYPASS: HSE oscillator bypassed with external clock. + * @arg RCC_HSE_BYPASS_DIGITAL: HSE oscillator bypassed with digital external clock. (*) + * + * (*): Only available on stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines. + */ +#if defined(RCC_CR_HSEEXT) +#define __HAL_RCC_HSE_CONFIG(__STATE__) \ + do { \ + if ((__STATE__) == RCC_HSE_ON) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else if ((__STATE__) == RCC_HSE_OFF) \ + { \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); \ + } \ + else if ((__STATE__) == RCC_HSE_BYPASS) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT); \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else if((__STATE__) == RCC_HSE_BYPASS_DIGITAL) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); \ + SET_BIT(RCC->CR, RCC_CR_HSEEXT); \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT); \ + } \ + } while(0) +#else +#define __HAL_RCC_HSE_CONFIG(__STATE__) \ + do { \ + if ((__STATE__) == RCC_HSE_ON) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else if ((__STATE__) == RCC_HSE_OFF) \ + { \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); \ + } \ + else if ((__STATE__) == RCC_HSE_BYPASS) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); \ + } \ + } while(0) +#endif /* RCC_CR_HSEEXT */ + +/** @defgroup RCC_LSE_Configuration LSE Configuration + * @{ + */ + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE). + * @note Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. + * User should request a transition to LSE Off first and then LSE On or LSE Bypass. + * @note The external input clock can have a frequency up to 1 MHz and be low swing (analog) or digital(*). + A duty cycle close to 50% is recommended. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @note After enabling the LSE (RCC_LSE_ON, RCC_LSE_BYPASS or RCC_LSE_BYPASS_DIGITAL*), the application + * software should wait on LSERDY flag to be set indicating that LSE clock + * is stable and can be used to clock the RTC. + * @note If the RTC is used, the LSE bypass must not be configured in digital mode but in low swing analog mode (*) + * @param __STATE__: specifies the new state of the LSE. + * This parameter can be one of the following values: + * @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after + * 6 LSE oscillator clock cycles. + * @arg RCC_LSE_ON: turn ON the LSE oscillator. + * @arg RCC_LSE_BYPASS: LSE oscillator bypassed with external clock. + * @arg RCC_LSE_BYPASS_DIGITAL: LSE oscillator bypassed with external digital clock. (*) + * + * (*) Available on some STM32H7 lines only. + */ +#if defined(RCC_BDCR_LSEEXT) +#define __HAL_RCC_LSE_CONFIG(__STATE__) \ + do { \ + if((__STATE__) == RCC_LSE_ON) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else if((__STATE__) == RCC_LSE_OFF) \ + { \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEEXT); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + } \ + else if((__STATE__) == RCC_LSE_BYPASS) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEEXT); \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else if((__STATE__) == RCC_LSE_BYPASS_DIGITAL) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEEXT); \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEEXT); \ + } \ + } while(0) +#else + +#define __HAL_RCC_LSE_CONFIG(__STATE__) \ + do { \ + if((__STATE__) == RCC_LSE_ON) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else if((__STATE__) == RCC_LSE_OFF) \ + { \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + } \ + else if((__STATE__) == RCC_LSE_BYPASS) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + } \ + } while(0) + +#endif /* RCC_BDCR_LSEEXT */ +/** + * @} + */ + +/** @brief Macros to enable or disable the the RTC clock. + * @note These macros must be used only after the RTC clock source was selected. + */ +#define __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN) +#define __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN) + +/** @brief Macros to configure the RTC clock (RTCCLK). + * @note As the RTC clock configuration bits are in the Backup domain and write + * access is denied to this domain after reset, you have to enable write + * access using the Power Backup Access macro before to configure + * the RTC clock source (to be done once after reset). + * @note Once the RTC clock is configured it can't be changed unless the + * Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by + * a Power On Reset (POR). + * @param __RTCCLKSource__: specifies the RTC clock source. + * This parameter can be one of the following values: + * @arg RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. + * @arg RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. + * @arg RCC_RTCCLKSOURCE_HSE_DIVx: HSE clock divided by x selected + * as RTC clock, where x:[2,31] + * @note If the LSE or LSI is used as RTC clock source, the RTC continues to + * work in STOP and STANDBY modes, and can be used as wakeup source. + * However, when the HSE clock is used as RTC clock source, the RTC + * cannot be used in STOP and STANDBY modes. + * @note The maximum input clock frequency for RTC is 1MHz (when using HSE as + * RTC clock source). + */ +#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, (((__RTCCLKSource__) & 0xFFFFCFFU) >> 4)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) + +#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); \ + RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU); \ + } while (0) + +#define __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))) + + +/** @brief Macros to force or release the Backup domain reset. + * @note This function resets the RTC peripheral (including the backup registers) + * and the RTC clock source selection in RCC_BDCR register. + * @note The BKPSRAM is not affected by this reset. + */ +#define __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->BDCR, RCC_BDCR_BDRST) +#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST) + +/** @brief Macros to enable or disable the main PLL. + * @note After enabling the main PLL, the application software should wait on + * PLLRDY flag to be set indicating that PLL clock is stable and can + * be used as system clock source. + * @note The main PLL can not be disabled if it is used as system clock source + * @note The main PLL is disabled by hardware when entering STOP and STANDBY modes. + */ +#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL1ON) +#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON) + +/** + * @brief Enables or disables each clock output (PLL_P_CLK, PLL_Q_CLK, PLL_R_CLK) + * @note Enabling/disabling those Clocks can be done only when the PLL is disabled. + * This is mainly used to save Power. + * (The ck_pll_p of the System PLL cannot be stopped if used as System Clock). + * @param __RCC_PLL1ClockOut__: specifies the PLL clock to be outputted + * This parameter can be one of the following values: + * @arg RCC_PLL1_DIVP: This clock is used to generate system clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * @arg RCC_PLL1_DIVQ: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * @arg RCC_PLL1_DIVR: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * + * (*) : For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU_FREQ_BOOST flash option byte, 520MHZ otherwise. + * (**) : For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. + * (***): For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLLCLKOUT_ENABLE(__RCC_PLL1ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL1ClockOut__)) + +#define __HAL_RCC_PLLCLKOUT_DISABLE(__RCC_PLL1ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL1ClockOut__)) + + +/** + * @brief Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO + * @note Enabling/disabling Fractional Part can be any time without the need to stop the PLL1 + * @retval None + */ +#define __HAL_RCC_PLLFRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) + +#define __HAL_RCC_PLLFRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) + + +/** + * @brief Macro to configures the main PLL clock source, multiplication and division factors. + * @note This function must be used only when the main PLL is disabled. + * + * @param __RCC_PLLSOURCE__: specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg RCC_PLLSOURCE_CSI: CSI oscillator clock selected as PLL clock entry + * @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry + * @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry + * @note This clock source (__RCC_PLLSource__) is common for the main PLL1 (main PLL) and PLL2 & PLL3 . + * + * @param __PLLM1__: specifies the division factor for PLL VCO input clock + * This parameter must be a number between 1 and 63. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 1 to 16 MHz. + * + * @param __PLLN1__: specifies the multiplication factor for PLL VCO output clock + * This parameter must be a number between 4 and 512 or between 8 and 420(*). + * @note You have to set the PLLN parameter correctly to ensure that the VCO + * output frequency is between 150 and 420 MHz (when in medium VCO range) or + * between 192 and 836 MHZ or between 128 and 560 MHZ(*) (when in wide VCO range) + * + * @param __PLLP1__: specifies the division factor for system clock. + * This parameter must be a number between 2 or 1(**) and 128 (where odd numbers are not allowed) + * + * @param __PLLQ1__: specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128 + * + * @param __PLLR1__: specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128 + * + * @note To insure an optimal behavior of the PLL when one of the post-divider (DIVP, DIVQ or DIVR) + * is not used, application shall clear the enable bit (DIVyEN) and assign lowest possible + * value to __PLL1P__, __PLL1Q__ or __PLL1R__ parameters. + * @retval None + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * (**): For stm32h72xxx and stm32h73xxx family lines. + */ + + +#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLM1__, __PLLN1__, __PLLP1__, __PLLQ1__,__PLLR1__ ) \ + do{ MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | RCC_PLLCKSELR_DIVM1) , ((__RCC_PLLSOURCE__) | ( (__PLLM1__) <<4U))); \ + WRITE_REG (RCC->PLL1DIVR , ( (((__PLLN1__) - 1U )& RCC_PLL1DIVR_N1) | ((((__PLLP1__) -1U ) << 9U) & RCC_PLL1DIVR_P1) | \ + ((((__PLLQ1__) -1U) << 16U)& RCC_PLL1DIVR_Q1) | ((((__PLLR1__) - 1U) << 24U)& RCC_PLL1DIVR_R1))); \ + } while(0) + + +/** @brief Macro to configure the PLLs clock source. + * @note This function must be used only when all PLLs are disabled. + * @param __PLLSOURCE__: specifies the PLLs entry clock source. + * This parameter can be one of the following values: + * @arg RCC_PLLSOURCE_CSI: CSI oscillator clock selected as PLL clock entry + * @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry + * @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry + * + */ +#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, (__PLLSOURCE__)) + + +/** + * @brief Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor + * + * @note These bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO + * + * @param __RCC_PLL1FRACN__: specifies Fractional Part Of The Multiplication Factor for PLL1 VCO + * It should be a value between 0 and 8191 + * @note Warning: The software has to set correctly these bits to insure that the VCO + * output frequency is between its valid frequency range, which is: + * 192 to 836 MHz or 128 to 560 MHz(*) if PLL1VCOSEL = 0 + * 150 to 420 MHz if PLL1VCOSEL = 1. + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * + * @retval None + */ + #define __HAL_RCC_PLLFRACN_CONFIG(__RCC_PLL1FRACN__) MODIFY_REG(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1, (uint32_t)(__RCC_PLL1FRACN__) << RCC_PLL1FRACR_FRACN1_Pos) + + +/** @brief Macro to select the PLL1 reference frequency range. + * @param __RCC_PLL1VCIRange__: specifies the PLL1 input frequency range + * This parameter can be one of the following values: + * @arg RCC_PLL1VCIRANGE_0: Range frequency is between 1 and 2 MHz + * @arg RCC_PLL1VCIRANGE_1: Range frequency is between 2 and 4 MHz + * @arg RCC_PLL1VCIRANGE_2: Range frequency is between 4 and 8 MHz + * @arg RCC_PLL1VCIRANGE_3: Range frequency is between 8 and 16 MHz + * @retval None + */ +#define __HAL_RCC_PLL_VCIRANGE(__RCC_PLL1VCIRange__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, (__RCC_PLL1VCIRange__)) + + +/** @brief Macro to select the PLL1 reference frequency range. + * @param __RCC_PLL1VCORange__: specifies the PLL1 input frequency range + * This parameter can be one of the following values: + * @arg RCC_PLL1VCOWIDE: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz(*) + * @arg RCC_PLL1VCOMEDIUM: Range frequency is between 150 and 420 MHz + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLL_VCORANGE(__RCC_PLL1VCORange__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, (__RCC_PLL1VCORange__)) + + + +/** @brief Macro to get the clock source used as system clock. + * @retval The clock source used as system clock. The returned value can be one + * of the following: + * - RCC_CFGR_SWS_CSI: CSI used as system clock. + * - RCC_CFGR_SWS_HSI: HSI used as system clock. + * - RCC_CFGR_SWS_HSE: HSE used as system clock. + * - RCC_CFGR_SWS_PLL: PLL used as system clock. + */ +#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(RCC->CFGR & RCC_CFGR_SWS)) + + +/** + * @brief Macro to configure the system clock source. + * @param __RCC_SYSCLKSOURCE__: specifies the system clock source. + * This parameter can be one of the following values: + * - RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source. + * - RCC_SYSCLKSOURCE_CSI: CSI oscillator is used as system clock source. + * - RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source. + * - RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source. + */ +#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) + +/** @brief Macro to get the oscillator used as PLL clock source. + * @retval The oscillator used as PLL clock source. The returned value can be one + * of the following: + * - RCC_PLLSOURCE_NONE: No oscillator is used as PLL clock source. + * - RCC_PLLSOURCE_CSI: CSI oscillator is used as PLL clock source. + * - RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source. + * - RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source. + */ +#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC)) + +/** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config + * @{ + */ + +/** @brief Macro to configure the MCO1 clock. + * @param __MCOCLKSOURCE__ specifies the MCO clock source. + * This parameter can be one of the following values: + * @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_PLL1QCLK: PLL1Q clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_HSI48: HSI48 (48MHZ) selected as MCO1 source + * @param __MCODIV__ specifies the MCO clock prescaler. + * This parameter can be one of the following values: + * @arg RCC_MCODIV_1 up to RCC_MCODIV_15 : divider applied to MCO1 clock + */ +#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) + +/** @brief Macro to configure the MCO2 clock. + * @param __MCOCLKSOURCE__ specifies the MCO clock source. + * This parameter can be one of the following values: + * @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source + * @arg RCC_MCO2SOURCE_PLL2PCLK: PLL2P clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_PLLCLK: PLL1P clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_CSICLK: CSI clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_LSICLK: LSI clock selected as MCO2 source + * @param __MCODIV__ specifies the MCO clock prescaler. + * This parameter can be one of the following values: + * @arg RCC_MCODIV_1 up to RCC_MCODIV_15 : divider applied to MCO2 clock + */ +#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 7))); + +/** + * @} + */ + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE) drive capability. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @note On STM32H7 Rev.B and above devices this can't be updated while LSE is ON. + * @param __LSEDRIVE__: specifies the new state of the LSE drive capability. + * This parameter can be one of the following values: + * @arg RCC_LSEDRIVE_LOW: LSE oscillator low drive capability. + * @arg RCC_LSEDRIVE_MEDIUMLOW: LSE oscillator medium low drive capability. + * @arg RCC_LSEDRIVE_MEDIUMHIGH: LSE oscillator medium high drive capability. + * @arg RCC_LSEDRIVE_HIGH: LSE oscillator high drive capability. + * @retval None + */ +#if defined(RCC_VER_X) +#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \ + do{ \ + if((HAL_GetREVID() <= REV_ID_Y) && (((__LSEDRIVE__) == RCC_LSEDRIVE_MEDIUMLOW) || ((__LSEDRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH))) \ + { \ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (~(uint32_t)(__LSEDRIVE__)) & RCC_BDCR_LSEDRV_Msk); \ + } \ + else \ + { \ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__)); \ + } \ + } while(0) +#else +#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__)); +#endif /*RCC_VER_X*/ +/** + * @brief Macro to configure the wake up from stop clock. + * @param __RCC_STOPWUCLK__: specifies the clock source used after wake up from stop + * This parameter can be one of the following values: + * @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI selected as system clock source + * @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI selected as system clock source + * @retval None + */ +#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__RCC_STOPWUCLK__) \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, (__RCC_STOPWUCLK__)) + +/** + * @brief Macro to configure the Kernel wake up from stop clock. + * @param __RCC_STOPKERWUCLK__: specifies the Kernel clock source used after wake up from stop + * This parameter can be one of the following values: + * @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI selected as Kernel clock source + * @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI selected as Kernel clock source + * @retval None + */ +#define __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(__RCC_STOPKERWUCLK__) \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPKERWUCK, (__RCC_STOPKERWUCLK__)) + +/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management + * @brief macros to manage the specified RCC Flags and interrupts. + * @{ + */ +/** @brief Enable RCC interrupt. + * @param __INTERRUPT__: specifies the RCC interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_CSIRDY: HSI ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt + * @arg RCC_IT_PLLRDY: main PLL ready interrupt + * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt + * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt + * @arg RCC_IT_LSECSS: Clock security system interrupt + */ +#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Disable RCC interrupt + * @param __INTERRUPT__: specifies the RCC interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_CSIRDY: HSI ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt + * @arg RCC_IT_PLLRDY: main PLL ready interrupt + * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt + * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt + * @arg RCC_IT_LSECSS: Clock security system interrupt + */ +#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Clear the RCC's interrupt pending bits + * @param __INTERRUPT__: specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_CSIRDY: CSI ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt + * @arg RCC_IT_PLLRDY: main PLL ready interrupt + * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt + * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt + * @arg RCC_IT_HSECSS: HSE Clock Security interrupt + * @arg RCC_IT_LSECSS: Clock security system interrupt + */ +#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__)) + +/** @brief Check the RCC's interrupt has occurred or not. + * @param __INTERRUPT__: specifies the RCC interrupt source to check. + * This parameter can be any combination of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_CSIRDY: CSI ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt + * @arg RCC_IT_PLLRDY: main PLL ready interrupt + * @arg RCC_IT_PLL2RDY: PLL2 ready interrupt + * @arg RCC_IT_PLL3RDY: PLL3 ready interrupt + * @arg RCC_IT_HSECSS: HSE Clock Security interrupt + * @arg RCC_IT_LSECSS: Clock security system interrupt + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Set RMVF bit to clear the reset flags. + */ +#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->RSR |= RCC_RSR_RMVF) + +#if defined(DUAL_CORE) +#define __HAL_RCC_C1_CLEAR_RESET_FLAGS() (RCC_C1->RSR |= RCC_RSR_RMVF) + +#define __HAL_RCC_C2_CLEAR_RESET_FLAGS() (RCC_C2->RSR |= RCC_RSR_RMVF) +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +/** @brief Check RCC flag is set or not. + * @param __FLAG__: specifies the flag to check. + * This parameter can be one of the following values: + * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready + * @arg RCC_FLAG_HSIDIV: HSI divider flag + * @arg RCC_FLAG_CSIRDY: CSI oscillator clock ready + * @arg RCC_FLAG_HSI48RDY: HSI48 oscillator clock ready + * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready + * @arg RCC_FLAG_D1CKRDY: Domain1 clock ready + * @arg RCC_FLAG_D2CKRDY: Domain2 clock ready + * @arg RCC_FLAG_PLLRDY: PLL1 clock ready + * @arg RCC_FLAG_PLL2RDY: PLL2 clock ready + * @arg RCC_FLAG_PLL3RDY: PLL3 clock ready + * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready + * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready + * @arg RCC_FLAG_C1RST: CPU reset flag + * @arg RCC_FLAG_C2RST: CPU2 reset flag + * @arg RCC_FLAG_D1RST: D1 domain power switch reset flag + * @arg RCC_FLAG_D2RST: D2 domain power switch reset flag + * @arg RCC_FLAG_BORRST: BOR reset flag + * @arg RCC_FLAG_PINRST: Pin reset + * @arg RCC_FLAG_PORRST: POR/PDR reset + * @arg RCC_FLAG_SFTR1ST: System reset from CPU reset flag + * @arg RCC_FLAG_SFTR2ST: System reset from CPU2 reset flag + * @arg RCC_FLAG_BORRST: D2 domain power switch reset flag + * @arg RCC_FLAG_IWDG1RST: CPU Independent Watchdog reset + * @arg RCC_FLAG_IWDG2RST: CPU2 Independent Watchdog reset + * @arg RCC_FLAG_WWDG2RST: Window Watchdog2 reset + * @arg RCC_FLAG_WWDG1RST: Window Watchdog1 reset + * @arg RCC_FLAG_LPWR1RST: Reset due to illegal D1 DSTANDBY or CPU CSTOP flag + * @arg RCC_FLAG_LPWR2RST: Reset due to illegal D2 DSTANDBY or CPU2 CSTOP flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define RCC_FLAG_MASK ((uint8_t)0x1F) +#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : \ +((((__FLAG__) >> 5U) == 3U)? RCC->CSR : ((((__FLAG__) >> 5U) == 4U)? RCC->RSR :RCC->CIFR)))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) + +#define __HAL_RCC_C1_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : \ +((((__FLAG__) >> 5U) == 3U)? RCC->CSR : ((((__FLAG__) >> 5U) == 4U)? RCC_C1->RSR :RCC->CIFR)))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) + +#define __HAL_RCC_C2_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : \ +((((__FLAG__) >> 5U) == 3U)? RCC->CSR : ((((__FLAG__) >> 5U) == 4U)? RCC_C2->RSR :RCC->CIFR)))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) + +#else + +/** @brief Check RCC flag is set or not. + * @param __FLAG__: specifies the flag to check. + * This parameter can be one of the following values: + * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready + * @arg RCC_FLAG_HSIDIV: HSI divider flag + * @arg RCC_FLAG_CSIRDY: CSI oscillator clock ready + * @arg RCC_FLAG_HSI48RDY: HSI48 oscillator clock ready + * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready + * @arg RCC_FLAG_D1CKRDY: Domain1 clock ready (*) + * @arg RCC_FLAG_D2CKRDY: Domain2 clock ready (*) + * @arg RCC_FLAG_CPUCKRDY: CPU Domain clock ready (CPU, APB3, bus matrix1 and related memories) (*) + * @arg RCC_FLAG_CDCKRDY: CPU Domain clock ready (*) + * @arg RCC_FLAG_PLLRDY: PLL1 clock ready + * @arg RCC_FLAG_PLL2RDY: PLL2 clock ready + * @arg RCC_FLAG_PLL3RDY: PLL3 clock ready + * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready + * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready + * @arg RCC_FLAG_CPURST: CPU reset flag + * @arg RCC_FLAG_D1RST: D1 domain power switch reset flag (*) + * @arg RCC_FLAG_D2RST: D2 domain power switch reset flag (*) + * @arg RCC_FLAG_CDRST: CD domain power switch reset flag (*) + * @arg RCC_FLAG_BORRST: BOR reset flag + * @arg RCC_FLAG_PINRST: Pin reset + * @arg RCC_FLAG_PORRST: POR/PDR reset + * @arg RCC_FLAG_SFTRST: System reset from CPU reset flag + * @arg RCC_FLAG_BORRST: D2 domain power switch reset flag + * @arg RCC_FLAG_IWDG1RST: CPU Independent Watchdog reset + * @arg RCC_FLAG_WWDG1RST: Window Watchdog1 reset + * @arg RCC_FLAG_LPWR1RST: Reset due to illegal D1 DSTANDBY or CPU CSTOP flag + * @arg RCC_FLAG_LPWR2RST: Reset due to illegal D2 DSTANDBY flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + * + * (*) Available on some STM32H7 lines only. + */ +#define RCC_FLAG_MASK ((uint8_t)0x1F) +#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR : \ +((((__FLAG__) >> 5U) == 3U)? RCC->CSR : ((((__FLAG__) >> 5U) == 4U)? RCC->RSR :RCC->CIFR)))) & (1UL << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U) +#endif /*DUAL_CORE*/ + +/** + * @} + */ + +#define RCC_GET_PLL_OSCSOURCE() ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) >> RCC_PLLCKSELR_PLLSRC_Pos) + +/** + * @} + */ + +/* Include RCC HAL Extension module */ +#include "stm32h7xx_hal_rcc_ex.h" + +/* Exported functions --------------------------------------------------------*/ + /** @addtogroup RCC_Exported_Functions + * @{ + */ + +/** @addtogroup RCC_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions ******************************/ +HAL_StatusTypeDef HAL_RCC_DeInit(void); +HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency); + +/** + * @} + */ + +/** @addtogroup RCC_Exported_Functions_Group2 + * @{ + */ +/* Peripheral Control functions ************************************************/ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv); +void HAL_RCC_EnableCSS(void); +void HAL_RCC_DisableCSS(void); +uint32_t HAL_RCC_GetSysClockFreq(void); +uint32_t HAL_RCC_GetHCLKFreq(void); +uint32_t HAL_RCC_GetPCLK1Freq(void); +uint32_t HAL_RCC_GetPCLK2Freq(void); +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency); +/* CSS NMI IRQ handler */ +void HAL_RCC_NMI_IRQHandler(void); +/* User Callbacks in non blocking mode (IT mode) */ +void HAL_RCC_CCSCallback(void); + +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RCC_Private_Constants RCC Private Constants + * @{ + */ + +#define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT +#define HSI_TIMEOUT_VALUE (2U) /* 2 ms */ +#define HSI48_TIMEOUT_VALUE (2U) /* 2 ms */ +#define CSI_TIMEOUT_VALUE (2U) /* 2 ms */ +#define LSI_TIMEOUT_VALUE (2U) /* 2 ms */ +#define PLL_TIMEOUT_VALUE (2U) /* 2 ms */ +#define CLOCKSWITCH_TIMEOUT_VALUE (5000U) /* 5 s */ +#define RCC_DBP_TIMEOUT_VALUE (100U) +#define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCC_Private_Macros RCC Private Macros + * @{ + */ + +/** @defgroup RCC_IS_RCC_Definitions RCC Private macros to check input parameters + * @{ + */ + +#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) (((OSCILLATOR) == RCC_OSCILLATORTYPE_NONE) || \ + (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \ + (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \ + (((OSCILLATOR) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI) || \ + (((OSCILLATOR) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \ + (((OSCILLATOR) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || \ + (((OSCILLATOR) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)) + +#if defined(RCC_CR_HSEEXT) +#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \ + ((HSE) == RCC_HSE_BYPASS) || ((HSE) == RCC_HSE_BYPASS_DIGITAL)) +#else +#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \ + ((HSE) == RCC_HSE_BYPASS)) +#endif /* RCC_CR_HSEEXT */ + +#if defined(RCC_BDCR_LSEEXT) +#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \ + ((LSE) == RCC_LSE_BYPASS) || ((LSE) == RCC_LSE_BYPASS_DIGITAL)) +#else +#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \ + ((LSE) == RCC_LSE_BYPASS)) +#endif /* RCC_BDCR_LSEEXT */ + +#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON) || \ + ((HSI) == RCC_HSI_DIV1) || ((HSI) == RCC_HSI_DIV2) || \ + ((HSI) == RCC_HSI_DIV4) || ((HSI) == RCC_HSI_DIV8)) + +#define IS_RCC_HSI48(HSI48) (((HSI48) == RCC_HSI48_OFF) || ((HSI48) == RCC_HSI48_ON)) + +#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON)) + +#define IS_RCC_CSI(CSI) (((CSI) == RCC_CSI_OFF) || ((CSI) == RCC_CSI_ON)) + +#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || \ + ((PLL) == RCC_PLL_ON)) + +#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_CSI) || \ + ((SOURCE) == RCC_PLLSOURCE_HSI) || \ + ((SOURCE) == RCC_PLLSOURCE_NONE) || \ + ((SOURCE) == RCC_PLLSOURCE_HSE)) + +#define IS_RCC_PLLRGE_VALUE(VALUE) (((VALUE) == RCC_PLL1VCIRANGE_0) || \ + ((VALUE) == RCC_PLL1VCIRANGE_1) || \ + ((VALUE) == RCC_PLL1VCIRANGE_2) || \ + ((VALUE) == RCC_PLL1VCIRANGE_3)) + +#define IS_RCC_PLLVCO_VALUE(VALUE) (((VALUE) == RCC_PLL1VCOWIDE) || ((VALUE) == RCC_PLL1VCOMEDIUM)) + +#define IS_RCC_PLLFRACN_VALUE(VALUE) ((VALUE) <= 8191U) + +#define IS_RCC_PLLM_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) +#if !defined(RCC_VER_2_0) +#define IS_RCC_PLLN_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) +#else +#define IS_RCC_PLLN_VALUE(VALUE) ((8U <= (VALUE)) && ((VALUE) <= 420U)) +#endif /* !RCC_VER_2_0 */ +#define IS_RCC_PLLP_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) +#define IS_RCC_PLLQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) +#define IS_RCC_PLLR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) + +#define IS_RCC_PLLCLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL1_DIVP) || \ + ((VALUE) == RCC_PLL1_DIVQ) || \ + ((VALUE) == RCC_PLL1_DIVR)) + +#define IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 0x3FU)) + +#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_CSI) || \ + ((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \ + ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \ + ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK)) + +#define IS_RCC_SYSCLK(SYSCLK) (((SYSCLK) == RCC_SYSCLK_DIV1) || ((SYSCLK) == RCC_SYSCLK_DIV2) || \ + ((SYSCLK) == RCC_SYSCLK_DIV4) || ((SYSCLK) == RCC_SYSCLK_DIV8) || \ + ((SYSCLK) == RCC_SYSCLK_DIV16) || ((SYSCLK) == RCC_SYSCLK_DIV64) || \ + ((SYSCLK) == RCC_SYSCLK_DIV128) || ((SYSCLK) == RCC_SYSCLK_DIV256) || \ + ((SYSCLK) == RCC_SYSCLK_DIV512)) + + +#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_HCLK_DIV1) || ((HCLK) == RCC_HCLK_DIV2) || \ + ((HCLK) == RCC_HCLK_DIV4) || ((HCLK) == RCC_HCLK_DIV8) || \ + ((HCLK) == RCC_HCLK_DIV16) || ((HCLK) == RCC_HCLK_DIV64) || \ + ((HCLK) == RCC_HCLK_DIV128) || ((HCLK) == RCC_HCLK_DIV256) || \ + ((HCLK) == RCC_HCLK_DIV512)) + +#define IS_RCC_CDPCLK1(CDPCLK1) (((CDPCLK1) == RCC_APB3_DIV1) || ((CDPCLK1) == RCC_APB3_DIV2) || \ + ((CDPCLK1) == RCC_APB3_DIV4) || ((CDPCLK1) == RCC_APB3_DIV8) || \ + ((CDPCLK1) == RCC_APB3_DIV16)) + +#define IS_RCC_D1PCLK1 IS_RCC_CDPCLK1 /* for legacy compatibility between H7 lines */ + +#define IS_RCC_PCLK1(PCLK1) (((PCLK1) == RCC_APB1_DIV1) || ((PCLK1) == RCC_APB1_DIV2) || \ + ((PCLK1) == RCC_APB1_DIV4) || ((PCLK1) == RCC_APB1_DIV8) || \ + ((PCLK1) == RCC_APB1_DIV16)) + +#define IS_RCC_PCLK2(PCLK2) (((PCLK2) == RCC_APB2_DIV1) || ((PCLK2) == RCC_APB2_DIV2) || \ + ((PCLK2) == RCC_APB2_DIV4) || ((PCLK2) == RCC_APB2_DIV8) || \ + ((PCLK2) == RCC_APB2_DIV16)) + +#define IS_RCC_SRDPCLK1(SRDPCLK1) (((SRDPCLK1) == RCC_APB4_DIV1) || ((SRDPCLK1) == RCC_APB4_DIV2) || \ + ((SRDPCLK1) == RCC_APB4_DIV4) || ((SRDPCLK1) == RCC_APB4_DIV8) || \ + ((SRDPCLK1) == RCC_APB4_DIV16)) + +#define IS_RCC_D3PCLK1 IS_RCC_SRDPCLK1 /* for legacy compatibility between H7 lines*/ + +#define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV32) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV33) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV34) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV35) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV36) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV37) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV38) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV39) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV40) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV41) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV42) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV43) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV44) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV45) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV46) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV47) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV48) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV49) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV50) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV51) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV52) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV53) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV54) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV55) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV56) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV57) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV58) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV59) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV60) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV61) || \ + ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV62) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV63)) + +#define IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) + +#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \ + ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLL1QCLK) || \ + ((SOURCE) == RCC_MCO1SOURCE_HSI48)) + +#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLL2PCLK) || \ + ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK) || \ + ((SOURCE) == RCC_MCO2SOURCE_CSICLK) || ((SOURCE) == RCC_MCO2SOURCE_LSICLK)) + +#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || \ + ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \ + ((DIV) == RCC_MCODIV_5) || ((DIV) == RCC_MCODIV_6) || \ + ((DIV) == RCC_MCODIV_7) || ((DIV) == RCC_MCODIV_8) || \ + ((DIV) == RCC_MCODIV_9) || ((DIV) == RCC_MCODIV_10) || \ + ((DIV) == RCC_MCODIV_11) || ((DIV) == RCC_MCODIV_12) || \ + ((DIV) == RCC_MCODIV_13) || ((DIV) == RCC_MCODIV_14) || \ + ((DIV) == RCC_MCODIV_15)) + +#if defined(DUAL_CORE) +#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_CSIRDY) || \ + ((FLAG) == RCC_FLAG_HSI48RDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ + ((FLAG) == RCC_FLAG_D1CKRDY) || ((FLAG) == RCC_FLAG_D2CKRDY) || \ + ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_PLL2RDY) || \ + ((FLAG) == RCC_FLAG_PLL3RDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ + ((FLAG) == RCC_FLAG_LSIRDY) || \ + ((FLAG) == RCC_FLAG_C1RST) || ((FLAG) == RCC_FLAG_C2RST) || \ + ((FLAG) == RCC_FLAG_SFTR2ST) || ((FLAG) == RCC_FLAG_WWDG2RST)|| \ + ((FLAG) == RCC_FLAG_IWDG2RST) || ((FLAG) == RCC_FLAG_D1RST) || \ + ((FLAG) == RCC_FLAG_D2RST) || ((FLAG) == RCC_FLAG_BORRST) || \ + ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \ + ((FLAG) == RCC_FLAG_SFTR1ST) || ((FLAG) == RCC_FLAG_IWDG1RST)|| \ + ((FLAG) == RCC_FLAG_WWDG1RST) || ((FLAG) == RCC_FLAG_LPWR1RST)|| \ + ((FLAG) == RCC_FLAG_LPWR2RST) || ((FLAG) == RCC_FLAG_HSIDIV)) + +#else + +#if defined(RCC_CR_D2CKRDY) +#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_CSIRDY) || \ + ((FLAG) == RCC_FLAG_HSI48RDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ + ((FLAG) == RCC_FLAG_D1CKRDY) || ((FLAG) == RCC_FLAG_D2CKRDY) || \ + ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_PLL2RDY) || \ + ((FLAG) == RCC_FLAG_PLL3RDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ + ((FLAG) == RCC_FLAG_LSIRDY) || \ + ((FLAG) == RCC_FLAG_CPURST) || ((FLAG) == RCC_FLAG_D1RST) || \ + ((FLAG) == RCC_FLAG_D2RST) || ((FLAG) == RCC_FLAG_BORRST) || \ + ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \ + ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDG1RST)|| \ + ((FLAG) == RCC_FLAG_WWDG1RST) || ((FLAG) == RCC_FLAG_LPWR1RST)|| \ + ((FLAG) == RCC_FLAG_LPWR2RST) || ((FLAG) == RCC_FLAG_HSIDIV )) +#else +#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_CSIRDY) || \ + ((FLAG) == RCC_FLAG_HSI48RDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ + ((FLAG) == RCC_FLAG_CPUCKRDY) || ((FLAG) == RCC_FLAG_CDCKRDY) || \ + ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_PLL2RDY) || \ + ((FLAG) == RCC_FLAG_PLL3RDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ + ((FLAG) == RCC_FLAG_LSIRDY) || \ + ((FLAG) == RCC_FLAG_CDRST) || ((FLAG) == RCC_FLAG_BORRST) || \ + ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \ + ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDG1RST)|| \ + ((FLAG) == RCC_FLAG_WWDG1RST) || ((FLAG) == RCC_FLAG_LPWR1RST)|| \ + ((FLAG) == RCC_FLAG_LPWR2RST) || ((FLAG) == RCC_FLAG_HSIDIV )) +#endif /* RCC_CR_D2CKRDY */ + +#endif /*DUAL_CORE*/ + +#define IS_RCC_HSICALIBRATION_VALUE(VALUE) ((VALUE) <= 0x7FU) +#define IS_RCC_CSICALIBRATION_VALUE(VALUE) ((VALUE) <= 0x3FU) + +#define IS_RCC_STOP_WAKEUPCLOCK(SOURCE) (((SOURCE) == RCC_STOP_WAKEUPCLOCK_CSI) || \ + ((SOURCE) == RCC_STOP_WAKEUPCLOCK_HSI)) + +#define IS_RCC_STOP_KERWAKEUPCLOCK(SOURCE) (((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_CSI) || \ + ((SOURCE) == RCC_STOP_KERWAKEUPCLOCK_HSI)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_RCC_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h new file mode 100644 index 0000000..590d486 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h @@ -0,0 +1,4475 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_rcc_ex.h + * @author MCD Application Team + * @brief Header file of RCC HAL Extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_RCC_EX_H +#define STM32H7xx_HAL_RCC_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup RCCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Types RCCEx Exported Types + * @{ + */ + +/** + * @brief PLL2 Clock structure definition + */ +typedef struct +{ + + uint32_t PLL2M; /*!< PLL2M: Division factor for PLL2 VCO input clock. + This parameter must be a number between Min_Data = 1 and Max_Data = 63 */ + + uint32_t PLL2N; /*!< PLL2N: Multiplication factor for PLL2 VCO output clock. + This parameter must be a number between Min_Data = 4 and Max_Data = 512 + or between Min_Data = 8 and Max_Data = 420(*) + (*) : For stm32h7a3xx and stm32h7b3xx family lines. */ + + uint32_t PLL2P; /*!< PLL2P: Division factor for system clock. + This parameter must be a number between Min_Data = 2 and Max_Data = 128 + odd division factors are not allowed */ + + uint32_t PLL2Q; /*!< PLL2Q: Division factor for peripheral clocks. + This parameter must be a number between Min_Data = 1 and Max_Data = 128 */ + + uint32_t PLL2R; /*!< PLL2R: Division factor for peripheral clocks. + This parameter must be a number between Min_Data = 1 and Max_Data = 128 */ + uint32_t PLL2RGE; /*!CR, RCC_CR_PLL2ON) +#define __HAL_RCC_PLL2_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON) + +/** + * @brief Enables or disables each clock output (PLL2_P_CLK, PLL2_Q_CLK, PLL2_R_CLK) + * @note Enabling/disabling those Clocks can be done only when the PLL2 is disabled, + * This is mainly used to save Power. + * @param __RCC_PLL2ClockOut__ Specifies the PLL2 clock to be outputted + * This parameter can be one of the following values: + * @arg RCC_PLL2_DIVP: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * @arg RCC_PLL2_DIVQ: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * @arg RCC_PLL2_DIVR: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * + * (*) : For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU_FREQ_BOOST flash option byte, 520MHZ otherwise. + * (**) : For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. + * (***): For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLL2CLKOUT_ENABLE(__RCC_PLL2ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL2ClockOut__)) + +#define __HAL_RCC_PLL2CLKOUT_DISABLE(__RCC_PLL2ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL2ClockOut__)) + +/** + * @brief Enables or disables Fractional Part Of The Multiplication Factor of PLL2 VCO + * @note Enabling/disabling Fractional Part can be any time without the need to stop the PLL2 + * @retval None + */ +#define __HAL_RCC_PLL2FRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) + +#define __HAL_RCC_PLL2FRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) + +/** + * @brief Macro to configures the PLL2 multiplication and division factors. + * @note This function must be used only when PLL2 is disabled. + * + * @param __PLL2M__ specifies the division factor for PLL2 VCO input clock + * This parameter must be a number between 1 and 63. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 1 to 16 MHz. + * + * @param __PLL2N__ specifies the multiplication factor for PLL2 VCO output clock + * This parameter must be a number between 4 and 512 or between 8 and 420(*). + * @note You have to set the PLL2N parameter correctly to ensure that the VCO + * output frequency is between 150 and 420 MHz (when in medium VCO range) or + * between 192 and 836 MHZ or between 128 and 560 MHZ(*) (when in wide VCO range) + * + * @param __PLL2P__ specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128. + * + * @param __PLL2Q__ specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128. + * + * @param __PLL2R__ specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128. + * + * @note To insure an optimal behavior of the PLL when one of the post-divider (DIVP, DIVQ or DIVR) + * is not used, application shall clear the enable bit (DIVyEN) and assign lowest possible + * value to __PLL2P__, __PLL2Q__ or __PLL2R__ parameters. + * @retval None + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + */ + +#define __HAL_RCC_PLL2_CONFIG(__PLL2M__, __PLL2N__, __PLL2P__, __PLL2Q__,__PLL2R__ ) \ + do{ \ + MODIFY_REG(RCC->PLLCKSELR, ( RCC_PLLCKSELR_DIVM2) , ( (__PLL2M__) <<12U)); \ + WRITE_REG (RCC->PLL2DIVR , ( (((__PLL2N__) - 1U ) & RCC_PLL2DIVR_N2) | ((((__PLL2P__) -1U ) << 9U) & RCC_PLL2DIVR_P2) | \ + ((((__PLL2Q__) -1U) << 16U) & RCC_PLL2DIVR_Q2) | ((((__PLL2R__)- 1U) << 24U) & RCC_PLL2DIVR_R2))); \ + } while(0) + +/** + * @brief Macro to configures PLL2 clock Fractional Part Of The Multiplication Factor + * + * @note These bits can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO + * + * @param __RCC_PLL2FRACN__ Specifies Fractional Part Of The Multiplication factor for PLL2 VCO + * It should be a value between 0 and 8191 + * @note Warning: the software has to set correctly these bits to insure that the VCO + * output frequency is between its valid frequency range, which is: + * 192 to 836 MHz or 128 to 560 MHz(*) if PLL2VCOSEL = 0 + * 150 to 420 MHz if PLL2VCOSEL = 1. + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLL2FRACN_CONFIG(__RCC_PLL2FRACN__) \ + MODIFY_REG(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2,((uint32_t)(__RCC_PLL2FRACN__) << RCC_PLL2FRACR_FRACN2_Pos)) + +/** @brief Macro to select the PLL2 reference frequency range. + * @param __RCC_PLL2VCIRange__ specifies the PLL2 input frequency range + * This parameter can be one of the following values: + * @arg RCC_PLL2VCIRANGE_0: Range frequency is between 1 and 2 MHz + * @arg RCC_PLL2VCIRANGE_1: Range frequency is between 2 and 4 MHz + * @arg RCC_PLL2VCIRANGE_2: Range frequency is between 4 and 8 MHz + * @arg RCC_PLL2VCIRANGE_3: Range frequency is between 8 and 16 MHz + * @retval None + */ +#define __HAL_RCC_PLL2_VCIRANGE(__RCC_PLL2VCIRange__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2RGE, (__RCC_PLL2VCIRange__)) + + +/** @brief Macro to select the PLL2 reference frequency range. + * @param __RCC_PLL2VCORange__ Specifies the PLL2 input frequency range + * This parameter can be one of the following values: + * @arg RCC_PLL2VCOWIDE: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz(*) + * @arg RCC_PLL2VCOMEDIUM: Range frequency is between 150 and 420 MHz + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLL2_VCORANGE(__RCC_PLL2VCORange__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, (__RCC_PLL2VCORange__)) + +/** @brief Macros to enable or disable the main PLL3. + * @note After enabling PLL3, the application software should wait on + * PLL3RDY flag to be set indicating that PLL3 clock is stable and can + * be used as kernel clock source. + * @note PLL3 is disabled by hardware when entering STOP and STANDBY modes. + */ +#define __HAL_RCC_PLL3_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLL3ON) +#define __HAL_RCC_PLL3_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON) + +/** + * @brief Enables or disables Fractional Part Of The Multiplication Factor of PLL3 VCO + * @note Enabling/disabling Fractional Part can be any time without the need to stop the PLL3 + * @retval None + */ +#define __HAL_RCC_PLL3FRACN_ENABLE() SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) + +#define __HAL_RCC_PLL3FRACN_DISABLE() CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) + +/** + * @brief Enables or disables each clock output (PLL3_P_CLK, PLL3_Q_CLK, PLL3_R_CLK) + * @note Enabling/disabling those Clocks can be done only when the PLL3 is disabled, + * This is mainly used to save Power. + * @param __RCC_PLL3ClockOut__ specifies the PLL3 clock to be outputted + * This parameter can be one of the following values: + * @arg RCC_PLL3_DIVP: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * @arg RCC_PLL3_DIVQ: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * @arg RCC_PLL3_DIVR: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) + * + * (*) : For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU_FREQ_BOOST flash option byte, 520MHZ otherwise. + * (**) : For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. + * (***): For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLL3CLKOUT_ENABLE(__RCC_PLL3ClockOut__) SET_BIT(RCC->PLLCFGR, (__RCC_PLL3ClockOut__)) + +#define __HAL_RCC_PLL3CLKOUT_DISABLE(__RCC_PLL3ClockOut__) CLEAR_BIT(RCC->PLLCFGR, (__RCC_PLL3ClockOut__)) + +/** + * @brief Macro to configures the PLL3 multiplication and division factors. + * @note This function must be used only when PLL3 is disabled. + * + * @param __PLL3M__ specifies the division factor for PLL3 VCO input clock + * This parameter must be a number between 1 and 63. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 1 to 16 MHz. + * + * @param __PLL3N__ specifies the multiplication factor for PLL3 VCO output clock + * This parameter must be a number between 4 and 512. + * @note You have to set the PLL3N parameter correctly to ensure that the VCO + * output frequency is between 150 and 420 MHz (when in medium VCO range) or + * between 192 and 836 MHZ or between 128 and 560 MHZ(*) (when in wide VCO range) + * + * @param __PLL3P__ specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 2 and 128 (where odd numbers not allowed) + * + * @param __PLL3Q__ specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128 + * + * @param __PLL3R__ specifies the division factor for peripheral kernel clocks + * This parameter must be a number between 1 and 128 + * + * @note To insure an optimal behavior of the PLL when one of the post-divider (DIVP, DIVQ or DIVR) + * is not used, application shall clear the enable bit (DIVyEN) and assign lowest possible + * value to __PLL3P__, __PLL3Q__ or __PLL3R__ parameters. + * @retval None + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + */ + +#define __HAL_RCC_PLL3_CONFIG(__PLL3M__, __PLL3N__, __PLL3P__, __PLL3Q__,__PLL3R__ ) \ + do{ MODIFY_REG(RCC->PLLCKSELR, ( RCC_PLLCKSELR_DIVM3) , ( (__PLL3M__) <<20U)); \ + WRITE_REG (RCC->PLL3DIVR , ( (((__PLL3N__) - 1U ) & RCC_PLL3DIVR_N3) | ((((__PLL3P__) -1U ) << 9U) & RCC_PLL3DIVR_P3) | \ + ((((__PLL3Q__) -1U) << 16U) & RCC_PLL3DIVR_Q3) | ((((__PLL3R__) - 1U) << 24U) & RCC_PLL3DIVR_R3))); \ + } while(0) + + + +/** + * @brief Macro to configures PLL3 clock Fractional Part of The Multiplication Factor + * + * @note These bits can be written at any time, allowing dynamic fine-tuning of the PLL3 VCO + * + * @param __RCC_PLL3FRACN__ specifies Fractional Part Of The Multiplication Factor for PLL3 VCO + * It should be a value between 0 and 8191 + * @note Warning: the software has to set correctly these bits to insure that the VCO + * output frequency is between its valid frequency range, which is: + * 192 to 836 MHz or 128 to 560 MHz(*) if PLL3VCOSEL = 0 + * 150 to 420 MHz if PLL3VCOSEL = 1. + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * + * @retval None + */ + #define __HAL_RCC_PLL3FRACN_CONFIG(__RCC_PLL3FRACN__) MODIFY_REG(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3, (uint32_t)(__RCC_PLL3FRACN__) << RCC_PLL3FRACR_FRACN3_Pos) + +/** @brief Macro to select the PLL3 reference frequency range. + * @param __RCC_PLL3VCIRange__ specifies the PLL1 input frequency range + * This parameter can be one of the following values: + * @arg RCC_PLL3VCIRANGE_0: Range frequency is between 1 and 2 MHz + * @arg RCC_PLL3VCIRANGE_1: Range frequency is between 2 and 4 MHz + * @arg RCC_PLL3VCIRANGE_2: Range frequency is between 4 and 8 MHz + * @arg RCC_PLL3VCIRANGE_3: Range frequency is between 8 and 16 MHz + * @retval None + */ +#define __HAL_RCC_PLL3_VCIRANGE(__RCC_PLL3VCIRange__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3RGE, (__RCC_PLL3VCIRange__)) + + +/** @brief Macro to select the PLL3 reference frequency range. + * @param __RCC_PLL3VCORange__ specifies the PLL1 input frequency range + * This parameter can be one of the following values: + * @arg RCC_PLL3VCOWIDE: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz(*) + * @arg RCC_PLL3VCOMEDIUM: Range frequency is between 150 and 420 MHz + * + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * + * @retval None + */ +#define __HAL_RCC_PLL3_VCORANGE(__RCC_PLL3VCORange__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3VCOSEL, (__RCC_PLL3VCORange__)) +/** + * @brief Macro to Configure the SAI1 clock source. + * @param __RCC_SAI1CLKSource__ defines the SAI1 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI1CLKSOURCE_PLL: SAI1 clock = PLL + * @arg RCC_SAI1CLKSOURCE_PLL2: SAI1 clock = PLL2 + * @arg RCC_SAI1CLKSOURCE_PLL3: SAI1 clock = PLL3 + * @arg RCC_SAI1CLKSOURCE_OSC: SAI1 clock = OSC + * @arg RCC_SAI1CLKSOURCE_PIN: SAI1 clock = External Clock + * @retval None + */ +#if defined(RCC_D2CCIP1R_SAI1SEL) +#define __HAL_RCC_SAI1_CONFIG(__RCC_SAI1CLKSource__ )\ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI1SEL, (__RCC_SAI1CLKSource__)) +#else +#define __HAL_RCC_SAI1_CONFIG(__RCC_SAI1CLKSource__ )\ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SAI1SEL, (__RCC_SAI1CLKSource__)) +#endif /* RCC_D2CCIP1R_SAI1SEL */ + +/** @brief Macro to get the SAI1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI1CLKSOURCE_PLL: SAI1 clock = PLL + * @arg RCC_SAI1CLKSOURCE_PLL2: SAI1 clock = PLL2 + * @arg RCC_SAI1CLKSOURCE_PLL3: SAI1 clock = PLL3 + * @arg RCC_SAI1CLKSOURCE_CLKP: SAI1 clock = CLKP + * @arg RCC_SAI1CLKSOURCE_PIN: SAI1 clock = External Clock + */ +#if defined(RCC_D2CCIP1R_SAI1SEL) +#define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI1SEL))) +#else +#define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SAI1SEL))) +#endif /* RCC_D2CCIP1R_SAI1SEL */ + +/** + * @brief Macro to Configure the SPDIFRX clock source. + * @param __RCC_SPDIFCLKSource__ defines the SPDIFRX clock source. This clock is derived + * from system PLL, PLL2, PLL3, or internal OSC clock + * This parameter can be one of the following values: + * @arg RCC_SPDIFRXCLKSOURCE_PLL: SPDIFRX clock = PLL + * @arg RCC_SPDIFRXCLKSOURCE_PLL2: SPDIFRX clock = PLL2 + * @arg RCC_SPDIFRXCLKSOURCE_PLL3: SPDIFRX clock = PLL3 + * @arg RCC_SPDIFRXCLKSOURCE_HSI: SPDIFRX clock = HSI + * @retval None + */ +#if defined(RCC_D2CCIP1R_SPDIFSEL) +#define __HAL_RCC_SPDIFRX_CONFIG(__RCC_SPDIFCLKSource__ )\ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL, (__RCC_SPDIFCLKSource__)) +#else +#define __HAL_RCC_SPDIFRX_CONFIG(__RCC_SPDIFCLKSource__ )\ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL, (__RCC_SPDIFCLKSource__)) +#endif /* RCC_D2CCIP1R_SPDIFSEL */ + +/** + * @brief Macro to get the SPDIFRX clock source. + * @retval None + */ +#if defined(RCC_D2CCIP1R_SPDIFSEL) +#define __HAL_RCC_GET_SPDIFRX_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL))) +#else +#define __HAL_RCC_GET_SPDIFRX_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL))) +#endif /* RCC_D2CCIP1R_SPDIFSEL */ + +#if defined(SAI3) +/** + * @brief Macro to Configure the SAI2/3 clock source. + * @param __RCC_SAI23CLKSource__ defines the SAI2/3 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI23CLKSOURCE_PLL: SAI2/3 clock = PLL + * @arg RCC_SAI23CLKSOURCE_PLL2: SAI2/3 clock = PLL2 + * @arg RCC_SAI23CLKSOURCE_PLL3: SAI2/3 clock = PLL3 + * @arg RCC_SAI23CLKSOURCE_CLKP: SAI2/3 clock = CLKP + * @arg RCC_SAI23CLKSOURCE_PIN: SAI2/3 clock = External Clock + * @retval None + */ +#define __HAL_RCC_SAI23_CONFIG(__RCC_SAI23CLKSource__ )\ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI23SEL, (__RCC_SAI23CLKSource__)) + +/** @brief Macro to get the SAI2/3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI23CLKSOURCE_PLL: SAI2/3 clock = PLL + * @arg RCC_SAI23CLKSOURCE_PLL2: SAI2/3 clock = PLL2 + * @arg RCC_SAI23CLKSOURCE_PLL3: SAI2/3 clock = PLL3 + * @arg RCC_SAI23CLKSOURCE_CLKP: SAI2/3 clock = CLKP + * @arg RCC_SAI23CLKSOURCE_PIN: SAI2/3 clock = External Clock + */ +#define __HAL_RCC_GET_SAI23_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SAI23SEL))) + +/** + * @brief Macro to Configure the SAI2 clock source. + * @param __RCC_SAI2CLKSource__ defines the SAI2 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI2CLKSOURCE_PLL: SAI2 clock = PLL + * @arg RCC_SAI2CLKSOURCE_PLL2: SAI2 clock = PLL2 + * @arg RCC_SAI2CLKSOURCE_PLL3: SAI2 clock = PLL3 + * @arg RCC_SAI2CLKSOURCE_CLKP: SAI2 clock = CLKP + * @arg RCC_SAI2CLKSOURCE_PIN: SAI2 clock = External Clock + * @retval None + */ +#define __HAL_RCC_SAI2_CONFIG __HAL_RCC_SAI23_CONFIG + +/** @brief Macro to get the SAI2 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI2CLKSOURCE_PLL: SAI2 clock = PLL + * @arg RCC_SAI2CLKSOURCE_PLL2: SAI2 clock = PLL2 + * @arg RCC_SAI2CLKSOURCE_PLL3: SAI2 clock = PLL3 + * @arg RCC_SAI2CLKSOURCE_CLKP: SAI2 clock = CLKP + * @arg RCC_SAI2CLKSOURCE_PIN: SAI2 clock = External Clock + */ +#define __HAL_RCC_GET_SAI2_SOURCE __HAL_RCC_GET_SAI23_SOURCE + +/** + * @brief Macro to Configure the SAI3 clock source. + * @param __RCC_SAI3CLKSource__ defines the SAI3 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI3CLKSOURCE_PLL: SAI3 clock = PLL + * @arg RCC_SAI3CLKSOURCE_PLL2: SAI3 clock = PLL2 + * @arg RCC_SAI3CLKSOURCE_PLL3: SAI3 clock = PLL3 + * @arg RCC_SAI3CLKSOURCE_CLKP: SAI3 clock = CLKP + * @arg RCC_SAI3CLKSOURCE_PIN: SAI3 clock = External Clock + * @retval None + */ +#define __HAL_RCC_SAI3_CONFIG __HAL_RCC_SAI23_CONFIG + +/** @brief Macro to get the SAI3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI3CLKSOURCE_PLL: SAI3 clock = PLL + * @arg RCC_SAI3CLKSOURCE_PLL2: SAI3 clock = PLL2 + * @arg RCC_SAI3CLKSOURCE_PLL3: SAI3 clock = PLL3 + * @arg RCC_SAI3CLKSOURCE_CLKP: SAI3 clock = CLKP + * @arg RCC_SAI3CLKSOURCE_PIN: SAI3 clock = External Clock + */ +#define __HAL_RCC_GET_SAI3_SOURCE __HAL_RCC_GET_SAI23_SOURCE +#endif /* SAI3 */ + +#if defined(RCC_CDCCIP1R_SAI2ASEL) +/** + * @brief Macro to Configure the SAI2A clock source. + * @param __RCC_SAI2ACLKSource__ defines the SAI2A clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI2ACLKSOURCE_PLL: SAI2A clock = PLL + * @arg RCC_SAI2ACLKSOURCE_PLL2: SAI2A clock = PLL2 + * @arg RCC_SAI2ACLKSOURCE_PLL3: SAI2A clock = PLL3 + * @arg RCC_SAI2ACLKSOURCE_CLKP: SAI2A clock = CLKP + * @arg RCC_SAI2ACLKSOURCE_PIN: SAI2A clock = External Clock + * @arg RCC_SAI2ACLKSOURCE_SPDIF: SAI2A clock = SPDIF Clock + * @retval None + */ +#define __HAL_RCC_SAI2A_CONFIG(__RCC_SAI2ACLKSource__ )\ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SAI2ASEL, (__RCC_SAI2ACLKSource__)) + +/** @brief Macro to get the SAI2A clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI2CLKSOURCE_PLL: SAI2A clock = PLL + * @arg RCC_SAI2CLKSOURCE_PLL2: SAI2A clock = PLL2 + * @arg RCC_SAI2CLKSOURCE_PLL3: SAI2A clock = PLL3 + * @arg RCC_SAI2CLKSOURCE_CLKP: SAI2A clock = CLKP + * @arg RCC_SAI2CLKSOURCE_PIN: SAI2A clock = External Clock + * @arg RCC_SAI2ACLKSOURCE_SPDIF: SAI2A clock = SPDIF Clock + */ +#define __HAL_RCC_GET_SAI2A_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SAI2ASEL))) +#endif /* defined(RCC_CDCCIP1R_SAI2ASEL) */ + +#if defined(RCC_CDCCIP1R_SAI2BSEL) +/** + * @brief Macro to Configure the SAI2B clock source. + * @param __RCC_SAI2BCLKSource__ defines the SAI2B clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI2BCLKSOURCE_PLL: SAI2B clock = PLL + * @arg RCC_SAI2BCLKSOURCE_PLL2: SAI2B clock = PLL2 + * @arg RCC_SAI2BCLKSOURCE_PLL3: SAI2B clock = PLL3 + * @arg RCC_SAI2BCLKSOURCE_CLKP: SAI2B clock = CLKP + * @arg RCC_SAI2BCLKSOURCE_PIN: SAI2B clock = External Clock + * @arg RCC_SAI2BCLKSOURCE_SPDIF: SAI2B clock = SPDIF Clock + * @retval None + */ +#define __HAL_RCC_SAI2B_CONFIG(__RCC_SAI2BCLKSource__ )\ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SAI2BSEL, (__RCC_SAI2BCLKSource__)) + +/** @brief Macro to get the SAI2B clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI2BCLKSOURCE_PLL: SAI2B clock = PLL + * @arg RCC_SAI2BCLKSOURCE_PLL2: SAI2B clock = PLL2 + * @arg RCC_SAI2BCLKSOURCE_PLL3: SAI2B clock = PLL3 + * @arg RCC_SAI2BCLKSOURCE_CLKP: SAI2B clock = CLKP + * @arg RCC_SAI2BCLKSOURCE_PIN: SAI2B clock = External Clock + * @arg RCC_SAI2BCLKSOURCE_SPDIF: SAI2B clock = SPDIF Clock + */ +#define __HAL_RCC_GET_SAI2B_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SAI2BSEL))) +#endif /* defined(RCC_CDCCIP1R_SAI2BSEL) */ + + +#if defined(SAI4_Block_A) +/** + * @brief Macro to Configure the SAI4A clock source. + * @param __RCC_SAI4ACLKSource__ defines the SAI4A clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI4ACLKSOURCE_PLL: SAI4A clock = PLL + * @arg RCC_SAI4ACLKSOURCE_PLL2: SAI4A clock = PLL2 + * @arg RCC_SAI4ACLKSOURCE_PLL3: SAI4A clock = PLL3 + * @arg RCC_SAI4ACLKSOURCE_CLKP: SAI4A clock = CLKP + * @arg RCC_SAI4ACLKSOURCE_PIN: SAI4A clock = External Clock + * @retval None + */ +#define __HAL_RCC_SAI4A_CONFIG(__RCC_SAI4ACLKSource__ )\ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SAI4ASEL, (__RCC_SAI4ACLKSource__)) + +/** @brief Macro to get the SAI4A clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI4ACLKSOURCE_PLL: SAI4B clock = PLL + * @arg RCC_SAI4ACLKSOURCE_PLL2: SAI4B clock = PLL2 + * @arg RCC_SAI4ACLKSOURCE_PLL3: SAI4B clock = PLL3 + * @arg RCC_SAI4ACLKSOURCE_CLKP: SAI4B clock = CLKP + * @arg RCC_SAI4ACLKSOURCE_PIN: SAI4B clock = External Clock + */ +#define __HAL_RCC_GET_SAI4A_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SAI4ASEL))) +#endif /* SAI4_Block_A */ + +#if defined(SAI4_Block_B) +/** + * @brief Macro to Configure the SAI4B clock source. + * @param __RCC_SAI4BCLKSource__ defines the SAI4B clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SAI4BCLKSOURCE_PLL: SAI4B clock = PLL + * @arg RCC_SAI4BCLKSOURCE_PLL2: SAI4B clock = PLL2 + * @arg RCC_SAI4BCLKSOURCE_PLL3: SAI4B clock = PLL3 + * @arg RCC_SAI4BCLKSOURCE_CLKP: SAI4B clock = CLKP + * @arg RCC_SAI4BCLKSOURCE_PIN: SAI4B clock = External Clock + * @retval None + */ +#define __HAL_RCC_SAI4B_CONFIG(__RCC_SAI4BCLKSource__ )\ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SAI4BSEL, (__RCC_SAI4BCLKSource__)) + +/** @brief Macro to get the SAI4B clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SAI4BCLKSOURCE_PLL: SAI4B clock = PLL + * @arg RCC_SAI4BCLKSOURCE_PLL2: SAI4B clock = PLL2 + * @arg RCC_SAI4BCLKSOURCE_PLL3: SAI4B clock = PLL3 + * @arg RCC_SAI4BCLKSOURCE_CLKP: SAI4B clock = CLKP + * @arg RCC_SAI4BCLKSOURCE_PIN: SAI4B clock = External Clock + */ +#define __HAL_RCC_GET_SAI4B_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SAI4BSEL))) +#endif /* SAI4_Block_B */ + +/** @brief macro to configure the I2C1/2/3/5* clock (I2C123CLK). + * + * @param __I2C1235CLKSource__ specifies the I2C1/2/3/5* clock source. + * This parameter can be one of the following values: + * @arg RCC_I2C123CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1/2/3/5* clock + * @arg RCC_I2C123CLKSOURCE_PLL3: PLL3 selected as I2C1/2/3/5* clock + * @arg RCC_I2C123CLKSOURCE_HSI: HSI selected as I2C1/2/3/5* clock + * @arg RCC_I2C123CLKSOURCE_CSI: CSI selected as I2C1/2/3/5* clock + * + * (**): Available on stm32h72xxx and stm32h73xxx family lines. + */ +#if defined(RCC_D2CCIP2R_I2C123SEL) +#define __HAL_RCC_I2C123_CONFIG(__I2C1235CLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C123SEL, (uint32_t)(__I2C1235CLKSource__)) +#elif defined(RCC_CDCCIP2R_I2C123SEL) +#define __HAL_RCC_I2C123_CONFIG(__I2C1235CLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_I2C123SEL, (uint32_t)(__I2C1235CLKSource__)) +#else /* RCC_D2CCIP2R_I2C1235SEL */ +#define __HAL_RCC_I2C1235_CONFIG(__I2C1235CLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C1235SEL, (uint32_t)(__I2C1235CLKSource__)) +/* alias */ +#define __HAL_RCC_I2C123_CONFIG __HAL_RCC_I2C1235_CONFIG +#endif /* RCC_D2CCIP2R_I2C123SEL */ + +/** @brief macro to get the I2C1/2/3/5* clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_I2C123CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1/2/3/5* clock + * @arg RCC_I2C123CLKSOURCE_PLL3: PLL3 selected as I2C1/2/3/5* clock + * @arg RCC_I2C123CLKSOURCE_HSI: HSI selected as I2C1/2/3/5* clock + * @arg RCC_I2C123CLKSOURCE_CSI: CSI selected as I2C1/2/3/5* clock + * + * (**): Available on stm32h72xxx and stm32h73xxx family lines. + */ +#if defined(RCC_D2CCIP2R_I2C123SEL) +#define __HAL_RCC_GET_I2C123_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C123SEL))) +#elif defined(RCC_CDCCIP2R_I2C123SEL) +#define __HAL_RCC_GET_I2C123_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_I2C123SEL))) +#else /* RCC_D2CCIP2R_I2C1235SEL */ +#define __HAL_RCC_GET_I2C1235_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_I2C1235SEL))) +/* alias */ +#define __HAL_RCC_GET_I2C123_SOURCE __HAL_RCC_GET_I2C1235_SOURCE +#endif /* RCC_D2CCIP2R_I2C123SEL */ + +/** @brief macro to configure the I2C1 clock (I2C1CLK). + * + * @param __I2C1CLKSource__ specifies the I2C1 clock source. + * This parameter can be one of the following values: + * @arg RCC_I2C1CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1 clock + * @arg RCC_I2C1CLKSOURCE_PLL3: PLL3 selected as I2C1 clock + * @arg RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock + * @arg RCC_I2C1CLKSOURCE_CSI: CSI selected as I2C1 clock + */ +#if defined(I2C5) +#define __HAL_RCC_I2C1_CONFIG __HAL_RCC_I2C1235_CONFIG +#else +#define __HAL_RCC_I2C1_CONFIG __HAL_RCC_I2C123_CONFIG +#endif /*I2C5*/ + +/** @brief macro to get the I2C1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_I2C1CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1 clock + * @arg RCC_I2C1CLKSOURCE_PLL3: PLL3 selected as I2C1 clock + * @arg RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock + * @arg RCC_I2C1CLKSOURCE_CSI: CSI selected as I2C1 clock + */ +#if defined(I2C5) +#define __HAL_RCC_GET_I2C1_SOURCE __HAL_RCC_GET_I2C1235_SOURCE +#else +#define __HAL_RCC_GET_I2C1_SOURCE __HAL_RCC_GET_I2C123_SOURCE +#endif /*I2C5*/ + +/** @brief macro to configure the I2C2 clock (I2C2CLK). + * + * @param __I2C2CLKSource__ specifies the I2C2 clock source. + * This parameter can be one of the following values: + * @arg RCC_I2C2CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C2 clock + * @arg RCC_I2C2CLKSOURCE_PLL3: PLL3 selected as I2C2 clock + * @arg RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock + * @arg RCC_I2C2CLKSOURCE_CSI: CSI selected as I2C2 clock + */ +#if defined(I2C5) +#define __HAL_RCC_I2C2_CONFIG __HAL_RCC_I2C1235_CONFIG +#else +#define __HAL_RCC_I2C2_CONFIG __HAL_RCC_I2C123_CONFIG +#endif /*I2C5*/ + +/** @brief macro to get the I2C2 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_I2C2CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C2 clock + * @arg RCC_I2C2CLKSOURCE_PLL3: PLL3 selected as I2C2 clock + * @arg RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock + * @arg RCC_I2C2CLKSOURCE_CSI: CSI selected as I2C2 clock + */ +#if defined(I2C5) +#define __HAL_RCC_GET_I2C2_SOURCE __HAL_RCC_GET_I2C1235_SOURCE +#else +#define __HAL_RCC_GET_I2C2_SOURCE __HAL_RCC_GET_I2C123_SOURCE +#endif /*I2C5*/ + +/** @brief macro to configure the I2C3 clock (I2C3CLK). + * + * @param __I2C3CLKSource__ specifies the I2C3 clock source. + * This parameter can be one of the following values: + * @arg RCC_I2C3CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C3 clock + * @arg RCC_I2C3CLKSOURCE_PLL3: PLL3 selected as I2C3 clock + * @arg RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock + * @arg RCC_I2C3CLKSOURCE_CSI: CSI selected as I2C3 clock + */ +#if defined(I2C5) +#define __HAL_RCC_I2C3_CONFIG __HAL_RCC_I2C1235_CONFIG +#else +#define __HAL_RCC_I2C3_CONFIG __HAL_RCC_I2C123_CONFIG +#endif /*I2C5*/ + +/** @brief macro to get the I2C3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_I2C3CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C3 clock + * @arg RCC_I2C3CLKSOURCE_PLL3: PLL3 selected as I2C3 clock + * @arg RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock + * @arg RCC_I2C3CLKSOURCE_CSI: CSI selected as I2C3 clock + */ +#if defined(I2C5) +#define __HAL_RCC_GET_I2C3_SOURCE __HAL_RCC_GET_I2C1235_SOURCE +#else +#define __HAL_RCC_GET_I2C3_SOURCE __HAL_RCC_GET_I2C123_SOURCE +#endif /*I2C5*/ + +/** @brief macro to configure the I2C4 clock (I2C4CLK). + * + * @param __I2C4CLKSource__ specifies the I2C4 clock source. + * This parameter can be one of the following values: + * @arg RCC_I2C4CLKSOURCE_D3PCLK1: D3PCLK1 selected as I2C4 clock + * @arg RCC_I2C4CLKSOURCE_PLL3: PLL3 selected as I2C4 clock + * @arg RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock + * @arg RCC_I2C4CLKSOURCE_CSI: CSI selected as I2C4 clock + */ +#if defined(RCC_D3CCIPR_I2C4SEL) +#define __HAL_RCC_I2C4_CONFIG(__I2C4CLKSource__) \ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_I2C4SEL, (uint32_t)(__I2C4CLKSource__)) +#else +#define __HAL_RCC_I2C4_CONFIG(__I2C4CLKSource__) \ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_I2C4SEL, (uint32_t)(__I2C4CLKSource__)) +#endif /* RCC_D3CCIPR_I2C4SEL */ + +/** @brief macro to get the I2C4 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_I2C4CLKSOURCE_D3PCLK1: D3PCLK1 selected as I2C4 clock + * @arg RCC_I2C4CLKSOURCE_PLL3: PLL3 selected as I2C4 clock + * @arg RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock + * @arg RCC_I2C4CLKSOURCE_CSI: CSI selected as I2C4 clock + */ +#if defined(RCC_D3CCIPR_I2C4SEL) +#define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_I2C4SEL))) +#else +#define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_I2C4SEL))) +#endif /* RCC_D3CCIPR_I2C4SEL */ + +#if defined(I2C5) +/** @brief macro to configure the I2C5 clock (I2C5CLK). + * + * @param __I2C5CLKSource__ specifies the I2C5 clock source. + * This parameter can be one of the following values: + * @arg RCC_I2C5CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C5 clock + * @arg RCC_I2C5CLKSOURCE_PLL3: PLL3 selected as I2C5 clock + * @arg RCC_I2C5CLKSOURCE_HSI: HSI selected as I2C5 clock + * @arg RCC_I2C5CLKSOURCE_CSI: CSI selected as I2C5 clock + */ +#define __HAL_RCC_I2C5_CONFIG __HAL_RCC_I2C1235_CONFIG +#endif /* I2C5 */ + +#if defined(I2C5) +/** @brief macro to get the I2C5 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_I2C5CLKSOURCE_D2PCLK1: D2PCLK5 selected as I2C5 clock + * @arg RCC_I2C5CLKSOURCE_PLL3: PLL3 selected as I2C5 clock + * @arg RCC_I2C5CLKSOURCE_HSI: HSI selected as I2C5 clock + * @arg RCC_I2C5CLKSOURCE_CSI: CSI selected as I2C5 clock + */ +#define __HAL_RCC_GET_I2C5_SOURCE __HAL_RCC_GET_I2C1235_SOURCE +#endif /* I2C5 */ + +/** @brief macro to configure the USART1/6/9* /10* clock (USART16CLK). + * + * @param __USART16910CLKSource__ specifies the USART1/6/9* /10* clock source. + * This parameter can be one of the following values: + * @arg RCC_USART16CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_HSI: HSI selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_CSI: CSI Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_LSE: LSE selected as USART1/6/9* /10* clock + * + * (*) : Available on some STM32H7 lines only. + */ +#if defined(RCC_D2CCIP2R_USART16SEL) +#define __HAL_RCC_USART16_CONFIG(__USART16910CLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16SEL, (uint32_t)(__USART16910CLKSource__)) +#elif defined(RCC_CDCCIP2R_USART16910SEL) +#define __HAL_RCC_USART16910_CONFIG(__USART16910CLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_USART16910SEL, (uint32_t)(__USART16910CLKSource__)) +/* alias */ +#define __HAL_RCC_USART16_CONFIG __HAL_RCC_USART16910_CONFIG +#else /* RCC_D2CCIP2R_USART16910SEL */ +#define __HAL_RCC_USART16910_CONFIG(__USART16910CLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16910SEL, (uint32_t)(__USART16910CLKSource__)) +/* alias */ +#define __HAL_RCC_USART16_CONFIG __HAL_RCC_USART16910_CONFIG +#endif /* RCC_D2CCIP2R_USART16SEL */ + +/** @brief macro to get the USART1/6/9* /10* clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART16CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_HSI: HSI selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_CSI: CSI Clock selected as USART1/6/9* /10* clock + * @arg RCC_USART16CLKSOURCE_LSE: LSE selected as USART1/6/9* /10* clock + * + * (*) : Available on some STM32H7 lines only. + */ +#if defined(RCC_D2CCIP2R_USART16SEL) +#define __HAL_RCC_GET_USART16_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16SEL))) +#elif defined(RCC_CDCCIP2R_USART16910SEL) +#define __HAL_RCC_GET_USART16910_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_USART16910SEL))) +/* alias*/ +#define __HAL_RCC_GET_USART16_SOURCE __HAL_RCC_GET_USART16910_SOURCE +#else /* RCC_D2CCIP2R_USART16910SEL */ +#define __HAL_RCC_GET_USART16910_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART16910SEL))) +/* alias */ +#define __HAL_RCC_GET_USART16_SOURCE __HAL_RCC_GET_USART16910_SOURCE +#endif /* RCC_D2CCIP2R_USART16SEL */ + +/** @brief macro to configure the USART234578 clock (USART234578CLK). + * + * @param __USART234578CLKSource__ specifies the USART2/3/4/5/7/8 clock source. + * This parameter can be one of the following values: + * @arg RCC_USART234578CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_HSI: HSI selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_CSI: CSI Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_LSE: LSE selected as USART2/3/4/5/7/8 clock + */ +#if defined(RCC_D2CCIP2R_USART28SEL) +#define __HAL_RCC_USART234578_CONFIG(__USART234578CLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USART28SEL, (uint32_t)(__USART234578CLKSource__)) +#else +#define __HAL_RCC_USART234578_CONFIG(__USART234578CLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_USART234578SEL, (uint32_t)(__USART234578CLKSource__)) +#endif /* RCC_D2CCIP2R_USART28SEL */ + +/** @brief macro to get the USART2/3/4/5/7/8 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART234578CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_HSI: HSI selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_CSI: CSI Clock selected as USART2/3/4/5/7/8 clock + * @arg RCC_USART234578CLKSOURCE_LSE: LSE selected as USART2/3/4/5/7/8 clock + */ +#if defined(RCC_D2CCIP2R_USART28SEL) +#define __HAL_RCC_GET_USART234578_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USART28SEL))) +#else +#define __HAL_RCC_GET_USART234578_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_USART234578SEL))) +#endif /* RCC_D2CCIP2R_USART28SEL */ + +/** @brief macro to configure the USART1 clock (USART1CLK). + * + * @param __USART1CLKSource__ specifies the USART1 clock source. + * This parameter can be one of the following values: + * @arg RCC_USART1CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_CSI: CSI Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock + */ +#define __HAL_RCC_USART1_CONFIG __HAL_RCC_USART16_CONFIG + +/** @brief macro to get the USART1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART1CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_CSI: CSI Clock selected as USART1 clock + * @arg RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock + */ +#define __HAL_RCC_GET_USART1_SOURCE __HAL_RCC_GET_USART16_SOURCE + +/** @brief macro to configure the USART2 clock (USART2CLK). + * + * @param __USART2CLKSource__ specifies the USART2 clock source. + * This parameter can be one of the following values: + * @arg RCC_USART2CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_CSI: CSI Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock + */ +#define __HAL_RCC_USART2_CONFIG __HAL_RCC_USART234578_CONFIG + +/** @brief macro to get the USART2 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART2CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_CSI: CSI Clock selected as USART2 clock + * @arg RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock + */ +#define __HAL_RCC_GET_USART2_SOURCE __HAL_RCC_GET_USART234578_SOURCE + +/** @brief macro to configure the USART3 clock (USART3CLK). + * + * @param __USART3CLKSource__ specifies the USART3 clock source. + * This parameter can be one of the following values: + * @arg RCC_USART3CLKSOURCE_D2PCLK1: APB1 Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_PLL2: PLL2_Q Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_PLL3: PLL3_Q Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_CSI: CSI Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock + */ +#define __HAL_RCC_USART3_CONFIG __HAL_RCC_USART234578_CONFIG + +/** @brief macro to get the USART3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART2CLKSOURCE_D2PCLK1: APB1 Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_PLL2: PLL2_Q Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_PLL3: PLL3_Q Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_CSI: CSI Clock selected as USART3 clock + * @arg RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock + */ +#define __HAL_RCC_GET_USART3_SOURCE __HAL_RCC_GET_USART234578_SOURCE + +/** @brief macro to configure the UART4 clock (UART4CLK). + * + * @param __UART4CLKSource__ specifies the UART4 clock source. + * This parameter can be one of the following values: + * @arg RCC_UART4CLKSOURCE_D2PCLK1: APB1 Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_PLL2: PLL2_Q Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_PLL3: PLL3_Q Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_CSI: CSI Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock + */ +#define __HAL_RCC_UART4_CONFIG __HAL_RCC_USART234578_CONFIG + +/** @brief macro to get the UART4 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_UART4CLKSOURCE_D2PCLK1: APB1 Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_PLL2: PLL2_Q Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_PLL3: PLL3_Q Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_CSI: CSI Clock selected as UART4 clock + * @arg RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock + */ +#define __HAL_RCC_GET_UART4_SOURCE __HAL_RCC_GET_USART234578_SOURCE + +/** @brief macro to configure the UART5 clock (UART5CLK). + * + * @param __UART5CLKSource__ specifies the UART5 clock source. + * This parameter can be one of the following values: + * @arg RCC_UART5CLKSOURCE_D2PCLK1: APB1 Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_PLL2: PLL2_Q Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_PLL3: PLL3_Q Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_CSI: CSI Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock + */ +#define __HAL_RCC_UART5_CONFIG __HAL_RCC_USART234578_CONFIG + +/** @brief macro to get the UART5 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_UART5CLKSOURCE_D2PCLK1: APB1 Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_PLL2: PLL2_Q Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_PLL3: PLL3_Q Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_CSI: CSI Clock selected as UART5 clock + * @arg RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock + */ +#define __HAL_RCC_GET_UART5_SOURCE __HAL_RCC_GET_USART234578_SOURCE + +/** @brief macro to configure the USART6 clock (USART6CLK). + * + * @param __USART6CLKSource__ specifies the USART6 clock source. + * This parameter can be one of the following values: + * @arg RCC_USART6CLKSOURCE_D2PCLK2: APB2 Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_PLL2: PLL2_Q Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_PLL3: PLL3_Q Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_CSI: CSI Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock + */ +#define __HAL_RCC_USART6_CONFIG __HAL_RCC_USART16_CONFIG + +/** @brief macro to get the USART6 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART6CLKSOURCE_D2PCLK2: APB2 Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_PLL2: PLL2_Q Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_PLL3: PLL3_Q Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_CSI: CSI Clock selected as USART6 clock + * @arg RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock + */ +#define __HAL_RCC_GET_USART6_SOURCE __HAL_RCC_GET_USART16_SOURCE + +/** @brief macro to configure the UART5 clock (UART7CLK). + * + * @param __UART7CLKSource__ specifies the UART7 clock source. + * This parameter can be one of the following values: + * @arg RCC_UART7CLKSOURCE_D2PCLK1: APB1 Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_PLL2: PLL2_Q Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_PLL3: PLL3_Q Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_CSI: CSI Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock + */ +#define __HAL_RCC_UART7_CONFIG __HAL_RCC_USART234578_CONFIG + +/** @brief macro to get the UART7 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_UART7CLKSOURCE_D2PCLK1: APB1 Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_PLL2: PLL2_Q Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_PLL3: PLL3_Q Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_CSI: CSI Clock selected as UART7 clock + * @arg RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock + */ +#define __HAL_RCC_GET_UART7_SOURCE __HAL_RCC_GET_USART234578_SOURCE + +/** @brief macro to configure the UART8 clock (UART8CLK). + * + * @param __UART8CLKSource__ specifies the UART8 clock source. + * This parameter can be one of the following values: + * @arg RCC_UART8CLKSOURCE_D2PCLK1: APB1 Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_PLL2: PLL2_Q Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_PLL3: PLL3_Q Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_CSI: CSI Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock + */ +#define __HAL_RCC_UART8_CONFIG __HAL_RCC_USART234578_CONFIG + +/** @brief macro to get the UART8 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_UART8CLKSOURCE_D2PCLK1: APB1 Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_PLL2: PLL2_Q Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_PLL3: PLL3_Q Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_CSI: CSI Clock selected as UART8 clock + * @arg RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock + */ +#define __HAL_RCC_GET_UART8_SOURCE __HAL_RCC_GET_USART234578_SOURCE + +#if defined(UART9) +/** @brief macro to configure the UART9 clock (UART9CLK). + * + * @param __UART8CLKSource__ specifies the UART8 clock source. + * This parameter can be one of the following values: + * @arg RCC_UART9CLKSOURCE_D2PCLK1: APB1 Clock selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_PLL2: PLL2_Q Clock selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_PLL3: PLL3_Q Clock selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_HSI: HSI selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_CSI: CSI Clock selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_LSE: LSE selected as UART9 clock + */ +#define __HAL_RCC_UART9_CONFIG __HAL_RCC_USART16_CONFIG + +/** @brief macro to get the UART9 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_UART9CLKSOURCE_D2PCLK1: APB1 Clock selected as UART99 clock + * @arg RCC_UART9CLKSOURCE_PLL2: PLL2_Q Clock selected as UART99 clock + * @arg RCC_UART9CLKSOURCE_PLL3: PLL3_Q Clock selected as UART99 clock + * @arg RCC_UART9CLKSOURCE_HSI: HSI selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_CSI: CSI Clock selected as UART9 clock + * @arg RCC_UART9CLKSOURCE_LSE: LSE selected as UART9 clock + */ +#define __HAL_RCC_GET_UART9_SOURCE __HAL_RCC_GET_USART16_SOURCE +#endif /* UART9 */ + +#if defined(USART10) +/** @brief macro to configure the USART10 clock (USART10CLK). + * + * @param __UART8CLKSource__ specifies the UART8 clock source. + * This parameter can be one of the following values: + * @arg RCC_USART10CLKSOURCE_D2PCLK1: APB1 Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_PLL2: PLL2_Q Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_PLL3: PLL3_Q Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_HSI: HSI selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_CSI: CSI Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_LSE: LSE selected as USART10 clock + */ +#define __HAL_RCC_USART10_CONFIG __HAL_RCC_USART16_CONFIG + +/** @brief macro to get the USART10 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USART10CLKSOURCE_D2PCLK1: APB1 Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_PLL2: PLL2_Q Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_PLL3: PLL3_Q Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_HSI: HSI selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_CSI: CSI Clock selected as USART10 clock + * @arg RCC_USART10CLKSOURCE_LSE: LSE selected as USART10 clock + */ +#define __HAL_RCC_GET_USART10_SOURCE __HAL_RCC_GET_USART16_SOURCE +#endif /* USART10 */ + +/** @brief macro to configure the LPUART1 clock (LPUART1CLK). + * + * @param __LPUART1CLKSource__ specifies the LPUART1 clock source. + * This parameter can be one of the following values: + * @arg RCC_LPUART1CLKSOURCE_D3PCLK1: APB4 Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_PLL2: PLL2_Q Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_PLL3: PLL3_Q Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_HSI: HSI selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_CSI: CSI Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_LSE: LSE selected as LPUART1 clock + */ +#if defined (RCC_D3CCIPR_LPUART1SEL) +#define __HAL_RCC_LPUART1_CONFIG(__LPUART1CLKSource__) \ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL, (uint32_t)(__LPUART1CLKSource__)) +#else +#define __HAL_RCC_LPUART1_CONFIG(__LPUART1CLKSource__) \ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL, (uint32_t)(__LPUART1CLKSource__)) +#endif /* RCC_D3CCIPR_LPUART1SEL */ + +/** @brief macro to get the LPUART1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPUART1CLKSOURCE_D3PCLK1: APB4 Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_PLL2: PLL2_Q Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_PLL3: PLL3_Q Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_HSI: HSI selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_CSI: CSI Clock selected as LPUART1 clock + * @arg RCC_LPUART1CLKSOURCE_LSE: LSE selected as LPUART1 clock + */ +#if defined (RCC_D3CCIPR_LPUART1SEL) +#define __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL))) +#else +#define __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL))) +#endif /* RCC_D3CCIPR_LPUART1SEL */ + +/** @brief macro to configure the LPTIM1 clock source. + * + * @param __LPTIM1CLKSource__ specifies the LPTIM1 clock source. + * This parameter can be one of the following values: + * @arg RCC_LPTIM1CLKSOURCE_D2PCLK1: APB1 Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_LSI: LSI Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_CLKP: CLKP selected as LPTIM1 clock + */ +#if defined(RCC_D2CCIP2R_LPTIM1SEL) +#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1CLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_LPTIM1SEL, (uint32_t)(__LPTIM1CLKSource__)) +#else +#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1CLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_LPTIM1SEL, (uint32_t)(__LPTIM1CLKSource__)) +#endif /* RCC_D2CCIP2R_LPTIM1SEL */ + +/** @brief macro to get the LPTIM1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPTIM1CLKSOURCE_D2PCLK1: APB1 Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_LSI: LSI Clock selected as LPTIM1 clock + * @arg RCC_LPTIM1CLKSOURCE_CLKP: CLKP selected as LPTIM1 clock + */ +#if defined(RCC_D2CCIP2R_LPTIM1SEL) +#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_LPTIM1SEL))) +#else +#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_LPTIM1SEL))) +#endif /* RCC_D2CCIP2R_LPTIM1SEL */ + +/** @brief macro to configure the LPTIM2 clock source. + * + * @param __LPTIM2CLKSource__ specifies the LPTIM2 clock source. + * This parameter can be one of the following values: + * @arg RCC_LPTIM2CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_LSE: LSE selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_LSI: LSI Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_CLKP: CLKP selected as LPTIM2 clock + */ +#if defined(RCC_D3CCIPR_LPTIM2SEL) +#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2CLKSource__) \ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2CLKSource__)) +#else +#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2CLKSource__) \ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2CLKSource__)) +#endif /* RCC_D3CCIPR_LPTIM2SEL */ + +/** @brief macro to get the LPTIM2 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPTIM2CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_LSE: LSE selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_LSI: LSI Clock selected as LPTIM2 clock + * @arg RCC_LPTIM2CLKSOURCE_CLKP: CLKP selected as LPTIM2 clock + */ +#if defined(RCC_D3CCIPR_LPTIM2SEL) +#define __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM2SEL))) +#else +#define __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_LPTIM2SEL))) +#endif /* RCC_D3CCIPR_LPTIM2SEL */ + +/** @brief macro to configure the LPTIM3/4/5 clock source. + * + * @param __LPTIM345CLKSource__ specifies the LPTIM3/4/5 clock source. + * @arg RCC_LPTIM345CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_LSE: LSE selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_LSI: LSI Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_CLKP: CLKP selected as LPTIM3/4/5 clock + */ +#if defined(RCC_D3CCIPR_LPTIM345SEL) +#define __HAL_RCC_LPTIM345_CONFIG(__LPTIM345CLKSource__) \ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM345SEL, (uint32_t)(__LPTIM345CLKSource__)) +#else +#define __HAL_RCC_LPTIM345_CONFIG(__LPTIM345CLKSource__) \ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_LPTIM3SEL, (uint32_t)(__LPTIM345CLKSource__)) +#endif /* RCC_D3CCIPR_LPTIM345SEL */ + +/** @brief macro to get the LPTIM3/4/5 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPTIM345CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_LSE: LSE selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_LSI: LSI Clock selected as LPTIM3/4/5 clock + * @arg RCC_LPTIM345CLKSOURCE_CLKP: CLKP selected as LPTIM3/4/5 clock + */ +#if defined(RCC_D3CCIPR_LPTIM345SEL) +#define __HAL_RCC_GET_LPTIM345_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPTIM345SEL))) +#else +#define __HAL_RCC_GET_LPTIM345_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_LPTIM3SEL))) +#endif /* RCC_D3CCIPR_LPTIM345SEL */ + +/** @brief macro to configure the LPTIM3 clock source. + * + * @param __LPTIM3CLKSource__ specifies the LPTIM3 clock source. + * @arg RCC_LPTIM3CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_LSE: LSE selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_LSI: LSI Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_CLKP: CLKP selected as LPTIM3 clock + */ +#define __HAL_RCC_LPTIM3_CONFIG __HAL_RCC_LPTIM345_CONFIG + +/** @brief macro to get the LPTIM3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPTIM3CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_LSE: LSE selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_LSI: LSI Clock selected as LPTIM3 clock + * @arg RCC_LPTIM3CLKSOURCE_CLKP: CLKP selected as LPTIM3 clock + */ +#define __HAL_RCC_GET_LPTIM3_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE + +#if defined(LPTIM4) +/** @brief macro to configure the LPTIM4 clock source. + * + * @param __LPTIM4CLKSource__ specifies the LPTIM4 clock source. + * @arg RCC_LPTIM4CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_LSE: LSE selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_LSI: LSI Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_CLKP: CLKP selected as LPTIM4 clock + */ +#define __HAL_RCC_LPTIM4_CONFIG __HAL_RCC_LPTIM345_CONFIG + + +/** @brief macro to get the LPTIM4 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPTIM4CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_LSE: LSE selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_LSI: LSI Clock selected as LPTIM4 clock + * @arg RCC_LPTIM4CLKSOURCE_CLKP: CLKP selected as LPTIM4 clock + */ +#define __HAL_RCC_GET_LPTIM4_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE +#endif /* LPTIM4 */ + +#if defined(LPTIM5) +/** @brief macro to configure the LPTIM5 clock source. + * + * @param __LPTIM5CLKSource__ specifies the LPTIM5 clock source. + * @arg RCC_LPTIM5CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_LSE: LSE selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_LSI: LSI Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_CLKP: CLKP selected as LPTIM5 clock + */ +#define __HAL_RCC_LPTIM5_CONFIG __HAL_RCC_LPTIM345_CONFIG + + +/** @brief macro to get the LPTIM5 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_LPTIM5CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_LSE: LSE selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_LSI: LSI Clock selected as LPTIM5 clock + * @arg RCC_LPTIM5CLKSOURCE_CLKP: CLKP selected as LPTIM5 clock + */ +#define __HAL_RCC_GET_LPTIM5_SOURCE __HAL_RCC_GET_LPTIM345_SOURCE +#endif /* LPTIM5 */ + +#if defined(QUADSPI) +/** @brief macro to configure the QSPI clock source. + * + * @param __QSPICLKSource__ specifies the QSPI clock source. + * @arg RCC_RCC_QSPICLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as QSPI clock + * @arg RCC_RCC_QSPICLKSOURCE_PLL : PLL1_Q Clock selected as QSPI clock + * @arg RCC_RCC_QSPICLKSOURCE_PLL2 : PLL2_R Clock selected as QSPI clock + * @arg RCC_RCC_QSPICLKSOURCE_CLKP CLKP selected as QSPI clock + */ +#define __HAL_RCC_QSPI_CONFIG(__QSPICLKSource__) \ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL, (uint32_t)(__QSPICLKSource__)) + + +/** @brief macro to get the QSPI clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_RCC_QSPICLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as QSPI clock + * @arg RCC_RCC_QSPICLKSOURCE_PLL : PLL1_Q Clock selected as QSPI clock + * @arg RCC_RCC_QSPICLKSOURCE_PLL2 : PLL2_R Clock selected as QSPI clock + * @arg RCC_RCC_QSPICLKSOURCE_CLKP CLKP selected as QSPI clock + */ +#define __HAL_RCC_GET_QSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL))) +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) +/** @brief macro to configure the OSPI clock source. + * + * @param __OSPICLKSource__ specifies the OSPI clock source. + * @arg RCC_RCC_OSPICLKSOURCE_CDHCLK: Domain1 HCLK Clock selected as OSPI clock + * @arg RCC_RCC_OSPICLKSOURCE_PLL : PLL1_Q Clock selected as OSPI clock + * @arg RCC_RCC_OSPICLKSOURCE_PLL2 : PLL2_R Clock selected as OSPI clock + * @arg RCC_RCC_OSPICLKSOURCE_CLKP CLKP selected as OSPI clock + */ +#if defined(RCC_CDCCIPR_OCTOSPISEL) +#define __HAL_RCC_OSPI_CONFIG(__OSPICLKSource__) \ + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_OCTOSPISEL, (uint32_t)(__OSPICLKSource__)) +#else +#define __HAL_RCC_OSPI_CONFIG(__OSPICLKSource__) \ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_OCTOSPISEL, (uint32_t)(__OSPICLKSource__)) +#endif /* RCC_CDCCIPR_OCTOSPISEL */ + +/** @brief macro to get the OSPI clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_RCC_OSPICLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as OSPI clock + * @arg RCC_RCC_OSPICLKSOURCE_PLL : PLL1_Q Clock selected as OSPI clock + * @arg RCC_RCC_OSPICLKSOURCE_PLL2 : PLL2_R Clock selected as OSPI clock + * @arg RCC_RCC_OSPICLKSOURCE_CLKP CLKP selected as OSPI clock + */ +#if defined(RCC_CDCCIPR_OCTOSPISEL) +#define __HAL_RCC_GET_OSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_OCTOSPISEL))) +#else +#define __HAL_RCC_GET_OSPI_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_OCTOSPISEL))) +#endif /* RCC_CDCCIPR_OCTOSPISEL */ +#endif /* defined(OCTOSPI1) || defined(OCTOSPI2) */ + + +#if defined(DSI) +/** @brief macro to configure the DSI clock source. + * + * @param __DSICLKSource__ specifies the DSI clock source. + * @arg RCC_RCC_DSICLKSOURCE_PHY:DSI clock from PHY is selected as DSI byte lane clock + * @arg RCC_RCC_DSICLKSOURCE_PLL2 : PLL2_Q Clock clock is selected as DSI byte lane clock + */ +#define __HAL_RCC_DSI_CONFIG(__DSICLKSource__) \ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_DSISEL, (uint32_t)(__DSICLKSource__)) + + +/** @brief macro to get the DSI clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_RCC_DSICLKSOURCE_PHY: DSI clock from PHY is selected as DSI byte lane clock + * @arg RCC_RCC_DSICLKSOURCE_PLL2: PLL2_Q Clock clock is selected as DSI byte lane clock + */ +#define __HAL_RCC_GET_DSI_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_DSISEL))) +#endif /*DSI*/ + +/** @brief macro to configure the FMC clock source. + * + * @param __FMCCLKSource__ specifies the FMC clock source. + * @arg RCC_RCC_FMCCLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as FMC clock + * @arg RCC_RCC_FMCCLKSOURCE_PLL : PLL1_Q Clock selected as FMC clock + * @arg RCC_RCC_FMCCLKSOURCE_PLL2 : PLL2_R Clock selected as FMC clock + * @arg RCC_RCC_FMCCLKSOURCE_CLKP CLKP selected as FMC clock + */ +#if defined(RCC_D1CCIPR_FMCSEL) +#define __HAL_RCC_FMC_CONFIG(__FMCCLKSource__) \ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL, (uint32_t)(__FMCCLKSource__)) +#else +#define __HAL_RCC_FMC_CONFIG(__FMCCLKSource__) \ + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_FMCSEL, (uint32_t)(__FMCCLKSource__)) +#endif /* RCC_D1CCIPR_FMCSEL */ + +/** @brief macro to get the FMC clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_RCC_FMCCLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as FMC clock + * @arg RCC_RCC_FMCCLKSOURCE_PLL : PLL1_Q Clock selected as FMC clock + * @arg RCC_RCC_FMCCLKSOURCE_PLL2 : PLL2_R Clock selected as FMC clock + * @arg RCC_RCC_FMCCLKSOURCE_CLKP CLKP selected as FMC clock + */ +#if defined(RCC_D1CCIPR_FMCSEL) +#define __HAL_RCC_GET_FMC_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL))) +#else +#define __HAL_RCC_GET_FMC_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_FMCSEL))) +#endif /* RCC_D1CCIPR_FMCSEL */ + +/** @brief Macro to configure the USB clock (USBCLK). + * @param __USBCLKSource__ specifies the USB clock source. + * This parameter can be one of the following values: + * @arg RCC_USBCLKSOURCE_PLL: PLL1Q selected as USB clock + * @arg RCC_USBCLKSOURCE_PLL3: PLL3Q Clock selected as USB clock + * @arg RCC_USBCLKSOURCE_HSI48: RC48 MHZ Clock selected as USB clock + */ +#if defined(RCC_D2CCIP2R_USBSEL) +#define __HAL_RCC_USB_CONFIG(__USBCLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL, (uint32_t)(__USBCLKSource__)) +#else +#define __HAL_RCC_USB_CONFIG(__USBCLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_USBSEL, (uint32_t)(__USBCLKSource__)) +#endif /* RCC_D2CCIP2R_USBSEL */ + +/** @brief Macro to get the USB clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_USBCLKSOURCE_PLL: PLL1Q selected as USB clock + * @arg RCC_USBCLKSOURCE_PLL3: PLL3Q Clock selected as USB clock + * @arg RCC_USBCLKSOURCE_HSI48: RC48 MHZ Clock selected as USB clock + */ +#if defined(RCC_D2CCIP2R_USBSEL) +#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL))) +#else +#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_USBSEL))) +#endif /* RCC_D2CCIP2R_USBSEL */ + +/** @brief Macro to configure the ADC clock + * @param __ADCCLKSource__ specifies the ADC digital interface clock source. + * This parameter can be one of the following values: + * @arg RCC_ADCCLKSOURCE_PLL2: PLL2_P Clock selected as ADC clock + * @arg RCC_ADCCLKSOURCE_PLL3: PLL3_R Clock selected as ADC clock + * @arg RCC_ADCCLKSOURCE_CLKP: CLKP Clock selected as ADC clock + */ +#if defined(RCC_D3CCIPR_ADCSEL) +#define __HAL_RCC_ADC_CONFIG(__ADCCLKSource__) \ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL, (uint32_t)(__ADCCLKSource__)) +#else +#define __HAL_RCC_ADC_CONFIG(__ADCCLKSource__) \ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_ADCSEL, (uint32_t)(__ADCCLKSource__)) +#endif /* RCC_D3CCIPR_ADCSEL */ + +/** @brief Macro to get the ADC clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_ADCCLKSOURCE_PLL2: PLL2_P Clock selected as ADC clock + * @arg RCC_ADCCLKSOURCE_PLL3: PLL3_R Clock selected as ADC clock + * @arg RCC_ADCCLKSOURCE_CLKP: CLKP Clock selected as ADC clock + */ +#if defined(RCC_D3CCIPR_ADCSEL) +#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL))) +#else +#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_ADCSEL))) +#endif /* RCC_D3CCIPR_ADCSEL */ + + /** @brief Macro to configure the SWPMI1 clock + * @param __SWPMI1CLKSource__ specifies the SWPMI1 clock source. + * This parameter can be one of the following values: + * @arg RCC_SWPMI1CLKSOURCE_D2PCLK1: D2PCLK1 Clock selected as SWPMI1 clock + * @arg RCC_SWPMI1CLKSOURCE_HSI: HSI Clock selected as SWPMI1 clock + */ +#if defined(RCC_D2CCIP1R_SWPSEL) +#define __HAL_RCC_SWPMI1_CONFIG(__SWPMI1CLKSource__) \ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL, (uint32_t)(__SWPMI1CLKSource__)) +#else +#define __HAL_RCC_SWPMI1_CONFIG(__SWPMI1CLKSource__) \ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SWPSEL, (uint32_t)(__SWPMI1CLKSource__)) +#endif /* RCC_D2CCIP1R_SWPSEL */ + +/** @brief Macro to get the SWPMI1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SWPMI1CLKSOURCE_D2PCLK1: D2PCLK1 Clock selected as SWPMI1 clock + * @arg RCC_SWPMI1CLKSOURCE_HSI: HSI Clock selected as SWPMI1 clock + */ +#if defined(RCC_D2CCIP1R_SWPSEL) +#define __HAL_RCC_GET_SWPMI1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL))) +#else +#define __HAL_RCC_GET_SWPMI1_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SWPSEL))) +#endif /* RCC_D2CCIP1R_SWPSEL */ + + /** @brief Macro to configure the DFSDM1 clock + * @param __DFSDM1CLKSource__ specifies the DFSDM1 clock source. + * This parameter can be one of the following values: + * @arg RCC_DFSDM1CLKSOURCE_D2PCLK: D2PCLK Clock selected as DFSDM1 clock + * @arg RCC_DFSDM1CLKSOURCE_SYS: System Clock selected as DFSDM1 clock + */ +#if defined(RCC_D2CCIP1R_DFSDM1SEL) +#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1CLKSource__) \ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL, (uint32_t)(__DFSDM1CLKSource__)) +#else +#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1CLKSource__) \ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL, (uint32_t)(__DFSDM1CLKSource__)) +#endif /* RCC_D2CCIP1R_DFSDM1SEL */ + +/** @brief Macro to get the DFSDM1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_DFSDM1CLKSOURCE_D2PCLK: D2PCLK Clock selected as DFSDM1 clock + * @arg RCC_DFSDM1CLKSOURCE_SYS: System Clock selected as DFSDM1 clock + */ +#if defined (RCC_D2CCIP1R_DFSDM1SEL) +#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL))) +#else +#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL))) +#endif /* RCC_D2CCIP1R_DFSDM1SEL */ + +#if defined(DFSDM2_BASE) + /** @brief Macro to configure the DFSDM2 clock + * @param __DFSDM2CLKSource__ specifies the DFSDM2 clock source. + * This parameter can be one of the following values: + * @arg RCC_DFSDM2CLKSOURCE_SRDPCLK1: SRDPCLK1 (APB4) selected as DFSDM2 clock + * @arg RCC_DFSDM2CLKSOURCE_SYS: System Clock selected as DFSDM2 clock + */ +#define __HAL_RCC_DFSDM2_CONFIG(__DFSDM2CLKSource__) \ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_DFSDM2SEL, (uint32_t)(__DFSDM2CLKSource__)) + +/** @brief Macro to get the DFSDM2 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_DFSDM2CLKSOURCE_SRDPCLK1: SRDPCLK1 (APB4) Clock selected as DFSDM2 clock + * @arg RCC_DFSDM2CLKSOURCE_SYS: System Clock selected as DFSDM2 clock + */ +#define __HAL_RCC_GET_DFSDM2_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_DFSDM2SEL))) +#endif /* DFSDM2 */ + +/** @brief macro to configure the CEC clock (CECCLK). + * + * @param __CECCLKSource__ specifies the CEC clock source. + * This parameter can be one of the following values: + * @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock + * @arg RCC_CECCLKSOURCE_LSI: LSI selected as CEC clock + * @arg RCC_CECCLKSOURCE_CSI: CSI Clock selected as CEC clock + */ +#if defined(RCC_D2CCIP2R_CECSEL) +#define __HAL_RCC_CEC_CONFIG(__CECCLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL, (uint32_t)(__CECCLKSource__)) +#else +#define __HAL_RCC_CEC_CONFIG(__CECCLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_CECSEL, (uint32_t)(__CECCLKSource__)) +#endif /* RCC_D2CCIP2R_CECSEL */ + +/** @brief macro to get the CEC clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock + * @arg RCC_CECCLKSOURCE_LSI: LSI selected as CEC clock + * @arg RCC_CECCLKSOURCE_CSI: CSI Clock selected as CEC clock + */ +#if defined(RCC_D2CCIP2R_CECSEL) +#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL))) +#else +#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_CECSEL))) +#endif /* RCC_D2CCIP2R_CECSEL */ + +/** @brief Macro to configure the CLKP : Oscillator clock for peripheral + * @param __CLKPSource__ specifies Oscillator clock for peripheral + * This parameter can be one of the following values: + * @arg RCC_CLKPSOURCE_HSI: HSI selected Oscillator clock for peripheral + * @arg RCC_CLKPSOURCE_CSI: CSI selected Oscillator clock for peripheral + * @arg RCC_CLKPSOURCE_HSE: HSE selected Oscillator clock for peripheral + */ +#if defined(RCC_D1CCIPR_CKPERSEL) +#define __HAL_RCC_CLKP_CONFIG(__CLKPSource__) \ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL, (uint32_t)(__CLKPSource__)) +#else +#define __HAL_RCC_CLKP_CONFIG(__CLKPSource__) \ + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_CKPERSEL, (uint32_t)(__CLKPSource__)) +#endif /* RCC_D1CCIPR_CKPERSEL */ + +/** @brief Macro to get the Oscillator clock for peripheral source. + * @retval The clock source can be one of the following values: + * @arg RCC_CLKPSOURCE_HSI: HSI selected Oscillator clock for peripheral + * @arg RCC_CLKPSOURCE_CSI: CSI selected Oscillator clock for peripheral + * @arg RCC_CLKPSOURCE_HSE: HSE selected Oscillator clock for peripheral + */ +#if defined(RCC_D1CCIPR_CKPERSEL) +#define __HAL_RCC_GET_CLKP_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL))) +#else +#define __HAL_RCC_GET_CLKP_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_CKPERSEL))) +#endif /* RCC_D1CCIPR_CKPERSEL */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @brief Macro to configure the FDCAN clock + * @param __FDCANCLKSource__ specifies clock source for FDCAN + * This parameter can be one of the following values: + * @arg RCC_FDCANCLKSOURCE_HSE: HSE selected as FDCAN clock + * @arg RCC_FDCANCLKSOURCE_PLL: PLL selected as FDCAN clock + * @arg RCC_FDCANCLKSOURCE_PLL2: PLL2 selected as FDCAN clock + */ +#if defined(RCC_D2CCIP1R_FDCANSEL) +#define __HAL_RCC_FDCAN_CONFIG(__FDCANCLKSource__) \ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL, (uint32_t)(__FDCANCLKSource__)) +#else +#define __HAL_RCC_FDCAN_CONFIG(__FDCANCLKSource__) \ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_FDCANSEL, (uint32_t)(__FDCANCLKSource__)) +#endif /* RCC_D2CCIP1R_FDCANSEL */ + +/** @brief Macro to get the FDCAN clock + * @retval The clock source can be one of the following values: + * @arg RCC_FDCANCLKSOURCE_HSE: HSE selected as FDCAN clock + * @arg RCC_FDCANCLKSOURCE_PLL: PLL selected as FDCAN clock + * @arg RCC_FDCANCLKSOURCE_PLL2: PLL2 selected as FDCAN clock + */ +#if defined(RCC_D2CCIP1R_FDCANSEL) +#define __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL))) +#else +#define __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_FDCANSEL))) +#endif /* RCC_D2CCIP1R_FDCANSEL */ + +#endif /*FDCAN1 || FDCAN2*/ + +/** + * @brief Macro to Configure the SPI1/2/3 clock source. + * @param __RCC_SPI123CLKSource__ defines the SPI1/2/3 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SPI123CLKSOURCE_PLL: SPI1/2/3 clock = PLL + * @arg RCC_SPI123CLKSOURCE_PLL2: SPI1/2/3 clock = PLL2 + * @arg RCC_SPI123CLKSOURCE_PLL3: SPI1/2/3 clock = PLL3 + * @arg RCC_SPI123CLKSOURCE_CLKP: SPI1/2/3 clock = CLKP + * @arg RCC_SPI123CLKSOURCE_PIN: SPI1/2/3 clock = External Clock + * @retval None + */ +#if defined(RCC_D2CCIP1R_SPI123SEL) +#define __HAL_RCC_SPI123_CONFIG(__RCC_SPI123CLKSource__ )\ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI123SEL, (__RCC_SPI123CLKSource__)) +#else +#define __HAL_RCC_SPI123_CONFIG(__RCC_SPI123CLKSource__ )\ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SPI123SEL, (__RCC_SPI123CLKSource__)) +#endif /* RCC_D2CCIP1R_SPI123SEL */ + +/** @brief Macro to get the SPI1/2/3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI123CLKSOURCE_PLL: SPI1/2/3 clock = PLL + * @arg RCC_SPI123CLKSOURCE_PLL2: SPI1/2/3 clock = PLL2 + * @arg RCC_SPI123CLKSOURCE_PLL3: SPI1/2/3 clock = PLL3 + * @arg RCC_SPI123CLKSOURCE_CLKP: SPI1/2/3 clock = CLKP + * @arg RCC_SPI123CLKSOURCE_PIN: SPI1/2/3 clock = External Clock + */ +#if defined(RCC_D2CCIP1R_SPI123SEL) +#define __HAL_RCC_GET_SPI123_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI123SEL))) +#else +#define __HAL_RCC_GET_SPI123_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SPI123SEL))) +#endif /* RCC_D2CCIP1R_SPI123SEL */ + +/** + * @brief Macro to Configure the SPI1 clock source. + * @param __RCC_SPI1CLKSource__ defines the SPI1 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SPI1CLKSOURCE_PLL: SPI1 clock = PLL + * @arg RCC_SPI1CLKSOURCE_PLL2: SPI1 clock = PLL2 + * @arg RCC_SPI1CLKSOURCE_PLL3: SPI1 clock = PLL3 + * @arg RCC_SPI1CLKSOURCE_CLKP: SPI1 clock = CLKP + * @arg RCC_SPI1CLKSOURCE_PIN: SPI1 clock = External Clock + * @retval None + */ +#define __HAL_RCC_SPI1_CONFIG __HAL_RCC_SPI123_CONFIG + +/** @brief Macro to get the SPI1 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI1CLKSOURCE_PLL: SPI1 clock = PLL + * @arg RCC_SPI1CLKSOURCE_PLL2: SPI1 clock = PLL2 + * @arg RCC_SPI1CLKSOURCE_PLL3: SPI1 clock = PLL3 + * @arg RCC_SPI1CLKSOURCE_CLKP: SPI1 clock = CLKP + * @arg RCC_SPI1CLKSOURCE_PIN: SPI1 clock = External Clock + */ +#define __HAL_RCC_GET_SPI1_SOURCE __HAL_RCC_GET_SPI123_SOURCE + +/** + * @brief Macro to Configure the SPI2 clock source. + * @param __RCC_SPI2CLKSource__ defines the SPI2 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SPI2CLKSOURCE_PLL: SPI2 clock = PLL + * @arg RCC_SPI2CLKSOURCE_PLL2: SPI2 clock = PLL2 + * @arg RCC_SPI2CLKSOURCE_PLL3: SPI2 clock = PLL3 + * @arg RCC_SPI2CLKSOURCE_CLKP: SPI2 clock = CLKP + * @arg RCC_SPI2CLKSOURCE_PIN: SPI2 clock = External Clock + * @retval None + */ +#define __HAL_RCC_SPI2_CONFIG __HAL_RCC_SPI123_CONFIG + +/** @brief Macro to get the SPI2 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI2CLKSOURCE_PLL: SPI2 clock = PLL + * @arg RCC_SPI2CLKSOURCE_PLL2: SPI2 clock = PLL2 + * @arg RCC_SPI2CLKSOURCE_PLL3: SPI2 clock = PLL3 + * @arg RCC_SPI2CLKSOURCE_CLKP: SPI2 clock = CLKP + * @arg RCC_SPI2CLKSOURCE_PIN: SPI2 clock = External Clock + */ +#define __HAL_RCC_GET_SPI2_SOURCE __HAL_RCC_GET_SPI123_SOURCE + +/** + * @brief Macro to Configure the SPI3 clock source. + * @param __RCC_SPI3CLKSource__ defines the SPI3 clock source. This clock is derived + * from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) + * This parameter can be one of the following values: + * @arg RCC_SPI3CLKSOURCE_PLL: SPI3 clock = PLL + * @arg RCC_SPI3CLKSOURCE_PLL2: SPI3 clock = PLL2 + * @arg RCC_SPI3CLKSOURCE_PLL3: SPI3 clock = PLL3 + * @arg RCC_SPI3CLKSOURCE_CLKP: SPI3 clock = CLKP + * @arg RCC_SPI3CLKSOURCE_PIN: SPI3 clock = External Clock + * @retval None + */ +#define __HAL_RCC_SPI3_CONFIG __HAL_RCC_SPI123_CONFIG + +/** @brief Macro to get the SPI3 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI3CLKSOURCE_PLL: SPI3 clock = PLL + * @arg RCC_SPI3CLKSOURCE_PLL2: SPI3 clock = PLL2 + * @arg RCC_SPI3CLKSOURCE_PLL3: SPI3 clock = PLL3 + * @arg RCC_SPI3CLKSOURCE_CLKP: SPI3 clock = CLKP + * @arg RCC_SPI3CLKSOURCE_PIN: SPI3 clock = External Clock + */ +#define __HAL_RCC_GET_SPI3_SOURCE __HAL_RCC_GET_SPI123_SOURCE + +/** + * @brief Macro to Configure the SPI4/5 clock source. + * @param __RCC_SPI45CLKSource__ defines the SPI4/5 clock source. This clock is derived + * from system PCLK, PLL2, PLL3, OSC + * This parameter can be one of the following values: + * @arg RCC_SPI45CLKSOURCE_D2PCLK1:SPI4/5 clock = D2PCLK1 + * @arg RCC_SPI45CLKSOURCE_PLL2: SPI4/5 clock = PLL2 + * @arg RCC_SPI45CLKSOURCE_PLL3: SPI4/5 clock = PLL3 + * @arg RCC_SPI45CLKSOURCE_HSI: SPI4/5 clock = HSI + * @arg RCC_SPI45CLKSOURCE_CSI: SPI4/5 clock = CSI + * @arg RCC_SPI45CLKSOURCE_HSE: SPI4/5 clock = HSE + * @retval None + */ +#if defined(RCC_D2CCIP1R_SPI45SEL) +#define __HAL_RCC_SPI45_CONFIG(__RCC_SPI45CLKSource__ )\ + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI45SEL, (__RCC_SPI45CLKSource__)) +#else +#define __HAL_RCC_SPI45_CONFIG(__RCC_SPI45CLKSource__ )\ + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SPI45SEL, (__RCC_SPI45CLKSource__)) +#endif /* RCC_D2CCIP1R_SPI45SEL */ + +/** @brief Macro to get the SPI4/5 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI45CLKSOURCE_D2PCLK1:SPI4/5 clock = D2PCLK1 + * @arg RCC_SPI45CLKSOURCE_PLL2: SPI4/5 clock = PLL2 + * @arg RCC_SPI45CLKSOURCE_PLL3: SPI4/5 clock = PLL3 + * @arg RCC_SPI45CLKSOURCE_HSI: SPI4/5 clock = HSI + * @arg RCC_SPI45CLKSOURCE_CSI: SPI4/5 clock = CSI + * @arg RCC_SPI45CLKSOURCE_HSE: SPI4/5 clock = HSE +*/ +#if defined(RCC_D2CCIP1R_SPI45SEL) +#define __HAL_RCC_GET_SPI45_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPI45SEL))) +#else +#define __HAL_RCC_GET_SPI45_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SPI45SEL))) +#endif /* RCC_D2CCIP1R_SPI45SEL */ + +/** + * @brief Macro to Configure the SPI4 clock source. + * @param __RCC_SPI4CLKSource__ defines the SPI4 clock source. This clock is derived + * from system PCLK, PLL2, PLL3, OSC + * This parameter can be one of the following values: + * @arg RCC_SPI4CLKSOURCE_D2PCLK1:SPI4 clock = D2PCLK1 + * @arg RCC_SPI4CLKSOURCE_PLL2: SPI4 clock = PLL2 + * @arg RCC_SPI4CLKSOURCE_PLL3: SPI4 clock = PLL3 + * @arg RCC_SPI4CLKSOURCE_HSI: SPI4 clock = HSI + * @arg RCC_SPI4CLKSOURCE_CSI: SPI4 clock = CSI + * @arg RCC_SPI4CLKSOURCE_HSE: SPI4 clock = HSE + * @retval None + */ +#define __HAL_RCC_SPI4_CONFIG __HAL_RCC_SPI45_CONFIG + +/** @brief Macro to get the SPI4 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI4CLKSOURCE_D2PCLK1:SPI4 clock = D2PCLK1 + * @arg RCC_SPI4CLKSOURCE_PLL2: SPI4 clock = PLL2 + * @arg RCC_SPI4CLKSOURCE_PLL3: SPI4 clock = PLL3 + * @arg RCC_SPI4CLKSOURCE_HSI: SPI4 clock = HSI + * @arg RCC_SPI4CLKSOURCE_CSI: SPI4 clock = CSI + * @arg RCC_SPI4CLKSOURCE_HSE: SPI4 clock = HSE +*/ +#define __HAL_RCC_GET_SPI4_SOURCE __HAL_RCC_GET_SPI45_SOURCE + +/** + * @brief Macro to Configure the SPI5 clock source. + * @param __RCC_SPI5CLKSource__ defines the SPI5 clock source. This clock is derived + * from system PCLK, PLL2, PLL3, OSC + * This parameter can be one of the following values: + * @arg RCC_SPI5CLKSOURCE_D2PCLK1:SPI5 clock = D2PCLK1 + * @arg RCC_SPI5CLKSOURCE_PLL2: SPI5 clock = PLL2 + * @arg RCC_SPI5CLKSOURCE_PLL3: SPI5 clock = PLL3 + * @arg RCC_SPI5CLKSOURCE_HSI: SPI5 clock = HSI + * @arg RCC_SPI5CLKSOURCE_CSI: SPI5 clock = CSI + * @arg RCC_SPI5CLKSOURCE_HSE: SPI5 clock = HSE + * @retval None + */ +#define __HAL_RCC_SPI5_CONFIG __HAL_RCC_SPI45_CONFIG + +/** @brief Macro to get the SPI5 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI5CLKSOURCE_D2PCLK1:SPI5 clock = D2PCLK1 + * @arg RCC_SPI5CLKSOURCE_PLL2: SPI5 clock = PLL2 + * @arg RCC_SPI5CLKSOURCE_PLL3: SPI5 clock = PLL3 + * @arg RCC_SPI5CLKSOURCE_HSI: SPI5 clock = HSI + * @arg RCC_SPI5CLKSOURCE_CSI: SPI5 clock = CSI + * @arg RCC_SPI5CLKSOURCE_HSE: SPI5 clock = HSE +*/ +#define __HAL_RCC_GET_SPI5_SOURCE __HAL_RCC_GET_SPI45_SOURCE + +/** + * @brief Macro to Configure the SPI6 clock source. + * @param __RCC_SPI6CLKSource__ defines the SPI6 clock source. This clock is derived + * from system PCLK, PLL2, PLL3, OSC + * This parameter can be one of the following values: + * @arg RCC_SPI6CLKSOURCE_D3PCLK1:SPI6 clock = D2PCLK1 + * @arg RCC_SPI6CLKSOURCE_PLL2: SPI6 clock = PLL2 + * @arg RCC_SPI6CLKSOURCE_PLL3: SPI6 clock = PLL3 + * @arg RCC_SPI6CLKSOURCE_HSI: SPI6 clock = HSI + * @arg RCC_SPI6CLKSOURCE_CSI: SPI6 clock = CSI + * @arg RCC_SPI6CLKSOURCE_HSE: SPI6 clock = HSE + * @arg RCC_SPI6CLKSOURCE_PIN: SPI6 clock = I2S_CKIN (*) + * + * @retval None + * + * (*) : Available on stm32h7a3xx and stm32h7b3xx family lines. + * + */ +#if defined(RCC_D3CCIPR_SPI6SEL) +#define __HAL_RCC_SPI6_CONFIG(__RCC_SPI6CLKSource__ )\ + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_SPI6SEL, (__RCC_SPI6CLKSource__)) +#else +#define __HAL_RCC_SPI6_CONFIG(__RCC_SPI6CLKSource__ )\ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_SPI6SEL, (__RCC_SPI6CLKSource__)) +#endif /* RCC_D3CCIPR_SPI6SEL */ + +/** @brief Macro to get the SPI6 clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_SPI6CLKSOURCE_D3PCLK1:SPI6 clock = D2PCLK1 + * @arg RCC_SPI6CLKSOURCE_PLL2: SPI6 clock = PLL2 + * @arg RCC_SPI6CLKSOURCE_PLL3: SPI6 clock = PLL3 + * @arg RCC_SPI6CLKSOURCE_HSI: SPI6 clock = HSI + * @arg RCC_SPI6CLKSOURCE_CSI: SPI6 clock = CSI + * @arg RCC_SPI6CLKSOURCE_HSE: SPI6 clock = HSE + * @arg RCC_SPI6CLKSOURCE_PIN: SPI6 clock = I2S_CKIN +*/ +#if defined(RCC_D3CCIPR_SPI6SEL) +#define __HAL_RCC_GET_SPI6_SOURCE() ((uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_SPI6SEL))) +#else +#define __HAL_RCC_GET_SPI6_SOURCE() ((uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_SPI6SEL))) +#endif /* RCC_D3CCIPR_SPI6SEL */ + +/** @brief Macro to configure the SDMMC clock + * @param __SDMMCCLKSource__ specifies clock source for SDMMC + * This parameter can be one of the following values: + * @arg RCC_SDMMCCLKSOURCE_PLL: PLLQ selected as SDMMC clock + * @arg RCC_SDMMCCLKSOURCE_PLL2: PLL2R selected as SDMMC clock + */ +#if defined(RCC_D1CCIPR_SDMMCSEL) +#define __HAL_RCC_SDMMC_CONFIG(__SDMMCCLKSource__) \ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL, (uint32_t)(__SDMMCCLKSource__)) +#else +#define __HAL_RCC_SDMMC_CONFIG(__SDMMCCLKSource__) \ + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_SDMMCSEL, (uint32_t)(__SDMMCCLKSource__)) +#endif /* RCC_D1CCIPR_SDMMCSEL */ + +/** @brief Macro to get the SDMMC clock + */ +#if defined(RCC_D1CCIPR_SDMMCSEL) +#define __HAL_RCC_GET_SDMMC_SOURCE() ((uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL))) +#else +#define __HAL_RCC_GET_SDMMC_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_SDMMCSEL))) +#endif /* RCC_D1CCIPR_SDMMCSEL */ + +/** @brief macro to configure the RNG clock (RNGCLK). + * + * @param __RNGCLKSource__ specifies the RNG clock source. + * This parameter can be one of the following values: + * @arg RCC_RNGCLKSOURCE_HSI48: HSI48 selected as RNG clock + * @arg RCC_RNGCLKSOURCE_PLL: PLL1Q selected as RNG clock + * @arg RCC_RNGCLKSOURCE_LSE: LSE selected as RNG clock + * @arg RCC_RNGCLKSOURCE_LSI: LSI selected as RNG clock + */ +#if defined(RCC_D2CCIP2R_RNGSEL) +#define __HAL_RCC_RNG_CONFIG(__RNGCLKSource__) \ + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL, (uint32_t)(__RNGCLKSource__)) +#else +#define __HAL_RCC_RNG_CONFIG(__RNGCLKSource__) \ + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_RNGSEL, (uint32_t)(__RNGCLKSource__)) +#endif /* RCC_D2CCIP2R_RNGSEL */ + +/** @brief macro to get the RNG clock source. + * @retval The clock source can be one of the following values: + * @arg RCC_RNGCLKSOURCE_HSI48: HSI48 selected as RNG clock + * @arg RCC_RNGCLKSOURCE_PLL: PLL1Q selected as RNG clock + * @arg RCC_RNGCLKSOURCE_LSE: LSE selected as RNG clock + * @arg RCC_RNGCLKSOURCE_LSI: LSI selected as RNG clock + */ +#if defined(RCC_D2CCIP2R_RNGSEL) +#define __HAL_RCC_GET_RNG_SOURCE() ((uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL))) +#else +#define __HAL_RCC_GET_RNG_SOURCE() ((uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_RNGSEL))) +#endif /* RCC_D2CCIP2R_RNGSEL */ + +#if defined(HRTIM1) +/** @brief Macro to configure the HRTIM1 prescaler clock source. + * @param __HRTIM1CLKSource__ specifies the HRTIM1 prescaler clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_HRTIM1CLK_TIMCLK Timers clock selected as HRTIM1 prescaler clock + * @arg @ref RCC_HRTIM1CLK_CPUCLK CPU Clock selected as HRTIM1 clock + */ +#define __HAL_RCC_HRTIM1_CONFIG(__HRTIM1CLKSource__) \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HRTIMSEL, (uint32_t)(__HRTIM1CLKSource__)) + +/** @brief Macro to get the HRTIM1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_HRTIM1CLK_TIMCLK Timers clock selected as HRTIM1 prescaler clock + * @arg @ref RCC_HRTIM1CLK_CPUCLK CPU Clock selected as HRTIM1 clock + */ +#define __HAL_RCC_GET_HRTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HRTIMSEL))) +#endif /* HRTIM1 */ + +/** @brief Macro to configure the Timers clocks prescalers + * @param __PRESC__ specifies the Timers clocks prescalers selection + * This parameter can be one of the following values: + * @arg RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is + * equal to rcc_hclk1 if D2PPREx is corresponding to division by 1 or 2, + * else it is equal to 2 x Frcc_pclkx_d2 (default after reset) + * @arg RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is + * equal to rcc_hclk1 if D2PPREx is corresponding to division by 1, 2 or 4, + * else it is equal to 4 x Frcc_pclkx_d2 + */ +#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC->CFGR &= ~(RCC_CFGR_TIMPRE);\ + RCC->CFGR |= (__PRESC__); \ + }while(0) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Line. + * @retval None + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Line. + * @retval None + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Event Line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Event Line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) + +#if defined(DUAL_CORE) +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Line for CM4. + * @retval None + */ +#define __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->C2IMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Line for CM4. + * @retval None + */ +#define __HAL_RCC_C2_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->C2IMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Event Line for CM4. + * @retval None. + */ +#define __HAL_RCC_C2_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->C2EMR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Event Line for CM4. + * @retval None. + */ +#define __HAL_RCC_C2_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->C2EMR1, RCC_EXTI_LINE_LSECSS) +#endif /* DUAL_CORE */ + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) + + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) + + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not. + * @retval EXTI RCC LSE CSS Line Status. + */ +#define __HAL_RCC_LSECSS_EXTI_GET_FLAG() (READ_BIT(EXTI->PR1, RCC_EXTI_LINE_LSECSS) == RCC_EXTI_LINE_LSECSS) + +/** + * @brief Clear the RCC LSE CSS EXTI flag. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, RCC_EXTI_LINE_LSECSS) + +#if defined(DUAL_CORE) +/** + * @brief Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not for CM4. + * @retval EXTI RCC LSE CSS Line Status. + */ +#define __HAL_RCC_C2_LSECSS_EXTI_GET_FLAG() (READ_BIT(EXTI->C2PR1, RCC_EXTI_LINE_LSECSS) == RCC_EXTI_LINE_LSECSS) + +/** + * @brief Clear the RCC LSE CSS EXTI flag or not for CM4. + * @retval None. + */ +#define __HAL_RCC_C2_LSECSS_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->C2PR1, RCC_EXTI_LINE_LSECSS) +#endif /* DUAL_CORE */ +/** + * @brief Generate a Software interrupt on the RCC LSE CSS EXTI line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) + +/** + * @brief Disable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) + +/** @brief Check whether the CRS interrupt has occurred or not. + * @param __INTERRUPT__ specifies the CRS interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET) + +/** @brief Clear the CRS interrupt pending bits + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @arg @ref RCC_CRS_IT_TRIMOVF Trimming overflow or underflow interrupt + * @arg @ref RCC_CRS_IT_SYNCERR SYNC error interrupt + * @arg @ref RCC_CRS_IT_SYNCMISS SYNC missed interrupt + */ +/* CRS IT Error Mask */ +#define RCC_CRS_IT_ERROR_MASK ((uint32_t)(RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS)) + +#define __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { \ + if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__INTERRUPT__)); \ + } \ + } while(0) + +/** + * @brief Check whether the specified CRS flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @retval The new state of _FLAG_ (TRUE or FALSE). + */ +#define __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the CRS specified FLAG. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @note RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR + * @retval None + */ + +/* CRS Flag Error Mask */ +#define RCC_CRS_FLAG_ERROR_MASK ((uint32_t)(RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS)) + +#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { \ + if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__FLAG__)); \ + } \ + } while(0) + + /** @defgroup RCCEx_CRS_Extended_Features RCCEx CRS Extended Features + * @{ + */ +/** + * @brief Enable the oscillator clock for frequency error counter. + * @note when the CEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() SET_BIT(CRS->CR, CRS_CR_CEN) + +/** + * @brief Disable the oscillator clock for frequency error counter. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN) + +/** + * @brief Enable the automatic hardware adjustment of TRIM bits. + * @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) + +/** + * @brief Enable or disable the automatic hardware adjustment of TRIM bits. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between the target frequency and the frequency + * of the synchronization source after pre-scaling. It is then decreased by one in order to + * reach the expected synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval None + */ +#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + + +/** + * @} + */ + + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ + /** @addtogroup RCCEx_Exported_Functions + * @{ + */ + +/** @addtogroup RCCEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk); +uint32_t HAL_RCCEx_GetD1PCLK1Freq(void); +uint32_t HAL_RCCEx_GetD3PCLK1Freq(void); +uint32_t HAL_RCCEx_GetD1SysClockFreq(void); +void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks); +void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks); +void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks); +/** + * @} + */ + +/** @addtogroup RCCEx_Exported_Functions_Group2 + * @{ + */ +void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk); +void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk); +void HAL_RCCEx_EnableLSECSS(void); +void HAL_RCCEx_DisableLSECSS(void); +void HAL_RCCEx_EnableLSECSS_IT(void); +void HAL_RCCEx_LSECSS_IRQHandler(void); +void HAL_RCCEx_LSECSS_Callback(void); +#if defined(DUAL_CORE) +void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx); +#endif /*DUAL_CORE*/ +#if defined(RCC_GCR_WW1RSC) +void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx); +#endif /*RCC_GCR_WW1RSC*/ +/** + * @} + */ + + +/** @addtogroup RCCEx_Exported_Functions_Group3 + * @{ + */ + +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit); +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void); +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo); +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout); +void HAL_RCCEx_CRS_IRQHandler(void); +void HAL_RCCEx_CRS_SyncOkCallback(void); +void HAL_RCCEx_CRS_SyncWarnCallback(void); +void HAL_RCCEx_CRS_ExpectedSyncCallback(void); +void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error); + +/** + * @} + */ + +/** + * @} + */ + + /* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCCEx_Private_Macros RCCEx Private Macros + * @{ + */ +/** @defgroup RCCEx_IS_RCC_Definitions RCC Private macros to check input parameters + * @{ + */ + +#define IS_RCC_PLL2CLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL2_DIVP) || \ + ((VALUE) == RCC_PLL2_DIVQ) || \ + ((VALUE) == RCC_PLL2_DIVR)) + +#define IS_RCC_PLL3CLOCKOUT_VALUE(VALUE) (((VALUE) == RCC_PLL3_DIVP) || \ + ((VALUE) == RCC_PLL3_DIVQ) || \ + ((VALUE) == RCC_PLL3_DIVR)) + +#if defined(RCC_D2CCIP2R_USART16SEL) +#define IS_RCC_USART16CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART16CLKSOURCE_D2PCLK2)|| \ + ((SOURCE) == RCC_USART16CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_HSI)) +#else +#define IS_RCC_USART16CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART16CLKSOURCE_D2PCLK2)|| \ + ((SOURCE) == RCC_USART16CLKSOURCE_CDPCLK2)|| \ + ((SOURCE) == RCC_USART16CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART16CLKSOURCE_HSI)) +/* alias*/ +#define IS_RCC_USART16910CLKSOURCE IS_RCC_USART16CLKSOURCE +#endif /* RCC_D2CCIP2R_USART16SEL */ + +#if defined(RCC_D2CCIP2R_USART28SEL) +#define IS_RCC_USART234578CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART234578CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_USART234578CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_HSI)) +#else +#define IS_RCC_USART234578CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART234578CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_USART234578CLKSOURCE_CDPCLK1)|| \ + ((SOURCE) == RCC_USART234578CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART234578CLKSOURCE_HSI)) +#endif /* RCC_D2CCIP2R_USART28SEL */ + +#define IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_D2PCLK2)|| \ + ((SOURCE) == RCC_USART1CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART1CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART1CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART1CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART1CLKSOURCE_HSI)) + +#define IS_RCC_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART2CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_USART2CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART2CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART2CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART2CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART2CLKSOURCE_HSI)) + +#define IS_RCC_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART3CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_USART3CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART3CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART3CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART3CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART3CLKSOURCE_HSI)) + +#define IS_RCC_UART4CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART4CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_UART4CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_UART4CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_UART4CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_UART4CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_UART4CLKSOURCE_HSI)) + +#define IS_RCC_UART5CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART5CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_UART5CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_UART5CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_UART5CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_UART5CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_UART5CLKSOURCE_HSI)) + +#define IS_RCC_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART6CLKSOURCE_D2PCLK2)|| \ + ((SOURCE) == RCC_USART6CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART6CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART6CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART6CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART6CLKSOURCE_HSI)) + +#define IS_RCC_UART7CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART7CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_UART7CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_UART7CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_UART7CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_UART7CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_UART7CLKSOURCE_HSI)) + +#define IS_RCC_UART8CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART8CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_UART8CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_UART8CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_UART8CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_UART8CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_UART8CLKSOURCE_HSI)) + +#if defined(UART9) +#define IS_RCC_UART9CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART9CLKSOURCE_D2PCLK2)|| \ + ((SOURCE) == RCC_UART9CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_UART9CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_UART9CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_UART9CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_UART9CLKSOURCE_HSI)) +#endif + +#if defined(USART10) +#define IS_RCC_USART10CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART10CLKSOURCE_D2PCLK2)|| \ + ((SOURCE) == RCC_USART10CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_USART10CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USART10CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_USART10CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_USART10CLKSOURCE_HSI)) +#endif + +#define IS_RCC_LPUART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_LPUART1CLKSOURCE_D3PCLK1) || \ + ((SOURCE) == RCC_LPUART1CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPUART1CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPUART1CLKSOURCE_CSI) || \ + ((SOURCE) == RCC_LPUART1CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPUART1CLKSOURCE_HSI)) + +#if defined(I2C5) +#define IS_RCC_I2C1235CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1235CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C1235CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C1235CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_I2C1235CLKSOURCE_CSI)) + +#define IS_RCC_I2C123CLKSOURCE IS_RCC_I2C1235CLKSOURCE /* For API Backward compatibility */ +#else +#define IS_RCC_I2C123CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C123CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C123CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C123CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_I2C123CLKSOURCE_CSI)) +#endif /*I2C5*/ + +#define IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C1CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C1CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_I2C1CLKSOURCE_CSI)) + +#define IS_RCC_I2C2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C2CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C2CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_I2C2CLKSOURCE_CSI)) + +#define IS_RCC_I2C3CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C3CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C3CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C3CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_I2C3CLKSOURCE_CSI)) + +#define IS_RCC_I2C4CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C4CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C4CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C4CLKSOURCE_D3PCLK1)|| \ + ((SOURCE) == RCC_I2C3CLKSOURCE_CSI)) + +#if defined(I2C5) +#define IS_RCC_I2C5CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C5CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_I2C5CLKSOURCE_HSI) || \ + ((SOURCE) == RCC_I2C5CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_I2C5CLKSOURCE_CSI)) +#endif /*I2C5*/ + +#define IS_RCC_RNGCLKSOURCE(SOURCE) (((SOURCE) == RCC_RNGCLKSOURCE_HSI48)|| \ + ((SOURCE) == RCC_RNGCLKSOURCE_PLL) || \ + ((SOURCE) == RCC_RNGCLKSOURCE_LSE) || \ + ((SOURCE) == RCC_RNGCLKSOURCE_LSI)) + +#if defined(HRTIM1) +#define IS_RCC_HRTIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_HRTIM1CLK_TIMCLK) || \ + ((SOURCE) == RCC_HRTIM1CLK_CPUCLK)) +#endif + +#define IS_RCC_USBCLKSOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSOURCE_PLL) || \ + ((SOURCE) == RCC_USBCLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_USBCLKSOURCE_HSI48)) + +#define IS_RCC_SAI1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) + +#if defined(SAI3) +#define IS_RCC_SAI23CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI23CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI23CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI23CLKSOURCE_PIN)) + +#define IS_RCC_SAI2CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN)) + + +#define IS_RCC_SAI3CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI3CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI3CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI3CLKSOURCE_PIN)) +#endif + +#if defined(RCC_CDCCIP1R_SAI2ASEL) +#define IS_RCC_SAI2ACLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI2ACLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI2ACLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI2ACLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI2ACLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI2ACLKSOURCE_PIN) || \ + ((__SOURCE__) == RCC_SAI2ACLKSOURCE_SPDIF)) +#endif + +#if defined(RCC_CDCCIP1R_SAI2BSEL) +#define IS_RCC_SAI2BCLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI2BCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI2BCLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI2BCLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI2BCLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI2BCLKSOURCE_PIN) || \ + ((__SOURCE__) == RCC_SAI2BCLKSOURCE_SPDIF)) +#endif + +#define IS_RCC_SPI123CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI123CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI123CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SPI123CLKSOURCE_PIN)) + +#define IS_RCC_SPI1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI1CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI1CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SPI1CLKSOURCE_PIN)) + +#define IS_RCC_SPI2CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI2CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI2CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SPI2CLKSOURCE_PIN)) + +#define IS_RCC_SPI3CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI3CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI3CLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SPI3CLKSOURCE_PIN)) + +#define IS_RCC_SPI45CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI45CLKSOURCE_D2PCLK1) || \ + ((__SOURCE__) == RCC_SPI45CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI45CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI45CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SPI45CLKSOURCE_CSI) || \ + ((__SOURCE__) == RCC_SPI45CLKSOURCE_HSE)) + +#define IS_RCC_SPI4CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI4CLKSOURCE_D2PCLK1) || \ + ((__SOURCE__) == RCC_SPI4CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI4CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI4CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SPI4CLKSOURCE_CSI) || \ + ((__SOURCE__) == RCC_SPI4CLKSOURCE_HSE)) + +#define IS_RCC_SPI5CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI5CLKSOURCE_D2PCLK1)|| \ + ((__SOURCE__) == RCC_SPI5CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI5CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI5CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SPI5CLKSOURCE_CSI) || \ + ((__SOURCE__) == RCC_SPI5CLKSOURCE_HSE)) + +#if defined(RCC_D3CCIPR_SPI6SEL) +#define IS_RCC_SPI6CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI6CLKSOURCE_D3PCLK1) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_CSI) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSE)) +#else +#define IS_RCC_SPI6CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SPI6CLKSOURCE_D3PCLK1) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_CSI) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_HSE) || \ + ((__SOURCE__) == RCC_SPI6CLKSOURCE_PIN)) +#endif /* RCC_D3CCIPR_SPI6SEL */ + +#if defined(SAI4) +#define IS_RCC_SAI4ACLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI4ACLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI4ACLKSOURCE_PIN)) + +#define IS_RCC_SAI4BCLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PLL3) || \ + ((__SOURCE__) == RCC_SAI4BCLKSOURCE_CLKP) || \ + ((__SOURCE__) == RCC_SAI4BCLKSOURCE_PIN)) +#endif /*SAI4*/ + +#define IS_RCC_PLL3M_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) +#define IS_RCC_PLL3N_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) +#define IS_RCC_PLL3P_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) +#define IS_RCC_PLL3Q_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) +#define IS_RCC_PLL3R_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) + +#define IS_RCC_PLL2M_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 63U)) +#define IS_RCC_PLL2N_VALUE(VALUE) ((4U <= (VALUE)) && ((VALUE) <= 512U)) +#define IS_RCC_PLL2P_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) +#define IS_RCC_PLL2Q_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) +#define IS_RCC_PLL2R_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 128U)) + +#define IS_RCC_PLL2RGE_VALUE(VALUE) (((VALUE) == RCC_PLL2VCIRANGE_0) || \ + ((VALUE) == RCC_PLL2VCIRANGE_1) || \ + ((VALUE) == RCC_PLL2VCIRANGE_2) || \ + ((VALUE) == RCC_PLL2VCIRANGE_3)) + +#define IS_RCC_PLL3RGE_VALUE(VALUE) (((VALUE) == RCC_PLL3VCIRANGE_0) || \ + ((VALUE) == RCC_PLL3VCIRANGE_1) || \ + ((VALUE) == RCC_PLL3VCIRANGE_2) || \ + ((VALUE) == RCC_PLL3VCIRANGE_3)) + +#define IS_RCC_PLL2VCO_VALUE(VALUE) (((VALUE) == RCC_PLL2VCOWIDE) || \ + ((VALUE) == RCC_PLL2VCOMEDIUM)) + +#define IS_RCC_PLL3VCO_VALUE(VALUE) (((VALUE) == RCC_PLL3VCOWIDE) || \ + ((VALUE) == RCC_PLL3VCOMEDIUM)) + +#define IS_RCC_LPTIM1CLK(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_D2PCLK1)|| \ + ((SOURCE) == RCC_LPTIM1CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPTIM1CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || \ + ((SOURCE) == RCC_LPTIM1CLKSOURCE_CLKP)) + +#define IS_RCC_LPTIM2CLK(SOURCE) (((SOURCE) == RCC_LPTIM2CLKSOURCE_D3PCLK1)|| \ + ((SOURCE) == RCC_LPTIM2CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPTIM2CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPTIM2CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPTIM2CLKSOURCE_LSI) || \ + ((SOURCE) == RCC_LPTIM2CLKSOURCE_CLKP)) + +#define IS_RCC_LPTIM345CLK(SOURCE) (((SOURCE) == RCC_LPTIM345CLKSOURCE_D3PCLK1)|| \ + ((SOURCE) == RCC_LPTIM345CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPTIM345CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPTIM345CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPTIM345CLKSOURCE_LSI) || \ + ((SOURCE) == RCC_LPTIM345CLKSOURCE_CLKP)) + +#define IS_RCC_LPTIM3CLK(SOURCE) (((SOURCE) == RCC_LPTIM3CLKSOURCE_D3PCLK1) || \ + ((SOURCE) == RCC_LPTIM3CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPTIM3CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPTIM3CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPTIM3CLKSOURCE_LSI) || \ + ((SOURCE) == RCC_LPTIM3CLKSOURCE_CLKP)) + +#if defined(LPTIM4) +#define IS_RCC_LPTIM4CLK(SOURCE) (((SOURCE) == RCC_LPTIM4CLKSOURCE_D3PCLK1)|| \ + ((SOURCE) == RCC_LPTIM4CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPTIM4CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPTIM4CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPTIM4CLKSOURCE_LSI) || \ + ((SOURCE) == RCC_LPTIM4CLKSOURCE_CLKP)) +#endif /* LPTIM4*/ + +#if defined(LPTIM5) +#define IS_RCC_LPTIM5CLK(SOURCE) (((SOURCE) == RCC_LPTIM5CLKSOURCE_D3PCLK1)|| \ + ((SOURCE) == RCC_LPTIM5CLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_LPTIM5CLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_LPTIM5CLKSOURCE_LSE) || \ + ((SOURCE) == RCC_LPTIM5CLKSOURCE_LSI) || \ + ((SOURCE) == RCC_LPTIM5CLKSOURCE_CLKP)) +#endif /*LPTIM5*/ + +#if defined(QUADSPI) +#define IS_RCC_QSPICLK(__SOURCE__) \ + (((__SOURCE__) == RCC_QSPICLKSOURCE_D1HCLK) || \ + ((__SOURCE__) == RCC_QSPICLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_QSPICLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_QSPICLKSOURCE_CLKP)) +#endif /*QUADSPI*/ + +#if defined(OCTOSPI1) || defined(OCTOSPI1) +#define IS_RCC_OSPICLK(__SOURCE__) \ + (((__SOURCE__) == RCC_OSPICLKSOURCE_D1HCLK) || \ + ((__SOURCE__) == RCC_OSPICLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_OSPICLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_OSPICLKSOURCE_CLKP)) +#endif /*OCTOSPI1 || OCTOSPI1*/ + +#if defined(DSI) +#define IS_RCC_DSICLK(__SOURCE__) \ + (((__SOURCE__) == RCC_DSICLKSOURCE_PHY) || \ + ((__SOURCE__) == RCC_DSICLKSOURCE_PLL2)) +#endif /*DSI*/ + +#define IS_RCC_FMCCLK(__SOURCE__) \ + (((__SOURCE__) == RCC_FMCCLKSOURCE_D1HCLK) || \ + ((__SOURCE__) == RCC_FMCCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_FMCCLKSOURCE_PLL2) || \ + ((__SOURCE__) == RCC_FMCCLKSOURCE_CLKP)) + +#if defined(FDCAN1) || defined(FDCAN2) +#define IS_RCC_FDCANCLK(__SOURCE__) \ + (((__SOURCE__) == RCC_FDCANCLKSOURCE_HSE) || \ + ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL2)) +#endif /*FDCAN1 || FDCAN2*/ + +#define IS_RCC_SDMMC(__SOURCE__) \ + (((__SOURCE__) == RCC_SDMMCCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SDMMCCLKSOURCE_PLL2)) + +#define IS_RCC_ADCCLKSOURCE(SOURCE) (((SOURCE) == RCC_ADCCLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_ADCCLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_ADCCLKSOURCE_CLKP)) + +#define IS_RCC_SWPMI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SWPMI1CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_SWPMI1CLKSOURCE_HSI)) + +#define IS_RCC_DFSDM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1CLKSOURCE_D2PCLK1) || \ + ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYS)) + +#if defined(DFSDM2_BASE) +#define IS_RCC_DFSDM2CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM2CLKSOURCE_SRDPCLK1) || \ + ((SOURCE) == RCC_DFSDM2CLKSOURCE_SYS)) +#endif /*DFSDM2*/ + +#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)(((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL) || \ + ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL2) || \ + ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLL3) || \ + ((SOURCE) == RCC_SPDIFRXCLKSOURCE_HSI)) + +#define IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_LSE) || \ + ((SOURCE) == RCC_CECCLKSOURCE_LSI) || \ + ((SOURCE) == RCC_CECCLKSOURCE_CSI)) + +#define IS_RCC_CLKPSOURCE(SOURCE) (((SOURCE) == RCC_CLKPSOURCE_HSI) || \ + ((SOURCE) == RCC_CLKPSOURCE_CSI) || \ + ((SOURCE) == RCC_CLKPSOURCE_HSE)) +#define IS_RCC_TIMPRES(VALUE) \ + (((VALUE) == RCC_TIMPRES_DESACTIVATED) || \ + ((VALUE) == RCC_TIMPRES_ACTIVATED)) + +#if defined(DUAL_CORE) +#define IS_RCC_BOOT_CORE(CORE) (((CORE) == RCC_BOOT_C1) || \ + ((CORE) == RCC_BOOT_C2)) +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +#define IS_RCC_SCOPE_WWDG(WWDG) (((WWDG) == RCC_WWDG1) || \ + ((WWDG) == RCC_WWDG2)) +#else +#define IS_RCC_SCOPE_WWDG(WWDG) ((WWDG) == RCC_WWDG1) + +#endif /*DUAL_CORE*/ + +#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB2) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB1) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_PIN)) + +#define IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) + +#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || \ + ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) + +#define IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) + +#define IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) + +#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x3FU)) + +#define IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || \ + ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_RCC_EX_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h new file mode 100644 index 0000000..157cc9c --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h @@ -0,0 +1,2453 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_tim.h + * @author MCD Application Team + * @brief Header file of TIM HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_TIM_H +#define STM32H7xx_HAL_TIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup TIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIM_Exported_Types TIM Exported Types + * @{ + */ + +/** + * @brief TIM Time base Configuration Structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_Counter_Mode */ + + uint32_t Period; /*!< Specifies the period value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */ + + uint32_t ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_ClockDivision */ + + uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + GP timers: this parameter must be a number between Min_Data = 0x00 and + Max_Data = 0xFF. + Advanced timers: this parameter must be a number between Min_Data = 0x0000 and + Max_Data = 0xFFFF. */ + + uint32_t AutoReloadPreload; /*!< Specifies the auto-reload preload. + This parameter can be a value of @ref TIM_AutoReloadPreload */ +} TIM_Base_InitTypeDef; + +/** + * @brief TIM Output Compare Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCFastMode; /*!< Specifies the Fast mode state. + This parameter can be a value of @ref TIM_Output_Fast_State + @note This parameter is valid only in PWM1 and PWM2 mode. */ + + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ +} TIM_OC_InitTypeDef; + +/** + * @brief TIM One Pulse Mode Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_OnePulse_InitTypeDef; + +/** + * @brief TIM Input Capture Configuration Structure definition + */ +typedef struct +{ + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_IC_InitTypeDef; + +/** + * @brief TIM Encoder Configuration Structure definition + */ +typedef struct +{ + uint32_t EncoderMode; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Mode */ + + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC1Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t IC2Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC2Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC2Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC2Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_Encoder_InitTypeDef; + +/** + * @brief Clock Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClockSource; /*!< TIM clock sources + This parameter can be a value of @ref TIM_Clock_Source */ + uint32_t ClockPolarity; /*!< TIM clock polarity + This parameter can be a value of @ref TIM_Clock_Polarity */ + uint32_t ClockPrescaler; /*!< TIM clock prescaler + This parameter can be a value of @ref TIM_Clock_Prescaler */ + uint32_t ClockFilter; /*!< TIM clock filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClockConfigTypeDef; + +/** + * @brief TIM Clear Input Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClearInputState; /*!< TIM clear Input state + This parameter can be ENABLE or DISABLE */ + uint32_t ClearInputSource; /*!< TIM clear Input sources + This parameter can be a value of @ref TIM_ClearInput_Source */ + uint32_t ClearInputPolarity; /*!< TIM Clear Input polarity + This parameter can be a value of @ref TIM_ClearInput_Polarity */ + uint32_t ClearInputPrescaler; /*!< TIM Clear Input prescaler + This parameter must be 0: When OCRef clear feature is used with ETR source, + ETR prescaler must be off */ + uint32_t ClearInputFilter; /*!< TIM Clear Input filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClearInputConfigTypeDef; + +/** + * @brief TIM Master configuration Structure definition + * @note Advanced timers provide TRGO2 internal line which is redirected + * to the ADC + */ +typedef struct +{ + uint32_t MasterOutputTrigger; /*!< Trigger output (TRGO) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection */ + uint32_t MasterOutputTrigger2; /*!< Trigger output2 (TRGO2) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection_2 */ + uint32_t MasterSlaveMode; /*!< Master/slave mode selection + This parameter can be a value of @ref TIM_Master_Slave_Mode + @note When the Master/slave mode is enabled, the effect of + an event on the trigger input (TRGI) is delayed to allow a + perfect synchronization between the current timer and its + slaves (through TRGO). It is not mandatory in case of timer + synchronization mode. */ +} TIM_MasterConfigTypeDef; + +/** + * @brief TIM Slave configuration Structure definition + */ +typedef struct +{ + uint32_t SlaveMode; /*!< Slave mode selection + This parameter can be a value of @ref TIM_Slave_Mode */ + uint32_t InputTrigger; /*!< Input Trigger source + This parameter can be a value of @ref TIM_Trigger_Selection */ + uint32_t TriggerPolarity; /*!< Input Trigger polarity + This parameter can be a value of @ref TIM_Trigger_Polarity */ + uint32_t TriggerPrescaler; /*!< Input trigger prescaler + This parameter can be a value of @ref TIM_Trigger_Prescaler */ + uint32_t TriggerFilter; /*!< Input trigger filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + +} TIM_SlaveConfigTypeDef; + +/** + * @brief TIM Break input(s) and Dead time configuration Structure definition + * @note 2 break inputs can be configured (BKIN and BKIN2) with configurable + * filter and polarity. + */ +typedef struct +{ + uint32_t OffStateRunMode; /*!< TIM off state in run mode, This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */ + + uint32_t OffStateIDLEMode; /*!< TIM off state in IDLE mode, This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */ + + uint32_t LockLevel; /*!< TIM Lock level, This parameter can be a value of @ref TIM_Lock_level */ + + uint32_t DeadTime; /*!< TIM dead Time, This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + + uint32_t BreakState; /*!< TIM Break State, This parameter can be a value of @ref TIM_Break_Input_enable_disable */ + + uint32_t BreakPolarity; /*!< TIM Break input polarity, This parameter can be a value of @ref TIM_Break_Polarity */ + + uint32_t BreakFilter; /*!< Specifies the break input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + +#if defined(TIM_BDTR_BKBID) + uint32_t BreakAFMode; /*!< Specifies the alternate function mode of the break input.This parameter can be a value of @ref TIM_Break_Input_AF_Mode */ + +#endif /* TIM_BDTR_BKBID */ + uint32_t Break2State; /*!< TIM Break2 State, This parameter can be a value of @ref TIM_Break2_Input_enable_disable */ + + uint32_t Break2Polarity; /*!< TIM Break2 input polarity, This parameter can be a value of @ref TIM_Break2_Polarity */ + + uint32_t Break2Filter; /*!< TIM break2 input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + +#if defined(TIM_BDTR_BKBID) + uint32_t Break2AFMode; /*!< Specifies the alternate function mode of the break2 input.This parameter can be a value of @ref TIM_Break2_Input_AF_Mode */ + +#endif /* TIM_BDTR_BKBID */ + uint32_t AutomaticOutput; /*!< TIM Automatic Output Enable state, This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ + +} TIM_BreakDeadTimeConfigTypeDef; + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_TIM_STATE_RESET = 0x00U, /*!< Peripheral not yet initialized or disabled */ + HAL_TIM_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_TIM_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_TIM_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_TIM_STATE_ERROR = 0x04U /*!< Reception process is ongoing */ +} HAL_TIM_StateTypeDef; + +/** + * @brief TIM Channel States definition + */ +typedef enum +{ + HAL_TIM_CHANNEL_STATE_RESET = 0x00U, /*!< TIM Channel initial state */ + HAL_TIM_CHANNEL_STATE_READY = 0x01U, /*!< TIM Channel ready for use */ + HAL_TIM_CHANNEL_STATE_BUSY = 0x02U, /*!< An internal process is ongoing on the TIM channel */ +} HAL_TIM_ChannelStateTypeDef; + +/** + * @brief DMA Burst States definition + */ +typedef enum +{ + HAL_DMA_BURST_STATE_RESET = 0x00U, /*!< DMA Burst initial state */ + HAL_DMA_BURST_STATE_READY = 0x01U, /*!< DMA Burst ready for use */ + HAL_DMA_BURST_STATE_BUSY = 0x02U, /*!< Ongoing DMA Burst */ +} HAL_TIM_DMABurstStateTypeDef; + +/** + * @brief HAL Active channel structures definition + */ +typedef enum +{ + HAL_TIM_ACTIVE_CHANNEL_1 = 0x01U, /*!< The active channel is 1 */ + HAL_TIM_ACTIVE_CHANNEL_2 = 0x02U, /*!< The active channel is 2 */ + HAL_TIM_ACTIVE_CHANNEL_3 = 0x04U, /*!< The active channel is 3 */ + HAL_TIM_ACTIVE_CHANNEL_4 = 0x08U, /*!< The active channel is 4 */ + HAL_TIM_ACTIVE_CHANNEL_5 = 0x10U, /*!< The active channel is 5 */ + HAL_TIM_ACTIVE_CHANNEL_6 = 0x20U, /*!< The active channel is 6 */ + HAL_TIM_ACTIVE_CHANNEL_CLEARED = 0x00U /*!< All active channels cleared */ +} HAL_TIM_ActiveChannel; + +/** + * @brief TIM Time Base Handle Structure definition + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +typedef struct __TIM_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +{ + TIM_TypeDef *Instance; /*!< Register base address */ + TIM_Base_InitTypeDef Init; /*!< TIM Time Base required parameters */ + HAL_TIM_ActiveChannel Channel; /*!< Active channel */ + DMA_HandleTypeDef *hdma[7]; /*!< DMA Handlers array + This array is accessed by a @ref DMA_Handle_index */ + HAL_LockTypeDef Lock; /*!< Locking object */ + __IO HAL_TIM_StateTypeDef State; /*!< TIM operation state */ + __IO HAL_TIM_ChannelStateTypeDef ChannelState[6]; /*!< TIM channel operation state */ + __IO HAL_TIM_ChannelStateTypeDef ChannelNState[4]; /*!< TIM complementary channel operation state */ + __IO HAL_TIM_DMABurstStateTypeDef DMABurstState; /*!< DMA burst operation state */ + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp Init Callback */ + void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp DeInit Callback */ + void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp Init Callback */ + void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp DeInit Callback */ + void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp Init Callback */ + void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp DeInit Callback */ + void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp Init Callback */ + void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp DeInit Callback */ + void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp Init Callback */ + void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp DeInit Callback */ + void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp Init Callback */ + void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp DeInit Callback */ + void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp Init Callback */ + void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp DeInit Callback */ + void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed Callback */ + void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed half complete Callback */ + void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger Callback */ + void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger half complete Callback */ + void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture Callback */ + void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture half complete Callback */ + void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Output Compare Delay Elapsed Callback */ + void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished Callback */ + void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished half complete Callback */ + void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Error Callback */ + void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation Callback */ + void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation half complete Callback */ + void (* BreakCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break Callback */ + void (* Break2Callback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break2 Callback */ +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} TIM_HandleTypeDef; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief HAL TIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_TIM_BASE_MSPINIT_CB_ID = 0x00U /*!< TIM Base MspInit Callback ID */ + , HAL_TIM_BASE_MSPDEINIT_CB_ID = 0x01U /*!< TIM Base MspDeInit Callback ID */ + , HAL_TIM_IC_MSPINIT_CB_ID = 0x02U /*!< TIM IC MspInit Callback ID */ + , HAL_TIM_IC_MSPDEINIT_CB_ID = 0x03U /*!< TIM IC MspDeInit Callback ID */ + , HAL_TIM_OC_MSPINIT_CB_ID = 0x04U /*!< TIM OC MspInit Callback ID */ + , HAL_TIM_OC_MSPDEINIT_CB_ID = 0x05U /*!< TIM OC MspDeInit Callback ID */ + , HAL_TIM_PWM_MSPINIT_CB_ID = 0x06U /*!< TIM PWM MspInit Callback ID */ + , HAL_TIM_PWM_MSPDEINIT_CB_ID = 0x07U /*!< TIM PWM MspDeInit Callback ID */ + , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID = 0x08U /*!< TIM One Pulse MspInit Callback ID */ + , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID = 0x09U /*!< TIM One Pulse MspDeInit Callback ID */ + , HAL_TIM_ENCODER_MSPINIT_CB_ID = 0x0AU /*!< TIM Encoder MspInit Callback ID */ + , HAL_TIM_ENCODER_MSPDEINIT_CB_ID = 0x0BU /*!< TIM Encoder MspDeInit Callback ID */ + , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID = 0x0CU /*!< TIM Hall Sensor MspDeInit Callback ID */ + , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID = 0x0DU /*!< TIM Hall Sensor MspDeInit Callback ID */ + , HAL_TIM_PERIOD_ELAPSED_CB_ID = 0x0EU /*!< TIM Period Elapsed Callback ID */ + , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID = 0x0FU /*!< TIM Period Elapsed half complete Callback ID */ + , HAL_TIM_TRIGGER_CB_ID = 0x10U /*!< TIM Trigger Callback ID */ + , HAL_TIM_TRIGGER_HALF_CB_ID = 0x11U /*!< TIM Trigger half complete Callback ID */ + + , HAL_TIM_IC_CAPTURE_CB_ID = 0x12U /*!< TIM Input Capture Callback ID */ + , HAL_TIM_IC_CAPTURE_HALF_CB_ID = 0x13U /*!< TIM Input Capture half complete Callback ID */ + , HAL_TIM_OC_DELAY_ELAPSED_CB_ID = 0x14U /*!< TIM Output Compare Delay Elapsed Callback ID */ + , HAL_TIM_PWM_PULSE_FINISHED_CB_ID = 0x15U /*!< TIM PWM Pulse Finished Callback ID */ + , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U /*!< TIM PWM Pulse Finished half complete Callback ID */ + , HAL_TIM_ERROR_CB_ID = 0x17U /*!< TIM Error Callback ID */ + , HAL_TIM_COMMUTATION_CB_ID = 0x18U /*!< TIM Commutation Callback ID */ + , HAL_TIM_COMMUTATION_HALF_CB_ID = 0x19U /*!< TIM Commutation half complete Callback ID */ + , HAL_TIM_BREAK_CB_ID = 0x1AU /*!< TIM Break Callback ID */ + , HAL_TIM_BREAK2_CB_ID = 0x1BU /*!< TIM Break2 Callback ID */ +} HAL_TIM_CallbackIDTypeDef; + +/** + * @brief HAL TIM Callback pointer definition + */ +typedef void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim); /*!< pointer to the TIM callback function */ + +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIM_Exported_Constants TIM Exported Constants + * @{ + */ + +/** @defgroup TIM_ClearInput_Source TIM Clear Input Source + * @{ + */ +#define TIM_CLEARINPUTSOURCE_NONE 0x00000000U /*!< OCREF_CLR is disabled */ +#define TIM_CLEARINPUTSOURCE_ETR 0x00000001U /*!< OCREF_CLR is connected to ETRF input */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Base_address TIM DMA Base Address + * @{ + */ +#define TIM_DMABASE_CR1 0x00000000U +#define TIM_DMABASE_CR2 0x00000001U +#define TIM_DMABASE_SMCR 0x00000002U +#define TIM_DMABASE_DIER 0x00000003U +#define TIM_DMABASE_SR 0x00000004U +#define TIM_DMABASE_EGR 0x00000005U +#define TIM_DMABASE_CCMR1 0x00000006U +#define TIM_DMABASE_CCMR2 0x00000007U +#define TIM_DMABASE_CCER 0x00000008U +#define TIM_DMABASE_CNT 0x00000009U +#define TIM_DMABASE_PSC 0x0000000AU +#define TIM_DMABASE_ARR 0x0000000BU +#define TIM_DMABASE_RCR 0x0000000CU +#define TIM_DMABASE_CCR1 0x0000000DU +#define TIM_DMABASE_CCR2 0x0000000EU +#define TIM_DMABASE_CCR3 0x0000000FU +#define TIM_DMABASE_CCR4 0x00000010U +#define TIM_DMABASE_BDTR 0x00000011U +#define TIM_DMABASE_DCR 0x00000012U +#define TIM_DMABASE_DMAR 0x00000013U +#define TIM_DMABASE_CCMR3 0x00000015U +#define TIM_DMABASE_CCR5 0x00000016U +#define TIM_DMABASE_CCR6 0x00000017U +#if defined(TIM_BREAK_INPUT_SUPPORT) +#define TIM_DMABASE_AF1 0x00000018U +#define TIM_DMABASE_AF2 0x00000019U +#endif /* TIM_BREAK_INPUT_SUPPORT */ +#define TIM_DMABASE_TISEL 0x0000001AU +/** + * @} + */ + +/** @defgroup TIM_Event_Source TIM Event Source + * @{ + */ +#define TIM_EVENTSOURCE_UPDATE TIM_EGR_UG /*!< Reinitialize the counter and generates an update of the registers */ +#define TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G /*!< A capture/compare event is generated on channel 1 */ +#define TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G /*!< A capture/compare event is generated on channel 2 */ +#define TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G /*!< A capture/compare event is generated on channel 3 */ +#define TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G /*!< A capture/compare event is generated on channel 4 */ +#define TIM_EVENTSOURCE_COM TIM_EGR_COMG /*!< A commutation event is generated */ +#define TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG /*!< A trigger event is generated */ +#define TIM_EVENTSOURCE_BREAK TIM_EGR_BG /*!< A break event is generated */ +#define TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G /*!< A break 2 event is generated */ +/** + * @} + */ + +/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel polarity + * @{ + */ +#define TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< Polarity for TIx source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Polarity TIM ETR Polarity + * @{ + */ +#define TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP /*!< Polarity for ETR source */ +#define TIM_ETRPOLARITY_NONINVERTED 0x00000000U /*!< Polarity for ETR source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler + * @{ + */ +#define TIM_ETRPRESCALER_DIV1 0x00000000U /*!< No prescaler is used */ +#define TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 /*!< ETR input source is divided by 2 */ +#define TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 /*!< ETR input source is divided by 4 */ +#define TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS /*!< ETR input source is divided by 8 */ +/** + * @} + */ + +/** @defgroup TIM_Counter_Mode TIM Counter Mode + * @{ + */ +#define TIM_COUNTERMODE_UP 0x00000000U /*!< Counter used as up-counter */ +#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR /*!< Counter used as down-counter */ +#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 /*!< Center-aligned mode 1 */ +#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 /*!< Center-aligned mode 2 */ +#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS /*!< Center-aligned mode 3 */ +/** + * @} + */ + +/** @defgroup TIM_Update_Interrupt_Flag_Remap TIM Update Interrupt Flag Remap + * @{ + */ +#define TIM_UIFREMAP_DISABLE 0x00000000U /*!< Update interrupt flag remap disabled */ +#define TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP /*!< Update interrupt flag remap enabled */ +/** + * @} + */ + +/** @defgroup TIM_ClockDivision TIM Clock Division + * @{ + */ +#define TIM_CLOCKDIVISION_DIV1 0x00000000U /*!< Clock division: tDTS=tCK_INT */ +#define TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 /*!< Clock division: tDTS=2*tCK_INT */ +#define TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 /*!< Clock division: tDTS=4*tCK_INT */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_State TIM Output Compare State + * @{ + */ +#define TIM_OUTPUTSTATE_DISABLE 0x00000000U /*!< Capture/Compare 1 output disabled */ +#define TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E /*!< Capture/Compare 1 output enabled */ +/** + * @} + */ + +/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload + * @{ + */ +#define TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U /*!< TIMx_ARR register is not buffered */ +#define TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE /*!< TIMx_ARR register is buffered */ + +/** + * @} + */ + +/** @defgroup TIM_Output_Fast_State TIM Output Fast State + * @{ + */ +#define TIM_OCFAST_DISABLE 0x00000000U /*!< Output Compare fast disable */ +#define TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE /*!< Output Compare fast enable */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State + * @{ + */ +#define TIM_OUTPUTNSTATE_DISABLE 0x00000000U /*!< OCxN is disabled */ +#define TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE /*!< OCxN is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity + * @{ + */ +#define TIM_OCPOLARITY_HIGH 0x00000000U /*!< Capture/Compare output polarity */ +#define TIM_OCPOLARITY_LOW TIM_CCER_CC1P /*!< Capture/Compare output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity + * @{ + */ +#define TIM_OCNPOLARITY_HIGH 0x00000000U /*!< Capture/Compare complementary output polarity */ +#define TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP /*!< Capture/Compare complementary output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State + * @{ + */ +#define TIM_OCIDLESTATE_SET TIM_CR2_OIS1 /*!< Output Idle state: OCx=1 when MOE=0 */ +#define TIM_OCIDLESTATE_RESET 0x00000000U /*!< Output Idle state: OCx=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State + * @{ + */ +#define TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N /*!< Complementary output Idle state: OCxN=1 when MOE=0 */ +#define TIM_OCNIDLESTATE_RESET 0x00000000U /*!< Complementary output Idle state: OCxN=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity + * @{ + */ +#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Capture triggered by rising edge on timer input */ +#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Capture triggered by falling edge on timer input */ +#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Capture triggered by both rising and falling edges on timer input*/ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Input_Polarity TIM Encoder Input Polarity + * @{ + */ +#define TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Encoder input with rising edge polarity */ +#define TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Encoder input with falling edge polarity */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection + * @{ + */ +#define TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively */ +#define TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively */ +#define TIM_ICSELECTION_TRC TIM_CCMR1_CC1S /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler + * @{ + */ +#define TIM_ICPSC_DIV1 0x00000000U /*!< Capture performed each time an edge is detected on the capture input */ +#define TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 /*!< Capture performed once every 2 events */ +#define TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 /*!< Capture performed once every 4 events */ +#define TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC /*!< Capture performed once every 8 events */ +/** + * @} + */ + +/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode + * @{ + */ +#define TIM_OPMODE_SINGLE TIM_CR1_OPM /*!< Counter stops counting at the next update event */ +#define TIM_OPMODE_REPETITIVE 0x00000000U /*!< Counter is not stopped at update event */ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Mode TIM Encoder Mode + * @{ + */ +#define TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 /*!< Quadrature encoder mode 1, x2 mode, counts up/down on TI1FP1 edge depending on TI2FP2 level */ +#define TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 /*!< Quadrature encoder mode 2, x2 mode, counts up/down on TI2FP2 edge depending on TI1FP1 level. */ +#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Quadrature encoder mode 3, x4 mode, counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. */ +/** + * @} + */ + +/** @defgroup TIM_Interrupt_definition TIM interrupt Definition + * @{ + */ +#define TIM_IT_UPDATE TIM_DIER_UIE /*!< Update interrupt */ +#define TIM_IT_CC1 TIM_DIER_CC1IE /*!< Capture/Compare 1 interrupt */ +#define TIM_IT_CC2 TIM_DIER_CC2IE /*!< Capture/Compare 2 interrupt */ +#define TIM_IT_CC3 TIM_DIER_CC3IE /*!< Capture/Compare 3 interrupt */ +#define TIM_IT_CC4 TIM_DIER_CC4IE /*!< Capture/Compare 4 interrupt */ +#define TIM_IT_COM TIM_DIER_COMIE /*!< Commutation interrupt */ +#define TIM_IT_TRIGGER TIM_DIER_TIE /*!< Trigger interrupt */ +#define TIM_IT_BREAK TIM_DIER_BIE /*!< Break interrupt */ +/** + * @} + */ + +/** @defgroup TIM_Commutation_Source TIM Commutation Source + * @{ + */ +#define TIM_COMMUTATION_TRGI TIM_CR2_CCUS /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit or when an rising edge occurs on trigger input */ +#define TIM_COMMUTATION_SOFTWARE 0x00000000U /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit */ +/** + * @} + */ + +/** @defgroup TIM_DMA_sources TIM DMA Sources + * @{ + */ +#define TIM_DMA_UPDATE TIM_DIER_UDE /*!< DMA request is triggered by the update event */ +#define TIM_DMA_CC1 TIM_DIER_CC1DE /*!< DMA request is triggered by the capture/compare macth 1 event */ +#define TIM_DMA_CC2 TIM_DIER_CC2DE /*!< DMA request is triggered by the capture/compare macth 2 event event */ +#define TIM_DMA_CC3 TIM_DIER_CC3DE /*!< DMA request is triggered by the capture/compare macth 3 event event */ +#define TIM_DMA_CC4 TIM_DIER_CC4DE /*!< DMA request is triggered by the capture/compare macth 4 event event */ +#define TIM_DMA_COM TIM_DIER_COMDE /*!< DMA request is triggered by the commutation event */ +#define TIM_DMA_TRIGGER TIM_DIER_TDE /*!< DMA request is triggered by the trigger event */ +/** + * @} + */ + +/** @defgroup TIM_CC_DMA_Request CCx DMA request selection + * @{ + */ +#define TIM_CCDMAREQUEST_CC 0x00000000U /*!< CCx DMA request sent when capture or compare match event occurs */ +#define TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS /*!< CCx DMA requests sent when update event occurs */ +/** + * @} + */ + +/** @defgroup TIM_Flag_definition TIM Flag Definition + * @{ + */ +#define TIM_FLAG_UPDATE TIM_SR_UIF /*!< Update interrupt flag */ +#define TIM_FLAG_CC1 TIM_SR_CC1IF /*!< Capture/Compare 1 interrupt flag */ +#define TIM_FLAG_CC2 TIM_SR_CC2IF /*!< Capture/Compare 2 interrupt flag */ +#define TIM_FLAG_CC3 TIM_SR_CC3IF /*!< Capture/Compare 3 interrupt flag */ +#define TIM_FLAG_CC4 TIM_SR_CC4IF /*!< Capture/Compare 4 interrupt flag */ +#define TIM_FLAG_CC5 TIM_SR_CC5IF /*!< Capture/Compare 5 interrupt flag */ +#define TIM_FLAG_CC6 TIM_SR_CC6IF /*!< Capture/Compare 6 interrupt flag */ +#define TIM_FLAG_COM TIM_SR_COMIF /*!< Commutation interrupt flag */ +#define TIM_FLAG_TRIGGER TIM_SR_TIF /*!< Trigger interrupt flag */ +#define TIM_FLAG_BREAK TIM_SR_BIF /*!< Break interrupt flag */ +#define TIM_FLAG_BREAK2 TIM_SR_B2IF /*!< Break 2 interrupt flag */ +#define TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF /*!< System Break interrupt flag */ +#define TIM_FLAG_CC1OF TIM_SR_CC1OF /*!< Capture 1 overcapture flag */ +#define TIM_FLAG_CC2OF TIM_SR_CC2OF /*!< Capture 2 overcapture flag */ +#define TIM_FLAG_CC3OF TIM_SR_CC3OF /*!< Capture 3 overcapture flag */ +#define TIM_FLAG_CC4OF TIM_SR_CC4OF /*!< Capture 4 overcapture flag */ +/** + * @} + */ + +/** @defgroup TIM_Channel TIM Channel + * @{ + */ +#define TIM_CHANNEL_1 0x00000000U /*!< Capture/compare channel 1 identifier */ +#define TIM_CHANNEL_2 0x00000004U /*!< Capture/compare channel 2 identifier */ +#define TIM_CHANNEL_3 0x00000008U /*!< Capture/compare channel 3 identifier */ +#define TIM_CHANNEL_4 0x0000000CU /*!< Capture/compare channel 4 identifier */ +#define TIM_CHANNEL_5 0x00000010U /*!< Compare channel 5 identifier */ +#define TIM_CHANNEL_6 0x00000014U /*!< Compare channel 6 identifier */ +#define TIM_CHANNEL_ALL 0x0000003CU /*!< Global Capture/compare channel identifier */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Source TIM Clock Source + * @{ + */ +#define TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 /*!< Internal clock source */ +#define TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF /*!< External clock source mode 1 (ETRF) */ +#define TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 /*!< External clock source mode 2 */ +#define TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED /*!< External clock source mode 1 (TTI1FP1 + edge detect.) */ +#define TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 /*!< External clock source mode 1 (TTI1FP1) */ +#define TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 /*!< External clock source mode 1 (TTI2FP2) */ +#define TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 /*!< External clock source mode 1 (ITR0) */ +#define TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 /*!< External clock source mode 1 (ITR1) */ +#define TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 /*!< External clock source mode 1 (ITR2) */ +#define TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 /*!< External clock source mode 1 (ITR3) */ +#define TIM_CLOCKSOURCE_ITR4 TIM_TS_ITR4 /*!< External clock source mode 1 (ITR4) */ +#define TIM_CLOCKSOURCE_ITR5 TIM_TS_ITR5 /*!< External clock source mode 1 (ITR5) */ +#define TIM_CLOCKSOURCE_ITR6 TIM_TS_ITR6 /*!< External clock source mode 1 (ITR6) */ +#define TIM_CLOCKSOURCE_ITR7 TIM_TS_ITR7 /*!< External clock source mode 1 (ITR7) */ +#define TIM_CLOCKSOURCE_ITR8 TIM_TS_ITR8 /*!< External clock source mode 1 (ITR8) */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Polarity TIM Clock Polarity + * @{ + */ +#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIx clock sources */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler + * @{ + */ +#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */ +#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */ +#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity + * @{ + */ +#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx pin */ +#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx pin */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler + * @{ + */ +#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state + * @{ + */ +#define TIM_OSSR_ENABLE TIM_BDTR_OSSR /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSR_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ + +/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state + * @{ + */ +#define TIM_OSSI_ENABLE TIM_BDTR_OSSI /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSI_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ +/** @defgroup TIM_Lock_level TIM Lock level + * @{ + */ +#define TIM_LOCKLEVEL_OFF 0x00000000U /*!< LOCK OFF */ +#define TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 /*!< LOCK Level 1 */ +#define TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 /*!< LOCK Level 2 */ +#define TIM_LOCKLEVEL_3 TIM_BDTR_LOCK /*!< LOCK Level 3 */ +/** + * @} + */ + +/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable + * @{ + */ +#define TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break input BRK is enabled */ +#define TIM_BREAK_DISABLE 0x00000000U /*!< Break input BRK is disabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_Polarity TIM Break Input Polarity + * @{ + */ +#define TIM_BREAKPOLARITY_LOW 0x00000000U /*!< Break input BRK is active low */ +#define TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP /*!< Break input BRK is active high */ +/** + * @} + */ +#if defined(TIM_BDTR_BKBID) + +/** @defgroup TIM_Break_Input_AF_Mode TIM Break Input Alternate Function Mode + * @{ + */ +#define TIM_BREAK_AFMODE_INPUT 0x00000000U /*!< Break input BRK in input mode */ +#define TIM_BREAK_AFMODE_BIDIRECTIONAL TIM_BDTR_BKBID /*!< Break input BRK in bidirectional mode */ +/** + * @} + */ +#endif /*TIM_BDTR_BKBID */ + +/** @defgroup TIM_Break2_Input_enable_disable TIM Break input 2 Enable + * @{ + */ +#define TIM_BREAK2_DISABLE 0x00000000U /*!< Break input BRK2 is disabled */ +#define TIM_BREAK2_ENABLE TIM_BDTR_BK2E /*!< Break input BRK2 is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Polarity TIM Break Input 2 Polarity + * @{ + */ +#define TIM_BREAK2POLARITY_LOW 0x00000000U /*!< Break input BRK2 is active low */ +#define TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P /*!< Break input BRK2 is active high */ +/** + * @} + */ +#if defined(TIM_BDTR_BKBID) + +/** @defgroup TIM_Break2_Input_AF_Mode TIM Break2 Input Alternate Function Mode + * @{ + */ +#define TIM_BREAK2_AFMODE_INPUT 0x00000000U /*!< Break2 input BRK2 in input mode */ +#define TIM_BREAK2_AFMODE_BIDIRECTIONAL TIM_BDTR_BK2BID /*!< Break2 input BRK2 in bidirectional mode */ +/** + * @} + */ +#endif /* TIM_BDTR_BKBID */ + +/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable + * @{ + */ +#define TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ +#define TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active) */ +/** + * @} + */ + +/** @defgroup TIM_Group_Channel5 TIM Group Channel 5 and Channel 1, 2 or 3 + * @{ + */ +#define TIM_GROUPCH5_NONE 0x00000000U /*!< No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */ +#define TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1 /*!< OC1REFC is the logical AND of OC1REFC and OC5REF */ +#define TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2 /*!< OC2REFC is the logical AND of OC2REFC and OC5REF */ +#define TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3 /*!< OC3REFC is the logical AND of OC3REFC and OC5REF */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection + * @{ + */ +#define TIM_TRGO_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO) */ +#define TIM_TRGO_ENABLE TIM_CR2_MMS_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO) */ +#define TIM_TRGO_UPDATE TIM_CR2_MMS_1 /*!< Update event is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1REF TIM_CR2_MMS_2 /*!< OC1REF signal is used as trigger output (TRGO) */ +#define TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) /*!< OC2REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) /*!< OC3REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output(TRGO) */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection_2 TIM Master Mode Selection 2 (TRGO2) + * @{ + */ +#define TIM_TRGO2_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_ENABLE TIM_CR2_MMS2_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_UPDATE TIM_CR2_MMS2_1 /*!< Update event is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1REF TIM_CR2_MMS2_2 /*!< OC1REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC2REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1) /*!< OC3REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC4REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC5REF TIM_CR2_MMS2_3 /*!< OC5REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0) /*!< OC6REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1) /*!< OC4REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC6REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2) /*!< OC4REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC4REF rising or OC6REF falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +/** + * @} + */ + +/** @defgroup TIM_Master_Slave_Mode TIM Master/Slave Mode + * @{ + */ +#define TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM /*!< No action */ +#define TIM_MASTERSLAVEMODE_DISABLE 0x00000000U /*!< Master/slave mode is selected */ +/** + * @} + */ + +/** @defgroup TIM_Slave_Mode TIM Slave mode + * @{ + */ +#define TIM_SLAVEMODE_DISABLE 0x00000000U /*!< Slave mode disabled */ +#define TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 /*!< Reset Mode */ +#define TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) /*!< Gated Mode */ +#define TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) /*!< Trigger Mode */ +#define TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< External Clock Mode 1 */ +#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3 /*!< Combined reset + trigger mode */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM Modes + * @{ + */ +#define TIM_OCMODE_TIMING 0x00000000U /*!< Frozen */ +#define TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 /*!< Set channel to active level on match */ +#define TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 /*!< Set channel to inactive level on match */ +#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< Toggle */ +#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) /*!< PWM mode 1 */ +#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< PWM mode 2 */ +#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) /*!< Force active level */ +#define TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 /*!< Force inactive level */ +#define TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3 /*!< Retrigerrable OPM mode 1 */ +#define TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0) /*!< Retrigerrable OPM mode 2 */ +#define TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 1 */ +#define TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 2 */ +#define TIM_OCMODE_ASSYMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) /*!< Asymmetric PWM mode 1 */ +#define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_CCMR1_OC1M /*!< Asymmetric PWM mode 2 */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Selection TIM Trigger Selection + * @{ + */ +#define TIM_TS_ITR0 0x00000000U /*!< Internal Trigger 0 (ITR0) */ +#define TIM_TS_ITR1 TIM_SMCR_TS_0 /*!< Internal Trigger 1 (ITR1) */ +#define TIM_TS_ITR2 TIM_SMCR_TS_1 /*!< Internal Trigger 2 (ITR2) */ +#define TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) /*!< Internal Trigger 3 (ITR3) */ +#define TIM_TS_ITR4 (TIM_SMCR_TS_3) /*!< Internal Trigger 4 (ITR4) */ +#define TIM_TS_ITR5 (TIM_SMCR_TS_0 | TIM_SMCR_TS_3) /*!< Internal Trigger 5 (ITR5) */ +#define TIM_TS_ITR6 (TIM_SMCR_TS_1 | TIM_SMCR_TS_3) /*!< Internal Trigger 6 (ITR6) */ +#define TIM_TS_ITR7 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_3) /*!< Internal Trigger 7 (ITR7) */ +#define TIM_TS_ITR8 (TIM_SMCR_TS_2 | TIM_SMCR_TS_3) /*!< Internal Trigger 8 (ITR8) */ +#define TIM_TS_ITR9 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) /*!< Internal Trigger 9 (ITR9) */ +#define TIM_TS_ITR10 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) /*!< Internal Trigger 10 (ITR10) */ +#define TIM_TS_ITR11 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2 | TIM_SMCR_TS_3) /*!< Internal Trigger 11 (ITR11) */ +#define TIM_TS_ITR12 (TIM_SMCR_TS_4) /*!< Internal Trigger 12 (ITR12) */ +#define TIM_TS_ITR13 (TIM_SMCR_TS_0 | TIM_SMCR_TS_4) /*!< Internal Trigger 13 (ITR13) */ +#define TIM_TS_TI1F_ED TIM_SMCR_TS_2 /*!< TI1 Edge Detector (TI1F_ED) */ +#define TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 1 (TI1FP1) */ +#define TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 2 (TI2FP2) */ +#define TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered External Trigger input (ETRF) */ +#define TIM_TS_NONE 0x0000FFFFU /*!< No trigger selected */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity + * @{ + */ +#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler + * @{ + */ +#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */ +#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */ +#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection + * @{ + */ +#define TIM_TI1SELECTION_CH1 0x00000000U /*!< The TIMx_CH1 pin is connected to TI1 input */ +#define TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S /*!< The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length + * @{ + */ +#define TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U /*!< The transfer is done to 1 register starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U /*!< The transfer is done to 2 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U /*!< The transfer is done to 3 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U /*!< The transfer is done to 4 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U /*!< The transfer is done to 5 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U /*!< The transfer is done to 6 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U /*!< The transfer is done to 7 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U /*!< The transfer is done to 8 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U /*!< The transfer is done to 9 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U /*!< The transfer is done to 10 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U /*!< The transfer is done to 11 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U /*!< The transfer is done to 12 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U /*!< The transfer is done to 13 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U /*!< The transfer is done to 14 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U /*!< The transfer is done to 15 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U /*!< The transfer is done to 16 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U /*!< The transfer is done to 17 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U /*!< The transfer is done to 18 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +/** + * @} + */ + +/** @defgroup DMA_Handle_index TIM DMA Handle Index + * @{ + */ +#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) /*!< Index of the DMA handle used for Update DMA requests */ +#define TIM_DMA_ID_CC1 ((uint16_t) 0x0001) /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */ +#define TIM_DMA_ID_CC2 ((uint16_t) 0x0002) /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */ +#define TIM_DMA_ID_CC3 ((uint16_t) 0x0003) /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */ +#define TIM_DMA_ID_CC4 ((uint16_t) 0x0004) /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */ +#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) /*!< Index of the DMA handle used for Commutation DMA requests */ +#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) /*!< Index of the DMA handle used for Trigger DMA requests */ +/** + * @} + */ + +/** @defgroup Channel_CC_State TIM Capture/Compare Channel State + * @{ + */ +#define TIM_CCx_ENABLE 0x00000001U /*!< Input or output channel is enabled */ +#define TIM_CCx_DISABLE 0x00000000U /*!< Input or output channel is disabled */ +#define TIM_CCxN_ENABLE 0x00000004U /*!< Complementary output channel is enabled */ +#define TIM_CCxN_DISABLE 0x00000000U /*!< Complementary output channel is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_System TIM Break System + * @{ + */ +#define TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal with Break Input of TIM1/8/15/16/17 */ +#define TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection with TIM1/8/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */ +#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIM1/8/15/16/17 */ +#define TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM4 with Break Input of TIM1/8/15/16/17 */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup TIM_Exported_Macros TIM Exported Macros + * @{ + */ + +/** @brief Reset TIM handle state. + * @param __HANDLE__ TIM handle. + * @retval None + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; \ + (__HANDLE__)->Base_MspInitCallback = NULL; \ + (__HANDLE__)->Base_MspDeInitCallback = NULL; \ + (__HANDLE__)->IC_MspInitCallback = NULL; \ + (__HANDLE__)->IC_MspDeInitCallback = NULL; \ + (__HANDLE__)->OC_MspInitCallback = NULL; \ + (__HANDLE__)->OC_MspDeInitCallback = NULL; \ + (__HANDLE__)->PWM_MspInitCallback = NULL; \ + (__HANDLE__)->PWM_MspDeInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspDeInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspDeInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; \ + } while(0) +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @brief Enable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) + +/** + * @brief Enable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) + +/** + * @brief Disable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been + * disabled + */ +#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled unconditionally + */ +#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) + +/** @brief Enable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to enable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) + +/** @brief Disable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to disable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) + +/** @brief Enable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to enable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) + +/** @brief Disable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to disable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) + +/** @brief Check whether the specified TIM interrupt flag is set or not. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to check. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified TIM interrupt flag. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to clear. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) + +/** + * @brief Check whether the specified TIM interrupt source is enabled or not. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the TIM interrupt source to check. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval The state of TIM_IT (SET or RESET). + */ +#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) \ + == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Clear the TIM interrupt pending bits. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) + +/** + * @brief Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31). + * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read + * in an atomic way. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP)) + +/** + * @brief Disable update interrupt flag (UIF) remapping. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP)) + +/** + * @brief Get update interrupt flag (UIF) copy status. + * @param __COUNTER__ Counter value. + * @retval The state of UIFCPY (TRUE or FALSE). +mode. + */ +#define __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY)) + +/** + * @brief Indicates whether or not the TIM Counter is used as downcounter. + * @param __HANDLE__ TIM handle. + * @retval False (Counter used as upcounter) or True (Counter used as downcounter) + * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode + * or Encoder mode. + */ +#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) + +/** + * @brief Set the TIM Prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __PRESC__ specifies the Prescaler new value. + * @retval None + */ +#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) + +/** + * @brief Set the TIM Counter Register value on runtime. + * Note Please check if the bit 31 of CNT register is used as UIF copy or not, this may affect the counter range in + * case of 32 bits counter TIM instance. + * Bit 31 of CNT can be enabled/disabled using __HAL_TIM_UIFREMAP_ENABLE()/__HAL_TIM_UIFREMAP_DISABLE() macros. + * @param __HANDLE__ TIM handle. + * @param __COUNTER__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) + +/** + * @brief Get the TIM Counter Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT) + */ +#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) + +/** + * @brief Set the TIM Autoreload Register value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __AUTORELOAD__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \ + do{ \ + (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); \ + (__HANDLE__)->Init.Period = (__AUTORELOAD__); \ + } while(0) + +/** + * @brief Get the TIM Autoreload Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR) + */ +#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) + +/** + * @brief Set the TIM Clock Division value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __CKD__ specifies the clock division value. + * This parameter can be one of the following value: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + * @retval None + */ +#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \ + do{ \ + (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); \ + (__HANDLE__)->Instance->CR1 |= (__CKD__); \ + (__HANDLE__)->Init.ClockDivision = (__CKD__); \ + } while(0) + +/** + * @brief Get the TIM Clock Division value on runtime. + * @param __HANDLE__ TIM handle. + * @retval The clock division can be one of the following values: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + */ +#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) + +/** + * @brief Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel() + * function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __ICPSC__ specifies the Input Capture4 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \ + do{ \ + TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \ + } while(0) + +/** + * @brief Get the TIM Input Capture prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get input capture 1 prescaler value + * @arg TIM_CHANNEL_2: get input capture 2 prescaler value + * @arg TIM_CHANNEL_3: get input capture 3 prescaler value + * @arg TIM_CHANNEL_4: get input capture 4 prescaler value + * @retval The input capture prescaler can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + */ +#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\ + (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) + +/** + * @brief Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param __COMPARE__ specifies the Capture Compare register new value. + * @retval None + */ +#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) :\ + ((__HANDLE__)->Instance->CCR6 = (__COMPARE__))) + +/** + * @brief Get the TIM Capture Compare Register value on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channel associated with the capture compare register + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get capture/compare 1 register value + * @arg TIM_CHANNEL_2: get capture/compare 2 register value + * @arg TIM_CHANNEL_3: get capture/compare 3 register value + * @arg TIM_CHANNEL_4: get capture/compare 4 register value + * @arg TIM_CHANNEL_5: get capture/compare 5 register value + * @arg TIM_CHANNEL_6: get capture/compare 6 register value + * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy) + */ +#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) :\ + ((__HANDLE__)->Instance->CCR6)) + +/** + * @brief Set the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE)) + +/** + * @brief Reset the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE)) + +/** + * @brief Enable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is enabled an active edge on the trigger input acts + * like a compare match on CCx output. Delay to sample the trigger + * input and to activate CCx output is reduced to 3 clock cycles. + * @note Fast mode acts only if the channel is configured in PWM1 or PWM2 mode. + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE)) + +/** + * @brief Disable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is disabled CCx output behaves normally depending + * on counter and CCRx values even when the trigger is ON. The minimum + * delay to activate CCx output when an active edge occurs on the + * trigger input is 5 clock cycles. + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE)) + +/** + * @brief Set the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is set, only counter + * overflow/underflow generates an update interrupt or DMA request (if + * enabled) + * @retval None + */ +#define __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) + +/** + * @brief Reset the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is reset, any of the + * following events generate an update interrupt or DMA request (if + * enabled): + * _ Counter overflow underflow + * _ Setting the UG bit + * _ Update generation through the slave mode controller + * @retval None + */ +#define __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) + +/** + * @brief Set the TIM Capture x input polarity on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __POLARITY__ Polarity for TIx source + * @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge + * @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge + * @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge + * @retval None + */ +#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + do{ \ + TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \ + }while(0) + +/** @brief Select the Capture/compare DMA request source. + * @param __HANDLE__ specifies the TIM Handle. + * @param __CCDMA__ specifies Capture/compare DMA request source + * This parameter can be one of the following values: + * @arg TIM_CCDMAREQUEST_CC: CCx DMA request generated on Capture/Compare event + * @arg TIM_CCDMAREQUEST_UPDATE: CCx DMA request generated on Update event + * @retval None + */ +#define __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__, __CCDMA__) \ + MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__)) + +/** + * @} + */ +/* End of exported macros ----------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIM_Private_Constants TIM Private Constants + * @{ + */ +/* The counter of a timer instance is disabled only if all the CCx and CCxN + channels have been disabled */ +#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) +#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) +/** + * @} + */ +/* End of private constants --------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TIM_Private_Macros TIM Private Macros + * @{ + */ +#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR)) + +#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || \ + ((__BASE__) == TIM_DMABASE_CR2) || \ + ((__BASE__) == TIM_DMABASE_SMCR) || \ + ((__BASE__) == TIM_DMABASE_DIER) || \ + ((__BASE__) == TIM_DMABASE_SR) || \ + ((__BASE__) == TIM_DMABASE_EGR) || \ + ((__BASE__) == TIM_DMABASE_CCMR1) || \ + ((__BASE__) == TIM_DMABASE_CCMR2) || \ + ((__BASE__) == TIM_DMABASE_CCER) || \ + ((__BASE__) == TIM_DMABASE_CNT) || \ + ((__BASE__) == TIM_DMABASE_PSC) || \ + ((__BASE__) == TIM_DMABASE_ARR) || \ + ((__BASE__) == TIM_DMABASE_RCR) || \ + ((__BASE__) == TIM_DMABASE_CCR1) || \ + ((__BASE__) == TIM_DMABASE_CCR2) || \ + ((__BASE__) == TIM_DMABASE_CCR3) || \ + ((__BASE__) == TIM_DMABASE_CCR4) || \ + ((__BASE__) == TIM_DMABASE_BDTR) || \ + ((__BASE__) == TIM_DMABASE_CCMR3) || \ + ((__BASE__) == TIM_DMABASE_CCR5) || \ + ((__BASE__) == TIM_DMABASE_CCR6) || \ + ((__BASE__) == TIM_DMABASE_AF1) || \ + ((__BASE__) == TIM_DMABASE_AF2) || \ + ((__BASE__) == TIM_DMABASE_TISEL)) + + +#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || \ + ((__MODE__) == TIM_COUNTERMODE_DOWN) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) + +#define IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || \ + ((__MODE__) == TIM_UIFREMAP_ENALE)) + +#define IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) + +#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \ + ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) + +#define IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || \ + ((__STATE__) == TIM_OCFAST_ENABLE)) + +#define IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCPOLARITY_LOW)) + +#define IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) + +#define IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCIDLESTATE_RESET)) + +#define IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCNIDLESTATE_RESET)) + +#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) + +#define IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) + +#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_TRC)) + +#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV2) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV4) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV8)) + +#define IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || \ + ((__MODE__) == TIM_OPMODE_REPETITIVE)) + +#define IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || \ + ((__MODE__) == TIM_ENCODERMODE_TI2) || \ + ((__MODE__) == TIM_ENCODERMODE_TI12)) + +#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3) || \ + ((__CHANNEL__) == TIM_CHANNEL_4) || \ + ((__CHANNEL__) == TIM_CHANNEL_5) || \ + ((__CHANNEL__) == TIM_CHANNEL_6) || \ + ((__CHANNEL__) == TIM_CHANNEL_ALL)) + +#define IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2)) + +#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3)) + +#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)) + +#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) + +#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) + +#define IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) + +#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) + +#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || \ + ((__STATE__) == TIM_OSSR_DISABLE)) + +#define IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || \ + ((__STATE__) == TIM_OSSI_DISABLE)) + +#define IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_1) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_2) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_3)) + +#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) + + +#define IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || \ + ((__STATE__) == TIM_BREAK_DISABLE)) + +#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) +#if defined(TIM_BDTR_BKBID) + +#define IS_TIM_BREAK_AFMODE(__AFMODE__) (((__AFMODE__) == TIM_BREAK_AFMODE_INPUT) || \ + ((__AFMODE__) == TIM_BREAK_AFMODE_BIDIRECTIONAL)) + +#endif /* TIM_BDTR_BKBID */ + +#define IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || \ + ((__STATE__) == TIM_BREAK2_DISABLE)) + +#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH)) +#if defined(TIM_BDTR_BKBID) + +#define IS_TIM_BREAK2_AFMODE(__AFMODE__) (((__AFMODE__) == TIM_BREAK2_AFMODE_INPUT) || \ + ((__AFMODE__) == TIM_BREAK2_AFMODE_BIDIRECTIONAL)) + +#endif /* TIM_BDTR_BKBID */ + +#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || \ + ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) + +#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U)) + +#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || \ + ((__SOURCE__) == TIM_TRGO_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO_OC1) || \ + ((__SOURCE__) == TIM_TRGO_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO_OC4REF)) + +#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || \ + ((__SOURCE__) == TIM_TRGO2_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO2_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO2_OC1) || \ + ((__SOURCE__) == TIM_TRGO2_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING)) + +#define IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || \ + ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) + +#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || \ + ((__MODE__) == TIM_SLAVEMODE_RESET) || \ + ((__MODE__) == TIM_SLAVEMODE_GATED) || \ + ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || \ + ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || \ + ((__MODE__) == TIM_OCMODE_PWM2) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2)) + +#define IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || \ + ((__MODE__) == TIM_OCMODE_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_TOGGLE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2)) + +#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_ITR4) || \ + ((__SELECTION__) == TIM_TS_ITR5) || \ + ((__SELECTION__) == TIM_TS_ITR6) || \ + ((__SELECTION__) == TIM_TS_ITR7) || \ + ((__SELECTION__) == TIM_TS_ITR8) || \ + ((__SELECTION__) == TIM_TS_ITR12) || \ + ((__SELECTION__) == TIM_TS_ITR13) || \ + ((__SELECTION__) == TIM_TS_TI1F_ED) || \ + ((__SELECTION__) == TIM_TS_TI1FP1) || \ + ((__SELECTION__) == TIM_TS_TI2FP2) || \ + ((__SELECTION__) == TIM_TS_ETRF)) + +#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_ITR4) || \ + ((__SELECTION__) == TIM_TS_ITR5) || \ + ((__SELECTION__) == TIM_TS_ITR6) || \ + ((__SELECTION__) == TIM_TS_ITR7) || \ + ((__SELECTION__) == TIM_TS_ITR8) || \ + ((__SELECTION__) == TIM_TS_ITR12) || \ + ((__SELECTION__) == TIM_TS_ITR13) || \ + ((__SELECTION__) == TIM_TS_NONE)) + +#define IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) + +#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) + +#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || \ + ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) + +#define IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) + +#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) + +#define IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) + +#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) + +#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\ + ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) + +#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\ + ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) + +#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\ + ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) + +#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\ + ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) + +#define TIM_CHANNEL_STATE_GET(__HANDLE__, __CHANNEL__)\ + (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] :\ + (__HANDLE__)->ChannelState[5]) + +#define TIM_CHANNEL_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) :\ + ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__))) + +#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__, __CHANNEL_STATE__) do { \ + (__HANDLE__)->ChannelState[0] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[1] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[2] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[3] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[4] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[5] = \ + (__CHANNEL_STATE__); \ + } while(0) + +#define TIM_CHANNEL_N_STATE_GET(__HANDLE__, __CHANNEL__)\ + (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] :\ + (__HANDLE__)->ChannelNState[3]) + +#define TIM_CHANNEL_N_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) :\ + ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__))) + +#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__, __CHANNEL_STATE__) do { \ + (__HANDLE__)->ChannelNState[0] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[1] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[2] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[3] = \ + (__CHANNEL_STATE__); \ + } while(0) + +/** + * @} + */ +/* End of private macros -----------------------------------------------------*/ + +/* Include TIM HAL Extended module */ +#include "stm32h7xx_hal_tim_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @addtogroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * @{ + */ +/* Time Base functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * @{ + */ +/* Timer Output Compare functions *********************************************/ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * @{ + */ +/* Timer PWM functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * @{ + */ +/* Timer Input Capture functions **********************************************/ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * @{ + */ +/* Timer One Pulse functions **************************************************/ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode); +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * @{ + */ +/* Timer Encoder functions ****************************************************/ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief IRQ handler management + * @{ + */ +/* Interrupt Handler functions ***********************************************/ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Control functions *********************************************************/ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel); +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig); +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource); +uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * @{ + */ +/* Callback in non blocking modes (Interrupt and DMA) *************************/ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief Peripheral State functions + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim); + +/* Peripheral Channel state functions ************************************************/ +HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim); +HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure); +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter); +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter); + +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_DMAError(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +void TIM_ResetCallback(TIM_HandleTypeDef *htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_HAL_TIM_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h new file mode 100644 index 0000000..026d01d --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h @@ -0,0 +1,531 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_tim_ex.h + * @author MCD Application Team + * @brief Header file of TIM HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_HAL_TIM_EX_H +#define STM32H7xx_HAL_TIM_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal_def.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup TIMEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Types TIM Extended Exported Types + * @{ + */ + +/** + * @brief TIM Hall sensor Configuration Structure definition + */ + +typedef struct +{ + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t Commutation_Delay; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ +} TIM_HallSensor_InitTypeDef; +#if defined(TIM_BREAK_INPUT_SUPPORT) + +/** + * @brief TIM Break/Break2 input configuration + */ +typedef struct +{ + uint32_t Source; /*!< Specifies the source of the timer break input. + This parameter can be a value of @ref TIMEx_Break_Input_Source */ + uint32_t Enable; /*!< Specifies whether or not the break input source is enabled. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Enable */ + uint32_t Polarity; /*!< Specifies the break input source polarity. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Polarity + Not relevant when analog watchdog output of the DFSDM1 used as break input source */ +} TIMEx_BreakInputConfigTypeDef; + +#endif /* TIM_BREAK_INPUT_SUPPORT */ +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Constants TIM Extended Exported Constants + * @{ + */ + +/** @defgroup TIMEx_Remap TIM Extended Remapping + * @{ + */ +#define TIM_TIM1_ETR_GPIO 0x00000000U /* !< TIM1_ETR is connected to GPIO */ +#define TIM_TIM1_ETR_COMP1 TIM1_AF1_ETRSEL_0 /* !< TIM1_ETR is connected to COMP1 OUT */ +#define TIM_TIM1_ETR_COMP2 TIM1_AF1_ETRSEL_1 /* !< TIM1_ETR is connected to COMP2 OUT */ +#define TIM_TIM1_ETR_ADC1_AWD1 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) /* !< TIM1_ETR is connected to ADC1 AWD1 */ +#define TIM_TIM1_ETR_ADC1_AWD2 (TIM1_AF1_ETRSEL_2) /* !< TIM1_ETR is connected to ADC1 AWD2 */ +#define TIM_TIM1_ETR_ADC1_AWD3 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) /* !< TIM1_ETR is connected to ADC1 AWD3 */ +#define TIM_TIM1_ETR_ADC3_AWD1 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) /* !< TIM1_ETR is connected to ADC3 AWD1 */ +#define TIM_TIM1_ETR_ADC3_AWD2 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) /* !< TIM1_ETR is connected to ADC3 AWD2 */ +#define TIM_TIM1_ETR_ADC3_AWD3 TIM1_AF1_ETRSEL_3 /* !< TIM1_ETR is connected to ADC3 AWD3 */ + +#define TIM_TIM8_ETR_GPIO 0x00000000U /* !< TIM8_ETR is connected to GPIO */ +#define TIM_TIM8_ETR_COMP1 TIM8_AF1_ETRSEL_0 /* !< TIM8_ETR is connected to COMP1 OUT */ +#define TIM_TIM8_ETR_COMP2 TIM8_AF1_ETRSEL_1 /* !< TIM8_ETR is connected to COMP2 OUT */ +#define TIM_TIM8_ETR_ADC2_AWD1 (TIM8_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) /* !< TIM8_ETR is connected to ADC2 AWD1 */ +#define TIM_TIM8_ETR_ADC2_AWD2 (TIM8_AF1_ETRSEL_2) /* !< TIM8_ETR is connected to ADC2 AWD2 */ +#define TIM_TIM8_ETR_ADC2_AWD3 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_0) /* !< TIM8_ETR is connected to ADC2 AWD3 */ +#define TIM_TIM8_ETR_ADC3_AWD1 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_1) /* !< TIM8_ETR is connected to ADC3 AWD1 */ +#define TIM_TIM8_ETR_ADC3_AWD2 (TIM8_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) /* !< TIM8_ETR is connected to ADC3 AWD2 */ +#define TIM_TIM8_ETR_ADC3_AWD3 TIM8_AF1_ETRSEL_3 /* !< TIM8_ETR is connected to ADC3 AWD3 */ + +#define TIM_TIM2_ETR_GPIO 0x00000000U /* !< TIM2_ETR is connected to GPIO */ +#define TIM_TIM2_ETR_COMP1 (TIM2_AF1_ETRSEL_0) /* !< TIM2_ETR is connected to COMP1 OUT */ +#define TIM_TIM2_ETR_COMP2 (TIM2_AF1_ETRSEL_1) /* !< TIM2_ETR is connected to COMP2 OUT */ +#define TIM_TIM2_ETR_RCC_LSE (TIM2_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) /* !< TIM2_ETR is connected to RCC LSE */ +#define TIM_TIM2_ETR_SAI1_FSA TIM2_AF1_ETRSEL_2 /* !< TIM2_ETR is connected to SAI1 FS_A */ +#define TIM_TIM2_ETR_SAI1_FSB (TIM2_AF1_ETRSEL_2 | TIM8_AF1_ETRSEL_0) /* !< TIM2_ETR is connected to SAI1 FS_B */ + +#define TIM_TIM3_ETR_GPIO 0x00000000U /* !< TIM3_ETR is connected to GPIO */ +#define TIM_TIM3_ETR_COMP1 TIM3_AF1_ETRSEL_0 /* !< TIM3_ETR is connected to COMP1 OUT */ + +#define TIM_TIM5_ETR_GPIO 0x00000000U /* !< TIM5_ETR is connected to GPIO */ +#define TIM_TIM5_ETR_SAI2_FSA TIM5_AF1_ETRSEL_0 /* !< TIM5_ETR is connected to SAI2 FS_A */ +#define TIM_TIM5_ETR_SAI2_FSB TIM5_AF1_ETRSEL_1 /* !< TIM5_ETR is connected to SAI2 FS_B */ +#define TIM_TIM5_ETR_SAI4_FSA TIM5_AF1_ETRSEL_0 /* !< TIM5_ETR is connected to SAI4 FS_A */ +#define TIM_TIM5_ETR_SAI4_FSB TIM5_AF1_ETRSEL_1 /* !< TIM5_ETR is connected to SAI4 FS_B */ + +#define TIM_TIM23_ETR_GPIO 0x00000000U /* !< TIM23_ETR is connected to GPIO */ +#define TIM_TIM23_ETR_COMP1 (TIM2_AF1_ETRSEL_0) /* !< TIM23_ETR is connected to COMP1 OUT */ +#define TIM_TIM23_ETR_COMP2 (TIM2_AF1_ETRSEL_1) /* !< TIM23_ETR is connected to COMP2 OUT */ + +#define TIM_TIM24_ETR_GPIO 0x00000000U /* !< TIM24_ETR is connected to GPIO */ +#define TIM_TIM24_ETR_SAI4_FSA TIM5_AF1_ETRSEL_0 /* !< TIM24_ETR is connected to SAI4 FS_A */ +#define TIM_TIM24_ETR_SAI4_FSB TIM5_AF1_ETRSEL_1 /* !< TIM24_ETR is connected to SAI4 FS_B */ +#define TIM_TIM24_ETR_SAI1_FSA (TIM2_AF1_ETRSEL_1 | TIM8_AF1_ETRSEL_0) /* !< TIM24_ETR is connected to SAI1 FS_A */ +#define TIM_TIM24_ETR_SAI1_FSB TIM2_AF1_ETRSEL_2 /* !< TIM24_ETR is connected to SAI1 FS_B */ +/** + * @} + */ +#if defined(TIM_BREAK_INPUT_SUPPORT) + +/** @defgroup TIMEx_Break_Input TIM Extended Break input + * @{ + */ +#define TIM_BREAKINPUT_BRK 0x00000001U /*!< Timer break input */ +#define TIM_BREAKINPUT_BRK2 0x00000002U /*!< Timer break2 input */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source TIM Extended Break input source + * @{ + */ +#define TIM_BREAKINPUTSOURCE_BKIN 0x00000001U /* !< An external source (GPIO) is connected to the BKIN pin */ +#define TIM_BREAKINPUTSOURCE_COMP1 0x00000002U /* !< The COMP1 output is connected to the break input */ +#define TIM_BREAKINPUTSOURCE_COMP2 0x00000004U /* !< The COMP2 output is connected to the break input */ +#define TIM_BREAKINPUTSOURCE_DFSDM1 0x00000008U /* !< The analog watchdog output of the DFSDM1 peripheral is connected to the break input */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Enable TIM Extended Break input source enabling + * @{ + */ +#define TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U /*!< Break input source is disabled */ +#define TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U /*!< Break input source is enabled */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Polarity TIM Extended Break input polarity + * @{ + */ +#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U /*!< Break input source is active low */ +#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U /*!< Break input source is active_high */ +/** + * @} + */ +#endif /* TIM_BREAK_INPUT_SUPPORT */ + +/** @defgroup TIMEx_Timer_Input_Selection TIM Extended Timer input selection + * @{ + */ +#define TIM_TIM1_TI1_GPIO 0x00000000U /* !< TIM1_TI1 is connected to GPIO */ +#define TIM_TIM1_TI1_COMP1 TIM_TISEL_TI1SEL_0 /* !< TIM1_TI1 is connected to COMP1 OUT */ + +#define TIM_TIM8_TI1_GPIO 0x00000000U /* !< TIM8_TI1 is connected to GPIO */ +#define TIM_TIM8_TI1_COMP2 TIM_TISEL_TI1SEL_0 /* !< TIM8_TI1 is connected to COMP2 OUT */ + +#define TIM_TIM2_TI4_GPIO 0x00000000U /* !< TIM2_TI4 is connected to GPIO */ +#define TIM_TIM2_TI4_COMP1 TIM_TISEL_TI4SEL_0 /* !< TIM2_TI4 is connected to COMP1 OUT */ +#define TIM_TIM2_TI4_COMP2 TIM_TISEL_TI4SEL_1 /* !< TIM2_TI4 is connected to COMP2 OUT */ +#define TIM_TIM2_TI4_COMP1_COMP2 (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) /* !< TIM2_TI4 is connected to COMP2 OUT OR COMP2 OUT */ + +#define TIM_TIM3_TI1_GPIO 0x00000000U /* !< TIM3_TI1 is connected to GPIO */ +#define TIM_TIM3_TI1_COMP1 TIM_TISEL_TI1SEL_0 /* !< TIM3_TI1 is connected to COMP1 OUT */ +#define TIM_TIM3_TI1_COMP2 TIM_TISEL_TI1SEL_1 /* !< TIM3_TI1 is connected to COMP2 OUT */ +#define TIM_TIM3_TI1_COMP1_COMP2 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) /* !< TIM3_TI1 is connected to COMP1 OUT or COMP2 OUT */ + +#define TIM_TIM5_TI1_GPIO 0x00000000U /* !< TIM5_TI1 is connected to GPIO */ +#define TIM_TIM5_TI1_CAN_TMP TIM_TISEL_TI1SEL_0 /* !< TIM5_TI1 is connected to CAN TMP */ +#define TIM_TIM5_TI1_CAN_RTP TIM_TISEL_TI1SEL_1 /* !< TIM5_TI1 is connected to CAN RTP */ + +#define TIM_TIM12_TI1_GPIO 0x00000000U /* !< TIM12 TI1 is connected to GPIO */ +#define TIM_TIM12_TI1_SPDIF_FS TIM_TISEL_TI1SEL_0 /* !< TIM12 TI1 is connected to SPDIF FS */ + +#define TIM_TIM15_TI1_GPIO 0x00000000U /* !< TIM15_TI1 is connected to GPIO */ +#define TIM_TIM15_TI1_TIM2_CH1 TIM_TISEL_TI1SEL_0 /* !< TIM15_TI1 is connected to TIM2 CH1 */ +#define TIM_TIM15_TI1_TIM3_CH1 TIM_TISEL_TI1SEL_1 /* !< TIM15_TI1 is connected to TIM3 CH1 */ +#define TIM_TIM15_TI1_TIM4_CH1 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) /* !< TIM15_TI1 is connected to TIM4 CH1 */ +#define TIM_TIM15_TI1_RCC_LSE (TIM_TISEL_TI1SEL_2) /* !< TIM15_TI1 is connected to RCC LSE */ +#define TIM_TIM15_TI1_RCC_CSI (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0) /* !< TIM15_TI1 is connected to RCC CSI */ +#define TIM_TIM15_TI1_RCC_MCO2 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1) /* !< TIM15_TI1 is connected to RCC MCO2 */ + +#define TIM_TIM15_TI2_GPIO 0x00000000U /* !< TIM15_TI2 is connected to GPIO */ +#define TIM_TIM15_TI2_TIM2_CH2 (TIM_TISEL_TI2SEL_0) /* !< TIM15_TI2 is connected to TIM2 CH2 */ +#define TIM_TIM15_TI2_TIM3_CH2 (TIM_TISEL_TI2SEL_1) /* !< TIM15_TI2 is connected to TIM3 CH2 */ +#define TIM_TIM15_TI2_TIM4_CH2 (TIM_TISEL_TI2SEL_0 | TIM_TISEL_TI2SEL_1) /* !< TIM15_TI2 is connected to TIM4 CH2 */ + +#define TIM_TIM16_TI1_GPIO 0x00000000U /* !< TIM16 TI1 is connected to GPIO */ +#define TIM_TIM16_TI1_RCC_LSI TIM_TISEL_TI1SEL_0 /* !< TIM16 TI1 is connected to RCC LSI */ +#define TIM_TIM16_TI1_RCC_LSE TIM_TISEL_TI1SEL_1 /* !< TIM16 TI1 is connected to RCC LSE */ +#define TIM_TIM16_TI1_WKUP_IT (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) /* !< TIM16 TI1 is connected to WKUP_IT */ + +#define TIM_TIM17_TI1_GPIO 0x00000000U /* !< TIM17 TI1 is connected to GPIO */ +#define TIM_TIM17_TI1_SPDIF_FS TIM_TISEL_TI1SEL_0 /* !< TIM17 TI1 is connected to SPDIF FS */ +#define TIM_TIM17_TI1_RCC_HSE1MHZ TIM_TISEL_TI1SEL_1 /* !< TIM17 TI1 is connected to RCC HSE 1Mhz */ +#define TIM_TIM17_TI1_RCC_MCO1 (TIM_TISEL_TI1SEL_0 | TIM_TISEL_TI1SEL_1) /* !< TIM17 TI1 is connected to RCC MCO1 */ + +#define TIM_TIM23_TI4_GPIO 0x00000000U /* !< TIM23_TI4 is connected to GPIO */ +#define TIM_TIM23_TI4_COMP1 TIM_TISEL_TI4SEL_0 /* !< TIM23_TI4 is connected to COMP1 OUT */ +#define TIM_TIM23_TI4_COMP2 TIM_TISEL_TI4SEL_1 /* !< TIM23_TI4 is connected to COMP2 OUT */ +#define TIM_TIM23_TI4_COMP1_COMP2 (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) /* !< TIM23_TI4 is connected to COMP1 OUT or COMP2 OUT */ + +#define TIM_TIM24_TI1_GPIO 0x00000000U /* !< TIM24_TI1 is connected to GPIO */ +#define TIM_TIM24_TI1_CAN_TMP TIM_TISEL_TI1SEL_0 /* !< TIM24_TI1 is connected to CAN TMP */ +#define TIM_TIM24_TI1_CAN_RTP TIM_TISEL_TI1SEL_1 /* !< TIM24_TI1 is connected to CAN RTP */ +#define TIM_TIM24_TI1_CAN_SOC (TIM_TISEL_TI4SEL_0 | TIM_TISEL_TI4SEL_1) /* !< TIM24_TI1 is connected to CAN SOC */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Macros TIM Extended Exported Macros + * @{ + */ + +/** + * @} + */ +/* End of exported macro -----------------------------------------------------*/ + +/* Private macro -------------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Macros TIM Extended Private Macros + * @{ + */ +#define IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || \ + ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2)) + +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_DFSDM1)) + +#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || \ + ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE)) + +#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH)) + +#define IS_TIM_TISEL(__TISEL__) (((__TISEL__) == TIM_TIM1_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM1_TI1_COMP1) ||\ + ((__TISEL__) == TIM_TIM8_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM8_TI1_COMP2) ||\ + ((__TISEL__) == TIM_TIM2_TI4_GPIO) ||\ + ((__TISEL__) == TIM_TIM2_TI4_COMP1) ||\ + ((__TISEL__) == TIM_TIM2_TI4_COMP2) ||\ + ((__TISEL__) == TIM_TIM2_TI4_COMP1_COMP2) ||\ + ((__TISEL__) == TIM_TIM3_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM3_TI1_COMP1) ||\ + ((__TISEL__) == TIM_TIM3_TI1_COMP2) ||\ + ((__TISEL__) == TIM_TIM3_TI1_COMP1_COMP2) ||\ + ((__TISEL__) == TIM_TIM5_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM5_TI1_CAN_TMP) ||\ + ((__TISEL__) == TIM_TIM5_TI1_CAN_RTP) ||\ + ((__TISEL__) == TIM_TIM12_TI1_SPDIF_FS) ||\ + ((__TISEL__) == TIM_TIM12_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM15_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM15_TI1_TIM2_CH1) ||\ + ((__TISEL__) == TIM_TIM15_TI1_TIM3_CH1) ||\ + ((__TISEL__) == TIM_TIM15_TI1_TIM4_CH1) ||\ + ((__TISEL__) == TIM_TIM15_TI1_RCC_LSE) ||\ + ((__TISEL__) == TIM_TIM15_TI1_RCC_CSI) ||\ + ((__TISEL__) == TIM_TIM15_TI1_RCC_MCO2) ||\ + ((__TISEL__) == TIM_TIM15_TI2_GPIO) ||\ + ((__TISEL__) == TIM_TIM15_TI2_TIM2_CH2) ||\ + ((__TISEL__) == TIM_TIM15_TI2_TIM3_CH2) ||\ + ((__TISEL__) == TIM_TIM15_TI2_TIM4_CH2) ||\ + ((__TISEL__) == TIM_TIM16_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM16_TI1_RCC_LSI) ||\ + ((__TISEL__) == TIM_TIM16_TI1_RCC_LSE) ||\ + ((__TISEL__) == TIM_TIM16_TI1_WKUP_IT) ||\ + ((__TISEL__) == TIM_TIM17_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM17_TI1_SPDIF_FS) ||\ + ((__TISEL__) == TIM_TIM17_TI1_RCC_HSE1MHZ) ||\ + ((__TISEL__) == TIM_TIM17_TI1_RCC_MCO1) ||\ + ((__TISEL__) == TIM_TIM23_TI4_GPIO) ||\ + ((__TISEL__) == TIM_TIM23_TI4_COMP1) ||\ + ((__TISEL__) == TIM_TIM23_TI4_COMP2) ||\ + ((__TISEL__) == TIM_TIM23_TI4_COMP1_COMP2) ||\ + ((__TISEL__) == TIM_TIM24_TI1_GPIO) ||\ + ((__TISEL__) == TIM_TIM24_TI1_CAN_TMP) ||\ + ((__TISEL__) == TIM_TIM24_TI1_CAN_RTP) ||\ + ((__TISEL__) == TIM_TIM24_TI1_CAN_SOC)) + +#define IS_TIM_REMAP(__RREMAP__) (((__RREMAP__) == TIM_TIM1_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD1) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD2) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_ADC1_AWD3) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD1) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD2) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_ADC3_AWD3) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_COMP1) ||\ + ((__RREMAP__) == TIM_TIM1_ETR_COMP2) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD1) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD2) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_ADC2_AWD3) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD1) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD2) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_ADC3_AWD3) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_COMP1) ||\ + ((__RREMAP__) == TIM_TIM8_ETR_COMP2) ||\ + ((__RREMAP__) == TIM_TIM2_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM2_ETR_COMP1) ||\ + ((__RREMAP__) == TIM_TIM2_ETR_COMP2) ||\ + ((__RREMAP__) == TIM_TIM2_ETR_RCC_LSE) ||\ + ((__RREMAP__) == TIM_TIM2_ETR_SAI1_FSA) ||\ + ((__RREMAP__) == TIM_TIM2_ETR_SAI1_FSB) ||\ + ((__RREMAP__) == TIM_TIM3_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM3_ETR_COMP1) ||\ + ((__RREMAP__) == TIM_TIM5_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM5_ETR_SAI2_FSA) ||\ + ((__RREMAP__) == TIM_TIM5_ETR_SAI2_FSB) ||\ + ((__RREMAP__) == TIM_TIM23_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM23_ETR_COMP1) ||\ + ((__RREMAP__) == TIM_TIM23_ETR_COMP2) ||\ + ((__RREMAP__) == TIM_TIM24_ETR_GPIO) ||\ + ((__RREMAP__) == TIM_TIM24_ETR_SAI4_FSA) ||\ + ((__RREMAP__) == TIM_TIM24_ETR_SAI4_FSB) ||\ + ((__RREMAP__) == TIM_TIM24_ETR_SAI1_FSA) ||\ + ((__RREMAP__) == TIM_TIM24_ETR_SAI1_FSB)) + +/** + * @} + */ +/* End of private macro ------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @addtogroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * @{ + */ +/* Timer Hall Sensor functions **********************************************/ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim); + +void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim); + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * @{ + */ +/* Timer Complementary Output Compare functions *****************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * @{ + */ +/* Timer Complementary PWM functions ****************************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * @{ + */ +/* Timer Complementary One Pulse functions **********************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Extended Control functions ************************************************/ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + TIM_MasterConfigTypeDef *sMasterConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig); +#if defined(TIM_BREAK_INPUT_SUPPORT) +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput, + TIMEx_BreakInputConfigTypeDef *sBreakInputConfig); +#endif /* TIM_BREAK_INPUT_SUPPORT */ +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels); +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap); +HAL_StatusTypeDef HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel); +#if defined(TIM_BDTR_BKBID) + +HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput); +HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput); +#endif /* TIM_BDTR_BKBID */ +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * @{ + */ +/* Extended Callback **********************************************************/ +void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * @{ + */ +/* Extended Peripheral State functions ***************************************/ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim, uint32_t ChannelN); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @addtogroup TIMEx_Private_Functions TIM Extended Private Functions + * @{ + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma); +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma); +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32H7xx_HAL_TIM_EX_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_bus.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_bus.h new file mode 100644 index 0000000..8982484 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_bus.h @@ -0,0 +1,6832 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_bus.h + * @author MCD Application Team + * @brief Header file of BUS LL module. + + @verbatim + ##### RCC Limitations ##### + ============================================================================== + [..] + A delay between an RCC peripheral clock enable and the effective peripheral + enabling should be taken into account in order to manage the peripheral read/write + from/to registers. + (+) This delay depends on the peripheral mapping. + (++) AHB & APB peripherals, 1 dummy read is necessary + + [..] + Workarounds: + (#) For AHB & APB peripherals, a dummy read to the peripheral register has been + inserted in each LL_{BUS}_GRP{x}_EnableClock() function. + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_BUS_H +#define STM32H7xx_LL_BUS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup BUS_LL BUS + * @{ + */ + +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants + * @{ + */ + +/** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH AHB3 GRP1 PERIPH + * @{ + */ +#define LL_AHB3_GRP1_PERIPH_MDMA RCC_AHB3ENR_MDMAEN +#define LL_AHB3_GRP1_PERIPH_DMA2D RCC_AHB3ENR_DMA2DEN + +#if defined(JPEG) +#define LL_AHB3_GRP1_PERIPH_JPGDEC RCC_AHB3ENR_JPGDECEN +#endif /* JPEG */ + +#define LL_AHB3_GRP1_PERIPH_FMC RCC_AHB3ENR_FMCEN +#if defined(QUADSPI) +#define LL_AHB3_GRP1_PERIPH_QSPI RCC_AHB3ENR_QSPIEN +#endif /* QUADSPI */ +#if defined(OCTOSPI1) || defined(OCTOSPI2) +#define LL_AHB3_GRP1_PERIPH_OSPI1 RCC_AHB3ENR_OSPI1EN +#define LL_AHB3_GRP1_PERIPH_OSPI2 RCC_AHB3ENR_OSPI2EN +#endif /*(OCTOSPI1) || (OCTOSPI2)*/ +#if defined(OCTOSPIM) +#define LL_AHB3_GRP1_PERIPH_OCTOSPIM RCC_AHB3ENR_IOMNGREN +#endif /* OCTOSPIM */ +#if defined(OTFDEC1) || defined(OTFDEC2) +#define LL_AHB3_GRP1_PERIPH_OTFDEC1 RCC_AHB3ENR_OTFDEC1EN +#define LL_AHB3_GRP1_PERIPH_OTFDEC2 RCC_AHB3ENR_OTFDEC2EN +#endif /* (OTFDEC1) || (OTFDEC2) */ +#if defined(GFXMMU) +#define LL_AHB3_GRP1_PERIPH_GFXMMU RCC_AHB3ENR_GFXMMUEN +#endif /* GFXMMU */ +#define LL_AHB3_GRP1_PERIPH_SDMMC1 RCC_AHB3ENR_SDMMC1EN +#define LL_AHB3_GRP1_PERIPH_FLASH RCC_AHB3LPENR_FLASHLPEN +#define LL_AHB3_GRP1_PERIPH_DTCM1 RCC_AHB3LPENR_DTCM1LPEN +#define LL_AHB3_GRP1_PERIPH_DTCM2 RCC_AHB3LPENR_DTCM2LPEN +#define LL_AHB3_GRP1_PERIPH_ITCM RCC_AHB3LPENR_ITCMLPEN +#if defined(RCC_AHB3LPENR_AXISRAMLPEN) +#define LL_AHB3_GRP1_PERIPH_AXISRAM RCC_AHB3LPENR_AXISRAMLPEN +#else +#define LL_AHB3_GRP1_PERIPH_AXISRAM1 RCC_AHB3LPENR_AXISRAM1LPEN +#define LL_AHB3_GRP1_PERIPH_AXISRAM LL_AHB3_GRP1_PERIPH_AXISRAM1 /* for backward compatibility*/ +#endif /* RCC_AHB3LPENR_AXISRAMLPEN */ +#if defined(CD_AXISRAM2_BASE) +#define LL_AHB3_GRP1_PERIPH_AXISRAM2 RCC_AHB3LPENR_AXISRAM2LPEN +#endif /* CD_AXISRAM2_BASE */ +#if defined(CD_AXISRAM3_BASE) +#define LL_AHB3_GRP1_PERIPH_AXISRAM3 RCC_AHB3LPENR_AXISRAM3LPEN +#endif /* CD_AXISRAM3_BASE */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH + * @{ + */ +#define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHB1ENR_DMA1EN +#define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHB1ENR_DMA2EN +#define LL_AHB1_GRP1_PERIPH_ADC12 RCC_AHB1ENR_ADC12EN +#if defined(DUAL_CORE) +#define LL_AHB1_GRP1_PERIPH_ART RCC_AHB1ENR_ARTEN +#endif /* DUAL_CORE */ +#if defined(RCC_AHB1ENR_CRCEN) +#define LL_AHB1_GRP1_PERIPH_CRC RCC_AHB1ENR_CRCEN +#endif /* RCC_AHB1ENR_CRCEN */ +#if defined(ETH) +#define LL_AHB1_GRP1_PERIPH_ETH1MAC RCC_AHB1ENR_ETH1MACEN +#define LL_AHB1_GRP1_PERIPH_ETH1TX RCC_AHB1ENR_ETH1TXEN +#define LL_AHB1_GRP1_PERIPH_ETH1RX RCC_AHB1ENR_ETH1RXEN +#endif /* ETH */ +#define LL_AHB1_GRP1_PERIPH_USB1OTGHS RCC_AHB1ENR_USB1OTGHSEN +#define LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI RCC_AHB1ENR_USB1OTGHSULPIEN +#if defined(USB2_OTG_FS) +#define LL_AHB1_GRP1_PERIPH_USB2OTGHS RCC_AHB1ENR_USB2OTGHSEN +#define LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI RCC_AHB1ENR_USB2OTGHSULPIEN +#endif /* USB2_OTG_FS */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH AHB2 GRP1 PERIPH + * @{ + */ +#define LL_AHB2_GRP1_PERIPH_DCMI RCC_AHB2ENR_DCMIEN +#if defined(HSEM) && defined(RCC_AHB2ENR_HSEMEN) +#define LL_AHB2_GRP1_PERIPH_HSEM RCC_AHB2ENR_HSEMEN +#endif /* HSEM && RCC_AHB2ENR_HSEMEN */ +#if defined(CRYP) +#define LL_AHB2_GRP1_PERIPH_CRYP RCC_AHB2ENR_CRYPEN +#endif /* CRYP */ +#if defined(HASH) +#define LL_AHB2_GRP1_PERIPH_HASH RCC_AHB2ENR_HASHEN +#endif /* HASH */ +#define LL_AHB2_GRP1_PERIPH_RNG RCC_AHB2ENR_RNGEN +#define LL_AHB2_GRP1_PERIPH_SDMMC2 RCC_AHB2ENR_SDMMC2EN +#if defined(FMAC) +#define LL_AHB2_GRP1_PERIPH_FMAC RCC_AHB2ENR_FMACEN +#endif /* FMAC */ +#if defined(CORDIC) +#define LL_AHB2_GRP1_PERIPH_CORDIC RCC_AHB2ENR_CORDICEN +#endif /* CORDIC */ +#if defined(BDMA1) +#define LL_AHB2_GRP1_PERIPH_BDMA1 RCC_AHB2ENR_BDMA1EN +#endif /* BDMA1 */ +#if defined(RCC_AHB2ENR_D2SRAM1EN) +#define LL_AHB2_GRP1_PERIPH_D2SRAM1 RCC_AHB2ENR_D2SRAM1EN +#else +#define LL_AHB2_GRP1_PERIPH_AHBSRAM1 RCC_AHB2ENR_AHBSRAM1EN +#define LL_AHB2_GRP1_PERIPH_D2SRAM1 LL_AHB2_GRP1_PERIPH_AHBSRAM1 /* for backward compatibility*/ +#endif /* RCC_AHB2ENR_D2SRAM1EN */ +#if defined(RCC_AHB2ENR_D2SRAM2EN) +#define LL_AHB2_GRP1_PERIPH_D2SRAM2 RCC_AHB2ENR_D2SRAM2EN +#else +#define LL_AHB2_GRP1_PERIPH_AHBSRAM2 RCC_AHB2ENR_AHBSRAM2EN +#define LL_AHB2_GRP1_PERIPH_D2SRAM2 LL_AHB2_GRP1_PERIPH_AHBSRAM2 /* for backward compatibility*/ +#endif /* RCC_AHB2ENR_D2SRAM2EN */ +#if defined(RCC_AHB2ENR_D2SRAM3EN) +#define LL_AHB2_GRP1_PERIPH_D2SRAM3 RCC_AHB2ENR_D2SRAM3EN +#endif /* RCC_AHB2ENR_D2SRAM3EN */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_AHB4_GRP1_PERIPH AHB4 GRP1 PERIPH + * @{ + */ +#define LL_AHB4_GRP1_PERIPH_GPIOA RCC_AHB4ENR_GPIOAEN +#define LL_AHB4_GRP1_PERIPH_GPIOB RCC_AHB4ENR_GPIOBEN +#define LL_AHB4_GRP1_PERIPH_GPIOC RCC_AHB4ENR_GPIOCEN +#define LL_AHB4_GRP1_PERIPH_GPIOD RCC_AHB4ENR_GPIODEN +#define LL_AHB4_GRP1_PERIPH_GPIOE RCC_AHB4ENR_GPIOEEN +#define LL_AHB4_GRP1_PERIPH_GPIOF RCC_AHB4ENR_GPIOFEN +#define LL_AHB4_GRP1_PERIPH_GPIOG RCC_AHB4ENR_GPIOGEN +#define LL_AHB4_GRP1_PERIPH_GPIOH RCC_AHB4ENR_GPIOHEN +#if defined(GPIOI) +#define LL_AHB4_GRP1_PERIPH_GPIOI RCC_AHB4ENR_GPIOIEN +#endif /* GPIOI */ +#define LL_AHB4_GRP1_PERIPH_GPIOJ RCC_AHB4ENR_GPIOJEN +#define LL_AHB4_GRP1_PERIPH_GPIOK RCC_AHB4ENR_GPIOKEN +#if defined(RCC_AHB4ENR_CRCEN) +#define LL_AHB4_GRP1_PERIPH_CRC RCC_AHB4ENR_CRCEN +#endif /* RCC_AHB4ENR_CRCEN */ +#if defined(BDMA2) +#define LL_AHB4_GRP1_PERIPH_BDMA2 RCC_AHB4ENR_BDMA2EN +#define LL_AHB4_GRP1_PERIPH_BDMA LL_AHB4_GRP1_PERIPH_BDMA2 /* for backward compatibility*/ +#else +#define LL_AHB4_GRP1_PERIPH_BDMA RCC_AHB4ENR_BDMAEN +#endif /* BDMA2 */ +#if defined(ADC3) +#define LL_AHB4_GRP1_PERIPH_ADC3 RCC_AHB4ENR_ADC3EN +#endif /* ADC3 */ +#if defined(HSEM) && defined(RCC_AHB4ENR_HSEMEN) +#define LL_AHB4_GRP1_PERIPH_HSEM RCC_AHB4ENR_HSEMEN +#endif /* HSEM && RCC_AHB4ENR_HSEMEN*/ +#define LL_AHB4_GRP1_PERIPH_BKPRAM RCC_AHB4ENR_BKPRAMEN +#if defined(RCC_AHB4LPENR_SRAM4LPEN) +#define LL_AHB4_GRP1_PERIPH_SRAM4 RCC_AHB4LPENR_SRAM4LPEN +#define LL_AHB4_GRP1_PERIPH_D3SRAM1 LL_AHB4_GRP1_PERIPH_SRAM4 +#else +#define LL_AHB4_GRP1_PERIPH_SRDSRAM RCC_AHB4ENR_SRDSRAMEN +#define LL_AHB4_GRP1_PERIPH_SRAM4 LL_AHB4_GRP1_PERIPH_SRDSRAM /* for backward compatibility*/ +#define LL_AHB4_GRP1_PERIPH_D3SRAM1 LL_AHB4_GRP1_PERIPH_SRDSRAM /* for backward compatibility*/ +#endif /* RCC_AHB4ENR_D3SRAM1EN */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH APB3 GRP1 PERIPH + * @{ + */ +#if defined(LTDC) +#define LL_APB3_GRP1_PERIPH_LTDC RCC_APB3ENR_LTDCEN +#endif /* LTDC */ +#if defined(DSI) +#define LL_APB3_GRP1_PERIPH_DSI RCC_APB3ENR_DSIEN +#endif /* DSI */ +#define LL_APB3_GRP1_PERIPH_WWDG1 RCC_APB3ENR_WWDG1EN +#if defined(RCC_APB3ENR_WWDGEN) +#define LL_APB3_GRP1_PERIPH_WWDG LL_APB3_GRP1_PERIPH_WWDG1 /* for backward compatibility*/ +#endif +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH + * @{ + */ +#define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1LENR_TIM2EN +#define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1LENR_TIM3EN +#define LL_APB1_GRP1_PERIPH_TIM4 RCC_APB1LENR_TIM4EN +#define LL_APB1_GRP1_PERIPH_TIM5 RCC_APB1LENR_TIM5EN +#define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1LENR_TIM6EN +#define LL_APB1_GRP1_PERIPH_TIM7 RCC_APB1LENR_TIM7EN +#define LL_APB1_GRP1_PERIPH_TIM12 RCC_APB1LENR_TIM12EN +#define LL_APB1_GRP1_PERIPH_TIM13 RCC_APB1LENR_TIM13EN +#define LL_APB1_GRP1_PERIPH_TIM14 RCC_APB1LENR_TIM14EN +#define LL_APB1_GRP1_PERIPH_LPTIM1 RCC_APB1LENR_LPTIM1EN +#if defined(DUAL_CORE) +#define LL_APB1_GRP1_PERIPH_WWDG2 RCC_APB1LENR_WWDG2EN +#endif /*DUAL_CORE*/ +#define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1LENR_SPI2EN +#define LL_APB1_GRP1_PERIPH_SPI3 RCC_APB1LENR_SPI3EN +#define LL_APB1_GRP1_PERIPH_SPDIFRX RCC_APB1LENR_SPDIFRXEN +#define LL_APB1_GRP1_PERIPH_USART2 RCC_APB1LENR_USART2EN +#define LL_APB1_GRP1_PERIPH_USART3 RCC_APB1LENR_USART3EN +#define LL_APB1_GRP1_PERIPH_UART4 RCC_APB1LENR_UART4EN +#define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1LENR_UART5EN +#define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1LENR_I2C1EN +#define LL_APB1_GRP1_PERIPH_I2C2 RCC_APB1LENR_I2C2EN +#define LL_APB1_GRP1_PERIPH_I2C3 RCC_APB1LENR_I2C3EN +#if defined(I2C5) +#define LL_APB1_GRP1_PERIPH_I2C5 RCC_APB1LENR_I2C5EN +#endif /* I2C5 */ +#if defined(RCC_APB1LENR_CECEN) +#define LL_APB1_GRP1_PERIPH_CEC RCC_APB1LENR_CECEN +#else +#define LL_APB1_GRP1_PERIPH_HDMICEC RCC_APB1LENR_HDMICECEN +#define LL_APB1_GRP1_PERIPH_CEC LL_APB1_GRP1_PERIPH_HDMICEC /* for backward compatibility*/ +#endif /* RCC_APB1LENR_CECEN */ +#define LL_APB1_GRP1_PERIPH_DAC12 RCC_APB1LENR_DAC12EN +#define LL_APB1_GRP1_PERIPH_UART7 RCC_APB1LENR_UART7EN +#define LL_APB1_GRP1_PERIPH_UART8 RCC_APB1LENR_UART8EN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH + * @{ + */ +#define LL_APB1_GRP2_PERIPH_CRS RCC_APB1HENR_CRSEN +#define LL_APB1_GRP2_PERIPH_SWPMI1 RCC_APB1HENR_SWPMIEN +#define LL_APB1_GRP2_PERIPH_OPAMP RCC_APB1HENR_OPAMPEN +#define LL_APB1_GRP2_PERIPH_MDIOS RCC_APB1HENR_MDIOSEN +#define LL_APB1_GRP2_PERIPH_FDCAN RCC_APB1HENR_FDCANEN +#if defined(TIM23) +#define LL_APB1_GRP2_PERIPH_TIM23 RCC_APB1HENR_TIM23EN +#endif /* TIM23 */ +#if defined(TIM24) +#define LL_APB1_GRP2_PERIPH_TIM24 RCC_APB1HENR_TIM24EN +#endif /* TIM24 */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH APB2 GRP1 PERIPH + * @{ + */ +#define LL_APB2_GRP1_PERIPH_TIM1 RCC_APB2ENR_TIM1EN +#define LL_APB2_GRP1_PERIPH_TIM8 RCC_APB2ENR_TIM8EN +#define LL_APB2_GRP1_PERIPH_USART1 RCC_APB2ENR_USART1EN +#define LL_APB2_GRP1_PERIPH_USART6 RCC_APB2ENR_USART6EN +#if defined(UART9) +#define LL_APB2_GRP1_PERIPH_UART9 RCC_APB2ENR_UART9EN +#endif /* UART9 */ +#if defined(USART10) +#define LL_APB2_GRP1_PERIPH_USART10 RCC_APB2ENR_USART10EN +#endif /* USART10 */ +#define LL_APB2_GRP1_PERIPH_SPI1 RCC_APB2ENR_SPI1EN +#define LL_APB2_GRP1_PERIPH_SPI4 RCC_APB2ENR_SPI4EN +#define LL_APB2_GRP1_PERIPH_TIM15 RCC_APB2ENR_TIM15EN +#define LL_APB2_GRP1_PERIPH_TIM16 RCC_APB2ENR_TIM16EN +#define LL_APB2_GRP1_PERIPH_TIM17 RCC_APB2ENR_TIM17EN +#define LL_APB2_GRP1_PERIPH_SPI5 RCC_APB2ENR_SPI5EN +#define LL_APB2_GRP1_PERIPH_SAI1 RCC_APB2ENR_SAI1EN +#if defined(SAI2) +#define LL_APB2_GRP1_PERIPH_SAI2 RCC_APB2ENR_SAI2EN +#endif /* SAI2 */ +#if defined(SAI3) +#define LL_APB2_GRP1_PERIPH_SAI3 RCC_APB2ENR_SAI3EN +#endif /* SAI3 */ +#define LL_APB2_GRP1_PERIPH_DFSDM1 RCC_APB2ENR_DFSDM1EN +#if defined(HRTIM1) +#define LL_APB2_GRP1_PERIPH_HRTIM RCC_APB2ENR_HRTIMEN +#endif /* HRTIM1 */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB4_GRP1_PERIPH APB4 GRP1 PERIPH + * @{ + */ +#define LL_APB4_GRP1_PERIPH_SYSCFG RCC_APB4ENR_SYSCFGEN +#define LL_APB4_GRP1_PERIPH_LPUART1 RCC_APB4ENR_LPUART1EN +#define LL_APB4_GRP1_PERIPH_SPI6 RCC_APB4ENR_SPI6EN +#define LL_APB4_GRP1_PERIPH_I2C4 RCC_APB4ENR_I2C4EN +#define LL_APB4_GRP1_PERIPH_LPTIM2 RCC_APB4ENR_LPTIM2EN +#define LL_APB4_GRP1_PERIPH_LPTIM3 RCC_APB4ENR_LPTIM3EN +#if defined(LPTIM4) +#define LL_APB4_GRP1_PERIPH_LPTIM4 RCC_APB4ENR_LPTIM4EN +#endif /* LPTIM4 */ +#if defined(LPTIM5) +#define LL_APB4_GRP1_PERIPH_LPTIM5 RCC_APB4ENR_LPTIM5EN +#endif /* LPTIM5 */ +#if defined(DAC2) +#define LL_APB4_GRP1_PERIPH_DAC2 RCC_APB4ENR_DAC2EN +#endif /* DAC2 */ +#define LL_APB4_GRP1_PERIPH_COMP12 RCC_APB4ENR_COMP12EN +#define LL_APB4_GRP1_PERIPH_VREF RCC_APB4ENR_VREFEN +#define LL_APB4_GRP1_PERIPH_RTCAPB RCC_APB4ENR_RTCAPBEN +#if defined(SAI4) +#define LL_APB4_GRP1_PERIPH_SAI4 RCC_APB4ENR_SAI4EN +#endif /* SAI4 */ +#if defined(DTS) +#define LL_APB4_GRP1_PERIPH_DTS RCC_APB4ENR_DTSEN +#endif /*DTS*/ +#if defined(DFSDM2_BASE) +#define LL_APB4_GRP1_PERIPH_DFSDM2 RCC_APB4ENR_DFSDM2EN +#endif /* DFSDM2_BASE */ +/** + * @} + */ + +/** @defgroup BUS_LL_EC_CLKAM_PERIPH CLKAM PERIPH + * @{ + */ +#if defined(RCC_D3AMR_BDMAAMEN) +#define LL_CLKAM_PERIPH_BDMA RCC_D3AMR_BDMAAMEN +#else +#define LL_CLKAM_PERIPH_BDMA2 RCC_SRDAMR_BDMA2AMEN +#define LL_CLKAM_PERIPH_BDMA LL_CLKAM_PERIPH_BDMA2 /* for backward compatibility*/ +#endif /* RCC_D3AMR_BDMAAMEN */ +#if defined(RCC_SRDAMR_GPIOAMEN) +#define LL_CLKAM_PERIPH_GPIO RCC_SRDAMR_GPIOAMEN +#endif /* RCC_SRDAMR_GPIOAMEN */ +#if defined(RCC_D3AMR_LPUART1AMEN) +#define LL_CLKAM_PERIPH_LPUART1 RCC_D3AMR_LPUART1AMEN +#else +#define LL_CLKAM_PERIPH_LPUART1 RCC_SRDAMR_LPUART1AMEN +#endif /* RCC_D3AMR_LPUART1AMEN */ +#if defined(RCC_D3AMR_SPI6AMEN) +#define LL_CLKAM_PERIPH_SPI6 RCC_D3AMR_SPI6AMEN +#else +#define LL_CLKAM_PERIPH_SPI6 RCC_SRDAMR_SPI6AMEN +#endif /* RCC_D3AMR_SPI6AMEN */ +#if defined(RCC_D3AMR_I2C4AMEN) +#define LL_CLKAM_PERIPH_I2C4 RCC_D3AMR_I2C4AMEN +#else +#define LL_CLKAM_PERIPH_I2C4 RCC_SRDAMR_I2C4AMEN +#endif /* RCC_D3AMR_I2C4AMEN */ +#if defined(RCC_D3AMR_LPTIM2AMEN) +#define LL_CLKAM_PERIPH_LPTIM2 RCC_D3AMR_LPTIM2AMEN +#else +#define LL_CLKAM_PERIPH_LPTIM2 RCC_SRDAMR_LPTIM2AMEN +#endif /* RCC_D3AMR_LPTIM2AMEN */ +#if defined(RCC_D3AMR_LPTIM3AMEN) +#define LL_CLKAM_PERIPH_LPTIM3 RCC_D3AMR_LPTIM3AMEN +#else +#define LL_CLKAM_PERIPH_LPTIM3 RCC_SRDAMR_LPTIM3AMEN +#endif /* RCC_D3AMR_LPTIM3AMEN */ +#if defined(RCC_D3AMR_LPTIM4AMEN) +#define LL_CLKAM_PERIPH_LPTIM4 RCC_D3AMR_LPTIM4AMEN +#endif /* RCC_D3AMR_LPTIM4AMEN */ +#if defined(RCC_D3AMR_LPTIM5AMEN) +#define LL_CLKAM_PERIPH_LPTIM5 RCC_D3AMR_LPTIM5AMEN +#endif /* RCC_D3AMR_LPTIM5AMEN */ +#if defined(DAC2) +#define LL_CLKAM_PERIPH_DAC2 RCC_SRDAMR_DAC2AMEN +#endif /* DAC2 */ +#if defined(RCC_D3AMR_COMP12AMEN) +#define LL_CLKAM_PERIPH_COMP12 RCC_D3AMR_COMP12AMEN +#else +#define LL_CLKAM_PERIPH_COMP12 RCC_SRDAMR_COMP12AMEN +#endif /* RCC_D3AMR_COMP12AMEN */ +#if defined(RCC_D3AMR_VREFAMEN) +#define LL_CLKAM_PERIPH_VREF RCC_D3AMR_VREFAMEN +#else +#define LL_CLKAM_PERIPH_VREF RCC_SRDAMR_VREFAMEN +#endif /* RCC_D3AMR_VREFAMEN */ +#if defined(RCC_D3AMR_RTCAMEN) +#define LL_CLKAM_PERIPH_RTC RCC_D3AMR_RTCAMEN +#else +#define LL_CLKAM_PERIPH_RTC RCC_SRDAMR_RTCAMEN +#endif /* RCC_D3AMR_RTCAMEN */ +#if defined(RCC_D3AMR_CRCAMEN) +#define LL_CLKAM_PERIPH_CRC RCC_D3AMR_CRCAMEN +#endif /* RCC_D3AMR_CRCAMEN */ +#if defined(SAI4) +#define LL_CLKAM_PERIPH_SAI4 RCC_D3AMR_SAI4AMEN +#endif /* SAI4 */ +#if defined(ADC3) +#define LL_CLKAM_PERIPH_ADC3 RCC_D3AMR_ADC3AMEN +#endif /* ADC3 */ +#if defined(RCC_SRDAMR_DTSAMEN) +#define LL_CLKAM_PERIPH_DTS RCC_SRDAMR_DTSAMEN +#endif /* RCC_SRDAMR_DTSAMEN */ +#if defined(RCC_D3AMR_DTSAMEN) +#define LL_CLKAM_PERIPH_DTS RCC_D3AMR_DTSAMEN +#endif /* RCC_D3AMR_DTSAMEN */ +#if defined(DFSDM2_BASE) +#define LL_CLKAM_PERIPH_DFSDM2 RCC_SRDAMR_DFSDM2AMEN +#endif /* DFSDM2_BASE */ +#if defined(RCC_D3AMR_BKPRAMAMEN) +#define LL_CLKAM_PERIPH_BKPRAM RCC_D3AMR_BKPRAMAMEN +#else +#define LL_CLKAM_PERIPH_BKPRAM RCC_SRDAMR_BKPRAMAMEN +#endif /* RCC_D3AMR_BKPRAMAMEN */ +#if defined(RCC_D3AMR_SRAM4AMEN) +#define LL_CLKAM_PERIPH_SRAM4 RCC_D3AMR_SRAM4AMEN +#else +#define LL_CLKAM_PERIPH_SRDSRAM RCC_SRDAMR_SRDSRAMAMEN +#define LL_CLKAM_PERIPH_SRAM4 LL_CLKAM_PERIPH_SRDSRAM +#endif /* RCC_D3AMR_SRAM4AMEN */ +/** + * @} + */ + +#if defined(RCC_CKGAENR_AXICKG) +/** @defgroup BUS_LL_EC_CKGA_PERIPH CKGA (AXI Clocks Gating) PERIPH + * @{ + */ +#define LL_CKGA_PERIPH_AXI RCC_CKGAENR_AXICKG +#define LL_CKGA_PERIPH_AHB RCC_CKGAENR_AHBCKG +#define LL_CKGA_PERIPH_CPU RCC_CKGAENR_CPUCKG +#define LL_CKGA_PERIPH_SDMMC RCC_CKGAENR_SDMMCCKG +#define LL_CKGA_PERIPH_MDMA RCC_CKGAENR_MDMACKG +#define LL_CKGA_PERIPH_DMA2D RCC_CKGAENR_DMA2DCKG +#define LL_CKGA_PERIPH_LTDC RCC_CKGAENR_LTDCCKG +#define LL_CKGA_PERIPH_GFXMMUM RCC_CKGAENR_GFXMMUMCKG +#define LL_CKGA_PERIPH_AHB12 RCC_CKGAENR_AHB12CKG +#define LL_CKGA_PERIPH_AHB34 RCC_CKGAENR_AHB34CKG +#define LL_CKGA_PERIPH_FLIFT RCC_CKGAENR_FLIFTCKG +#define LL_CKGA_PERIPH_OCTOSPI2 RCC_CKGAENR_OCTOSPI2CKG +#define LL_CKGA_PERIPH_FMC RCC_CKGAENR_FMCCKG +#define LL_CKGA_PERIPH_OCTOSPI1 RCC_CKGAENR_OCTOSPI1CKG +#define LL_CKGA_PERIPH_AXIRAM1 RCC_CKGAENR_AXIRAM1CKG +#define LL_CKGA_PERIPH_AXIRAM2 RCC_CKGAENR_AXIRAM2CKG +#define LL_CKGA_PERIPH_AXIRAM3 RCC_CKGAENR_AXIRAM3CKG +#define LL_CKGA_PERIPH_GFXMMUS RCC_CKGAENR_GFXMMUSCKG +#define LL_CKGA_PERIPH_ECCRAM RCC_CKGAENR_ECCRAMCKG +#define LL_CKGA_PERIPH_EXTI RCC_CKGAENR_EXTICKG +#define LL_CKGA_PERIPH_JTAG RCC_CKGAENR_JTAGCKG +/** + * @} + */ +#endif /* RCC_CKGAENR_AXICKG */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions + * @{ + */ + +/** @defgroup BUS_LL_EF_AHB3 AHB3 + * @{ + */ + +/** + * @brief Enable AHB3 peripherals clock. + * @rmtoll AHB3ENR MDMAEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR DMA2DEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR JPGDECEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR FMCEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR QSPIEN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OSPI1EN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OSPI2EN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR IOMNGREN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OTFDEC1EN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OTFDEC2EN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR GFXMMU LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR SDMMC1EN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR FLASHEN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR DTCM1EN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR DTCM2EN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR ITCMEN LL_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR AXISRAMEN LL_AHB3_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB3 peripheral clock is enabled or not + * @rmtoll AHB3ENR MDMAEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR DMA2DEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR JPGDECEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR FMCEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR QSPIEN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OSPI1EN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OSPI2EN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR IOMNGREN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OTFDEC1EN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OTFDEC2EN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR GFXMMU LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR SDMMC1EN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR FLASHEN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR DTCM1EN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR DTCM2EN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR ITCMEN LL_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR AXISRAMEN LL_AHB3_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable AHB3 peripherals clock. + * @rmtoll AHB3ENR MDMAEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR DMA2DEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR JPGDECEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR FMCEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR QSPIEN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OSPI1EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OSPI2EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR IOMNGREN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OTFDEC1EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OTFDEC2EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR GFXMMU LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR SDMMC1EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR FLASHEN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR DTCM1EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR DTCM2EN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR ITCMEN LL_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR AXISRAMEN LL_AHB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3ENR, Periphs); +} + +/** + * @brief Force AHB3 peripherals reset. + * @rmtoll AHB3RSTR MDMARST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR DMA2DRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR JPGDECRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR FMCRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR QSPIRST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR OSPI1RST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR OSPI2RST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR IOMNGRRST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR OTFDEC1RST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR OTFDEC2RST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR GFXMMURST LL_AHB3_GRP1_ForceReset\n (*) + * AHB3RSTR SDMMC1RST LL_AHB3_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB3RSTR, Periphs); +} + +/** + * @brief Release AHB3 peripherals reset. + * @rmtoll AHB3RSTR MDMARST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR DMA2DRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR JPGDECRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR FMCRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR QSPIRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR OSPI1RST LL_AHB3_GRP1_ReleaseReset\n (*) + * AHB3RSTR OSPI2RST LL_AHB3_GRP1_ReleaseReset\n (*) + * AHB3RSTR IOMNGRRST LL_AHB3_GRP1_ReleaseReset\n (*) + * AHB3RSTR OTFDEC1RST LL_AHB3_GRP1_ReleaseReset\n (*) + * AHB3RSTR OTFDEC2RST LL_AHB3_GRP1_ReleaseReset\n (*) + * AHB3RSTR GFXMMURST LL_AHB3_GRP1_ReleaseReset\n (*) + * AHB3RSTR SDMMC1RST LL_AHB3_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3RSTR, Periphs); +} + +/** + * @brief Enable AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3LPENR MDMALPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DMA2DLPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR JPGDECLPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR FMCLPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR QSPILPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OSPI1LPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OSPI2LPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR IOMNGRLPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR GFXMMULPEN LL_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR SDMMC1LPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR FLASHLPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DTCM1LPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DTCM2LPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR ITCMLPEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR AXISRAMLPEN LL_AHB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB3LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB3LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3LPENR MDMALPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DMA2DLPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR JPGDECLPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR FMCLPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR QSPILPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR OSPI1LPEN LL_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OSPI2LPEN LL_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR IOMNGRLPEN LL_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR GFXMMULPEN LL_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR SDMMC1LPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR FLASHLPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DTCM1LPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DTCM2LPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR ITCMLPEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR AXISRAMLPEN LL_AHB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB1 AHB1 + * @{ + */ + +/** + * @brief Enable AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR ADC12EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR ARTEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ETH1MACEN LL_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ETH1TXEN LL_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ETH1RXEN LL_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR USB1OTGHSEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR USB1OTGHSULPIEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR USB2OTGHSEN LL_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR USB2OTGHSULPIEN LL_AHB1_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB1ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB1ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB1 peripheral clock is enabled or not + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ADC12EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ARTEN LL_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ETH1MACEN LL_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ETH1TXEN LL_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ETH1RXEN LL_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR USB1OTGHSEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB1OTGHSULPIEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB2OTGHSEN LL_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR USB2OTGHSULPIEN LL_AHB1_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR ADC12EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR ARTEN LL_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ETH1MACEN LL_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ETH1TXEN LL_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ETH1RXEN LL_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR USB1OTGHSEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR USB1OTGHSULPIEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR USB2OTGHSEN LL_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR USB2OTGHSULPIEN LL_AHB1_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1ENR, Periphs); +} + +/** + * @brief Force AHB1 peripherals reset. + * @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR ADC12RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR ARTRST LL_AHB1_GRP1_ForceReset\n (*) + * AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset\n (*) + * AHB1RSTR ETH1MACRST LL_AHB1_GRP1_ForceReset\n (*) + * AHB1RSTR USB1OTGHSRST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR USB2OTGHSRST LL_AHB1_GRP1_ForceReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB1RSTR, Periphs); +} + +/** + * @brief Release AHB1 peripherals reset. + * @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR ADC12RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR ARTRST LL_AHB1_GRP1_ReleaseReset\n (*) + * AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset\n (*) + * AHB1RSTR ETH1MACRST LL_AHB1_GRP1_ReleaseReset\n (*) + * AHB1RSTR USB1OTGHSRST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR USB2OTGHSRST LL_AHB1_GRP1_ReleaseReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1RSTR, Periphs); +} + +/** + * @brief Enable AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1LPENR DMA1LPEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR DMA2LPEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ADC12LPEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ARTLPEN LL_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR CRCLPEN LL_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ETH1MACLPEN LL_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ETH1TXLPEN LL_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ETH1RXLPEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB1OTGHSLPEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB1OTGHSULPILPEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB2OTGHSLPEN LL_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR USB2OTGHSULPILPEN LL_AHB1_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB1LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB1LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1LPENR DMA1LPEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR DMA2LPEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ADC12LPEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ARTLPEN LL_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR CRCLPEN LL_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ETH1MACLPEN LL_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ETH1TXLPEN LL_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ETH1RXLPEN LL_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR USB1OTGHSLPEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB1OTGHSULPILPEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB2OTGHSLPEN LL_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR USB2OTGHSULPILPEN LL_AHB1_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB2 AHB2 + * @{ + */ + +/** + * @brief Enable AHB2 peripherals clock. + * @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR HSEMEN LL_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR CRYPEN LL_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR HASHEN LL_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR SDMMC2EN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR BDMA1EN LL_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR FMACEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR CORDICEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR D2SRAM1EN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR D2SRAM2EN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR D2SRAM3EN LL_AHB2_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB2 peripheral clock is enabled or not + * @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR HSEMEN LL_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR CRYPEN LL_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR HASHEN LL_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR SDMMC2EN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR BDMA1EN LL_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR FMACEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR CORDICEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR D2SRAM1EN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR D2SRAM2EN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR D2SRAM3EN LL_AHB2_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable AHB2 peripherals clock. + * @rmtoll AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR HSEMEN LL_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR CRYPEN LL_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR HASHEN LL_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR SDMMC2EN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR BDMA1EN LL_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR FMACEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR CORDICEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR D2SRAM1EN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR D2SRAM2EN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR D2SRAM3EN LL_AHB2_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2ENR, Periphs); +} + +/** + * @brief Force AHB2 peripherals reset. + * @rmtoll AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR HSEMRST LL_AHB2_GRP1_ForceReset\n (*) + * AHB2RSTR CRYPRST LL_AHB2_GRP1_ForceReset\n (*) + * AHB2RSTR HASHRST LL_AHB2_GRP1_ForceReset\n (*) + * AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR SDMMC2RST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR BDMA1RST LL_AHB2_GRP1_ForceReset (*) + * AHB2RSTR FMACRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR CORDICRST LL_AHB2_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB2RSTR, Periphs); +} + +/** + * @brief Release AHB2 peripherals reset. + * @rmtoll AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR HSEMRST LL_AHB2_GRP1_ReleaseReset\n (*) + * AHB2RSTR CRYPRST LL_AHB2_GRP1_ReleaseReset\n (*) + * AHB2RSTR HASHRST LL_AHB2_GRP1_ReleaseReset\n (*) + * AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR SDMMC2RST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR BDMA1RST LL_AHB2_GRP1_ReleaseReset (*) + * AHB2RSTR FMACRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR CORDICRST LL_AHB2_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2RSTR, Periphs); +} + +/** + * @brief Enable AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2LPENR DCMILPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR CRYPLPEN LL_AHB2_GRP1_EnableClockSleep\n (*) + * AHB2LPENR HASHLPEN LL_AHB2_GRP1_EnableClockSleep\n (*) + * AHB2LPENR RNGLPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR SDMMC2LPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR BDMA1LPEN LL_AHB2_GRP1_EnableClockSleep\n (*) + * AHB2LPENR FMACLPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR CORDICLPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM1LPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM2LPEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM3LPEN LL_AHB2_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB2LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2LPENR DCMILPEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR CRYPLPEN LL_AHB2_GRP1_DisableClockSleep\n (*) + * AHB2LPENR HASHLPEN LL_AHB2_GRP1_DisableClockSleep\n (*) + * AHB2LPENR RNGLPEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR SDMMC2LPEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR BDMA1LPEN LL_AHB2_GRP1_DisableClockSleep\n (*) + * AHB2LPENR D2SRAM1LPEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM2LPEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM3LPEN LL_AHB2_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_FMAC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CORDIC (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB4 AHB4 + * @{ + */ + +/** + * @brief Enable AHB4 peripherals clock. + * @rmtoll AHB4ENR GPIOAEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOBEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOCEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIODEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOEEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOFEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOGEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOHEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOIEN LL_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR GPIOJEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOKEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR CRCEN LL_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR BDMAEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR ADC3EN LL_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR HSEMEN LL_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR BKPRAMEN LL_AHB4_GRP1_EnableClock\n + * AHB4ENR SRAM4EN LL_AHB4_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB4ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB4ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB4 peripheral clock is enabled or not + * @rmtoll AHB4ENR GPIOAEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOBEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOCEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIODEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOEEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOFEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOGEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOHEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOIEN LL_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR GPIOJEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOKEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR CRCEN LL_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR BDMAEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR ADC3EN LL_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR HSEMEN LL_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR BKPRAMEN LL_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR SRAM4EN LL_AHB4_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB4_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB4ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable AHB4 peripherals clock. + * @rmtoll AHB4ENR GPIOAEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOBEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOCEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIODEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOEEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOFEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOGEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOHEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOIEN LL_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR GPIOJEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOKEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR CRCEN LL_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR BDMAEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR ADC3EN LL_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR HSEMEN LL_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR BKPRAMEN LL_AHB4_GRP1_DisableClock\n + * AHB4ENR SRAM4EN LL_AHB4_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB4_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB4ENR, Periphs); +} + +/** + * @brief Force AHB4 peripherals reset. + * @rmtoll AHB4RSTR GPIOARST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOBRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOCRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIODRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOERST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOFRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOGRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOHRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOIRST LL_AHB4_GRP1_ForceReset\n (*) + * AHB4RSTR GPIOJRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR GPIOKRST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR CRCRST LL_AHB4_GRP1_ForceReset\n (*) + * AHB4RSTR BDMARST LL_AHB4_GRP1_ForceReset\n + * AHB4RSTR ADC3RST LL_AHB4_GRP1_ForceReset\n (*) + * AHB4RSTR HSEMRST LL_AHB4_GRP1_ForceReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB4_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB4RSTR, Periphs); +} + +/** + * @brief Release AHB4 peripherals reset. + * @rmtoll AHB4RSTR GPIOARST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOBRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOCRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIODRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOERST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOFRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOGRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOHRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOIRST LL_AHB4_GRP1_ReleaseReset\n (*) + * AHB4RSTR GPIOJRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR GPIOKRST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR CRCRST LL_AHB4_GRP1_ReleaseReset\n (*) + * AHB4RSTR BDMARST LL_AHB4_GRP1_ReleaseReset\n + * AHB4RSTR ADC3RST LL_AHB4_GRP1_ReleaseReset\n (*) + * AHB4RSTR HSEMRST LL_AHB4_GRP1_ReleaseReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_AHB4_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB4RSTR, Periphs); +} + +/** + * @brief Enable AHB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB4LPENR GPIOALPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOBLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOCLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIODLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOELPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOFLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOGLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOHLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOILPEN LL_AHB4_GRP1_EnableClockSleep\n (*) + * AHB4LPENR GPIOJLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOKLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR CRCLPEN LL_AHB4_GRP1_EnableClockSleep\n (*) + * AHB4LPENR BDMALPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR ADC3LPEN LL_AHB4_GRP1_EnableClockSleep\n (*) + * AHB4LPENR BKPRAMLPEN LL_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR SRAM4LPEN LL_AHB4_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * @retval None +*/ +__STATIC_INLINE void LL_AHB4_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB4LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB4LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB4LPENR GPIOALPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOBLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOCLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIODLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOELPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOFLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOGLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOHLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOILPEN LL_AHB4_GRP1_DisableClockSleep\n (*) + * AHB4LPENR GPIOJLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOKLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR CRCLPEN LL_AHB4_GRP1_DisableClockSleep\n (*) + * AHB4LPENR BDMALPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR ADC3LPEN LL_AHB4_GRP1_DisableClockSleep\n (*) + * AHB4LPENR BKPRAMLPEN LL_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR SRAM4LPEN LL_AHB4_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * @retval None +*/ +__STATIC_INLINE void LL_AHB4_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB4LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB3 APB3 + * @{ + */ + +/** + * @brief Enable APB3 peripherals clock. + * @rmtoll APB3ENR LTDCEN LL_APB3_GRP1_EnableClock\n (*) + * APB3ENR DSIEN LL_APB3_GRP1_EnableClock\n (*) + * APB3ENR WWDG1EN LL_APB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB3 peripheral clock is enabled or not + * @rmtoll APB3ENR LTDCEN LL_APB3_GRP1_IsEnabledClock\n (*) + * APB3ENR DSIEN LL_APB3_GRP1_IsEnabledClock\n (*) + * APB3ENR WWDG1EN LL_APB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB3ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable APB3 peripherals clock. + * @rmtoll APB3ENR LTDCEN LL_APB3_GRP1_DisableClock\n + * APB3ENR DSIEN LL_APB3_GRP1_DisableClock\n + * APB3ENR WWDG1EN LL_APB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB3ENR, Periphs); +} + +/** + * @brief Force APB3 peripherals reset. + * @rmtoll APB3RSTR LTDCRST LL_APB3_GRP1_ForceReset\n (*) + * APB3RSTR DSIRST LL_APB3_GRP1_ForceReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB3RSTR, Periphs); +} + +/** + * @brief Release APB3 peripherals reset. + * @rmtoll APB3RSTR LTDCRST LL_APB3_GRP1_ReleaseReset\n + * APB3RSTR DSIRST LL_APB3_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB3RSTR, Periphs); +} + +/** + * @brief Enable APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB3LPENR LTDCLPEN LL_APB3_GRP1_EnableClockSleep\n (*) + * APB3LPENR DSILPEN LL_APB3_GRP1_EnableClockSleep\n (*) + * APB3LPENR WWDG1LPEN LL_APB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB3LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB3LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB3LPENR LTDCLPEN LL_APB3_GRP1_DisableClockSleep\n (*) + * APB3LPENR DSILPEN LL_APB3_GRP1_DisableClockSleep\n (*) + * APB3LPENR WWDG1LPEN LL_APB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB3LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB1 APB1 + * @{ + */ + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APB1LENR TIM2EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM3EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM4EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM5EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM6EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM7EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM12EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM13EN LL_APB1_GRP1_EnableClock\n + * APB1LENR TIM14EN LL_APB1_GRP1_EnableClock\n + * APB1LENR LPTIM1EN LL_APB1_GRP1_EnableClock\n + * APB1LENR WWDG2EN LL_APB1_GRP1_EnableClock\n (*) + * APB1LENR SPI2EN LL_APB1_GRP1_EnableClock\n + * APB1LENR SPI3EN LL_APB1_GRP1_EnableClock\n + * APB1LENR SPDIFRXEN LL_APB1_GRP1_EnableClock\n + * APB1LENR USART2EN LL_APB1_GRP1_EnableClock\n + * APB1LENR USART3EN LL_APB1_GRP1_EnableClock\n + * APB1LENR UART4EN LL_APB1_GRP1_EnableClock\n + * APB1LENR UART5EN LL_APB1_GRP1_EnableClock\n + * APB1LENR I2C1EN LL_APB1_GRP1_EnableClock\n + * APB1LENR I2C2EN LL_APB1_GRP1_EnableClock\n + * APB1LENR I2C3EN LL_APB1_GRP1_EnableClock\n + * APB1LENR I2C5EN LL_APB1_GRP1_EnableClock\n (*) + * APB1LENR CECEN LL_APB1_GRP1_EnableClock\n + * APB1LENR DAC12EN LL_APB1_GRP1_EnableClock\n + * APB1LENR UART7EN LL_APB1_GRP1_EnableClock\n + * APB1LENR UART8EN LL_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1LENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1LENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APB1LENR TIM2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM4EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM5EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM6EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM7EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM12EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM13EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM14EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR LPTIM1EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR WWDG2EN LL_APB1_GRP1_IsEnabledClock\n (*) + * APB1LENR SPI2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPI3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPDIFRXEN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR USART2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR USART3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART4EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART5EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C1EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C5EN LL_APB1_GRP1_IsEnabledClock\n (*) + * APB1LENR CECEN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR DAC12EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART7EN LL_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART8EN LL_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB1LENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APB1LENR TIM2EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM3EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM4EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM5EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM6EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM7EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM12EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM13EN LL_APB1_GRP1_DisableClock\n + * APB1LENR TIM14EN LL_APB1_GRP1_DisableClock\n + * APB1LENR LPTIM1EN LL_APB1_GRP1_DisableClock\n + * APB1LENR WWDG2EN LL_APB1_GRP1_DisableClock\n (*) + * APB1LENR SPI2EN LL_APB1_GRP1_DisableClock\n + * APB1LENR SPI3EN LL_APB1_GRP1_DisableClock\n + * APB1LENR SPDIFRXEN LL_APB1_GRP1_DisableClock\n + * APB1LENR USART2EN LL_APB1_GRP1_DisableClock\n + * APB1LENR USART3EN LL_APB1_GRP1_DisableClock\n + * APB1LENR UART4EN LL_APB1_GRP1_DisableClock\n + * APB1LENR UART5EN LL_APB1_GRP1_DisableClock\n + * APB1LENR I2C1EN LL_APB1_GRP1_DisableClock\n + * APB1LENR I2C2EN LL_APB1_GRP1_DisableClock\n + * APB1LENR I2C3EN LL_APB1_GRP1_DisableClock\n + * APB1LENR I2C5EN LL_APB1_GRP1_DisableClock\n (*) + * APB1LENR CECEN LL_APB1_GRP1_DisableClock\n + * APB1LENR DAC12EN LL_APB1_GRP1_DisableClock\n + * APB1LENR UART7EN LL_APB1_GRP1_DisableClock\n + * APB1LENR UART8EN LL_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1LENR, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APB1LRSTR TIM2RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM3RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM4RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM5RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM6RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM7RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM12RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM13RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR TIM14RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR LPTIM1RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR SPI2RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR SPI3RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR SPDIFRXRST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR USART2RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR USART3RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR UART4RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR UART5RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR I2C1RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR I2C2RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR I2C3RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR I2C5RST LL_APB1_GRP5_ForceReset\n (*) + * APB1LRSTR CECRST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR DAC12RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR UART7RST LL_APB1_GRP1_ForceReset\n + * APB1LRSTR UART8RST LL_APB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB1LRSTR, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APB1LRSTR TIM2RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM3RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM4RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM5RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM6RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM7RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM12RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM13RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR TIM14RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR LPTIM1RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR SPI2RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR SPI3RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR SPDIFRXRST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR USART2RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR USART3RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR UART4RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR UART5RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR I2C1RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR I2C2RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR I2C3RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR I2C5RST LL_APB1_GRP1_ReleaseReset\n (*) + * APB1LRSTR CECRST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR DAC12RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR UART7RST LL_APB1_GRP1_ReleaseReset\n + * APB1LRSTR UART8RST LL_APB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1LRSTR, Periphs); +} + +/** + * @brief Enable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1LLPENR TIM2LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM3LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM4LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM5LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM6LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM7LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM12LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM13LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM14LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR LPTIM1LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR WWDG2LPEN LL_APB1_GRP1_EnableClockSleep\n (*) + * APB1LLPENR SPI2LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPI3LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPDIFRXLPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR USART2LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR USART3LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART4LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART5LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C1LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C2LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C3LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C5LPEN LL_APB1_GRP1_EnableClockSleep\n (*) + * APB1LLPENR CECLPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR DAC12LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART7LPEN LL_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART8LPEN LL_APB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1LLPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1LLPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1LLPENR TIM2LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM3LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM4LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM5LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM6LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM7LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM12LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM13LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM14LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR LPTIM1LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR WWDG2LPEN LL_APB1_GRP1_DisableClockSleep\n (*) + * APB1LLPENR SPI2LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPI3LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPDIFRXLPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR USART2LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR USART3LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART4LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART5LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C1LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C2LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C3LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C5LPEN LL_APB1_GRP1_DisableClockSleep\n (*) + * APB1LLPENR CECLPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR DAC12LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART7LPEN LL_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART8LPEN LL_APB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C5 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1LLPENR, Periphs); +} + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APB1HENR CRSEN LL_APB1_GRP2_EnableClock\n + * APB1HENR SWPMIEN LL_APB1_GRP2_EnableClock\n + * APB1HENR OPAMPEN LL_APB1_GRP2_EnableClock\n + * APB1HENR MDIOSEN LL_APB1_GRP2_EnableClock\n + * APB1HENR FDCANEN LL_APB1_GRP2_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1HENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1HENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APB1HENR CRSEN LL_APB1_GRP2_IsEnabledClock\n + * APB1HENR SWPMIEN LL_APB1_GRP2_IsEnabledClock\n + * APB1HENR OPAMPEN LL_APB1_GRP2_IsEnabledClock\n + * APB1HENR MDIOSEN LL_APB1_GRP2_IsEnabledClock\n + * APB1HENR FDCANEN LL_APB1_GRP2_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB1HENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APB1HENR CRSEN LL_APB1_GRP2_DisableClock\n + * APB1HENR SWPMIEN LL_APB1_GRP2_DisableClock\n + * APB1HENR OPAMPEN LL_APB1_GRP2_DisableClock\n + * APB1HENR MDIOSEN LL_APB1_GRP2_DisableClock\n + * APB1HENR FDCANEN LL_APB1_GRP2_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1HENR, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APB1HRSTR CRSRST LL_APB1_GRP2_ForceReset\n + * APB1HRSTR SWPMIRST LL_APB1_GRP2_ForceReset\n + * APB1HRSTR OPAMPRST LL_APB1_GRP2_ForceReset\n + * APB1HRSTR MDIOSRST LL_APB1_GRP2_ForceReset\n + * APB1HRSTR FDCANRST LL_APB1_GRP2_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB1HRSTR, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APB1HRSTR CRSRST LL_APB1_GRP2_ReleaseReset\n + * APB1HRSTR SWPMIRST LL_APB1_GRP2_ReleaseReset\n + * APB1HRSTR OPAMPRST LL_APB1_GRP2_ReleaseReset\n + * APB1HRSTR MDIOSRST LL_APB1_GRP2_ReleaseReset\n + * APB1HRSTR FDCANRST LL_APB1_GRP2_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1HRSTR, Periphs); +} + +/** + * @brief Enable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1HLPENR CRSLPEN LL_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR SWPMILPEN LL_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR OPAMPLPEN LL_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR MDIOSLPEN LL_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR FDCANLPEN LL_APB1_GRP2_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1HLPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1HLPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1HLPENR CRSLPEN LL_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR SWPMILPEN LL_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR OPAMPLPEN LL_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR MDIOSLPEN LL_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR FDCANLPEN LL_APB1_GRP2_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1HLPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB2 APB2 + * @{ + */ + +/** + * @brief Enable APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM8EN LL_APB2_GRP1_EnableClock\n + * APB2ENR USART1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR USART6EN LL_APB2_GRP1_EnableClock\n + * APB2ENR UART9EN LL_APB2_GRP1_EnableClock\n (*) + * APB2ENR USART10EN LL_APB2_GRP1_EnableClock\n (*) + * APB2ENR SPI1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SPI4EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM15EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SPI5EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SAI2EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SAI3EN LL_APB2_GRP1_EnableClock\n (*) + * APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR HRTIMEN LL_APB2_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB2 peripheral clock is enabled or not + * @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART6EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR UART9EN LL_APB2_GRP1_IsEnabledClock\n (*) + * APB2ENR USART10EN LL_APB2_GRP1_IsEnabledClock\n (*) + * APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI4EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI5EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI3EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR HRTIMEN LL_APB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB2ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM8EN LL_APB2_GRP1_DisableClock\n + * APB2ENR USART1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR USART6EN LL_APB2_GRP1_DisableClock\n + * APB2ENR UART9EN LL_APB2_GRP1_DisableClock\n (*) + * APB2ENR USART10EN LL_APB2_GRP1_DisableClock\n (*) + * APB2ENR SPI1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SPI4EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM15EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SPI5EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SAI2EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SAI3EN LL_APB2_GRP1_DisableClock\n (*) + * APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR HRTIMEN LL_APB2_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2ENR, Periphs); +} + +/** + * @brief Force APB2 peripherals reset. + * @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR USART1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR USART6RST LL_APB2_GRP1_ForceReset\n + * APB2ENR UART9RST LL_APB2_GRP1_ForceReset\n (*) + * APB2ENR USART10RST LL_APB2_GRP1_ForceReset\n (*) + * APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SPI4RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM15RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SPI5RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SAI3RST LL_APB2_GRP1_ForceReset\n (*) + * APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR HRTIMRST LL_APB2_GRP1_ForceReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB2RSTR, Periphs); +} + +/** + * @brief Release APB2 peripherals reset. + * @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR USART6RST LL_APB2_GRP1_ReleaseReset\n + * APB2ENR UART9RST LL_APB2_GRP1_ReleaseReset\n (*) + * APB2ENR USART10RST LL_APB2_GRP1_ReleaseReset\n (*) + * APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SPI4RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM15RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SPI5RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SAI3RST LL_APB2_GRP1_ReleaseReset\n (*) + * APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR HRTIMRST LL_APB2_GRP1_ReleaseReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2RSTR, Periphs); +} + +/** + * @brief Enable APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM8LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR USART1LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR USART6LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2ENR UART9LPEN LL_APB2_GRP1_EnableClockSleep\n (*) + * APB2ENR USART10LPEN LL_APB2_GRP1_EnableClockSleep\n (*) + * APB2LPENR SPI1LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI4LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM15LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM16LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM17LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI5LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI1LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI2LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI3LPEN LL_APB2_GRP1_EnableClockSleep\n (*) + * APB2LPENR DFSDM1LPEN LL_APB2_GRP1_EnableClockSleep\n + * APB2LPENR HRTIMLPEN LL_APB2_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB2LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB2LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM8LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR USART1LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR USART6LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2ENR UART9LPEN LL_APB2_GRP1_DisableClockSleep\n (*) + * APB2ENR USART10LPEN LL_APB2_GRP1_DisableClockSleep\n (*) + * APB2LPENR SPI1LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI4LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM15LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM16LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM17LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI5LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI1LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI2LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI3LPEN LL_APB2_GRP1_DisableClockSleep\n (*) + * APB2LPENR DFSDM1LPEN LL_APB2_GRP1_DisableClockSleep\n + * APB2LPENR HRTIMLPEN LL_APB2_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB4 APB4 + * @{ + */ + +/** + * @brief Enable APB4 peripherals clock. + * @rmtoll APB4ENR SYSCFGEN LL_APB4_GRP1_EnableClock\n + * APB4ENR LPUART1EN LL_APB4_GRP1_EnableClock\n + * APB4ENR SPI6EN LL_APB4_GRP1_EnableClock\n + * APB4ENR I2C4EN LL_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM2EN LL_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM3EN LL_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM4EN LL_APB4_GRP1_EnableClock\n (*) + * APB4ENR LPTIM5EN LL_APB4_GRP1_EnableClock\n (*) + * APB4ENR DAC2EN LL_APB4_GRP1_EnableClock\n (*) + * APB4ENR COMP12EN LL_APB4_GRP1_EnableClock\n + * APB4ENR VREFEN LL_APB4_GRP1_EnableClock\n + * APB4ENR RTCAPBEN LL_APB4_GRP1_EnableClock\n + * APB4ENR SAI4EN LL_APB4_GRP1_EnableClock\n (*) + * APB4ENR DTSEN LL_APB4_GRP1_EnableClock\n (*) + * APB4ENR DFSDM2EN LL_APB4_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB4_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB4ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB4ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB4 peripheral clock is enabled or not + * @rmtoll APB4ENR SYSCFGEN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPUART1EN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR SPI6EN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR I2C4EN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM2EN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM3EN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM4EN LL_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR LPTIM5EN LL_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR DAC2EN LL_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR COMP12EN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR VREFEN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR RTCAPBEN LL_APB4_GRP1_IsEnabledClock\n + * APB4ENR SAI4EN LL_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR DTSEN LL_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR DFSDM2EN LL_APB4_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB4_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB4ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable APB4 peripherals clock. + * @rmtoll APB4ENR SYSCFGEN LL_APB4_GRP1_DisableClock\n + * APB4ENR LPUART1EN LL_APB4_GRP1_DisableClock\n + * APB4ENR SPI6EN LL_APB4_GRP1_DisableClock\n + * APB4ENR I2C4EN LL_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM2EN LL_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM3EN LL_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM4EN LL_APB4_GRP1_DisableClock\n (*) + * APB4ENR LPTIM5EN LL_APB4_GRP1_DisableClock\n (*) + * APB4ENR DAC2EN LL_APB4_GRP1_DisableClock\n (*) + * APB4ENR COMP12EN LL_APB4_GRP1_DisableClock\n + * APB4ENR VREFEN LL_APB4_GRP1_DisableClock\n + * APB4ENR RTCAPBEN LL_APB4_GRP1_DisableClock\n + * APB4ENR SAI4EN LL_APB4_GRP1_DisableClock\n (*) + * APB4ENR DTSEN LL_APB4_GRP1_DisableClock\n (*) + * APB4ENR DFSDM2EN LL_APB4_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB4_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB4ENR, Periphs); +} + +/** + * @brief Force APB4 peripherals reset. + * @rmtoll APB4RSTR SYSCFGRST LL_APB4_GRP1_ForceReset\n + * APB4RSTR LPUART1RST LL_APB4_GRP1_ForceReset\n + * APB4RSTR SPI6RST LL_APB4_GRP1_ForceReset\n + * APB4RSTR I2C4RST LL_APB4_GRP1_ForceReset\n + * APB4RSTR LPTIM2RST LL_APB4_GRP1_ForceReset\n + * APB4RSTR LPTIM3RST LL_APB4_GRP1_ForceReset\n + * APB4RSTR LPTIM4RST LL_APB4_GRP1_ForceReset\n (*) + * APB4RSTR LPTIM5RST LL_APB4_GRP1_ForceReset\n (*) + * APB4RSTR DAC2EN LL_APB4_GRP1_ForceReset\n (*) + * APB4RSTR COMP12RST LL_APB4_GRP1_ForceReset\n + * APB4RSTR VREFRST LL_APB4_GRP1_ForceReset\n + * APB4RSTR SAI4RST LL_APB4_GRP1_ForceReset\n (*) + * APB4RSTR DTSRST LL_APB4_GRP1_ForceReset\n (*) + * APB4RSTR DFSDM2RST LL_APB4_GRP1_ForceReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB4_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB4RSTR, Periphs); +} + +/** + * @brief Release APB4 peripherals reset. + * @rmtoll APB4RSTR SYSCFGRST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR LPUART1RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR SPI6RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR I2C4RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR LPTIM2RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR LPTIM3RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR LPTIM4RST LL_APB4_GRP1_ReleaseReset\n (*) + * APB4RSTR LPTIM5RST LL_APB4_GRP1_ReleaseReset\n (*) + * APB4RSTR DAC2RST LL_APB4_GRP1_ReleaseReset\n (*) + * APB4RSTR COMP12RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR VREFRST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR SAI4RST LL_APB4_GRP1_ReleaseReset\n + * APB4RSTR DTSRST LL_APB4_GRP1_ReleaseReset\n (*) + * APB4RSTR DFSDM2RST LL_APB4_GRP1_ReleaseReset (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB4_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB4RSTR, Periphs); +} + +/** + * @brief Enable APB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB4LPENR SYSCFGLPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPUART1LPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR SPI6LPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR I2C4LPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM2LPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM3LPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM4LPEN LL_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR LPTIM5LPEN LL_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR DAC2LPEN LL_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR COMP12LPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR VREFLPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR RTCAPBLPEN LL_APB4_GRP1_EnableClockSleep\n + * APB4LPENR SAI4LPEN LL_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR DTSLPEN LL_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR DFSDM2LPEN LL_APB4_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB4_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB4LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB4LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB4LPENR SYSCFGLPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPUART1LPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR SPI6LPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR I2C4LPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM2LPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM3LPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM4LPEN LL_APB4_GRP1_DisableClockSleep\n (*) + * APB4LPENR LPTIM5LPEN LL_APB4_GRP1_DisableClockSleep\n (*) + * APB4LPENR DAC2LPEN LL_APB4_GRP1_DisableClockSleep\n (*) + * APB4LPENR COMP12LPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR VREFLPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR RTCAPBLPEN LL_APB4_GRP1_DisableClockSleep\n + * APB4LPENR SAI4LPEN LL_APB4_GRP1_DisableClockSleep\n (*) + * APB4LPENR DTSLPEN LL_APB4_GRP1_DisableClockSleep\n (*) + * APB4LPENR DFSDM2LPEN LL_APB4_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DAC2 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_APB4_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB4LPENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_CLKAM CLKAM + * @{ + */ + +/** + * @brief Enable peripherals clock for CLKAM Mode. + * @rmtoll D3AMR / SRDAMR BDMA LL_CLKAM_Enable\n + * D3AMR / SRDAMR LPUART1 LL_CLKAM_Enable\n + * D3AMR / SRDAMR SPI6 LL_CLKAM_Enable\n + * D3AMR / SRDAMR I2C4 LL_CLKAM_Enable\n + * D3AMR / SRDAMR LPTIM2 LL_CLKAM_Enable\n + * D3AMR / SRDAMR LPTIM3 LL_CLKAM_Enable\n + * D3AMR / SRDAMR LPTIM4 LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR LPTIM5 LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR DAC2 LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR COMP12 LL_CLKAM_Enable\n + * D3AMR / SRDAMR VREF LL_CLKAM_Enable\n + * D3AMR / SRDAMR RTC LL_CLKAM_Enable\n + * D3AMR / SRDAMR CRC LL_CLKAM_Enable\n + * D3AMR / SRDAMR SAI4 LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR ADC3 LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR DTS LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR DFSDM2 LL_CLKAM_Enable\n (*) + * D3AMR / SRDAMR BKPRAM LL_CLKAM_Enable\n + * D3AMR / SRDAMR SRAM4 LL_CLKAM_Enable + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_CLKAM_PERIPH_BDMA + * @arg @ref LL_CLKAM_PERIPH_GPIO (*) + * @arg @ref LL_CLKAM_PERIPH_LPUART1 + * @arg @ref LL_CLKAM_PERIPH_SPI6 + * @arg @ref LL_CLKAM_PERIPH_I2C4 + * @arg @ref LL_CLKAM_PERIPH_LPTIM2 + * @arg @ref LL_CLKAM_PERIPH_LPTIM3 + * @arg @ref LL_CLKAM_PERIPH_LPTIM4 (*) + * @arg @ref LL_CLKAM_PERIPH_LPTIM5 (*) + * @arg @ref LL_CLKAM_PERIPH_DAC2 (*) + * @arg @ref LL_CLKAM_PERIPH_COMP12 + * @arg @ref LL_CLKAM_PERIPH_VREF + * @arg @ref LL_CLKAM_PERIPH_RTC + * @arg @ref LL_CLKAM_PERIPH_CRC (*) + * @arg @ref LL_CLKAM_PERIPH_SAI4 (*) + * @arg @ref LL_CLKAM_PERIPH_ADC3 (*) + * @arg @ref LL_CLKAM_PERIPH_DTS (*) + * @arg @ref LL_CLKAM_PERIPH_DFSDM2 (*) + * @arg @ref LL_CLKAM_PERIPH_BKPRAM + * @arg @ref LL_CLKAM_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_CLKAM_Enable(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + +#if defined(RCC_D3AMR_BDMAAMEN) + SET_BIT(RCC->D3AMR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->D3AMR, Periphs); +#else + SET_BIT(RCC->SRDAMR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->SRDAMR, Periphs); +#endif /* RCC_D3AMR_BDMAAMEN */ + (void)tmpreg; +} + +/** + * @brief Disable peripherals clock for CLKAM Mode. + * @rmtoll D3AMR / SRDAMR BDMA LL_CLKAM_Disable\n + * D3AMR / SRDAMR LPUART1 LL_CLKAM_Disable\n + * D3AMR / SRDAMR SPI6 LL_CLKAM_Disable\n + * D3AMR / SRDAMR I2C4 LL_CLKAM_Disable\n + * D3AMR / SRDAMR LPTIM2 LL_CLKAM_Disable\n + * D3AMR / SRDAMR LPTIM3 LL_CLKAM_Disable\n + * D3AMR / SRDAMR LPTIM4 LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR LPTIM5 LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR DAC2 LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR COMP12 LL_CLKAM_Disable\n + * D3AMR / SRDAMR VREF LL_CLKAM_Disable\n + * D3AMR / SRDAMR RTC LL_CLKAM_Disable\n + * D3AMR / SRDAMR CRC LL_CLKAM_Disable\n + * D3AMR / SRDAMR SAI4 LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR ADC3 LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR DTS LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR DFSDM2 LL_CLKAM_Disable\n (*) + * D3AMR / SRDAMR BKPRAM LL_CLKAM_Disable\n + * D3AMR / SRDAMR SRAM4 LL_CLKAM_Disable + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_CLKAM_PERIPH_BDMA + * @arg @ref LL_CLKAM_PERIPH_GPIO (*) + * @arg @ref LL_CLKAM_PERIPH_LPUART1 + * @arg @ref LL_CLKAM_PERIPH_SPI6 + * @arg @ref LL_CLKAM_PERIPH_I2C4 + * @arg @ref LL_CLKAM_PERIPH_LPTIM2 + * @arg @ref LL_CLKAM_PERIPH_LPTIM3 + * @arg @ref LL_CLKAM_PERIPH_LPTIM4 (*) + * @arg @ref LL_CLKAM_PERIPH_LPTIM5 (*) + * @arg @ref LL_CLKAM_PERIPH_DAC2 (*) + * @arg @ref LL_CLKAM_PERIPH_COMP12 + * @arg @ref LL_CLKAM_PERIPH_VREF + * @arg @ref LL_CLKAM_PERIPH_RTC + * @arg @ref LL_CLKAM_PERIPH_CRC (*) + * @arg @ref LL_CLKAM_PERIPH_SAI4 (*) + * @arg @ref LL_CLKAM_PERIPH_ADC3 (*) + * @arg @ref LL_CLKAM_PERIPH_DTS (*) + * @arg @ref LL_CLKAM_PERIPH_DFSDM2 (*) + * @arg @ref LL_CLKAM_PERIPH_BKPRAM + * @arg @ref LL_CLKAM_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_CLKAM_Disable(uint32_t Periphs) +{ +#if defined(RCC_D3AMR_BDMAAMEN) + CLEAR_BIT(RCC->D3AMR, Periphs); +#else + CLEAR_BIT(RCC->SRDAMR, Periphs); +#endif /* RCC_D3AMR_BDMAAMEN */ +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_CKGA CKGA + * @{ + */ + +#if defined(RCC_CKGAENR_AXICKG) + + +/** + * @brief Enable clock gating for AXI bus peripherals. + * @rmtoll + * @param : + * @retval None +*/ +__STATIC_INLINE void LL_CKGA_Enable(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->CKGAENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->CKGAENR, Periphs); + (void)tmpreg; +} + +#endif /* RCC_CKGAENR_AXICKG */ + +#if defined(RCC_CKGAENR_AXICKG) + +/** + * @brief Disable clock gating for AXI bus peripherals. + * @rmtoll + * @param : + * @retval None +*/ +__STATIC_INLINE void LL_CKGA_Disable(uint32_t Periphs) +{ + CLEAR_BIT(RCC->CKGAENR, Periphs); +} + +#endif /* RCC_CKGAENR_AXICKG */ + +/** + * @} + */ + +#if defined(DUAL_CORE) +/** @addtogroup BUS_LL_EF_AHB3 AHB3 + * @{ + */ + +/** + * @brief Enable C1 AHB3 peripherals clock. + * @rmtoll AHB3ENR MDMAEN LL_C1_AHB3_GRP1_EnableClock\n + * AHB3ENR DMA2DEN LL_C1_AHB3_GRP1_EnableClock\n + * AHB3ENR JPGDECEN LL_C1_AHB3_GRP1_EnableClock\n + * AHB3ENR FMCEN LL_C1_AHB3_GRP1_EnableClock\n + * AHB3ENR QSPIEN LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OSPI1EN LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OSPI2EN LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR IOMNGREN LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OTFDEC1EN LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR OTFDEC2EN LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR GFXMMU LL_C1_AHB3_GRP1_EnableClock\n (*) + * AHB3ENR SDMMC1EN LL_C1_AHB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 AHB3 peripheral clock is enabled or not + * @rmtoll AHB3ENR MDMAEN LL_C1_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR DMA2DEN LL_C1_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR JPGDECEN LL_C1_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR FMCEN LL_C1_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR QSPIEN LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OSPI1EN LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OSPI2EN LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR IOMNGREN LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OTFDEC1EN LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR OTFDEC2EN LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR GFXMMU LL_C1_AHB3_GRP1_IsEnabledClock\n (*) + * AHB3ENR SDMMC1EN LL_C1_AHB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_AHB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->AHB3ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 AHB3 peripherals clock. + * @rmtoll AHB3ENR MDMAEN LL_C1_AHB3_GRP1_DisableClock\n + * AHB3ENR DMA2DEN LL_C1_AHB3_GRP1_DisableClock\n + * AHB3ENR JPGDECEN LL_C1_AHB3_GRP1_DisableClock\n + * AHB3ENR FMCEN LL_C1_AHB3_GRP1_DisableClock\n + * AHB3ENR QSPIEN LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OSPI1EN LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OSPI2EN LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR IOMNGREN LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OTFDEC1EN LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR OTFDEC2EN LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR GFXMMU LL_C1_AHB3_GRP1_DisableClock\n (*) + * AHB3ENR SDMMC1EN LL_C1_AHB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB3ENR, Periphs); +} + +/** + * @brief Enable C1 AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3LPENR MDMALPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DMA2DLPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR JPGDECLPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR FMCLPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR QSPILPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OSPI1LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OSPI2LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR IOMNGRLPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR GFXMMULPEN LL_C1_AHB3_GRP1_EnableClockSleep\n (*) + * AHB3LPENR SDMMC1LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR FLASHLPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DTCM1LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DTCM2LPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR ITCMLPEN LL_C1_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR AXISRAMLPEN LL_C1_AHB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB3LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB3LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3LPENR MDMALPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DMA2DLPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR JPGDECLPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR FMCLPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR QSPILPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OSPI1LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OSPI2LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR IOMNGRLPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR OTFDEC1LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR GFXMMULPEN LL_C1_AHB3_GRP1_DisableClockSleep\n (*) + * AHB3LPENR SDMMC1LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR FLASHLPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DTCM1LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DTCM2LPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR ITCMLPEN LL_C1_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR AXISRAMLPEN LL_C1_AHB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OSPI2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OCTOSPIM (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC1 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_OTFDEC2 (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_GFXMMU (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB3LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB1 AHB1 + * @{ + */ + +/** + * @brief Enable C1 AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_C1_AHB1_GRP1_EnableClock\n + * AHB1ENR DMA2EN LL_C1_AHB1_GRP1_EnableClock\n + * AHB1ENR ADC12EN LL_C1_AHB1_GRP1_EnableClock\n + * AHB1ENR CRCEN LL_C1_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ARTEN LL_C1_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ETH1MACEN LL_C1_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ETH1TXEN LL_C1_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR ETH1RXEN LL_C1_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR USB1OTGHSEN LL_C1_AHB1_GRP1_EnableClock\n + * AHB1ENR USB1OTGHSULPIEN LL_C1_AHB1_GRP1_EnableClock\n + * AHB1ENR USB2OTGHSEN LL_C1_AHB1_GRP1_EnableClock\n (*) + * AHB1ENR USB2OTGHSULPIEN LL_C1_AHB1_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB1ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB1ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 AHB1 peripheral clock is enabled or not + * @rmtoll AHB1ENR DMA1EN LL_C1_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMA2EN LL_C1_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ADC12EN LL_C1_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR CRCEN LL_C1_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ARTEN LL_C1_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ETH1MACEN LL_C1_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ETH1TXEN LL_C1_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR ETH1RXEN LL_C1_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR USB1OTGHSEN LL_C1_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB1OTGHSULPIEN LL_C1_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB2OTGHSEN LL_C1_AHB1_GRP1_IsEnabledClock\n (*) + * AHB1ENR USB2OTGHSULPIEN LL_C1_AHB1_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->AHB1ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_C1_AHB1_GRP1_DisableClock\n + * AHB1ENR DMA2EN LL_C1_AHB1_GRP1_DisableClock\n + * AHB1ENR ADC12EN LL_C1_AHB1_GRP1_DisableClock\n + * AHB1ENR CRCEN LL_C1_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ARTEN LL_C1_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ETH1MACEN LL_C1_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ETH1TXEN LL_C1_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR ETH1RXEN LL_C1_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR USB1OTGHSEN LL_C1_AHB1_GRP1_DisableClock\n + * AHB1ENR USB1OTGHSULPIEN LL_C1_AHB1_GRP1_DisableClock\n + * AHB1ENR USB2OTGHSEN LL_C1_AHB1_GRP1_DisableClock\n (*) + * AHB1ENR USB2OTGHSULPIEN LL_C1_AHB1_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB1ENR, Periphs); +} + +/** + * @brief Enable C1 AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1LPENR DMA1LPEN LL_C1_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR DMA2LPEN LL_C1_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ADC12LPEN LL_C1_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR CRCLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ARTLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ETH1MACLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ETH1TXLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR ETH1RXLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR USB1OTGHSLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB1OTGHSULPILPEN LL_C1_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB2OTGHSLPEN LL_C1_AHB1_GRP1_EnableClockSleep\n (*) + * AHB1LPENR USB2OTGHSULPILPEN LL_C1_AHB1_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB1LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB1LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1LPENR DMA1LPEN LL_C1_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR DMA2LPEN LL_C1_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ADC12LPEN LL_C1_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR CRCLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ARTLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ETH1MACLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ETH1TXLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR ETH1RXLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR USB1OTGHSLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB1OTGHSULPILPEN LL_C1_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB2OTGHSLPEN LL_C1_AHB1_GRP1_DisableClockSleep\n (*) + * AHB1LPENR USB2OTGHSULPILPEN LL_C1_AHB1_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB1LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB2 AHB2 + * @{ + */ + +/** + * @brief Enable C1 AHB2 peripherals clock. + * @rmtoll AHB2ENR DCMIEN LL_C1_AHB2_GRP1_EnableClock\n + * AHB2ENR HSEMEN LL_C1_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR CRYPEN LL_C1_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR HASHEN LL_C1_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR RNGEN LL_C1_AHB2_GRP1_EnableClock\n + * AHB2ENR SDMMC2EN LL_C1_AHB2_GRP1_EnableClock\n + * AHB2ENR BDMA1EN LL_C1_AHB2_GRP1_EnableClock\n (*) + * AHB2ENR D2SRAM1EN LL_C1_AHB2_GRP1_EnableClock\n + * AHB2ENR D2SRAM2EN LL_C1_AHB2_GRP1_EnableClock\n + * AHB2ENR D2SRAM3EN LL_C1_AHB2_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 AHB2 peripheral clock is enabled or not + * @rmtoll AHB2ENR DCMIEN LL_C1_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR HSEMEN LL_C1_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR CRYPEN LL_C1_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR HASHEN LL_C1_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR RNGEN LL_C1_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR SDMMC2EN LL_C1_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR BDMA1EN LL_C1_AHB2_GRP1_IsEnabledClock\n (*) + * AHB2ENR D2SRAM1EN LL_C1_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR D2SRAM2EN LL_C1_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR D2SRAM3EN LL_C1_AHB2_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_AHB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->AHB2ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 AHB2 peripherals clock. + * @rmtoll AHB2ENR DCMIEN LL_C1_AHB2_GRP1_DisableClock\n + * AHB2ENR HSEMEN LL_C1_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR CRYPEN LL_C1_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR HASHEN LL_C1_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR RNGEN LL_C1_AHB2_GRP1_DisableClock\n + * AHB2ENR SDMMC2EN LL_C1_AHB2_GRP1_DisableClock\n + * AHB2ENR BDMA1EN LL_C1_AHB2_GRP1_DisableClock\n (*) + * AHB2ENR D2SRAM1EN LL_C1_AHB2_GRP1_DisableClock\n + * AHB2ENR D2SRAM2EN LL_C1_AHB2_GRP1_DisableClock\n + * AHB2ENR D2SRAM3EN LL_C1_AHB2_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB2ENR, Periphs); +} + +/** + * @brief Enable C1 AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2LPENR DCMILPEN LL_C1_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR CRYPLPEN LL_C1_AHB2_GRP1_EnableClockSleep\n (*) + * AHB2LPENR HASHLPEN LL_C1_AHB2_GRP1_EnableClockSleep\n (*) + * AHB2LPENR RNGLPEN LL_C1_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR SDMMC2LPEN LL_C1_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM1LPEN LL_C1_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR BDAM1LPEN LL_C1_AHB2_GRP1_EnableClockSleep\n (*) + * AHB2LPENR D2SRAM2LPEN LL_C1_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM3LPEN LL_C1_AHB2_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB2LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB2LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2LPENR DCMILPEN LL_C1_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR CRYPLPEN LL_C1_AHB2_GRP1_DisableClockSleep\n (*) + * AHB2LPENR HASHLPEN LL_C1_AHB2_GRP1_DisableClockSleep\n (*) + * AHB2LPENR RNGLPEN LL_C1_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR SDMMC2LPEN LL_C1_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR BDAM1LPEN LL_C1_AHB2_GRP1_DisableClockSleep\n (*) + * AHB2LPENR D2SRAM1LPEN LL_C1_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM2LPEN LL_C1_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM3LPEN LL_C1_AHB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_BDMA1 (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB2LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB4 AHB4 + * @{ + */ + +/** + * @brief Enable C1 AHB4 peripherals clock. + * @rmtoll AHB4ENR GPIOAEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOBEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOCEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIODEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOEEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOFEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOGEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOHEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOIEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOJEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOKEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR CRCEN LL_C1_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR BDMAEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR ADC3EN LL_C1_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR HSEMEN LL_C1_AHB4_GRP1_EnableClock\n (*) + * AHB4ENR BKPRAMEN LL_C1_AHB4_GRP1_EnableClock\n + * AHB4ENR SRAM4EN LL_C1_AHB4_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB4_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB4ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB4ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 AHB4 peripheral clock is enabled or not + * @rmtoll AHB4ENR GPIOAEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOBEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOCEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIODEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOEEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOFEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOGEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOHEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOIEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOJEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOKEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR CRCEN LL_C1_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR BDMAEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR ADC3EN LL_C1_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR HSEMEN LL_C1_AHB4_GRP1_IsEnabledClock\n (*) + * AHB4ENR BKPRAMEN LL_C1_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR SRAM4EN LL_C1_AHB4_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_AHB4_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->AHB4ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 AHB4 peripherals clock. + * @rmtoll AHB4ENR GPIOAEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOBEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOCEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIODEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOEEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOFEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOGEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOHEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOIEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOJEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOKEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR CRCEN LL_C1_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR BDMAEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR ADC3EN LL_C1_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR HSEMEN LL_C1_AHB4_GRP1_DisableClock\n (*) + * AHB4ENR BKPRAMEN LL_C1_AHB4_GRP1_DisableClock\n + * AHB4ENR SRAM4EN LL_C1_AHB4_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB4_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB4ENR, Periphs); +} + +/** + * @brief Enable C1 AHB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB4LPENR GPIOALPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOBLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOCLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIODLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOELPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOFLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOGLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOHLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOILPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOJLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOKLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR CRCLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n (*) + * AHB4LPENR BDMALPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR ADC3LPEN LL_C1_AHB4_GRP1_EnableClockSleep\n (*) + * AHB4LPENR BKPRAMLPEN LL_C1_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR SRAM4LPEN LL_C1_AHB4_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB4_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->AHB4LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->AHB4LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 AHB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB4LPENR GPIOALPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOBLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOCLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIODLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOELPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOFLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOGLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOHLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOILPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOJLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOKLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR CRCLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n (*) + * AHB4LPENR BDMALPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR ADC3LPEN LL_C1_AHB4_GRP1_DisableClockSleep\n (*) + * AHB4LPENR BKPRAMLPEN LL_C1_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR SRAM4LPEN LL_C1_AHB4_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * @retval None +*/ +__STATIC_INLINE void LL_C1_AHB4_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->AHB4LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB3 APB3 + * @{ + */ + +/** + * @brief Enable C1 APB3 peripherals clock. + * @rmtoll APB3ENR LTDCEN LL_C1_APB3_GRP1_EnableClock\n (*) + * APB3ENR DSIEN LL_C1_APB3_GRP1_EnableClock\n (*) + * APB3ENR WWDG1EN LL_C1_APB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 APB3 peripheral clock is enabled or not + * @rmtoll APB3ENR LTDCEN LL_C1_APB3_GRP1_IsEnabledClock\n (*) + * APB3ENR DSIEN LL_C1_APB3_GRP1_IsEnabledClock\n (*) + * APB3ENR WWDG1EN LL_C1_APB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_APB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->APB3ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 APB3 peripherals clock. + * @rmtoll APB3ENR LTDCEN LL_C1_APB3_GRP1_DisableClock\n (*) + * APB3ENR DSIEN LL_C1_APB3_GRP1_DisableClock\n (*) + * APB3ENR WWDG1EN LL_C1_APB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB3ENR, Periphs); +} + +/** + * @brief Enable C1 APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB3LPENR LTDCLPEN LL_C1_APB3_GRP1_EnableClockSleep\n (*) + * APB3LPENR DSILPEN LL_C1_APB3_GRP1_EnableClockSleep\n (*) + * APB3LPENR WWDG1LPEN LL_C1_APB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB3LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB3LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB3LPENR LTDCLPEN LL_C1_APB3_GRP1_DisableClockSleep\n (*) + * APB3LPENR DSILPEN LL_C1_APB3_GRP1_DisableClockSleep\n (*) + * APB3LPENR WWDG1LPEN LL_C1_APB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB3LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB1 APB1 + * @{ + */ + +/** + * @brief Enable C1 APB1 peripherals clock. + * @rmtoll APB1LENR TIM2EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM3EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM4EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM5EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM6EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM7EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM12EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM13EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR TIM14EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR LPTIM1EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR WWDG2EN LL_C1_APB1_GRP1_EnableClock\n (*) + * APB1LENR SPI2EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR SPI3EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR SPDIFRXEN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR USART2EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR USART3EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR UART4EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR UART5EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR I2C1EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR I2C2EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR I2C3EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR CECEN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR DAC12EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR UART7EN LL_C1_APB1_GRP1_EnableClock\n + * APB1LENR UART8EN LL_C1_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB1LENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB1LENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 APB1 peripheral clock is enabled or not + * @rmtoll APB1LENR TIM2EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM3EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM4EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM5EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM6EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM7EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM12EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM13EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM14EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR LPTIM1EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR WWDG2EN LL_C1_APB1_GRP1_IsEnabledClock\n (*) + * APB1LENR SPI2EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPI3EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPDIFRXEN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR USART2EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR USART3EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART4EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART5EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C1EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C2EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C3EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR CECEN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR DAC12EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART7EN LL_C1_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART8EN LL_C1_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->APB1LENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 APB1 peripherals clock. + * @rmtoll APB1LENR TIM2EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM3EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM4EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM5EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM6EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM7EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM12EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM13EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR TIM14EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR LPTIM1EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR WWDG2EN LL_C1_APB1_GRP1_DisableClock\n (*) + * APB1LENR SPI2EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR SPI3EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR SPDIFRXEN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR USART2EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR USART3EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR UART4EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR UART5EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR I2C1EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR I2C2EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR I2C3EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR CECEN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR DAC12EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR UART7EN LL_C1_APB1_GRP1_DisableClock\n + * APB1LENR UART8EN LL_C1_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE void LL_C1_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB1LENR, Periphs); +} + +/** + * @brief Enable C1 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1LLPENR TIM2LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM3LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM4LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM5LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM6LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM7LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM12LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM13LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM14LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR LPTIM1LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR WWDG2LPEN LL_C1_APB1_GRP1_EnableClockSleep\n (*) + * APB1LLPENR SPI2LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPI3LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPDIFRXLPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR USART2LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR USART3LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART4LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART5LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C1LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C2LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C3LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR CECLPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR DAC12LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART7LPEN LL_C1_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART8LPEN LL_C1_APB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB1LLPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB1LLPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1LLPENR TIM2LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM3LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM4LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM5LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM6LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM7LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM12LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM13LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM14LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR LPTIM1LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR WWDG2LPEN LL_C1_APB1_GRP1_DisableClockSleep\n (*) + * APB1LLPENR SPI2LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPI3LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPDIFRXLPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR USART2LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR USART3LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART4LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART5LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C1LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C2LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C3LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR CECLPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR DAC12LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART7LPEN LL_C1_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART8LPEN LL_C1_APB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB1LLPENR, Periphs); +} + +/** + * @brief Enable C1 APB1 peripherals clock. + * @rmtoll APB1HENR CRSEN LL_C1_APB1_GRP2_EnableClock\n + * APB1HENR SWPMIEN LL_C1_APB1_GRP2_EnableClock\n + * APB1HENR OPAMPEN LL_C1_APB1_GRP2_EnableClock\n + * APB1HENR MDIOSEN LL_C1_APB1_GRP2_EnableClock\n + * APB1HENR FDCANEN LL_C1_APB1_GRP2_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP2_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB1HENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB1HENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 APB1 peripheral clock is enabled or not + * @rmtoll APB1HENR CRSEN LL_C1_APB1_GRP2_IsEnabledClock\n + * APB1HENR SWPMIEN LL_C1_APB1_GRP2_IsEnabledClock\n + * APB1HENR OPAMPEN LL_C1_APB1_GRP2_IsEnabledClock\n + * APB1HENR MDIOSEN LL_C1_APB1_GRP2_IsEnabledClock\n + * APB1HENR FDCANEN LL_C1_APB1_GRP2_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_APB1_GRP2_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->APB1HENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 APB1 peripherals clock. + * @rmtoll APB1HENR CRSEN LL_C1_APB1_GRP2_DisableClock\n + * APB1HENR SWPMIEN LL_C1_APB1_GRP2_DisableClock\n + * APB1HENR OPAMPEN LL_C1_APB1_GRP2_DisableClock\n + * APB1HENR MDIOSEN LL_C1_APB1_GRP2_DisableClock\n + * APB1HENR FDCANEN LL_C1_APB1_GRP2_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP2_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB1HENR, Periphs); +} + +/** + * @brief Enable C1 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1HLPENR CRSLPEN LL_C1_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR SWPMILPEN LL_C1_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR OPAMPLPEN LL_C1_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR MDIOSLPEN LL_C1_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR FDCANLPEN LL_C1_APB1_GRP2_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP2_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB1HLPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB1HLPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1HLPENR CRSLPEN LL_C1_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR SWPMILPEN LL_C1_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR OPAMPLPEN LL_C1_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR MDIOSLPEN LL_C1_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR FDCANLPEN LL_C1_APB1_GRP2_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB1_GRP2_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB1HLPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB2 APB2 + * @{ + */ + +/** + * @brief Enable C1 APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR TIM8EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR USART1EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR USART6EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR UART9EN LL_C1_APB2_GRP1_EnableClock\n (*) + * APB2ENR USART10EN LL_C1_APB2_GRP1_EnableClock\n (*) + * APB2ENR SPI1EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR SPI4EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR TIM15EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR TIM16EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR TIM17EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR SPI5EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR SAI1EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR SAI2EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR SAI3EN LL_C1_APB2_GRP1_EnableClock\n (*) + * APB2ENR DFSDM1EN LL_C1_APB2_GRP1_EnableClock\n + * APB2ENR HRTIMEN LL_C1_APB2_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 APB2 peripheral clock is enabled or not + * @rmtoll APB2ENR TIM1EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM8EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART1EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART6EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR UART9EN LL_C1_APB2_GRP1_IsEnabledClock\n (*) + * APB2ENR USART10EN LL_C1_APB2_GRP1_IsEnabledClock\n (*) + * APB2ENR SPI1EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI4EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM15EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM16EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM17EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI5EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI1EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI2EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI3EN LL_C1_APB2_GRP1_IsEnabledClock\n (*) + * APB2ENR DFSDM1EN LL_C1_APB2_GRP1_IsEnabledClock\n + * APB2ENR HRTIMEN LL_C1_APB2_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE uint32_t LL_C1_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->APB2ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR TIM8EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR USART1EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR USART6EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR UART9EN LL_C1_APB2_GRP1_DisableClock\n (*) + * APB2ENR USART10EN LL_C1_APB2_GRP1_DisableClock\n (*) + * APB2ENR SPI1EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR SPI4EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR TIM15EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR TIM16EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR TIM17EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR SPI5EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR SAI1EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR SAI2EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR SAI3EN LL_C1_APB2_GRP1_DisableClock\n (*) + * APB2ENR DFSDM1EN LL_C1_APB2_GRP1_DisableClock\n + * APB2ENR HRTIMEN LL_C1_APB2_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB2ENR, Periphs); +} + +/** + * @brief Enable C1 APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2LPENR TIM1LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM8LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR USART1LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR USART6LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2ENR UART9EN LL_C1_APB2_GRP1_EnableClockSleep\n (*) + * APB2ENR USART10EN LL_C1_APB2_GRP1_EnableClockSleep\n (*) + * APB2LPENR SPI1LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI4LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM15LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM16LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM17LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI5LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI1LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI2LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI3LPEN LL_C1_APB2_GRP1_EnableClockSleep\n (*) + * APB2LPENR DFSDM1LPEN LL_C1_APB2_GRP1_EnableClockSleep\n + * APB2LPENR HRTIMLPEN LL_C1_APB2_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB2LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB2LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2LPENR TIM1LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM8LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR USART1LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR UART9LPEN LL_C1_APB2_GRP1_DisableClockSleep\n (*) + * APB2LPENR USART10LPEN LL_C1_APB2_GRP1_DisableClockSleep\n (*) + * APB2LPENR USART6LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI1LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI4LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM15LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM16LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM17LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI5LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI1LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI2LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI3LPEN LL_C1_APB2_GRP1_DisableClockSleep\n (*) + * APB2LPENR DFSDM1LPEN LL_C1_APB2_GRP1_DisableClockSleep\n + * APB2LPENR HRTIMLPEN LL_C1_APB2_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_USART10 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB2LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB4 APB4 + * @{ + */ + +/** + * @brief Enable C1 APB4 peripherals clock. + * @rmtoll APB4ENR SYSCFGEN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR LPUART1EN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR SPI6EN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR I2C4EN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM2EN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM3EN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM4EN LL_C1_APB4_GRP1_EnableClock\n (*) + * APB4ENR LPTIM5EN LL_C1_APB4_GRP1_EnableClock\n (*) + * APB4ENR DAC2EN LL_C1_APB4_GRP1_EnableClock\n (*) + * APB4ENR COMP12EN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR VREFEN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR RTCAPBEN LL_C1_APB4_GRP1_EnableClock\n + * APB4ENR SAI4EN LL_C1_APB4_GRP1_EnableClock\n (*) + * APB4ENR DTSEN LL_C1_APB4_GRP1_EnableClock\n (*) + * APB4ENR DFSDM2EN LL_C1_APB4_GRP1_EnableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB4_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB4ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB4ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C1 APB4 peripheral clock is enabled or not + * @rmtoll APB4ENR SYSCFGEN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPUART1EN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR SPI6EN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR I2C4EN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM2EN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM3EN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM4EN LL_C1_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR LPTIM5EN LL_C1_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR COMP12EN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR VREFEN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR RTCAPBEN LL_C1_APB4_GRP1_IsEnabledClock\n + * APB4ENR SAI4EN LL_C1_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR DTSEN LL_C1_APB4_GRP1_IsEnabledClock\n (*) + * APB4ENR DFSDM2EN LL_C1_APB4_GRP1_IsEnabledClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C1_APB4_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C1->APB4ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C1 APB4 peripherals clock. + * @rmtoll APB4ENR SYSCFGEN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR LPUART1EN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR SPI6EN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR I2C4EN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM2EN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM3EN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM4EN LL_C1_APB4_GRP1_DisableClock\n (*) + * APB4ENR LPTIM5EN LL_C1_APB4_GRP1_DisableClock\n (*) + * APB4ENR COMP12EN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR VREFEN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR RTCAPBEN LL_C1_APB4_GRP1_DisableClock\n + * APB4ENR SAI4EN LL_C1_APB4_GRP1_DisableClock\n (*) + * APB4ENR DTSEN LL_C1_APB4_GRP1_DisableClock\n (*) + * APB4ENR DFSDM2EN LL_C1_APB4_GRP1_DisableClock (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB4_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB4ENR, Periphs); +} + +/** + * @brief Enable C1 APB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB4LPENR SYSCFGLPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPUART1LPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR SPI6LPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR I2C4LPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM2LPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM3LPEN LL_C1_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR LPTIM4LPEN LL_C1_APB4_GRP1_EnableClockSleep\n (*) + * APB4LPENR LPTIM5LPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR COMP12LPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR VREFLPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR RTCAPBLPEN LL_C1_APB4_GRP1_EnableClockSleep\n + * APB4LPENR SAI4LPEN LL_C1_APB4_GRP1_EnableClockSleep\n (*) + * APB4ENR DTSLPEN LL_C1_APB4_GRP1_EnableClockSleep\n (*) + * APB4ENR DFSDM2LPEN LL_C1_APB4_GRP1_EnableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB4_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C1->APB4LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C1->APB4LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C1 APB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB4LPENR SYSCFGLPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPUART1LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR SPI6LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR I2C4LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM2LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM3LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM4LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM5LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR COMP12LPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR VREFLPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR RTCAPBLPEN LL_C1_APB4_GRP1_DisableClockSleep\n + * APB4LPENR SAI4LPEN LL_C1_APB4_GRP1_DisableClockSleep\n (*) + * APB4ENR DTSLPEN LL_C1_APB4_GRP1_DisableClockSleep\n (*) + * APB4ENR DFSDM2LPEN LL_C1_APB4_GRP1_DisableClockSleep (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DTS (*) + * @arg @ref LL_APB4_GRP1_PERIPH_DFSDM2 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C1_APB4_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C1->APB4LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB3 AHB3 + * @{ + */ + +/** + * @brief Enable C2 AHB3 peripherals clock. + * @rmtoll AHB3ENR MDMAEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR DMA2DEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR JPGDECEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR FMCEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR QSPIEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR SDMMC1EN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR FLASHEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR DTCM1EN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR DTCM2EN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR ITCMEN LL_C2_AHB3_GRP1_EnableClock\n + * AHB3ENR AXISRAMEN LL_C2_AHB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 AHB3 peripheral clock is enabled or not + * @rmtoll AHB3ENR MDMAEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR DMA2DEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR JPGDECEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR FMCEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR QSPIEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR SDMMC1EN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR FLASHEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR DTCM1EN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR DTCM2EN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR ITCMEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR AXISRAMEN LL_C2_AHB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_AHB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->AHB3ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 AHB3 peripherals clock. + * @rmtoll AHB3ENR MDMAEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR DMA2DEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR JPGDECEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR FMCEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR QSPIEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR SDMMC1EN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR FLASHEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR DTCM1EN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR DTCM2EN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR ITCMEN LL_C2_AHB3_GRP1_DisableClock\n + * AHB3ENR AXISRAMEN LL_C2_AHB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_MDMA + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB3ENR, Periphs); +} + +/** + * @brief Enable C2 AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3LPENR MDMALPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DMA2DLPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR JPGDECLPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR FMCLPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR QSPILPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR SDMMC1LPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR FLASHLPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DTCM1LPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR DTCM2LPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR ITCMLPEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * AHB3LPENR AXISRAMLPEN LL_C2_AHB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB3LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB3LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3LPENR MDMALPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DMA2DLPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR JPGDECLPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR FMCLPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR QSPILPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR SDMMC1LPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR FLASHLPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DTCM1LPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR DTCM2LPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR ITCMLPEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * AHB3LPENR AXISRAMLPEN LL_C2_AHB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_DMA2D + * @arg @ref LL_AHB3_GRP1_PERIPH_JPGDEC (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_FMC + * @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*) + * @arg @ref LL_AHB3_GRP1_PERIPH_SDMMC1 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM1 + * @arg @ref LL_AHB3_GRP1_PERIPH_DTCM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_ITCM + * @arg @ref LL_AHB3_GRP1_PERIPH_AXISRAM + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB3LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB1 AHB1 + * @{ + */ + +/** + * @brief Enable C2 AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR DMA2EN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR ADC12EN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR ARTEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR ETH1MACEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR ETH1TXEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR ETH1RXEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR USB1OTGHSEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR USB1OTGHSULPIEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR USB2OTGHSEN LL_C2_AHB1_GRP1_EnableClock\n + * AHB1ENR USB2OTGHSULPIEN LL_C2_AHB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB1ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB1ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 AHB1 peripheral clock is enabled or not + * @rmtoll AHB1ENR DMA1EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMA2EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ADC12EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ARTEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ETH1MACEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ETH1TXEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR ETH1RXEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB1OTGHSEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB1OTGHSULPIEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB2OTGHSEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR USB2OTGHSULPIEN LL_C2_AHB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->AHB1ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR DMA2EN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR ADC12EN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR ARTEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR ETH1MACEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR ETH1TXEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR ETH1RXEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR USB1OTGHSEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR USB1OTGHSULPIEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR USB2OTGHSEN LL_C2_AHB1_GRP1_DisableClock\n + * AHB1ENR USB2OTGHSULPIEN LL_C2_AHB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB1ENR, Periphs); +} + +/** + * @brief Enable C2 AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1LPENR DMA1LPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR DMA2LPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ADC12LPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ARTLPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ETH1MACLPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ETH1TXLPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR ETH1RXLPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB1OTGHSLPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB1OTGHSULPILPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB2OTGHSLPEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * AHB1LPENR USB2OTGHSULPILPEN LL_C2_AHB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB1LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB1LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1LPENR DMA1LPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR DMA2LPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ADC12LPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ARTLPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ETH1MACLPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ETH1TXLPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR ETH1RXLPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB1OTGHSLPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB1OTGHSULPILPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB2OTGHSLPEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * AHB1LPENR USB2OTGHSULPILPEN LL_C2_AHB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 + * @arg @ref LL_AHB1_GRP1_PERIPH_ART (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1MAC (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1TX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_ETH1RX (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHS + * @arg @ref LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHS (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB1LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB2 AHB2 + * @{ + */ + +/** + * @brief Enable C2 AHB2 peripherals clock. + * @rmtoll AHB2ENR DCMIEN LL_C2_AHB2_GRP1_EnableClock\n + * AHB2ENR CRYPEN LL_C2_AHB2_GRP1_EnableClock\n + * AHB2ENR HASHEN LL_C2_AHB2_GRP1_EnableClock\n + * AHB2ENR RNGEN LL_C2_AHB2_GRP1_EnableClock\n + * AHB2ENR SDMMC2EN LL_C2_AHB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 AHB2 peripheral clock is enabled or not + * @rmtoll AHB2ENR DCMIEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR CRYPEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR HASHEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR RNGEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR SDMMC2EN LL_C2_AHB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_AHB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->AHB2ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 AHB2 peripherals clock. + * @rmtoll AHB2ENR DCMIEN LL_C2_AHB2_GRP1_DisableClock\n + * AHB2ENR CRYPEN LL_C2_AHB2_GRP1_DisableClock\n + * AHB2ENR HASHEN LL_C2_AHB2_GRP1_DisableClock\n + * AHB2ENR RNGEN LL_C2_AHB2_GRP1_DisableClock\n + * AHB2ENR SDMMC2EN LL_C2_AHB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB2ENR, Periphs); +} + +/** + * @brief Enable C2 AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2LPENR DCMILPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR CRYPLPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR HASHLPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR RNGLPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR SDMMC2LPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM1LPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM2LPEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * AHB2LPENR D2SRAM3LPEN LL_C2_AHB2_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB2LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB2LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2LPENR DCMILPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR CRYPLPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR HASHLPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR RNGLPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR SDMMC2LPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM1LPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM2LPEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * AHB2LPENR D2SRAM3LPEN LL_C2_AHB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_DCMI + * @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*) + * @arg @ref LL_AHB2_GRP1_PERIPH_RNG + * @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM1 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM2 + * @arg @ref LL_AHB2_GRP1_PERIPH_D2SRAM3 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB2LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_AHB4 AHB4 + * @{ + */ + +/** + * @brief Enable C2 AHB4 peripherals clock. + * @rmtoll AHB4ENR GPIOAEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOBEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOCEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIODEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOEEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOFEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOGEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOHEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOIEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOJEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR GPIOKEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR CRCEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR BDMAEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR ADC3EN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR HSEMEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR BKPRAMEN LL_C2_AHB4_GRP1_EnableClock\n + * AHB4ENR SRAM4EN LL_C2_AHB4_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB4_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB4ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB4ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 AHB4 peripheral clock is enabled or not + * @rmtoll AHB4ENR GPIOAEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOBEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOCEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIODEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOEEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOFEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOGEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOHEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOIEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOJEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR GPIOKEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR CRCEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR BDMAEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR ADC3EN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR HSEMEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR BKPRAMEN LL_C2_AHB4_GRP1_IsEnabledClock\n + * AHB4ENR SRAM4EN LL_C2_AHB4_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_AHB4_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->AHB4ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 AHB4 peripherals clock. + * @rmtoll AHB4ENR GPIOAEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOBEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOCEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIODEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOEEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOFEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOGEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOHEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOIEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOJEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR GPIOKEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR CRCEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR BDMAEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR ADC3EN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR HSEMEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR BKPRAMEN LL_C2_AHB4_GRP1_DisableClock\n + * AHB4ENR SRAM4EN LL_C2_AHB4_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_HSEM (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB4_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB4ENR, Periphs); +} + +/** + * @brief Enable C2 AHB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB4LPENR GPIOALPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOBLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOCLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIODLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOELPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOFLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOGLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOHLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOILPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOJLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR GPIOKLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR CRCLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR BDMALPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR ADC3LPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR BKPRAMLPEN LL_C2_AHB4_GRP1_EnableClockSleep\n + * AHB4LPENR SRAM4LPEN LL_C2_AHB4_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB4_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->AHB4LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->AHB4LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 AHB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB4LPENR GPIOALPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOBLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOCLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIODLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOELPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOFLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOGLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOHLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOILPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOJLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR GPIOKLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR CRCLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR BDMALPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR ADC3LPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR BKPRAMLPEN LL_C2_AHB4_GRP1_DisableClockSleep\n + * AHB4LPENR SRAM4LPEN LL_C2_AHB4_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOF + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOG + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOI (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOJ + * @arg @ref LL_AHB4_GRP1_PERIPH_GPIOK + * @arg @ref LL_AHB4_GRP1_PERIPH_CRC (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BDMA + * @arg @ref LL_AHB4_GRP1_PERIPH_ADC3 (*) + * @arg @ref LL_AHB4_GRP1_PERIPH_BKPRAM + * @arg @ref LL_AHB4_GRP1_PERIPH_SRAM4 + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB4_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->AHB4LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB3 APB3 + * @{ + */ + +/** + * @brief Enable C2 APB3 peripherals clock. + * @rmtoll APB3ENR LTDCEN LL_C2_APB3_GRP1_EnableClock\n + * APB3ENR DSIEN LL_C2_APB3_GRP1_EnableClock\n + * APB3ENR WWDG1EN LL_C2_APB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 APB3 peripheral clock is enabled or not + * @rmtoll APB3ENR LTDCEN LL_C2_APB3_GRP1_IsEnabledClock\n + * APB3ENR DSIEN LL_C2_APB3_GRP1_IsEnabledClock\n + * APB3ENR WWDG1EN LL_C2_APB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->APB3ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 APB3 peripherals clock. + * @rmtoll APB3ENR LTDCEN LL_C2_APB3_GRP1_DisableClock\n + * APB3ENR DSIEN LL_C2_APB3_GRP1_DisableClock\n + * APB3ENR WWDG1EN LL_C2_APB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB3ENR, Periphs); +} + +/** + * @brief Enable C2 APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB3LPENR LTDCLPEN LL_C2_APB3_GRP1_EnableClockSleep\n + * APB3LPENR DSILPEN LL_C2_APB3_GRP1_EnableClockSleep\n + * APB3LPENR WWDG1LPEN LL_C2_APB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB3LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB3LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB3LPENR LTDCLPEN LL_C2_APB3_GRP1_DisableClockSleep\n + * APB3LPENR DSILPEN LL_C2_APB3_GRP1_DisableClockSleep\n + * APB3LPENR WWDG1LPEN LL_C2_APB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_LTDC (*) + * @arg @ref LL_APB3_GRP1_PERIPH_DSI (*) + * @arg @ref LL_APB3_GRP1_PERIPH_WWDG1 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB3LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB1 APB1 + * @{ + */ + +/** + * @brief Enable C2 APB1 peripherals clock. + * @rmtoll APB1LENR TIM2EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM3EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM4EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM5EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM6EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM7EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM12EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM13EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR TIM14EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR LPTIM1EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR WWDG2EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR SPI2EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR SPI3EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR SPDIFRXEN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR USART2EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR USART3EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR UART4EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR UART5EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR I2C1EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR I2C2EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR I2C3EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR CECEN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR DAC12EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR UART7EN LL_C2_APB1_GRP1_EnableClock\n + * APB1LENR UART8EN LL_C2_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB1LENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB1LENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 APB1 peripheral clock is enabled or not + * @rmtoll APB1LENR TIM2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM3EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM4EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM5EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM6EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM7EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM12EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM13EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR TIM14EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR LPTIM1EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR WWDG2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPI2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPI3EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR SPDIFRXEN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR USART2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR USART3EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART4EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART5EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C1EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR I2C3EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR CECEN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR DAC12EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART7EN LL_C2_APB1_GRP1_IsEnabledClock\n + * APB1LENR UART8EN LL_C2_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->APB1LENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 APB1 peripherals clock. + * @rmtoll APB1LENR TIM2EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM3EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM4EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM5EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM6EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM7EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM12EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM13EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR TIM14EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR LPTIM1EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR WWDG2EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR SPI2EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR SPI3EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR SPDIFRXEN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR USART2EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR USART3EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR UART4EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR UART5EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR I2C1EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR I2C2EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR I2C3EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR CECEN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR DAC12EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR UART7EN LL_C2_APB1_GRP1_DisableClock\n + * APB1LENR UART8EN LL_C2_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB1LENR, Periphs); +} + +/** + * @brief Enable C2 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1LLPENR TIM2LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM3LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM4LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM5LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM6LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM7LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM12LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM13LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR TIM14LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR LPTIM1LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR WWDG2LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPI2LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPI3LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR SPDIFRXLPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR USART2LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR USART3LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART4LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART5LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C1LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C2LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR I2C3LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR CECLPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR DAC12LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART7LPEN LL_C2_APB1_GRP1_EnableClockSleep\n + * APB1LLPENR UART8LPEN LL_C2_APB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB1LLPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB1LLPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1LLPENR TIM2LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM3LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM4LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM5LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM6LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM7LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM12LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM13LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR TIM14LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR LPTIM1LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR WWDG2LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPI2LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPI3LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR SPDIFRXLPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR USART2LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR USART3LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART4LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART5LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C1LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C2LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR I2C3LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR CECLPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR DAC12LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART7LPEN LL_C2_APB1_GRP1_DisableClockSleep\n + * APB1LLPENR UART8LPEN LL_C2_APB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM5 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM12 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM13 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG2 (*) + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 + * @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 + * @arg @ref LL_APB1_GRP1_PERIPH_UART4 + * @arg @ref LL_APB1_GRP1_PERIPH_UART5 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CEC + * @arg @ref LL_APB1_GRP1_PERIPH_DAC12 + * @arg @ref LL_APB1_GRP1_PERIPH_UART7 + * @arg @ref LL_APB1_GRP1_PERIPH_UART8 + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB1LLPENR, Periphs); +} + +/** + * @brief Enable C2 APB1 peripherals clock. + * @rmtoll APB1HENR CRSEN LL_C2_APB1_GRP2_EnableClock\n + * APB1HENR SWPMIEN LL_C2_APB1_GRP2_EnableClock\n + * APB1HENR OPAMPEN LL_C2_APB1_GRP2_EnableClock\n + * APB1HENR MDIOSEN LL_C2_APB1_GRP2_EnableClock\n + * APB1HENR FDCANEN LL_C2_APB1_GRP2_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB1HENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB1HENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 APB1 peripheral clock is enabled or not + * @rmtoll APB1HENR CRSEN LL_C2_APB1_GRP2_IsEnabledClock\n + * APB1HENR SWPMIEN LL_C2_APB1_GRP2_IsEnabledClock\n + * APB1HENR OPAMPEN LL_C2_APB1_GRP2_IsEnabledClock\n + * APB1HENR MDIOSEN LL_C2_APB1_GRP2_IsEnabledClock\n + * APB1HENR FDCANEN LL_C2_APB1_GRP2_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB1_GRP2_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->APB1HENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 APB1 peripherals clock. + * @rmtoll APB1HENR CRSEN LL_C2_APB1_GRP2_DisableClock\n + * APB1HENR SWPMIEN LL_C2_APB1_GRP2_DisableClock\n + * APB1HENR OPAMPEN LL_C2_APB1_GRP2_DisableClock\n + * APB1HENR MDIOSEN LL_C2_APB1_GRP2_DisableClock\n + * APB1HENR FDCANEN LL_C2_APB1_GRP2_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB1HENR, Periphs); +} + +/** + * @brief Enable C2 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1HLPENR CRSLPEN LL_C2_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR SWPMILPEN LL_C2_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR OPAMPLPEN LL_C2_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR MDIOSLPEN LL_C2_APB1_GRP2_EnableClockSleep\n + * APB1HLPENR FDCANLPEN LL_C2_APB1_GRP2_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB1HLPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB1HLPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1HLPENR CRSLPEN LL_C2_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR SWPMILPEN LL_C2_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR OPAMPLPEN LL_C2_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR MDIOSLPEN LL_C2_APB1_GRP2_DisableClockSleep\n + * APB1HLPENR FDCANLPEN LL_C2_APB1_GRP2_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_CRS + * @arg @ref LL_APB1_GRP2_PERIPH_SWPMI1 + * @arg @ref LL_APB1_GRP2_PERIPH_OPAMP + * @arg @ref LL_APB1_GRP2_PERIPH_MDIOS + * @arg @ref LL_APB1_GRP2_PERIPH_FDCAN + * @arg @ref LL_APB1_GRP2_PERIPH_TIM23 (*) + * @arg @ref LL_APB1_GRP2_PERIPH_TIM24 (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB1HLPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB2 APB2 + * @{ + */ + +/** + * @brief Enable C2 APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR TIM8EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR USART1EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR USART6EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR SPI1EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR SPI4EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR TIM15EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR TIM16EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR TIM17EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR SPI5EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR SAI1EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR SAI2EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR SAI3EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR DFSDM1EN LL_C2_APB2_GRP1_EnableClock\n + * APB2ENR HRTIMEN LL_C2_APB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 APB2 peripheral clock is enabled or not + * @rmtoll APB2ENR TIM1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM8EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART6EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI4EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM15EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM16EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM17EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI5EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI2EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI3EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR DFSDM1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * APB2ENR HRTIMEN LL_C2_APB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->APB2ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR TIM8EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR USART1EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR USART6EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR SPI1EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR SPI4EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR TIM15EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR TIM16EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR TIM17EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR SPI5EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR SAI1EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR SAI2EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR SAI3EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR DFSDM1EN LL_C2_APB2_GRP1_DisableClock\n + * APB2ENR HRTIMEN LL_C2_APB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB2ENR, Periphs); +} + +/** + * @brief Enable C2 APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2LPENR TIM1LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM8LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR USART1LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR USART6LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI1LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI4LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM15LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM16LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR TIM17LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SPI5LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI1LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI2LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR SAI3LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR DFSDM1LPEN LL_C2_APB2_GRP1_EnableClockSleep\n + * APB2LPENR HRTIMLPEN LL_C2_APB2_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB2LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB2LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2LPENR TIM1LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM8LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR USART1LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR USART6LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI1LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI4LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM15LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM16LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR TIM17LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SPI5LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI1LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI2LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR SAI3LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR DFSDM1LPEN LL_C2_APB2_GRP1_DisableClockSleep\n + * APB2LPENR HRTIMLPEN LL_C2_APB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM8 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART6 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI4 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI5 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_SAI3 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 + * @arg @ref LL_APB2_GRP1_PERIPH_HRTIM (*) + * + * (*) value not defined in all devices. + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB2LPENR, Periphs); +} + +/** + * @} + */ + +/** @addtogroup BUS_LL_EF_APB4 APB4 + * @{ + */ + +/** + * @brief Enable C2 APB4 peripherals clock. + * @rmtoll APB4ENR SYSCFGEN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR LPUART1EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR SPI6EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR I2C4EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM2EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM3EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM4EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR LPTIM5EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR COMP12EN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR VREFEN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR RTCAPBEN LL_C2_APB4_GRP1_EnableClock\n + * APB4ENR SAI4EN LL_C2_APB4_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * + * (*) value not defined in all devices + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB4_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB4ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB4ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2 APB4 peripheral clock is enabled or not + * @rmtoll APB4ENR SYSCFGEN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPUART1EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR SPI6EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR I2C4EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM2EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM3EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM4EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR LPTIM5EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR COMP12EN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR VREFEN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR RTCAPBEN LL_C2_APB4_GRP1_IsEnabledClock\n + * APB4ENR SAI4EN LL_C2_APB4_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * + * (*) value not defined in all devices + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB4_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC_C2->APB4ENR, Periphs) == Periphs)?1U:0U); +} + +/** + * @brief Disable C2 APB4 peripherals clock. + * @rmtoll APB4ENR SYSCFGEN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR LPUART1EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR SPI6EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR I2C4EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM2EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM3EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM4EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR LPTIM5EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR COMP12EN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR VREFEN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR RTCAPBEN LL_C2_APB4_GRP1_DisableClock\n + * APB4ENR SAI4EN LL_C2_APB4_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * + * (*) value not defined in all devices + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB4_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB4ENR, Periphs); +} + +/** + * @brief Enable C2 APB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB4LPENR SYSCFGLPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPUART1LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR SPI6LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR I2C4LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM2LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM3LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM4LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR LPTIM5LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR COMP12LPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR VREFLPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR RTCAPBLPEN LL_C2_APB4_GRP1_EnableClockSleep\n + * APB4LPENR SAI4LPEN LL_C2_APB4_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * + * (*) value not defined in all devices + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB4_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC_C2->APB4LPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC_C2->APB4LPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2 APB4 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB4LPENR SYSCFGLPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPUART1LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR SPI6LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR I2C4LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM2LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM3LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM4LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR LPTIM5LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR COMP12LPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR VREFLPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR RTCAPBLPEN LL_C2_APB4_GRP1_DisableClockSleep\n + * APB4LPENR SAI4LPEN LL_C2_APB4_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB4_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB4_GRP1_PERIPH_LPUART1 + * @arg @ref LL_APB4_GRP1_PERIPH_SPI6 + * @arg @ref LL_APB4_GRP1_PERIPH_I2C4 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM2 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM3 + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM4 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_LPTIM5 (*) + * @arg @ref LL_APB4_GRP1_PERIPH_COMP12 + * @arg @ref LL_APB4_GRP1_PERIPH_VREF + * @arg @ref LL_APB4_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB4_GRP1_PERIPH_SAI4 (*) + * + * (*) value not defined in all devices + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB4_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC_C2->APB4LPENR, Periphs); +} + +/** + * @} + */ + +#endif /*DUAL_CORE*/ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_BUS_H */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_cortex.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_cortex.h new file mode 100644 index 0000000..4917f65 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_cortex.h @@ -0,0 +1,667 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL CORTEX driver contains a set of generic APIs that can be + used by user: + (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick + functions + (+) Low power mode configuration (SCB register of Cortex-MCU) + (+) MPU API to configure and enable regions + (+) API to access to MCU info (CPUID register) + (+) API to enable fault handler (SHCSR accesses) + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_CORTEX_H +#define STM32H7xx_LL_CORTEX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +/** @defgroup CORTEX_LL CORTEX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source + * @{ + */ +#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000UL /*!< AHB clock divided by 8 selected as SysTick clock source.*/ +#define LL_SYSTICK_CLKSOURCE_HCLK SysTick_CTRL_CLKSOURCE_Msk /*!< AHB clock selected as SysTick clock source. */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_FAULT Handler Fault type + * @{ + */ +#define LL_HANDLER_FAULT_USG SCB_SHCSR_USGFAULTENA_Msk /*!< Usage fault */ +#define LL_HANDLER_FAULT_BUS SCB_SHCSR_BUSFAULTENA_Msk /*!< Bus fault */ +#define LL_HANDLER_FAULT_MEM SCB_SHCSR_MEMFAULTENA_Msk /*!< Memory management fault */ +/** + * @} + */ + +#if __MPU_PRESENT + +/** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control + * @{ + */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE 0x00000000UL /*!< Disable NMI and privileged SW access */ +#define LL_MPU_CTRL_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk /*!< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers */ +#define LL_MPU_CTRL_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk /*!< Enable privileged software access to default memory map */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< Enable NMI and privileged SW access */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION MPU Region Number + * @{ + */ +#define LL_MPU_REGION_NUMBER0 0x00UL /*!< REGION Number 0 */ +#define LL_MPU_REGION_NUMBER1 0x01UL /*!< REGION Number 1 */ +#define LL_MPU_REGION_NUMBER2 0x02UL /*!< REGION Number 2 */ +#define LL_MPU_REGION_NUMBER3 0x03UL /*!< REGION Number 3 */ +#define LL_MPU_REGION_NUMBER4 0x04UL /*!< REGION Number 4 */ +#define LL_MPU_REGION_NUMBER5 0x05UL /*!< REGION Number 5 */ +#define LL_MPU_REGION_NUMBER6 0x06UL /*!< REGION Number 6 */ +#define LL_MPU_REGION_NUMBER7 0x07UL /*!< REGION Number 7 */ +#if !defined(CORE_CM4) +#define LL_MPU_REGION_NUMBER8 0x08UL /*!< REGION Number 8 */ +#define LL_MPU_REGION_NUMBER9 0x09UL /*!< REGION Number 9 */ +#define LL_MPU_REGION_NUMBER10 0x0AUL /*!< REGION Number 10 */ +#define LL_MPU_REGION_NUMBER11 0x0BUL /*!< REGION Number 11 */ +#define LL_MPU_REGION_NUMBER12 0x0CUL /*!< REGION Number 12 */ +#define LL_MPU_REGION_NUMBER13 0x0DUL /*!< REGION Number 13 */ +#define LL_MPU_REGION_NUMBER14 0x0EUL /*!< REGION Number 14 */ +#define LL_MPU_REGION_NUMBER15 0x0FUL /*!< REGION Number 15 */ +#endif /* !defined(CORE_CM4) */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size + * @{ + */ +#define LL_MPU_REGION_SIZE_32B (0x04UL << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64B (0x05UL << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128B (0x06UL << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256B (0x07UL << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512B (0x08UL << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1KB (0x09UL << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2KB (0x0AUL << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4KB (0x0BUL << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8KB (0x0CUL << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16KB (0x0DUL << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32KB (0x0EUL << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64KB (0x0FUL << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128KB (0x10UL << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256KB (0x11UL << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512KB (0x12UL << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1MB (0x13UL << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2MB (0x14UL << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4MB (0x15UL << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8MB (0x16UL << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16MB (0x17UL << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32MB (0x18UL << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64MB (0x19UL << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128MB (0x1AUL << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256MB (0x1BUL << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512MB (0x1CUL << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1GB (0x1DUL << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2GB (0x1EUL << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4GB (0x1FUL << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU protection region */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges + * @{ + */ +#define LL_MPU_REGION_NO_ACCESS (0x00UL << MPU_RASR_AP_Pos) /*!< No access*/ +#define LL_MPU_REGION_PRIV_RW (0x01UL << MPU_RASR_AP_Pos) /*!< RW privileged (privileged access only)*/ +#define LL_MPU_REGION_PRIV_RW_URO (0x02UL << MPU_RASR_AP_Pos) /*!< RW privileged - RO user (Write in a user program generates a fault) */ +#define LL_MPU_REGION_FULL_ACCESS (0x03UL << MPU_RASR_AP_Pos) /*!< RW privileged & user (Full access) */ +#define LL_MPU_REGION_PRIV_RO (0x05UL << MPU_RASR_AP_Pos) /*!< RO privileged (privileged read only)*/ +#define LL_MPU_REGION_PRIV_RO_URO (0x06UL << MPU_RASR_AP_Pos) /*!< RO privileged & user (read only) */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_TEX MPU TEX Level + * @{ + */ +#define LL_MPU_TEX_LEVEL0 (0x00UL << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */ +#define LL_MPU_TEX_LEVEL1 (0x01UL << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */ +#define LL_MPU_TEX_LEVEL2 (0x02UL << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */ +#define LL_MPU_TEX_LEVEL4 (0x04UL << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access + * @{ + */ +#define LL_MPU_INSTRUCTION_ACCESS_ENABLE 0x00UL /*!< Instruction fetches enabled */ +#define LL_MPU_INSTRUCTION_ACCESS_DISABLE MPU_RASR_XN_Msk /*!< Instruction fetches disabled*/ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access + * @{ + */ +#define LL_MPU_ACCESS_SHAREABLE MPU_RASR_S_Msk /*!< Shareable memory attribute */ +#define LL_MPU_ACCESS_NOT_SHAREABLE 0x00UL /*!< Not Shareable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access + * @{ + */ +#define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */ +#define LL_MPU_ACCESS_NOT_CACHEABLE 0x00UL /*!< Not Cacheable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access + * @{ + */ +#define LL_MPU_ACCESS_BUFFERABLE MPU_RASR_B_Msk /*!< Bufferable memory attribute */ +#define LL_MPU_ACCESS_NOT_BUFFERABLE 0x00UL /*!< Not Bufferable memory attribute */ +/** + * @} + */ +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK + * @{ + */ + +/** + * @brief This function checks if the Systick counter flag is active or not. + * @note It can be used in timeout function on application side. + * @rmtoll STK_CTRL COUNTFLAG LL_SYSTICK_IsActiveCounterFlag + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void) +{ + return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Configures the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_SetClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source) +{ + MODIFY_REG(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK, Source); +} + +/** + * @brief Get the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_GetClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + */ +__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void) +{ + return (uint32_t)(READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK)); +} + +/** + * @brief Enable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_EnableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_EnableIT(void) +{ + SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Disable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_DisableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_DisableIT(void) +{ + CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Checks if the SYSTICK interrupt is enabled or disabled. + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_IsEnabledIT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void) +{ + return ((READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE + * @{ + */ + +/** + * @brief Processor uses sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleep(void) +{ + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); +} + +/** + * @brief Processor uses deep sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableDeepSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableDeepSleep(void) +{ + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); +} + +/** + * @brief Configures sleep-on-exit when returning from Handler mode to Thread mode. + * @note Setting this bit to 1 enables an interrupt-driven application to avoid returning to an + * empty main application. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_EnableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void) +{ + /* Set SLEEPONEXIT bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk); +} + +/** + * @brief Do not sleep when returning to Thread mode. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_DisableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void) +{ + /* Clear SLEEPONEXIT bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk); +} + +/** + * @brief Enabled events and all interrupts, including disabled interrupts, can wakeup the + * processor. + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_EnableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableEventOnPend(void) +{ + /* Set SEVEONPEND bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk); +} + +/** + * @brief Only enabled interrupts or events can wakeup the processor, disabled interrupts are + * excluded + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_DisableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableEventOnPend(void) +{ + /* Clear SEVEONPEND bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, SCB_SCR_SEVONPEND_Msk); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_HANDLER HANDLER + * @{ + */ + +/** + * @brief Enable a fault in System handler control register (SHCSR) + * @rmtoll SCB_SHCSR MEMFAULTENA LL_HANDLER_EnableFault + * @param Fault This parameter can be a combination of the following values: + * @arg @ref LL_HANDLER_FAULT_USG + * @arg @ref LL_HANDLER_FAULT_BUS + * @arg @ref LL_HANDLER_FAULT_MEM + * @retval None + */ +__STATIC_INLINE void LL_HANDLER_EnableFault(uint32_t Fault) +{ + /* Enable the system handler fault */ + SET_BIT(SCB->SHCSR, Fault); +} + +/** + * @brief Disable a fault in System handler control register (SHCSR) + * @rmtoll SCB_SHCSR MEMFAULTENA LL_HANDLER_DisableFault + * @param Fault This parameter can be a combination of the following values: + * @arg @ref LL_HANDLER_FAULT_USG + * @arg @ref LL_HANDLER_FAULT_BUS + * @arg @ref LL_HANDLER_FAULT_MEM + * @retval None + */ +__STATIC_INLINE void LL_HANDLER_DisableFault(uint32_t Fault) +{ + /* Disable the system handler fault */ + CLEAR_BIT(SCB->SHCSR, Fault); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO + * @{ + */ + +/** + * @brief Get Implementer code + * @rmtoll SCB_CPUID IMPLEMENTER LL_CPUID_GetImplementer + * @retval Value should be equal to 0x41 for ARM + */ +__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos); +} + +/** + * @brief Get Variant number (The r value in the rnpn product revision identifier) + * @rmtoll SCB_CPUID VARIANT LL_CPUID_GetVariant + * @retval Value between 0 and 255 (0x0: revision 0) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos); +} + +/** + * @brief Get Constant number + * @rmtoll SCB_CPUID ARCHITECTURE LL_CPUID_GetConstant + * @retval Value should be equal to 0xF for Cortex-M7 and Cortex-M4 devices + */ +__STATIC_INLINE uint32_t LL_CPUID_GetConstant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos); +} + +/** + * @brief Get Part number + * @rmtoll SCB_CPUID PARTNO LL_CPUID_GetParNo + * @retval Value should be equal to 0xC27 for Cortex-M7 and equal to 0xC24 for Cortex-M4 + */ +__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos); +} + +/** + * @brief Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) + * @rmtoll SCB_CPUID REVISION LL_CPUID_GetRevision + * @retval Value between 0 and 255 (0x1: patch 1) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos); +} + +/** + * @} + */ + +#if __MPU_PRESENT +/** @defgroup CORTEX_LL_EF_MPU MPU + * @{ + */ + +/** + * @brief Enable MPU with input options + * @rmtoll MPU_CTRL ENABLE LL_MPU_Enable + * @param Options This parameter can be one of the following values: + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF_NONE + * @arg @ref LL_MPU_CTRL_HARDFAULT_NMI + * @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF + * @retval None + */ +__STATIC_INLINE void LL_MPU_Enable(uint32_t Options) +{ + /* Enable the MPU*/ + WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options)); + /* Ensure MPU settings take effects */ + __DSB(); + /* Sequence instruction fetches using update settings */ + __ISB(); +} + +/** + * @brief Disable MPU + * @rmtoll MPU_CTRL ENABLE LL_MPU_Disable + * @retval None + */ +__STATIC_INLINE void LL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + /* Disable MPU*/ + WRITE_REG(MPU->CTRL, 0U); +} + +/** + * @brief Check if MPU is enabled or not + * @rmtoll MPU_CTRL ENABLE LL_MPU_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_MPU_IsEnabled(void) +{ + return ((READ_BIT(MPU->CTRL, MPU_CTRL_ENABLE_Msk) == (MPU_CTRL_ENABLE_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Enable a MPU region + * @rmtoll MPU_RASR ENABLE LL_MPU_EnableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @arg @ref LL_MPU_REGION_NUMBER8 + * @arg @ref LL_MPU_REGION_NUMBER9 + * @arg @ref LL_MPU_REGION_NUMBER10 + * @arg @ref LL_MPU_REGION_NUMBER11 + * @arg @ref LL_MPU_REGION_NUMBER12 + * @arg @ref LL_MPU_REGION_NUMBER13 + * @arg @ref LL_MPU_REGION_NUMBER14 + * @arg @ref LL_MPU_REGION_NUMBER15 + * @note For cortex-M4 only 8 regions are available i.e only values from LL_MPU_REGION_NUMBER0 to LL_MPU_REGION_NUMBER7 are possible. + * @retval None + */ +__STATIC_INLINE void LL_MPU_EnableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Enable the MPU region */ + SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @brief Configure and enable a region + * @rmtoll MPU_RNR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR ADDR LL_MPU_ConfigRegion\n + * MPU_RASR XN LL_MPU_ConfigRegion\n + * MPU_RASR AP LL_MPU_ConfigRegion\n + * MPU_RASR S LL_MPU_ConfigRegion\n + * MPU_RASR C LL_MPU_ConfigRegion\n + * MPU_RASR B LL_MPU_ConfigRegion\n + * MPU_RASR SIZE LL_MPU_ConfigRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @arg @ref LL_MPU_REGION_NUMBER8 + * @arg @ref LL_MPU_REGION_NUMBER9 + * @arg @ref LL_MPU_REGION_NUMBER10 + * @arg @ref LL_MPU_REGION_NUMBER11 + * @arg @ref LL_MPU_REGION_NUMBER12 + * @arg @ref LL_MPU_REGION_NUMBER13 + * @arg @ref LL_MPU_REGION_NUMBER14 + * @arg @ref LL_MPU_REGION_NUMBER15 + * @param Address Value of region base address + * @param SubRegionDisable Sub-region disable value between Min_Data = 0x00 and Max_Data = 0xFF + * @param Attributes This parameter can be a combination of the following values: + * @arg @ref LL_MPU_REGION_SIZE_32B or @ref LL_MPU_REGION_SIZE_64B or @ref LL_MPU_REGION_SIZE_128B or @ref LL_MPU_REGION_SIZE_256B or @ref LL_MPU_REGION_SIZE_512B + * or @ref LL_MPU_REGION_SIZE_1KB or @ref LL_MPU_REGION_SIZE_2KB or @ref LL_MPU_REGION_SIZE_4KB or @ref LL_MPU_REGION_SIZE_8KB or @ref LL_MPU_REGION_SIZE_16KB + * or @ref LL_MPU_REGION_SIZE_32KB or @ref LL_MPU_REGION_SIZE_64KB or @ref LL_MPU_REGION_SIZE_128KB or @ref LL_MPU_REGION_SIZE_256KB or @ref LL_MPU_REGION_SIZE_512KB + * or @ref LL_MPU_REGION_SIZE_1MB or @ref LL_MPU_REGION_SIZE_2MB or @ref LL_MPU_REGION_SIZE_4MB or @ref LL_MPU_REGION_SIZE_8MB or @ref LL_MPU_REGION_SIZE_16MB + * or @ref LL_MPU_REGION_SIZE_32MB or @ref LL_MPU_REGION_SIZE_64MB or @ref LL_MPU_REGION_SIZE_128MB or @ref LL_MPU_REGION_SIZE_256MB or @ref LL_MPU_REGION_SIZE_512MB + * or @ref LL_MPU_REGION_SIZE_1GB or @ref LL_MPU_REGION_SIZE_2GB or @ref LL_MPU_REGION_SIZE_4GB + * @arg @ref LL_MPU_REGION_NO_ACCESS or @ref LL_MPU_REGION_PRIV_RW or @ref LL_MPU_REGION_PRIV_RW_URO or @ref LL_MPU_REGION_FULL_ACCESS + * or @ref LL_MPU_REGION_PRIV_RO or @ref LL_MPU_REGION_PRIV_RO_URO + * @arg @ref LL_MPU_TEX_LEVEL0 or @ref LL_MPU_TEX_LEVEL1 or @ref LL_MPU_TEX_LEVEL2 or @ref LL_MPU_TEX_LEVEL4 + * @arg @ref LL_MPU_INSTRUCTION_ACCESS_ENABLE or @ref LL_MPU_INSTRUCTION_ACCESS_DISABLE + * @arg @ref LL_MPU_ACCESS_SHAREABLE or @ref LL_MPU_ACCESS_NOT_SHAREABLE + * @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE + * @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE + * @note For cortex-M4 only 8 regions are available i.e only values from LL_MPU_REGION_NUMBER0 to LL_MPU_REGION_NUMBER7 are possible. + * @retval None + */ +__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Set base address */ + WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U)); + /* Configure MPU */ + WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | (SubRegionDisable << MPU_RASR_SRD_Pos))); +} + +/** + * @brief Disable a region + * @rmtoll MPU_RNR REGION LL_MPU_DisableRegion\n + * MPU_RASR ENABLE LL_MPU_DisableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @arg @ref LL_MPU_REGION_NUMBER8 + * @arg @ref LL_MPU_REGION_NUMBER9 + * @arg @ref LL_MPU_REGION_NUMBER10 + * @arg @ref LL_MPU_REGION_NUMBER11 + * @arg @ref LL_MPU_REGION_NUMBER12 + * @arg @ref LL_MPU_REGION_NUMBER13 + * @arg @ref LL_MPU_REGION_NUMBER14 + * @arg @ref LL_MPU_REGION_NUMBER15 + * @note For cortex-M4 only 8 regions are available i.e only values from LL_MPU_REGION_NUMBER0 to LL_MPU_REGION_NUMBER7 are possible. + * @retval None + */ +__STATIC_INLINE void LL_MPU_DisableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Disable the MPU region */ + CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @} + */ + +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_CORTEX_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_crc.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_crc.h new file mode 100644 index 0000000..6c6de8f --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_crc.h @@ -0,0 +1,461 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_crc.h + * @author MCD Application Team + * @brief Header file of CRC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_CRC_H +#define STM32H7xx_LL_CRC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined(CRC) + +/** @defgroup CRC_LL CRC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Constants CRC Exported Constants + * @{ + */ + +/** @defgroup CRC_LL_EC_POLYLENGTH Polynomial length + * @{ + */ +#define LL_CRC_POLYLENGTH_32B 0x00000000U /*!< 32 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 /*!< 16 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 /*!< 8 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_7B (CRC_CR_POLYSIZE_1 | CRC_CR_POLYSIZE_0) /*!< 7 bits Polynomial size */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_INDATA_REVERSE Input Data Reverse + * @{ + */ +#define LL_CRC_INDATA_REVERSE_NONE 0x00000000U /*!< Input Data bit order not affected */ +#define LL_CRC_INDATA_REVERSE_BYTE CRC_CR_REV_IN_0 /*!< Input Data bit reversal done by byte */ +#define LL_CRC_INDATA_REVERSE_HALFWORD CRC_CR_REV_IN_1 /*!< Input Data bit reversal done by half-word */ +#define LL_CRC_INDATA_REVERSE_WORD (CRC_CR_REV_IN_1 | CRC_CR_REV_IN_0) /*!< Input Data bit reversal done by word */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_OUTDATA_REVERSE Output Data Reverse + * @{ + */ +#define LL_CRC_OUTDATA_REVERSE_NONE 0x00000000U /*!< Output Data bit order not affected */ +#define LL_CRC_OUTDATA_REVERSE_BIT CRC_CR_REV_OUT /*!< Output Data bit reversal done by bit */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_Default_Polynomial_Value Default CRC generating polynomial value + * @brief Normal representation of this polynomial value is + * X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2 + X + 1 . + * @{ + */ +#define LL_CRC_DEFAULT_CRC32_POLY 0x04C11DB7U /*!< Default CRC generating polynomial value */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_Default_InitValue Default CRC computation initialization value + * @{ + */ +#define LL_CRC_DEFAULT_CRC_INITVALUE 0xFFFFFFFFU /*!< Default CRC computation initialization value */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Macros CRC Exported Macros + * @{ + */ + +/** @defgroup CRC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRC register + * @param __INSTANCE__ CRC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, __VALUE__) + +/** + * @brief Read a value in CRC register + * @param __INSTANCE__ CRC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Functions CRC Exported Functions + * @{ + */ + +/** @defgroup CRC_LL_EF_Configuration CRC Configuration functions + * @{ + */ + +/** + * @brief Reset the CRC calculation unit. + * @note If Programmable Initial CRC value feature + * is available, also set the Data Register to the value stored in the + * CRC_INIT register, otherwise, reset Data Register to its default value. + * @rmtoll CR RESET LL_CRC_ResetCRCCalculationUnit + * @param CRCx CRC Instance + * @retval None + */ +__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx) +{ + SET_BIT(CRCx->CR, CRC_CR_RESET); +} + +/** + * @brief Configure size of the polynomial. + * @rmtoll CR POLYSIZE LL_CRC_SetPolynomialSize + * @param CRCx CRC Instance + * @param PolySize This parameter can be one of the following values: + * @arg @ref LL_CRC_POLYLENGTH_32B + * @arg @ref LL_CRC_POLYLENGTH_16B + * @arg @ref LL_CRC_POLYLENGTH_8B + * @arg @ref LL_CRC_POLYLENGTH_7B + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetPolynomialSize(CRC_TypeDef *CRCx, uint32_t PolySize) +{ + MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE, PolySize); +} + +/** + * @brief Return size of the polynomial. + * @rmtoll CR POLYSIZE LL_CRC_GetPolynomialSize + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_POLYLENGTH_32B + * @arg @ref LL_CRC_POLYLENGTH_16B + * @arg @ref LL_CRC_POLYLENGTH_8B + * @arg @ref LL_CRC_POLYLENGTH_7B + */ +__STATIC_INLINE uint32_t LL_CRC_GetPolynomialSize(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_POLYSIZE)); +} + +/** + * @brief Configure the reversal of the bit order of the input data + * @rmtoll CR REV_IN LL_CRC_SetInputDataReverseMode + * @param CRCx CRC Instance + * @param ReverseMode This parameter can be one of the following values: + * @arg @ref LL_CRC_INDATA_REVERSE_NONE + * @arg @ref LL_CRC_INDATA_REVERSE_BYTE + * @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD + * @arg @ref LL_CRC_INDATA_REVERSE_WORD + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode) +{ + MODIFY_REG(CRCx->CR, CRC_CR_REV_IN, ReverseMode); +} + +/** + * @brief Return type of reversal for input data bit order + * @rmtoll CR REV_IN LL_CRC_GetInputDataReverseMode + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_INDATA_REVERSE_NONE + * @arg @ref LL_CRC_INDATA_REVERSE_BYTE + * @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD + * @arg @ref LL_CRC_INDATA_REVERSE_WORD + */ +__STATIC_INLINE uint32_t LL_CRC_GetInputDataReverseMode(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_IN)); +} + +/** + * @brief Configure the reversal of the bit order of the Output data + * @rmtoll CR REV_OUT LL_CRC_SetOutputDataReverseMode + * @param CRCx CRC Instance + * @param ReverseMode This parameter can be one of the following values: + * @arg @ref LL_CRC_OUTDATA_REVERSE_NONE + * @arg @ref LL_CRC_OUTDATA_REVERSE_BIT + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode) +{ + MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT, ReverseMode); +} + +/** + * @brief Return type of reversal of the bit order of the Output data + * @rmtoll CR REV_OUT LL_CRC_GetOutputDataReverseMode + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_OUTDATA_REVERSE_NONE + * @arg @ref LL_CRC_OUTDATA_REVERSE_BIT + */ +__STATIC_INLINE uint32_t LL_CRC_GetOutputDataReverseMode(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_OUT)); +} + +/** + * @brief Initialize the Programmable initial CRC value. + * @note If the CRC size is less than 32 bits, the least significant bits + * are used to write the correct value + * @note LL_CRC_DEFAULT_CRC_INITVALUE could be used as value for InitCrc parameter. + * @rmtoll INIT INIT LL_CRC_SetInitialData + * @param CRCx CRC Instance + * @param InitCrc Value to be programmed in Programmable initial CRC value register + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetInitialData(CRC_TypeDef *CRCx, uint32_t InitCrc) +{ + WRITE_REG(CRCx->INIT, InitCrc); +} + +/** + * @brief Return current Initial CRC value. + * @note If the CRC size is less than 32 bits, the least significant bits + * are used to read the correct value + * @rmtoll INIT INIT LL_CRC_GetInitialData + * @param CRCx CRC Instance + * @retval Value programmed in Programmable initial CRC value register + */ +__STATIC_INLINE uint32_t LL_CRC_GetInitialData(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->INIT)); +} + +/** + * @brief Initialize the Programmable polynomial value + * (coefficients of the polynomial to be used for CRC calculation). + * @note LL_CRC_DEFAULT_CRC32_POLY could be used as value for PolynomCoef parameter. + * @note Please check Reference Manual and existing Errata Sheets, + * regarding possible limitations for Polynomial values usage. + * For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @rmtoll POL POL LL_CRC_SetPolynomialCoef + * @param CRCx CRC Instance + * @param PolynomCoef Value to be programmed in Programmable Polynomial value register + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef) +{ + WRITE_REG(CRCx->POL, PolynomCoef); +} + +/** + * @brief Return current Programmable polynomial value + * @note Please check Reference Manual and existing Errata Sheets, + * regarding possible limitations for Polynomial values usage. + * For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @rmtoll POL POL LL_CRC_GetPolynomialCoef + * @param CRCx CRC Instance + * @retval Value programmed in Programmable Polynomial value register + */ +__STATIC_INLINE uint32_t LL_CRC_GetPolynomialCoef(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->POL)); +} + +/** + * @} + */ + +/** @defgroup CRC_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Write given 32-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData32 + * @param CRCx CRC Instance + * @param InData value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData) +{ + WRITE_REG(CRCx->DR, InData); +} + +/** + * @brief Write given 16-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData16 + * @param CRCx CRC Instance + * @param InData 16 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData) +{ + __IO uint16_t *pReg; + + pReg = (__IO uint16_t *)(__IO void *)(&CRCx->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = InData; +} + +/** + * @brief Write given 8-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData8 + * @param CRCx CRC Instance + * @param InData 8 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData8(CRC_TypeDef *CRCx, uint8_t InData) +{ + *(uint8_t __IO *)(&CRCx->DR) = (uint8_t) InData; +} + +/** + * @brief Return current CRC calculation result. 32 bits value is returned. + * @rmtoll DR DR LL_CRC_ReadData32 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (32 bits). + */ +__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->DR)); +} + +/** + * @brief Return current CRC calculation result. 16 bits value is returned. + * @note This function is expected to be used in a 16 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData16 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (16 bits). + */ +__STATIC_INLINE uint16_t LL_CRC_ReadData16(CRC_TypeDef *CRCx) +{ + return (uint16_t)READ_REG(CRCx->DR); +} + +/** + * @brief Return current CRC calculation result. 8 bits value is returned. + * @note This function is expected to be used in a 8 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData8 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (8 bits). + */ +__STATIC_INLINE uint8_t LL_CRC_ReadData8(CRC_TypeDef *CRCx) +{ + return (uint8_t)READ_REG(CRCx->DR); +} + +/** + * @brief Return current CRC calculation result. 7 bits value is returned. + * @note This function is expected to be used in a 7 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData7 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (7 bits). + */ +__STATIC_INLINE uint8_t LL_CRC_ReadData7(CRC_TypeDef *CRCx) +{ + return (uint8_t)(READ_REG(CRCx->DR) & 0x7FU); +} + +/** + * @brief Return data stored in the Independent Data(IDR) register. + * @note This register can be used as a temporary storage location for one 32-bit long data. + * @rmtoll IDR IDR LL_CRC_Read_IDR + * @param CRCx CRC Instance + * @retval Value stored in CRC_IDR register (General-purpose 32-bit data register). + */ +__STATIC_INLINE uint32_t LL_CRC_Read_IDR(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->IDR)); +} + +/** + * @brief Store data in the Independent Data(IDR) register. + * @note This register can be used as a temporary storage location for one 32-bit long data. + * @rmtoll IDR IDR LL_CRC_Write_IDR + * @param CRCx CRC Instance + * @param InData value to be stored in CRC_IDR register (32-bit) between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_Write_IDR(CRC_TypeDef *CRCx, uint32_t InData) +{ + *((uint32_t __IO *)(&CRCx->IDR)) = (uint32_t) InData; +} +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_CRC_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_crs.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_crs.h new file mode 100644 index 0000000..86ce847 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_crs.h @@ -0,0 +1,780 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_crs.h + * @author MCD Application Team + * @brief Header file of CRS LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_CRS_H +#define STM32H7xx_LL_CRS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined(CRS) + +/** @defgroup CRS_LL CRS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Constants CRS Exported Constants + * @{ + */ + +/** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_CRS_ReadReg function + * @{ + */ +#define LL_CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF +#define LL_CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF +#define LL_CRS_ISR_ERRF CRS_ISR_ERRF +#define LL_CRS_ISR_ESYNCF CRS_ISR_ESYNCF +#define LL_CRS_ISR_SYNCERR CRS_ISR_SYNCERR +#define LL_CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS +#define LL_CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF +/** + * @} + */ + +/** @defgroup CRS_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_CRS_ReadReg and LL_CRS_WriteReg functions + * @{ + */ +#define LL_CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE +#define LL_CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE +#define LL_CRS_CR_ERRIE CRS_CR_ERRIE +#define LL_CRS_CR_ESYNCIE CRS_CR_ESYNCIE +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider + * @{ + */ +#define LL_CRS_SYNC_DIV_1 0x00000000U /*!< Synchro Signal not divided (default) */ +#define LL_CRS_SYNC_DIV_2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define LL_CRS_SYNC_DIV_4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define LL_CRS_SYNC_DIV_8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define LL_CRS_SYNC_DIV_16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define LL_CRS_SYNC_DIV_32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define LL_CRS_SYNC_DIV_64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define LL_CRS_SYNC_DIV_128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source + * @{ + */ +#define LL_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal source GPIO */ +#define LL_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define LL_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity + * @{ + */ +#define LL_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ +#define LL_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction + * @{ + */ +#define LL_CRS_FREQ_ERROR_DIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ +#define LL_CRS_FREQ_ERROR_DIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values + * @{ + */ +/** + * @brief Reset value of the RELOAD field + * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz + * and a synchronization signal frequency of 1 kHz (SOF signal from USB) + */ +#define LL_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU + +/** + * @brief Reset value of Frequency error limit. + */ +#define LL_CRS_ERRORLIMIT_DEFAULT 0x00000022U + +/** + * @brief Reset value of the HSI48 Calibration field + * @note The default value is 64, which corresponds to the middle of the trimming interval. + * The trimming step is specified in the product datasheet. + * A higher TRIM value corresponds to a higher output frequency. + */ +#define LL_CRS_HSI48CALIBRATION_DEFAULT 0x00000020U +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Macros CRS Exported Macros + * @{ + */ + +/** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload + * @{ + */ + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between + * the target frequency and the frequency of the synchronization source after + * prescaling. It is then decreased by one in order to reach the expected + * synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval Reload value (in Hz) + */ +#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Functions CRS Exported Functions + * @{ + */ + +/** @defgroup CRS_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable Frequency error counter + * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified + * @rmtoll CR CEN LL_CRS_EnableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void) +{ + SET_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Disable Frequency error counter + * @rmtoll CR CEN LL_CRS_DisableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Check if Frequency error counter is enabled or not + * @rmtoll CR CEN LL_CRS_IsEnabledFreqErrorCounter + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_EnableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void) +{ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Disable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_DisableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Check if Automatic trimming is enabled or not + * @rmtoll CR AUTOTRIMEN LL_CRS_IsEnabledAutoTrimming + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)) ? 1UL : 0UL); +} + +/** + * @brief Set HSI48 oscillator smooth trimming + * @note When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only + * @rmtoll CR TRIM LL_CRS_SetHSI48SmoothTrimming + * @param Value a number between Min_Data = 0 and Max_Data = 127 + * @note Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_CR_TRIM_Pos); +} + +/** + * @brief Get HSI48 oscillator smooth trimming + * @rmtoll CR TRIM LL_CRS_GetHSI48SmoothTrimming + * @retval a number between Min_Data = 0 and Max_Data = 127 + */ +__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void) +{ + return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos); +} + +/** + * @brief Set counter reload value + * @rmtoll CFGR RELOAD LL_CRS_SetReloadCounter + * @param Value a number between Min_Data = 0 and Max_Data = 0xFFFF + * @note Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT + * Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE (_FTARGET_, _FSYNC_) + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value); +} + +/** + * @brief Get counter reload value + * @rmtoll CFGR RELOAD LL_CRS_GetReloadCounter + * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); +} + +/** + * @brief Set frequency error limit + * @rmtoll CFGR FELIM LL_CRS_SetFreqErrorLimit + * @param Value a number between Min_Data = 0 and Max_Data = 255 + * @note Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); +} + +/** + * @brief Get frequency error limit + * @rmtoll CFGR FELIM LL_CRS_GetFreqErrorLimit + * @retval A number between Min_Data = 0 and Max_Data = 255 + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); +} + +/** + * @brief Set division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_SetSyncDivider + * @param Divider This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider); +} + +/** + * @brief Get division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_GetSyncDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV)); +} + +/** + * @brief Set SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_SetSyncSignalSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source); +} + +/** + * @brief Get SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_GetSyncSignalSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC)); +} + +/** + * @brief Set input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_SetSyncPolarity + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity); +} + +/** + * @brief Get input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_GetSyncPolarity + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL)); +} + +/** + * @brief Configure CRS for the synchronization + * @rmtoll CR TRIM LL_CRS_ConfigSynchronization\n + * CFGR RELOAD LL_CRS_ConfigSynchronization\n + * CFGR FELIM LL_CRS_ConfigSynchronization\n + * CFGR SYNCDIV LL_CRS_ConfigSynchronization\n + * CFGR SYNCSRC LL_CRS_ConfigSynchronization\n + * CFGR SYNCPOL LL_CRS_ConfigSynchronization + * @param HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 63 + * @param ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF + * @param ReloadValue a number between Min_Data = 0 and Max_Data = 255 + * @param Settings This parameter can be a combination of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8 + * or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB + * @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue); + MODIFY_REG(CRS->CFGR, + CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, + ReloadValue | (ErrorLimitValue << CRS_CFGR_FELIM_Pos) | Settings); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_CRS_Management CRS_Management + * @{ + */ + +/** + * @brief Generate software SYNC event + * @rmtoll CR SWSYNC LL_CRS_GenerateEvent_SWSYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_SWSYNC); +} + +/** + * @brief Get the frequency error direction latched in the time of the last + * SYNC event + * @rmtoll ISR FEDIR LL_CRS_GetFreqErrorDirection + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_FREQ_ERROR_DIR_UP + * @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); +} + +/** + * @brief Get the frequency error counter value latched in the time of the last SYNC event + * @rmtoll ISR FECAP LL_CRS_GetFreqErrorCapture + * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if SYNC event OK signal occurred or not + * @rmtoll ISR SYNCOKF LL_CRS_IsActiveFlag_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC warning signal occurred or not + * @rmtoll ISR SYNCWARNF LL_CRS_IsActiveFlag_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)) ? 1UL : 0UL); +} + +/** + * @brief Check if Synchronization or trimming error signal occurred or not + * @rmtoll ISR ERRF LL_CRS_IsActiveFlag_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)) ? 1UL : 0UL); +} + +/** + * @brief Check if Expected SYNC signal occurred or not + * @rmtoll ISR ESYNCF LL_CRS_IsActiveFlag_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC error signal occurred or not + * @rmtoll ISR SYNCERR LL_CRS_IsActiveFlag_SYNCERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC missed error signal occurred or not + * @rmtoll ISR SYNCMISS LL_CRS_IsActiveFlag_SYNCMISS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)) ? 1UL : 0UL); +} + +/** + * @brief Check if Trimming overflow or underflow occurred or not + * @rmtoll ISR TRIMOVF LL_CRS_IsActiveFlag_TRIMOVF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the SYNC event OK flag + * @rmtoll ICR SYNCOKC LL_CRS_ClearFlag_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); +} + +/** + * @brief Clear the SYNC warning flag + * @rmtoll ICR SYNCWARNC LL_CRS_ClearFlag_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); +} + +/** + * @brief Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also + * the ERR flag + * @rmtoll ICR ERRC LL_CRS_ClearFlag_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC); +} + +/** + * @brief Clear Expected SYNC flag + * @rmtoll ICR ESYNCC LL_CRS_ClearFlag_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_EnableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Disable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_DisableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Check if SYNC event OK interrupt is enabled or not + * @rmtoll CR SYNCOKIE LL_CRS_IsEnabledIT_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_SYNCOKIE) == (CRS_CR_SYNCOKIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_EnableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Disable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_DisableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Check if SYNC warning interrupt is enabled or not + * @rmtoll CR SYNCWARNIE LL_CRS_IsEnabledIT_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_SYNCWARNIE) == (CRS_CR_SYNCWARNIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_EnableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ERR(void) +{ + SET_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Disable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_DisableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ERR(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Check if Synchronization or trimming error interrupt is enabled or not + * @rmtoll CR ERRIE LL_CRS_IsEnabledIT_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_ERRIE) == (CRS_CR_ERRIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_EnableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Disable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_DisableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Check if Expected SYNC interrupt is enabled or not + * @rmtoll CR ESYNCIE LL_CRS_IsEnabledIT_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_ESYNCIE) == (CRS_CR_ESYNCIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRS_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRS_DeInit(void); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRS) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_CRS_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma.h new file mode 100644 index 0000000..4d18318 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma.h @@ -0,0 +1,3282 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_dma.h + * @author MCD Application Team + * @brief Header file of DMA LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_DMA_H +#define STM32H7xx_LL_DMA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" +#include "stm32h7xx_ll_dmamux.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (DMA1) || defined (DMA2) + +/** @defgroup DMA_LL DMA + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup DMA_LL_Private_Variables DMA Private Variables + * @{ + */ +/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */ +static const uint8_t LL_DMA_STR_OFFSET_TAB[] = +{ + (uint8_t)(DMA1_Stream0_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream1_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream2_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream3_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream4_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream5_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream6_BASE - DMA1_BASE), + (uint8_t)(DMA1_Stream7_BASE - DMA1_BASE) +}; + + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** + * @brief Helper macro to convert DMA Instance DMAx into DMAMUX channel + * @note DMAMUX channel 0 to 7 are mapped to DMA1 stream 0 to 7. + * DMAMUX channel 8 to 15 are mapped to DMA2 stream 0 to 7. + * @param __DMA_INSTANCE__ DMAx + * @retval Channel_Offset (LL_DMAMUX_CHANNEL_8 or 0). + */ +#define LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__) \ +(((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) ? 0UL : 8UL) + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeriphOrM2MSrcAddress; /*!< Specifies the peripheral base address for DMA transfer + or as Source base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t MemoryOrM2MDstAddress; /*!< Specifies the memory base address for DMA transfer + or as Destination base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_LL_EC_DIRECTION + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */ + + uint32_t Mode; /*!< Specifies the normal or circular operation mode. + This parameter can be a value of @ref DMA_LL_EC_MODE + @note The circular buffer mode cannot be used if the memory to memory + data transfer direction is configured on the selected Stream + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */ + + uint32_t PeriphOrM2MSrcIncMode; /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_PERIPH + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */ + + uint32_t MemoryOrM2MDstIncMode; /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_MEMORY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */ + + uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */ + + uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */ + + uint32_t NbData; /*!< Specifies the number of data to transfer, in data unit. + The data unit is equal to the source buffer configuration set in PeripheralSize + or MemorySize parameters depending in the transfer direction. + This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */ + + uint32_t PeriphRequest; /*!< Specifies the peripheral request. + This parameter can be a value of @ref DMAMUX1_Request_selection + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */ + + uint32_t Priority; /*!< Specifies the channel priority level. + This parameter can be a value of @ref DMA_LL_EC_PRIORITY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetStreamPriorityLevel(). */ + + uint32_t FIFOMode; /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream. + This parameter can be a value of @ref DMA_LL_FIFOMODE + @note The Direct mode (FIFO mode disabled) cannot be used if the + memory-to-memory data transfer is configured on the selected stream + + This feature can be modified afterwards using unitary functions @ref LL_DMA_EnableFifoMode() or @ref LL_DMA_EnableFifoMode() . */ + + uint32_t FIFOThreshold; /*!< Specifies the FIFO threshold level. + This parameter can be a value of @ref DMA_LL_EC_FIFOTHRESHOLD + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetFIFOThreshold(). */ + + uint32_t MemBurst; /*!< Specifies the Burst transfer configuration for the memory transfers. + It specifies the amount of data to be transferred in a single non interruptible + transaction. + This parameter can be a value of @ref DMA_LL_EC_MBURST + @note The burst mode is possible only if the address Increment mode is enabled. + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryBurstxfer(). */ + + uint32_t PeriphBurst; /*!< Specifies the Burst transfer configuration for the peripheral transfers. + It specifies the amount of data to be transferred in a single non interruptible + transaction. + This parameter can be a value of @ref DMA_LL_EC_PBURST + @note The burst mode is possible only if the address Increment mode is enabled. + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphBurstxfer(). */ + +} LL_DMA_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants + * @{ + */ + +/** @defgroup DMA_LL_EC_STREAM STREAM + * @{ + */ +#define LL_DMA_STREAM_0 0x00000000U +#define LL_DMA_STREAM_1 0x00000001U +#define LL_DMA_STREAM_2 0x00000002U +#define LL_DMA_STREAM_3 0x00000003U +#define LL_DMA_STREAM_4 0x00000004U +#define LL_DMA_STREAM_5 0x00000005U +#define LL_DMA_STREAM_6 0x00000006U +#define LL_DMA_STREAM_7 0x00000007U +#define LL_DMA_STREAM_ALL 0xFFFF0000U +/** + * @} + */ + + +/** @defgroup DMA_LL_EC_DIRECTION DIRECTION + * @{ + */ +#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U /*!< Peripheral to memory direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0 /*!< Memory to peripheral direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1 /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MODE MODE + * @{ + */ +#define LL_DMA_MODE_NORMAL 0x00000000U /*!< Normal Mode */ +#define LL_DMA_MODE_CIRCULAR DMA_SxCR_CIRC /*!< Circular Mode */ +#define LL_DMA_MODE_PFCTRL DMA_SxCR_PFCTRL /*!< Peripheral flow control mode */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_DOUBLEBUFFER_MODE DOUBLE BUFFER MODE + * @{ + */ +#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE 0x00000000U /*!< Disable double buffering mode */ +#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE DMA_SxCR_DBM /*!< Enable double buffering mode */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PERIPH PERIPH + * @{ + */ +#define LL_DMA_PERIPH_NOINCREMENT 0x00000000U /*!< Peripheral increment mode Disable */ +#define LL_DMA_PERIPH_INCREMENT DMA_SxCR_PINC /*!< Peripheral increment mode Enable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MEMORY MEMORY + * @{ + */ +#define LL_DMA_MEMORY_NOINCREMENT 0x00000000U /*!< Memory increment mode Disable */ +#define LL_DMA_MEMORY_INCREMENT DMA_SxCR_MINC /*!< Memory increment mode Enable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PDATAALIGN PDATAALIGN + * @{ + */ +#define LL_DMA_PDATAALIGN_BYTE 0x00000000U /*!< Peripheral data alignment : Byte */ +#define LL_DMA_PDATAALIGN_HALFWORD DMA_SxCR_PSIZE_0 /*!< Peripheral data alignment : HalfWord */ +#define LL_DMA_PDATAALIGN_WORD DMA_SxCR_PSIZE_1 /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MDATAALIGN MDATAALIGN + * @{ + */ +#define LL_DMA_MDATAALIGN_BYTE 0x00000000U /*!< Memory data alignment : Byte */ +#define LL_DMA_MDATAALIGN_HALFWORD DMA_SxCR_MSIZE_0 /*!< Memory data alignment : HalfWord */ +#define LL_DMA_MDATAALIGN_WORD DMA_SxCR_MSIZE_1 /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_OFFSETSIZE OFFSETSIZE + * @{ + */ +#define LL_DMA_OFFSETSIZE_PSIZE 0x00000000U /*!< Peripheral increment offset size is linked to the PSIZE */ +#define LL_DMA_OFFSETSIZE_FIXEDTO4 DMA_SxCR_PINCOS /*!< Peripheral increment offset size is fixed to 4 (32-bit alignment) */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PRIORITY PRIORITY + * @{ + */ +#define LL_DMA_PRIORITY_LOW 0x00000000U /*!< Priority level : Low */ +#define LL_DMA_PRIORITY_MEDIUM DMA_SxCR_PL_0 /*!< Priority level : Medium */ +#define LL_DMA_PRIORITY_HIGH DMA_SxCR_PL_1 /*!< Priority level : High */ +#define LL_DMA_PRIORITY_VERYHIGH DMA_SxCR_PL /*!< Priority level : Very_High */ +/** + * @} + */ + + +/** @defgroup DMA_LL_EC_MBURST MBURST + * @{ + */ +#define LL_DMA_MBURST_SINGLE 0x00000000U /*!< Memory burst single transfer configuration */ +#define LL_DMA_MBURST_INC4 DMA_SxCR_MBURST_0 /*!< Memory burst of 4 beats transfer configuration */ +#define LL_DMA_MBURST_INC8 DMA_SxCR_MBURST_1 /*!< Memory burst of 8 beats transfer configuration */ +#define LL_DMA_MBURST_INC16 (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) /*!< Memory burst of 16 beats transfer configuration */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PBURST PBURST + * @{ + */ +#define LL_DMA_PBURST_SINGLE 0x00000000U /*!< Peripheral burst single transfer configuration */ +#define LL_DMA_PBURST_INC4 DMA_SxCR_PBURST_0 /*!< Peripheral burst of 4 beats transfer configuration */ +#define LL_DMA_PBURST_INC8 DMA_SxCR_PBURST_1 /*!< Peripheral burst of 8 beats transfer configuration */ +#define LL_DMA_PBURST_INC16 (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) /*!< Peripheral burst of 16 beats transfer configuration */ +/** + * @} + */ + +/** @defgroup DMA_LL_FIFOMODE DMA_LL_FIFOMODE + * @{ + */ +#define LL_DMA_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable (direct mode is enabled) */ +#define LL_DMA_FIFOMODE_ENABLE DMA_SxFCR_DMDIS /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_FIFOSTATUS_0 FIFOSTATUS 0 + * @{ + */ +#define LL_DMA_FIFOSTATUS_0_25 0x00000000U /*!< 0 < fifo_level < 1/4 */ +#define LL_DMA_FIFOSTATUS_25_50 DMA_SxFCR_FS_0 /*!< 1/4 < fifo_level < 1/2 */ +#define LL_DMA_FIFOSTATUS_50_75 DMA_SxFCR_FS_1 /*!< 1/2 < fifo_level < 3/4 */ +#define LL_DMA_FIFOSTATUS_75_100 (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0) /*!< 3/4 < fifo_level < full */ +#define LL_DMA_FIFOSTATUS_EMPTY DMA_SxFCR_FS_2 /*!< FIFO is empty */ +#define LL_DMA_FIFOSTATUS_FULL (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0) /*!< FIFO is full */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_FIFOTHRESHOLD FIFOTHRESHOLD + * @{ + */ +#define LL_DMA_FIFOTHRESHOLD_1_4 0x00000000U /*!< FIFO threshold 1 quart full configuration */ +#define LL_DMA_FIFOTHRESHOLD_1_2 DMA_SxFCR_FTH_0 /*!< FIFO threshold half full configuration */ +#define LL_DMA_FIFOTHRESHOLD_3_4 DMA_SxFCR_FTH_1 /*!< FIFO threshold 3 quarts full configuration */ +#define LL_DMA_FIFOTHRESHOLD_FULL DMA_SxFCR_FTH /*!< FIFO threshold full configuration */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_CURRENTTARGETMEM CURRENTTARGETMEM + * @{ + */ +#define LL_DMA_CURRENTTARGETMEM0 0x00000000U /*!< Set CurrentTarget Memory to Memory 0 */ +#define LL_DMA_CURRENTTARGETMEM1 DMA_SxCR_CT /*!< Set CurrentTarget Memory to Memory 1 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxStreamy + * @{ + */ +/** + * @brief Convert DMAx_Streamy into DMAx + * @param __STREAM_INSTANCE__ DMAx_Streamy + * @retval DMAx + */ +#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__) \ +(((uint32_t)(__STREAM_INSTANCE__) > ((uint32_t)DMA1_Stream7)) ? DMA2 : DMA1) + +/** + * @brief Convert DMAx_Streamy into LL_DMA_STREAM_y + * @param __STREAM_INSTANCE__ DMAx_Streamy + * @retval LL_DMA_STREAM_y + */ +#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__) \ +(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \ + ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \ + LL_DMA_STREAM_7) + +/** + * @brief Convert DMA Instance DMAx and LL_DMA_STREAM_y into DMAx_Streamy + * @param __DMA_INSTANCE__ DMAx + * @param __STREAM__ LL_DMA_STREAM_y + * @retval DMAx_Streamy + */ +#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \ + DMA2_Stream7) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions + * @{ + */ + +/** @defgroup DMA_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Enable DMA stream. + * @rmtoll CR EN LL_DMA_EnableStream + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN); +} + +/** + * @brief Disable DMA stream. + * @rmtoll CR EN LL_DMA_DisableStream + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN); +} + +/** + * @brief Check if DMA stream is enabled or disabled. + * @rmtoll CR EN LL_DMA_IsEnabledStream + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure all parameters linked to DMA transfer. + * @rmtoll CR DIR LL_DMA_ConfigTransfer\n + * CR CIRC LL_DMA_ConfigTransfer\n + * CR PINC LL_DMA_ConfigTransfer\n + * CR MINC LL_DMA_ConfigTransfer\n + * CR PSIZE LL_DMA_ConfigTransfer\n + * CR MSIZE LL_DMA_ConfigTransfer\n + * CR PL LL_DMA_ConfigTransfer\n + * CR PFCTRL LL_DMA_ConfigTransfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR or @ref LL_DMA_MODE_PFCTRL + * @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT + * @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT + * @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD + * @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD + * @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH + *@retval None + */ +__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, + DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_SxCR_MSIZE | DMA_SxCR_PL | DMA_SxCR_PFCTRL, + Configuration); +} + +/** + * @brief Set Data transfer direction (read from peripheral or from memory). + * @rmtoll CR DIR LL_DMA_SetDataTransferDirection + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Direction) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DIR, Direction); +} + +/** + * @brief Get Data transfer direction (read from peripheral or from memory). + * @rmtoll CR DIR LL_DMA_GetDataTransferDirection + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DIR)); +} + +/** + * @brief Set DMA mode normal, circular or peripheral flow control. + * @rmtoll CR CIRC LL_DMA_SetMode\n + * CR PFCTRL LL_DMA_SetMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + * @arg @ref LL_DMA_MODE_PFCTRL + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode); +} + +/** + * @brief Get DMA mode normal, circular or peripheral flow control. + * @rmtoll CR CIRC LL_DMA_GetMode\n + * CR PFCTRL LL_DMA_GetMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + * @arg @ref LL_DMA_MODE_PFCTRL + */ +__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL)); +} + +/** + * @brief Set Peripheral increment mode. + * @rmtoll CR PINC LL_DMA_SetPeriphIncMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param IncrementMode This parameter can be one of the following values: + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINC, IncrementMode); +} + +/** + * @brief Get Peripheral increment mode. + * @rmtoll CR PINC LL_DMA_GetPeriphIncMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + * @arg @ref LL_DMA_PERIPH_INCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINC)); +} + +/** + * @brief Set Memory increment mode. + * @rmtoll CR MINC LL_DMA_SetMemoryIncMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param IncrementMode This parameter can be one of the following values: + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MINC, IncrementMode); +} + +/** + * @brief Get Memory increment mode. + * @rmtoll CR MINC LL_DMA_GetMemoryIncMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + * @arg @ref LL_DMA_MEMORY_INCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MINC)); +} + +/** + * @brief Set Peripheral size. + * @rmtoll CR PSIZE LL_DMA_SetPeriphSize + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Size This parameter can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Size) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PSIZE, Size); +} + +/** + * @brief Get Peripheral size. + * @rmtoll CR PSIZE LL_DMA_GetPeriphSize + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PSIZE)); +} + +/** + * @brief Set Memory size. + * @rmtoll CR MSIZE LL_DMA_SetMemorySize + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Size This parameter can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Size) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE, Size); +} + +/** + * @brief Get Memory size. + * @rmtoll CR MSIZE LL_DMA_GetMemorySize + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE)); +} + +/** + * @brief Set Peripheral increment offset size. + * @rmtoll CR PINCOS LL_DMA_SetIncOffsetSize + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param OffsetSize This parameter can be one of the following values: + * @arg @ref LL_DMA_OFFSETSIZE_PSIZE + * @arg @ref LL_DMA_OFFSETSIZE_FIXEDTO4 + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t OffsetSize) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINCOS, OffsetSize); +} + +/** + * @brief Get Peripheral increment offset size. + * @rmtoll CR PINCOS LL_DMA_GetIncOffsetSize + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_OFFSETSIZE_PSIZE + * @arg @ref LL_DMA_OFFSETSIZE_FIXEDTO4 + */ +__STATIC_INLINE uint32_t LL_DMA_GetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINCOS)); +} + +/** + * @brief Set Stream priority level. + * @rmtoll CR PL LL_DMA_SetStreamPriorityLevel + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Priority This parameter can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Priority) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PL, Priority); +} + +/** + * @brief Get Stream priority level. + * @rmtoll CR PL LL_DMA_GetStreamPriorityLevel + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + */ +__STATIC_INLINE uint32_t LL_DMA_GetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PL)); +} + +/** + * @brief Enable DMA stream bufferable transfer. + * @rmtoll CR TRBUFF LL_DMA_EnableBufferableTransfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableBufferableTransfer(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TRBUFF); +} + +/** + * @brief Disable DMA stream bufferable transfer. + * @rmtoll CR TRBUFF LL_DMA_DisableBufferableTransfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableBufferableTransfer(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TRBUFF); +} + +/** + * @brief Set Number of data to transfer. + * @rmtoll NDTR NDT LL_DMA_SetDataLength + * @note This action has no effect if + * stream is enabled. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param NbData Between 0 to 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t NbData) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData); +} + +/** + * @brief Get Number of data to transfer. + * @rmtoll NDTR NDT LL_DMA_GetDataLength + * @note Once the stream is enabled, the return value indicate the + * remaining bytes to be transmitted. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Between 0 to 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT)); +} +/** + * @brief Set DMA request for DMA Streams on DMAMUX Channel x. + * @note DMAMUX channel 0 to 7 are mapped to DMA1 stream 0 to 7. + * DMAMUX channel 8 to 15 are mapped to DMA2 stream 0 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMA_SetPeriphRequest + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX1_REQ_MEM2MEM + * @arg @ref LL_DMAMUX1_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR4 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR5 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR6 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR7 + * @arg @ref LL_DMAMUX1_REQ_ADC1 + * @arg @ref LL_DMAMUX1_REQ_ADC2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM1_UP + * @arg @ref LL_DMAMUX1_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM1_COM + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM2_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM3_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM4_UP + * @arg @ref LL_DMAMUX1_REQ_I2C1_RX + * @arg @ref LL_DMAMUX1_REQ_I2C1_TX + * @arg @ref LL_DMAMUX1_REQ_I2C2_RX + * @arg @ref LL_DMAMUX1_REQ_I2C2_TX + * @arg @ref LL_DMAMUX1_REQ_SPI1_RX + * @arg @ref LL_DMAMUX1_REQ_SPI1_TX + * @arg @ref LL_DMAMUX1_REQ_SPI2_RX + * @arg @ref LL_DMAMUX1_REQ_SPI2_TX + * @arg @ref LL_DMAMUX1_REQ_USART1_RX + * @arg @ref LL_DMAMUX1_REQ_USART1_TX + * @arg @ref LL_DMAMUX1_REQ_USART2_RX + * @arg @ref LL_DMAMUX1_REQ_USART2_TX + * @arg @ref LL_DMAMUX1_REQ_USART3_RX + * @arg @ref LL_DMAMUX1_REQ_USART3_TX + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM8_UP + * @arg @ref LL_DMAMUX1_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM8_COM + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM5_UP + * @arg @ref LL_DMAMUX1_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX1_REQ_SPI3_RX + * @arg @ref LL_DMAMUX1_REQ_SPI3_TX + * @arg @ref LL_DMAMUX1_REQ_UART4_RX + * @arg @ref LL_DMAMUX1_REQ_UART4_TX + * @arg @ref LL_DMAMUX1_REQ_UART5_RX + * @arg @ref LL_DMAMUX1_REQ_UART5_TX + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM6_UP + * @arg @ref LL_DMAMUX1_REQ_TIM7_UP + * @arg @ref LL_DMAMUX1_REQ_USART6_RX + * @arg @ref LL_DMAMUX1_REQ_USART6_TX + * @arg @ref LL_DMAMUX1_REQ_I2C3_RX + * @arg @ref LL_DMAMUX1_REQ_I2C3_TX + * @arg @ref LL_DMAMUX1_REQ_DCMI_PSSI (*) + * @arg @ref LL_DMAMUX1_REQ_CRYP_IN + * @arg @ref LL_DMAMUX1_REQ_CRYP_OUT + * @arg @ref LL_DMAMUX1_REQ_HASH_IN + * @arg @ref LL_DMAMUX1_REQ_UART7_RX + * @arg @ref LL_DMAMUX1_REQ_UART7_TX + * @arg @ref LL_DMAMUX1_REQ_UART8_RX + * @arg @ref LL_DMAMUX1_REQ_UART8_TX + * @arg @ref LL_DMAMUX1_REQ_SPI4_RX + * @arg @ref LL_DMAMUX1_REQ_SPI4_TX + * @arg @ref LL_DMAMUX1_REQ_SPI5_RX + * @arg @ref LL_DMAMUX1_REQ_SPI5_TX + * @arg @ref LL_DMAMUX1_REQ_SAI1_A + * @arg @ref LL_DMAMUX1_REQ_SAI1_B + * @arg @ref LL_DMAMUX1_REQ_SAI2_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI2_B (*) + * @arg @ref LL_DMAMUX1_REQ_SWPMI_RX + * @arg @ref LL_DMAMUX1_REQ_SWPMI_TX + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_DT + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_CS + * @arg @ref LL_DMAMUX1_REQ_HRTIM_MASTER (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_A (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_B (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_C (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_D (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_E (*) + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX1_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM15_UP + * @arg @ref LL_DMAMUX1_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM15_COM + * @arg @ref LL_DMAMUX1_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM16_UP + * @arg @ref LL_DMAMUX1_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM17_UP + * @arg @ref LL_DMAMUX1_REQ_SAI3_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI3_B (*) + * @arg @ref LL_DMAMUX1_REQ_ADC3 (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_RX (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_TX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_RX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_TX (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_WRITE (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_WRITE(*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_RX (*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_TX (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_TRIG (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_TRIG (*) + * + * @note (*) Availability depends on devices. + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Request) +{ + MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 7 are mapped to DMA1 stream 0 to 7. + * DMAMUX channel 8 to 15 are mapped to DMA2 stream 0 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMA_GetPeriphRequest + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX1_REQ_MEM2MEM + * @arg @ref LL_DMAMUX1_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR4 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR5 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR6 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR7 + * @arg @ref LL_DMAMUX1_REQ_ADC1 + * @arg @ref LL_DMAMUX1_REQ_ADC2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM1_UP + * @arg @ref LL_DMAMUX1_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM1_COM + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM2_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM3_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM4_UP + * @arg @ref LL_DMAMUX1_REQ_I2C1_RX + * @arg @ref LL_DMAMUX1_REQ_I2C1_TX + * @arg @ref LL_DMAMUX1_REQ_I2C2_RX + * @arg @ref LL_DMAMUX1_REQ_I2C2_TX + * @arg @ref LL_DMAMUX1_REQ_SPI1_RX + * @arg @ref LL_DMAMUX1_REQ_SPI1_TX + * @arg @ref LL_DMAMUX1_REQ_SPI2_RX + * @arg @ref LL_DMAMUX1_REQ_SPI2_TX + * @arg @ref LL_DMAMUX1_REQ_USART1_RX + * @arg @ref LL_DMAMUX1_REQ_USART1_TX + * @arg @ref LL_DMAMUX1_REQ_USART2_RX + * @arg @ref LL_DMAMUX1_REQ_USART2_TX + * @arg @ref LL_DMAMUX1_REQ_USART3_RX + * @arg @ref LL_DMAMUX1_REQ_USART3_TX + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM8_UP + * @arg @ref LL_DMAMUX1_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM8_COM + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM5_UP + * @arg @ref LL_DMAMUX1_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX1_REQ_SPI3_RX + * @arg @ref LL_DMAMUX1_REQ_SPI3_TX + * @arg @ref LL_DMAMUX1_REQ_UART4_RX + * @arg @ref LL_DMAMUX1_REQ_UART4_TX + * @arg @ref LL_DMAMUX1_REQ_UART5_RX + * @arg @ref LL_DMAMUX1_REQ_UART5_TX + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM6_UP + * @arg @ref LL_DMAMUX1_REQ_TIM7_UP + * @arg @ref LL_DMAMUX1_REQ_USART6_RX + * @arg @ref LL_DMAMUX1_REQ_USART6_TX + * @arg @ref LL_DMAMUX1_REQ_I2C3_RX + * @arg @ref LL_DMAMUX1_REQ_I2C3_TX + * @arg @ref LL_DMAMUX1_REQ_DCMI_PSSI (*) + * @arg @ref LL_DMAMUX1_REQ_CRYP_IN + * @arg @ref LL_DMAMUX1_REQ_CRYP_OUT + * @arg @ref LL_DMAMUX1_REQ_HASH_IN + * @arg @ref LL_DMAMUX1_REQ_UART7_RX + * @arg @ref LL_DMAMUX1_REQ_UART7_TX + * @arg @ref LL_DMAMUX1_REQ_UART8_RX + * @arg @ref LL_DMAMUX1_REQ_UART8_TX + * @arg @ref LL_DMAMUX1_REQ_SPI4_RX + * @arg @ref LL_DMAMUX1_REQ_SPI4_TX + * @arg @ref LL_DMAMUX1_REQ_SPI5_RX + * @arg @ref LL_DMAMUX1_REQ_SPI5_TX + * @arg @ref LL_DMAMUX1_REQ_SAI1_A + * @arg @ref LL_DMAMUX1_REQ_SAI1_B + * @arg @ref LL_DMAMUX1_REQ_SAI2_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI2_B (*) + * @arg @ref LL_DMAMUX1_REQ_SWPMI_RX + * @arg @ref LL_DMAMUX1_REQ_SWPMI_TX + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_DT + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_CS + * @arg @ref LL_DMAMUX1_REQ_HRTIM_MASTER (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_A (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_B (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_C (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_D (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_E (*) + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX1_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM15_UP + * @arg @ref LL_DMAMUX1_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM15_COM + * @arg @ref LL_DMAMUX1_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM16_UP + * @arg @ref LL_DMAMUX1_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM17_UP + * @arg @ref LL_DMAMUX1_REQ_SAI3_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI3_B (*) + * @arg @ref LL_DMAMUX1_REQ_ADC3 (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_RX (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_TX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_RX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_TX (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_WRITE (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_WRITE(*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_RX (*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_TX (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_TRIG (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_TRIG (*) + * + * @note (*) Availability depends on devices. + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Stream) +{ + return (READ_BIT(((DMAMUX_Channel_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx)))))->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @brief Set Memory burst transfer configuration. + * @rmtoll CR MBURST LL_DMA_SetMemoryBurstxfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Mburst This parameter can be one of the following values: + * @arg @ref LL_DMA_MBURST_SINGLE + * @arg @ref LL_DMA_MBURST_INC4 + * @arg @ref LL_DMA_MBURST_INC8 + * @arg @ref LL_DMA_MBURST_INC16 + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mburst) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MBURST, Mburst); +} + +/** + * @brief Get Memory burst transfer configuration. + * @rmtoll CR MBURST LL_DMA_GetMemoryBurstxfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MBURST_SINGLE + * @arg @ref LL_DMA_MBURST_INC4 + * @arg @ref LL_DMA_MBURST_INC8 + * @arg @ref LL_DMA_MBURST_INC16 + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MBURST)); +} + +/** + * @brief Set Peripheral burst transfer configuration. + * @rmtoll CR PBURST LL_DMA_SetPeriphBurstxfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Pburst This parameter can be one of the following values: + * @arg @ref LL_DMA_PBURST_SINGLE + * @arg @ref LL_DMA_PBURST_INC4 + * @arg @ref LL_DMA_PBURST_INC8 + * @arg @ref LL_DMA_PBURST_INC16 + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Pburst) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PBURST, Pburst); +} + +/** + * @brief Get Peripheral burst transfer configuration. + * @rmtoll CR PBURST LL_DMA_GetPeriphBurstxfer + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PBURST_SINGLE + * @arg @ref LL_DMA_PBURST_INC4 + * @arg @ref LL_DMA_PBURST_INC8 + * @arg @ref LL_DMA_PBURST_INC16 + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PBURST)); +} + +/** + * @brief Set Current target (only in double buffer mode) to Memory 1 or Memory 0. + * @rmtoll CR CT LL_DMA_SetCurrentTargetMem + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param CurrentMemory This parameter can be one of the following values: + * @arg @ref LL_DMA_CURRENTTARGETMEM0 + * @arg @ref LL_DMA_CURRENTTARGETMEM1 + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t CurrentMemory) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CT, CurrentMemory); +} + +/** + * @brief Set Current target (only in double buffer mode) to Memory 1 or Memory 0. + * @rmtoll CR CT LL_DMA_GetCurrentTargetMem + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_CURRENTTARGETMEM0 + * @arg @ref LL_DMA_CURRENTTARGETMEM1 + */ +__STATIC_INLINE uint32_t LL_DMA_GetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CT)); +} + +/** + * @brief Enable the double buffer mode. + * @rmtoll CR DBM LL_DMA_EnableDoubleBufferMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DBM); +} + +/** + * @brief Disable the double buffer mode. + * @rmtoll CR DBM LL_DMA_DisableDoubleBufferMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DBM); +} + +/** + * @brief Get FIFO status. + * @rmtoll FCR FS LL_DMA_GetFIFOStatus + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_FIFOSTATUS_0_25 + * @arg @ref LL_DMA_FIFOSTATUS_25_50 + * @arg @ref LL_DMA_FIFOSTATUS_50_75 + * @arg @ref LL_DMA_FIFOSTATUS_75_100 + * @arg @ref LL_DMA_FIFOSTATUS_EMPTY + * @arg @ref LL_DMA_FIFOSTATUS_FULL + */ +__STATIC_INLINE uint32_t LL_DMA_GetFIFOStatus(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FS)); +} + +/** + * @brief Disable Fifo mode. + * @rmtoll FCR DMDIS LL_DMA_DisableFifoMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_DMDIS); +} + +/** + * @brief Enable Fifo mode. + * @rmtoll FCR DMDIS LL_DMA_EnableFifoMode + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_DMDIS); +} + +/** + * @brief Select FIFO threshold. + * @rmtoll FCR FTH LL_DMA_SetFIFOThreshold + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_DMA_FIFOTHRESHOLD_1_4 + * @arg @ref LL_DMA_FIFOTHRESHOLD_1_2 + * @arg @ref LL_DMA_FIFOTHRESHOLD_3_4 + * @arg @ref LL_DMA_FIFOTHRESHOLD_FULL + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Threshold) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FTH, Threshold); +} + +/** + * @brief Get FIFO threshold. + * @rmtoll FCR FTH LL_DMA_GetFIFOThreshold + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_FIFOTHRESHOLD_1_4 + * @arg @ref LL_DMA_FIFOTHRESHOLD_1_2 + * @arg @ref LL_DMA_FIFOTHRESHOLD_3_4 + * @arg @ref LL_DMA_FIFOTHRESHOLD_FULL + */ +__STATIC_INLINE uint32_t LL_DMA_GetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FTH)); +} + +/** + * @brief Configure the FIFO . + * @rmtoll FCR FTH LL_DMA_ConfigFifo\n + * FCR DMDIS LL_DMA_ConfigFifo + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param FifoMode This parameter can be one of the following values: + * @arg @ref LL_DMA_FIFOMODE_ENABLE + * @arg @ref LL_DMA_FIFOMODE_DISABLE + * @param FifoThreshold This parameter can be one of the following values: + * @arg @ref LL_DMA_FIFOTHRESHOLD_1_4 + * @arg @ref LL_DMA_FIFOTHRESHOLD_1_2 + * @arg @ref LL_DMA_FIFOTHRESHOLD_3_4 + * @arg @ref LL_DMA_FIFOTHRESHOLD_FULL + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigFifo(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FTH | DMA_SxFCR_DMDIS, FifoMode | FifoThreshold); +} + +/** + * @brief Configure the Source and Destination addresses. + * @note This API must not be called when the DMA stream is enabled. + * @rmtoll M0AR M0A LL_DMA_ConfigAddresses\n + * PAR PA LL_DMA_ConfigAddresses + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param SrcAddress Between 0 to 0xFFFFFFFF + * @param DstAddress Between 0 to 0xFFFFFFFF + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + /* Direction Memory to Periph */ + if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) + { + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, SrcAddress); + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, DstAddress); + } + /* Direction Periph to Memory and Memory to Memory */ + else + { + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, SrcAddress); + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, DstAddress); + } +} + +/** + * @brief Set the Memory address. + * @rmtoll M0AR M0A LL_DMA_SetMemoryAddress + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA stream is enabled. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param MemoryAddress Between 0 to 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress); +} + +/** + * @brief Set the Peripheral address. + * @rmtoll PAR PA LL_DMA_SetPeriphAddress + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA stream is enabled. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param PeriphAddress Between 0 to 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t PeriphAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress); +} + +/** + * @brief Get the Memory address. + * @rmtoll M0AR M0A LL_DMA_GetMemoryAddress + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Between 0 to 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR)); +} + +/** + * @brief Get the Peripheral address. + * @rmtoll PAR PA LL_DMA_GetPeriphAddress + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Between 0 to 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR)); +} + +/** + * @brief Set the Memory to Memory Source address. + * @rmtoll PAR PA LL_DMA_SetM2MSrcAddress + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA stream is enabled. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param MemoryAddress Between 0 to 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, MemoryAddress); +} + +/** + * @brief Set the Memory to Memory Destination address. + * @rmtoll M0AR M0A LL_DMA_SetM2MDstAddress + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA stream is enabled. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param MemoryAddress Between 0 to 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress); +} + +/** + * @brief Get the Memory to Memory Source address. + * @rmtoll PAR PA LL_DMA_GetM2MSrcAddress + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Between 0 to 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR)); +} + +/** + * @brief Get the Memory to Memory Destination address. + * @rmtoll M0AR M0A LL_DMA_GetM2MDstAddress + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Between 0 to 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (READ_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR)); +} + +/** + * @brief Set Memory 1 address (used in case of Double buffer mode). + * @rmtoll M1AR M1A LL_DMA_SetMemory1Address + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @param Address Between 0 to 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Address) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M1AR, DMA_SxM1AR_M1A, Address); +} + +/** + * @brief Get Memory 1 address (used in case of Double buffer mode). + * @rmtoll M1AR M1A LL_DMA_GetMemory1Address + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval Between 0 to 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return (((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M1AR); +} + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Stream 0 half transfer flag. + * @rmtoll LISR HTIF0 LL_DMA_IsActiveFlag_HT0 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF0) == (DMA_LISR_HTIF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 1 half transfer flag. + * @rmtoll LISR HTIF1 LL_DMA_IsActiveFlag_HT1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF1) == (DMA_LISR_HTIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 2 half transfer flag. + * @rmtoll LISR HTIF2 LL_DMA_IsActiveFlag_HT2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF2) == (DMA_LISR_HTIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 3 half transfer flag. + * @rmtoll LISR HTIF3 LL_DMA_IsActiveFlag_HT3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF3) == (DMA_LISR_HTIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 4 half transfer flag. + * @rmtoll HISR HTIF4 LL_DMA_IsActiveFlag_HT4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_HTIF4) == (DMA_HISR_HTIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 5 half transfer flag. + * @rmtoll HISR HTIF0 LL_DMA_IsActiveFlag_HT5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_HTIF5) == (DMA_HISR_HTIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 6 half transfer flag. + * @rmtoll HISR HTIF6 LL_DMA_IsActiveFlag_HT6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_HTIF6) == (DMA_HISR_HTIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 7 half transfer flag. + * @rmtoll HISR HTIF7 LL_DMA_IsActiveFlag_HT7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_HTIF7) == (DMA_HISR_HTIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 0 transfer complete flag. + * @rmtoll LISR TCIF0 LL_DMA_IsActiveFlag_TC0 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF0) == (DMA_LISR_TCIF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 1 transfer complete flag. + * @rmtoll LISR TCIF1 LL_DMA_IsActiveFlag_TC1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF1) == (DMA_LISR_TCIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 2 transfer complete flag. + * @rmtoll LISR TCIF2 LL_DMA_IsActiveFlag_TC2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF2) == (DMA_LISR_TCIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 3 transfer complete flag. + * @rmtoll LISR TCIF3 LL_DMA_IsActiveFlag_TC3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF3) == (DMA_LISR_TCIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 4 transfer complete flag. + * @rmtoll HISR TCIF4 LL_DMA_IsActiveFlag_TC4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TCIF4) == (DMA_HISR_TCIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 5 transfer complete flag. + * @rmtoll HISR TCIF0 LL_DMA_IsActiveFlag_TC5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TCIF5) == (DMA_HISR_TCIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 6 transfer complete flag. + * @rmtoll HISR TCIF6 LL_DMA_IsActiveFlag_TC6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TCIF6) == (DMA_HISR_TCIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 7 transfer complete flag. + * @rmtoll HISR TCIF7 LL_DMA_IsActiveFlag_TC7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TCIF7) == (DMA_HISR_TCIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 0 transfer error flag. + * @rmtoll LISR TEIF0 LL_DMA_IsActiveFlag_TE0 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF0) == (DMA_LISR_TEIF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 1 transfer error flag. + * @rmtoll LISR TEIF1 LL_DMA_IsActiveFlag_TE1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF1) == (DMA_LISR_TEIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 2 transfer error flag. + * @rmtoll LISR TEIF2 LL_DMA_IsActiveFlag_TE2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF2) == (DMA_LISR_TEIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 3 transfer error flag. + * @rmtoll LISR TEIF3 LL_DMA_IsActiveFlag_TE3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF3) == (DMA_LISR_TEIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 4 transfer error flag. + * @rmtoll HISR TEIF4 LL_DMA_IsActiveFlag_TE4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TEIF4) == (DMA_HISR_TEIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 5 transfer error flag. + * @rmtoll HISR TEIF0 LL_DMA_IsActiveFlag_TE5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TEIF5) == (DMA_HISR_TEIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 6 transfer error flag. + * @rmtoll HISR TEIF6 LL_DMA_IsActiveFlag_TE6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TEIF6) == (DMA_HISR_TEIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 7 transfer error flag. + * @rmtoll HISR TEIF7 LL_DMA_IsActiveFlag_TE7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_TEIF7) == (DMA_HISR_TEIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 0 direct mode error flag. + * @rmtoll LISR DMEIF0 LL_DMA_IsActiveFlag_DME0 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_DMEIF0) == (DMA_LISR_DMEIF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 1 direct mode error flag. + * @rmtoll LISR DMEIF1 LL_DMA_IsActiveFlag_DME1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_DMEIF1) == (DMA_LISR_DMEIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 2 direct mode error flag. + * @rmtoll LISR DMEIF2 LL_DMA_IsActiveFlag_DME2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_DMEIF2) == (DMA_LISR_DMEIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 3 direct mode error flag. + * @rmtoll LISR DMEIF3 LL_DMA_IsActiveFlag_DME3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_DMEIF3) == (DMA_LISR_DMEIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 4 direct mode error flag. + * @rmtoll HISR DMEIF4 LL_DMA_IsActiveFlag_DME4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_DMEIF4) == (DMA_HISR_DMEIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 5 direct mode error flag. + * @rmtoll HISR DMEIF0 LL_DMA_IsActiveFlag_DME5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_DMEIF5) == (DMA_HISR_DMEIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 6 direct mode error flag. + * @rmtoll HISR DMEIF6 LL_DMA_IsActiveFlag_DME6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_DMEIF6) == (DMA_HISR_DMEIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 7 direct mode error flag. + * @rmtoll HISR DMEIF7 LL_DMA_IsActiveFlag_DME7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_DMEIF7) == (DMA_HISR_DMEIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 0 FIFO error flag. + * @rmtoll LISR FEIF0 LL_DMA_IsActiveFlag_FE0 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_FEIF0) == (DMA_LISR_FEIF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 1 FIFO error flag. + * @rmtoll LISR FEIF1 LL_DMA_IsActiveFlag_FE1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_FEIF1) == (DMA_LISR_FEIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 2 FIFO error flag. + * @rmtoll LISR FEIF2 LL_DMA_IsActiveFlag_FE2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_FEIF2) == (DMA_LISR_FEIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 3 FIFO error flag. + * @rmtoll LISR FEIF3 LL_DMA_IsActiveFlag_FE3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->LISR, DMA_LISR_FEIF3) == (DMA_LISR_FEIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 4 FIFO error flag. + * @rmtoll HISR FEIF4 LL_DMA_IsActiveFlag_FE4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_FEIF4) == (DMA_HISR_FEIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 5 FIFO error flag. + * @rmtoll HISR FEIF0 LL_DMA_IsActiveFlag_FE5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_FEIF5) == (DMA_HISR_FEIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 6 FIFO error flag. + * @rmtoll HISR FEIF6 LL_DMA_IsActiveFlag_FE6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_FEIF6) == (DMA_HISR_FEIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Stream 7 FIFO error flag. + * @rmtoll HISR FEIF7 LL_DMA_IsActiveFlag_FE7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->HISR, DMA_HISR_FEIF7) == (DMA_HISR_FEIF7)) ? 1UL : 0UL); +} + +/** + * @brief Clear Stream 0 half transfer flag. + * @rmtoll LIFCR CHTIF0 LL_DMA_ClearFlag_HT0 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT0(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0); +} + +/** + * @brief Clear Stream 1 half transfer flag. + * @rmtoll LIFCR CHTIF1 LL_DMA_ClearFlag_HT1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1); +} + +/** + * @brief Clear Stream 2 half transfer flag. + * @rmtoll LIFCR CHTIF2 LL_DMA_ClearFlag_HT2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF2); +} + +/** + * @brief Clear Stream 3 half transfer flag. + * @rmtoll LIFCR CHTIF3 LL_DMA_ClearFlag_HT3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF3); +} + +/** + * @brief Clear Stream 4 half transfer flag. + * @rmtoll HIFCR CHTIF4 LL_DMA_ClearFlag_HT4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CHTIF4); +} + +/** + * @brief Clear Stream 5 half transfer flag. + * @rmtoll HIFCR CHTIF5 LL_DMA_ClearFlag_HT5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CHTIF5); +} + +/** + * @brief Clear Stream 6 half transfer flag. + * @rmtoll HIFCR CHTIF6 LL_DMA_ClearFlag_HT6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CHTIF6); +} + +/** + * @brief Clear Stream 7 half transfer flag. + * @rmtoll HIFCR CHTIF7 LL_DMA_ClearFlag_HT7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CHTIF7); +} + +/** + * @brief Clear Stream 0 transfer complete flag. + * @rmtoll LIFCR CTCIF0 LL_DMA_ClearFlag_TC0 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC0(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0); +} + +/** + * @brief Clear Stream 1 transfer complete flag. + * @rmtoll LIFCR CTCIF1 LL_DMA_ClearFlag_TC1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1); +} + +/** + * @brief Clear Stream 2 transfer complete flag. + * @rmtoll LIFCR CTCIF2 LL_DMA_ClearFlag_TC2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF2); +} + +/** + * @brief Clear Stream 3 transfer complete flag. + * @rmtoll LIFCR CTCIF3 LL_DMA_ClearFlag_TC3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF3); +} + +/** + * @brief Clear Stream 4 transfer complete flag. + * @rmtoll HIFCR CTCIF4 LL_DMA_ClearFlag_TC4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF4); +} + +/** + * @brief Clear Stream 5 transfer complete flag. + * @rmtoll HIFCR CTCIF5 LL_DMA_ClearFlag_TC5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF5); +} + +/** + * @brief Clear Stream 6 transfer complete flag. + * @rmtoll HIFCR CTCIF6 LL_DMA_ClearFlag_TC6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF6); +} + +/** + * @brief Clear Stream 7 transfer complete flag. + * @rmtoll HIFCR CTCIF7 LL_DMA_ClearFlag_TC7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF7); +} + +/** + * @brief Clear Stream 0 transfer error flag. + * @rmtoll LIFCR CTEIF0 LL_DMA_ClearFlag_TE0 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE0(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF0); +} + +/** + * @brief Clear Stream 1 transfer error flag. + * @rmtoll LIFCR CTEIF1 LL_DMA_ClearFlag_TE1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF1); +} + +/** + * @brief Clear Stream 2 transfer error flag. + * @rmtoll LIFCR CTEIF2 LL_DMA_ClearFlag_TE2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF2); +} + +/** + * @brief Clear Stream 3 transfer error flag. + * @rmtoll LIFCR CTEIF3 LL_DMA_ClearFlag_TE3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF3); +} + +/** + * @brief Clear Stream 4 transfer error flag. + * @rmtoll HIFCR CTEIF4 LL_DMA_ClearFlag_TE4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF4); +} + +/** + * @brief Clear Stream 5 transfer error flag. + * @rmtoll HIFCR CTEIF5 LL_DMA_ClearFlag_TE5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF5); +} + +/** + * @brief Clear Stream 6 transfer error flag. + * @rmtoll HIFCR CTEIF6 LL_DMA_ClearFlag_TE6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF6); +} + +/** + * @brief Clear Stream 7 transfer error flag. + * @rmtoll HIFCR CTEIF7 LL_DMA_ClearFlag_TE7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF7); +} + +/** + * @brief Clear Stream 0 direct mode error flag. + * @rmtoll LIFCR CDMEIF0 LL_DMA_ClearFlag_DME0 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME0(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CDMEIF0); +} + +/** + * @brief Clear Stream 1 direct mode error flag. + * @rmtoll LIFCR CDMEIF1 LL_DMA_ClearFlag_DME1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CDMEIF1); +} + +/** + * @brief Clear Stream 2 direct mode error flag. + * @rmtoll LIFCR CDMEIF2 LL_DMA_ClearFlag_DME2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CDMEIF2); +} + +/** + * @brief Clear Stream 3 direct mode error flag. + * @rmtoll LIFCR CDMEIF3 LL_DMA_ClearFlag_DME3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CDMEIF3); +} + +/** + * @brief Clear Stream 4 direct mode error flag. + * @rmtoll HIFCR CDMEIF4 LL_DMA_ClearFlag_DME4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CDMEIF4); +} + +/** + * @brief Clear Stream 5 direct mode error flag. + * @rmtoll HIFCR CDMEIF5 LL_DMA_ClearFlag_DME5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CDMEIF5); +} + +/** + * @brief Clear Stream 6 direct mode error flag. + * @rmtoll HIFCR CDMEIF6 LL_DMA_ClearFlag_DME6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CDMEIF6); +} + +/** + * @brief Clear Stream 7 direct mode error flag. + * @rmtoll HIFCR CDMEIF7 LL_DMA_ClearFlag_DME7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_DME7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CDMEIF7); +} + +/** + * @brief Clear Stream 0 FIFO error flag. + * @rmtoll LIFCR CFEIF0 LL_DMA_ClearFlag_FE0 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE0(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CFEIF0); +} + +/** + * @brief Clear Stream 1 FIFO error flag. + * @rmtoll LIFCR CFEIF1 LL_DMA_ClearFlag_FE1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CFEIF1); +} + +/** + * @brief Clear Stream 2 FIFO error flag. + * @rmtoll LIFCR CFEIF2 LL_DMA_ClearFlag_FE2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CFEIF2); +} + +/** + * @brief Clear Stream 3 FIFO error flag. + * @rmtoll LIFCR CFEIF3 LL_DMA_ClearFlag_FE3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CFEIF3); +} + +/** + * @brief Clear Stream 4 FIFO error flag. + * @rmtoll HIFCR CFEIF4 LL_DMA_ClearFlag_FE4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CFEIF4); +} + +/** + * @brief Clear Stream 5 FIFO error flag. + * @rmtoll HIFCR CFEIF5 LL_DMA_ClearFlag_FE5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CFEIF5); +} + +/** + * @brief Clear Stream 6 FIFO error flag. + * @rmtoll HIFCR CFEIF6 LL_DMA_ClearFlag_FE6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CFEIF6); +} + +/** + * @brief Clear Stream 7 FIFO error flag. + * @rmtoll HIFCR CFEIF7 LL_DMA_ClearFlag_FE7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_FE7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CFEIF7); +} + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable Half transfer interrupt. + * @rmtoll CR HTIE LL_DMA_EnableIT_HT + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE); +} + +/** + * @brief Enable Transfer error interrupt. + * @rmtoll CR TEIE LL_DMA_EnableIT_TE + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TEIE); +} + +/** + * @brief Enable Transfer complete interrupt. + * @rmtoll CR TCIE LL_DMA_EnableIT_TC + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE); +} + +/** + * @brief Enable Direct mode error interrupt. + * @rmtoll CR DMEIE LL_DMA_EnableIT_DME + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DMEIE); +} + +/** + * @brief Enable FIFO error interrupt. + * @rmtoll FCR FEIE LL_DMA_EnableIT_FE + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FEIE); +} + +/** + * @brief Disable Half transfer interrupt. + * @rmtoll CR HTIE LL_DMA_DisableIT_HT + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE); +} + +/** + * @brief Disable Transfer error interrupt. + * @rmtoll CR TEIE LL_DMA_DisableIT_TE + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TEIE); +} + +/** + * @brief Disable Transfer complete interrupt. + * @rmtoll CR TCIE LL_DMA_DisableIT_TC + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE); +} + +/** + * @brief Disable Direct mode error interrupt. + * @rmtoll CR DMEIE LL_DMA_DisableIT_DME + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DMEIE); +} + +/** + * @brief Disable FIFO error interrupt. + * @rmtoll FCR FEIE LL_DMA_DisableIT_FE + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FEIE); +} + +/** + * @brief Check if Half transfer interrup is enabled. + * @rmtoll CR HTIE LL_DMA_IsEnabledIT_HT + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE) == DMA_SxCR_HTIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Transfer error nterrup is enabled. + * @rmtoll CR TEIE LL_DMA_IsEnabledIT_TE + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TEIE) == DMA_SxCR_TEIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Transfer complete interrup is enabled. + * @rmtoll CR TCIE LL_DMA_IsEnabledIT_TC + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE) == DMA_SxCR_TCIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Direct mode error interrupt is enabled. + * @rmtoll CR DMEIE LL_DMA_IsEnabledIT_DME + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DME(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DMEIE) == DMA_SxCR_DMEIE) ? 1UL : 0UL); +} + +/** + * @brief Check if FIFO error interrup is enabled. + * @rmtoll FCR FEIE LL_DMA_IsEnabledIT_FE + * @param DMAx DMAx Instance + * @param Stream This parameter can be one of the following values: + * @arg @ref LL_DMA_STREAM_0 + * @arg @ref LL_DMA_STREAM_1 + * @arg @ref LL_DMA_STREAM_2 + * @arg @ref LL_DMA_STREAM_3 + * @arg @ref LL_DMA_STREAM_4 + * @arg @ref LL_DMA_STREAM_5 + * @arg @ref LL_DMA_STREAM_6 + * @arg @ref LL_DMA_STREAM_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_FE(DMA_TypeDef *DMAx, uint32_t Stream) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + + return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FEIE) == DMA_SxFCR_FEIE) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct); +uint32_t LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Stream); +void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMA1 || DMA2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_LL_DMA_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma2d.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma2d.h new file mode 100644 index 0000000..daea475 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dma2d.h @@ -0,0 +1,2231 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_dma2d.h + * @author MCD Application Team + * @brief Header file of DMA2D LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_DMA2D_H +#define STM32H7xx_LL_DMA2D_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (DMA2D) + +/** @defgroup DMA2D_LL DMA2D + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA2D_LL_Private_Macros DMA2D Private Macros + * @{ + */ + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA2D_LL_ES_Init_Struct DMA2D Exported Init structures + * @{ + */ + +/** + * @brief LL DMA2D Init Structure Definition + */ +typedef struct +{ + uint32_t Mode; /*!< Specifies the DMA2D transfer mode. + - This parameter can be one value of @ref DMA2D_LL_EC_MODE. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetMode(). */ + + uint32_t ColorMode; /*!< Specifies the color format of the output image. + - This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_COLOR_MODE. + + This parameter can be modified afterwards using, + unitary function @ref LL_DMA2D_SetOutputColorMode(). */ + + uint32_t OutputBlue; /*!< Specifies the Blue value of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputGreen; /*!< Specifies the Green value of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x3F if RGB565 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + + This parameter can be modified afterwards + using unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputRed; /*!< Specifies the Red value of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + + This parameter can be modified afterwards + using unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputAlpha; /*!< Specifies the Alpha channel of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x01 if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + - This parameter is not considered if RGB888 or RGB565 color mode is selected. + + This parameter can be modified afterwards using, + unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputMemoryAddress; /*!< Specifies the memory address. + - This parameter must be a number between: + Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputMemAddr(). */ + + uint32_t OutputSwapMode; /*!< Specifies the output swap mode color format of the output image. + - This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_SWAP_MODE. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputSwapMode(). */ + + uint32_t LineOffsetMode; /*!< Specifies the output line offset mode. + - This parameter can be one value of @ref DMA2D_LL_EC_LINE_OFFSET_MODE. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetLineOffsetMode(). */ + + uint32_t LineOffset; /*!< Specifies the output line offset value. + - This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetLineOffset(). */ + + uint32_t NbrOfLines; /*!< Specifies the number of lines of the area to be transferred. + - This parameter must be a number between: + Min_Data = 0x0000 and Max_Data = 0xFFFF. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetNbrOfLines(). */ + + uint32_t NbrOfPixelsPerLines; /*!< Specifies the number of pixels per lines of the area to be transferred. + - This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF. + + This parameter can be modified afterwards using, + unitary function @ref LL_DMA2D_SetNbrOfPixelsPerLines(). */ + + uint32_t AlphaInversionMode; /*!< Specifies the output alpha inversion mode. + - This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_INVERSION. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputAlphaInvMode(). */ + + uint32_t RBSwapMode; /*!< Specifies the output Red Blue swap mode. + - This parameter can be one value of @ref DMA2D_LL_EC_RED_BLUE_SWAP. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputRBSwapMode(). */ + +} LL_DMA2D_InitTypeDef; + +/** + * @brief LL DMA2D Layer Configuration Structure Definition + */ +typedef struct +{ + uint32_t MemoryAddress; /*!< Specifies the foreground or background memory address. + - This parameter must be a number between: + Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetMemAddr() for foreground layer, + - @ref LL_DMA2D_BGND_SetMemAddr() for background layer. */ + + uint32_t LineOffset; /*!< Specifies the foreground or background line offset value. + - This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetLineOffset() for foreground layer, + - @ref LL_DMA2D_BGND_SetLineOffset() for background layer. */ + + uint32_t ColorMode; /*!< Specifies the foreground or background color mode. + - This parameter can be one value of @ref DMA2D_LL_EC_INPUT_COLOR_MODE. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetColorMode() for foreground layer, + - @ref LL_DMA2D_BGND_SetColorMode() for background layer. */ + + uint32_t CLUTColorMode; /*!< Specifies the foreground or background CLUT color mode. + - This parameter can be one value of @ref DMA2D_LL_EC_CLUT_COLOR_MODE. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetCLUTColorMode() for foreground layer, + - @ref LL_DMA2D_BGND_SetCLUTColorMode() for background layer. */ + + uint32_t CLUTSize; /*!< Specifies the foreground or background CLUT size. + - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetCLUTSize() for foreground layer, + - @ref LL_DMA2D_BGND_SetCLUTSize() for background layer. */ + + uint32_t AlphaMode; /*!< Specifies the foreground or background alpha mode. + - This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_MODE. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetAlphaMode() for foreground layer, + - @ref LL_DMA2D_BGND_SetAlphaMode() for background layer. */ + + uint32_t Alpha; /*!< Specifies the foreground or background Alpha value. + - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetAlpha() for foreground layer, + - @ref LL_DMA2D_BGND_SetAlpha() for background layer. */ + + uint32_t Blue; /*!< Specifies the foreground or background Blue color value. + - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetBlueColor() for foreground layer, + - @ref LL_DMA2D_BGND_SetBlueColor() for background layer. */ + + uint32_t Green; /*!< Specifies the foreground or background Green color value. + - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetGreenColor() for foreground layer, + - @ref LL_DMA2D_BGND_SetGreenColor() for background layer. */ + + uint32_t Red; /*!< Specifies the foreground or background Red color value. + - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetRedColor() for foreground layer, + - @ref LL_DMA2D_BGND_SetRedColor() for background layer. */ + + uint32_t CLUTMemoryAddress; /*!< Specifies the foreground or background CLUT memory address. + - This parameter must be a number between: + Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetCLUTMemAddr() for foreground layer, + - @ref LL_DMA2D_BGND_SetCLUTMemAddr() for background layer. */ + + uint32_t AlphaInversionMode; /*!< Specifies the foreground or background alpha inversion mode. + - This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_INVERSION. + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetAlphaInvMode() for foreground layer, + - @ref LL_DMA2D_BGND_SetAlphaInvMode() for background layer. */ + + uint32_t RBSwapMode; /*!< Specifies the foreground or background Red Blue swap mode. + This parameter can be one value of @ref DMA2D_LL_EC_RED_BLUE_SWAP . + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetRBSwapMode() for foreground layer, + - @ref LL_DMA2D_BGND_SetRBSwapMode() for background layer. */ + + uint32_t ChromaSubSampling; /*!< Configure the chroma sub-sampling mode for the YCbCr color mode + This parameter is applicable for foreground layer only. + This parameter can be one value of @ref DMA2D_LL_CHROMA_SUB_SAMPLING + + This parameter can be modified afterwards using unitary functions + - @ref LL_DMA2D_FGND_SetChrSubSampling() for foreground layer. */ + +} LL_DMA2D_LayerCfgTypeDef; + +/** + * @brief LL DMA2D Output Color Structure Definition + */ +typedef struct +{ + uint32_t ColorMode; /*!< Specifies the color format of the output image. + - This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_COLOR_MODE. + + This parameter can be modified afterwards using + unitary function @ref LL_DMA2D_SetOutputColorMode(). */ + + uint32_t OutputBlue; /*!< Specifies the Blue value of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + + This parameter can be modified afterwards using, + unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputGreen; /*!< Specifies the Green value of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between + Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x3F if RGB565 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputRed; /*!< Specifies the Red value of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + + uint32_t OutputAlpha; /*!< Specifies the Alpha channel of the output image. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x01 if ARGB1555 color mode is selected. + - This parameter must be a number between: + Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected. + - This parameter is not considered if RGB888 or RGB565 color mode is selected. + + This parameter can be modified afterwards, + using unitary function @ref LL_DMA2D_SetOutputColor() or configuration + function @ref LL_DMA2D_ConfigOutputColor(). */ + +} LL_DMA2D_ColorTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMA2D_LL_Exported_Constants DMA2D Exported Constants + * @{ + */ + +/** @defgroup DMA2D_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMA2D_ReadReg function + * @{ + */ +#define LL_DMA2D_FLAG_CEIF DMA2D_ISR_CEIF /*!< Configuration Error Interrupt Flag */ +#define LL_DMA2D_FLAG_CTCIF DMA2D_ISR_CTCIF /*!< CLUT Transfer Complete Interrupt Flag */ +#define LL_DMA2D_FLAG_CAEIF DMA2D_ISR_CAEIF /*!< CLUT Access Error Interrupt Flag */ +#define LL_DMA2D_FLAG_TWIF DMA2D_ISR_TWIF /*!< Transfer Watermark Interrupt Flag */ +#define LL_DMA2D_FLAG_TCIF DMA2D_ISR_TCIF /*!< Transfer Complete Interrupt Flag */ +#define LL_DMA2D_FLAG_TEIF DMA2D_ISR_TEIF /*!< Transfer Error Interrupt Flag */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA2D_ReadReg and LL_DMA2D_WriteReg functions + * @{ + */ +#define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */ +#define LL_DMA2D_IT_CTCIE DMA2D_CR_CTCIE /*!< CLUT Transfer Complete Interrupt */ +#define LL_DMA2D_IT_CAEIE DMA2D_CR_CAEIE /*!< CLUT Access Error Interrupt */ +#define LL_DMA2D_IT_TWIE DMA2D_CR_TWIE /*!< Transfer Watermark Interrupt */ +#define LL_DMA2D_IT_TCIE DMA2D_CR_TCIE /*!< Transfer Complete Interrupt */ +#define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_MODE Mode + * @{ + */ +#define LL_DMA2D_MODE_M2M 0x00000000U /*!< DMA2D memory to memory transfer mode */ +#define LL_DMA2D_MODE_M2M_PFC DMA2D_CR_MODE_0 /*!< DMA2D memory to memory with pixel format conversion transfer mode */ +#define LL_DMA2D_MODE_M2M_BLEND DMA2D_CR_MODE_1 /*!< DMA2D memory to memory with blending transfer mode */ +#define LL_DMA2D_MODE_R2M (DMA2D_CR_MODE_0|DMA2D_CR_MODE_1) /*!< DMA2D register to memory transfer mode */ +#define LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG DMA2D_CR_MODE_2 /*!< DMA2D memory to memory with blending transfer mode and fixed color foreground */ +#define LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG (DMA2D_CR_MODE_0|DMA2D_CR_MODE_2) /*!< DMA2D memory to memory with blending transfer mode and fixed color background */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_OUTPUT_COLOR_MODE Output Color Mode + * @{ + */ +#define LL_DMA2D_OUTPUT_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */ +#define LL_DMA2D_OUTPUT_MODE_RGB888 DMA2D_OPFCCR_CM_0 /*!< RGB888 */ +#define LL_DMA2D_OUTPUT_MODE_RGB565 DMA2D_OPFCCR_CM_1 /*!< RGB565 */ +#define LL_DMA2D_OUTPUT_MODE_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1) /*!< ARGB1555 */ +#define LL_DMA2D_OUTPUT_MODE_ARGB4444 DMA2D_OPFCCR_CM_2 /*!< ARGB4444 */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_INPUT_COLOR_MODE Input Color Mode + * @{ + */ +#define LL_DMA2D_INPUT_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */ +#define LL_DMA2D_INPUT_MODE_RGB888 DMA2D_FGPFCCR_CM_0 /*!< RGB888 */ +#define LL_DMA2D_INPUT_MODE_RGB565 DMA2D_FGPFCCR_CM_1 /*!< RGB565 */ +#define LL_DMA2D_INPUT_MODE_ARGB1555 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1) /*!< ARGB1555 */ +#define LL_DMA2D_INPUT_MODE_ARGB4444 DMA2D_FGPFCCR_CM_2 /*!< ARGB4444 */ +#define LL_DMA2D_INPUT_MODE_L8 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_2) /*!< L8 */ +#define LL_DMA2D_INPUT_MODE_AL44 (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) /*!< AL44 */ +#define LL_DMA2D_INPUT_MODE_AL88 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) /*!< AL88 */ +#define LL_DMA2D_INPUT_MODE_L4 DMA2D_FGPFCCR_CM_3 /*!< L4 */ +#define LL_DMA2D_INPUT_MODE_A8 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_3) /*!< A8 */ +#define LL_DMA2D_INPUT_MODE_A4 (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_3) /*!< A4 */ +#define LL_DMA2D_INPUT_MODE_YCBCR (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_3) /*!< YCbCr */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_ALPHA_MODE Alpha Mode + * @{ + */ +#define LL_DMA2D_ALPHA_MODE_NO_MODIF 0x00000000U /*!< No modification of the alpha channel value */ +#define LL_DMA2D_ALPHA_MODE_REPLACE DMA2D_FGPFCCR_AM_0 /*!< Replace original alpha channel value by + programmed alpha value */ +#define LL_DMA2D_ALPHA_MODE_COMBINE DMA2D_FGPFCCR_AM_1 /*!< Replace original alpha channel value by + programmed alpha value with, + original alpha channel value */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_OUTPUT_SWAP_MODE Swap Mode + * @{ + */ +#define LL_DMA2D_SWAP_MODE_REGULAR 0x00000000U /*!< Regular order */ +#define LL_DMA2D_SWAP_MODE_TWO_BY_TWO DMA2D_OPFCCR_SB /*!< Bytes swapped two by two */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_RED_BLUE_SWAP Red Blue Swap + * @{ + */ +#define LL_DMA2D_RB_MODE_REGULAR 0x00000000U /*!< RGB or ARGB */ +#define LL_DMA2D_RB_MODE_SWAP DMA2D_FGPFCCR_RBS /*!< BGR or ABGR */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_ALPHA_INVERSION Alpha Inversion + * @{ + */ +#define LL_DMA2D_ALPHA_REGULAR 0x00000000U /*!< Regular alpha */ +#define LL_DMA2D_ALPHA_INVERTED DMA2D_FGPFCCR_AI /*!< Inverted alpha */ +/** + * @} + */ + + +/** @defgroup DMA2D_LL_EC_LINE_OFFSET_MODE Line Offset Mode + * @{ + */ +#define LL_DMA2D_LINE_OFFSET_PIXELS 0x00000000U /*!< Line offsets are expressed in pixels */ +#define LL_DMA2D_LINE_OFFSET_BYTES DMA2D_CR_LOM /*!< Line offsets are expressed in bytes */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_EC_CLUT_COLOR_MODE CLUT Color Mode + * @{ + */ +#define LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */ +#define LL_DMA2D_CLUT_COLOR_MODE_RGB888 DMA2D_FGPFCCR_CCM /*!< RGB888 */ +/** + * @} + */ + +/** @defgroup DMA2D_LL_CHROMA_SUB_SAMPLING Chroma Sub Sampling + * @{ + */ +#define LL_DMA2D_CSS_444 0x00000000U /*!< No chroma sub-sampling 4:4:4 */ +#define LL_DMA2D_CSS_422 DMA2D_FGPFCCR_CSS_0 /*!< chroma sub-sampling 4:2:2 */ +#define LL_DMA2D_CSS_420 DMA2D_FGPFCCR_CSS_1 /*!< chroma sub-sampling 4:2:0 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMA2D_LL_Exported_Macros DMA2D Exported Macros + * @{ + */ + +/** @defgroup DMA2D_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in DMA2D register. + * @param __INSTANCE__ DMA2D Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMA2D_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMA2D register. + * @param __INSTANCE__ DMA2D Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMA2D_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMA2D_LL_Exported_Functions DMA2D Exported Functions + * @{ + */ + +/** @defgroup DMA2D_LL_EF_Configuration Configuration Functions + * @{ + */ + +/** + * @brief Start a DMA2D transfer. + * @rmtoll CR START LL_DMA2D_Start + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_Start(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_START); +} + +/** + * @brief Indicate if a DMA2D transfer is ongoing. + * @rmtoll CR START LL_DMA2D_IsTransferOngoing + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsTransferOngoing(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_START) == (DMA2D_CR_START)) ? 1UL : 0UL); +} + +/** + * @brief Suspend DMA2D transfer. + * @note This API can be used to suspend automatic foreground or background CLUT loading. + * @rmtoll CR SUSP LL_DMA2D_Suspend + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_Suspend(DMA2D_TypeDef *DMA2Dx) +{ + MODIFY_REG(DMA2Dx->CR, DMA2D_CR_SUSP | DMA2D_CR_START, DMA2D_CR_SUSP); +} + +/** + * @brief Resume DMA2D transfer. + * @note This API can be used to resume automatic foreground or background CLUT loading. + * @rmtoll CR SUSP LL_DMA2D_Resume + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_Resume(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_SUSP | DMA2D_CR_START); +} + +/** + * @brief Indicate if DMA2D transfer is suspended. + * @note This API can be used to indicate whether or not automatic foreground or + * background CLUT loading is suspended. + * @rmtoll CR SUSP LL_DMA2D_IsSuspended + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsSuspended(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_SUSP) == (DMA2D_CR_SUSP)) ? 1UL : 0UL); +} + +/** + * @brief Abort DMA2D transfer. + * @note This API can be used to abort automatic foreground or background CLUT loading. + * @rmtoll CR ABORT LL_DMA2D_Abort + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_Abort(DMA2D_TypeDef *DMA2Dx) +{ + MODIFY_REG(DMA2Dx->CR, DMA2D_CR_ABORT | DMA2D_CR_START, DMA2D_CR_ABORT); +} + +/** + * @brief Indicate if DMA2D transfer is aborted. + * @note This API can be used to indicate whether or not automatic foreground or + * background CLUT loading is aborted. + * @rmtoll CR ABORT LL_DMA2D_IsAborted + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsAborted(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_ABORT) == (DMA2D_CR_ABORT)) ? 1UL : 0UL); +} + +/** + * @brief Set DMA2D mode. + * @rmtoll CR MODE LL_DMA2D_SetMode + * @param DMA2Dx DMA2D Instance + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_MODE_M2M + * @arg @ref LL_DMA2D_MODE_M2M_PFC + * @arg @ref LL_DMA2D_MODE_M2M_BLEND + * @arg @ref LL_DMA2D_MODE_R2M + * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG + * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetMode(DMA2D_TypeDef *DMA2Dx, uint32_t Mode) +{ + MODIFY_REG(DMA2Dx->CR, DMA2D_CR_MODE, Mode); +} + +/** + * @brief Return DMA2D mode + * @rmtoll CR MODE LL_DMA2D_GetMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_MODE_M2M + * @arg @ref LL_DMA2D_MODE_M2M_PFC + * @arg @ref LL_DMA2D_MODE_M2M_BLEND + * @arg @ref LL_DMA2D_MODE_R2M + * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG + * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->CR, DMA2D_CR_MODE)); +} + +/** + * @brief Set DMA2D output color mode. + * @rmtoll OPFCCR CM LL_DMA2D_SetOutputColorMode + * @param DMA2Dx DMA2D Instance + * @param ColorMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB8888 + * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB888 + * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB565 + * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB1555 + * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB4444 + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetOutputColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode) +{ + MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_CM, ColorMode); +} + +/** + * @brief Return DMA2D output color mode. + * @rmtoll OPFCCR CM LL_DMA2D_GetOutputColorMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB8888 + * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB888 + * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB565 + * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB1555 + * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB4444 + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetOutputColorMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_CM)); +} + +/** + * @brief Set DMA2D output Red Blue swap mode. + * @rmtoll OPFCCR RBS LL_DMA2D_SetOutputRBSwapMode + * @param DMA2Dx DMA2D Instance + * @param RBSwapMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_RB_MODE_REGULAR + * @arg @ref LL_DMA2D_RB_MODE_SWAP + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetOutputRBSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode) +{ + MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_RBS, RBSwapMode); +} + +/** + * @brief Return DMA2D output Red Blue swap mode. + * @rmtoll OPFCCR RBS LL_DMA2D_GetOutputRBSwapMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_RB_MODE_REGULAR + * @arg @ref LL_DMA2D_RB_MODE_SWAP + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetOutputRBSwapMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_RBS)); +} + +/** + * @brief Set DMA2D output alpha inversion mode. + * @rmtoll OPFCCR AI LL_DMA2D_SetOutputAlphaInvMode + * @param DMA2Dx DMA2D Instance + * @param AlphaInversionMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_REGULAR + * @arg @ref LL_DMA2D_ALPHA_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetOutputAlphaInvMode(DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode) +{ + MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_AI, AlphaInversionMode); +} + +/** + * @brief Return DMA2D output alpha inversion mode. + * @rmtoll OPFCCR AI LL_DMA2D_GetOutputAlphaInvMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_REGULAR + * @arg @ref LL_DMA2D_ALPHA_INVERTED + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetOutputAlphaInvMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_AI)); +} + + +/** + * @brief Set DMA2D output swap mode. + * @rmtoll OPFCCR SB LL_DMA2D_SetOutputSwapMode + * @param DMA2Dx DMA2D Instance + * @param OutputSwapMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_SWAP_MODE_REGULAR + * @arg @ref LL_DMA2D_SWAP_MODE_TWO_BY_TWO + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetOutputSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t OutputSwapMode) +{ + MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_SB, OutputSwapMode); +} + +/** + * @brief Return DMA2D output swap mode. + * @rmtoll OPFCCR SB LL_DMA2D_GetOutputSwapMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_SWAP_MODE_REGULAR + * @arg @ref LL_DMA2D_SWAP_MODE_TWO_BY_TWO + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetOutputSwapMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_SB)); +} + +/** + * @brief Set DMA2D line offset mode. + * @rmtoll CR LOM LL_DMA2D_SetLineOffsetMode + * @param DMA2Dx DMA2D Instance + * @param LineOffsetMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_LINE_OFFSET_PIXELS + * @arg @ref LL_DMA2D_LINE_OFFSET_BYTES + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetLineOffsetMode(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffsetMode) +{ + MODIFY_REG(DMA2Dx->CR, DMA2D_CR_LOM, LineOffsetMode); +} + +/** + * @brief Return DMA2D line offset mode. + * @rmtoll CR LOM LL_DMA2D_GetLineOffsetMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_LINE_OFFSET_PIXELS + * @arg @ref LL_DMA2D_LINE_OFFSET_BYTES + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetLineOffsetMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->CR, DMA2D_CR_LOM)); +} + +/** + * @brief Set DMA2D line offset, expressed on 14 bits ([13:0] bits). + * @rmtoll OOR LO LL_DMA2D_SetLineOffset + * @param DMA2Dx DMA2D Instance + * @param LineOffset Value between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset) +{ + MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); +} + +/** + * @brief Return DMA2D line offset, expressed on 14 bits ([13:0] bits). + * @rmtoll OOR LO LL_DMA2D_GetLineOffset + * @param DMA2Dx DMA2D Instance + * @retval Line offset value between Min_Data=0 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetLineOffset(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); +} + +/** + * @brief Set DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits). + * @rmtoll NLR PL LL_DMA2D_SetNbrOfPixelsPerLines + * @param DMA2Dx DMA2D Instance + * @param NbrOfPixelsPerLines Value between Min_Data=0 and Max_Data=0x3FFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetNbrOfPixelsPerLines(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfPixelsPerLines) +{ + MODIFY_REG(DMA2Dx->NLR, DMA2D_NLR_PL, (NbrOfPixelsPerLines << DMA2D_NLR_PL_Pos)); +} + +/** + * @brief Return DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits) + * @rmtoll NLR PL LL_DMA2D_GetNbrOfPixelsPerLines + * @param DMA2Dx DMA2D Instance + * @retval Number of pixels per lines value between Min_Data=0 and Max_Data=0x3FFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfPixelsPerLines(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->NLR, DMA2D_NLR_PL) >> DMA2D_NLR_PL_Pos); +} + +/** + * @brief Set DMA2D number of lines, expressed on 16 bits ([15:0] bits). + * @rmtoll NLR NL LL_DMA2D_SetNbrOfLines + * @param DMA2Dx DMA2D Instance + * @param NbrOfLines Value between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetNbrOfLines(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines) +{ + MODIFY_REG(DMA2Dx->NLR, DMA2D_NLR_NL, NbrOfLines); +} + +/** + * @brief Return DMA2D number of lines, expressed on 16 bits ([15:0] bits). + * @rmtoll NLR NL LL_DMA2D_GetNbrOfLines + * @param DMA2Dx DMA2D Instance + * @retval Number of lines value between Min_Data=0 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfLines(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->NLR, DMA2D_NLR_NL)); +} + +/** + * @brief Set DMA2D output memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll OMAR MA LL_DMA2D_SetOutputMemAddr + * @param DMA2Dx DMA2D Instance + * @param OutputMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetOutputMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t OutputMemoryAddress) +{ + LL_DMA2D_WriteReg(DMA2Dx, OMAR, OutputMemoryAddress); +} + +/** + * @brief Get DMA2D output memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll OMAR MA LL_DMA2D_GetOutputMemAddr + * @param DMA2Dx DMA2D Instance + * @retval Output memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetOutputMemAddr(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, OMAR)); +} + +/** + * @brief Set DMA2D output color, expressed on 32 bits ([31:0] bits). + * @note Output color format depends on output color mode, ARGB8888, RGB888, + * RGB565, ARGB1555 or ARGB4444. + * @note LL_DMA2D_ConfigOutputColor() API may be used instead if colors values formatting + * with respect to color mode is not done by the user code. + * @rmtoll OCOLR BLUE LL_DMA2D_SetOutputColor\n + * OCOLR GREEN LL_DMA2D_SetOutputColor\n + * OCOLR RED LL_DMA2D_SetOutputColor\n + * OCOLR ALPHA LL_DMA2D_SetOutputColor + * @param DMA2Dx DMA2D Instance + * @param OutputColor Value between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetOutputColor(DMA2D_TypeDef *DMA2Dx, uint32_t OutputColor) +{ + MODIFY_REG(DMA2Dx->OCOLR, (DMA2D_OCOLR_BLUE_1 | DMA2D_OCOLR_GREEN_1 | DMA2D_OCOLR_RED_1 | DMA2D_OCOLR_ALPHA_1), \ + OutputColor); +} + +/** + * @brief Get DMA2D output color, expressed on 32 bits ([31:0] bits). + * @note Alpha channel and red, green, blue color values must be retrieved from the returned + * value based on the output color mode (ARGB8888, RGB888, RGB565, ARGB1555 or ARGB4444) + * as set by @ref LL_DMA2D_SetOutputColorMode. + * @rmtoll OCOLR BLUE LL_DMA2D_GetOutputColor\n + * OCOLR GREEN LL_DMA2D_GetOutputColor\n + * OCOLR RED LL_DMA2D_GetOutputColor\n + * OCOLR ALPHA LL_DMA2D_GetOutputColor + * @param DMA2Dx DMA2D Instance + * @retval Output color value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetOutputColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->OCOLR, \ + (DMA2D_OCOLR_BLUE_1 | DMA2D_OCOLR_GREEN_1 | DMA2D_OCOLR_RED_1 | DMA2D_OCOLR_ALPHA_1))); +} + +/** + * @brief Set DMA2D line watermark, expressed on 16 bits ([15:0] bits). + * @rmtoll LWR LW LL_DMA2D_SetLineWatermark + * @param DMA2Dx DMA2D Instance + * @param LineWatermark Value between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetLineWatermark(DMA2D_TypeDef *DMA2Dx, uint32_t LineWatermark) +{ + MODIFY_REG(DMA2Dx->LWR, DMA2D_LWR_LW, LineWatermark); +} + +/** + * @brief Return DMA2D line watermark, expressed on 16 bits ([15:0] bits). + * @rmtoll LWR LW LL_DMA2D_GetLineWatermark + * @param DMA2Dx DMA2D Instance + * @retval Line watermark value between Min_Data=0 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetLineWatermark(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->LWR, DMA2D_LWR_LW)); +} + +/** + * @brief Set DMA2D dead time, expressed on 8 bits ([7:0] bits). + * @rmtoll AMTCR DT LL_DMA2D_SetDeadTime + * @param DMA2Dx DMA2D Instance + * @param DeadTime Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_SetDeadTime(DMA2D_TypeDef *DMA2Dx, uint32_t DeadTime) +{ + MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); +} + +/** + * @brief Return DMA2D dead time, expressed on 8 bits ([7:0] bits). + * @rmtoll AMTCR DT LL_DMA2D_GetDeadTime + * @param DMA2Dx DMA2D Instance + * @retval Dead time value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_GetDeadTime(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); +} + +/** + * @brief Enable DMA2D dead time functionality. + * @rmtoll AMTCR EN LL_DMA2D_EnableDeadTime + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableDeadTime(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); +} + +/** + * @brief Disable DMA2D dead time functionality. + * @rmtoll AMTCR EN LL_DMA2D_DisableDeadTime + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableDeadTime(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); +} + +/** + * @brief Indicate if DMA2D dead time functionality is enabled. + * @rmtoll AMTCR EN LL_DMA2D_IsEnabledDeadTime + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledDeadTime(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); +} + +/** @defgroup DMA2D_LL_EF_FGND_Configuration Foreground Configuration Functions + * @{ + */ + +/** + * @brief Set DMA2D foreground memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll FGMAR MA LL_DMA2D_FGND_SetMemAddr + * @param DMA2Dx DMA2D Instance + * @param MemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress) +{ + LL_DMA2D_WriteReg(DMA2Dx, FGMAR, MemoryAddress); +} + +/** + * @brief Get DMA2D foreground memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll FGMAR MA LL_DMA2D_FGND_GetMemAddr + * @param DMA2Dx DMA2D Instance + * @retval Foreground memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetMemAddr(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGMAR)); +} + +/** + * @brief Enable DMA2D foreground CLUT loading. + * @rmtoll FGPFCCR START LL_DMA2D_FGND_EnableCLUTLoad + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_EnableCLUTLoad(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_START); +} + +/** + * @brief Indicate if DMA2D foreground CLUT loading is enabled. + * @rmtoll FGPFCCR START LL_DMA2D_FGND_IsEnabledCLUTLoad + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_IsEnabledCLUTLoad(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_START) == (DMA2D_FGPFCCR_START)) ? 1UL : 0UL); +} + +/** + * @brief Set DMA2D foreground color mode. + * @rmtoll FGPFCCR CM LL_DMA2D_FGND_SetColorMode + * @param DMA2Dx DMA2D Instance + * @param ColorMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB565 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444 + * @arg @ref LL_DMA2D_INPUT_MODE_L8 + * @arg @ref LL_DMA2D_INPUT_MODE_AL44 + * @arg @ref LL_DMA2D_INPUT_MODE_AL88 + * @arg @ref LL_DMA2D_INPUT_MODE_L4 + * @arg @ref LL_DMA2D_INPUT_MODE_A8 + * @arg @ref LL_DMA2D_INPUT_MODE_A4 + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CM, ColorMode); +} + +/** + * @brief Return DMA2D foreground color mode. + * @rmtoll FGPFCCR CM LL_DMA2D_FGND_GetColorMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB565 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444 + * @arg @ref LL_DMA2D_INPUT_MODE_L8 + * @arg @ref LL_DMA2D_INPUT_MODE_AL44 + * @arg @ref LL_DMA2D_INPUT_MODE_AL88 + * @arg @ref LL_DMA2D_INPUT_MODE_L4 + * @arg @ref LL_DMA2D_INPUT_MODE_A8 + * @arg @ref LL_DMA2D_INPUT_MODE_A4 + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetColorMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CM)); +} + +/** + * @brief Set DMA2D foreground alpha mode. + * @rmtoll FGPFCCR AM LL_DMA2D_FGND_SetAlphaMode + * @param DMA2Dx DMA2D Instance + * @param AphaMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF + * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE + * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetAlphaMode(DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AM, AphaMode); +} + +/** + * @brief Return DMA2D foreground alpha mode. + * @rmtoll FGPFCCR AM LL_DMA2D_FGND_GetAlphaMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF + * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE + * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AM)); +} + +/** + * @brief Set DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_SetAlpha + * @param DMA2Dx DMA2D Instance + * @param Alpha Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetAlpha(DMA2D_TypeDef *DMA2Dx, uint32_t Alpha) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_ALPHA, (Alpha << DMA2D_FGPFCCR_ALPHA_Pos)); +} + +/** + * @brief Return DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_GetAlpha + * @param DMA2Dx DMA2D Instance + * @retval Alpha value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlpha(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_ALPHA) >> DMA2D_FGPFCCR_ALPHA_Pos); +} + +/** + * @brief Set DMA2D foreground Red Blue swap mode. + * @rmtoll FGPFCCR RBS LL_DMA2D_FGND_SetRBSwapMode + * @param DMA2Dx DMA2D Instance + * @param RBSwapMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_RB_MODE_REGULAR + * @arg @ref LL_DMA2D_RB_MODE_SWAP + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetRBSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_RBS, RBSwapMode); +} + +/** + * @brief Return DMA2D foreground Red Blue swap mode. + * @rmtoll FGPFCCR RBS LL_DMA2D_FGND_GetRBSwapMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_RB_MODE_REGULAR + * @arg @ref LL_DMA2D_RB_MODE_SWAP + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRBSwapMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_RBS)); +} + +/** + * @brief Set DMA2D foreground alpha inversion mode. + * @rmtoll FGPFCCR AI LL_DMA2D_FGND_SetAlphaInvMode + * @param DMA2Dx DMA2D Instance + * @param AlphaInversionMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_REGULAR + * @arg @ref LL_DMA2D_ALPHA_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetAlphaInvMode(DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AI, AlphaInversionMode); +} + +/** + * @brief Return DMA2D foreground alpha inversion mode. + * @rmtoll FGPFCCR AI LL_DMA2D_FGND_GetAlphaInvMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_REGULAR + * @arg @ref LL_DMA2D_ALPHA_INVERTED + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaInvMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AI)); +} + +/** + * @brief Set DMA2D foreground line offset, expressed on 14 bits ([13:0] bits). + * @rmtoll FGOR LO LL_DMA2D_FGND_SetLineOffset + * @param DMA2Dx DMA2D Instance + * @param LineOffset Value between Min_Data=0 and Max_Data=0x3FF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset) +{ + MODIFY_REG(DMA2Dx->FGOR, DMA2D_FGOR_LO, LineOffset); +} + +/** + * @brief Return DMA2D foreground line offset, expressed on 14 bits ([13:0] bits). + * @rmtoll FGOR LO LL_DMA2D_FGND_GetLineOffset + * @param DMA2Dx DMA2D Instance + * @retval Foreground line offset value between Min_Data=0 and Max_Data=0x3FF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetLineOffset(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGOR, DMA2D_FGOR_LO)); +} + +/** + * @brief Set DMA2D foreground color values, expressed on 24 bits ([23:0] bits). + * @rmtoll FGCOLR RED LL_DMA2D_FGND_SetColor + * @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetColor + * @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetColor + * @param DMA2Dx DMA2D Instance + * @param Red Value between Min_Data=0 and Max_Data=0xFF + * @param Green Value between Min_Data=0 and Max_Data=0xFF + * @param Blue Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue) +{ + MODIFY_REG(DMA2Dx->FGCOLR, (DMA2D_FGCOLR_RED | DMA2D_FGCOLR_GREEN | DMA2D_FGCOLR_BLUE), \ + ((Red << DMA2D_FGCOLR_RED_Pos) | (Green << DMA2D_FGCOLR_GREEN_Pos) | Blue)); +} + +/** + * @brief Set DMA2D foreground red color value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGCOLR RED LL_DMA2D_FGND_SetRedColor + * @param DMA2Dx DMA2D Instance + * @param Red Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red) +{ + MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_RED, (Red << DMA2D_FGCOLR_RED_Pos)); +} + +/** + * @brief Return DMA2D foreground red color value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGCOLR RED LL_DMA2D_FGND_GetRedColor + * @param DMA2Dx DMA2D Instance + * @retval Red color value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRedColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_RED) >> DMA2D_FGCOLR_RED_Pos); +} + +/** + * @brief Set DMA2D foreground green color value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetGreenColor + * @param DMA2Dx DMA2D Instance + * @param Green Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t Green) +{ + MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_GREEN, (Green << DMA2D_FGCOLR_GREEN_Pos)); +} + +/** + * @brief Return DMA2D foreground green color value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGCOLR GREEN LL_DMA2D_FGND_GetGreenColor + * @param DMA2Dx DMA2D Instance + * @retval Green color value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetGreenColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_GREEN) >> DMA2D_FGCOLR_GREEN_Pos); +} + +/** + * @brief Set DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetBlueColor + * @param DMA2Dx DMA2D Instance + * @param Blue Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t Blue) +{ + MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_BLUE, Blue); +} + +/** + * @brief Return DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits). + * @rmtoll FGCOLR BLUE LL_DMA2D_FGND_GetBlueColor + * @param DMA2Dx DMA2D Instance + * @retval Blue color value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetBlueColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_BLUE)); +} + +/** + * @brief Set DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll FGCMAR MA LL_DMA2D_FGND_SetCLUTMemAddr + * @param DMA2Dx DMA2D Instance + * @param CLUTMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress) +{ + LL_DMA2D_WriteReg(DMA2Dx, FGCMAR, CLUTMemoryAddress); +} + +/** + * @brief Get DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll FGCMAR MA LL_DMA2D_FGND_GetCLUTMemAddr + * @param DMA2Dx DMA2D Instance + * @retval Foreground CLUT memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGCMAR)); +} + +/** + * @brief Set DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits). + * @rmtoll FGPFCCR CS LL_DMA2D_FGND_SetCLUTSize + * @param DMA2Dx DMA2D Instance + * @param CLUTSize Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetCLUTSize(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CS, (CLUTSize << DMA2D_FGPFCCR_CS_Pos)); +} + +/** + * @brief Get DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits). + * @rmtoll FGPFCCR CS LL_DMA2D_FGND_GetCLUTSize + * @param DMA2Dx DMA2D Instance + * @retval Foreground CLUT size value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTSize(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CS) >> DMA2D_FGPFCCR_CS_Pos); +} + +/** + * @brief Set DMA2D foreground CLUT color mode. + * @rmtoll FGPFCCR CCM LL_DMA2D_FGND_SetCLUTColorMode + * @param DMA2Dx DMA2D Instance + * @param CLUTColorMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888 + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetCLUTColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CCM, CLUTColorMode); +} + +/** + * @brief Return DMA2D foreground CLUT color mode. + * @rmtoll FGPFCCR CCM LL_DMA2D_FGND_GetCLUTColorMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888 + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTColorMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CCM)); +} + +/** + * @brief Set DMA2D foreground Chroma Sub Sampling (for YCbCr input color mode). + * @rmtoll FGPFCCR CSS LL_DMA2D_FGND_SetChrSubSampling + * @param DMA2Dx DMA2D Instance + * @param ChromaSubSampling This parameter can be one of the following values: + * @arg @ref LL_DMA2D_CSS_444 + * @arg @ref LL_DMA2D_CSS_422 + * @arg @ref LL_DMA2D_CSS_420 + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_FGND_SetChrSubSampling(DMA2D_TypeDef *DMA2Dx, uint32_t ChromaSubSampling) +{ + MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CSS, ChromaSubSampling); +} + +/** + * @brief Return DMA2D foreground Chroma Sub Sampling (for YCbCr input color mode). + * @rmtoll FGPFCCR CSS LL_DMA2D_FGND_GetChrSubSampling + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_CSS_444 + * @arg @ref LL_DMA2D_CSS_422 + * @arg @ref LL_DMA2D_CSS_420 + */ +__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetChrSubSampling(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CSS)); +} +/** + * @} + */ + +/** @defgroup DMA2D_LL_EF_BGND_Configuration Background Configuration Functions + * @{ + */ + +/** + * @brief Set DMA2D background memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll BGMAR MA LL_DMA2D_BGND_SetMemAddr + * @param DMA2Dx DMA2D Instance + * @param MemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress) +{ + LL_DMA2D_WriteReg(DMA2Dx, BGMAR, MemoryAddress); +} + +/** + * @brief Get DMA2D background memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll BGMAR MA LL_DMA2D_BGND_GetMemAddr + * @param DMA2Dx DMA2D Instance + * @retval Background memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetMemAddr(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGMAR)); +} + +/** + * @brief Enable DMA2D background CLUT loading. + * @rmtoll BGPFCCR START LL_DMA2D_BGND_EnableCLUTLoad + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_EnableCLUTLoad(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_START); +} + +/** + * @brief Indicate if DMA2D background CLUT loading is enabled. + * @rmtoll BGPFCCR START LL_DMA2D_BGND_IsEnabledCLUTLoad + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_IsEnabledCLUTLoad(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_START) == (DMA2D_BGPFCCR_START)) ? 1UL : 0UL); +} + +/** + * @brief Set DMA2D background color mode. + * @rmtoll BGPFCCR CM LL_DMA2D_BGND_SetColorMode + * @param DMA2Dx DMA2D Instance + * @param ColorMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB565 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444 + * @arg @ref LL_DMA2D_INPUT_MODE_L8 + * @arg @ref LL_DMA2D_INPUT_MODE_AL44 + * @arg @ref LL_DMA2D_INPUT_MODE_AL88 + * @arg @ref LL_DMA2D_INPUT_MODE_L4 + * @arg @ref LL_DMA2D_INPUT_MODE_A8 + * @arg @ref LL_DMA2D_INPUT_MODE_A4 + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CM, ColorMode); +} + +/** + * @brief Return DMA2D background color mode. + * @rmtoll BGPFCCR CM LL_DMA2D_BGND_GetColorMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB888 + * @arg @ref LL_DMA2D_INPUT_MODE_RGB565 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555 + * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444 + * @arg @ref LL_DMA2D_INPUT_MODE_L8 + * @arg @ref LL_DMA2D_INPUT_MODE_AL44 + * @arg @ref LL_DMA2D_INPUT_MODE_AL88 + * @arg @ref LL_DMA2D_INPUT_MODE_L4 + * @arg @ref LL_DMA2D_INPUT_MODE_A8 + * @arg @ref LL_DMA2D_INPUT_MODE_A4 + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetColorMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CM)); +} + +/** + * @brief Set DMA2D background alpha mode. + * @rmtoll BGPFCCR AM LL_DMA2D_BGND_SetAlphaMode + * @param DMA2Dx DMA2D Instance + * @param AphaMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF + * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE + * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetAlphaMode(DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AM, AphaMode); +} + +/** + * @brief Return DMA2D background alpha mode. + * @rmtoll BGPFCCR AM LL_DMA2D_BGND_GetAlphaMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF + * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE + * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlphaMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AM)); +} + +/** + * @brief Set DMA2D background alpha value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_SetAlpha + * @param DMA2Dx DMA2D Instance + * @param Alpha Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetAlpha(DMA2D_TypeDef *DMA2Dx, uint32_t Alpha) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_ALPHA, (Alpha << DMA2D_BGPFCCR_ALPHA_Pos)); +} + +/** + * @brief Return DMA2D background alpha value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_GetAlpha + * @param DMA2Dx DMA2D Instance + * @retval Alpha value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlpha(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_ALPHA) >> DMA2D_BGPFCCR_ALPHA_Pos); +} + +/** + * @brief Set DMA2D background Red Blue swap mode. + * @rmtoll BGPFCCR RBS LL_DMA2D_BGND_SetRBSwapMode + * @param DMA2Dx DMA2D Instance + * @param RBSwapMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_RB_MODE_REGULAR + * @arg @ref LL_DMA2D_RB_MODE_SWAP + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetRBSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_RBS, RBSwapMode); +} + +/** + * @brief Return DMA2D background Red Blue swap mode. + * @rmtoll BGPFCCR RBS LL_DMA2D_BGND_GetRBSwapMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_RB_MODE_REGULAR + * @arg @ref LL_DMA2D_RB_MODE_SWAP + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetRBSwapMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_RBS)); +} + +/** + * @brief Set DMA2D background alpha inversion mode. + * @rmtoll BGPFCCR AI LL_DMA2D_BGND_SetAlphaInvMode + * @param DMA2Dx DMA2D Instance + * @param AlphaInversionMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_REGULAR + * @arg @ref LL_DMA2D_ALPHA_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetAlphaInvMode(DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AI, AlphaInversionMode); +} + +/** + * @brief Return DMA2D background alpha inversion mode. + * @rmtoll BGPFCCR AI LL_DMA2D_BGND_GetAlphaInvMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_ALPHA_REGULAR + * @arg @ref LL_DMA2D_ALPHA_INVERTED + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlphaInvMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AI)); +} + +/** + * @brief Set DMA2D background line offset, expressed on 14 bits ([13:0] bits). + * @rmtoll BGOR LO LL_DMA2D_BGND_SetLineOffset + * @param DMA2Dx DMA2D Instance + * @param LineOffset Value between Min_Data=0 and Max_Data=0x3FF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset) +{ + MODIFY_REG(DMA2Dx->BGOR, DMA2D_BGOR_LO, LineOffset); +} + +/** + * @brief Return DMA2D background line offset, expressed on 14 bits ([13:0] bits). + * @rmtoll BGOR LO LL_DMA2D_BGND_GetLineOffset + * @param DMA2Dx DMA2D Instance + * @retval Background line offset value between Min_Data=0 and Max_Data=0x3FF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetLineOffset(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGOR, DMA2D_BGOR_LO)); +} + +/** + * @brief Set DMA2D background color values, expressed on 24 bits ([23:0] bits). + * @rmtoll BGCOLR RED LL_DMA2D_BGND_SetColor + * @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetColor + * @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetColor + * @param DMA2Dx DMA2D Instance + * @param Red Value between Min_Data=0 and Max_Data=0xFF + * @param Green Value between Min_Data=0 and Max_Data=0xFF + * @param Blue Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue) +{ + MODIFY_REG(DMA2Dx->BGCOLR, (DMA2D_BGCOLR_RED | DMA2D_BGCOLR_GREEN | DMA2D_BGCOLR_BLUE), \ + ((Red << DMA2D_BGCOLR_RED_Pos) | (Green << DMA2D_BGCOLR_GREEN_Pos) | Blue)); +} + +/** + * @brief Set DMA2D background red color value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGCOLR RED LL_DMA2D_BGND_SetRedColor + * @param DMA2Dx DMA2D Instance + * @param Red Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red) +{ + MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_RED, (Red << DMA2D_BGCOLR_RED_Pos)); +} + +/** + * @brief Return DMA2D background red color value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGCOLR RED LL_DMA2D_BGND_GetRedColor + * @param DMA2Dx DMA2D Instance + * @retval Red color value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetRedColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_RED) >> DMA2D_BGCOLR_RED_Pos); +} + +/** + * @brief Set DMA2D background green color value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetGreenColor + * @param DMA2Dx DMA2D Instance + * @param Green Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t Green) +{ + MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_GREEN, (Green << DMA2D_BGCOLR_GREEN_Pos)); +} + +/** + * @brief Return DMA2D background green color value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGCOLR GREEN LL_DMA2D_BGND_GetGreenColor + * @param DMA2Dx DMA2D Instance + * @retval Green color value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetGreenColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_GREEN) >> DMA2D_BGCOLR_GREEN_Pos); +} + +/** + * @brief Set DMA2D background blue color value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetBlueColor + * @param DMA2Dx DMA2D Instance + * @param Blue Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t Blue) +{ + MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_BLUE, Blue); +} + +/** + * @brief Return DMA2D background blue color value, expressed on 8 bits ([7:0] bits). + * @rmtoll BGCOLR BLUE LL_DMA2D_BGND_GetBlueColor + * @param DMA2Dx DMA2D Instance + * @retval Blue color value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetBlueColor(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_BLUE)); +} + +/** + * @brief Set DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll BGCMAR MA LL_DMA2D_BGND_SetCLUTMemAddr + * @param DMA2Dx DMA2D Instance + * @param CLUTMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress) +{ + LL_DMA2D_WriteReg(DMA2Dx, BGCMAR, CLUTMemoryAddress); +} + +/** + * @brief Get DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits). + * @rmtoll BGCMAR MA LL_DMA2D_BGND_GetCLUTMemAddr + * @param DMA2Dx DMA2D Instance + * @retval Background CLUT memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGCMAR)); +} + +/** + * @brief Set DMA2D background CLUT size, expressed on 8 bits ([7:0] bits). + * @rmtoll BGPFCCR CS LL_DMA2D_BGND_SetCLUTSize + * @param DMA2Dx DMA2D Instance + * @param CLUTSize Value between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetCLUTSize(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CS, (CLUTSize << DMA2D_BGPFCCR_CS_Pos)); +} + +/** + * @brief Get DMA2D background CLUT size, expressed on 8 bits ([7:0] bits). + * @rmtoll BGPFCCR CS LL_DMA2D_BGND_GetCLUTSize + * @param DMA2Dx DMA2D Instance + * @retval Background CLUT size value between Min_Data=0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTSize(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CS) >> DMA2D_BGPFCCR_CS_Pos); +} + +/** + * @brief Set DMA2D background CLUT color mode. + * @rmtoll BGPFCCR CCM LL_DMA2D_BGND_SetCLUTColorMode + * @param DMA2Dx DMA2D Instance + * @param CLUTColorMode This parameter can be one of the following values: + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888 + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_BGND_SetCLUTColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode) +{ + MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CCM, CLUTColorMode); +} + +/** + * @brief Return DMA2D background CLUT color mode. + * @rmtoll BGPFCCR CCM LL_DMA2D_BGND_GetCLUTColorMode + * @param DMA2Dx DMA2D Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 + * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888 + */ +__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTColorMode(DMA2D_TypeDef *DMA2Dx) +{ + return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CCM)); +} + +/** + * @} + */ + +/** + * @} + */ + + +/** @defgroup DMA2D_LL_EF_FLAG_MANAGEMENT Flag Management + * @{ + */ + +/** + * @brief Check if the DMA2D Configuration Error Interrupt Flag is set or not + * @rmtoll ISR CEIF LL_DMA2D_IsActiveFlag_CE + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CE(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CEIF) == (DMA2D_ISR_CEIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D CLUT Transfer Complete Interrupt Flag is set or not + * @rmtoll ISR CTCIF LL_DMA2D_IsActiveFlag_CTC + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CTC(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CTCIF) == (DMA2D_ISR_CTCIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D CLUT Access Error Interrupt Flag is set or not + * @rmtoll ISR CAEIF LL_DMA2D_IsActiveFlag_CAE + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CAE(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CAEIF) == (DMA2D_ISR_CAEIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D Transfer Watermark Interrupt Flag is set or not + * @rmtoll ISR TWIF LL_DMA2D_IsActiveFlag_TW + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TW(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TWIF) == (DMA2D_ISR_TWIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D Transfer Complete Interrupt Flag is set or not + * @rmtoll ISR TCIF LL_DMA2D_IsActiveFlag_TC + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TC(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TCIF) == (DMA2D_ISR_TCIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D Transfer Error Interrupt Flag is set or not + * @rmtoll ISR TEIF LL_DMA2D_IsActiveFlag_TE + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TE(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TEIF) == (DMA2D_ISR_TEIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear DMA2D Configuration Error Interrupt Flag + * @rmtoll IFCR CCEIF LL_DMA2D_ClearFlag_CE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_ClearFlag_CE(DMA2D_TypeDef *DMA2Dx) +{ + WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CCEIF); +} + +/** + * @brief Clear DMA2D CLUT Transfer Complete Interrupt Flag + * @rmtoll IFCR CCTCIF LL_DMA2D_ClearFlag_CTC + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_ClearFlag_CTC(DMA2D_TypeDef *DMA2Dx) +{ + WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CCTCIF); +} + +/** + * @brief Clear DMA2D CLUT Access Error Interrupt Flag + * @rmtoll IFCR CAECIF LL_DMA2D_ClearFlag_CAE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_ClearFlag_CAE(DMA2D_TypeDef *DMA2Dx) +{ + WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CAECIF); +} + +/** + * @brief Clear DMA2D Transfer Watermark Interrupt Flag + * @rmtoll IFCR CTWIF LL_DMA2D_ClearFlag_TW + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_ClearFlag_TW(DMA2D_TypeDef *DMA2Dx) +{ + WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTWIF); +} + +/** + * @brief Clear DMA2D Transfer Complete Interrupt Flag + * @rmtoll IFCR CTCIF LL_DMA2D_ClearFlag_TC + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_ClearFlag_TC(DMA2D_TypeDef *DMA2Dx) +{ + WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTCIF); +} + +/** + * @brief Clear DMA2D Transfer Error Interrupt Flag + * @rmtoll IFCR CTEIF LL_DMA2D_ClearFlag_TE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_ClearFlag_TE(DMA2D_TypeDef *DMA2Dx) +{ + WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTEIF); +} + +/** + * @} + */ + +/** @defgroup DMA2D_LL_EF_IT_MANAGEMENT Interruption Management + * @{ + */ + +/** + * @brief Enable Configuration Error Interrupt + * @rmtoll CR CEIE LL_DMA2D_EnableIT_CE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableIT_CE(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); +} + +/** + * @brief Enable CLUT Transfer Complete Interrupt + * @rmtoll CR CTCIE LL_DMA2D_EnableIT_CTC + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableIT_CTC(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE); +} + +/** + * @brief Enable CLUT Access Error Interrupt + * @rmtoll CR CAEIE LL_DMA2D_EnableIT_CAE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableIT_CAE(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE); +} + +/** + * @brief Enable Transfer Watermark Interrupt + * @rmtoll CR TWIE LL_DMA2D_EnableIT_TW + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableIT_TW(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_TWIE); +} + +/** + * @brief Enable Transfer Complete Interrupt + * @rmtoll CR TCIE LL_DMA2D_EnableIT_TC + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableIT_TC(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_TCIE); +} + +/** + * @brief Enable Transfer Error Interrupt + * @rmtoll CR TEIE LL_DMA2D_EnableIT_TE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_EnableIT_TE(DMA2D_TypeDef *DMA2Dx) +{ + SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); +} + +/** + * @brief Disable Configuration Error Interrupt + * @rmtoll CR CEIE LL_DMA2D_DisableIT_CE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableIT_CE(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); +} + +/** + * @brief Disable CLUT Transfer Complete Interrupt + * @rmtoll CR CTCIE LL_DMA2D_DisableIT_CTC + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableIT_CTC(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE); +} + +/** + * @brief Disable CLUT Access Error Interrupt + * @rmtoll CR CAEIE LL_DMA2D_DisableIT_CAE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableIT_CAE(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE); +} + +/** + * @brief Disable Transfer Watermark Interrupt + * @rmtoll CR TWIE LL_DMA2D_DisableIT_TW + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableIT_TW(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TWIE); +} + +/** + * @brief Disable Transfer Complete Interrupt + * @rmtoll CR TCIE LL_DMA2D_DisableIT_TC + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableIT_TC(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TCIE); +} + +/** + * @brief Disable Transfer Error Interrupt + * @rmtoll CR TEIE LL_DMA2D_DisableIT_TE + * @param DMA2Dx DMA2D Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA2D_DisableIT_TE(DMA2D_TypeDef *DMA2Dx) +{ + CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); +} + +/** + * @brief Check if the DMA2D Configuration Error interrupt source is enabled or disabled. + * @rmtoll CR CEIE LL_DMA2D_IsEnabledIT_CE + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CE(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D CLUT Transfer Complete interrupt source is enabled or disabled. + * @rmtoll CR CTCIE LL_DMA2D_IsEnabledIT_CTC + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CTC(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE) == (DMA2D_CR_CTCIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D CLUT Access Error interrupt source is enabled or disabled. + * @rmtoll CR CAEIE LL_DMA2D_IsEnabledIT_CAE + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CAE(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE) == (DMA2D_CR_CAEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D Transfer Watermark interrupt source is enabled or disabled. + * @rmtoll CR TWIE LL_DMA2D_IsEnabledIT_TW + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TW(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TWIE) == (DMA2D_CR_TWIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D Transfer Complete interrupt source is enabled or disabled. + * @rmtoll CR TCIE LL_DMA2D_IsEnabledIT_TC + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TC(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TCIE) == (DMA2D_CR_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the DMA2D Transfer Error interrupt source is enabled or disabled. + * @rmtoll CR TEIE LL_DMA2D_IsEnabledIT_TE + * @param DMA2Dx DMA2D Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TE(DMA2D_TypeDef *DMA2Dx) +{ + return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); +} + + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA2D_LL_EF_Init_Functions Initialization and De-initialization Functions + * @{ + */ + +ErrorStatus LL_DMA2D_DeInit(DMA2D_TypeDef *DMA2Dx); +ErrorStatus LL_DMA2D_Init(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_InitTypeDef *DMA2D_InitStruct); +void LL_DMA2D_StructInit(LL_DMA2D_InitTypeDef *DMA2D_InitStruct); +void LL_DMA2D_ConfigLayer(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg, uint32_t LayerIdx); +void LL_DMA2D_LayerCfgStructInit(LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg); +void LL_DMA2D_ConfigOutputColor(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_ColorTypeDef *DMA2D_ColorStruct); +uint32_t LL_DMA2D_GetOutputBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode); +uint32_t LL_DMA2D_GetOutputGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode); +uint32_t LL_DMA2D_GetOutputRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode); +uint32_t LL_DMA2D_GetOutputAlphaColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode); +void LL_DMA2D_ConfigSize(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines, uint32_t NbrOfPixelsPerLines); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (DMA2D) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_DMA2D_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dmamux.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dmamux.h new file mode 100644 index 0000000..bf4cffa --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_dmamux.h @@ -0,0 +1,2436 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_dmamux.h + * @author MCD Application Team + * @brief Header file of DMAMUX LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_DMAMUX_H +#define STM32H7xx_LL_DMAMUX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (DMAMUX1) || defined (DMAMUX2) + +/** @defgroup DMAMUX_LL DMAMUX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Private_Constants DMAMUX Private Constants + * @{ + */ +/* Define used to get DMAMUX CCR register size */ +#define DMAMUX_CCR_SIZE 0x00000004U + +/* Define used to get DMAMUX RGCR register size */ +#define DMAMUX_RGCR_SIZE 0x00000004U + +/* Define used to get DMAMUX RequestGenerator offset */ +#define DMAMUX_REQ_GEN_OFFSET (DMAMUX1_RequestGenerator0_BASE - DMAMUX1_BASE) +/* Define used to get DMAMUX Channel Status offset */ +#define DMAMUX_CH_STATUS_OFFSET (DMAMUX1_ChannelStatus_BASE - DMAMUX1_BASE) +/* Define used to get DMAMUX RequestGenerator status offset */ +#define DMAMUX_REQ_GEN_STATUS_OFFSET (DMAMUX1_RequestGenStatus_BASE - DMAMUX1_BASE) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Constants DMAMUX Exported Constants + * @{ + */ +/** @defgroup DMAMUX_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_WriteReg function + * @{ + */ +#define LL_DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#define LL_DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#define LL_DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#define LL_DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#define LL_DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12 /*!< Synchronization Event Overrun Flag Channel 12 */ +#define LL_DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13 /*!< Synchronization Event Overrun Flag Channel 13 */ +#define LL_DMAMUX_CFR_CSOF14 DMAMUX_CFR_CSOF14 /*!< Synchronization Event Overrun Flag Channel 14 */ +#define LL_DMAMUX_CFR_CSOF15 DMAMUX_CFR_CSOF15 /*!< Synchronization Event Overrun Flag Channel 15 */ +#define LL_DMAMUX_RGCFR_RGCOF0 DMAMUX_RGCFR_COF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF1 DMAMUX_RGCFR_COF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF2 DMAMUX_RGCFR_COF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF3 DMAMUX_RGCFR_COF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF4 DMAMUX_RGCFR_COF4 /*!< Request Generator 4 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF5 DMAMUX_RGCFR_COF5 /*!< Request Generator 5 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF6 DMAMUX_RGCFR_COF6 /*!< Request Generator 6 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF7 DMAMUX_RGCFR_COF7 /*!< Request Generator 7 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_ReadReg function + * @{ + */ +#define LL_DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#define LL_DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#define LL_DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#define LL_DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#define LL_DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12 /*!< Synchronization Event Overrun Flag Channel 12 */ +#define LL_DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13 /*!< Synchronization Event Overrun Flag Channel 13 */ +#define LL_DMAMUX_CSR_SOF14 DMAMUX_CSR_SOF14 /*!< Synchronization Event Overrun Flag Channel 14 */ +#define LL_DMAMUX_CSR_SOF15 DMAMUX_CSR_SOF15 /*!< Synchronization Event Overrun Flag Channel 15 */ +#define LL_DMAMUX_RGSR_RGOF0 DMAMUX_RGSR_OF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF1 DMAMUX_RGSR_OF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF2 DMAMUX_RGSR_OF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF3 DMAMUX_RGSR_OF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF4 DMAMUX_RGSR_OF4 /*!< Request Generator 4 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF5 DMAMUX_RGSR_OF5 /*!< Request Generator 5 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF6 DMAMUX_RGSR_OF6 /*!< Request Generator 6 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF7 DMAMUX_RGSR_OF7 /*!< Request Generator 7 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMAMUX_WriteReg functions + * @{ + */ +#define LL_DMAMUX_CCR_SOIE DMAMUX_CxCR_SOIE /*!< Synchronization Event Overrun Interrupt */ +#define LL_DMAMUX_RGCR_RGOIE DMAMUX_RGxCR_OIE /*!< Request Generation Trigger Event Overrun Interrupt */ +/** + * @} + */ + +/** @defgroup DMAMUX1_Request_selection DMAMUX1 Request selection + * @brief DMAMUX1 Request selection + * @{ + */ +/* DMAMUX1 requests */ +#define LL_DMAMUX1_REQ_MEM2MEM 0U /*!< memory to memory transfer */ +#define LL_DMAMUX1_REQ_GENERATOR0 1U /*!< DMAMUX1 request generator 0 */ +#define LL_DMAMUX1_REQ_GENERATOR1 2U /*!< DMAMUX1 request generator 1 */ +#define LL_DMAMUX1_REQ_GENERATOR2 3U /*!< DMAMUX1 request generator 2 */ +#define LL_DMAMUX1_REQ_GENERATOR3 4U /*!< DMAMUX1 request generator 3 */ +#define LL_DMAMUX1_REQ_GENERATOR4 5U /*!< DMAMUX1 request generator 4 */ +#define LL_DMAMUX1_REQ_GENERATOR5 6U /*!< DMAMUX1 request generator 5 */ +#define LL_DMAMUX1_REQ_GENERATOR6 7U /*!< DMAMUX1 request generator 6 */ +#define LL_DMAMUX1_REQ_GENERATOR7 8U /*!< DMAMUX1 request generator 7 */ +#define LL_DMAMUX1_REQ_ADC1 9U /*!< DMAMUX1 ADC1 request */ +#define LL_DMAMUX1_REQ_ADC2 10U /*!< DMAMUX1 ADC2 request */ +#define LL_DMAMUX1_REQ_TIM1_CH1 11U /*!< DMAMUX1 TIM1 CH1 request */ +#define LL_DMAMUX1_REQ_TIM1_CH2 12U /*!< DMAMUX1 TIM1 CH2 request */ +#define LL_DMAMUX1_REQ_TIM1_CH3 13U /*!< DMAMUX1 TIM1 CH3 request */ +#define LL_DMAMUX1_REQ_TIM1_CH4 14U /*!< DMAMUX1 TIM1 CH4 request */ +#define LL_DMAMUX1_REQ_TIM1_UP 15U /*!< DMAMUX1 TIM1 UP request */ +#define LL_DMAMUX1_REQ_TIM1_TRIG 16U /*!< DMAMUX1 TIM1 TRIG request */ +#define LL_DMAMUX1_REQ_TIM1_COM 17U /*!< DMAMUX1 TIM1 COM request */ +#define LL_DMAMUX1_REQ_TIM2_CH1 18U /*!< DMAMUX1 TIM2 CH1 request */ +#define LL_DMAMUX1_REQ_TIM2_CH2 19U /*!< DMAMUX1 TIM2 CH2 request */ +#define LL_DMAMUX1_REQ_TIM2_CH3 20U /*!< DMAMUX1 TIM2 CH3 request */ +#define LL_DMAMUX1_REQ_TIM2_CH4 21U /*!< DMAMUX1 TIM2 CH4 request */ +#define LL_DMAMUX1_REQ_TIM2_UP 22U /*!< DMAMUX1 TIM2 UP request */ +#define LL_DMAMUX1_REQ_TIM3_CH1 23U /*!< DMAMUX1 TIM3 CH1 request */ +#define LL_DMAMUX1_REQ_TIM3_CH2 24U /*!< DMAMUX1 TIM3 CH2 request */ +#define LL_DMAMUX1_REQ_TIM3_CH3 25U /*!< DMAMUX1 TIM3 CH3 request */ +#define LL_DMAMUX1_REQ_TIM3_CH4 26U /*!< DMAMUX1 TIM3 CH4 request */ +#define LL_DMAMUX1_REQ_TIM3_UP 27U /*!< DMAMUX1 TIM3 UP request */ +#define LL_DMAMUX1_REQ_TIM3_TRIG 28U /*!< DMAMUX1 TIM3 TRIG request */ +#define LL_DMAMUX1_REQ_TIM4_CH1 29U /*!< DMAMUX1 TIM4 CH1 request */ +#define LL_DMAMUX1_REQ_TIM4_CH2 30U /*!< DMAMUX1 TIM4 CH2 request */ +#define LL_DMAMUX1_REQ_TIM4_CH3 31U /*!< DMAMUX1 TIM4 CH3 request */ +#define LL_DMAMUX1_REQ_TIM4_UP 32U /*!< DMAMUX1 TIM4 UP request */ +#define LL_DMAMUX1_REQ_I2C1_RX 33U /*!< DMAMUX1 I2C1 RX request */ +#define LL_DMAMUX1_REQ_I2C1_TX 34U /*!< DMAMUX1 I2C1 TX request */ +#define LL_DMAMUX1_REQ_I2C2_RX 35U /*!< DMAMUX1 I2C2 RX request */ +#define LL_DMAMUX1_REQ_I2C2_TX 36U /*!< DMAMUX1 I2C2 TX request */ +#define LL_DMAMUX1_REQ_SPI1_RX 37U /*!< DMAMUX1 SPI1 RX request */ +#define LL_DMAMUX1_REQ_SPI1_TX 38U /*!< DMAMUX1 SPI1 TX request */ +#define LL_DMAMUX1_REQ_SPI2_RX 39U /*!< DMAMUX1 SPI2 RX request */ +#define LL_DMAMUX1_REQ_SPI2_TX 40U /*!< DMAMUX1 SPI2 TX request */ +#define LL_DMAMUX1_REQ_USART1_RX 41U /*!< DMAMUX1 USART1 RX request */ +#define LL_DMAMUX1_REQ_USART1_TX 42U /*!< DMAMUX1 USART1 TX request */ +#define LL_DMAMUX1_REQ_USART2_RX 43U /*!< DMAMUX1 USART2 RX request */ +#define LL_DMAMUX1_REQ_USART2_TX 44U /*!< DMAMUX1 USART2 TX request */ +#define LL_DMAMUX1_REQ_USART3_RX 45U /*!< DMAMUX1 USART3 RX request */ +#define LL_DMAMUX1_REQ_USART3_TX 46U /*!< DMAMUX1 USART3 TX request */ +#define LL_DMAMUX1_REQ_TIM8_CH1 47U /*!< DMAMUX1 TIM8 CH1 request */ +#define LL_DMAMUX1_REQ_TIM8_CH2 48U /*!< DMAMUX1 TIM8 CH2 request */ +#define LL_DMAMUX1_REQ_TIM8_CH3 49U /*!< DMAMUX1 TIM8 CH3 request */ +#define LL_DMAMUX1_REQ_TIM8_CH4 50U /*!< DMAMUX1 TIM8 CH4 request */ +#define LL_DMAMUX1_REQ_TIM8_UP 51U /*!< DMAMUX1 TIM8 UP request */ +#define LL_DMAMUX1_REQ_TIM8_TRIG 52U /*!< DMAMUX1 TIM8 TRIG request */ +#define LL_DMAMUX1_REQ_TIM8_COM 53U /*!< DMAMUX1 TIM8 COM request */ +#define LL_DMAMUX1_REQ_TIM5_CH1 55U /*!< DMAMUX1 TIM5 CH1 request */ +#define LL_DMAMUX1_REQ_TIM5_CH2 56U /*!< DMAMUX1 TIM5 CH2 request */ +#define LL_DMAMUX1_REQ_TIM5_CH3 57U /*!< DMAMUX1 TIM5 CH3 request */ +#define LL_DMAMUX1_REQ_TIM5_CH4 58U /*!< DMAMUX1 TIM5 CH4 request */ +#define LL_DMAMUX1_REQ_TIM5_UP 59U /*!< DMAMUX1 TIM5 UP request */ +#define LL_DMAMUX1_REQ_TIM5_TRIG 60U /*!< DMAMUX1 TIM5 TRIG request */ +#define LL_DMAMUX1_REQ_SPI3_RX 61U /*!< DMAMUX1 SPI3 RX request */ +#define LL_DMAMUX1_REQ_SPI3_TX 62U /*!< DMAMUX1 SPI3 TX request */ +#define LL_DMAMUX1_REQ_UART4_RX 63U /*!< DMAMUX1 UART4 RX request */ +#define LL_DMAMUX1_REQ_UART4_TX 64U /*!< DMAMUX1 UART4 TX request */ +#define LL_DMAMUX1_REQ_UART5_RX 65U /*!< DMAMUX1 UART5 RX request */ +#define LL_DMAMUX1_REQ_UART5_TX 66U /*!< DMAMUX1 UART5 TX request */ +#define LL_DMAMUX1_REQ_DAC1_CH1 67U /*!< DMAMUX1 DAC1 Channel 1 request */ +#define LL_DMAMUX1_REQ_DAC1_CH2 68U /*!< DMAMUX1 DAC1 Channel 2 request */ +#define LL_DMAMUX1_REQ_TIM6_UP 69U /*!< DMAMUX1 TIM6 UP request */ +#define LL_DMAMUX1_REQ_TIM7_UP 70U /*!< DMAMUX1 TIM7 UP request */ +#define LL_DMAMUX1_REQ_USART6_RX 71U /*!< DMAMUX1 USART6 RX request */ +#define LL_DMAMUX1_REQ_USART6_TX 72U /*!< DMAMUX1 USART6 TX request */ +#define LL_DMAMUX1_REQ_I2C3_RX 73U /*!< DMAMUX1 I2C3 RX request */ +#define LL_DMAMUX1_REQ_I2C3_TX 74U /*!< DMAMUX1 I2C3 TX request */ +#if defined (PSSI) +#define LL_DMAMUX1_REQ_DCMI_PSSI 75U /*!< DMAMUX1 DCMI/PSSI request */ +#define LL_DMAMUX1_REQ_DCMI LL_DMAMUX1_REQ_DCMI_PSSI /* Legacy define */ +#else +#define LL_DMAMUX1_REQ_DCMI 75U /*!< DMAMUX1 DCMI request */ +#endif /* PSSI */ +#define LL_DMAMUX1_REQ_CRYP_IN 76U /*!< DMAMUX1 CRYP IN request */ +#define LL_DMAMUX1_REQ_CRYP_OUT 77U /*!< DMAMUX1 CRYP OUT request */ +#define LL_DMAMUX1_REQ_HASH_IN 78U /*!< DMAMUX1 HASH IN request */ +#define LL_DMAMUX1_REQ_UART7_RX 79U /*!< DMAMUX1 UART7 RX request */ +#define LL_DMAMUX1_REQ_UART7_TX 80U /*!< DMAMUX1 UART7 TX request */ +#define LL_DMAMUX1_REQ_UART8_RX 81U /*!< DMAMUX1 UART8 RX request */ +#define LL_DMAMUX1_REQ_UART8_TX 82U /*!< DMAMUX1 UART8 TX request */ +#define LL_DMAMUX1_REQ_SPI4_RX 83U /*!< DMAMUX1 SPI4 RX request */ +#define LL_DMAMUX1_REQ_SPI4_TX 84U /*!< DMAMUX1 SPI4 TX request */ +#define LL_DMAMUX1_REQ_SPI5_RX 85U /*!< DMAMUX1 SPI5 RX request */ +#define LL_DMAMUX1_REQ_SPI5_TX 86U /*!< DMAMUX1 SPI5 TX request */ +#define LL_DMAMUX1_REQ_SAI1_A 87U /*!< DMAMUX1 SAI1 A request */ +#define LL_DMAMUX1_REQ_SAI1_B 88U /*!< DMAMUX1 SAI1 B request */ +#if defined(SAI2) +#define LL_DMAMUX1_REQ_SAI2_A 89U /*!< DMAMUX1 SAI2 A request */ +#define LL_DMAMUX1_REQ_SAI2_B 90U /*!< DMAMUX1 SAI2 B request */ +#endif /* SAI2 */ +#define LL_DMAMUX1_REQ_SWPMI_RX 91U /*!< DMAMUX1 SWPMI RX request */ +#define LL_DMAMUX1_REQ_SWPMI_TX 92U /*!< DMAMUX1 SWPMI TX request */ +#define LL_DMAMUX1_REQ_SPDIF_RX_DT 93U /*!< DMAMUX1 SPDIF RXDT request */ +#define LL_DMAMUX1_REQ_SPDIF_RX_CS 94U /*!< DMAMUX1 SPDIF RXCS request */ +#if defined (HRTIM1) +#define LL_DMAMUX1_REQ_HRTIM_MASTER 95U /*!< DMAMUX1 HRTIM1 Master request 1 */ +#define LL_DMAMUX1_REQ_HRTIM_TIMER_A 96U /*!< DMAMUX1 HRTIM1 Timer A request 2 */ +#define LL_DMAMUX1_REQ_HRTIM_TIMER_B 97U /*!< DMAMUX1 HRTIM1 Timer B request 3 */ +#define LL_DMAMUX1_REQ_HRTIM_TIMER_C 98U /*!< DMAMUX1 HRTIM1 Timer C request 4 */ +#define LL_DMAMUX1_REQ_HRTIM_TIMER_D 99U /*!< DMAMUX1 HRTIM1 Timer D request 5 */ +#define LL_DMAMUX1_REQ_HRTIM_TIMER_E 100U /*!< DMAMUX1 HRTIM1 Timer E request 6 */ +#endif /* HRTIM1 */ +#define LL_DMAMUX1_REQ_DFSDM1_FLT0 101U /*!< DMAMUX1 DFSDM1 Filter0 request */ +#define LL_DMAMUX1_REQ_DFSDM1_FLT1 102U /*!< DMAMUX1 DFSDM1 Filter1 request */ +#define LL_DMAMUX1_REQ_DFSDM1_FLT2 103U /*!< DMAMUX1 DFSDM1 Filter2 request */ +#define LL_DMAMUX1_REQ_DFSDM1_FLT3 104U /*!< DMAMUX1 DFSDM1 Filter3 request */ +#define LL_DMAMUX1_REQ_TIM15_CH1 105U /*!< DMAMUX1 TIM15 CH1 request */ +#define LL_DMAMUX1_REQ_TIM15_UP 106U /*!< DMAMUX1 TIM15 UP request */ +#define LL_DMAMUX1_REQ_TIM15_TRIG 107U /*!< DMAMUX1 TIM15 TRIG request */ +#define LL_DMAMUX1_REQ_TIM15_COM 108U /*!< DMAMUX1 TIM15 COM request */ +#define LL_DMAMUX1_REQ_TIM16_CH1 109U /*!< DMAMUX1 TIM16 CH1 request */ +#define LL_DMAMUX1_REQ_TIM16_UP 110U /*!< DMAMUX1 TIM16 UP request */ +#define LL_DMAMUX1_REQ_TIM17_CH1 111U /*!< DMAMUX1 TIM17 CH1 request */ +#define LL_DMAMUX1_REQ_TIM17_UP 112U /*!< DMAMUX1 TIM17 UP request */ +#if defined (SAI3) +#define LL_DMAMUX1_REQ_SAI3_A 113U /*!< DMAMUX1 SAI3 A request */ +#define LL_DMAMUX1_REQ_SAI3_B 114U /*!< DMAMUX1 SAI3 B request */ +#endif /* SAI3 */ +#if defined (ADC3) +#define LL_DMAMUX1_REQ_ADC3 115U /*!< DMAMUX1 ADC3 request */ +#endif /* ADC3 */ +#if defined (UART9) +#define LL_DMAMUX1_REQ_UART9_RX 116U /*!< DMAMUX1 UART9 RX request */ +#define LL_DMAMUX1_REQ_UART9_TX 117U /*!< DMAMUX1 UART9 TX request */ +#endif /* UART9 */ +#if defined (USART10) +#define LL_DMAMUX1_REQ_USART10_RX 118U /*!< DMAMUX1 USART10 RX request */ +#define LL_DMAMUX1_REQ_USART10_TX 119U /*!< DMAMUX1 USART10 TX request */ +#endif /* USART10 */ +#if defined(FMAC) +#define LL_DMAMUX1_REQ_FMAC_READ 120U /*!< DMAMUX1 FMAC Read request */ +#define LL_DMAMUX1_REQ_FMAC_WRITE 121U /*!< DMAMUX1 FMAC Write request */ +#endif /* FMAC */ +#if defined(CORDIC) +#define LL_DMAMUX1_REQ_CORDIC_READ 122U /*!< DMAMUX1 CORDIC Read request */ +#define LL_DMAMUX1_REQ_CORDIC_WRITE 123U /*!< DMAMUX1 CORDIC Write request */ +#endif /* CORDIC */ +#if defined(I2C5) +#define LL_DMAMUX1_REQ_I2C5_RX 124U /*!< DMAMUX1 I2C5 RX request */ +#define LL_DMAMUX1_REQ_I2C5_TX 125U /*!< DMAMUX1 I2C5 TX request */ +#endif /* I2C5 */ +#if defined(TIM23) +#define LL_DMAMUX1_REQ_TIM23_CH1 126U /*!< DMAMUX1 TIM23 CH1 request */ +#define LL_DMAMUX1_REQ_TIM23_CH2 127U /*!< DMAMUX1 TIM23 CH2 request */ +#define LL_DMAMUX1_REQ_TIM23_CH3 128U /*!< DMAMUX1 TIM23 CH3 request */ +#define LL_DMAMUX1_REQ_TIM23_CH4 129U /*!< DMAMUX1 TIM23 CH4 request */ +#define LL_DMAMUX1_REQ_TIM23_UP 130U /*!< DMAMUX1 TIM23 UP request */ +#define LL_DMAMUX1_REQ_TIM23_TRIG 131U /*!< DMAMUX1 TIM23 TRIG request */ +#endif /* TIM23 */ +#if defined(TIM24) +#define LL_DMAMUX1_REQ_TIM24_CH1 132U /*!< DMAMUX1 TIM24 CH1 request */ +#define LL_DMAMUX1_REQ_TIM24_CH2 133U /*!< DMAMUX1 TIM24 CH2 request */ +#define LL_DMAMUX1_REQ_TIM24_CH3 134U /*!< DMAMUX1 TIM24 CH3 request */ +#define LL_DMAMUX1_REQ_TIM24_CH4 135U /*!< DMAMUX1 TIM24 CH4 request */ +#define LL_DMAMUX1_REQ_TIM24_UP 136U /*!< DMAMUX1 TIM24 UP request */ +#define LL_DMAMUX1_REQ_TIM24_TRIG 137U /*!< DMAMUX1 TIM24 TRIG request */ +#endif /* TIM24 */ +/** + * @} + */ + +/** @defgroup DMAMUX2_Request_selection DMAMUX2 Request selection + * @brief DMAMUX2 Request selection + * @{ + */ +/* DMAMUX2 requests */ +#define LL_DMAMUX2_REQ_MEM2MEM 0U /*!< memory to memory transfer */ +#define LL_DMAMUX2_REQ_GENERATOR0 1U /*!< DMAMUX2 request generator 0 */ +#define LL_DMAMUX2_REQ_GENERATOR1 2U /*!< DMAMUX2 request generator 1 */ +#define LL_DMAMUX2_REQ_GENERATOR2 3U /*!< DMAMUX2 request generator 2 */ +#define LL_DMAMUX2_REQ_GENERATOR3 4U /*!< DMAMUX2 request generator 3 */ +#define LL_DMAMUX2_REQ_GENERATOR4 5U /*!< DMAMUX2 request generator 4 */ +#define LL_DMAMUX2_REQ_GENERATOR5 6U /*!< DMAMUX2 request generator 5 */ +#define LL_DMAMUX2_REQ_GENERATOR6 7U /*!< DMAMUX2 request generator 6 */ +#define LL_DMAMUX2_REQ_GENERATOR7 8U /*!< DMAMUX2 request generator 7 */ +#define LL_DMAMUX2_REQ_LPUART1_RX 9U /*!< DMAMUX2 LP_UART1_RX request */ +#define LL_DMAMUX2_REQ_LPUART1_TX 10U /*!< DMAMUX2 LP_UART1_TX request */ +#define LL_DMAMUX2_REQ_SPI6_RX 11U /*!< DMAMUX2 SPI6 RX request */ +#define LL_DMAMUX2_REQ_SPI6_TX 12U /*!< DMAMUX2 SPI6 TX request */ +#define LL_DMAMUX2_REQ_I2C4_RX 13U /*!< DMAMUX2 I2C4 RX request */ +#define LL_DMAMUX2_REQ_I2C4_TX 14U /*!< DMAMUX2 I2C4 TX request */ +#if defined (SAI4) +#define LL_DMAMUX2_REQ_SAI4_A 15U /*!< DMAMUX2 SAI4 A request */ +#define LL_DMAMUX2_REQ_SAI4_B 16U /*!< DMAMUX2 SAI4 B request */ +#endif /* SAI4 */ +#if defined (ADC3) +#define LL_DMAMUX2_REQ_ADC3 17U /*!< DMAMUX2 ADC3 request */ +#endif /* ADC3 */ +#if defined (DAC2) +#define LL_DMAMUX2_REQ_DAC2_CH1 17U /*!< DMAMUX2 DAC2 CH1 request */ +#endif /* DAC2 */ +#if defined (DFSDM2_Channel0) +#define LL_DMAMUX2_REQ_DFSDM2_FLT0 18U /*!< DMAMUX2 DFSDM2 Filter0 request */ +#endif /* DFSDM2_Channel0 */ +/** + * @} + */ + + +/** @defgroup DMAMUX_LL_EC_CHANNEL DMAMUX Channel + * @{ + */ +#define LL_DMAMUX_CHANNEL_0 0x00000000U /*!< DMAMUX1 Channel 0 connected to DMA1 Channel 0 , DMAMUX2 Channel 0 connected to BDMA Channel 0 */ +#define LL_DMAMUX_CHANNEL_1 0x00000001U /*!< DMAMUX1 Channel 1 connected to DMA1 Channel 1 , DMAMUX2 Channel 1 connected to BDMA Channel 1 */ +#define LL_DMAMUX_CHANNEL_2 0x00000002U /*!< DMAMUX1 Channel 2 connected to DMA1 Channel 2 , DMAMUX2 Channel 2 connected to BDMA Channel 2 */ +#define LL_DMAMUX_CHANNEL_3 0x00000003U /*!< DMAMUX1 Channel 3 connected to DMA1 Channel 3 , DMAMUX2 Channel 3 connected to BDMA Channel 3 */ +#define LL_DMAMUX_CHANNEL_4 0x00000004U /*!< DMAMUX1 Channel 4 connected to DMA1 Channel 4 , DMAMUX2 Channel 4 connected to BDMA Channel 4 */ +#define LL_DMAMUX_CHANNEL_5 0x00000005U /*!< DMAMUX1 Channel 5 connected to DMA1 Channel 5 , DMAMUX2 Channel 5 connected to BDMA Channel 5 */ +#define LL_DMAMUX_CHANNEL_6 0x00000006U /*!< DMAMUX1 Channel 6 connected to DMA1 Channel 6 , DMAMUX2 Channel 6 connected to BDMA Channel 6 */ +#define LL_DMAMUX_CHANNEL_7 0x00000007U /*!< DMAMUX1 Channel 7 connected to DMA1 Channel 7 , DMAMUX2 Channel 7 connected to BDMA Channel 7 */ +#define LL_DMAMUX_CHANNEL_8 0x00000008U /*!< DMAMUX1 Channel 8 connected to DMA2 Channel 0 */ +#define LL_DMAMUX_CHANNEL_9 0x00000009U /*!< DMAMUX1 Channel 9 connected to DMA2 Channel 1 */ +#define LL_DMAMUX_CHANNEL_10 0x0000000AU /*!< DMAMUX1 Channel 10 connected to DMA2 Channel 2 */ +#define LL_DMAMUX_CHANNEL_11 0x0000000BU /*!< DMAMUX1 Channel 11 connected to DMA2 Channel 3 */ +#define LL_DMAMUX_CHANNEL_12 0x0000000CU /*!< DMAMUX1 Channel 12 connected to DMA2 Channel 4 */ +#define LL_DMAMUX_CHANNEL_13 0x0000000DU /*!< DMAMUX1 Channel 13 connected to DMA2 Channel 5 */ +#define LL_DMAMUX_CHANNEL_14 0x0000000EU /*!< DMAMUX1 Channel 14 connected to DMA2 Channel 6 */ +#define LL_DMAMUX_CHANNEL_15 0x0000000FU /*!< DMAMUX1 Channel 15 connected to DMA2 Channel 7 */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_NO Synchronization Signal Polarity + * @{ + */ +#define LL_DMAMUX_SYNC_NO_EVENT 0x00000000U /*!< All requests are blocked */ +#define LL_DMAMUX_SYNC_POL_RISING DMAMUX_CxCR_SPOL_0 /*!< Synchronization on event on rising edge */ +#define LL_DMAMUX_SYNC_POL_FALLING DMAMUX_CxCR_SPOL_1 /*!< Synchronization on event on falling edge */ +#define LL_DMAMUX_SYNC_POL_RISING_FALLING (DMAMUX_CxCR_SPOL_0 | DMAMUX_CxCR_SPOL_1) /*!< Synchronization on event on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_EVT Synchronization Signal Event + * @{ + */ +#define LL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT 0x00000000U /*!< DMAMUX1 synchronization Signal is DMAMUX1 Channel0 Event */ +#define LL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT 0x01000000U /*!< DMAMUX1 synchronization Signal is DMAMUX1 Channel1 Event */ +#define LL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT 0x02000000U /*!< DMAMUX1 synchronization Signal is DMAMUX1 Channel2 Event */ +#define LL_DMAMUX1_SYNC_LPTIM1_OUT 0x03000000U /*!< DMAMUX1 synchronization Signal is LPTIM1 OUT */ +#define LL_DMAMUX1_SYNC_LPTIM2_OUT 0x04000000U /*!< DMAMUX1 synchronization Signal is LPTIM2 OUT */ +#define LL_DMAMUX1_SYNC_LPTIM3_OUT 0x05000000U /*!< DMAMUX1 synchronization Signal is LPTIM3 OUT */ +#define LL_DMAMUX1_SYNC_EXTI0 0x06000000U /*!< DMAMUX1 synchronization Signal is EXTI0 IT */ +#define LL_DMAMUX1_SYNC_TIM12_TRGO 0x07000000U /*!< DMAMUX1 synchronization Signal is TIM12 TRGO */ + +#define LL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT 0x00000000U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel0 Event */ +#define LL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT 0x01000000U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel1 Event */ +#define LL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT 0x02000000U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel2 Event */ +#define LL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT 0x03000000U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel3 Event */ +#define LL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT 0x04000000U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel4 Event */ +#define LL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT 0x05000000U /*!< DMAMUX2 synchronization Signal is DMAMUX2 Channel5 Event */ +#define LL_DMAMUX2_SYNC_LPUART1_RX_WKUP 0x06000000U /*!< DMAMUX2 synchronization Signal is LPUART1 RX Wakeup */ +#define LL_DMAMUX2_SYNC_LPUART1_TX_WKUP 0x07000000U /*!< DMAMUX2 synchronization Signal is LPUART1 TX Wakeup */ +#define LL_DMAMUX2_SYNC_LPTIM2_OUT 0x08000000U /*!< DMAMUX2 synchronization Signal is LPTIM2 output */ +#define LL_DMAMUX2_SYNC_LPTIM3_OUT 0x09000000U /*!< DMAMUX2 synchronization Signal is LPTIM3 output */ +#define LL_DMAMUX2_SYNC_I2C4_WKUP 0x0A000000U /*!< DMAMUX2 synchronization Signal is I2C4 Wakeup */ +#define LL_DMAMUX2_SYNC_SPI6_WKUP 0x0B000000U /*!< DMAMUX2 synchronization Signal is SPI6 Wakeup */ +#define LL_DMAMUX2_SYNC_COMP1_OUT 0x0C000000U /*!< DMAMUX2 synchronization Signal is Comparator 1 output */ +#define LL_DMAMUX2_SYNC_RTC_WKUP 0x0D000000U /*!< DMAMUX2 synchronization Signal is RTC Wakeup */ +#define LL_DMAMUX2_SYNC_EXTI0 0x0E000000U /*!< DMAMUX2 synchronization Signal is EXTI0 IT */ +#define LL_DMAMUX2_SYNC_EXTI2 0x0F000000U /*!< DMAMUX2 synchronization Signal is EXTI2 IT */ + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GENERATOR Request Generator Channel + * @{ + */ +#define LL_DMAMUX_REQ_GEN_0 0x00000000U +#define LL_DMAMUX_REQ_GEN_1 0x00000001U +#define LL_DMAMUX_REQ_GEN_2 0x00000002U +#define LL_DMAMUX_REQ_GEN_3 0x00000003U +#define LL_DMAMUX_REQ_GEN_4 0x00000004U +#define LL_DMAMUX_REQ_GEN_5 0x00000005U +#define LL_DMAMUX_REQ_GEN_6 0x00000006U +#define LL_DMAMUX_REQ_GEN_7 0x00000007U +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN_POLARITY External Request Signal Generation Polarity + * @{ + */ +#define LL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U /*!< No external DMA request generation */ +#define LL_DMAMUX_REQ_GEN_POL_RISING DMAMUX_RGxCR_GPOL_0 /*!< External DMA request generation on event on rising edge */ +#define LL_DMAMUX_REQ_GEN_POL_FALLING DMAMUX_RGxCR_GPOL_1 /*!< External DMA request generation on event on falling edge */ +#define LL_DMAMUX_REQ_GEN_POL_RISING_FALLING (DMAMUX_RGxCR_GPOL_0 | DMAMUX_RGxCR_GPOL_1) /*!< External DMA request generation on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN External Request Signal Generation + * @{ + */ +#define LL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT 0U /*!< DMAMUX1 Request generator Signal is DMAMUX1 Channel0 Event */ +#define LL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT 1U /*!< DMAMUX1 Request generator Signal is DMAMUX1 Channel1 Event */ +#define LL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT 2U /*!< DMAMUX1 Request generator Signal is DMAMUX1 Channel2 Event */ +#define LL_DMAMUX1_REQ_GEN_LPTIM1_OUT 3U /*!< DMAMUX1 Request generator Signal is LPTIM1 OUT */ +#define LL_DMAMUX1_REQ_GEN_LPTIM2_OUT 4U /*!< DMAMUX1 Request generator Signal is LPTIM2 OUT */ +#define LL_DMAMUX1_REQ_GEN_LPTIM3_OUT 5U /*!< DMAMUX1 Request generator Signal is LPTIM3 OUT */ +#define LL_DMAMUX1_REQ_GEN_EXTI0 6U /*!< DMAMUX1 Request generator Signal is EXTI0 IT */ +#define LL_DMAMUX1_REQ_GEN_TIM12_TRGO 7U /*!< DMAMUX1 Request generator Signal is TIM12 TRGO */ + +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT 0U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel0 Event */ +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT 1U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel1 Event */ +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT 2U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel2 Event */ +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT 3U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel3 Event */ +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT 4U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel4 Event */ +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT 5U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel5 Event */ +#define LL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT 6U /*!< DMAMUX2 Request generator Signal is DMAMUX2 Channel6 Event */ +#define LL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP 7U /*!< DMAMUX2 Request generator Signal is LPUART1 RX Wakeup */ +#define LL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP 8U /*!< DMAMUX2 Request generator Signal is LPUART1 TX Wakeup */ +#define LL_DMAMUX2_REQ_GEN_LPTIM2_WKUP 9U /*!< DMAMUX2 Request generator Signal is LPTIM2 Wakeup */ +#define LL_DMAMUX2_REQ_GEN_LPTIM2_OUT 10U /*!< DMAMUX2 Request generator Signal is LPTIM2 OUT */ +#define LL_DMAMUX2_REQ_GEN_LPTIM3_WKUP 11U /*!< DMAMUX2 Request generator Signal is LPTIM3 Wakeup */ +#define LL_DMAMUX2_REQ_GEN_LPTIM3_OUT 12U /*!< DMAMUX2 Request generator Signal is LPTIM3 OUT */ +#if defined (LPTIM4) +#define LL_DMAMUX2_REQ_GEN_LPTIM4_WKUP 13U /*!< DMAMUX2 Request generator Signal is LPTIM4 Wakeup */ +#endif /* LPTIM4 */ +#if defined (LPTIM5) +#define LL_DMAMUX2_REQ_GEN_LPTIM5_WKUP 14U /*!< DMAMUX2 Request generator Signal is LPTIM5 Wakeup */ +#endif /* LPTIM5 */ +#define LL_DMAMUX2_REQ_GEN_I2C4_WKUP 15U /*!< DMAMUX2 Request generator Signal is I2C4 Wakeup */ +#define LL_DMAMUX2_REQ_GEN_SPI6_WKUP 16U /*!< DMAMUX2 Request generator Signal is SPI6 Wakeup */ +#define LL_DMAMUX2_REQ_GEN_COMP1_OUT 17U /*!< DMAMUX2 Request generator Signal is Comparator 1 output */ +#define LL_DMAMUX2_REQ_GEN_COMP2_OUT 18U /*!< DMAMUX2 Request generator Signal is Comparator 2 output */ +#define LL_DMAMUX2_REQ_GEN_RTC_WKUP 19U /*!< DMAMUX2 Request generator Signal is RTC Wakeup */ +#define LL_DMAMUX2_REQ_GEN_EXTI0 20U /*!< DMAMUX2 Request generator Signal is EXTI0 */ +#define LL_DMAMUX2_REQ_GEN_EXTI2 21U /*!< DMAMUX2 Request generator Signal is EXTI2 */ +#define LL_DMAMUX2_REQ_GEN_I2C4_IT_EVT 22U /*!< DMAMUX2 Request generator Signal is I2C4 IT Event */ +#define LL_DMAMUX2_REQ_GEN_SPI6_IT 23U /*!< DMAMUX2 Request generator Signal is SPI6 IT */ +#define LL_DMAMUX2_REQ_GEN_LPUART1_TX_IT 24U /*!< DMAMUX2 Request generator Signal is LPUART1 Tx IT */ +#define LL_DMAMUX2_REQ_GEN_LPUART1_RX_IT 25U /*!< DMAMUX2 Request generator Signal is LPUART1 Rx IT */ +#if defined (ADC3) +#define LL_DMAMUX2_REQ_GEN_ADC3_IT 26U /*!< DMAMUX2 Request generator Signal is ADC3 IT */ +#define LL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT 27U /*!< DMAMUX2 Request generator Signal is ADC3 Analog Watchdog 1 output */ +#endif /* ADC3 */ +#define LL_DMAMUX2_REQ_GEN_BDMA_CH0_IT 28U /*!< DMAMUX2 Request generator Signal is BDMA Channel 0 IT */ +#define LL_DMAMUX2_REQ_GEN_BDMA_CH1_IT 29U /*!< DMAMUX2 Request generator Signal is BDMA Channel 1 IT */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Macros DMAMUX Exported Macros + * @{ + */ + +/** @defgroup DMAMUX_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMAMUX_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMAMUX_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Functions DMAMUX Exported Functions + * @{ + */ + +/** @defgroup DMAMUX_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Set DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX1 channel 0 to 7 are mapped to DMA1 channel 0 to 7. + * DMAMUX1 channel 8 to 15 are mapped to DMA2 channel 0 to 7. + * DMAMUX2 channel 0 to 7 are mapped to BDMA channel 0 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_SetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX1_REQ_MEM2MEM + * @arg @ref LL_DMAMUX1_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR4 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR5 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR6 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR7 + * @arg @ref LL_DMAMUX1_REQ_ADC1 + * @arg @ref LL_DMAMUX1_REQ_ADC2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM1_UP + * @arg @ref LL_DMAMUX1_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM1_COM + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM2_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM3_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM4_UP + * @arg @ref LL_DMAMUX1_REQ_I2C1_RX + * @arg @ref LL_DMAMUX1_REQ_I2C1_TX + * @arg @ref LL_DMAMUX1_REQ_I2C2_RX + * @arg @ref LL_DMAMUX1_REQ_I2C2_TX + * @arg @ref LL_DMAMUX1_REQ_SPI1_RX + * @arg @ref LL_DMAMUX1_REQ_SPI1_TX + * @arg @ref LL_DMAMUX1_REQ_SPI2_RX + * @arg @ref LL_DMAMUX1_REQ_SPI2_TX + * @arg @ref LL_DMAMUX1_REQ_USART1_RX + * @arg @ref LL_DMAMUX1_REQ_USART1_TX + * @arg @ref LL_DMAMUX1_REQ_USART2_RX + * @arg @ref LL_DMAMUX1_REQ_USART2_TX + * @arg @ref LL_DMAMUX1_REQ_USART3_RX + * @arg @ref LL_DMAMUX1_REQ_USART3_TX + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM8_UP + * @arg @ref LL_DMAMUX1_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM8_COM + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM5_UP + * @arg @ref LL_DMAMUX1_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX1_REQ_SPI3_RX + * @arg @ref LL_DMAMUX1_REQ_SPI3_TX + * @arg @ref LL_DMAMUX1_REQ_UART4_RX + * @arg @ref LL_DMAMUX1_REQ_UART4_TX + * @arg @ref LL_DMAMUX1_REQ_UART5_RX + * @arg @ref LL_DMAMUX1_REQ_UART5_TX + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM6_UP + * @arg @ref LL_DMAMUX1_REQ_TIM7_UP + * @arg @ref LL_DMAMUX1_REQ_USART6_RX + * @arg @ref LL_DMAMUX1_REQ_USART6_TX + * @arg @ref LL_DMAMUX1_REQ_I2C3_RX + * @arg @ref LL_DMAMUX1_REQ_I2C3_TX + * @arg @ref LL_DMAMUX1_REQ_DCMI_PSSI (*) + * @arg @ref LL_DMAMUX1_REQ_CRYP_IN + * @arg @ref LL_DMAMUX1_REQ_CRYP_OUT + * @arg @ref LL_DMAMUX1_REQ_HASH_IN + * @arg @ref LL_DMAMUX1_REQ_UART7_RX + * @arg @ref LL_DMAMUX1_REQ_UART7_TX + * @arg @ref LL_DMAMUX1_REQ_UART8_RX + * @arg @ref LL_DMAMUX1_REQ_UART8_TX + * @arg @ref LL_DMAMUX1_REQ_SPI4_RX + * @arg @ref LL_DMAMUX1_REQ_SPI4_TX + * @arg @ref LL_DMAMUX1_REQ_SPI5_RX + * @arg @ref LL_DMAMUX1_REQ_SPI5_TX + * @arg @ref LL_DMAMUX1_REQ_SAI1_A + * @arg @ref LL_DMAMUX1_REQ_SAI1_B + * @arg @ref LL_DMAMUX1_REQ_SAI2_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI2_B (*) + * @arg @ref LL_DMAMUX1_REQ_SWPMI_RX + * @arg @ref LL_DMAMUX1_REQ_SWPMI_TX + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_DT + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_CS + * @arg @ref LL_DMAMUX1_REQ_HRTIM_MASTER (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_A (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_B (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_C (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_D (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_E (*) + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX1_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM15_UP + * @arg @ref LL_DMAMUX1_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM15_COM + * @arg @ref LL_DMAMUX1_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM16_UP + * @arg @ref LL_DMAMUX1_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM17_UP + * @arg @ref LL_DMAMUX1_REQ_SAI3_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI3_B (*) + * @arg @ref LL_DMAMUX1_REQ_ADC3 (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_RX (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_TX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_RX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_TX (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_WRITE (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_WRITE(*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_RX (*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_TX (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_TRIG (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_TRIG (*) + * @arg @ref LL_DMAMUX2_REQ_MEM2MEM + * @arg @ref LL_DMAMUX2_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR4 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR5 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR6 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR7 + * @arg @ref LL_DMAMUX2_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX2_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX2_REQ_SPI6_RX + * @arg @ref LL_DMAMUX2_REQ_SPI6_TX + * @arg @ref LL_DMAMUX2_REQ_I2C4_RX + * @arg @ref LL_DMAMUX2_REQ_I2C4_TX + * @arg @ref LL_DMAMUX2_REQ_SAI4_A (*) + * @arg @ref LL_DMAMUX2_REQ_SAI4_B (*) + * @arg @ref LL_DMAMUX2_REQ_ADC3 (*) + * @arg @ref LL_DMAMUX2_REQ_DAC2_CH1 (*) + * @arg @ref LL_DMAMUX2_REQ_DFSDM2_FLT0 (*) + * + * @note (*) Availability depends on devices. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Request) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX1 channel 0 to 7 are mapped to DMA1 channel 0 to 7. + * DMAMUX1 channel 8 to 15 are mapped to DMA2 channel 0 to 7. + * DMAMUX2 channel 0 to 7 are mapped to BDMA channel 0 to 7. + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_GetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX1_REQ_MEM2MEM + * @arg @ref LL_DMAMUX1_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR4 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR5 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR6 + * @arg @ref LL_DMAMUX1_REQ_GENERATOR7 + * @arg @ref LL_DMAMUX1_REQ_ADC1 + * @arg @ref LL_DMAMUX1_REQ_ADC2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM1_UP + * @arg @ref LL_DMAMUX1_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM1_COM + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM2_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM3_UP + * @arg @ref LL_DMAMUX1_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM4_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM4_UP + * @arg @ref LL_DMAMUX1_REQ_I2C1_RX + * @arg @ref LL_DMAMUX1_REQ_I2C1_TX + * @arg @ref LL_DMAMUX1_REQ_I2C2_RX + * @arg @ref LL_DMAMUX1_REQ_I2C2_TX + * @arg @ref LL_DMAMUX1_REQ_SPI1_RX + * @arg @ref LL_DMAMUX1_REQ_SPI1_TX + * @arg @ref LL_DMAMUX1_REQ_SPI2_RX + * @arg @ref LL_DMAMUX1_REQ_SPI2_TX + * @arg @ref LL_DMAMUX1_REQ_USART1_RX + * @arg @ref LL_DMAMUX1_REQ_USART1_TX + * @arg @ref LL_DMAMUX1_REQ_USART2_RX + * @arg @ref LL_DMAMUX1_REQ_USART2_TX + * @arg @ref LL_DMAMUX1_REQ_USART3_RX + * @arg @ref LL_DMAMUX1_REQ_USART3_TX + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM8_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM8_UP + * @arg @ref LL_DMAMUX1_REQ_TIM8_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM8_COM + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH3 + * @arg @ref LL_DMAMUX1_REQ_TIM5_CH4 + * @arg @ref LL_DMAMUX1_REQ_TIM5_UP + * @arg @ref LL_DMAMUX1_REQ_TIM5_TRIG + * @arg @ref LL_DMAMUX1_REQ_SPI3_RX + * @arg @ref LL_DMAMUX1_REQ_SPI3_TX + * @arg @ref LL_DMAMUX1_REQ_UART4_RX + * @arg @ref LL_DMAMUX1_REQ_UART4_TX + * @arg @ref LL_DMAMUX1_REQ_UART5_RX + * @arg @ref LL_DMAMUX1_REQ_UART5_TX + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX1_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX1_REQ_TIM6_UP + * @arg @ref LL_DMAMUX1_REQ_TIM7_UP + * @arg @ref LL_DMAMUX1_REQ_USART6_RX + * @arg @ref LL_DMAMUX1_REQ_USART6_TX + * @arg @ref LL_DMAMUX1_REQ_I2C3_RX + * @arg @ref LL_DMAMUX1_REQ_I2C3_TX + * @arg @ref LL_DMAMUX1_REQ_DCMI_PSSI (*) + * @arg @ref LL_DMAMUX1_REQ_CRYP_IN + * @arg @ref LL_DMAMUX1_REQ_CRYP_OUT + * @arg @ref LL_DMAMUX1_REQ_HASH_IN + * @arg @ref LL_DMAMUX1_REQ_UART7_RX + * @arg @ref LL_DMAMUX1_REQ_UART7_TX + * @arg @ref LL_DMAMUX1_REQ_UART8_RX + * @arg @ref LL_DMAMUX1_REQ_UART8_TX + * @arg @ref LL_DMAMUX1_REQ_SPI4_RX + * @arg @ref LL_DMAMUX1_REQ_SPI4_TX + * @arg @ref LL_DMAMUX1_REQ_SPI5_RX + * @arg @ref LL_DMAMUX1_REQ_SPI5_TX + * @arg @ref LL_DMAMUX1_REQ_SAI1_A + * @arg @ref LL_DMAMUX1_REQ_SAI1_B + * @arg @ref LL_DMAMUX1_REQ_SAI2_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI2_B (*) + * @arg @ref LL_DMAMUX1_REQ_SWPMI_RX + * @arg @ref LL_DMAMUX1_REQ_SWPMI_TX + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_DT + * @arg @ref LL_DMAMUX1_REQ_SPDIF_RX_CS + * @arg @ref LL_DMAMUX1_REQ_HRTIM_MASTER (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_A (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_B (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_C (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_D (*) + * @arg @ref LL_DMAMUX1_REQ_HRTIM_TIMER_E (*) + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT0 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT1 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT2 + * @arg @ref LL_DMAMUX1_REQ_DFSDM1_FLT3 + * @arg @ref LL_DMAMUX1_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM15_UP + * @arg @ref LL_DMAMUX1_REQ_TIM15_TRIG + * @arg @ref LL_DMAMUX1_REQ_TIM15_COM + * @arg @ref LL_DMAMUX1_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM16_UP + * @arg @ref LL_DMAMUX1_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX1_REQ_TIM17_UP + * @arg @ref LL_DMAMUX1_REQ_SAI3_A (*) + * @arg @ref LL_DMAMUX1_REQ_SAI3_B (*) + * @arg @ref LL_DMAMUX1_REQ_ADC3 (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_RX (*) + * @arg @ref LL_DMAMUX1_REQ_UART9_TX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_RX (*) + * @arg @ref LL_DMAMUX1_REQ_USART10_TX (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_FMAC_WRITE (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_READ (*) + * @arg @ref LL_DMAMUX1_REQ_CORDIC_WRITE(*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_RX (*) + * @arg @ref LL_DMAMUX1_REQ_I2C5_TX (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM23_TRIG (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH1 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH2 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH3 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_CH4 (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_UP (*) + * @arg @ref LL_DMAMUX1_REQ_TIM24_TRIG (*) + * @arg @ref LL_DMAMUX2_REQ_MEM2MEM + * @arg @ref LL_DMAMUX2_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR4 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR5 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR6 + * @arg @ref LL_DMAMUX2_REQ_GENERATOR7 + * @arg @ref LL_DMAMUX2_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX2_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX2_REQ_SPI6_RX + * @arg @ref LL_DMAMUX2_REQ_SPI6_TX + * @arg @ref LL_DMAMUX2_REQ_I2C4_RX + * @arg @ref LL_DMAMUX2_REQ_I2C4_TX + * @arg @ref LL_DMAMUX2_REQ_SAI4_A (*) + * @arg @ref LL_DMAMUX2_REQ_SAI4_B (*) + * @arg @ref LL_DMAMUX2_REQ_ADC3 (*) + * @arg @ref LL_DMAMUX2_REQ_DAC2_CH1 (*) + * @arg @ref LL_DMAMUX2_REQ_DFSDM2_FLT0 (*) + * + * @note (*) Availability depends on devices. + * @retval None + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)(READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @rmtoll CxCR NBREQ LL_DMAMUX_SetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_NBREQ, (RequestNb - 1U) << DMAMUX_CxCR_NBREQ_Pos); +} + +/** + * @brief Get the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @rmtoll CxCR NBREQ LL_DMAMUX_GetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)((READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_NBREQ) >> DMAMUX_CxCR_NBREQ_Pos) + 1U); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is synchronized. + * @rmtoll CxCR SPOL LL_DMAMUX_SetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is synchronized. + * @rmtoll CxCR SPOL LL_DMAMUX_GetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)(READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SPOL)); +} + +/** + * @brief Enable the Event Generation on DMAMUX channel x. + * @rmtoll CxCR EGE LL_DMAMUX_EnableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Disable the Event Generation on DMAMUX channel x. + * @rmtoll CxCR EGE LL_DMAMUX_DisableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + CLEAR_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Check if the Event Generation on DMAMUX channel x is enabled or disabled. + * @rmtoll CxCR EGE LL_DMAMUX_IsEnabledEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_EGE) == (DMAMUX_CxCR_EGE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the synchronization mode. + * @rmtoll CxCR SE LL_DMAMUX_EnableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Disable the synchronization mode. + * @rmtoll CxCR SE LL_DMAMUX_DisableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + CLEAR_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Check if the synchronization mode is enabled or disabled. + * @rmtoll CxCR SE LL_DMAMUX_IsEnabledSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SE) == (DMAMUX_CxCR_SE)) ? 1UL : 0UL); +} + +/** + * @brief Set DMAMUX synchronization ID on DMAMUX Channel x. + * @rmtoll CxCR SYNC_ID LL_DMAMUX_SetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @param SyncID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM3_OUT + * @arg @ref LL_DMAMUX1_SYNC_EXTI0 + * @arg @ref LL_DMAMUX1_SYNC_TIM12_TRGO + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT + * @arg @ref LL_DMAMUX2_SYNC_LPUART1_RX_WKUP + * @arg @ref LL_DMAMUX2_SYNC_LPUART1_TX_WKUP + * @arg @ref LL_DMAMUX2_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX2_SYNC_LPTIM3_OUT + * @arg @ref LL_DMAMUX2_SYNC_I2C4_WKUP + * @arg @ref LL_DMAMUX2_SYNC_SPI6_WKUP + * @arg @ref LL_DMAMUX2_SYNC_COMP1_OUT + * @arg @ref LL_DMAMUX2_SYNC_RTC_WKUP + * @arg @ref LL_DMAMUX2_SYNC_EXTI0 + * @arg @ref LL_DMAMUX2_SYNC_EXTI2 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SYNC_ID, SyncID); +} + +/** + * @brief Get DMAMUX synchronization ID on DMAMUX Channel x. + * @rmtoll CxCR SYNC_ID LL_DMAMUX_GetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM3_OUT + * @arg @ref LL_DMAMUX1_SYNC_EXTI0 + * @arg @ref LL_DMAMUX1_SYNC_TIM12_TRGO + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT + * @arg @ref LL_DMAMUX2_SYNC_LPUART1_RX_WKUP + * @arg @ref LL_DMAMUX2_SYNC_LPUART1_TX_WKUP + * @arg @ref LL_DMAMUX2_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX2_SYNC_LPTIM3_OUT + * @arg @ref LL_DMAMUX2_SYNC_I2C4_WKUP + * @arg @ref LL_DMAMUX2_SYNC_SPI6_WKUP + * @arg @ref LL_DMAMUX2_SYNC_COMP1_OUT + * @arg @ref LL_DMAMUX2_SYNC_RTC_WKUP + * @arg @ref LL_DMAMUX2_SYNC_EXTI0 + * @arg @ref LL_DMAMUX2_SYNC_EXTI2 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)(READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SYNC_ID)); +} + +/** + * @brief Enable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_EnableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * (RequestGenChannel))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Disable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_DisableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + CLEAR_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * (RequestGenChannel))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Check if the Request Generator is enabled or disabled. + * @rmtoll RGxCR GE LL_DMAMUX_IsEnabledRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_GE) == (DMAMUX_RGxCR_GE)) ? 1UL : 0UL); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_SetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t Polarity) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_GPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_GetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_GPOL)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a generation event. + * @note This field can only be written when Generator is disabled. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_SetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestNb) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_GNBREQ, (RequestNb - 1U) << DMAMUX_RGxCR_GNBREQ_Pos); +} + +/** + * @brief Get the number of DMA request that will be autorized after a generation event. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_GetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)((READ_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_GNBREQ) >> DMAMUX_RGxCR_GNBREQ_Pos) + 1U); +} + +/** + * @brief Set DMAMUX external Request Signal ID on DMAMUX Request Generation Trigger Event Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_SetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @param RequestSignalID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT + * @arg @ref LL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT + * @arg @ref LL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT + * @arg @ref LL_DMAMUX1_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX1_REQ_GEN_LPTIM2_OUT + * @arg @ref LL_DMAMUX1_REQ_GEN_LPTIM3_OUT + * @arg @ref LL_DMAMUX1_REQ_GEN_EXTI0 + * @arg @ref LL_DMAMUX1_REQ_GEN_TIM12_TRGO + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_LPTIM2_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_LPTIM2_OUT + * @arg @ref LL_DMAMUX2_REQ_GEN_LPTIM3_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_LPTIM3_OUT + * @arg @ref LL_DMAMUX2_REQ_GEN_LPTIM4_WKUP (*) + * @arg @ref LL_DMAMUX2_REQ_GEN_LPTIM5_WKUP (*) + * @arg @ref LL_DMAMUX2_REQ_GEN_I2C4_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_SPI6_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_COMP1_OUT + * @arg @ref LL_DMAMUX2_REQ_GEN_COMP2_OUT + * @arg @ref LL_DMAMUX2_REQ_GEN_RTC_WKUP + * @arg @ref LL_DMAMUX2_REQ_GEN_EXTI0 + * @arg @ref LL_DMAMUX2_REQ_GEN_EXTI2 + * @arg @ref LL_DMAMUX2_REQ_GEN_I2C4_IT_EVT + * @arg @ref LL_DMAMUX2_REQ_GEN_SPI6_IT + * @arg @ref LL_DMAMUX2_REQ_GEN_LPUART1_TX_IT + * @arg @ref LL_DMAMUX2_REQ_GEN_LPUART1_RX_IT + * @arg @ref LL_DMAMUX2_REQ_GEN_ADC3_IT (*) + * @arg @ref LL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT (*) + * @arg @ref LL_DMAMUX2_REQ_GEN_BDMA_CH0_IT + * @arg @ref LL_DMAMUX2_REQ_GEN_BDMA_CH1_IT + * @note (*) Availability depends on devices. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestSignalID) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_SIG_ID, RequestSignalID); +} + +/** + * @brief Get DMAMUX external Request Signal ID set on DMAMUX Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_GetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT + * @arg @ref LL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX1_SYNC_LPTIM3_OUT + * @arg @ref LL_DMAMUX1_SYNC_EXTI0 + * @arg @ref LL_DMAMUX1_SYNC_TIM12_TRGO + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT + * @arg @ref LL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT + * @arg @ref LL_DMAMUX2_SYNC_LPUART1_RX_WKUP + * @arg @ref LL_DMAMUX2_SYNC_LPUART1_TX_WKUP + * @arg @ref LL_DMAMUX2_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX2_SYNC_LPTIM3_OUT + * @arg @ref LL_DMAMUX2_SYNC_I2C4_WKUP + * @arg @ref LL_DMAMUX2_SYNC_SPI6_WKUP + * @arg @ref LL_DMAMUX2_SYNC_COMP1_OUT + * @arg @ref LL_DMAMUX2_SYNC_RTC_WKUP + * @arg @ref LL_DMAMUX2_SYNC_EXTI0 + * @arg @ref LL_DMAMUX2_SYNC_EXTI2 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_SIG_ID)); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Synchronization Event Overrun Flag Channel 0. + * @rmtoll CSR SOF0 LL_DMAMUX_IsActiveFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF0) == (DMAMUX_CSR_SOF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 1. + * @rmtoll CSR SOF1 LL_DMAMUX_IsActiveFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF1) == (DMAMUX_CSR_SOF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 2. + * @rmtoll CSR SOF2 LL_DMAMUX_IsActiveFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF2) == (DMAMUX_CSR_SOF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 3. + * @rmtoll CSR SOF3 LL_DMAMUX_IsActiveFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF3) == (DMAMUX_CSR_SOF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 4. + * @rmtoll CSR SOF4 LL_DMAMUX_IsActiveFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF4) == (DMAMUX_CSR_SOF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 5. + * @rmtoll CSR SOF5 LL_DMAMUX_IsActiveFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF5) == (DMAMUX_CSR_SOF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 6. + * @rmtoll CSR SOF6 LL_DMAMUX_IsActiveFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF6) == (DMAMUX_CSR_SOF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 7. + * @rmtoll CSR SOF7 LL_DMAMUX_IsActiveFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF7) == (DMAMUX_CSR_SOF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 8. + * @rmtoll CSR SOF8 LL_DMAMUX_IsActiveFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF8) == (DMAMUX_CSR_SOF8)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 9. + * @rmtoll CSR SOF9 LL_DMAMUX_IsActiveFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF9) == (DMAMUX_CSR_SOF9)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 10. + * @rmtoll CSR SOF10 LL_DMAMUX_IsActiveFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF10) == (DMAMUX_CSR_SOF10)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 11. + * @rmtoll CSR SOF11 LL_DMAMUX_IsActiveFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF11) == (DMAMUX_CSR_SOF11)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 12. + * @rmtoll CSR SOF12 LL_DMAMUX_IsActiveFlag_SO12 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO12(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF12) == (DMAMUX_CSR_SOF12)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 13. + * @rmtoll CSR SOF13 LL_DMAMUX_IsActiveFlag_SO13 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO13(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF13) == (DMAMUX_CSR_SOF13)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 14. + * @rmtoll CSR SOF14 LL_DMAMUX_IsActiveFlag_SO14 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO14(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF14) == (DMAMUX_CSR_SOF14)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 15. + * @rmtoll CSR SOF15 LL_DMAMUX_IsActiveFlag_SO15 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO15(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CSR, DMAMUX_CSR_SOF15) == (DMAMUX_CSR_SOF15)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGSR OF0 LL_DMAMUX_IsActiveFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF0) == (DMAMUX_RGSR_OF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGSR OF1 LL_DMAMUX_IsActiveFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF1) == (DMAMUX_RGSR_OF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGSR OF2 LL_DMAMUX_IsActiveFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF2) == (DMAMUX_RGSR_OF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGSR OF3 LL_DMAMUX_IsActiveFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF3) == (DMAMUX_RGSR_OF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 4 Trigger Event Overrun Flag. + * @rmtoll RGSR OF4 LL_DMAMUX_IsActiveFlag_RGO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF4) == (DMAMUX_RGSR_OF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 5 Trigger Event Overrun Flag. + * @rmtoll RGSR OF5 LL_DMAMUX_IsActiveFlag_RGO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF5) == (DMAMUX_RGSR_OF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 6 Trigger Event Overrun Flag. + * @rmtoll RGSR OF6 LL_DMAMUX_IsActiveFlag_RGO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF6) == (DMAMUX_RGSR_OF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 7 Trigger Event Overrun Flag. + * @rmtoll RGSR OF7 LL_DMAMUX_IsActiveFlag_RGO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGSR, DMAMUX_RGSR_OF7) == (DMAMUX_RGSR_OF7)) ? 1UL : 0UL); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 0. + * @rmtoll CFR CSOF0 LL_DMAMUX_ClearFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF0); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 1. + * @rmtoll CFR CSOF1 LL_DMAMUX_ClearFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF1); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 2. + * @rmtoll CFR CSOF2 LL_DMAMUX_ClearFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF2); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 3. + * @rmtoll CFR CSOF3 LL_DMAMUX_ClearFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF3); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 4. + * @rmtoll CFR CSOF4 LL_DMAMUX_ClearFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF4); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 5. + * @rmtoll CFR CSOF5 LL_DMAMUX_ClearFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF5); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 6. + * @rmtoll CFR CSOF6 LL_DMAMUX_ClearFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF6); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 7. + * @rmtoll CFR CSOF7 LL_DMAMUX_ClearFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF7); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 8. + * @rmtoll CFR CSOF8 LL_DMAMUX_ClearFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF8); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 9. + * @rmtoll CFR CSOF9 LL_DMAMUX_ClearFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF9); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 10. + * @rmtoll CFR CSOF10 LL_DMAMUX_ClearFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF10); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 11. + * @rmtoll CFR CSOF11 LL_DMAMUX_ClearFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF11); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 12. + * @rmtoll CFR CSOF12 LL_DMAMUX_ClearFlag_SO12 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO12(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF12); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 13. + * @rmtoll CFR CSOF13 LL_DMAMUX_ClearFlag_SO13 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO13(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF13); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 14. + * @rmtoll CFR CSOF14 LL_DMAMUX_ClearFlag_SO14 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO14(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF14); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 15. + * @rmtoll CFR CSOF15 LL_DMAMUX_ClearFlag_SO15 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO15(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_ChannelStatus_TypeDef *)(dmamux_base_addr + DMAMUX_CH_STATUS_OFFSET))->CFR, DMAMUX_CFR_CSOF15); +} + +/** + * @brief Clear Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF0 LL_DMAMUX_ClearFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF0); +} + +/** + * @brief Clear Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF1 LL_DMAMUX_ClearFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF1); +} + +/** + * @brief Clear Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF2 LL_DMAMUX_ClearFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF2); +} + +/** + * @brief Clear Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF3 LL_DMAMUX_ClearFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF3); +} + +/** + * @brief Clear Request Generator 4 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF4 LL_DMAMUX_ClearFlag_RGO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF4); +} + +/** + * @brief Clear Request Generator 5 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF5 LL_DMAMUX_ClearFlag_RGO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF5); +} + +/** + * @brief Clear Request Generator 6 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF6 LL_DMAMUX_ClearFlag_RGO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF6); +} + +/** + * @brief Clear Request Generator 7 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF7 LL_DMAMUX_ClearFlag_RGO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGenStatus_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_STATUS_OFFSET))->RGCFR, DMAMUX_RGCFR_COF7); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll CxCR SOIE LL_DMAMUX_EnableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_Channel_TypeDef *)((uint32_t)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel)))))->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Disable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll CxCR SOIE LL_DMAMUX_DisableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + CLEAR_BIT(((DMAMUX_Channel_TypeDef *)((uint32_t)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel)))))->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Check if the Synchronization Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll CxCR SOIE LL_DMAMUX_IsEnabledIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @arg @ref LL_DMAMUX_CHANNEL_14 + * @arg @ref LL_DMAMUX_CHANNEL_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return (READ_BIT(((DMAMUX_Channel_TypeDef *)(dmamux_base_addr + (DMAMUX_CCR_SIZE * (Channel))))->CCR, DMAMUX_CxCR_SOIE)); +} + +/** + * @brief Enable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_EnableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + SET_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Disable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_DisableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + CLEAR_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Check if the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll RGxCR OIE LL_DMAMUX_IsEnabledIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @arg @ref LL_DMAMUX_REQ_GEN_4 + * @arg @ref LL_DMAMUX_REQ_GEN_5 + * @arg @ref LL_DMAMUX_REQ_GEN_6 + * @arg @ref LL_DMAMUX_REQ_GEN_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + uint32_t dmamux_base_addr = (uint32_t)DMAMUXx; + + return ((READ_BIT(((DMAMUX_RequestGen_TypeDef *)(dmamux_base_addr + DMAMUX_REQ_GEN_OFFSET + (DMAMUX_RGCR_SIZE * RequestGenChannel)))->RGCR, DMAMUX_RGxCR_OIE) == (DMAMUX_RGxCR_OIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMAMUX1 || DMAMUX2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_LL_DMAMUX_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_exti.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_exti.h new file mode 100644 index 0000000..885f22d --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_exti.h @@ -0,0 +1,3285 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_exti.h + * @author MCD Application Team + * @brief Header file of EXTI LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32H7xx_LL_EXTI_H +#define __STM32H7xx_LL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (EXTI) + +/** @defgroup EXTI_LL EXTI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private Macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure + * @{ + */ +typedef struct +{ + + uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + uint32_t Line_32_63; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 32 to 63 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + uint32_t Line_64_95; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 64 to 95 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines. + This parameter can be set either to ENABLE or DISABLE */ + + uint8_t Mode; /*!< Specifies the mode for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_MODE. */ + + uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */ +} LL_EXTI_InitTypeDef; + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_LL_EC_LINE LINE + * @{ + */ +#define LL_EXTI_LINE_0 EXTI_IMR1_IM0 /*!< Extended line 0 */ +#define LL_EXTI_LINE_1 EXTI_IMR1_IM1 /*!< Extended line 1 */ +#define LL_EXTI_LINE_2 EXTI_IMR1_IM2 /*!< Extended line 2 */ +#define LL_EXTI_LINE_3 EXTI_IMR1_IM3 /*!< Extended line 3 */ +#define LL_EXTI_LINE_4 EXTI_IMR1_IM4 /*!< Extended line 4 */ +#define LL_EXTI_LINE_5 EXTI_IMR1_IM5 /*!< Extended line 5 */ +#define LL_EXTI_LINE_6 EXTI_IMR1_IM6 /*!< Extended line 6 */ +#define LL_EXTI_LINE_7 EXTI_IMR1_IM7 /*!< Extended line 7 */ +#define LL_EXTI_LINE_8 EXTI_IMR1_IM8 /*!< Extended line 8 */ +#define LL_EXTI_LINE_9 EXTI_IMR1_IM9 /*!< Extended line 9 */ +#define LL_EXTI_LINE_10 EXTI_IMR1_IM10 /*!< Extended line 10 */ +#define LL_EXTI_LINE_11 EXTI_IMR1_IM11 /*!< Extended line 11 */ +#define LL_EXTI_LINE_12 EXTI_IMR1_IM12 /*!< Extended line 12 */ +#define LL_EXTI_LINE_13 EXTI_IMR1_IM13 /*!< Extended line 13 */ +#define LL_EXTI_LINE_14 EXTI_IMR1_IM14 /*!< Extended line 14 */ +#define LL_EXTI_LINE_15 EXTI_IMR1_IM15 /*!< Extended line 15 */ +#define LL_EXTI_LINE_16 EXTI_IMR1_IM16 /*!< Extended line 16 */ +#define LL_EXTI_LINE_17 EXTI_IMR1_IM17 /*!< Extended line 17 */ +#define LL_EXTI_LINE_18 EXTI_IMR1_IM18 /*!< Extended line 18 */ +#define LL_EXTI_LINE_19 EXTI_IMR1_IM19 /*!< Extended line 19 */ +#define LL_EXTI_LINE_20 EXTI_IMR1_IM20 /*!< Extended line 20 */ +#define LL_EXTI_LINE_21 EXTI_IMR1_IM21 /*!< Extended line 21 */ +#define LL_EXTI_LINE_22 EXTI_IMR1_IM22 /*!< Extended line 22 */ +#define LL_EXTI_LINE_23 EXTI_IMR1_IM23 /*!< Extended line 23 */ +#define LL_EXTI_LINE_24 EXTI_IMR1_IM24 /*!< Extended line 24 */ +#define LL_EXTI_LINE_25 EXTI_IMR1_IM25 /*!< Extended line 25 */ +#define LL_EXTI_LINE_26 EXTI_IMR1_IM26 /*!< Extended line 26 */ +#define LL_EXTI_LINE_27 EXTI_IMR1_IM27 /*!< Extended line 27 */ +#define LL_EXTI_LINE_28 EXTI_IMR1_IM28 /*!< Extended line 28 */ +#define LL_EXTI_LINE_29 EXTI_IMR1_IM29 /*!< Extended line 29 */ +#define LL_EXTI_LINE_30 EXTI_IMR1_IM30 /*!< Extended line 30 */ +#define LL_EXTI_LINE_31 EXTI_IMR1_IM31 /*!< Extended line 31 */ +#define LL_EXTI_LINE_ALL_0_31 EXTI_IMR1_IM /*!< All Extended line not reserved*/ + +#define LL_EXTI_LINE_32 EXTI_IMR2_IM32 /*!< Extended line 32 */ +#define LL_EXTI_LINE_33 EXTI_IMR2_IM33 /*!< Extended line 33 */ +#define LL_EXTI_LINE_34 EXTI_IMR2_IM34 /*!< Extended line 34 */ +#define LL_EXTI_LINE_35 EXTI_IMR2_IM35 /*!< Extended line 35 */ +#define LL_EXTI_LINE_36 EXTI_IMR2_IM36 /*!< Extended line 36 */ +#define LL_EXTI_LINE_37 EXTI_IMR2_IM37 /*!< Extended line 37 */ +#define LL_EXTI_LINE_38 EXTI_IMR2_IM38 /*!< Extended line 38 */ +#define LL_EXTI_LINE_39 EXTI_IMR2_IM39 /*!< Extended line 39 */ +#define LL_EXTI_LINE_40 EXTI_IMR2_IM40 /*!< Extended line 40 */ +#define LL_EXTI_LINE_41 EXTI_IMR2_IM41 /*!< Extended line 41 */ +#define LL_EXTI_LINE_42 EXTI_IMR2_IM42 /*!< Extended line 42 */ +#define LL_EXTI_LINE_43 EXTI_IMR2_IM43 /*!< Extended line 43 */ +#if defined(USB2_OTG_FS) +#define LL_EXTI_LINE_44 EXTI_IMR2_IM44 /*!< Extended line 44 */ +#endif /* USB2_OTG_FS */ +#if defined(DSI) +#define LL_EXTI_LINE_46 EXTI_IMR2_IM46 /*!< Extended line 46 */ +#endif /* DSI */ +#define LL_EXTI_LINE_47 EXTI_IMR2_IM47 /*!< Extended line 47 */ +#define LL_EXTI_LINE_48 EXTI_IMR2_IM48 /*!< Extended line 48 */ +#define LL_EXTI_LINE_49 EXTI_IMR2_IM49 /*!< Extended line 49 */ +#define LL_EXTI_LINE_50 EXTI_IMR2_IM50 /*!< Extended line 50 */ +#define LL_EXTI_LINE_51 EXTI_IMR2_IM51 /*!< Extended line 51 */ +#define LL_EXTI_LINE_52 EXTI_IMR2_IM52 /*!< Extended line 52 */ +#define LL_EXTI_LINE_53 EXTI_IMR2_IM53 /*!< Extended line 53 */ +#define LL_EXTI_LINE_54 EXTI_IMR2_IM54 /*!< Extended line 54 */ +#define LL_EXTI_LINE_55 EXTI_IMR2_IM55 /*!< Extended line 55 */ +#define LL_EXTI_LINE_56 EXTI_IMR2_IM56 /*!< Extended line 56 */ +#if defined(EXTI_IMR2_IM57) +#define LL_EXTI_LINE_57 EXTI_IMR2_IM57 /*!< Extended line 57 */ +#endif /*EXTI_IMR2_IM57*/ +#define LL_EXTI_LINE_58 EXTI_IMR2_IM58 /*!< Extended line 58 */ +#if defined(EXTI_IMR2_IM59) +#define LL_EXTI_LINE_59 EXTI_IMR2_IM59 /*!< Extended line 59 */ +#endif /*EXTI_IMR2_IM59*/ +#define LL_EXTI_LINE_60 EXTI_IMR2_IM60 /*!< Extended line 60 */ +#define LL_EXTI_LINE_61 EXTI_IMR2_IM61 /*!< Extended line 61 */ +#define LL_EXTI_LINE_62 EXTI_IMR2_IM62 /*!< Extended line 62 */ +#define LL_EXTI_LINE_63 EXTI_IMR2_IM63 /*!< Extended line 63 */ +#define LL_EXTI_LINE_ALL_32_63 EXTI_IMR2_IM /*!< All Extended line not reserved*/ + +#define LL_EXTI_LINE_64 EXTI_IMR3_IM64 /*!< Extended line 64 */ +#define LL_EXTI_LINE_65 EXTI_IMR3_IM65 /*!< Extended line 65 */ +#define LL_EXTI_LINE_66 EXTI_IMR3_IM66 /*!< Extended line 66 */ +#define LL_EXTI_LINE_67 EXTI_IMR3_IM67 /*!< Extended line 67 */ +#define LL_EXTI_LINE_68 EXTI_IMR3_IM68 /*!< Extended line 68 */ +#define LL_EXTI_LINE_69 EXTI_IMR3_IM69 /*!< Extended line 69 */ +#define LL_EXTI_LINE_70 EXTI_IMR3_IM70 /*!< Extended line 70 */ +#define LL_EXTI_LINE_71 EXTI_IMR3_IM71 /*!< Extended line 71 */ +#define LL_EXTI_LINE_72 EXTI_IMR3_IM72 /*!< Extended line 72 */ +#define LL_EXTI_LINE_73 EXTI_IMR3_IM73 /*!< Extended line 73 */ +#define LL_EXTI_LINE_74 EXTI_IMR3_IM74 /*!< Extended line 74 */ +#if defined(ADC3) +#define LL_EXTI_LINE_75 EXTI_IMR3_IM75 /*!< Extended line 75 */ +#endif /* ADC3 */ +#if defined(SAI4) +#define LL_EXTI_LINE_76 EXTI_IMR3_IM76 /*!< Extended line 76 */ +#endif /* SAI4 */ +#if defined(DUAL_CORE) +#define LL_EXTI_LINE_77 EXTI_IMR3_IM77 /*!< Extended line 77 */ +#define LL_EXTI_LINE_78 EXTI_IMR3_IM78 /*!< Extended line 78 */ +#define LL_EXTI_LINE_79 EXTI_IMR3_IM79 /*!< Extended line 79 */ +#define LL_EXTI_LINE_80 EXTI_IMR3_IM80 /*!< Extended line 80 */ +#define LL_EXTI_LINE_82 EXTI_IMR3_IM82 /*!< Extended line 82 */ +#define LL_EXTI_LINE_84 EXTI_IMR3_IM84 /*!< Extended line 84 */ +#endif /* DUAL_CORE */ +#define LL_EXTI_LINE_85 EXTI_IMR3_IM85 /*!< Extended line 85 */ +#if defined(ETH) +#define LL_EXTI_LINE_86 EXTI_IMR3_IM86 /*!< Extended line 86 */ +#endif /* ETH */ +#define LL_EXTI_LINE_87 EXTI_IMR3_IM87 /*!< Extended line 87 */ +#if defined(DTS) +#define LL_EXTI_LINE_88 EXTI_IMR3_IM88 /*!< Extended line 88 */ +#endif /* DTS */ +#if defined(EXTI_IMR3_IM89) +#define LL_EXTI_LINE_89 EXTI_IMR3_IM89 /*!< Extended line 89 */ +#endif /* EXTI_IMR3_IM89 */ +#if defined(EXTI_IMR3_IM90) +#define LL_EXTI_LINE_90 EXTI_IMR3_IM90 /*!< Extended line 90 */ +#endif /* EXTI_IMR3_IM90 */ +#if defined(I2C5) +#define LL_EXTI_LINE_91 EXTI_IMR3_IM91 /*!< Extended line 91 */ +#endif /* I2C5 */ +#define LL_EXTI_LINE_ALL_64_95 EXTI_IMR3_IM /*!< All Extended line not reserved*/ + + +#define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */ + +#if defined(USE_FULL_LL_DRIVER) +#define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */ +#endif /*USE_FULL_LL_DRIVER*/ + +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup EXTI_LL_EC_MODE Mode + * @{ + */ +#define LL_EXTI_MODE_IT ((uint8_t)0x01U) /*!< Cortex-M7 Interrupt Mode */ +#define LL_EXTI_MODE_EVENT ((uint8_t)0x02U) /*!< Cortex-M7 Event Mode */ +#define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x03U) /*!< Cortex-M7 Interrupt & Event Mode */ + +#if defined(DUAL_CORE) +#define LL_EXTI_MODE_C1_IT LL_EXTI_MODE_IT /*!< Cortex-M7 Interrupt Mode */ +#define LL_EXTI_MODE_C1_EVENT LL_EXTI_MODE_EVENT /*!< Cortex-M7 Event Mode */ +#define LL_EXTI_MODE_C1_IT_EVENT LL_EXTI_MODE_IT_EVENT /*!< Cortex-M7 Interrupt & Event Mode */ + +#define LL_EXTI_MODE_C2_IT ((uint8_t)0x10U) /*!< Cortex-M4 Interrupt Mode */ +#define LL_EXTI_MODE_C2_EVENT ((uint8_t)0x20U) /*!< Cortex-M4 Event Mode */ +#define LL_EXTI_MODE_C2_IT_EVENT ((uint8_t)0x30U) /*!< Cortex-M4 Interrupt & Event Mode */ +#endif /* DUAL_CORE */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger + * @{ + */ +#define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */ +#define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */ +#define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */ +#define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_D3_PEND_CLR D3 Pend Clear Source + * @{ + */ +#define LL_EXTI_D3_PEND_CLR_DMACH6 ((uint8_t)0x00U) /*!< DMA ch6 event selected as D3 domain pendclear source */ +#define LL_EXTI_D3_PEND_CLR_DMACH7 ((uint8_t)0x01U) /*!< DMA ch7 event selected as D3 domain pendclear source */ +#if defined (LPTIM4) +#define LL_EXTI_D3_PEND_CLR_LPTIM4 ((uint8_t)0x02U) /*!< LPTIM4 out selected as D3 domain pendclear source */ +#else +#define LL_EXTI_D3_PEND_CLR_LPTIM2 ((uint8_t)0x02U) /*!< LPTIM2 out selected as D3 domain pendclear source */ +#endif /*LPTIM4*/ +#if defined (LPTIM5) +#define LL_EXTI_D3_PEND_CLR_LPTIM5 ((uint8_t)0x03U) /*!< LPTIM5 out selected as D3 domain pendclear source */ +#else +#define LL_EXTI_D3_PEND_CLR_LPTIM3 ((uint8_t)0x02U) /*!< LPTIM3 out selected as D3 domain pendclear source */ +#endif /*LPTIM5*/ +/** + * @} + */ + + +#endif /*USE_FULL_LL_DRIVER*/ + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in EXTI register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__)) + +/** + * @brief Read a value in EXTI register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__) + +/** + * @} + */ + + +/** + * @} + */ + + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions + * @{ + */ +/** @defgroup EXTI_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 + * @rmtoll IMR1 IMx LL_EXTI_EnableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 32 to 63 + * @rmtoll IMR2 IMx LL_EXTI_EnableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 (*) + * @arg @ref LL_EXTI_LINE_46 (*) + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 (*) + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 (*) + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR2, ExtiLine); +} + + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 64 to 95 + * @rmtoll IMR3 IMx LL_EXTI_EnableIT_64_95 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 (*) + * @arg @ref LL_EXTI_LINE_76 (*) + * @arg @ref LL_EXTI_LINE_77 (**) + * @arg @ref LL_EXTI_LINE_78 (**) + * @arg @ref LL_EXTI_LINE_79 (**) + * @arg @ref LL_EXTI_LINE_80 (**) + * @arg @ref LL_EXTI_LINE_82 (**) + * @arg @ref LL_EXTI_LINE_84 (**) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (*) + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_88 (*) + * @arg @ref LL_EXTI_LINE_89 (*) + * @arg @ref LL_EXTI_LINE_90 (*) + * @arg @ref LL_EXTI_LINE_91 (*) + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * + * (*) value not defined in all devices. + * (**) value only defined in dual core devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR3, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 + * @rmtoll IMR1 IMx LL_EXTI_DisableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR1, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 32 to 63 + * @rmtoll IMR2 IMx LL_EXTI_DisableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 (*) + * @arg @ref LL_EXTI_LINE_46 (*) + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 (*) + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 (*) + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 64 to 95 + * @rmtoll IMR3 IMx LL_EXTI_DisableIT_64_95 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 (*) + * @arg @ref LL_EXTI_LINE_76 (*) + * @arg @ref LL_EXTI_LINE_77 (**) + * @arg @ref LL_EXTI_LINE_78 (**) + * @arg @ref LL_EXTI_LINE_79 (**) + * @arg @ref LL_EXTI_LINE_80 (**) + * @arg @ref LL_EXTI_LINE_82 (**) + * @arg @ref LL_EXTI_LINE_84 (**) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (*) + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_88 (*) + * @arg @ref LL_EXTI_LINE_89 (*) + * @arg @ref LL_EXTI_LINE_90 (*) + * @arg @ref LL_EXTI_LINE_91 (*) + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * + * (*) value not defined in all devices. + * (**) value only defined in dual core devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_64_95(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR3, ExtiLine); +} + + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 + * @rmtoll IMR1 IMx LL_EXTI_IsEnabledIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 + * @rmtoll IMR2 IMx LL_EXTI_IsEnabledIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 (*) + * @arg @ref LL_EXTI_LINE_46 (*) + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 (*) + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 (*) + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * + * (*) value not defined in all devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 64 to 95 + * @rmtoll IMR3 IMx LL_EXTI_IsEnabledIT_64_95 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 (*) + * @arg @ref LL_EXTI_LINE_76 (*) + * @arg @ref LL_EXTI_LINE_77 (**) + * @arg @ref LL_EXTI_LINE_78 (**) + * @arg @ref LL_EXTI_LINE_79 (**) + * @arg @ref LL_EXTI_LINE_80 (**) + * @arg @ref LL_EXTI_LINE_82 (**) + * @arg @ref LL_EXTI_LINE_84 (**) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (*) + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_88 (*) + * @arg @ref LL_EXTI_LINE_89 (*) + * @arg @ref LL_EXTI_LINE_90 (*) + * @arg @ref LL_EXTI_LINE_91 (*) + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * + * (*) value not defined in all devices. + * (**) value only defined in dual core devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +#if defined(DUAL_CORE) +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2IMR1 IMx LL_C2_EXTI_EnableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableIT_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2IMR1, ExtiLine); +} + + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2IMR2 IMx LL_C2_EXTI_EnableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2IMR2, ExtiLine); +} + + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 64 to 95 + * @rmtoll C2IMR3 IMx LL_C2_EXTI_EnableIT_64_95 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 + * @arg @ref LL_EXTI_LINE_76 + * @arg @ref LL_EXTI_LINE_77 + * @arg @ref LL_EXTI_LINE_78 + * @arg @ref LL_EXTI_LINE_79 + * @arg @ref LL_EXTI_LINE_80 + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableIT_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2IMR3, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2IMR1 IMx LL_C2_EXTI_DisableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2IMR1, ExtiLine); +} + + + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2IMR2 IMx LL_C2_EXTI_DisableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableIT_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2IMR2, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 64 to 95 for cpu2 + * @rmtoll C2IMR3 IMx LL_C2_EXTI_DisableIT_64_95 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 + * @arg @ref LL_EXTI_LINE_76 + * @arg @ref LL_EXTI_LINE_77 + * @arg @ref LL_EXTI_LINE_78 + * @arg @ref LL_EXTI_LINE_79 + * @arg @ref LL_EXTI_LINE_80 + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableIT_64_95(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2IMR3, ExtiLine); +} + + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 for cpu2 + * @rmtoll C2IMR1 IMx LL_C2_EXTI_IsEnabledIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2IMR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 for cpu2 + * @rmtoll C2IMR2 IMx LL_C2_EXTI_IsEnabledIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2IMR2, ExtiLine) == (ExtiLine))? 1U : 0U); +} + + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 64 to 95 + * @rmtoll C2IMR3 IMx LL_C2_EXTI_IsEnabledIT_64_95 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 + * @arg @ref LL_EXTI_LINE_76 + * @arg @ref LL_EXTI_LINE_77 + * @arg @ref LL_EXTI_LINE_78 + * @arg @ref LL_EXTI_LINE_79 + * @arg @ref LL_EXTI_LINE_80 + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2IMR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +#endif /* DUAL_CORE */ + + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Event_Management Event_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_EnableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_EnableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 (*) + * @arg @ref LL_EXTI_LINE_46 (*) + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 (*) + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 (*) + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR2, ExtiLine); +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 64 to 95 + * @rmtoll EMR3 EMx LL_EXTI_EnableEvent_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 (*) + * @arg @ref LL_EXTI_LINE_76 (*) + * @arg @ref LL_EXTI_LINE_77 (**) + * @arg @ref LL_EXTI_LINE_78 (**) + * @arg @ref LL_EXTI_LINE_79 (**) + * @arg @ref LL_EXTI_LINE_80 (**) + * @arg @ref LL_EXTI_LINE_82 (**) + * @arg @ref LL_EXTI_LINE_84 (**) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (*) + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_88 (*) + * @arg @ref LL_EXTI_LINE_89 (*) + * @arg @ref LL_EXTI_LINE_90 (*) + * @arg @ref LL_EXTI_LINE_91 (*) + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * + * (*) value not defined in all devices. + * (**) value only defined in dual core devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR3, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_DisableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_DisableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 (*) + * @arg @ref LL_EXTI_LINE_46 (*) + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 (*) + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 (*) + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 64 to 95 + * @rmtoll EMR3 EMx LL_EXTI_DisableEvent_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 (*) + * @arg @ref LL_EXTI_LINE_76 (*) + * @arg @ref LL_EXTI_LINE_77 (**) + * @arg @ref LL_EXTI_LINE_78 (**) + * @arg @ref LL_EXTI_LINE_79 (**) + * @arg @ref LL_EXTI_LINE_80 (**) + * @arg @ref LL_EXTI_LINE_82 (**) + * @arg @ref LL_EXTI_LINE_84 (**) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (*) + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_88 (*) + * @arg @ref LL_EXTI_LINE_89 (*) + * @arg @ref LL_EXTI_LINE_90 (*) + * @arg @ref LL_EXTI_LINE_91 (*) + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * + * (*) value not defined in all devices. + * (**) value only defined in dual core devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_64_95(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR3, ExtiLine); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_IsEnabledEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_IsEnabledEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 (*) + * @arg @ref LL_EXTI_LINE_46 (*) + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 (*) + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 (*) + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * + * (*) value not defined in all devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 64 to 95 + * @rmtoll EMR3 EMx LL_EXTI_IsEnabledEvent_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 (*) + * @arg @ref LL_EXTI_LINE_76 (*) + * @arg @ref LL_EXTI_LINE_77 (**) + * @arg @ref LL_EXTI_LINE_78 (**) + * @arg @ref LL_EXTI_LINE_79 (**) + * @arg @ref LL_EXTI_LINE_80 (**) + * @arg @ref LL_EXTI_LINE_82 (**) + * @arg @ref LL_EXTI_LINE_84 (**) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (*) + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_88 (*) + * @arg @ref LL_EXTI_LINE_89 (*) + * @arg @ref LL_EXTI_LINE_90 (*) + * @arg @ref LL_EXTI_LINE_91 (*) + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * + * (*) value not defined in all devices. + * (**) value only defined in dual core devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +#if defined(DUAL_CORE) + +/** + * @brief Enable ExtiLine Event request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2EMR1 EMx LL_C2_EXTI_EnableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableEvent_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2EMR1, ExtiLine); +} + + +/** + * @brief Enable ExtiLine Event request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2EMR2 EMx LL_C2_EXTI_EnableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2EMR2, ExtiLine); +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 64 to 95 for cpu2 + * @rmtoll C2EMR3 EMx LL_C2_EXTI_EnableEvent_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 + * @arg @ref LL_EXTI_LINE_76 + * @arg @ref LL_EXTI_LINE_77 + * @arg @ref LL_EXTI_LINE_78 + * @arg @ref LL_EXTI_LINE_79 + * @arg @ref LL_EXTI_LINE_80 + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableEvent_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2EMR3, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Event request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2EMR1 EMx LL_C2_EXTI_DisableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableEvent_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2EMR1, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Event request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2EMR2 EMx LL_C2_EXTI_DisableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableEvent_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2EMR2, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Event request for Lines in range 64 to 95 for cpu2 + * @rmtoll C2EMR3 EMx LL_C2_EXTI_DisableEvent_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 + * @arg @ref LL_EXTI_LINE_76 + * @arg @ref LL_EXTI_LINE_77 + * @arg @ref LL_EXTI_LINE_78 + * @arg @ref LL_EXTI_LINE_79 + * @arg @ref LL_EXTI_LINE_80 + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableEvent_64_95(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2EMR3, ExtiLine); +} + + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 for cpu2 + * @rmtoll C2EMR1 EMx LL_C2_EXTI_IsEnabledEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2EMR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 for cpu2 + * @rmtoll C2EMR2 EMx LL_C2_EXTI_IsEnabledEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_47 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @arg @ref LL_EXTI_LINE_54 + * @arg @ref LL_EXTI_LINE_55 + * @arg @ref LL_EXTI_LINE_56 + * @arg @ref LL_EXTI_LINE_57 + * @arg @ref LL_EXTI_LINE_58 + * @arg @ref LL_EXTI_LINE_59 + * @arg @ref LL_EXTI_LINE_60 + * @arg @ref LL_EXTI_LINE_61 + * @arg @ref LL_EXTI_LINE_62 + * @arg @ref LL_EXTI_LINE_63 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2EMR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 64 to 95 for cpu2 + * @rmtoll C2EMR3 EMx LL_C2_EXTI_IsEnabledEvent_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_64 + * @arg @ref LL_EXTI_LINE_65 + * @arg @ref LL_EXTI_LINE_66 + * @arg @ref LL_EXTI_LINE_67 + * @arg @ref LL_EXTI_LINE_68 + * @arg @ref LL_EXTI_LINE_69 + * @arg @ref LL_EXTI_LINE_70 + * @arg @ref LL_EXTI_LINE_71 + * @arg @ref LL_EXTI_LINE_72 + * @arg @ref LL_EXTI_LINE_73 + * @arg @ref LL_EXTI_LINE_74 + * @arg @ref LL_EXTI_LINE_75 + * @arg @ref LL_EXTI_LINE_76 + * @arg @ref LL_EXTI_LINE_77 + * @arg @ref LL_EXTI_LINE_78 + * @arg @ref LL_EXTI_LINE_79 + * @arg @ref LL_EXTI_LINE_80 + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_87 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2EMR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +#endif /* DUAL_CORE */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_EnableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR1, ExtiLine); + +} + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set.Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_EnableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR2, ExtiLine); +} + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 64 to 95 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set.Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR3 RTx LL_EXTI_EnableRisingTrig_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR3, ExtiLine); +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_DisableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR1, ExtiLine); + +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_DisableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 64 to 95 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR3 RTx LL_EXTI_DisableRisingTrig_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_64_95(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR3, ExtiLine); +} + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll RTSR1 RTx LL_EXTI_IsEnabledRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll RTSR2 RTx LL_EXTI_IsEnabledRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 64 to 95 + * @rmtoll RTSR3 RTx LL_EXTI_IsEnabledRisingTrig_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR1 FTx LL_EXTI_EnableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR2 FTx LL_EXTI_EnableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR2, ExtiLine); +} + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 64 to 95 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR3 FTx LL_EXTI_EnableFallingTrig_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR3, ExtiLine); +} + + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR1 FTx LL_EXTI_DisableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR2 FTx LL_EXTI_DisableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 64 to 95 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR3 FTx LL_EXTI_DisableFallingTrig_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_64_95(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR3, ExtiLine); +} + + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll FTSR1 FTx LL_EXTI_IsEnabledFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll FTSR2 FTx LL_EXTI_IsEnabledFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 64 to 95 + * @rmtoll FTSR3 FTx LL_EXTI_IsEnabledFallingTrig_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management + * @{ + */ + +/** + * @brief Generate a software Interrupt Event for Lines in range 0 to 31 + * @note If the interrupt is enabled on this line in the EXTI_C1IMR1, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR1 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR1 + * register (by writing a 1 into the bit) + * @rmtoll SWIER1 SWIx LL_EXTI_GenerateSWI_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER1, ExtiLine); +} + +/** + * @brief Generate a software Interrupt Event for Lines in range 32 to 63 + * @note If the interrupt is enabled on this line in the EXTI_IMR2, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR2 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR2 + * register (by writing a 1 into the bit) + * @rmtoll SWIER2 SWIx LL_EXTI_GenerateSWI_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER2, ExtiLine); +} + +/** + * @brief Generate a software Interrupt Event for Lines in range 64 to 95 + * @note If the interrupt is enabled on this line in the EXTI_IMR2, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR2 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR3 + * register (by writing a 1 into the bit) + * @rmtoll SWIER3 SWIx LL_EXTI_GenerateSWI_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_64_95(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER3, ExtiLine); +} + + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management + * @{ + */ + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_IsActiveFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_IsActiveFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 64 to 95 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR3 PIFx LL_EXTI_IsActiveFlag_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + + +/** + * @brief Read ExtLine Combination Flag for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_ReadFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine)); +} + + +/** + * @brief Read ExtLine Combination Flag for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_ReadFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine)); +} + + +/** + * @brief Read ExtLine Combination Flag for Lines in range 64 to 95 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR3 PIFx LL_EXTI_ReadFlag_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_64_95(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR3, ExtiLine)); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_ClearFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR1, ExtiLine); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_ClearFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR2, ExtiLine); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 64 to 95 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR3 PIFx LL_EXTI_ClearFlag_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 (*) + * @arg @ref LL_EXTI_LINE_84 (*) + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 (**) + * + * (*) value only defined in dual core devices. + * (**) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_64_95(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR3, ExtiLine); +} + +#if defined(DUAL_CORE) + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR1 PIFx LL_C2_EXTI_IsActiveFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2PR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 32 to 63 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR2 PIFx LL_C2_EXTI_IsActiveFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2PR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 64 to 95 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR3 PIFx LL_C2_EXTI_IsActiveFlag_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @arg @ref LL_EXTI_LINE_ALL_64_95 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsActiveFlag_64_95(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2PR3, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Read ExtLine Combination Flag for Lines in range 0 to 31 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR1 PIFx LL_C2_EXTI_ReadFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_ReadFlag_0_31(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->C2PR1, ExtiLine)); +} + +/** + * @brief Read ExtLine Combination Flag for Lines in range 32 to 63 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR2 PIFx LL_C2_EXTI_ReadFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_ReadFlag_32_63(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->C2PR2, ExtiLine)); +} + + +/** + * @brief Read ExtLine Combination Flag for Lines in range 64 to 95 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR3 PIFx LL_C2_EXTI_ReadFlag_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_ReadFlag_64_95(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->C2PR3, ExtiLine)); +} +/** + * @brief Clear ExtLine Flags for Lines in range 0 to 31 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR1 PIFx LL_C2_EXTI_ClearFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_ClearFlag_0_31(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->C2PR1, ExtiLine); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 32 to 63 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR2 PIFx LL_C2_EXTI_ClearFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_51 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_ClearFlag_32_63(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->C2PR2, ExtiLine); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 64 to 95 for cpu2 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll C2PR3 PIFx LL_C2_EXTI_ClearFlag_64_95 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_82 + * @arg @ref LL_EXTI_LINE_84 + * @arg @ref LL_EXTI_LINE_85 + * @arg @ref LL_EXTI_LINE_86 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_ClearFlag_64_95(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->C2PR3, ExtiLine); +} + +#endif /* DUAL_CORE */ + +/** + * @brief Enable ExtiLine D3 Pending Mask for Lines in range 0 to 31 + * @rmtoll D3PMR1 MRx LL_D3_EXTI_EnablePendMask_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_25 + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_EnablePendMask_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->D3PMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine D3 Pending Mask for Lines in range 32 to 63 + * @rmtoll D3PMR2 MRx LL_D3_EXTI_EnablePendMask_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_EnablePendMask_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->D3PMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine D3 Pending Mask for Lines in range 0 to 31 + * @rmtoll D3PMR1 MRx LL_D3_EXTI_DisablePendMask_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_25 + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_DisablePendMask_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->D3PMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine D3 Pending Mask for Lines in range 32 to 63 + * @rmtoll D3PMR2 MRx LL_D3_EXTI_DisablePendMask_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_DisablePendMask_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->D3PMR2, ExtiLine); +} + +/** + * @brief Indicate if ExtiLine D3 Pending Mask is enabled for Lines in range 0 to 31 + * @rmtoll D3PMR1 MRx LL_D3_EXTI_IsEnabledPendMask_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_25 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_D3_EXTI_IsEnabledPendMask_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->D3PMR1, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Indicate if ExtiLine D3 Pending Mask is enabled for Lines in range 32 to 63 + * @rmtoll D3PMR2 MRx LL_D3_EXTI_IsEnabledPendMask_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_D3_EXTI_IsEnabledPendMask_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->D3PMR2, ExtiLine) == (ExtiLine)) ? 1U : 0U); +} + +/** + * @brief Set ExtLine D3 Domain Pend Clear Source selection for Lines in range 0 to 15 + * @rmtoll D3PCR1L PCSx LL_D3_EXTI_SetPendClearSel_0_15 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @param ClrSrc This parameter can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_SetPendClearSel_0_15(uint32_t ExtiLine, uint32_t ClrSrc) +{ + MODIFY_REG(EXTI->D3PCR1L, ((ExtiLine * ExtiLine) * 3UL), ((ExtiLine * ExtiLine) * ClrSrc)); +} + +/** + * @brief Set ExtLine D3 Domain Pend Clear Source selection for Lines in range 16 to 31 + * @rmtoll D3PCR1H PCSx LL_D3_EXTI_SetPendClearSel_16_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_25 + * @param ClrSrc This parameter can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_SetPendClearSel_16_31(uint32_t ExtiLine, uint32_t ClrSrc) +{ + MODIFY_REG(EXTI->D3PCR1H, (((ExtiLine >> EXTI_IMR1_IM16_Pos) * (ExtiLine >> EXTI_IMR1_IM16_Pos)) * 3UL), (((ExtiLine >> EXTI_IMR1_IM16_Pos) * (ExtiLine >> EXTI_IMR1_IM16_Pos)) * ClrSrc)); +} + + +/** + * @brief Set ExtLine D3 Domain Pend Clear Source selection for Lines in range 32 to 47 + * @rmtoll D3PCR2L PCSx LL_D3_EXTI_SetPendClearSel_32_47 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_41 + * @param ClrSrc This parameter can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_SetPendClearSel_32_47(uint32_t ExtiLine, uint32_t ClrSrc) +{ + MODIFY_REG(EXTI->D3PCR2L, ((ExtiLine * ExtiLine) * 3UL), ((ExtiLine * ExtiLine) * ClrSrc)); +} + +/** + * @brief Set ExtLine D3 Domain Pend Clear Source selection for Lines in range 48 to 63 + * @rmtoll D3PCR2H PCSx LL_D3_EXTI_SetPendClearSel_48_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @param ClrSrc This parameter can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_D3_EXTI_SetPendClearSel_48_63(uint32_t ExtiLine, uint32_t ClrSrc) +{ + MODIFY_REG(EXTI->D3PCR2H, (((ExtiLine >> EXTI_IMR2_IM48_Pos) * (ExtiLine >> EXTI_IMR2_IM48_Pos)) * 3UL), (((ExtiLine >> EXTI_IMR2_IM48_Pos) * (ExtiLine >> EXTI_IMR2_IM48_Pos)) * ClrSrc)); +} + +/** + * @brief Get ExtLine D3 Domain Pend Clear Source selection for Lines in range 0 to 15 + * @rmtoll D3PCR1L PCSx LL_D3_EXTI_GetPendClearSel_0_15 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_D3_EXTI_GetPendClearSel_0_15(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->D3PCR1L, ((ExtiLine * ExtiLine) * 3UL)) / (ExtiLine * ExtiLine)); +} + +/** + * @brief Get ExtLine D3 Domain Pend Clear Source selection for Lines in range 16 to 31 + * @rmtoll D3PCR1H PCSx LL_D3_EXTI_GetPendClearSel_16_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_25 + * @retval Returned value can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_D3_EXTI_GetPendClearSel_16_31(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->D3PCR1H, (((ExtiLine >> EXTI_IMR1_IM16_Pos) * (ExtiLine >> EXTI_IMR1_IM16_Pos)) * 3UL)) / ((ExtiLine >> EXTI_IMR1_IM16_Pos) * (ExtiLine >> EXTI_IMR1_IM16_Pos))); +} + +/** + * @brief Get ExtLine D3 Domain Pend Clear Source selection for Lines in range 32 to 47 + * @rmtoll D3PCR2L PCSx LL_D3_EXTI_GetPendClearSel_32_47 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_41 + * @retval Returned value can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_D3_EXTI_GetPendClearSel_32_47(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->D3PCR2L, ((ExtiLine * ExtiLine) * 3UL)) / (ExtiLine * ExtiLine)); +} + +/** + * @brief Get ExtLine D3 Domain Pend Clear Source selection for Lines in range 48 to 63 + * @rmtoll D3PCR2H PCSx LL_D3_EXTI_GetPendClearSel_48_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_49 + * @arg @ref LL_EXTI_LINE_50 + * @arg @ref LL_EXTI_LINE_51 + * @arg @ref LL_EXTI_LINE_52 + * @arg @ref LL_EXTI_LINE_53 + * @retval Returned value can be one of the following values: + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH6 + * @arg @ref LL_EXTI_D3_PEND_CLR_DMACH7 + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM4 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM5 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM2 (*) + * @arg @ref LL_EXTI_D3_PEND_CLR_LPTIM3 (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_D3_EXTI_GetPendClearSel_48_63(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->D3PCR2H, (((ExtiLine >> EXTI_IMR2_IM48_Pos) * (ExtiLine >> EXTI_IMR2_IM48_Pos)) * 3UL)) / ((ExtiLine >> EXTI_IMR2_IM48_Pos) * (ExtiLine >> EXTI_IMR2_IM48_Pos))); +} + + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions + * @{, + */ + +ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct); +ErrorStatus LL_EXTI_DeInit(void); +void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* EXTI */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_LL_EXTI_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_gpio.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_gpio.h new file mode 100644 index 0000000..b51f9d3 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_gpio.h @@ -0,0 +1,984 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_GPIO_H +#define STM32H7xx_LL_GPIO_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) || defined (GPIOH) || defined (GPIOI) || defined (GPIOJ) || defined (GPIOK) + +/** @defgroup GPIO_LL GPIO + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros + * @{ + */ + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures + * @{ + */ + +/** + * @brief LL GPIO Init Structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_LL_EC_PIN */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_MODE. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_SPEED. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/ + + uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/ + + uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_PULL. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/ + + uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_AF. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/ +} LL_GPIO_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants + * @{ + */ + +/** @defgroup GPIO_LL_EC_PIN PIN + * @{ + */ +#define LL_GPIO_PIN_0 GPIO_BSRR_BS0 /*!< Select pin 0 */ +#define LL_GPIO_PIN_1 GPIO_BSRR_BS1 /*!< Select pin 1 */ +#define LL_GPIO_PIN_2 GPIO_BSRR_BS2 /*!< Select pin 2 */ +#define LL_GPIO_PIN_3 GPIO_BSRR_BS3 /*!< Select pin 3 */ +#define LL_GPIO_PIN_4 GPIO_BSRR_BS4 /*!< Select pin 4 */ +#define LL_GPIO_PIN_5 GPIO_BSRR_BS5 /*!< Select pin 5 */ +#define LL_GPIO_PIN_6 GPIO_BSRR_BS6 /*!< Select pin 6 */ +#define LL_GPIO_PIN_7 GPIO_BSRR_BS7 /*!< Select pin 7 */ +#define LL_GPIO_PIN_8 GPIO_BSRR_BS8 /*!< Select pin 8 */ +#define LL_GPIO_PIN_9 GPIO_BSRR_BS9 /*!< Select pin 9 */ +#define LL_GPIO_PIN_10 GPIO_BSRR_BS10 /*!< Select pin 10 */ +#define LL_GPIO_PIN_11 GPIO_BSRR_BS11 /*!< Select pin 11 */ +#define LL_GPIO_PIN_12 GPIO_BSRR_BS12 /*!< Select pin 12 */ +#define LL_GPIO_PIN_13 GPIO_BSRR_BS13 /*!< Select pin 13 */ +#define LL_GPIO_PIN_14 GPIO_BSRR_BS14 /*!< Select pin 14 */ +#define LL_GPIO_PIN_15 GPIO_BSRR_BS15 /*!< Select pin 15 */ +#define LL_GPIO_PIN_ALL (GPIO_BSRR_BS0 | GPIO_BSRR_BS1 | GPIO_BSRR_BS2 | \ + GPIO_BSRR_BS3 | GPIO_BSRR_BS4 | GPIO_BSRR_BS5 | \ + GPIO_BSRR_BS6 | GPIO_BSRR_BS7 | GPIO_BSRR_BS8 | \ + GPIO_BSRR_BS9 | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \ + GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \ + GPIO_BSRR_BS15) /*!< Select all pins */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_MODE Mode + * @{ + */ +#define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ +#define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODE0_0 /*!< Select output mode */ +#define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODE0_1 /*!< Select alternate function mode */ +#define LL_GPIO_MODE_ANALOG GPIO_MODER_MODE0 /*!< Select analog mode */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_OUTPUT Output Type + * @{ + */ +#define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ +#define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT0 /*!< Select open-drain as output type */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_SPEED Output Speed + * @{ + */ +#define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ +#define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output speed */ +#define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed */ +#define LL_GPIO_SPEED_FREQ_VERY_HIGH GPIO_OSPEEDR_OSPEED0 /*!< Select I/O high output speed */ +/** + * @} + */ +#define LL_GPIO_SPEED_LOW LL_GPIO_SPEED_FREQ_LOW +#define LL_GPIO_SPEED_MEDIUM LL_GPIO_SPEED_FREQ_MEDIUM +#define LL_GPIO_SPEED_FAST LL_GPIO_SPEED_FREQ_HIGH +#define LL_GPIO_SPEED_HIGH LL_GPIO_SPEED_FREQ_VERY_HIGH + + +/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down + * @{ + */ +#define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ +#define LL_GPIO_PULL_UP GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */ +#define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_AF Alternate Function + * @{ + */ +#define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ +#define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ +#define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ +#define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ +#define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ +#define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ +#define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ +#define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ +#define LL_GPIO_AF_8 (0x0000008U) /*!< Select alternate function 8 */ +#define LL_GPIO_AF_9 (0x0000009U) /*!< Select alternate function 9 */ +#define LL_GPIO_AF_10 (0x000000AU) /*!< Select alternate function 10 */ +#define LL_GPIO_AF_11 (0x000000BU) /*!< Select alternate function 11 */ +#define LL_GPIO_AF_12 (0x000000CU) /*!< Select alternate function 12 */ +#define LL_GPIO_AF_13 (0x000000DU) /*!< Select alternate function 13 */ +#define LL_GPIO_AF_14 (0x000000EU) /*!< Select alternate function 14 */ +#define LL_GPIO_AF_15 (0x000000FU) /*!< Select alternate function 15 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration + * @{ + */ + +/** + * @brief Configure gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_SetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) +{ + MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode)); +} + +/** + * @brief Return gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_GetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0)) / (Pin * Pin)); +} + +/** + * @brief Configure gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @param OutputType This parameter can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType) +{ + MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); +} + +/** + * @brief Return gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin); +} + +/** + * @brief Configure gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Speed This parameter can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) +{ + MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed)); +} + +/** + * @brief Return gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0)) / (Pin * Pin)); +} + +/** + * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Pull This parameter can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) +{ + MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull)); +} + +/** + * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0)) / (Pin * Pin)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0), + ((((Pin * Pin) * Pin) * Pin) * Alternate)); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[0], + ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pin) * Pin)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8), + (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate)); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @rmtoll AFRH AFSELy LL_GPIO_GetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[1], + (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8)) / ((((Pin >> 8U) * + (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U))); +} + + +/** + * @brief Lock configuration of several pins for a dedicated port. + * @note When the lock sequence has been applied on a port bit, the + * value of this port bit can no longer be modified until the + * next reset. + * @note Each lock bit freezes a specific configuration register + * (control and alternate function registers). + * @rmtoll LCKR LCKK LL_GPIO_LockPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + __IO uint32_t temp; + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + WRITE_REG(GPIOx->LCKR, PinMask); + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + /* Read LCKK register. This read is mandatory to complete key lock sequence */ + temp = READ_REG(GPIOx->LCKR); + (void) temp; +} + +/** + * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0. + * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. + * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked + * @param GPIOx GPIO Port + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) +{ + return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup GPIO_LL_EF_Data_Access Data Access + * @{ + */ + +/** + * @brief Return full input data register value for a dedicated port. + * @rmtoll IDR IDy LL_GPIO_ReadInputPort + * @param GPIOx GPIO Port + * @retval Input data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->IDR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll IDR IDy LL_GPIO_IsInputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Write output data register for the port. + * @rmtoll ODR ODy LL_GPIO_WriteOutputPort + * @param GPIOx GPIO Port + * @param PortValue Level value for each pin of the port + * @retval None + */ +__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) +{ + WRITE_REG(GPIOx->ODR, PortValue); +} + +/** + * @brief Return full output data register value for a dedicated port. + * @rmtoll ODR ODy LL_GPIO_ReadOutputPort + * @param GPIOx GPIO Port + * @retval Output data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->ODR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Set several pins to high level on dedicated gpio port. + * @rmtoll BSRR BSy LL_GPIO_SetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BSRR, PinMask); +} + +/** + * @brief Set several pins to low level on dedicated gpio port. + * @rmtoll BSRR BRy LL_GPIO_ResetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BSRR, PinMask << 16U); +} + +/** + * @brief Toggle data value for several pin of dedicated port. + * @rmtoll ODR ODy LL_GPIO_TogglePin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + uint32_t odr = READ_REG(GPIOx->ODR); + WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask)); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx); +ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); +void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /*defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) || defined (GPIOH) || defined (GPIOI) || defined (GPIOJ) || defined (GPIOK) */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_GPIO_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_hsem.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_hsem.h new file mode 100644 index 0000000..cff88b5 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_hsem.h @@ -0,0 +1,902 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_hsem.h + * @author MCD Application Team + * @brief Header file of HSEM LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_HSEM_H +#define STM32H7xx_LL_HSEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined(HSEM) + +/** @defgroup HSEM_LL HSEM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HSEM_LL_Exported_Constants HSEM Exported Constants + * @{ + */ + +/** @defgroup HSEM_LL_EC_COREID COREID Defines + * @{ + */ +#define LL_HSEM_COREID_NONE 0U +#define LL_HSEM_COREID_CPU1 HSEM_CR_COREID_CPU1 +#if defined(DUAL_CORE) +#define LL_HSEM_COREID_CPU2 HSEM_CR_COREID_CPU2 +#endif /* DUAL_CORE */ +#define LL_HSEM_COREID HSEM_CR_COREID_CURRENT +/** + * @} + */ + + +/** @defgroup HSEM_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_HSEM_ReadReg function + * @{ + */ + +#define LL_HSEM_SEMAPHORE_0 HSEM_C1IER_ISE0 +#define LL_HSEM_SEMAPHORE_1 HSEM_C1IER_ISE1 +#define LL_HSEM_SEMAPHORE_2 HSEM_C1IER_ISE2 +#define LL_HSEM_SEMAPHORE_3 HSEM_C1IER_ISE3 +#define LL_HSEM_SEMAPHORE_4 HSEM_C1IER_ISE4 +#define LL_HSEM_SEMAPHORE_5 HSEM_C1IER_ISE5 +#define LL_HSEM_SEMAPHORE_6 HSEM_C1IER_ISE6 +#define LL_HSEM_SEMAPHORE_7 HSEM_C1IER_ISE7 +#define LL_HSEM_SEMAPHORE_8 HSEM_C1IER_ISE8 +#define LL_HSEM_SEMAPHORE_9 HSEM_C1IER_ISE9 +#define LL_HSEM_SEMAPHORE_10 HSEM_C1IER_ISE10 +#define LL_HSEM_SEMAPHORE_11 HSEM_C1IER_ISE11 +#define LL_HSEM_SEMAPHORE_12 HSEM_C1IER_ISE12 +#define LL_HSEM_SEMAPHORE_13 HSEM_C1IER_ISE13 +#define LL_HSEM_SEMAPHORE_14 HSEM_C1IER_ISE14 +#define LL_HSEM_SEMAPHORE_15 HSEM_C1IER_ISE15 +#if (HSEM_SEMID_MAX == 15) +#define LL_HSEM_SEMAPHORE_ALL 0x0000FFFFU +#else /* HSEM_SEMID_MAX == 31 */ +#define LL_HSEM_SEMAPHORE_16 HSEM_C1IER_ISE16 +#define LL_HSEM_SEMAPHORE_17 HSEM_C1IER_ISE17 +#define LL_HSEM_SEMAPHORE_18 HSEM_C1IER_ISE18 +#define LL_HSEM_SEMAPHORE_19 HSEM_C1IER_ISE19 +#define LL_HSEM_SEMAPHORE_20 HSEM_C1IER_ISE20 +#define LL_HSEM_SEMAPHORE_21 HSEM_C1IER_ISE21 +#define LL_HSEM_SEMAPHORE_22 HSEM_C1IER_ISE22 +#define LL_HSEM_SEMAPHORE_23 HSEM_C1IER_ISE23 +#define LL_HSEM_SEMAPHORE_24 HSEM_C1IER_ISE24 +#define LL_HSEM_SEMAPHORE_25 HSEM_C1IER_ISE25 +#define LL_HSEM_SEMAPHORE_26 HSEM_C1IER_ISE26 +#define LL_HSEM_SEMAPHORE_27 HSEM_C1IER_ISE27 +#define LL_HSEM_SEMAPHORE_28 HSEM_C1IER_ISE28 +#define LL_HSEM_SEMAPHORE_29 HSEM_C1IER_ISE29 +#define LL_HSEM_SEMAPHORE_30 HSEM_C1IER_ISE30 +#define LL_HSEM_SEMAPHORE_31 HSEM_C1IER_ISE31 +#define LL_HSEM_SEMAPHORE_ALL 0xFFFFFFFFU +#endif /* HSEM_SEMID_MAX == 15 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup HSEM_LL_Exported_Macros HSEM Exported Macros + * @{ + */ + +/** @defgroup HSEM_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in HSEM register + * @param __INSTANCE__ HSEM Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_HSEM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in HSEM register + * @param __INSTANCE__ HSEM Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_HSEM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup HSEM_LL_Exported_Functions HSEM Exported Functions + * @{ + */ + +/** @defgroup HSEM_LL_EF_Data_Management Data_Management + * @{ + */ + + +/** + * @brief Return 1 if the semaphore is locked, else return 0. + * @rmtoll R LOCK LL_HSEM_IsSemaphoreLocked + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsSemaphoreLocked(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return ((READ_BIT(HSEMx->R[Semaphore], HSEM_R_LOCK) == (HSEM_R_LOCK_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Get core id. + * @rmtoll R COREID LL_HSEM_GetCoreId + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval Returned value can be one of the following values: + * @arg @ref LL_HSEM_COREID_NONE + * @arg @ref LL_HSEM_COREID_CPU1 + * @arg @ref LL_HSEM_COREID_CPU2 + */ +__STATIC_INLINE uint32_t LL_HSEM_GetCoreId(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return (uint32_t)(READ_BIT(HSEMx->R[Semaphore], HSEM_R_COREID_Msk)); +} + +/** + * @brief Get process id. + * @rmtoll R PROCID LL_HSEM_GetProcessId + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval Process number. Value between Min_Data=0 and Max_Data=255 + */ +__STATIC_INLINE uint32_t LL_HSEM_GetProcessId(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return (uint32_t)(READ_BIT(HSEMx->R[Semaphore], HSEM_R_PROCID_Msk)); +} + +/** + * @brief Get the lock by writing in R register. + * @note The R register has to be read to determined if the lock is taken. + * @rmtoll R LOCK LL_HSEM_SetLock + * @rmtoll R COREID LL_HSEM_SetLock + * @rmtoll R PROCID LL_HSEM_SetLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @param process Process id. Value between Min_Data=0 and Max_Data=255 + * @retval None + */ +__STATIC_INLINE void LL_HSEM_SetLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process) +{ + WRITE_REG(HSEMx->R[Semaphore], (HSEM_R_LOCK | LL_HSEM_COREID | process)); +} + +/** + * @brief Get the lock with 2-step lock. + * @rmtoll R LOCK LL_HSEM_2StepLock + * @rmtoll R COREID LL_HSEM_2StepLock + * @rmtoll R PROCID LL_HSEM_2StepLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @param process Process id. Value between Min_Data=0 and Max_Data=255 + * @retval 1 lock fail, 0 lock successful or already locked by same process and core + */ +__STATIC_INLINE uint32_t LL_HSEM_2StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process) +{ + WRITE_REG(HSEMx->R[Semaphore], (HSEM_R_LOCK | LL_HSEM_COREID | process)); + return ((HSEMx->R[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID | process)) ? 1UL : 0UL); +} + +/** + * @brief Get the lock with 1-step lock. + * @rmtoll RLR LOCK LL_HSEM_1StepLock + * @rmtoll RLR COREID LL_HSEM_1StepLock + * @rmtoll RLR PROCID LL_HSEM_1StepLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval 1 lock fail, 0 lock successful or already locked by same core + */ +__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return ((HSEMx->RLR[Semaphore] != (HSEM_RLR_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL); +} + +/** + * @brief Release the lock of the semaphore. + * @note In case of LL_HSEM_1StepLock usage to lock a semaphore, the process is 0. + * @rmtoll R LOCK LL_HSEM_ReleaseLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @param process Process number. Value between Min_Data=0 and Max_Data=255 + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ReleaseLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process) +{ + WRITE_REG(HSEMx->R[Semaphore], (LL_HSEM_COREID | process)); +} + +/** + * @brief Get the lock status of the semaphore. + * @rmtoll R LOCK LL_HSEM_GetStatus + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval 0 semaphore is free, 1 semaphore is locked */ +__STATIC_INLINE uint32_t LL_HSEM_GetStatus(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return ((HSEMx->R[Semaphore] != 0U) ? 1UL : 0UL); +} + +/** + * @brief Set the key. + * @rmtoll KEYR KEY LL_HSEM_SetKey + * @param HSEMx HSEM Instance. + * @param key Key value. + * @retval None + */ +__STATIC_INLINE void LL_HSEM_SetKey(HSEM_TypeDef *HSEMx, uint32_t key) +{ + WRITE_REG(HSEMx->KEYR, key << HSEM_KEYR_KEY_Pos); +} + +/** + * @brief Get the key. + * @rmtoll KEYR KEY LL_HSEM_GetKey + * @param HSEMx HSEM Instance. + * @retval key to unlock all semaphore from the same core + */ +__STATIC_INLINE uint32_t LL_HSEM_GetKey(HSEM_TypeDef *HSEMx) +{ + return (uint32_t)(READ_BIT(HSEMx->KEYR, HSEM_KEYR_KEY) >> HSEM_KEYR_KEY_Pos); +} + +/** + * @brief Release all semaphore with the same core id. + * @rmtoll CR KEY LL_HSEM_ResetAllLock + * @rmtoll CR SEC LL_HSEM_ResetAllLock + * @rmtoll CR PRIV LL_HSEM_ResetAllLock + * @param HSEMx HSEM Instance. + * @param key Key value. + * @param core This parameter can be one of the following values: + * @arg @ref LL_HSEM_COREID_CPU1 + * @arg @ref LL_HSEM_COREID_CPU2 + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ResetAllLock(HSEM_TypeDef *HSEMx, uint32_t key, uint32_t core) +{ + WRITE_REG(HSEMx->CR, (key << HSEM_CR_KEY_Pos) | core); +} + +/** + * @} + */ + +/** @defgroup HSEM_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable interrupt. + * @rmtoll C1IER ISEM LL_HSEM_EnableIT_C1IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31 + * depends on devices. + * @retval None + */ +__STATIC_INLINE void LL_HSEM_EnableIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + SET_BIT(HSEMx->C1IER, SemaphoreMask); +} + +/** + * @brief Disable interrupt. + * @rmtoll C1IER ISEM LL_HSEM_DisableIT_C1IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31 + * depends on devices. + * @retval None + */ +__STATIC_INLINE void LL_HSEM_DisableIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + CLEAR_BIT(HSEMx->C1IER, SemaphoreMask); +} + +/** + * @brief Check if interrupt is enabled. + * @rmtoll C1IER ISEM LL_HSEM_IsEnabledIT_C1IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31 + * depends on devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsEnabledIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C1IER, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +#if defined(DUAL_CORE) +/** + * @brief Enable interrupt. + * @rmtoll C2IER ISEM LL_HSEM_EnableIT_C2IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_EnableIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + SET_BIT(HSEMx->C2IER, SemaphoreMask); +} + +/** + * @brief Disable interrupt. + * @rmtoll C2IER ISEM LL_HSEM_DisableIT_C2IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_DisableIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + CLEAR_BIT(HSEMx->C2IER, SemaphoreMask); +} + +/** + * @brief Check if interrupt is enabled. + * @rmtoll C2IER ISEM LL_HSEM_IsEnabledIT_C2IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsEnabledIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C2IER, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +/** + * @} + */ + +/** @defgroup HSEM_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Clear interrupt status. + * @rmtoll C1ICR ISEM LL_HSEM_ClearFlag_C1ICR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31 + * depends on devices. + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ClearFlag_C1ICR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + WRITE_REG(HSEMx->C1ICR, SemaphoreMask); +} + +/** + * @brief Get interrupt status from ISR register. + * @rmtoll C1ISR ISEM LL_HSEM_IsActiveFlag_C1ISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31 + * depends on devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C1ISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C1ISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +/** + * @brief Get interrupt status from MISR register. + * @rmtoll C1MISR ISEM LL_HSEM_IsActiveFlag_C1MISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @note Availability of flags LL_HSEM_SEMAPHORE_16 to LL_HSEM_SEMAPHORE_31 + * depends on devices. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C1MISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C1MISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +#if defined(DUAL_CORE) +/** + * @brief Clear interrupt status. + * @rmtoll C2ICR ISEM LL_HSEM_ClearFlag_C2ICR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ClearFlag_C2ICR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + WRITE_REG(HSEMx->C2ICR, SemaphoreMask); +} + +/** + * @brief Get interrupt status from ISR register. + * @rmtoll C2ISR ISEM LL_HSEM_IsActiveFlag_C2ISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C2ISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C2ISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +/** + * @brief Get interrupt status from MISR register. + * @rmtoll C2MISR ISEM LL_HSEM_IsActiveFlag_C2MISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C2MISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C2MISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(HSEM) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_LL_HSEM_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_i2c.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_i2c.h new file mode 100644 index 0000000..a93b97f --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_i2c.h @@ -0,0 +1,2272 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_i2c.h + * @author MCD Application Team + * @brief Header file of I2C LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_I2C_H +#define STM32H7xx_LL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (I2C1) || defined (I2C2) || defined (I2C3) || defined (I2C4) || defined (I2C5) + +/** @defgroup I2C_LL I2C + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_LL_Private_Constants I2C Private Constants + * @{ + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_Private_Macros I2C Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_ES_INIT I2C Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeripheralMode; /*!< Specifies the peripheral mode. + This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MODE. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetMode(). */ + + uint32_t Timing; /*!< Specifies the SDA setup, hold time and the SCL high, low period values. + This parameter must be set by referring to the STM32CubeMX Tool and + the helper macro @ref __LL_I2C_CONVERT_TIMINGS(). + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetTiming(). */ + + uint32_t AnalogFilter; /*!< Enables or disables analog noise filter. + This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_SELECTION. + + This feature can be modified afterwards using unitary functions + @ref LL_I2C_EnableAnalogFilter() or LL_I2C_DisableAnalogFilter(). */ + + uint32_t DigitalFilter; /*!< Configures the digital noise filter. + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x0F. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetDigitalFilter(). */ + + uint32_t OwnAddress1; /*!< Specifies the device own address 1. + This parameter must be a value between Min_Data = 0x00 and Max_Data = 0x3FF. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetOwnAddress1(). */ + + uint32_t TypeAcknowledge; /*!< Specifies the ACKnowledge or Non ACKnowledge condition after the address receive + match code or next received byte. + This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDGE. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_AcknowledgeNextData(). */ + + uint32_t OwnAddrSize; /*!< Specifies the device own address 1 size (7-bit or 10-bit). + This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetOwnAddress1(). */ +} LL_I2C_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_I2C_WriteReg function + * @{ + */ +#define LL_I2C_ICR_ADDRCF I2C_ICR_ADDRCF /*!< Address Matched flag */ +#define LL_I2C_ICR_NACKCF I2C_ICR_NACKCF /*!< Not Acknowledge flag */ +#define LL_I2C_ICR_STOPCF I2C_ICR_STOPCF /*!< Stop detection flag */ +#define LL_I2C_ICR_BERRCF I2C_ICR_BERRCF /*!< Bus error flag */ +#define LL_I2C_ICR_ARLOCF I2C_ICR_ARLOCF /*!< Arbitration Lost flag */ +#define LL_I2C_ICR_OVRCF I2C_ICR_OVRCF /*!< Overrun/Underrun flag */ +#define LL_I2C_ICR_PECCF I2C_ICR_PECCF /*!< PEC error flag */ +#define LL_I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF /*!< Timeout detection flag */ +#define LL_I2C_ICR_ALERTCF I2C_ICR_ALERTCF /*!< Alert flag */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_I2C_ReadReg function + * @{ + */ +#define LL_I2C_ISR_TXE I2C_ISR_TXE /*!< Transmit data register empty */ +#define LL_I2C_ISR_TXIS I2C_ISR_TXIS /*!< Transmit interrupt status */ +#define LL_I2C_ISR_RXNE I2C_ISR_RXNE /*!< Receive data register not empty */ +#define LL_I2C_ISR_ADDR I2C_ISR_ADDR /*!< Address matched (slave mode) */ +#define LL_I2C_ISR_NACKF I2C_ISR_NACKF /*!< Not Acknowledge received flag */ +#define LL_I2C_ISR_STOPF I2C_ISR_STOPF /*!< Stop detection flag */ +#define LL_I2C_ISR_TC I2C_ISR_TC /*!< Transfer Complete (master mode) */ +#define LL_I2C_ISR_TCR I2C_ISR_TCR /*!< Transfer Complete Reload */ +#define LL_I2C_ISR_BERR I2C_ISR_BERR /*!< Bus error */ +#define LL_I2C_ISR_ARLO I2C_ISR_ARLO /*!< Arbitration lost */ +#define LL_I2C_ISR_OVR I2C_ISR_OVR /*!< Overrun/Underrun (slave mode) */ +#define LL_I2C_ISR_PECERR I2C_ISR_PECERR /*!< PEC Error in reception (SMBus mode) */ +#define LL_I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT /*!< Timeout detection flag (SMBus mode) */ +#define LL_I2C_ISR_ALERT I2C_ISR_ALERT /*!< SMBus alert (SMBus mode) */ +#define LL_I2C_ISR_BUSY I2C_ISR_BUSY /*!< Bus busy */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_I2C_ReadReg and LL_I2C_WriteReg functions + * @{ + */ +#define LL_I2C_CR1_TXIE I2C_CR1_TXIE /*!< TX Interrupt enable */ +#define LL_I2C_CR1_RXIE I2C_CR1_RXIE /*!< RX Interrupt enable */ +#define LL_I2C_CR1_ADDRIE I2C_CR1_ADDRIE /*!< Address match Interrupt enable (slave only) */ +#define LL_I2C_CR1_NACKIE I2C_CR1_NACKIE /*!< Not acknowledge received Interrupt enable */ +#define LL_I2C_CR1_STOPIE I2C_CR1_STOPIE /*!< STOP detection Interrupt enable */ +#define LL_I2C_CR1_TCIE I2C_CR1_TCIE /*!< Transfer Complete interrupt enable */ +#define LL_I2C_CR1_ERRIE I2C_CR1_ERRIE /*!< Error interrupts enable */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode + * @{ + */ +#define LL_I2C_MODE_I2C 0x00000000U /*!< I2C Master or Slave mode */ +#define LL_I2C_MODE_SMBUS_HOST I2C_CR1_SMBHEN /*!< SMBus Host address acknowledge */ +#define LL_I2C_MODE_SMBUS_DEVICE 0x00000000U /*!< SMBus Device default mode + (Default address not acknowledge) */ +#define LL_I2C_MODE_SMBUS_DEVICE_ARP I2C_CR1_SMBDEN /*!< SMBus Device Default address acknowledge */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection + * @{ + */ +#define LL_I2C_ANALOGFILTER_ENABLE 0x00000000U /*!< Analog filter is enabled. */ +#define LL_I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF /*!< Analog filter is disabled. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode + * @{ + */ +#define LL_I2C_ADDRESSING_MODE_7BIT 0x00000000U /*!< Master operates in 7-bit addressing mode. */ +#define LL_I2C_ADDRESSING_MODE_10BIT I2C_CR2_ADD10 /*!< Master operates in 10-bit addressing mode.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length + * @{ + */ +#define LL_I2C_OWNADDRESS1_7BIT 0x00000000U /*!< Own address 1 is a 7-bit address. */ +#define LL_I2C_OWNADDRESS1_10BIT I2C_OAR1_OA1MODE /*!< Own address 1 is a 10-bit address.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks + * @{ + */ +#define LL_I2C_OWNADDRESS2_NOMASK I2C_OAR2_OA2NOMASK /*!< Own Address2 No mask. */ +#define LL_I2C_OWNADDRESS2_MASK01 I2C_OAR2_OA2MASK01 /*!< Only Address2 bits[7:2] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK02 I2C_OAR2_OA2MASK02 /*!< Only Address2 bits[7:3] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK03 I2C_OAR2_OA2MASK03 /*!< Only Address2 bits[7:4] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK04 I2C_OAR2_OA2MASK04 /*!< Only Address2 bits[7:5] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK05 I2C_OAR2_OA2MASK05 /*!< Only Address2 bits[7:6] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK06 I2C_OAR2_OA2MASK06 /*!< Only Address2 bits[7] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK07 I2C_OAR2_OA2MASK07 /*!< No comparison is done. + All Address2 are acknowledged. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation + * @{ + */ +#define LL_I2C_ACK 0x00000000U /*!< ACK is sent after current received byte. */ +#define LL_I2C_NACK I2C_CR2_NACK /*!< NACK is sent after current received byte.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length + * @{ + */ +#define LL_I2C_ADDRSLAVE_7BIT 0x00000000U /*!< Slave Address in 7-bit. */ +#define LL_I2C_ADDRSLAVE_10BIT I2C_CR2_ADD10 /*!< Slave Address in 10-bit.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction + * @{ + */ +#define LL_I2C_REQUEST_WRITE 0x00000000U /*!< Master request a write transfer. */ +#define LL_I2C_REQUEST_READ I2C_CR2_RD_WRN /*!< Master request a read transfer. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_MODE Transfer End Mode + * @{ + */ +#define LL_I2C_MODE_RELOAD I2C_CR2_RELOAD /*!< Enable I2C Reload mode. */ +#define LL_I2C_MODE_AUTOEND I2C_CR2_AUTOEND /*!< Enable I2C Automatic end mode + with no HW PEC comparison. */ +#define LL_I2C_MODE_SOFTEND 0x00000000U /*!< Enable I2C Software end mode + with no HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_RELOAD LL_I2C_MODE_RELOAD /*!< Enable SMBUS Automatic end mode + with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC LL_I2C_MODE_AUTOEND /*!< Enable SMBUS Automatic end mode + with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC LL_I2C_MODE_SOFTEND /*!< Enable SMBUS Software end mode + with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE) +/*!< Enable SMBUS Automatic end mode with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE) +/*!< Enable SMBUS Software end mode with HW PEC comparison. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation + * @{ + */ +#define LL_I2C_GENERATE_NOSTARTSTOP 0x00000000U +/*!< Don't Generate Stop and Start condition. */ +#define LL_I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +/*!< Generate Stop condition (Size should be set to 0). */ +#define LL_I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +/*!< Generate Start for read request. */ +#define LL_I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/*!< Generate Start for write request. */ +#define LL_I2C_GENERATE_RESTART_7BIT_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +/*!< Generate Restart for read request, slave 7Bit address. */ +#define LL_I2C_GENERATE_RESTART_7BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/*!< Generate Restart for write request, slave 7Bit address. */ +#define LL_I2C_GENERATE_RESTART_10BIT_READ (uint32_t)(0x80000000U | I2C_CR2_START | \ + I2C_CR2_RD_WRN | I2C_CR2_HEAD10R) +/*!< Generate Restart for read request, slave 10Bit address. */ +#define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/*!< Generate Restart for write request, slave 10Bit address.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_DIRECTION Read Write Direction + * @{ + */ +#define LL_I2C_DIRECTION_WRITE 0x00000000U /*!< Write transfer request by master, + slave enters receiver mode. */ +#define LL_I2C_DIRECTION_READ I2C_ISR_DIR /*!< Read transfer request by master, + slave enters transmitter mode.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_I2C_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for + transmission */ +#define LL_I2C_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for + reception */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout + * @{ + */ +#define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW 0x00000000U /*!< TimeoutA is used to detect + SCL low level timeout. */ +#define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE /*!< TimeoutA is used to detect + both SCL and SDA high level timeout.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection + * @{ + */ +#define LL_I2C_SMBUS_TIMEOUTA I2C_TIMEOUTR_TIMOUTEN /*!< TimeoutA enable bit */ +#define LL_I2C_SMBUS_TIMEOUTB I2C_TIMEOUTR_TEXTEN /*!< TimeoutB (extended clock) + enable bit */ +#define LL_I2C_SMBUS_ALL_TIMEOUT (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | \ + I2C_TIMEOUTR_TEXTEN) /*!< TimeoutA and TimeoutB +(extended clock) enable bits */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in I2C register + * @param __INSTANCE__ I2C Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in I2C register + * @param __INSTANCE__ I2C Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings + * @{ + */ +/** + * @brief Configure the SDA setup, hold time and the SCL high, low period. + * @param __PRESCALER__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + * @param __SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + (tscldel = (SCLDEL+1)xtpresc) + * @param __HOLD_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + (tsdadel = SDADELxtpresc) + * @param __SCLH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF. + (tsclh = (SCLH+1)xtpresc) + * @param __SCLL_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF. + (tscll = (SCLL+1)xtpresc) + * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +#define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __SETUP_TIME__, __HOLD_TIME__, __SCLH_PERIOD__, __SCLL_PERIOD__) \ + ((((uint32_t)(__PRESCALER__) << I2C_TIMINGR_PRESC_Pos) & I2C_TIMINGR_PRESC) | \ + (((uint32_t)(__SETUP_TIME__) << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL) | \ + (((uint32_t)(__HOLD_TIME__) << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL) | \ + (((uint32_t)(__SCLH_PERIOD__) << I2C_TIMINGR_SCLH_Pos) & I2C_TIMINGR_SCLH) | \ + (((uint32_t)(__SCLL_PERIOD__) << I2C_TIMINGR_SCLL_Pos) & I2C_TIMINGR_SCLL)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Functions I2C Exported Functions + * @{ + */ + +/** @defgroup I2C_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable I2C peripheral (PE = 1). + * @rmtoll CR1 PE LL_I2C_Enable + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_PE); +} + +/** + * @brief Disable I2C peripheral (PE = 0). + * @note When PE = 0, the I2C SCL and SDA lines are released. + * Internal state machines and status bits are put back to their reset value. + * When cleared, PE must be kept low for at least 3 APB clock cycles. + * @rmtoll CR1 PE LL_I2C_Disable + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE); +} + +/** + * @brief Check if the I2C peripheral is enabled or disabled. + * @rmtoll CR1 PE LL_I2C_IsEnabled + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL); +} + +/** + * @brief Configure Noise Filters (Analog and Digital). + * @note If the analog filter is also enabled, the digital filter is added to analog filter. + * The filters can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_ConfigFilters\n + * CR1 DNF LL_I2C_ConfigFilters + * @param I2Cx I2C Instance. + * @param AnalogFilter This parameter can be one of the following values: + * @arg @ref LL_I2C_ANALOGFILTER_ENABLE + * @arg @ref LL_I2C_ANALOGFILTER_DISABLE + * @param DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled) + and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk). + * This parameter is used to configure the digital noise filter on SDA and SCL input. + * The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos)); +} + +/** + * @brief Configure Digital Noise Filter. + * @note If the analog filter is also enabled, the digital filter is added to analog filter. + * This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 DNF LL_I2C_SetDigitalFilter + * @param I2Cx I2C Instance. + * @param DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled) + and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk). + * This parameter is used to configure the digital noise filter on SDA and SCL input. + * The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos); +} + +/** + * @brief Get the current Digital Noise Filter configuration. + * @rmtoll CR1 DNF LL_I2C_GetDigitalFilter + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos); +} + +/** + * @brief Enable Analog Noise Filter. + * @note This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_EnableAnalogFilter + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF); +} + +/** + * @brief Disable Analog Noise Filter. + * @note This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_DisableAnalogFilter + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF); +} + +/** + * @brief Check if Analog Noise Filter is enabled or disabled. + * @rmtoll CR1 ANFOFF LL_I2C_IsEnabledAnalogFilter + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA transmission requests. + * @rmtoll CR1 TXDMAEN LL_I2C_EnableDMAReq_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN); +} + +/** + * @brief Disable DMA transmission requests. + * @rmtoll CR1 TXDMAEN LL_I2C_DisableDMAReq_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN); +} + +/** + * @brief Check if DMA transmission requests are enabled or disabled. + * @rmtoll CR1 TXDMAEN LL_I2C_IsEnabledDMAReq_TX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA reception requests. + * @rmtoll CR1 RXDMAEN LL_I2C_EnableDMAReq_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN); +} + +/** + * @brief Disable DMA reception requests. + * @rmtoll CR1 RXDMAEN LL_I2C_DisableDMAReq_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN); +} + +/** + * @brief Check if DMA reception requests are enabled or disabled. + * @rmtoll CR1 RXDMAEN LL_I2C_IsEnabledDMAReq_RX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll TXDR TXDATA LL_I2C_DMA_GetRegAddr\n + * RXDR RXDATA LL_I2C_DMA_GetRegAddr + * @param I2Cx I2C Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction) +{ + uint32_t data_reg_addr; + + if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT) + { + /* return address of TXDR register */ + data_reg_addr = (uint32_t) &(I2Cx->TXDR); + } + else + { + /* return address of RXDR register */ + data_reg_addr = (uint32_t) &(I2Cx->RXDR); + } + + return data_reg_addr; +} + +/** + * @brief Enable Clock stretching. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 NOSTRETCH LL_I2C_EnableClockStretching + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH); +} + +/** + * @brief Disable Clock stretching. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 NOSTRETCH LL_I2C_DisableClockStretching + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH); +} + +/** + * @brief Check if Clock stretching is enabled or disabled. + * @rmtoll CR1 NOSTRETCH LL_I2C_IsEnabledClockStretching + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL); +} + +/** + * @brief Enable hardware byte control in slave mode. + * @rmtoll CR1 SBC LL_I2C_EnableSlaveByteControl + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_SBC); +} + +/** + * @brief Disable hardware byte control in slave mode. + * @rmtoll CR1 SBC LL_I2C_DisableSlaveByteControl + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC); +} + +/** + * @brief Check if hardware byte control in slave mode is enabled or disabled. + * @rmtoll CR1 SBC LL_I2C_IsEnabledSlaveByteControl + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL); +} + +/** + * @brief Enable Wakeup from STOP. + * @note The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @note This bit can only be programmed when Digital Filter is disabled. + * @rmtoll CR1 WUPEN LL_I2C_EnableWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN); +} + +/** + * @brief Disable Wakeup from STOP. + * @note The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @rmtoll CR1 WUPEN LL_I2C_DisableWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN); +} + +/** + * @brief Check if Wakeup from STOP is enabled or disabled. + * @note The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @rmtoll CR1 WUPEN LL_I2C_IsEnabledWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable General Call. + * @note When enabled the Address 0x00 is ACKed. + * @rmtoll CR1 GCEN LL_I2C_EnableGeneralCall + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_GCEN); +} + +/** + * @brief Disable General Call. + * @note When disabled the Address 0x00 is NACKed. + * @rmtoll CR1 GCEN LL_I2C_DisableGeneralCall + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN); +} + +/** + * @brief Check if General Call is enabled or disabled. + * @rmtoll CR1 GCEN LL_I2C_IsEnabledGeneralCall + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the Master to operate in 7-bit or 10-bit addressing mode. + * @note Changing this bit is not allowed, when the START bit is set. + * @rmtoll CR2 ADD10 LL_I2C_SetMasterAddressingMode + * @param I2Cx I2C Instance. + * @param AddressingMode This parameter can be one of the following values: + * @arg @ref LL_I2C_ADDRESSING_MODE_7BIT + * @arg @ref LL_I2C_ADDRESSING_MODE_10BIT + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode); +} + +/** + * @brief Get the Master addressing mode. + * @rmtoll CR2 ADD10 LL_I2C_GetMasterAddressingMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_ADDRESSING_MODE_7BIT + * @arg @ref LL_I2C_ADDRESSING_MODE_10BIT + */ +__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10)); +} + +/** + * @brief Set the Own Address1. + * @rmtoll OAR1 OA1 LL_I2C_SetOwnAddress1\n + * OAR1 OA1MODE LL_I2C_SetOwnAddress1 + * @param I2Cx I2C Instance. + * @param OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF. + * @param OwnAddrSize This parameter can be one of the following values: + * @arg @ref LL_I2C_OWNADDRESS1_7BIT + * @arg @ref LL_I2C_OWNADDRESS1_10BIT + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize) +{ + MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize); +} + +/** + * @brief Enable acknowledge on Own Address1 match address. + * @rmtoll OAR1 OA1EN LL_I2C_EnableOwnAddress1 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN); +} + +/** + * @brief Disable acknowledge on Own Address1 match address. + * @rmtoll OAR1 OA1EN LL_I2C_DisableOwnAddress1 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN); +} + +/** + * @brief Check if Own Address1 acknowledge is enabled or disabled. + * @rmtoll OAR1 OA1EN LL_I2C_IsEnabledOwnAddress1 + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL); +} + +/** + * @brief Set the 7bits Own Address2. + * @note This action has no effect if own address2 is enabled. + * @rmtoll OAR2 OA2 LL_I2C_SetOwnAddress2\n + * OAR2 OA2MSK LL_I2C_SetOwnAddress2 + * @param I2Cx I2C Instance. + * @param OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F. + * @param OwnAddrMask This parameter can be one of the following values: + * @arg @ref LL_I2C_OWNADDRESS2_NOMASK + * @arg @ref LL_I2C_OWNADDRESS2_MASK01 + * @arg @ref LL_I2C_OWNADDRESS2_MASK02 + * @arg @ref LL_I2C_OWNADDRESS2_MASK03 + * @arg @ref LL_I2C_OWNADDRESS2_MASK04 + * @arg @ref LL_I2C_OWNADDRESS2_MASK05 + * @arg @ref LL_I2C_OWNADDRESS2_MASK06 + * @arg @ref LL_I2C_OWNADDRESS2_MASK07 + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask) +{ + MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask); +} + +/** + * @brief Enable acknowledge on Own Address2 match address. + * @rmtoll OAR2 OA2EN LL_I2C_EnableOwnAddress2 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN); +} + +/** + * @brief Disable acknowledge on Own Address2 match address. + * @rmtoll OAR2 OA2EN LL_I2C_DisableOwnAddress2 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN); +} + +/** + * @brief Check if Own Address1 acknowledge is enabled or disabled. + * @rmtoll OAR2 OA2EN LL_I2C_IsEnabledOwnAddress2 + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the SDA setup, hold time and the SCL high, low period. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll TIMINGR TIMINGR LL_I2C_SetTiming + * @param I2Cx I2C Instance. + * @param Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF. + * @note This parameter is computed with the STM32CubeMX Tool. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing) +{ + WRITE_REG(I2Cx->TIMINGR, Timing); +} + +/** + * @brief Get the Timing Prescaler setting. + * @rmtoll TIMINGR PRESC LL_I2C_GetTimingPrescaler + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos); +} + +/** + * @brief Get the SCL low period setting. + * @rmtoll TIMINGR SCLL LL_I2C_GetClockLowPeriod + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos); +} + +/** + * @brief Get the SCL high period setting. + * @rmtoll TIMINGR SCLH LL_I2C_GetClockHighPeriod + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos); +} + +/** + * @brief Get the SDA hold time. + * @rmtoll TIMINGR SDADEL LL_I2C_GetDataHoldTime + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos); +} + +/** + * @brief Get the SDA setup time. + * @rmtoll TIMINGR SCLDEL LL_I2C_GetDataSetupTime + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos); +} + +/** + * @brief Configure peripheral mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 SMBHEN LL_I2C_SetMode\n + * CR1 SMBDEN LL_I2C_SetMode + * @param I2Cx I2C Instance. + * @param PeripheralMode This parameter can be one of the following values: + * @arg @ref LL_I2C_MODE_I2C + * @arg @ref LL_I2C_MODE_SMBUS_HOST + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode); +} + +/** + * @brief Get peripheral mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 SMBHEN LL_I2C_GetMode\n + * CR1 SMBDEN LL_I2C_GetMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_MODE_I2C + * @arg @ref LL_I2C_MODE_SMBUS_HOST + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP + */ +__STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN)); +} + +/** + * @brief Enable SMBus alert (Host or Device mode) + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note SMBus Device mode: + * - SMBus Alert pin is drived low and + * Alert Response Address Header acknowledge is enabled. + * SMBus Host mode: + * - SMBus Alert pin management is supported. + * @rmtoll CR1 ALERTEN LL_I2C_EnableSMBusAlert + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN); +} + +/** + * @brief Disable SMBus alert (Host or Device mode) + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note SMBus Device mode: + * - SMBus Alert pin is not drived (can be used as a standard GPIO) and + * Alert Response Address Header acknowledge is disabled. + * SMBus Host mode: + * - SMBus Alert pin management is not supported. + * @rmtoll CR1 ALERTEN LL_I2C_DisableSMBusAlert + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN); +} + +/** + * @brief Check if SMBus alert (Host or Device mode) is enabled or disabled. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 ALERTEN LL_I2C_IsEnabledSMBusAlert + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable SMBus Packet Error Calculation (PEC). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_EnableSMBusPEC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); +} + +/** + * @brief Disable SMBus Packet Error Calculation (PEC). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_DisableSMBusPEC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); +} + +/** + * @brief Check if SMBus Packet Error Calculation (PEC) is enabled or disabled. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_IsEnabledSMBusPEC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the SMBus Clock Timeout. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This configuration can only be programmed when associated Timeout is disabled (TimeoutA and/orTimeoutB). + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_ConfigSMBusTimeout\n + * TIMEOUTR TIDLE LL_I2C_ConfigSMBusTimeout\n + * TIMEOUTR TIMEOUTB LL_I2C_ConfigSMBusTimeout + * @param I2Cx I2C Instance. + * @param TimeoutA This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @param TimeoutAMode This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + * @param TimeoutB + * @retval None + */ +__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t TimeoutAMode, + uint32_t TimeoutB) +{ + MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB, + TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos)); +} + +/** + * @brief Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends on TimeoutA mode). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note These bits can only be programmed when TimeoutA is disabled. + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_SetSMBusTimeoutA + * @param I2Cx I2C Instance. + * @param TimeoutA This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutA); +} + +/** + * @brief Get the SMBus Clock TimeoutA setting. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_GetSMBusTimeoutA + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA)); +} + +/** + * @brief Set the SMBus Clock TimeoutA mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This bit can only be programmed when TimeoutA is disabled. + * @rmtoll TIMEOUTR TIDLE LL_I2C_SetSMBusTimeoutAMode + * @param I2Cx I2C Instance. + * @param TimeoutAMode This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode); +} + +/** + * @brief Get the SMBus Clock TimeoutA mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIDLE LL_I2C_GetSMBusTimeoutAMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE)); +} + +/** + * @brief Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note These bits can only be programmed when TimeoutB is disabled. + * @rmtoll TIMEOUTR TIMEOUTB LL_I2C_SetSMBusTimeoutB + * @param I2Cx I2C Instance. + * @param TimeoutB This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos); +} + +/** + * @brief Get the SMBus Extended Cumulative Clock TimeoutB setting. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMEOUTB LL_I2C_GetSMBusTimeoutB + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos); +} + +/** + * @brief Enable the SMBus Clock Timeout. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_EnableSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_EnableSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + SET_BIT(I2Cx->TIMEOUTR, ClockTimeout); +} + +/** + * @brief Disable the SMBus Clock Timeout. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_DisableSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_DisableSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout); +} + +/** + * @brief Check if the SMBus Clock Timeout is enabled or disabled. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_IsEnabledSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_IsEnabledSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == \ + (ClockTimeout)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable TXIS interrupt. + * @rmtoll CR1 TXIE LL_I2C_EnableIT_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TXIE); +} + +/** + * @brief Disable TXIS interrupt. + * @rmtoll CR1 TXIE LL_I2C_DisableIT_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE); +} + +/** + * @brief Check if the TXIS Interrupt is enabled or disabled. + * @rmtoll CR1 TXIE LL_I2C_IsEnabledIT_TX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable RXNE interrupt. + * @rmtoll CR1 RXIE LL_I2C_EnableIT_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_RXIE); +} + +/** + * @brief Disable RXNE interrupt. + * @rmtoll CR1 RXIE LL_I2C_DisableIT_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE); +} + +/** + * @brief Check if the RXNE Interrupt is enabled or disabled. + * @rmtoll CR1 RXIE LL_I2C_IsEnabledIT_RX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Address match interrupt (slave mode only). + * @rmtoll CR1 ADDRIE LL_I2C_EnableIT_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE); +} + +/** + * @brief Disable Address match interrupt (slave mode only). + * @rmtoll CR1 ADDRIE LL_I2C_DisableIT_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE); +} + +/** + * @brief Check if Address match interrupt is enabled or disabled. + * @rmtoll CR1 ADDRIE LL_I2C_IsEnabledIT_ADDR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Not acknowledge received interrupt. + * @rmtoll CR1 NACKIE LL_I2C_EnableIT_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE); +} + +/** + * @brief Disable Not acknowledge received interrupt. + * @rmtoll CR1 NACKIE LL_I2C_DisableIT_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE); +} + +/** + * @brief Check if Not acknowledge received interrupt is enabled or disabled. + * @rmtoll CR1 NACKIE LL_I2C_IsEnabledIT_NACK + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable STOP detection interrupt. + * @rmtoll CR1 STOPIE LL_I2C_EnableIT_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE); +} + +/** + * @brief Disable STOP detection interrupt. + * @rmtoll CR1 STOPIE LL_I2C_DisableIT_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE); +} + +/** + * @brief Check if STOP detection interrupt is enabled or disabled. + * @rmtoll CR1 STOPIE LL_I2C_IsEnabledIT_STOP + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Transfer Complete interrupt. + * @note Any of these events will generate interrupt : + * Transfer Complete (TC) + * Transfer Complete Reload (TCR) + * @rmtoll CR1 TCIE LL_I2C_EnableIT_TC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TCIE); +} + +/** + * @brief Disable Transfer Complete interrupt. + * @note Any of these events will generate interrupt : + * Transfer Complete (TC) + * Transfer Complete Reload (TCR) + * @rmtoll CR1 TCIE LL_I2C_DisableIT_TC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE); +} + +/** + * @brief Check if Transfer Complete interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_I2C_IsEnabledIT_TC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Error interrupts. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note Any of these errors will generate interrupt : + * Arbitration Loss (ARLO) + * Bus Error detection (BERR) + * Overrun/Underrun (OVR) + * SMBus Timeout detection (TIMEOUT) + * SMBus PEC error detection (PECERR) + * SMBus Alert pin event detection (ALERT) + * @rmtoll CR1 ERRIE LL_I2C_EnableIT_ERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE); +} + +/** + * @brief Disable Error interrupts. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note Any of these errors will generate interrupt : + * Arbitration Loss (ARLO) + * Bus Error detection (BERR) + * Overrun/Underrun (OVR) + * SMBus Timeout detection (TIMEOUT) + * SMBus PEC error detection (PECERR) + * SMBus Alert pin event detection (ALERT) + * @rmtoll CR1 ERRIE LL_I2C_DisableIT_ERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE); +} + +/** + * @brief Check if Error interrupts are enabled or disabled. + * @rmtoll CR1 ERRIE LL_I2C_IsEnabledIT_ERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_FLAG_management FLAG_management + * @{ + */ + +/** + * @brief Indicate the status of Transmit data register empty flag. + * @note RESET: When next data is written in Transmit data register. + * SET: When Transmit data register is empty. + * @rmtoll ISR TXE LL_I2C_IsActiveFlag_TXE + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transmit interrupt flag. + * @note RESET: When next data is written in Transmit data register. + * SET: When Transmit data register is empty. + * @rmtoll ISR TXIS LL_I2C_IsActiveFlag_TXIS + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Receive data register not empty flag. + * @note RESET: When Receive data register is read. + * SET: When the received data is copied in Receive data register. + * @rmtoll ISR RXNE LL_I2C_IsActiveFlag_RXNE + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Address matched flag (slave mode). + * @note RESET: Clear default value. + * SET: When the received slave address matched with one of the enabled slave address. + * @rmtoll ISR ADDR LL_I2C_IsActiveFlag_ADDR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Not Acknowledge received flag. + * @note RESET: Clear default value. + * SET: When a NACK is received after a byte transmission. + * @rmtoll ISR NACKF LL_I2C_IsActiveFlag_NACK + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Stop detection flag. + * @note RESET: Clear default value. + * SET: When a Stop condition is detected. + * @rmtoll ISR STOPF LL_I2C_IsActiveFlag_STOP + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transfer complete flag (master mode). + * @note RESET: Clear default value. + * SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred. + * @rmtoll ISR TC LL_I2C_IsActiveFlag_TC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transfer complete flag (master mode). + * @note RESET: Clear default value. + * SET: When RELOAD=1 and NBYTES date have been transferred. + * @rmtoll ISR TCR LL_I2C_IsActiveFlag_TCR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Bus error flag. + * @note RESET: Clear default value. + * SET: When a misplaced Start or Stop condition is detected. + * @rmtoll ISR BERR LL_I2C_IsActiveFlag_BERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Arbitration lost flag. + * @note RESET: Clear default value. + * SET: When arbitration lost. + * @rmtoll ISR ARLO LL_I2C_IsActiveFlag_ARLO + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Overrun/Underrun flag (slave mode). + * @note RESET: Clear default value. + * SET: When an overrun/underrun error occurs (Clock Stretching Disabled). + * @rmtoll ISR OVR LL_I2C_IsActiveFlag_OVR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus PEC error flag in reception. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When the received PEC does not match with the PEC register content. + * @rmtoll ISR PECERR LL_I2C_IsActiveSMBusFlag_PECERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus Timeout detection flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When a timeout or extended clock timeout occurs. + * @rmtoll ISR TIMEOUT LL_I2C_IsActiveSMBusFlag_TIMEOUT + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus alert flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When SMBus host configuration, SMBus alert enabled and + * a falling edge event occurs on SMBA pin. + * @rmtoll ISR ALERT LL_I2C_IsActiveSMBusFlag_ALERT + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Bus Busy flag. + * @note RESET: Clear default value. + * SET: When a Start condition is detected. + * @rmtoll ISR BUSY LL_I2C_IsActiveFlag_BUSY + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Clear Address Matched flag. + * @rmtoll ICR ADDRCF LL_I2C_ClearFlag_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF); +} + +/** + * @brief Clear Not Acknowledge flag. + * @rmtoll ICR NACKCF LL_I2C_ClearFlag_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF); +} + +/** + * @brief Clear Stop detection flag. + * @rmtoll ICR STOPCF LL_I2C_ClearFlag_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF); +} + +/** + * @brief Clear Transmit data register empty flag (TXE). + * @note This bit can be clear by software in order to flush the transmit data register (TXDR). + * @rmtoll ISR TXE LL_I2C_ClearFlag_TXE + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx) +{ + WRITE_REG(I2Cx->ISR, I2C_ISR_TXE); +} + +/** + * @brief Clear Bus error flag. + * @rmtoll ICR BERRCF LL_I2C_ClearFlag_BERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF); +} + +/** + * @brief Clear Arbitration lost flag. + * @rmtoll ICR ARLOCF LL_I2C_ClearFlag_ARLO + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF); +} + +/** + * @brief Clear Overrun/Underrun flag. + * @rmtoll ICR OVRCF LL_I2C_ClearFlag_OVR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF); +} + +/** + * @brief Clear SMBus PEC error flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR PECCF LL_I2C_ClearSMBusFlag_PECERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_PECCF); +} + +/** + * @brief Clear SMBus Timeout detection flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR TIMOUTCF LL_I2C_ClearSMBusFlag_TIMEOUT + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF); +} + +/** + * @brief Clear SMBus Alert flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR ALERTCF LL_I2C_ClearSMBusFlag_ALERT + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Enable automatic STOP condition generation (master mode). + * @note Automatic end mode : a STOP condition is automatically sent when NBYTES data are transferred. + * This bit has no effect in slave mode or when RELOAD bit is set. + * @rmtoll CR2 AUTOEND LL_I2C_EnableAutoEndMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND); +} + +/** + * @brief Disable automatic STOP condition generation (master mode). + * @note Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low. + * @rmtoll CR2 AUTOEND LL_I2C_DisableAutoEndMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND); +} + +/** + * @brief Check if automatic STOP condition is enabled or disabled. + * @rmtoll CR2 AUTOEND LL_I2C_IsEnabledAutoEndMode + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL); +} + +/** + * @brief Enable reload mode (master mode). + * @note The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded when TCR flag is set. + * @rmtoll CR2 RELOAD LL_I2C_EnableReloadMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD); +} + +/** + * @brief Disable reload mode (master mode). + * @note The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow). + * @rmtoll CR2 RELOAD LL_I2C_DisableReloadMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD); +} + +/** + * @brief Check if reload mode is enabled or disabled. + * @rmtoll CR2 RELOAD LL_I2C_IsEnabledReloadMode + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL); +} + +/** + * @brief Configure the number of bytes for transfer. + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 NBYTES LL_I2C_SetTransferSize + * @param I2Cx I2C Instance. + * @param TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos); +} + +/** + * @brief Get the number of bytes configured for transfer. + * @rmtoll CR2 NBYTES LL_I2C_GetTransferSize + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos); +} + +/** + * @brief Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code + or next received byte. + * @note Usage in Slave mode only. + * @rmtoll CR2 NACK LL_I2C_AcknowledgeNextData + * @param I2Cx I2C Instance. + * @param TypeAcknowledge This parameter can be one of the following values: + * @arg @ref LL_I2C_ACK + * @arg @ref LL_I2C_NACK + * @retval None + */ +__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge); +} + +/** + * @brief Generate a START or RESTART condition + * @note The START bit can be set even if bus is BUSY or I2C is in slave mode. + * This action has no effect when RELOAD is set. + * @rmtoll CR2 START LL_I2C_GenerateStartCondition + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_START); +} + +/** + * @brief Generate a STOP condition after the current byte transfer (master mode). + * @rmtoll CR2 STOP LL_I2C_GenerateStopCondition + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_STOP); +} + +/** + * @brief Enable automatic RESTART Read request condition for 10bit address header (master mode). + * @note The master sends the complete 10bit slave address read sequence : + * Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit address + in Read direction. + * @rmtoll CR2 HEAD10R LL_I2C_EnableAuto10BitRead + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R); +} + +/** + * @brief Disable automatic RESTART Read request condition for 10bit address header (master mode). + * @note The master only sends the first 7 bits of 10bit address in Read direction. + * @rmtoll CR2 HEAD10R LL_I2C_DisableAuto10BitRead + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R); +} + +/** + * @brief Check if automatic RESTART Read request condition for 10bit address header is enabled or disabled. + * @rmtoll CR2 HEAD10R LL_I2C_IsEnabledAuto10BitRead + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL); +} + +/** + * @brief Configure the transfer direction (master mode). + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 RD_WRN LL_I2C_SetTransferRequest + * @param I2Cx I2C Instance. + * @param TransferRequest This parameter can be one of the following values: + * @arg @ref LL_I2C_REQUEST_WRITE + * @arg @ref LL_I2C_REQUEST_READ + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest); +} + +/** + * @brief Get the transfer direction requested (master mode). + * @rmtoll CR2 RD_WRN LL_I2C_GetTransferRequest + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_REQUEST_WRITE + * @arg @ref LL_I2C_REQUEST_READ + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN)); +} + +/** + * @brief Configure the slave address for transfer (master mode). + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 SADD LL_I2C_SetSlaveAddr + * @param I2Cx I2C Instance. + * @param SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr); +} + +/** + * @brief Get the slave address programmed for transfer. + * @rmtoll CR2 SADD LL_I2C_GetSlaveAddr + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0x3F + */ +__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD)); +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @rmtoll CR2 SADD LL_I2C_HandleTransfer\n + * CR2 ADD10 LL_I2C_HandleTransfer\n + * CR2 RD_WRN LL_I2C_HandleTransfer\n + * CR2 START LL_I2C_HandleTransfer\n + * CR2 STOP LL_I2C_HandleTransfer\n + * CR2 RELOAD LL_I2C_HandleTransfer\n + * CR2 NBYTES LL_I2C_HandleTransfer\n + * CR2 AUTOEND LL_I2C_HandleTransfer\n + * CR2 HEAD10R LL_I2C_HandleTransfer + * @param I2Cx I2C Instance. + * @param SlaveAddr Specifies the slave address to be programmed. + * @param SlaveAddrSize This parameter can be one of the following values: + * @arg @ref LL_I2C_ADDRSLAVE_7BIT + * @arg @ref LL_I2C_ADDRSLAVE_10BIT + * @param TransferSize Specifies the number of bytes to be programmed. + * This parameter must be a value between Min_Data=0 and Max_Data=255. + * @param EndMode This parameter can be one of the following values: + * @arg @ref LL_I2C_MODE_RELOAD + * @arg @ref LL_I2C_MODE_AUTOEND + * @arg @ref LL_I2C_MODE_SOFTEND + * @arg @ref LL_I2C_MODE_SMBUS_RELOAD + * @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC + * @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC + * @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC + * @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC + * @param Request This parameter can be one of the following values: + * @arg @ref LL_I2C_GENERATE_NOSTARTSTOP + * @arg @ref LL_I2C_GENERATE_STOP + * @arg @ref LL_I2C_GENERATE_START_READ + * @arg @ref LL_I2C_GENERATE_START_WRITE + * @arg @ref LL_I2C_GENERATE_RESTART_7BIT_READ + * @arg @ref LL_I2C_GENERATE_RESTART_7BIT_WRITE + * @arg @ref LL_I2C_GENERATE_RESTART_10BIT_READ + * @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE + * @retval None + */ +__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize, + uint32_t TransferSize, uint32_t EndMode, uint32_t Request) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | + (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | + I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD | + I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R, + SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request); +} + +/** + * @brief Indicate the value of transfer direction (slave mode). + * @note RESET: Write transfer, Slave enters in receiver mode. + * SET: Read transfer, Slave enters in transmitter mode. + * @rmtoll ISR DIR LL_I2C_GetTransferDirection + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_DIRECTION_WRITE + * @arg @ref LL_I2C_DIRECTION_READ + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_DIR)); +} + +/** + * @brief Return the slave matched address. + * @rmtoll ISR ADDCODE LL_I2C_GetAddressMatchCode + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0x3F + */ +__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_ADDCODE) >> I2C_ISR_ADDCODE_Pos << 1); +} + +/** + * @brief Enable internal comparison of the SMBus Packet Error byte (transmission or reception mode). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This feature is cleared by hardware when the PEC byte is transferred, or when a STOP condition + or an Address Matched is received. + * This bit has no effect when RELOAD bit is set. + * This bit has no effect in device mode when SBC bit is not set. + * @rmtoll CR2 PECBYTE LL_I2C_EnableSMBusPECCompare + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_PECBYTE); +} + +/** + * @brief Check if the SMBus Packet Error byte internal comparison is requested or not. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR2 PECBYTE LL_I2C_IsEnabledSMBusPECCompare + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_PECBYTE) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL); +} + +/** + * @brief Get the SMBus Packet Error byte calculated. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll PECR PEC LL_I2C_GetSMBusPEC + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->PECR, I2C_PECR_PEC)); +} + +/** + * @brief Read Receive Data register. + * @rmtoll RXDR RXDATA LL_I2C_ReceiveData8 + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx) +{ + return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA)); +} + +/** + * @brief Write in Transmit Data Register . + * @rmtoll TXDR TXDATA LL_I2C_TransmitData8 + * @param I2Cx I2C Instance. + * @param Data Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data) +{ + WRITE_REG(I2Cx->TXDR, Data); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct); +ErrorStatus LL_I2C_DeInit(I2C_TypeDef *I2Cx); +void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* I2C1 || I2C2 || I2C3 || I2C4 || I2C5 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_I2C_H */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_pwr.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_pwr.h new file mode 100644 index 0000000..be137a4 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_pwr.h @@ -0,0 +1,2301 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_pwr.h + * @author MCD Application Team + * @brief Header file of PWR LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_PWR_H +#define STM32H7xx_LL_PWR_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (PWR) + +/** @defgroup PWR_LL PWR + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup PWR_LL_Private_Constants PWR Private Constants + * @{ + */ + +/** @defgroup PWR_LL_WAKEUP_PIN_OFFSET Wake-Up Pins register offsets Defines + * @brief Flags defines which can be used with LL_PWR_WriteReg function + * @{ + */ +/* Wake-Up Pins PWR register offsets */ +#define LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET 2UL +#define LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK 0x1FU +/** + * @} + */ +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_PWR_WriteReg function + * @{ + */ +#define LL_PWR_FLAG_CPU_CSSF PWR_CPUCR_CSSF /*!< Clear flags for CPU */ +#if defined (DUAL_CORE) +#define LL_PWR_FLAG_CPU2_CSSF PWR_CPU2CR_CSSF /*!< Clear flags for CPU2 */ +#endif /* DUAL_CORE */ +#define LL_PWR_FLAG_WKUPCR_WKUPC6 PWR_WKUPCR_WKUPC6 /*!< Clear PC1 WKUP flag */ +#if defined (PWR_WKUPCR_WKUPC5) +#define LL_PWR_FLAG_WKUPCR_WKUPC5 PWR_WKUPCR_WKUPC5 /*!< Clear PI11 WKUP flag */ +#endif /* defined (PWR_WKUPCR_WKUPC5) */ +#define LL_PWR_FLAG_WKUPCR_WKUPC4 PWR_WKUPCR_WKUPC4 /*!< Clear PC13 WKUP flag */ +#if defined (PWR_WKUPCR_WKUPC3) +#define LL_PWR_FLAG_WKUPCR_WKUPC3 PWR_WKUPCR_WKUPC3 /*!< Clear PI8 WKUP flag */ +#endif /* defined (PWR_WKUPCR_WKUPC3) */ +#define LL_PWR_FLAG_WKUPCR_WKUPC2 PWR_WKUPCR_WKUPC2 /*!< Clear PA2 WKUP flag */ +#define LL_PWR_FLAG_WKUPCR_WKUPC1 PWR_WKUPCR_WKUPC1 /*!< Clear PA0 WKUP flag */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_PWR_ReadReg function + * @{ + */ +#define LL_PWR_FLAG_AVDO PWR_CSR1_AVDO /*!< Analog voltage detector output on VDDA flag */ +#define LL_PWR_FLAG_PVDO PWR_CSR1_PVDO /*!< Programmable voltage detect output flag */ +#define LL_PWR_FLAG_ACTVOS PWR_CSR1_ACTVOS /*!< Current VOS applied for VCORE voltage scaling flag */ +#define LL_PWR_FLAG_ACTVOSRDY PWR_CSR1_ACTVOSRDY /*!< Ready bit for current actual used VOS for VCORE voltage scaling flag */ +#if defined (PWR_CSR1_MMCVDO) +#define LL_PWR_FLAG_MMCVDO PWR_CSR1_MMCVDO /*!< Voltage detector output on VDDMMC flag */ +#endif /* PWR_CSR1_MMCVDO */ + +#define LL_PWR_FLAG_TEMPH PWR_CR2_TEMPH /*!< Temperature high threshold flag */ +#define LL_PWR_FLAG_TEMPL PWR_CR2_TEMPL /*!< Temperature low threshold flag */ +#define LL_PWR_FLAG_VBATH PWR_CR2_VBATH /*!< VBAT high threshold flag */ +#define LL_PWR_FLAG_VBATL PWR_CR2_VBATL /*!< VBAT low threshold flag */ +#define LL_PWR_FLAG_BRRDY PWR_CR2_BRRDY /*!< Backup Regulator ready flag */ + +#define LL_PWR_FLAG_USBRDY PWR_CR3_USB33RDY /*!< USB supply ready flag */ +#define LL_PWR_FLAG_SMPSEXTRDY PWR_CR3_SMPSEXTRDY /*!< SMPS External supply ready flag */ + +#if defined (PWR_CPUCR_SBF_D2) +#define LL_PWR_FLAG_CPU_SBF_D2 PWR_CPUCR_SBF_D2 /*!< D2 domain DSTANDBY Flag */ +#endif /* PWR_CPUCR_SBF_D2 */ +#if defined (PWR_CPUCR_SBF_D1) +#define LL_PWR_FLAG_CPU_SBF_D1 PWR_CPUCR_SBF_D1 /*!< D1 domain DSTANDBY Flag */ +#endif /* PWR_CPUCR_SBF_D1 */ +#define LL_PWR_FLAG_CPU_SBF PWR_CPUCR_SBF /*!< System STANDBY Flag */ +#define LL_PWR_FLAG_CPU_STOPF PWR_CPUCR_STOPF /*!< STOP Flag */ +#if defined (DUAL_CORE) +#define LL_PWR_FLAG_CPU_HOLD2F PWR_CPUCR_HOLD2F /*!< CPU2 in hold wakeup flag */ +#endif /* DUAL_CORE */ + +#if defined (DUAL_CORE) +#define LL_PWR_FLAG_CPU2_SBF_D2 PWR_CPU2CR_SBF_D2 /*!< D2 domain DSTANDBY Flag */ +#define LL_PWR_FLAG_CPU2_SBF_D1 PWR_CPU2CR_SBF_D1 /*!< D1 domain DSTANDBY Flag */ +#define LL_PWR_FLAG_CPU2_SBF PWR_CPU2CR_SBF /*!< System STANDBY Flag */ +#define LL_PWR_FLAG_CPU2_STOPF PWR_CPU2CR_STOPF /*!< STOP Flag */ +#define LL_PWR_FLAG_CPU2_HOLD1F PWR_CPU2CR_HOLD1F /*!< CPU1 in hold wakeup flag */ +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +#define LL_PWR_D3CR_VOSRDY PWR_D3CR_VOSRDY /*!< Voltage scaling ready flag */ +#else +#define LL_PWR_SRDCR_VOSRDY PWR_SRDCR_VOSRDY /*!< Voltage scaling ready flag */ +#endif /* PWR_CPUCR_PDDS_D2 */ + +#define LL_PWR_WKUPFR_WKUPF6 PWR_WKUPFR_WKUPF6 /*!< Wakeup flag on PC1 */ +#if defined (PWR_WKUPFR_WKUPF5) +#define LL_PWR_WKUPFR_WKUPF5 PWR_WKUPFR_WKUPF5 /*!< Wakeup flag on PI11 */ +#endif /* defined (PWR_WKUPFR_WKUPF5) */ +#define LL_PWR_WKUPFR_WKUPF4 PWR_WKUPFR_WKUPF4 /*!< Wakeup flag on PC13 */ +#if defined (PWR_WKUPFR_WKUPF3) +#define LL_PWR_WKUPFR_WKUPF3 PWR_WKUPFR_WKUPF3 /*!< Wakeup flag on PI8 */ +#endif /* defined (PWR_WKUPFR_WKUPF3) */ +#define LL_PWR_WKUPFR_WKUPF2 PWR_WKUPFR_WKUPF2 /*!< Wakeup flag on PA2 */ +#define LL_PWR_WKUPFR_WKUPF1 PWR_WKUPFR_WKUPF1 /*!< Wakeup flag on PA0 */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_MODE_PWR Power mode + * @{ + */ +#if defined (PWR_CPUCR_PDDS_D2) +#define LL_PWR_CPU_MODE_D1STOP 0x00000000U /*!< Enter D1 domain to Stop mode when the CPU enters deepsleep */ +#define LL_PWR_CPU_MODE_D1STANDBY PWR_CPUCR_PDDS_D1 /*!< Enter D1 domain to Standby mode when the CPU enters deepsleep */ +#else +#define LL_PWR_CPU_MODE_CDSTOP 0x00000000U /*!< Enter CD domain to Stop mode when the CPU enters deepsleep */ +#define LL_PWR_CPU_MODE_CDSTOP2 PWR_CPUCR_RETDS_CD /*!< Enter CD domain to Stop2 mode when the CPU enters deepsleep */ +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (PWR_CPUCR_PDDS_D2) +#define LL_PWR_CPU_MODE_D2STOP 0x00000000U /*!< Enter D2 domain to Stop mode when the CPU enters deepsleep */ +#define LL_PWR_CPU_MODE_D2STANDBY PWR_CPUCR_PDDS_D2 /*!< Enter D2 domain to Standby mode when the CPU enters deepsleep */ +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (PWR_CPUCR_PDDS_D2) +#define LL_PWR_CPU_MODE_D3RUN PWR_CPUCR_RUN_D3 /*!< Keep system D3 domain in Run mode when the CPU enter deepsleep */ +#define LL_PWR_CPU_MODE_D3STOP 0x00000000U /*!< Enter D3 domain to Stop mode when the CPU enters deepsleep */ +#define LL_PWR_CPU_MODE_D3STANDBY PWR_CPUCR_PDDS_D3 /*!< Enter D3 domain to Standby mode when the CPU enters deepsleep */ +#else +#define LL_PWR_CPU_MODE_SRDRUN PWR_CPUCR_RUN_SRD /*!< Keep system SRD domain in Run mode when the CPU enter deepsleep */ +#define LL_PWR_CPU_MODE_SRDSTOP 0x00000000U /*!< Enter SRD domain to Stop mode when the CPU enters deepsleep */ +#define LL_PWR_CPU_MODE_SRDSTANDBY PWR_CPUCR_PDDS_SRD /*!< Enter SRD domain to Standby mode when the CPU enters deepsleep */ +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +#define LL_PWR_CPU2_MODE_D1STOP 0x00000000U /*!< Enter D1 domain to Stop mode when the CPU2 enters deepsleep */ +#define LL_PWR_CPU2_MODE_D1STANDBY PWR_CPU2CR_PDDS_D1 /*!< Enter D1 domain to Standby mode when the CPU2 enters deepsleep */ +#define LL_PWR_CPU2_MODE_D2STOP 0x00000000U /*!< Enter D2 domain to Stop mode when the CPU2 enters deepsleep */ +#define LL_PWR_CPU2_MODE_D2STANDBY PWR_CPU2CR_PDDS_D2 /*!< Enter D2 domain to Standby mode when the CPU2 enters deepsleep */ +#define LL_PWR_CPU2_MODE_D3RUN PWR_CPU2CR_RUN_D3 /*!< Keep system D3 domain in RUN mode when the CPU2 enter deepsleep */ +#define LL_PWR_CPU2_MODE_D3STOP 0x00000000U /*!< Enter D3 domain to Stop mode when the CPU2 enters deepsleep */ +#define LL_PWR_CPU2_MODE_D3STANDBY PWR_CPU2CR_PDDS_D3 /*!< Enter D3 domain to Standby mode when the CPU2 enter deepsleep */ +#endif /* DUAL_CORE */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_REGU_VOLTAGE Run mode Regulator Voltage Scaling + * @{ + */ +#if defined (PWR_CPUCR_PDDS_D2) +#define LL_PWR_REGU_VOLTAGE_SCALE3 PWR_D3CR_VOS_0 /*!< Select voltage scale 3 */ +#define LL_PWR_REGU_VOLTAGE_SCALE2 PWR_D3CR_VOS_1 /*!< Select voltage scale 2 */ +#define LL_PWR_REGU_VOLTAGE_SCALE1 (PWR_D3CR_VOS_0 | PWR_D3CR_VOS_1) /*!< Select voltage scale 1 */ +#if defined (SYSCFG_PWRCR_ODEN) /* STM32H74xxx and STM32H75xxx lines */ +#define LL_PWR_REGU_VOLTAGE_SCALE0 (PWR_D3CR_VOS_0 | PWR_D3CR_VOS_1) /*!< Select voltage scale 0 */ +#else +#define LL_PWR_REGU_VOLTAGE_SCALE0 0x00000000U /*!< Select voltage scale 0 */ +#endif /* defined (SYSCFG_PWRCR_ODEN) */ +#else +#define LL_PWR_REGU_VOLTAGE_SCALE3 0x00000000U /*!< Select voltage scale 3 */ +#define LL_PWR_REGU_VOLTAGE_SCALE2 PWR_D3CR_VOS_0 /*!< Select voltage scale 2 */ +#define LL_PWR_REGU_VOLTAGE_SCALE1 PWR_D3CR_VOS_1 /*!< Select voltage scale 1 */ +#define LL_PWR_REGU_VOLTAGE_SCALE0 (PWR_D3CR_VOS_0 | PWR_D3CR_VOS_1) /*!< Select voltage scale 0 */ +#endif /* PWR_CPUCR_PDDS_D2 */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_STOP_MODE_REGU_VOLTAGE Stop mode Regulator Voltage Scaling + * @{ + */ +#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE5 PWR_CR1_SVOS_0 /*!< Select voltage scale 5 when system enters STOP mode */ +#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE4 PWR_CR1_SVOS_1 /*!< Select voltage scale 4 when system enters STOP mode */ +#define LL_PWR_REGU_VOLTAGE_SVOS_SCALE3 (PWR_CR1_SVOS_0 | PWR_CR1_SVOS_1) /*!< Select voltage scale 3 when system enters STOP mode */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE Regulator Mode In Deep Sleep Mode + * @{ + */ +#define LL_PWR_REGU_DSMODE_MAIN 0x00000000U /*!< Voltage Regulator in main mode during deepsleep mode */ +#define LL_PWR_REGU_DSMODE_LOW_POWER PWR_CR1_LPDS /*!< Voltage Regulator in low-power mode during deepsleep mode */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_PVDLEVEL Power Digital Voltage Level Detector + * @{ + */ +#define LL_PWR_PVDLEVEL_0 PWR_CR1_PLS_LEV0 /*!< Voltage threshold detected by PVD 1.95 V */ +#define LL_PWR_PVDLEVEL_1 PWR_CR1_PLS_LEV1 /*!< Voltage threshold detected by PVD 2.1 V */ +#define LL_PWR_PVDLEVEL_2 PWR_CR1_PLS_LEV2 /*!< Voltage threshold detected by PVD 2.25 V */ +#define LL_PWR_PVDLEVEL_3 PWR_CR1_PLS_LEV3 /*!< Voltage threshold detected by PVD 2.4 V */ +#define LL_PWR_PVDLEVEL_4 PWR_CR1_PLS_LEV4 /*!< Voltage threshold detected by PVD 2.55 V */ +#define LL_PWR_PVDLEVEL_5 PWR_CR1_PLS_LEV5 /*!< Voltage threshold detected by PVD 2.7 V */ +#define LL_PWR_PVDLEVEL_6 PWR_CR1_PLS_LEV6 /*!< Voltage threshold detected by PVD 2.85 V */ +#define LL_PWR_PVDLEVEL_7 PWR_CR1_PLS_LEV7 /*!< External voltage level on PVD_IN pin, compared to internal VREFINT level. */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_AVDLEVEL Power Analog Voltage Level Detector + * @{ + */ +#define LL_PWR_AVDLEVEL_0 PWR_CR1_ALS_LEV0 /*!< Analog Voltage threshold detected by AVD 1.7 V */ +#define LL_PWR_AVDLEVEL_1 PWR_CR1_ALS_LEV1 /*!< Analog Voltage threshold detected by AVD 2.1 V */ +#define LL_PWR_AVDLEVEL_2 PWR_CR1_ALS_LEV2 /*!< Analog Voltage threshold detected by AVD 2.5 V */ +#define LL_PWR_AVDLEVEL_3 PWR_CR1_ALS_LEV3 /*!< Analog Voltage threshold detected by AVD 2.8 V */ + +/** + * @} + */ + +/** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR Battery Charge Resistor + * @{ + */ +#define LL_PWR_BATT_CHARG_RESISTOR_5K 0x00000000U /*!< Charge the Battery through a 5 kO resistor */ +#define LL_PWR_BATT_CHARGRESISTOR_1_5K PWR_CR3_VBRS /*!< Charge the Battery through a 1.5 kO resistor */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_WAKEUP_PIN Wakeup Pins + * @{ + */ +#define LL_PWR_WAKEUP_PIN1 PWR_WKUPEPR_WKUPEN1 /*!< Wake-Up pin 1 : PA0 */ +#define LL_PWR_WAKEUP_PIN2 PWR_WKUPEPR_WKUPEN2 /*!< Wake-Up pin 2 : PA2 */ +#if defined (PWR_WKUPEPR_WKUPEN3) +#define LL_PWR_WAKEUP_PIN3 PWR_WKUPEPR_WKUPEN3 /*!< Wake-Up pin 3 : PI8 */ +#endif /* defined (PWR_WKUPEPR_WKUPEN3) */ +#define LL_PWR_WAKEUP_PIN4 PWR_WKUPEPR_WKUPEN4 /*!< Wake-Up pin 4 : PC13 */ +#if defined (PWR_WKUPEPR_WKUPEN5) +#define LL_PWR_WAKEUP_PIN5 PWR_WKUPEPR_WKUPEN5 /*!< Wake-Up pin 5 : PI11 */ +#endif /* defined (PWR_WKUPEPR_WKUPEN5) */ +#define LL_PWR_WAKEUP_PIN6 PWR_WKUPEPR_WKUPEN6 /*!< Wake-Up pin 6 : PC1 */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_WAKEUP_PIN_PULL Wakeup Pins pull configuration + * @{ + */ +#define LL_PWR_WAKEUP_PIN_NOPULL 0x00000000UL /*!< Configure Wake-Up pin in no pull */ +#define LL_PWR_WAKEUP_PIN_PULLUP 0x00000001UL /*!< Configure Wake-Up pin in pull Up */ +#define LL_PWR_WAKEUP_PIN_PULLDOWN 0x00000002UL /*!< Configure Wake-Up pin in pull Down */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_SUPPLY_PWR Power supply source configuration + * @{ + */ +#define LL_PWR_LDO_SUPPLY PWR_CR3_LDOEN /*!< Core domains are supplied from the LDO */ +#if defined (SMPS) +#define LL_PWR_DIRECT_SMPS_SUPPLY PWR_CR3_SMPSEN /*!< Core domains are supplied from the SMPS */ +#define LL_PWR_SMPS_1V8_SUPPLIES_LDO (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 1.8V output supplies the LDO which supplies the Core domains */ +#define LL_PWR_SMPS_2V5_SUPPLIES_LDO (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 2.5V output supplies the LDO which supplies the Core domains */ +#define LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 1.8V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO */ +#define LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN) /*!< The SMPS 2.5V output supplies an external circuits and the LDO. The Core domains are supplied from the LDO */ +#define LL_PWR_SMPS_1V8_SUPPLIES_EXT (PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS) /*!< The SMPS 1.8V output supplies an external source which supplies the Core domains */ +#define LL_PWR_SMPS_2V5_SUPPLIES_EXT (PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_BYPASS) /*!< The SMPS 2.5V output supplies an external source which supplies the Core domains */ +#endif /* SMPS */ +#define LL_PWR_EXTERNAL_SOURCE_SUPPLY PWR_CR3_BYPASS /*!< The SMPS and the LDO are Bypassed. The Core domains are supplied from an external source */ +/** + * @} + */ + +/** + * @} + */ +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros + * @{ + */ + +/** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in PWR register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) + +/** + * @brief Read a value in PWR register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__) +/** + * @} + */ + +/** + * @} + */ +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_LL_EF_Configuration Configuration + * @{ + */ + + /** + * @brief Set the voltage Regulator mode during deep sleep mode + * @rmtoll CR1 LPDS LL_PWR_SetRegulModeDS + * @param RegulMode This parameter can be one of the following values: + * @arg @ref LL_PWR_REGU_DSMODE_MAIN + * @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_LPDS, RegulMode); +} + +/** + * @brief Get the voltage Regulator mode during deep sleep mode + * @rmtoll CR1 LPDS LL_PWR_GetRegulModeDS + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_REGU_DSMODE_MAIN + * @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER + */ +__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPDS)); +} + +/** + * @brief Enable Power Voltage Detector + * @rmtoll CR1 PVDEN LL_PWR_EnablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVD(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_PVDEN); +} + +/** + * @brief Disable Power Voltage Detector + * @rmtoll CR1 PVDEN LL_PWR_DisablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVD(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_PVDEN); +} + +/** + * @brief Check if Power Voltage Detector is enabled + * @rmtoll CR1 PVDEN LL_PWR_IsEnabledPVD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_PVDEN) == (PWR_CR1_PVDEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the voltage threshold detected by the Power Voltage Detector + * @rmtoll CR1 PLS LL_PWR_SetPVDLevel + * @param PVDLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_PVDLEVEL_0 + * @arg @ref LL_PWR_PVDLEVEL_1 + * @arg @ref LL_PWR_PVDLEVEL_2 + * @arg @ref LL_PWR_PVDLEVEL_3 + * @arg @ref LL_PWR_PVDLEVEL_4 + * @arg @ref LL_PWR_PVDLEVEL_5 + * @arg @ref LL_PWR_PVDLEVEL_6 + * @arg @ref LL_PWR_PVDLEVEL_7 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_PLS, PVDLevel); +} + +/** + * @brief Get the voltage threshold detection + * @rmtoll CR1 PLS LL_PWR_GetPVDLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_PVDLEVEL_0 + * @arg @ref LL_PWR_PVDLEVEL_1 + * @arg @ref LL_PWR_PVDLEVEL_2 + * @arg @ref LL_PWR_PVDLEVEL_3 + * @arg @ref LL_PWR_PVDLEVEL_4 + * @arg @ref LL_PWR_PVDLEVEL_5 + * @arg @ref LL_PWR_PVDLEVEL_6 + * @arg @ref LL_PWR_PVDLEVEL_7 + */ +__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_PLS)); +} + +/** + * @brief Enable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_DisableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Check if the backup domain is enabled + * @rmtoll CR1 DBP LL_PWR_IsEnabledBkUpAccess + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL); +} + +/** + * @brief Enable the Flash Power Down in Stop Mode + * @rmtoll CR1 FLPS LL_PWR_EnableFlashPowerDown + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableFlashPowerDown(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_FLPS); +} + +/** + * @brief Disable the Flash Power Down in Stop Mode + * @rmtoll CR1 FLPS LL_PWR_DisableFlashPowerDown + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableFlashPowerDown(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_FLPS); +} + +/** + * @brief Check if the Flash Power Down in Stop Mode is enabled + * @rmtoll CR1 FLPS LL_PWR_IsEnabledFlashPowerDown + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_FLPS) == (PWR_CR1_FLPS)) ? 1UL : 0UL); +} + +#if defined (PWR_CR1_BOOSTE) +/** + * @brief Enable the Analog Voltage Booster (VDDA) + * @rmtoll CR1 BOOSTE LL_PWR_EnableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAnalogBooster(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_BOOSTE); +} + +/** + * @brief Disable the Analog Voltage Booster (VDDA) + * @rmtoll CR1 BOOSTE LL_PWR_DisableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAnalogBooster(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_BOOSTE); +} + +/** + * @brief Check if the Analog Voltage Booster (VDDA) is enabled + * @rmtoll CR1 BOOSTE LL_PWR_IsEnabledAnalogBooster + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAnalogBooster(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_BOOSTE) == (PWR_CR1_BOOSTE)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_BOOSTE */ + +#if defined (PWR_CR1_AVD_READY) +/** + * @brief Enable the Analog Voltage Ready to isolate the BOOST IP until VDDA will be ready + * @rmtoll CR1 AVD_READY LL_PWR_EnableAnalogVoltageReady + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAnalogVoltageReady(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AVD_READY); +} + +/** + * @brief Disable the Analog Voltage Ready (VDDA) + * @rmtoll CR1 AVD_READY LL_PWR_DisableAnalogVoltageReady + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAnalogVoltageReady(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AVD_READY); +} + +/** + * @brief Check if the Analog Voltage Booster (VDDA) is enabled + * @rmtoll CR1 AVD_READY LL_PWR_IsEnabledAnalogVoltageReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAnalogVoltageReady(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AVD_READY) == (PWR_CR1_AVD_READY)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_AVD_READY */ + +/** + * @brief Set the internal Regulator output voltage in STOP mode + * @rmtoll CR1 SVOS LL_PWR_SetStopModeRegulVoltageScaling + * @param VoltageScaling This parameter can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE3 + * @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE4 + * @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetStopModeRegulVoltageScaling(uint32_t VoltageScaling) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_SVOS, VoltageScaling); +} + +/** + * @brief Get the internal Regulator output voltage in STOP mode + * @rmtoll CR1 SVOS LL_PWR_GetStopModeRegulVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE3 + * @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE4 + * @arg @ref LL_PWR_REGU_VOLTAGE_SVOS_SCALE5 + */ +__STATIC_INLINE uint32_t LL_PWR_GetStopModeRegulVoltageScaling(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_SVOS)); +} + +/** + * @brief Enable Analog Power Voltage Detector + * @rmtoll CR1 AVDEN LL_PWR_EnableAVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAVD(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AVDEN); +} + +/** + * @brief Disable Analog Power Voltage Detector + * @rmtoll CR1 AVDEN LL_PWR_DisableAVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAVD(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AVDEN); +} + +/** + * @brief Check if Analog Power Voltage Detector is enabled + * @rmtoll CR1 AVDEN LL_PWR_IsEnabledAVD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAVD(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AVDEN) == (PWR_CR1_AVDEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the voltage threshold to be detected by the Analog Power Voltage Detector + * @rmtoll CR1 ALS LL_PWR_SetAVDLevel + * @param AVDLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_AVDLEVEL_0 + * @arg @ref LL_PWR_AVDLEVEL_1 + * @arg @ref LL_PWR_AVDLEVEL_2 + * @arg @ref LL_PWR_AVDLEVEL_3 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetAVDLevel(uint32_t AVDLevel) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_ALS, AVDLevel); +} + +/** + * @brief Get the Analog Voltage threshold to be detected by the Analog Power Voltage Detector + * @rmtoll CR1 ALS LL_PWR_GetAVDLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_AVDLEVEL_0 + * @arg @ref LL_PWR_AVDLEVEL_1 + * @arg @ref LL_PWR_AVDLEVEL_2 + * @arg @ref LL_PWR_AVDLEVEL_3 + */ +__STATIC_INLINE uint32_t LL_PWR_GetAVDLevel(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_ALS)); +} + +#if defined (PWR_CR1_AXIRAM1SO) +/** + * @brief Enable the AXI RAM1 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AXIRAM1SO LL_PWR_EnableAXIRAM1ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAXIRAM1ShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AXIRAM1SO); +} + +/** + * @brief Disable the AXI RAM1 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AXIRAM1SO LL_PWR_DisableAXIRAM1ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAXIRAM1ShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AXIRAM1SO); +} + +/** + * @brief Check if the AXI RAM1 shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 AXIRAM1SO LL_PWR_IsEnabledAXIRAM1ShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAXIRAM1ShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AXIRAM1SO) == (PWR_CR1_AXIRAM1SO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_AXIRAM1SO */ + +#if defined (PWR_CR1_AXIRAM2SO) +/** + * @brief Enable the AXI RAM2 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AXIRAM2SO LL_PWR_EnableAXIRAM2ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAXIRAM2ShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AXIRAM2SO); +} + +/** + * @brief Disable the AXI RAM2 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AXIRAM2SO LL_PWR_DisableAXIRAM2ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAXIRAM2ShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AXIRAM2SO); +} + +/** + * @brief Check if the AXI RAM2 shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 AXIRAM2SO LL_PWR_IsEnabledAXIRAM2ShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAXIRAM2ShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AXIRAM2SO) == (PWR_CR1_AXIRAM2SO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_AXIRAM2SO */ + +#if defined (PWR_CR1_AXIRAM3SO) +/** + * @brief Enable the AXI RAM3 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AXIRAM3SO LL_PWR_EnableAXIRAM3ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAXIRAM3ShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AXIRAM3SO); +} + +/** + * @brief Disable the AXI RAM3 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AXIRAM3SO LL_PWR_DisableAXIRAM3ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAXIRAM3ShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AXIRAM3SO); +} + +/** + * @brief Check if the AXI RAM3 shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 AXIRAM3SO LL_PWR_IsEnabledAXIRAM3ShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAXIRAM3ShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AXIRAM3SO) == (PWR_CR1_AXIRAM3SO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_AXIRAM3SO */ + +#if defined (PWR_CR1_AHBRAM1SO) +/** + * @brief Enable the AHB RAM1 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AHBRAM1SO LL_PWR_EnableAHBRAM1ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAHBRAM1ShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AHBRAM1SO); +} + +/** + * @brief Disable the AHB RAM1 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AHBRAM1SO LL_PWR_DisableAHBRAM1ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAHBRAM1ShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AHBRAM1SO); +} + +/** + * @brief Check if the AHB RAM1 shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 AHBRAM1SO LL_PWR_IsEnabledAHBRAM1ShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM1ShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AHBRAM1SO) == (PWR_CR1_AHBRAM1SO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_AHBRAM1SO */ + +#if defined (PWR_CR1_AHBRAM2SO) +/** + * @brief Enable the AHB RAM2 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AHBRAM2SO LL_PWR_EnableAHBRAM2ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableAHBRAM2ShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_AHBRAM2SO); +} + +/** + * @brief Disable the AHB RAM2 shut-off in DStop/DStop2 mode + * @rmtoll CR1 AHBRAM2SO LL_PWR_DisableAHBRAM2ShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableAHBRAM2ShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_AHBRAM2SO); +} + +/** + * @brief Check if the AHB RAM2 shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 AHBRAM2SO LL_PWR_IsEnabledAHBRAM2ShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledAHBRAM2ShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_AHBRAM2SO) == (PWR_CR1_AHBRAM2SO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_AHBRAM2SO */ + +#if defined (PWR_CR1_ITCMSO) +/** + * @brief Enable the ITCM shut-off in DStop/DStop2 mode + * @rmtoll CR1 ITCMSO LL_PWR_EnableITCMSOShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableITCMSOShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_ITCMSO); +} + +/** + * @brief Disable the ITCM shut-off in DStop/DStop2 mode + * @rmtoll CR1 ITCMSO LL_PWR_DisableITCMSOShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableITCMSOShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_ITCMSO); +} + +/** + * @brief Check if the ITCM shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 ITCMSO LL_PWR_IsEnabledITCMShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledITCMShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_ITCMSO) == (PWR_CR1_ITCMSO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_ITCMSO */ + +#if defined (PWR_CR1_HSITFSO) +/** + * @brief Enable the USB and FDCAN shut-off in DStop/DStop2 mode + * @rmtoll CR1 HSITFSO LL_PWR_EnableHSITFShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableHSITFShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_HSITFSO); +} + +/** + * @brief Disable the USB and FDCAN shut-off in DStop/DStop2 mode + * @rmtoll CR1 HSITFSO LL_PWR_DisableHSITFShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableHSITFShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_HSITFSO); +} + +/** + * @brief Check if the USB and FDCAN shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 HSITFSO LL_PWR_IsEnabledHSITFShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledHSITFShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_HSITFSO) == (PWR_CR1_HSITFSO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_HSITFSO */ + +#if defined (PWR_CR1_SRDRAMSO) +/** + * @brief Enable the SRD AHB RAM shut-off in DStop/DStop2 mode + * @rmtoll CR1 SRDRAMSO LL_PWR_EnableSRDRAMShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableSRDRAMShutOff(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_SRDRAMSO); +} + +/** + * @brief Disable the SRD AHB RAM shut-off in DStop/DStop2 mode + * @rmtoll CR1 SRDRAMSO LL_PWR_DisableSRDRAMShutOff + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableSRDRAMShutOff(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_SRDRAMSO); +} + +/** + * @brief Check if the SRD AHB RAM shut-off in DStop/DStop2 mode is enabled + * @rmtoll CR1 SRDRAMSO LL_PWR_IsEnabledSRDRAMShutOff + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRDRAMShutOff(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_SRDRAMSO) == (PWR_CR1_SRDRAMSO)) ? 1UL : 0UL); +} +#endif /* PWR_CR1_SRDRAMSO */ + +/** + * @brief Enable Backup Regulator + * @rmtoll CR2 BREN LL_PWR_EnableBkUpRegulator + * @note When set, the Backup Regulator (used to maintain backup SRAM content in Standby and + * VBAT modes) is enabled. If BRE is reset, the backup Regulator is switched off. The backup + * SRAM can still be used but its content will be lost in the Standby and VBAT modes. Once set, + * the application must wait that the Backup Regulator Ready flag (BRR) is set to indicate that + * the data written into the RAM will be maintained in the Standby and VBAT modes. + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBkUpRegulator(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_BREN); +} + +/** + * @brief Disable Backup Regulator + * @rmtoll CR2 BREN LL_PWR_DisableBkUpRegulator + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBkUpRegulator(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_BREN); +} + +/** + * @brief Check if the backup Regulator is enabled + * @rmtoll CR2 BREN LL_PWR_IsEnabledBkUpRegulator + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_BREN) == (PWR_CR2_BREN)) ? 1UL : 0UL); +} + +/** + * @brief Enable VBAT and Temperature monitoring + * @rmtoll CR2 MONEN LL_PWR_EnableMonitoring + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableMonitoring(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_MONEN); +} + +/** + * @brief Disable VBAT and Temperature monitoring + * @rmtoll CR2 MONEN LL_PWR_DisableMonitoring + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableMonitoring(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_MONEN); +} + +/** + * @brief Check if the VBAT and Temperature monitoring is enabled + * @rmtoll CR2 MONEN LL_PWR_IsEnabledMonitoring + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledMonitoring(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_MONEN) == (PWR_CR2_MONEN)) ? 1UL : 0UL); +} + +#if defined (SMPS) +/** + * @brief Configure the PWR supply + * @rmtoll CR3 BYPASS LL_PWR_ConfigSupply + * @rmtoll CR3 LDOEN LL_PWR_ConfigSupply + * @rmtoll CR3 SMPSEN LL_PWR_ConfigSupply + * @rmtoll CR3 SMPSEXTHP LL_PWR_ConfigSupply + * @rmtoll CR3 SMPSLEVEL LL_PWR_ConfigSupply + * @param SupplySource This parameter can be one of the following values: + * @arg @ref LL_PWR_LDO_SUPPLY + * @arg @ref LL_PWR_DIRECT_SMPS_SUPPLY + * @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_LDO + * @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_LDO + * @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO + * @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO + * @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT + * @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT + * @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY + * @retval None + */ +__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource) +{ + /* Set the power supply configuration */ + MODIFY_REG(PWR->CR3, (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource); +} +#else +/** + * @brief Configure the PWR supply + * @rmtoll CR3 BYPASS LL_PWR_ConfigSupply + * @rmtoll CR3 LDOEN LL_PWR_ConfigSupply + * @rmtoll CR3 SCUEN LL_PWR_ConfigSupply + * @param SupplySource This parameter can be one of the following values: + * @arg @ref LL_PWR_LDO_SUPPLY + * @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY + * @retval None + */ +__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource) +{ + /* Set the power supply configuration */ + MODIFY_REG(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource); +} +#endif /* defined (SMPS) */ + +#if defined (SMPS) +/** + * @brief Get the PWR supply + * @rmtoll CR3 BYPASS LL_PWR_GetSupply + * @rmtoll CR3 LDOEN LL_PWR_GetSupply + * @rmtoll CR3 SMPSEN LL_PWR_GetSupply + * @rmtoll CR3 SMPSEXTHP LL_PWR_GetSupply + * @rmtoll CR3 SMPSLEVEL LL_PWR_GetSupply + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_LDO_SUPPLY + * @arg @ref LL_PWR_DIRECT_SMPS_SUPPLY + * @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_LDO + * @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_LDO + * @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO + * @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO + * @arg @ref LL_PWR_SMPS_1V8_SUPPLIES_EXT + * @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT + * @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY + */ +__STATIC_INLINE uint32_t LL_PWR_GetSupply(void) +{ + /* Get the power supply configuration */ + return(uint32_t)(READ_BIT(PWR->CR3, (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS))); +} +#else +/** + * @brief Get the PWR supply + * @rmtoll CR3 BYPASS LL_PWR_GetSupply + * @rmtoll CR3 LDOEN LL_PWR_GetSupply + * @rmtoll CR3 SCUEN LL_PWR_GetSupply + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_LDO_SUPPLY + * @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY + */ +__STATIC_INLINE uint32_t LL_PWR_GetSupply(void) +{ + /* Get the power supply configuration */ + return(uint32_t)(READ_BIT(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS))); +} +#endif /* defined (SMPS) */ + +/** + * @brief Enable battery charging + * @rmtoll CR3 VBE LL_PWR_EnableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBatteryCharging(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_VBE); +} + +/** + * @brief Disable battery charging + * @rmtoll CR3 VBE LL_PWR_DisableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBatteryCharging(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_VBE); +} + +/** + * @brief Check if battery charging is enabled + * @rmtoll CR3 VBE LL_PWR_IsEnabledBatteryCharging + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_VBE) == (PWR_CR3_VBE)) ? 1UL : 0UL); +} + +/** + * @brief Set the Battery charge resistor impedance + * @rmtoll CR3 VBRS LL_PWR_SetBattChargResistor + * @param Resistor This parameter can be one of the following values: + * @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor) +{ + MODIFY_REG(PWR->CR3, PWR_CR3_VBRS, Resistor); +} + +/** + * @brief Get the Battery charge resistor impedance + * @rmtoll CR3 VBRS LL_PWR_GetBattChargResistor + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K + */ +__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void) +{ + return (uint32_t)(READ_BIT(PWR->CR3, PWR_CR3_VBRS)); +} + +/** + * @brief Enable the USB regulator + * @rmtoll CR3 USBREGEN LL_PWR_EnableUSBReg + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableUSBReg(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_USBREGEN); +} + +/** + * @brief Disable the USB regulator + * @rmtoll CR3 USBREGEN LL_PWR_DisableUSBReg + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableUSBReg(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_USBREGEN); +} + +/** + * @brief Check if the USB regulator is enabled + * @rmtoll CR3 USBREGEN LL_PWR_IsEnabledUSBReg + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBReg(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_USBREGEN) == (PWR_CR3_USBREGEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable the USB voltage detector + * @rmtoll CR3 USB33DEN LL_PWR_EnableUSBVoltageDetector + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableUSBVoltageDetector(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_USB33DEN); +} + +/** + * @brief Disable the USB voltage detector + * @rmtoll CR3 USB33DEN LL_PWR_DisableUSBVoltageDetector + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableUSBVoltageDetector(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_USB33DEN); +} + +/** + * @brief Check if the USB voltage detector is enabled + * @rmtoll CR3 USB33DEN LL_PWR_IsEnabledUSBVoltageDetector + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBVoltageDetector(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_USB33DEN) == (PWR_CR3_USB33DEN)) ? 1UL : 0UL); +} + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Set the D1 domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_D1 LL_PWR_CPU_SetD1PowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_D1STOP + * @arg @ref LL_PWR_CPU_MODE_D1STANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_SetD1PowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D1, PDMode); +} +#else +/** + * @brief Set the CPU domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR RETDS_CD LL_PWR_CPU_SetCDPowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_CDSTOP + * @arg @ref LL_PWR_CPU_MODE_CDSTOP2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_SetCDPowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPUCR, PWR_CPUCR_RETDS_CD, PDMode); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Set the D1 domain Power Down mode when the CPU2 enters deepsleep + * @rmtoll CPU2CR PDDS_D1 LL_PWR_CPU2_SetD1PowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU2_MODE_D1STOP + * @arg @ref LL_PWR_CPU2_MODE_D1STANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU2_SetD1PowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPU2CR, PWR_CPU2CR_PDDS_D1, PDMode); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Get the D1 Domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_D1 LL_PWR_CPU_GetD1PowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_D1STOP + * @arg @ref LL_PWR_CPU_MODE_D1STANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_GetD1PowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_D1)); +} +#else +/** + * @brief Get the CD Domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR RETDS_CD LL_PWR_CPU_GetCDPowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_CDSTOP + * @arg @ref LL_PWR_CPU_MODE_CDSTOP2 + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_GetCDPowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_RETDS_CD)); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Get the D1 Domain Power Down mode when the CPU2 enters deepsleep + * @rmtoll CPU2CR PDDS_D1 LL_PWR_CPU2_GetD1PowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU2_MODE_D1STOP + * @arg @ref LL_PWR_CPU2_MODE_D1STANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_GetD1PowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPU2CR, PWR_CPU2CR_PDDS_D1)); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Set the D2 domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_D2 LL_PWR_CPU_SetD2PowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_D2STOP + * @arg @ref LL_PWR_CPU_MODE_D2STANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_SetD2PowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D2, PDMode); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Set the D2 domain Power Down mode when the CPU2 enters deepsleep + * @rmtoll CPU2CR PDDS_D2 LL_PWR_CPU2_SetD2PowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU2_MODE_D2STOP + * @arg @ref LL_PWR_CPU2_MODE_D2STANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU2_SetD2PowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPU2CR, PWR_CPU2CR_PDDS_D2, PDMode); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Get the D2 Domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_D2 LL_PWR_CPU_GetD2PowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_D2STOP + * @arg @ref LL_PWR_CPU_MODE_D2STANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_GetD2PowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_D2)); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Get the D2 Domain Power Down mode when the CPU2 enters deepsleep + * @rmtoll CPU2CR PDDS_D2 LL_PWR_CPU2_GetD2PowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU2_MODE_D2STOP + * @arg @ref LL_PWR_CPU2_MODE_D2STANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_GetD2PowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPU2CR, PWR_CPU2CR_PDDS_D2)); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Set the D3 domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_D3 LL_PWR_CPU_SetD3PowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_D3STOP + * @arg @ref LL_PWR_CPU_MODE_D3STANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_SetD3PowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D3 , PDMode); +} +#else +/** + * @brief Set the SRD domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_SRD LL_PWR_CPU_SetSRDPowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_SRDSTOP + * @arg @ref LL_PWR_CPU_MODE_SRDSTANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_SetSRDPowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_SRD , PDMode); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Set the D3 domain Power Down mode when the CPU2 enters deepsleep + * @rmtoll CPU2CR PDDS_D3 LL_PWR_CPU2_SetD3PowerMode + * @param PDMode This parameter can be one of the following values: + * @arg @ref LL_PWR_CPU2_MODE_D3STOP + * @arg @ref LL_PWR_CPU2_MODE_D3STANDBY + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU2_SetD3PowerMode(uint32_t PDMode) +{ + MODIFY_REG(PWR->CPU2CR, PWR_CPU2CR_PDDS_D3, PDMode); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Get the D3 Domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_D3 LL_PWR_CPU_GetD3PowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_D3STOP + * @arg @ref LL_PWR_CPU_MODE_D3STANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_GetD3PowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_D3)); +} +#else +/** + * @brief Get the SRD Domain Power Down mode when the CPU enters deepsleep + * @rmtoll CPUCR PDDS_SRD LL_PWR_CPU_GetSRDPowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU_MODE_SRDSTOP + * @arg @ref LL_PWR_CPU_MODE_SRDSTANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_GetSRDPowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPUCR, PWR_CPUCR_PDDS_SRD)); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Get the D3 Domain Power Down mode when the CPU2 enters deepsleep + * @rmtoll CPU2CR PDDS_D3 LL_PWR_CPU2_GetD3PowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_CPU2_MODE_D3STOP + * @arg @ref LL_PWR_CPU2_MODE_D3STANDBY + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_GetD3PowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CPU2CR, PWR_CPU2CR_PDDS_D3)); +} +#endif /* DUAL_CORE */ + +#if defined (DUAL_CORE) +/** + * @brief Hold the CPU1 and allocated peripherals when exiting from STOP mode + * @rmtoll CPU2CR HOLD1 LL_PWR_HoldCPU1 + * @retval None + */ +__STATIC_INLINE void LL_PWR_HoldCPU1(void) +{ + SET_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1); +} + +/** + * @brief Release the CPU1 and allocated peripherals + * @rmtoll CPU2CR HOLD1 LL_PWR_ReleaseCPU1 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ReleaseCPU1(void) +{ + CLEAR_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1); +} + +/** + * @brief Ckeck if the CPU1 and allocated peripherals are held + * @rmtoll CPU2CR HOLD1 LL_PWR_IsCPU1Held + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsCPU1Held(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1) == (PWR_CPU2CR_HOLD1)) ? 1UL : 0UL); +} + +/** + * @brief Hold the CPU2 and allocated peripherals when exiting from STOP mode + * @rmtoll CPUCR HOLD2 LL_PWR_HoldCPU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_HoldCPU2(void) +{ + SET_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2); +} + +/** + * @brief Release the CPU2 and allocated peripherals + * @rmtoll CPUCR HOLD2 LL_PWR_ReleaseCPU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ReleaseCPU2(void) +{ + CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2); +} + +/** + * @brief Ckeck if the CPU2 and allocated peripherals are held + * @rmtoll CPUCR HOLD2 LL_PWR_IsCPU2Held + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsCPU2Held(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2) == (PWR_CPUCR_HOLD2)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief D3 domain remains in Run mode regardless of CPU subsystem modes + * @rmtoll CPUCR RUN_D3 LL_PWR_CPU_EnableD3RunInLowPowerMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_EnableD3RunInLowPowerMode(void) +{ + SET_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3); +} +#else +/** + * @brief SRD domain remains in Run mode regardless of CPU subsystem modes + * @rmtoll CPUCR RUN_SRD LL_PWR_CPU_EnableSRDRunInLowPowerMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_EnableSRDRunInLowPowerMode(void) +{ + SET_BIT(PWR->CPUCR, PWR_CPUCR_RUN_SRD); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief D3 domain remains in Run mode regardless of CPU2 subsystem modes + * @rmtoll CPU2CR RUN_D3 LL_PWR_CPU2_EnableD3RunInLowPowerMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU2_EnableD3RunInLowPowerMode(void) +{ + SET_BIT(PWR->CPU2CR, PWR_CPU2CR_RUN_D3); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief D3 domain follows CPU subsystem modes + * @rmtoll CPUCR RUN_D3 LL_PWR_CPU_DisableD3RunInLowPowerMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_DisableD3RunInLowPowerMode(void) +{ + CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3); +} +#else +/** + * @brief SRD domain follows CPU subsystem modes + * @rmtoll CPUCR RUN_SRD LL_PWR_CPU_DisableSRDRunInLowPowerMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU_DisableSRDRunInLowPowerMode(void) +{ + CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_RUN_SRD); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief D3 domain follows CPU2 subsystem modes + * @rmtoll CPU2CR RUN_D3 LL_PWR_CPU2_DisableD3RunInLowPowerMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_CPU2_DisableD3RunInLowPowerMode(void) +{ + CLEAR_BIT(PWR->CPU2CR, PWR_CPU2CR_RUN_D3); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_PDDS_D2) +/** + * @brief Check if D3 is kept in Run mode when CPU enters low power mode + * @rmtoll CPUCR RUN_D3 LL_PWR_CPU_IsEnabledD3RunInLowPowerMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_IsEnabledD3RunInLowPowerMode(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3) == (PWR_CPUCR_RUN_D3)) ? 1UL : 0UL); +} +#else +/** + * @brief Check if SRD is kept in Run mode when CPU enters low power mode + * @rmtoll CPUCR RUN_SRD LL_PWR_CPU_IsEnabledSRDRunInLowPowerMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_IsEnabledSRDRunInLowPowerMode(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_RUN_SRD) == (PWR_CPUCR_RUN_SRD)) ? 1UL : 0UL); +} +#endif /* PWR_CPUCR_PDDS_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Check if D3 is kept in Run mode when CPU2 enters low power mode + * @rmtoll CPU2CR RUN_D3 LL_PWR_CPU2_IsEnabledD3RunInLowPowerMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_IsEnabledD3RunInLowPowerMode(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_RUN_D3) == (PWR_CPU2CR_RUN_D3)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +/** + * @brief Set the main internal Regulator output voltage + * @rmtoll D3CR VOS LL_PWR_SetRegulVoltageScaling + * @param VoltageScaling This parameter can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE0 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3 + * @note For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0 + * is applied when PWR_D3CR_VOS[1:0] = 0b11 and SYSCFG_PWRCR_ODEN = 0b1. + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling) +{ +#if defined (PWR_CPUCR_PDDS_D2) + MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling); +#else + MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling); +#endif /* PWR_CPUCR_PDDS_D2 */ +} + +/** + * @brief Get the main internal Regulator output voltage + * @rmtoll D3CR VOS LL_PWR_GetRegulVoltageScaling + * @note For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, checking + * VOS0 need the check of PWR_D3CR_VOS[1:0] field and SYSCFG_PWRCR_ODEN bit. + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE0 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3 + */ +__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void) +{ +#if defined (PWR_CPUCR_PDDS_D2) + return (uint32_t)(READ_BIT(PWR->D3CR, PWR_D3CR_VOS)); +#else + return (uint32_t)(READ_BIT(PWR->SRDCR, PWR_SRDCR_VOS)); +#endif /* PWR_CPUCR_PDDS_D2 */ +} + +/** + * @brief Enable the WakeUp PINx functionality + * @rmtoll WKUPEPR WKUPEN1 LL_PWR_EnableWakeUpPin\n + * WKUPEPR WKUPEN2 LL_PWR_EnableWakeUpPin\n + * WKUPEPR WKUPEN3 LL_PWR_EnableWakeUpPin\n + * WKUPEPR WKUPEN4 LL_PWR_EnableWakeUpPin\n + * WKUPEPR WKUPEN5 LL_PWR_EnableWakeUpPin\n + * WKUPEPR WKUPEN6 LL_PWR_EnableWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin) +{ + SET_BIT(PWR->WKUPEPR, WakeUpPin); +} + +/** + * @brief Disable the WakeUp PINx functionality + * @rmtoll WKUPEPR WKUPEN1 LL_PWR_DisableWakeUpPin\n + * WKUPEPR WKUPEN2 LL_PWR_DisableWakeUpPin\n + * WKUPEPR WKUPEN3 LL_PWR_DisableWakeUpPin\n + * WKUPEPR WKUPEN4 LL_PWR_DisableWakeUpPin\n + * WKUPEPR WKUPEN5 LL_PWR_DisableWakeUpPin\n + * WKUPEPR WKUPEN6 LL_PWR_DisableWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->WKUPEPR, WakeUpPin); +} + +/** + * @brief Check if the WakeUp PINx functionality is enabled + * @rmtoll WKUPEPR WKUPEN1 LL_PWR_IsEnabledWakeUpPin\n + * WKUPEPR WKUPEN2 LL_PWR_IsEnabledWakeUpPin\n + * WKUPEPR WKUPEN3 LL_PWR_IsEnabledWakeUpPin\n + * WKUPEPR WKUPEN4 LL_PWR_IsEnabledWakeUpPin\n + * WKUPEPR WKUPEN5 LL_PWR_IsEnabledWakeUpPin\n + * WKUPEPR WKUPEN6 LL_PWR_IsEnabledWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->WKUPEPR, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Set the Wake-Up pin polarity low for the event detection + * @rmtoll WKUPEPR WKUPP1 LL_PWR_SetWakeUpPinPolarityLow\n + * WKUPEPR WKUPP2 LL_PWR_SetWakeUpPinPolarityLow\n + * WKUPEPR WKUPP3 LL_PWR_SetWakeUpPinPolarityLow\n + * WKUPEPR WKUPP4 LL_PWR_SetWakeUpPinPolarityLow\n + * WKUPEPR WKUPP5 LL_PWR_SetWakeUpPinPolarityLow\n + * WKUPEPR WKUPP6 LL_PWR_SetWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + SET_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos)); +} + +/** + * @brief Set the Wake-Up pin polarity high for the event detection + * @rmtoll WKUPEPR WKUPP1 LL_PWR_SetWakeUpPinPolarityHigh\n + * WKUPEPR WKUPP2 LL_PWR_SetWakeUpPinPolarityHigh\n + * WKUPEPR WKUPP3 LL_PWR_SetWakeUpPinPolarityHigh\n + * WKUPEPR WKUPP4 LL_PWR_SetWakeUpPinPolarityHigh\n + * WKUPEPR WKUPP5 LL_PWR_SetWakeUpPinPolarityHigh\n + * WKUPEPR WKUPP6 LL_PWR_SetWakeUpPinPolarityHigh + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos)); +} + +/** + * @brief Get the Wake-Up pin polarity for the event detection + * @rmtoll WKUPEPR WKUPP1 LL_PWR_IsWakeUpPinPolarityLow\n + * WKUPEPR WKUPP2 LL_PWR_IsWakeUpPinPolarityLow\n + * WKUPEPR WKUPP3 LL_PWR_IsWakeUpPinPolarityLow\n + * WKUPEPR WKUPP4 LL_PWR_IsWakeUpPinPolarityLow\n + * WKUPEPR WKUPP5 LL_PWR_IsWakeUpPinPolarityLow\n + * WKUPEPR WKUPP6 LL_PWR_IsWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos)) == (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos)) ? 1UL : 0UL); +} + +/** + * @brief Set the Wake-Up pin Pull None + * @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_SetWakeUpPinPullNone\n + * WKUPEPR WKUPPUPD2 LL_PWR_SetWakeUpPinPullNone\n + * WKUPEPR WKUPPUPD3 LL_PWR_SetWakeUpPinPullNone\n + * WKUPEPR WKUPPUPD4 LL_PWR_SetWakeUpPinPullNone\n + * WKUPEPR WKUPPUPD5 LL_PWR_SetWakeUpPinPullNone\n + * WKUPEPR WKUPPUPD6 LL_PWR_SetWakeUpPinPullNone + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPullNone(uint32_t WakeUpPin) +{ + MODIFY_REG(PWR->WKUPEPR, \ + (PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)), \ + (LL_PWR_WAKEUP_PIN_NOPULL << ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK))); +} + +/** + * @brief Set the Wake-Up pin Pull Up + * @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_SetWakeUpPinPullUp\n + * WKUPEPR WKUPPUPD2 LL_PWR_SetWakeUpPinPullUp\n + * WKUPEPR WKUPPUPD3 LL_PWR_SetWakeUpPinPullUp\n + * WKUPEPR WKUPPUPD4 LL_PWR_SetWakeUpPinPullUp\n + * WKUPEPR WKUPPUPD5 LL_PWR_SetWakeUpPinPullUp\n + * WKUPEPR WKUPPUPD6 LL_PWR_SetWakeUpPinPullUp + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPullUp(uint32_t WakeUpPin) +{ + MODIFY_REG(PWR->WKUPEPR, \ + (PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)), \ + (LL_PWR_WAKEUP_PIN_PULLUP << ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK))); +} + +/** + * @brief Set the Wake-Up pin Pull Down + * @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_SetWakeUpPinPullDown\n + * WKUPEPR WKUPPUPD2 LL_PWR_SetWakeUpPinPullDown\n + * WKUPEPR WKUPPUPD3 LL_PWR_SetWakeUpPinPullDown\n + * WKUPEPR WKUPPUPD4 LL_PWR_SetWakeUpPinPullDown\n + * WKUPEPR WKUPPUPD5 LL_PWR_SetWakeUpPinPullDown\n + * WKUPEPR WKUPPUPD6 LL_PWR_SetWakeUpPinPullDown + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPullDown(uint32_t WakeUpPin) +{ + MODIFY_REG(PWR->WKUPEPR, \ + (PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)), \ + (LL_PWR_WAKEUP_PIN_PULLDOWN << ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK))); +} + +/** + * @brief Get the Wake-Up pin pull + * @rmtoll WKUPEPR WKUPPUPD1 LL_PWR_GetWakeUpPinPull\n + * WKUPEPR WKUPPUPD2 LL_PWR_GetWakeUpPinPull\n + * WKUPEPR WKUPPUPD3 LL_PWR_GetWakeUpPinPull\n + * WKUPEPR WKUPPUPD4 LL_PWR_GetWakeUpPinPull\n + * WKUPEPR WKUPPUPD5 LL_PWR_GetWakeUpPinPull\n + * WKUPEPR WKUPPUPD6 LL_PWR_GetWakeUpPinPull + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * + * (*) value not defined in all devices. + * + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN_NOPULL + * @arg @ref LL_PWR_WAKEUP_PIN_PULLUP + * @arg @ref LL_PWR_WAKEUP_PIN_PULLDOWN + */ +__STATIC_INLINE uint32_t LL_PWR_GetWakeUpPinPull(uint32_t WakeUpPin) +{ + uint32_t regValue = READ_BIT(PWR->WKUPEPR, (PWR_WKUPEPR_WKUPPUPD1 << ((LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin)) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK))); + + return (uint32_t)(regValue >> ((PWR_WKUPEPR_WKUPPUPD1_Pos + (LL_PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET * POSITION_VAL(WakeUpPin))) & LL_PWR_WAKEUP_PINS_MAX_SHIFT_MASK)); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Indicate whether VDD voltage is below the selected PVD threshold + * @rmtoll CSR1 PVDO LL_PWR_IsActiveFlag_PVDO + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void) +{ + return ((READ_BIT(PWR->CSR1, PWR_CSR1_PVDO) == (PWR_CSR1_PVDO)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the voltage level is ready for current actual used VOS + * @rmtoll CSR1 ACTVOSRDY LL_PWR_IsActiveFlag_ACTVOS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ACTVOS(void) +{ + return ((READ_BIT(PWR->CSR1, PWR_CSR1_ACTVOSRDY) == (PWR_CSR1_ACTVOSRDY)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether VDDA voltage is below the selected AVD threshold + * @rmtoll CSR1 AVDO LL_PWR_IsActiveFlag_AVDO + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_AVDO(void) +{ + return ((READ_BIT(PWR->CSR1, PWR_CSR1_AVDO) == (PWR_CSR1_AVDO)) ? 1UL : 0UL); +} + +#if defined (PWR_CSR1_MMCVDO) +/** + * @brief Indicate whether VDDMMC voltage is below 1V2 + * @rmtoll CSR1 MMCVDO LL_PWR_IsActiveFlag_MMCVDO + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_MMCVDO(void) +{ + return ((READ_BIT(PWR->CSR1, PWR_CSR1_MMCVDO) == (PWR_CSR1_MMCVDO)) ? 1UL : 0UL); +} +#endif /* PWR_CSR1_MMCVDO */ + +/** + * @brief Get Backup Regulator ready Flag + * @rmtoll CR2 BRRDY LL_PWR_IsActiveFlag_BRR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_BRRDY) == (PWR_CR2_BRRDY)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the VBAT level is above or below low threshold + * @rmtoll CR2 VBATL LL_PWR_IsActiveFlag_VBATL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VBATL(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_VBATL) == (PWR_CR2_VBATL)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the VBAT level is above or below high threshold + * @rmtoll CR2 VBATH LL_PWR_IsActiveFlag_VBATH + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VBATH(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_VBATH) == (PWR_CR2_VBATH)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the CPU temperature level is above or below low threshold + * @rmtoll CR2 TEMPL LL_PWR_IsActiveFlag_TEMPL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_TEMPL(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_TEMPL) == (PWR_CR2_TEMPL)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the CPU temperature level is above or below high threshold + * @rmtoll CR2 TEMPH LL_PWR_IsActiveFlag_TEMPH + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_TEMPH(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_TEMPH) == (PWR_CR2_TEMPH)) ? 1UL : 0UL); +} + +#if defined (SMPS) +/** + * @brief Indicate whether the SMPS external supply is ready or not + * @rmtoll CR3 SMPSEXTRDY LL_PWR_IsActiveFlag_SMPSEXT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SMPSEXT(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_SMPSEXTRDY) == (PWR_CR3_SMPSEXTRDY)) ? 1UL : 0UL); +} +#endif /* SMPS */ + +/** + * @brief Indicate whether the USB supply is ready or not + * @rmtoll CR3 USBRDY LL_PWR_IsActiveFlag_USB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_USB(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_USB33RDY) == (PWR_CR3_USB33RDY)) ? 1UL : 0UL); +} + +#if defined (DUAL_CORE) +/** + * @brief Get HOLD2 Flag + * @rmtoll CPUCR HOLD2F LL_PWR_IsActiveFlag_HOLD2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_HOLD2(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_HOLD2F) == (PWR_CPUCR_HOLD2F)) ? 1UL : 0UL); +} + +/** + * @brief Get HOLD1 Flag + * @rmtoll CPU2CR HOLD1F LL_PWR_IsActiveFlag_HOLD1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_HOLD1(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_HOLD1F) == (PWR_CPU2CR_HOLD1F)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +/** + * @brief Get CPU System Stop Flag + * @rmtoll CPUCR STOPF LL_PWR_CPU_IsActiveFlag_STOP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_STOP(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_STOPF) == (PWR_CPUCR_STOPF)) ? 1UL : 0UL); +} + +#if defined (DUAL_CORE) +/** + * @brief Get CPU2 System Stop Flag + * @rmtoll CPU2CR STOPF LL_PWR_CPU2_IsActiveFlag_STOP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_STOP(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_STOPF) == (PWR_CPU2CR_STOPF)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +/** + * @brief Get CPU System Standby Flag + * @rmtoll CPUCR SBF LL_PWR_CPU_IsActiveFlag_SB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_SB(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_SBF) == (PWR_CPUCR_SBF)) ? 1UL : 0UL); +} + +#if defined (DUAL_CORE) +/** + * @brief Get CPU2 System Standby Flag + * @rmtoll CPU2CR SBF LL_PWR_CPU2_IsActiveFlag_SB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_SB(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_SBF) == (PWR_CPU2CR_SBF)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_SBF_D1) +/** + * @brief Get CPU D1 Domain Standby Flag + * @rmtoll CPUCR SBF_D1 LL_PWR_CPU_IsActiveFlag_SB_D1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_SB_D1(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_SBF_D1) == (PWR_CPUCR_SBF_D1)) ? 1UL : 0UL); +} +#endif /* PWR_CPUCR_SBF_D1 */ + +#if defined (DUAL_CORE) +/** + * @brief Get CPU2 D1 Domain Standby Flag + * @rmtoll CPU2CR SBF_D1 LL_PWR_CPU2_IsActiveFlag_SB_D1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_SB_D1(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_SBF_D1) == (PWR_CPU2CR_SBF_D1)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +#if defined (PWR_CPUCR_SBF_D2) +/** + * @brief Get CPU D2 Domain Standby Flag + * @rmtoll CPUCR SBF_D2 LL_PWR_CPU_IsActiveFlag_SB_D2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU_IsActiveFlag_SB_D2(void) +{ + return ((READ_BIT(PWR->CPUCR, PWR_CPUCR_SBF_D2) == (PWR_CPUCR_SBF_D2)) ? 1UL : 0UL); +} +#endif /* PWR_CPUCR_SBF_D2 */ + +#if defined (DUAL_CORE) +/** + * @brief Get CPU2 D2 Domain Standby Flag + * @rmtoll CPU2CR SBF_D2 LL_PWR_CPU2_IsActiveFlag_SB_D2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_CPU2_IsActiveFlag_SB_D2(void) +{ + return ((READ_BIT(PWR->CPU2CR, PWR_CPU2CR_SBF_D2) == (PWR_CPU2CR_SBF_D2)) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + + +/** + * @brief Indicate whether the Regulator is ready in the selected voltage range + * or if its output voltage is still changing to the required voltage level + * @rmtoll D3CR VOSRDY LL_PWR_IsActiveFlag_VOS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void) +{ +#if defined (PWR_CPUCR_PDDS_D2) + return ((READ_BIT(PWR->D3CR, PWR_D3CR_VOSRDY) == (PWR_D3CR_VOSRDY)) ? 1UL : 0UL); +#else + return ((READ_BIT(PWR->SRDCR, PWR_SRDCR_VOSRDY) == (PWR_SRDCR_VOSRDY)) ? 1UL : 0UL); +#endif /* PWR_CPUCR_PDDS_D2 */ +} + +/** + * @brief Get Wake-up Flag 6 + * @rmtoll WKUPFR WKUPF6 LL_PWR_IsActiveFlag_WU6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(void) +{ + return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF6) == (PWR_WKUPFR_WKUPF6)) ? 1UL : 0UL); +} + +#if defined (PWR_WKUPFR_WKUPF5) +/** + * @brief Get Wake-up Flag 5 + * @rmtoll WKUPFR WKUPF5 LL_PWR_IsActiveFlag_WU5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void) +{ + return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF5) == (PWR_WKUPFR_WKUPF5)) ? 1UL : 0UL); +} +#endif /* defined (PWR_WKUPFR_WKUPF5) */ + +/** + * @brief Get Wake-up Flag 4 + * @rmtoll WKUPFR WKUPF4 LL_PWR_IsActiveFlag_WU4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void) +{ + return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF4) == (PWR_WKUPFR_WKUPF4)) ? 1UL : 0UL); +} + +#if defined (PWR_WKUPFR_WKUPF3) +/** + * @brief Get Wake-up Flag 3 + * @rmtoll WKUPFR WKUPF3 LL_PWR_IsActiveFlag_WU3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void) +{ + return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF3) == (PWR_WKUPFR_WKUPF3)) ? 1UL : 0UL); +} +#endif /* defined (PWR_WKUPFR_WKUPF3) */ + +/** + * @brief Get Wake-up Flag 2 + * @rmtoll WKUPFR WKUPF2 LL_PWR_IsActiveFlag_WU2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void) +{ + return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF2) == (PWR_WKUPFR_WKUPF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 1 + * @rmtoll WKUPFR WKUPF1 LL_PWR_IsActiveFlag_WU1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void) +{ + return ((READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF1) == (PWR_WKUPFR_WKUPF1)) ? 1UL : 0UL); +} + +/** + * @brief Clear CPU STANDBY, STOP and HOLD flags + * @rmtoll CPUCR CSSF LL_PWR_ClearFlag_CPU + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_CPU(void) +{ + SET_BIT(PWR->CPUCR, PWR_CPUCR_CSSF); +} + +#if defined (DUAL_CORE) +/** + * @brief Clear CPU2 STANDBY, STOP and HOLD flags + * @rmtoll CPU2CR CSSF LL_PWR_ClearFlag_CPU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_CPU2(void) +{ + SET_BIT(PWR->CPU2CR, PWR_CPU2CR_CSSF); +} +#endif /* DUAL_CORE */ + +/** + * @brief Clear Wake-up Flag 6 + * @rmtoll WKUPCR WKUPC6 LL_PWR_ClearFlag_WU6 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU6(void) +{ + WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC6); +} + +#if defined (PWR_WKUPCR_WKUPC5) +/** + * @brief Clear Wake-up Flag 5 + * @rmtoll WKUPCR WKUPC5 LL_PWR_ClearFlag_WU5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU5(void) +{ + WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC5); +} +#endif /* defined (PWR_WKUPCR_WKUPC5) */ + +/** + * @brief Clear Wake-up Flag 4 + * @rmtoll WKUPCR WKUPC4 LL_PWR_ClearFlag_WU4 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU4(void) +{ + WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC4); +} + +#if defined (PWR_WKUPCR_WKUPC3) +/** + * @brief Clear Wake-up Flag 3 + * @rmtoll WKUPCR WKUPC3 LL_PWR_ClearFlag_WU3 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU3(void) +{ + WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC3); +} +#endif /* defined (PWR_WKUPCR_WKUPC3) */ + +/** + * @brief Clear Wake-up Flag 2 + * @rmtoll WKUPCR WKUPC2 LL_PWR_ClearFlag_WU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU2(void) +{ + WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC2); +} + +/** + * @brief Clear Wake-up Flag 1 + * @rmtoll WKUPCR WKUPC1 LL_PWR_ClearFlag_WU1 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void) +{ + WRITE_REG(PWR->WKUPCR, PWR_WKUPCR_WKUPC1); +} + +#if defined (USE_FULL_LL_DRIVER) +/** @defgroup PWR_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_PWR_DeInit(void); +/** + * @} + */ +#endif /* defined (USE_FULL_LL_DRIVER) */ + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (PWR) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_PWR_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_rcc.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_rcc.h new file mode 100644 index 0000000..5023007 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_rcc.h @@ -0,0 +1,6407 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_rcc.h + * @author MCD Application Team + * @brief Header file of RCC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_RCC_H +#define STM32H7xx_LL_RCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" +#include + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup RCC_LL RCC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup RCC_LL_Private_Variables RCC Private Variables + * @{ + */ +extern const uint8_t LL_RCC_PrescTable[16]; + +/** + * @} + */ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if !defined(UNUSED) +#define UNUSED(x) ((void)(x)) +#endif + +/* 32 24 16 8 0 + -------------------------------------------------------- + | Mask | ClkSource | Bit | Register | + | | Config | Position | Offset | + --------------------------------------------------------*/ + +#if defined(RCC_VER_2_0) +/* Clock source register offset Vs CDCCIPR register */ +#define CDCCIP 0x0UL +#define CDCCIP1 0x4UL +#define CDCCIP2 0x8UL +#define SRDCCIP 0xCUL +#else +/* Clock source register offset Vs D1CCIPR register */ +#define D1CCIP 0x0UL +#define D2CCIP1 0x4UL +#define D2CCIP2 0x8UL +#define D3CCIP 0xCUL +#endif /* RCC_VER_2_0 */ + +#define LL_RCC_REG_SHIFT 0U +#define LL_RCC_POS_SHIFT 8U +#define LL_RCC_CONFIG_SHIFT 16U +#define LL_RCC_MASK_SHIFT 24U + +#define LL_CLKSOURCE_SHIFT(__CLKSOURCE__) (((__CLKSOURCE__) >> LL_RCC_POS_SHIFT ) & 0x1FUL) + +#define LL_CLKSOURCE_MASK(__CLKSOURCE__) ((((__CLKSOURCE__) >> LL_RCC_MASK_SHIFT ) & 0xFFUL) << LL_CLKSOURCE_SHIFT(__CLKSOURCE__)) + +#define LL_CLKSOURCE_CONFIG(__CLKSOURCE__) ((((__CLKSOURCE__) >> LL_RCC_CONFIG_SHIFT) & 0xFFUL) << LL_CLKSOURCE_SHIFT(__CLKSOURCE__)) + +#define LL_CLKSOURCE_REG(__CLKSOURCE__) (((__CLKSOURCE__) >> LL_RCC_REG_SHIFT ) & 0xFFUL) + +#define LL_CLKSOURCE(__REG__, __MSK__, __POS__, __CLK__) ((uint32_t)((((__MSK__) >> (__POS__)) << LL_RCC_MASK_SHIFT) | \ + (( __POS__ ) << LL_RCC_POS_SHIFT) | \ + (( __REG__ ) << LL_RCC_REG_SHIFT) | \ + (((__CLK__) >> (__POS__)) << LL_RCC_CONFIG_SHIFT))) + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Private_Macros RCC Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Exported_Types RCC Exported Types + * @{ + */ + +/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure + * @{ + */ + +/** + * @brief RCC Clocks Frequency Structure + */ +typedef struct +{ + uint32_t SYSCLK_Frequency; + uint32_t CPUCLK_Frequency; + uint32_t HCLK_Frequency; + uint32_t PCLK1_Frequency; + uint32_t PCLK2_Frequency; + uint32_t PCLK3_Frequency; + uint32_t PCLK4_Frequency; +} LL_RCC_ClocksTypeDef; + +/** + * @} + */ + +/** + * @brief PLL Clocks Frequency Structure + */ +typedef struct +{ + uint32_t PLL_P_Frequency; + uint32_t PLL_Q_Frequency; + uint32_t PLL_R_Frequency; +} LL_PLL_ClocksTypeDef; + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation + * @brief Defines used to adapt values of different oscillators + * @note These values could be modified in the user environment according to + * HW set-up. + * @{ + */ +#if !defined (HSE_VALUE) +#if defined(RCC_VER_X) || defined(RCC_VER_3_0) +#define HSE_VALUE 25000000U /*!< Value of the HSE oscillator in Hz */ +#else +#define HSE_VALUE 24000000U /*!< Value of the HSE oscillator in Hz */ +#endif /* RCC_VER_X || RCC_VER_3_0 */ +#endif /* HSE_VALUE */ + +#if !defined (HSI_VALUE) +#define HSI_VALUE 64000000U /*!< Value of the HSI oscillator in Hz */ +#endif /* HSI_VALUE */ + +#if !defined (CSI_VALUE) +#define CSI_VALUE 4000000U /*!< Value of the CSI oscillator in Hz */ +#endif /* CSI_VALUE */ + +#if !defined (LSE_VALUE) +#define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ +#endif /* LSE_VALUE */ + +#if !defined (LSI_VALUE) +#define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ +#endif /* LSI_VALUE */ + +#if !defined (EXTERNAL_CLOCK_VALUE) +#define EXTERNAL_CLOCK_VALUE 12288000U /*!< Value of the I2S_CKIN external oscillator in Hz */ +#endif /* EXTERNAL_CLOCK_VALUE */ + +#if !defined (HSI48_VALUE) +#define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ +#endif /* HSI48_VALUE */ + +/** + * @} + */ + +/** @defgroup RCC_LL_EC_HSIDIV HSI oscillator divider + * @{ + */ +#define LL_RCC_HSI_DIV1 RCC_CR_HSIDIV_1 +#define LL_RCC_HSI_DIV2 RCC_CR_HSIDIV_2 +#define LL_RCC_HSI_DIV4 RCC_CR_HSIDIV_4 +#define LL_RCC_HSI_DIV8 RCC_CR_HSIDIV_8 +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability + * @{ + */ +#define LL_RCC_LSEDRIVE_LOW (uint32_t)(0x00000000U) +#define LL_RCC_LSEDRIVE_MEDIUMLOW (uint32_t)(RCC_BDCR_LSEDRV_0) +#define LL_RCC_LSEDRIVE_MEDIUMHIGH (uint32_t)(RCC_BDCR_LSEDRV_1) +#define LL_RCC_LSEDRIVE_HIGH (uint32_t)(RCC_BDCR_LSEDRV) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_HSI +#define LL_RCC_SYS_CLKSOURCE_CSI RCC_CFGR_SW_CSI +#define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_HSE +#define LL_RCC_SYS_CLKSOURCE_PLL1 RCC_CFGR_SW_PLL1 +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_CSI RCC_CFGR_SWS_CSI /*!< CSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL1 RCC_CFGR_SWS_PLL1 /*!< PLL1 used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYSWAKEUP_CLKSOURCE System wakeup clock source + * @{ + */ +#define LL_RCC_SYSWAKEUP_CLKSOURCE_HSI (uint32_t)(0x00000000U) +#define LL_RCC_SYSWAKEUP_CLKSOURCE_CSI (uint32_t)(RCC_CFGR_STOPWUCK) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_KERWAKEUP_CLKSOURCE Kernel wakeup clock source + * @{ + */ +#define LL_RCC_KERWAKEUP_CLKSOURCE_HSI (uint32_t)(0x00000000U) +#define LL_RCC_KERWAKEUP_CLKSOURCE_CSI (uint32_t)(RCC_CFGR_STOPKERWUCK) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYSCLK_DIV System prescaler + * @{ + */ +#if defined(RCC_D1CFGR_D1CPRE_DIV1) +#define LL_RCC_SYSCLK_DIV_1 RCC_D1CFGR_D1CPRE_DIV1 +#define LL_RCC_SYSCLK_DIV_2 RCC_D1CFGR_D1CPRE_DIV2 +#define LL_RCC_SYSCLK_DIV_4 RCC_D1CFGR_D1CPRE_DIV4 +#define LL_RCC_SYSCLK_DIV_8 RCC_D1CFGR_D1CPRE_DIV8 +#define LL_RCC_SYSCLK_DIV_16 RCC_D1CFGR_D1CPRE_DIV16 +#define LL_RCC_SYSCLK_DIV_64 RCC_D1CFGR_D1CPRE_DIV64 +#define LL_RCC_SYSCLK_DIV_128 RCC_D1CFGR_D1CPRE_DIV128 +#define LL_RCC_SYSCLK_DIV_256 RCC_D1CFGR_D1CPRE_DIV256 +#define LL_RCC_SYSCLK_DIV_512 RCC_D1CFGR_D1CPRE_DIV512 +#else +#define LL_RCC_SYSCLK_DIV_1 RCC_CDCFGR1_CDCPRE_DIV1 +#define LL_RCC_SYSCLK_DIV_2 RCC_CDCFGR1_CDCPRE_DIV2 +#define LL_RCC_SYSCLK_DIV_4 RCC_CDCFGR1_CDCPRE_DIV4 +#define LL_RCC_SYSCLK_DIV_8 RCC_CDCFGR1_CDCPRE_DIV8 +#define LL_RCC_SYSCLK_DIV_16 RCC_CDCFGR1_CDCPRE_DIV16 +#define LL_RCC_SYSCLK_DIV_64 RCC_CDCFGR1_CDCPRE_DIV64 +#define LL_RCC_SYSCLK_DIV_128 RCC_CDCFGR1_CDCPRE_DIV128 +#define LL_RCC_SYSCLK_DIV_256 RCC_CDCFGR1_CDCPRE_DIV256 +#define LL_RCC_SYSCLK_DIV_512 RCC_CDCFGR1_CDCPRE_DIV512 +#endif /* RCC_D1CFGR_D1CPRE_DIV1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_AHB_DIV AHB prescaler + * @{ + */ +#if defined(RCC_D1CFGR_HPRE_DIV1) +#define LL_RCC_AHB_DIV_1 RCC_D1CFGR_HPRE_DIV1 +#define LL_RCC_AHB_DIV_2 RCC_D1CFGR_HPRE_DIV2 +#define LL_RCC_AHB_DIV_4 RCC_D1CFGR_HPRE_DIV4 +#define LL_RCC_AHB_DIV_8 RCC_D1CFGR_HPRE_DIV8 +#define LL_RCC_AHB_DIV_16 RCC_D1CFGR_HPRE_DIV16 +#define LL_RCC_AHB_DIV_64 RCC_D1CFGR_HPRE_DIV64 +#define LL_RCC_AHB_DIV_128 RCC_D1CFGR_HPRE_DIV128 +#define LL_RCC_AHB_DIV_256 RCC_D1CFGR_HPRE_DIV256 +#define LL_RCC_AHB_DIV_512 RCC_D1CFGR_HPRE_DIV512 +#else +#define LL_RCC_AHB_DIV_1 RCC_CDCFGR1_HPRE_DIV1 +#define LL_RCC_AHB_DIV_2 RCC_CDCFGR1_HPRE_DIV2 +#define LL_RCC_AHB_DIV_4 RCC_CDCFGR1_HPRE_DIV4 +#define LL_RCC_AHB_DIV_8 RCC_CDCFGR1_HPRE_DIV8 +#define LL_RCC_AHB_DIV_16 RCC_CDCFGR1_HPRE_DIV16 +#define LL_RCC_AHB_DIV_64 RCC_CDCFGR1_HPRE_DIV64 +#define LL_RCC_AHB_DIV_128 RCC_CDCFGR1_HPRE_DIV128 +#define LL_RCC_AHB_DIV_256 RCC_CDCFGR1_HPRE_DIV256 +#define LL_RCC_AHB_DIV_512 RCC_CDCFGR1_HPRE_DIV512 +#endif /* RCC_D1CFGR_HPRE_DIV1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) + * @{ + */ +#if defined(RCC_D2CFGR_D2PPRE1_DIV1) +#define LL_RCC_APB1_DIV_1 RCC_D2CFGR_D2PPRE1_DIV1 +#define LL_RCC_APB1_DIV_2 RCC_D2CFGR_D2PPRE1_DIV2 +#define LL_RCC_APB1_DIV_4 RCC_D2CFGR_D2PPRE1_DIV4 +#define LL_RCC_APB1_DIV_8 RCC_D2CFGR_D2PPRE1_DIV8 +#define LL_RCC_APB1_DIV_16 RCC_D2CFGR_D2PPRE1_DIV16 +#else +#define LL_RCC_APB1_DIV_1 RCC_CDCFGR2_CDPPRE1_DIV1 +#define LL_RCC_APB1_DIV_2 RCC_CDCFGR2_CDPPRE1_DIV2 +#define LL_RCC_APB1_DIV_4 RCC_CDCFGR2_CDPPRE1_DIV4 +#define LL_RCC_APB1_DIV_8 RCC_CDCFGR2_CDPPRE1_DIV8 +#define LL_RCC_APB1_DIV_16 RCC_CDCFGR2_CDPPRE1_DIV16 +#endif /* RCC_D2CFGR_D2PPRE1_DIV1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB2_DIV APB low-speed prescaler (APB2) + * @{ + */ +#if defined(RCC_D2CFGR_D2PPRE2_DIV1) +#define LL_RCC_APB2_DIV_1 RCC_D2CFGR_D2PPRE2_DIV1 +#define LL_RCC_APB2_DIV_2 RCC_D2CFGR_D2PPRE2_DIV2 +#define LL_RCC_APB2_DIV_4 RCC_D2CFGR_D2PPRE2_DIV4 +#define LL_RCC_APB2_DIV_8 RCC_D2CFGR_D2PPRE2_DIV8 +#define LL_RCC_APB2_DIV_16 RCC_D2CFGR_D2PPRE2_DIV16 +#else +#define LL_RCC_APB2_DIV_1 RCC_CDCFGR2_CDPPRE2_DIV1 +#define LL_RCC_APB2_DIV_2 RCC_CDCFGR2_CDPPRE2_DIV2 +#define LL_RCC_APB2_DIV_4 RCC_CDCFGR2_CDPPRE2_DIV4 +#define LL_RCC_APB2_DIV_8 RCC_CDCFGR2_CDPPRE2_DIV8 +#define LL_RCC_APB2_DIV_16 RCC_CDCFGR2_CDPPRE2_DIV16 +#endif /* RCC_D2CFGR_D2PPRE2_DIV1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB3_DIV APB low-speed prescaler (APB3) + * @{ + */ +#if defined(RCC_D1CFGR_D1PPRE_DIV1) +#define LL_RCC_APB3_DIV_1 RCC_D1CFGR_D1PPRE_DIV1 +#define LL_RCC_APB3_DIV_2 RCC_D1CFGR_D1PPRE_DIV2 +#define LL_RCC_APB3_DIV_4 RCC_D1CFGR_D1PPRE_DIV4 +#define LL_RCC_APB3_DIV_8 RCC_D1CFGR_D1PPRE_DIV8 +#define LL_RCC_APB3_DIV_16 RCC_D1CFGR_D1PPRE_DIV16 +#else +#define LL_RCC_APB3_DIV_1 RCC_CDCFGR1_CDPPRE_DIV1 +#define LL_RCC_APB3_DIV_2 RCC_CDCFGR1_CDPPRE_DIV2 +#define LL_RCC_APB3_DIV_4 RCC_CDCFGR1_CDPPRE_DIV4 +#define LL_RCC_APB3_DIV_8 RCC_CDCFGR1_CDPPRE_DIV8 +#define LL_RCC_APB3_DIV_16 RCC_CDCFGR1_CDPPRE_DIV16 +#endif /* RCC_D1CFGR_D1PPRE_DIV1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB4_DIV APB low-speed prescaler (APB4) + * @{ + */ +#if defined(RCC_D3CFGR_D3PPRE_DIV1) +#define LL_RCC_APB4_DIV_1 RCC_D3CFGR_D3PPRE_DIV1 +#define LL_RCC_APB4_DIV_2 RCC_D3CFGR_D3PPRE_DIV2 +#define LL_RCC_APB4_DIV_4 RCC_D3CFGR_D3PPRE_DIV4 +#define LL_RCC_APB4_DIV_8 RCC_D3CFGR_D3PPRE_DIV8 +#define LL_RCC_APB4_DIV_16 RCC_D3CFGR_D3PPRE_DIV16 +#else +#define LL_RCC_APB4_DIV_1 RCC_SRDCFGR_SRDPPRE_DIV1 +#define LL_RCC_APB4_DIV_2 RCC_SRDCFGR_SRDPPRE_DIV2 +#define LL_RCC_APB4_DIV_4 RCC_SRDCFGR_SRDPPRE_DIV4 +#define LL_RCC_APB4_DIV_8 RCC_SRDCFGR_SRDPPRE_DIV8 +#define LL_RCC_APB4_DIV_16 RCC_SRDCFGR_SRDPPRE_DIV16 +#endif /* RCC_D3CFGR_D3PPRE_DIV1 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCOxSOURCE MCO source selection + * @{ + */ +#define LL_RCC_MCO1SOURCE_HSI (uint32_t)((RCC_CFGR_MCO1>>16U) | 0x00000000U) +#define LL_RCC_MCO1SOURCE_LSE (uint32_t)((RCC_CFGR_MCO1>>16U) | RCC_CFGR_MCO1_0) +#define LL_RCC_MCO1SOURCE_HSE (uint32_t)((RCC_CFGR_MCO1>>16U) | RCC_CFGR_MCO1_1) +#define LL_RCC_MCO1SOURCE_PLL1QCLK (uint32_t)((RCC_CFGR_MCO1>>16U) | RCC_CFGR_MCO1_1|RCC_CFGR_MCO1_0) +#define LL_RCC_MCO1SOURCE_HSI48 (uint32_t)((RCC_CFGR_MCO1>>16U) | RCC_CFGR_MCO1_2) +#define LL_RCC_MCO2SOURCE_SYSCLK (uint32_t)((RCC_CFGR_MCO2>>16U) | 0x00000000U) +#define LL_RCC_MCO2SOURCE_PLL2PCLK (uint32_t)((RCC_CFGR_MCO2>>16U) | RCC_CFGR_MCO2_0) +#define LL_RCC_MCO2SOURCE_HSE (uint32_t)((RCC_CFGR_MCO2>>16U) | RCC_CFGR_MCO2_1) +#define LL_RCC_MCO2SOURCE_PLL1PCLK (uint32_t)((RCC_CFGR_MCO2>>16U) | RCC_CFGR_MCO2_1|RCC_CFGR_MCO2_0) +#define LL_RCC_MCO2SOURCE_CSI (uint32_t)((RCC_CFGR_MCO2>>16U) | RCC_CFGR_MCO2_2) +#define LL_RCC_MCO2SOURCE_LSI (uint32_t)((RCC_CFGR_MCO2>>16U) | RCC_CFGR_MCO2_2|RCC_CFGR_MCO2_0) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCOx_DIV MCO prescaler + * @{ + */ +#define LL_RCC_MCO1_DIV_1 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0) +#define LL_RCC_MCO1_DIV_2 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_1) +#define LL_RCC_MCO1_DIV_3 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1) +#define LL_RCC_MCO1_DIV_4 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_2) +#define LL_RCC_MCO1_DIV_5 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2) +#define LL_RCC_MCO1_DIV_6 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) +#define LL_RCC_MCO1_DIV_7 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) +#define LL_RCC_MCO1_DIV_8 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_9 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_10 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_11 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_12 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_13 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_14 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2 | RCC_CFGR_MCO1PRE_3) +#define LL_RCC_MCO1_DIV_15 (uint32_t)((RCC_CFGR_MCO1PRE>>16U) | RCC_CFGR_MCO1PRE) +#define LL_RCC_MCO2_DIV_1 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0) +#define LL_RCC_MCO2_DIV_2 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_1) +#define LL_RCC_MCO2_DIV_3 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0 | RCC_CFGR_MCO2PRE_1) +#define LL_RCC_MCO2_DIV_4 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_2) +#define LL_RCC_MCO2_DIV_5 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0 | RCC_CFGR_MCO2PRE_2) +#define LL_RCC_MCO2_DIV_6 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_2) +#define LL_RCC_MCO2_DIV_7 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_2) +#define LL_RCC_MCO2_DIV_8 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_9 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0 | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_10 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_11 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_12 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_13 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_0 | RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_14 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_3) +#define LL_RCC_MCO2_DIV_15 (uint32_t)((RCC_CFGR_MCO2PRE>>16U) | RCC_CFGR_MCO2PRE) + +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RTC_HSEDIV HSE prescaler for RTC clock + * @{ + */ +#define LL_RCC_RTC_NOCLOCK (uint32_t)(0x00000000U) +#define LL_RCC_RTC_HSE_DIV_2 (uint32_t)(RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_3 (uint32_t)(RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_4 (uint32_t)(RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_5 (uint32_t)(RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_6 (uint32_t)(RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_7 (uint32_t)(RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_8 (uint32_t)(RCC_CFGR_RTCPRE_3) +#define LL_RCC_RTC_HSE_DIV_9 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_10 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_11 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_12 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_13 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_14 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_15 (uint32_t)(RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_16 (uint32_t)(RCC_CFGR_RTCPRE_4) +#define LL_RCC_RTC_HSE_DIV_17 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_18 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_19 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_20 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_21 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_22 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_23 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_24 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3) +#define LL_RCC_RTC_HSE_DIV_25 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_26 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_27 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_28 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_29 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_30 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_31 (uint32_t)(RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_32 (uint32_t)(RCC_CFGR_RTCPRE_5) +#define LL_RCC_RTC_HSE_DIV_33 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_34 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_35 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_36 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_37 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_38 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_39 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_40 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3) +#define LL_RCC_RTC_HSE_DIV_41 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_42 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_43 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_44 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_45 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_46 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_47 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_48 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4) +#define LL_RCC_RTC_HSE_DIV_49 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_50 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_51 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_52 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_53 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_54 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_55 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_56 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3) +#define LL_RCC_RTC_HSE_DIV_57 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_58 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_59 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_60 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2) +#define LL_RCC_RTC_HSE_DIV_61 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0) +#define LL_RCC_RTC_HSE_DIV_62 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1) +#define LL_RCC_RTC_HSE_DIV_63 (uint32_t)(RCC_CFGR_RTCPRE_5|RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USARTx_CLKSOURCE Peripheral USART clock source selection + * @{ + */ +#if defined(RCC_D2CCIP2R_USART16SEL) +#define LL_RCC_USART16_CLKSOURCE_PCLK2 LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, 0x00000000U) +#define LL_RCC_USART16_CLKSOURCE_PLL2Q LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, RCC_D2CCIP2R_USART16SEL_0) +#define LL_RCC_USART16_CLKSOURCE_PLL3Q LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, RCC_D2CCIP2R_USART16SEL_1) +#define LL_RCC_USART16_CLKSOURCE_HSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, RCC_D2CCIP2R_USART16SEL_0 | RCC_D2CCIP2R_USART16SEL_1) +#define LL_RCC_USART16_CLKSOURCE_CSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, RCC_D2CCIP2R_USART16SEL_2) +#define LL_RCC_USART16_CLKSOURCE_LSE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, RCC_D2CCIP2R_USART16SEL_0 | RCC_D2CCIP2R_USART16SEL_2) +/* Aliases */ +#define LL_RCC_USART16910_CLKSOURCE_PCLK2 LL_RCC_USART16_CLKSOURCE_PCLK2 +#define LL_RCC_USART16910_CLKSOURCE_PLL2Q LL_RCC_USART16_CLKSOURCE_PLL2Q +#define LL_RCC_USART16910_CLKSOURCE_PLL3Q LL_RCC_USART16_CLKSOURCE_PLL3Q +#define LL_RCC_USART16910_CLKSOURCE_HSI LL_RCC_USART16_CLKSOURCE_HSI +#define LL_RCC_USART16910_CLKSOURCE_CSI LL_RCC_USART16_CLKSOURCE_CSI +#define LL_RCC_USART16910_CLKSOURCE_LSE LL_RCC_USART16_CLKSOURCE_LSE + +#elif defined(RCC_D2CCIP2R_USART16910SEL) +#define LL_RCC_USART16910_CLKSOURCE_PCLK2 LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, 0x00000000U) +#define LL_RCC_USART16910_CLKSOURCE_PLL2Q LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, RCC_D2CCIP2R_USART16910SEL_0) +#define LL_RCC_USART16910_CLKSOURCE_PLL3Q LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, RCC_D2CCIP2R_USART16910SEL_1) +#define LL_RCC_USART16910_CLKSOURCE_HSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, RCC_D2CCIP2R_USART16910SEL_0 | RCC_D2CCIP2R_USART16910SEL_1) +#define LL_RCC_USART16910_CLKSOURCE_CSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, RCC_D2CCIP2R_USART16910SEL_2) +#define LL_RCC_USART16910_CLKSOURCE_LSE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, RCC_D2CCIP2R_USART16910SEL_0 | RCC_D2CCIP2R_USART16910SEL_2) +/* Aliases */ +#define LL_RCC_USART16_CLKSOURCE_PCLK2 LL_RCC_USART16910_CLKSOURCE_PCLK2 +#define LL_RCC_USART16_CLKSOURCE_PLL2Q LL_RCC_USART16910_CLKSOURCE_PLL2Q +#define LL_RCC_USART16_CLKSOURCE_PLL3Q LL_RCC_USART16910_CLKSOURCE_PLL3Q +#define LL_RCC_USART16_CLKSOURCE_HSI LL_RCC_USART16910_CLKSOURCE_HSI +#define LL_RCC_USART16_CLKSOURCE_CSI LL_RCC_USART16910_CLKSOURCE_CSI +#define LL_RCC_USART16_CLKSOURCE_LSE LL_RCC_USART16910_CLKSOURCE_LSE + +#else +#define LL_RCC_USART16910_CLKSOURCE_PCLK2 LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, 0x00000000U) +#define LL_RCC_USART16910_CLKSOURCE_PLL2Q LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, RCC_CDCCIP2R_USART16910SEL_0) +#define LL_RCC_USART16910_CLKSOURCE_PLL3Q LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, RCC_CDCCIP2R_USART16910SEL_1) +#define LL_RCC_USART16910_CLKSOURCE_HSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, RCC_CDCCIP2R_USART16910SEL_0 | RCC_CDCCIP2R_USART16910SEL_1) +#define LL_RCC_USART16910_CLKSOURCE_CSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, RCC_CDCCIP2R_USART16910SEL_2) +#define LL_RCC_USART16910_CLKSOURCE_LSE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, RCC_CDCCIP2R_USART16910SEL_0 | RCC_CDCCIP2R_USART16910SEL_2) +/* Aliases */ +#define LL_RCC_USART16_CLKSOURCE_PCLK2 LL_RCC_USART16910_CLKSOURCE_PCLK2 +#define LL_RCC_USART16_CLKSOURCE_PLL2Q LL_RCC_USART16910_CLKSOURCE_PLL2Q +#define LL_RCC_USART16_CLKSOURCE_PLL3Q LL_RCC_USART16910_CLKSOURCE_PLL3Q +#define LL_RCC_USART16_CLKSOURCE_HSI LL_RCC_USART16910_CLKSOURCE_HSI +#define LL_RCC_USART16_CLKSOURCE_CSI LL_RCC_USART16910_CLKSOURCE_CSI +#define LL_RCC_USART16_CLKSOURCE_LSE LL_RCC_USART16910_CLKSOURCE_LSE +#endif /* RCC_D2CCIP2R_USART16SEL */ +#if defined(RCC_D2CCIP2R_USART28SEL) +#define LL_RCC_USART234578_CLKSOURCE_PCLK1 LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, 0x00000000U) +#define LL_RCC_USART234578_CLKSOURCE_PLL2Q LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, RCC_D2CCIP2R_USART28SEL_0) +#define LL_RCC_USART234578_CLKSOURCE_PLL3Q LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, RCC_D2CCIP2R_USART28SEL_1) +#define LL_RCC_USART234578_CLKSOURCE_HSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, RCC_D2CCIP2R_USART28SEL_0 | RCC_D2CCIP2R_USART28SEL_1) +#define LL_RCC_USART234578_CLKSOURCE_CSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, RCC_D2CCIP2R_USART28SEL_2) +#define LL_RCC_USART234578_CLKSOURCE_LSE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, RCC_D2CCIP2R_USART28SEL_0 | RCC_D2CCIP2R_USART28SEL_2) +#else +#define LL_RCC_USART234578_CLKSOURCE_PCLK1 LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, 0x00000000U) +#define LL_RCC_USART234578_CLKSOURCE_PLL2Q LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, RCC_CDCCIP2R_USART234578SEL_0) +#define LL_RCC_USART234578_CLKSOURCE_PLL3Q LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, RCC_CDCCIP2R_USART234578SEL_1) +#define LL_RCC_USART234578_CLKSOURCE_HSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, RCC_CDCCIP2R_USART234578SEL_0 | RCC_CDCCIP2R_USART234578SEL_1) +#define LL_RCC_USART234578_CLKSOURCE_CSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, RCC_CDCCIP2R_USART234578SEL_2) +#define LL_RCC_USART234578_CLKSOURCE_LSE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, RCC_CDCCIP2R_USART234578SEL_0 | RCC_CDCCIP2R_USART234578SEL_2) +#endif /* RCC_D2CCIP2R_USART28SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPUARTx_CLKSOURCE Peripheral LPUART clock source selection + * @{ + */ +#if defined(RCC_D3CCIPR_LPUART1SEL) +#define LL_RCC_LPUART1_CLKSOURCE_PCLK4 (0x00000000U) +#define LL_RCC_LPUART1_CLKSOURCE_PLL2Q (RCC_D3CCIPR_LPUART1SEL_0) +#define LL_RCC_LPUART1_CLKSOURCE_PLL3Q (RCC_D3CCIPR_LPUART1SEL_1) +#define LL_RCC_LPUART1_CLKSOURCE_HSI (RCC_D3CCIPR_LPUART1SEL_0 | RCC_D3CCIPR_LPUART1SEL_1) +#define LL_RCC_LPUART1_CLKSOURCE_CSI (RCC_D3CCIPR_LPUART1SEL_2) +#define LL_RCC_LPUART1_CLKSOURCE_LSE (RCC_D3CCIPR_LPUART1SEL_0 | RCC_D3CCIPR_LPUART1SEL_2) +#else +#define LL_RCC_LPUART1_CLKSOURCE_PCLK4 (0x00000000U) +#define LL_RCC_LPUART1_CLKSOURCE_PLL2Q (RCC_SRDCCIPR_LPUART1SEL_0) +#define LL_RCC_LPUART1_CLKSOURCE_PLL3Q (RCC_SRDCCIPR_LPUART1SEL_1) +#define LL_RCC_LPUART1_CLKSOURCE_HSI (RCC_SRDCCIPR_LPUART1SEL_0 | RCC_SRDCCIPR_LPUART1SEL_1) +#define LL_RCC_LPUART1_CLKSOURCE_CSI (RCC_SRDCCIPR_LPUART1SEL_2) +#define LL_RCC_LPUART1_CLKSOURCE_LSE (RCC_SRDCCIPR_LPUART1SEL_0 | RCC_SRDCCIPR_LPUART1SEL_2) +#endif /* RCC_D3CCIPR_LPUART1SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE Peripheral I2C clock source selection + * @{ + */ +#if defined (RCC_D2CCIP2R_I2C123SEL) +#define LL_RCC_I2C123_CLKSOURCE_PCLK1 LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C123SEL, RCC_D2CCIP2R_I2C123SEL_Pos, 0x00000000U) +#define LL_RCC_I2C123_CLKSOURCE_PLL3R LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C123SEL, RCC_D2CCIP2R_I2C123SEL_Pos, RCC_D2CCIP2R_I2C123SEL_0) +#define LL_RCC_I2C123_CLKSOURCE_HSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C123SEL, RCC_D2CCIP2R_I2C123SEL_Pos, RCC_D2CCIP2R_I2C123SEL_1) +#define LL_RCC_I2C123_CLKSOURCE_CSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C123SEL, RCC_D2CCIP2R_I2C123SEL_Pos, RCC_D2CCIP2R_I2C123SEL_0 | RCC_D2CCIP2R_I2C123SEL_1) +/* Aliases */ +#define LL_RCC_I2C1235_CLKSOURCE_PCLK1 LL_RCC_I2C123_CLKSOURCE_PCLK1 +#define LL_RCC_I2C1235_CLKSOURCE_PLL3R LL_RCC_I2C123_CLKSOURCE_PLL3R +#define LL_RCC_I2C1235_CLKSOURCE_HSI LL_RCC_I2C123_CLKSOURCE_HSI +#define LL_RCC_I2C1235_CLKSOURCE_CSI LL_RCC_I2C123_CLKSOURCE_CSI + +#elif defined (RCC_D2CCIP2R_I2C1235SEL) +#define LL_RCC_I2C1235_CLKSOURCE_PCLK1 LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C1235SEL, RCC_D2CCIP2R_I2C1235SEL_Pos, 0x00000000U) +#define LL_RCC_I2C1235_CLKSOURCE_PLL3R LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C1235SEL, RCC_D2CCIP2R_I2C1235SEL_Pos, RCC_D2CCIP2R_I2C1235SEL_0) +#define LL_RCC_I2C1235_CLKSOURCE_HSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C1235SEL, RCC_D2CCIP2R_I2C1235SEL_Pos, RCC_D2CCIP2R_I2C1235SEL_1) +#define LL_RCC_I2C1235_CLKSOURCE_CSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C1235SEL, RCC_D2CCIP2R_I2C1235SEL_Pos, RCC_D2CCIP2R_I2C1235SEL_0 | RCC_D2CCIP2R_I2C1235SEL_1) +/* Aliases */ +#define LL_RCC_I2C123_CLKSOURCE_PCLK1 LL_RCC_I2C1235_CLKSOURCE_PCLK1 +#define LL_RCC_I2C123_CLKSOURCE_PLL3R LL_RCC_I2C1235_CLKSOURCE_PLL3R +#define LL_RCC_I2C123_CLKSOURCE_HSI LL_RCC_I2C1235_CLKSOURCE_HSI +#define LL_RCC_I2C123_CLKSOURCE_CSI LL_RCC_I2C1235_CLKSOURCE_CSI + +#else +#define LL_RCC_I2C123_CLKSOURCE_PCLK1 LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_I2C123SEL, RCC_CDCCIP2R_I2C123SEL_Pos, 0x00000000U) +#define LL_RCC_I2C123_CLKSOURCE_PLL3R LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_I2C123SEL, RCC_CDCCIP2R_I2C123SEL_Pos, RCC_CDCCIP2R_I2C123SEL_0) +#define LL_RCC_I2C123_CLKSOURCE_HSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_I2C123SEL, RCC_CDCCIP2R_I2C123SEL_Pos, RCC_CDCCIP2R_I2C123SEL_1) +#define LL_RCC_I2C123_CLKSOURCE_CSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_I2C123SEL, RCC_CDCCIP2R_I2C123SEL_Pos, RCC_CDCCIP2R_I2C123SEL_0 | RCC_CDCCIP2R_I2C123SEL_1) +#endif /* RCC_D2CCIP2R_I2C123SEL */ +#if defined (RCC_D3CCIPR_I2C4SEL) +#define LL_RCC_I2C4_CLKSOURCE_PCLK4 LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_I2C4SEL, RCC_D3CCIPR_I2C4SEL_Pos, 0x00000000U) +#define LL_RCC_I2C4_CLKSOURCE_PLL3R LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_I2C4SEL, RCC_D3CCIPR_I2C4SEL_Pos, RCC_D3CCIPR_I2C4SEL_0) +#define LL_RCC_I2C4_CLKSOURCE_HSI LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_I2C4SEL, RCC_D3CCIPR_I2C4SEL_Pos, RCC_D3CCIPR_I2C4SEL_1) +#define LL_RCC_I2C4_CLKSOURCE_CSI LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_I2C4SEL, RCC_D3CCIPR_I2C4SEL_Pos, RCC_D3CCIPR_I2C4SEL_0 | RCC_D3CCIPR_I2C4SEL_1) +#else +#define LL_RCC_I2C4_CLKSOURCE_PCLK4 LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_I2C4SEL, RCC_SRDCCIPR_I2C4SEL_Pos, 0x00000000U) +#define LL_RCC_I2C4_CLKSOURCE_PLL3R LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_I2C4SEL, RCC_SRDCCIPR_I2C4SEL_Pos, RCC_SRDCCIPR_I2C4SEL_0) +#define LL_RCC_I2C4_CLKSOURCE_HSI LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_I2C4SEL, RCC_SRDCCIPR_I2C4SEL_Pos, RCC_SRDCCIPR_I2C4SEL_1) +#define LL_RCC_I2C4_CLKSOURCE_CSI LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_I2C4SEL, RCC_SRDCCIPR_I2C4SEL_Pos, RCC_SRDCCIPR_I2C4SEL_0 | RCC_SRDCCIPR_I2C4SEL_1) +#endif /* RCC_D3CCIPR_I2C4SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE Peripheral LPTIM clock source selection + * @{ + */ +#if defined(RCC_D2CCIP2R_LPTIM1SEL) +#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1 LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM1_CLKSOURCE_PLL2P LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, RCC_D2CCIP2R_LPTIM1SEL_0) +#define LL_RCC_LPTIM1_CLKSOURCE_PLL3R LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, RCC_D2CCIP2R_LPTIM1SEL_1) +#define LL_RCC_LPTIM1_CLKSOURCE_LSE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, RCC_D2CCIP2R_LPTIM1SEL_0 | RCC_D2CCIP2R_LPTIM1SEL_1) +#define LL_RCC_LPTIM1_CLKSOURCE_LSI LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, RCC_D2CCIP2R_LPTIM1SEL_2) +#define LL_RCC_LPTIM1_CLKSOURCE_CLKP LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, RCC_D2CCIP2R_LPTIM1SEL_0 | RCC_D2CCIP2R_LPTIM1SEL_2) +#else +#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1 LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM1_CLKSOURCE_PLL2P LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, RCC_CDCCIP2R_LPTIM1SEL_0) +#define LL_RCC_LPTIM1_CLKSOURCE_PLL3R LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, RCC_CDCCIP2R_LPTIM1SEL_1) +#define LL_RCC_LPTIM1_CLKSOURCE_LSE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, RCC_CDCCIP2R_LPTIM1SEL_0 | RCC_CDCCIP2R_LPTIM1SEL_1) +#define LL_RCC_LPTIM1_CLKSOURCE_LSI LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, RCC_CDCCIP2R_LPTIM1SEL_2) +#define LL_RCC_LPTIM1_CLKSOURCE_CLKP LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, RCC_CDCCIP2R_LPTIM1SEL_0 | RCC_CDCCIP2R_LPTIM1SEL_2) +#endif /* RCC_D2CCIP2R_LPTIM1SEL */ +#if defined(RCC_D3CCIPR_LPTIM2SEL) +#define LL_RCC_LPTIM2_CLKSOURCE_PCLK4 LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM2_CLKSOURCE_PLL2P LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, RCC_D3CCIPR_LPTIM2SEL_0) +#define LL_RCC_LPTIM2_CLKSOURCE_PLL3R LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, RCC_D3CCIPR_LPTIM2SEL_1) +#define LL_RCC_LPTIM2_CLKSOURCE_LSE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, RCC_D3CCIPR_LPTIM2SEL_0 | RCC_D3CCIPR_LPTIM2SEL_1) +#define LL_RCC_LPTIM2_CLKSOURCE_LSI LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, RCC_D3CCIPR_LPTIM2SEL_2) +#define LL_RCC_LPTIM2_CLKSOURCE_CLKP LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, RCC_D3CCIPR_LPTIM2SEL_0 | RCC_D3CCIPR_LPTIM2SEL_2) +#else +#define LL_RCC_LPTIM2_CLKSOURCE_PCLK4 LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM2_CLKSOURCE_PLL2P LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, RCC_SRDCCIPR_LPTIM2SEL_0) +#define LL_RCC_LPTIM2_CLKSOURCE_PLL3R LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, RCC_SRDCCIPR_LPTIM2SEL_1) +#define LL_RCC_LPTIM2_CLKSOURCE_LSE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, RCC_SRDCCIPR_LPTIM2SEL_0 | RCC_SRDCCIPR_LPTIM2SEL_1) +#define LL_RCC_LPTIM2_CLKSOURCE_LSI LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, RCC_SRDCCIPR_LPTIM2SEL_2) +#define LL_RCC_LPTIM2_CLKSOURCE_CLKP LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, RCC_SRDCCIPR_LPTIM2SEL_0 | RCC_SRDCCIPR_LPTIM2SEL_2) +#endif /* RCC_D3CCIPR_LPTIM2SEL */ +#if defined(RCC_D3CCIPR_LPTIM345SEL) +#define LL_RCC_LPTIM345_CLKSOURCE_PCLK4 LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM345_CLKSOURCE_PLL2P LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, RCC_D3CCIPR_LPTIM345SEL_0) +#define LL_RCC_LPTIM345_CLKSOURCE_PLL3R LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, RCC_D3CCIPR_LPTIM345SEL_1) +#define LL_RCC_LPTIM345_CLKSOURCE_LSE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, RCC_D3CCIPR_LPTIM345SEL_0 | RCC_D3CCIPR_LPTIM345SEL_1) +#define LL_RCC_LPTIM345_CLKSOURCE_LSI LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, RCC_D3CCIPR_LPTIM345SEL_2) +#define LL_RCC_LPTIM345_CLKSOURCE_CLKP LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, RCC_D3CCIPR_LPTIM345SEL_0 | RCC_D3CCIPR_LPTIM345SEL_2) +#else +#define LL_RCC_LPTIM345_CLKSOURCE_PCLK4 LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM345_CLKSOURCE_PLL2P LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, RCC_SRDCCIPR_LPTIM3SEL_0) +#define LL_RCC_LPTIM345_CLKSOURCE_PLL3R LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, RCC_SRDCCIPR_LPTIM3SEL_1) +#define LL_RCC_LPTIM345_CLKSOURCE_LSE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, RCC_SRDCCIPR_LPTIM3SEL_0 | RCC_SRDCCIPR_LPTIM3SEL_1) +#define LL_RCC_LPTIM345_CLKSOURCE_LSI LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, RCC_SRDCCIPR_LPTIM3SEL_2) +#define LL_RCC_LPTIM345_CLKSOURCE_CLKP LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, RCC_SRDCCIPR_LPTIM3SEL_0 | RCC_SRDCCIPR_LPTIM3SEL_2) +/* aliases*/ +#define LL_RCC_LPTIM3_CLKSOURCE_PCLK4 LL_RCC_LPTIM345_CLKSOURCE_PCLK4 +#define LL_RCC_LPTIM3_CLKSOURCE_PLL2P LL_RCC_LPTIM345_CLKSOURCE_PLL2P +#define LL_RCC_LPTIM3_CLKSOURCE_PLL3R LL_RCC_LPTIM345_CLKSOURCE_PLL3R +#define LL_RCC_LPTIM3_CLKSOURCE_LSE LL_RCC_LPTIM345_CLKSOURCE_LSE +#define LL_RCC_LPTIM3_CLKSOURCE_LSI LL_RCC_LPTIM345_CLKSOURCE_LSI +#define LL_RCC_LPTIM3_CLKSOURCE_CLKP LL_RCC_LPTIM345_CLKSOURCE_CLKP +#endif /* RCC_D3CCIPR_LPTIM345SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SAIx_CLKSOURCE Peripheral SAI clock source selection + * @{ + */ +#if defined(RCC_D2CCIP1R_SAI1SEL) +#define LL_RCC_SAI1_CLKSOURCE_PLL1Q LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI1SEL, RCC_D2CCIP1R_SAI1SEL_Pos, 0x00000000U) +#define LL_RCC_SAI1_CLKSOURCE_PLL2P LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI1SEL, RCC_D2CCIP1R_SAI1SEL_Pos, RCC_D2CCIP1R_SAI1SEL_0) +#define LL_RCC_SAI1_CLKSOURCE_PLL3P LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI1SEL, RCC_D2CCIP1R_SAI1SEL_Pos, RCC_D2CCIP1R_SAI1SEL_1) +#define LL_RCC_SAI1_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI1SEL, RCC_D2CCIP1R_SAI1SEL_Pos, RCC_D2CCIP1R_SAI1SEL_0 | RCC_D2CCIP1R_SAI1SEL_1) +#define LL_RCC_SAI1_CLKSOURCE_CLKP LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI1SEL, RCC_D2CCIP1R_SAI1SEL_Pos, RCC_D2CCIP1R_SAI1SEL_2) +#else +#define LL_RCC_SAI1_CLKSOURCE_PLL1Q LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI1SEL, RCC_CDCCIP1R_SAI1SEL_Pos, 0x00000000U) +#define LL_RCC_SAI1_CLKSOURCE_PLL2P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI1SEL, RCC_CDCCIP1R_SAI1SEL_Pos, RCC_CDCCIP1R_SAI1SEL_0) +#define LL_RCC_SAI1_CLKSOURCE_PLL3P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI1SEL, RCC_CDCCIP1R_SAI1SEL_Pos, RCC_CDCCIP1R_SAI1SEL_1) +#define LL_RCC_SAI1_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI1SEL, RCC_CDCCIP1R_SAI1SEL_Pos, RCC_CDCCIP1R_SAI1SEL_0 | RCC_CDCCIP1R_SAI1SEL_1) +#define LL_RCC_SAI1_CLKSOURCE_CLKP LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI1SEL, RCC_CDCCIP1R_SAI1SEL_Pos, RCC_CDCCIP1R_SAI1SEL_2) +#endif +#if defined(SAI3) +#define LL_RCC_SAI23_CLKSOURCE_PLL1Q LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI23SEL, RCC_D2CCIP1R_SAI23SEL_Pos, 0x00000000U) +#define LL_RCC_SAI23_CLKSOURCE_PLL2P LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI23SEL, RCC_D2CCIP1R_SAI23SEL_Pos, RCC_D2CCIP1R_SAI23SEL_0) +#define LL_RCC_SAI23_CLKSOURCE_PLL3P LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI23SEL, RCC_D2CCIP1R_SAI23SEL_Pos, RCC_D2CCIP1R_SAI23SEL_1) +#define LL_RCC_SAI23_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI23SEL, RCC_D2CCIP1R_SAI23SEL_Pos, RCC_D2CCIP1R_SAI23SEL_0 | RCC_D2CCIP1R_SAI23SEL_1) +#define LL_RCC_SAI23_CLKSOURCE_CLKP LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI23SEL, RCC_D2CCIP1R_SAI23SEL_Pos, RCC_D2CCIP1R_SAI23SEL_2) +#endif /* SAI3 */ +#if defined(RCC_CDCCIP1R_SAI2ASEL) +#define LL_RCC_SAI2A_CLKSOURCE_PLL1Q LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, 0x00000000U) +#define LL_RCC_SAI2A_CLKSOURCE_PLL2P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, RCC_CDCCIP1R_SAI2ASEL_0) +#define LL_RCC_SAI2A_CLKSOURCE_PLL3P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, RCC_CDCCIP1R_SAI2ASEL_1) +#define LL_RCC_SAI2A_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, RCC_CDCCIP1R_SAI2ASEL_0 | RCC_CDCCIP1R_SAI2ASEL_1) +#define LL_RCC_SAI2A_CLKSOURCE_CLKP LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, RCC_CDCCIP1R_SAI2ASEL_2) +#define LL_RCC_SAI2A_CLKSOURCE_SPDIF LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, RCC_CDCCIP1R_SAI2ASEL_0 | RCC_CDCCIP1R_SAI2ASEL_2) +#endif /* RCC_CDCCIP1R_SAI2ASEL */ +#if defined(RCC_CDCCIP1R_SAI2BSEL) +#define LL_RCC_SAI2B_CLKSOURCE_PLL1Q LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, 0x00000000U) +#define LL_RCC_SAI2B_CLKSOURCE_PLL2P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, RCC_CDCCIP1R_SAI2BSEL_0) +#define LL_RCC_SAI2B_CLKSOURCE_PLL3P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, RCC_CDCCIP1R_SAI2BSEL_1) +#define LL_RCC_SAI2B_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, RCC_CDCCIP1R_SAI2BSEL_0 | RCC_CDCCIP1R_SAI2BSEL_1) +#define LL_RCC_SAI2B_CLKSOURCE_CLKP LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, RCC_CDCCIP1R_SAI2BSEL_2) +#define LL_RCC_SAI2B_CLKSOURCE_SPDIF LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, RCC_CDCCIP1R_SAI2BSEL_0 | RCC_CDCCIP1R_SAI2BSEL_2) +#endif /* RCC_CDCCIP1R_SAI2BSEL */ +#if defined(SAI4_Block_A) +#define LL_RCC_SAI4A_CLKSOURCE_PLL1Q LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, 0x00000000U) +#define LL_RCC_SAI4A_CLKSOURCE_PLL2P LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, RCC_D3CCIPR_SAI4ASEL_0) +#define LL_RCC_SAI4A_CLKSOURCE_PLL3P LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, RCC_D3CCIPR_SAI4ASEL_1) +#define LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1) +#define LL_RCC_SAI4A_CLKSOURCE_CLKP LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, RCC_D3CCIPR_SAI4ASEL_2) +#if defined(RCC_VER_3_0) +#define LL_RCC_SAI4A_CLKSOURCE_SPDIF LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, RCC_D3CCIPR_SAI4ASEL_2 | RCC_D3CCIPR_SAI4ASEL_0) +#endif /* RCC_VER_3_0 */ +#endif /* SAI4_Block_A */ +#if defined(SAI4_Block_B) +#define LL_RCC_SAI4B_CLKSOURCE_PLL1Q LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, 0x00000000U) +#define LL_RCC_SAI4B_CLKSOURCE_PLL2P LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, RCC_D3CCIPR_SAI4BSEL_0) +#define LL_RCC_SAI4B_CLKSOURCE_PLL3P LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, RCC_D3CCIPR_SAI4BSEL_1) +#define LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1) +#define LL_RCC_SAI4B_CLKSOURCE_CLKP LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, RCC_D3CCIPR_SAI4BSEL_2) +#if defined(RCC_VER_3_0) +#define LL_RCC_SAI4B_CLKSOURCE_SPDIF LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, RCC_D3CCIPR_SAI4BSEL_2 | RCC_D3CCIPR_SAI4BSEL_0) +#endif /* RCC_VER_3_0 */ +#endif /* SAI4_Block_B */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SDMMC_CLKSOURCE Peripheral SDMMC clock source selection + * @{ + */ +#if defined(RCC_D1CCIPR_SDMMCSEL) +#define LL_RCC_SDMMC_CLKSOURCE_PLL1Q (0x00000000U) +#define LL_RCC_SDMMC_CLKSOURCE_PLL2R (RCC_D1CCIPR_SDMMCSEL) +#else +#define LL_RCC_SDMMC_CLKSOURCE_PLL1Q (0x00000000U) +#define LL_RCC_SDMMC_CLKSOURCE_PLL2R (RCC_CDCCIPR_SDMMCSEL) +#endif /* RCC_D1CCIPR_SDMMCSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RNG_CLKSOURCE Peripheral RNG clock source selection + * @{ + */ +#if defined(RCC_D2CCIP2R_RNGSEL) +#define LL_RCC_RNG_CLKSOURCE_HSI48 (0x00000000U) +#define LL_RCC_RNG_CLKSOURCE_PLL1Q (RCC_D2CCIP2R_RNGSEL_0) +#define LL_RCC_RNG_CLKSOURCE_LSE (RCC_D2CCIP2R_RNGSEL_1) +#define LL_RCC_RNG_CLKSOURCE_LSI (RCC_D2CCIP2R_RNGSEL_1 | RCC_D2CCIP2R_RNGSEL_0) +#else +#define LL_RCC_RNG_CLKSOURCE_HSI48 (0x00000000U) +#define LL_RCC_RNG_CLKSOURCE_PLL1Q (RCC_CDCCIP2R_RNGSEL_0) +#define LL_RCC_RNG_CLKSOURCE_LSE (RCC_CDCCIP2R_RNGSEL_1) +#define LL_RCC_RNG_CLKSOURCE_LSI (RCC_CDCCIP2R_RNGSEL_1 | RCC_CDCCIP2R_RNGSEL_0) +#endif /* RCC_D2CCIP2R_RNGSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection + * @{ + */ +#if defined(RCC_D2CCIP2R_USBSEL) +#define LL_RCC_USB_CLKSOURCE_DISABLE (0x00000000U) +#define LL_RCC_USB_CLKSOURCE_PLL1Q (RCC_D2CCIP2R_USBSEL_0) +#define LL_RCC_USB_CLKSOURCE_PLL3Q (RCC_D2CCIP2R_USBSEL_1) +#define LL_RCC_USB_CLKSOURCE_HSI48 (RCC_D2CCIP2R_USBSEL_1 | RCC_D2CCIP2R_USBSEL_0) +#else +#define LL_RCC_USB_CLKSOURCE_DISABLE (0x00000000U) +#define LL_RCC_USB_CLKSOURCE_PLL1Q (RCC_CDCCIP2R_USBSEL_0) +#define LL_RCC_USB_CLKSOURCE_PLL3Q (RCC_CDCCIP2R_USBSEL_1) +#define LL_RCC_USB_CLKSOURCE_HSI48 (RCC_CDCCIP2R_USBSEL_1 | RCC_CDCCIP2R_USBSEL_0) +#endif /* RCC_D2CCIP2R_USBSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection + * @{ + */ +#if defined(RCC_D2CCIP2R_CECSEL) +#define LL_RCC_CEC_CLKSOURCE_LSE (0x00000000U) +#define LL_RCC_CEC_CLKSOURCE_LSI (RCC_D2CCIP2R_CECSEL_0) +#define LL_RCC_CEC_CLKSOURCE_CSI_DIV122 (RCC_D2CCIP2R_CECSEL_1) +#else +#define LL_RCC_CEC_CLKSOURCE_LSE (0x00000000U) +#define LL_RCC_CEC_CLKSOURCE_LSI (RCC_CDCCIP2R_CECSEL_0) +#define LL_RCC_CEC_CLKSOURCE_CSI_DIV122 (RCC_CDCCIP2R_CECSEL_1) +#endif +/** + * @} + */ + +#if defined(DSI) +/** @defgroup RCC_LL_EC_DSI_CLKSOURCE Peripheral DSI clock source selection + * @{ + */ +#define LL_RCC_DSI_CLKSOURCE_PHY (0x00000000U) +#define LL_RCC_DSI_CLKSOURCE_PLL2Q (RCC_D1CCIPR_DSISEL) +/** + * @} + */ +#endif /* DSI */ + +/** @defgroup RCC_LL_EC_DFSDM_CLKSOURCE Peripheral DFSDM clock source selection + * @{ + */ +#if defined(RCC_D2CCIP1R_DFSDM1SEL) +#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2 (0x00000000U) +#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK (RCC_D2CCIP1R_DFSDM1SEL) +#else +#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2 (0x00000000U) +#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK (RCC_CDCCIP1R_DFSDM1SEL) +#endif /* RCC_D2CCIP1R_DFSDM1SEL */ +/** + * @} + */ + +#if defined(DFSDM2_BASE) +/** @defgroup RCC_LL_EC_DFSDM2_CLKSOURCE Peripheral DFSDM2 clock source selection + * @{ + */ +#define LL_RCC_DFSDM2_CLKSOURCE_PCLK4 (0x00000000U) +#define LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (RCC_SRDCCIPR_DFSDM2SEL) +/** + * @} + */ +#endif /* DFSDM2_BASE */ + +/** @defgroup RCC_LL_EC_FMC_CLKSOURCE Peripheral FMC clock source selection + * @{ + */ +#if defined(RCC_D1CCIPR_FMCSEL) +#define LL_RCC_FMC_CLKSOURCE_HCLK (0x00000000U) +#define LL_RCC_FMC_CLKSOURCE_PLL1Q (RCC_D1CCIPR_FMCSEL_0) +#define LL_RCC_FMC_CLKSOURCE_PLL2R (RCC_D1CCIPR_FMCSEL_1) +#define LL_RCC_FMC_CLKSOURCE_CLKP (RCC_D1CCIPR_FMCSEL_0 | RCC_D1CCIPR_FMCSEL_1) +#else +#define LL_RCC_FMC_CLKSOURCE_HCLK (0x00000000U) +#define LL_RCC_FMC_CLKSOURCE_PLL1Q (RCC_CDCCIPR_FMCSEL_0) +#define LL_RCC_FMC_CLKSOURCE_PLL2R (RCC_CDCCIPR_FMCSEL_1) +#define LL_RCC_FMC_CLKSOURCE_CLKP (RCC_CDCCIPR_FMCSEL_0 | RCC_CDCCIPR_FMCSEL_1) +#endif /* RCC_D1CCIPR_FMCSEL */ +/** + * @} + */ + +#if defined(QUADSPI) +/** @defgroup RCC_LL_EC_QSPI_CLKSOURCE Peripheral QSPI clock source selection + * @{ + */ +#define LL_RCC_QSPI_CLKSOURCE_HCLK (0x00000000U) +#define LL_RCC_QSPI_CLKSOURCE_PLL1Q (RCC_D1CCIPR_QSPISEL_0) +#define LL_RCC_QSPI_CLKSOURCE_PLL2R (RCC_D1CCIPR_QSPISEL_1) +#define LL_RCC_QSPI_CLKSOURCE_CLKP (RCC_D1CCIPR_QSPISEL_0 | RCC_D1CCIPR_QSPISEL_1) +/** + * @} + */ +#endif /* QUADSPI */ + + +#if defined(OCTOSPI1) || defined(OCTOSPI2) +/** @defgroup RCC_LL_EC_OSPI_CLKSOURCE Peripheral OSPI clock source selection + * @{ + */ +#if defined(RCC_D1CCIPR_OCTOSPISEL) +#define LL_RCC_OSPI_CLKSOURCE_HCLK (0x00000000U) +#define LL_RCC_OSPI_CLKSOURCE_PLL1Q (RCC_D1CCIPR_OCTOSPISEL_0) +#define LL_RCC_OSPI_CLKSOURCE_PLL2R (RCC_D1CCIPR_OCTOSPISEL_1) +#define LL_RCC_OSPI_CLKSOURCE_CLKP (RCC_D1CCIPR_OCTOSPISEL_0 | RCC_D1CCIPR_OCTOSPISEL_1) +#else +#define LL_RCC_OSPI_CLKSOURCE_HCLK (0x00000000U) +#define LL_RCC_OSPI_CLKSOURCE_PLL1Q (RCC_CDCCIPR_OCTOSPISEL_0) +#define LL_RCC_OSPI_CLKSOURCE_PLL2R (RCC_CDCCIPR_OCTOSPISEL_1) +#define LL_RCC_OSPI_CLKSOURCE_CLKP (RCC_CDCCIPR_OCTOSPISEL_0 | RCC_CDCCIPR_OCTOSPISEL_1) +#endif /* RCC_D1CCIPR_OCTOSPISEL */ +/** + * @} + */ +#endif /* defined(OCTOSPI1) || defined(OCTOSPI2) */ + + +/** @defgroup RCC_LL_EC_CLKP_CLKSOURCE Peripheral CLKP clock source selection + * @{ + */ +#if defined(RCC_D1CCIPR_CKPERSEL) +#define LL_RCC_CLKP_CLKSOURCE_HSI (0x00000000U) +#define LL_RCC_CLKP_CLKSOURCE_CSI (RCC_D1CCIPR_CKPERSEL_0) +#define LL_RCC_CLKP_CLKSOURCE_HSE (RCC_D1CCIPR_CKPERSEL_1) +#else +#define LL_RCC_CLKP_CLKSOURCE_HSI (0x00000000U) +#define LL_RCC_CLKP_CLKSOURCE_CSI (RCC_CDCCIPR_CKPERSEL_0) +#define LL_RCC_CLKP_CLKSOURCE_HSE (RCC_CDCCIPR_CKPERSEL_1) +#endif /* RCC_D1CCIPR_CKPERSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SPIx_CLKSOURCE Peripheral SPI clock source selection + * @{ + */ +#if defined(RCC_D2CCIP1R_SPI123SEL) +#define LL_RCC_SPI123_CLKSOURCE_PLL1Q LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI123SEL, RCC_D2CCIP1R_SPI123SEL_Pos, 0x00000000U) +#define LL_RCC_SPI123_CLKSOURCE_PLL2P LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI123SEL, RCC_D2CCIP1R_SPI123SEL_Pos, RCC_D2CCIP1R_SPI123SEL_0) +#define LL_RCC_SPI123_CLKSOURCE_PLL3P LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI123SEL, RCC_D2CCIP1R_SPI123SEL_Pos, RCC_D2CCIP1R_SPI123SEL_1) +#define LL_RCC_SPI123_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI123SEL, RCC_D2CCIP1R_SPI123SEL_Pos, RCC_D2CCIP1R_SPI123SEL_0 | RCC_D2CCIP1R_SPI123SEL_1) +#define LL_RCC_SPI123_CLKSOURCE_CLKP LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI123SEL, RCC_D2CCIP1R_SPI123SEL_Pos, RCC_D2CCIP1R_SPI123SEL_2) +#else +#define LL_RCC_SPI123_CLKSOURCE_PLL1Q LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI123SEL, RCC_CDCCIP1R_SPI123SEL_Pos, 0x00000000U) +#define LL_RCC_SPI123_CLKSOURCE_PLL2P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI123SEL, RCC_CDCCIP1R_SPI123SEL_Pos, RCC_CDCCIP1R_SPI123SEL_0) +#define LL_RCC_SPI123_CLKSOURCE_PLL3P LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI123SEL, RCC_CDCCIP1R_SPI123SEL_Pos, RCC_CDCCIP1R_SPI123SEL_1) +#define LL_RCC_SPI123_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI123SEL, RCC_CDCCIP1R_SPI123SEL_Pos, RCC_CDCCIP1R_SPI123SEL_0 | RCC_CDCCIP1R_SPI123SEL_1) +#define LL_RCC_SPI123_CLKSOURCE_CLKP LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI123SEL, RCC_CDCCIP1R_SPI123SEL_Pos, RCC_CDCCIP1R_SPI123SEL_2) +#endif /* RCC_D2CCIP1R_SPI123SEL */ +#if defined(RCC_D2CCIP1R_SPI45SEL) +#define LL_RCC_SPI45_CLKSOURCE_PCLK2 LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, 0x00000000U) +#define LL_RCC_SPI45_CLKSOURCE_PLL2Q LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, RCC_D2CCIP1R_SPI45SEL_0) +#define LL_RCC_SPI45_CLKSOURCE_PLL3Q LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, RCC_D2CCIP1R_SPI45SEL_1) +#define LL_RCC_SPI45_CLKSOURCE_HSI LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, RCC_D2CCIP1R_SPI45SEL_0 | RCC_D2CCIP1R_SPI45SEL_1) +#define LL_RCC_SPI45_CLKSOURCE_CSI LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, RCC_D2CCIP1R_SPI45SEL_2) +#define LL_RCC_SPI45_CLKSOURCE_HSE LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, RCC_D2CCIP1R_SPI45SEL_0 | RCC_D2CCIP1R_SPI45SEL_2) +#else +#define LL_RCC_SPI45_CLKSOURCE_PCLK2 LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, 0x00000000U) +#define LL_RCC_SPI45_CLKSOURCE_PLL2Q LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, RCC_CDCCIP1R_SPI45SEL_0) +#define LL_RCC_SPI45_CLKSOURCE_PLL3Q LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, RCC_CDCCIP1R_SPI45SEL_1) +#define LL_RCC_SPI45_CLKSOURCE_HSI LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, RCC_CDCCIP1R_SPI45SEL_0 | RCC_CDCCIP1R_SPI45SEL_1) +#define LL_RCC_SPI45_CLKSOURCE_CSI LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, RCC_CDCCIP1R_SPI45SEL_2) +#define LL_RCC_SPI45_CLKSOURCE_HSE LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, RCC_CDCCIP1R_SPI45SEL_0 | RCC_CDCCIP1R_SPI45SEL_2) +#endif /* (RCC_D2CCIP1R_SPI45SEL */ +#if defined(RCC_D3CCIPR_SPI6SEL) +#define LL_RCC_SPI6_CLKSOURCE_PCLK4 LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, 0x00000000U) +#define LL_RCC_SPI6_CLKSOURCE_PLL2Q LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, RCC_D3CCIPR_SPI6SEL_0) +#define LL_RCC_SPI6_CLKSOURCE_PLL3Q LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, RCC_D3CCIPR_SPI6SEL_1) +#define LL_RCC_SPI6_CLKSOURCE_HSI LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, RCC_D3CCIPR_SPI6SEL_0 | RCC_D3CCIPR_SPI6SEL_1) +#define LL_RCC_SPI6_CLKSOURCE_CSI LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, RCC_D3CCIPR_SPI6SEL_2) +#define LL_RCC_SPI6_CLKSOURCE_HSE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, RCC_D3CCIPR_SPI6SEL_0 | RCC_D3CCIPR_SPI6SEL_2) +#else +#define LL_RCC_SPI6_CLKSOURCE_PCLK4 LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, 0x00000000U) +#define LL_RCC_SPI6_CLKSOURCE_PLL2Q LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, RCC_SRDCCIPR_SPI6SEL_0) +#define LL_RCC_SPI6_CLKSOURCE_PLL3Q LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, RCC_SRDCCIPR_SPI6SEL_1) +#define LL_RCC_SPI6_CLKSOURCE_HSI LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, RCC_SRDCCIPR_SPI6SEL_0 | RCC_SRDCCIPR_SPI6SEL_1) +#define LL_RCC_SPI6_CLKSOURCE_CSI LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, RCC_SRDCCIPR_SPI6SEL_2) +#define LL_RCC_SPI6_CLKSOURCE_HSE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, RCC_SRDCCIPR_SPI6SEL_0 | RCC_SRDCCIPR_SPI6SEL_2) +#define LL_RCC_SPI6_CLKSOURCE_I2S_CKIN LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, RCC_SRDCCIPR_SPI6SEL_1 | RCC_SRDCCIPR_SPI6SEL_2) +#endif /* RCC_D3CCIPR_SPI6SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SPDIF_CLKSOURCE Peripheral SPDIF clock source selection + * @{ + */ +#if defined(RCC_D2CCIP1R_SPDIFSEL) +#define LL_RCC_SPDIF_CLKSOURCE_PLL1Q (0x00000000U) +#define LL_RCC_SPDIF_CLKSOURCE_PLL2R (RCC_D2CCIP1R_SPDIFSEL_0) +#define LL_RCC_SPDIF_CLKSOURCE_PLL3R (RCC_D2CCIP1R_SPDIFSEL_1) +#define LL_RCC_SPDIF_CLKSOURCE_HSI (RCC_D2CCIP1R_SPDIFSEL_0 | RCC_D2CCIP1R_SPDIFSEL_1) +#else +#define LL_RCC_SPDIF_CLKSOURCE_PLL1Q (0x00000000U) +#define LL_RCC_SPDIF_CLKSOURCE_PLL2R (RCC_CDCCIP1R_SPDIFSEL_0) +#define LL_RCC_SPDIF_CLKSOURCE_PLL3R (RCC_CDCCIP1R_SPDIFSEL_1) +#define LL_RCC_SPDIF_CLKSOURCE_HSI (RCC_CDCCIP1R_SPDIFSEL_0 | RCC_CDCCIP1R_SPDIFSEL_1) +#endif /* RCC_D2CCIP1R_SPDIFSEL */ +/** + * @} + */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE Peripheral FDCAN clock source selection + * @{ + */ +#if defined(RCC_D2CCIP1R_FDCANSEL) +#define LL_RCC_FDCAN_CLKSOURCE_HSE (0x00000000U) +#define LL_RCC_FDCAN_CLKSOURCE_PLL1Q (RCC_D2CCIP1R_FDCANSEL_0) +#define LL_RCC_FDCAN_CLKSOURCE_PLL2Q (RCC_D2CCIP1R_FDCANSEL_1) +#else +#define LL_RCC_FDCAN_CLKSOURCE_HSE (0x00000000U) +#define LL_RCC_FDCAN_CLKSOURCE_PLL1Q (RCC_CDCCIP1R_FDCANSEL_0) +#define LL_RCC_FDCAN_CLKSOURCE_PLL2Q (RCC_CDCCIP1R_FDCANSEL_1) +#endif /* RCC_D2CCIP1R_FDCANSEL */ +/** + * @} + */ +#endif /*FDCAN1 || FDCAN2*/ + +/** @defgroup RCC_LL_EC_SWP_CLKSOURCE Peripheral SWP clock source selection + * @{ + */ +#if defined(RCC_D2CCIP1R_SWPSEL) +#define LL_RCC_SWP_CLKSOURCE_PCLK1 (0x00000000U) +#define LL_RCC_SWP_CLKSOURCE_HSI (RCC_D2CCIP1R_SWPSEL) +#else +#define LL_RCC_SWP_CLKSOURCE_PCLK1 (0x00000000U) +#define LL_RCC_SWP_CLKSOURCE_HSI (RCC_CDCCIP1R_SWPSEL) +#endif /* RCC_D2CCIP1R_SWPSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection + * @{ + */ +#if defined(RCC_D3CCIPR_ADCSEL) +#define LL_RCC_ADC_CLKSOURCE_PLL2P (0x00000000U) +#define LL_RCC_ADC_CLKSOURCE_PLL3R (RCC_D3CCIPR_ADCSEL_0) +#define LL_RCC_ADC_CLKSOURCE_CLKP (RCC_D3CCIPR_ADCSEL_1) +#else +#define LL_RCC_ADC_CLKSOURCE_PLL2P (0x00000000U) +#define LL_RCC_ADC_CLKSOURCE_PLL3R (RCC_SRDCCIPR_ADCSEL_0) +#define LL_RCC_ADC_CLKSOURCE_CLKP (RCC_SRDCCIPR_ADCSEL_1) +#endif /* RCC_D3CCIPR_ADCSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USARTx Peripheral USART get clock source + * @{ + */ +#if defined (RCC_D2CCIP2R_USART16SEL) +#define LL_RCC_USART16_CLKSOURCE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16SEL, RCC_D2CCIP2R_USART16SEL_Pos, 0x00000000U) +#elif defined (RCC_D2CCIP2R_USART16910SEL) +#define LL_RCC_USART16_CLKSOURCE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART16910SEL, RCC_D2CCIP2R_USART16910SEL_Pos, 0x00000000U) +/* alias*/ +#define LL_RCC_USART16910_CLKSOURCE LL_RCC_USART16_CLKSOURCE +#else +#define LL_RCC_USART16_CLKSOURCE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART16910SEL, RCC_CDCCIP2R_USART16910SEL_Pos, 0x00000000U) +/* alias*/ +#define LL_RCC_USART16910_CLKSOURCE LL_RCC_USART16_CLKSOURCE +#endif /* RCC_D2CCIP2R_USART16SEL */ +#if defined (RCC_D2CCIP2R_USART28SEL) +#define LL_RCC_USART234578_CLKSOURCE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_USART28SEL, RCC_D2CCIP2R_USART28SEL_Pos, 0x00000000U) +#else +#define LL_RCC_USART234578_CLKSOURCE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_USART234578SEL, RCC_CDCCIP2R_USART234578SEL_Pos, 0x00000000U) +#endif /* RCC_D2CCIP2R_USART28SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPUARTx Peripheral LPUART get clock source + * @{ + */ +#if defined(RCC_D3CCIPR_LPUART1SEL) +#define LL_RCC_LPUART1_CLKSOURCE RCC_D3CCIPR_LPUART1SEL +#else +#define LL_RCC_LPUART1_CLKSOURCE RCC_SRDCCIPR_LPUART1SEL +#endif /* RCC_D3CCIPR_LPUART1SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_I2Cx Peripheral I2C get clock source + * @{ + */ +#if defined(RCC_D2CCIP2R_I2C123SEL) +#define LL_RCC_I2C123_CLKSOURCE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C123SEL, RCC_D2CCIP2R_I2C123SEL_Pos, 0x00000000U) +/* alias */ +#define LL_RCC_I2C1235_CLKSOURCE LL_RCC_I2C123_CLKSOURCE +#elif defined(RCC_D2CCIP2R_I2C1235SEL) +#define LL_RCC_I2C1235_CLKSOURCE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_I2C1235SEL, RCC_D2CCIP2R_I2C1235SEL_Pos, 0x00000000U) +/* alias */ +#define LL_RCC_I2C123_CLKSOURCE LL_RCC_I2C1235_CLKSOURCE +#else +#define LL_RCC_I2C123_CLKSOURCE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_I2C123SEL, RCC_CDCCIP2R_I2C123SEL_Pos, 0x00000000U) +/* alias */ +#define LL_RCC_I2C1235_CLKSOURCE LL_RCC_I2C123_CLKSOURCE +#endif /* RCC_D2CCIP2R_I2C123SEL */ +#if defined(RCC_D3CCIPR_I2C4SEL) +#define LL_RCC_I2C4_CLKSOURCE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_I2C4SEL, RCC_D3CCIPR_I2C4SEL_Pos, 0x00000000U) +#else +#define LL_RCC_I2C4_CLKSOURCE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_I2C4SEL, RCC_SRDCCIPR_I2C4SEL_Pos, 0x00000000U) +#endif /* RCC_D3CCIPR_I2C4SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPTIMx Peripheral LPTIM get clock source + * @{ + */ +#if defined(RCC_D2CCIP2R_LPTIM1SEL) +#define LL_RCC_LPTIM1_CLKSOURCE LL_CLKSOURCE(D2CCIP2, RCC_D2CCIP2R_LPTIM1SEL, RCC_D2CCIP2R_LPTIM1SEL_Pos, 0x00000000U) +#else +#define LL_RCC_LPTIM1_CLKSOURCE LL_CLKSOURCE(CDCCIP2, RCC_CDCCIP2R_LPTIM1SEL, RCC_CDCCIP2R_LPTIM1SEL_Pos, 0x00000000U) +#endif /* RCC_D2CCIP2R_LPTIM1SEL) */ +#if defined(RCC_D3CCIPR_LPTIM2SEL) +#define LL_RCC_LPTIM2_CLKSOURCE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM2SEL, RCC_D3CCIPR_LPTIM2SEL_Pos, 0x00000000U) +#else +#define LL_RCC_LPTIM2_CLKSOURCE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM2SEL, RCC_SRDCCIPR_LPTIM2SEL_Pos, 0x00000000U) +#endif /* RCC_D3CCIPR_LPTIM2SEL */ +#if defined(RCC_D3CCIPR_LPTIM345SEL) +#define LL_RCC_LPTIM345_CLKSOURCE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_LPTIM345SEL, RCC_D3CCIPR_LPTIM345SEL_Pos, 0x00000000U) +#else +#define LL_RCC_LPTIM345_CLKSOURCE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_LPTIM3SEL, RCC_SRDCCIPR_LPTIM3SEL_Pos, 0x00000000U) +#define LL_RCC_LPTIM3_CLKSOURCE LL_RCC_LPTIM345_CLKSOURCE /* alias */ +#endif /* RCC_D3CCIPR_LPTIM345SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SAIx Peripheral SAI get clock source + * @{ + */ +#if defined(RCC_D2CCIP1R_SAI1SEL) +#define LL_RCC_SAI1_CLKSOURCE LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI1SEL, RCC_D2CCIP1R_SAI1SEL_Pos, 0x00000000U) +#else +#define LL_RCC_SAI1_CLKSOURCE LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI1SEL, RCC_CDCCIP1R_SAI1SEL_Pos, 0x00000000U) +#endif /* RCC_D2CCIP1R_SAI1SEL */ +#if defined(RCC_D2CCIP1R_SAI23SEL) +#define LL_RCC_SAI23_CLKSOURCE LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SAI23SEL, RCC_D2CCIP1R_SAI23SEL_Pos, 0x00000000U) +#endif /* RCC_D2CCIP1R_SAI23SEL */ +#if defined(RCC_CDCCIP1R_SAI2ASEL) +#define LL_RCC_SAI2A_CLKSOURCE LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2ASEL, RCC_CDCCIP1R_SAI2ASEL_Pos, 0x00000000U) +#endif /* RCC_CDCCIP1R_SAI2ASEL */ +#if defined(RCC_CDCCIP1R_SAI2BSEL) +#define LL_RCC_SAI2B_CLKSOURCE LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SAI2BSEL, RCC_CDCCIP1R_SAI2BSEL_Pos, 0x00000000U) +#endif /* RCC_CDCCIP1R_SAI2BSEL */ +#if defined(RCC_D3CCIPR_SAI4ASEL) +#define LL_RCC_SAI4A_CLKSOURCE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4ASEL, RCC_D3CCIPR_SAI4ASEL_Pos, 0x00000000U) +#endif /* RCC_D3CCIPR_SAI4ASEL */ +#if defined(RCC_D3CCIPR_SAI4BSEL) +#define LL_RCC_SAI4B_CLKSOURCE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SAI4BSEL, RCC_D3CCIPR_SAI4BSEL_Pos, 0x00000000U) +#endif /* RCC_D3CCIPR_SAI4BSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SDMMC Peripheral SDMMC get clock source + * @{ + */ +#if defined(RCC_D1CCIPR_SDMMCSEL) +#define LL_RCC_SDMMC_CLKSOURCE RCC_D1CCIPR_SDMMCSEL +#else +#define LL_RCC_SDMMC_CLKSOURCE RCC_CDCCIPR_SDMMCSEL +#endif /* RCC_D1CCIPR_SDMMCSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RNG Peripheral RNG get clock source + * @{ + */ +#if (RCC_D2CCIP2R_RNGSEL) +#define LL_RCC_RNG_CLKSOURCE RCC_D2CCIP2R_RNGSEL +#else +#define LL_RCC_RNG_CLKSOURCE RCC_CDCCIP2R_RNGSEL +#endif /* RCC_D2CCIP2R_RNGSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USB Peripheral USB get clock source + * @{ + */ +#if (RCC_D2CCIP2R_USBSEL) +#define LL_RCC_USB_CLKSOURCE RCC_D2CCIP2R_USBSEL +#else +#define LL_RCC_USB_CLKSOURCE RCC_CDCCIP2R_USBSEL +#endif /* RCC_D2CCIP2R_USBSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source + * @{ + */ +#if (RCC_D2CCIP2R_CECSEL) +#define LL_RCC_CEC_CLKSOURCE RCC_D2CCIP2R_CECSEL +#else +#define LL_RCC_CEC_CLKSOURCE RCC_CDCCIP2R_CECSEL +#endif /* RCC_D2CCIP2R_CECSEL */ +/** + * @} + */ + +#if defined(DSI) +/** @defgroup RCC_LL_EC_DSI Peripheral DSI get clock source + * @{ + */ +#define LL_RCC_DSI_CLKSOURCE RCC_D1CCIPR_DSISEL +/** + * @} + */ +#endif /* DSI */ + +/** @defgroup RCC_LL_EC_DFSDM Peripheral DFSDM get clock source + * @{ + */ +#if defined(RCC_D2CCIP1R_DFSDM1SEL) +#define LL_RCC_DFSDM1_CLKSOURCE RCC_D2CCIP1R_DFSDM1SEL +#else +#define LL_RCC_DFSDM1_CLKSOURCE RCC_CDCCIP1R_DFSDM1SEL +#endif /* RCC_D2CCIP1R_DFSDM1SEL */ +/** + * @} + */ + +#if defined(DFSDM2_BASE) +/** @defgroup RCC_LL_EC_DFSDM2 Peripheral DFSDM2 get clock source + * @{ + */ +#define LL_RCC_DFSDM2_CLKSOURCE RCC_SRDCCIPR_DFSDM2SEL +/** + * @} + */ +#endif /* DFSDM2_BASE */ + + + +/** @defgroup RCC_LL_EC_FMC Peripheral FMC get clock source + * @{ + */ +#if defined(RCC_D1CCIPR_FMCSEL) +#define LL_RCC_FMC_CLKSOURCE RCC_D1CCIPR_FMCSEL +#else +#define LL_RCC_FMC_CLKSOURCE RCC_CDCCIPR_FMCSEL +#endif +/** + * @} + */ + +#if defined(QUADSPI) +/** @defgroup RCC_LL_EC_QSPI Peripheral QSPI get clock source + * @{ + */ +#define LL_RCC_QSPI_CLKSOURCE RCC_D1CCIPR_QSPISEL +/** + * @} + */ +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) +/** @defgroup RCC_LL_EC_OSPI Peripheral OSPI get clock source + * @{ + */ +#if defined(RCC_CDCCIPR_OCTOSPISEL) +#define LL_RCC_OSPI_CLKSOURCE RCC_CDCCIPR_OCTOSPISEL +#else +#define LL_RCC_OSPI_CLKSOURCE RCC_D1CCIPR_OCTOSPISEL +#endif /* RCC_CDCCIPR_OCTOSPISEL */ +/** + * @} + */ +#endif /* OCTOSPI1 || OCTOSPI2 */ + +/** @defgroup RCC_LL_EC_CLKP Peripheral CLKP get clock source + * @{ + */ +#if defined(RCC_D1CCIPR_CKPERSEL) +#define LL_RCC_CLKP_CLKSOURCE RCC_D1CCIPR_CKPERSEL +#else +#define LL_RCC_CLKP_CLKSOURCE RCC_CDCCIPR_CKPERSEL +#endif /* RCC_D1CCIPR_CKPERSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SPIx Peripheral SPI get clock source + * @{ + */ +#if defined(RCC_D2CCIP1R_SPI123SEL) +#define LL_RCC_SPI123_CLKSOURCE LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI123SEL, RCC_D2CCIP1R_SPI123SEL_Pos, 0x00000000U) +#else +#define LL_RCC_SPI123_CLKSOURCE LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI123SEL, RCC_CDCCIP1R_SPI123SEL_Pos, 0x00000000U) +#endif /* RCC_D2CCIP1R_SPI123SEL */ +#if defined(RCC_D2CCIP1R_SPI45SEL) +#define LL_RCC_SPI45_CLKSOURCE LL_CLKSOURCE(D2CCIP1, RCC_D2CCIP1R_SPI45SEL, RCC_D2CCIP1R_SPI45SEL_Pos, 0x00000000U) +#else +#define LL_RCC_SPI45_CLKSOURCE LL_CLKSOURCE(CDCCIP1, RCC_CDCCIP1R_SPI45SEL, RCC_CDCCIP1R_SPI45SEL_Pos, 0x00000000U) +#endif /* RCC_D2CCIP1R_SPI45SEL */ +#if defined(RCC_D3CCIPR_SPI6SEL) +#define LL_RCC_SPI6_CLKSOURCE LL_CLKSOURCE(D3CCIP, RCC_D3CCIPR_SPI6SEL, RCC_D3CCIPR_SPI6SEL_Pos, 0x00000000U) +#else +#define LL_RCC_SPI6_CLKSOURCE LL_CLKSOURCE(SRDCCIP, RCC_SRDCCIPR_SPI6SEL, RCC_SRDCCIPR_SPI6SEL_Pos, 0x00000000U) +#endif /* RCC_D3CCIPR_SPI6SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SPDIF Peripheral SPDIF get clock source + * @{ + */ +#if defined(RCC_D2CCIP1R_SPDIFSEL) +#define LL_RCC_SPDIF_CLKSOURCE RCC_D2CCIP1R_SPDIFSEL +#else +#define LL_RCC_SPDIF_CLKSOURCE RCC_CDCCIP1R_SPDIFSEL +#endif /* RCC_D2CCIP1R_SPDIFSEL */ +/** + * @} + */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @defgroup RCC_LL_EC_FDCAN Peripheral FDCAN get clock source + * @{ + */ +#if defined(RCC_D2CCIP1R_FDCANSEL) +#define LL_RCC_FDCAN_CLKSOURCE RCC_D2CCIP1R_FDCANSEL +#else +#define LL_RCC_FDCAN_CLKSOURCE RCC_CDCCIP1R_FDCANSEL +#endif +/** + * @} + */ +#endif /*FDCAN1 || FDCAN2*/ + +/** @defgroup RCC_LL_EC_SWP Peripheral SWP get clock source + * @{ + */ +#if defined(RCC_D2CCIP1R_SWPSEL) +#define LL_RCC_SWP_CLKSOURCE RCC_D2CCIP1R_SWPSEL +#else +#define LL_RCC_SWP_CLKSOURCE RCC_CDCCIP1R_SWPSEL +#endif /* RCC_D2CCIP1R_SWPSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source + * @{ + */ +#if defined(RCC_D3CCIPR_ADCSEL) +#define LL_RCC_ADC_CLKSOURCE RCC_D3CCIPR_ADCSEL +#else +#define LL_RCC_ADC_CLKSOURCE RCC_SRDCCIPR_ADCSEL +#endif /* RCC_D3CCIPR_ADCSEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection + * @{ + */ +#define LL_RCC_RTC_CLKSOURCE_NONE (uint32_t)(0x00000000U) +#define LL_RCC_RTC_CLKSOURCE_LSE (uint32_t)(RCC_BDCR_RTCSEL_0) +#define LL_RCC_RTC_CLKSOURCE_LSI (uint32_t)(RCC_BDCR_RTCSEL_1) +#define LL_RCC_RTC_CLKSOURCE_HSE (uint32_t)(RCC_BDCR_RTCSEL_0 | RCC_BDCR_RTCSEL_1) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_TIM_CLKPRESCALER Timers clocks prescalers selection + * @{ + */ +#define LL_RCC_TIM_PRESCALER_TWICE (uint32_t)(0x00000000U) +#define LL_RCC_TIM_PRESCALER_FOUR_TIMES (uint32_t)(RCC_CFGR_TIMPRE) +/** + * @} + */ + +#if defined(HRTIM1) +/** @defgroup RCC_LL_EC_HRTIM_CLKSOURCE High Resolution Timers clock selection + * @{ + */ +#define LL_RCC_HRTIM_CLKSOURCE_TIM (uint32_t)(0x00000000U) /* HRTIM Clock source is same as other timers */ +#define LL_RCC_HRTIM_CLKSOURCE_CPU (uint32_t)(RCC_CFGR_HRTIMSEL) /* HRTIM Clock source is the CPU clock */ +/** + * @} + */ +#endif /* HRTIM1 */ + +/** @defgroup RCC_LL_EC_PLLSOURCE All PLLs entry clock source + * @{ + */ +#define LL_RCC_PLLSOURCE_HSI RCC_PLLCKSELR_PLLSRC_HSI +#define LL_RCC_PLLSOURCE_CSI RCC_PLLCKSELR_PLLSRC_CSI +#define LL_RCC_PLLSOURCE_HSE RCC_PLLCKSELR_PLLSRC_HSE +#define LL_RCC_PLLSOURCE_NONE RCC_PLLCKSELR_PLLSRC_NONE +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLINPUTRANGE All PLLs input range + * @{ + */ +#define LL_RCC_PLLINPUTRANGE_1_2 (uint32_t)(0x00000000U) +#define LL_RCC_PLLINPUTRANGE_2_4 (uint32_t)(0x00000001) +#define LL_RCC_PLLINPUTRANGE_4_8 (uint32_t)(0x00000002) +#define LL_RCC_PLLINPUTRANGE_8_16 (uint32_t)(0x00000003) +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLVCORANGE All PLLs VCO range + * @{ + */ +#define LL_RCC_PLLVCORANGE_WIDE (uint32_t)(0x00000000U) /* VCO output range: 192 to 836 MHz OR 128 to 544 MHz (*) */ +#define LL_RCC_PLLVCORANGE_MEDIUM (uint32_t)(0x00000001) /* VCO output range: 150 to 420 MHz */ +/** + * (*) : For stm32h7a3xx and stm32h7b3xx family lines. + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RCC register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RCC register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) +/** + * @} + */ + +/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies + * @{ + */ + +/** + * @brief Helper macro to calculate the SYSCLK frequency + * @param __SYSINPUTCLKFREQ__ Frequency of the input of sys_ck (based on HSE/CSI/HSI/PLL1P) + * @param __SYSPRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval SYSCLK clock frequency (in Hz) + */ +#if defined(RCC_D1CFGR_D1CPRE) +#define LL_RCC_CALC_SYSCLK_FREQ(__SYSINPUTCLKFREQ__, __SYSPRESCALER__) ((__SYSINPUTCLKFREQ__) >> ((LL_RCC_PrescTable[((__SYSPRESCALER__) & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU)) +#else +#define LL_RCC_CALC_SYSCLK_FREQ(__SYSINPUTCLKFREQ__, __SYSPRESCALER__) ((__SYSINPUTCLKFREQ__) >> ((LL_RCC_PrescTable[((__SYSPRESCALER__) & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU)) +#endif /* RCC_D1CFGR_D1CPRE */ + +/** + * @brief Helper macro to calculate the HCLK frequency + * @param __SYSCLKFREQ__ SYSCLK frequency. + * @param __HPRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_AHB_DIV_1 + * @arg @ref LL_RCC_AHB_DIV_2 + * @arg @ref LL_RCC_AHB_DIV_4 + * @arg @ref LL_RCC_AHB_DIV_8 + * @arg @ref LL_RCC_AHB_DIV_16 + * @arg @ref LL_RCC_AHB_DIV_64 + * @arg @ref LL_RCC_AHB_DIV_128 + * @arg @ref LL_RCC_AHB_DIV_256 + * @arg @ref LL_RCC_AHB_DIV_512 + * @retval HCLK clock frequency (in Hz) + */ +#if defined(RCC_D1CFGR_HPRE) +#define LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __HPRESCALER__) ((__SYSCLKFREQ__) >> ((LL_RCC_PrescTable[((__HPRESCALER__) & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)) +#else +#define LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __HPRESCALER__) ((__SYSCLKFREQ__) >> ((LL_RCC_PrescTable[((__HPRESCALER__) & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)) +#endif /* RCC_D1CFGR_HPRE */ + +/** + * @brief Helper macro to calculate the PCLK1 frequency (ABP1) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB1PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval PCLK1 clock frequency (in Hz) + */ +#if defined(RCC_D2CFGR_D2PPRE1) +#define LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB1PRESCALER__) & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU)) +#else +#define LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB1PRESCALER__) & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU)) +#endif /* RCC_D2CFGR_D2PPRE1 */ + +/** + * @brief Helper macro to calculate the PCLK2 frequency (ABP2) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB2PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + * @retval PCLK2 clock frequency (in Hz) + */ +#if defined(RCC_D2CFGR_D2PPRE2) +#define LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB2PRESCALER__) & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU)) +#else +#define LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB2PRESCALER__) & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU)) +#endif /* RCC_D2CFGR_D2PPRE2 */ + +/** + * @brief Helper macro to calculate the PCLK3 frequency (APB3) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB3PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB3_DIV_1 + * @arg @ref LL_RCC_APB3_DIV_2 + * @arg @ref LL_RCC_APB3_DIV_4 + * @arg @ref LL_RCC_APB3_DIV_8 + * @arg @ref LL_RCC_APB3_DIV_16 + * @retval PCLK1 clock frequency (in Hz) + */ +#if defined(RCC_D1CFGR_D1PPRE) +#define LL_RCC_CALC_PCLK3_FREQ(__HCLKFREQ__, __APB3PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB3PRESCALER__) & RCC_D1CFGR_D1PPRE) >> RCC_D1CFGR_D1PPRE_Pos]) & 0x1FU)) +#else +#define LL_RCC_CALC_PCLK3_FREQ(__HCLKFREQ__, __APB3PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB3PRESCALER__) & RCC_CDCFGR1_CDPPRE) >> RCC_CDCFGR1_CDPPRE_Pos]) & 0x1FU)) +#endif /* RCC_D1CFGR_D1PPRE */ + +/** + * @brief Helper macro to calculate the PCLK4 frequency (ABP4) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB4PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB4_DIV_1 + * @arg @ref LL_RCC_APB4_DIV_2 + * @arg @ref LL_RCC_APB4_DIV_4 + * @arg @ref LL_RCC_APB4_DIV_8 + * @arg @ref LL_RCC_APB4_DIV_16 + * @retval PCLK1 clock frequency (in Hz) + */ +#if defined(RCC_D3CFGR_D3PPRE) +#define LL_RCC_CALC_PCLK4_FREQ(__HCLKFREQ__, __APB4PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB4PRESCALER__) & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos]) & 0x1FU)) +#else +#define LL_RCC_CALC_PCLK4_FREQ(__HCLKFREQ__, __APB4PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB4PRESCALER__) & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos]) & 0x1FU)) +#endif /* RCC_D3CFGR_D3PPRE */ + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency + * @{ + */ +#define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the peripheral */ +#define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as external clock */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_LL_EF_HSE HSE + * @{ + */ + +/** + * @brief Enable the Clock Security System. + * @note Once HSE Clock Security System is enabled it cannot be changed anymore unless + * a reset occurs or system enter in standby mode. + * @rmtoll CR CSSHSEON LL_RCC_HSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSSHSEON); +} + +/** + * @brief Enable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Disable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +#if defined(RCC_CR_HSEEXT) +/** + * @brief Select the Analog HSE external clock type in Bypass mode + * @rmtoll CR HSEEXT LL_RCC_HSE_SelectAnalogClock + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_SelectAnalogClock(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT); +} + +/** + * @brief Select the Digital HSE external clock type in Bypass mode + * @rmtoll CR HSEEXT LL_RCC_HSE_SelectDigitalClock + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_SelectDigitalClock(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEEXT); +} +#endif /* RCC_CR_HSEEXT */ + +/** + * @brief Enable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Disable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Check if HSE oscillator Ready + * @rmtoll CR HSERDY LL_RCC_HSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_HSI HSI + * @{ + */ + +/** + * @brief Enable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Disable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Check if HSI clock is ready + * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL); +} + +/** + * @brief Check if HSI new divider applied and ready + * @rmtoll CR HSIDIVF LL_RCC_HSI_IsDividerReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsDividerReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == (RCC_CR_HSIDIVF))?1UL:0UL); +} + +/** + * @brief Set HSI divider + * @rmtoll CR HSIDIV LL_RCC_HSI_SetDivider + * @param Divider This parameter can be one of the following values: + * @arg @ref LL_RCC_HSI_DIV1 + * @arg @ref LL_RCC_HSI_DIV2 + * @arg @ref LL_RCC_HSI_DIV4 + * @arg @ref LL_RCC_HSI_DIV8 + * @retval None. + */ +__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider) +{ + MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, Divider); +} + +/** + * @brief Get HSI divider + * @rmtoll CR HSIDIV LL_RCC_HSI_GetDivider + * @retval can be one of the following values: + * @arg @ref LL_RCC_HSI_DIV1 + * @arg @ref LL_RCC_HSI_DIV2 + * @arg @ref LL_RCC_HSI_DIV4 + * @arg @ref LL_RCC_HSI_DIV8 + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void) +{ + return (READ_BIT(RCC->CR, RCC_CR_HSIDIV)); +} + +/** + * @brief Enable HSI oscillator in Stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_EnableStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_EnableStopMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Disable HSI oscillator in Stop mode + * @rmtoll CR HSION LL_RCC_HSI_DisableStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_DisableStopMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Get HSI Calibration value + * @note When HSITRIM is written, HSICAL is updated with the sum of + * HSITRIM and the factory trim value + * @rmtoll HSICFGR HSICAL LL_RCC_HSI_GetCalibration + * @retval A value between 0 and 4095 (0xFFF) + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSICAL) >> RCC_HSICFGR_HSICAL_Pos); +} + +/** + * @brief Set HSI Calibration trimming + * @note user-programmable trimming value that is added to the HSICAL + * @note Default value is 64 (32 for Cut1.x), which, when added to the HSICAL value, + * should trim the HSI to 64 MHz +/- 1 % + * @rmtoll HSICFGR HSITRIM LL_RCC_HSI_SetCalibTrimming + * @param Value can be a value between 0 and 127 (63 for Cut1.x) + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) +{ +#if defined(RCC_VER_X) + if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U) + { + /* STM32H7 Rev.Y */ + MODIFY_REG(RCC->HSICFGR, 0x3F000U, Value << 12U); + } + else + { + /* STM32H7 Rev.V */ + MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos); + } +#else + MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos); +#endif /* RCC_VER_X */ +} + +/** + * @brief Get HSI Calibration trimming + * @rmtoll HSICFGR HSITRIM LL_RCC_HSI_GetCalibTrimming + * @retval A value between 0 and 127 (63 for Cut1.x) + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) +{ +#if defined(RCC_VER_X) + if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U) + { + /* STM32H7 Rev.Y */ + return (uint32_t)(READ_BIT(RCC->HSICFGR, 0x3F000U) >> 12U); + } + else + { + /* STM32H7 Rev.V */ + return (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >> RCC_HSICFGR_HSITRIM_Pos); + } +#else + return (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >> RCC_HSICFGR_HSITRIM_Pos); +#endif /* RCC_VER_X */ +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_CSI CSI + * @{ + */ + +/** + * @brief Enable CSI oscillator + * @rmtoll CR CSION LL_RCC_CSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_CSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSION); +} + +/** + * @brief Disable CSI oscillator + * @rmtoll CR CSION LL_RCC_CSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_CSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_CSION); +} + +/** + * @brief Check if CSI clock is ready + * @rmtoll CR CSIRDY LL_RCC_CSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL); +} + +/** + * @brief Enable CSI oscillator in Stop mode + * @rmtoll CR CSIKERON LL_RCC_CSI_EnableStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_CSI_EnableStopMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSIKERON); +} + +/** + * @brief Disable CSI oscillator in Stop mode + * @rmtoll CR CSIKERON LL_RCC_CSI_DisableStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_CSI_DisableStopMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_CSIKERON); +} + +/** + * @brief Get CSI Calibration value + * @note When CSITRIM is written, CSICAL is updated with the sum of + * CSITRIM and the factory trim value + * @rmtoll CSICFGR CSICAL LL_RCC_CSI_GetCalibration + * @retval A value between 0 and 255 (0xFF) + */ +__STATIC_INLINE uint32_t LL_RCC_CSI_GetCalibration(void) +{ +#if defined(RCC_VER_X) + if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U) + { + /* STM32H7 Rev.Y */ + return (uint32_t)(READ_BIT(RCC->HSICFGR, 0x3FC0000U) >> 18U); + } + else + { + /* STM32H7 Rev.V */ + return (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSICAL) >> RCC_CSICFGR_CSICAL_Pos); + } +#else + return (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSICAL) >> RCC_CSICFGR_CSICAL_Pos); +#endif /* RCC_VER_X */ +} + +/** + * @brief Set CSI Calibration trimming + * @note user-programmable trimming value that is added to the CSICAL + * @note Default value is 16, which, when added to the CSICAL value, + * should trim the CSI to 4 MHz +/- 1 % + * @rmtoll CSICFGR CSITRIM LL_RCC_CSI_SetCalibTrimming + * @param Value can be a value between 0 and 31 + * @retval None + */ +__STATIC_INLINE void LL_RCC_CSI_SetCalibTrimming(uint32_t Value) +{ +#if defined(RCC_VER_X) + if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U) + { + /* STM32H7 Rev.Y */ + MODIFY_REG(RCC->HSICFGR, 0x7C000000U, Value << 26U); + } + else + { + /* STM32H7 Rev.V */ + MODIFY_REG(RCC->CSICFGR, RCC_CSICFGR_CSITRIM, Value << RCC_CSICFGR_CSITRIM_Pos); + } +#else + MODIFY_REG(RCC->CSICFGR, RCC_CSICFGR_CSITRIM, Value << RCC_CSICFGR_CSITRIM_Pos); +#endif /* RCC_VER_X */ +} + +/** + * @brief Get CSI Calibration trimming + * @rmtoll CSICFGR CSITRIM LL_RCC_CSI_GetCalibTrimming + * @retval A value between 0 and 31 + */ +__STATIC_INLINE uint32_t LL_RCC_CSI_GetCalibTrimming(void) +{ +#if defined(RCC_VER_X) + if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U) + { + /* STM32H7 Rev.Y */ + return (uint32_t)(READ_BIT(RCC->HSICFGR, 0x7C000000U) >> 26U); + } + else + { + /* STM32H7 Rev.V */ + return (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >> RCC_CSICFGR_CSITRIM_Pos); + } +#else + return (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >> RCC_CSICFGR_CSITRIM_Pos); +#endif /* RCC_VER_X */ +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_HSI48 HSI48 + * @{ + */ + +/** + * @brief Enable HSI48 oscillator + * @rmtoll CR HSI48ON LL_RCC_HSI48_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSI48ON); +} + +/** + * @brief Disable HSI48 oscillator + * @rmtoll CR HSI48ON LL_RCC_HSI48_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON); +} + +/** + * @brief Check if HSI48 clock is ready + * @rmtoll CR HSI48RDY LL_RCC_HSI48_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == (RCC_CR_HSI48RDY))?1UL:0UL); +} + +/** + * @brief Get HSI48 Calibration value + * @note When HSI48TRIM is written, HSI48CAL is updated with the sum of + * HSI48TRIM and the factory trim value + * @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration + * @retval A value between 0 and 1023 (0x3FF) + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos); +} +/** + * @} + */ + +#if defined(RCC_CR_D1CKRDY) + +/** @defgroup RCC_LL_EF_D1CLK D1CKREADY + * @{ + */ + +/** + * @brief Check if D1 clock is ready + * @rmtoll CR D1CKRDY LL_RCC_D1CK_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_D1CK_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_D1CKRDY) == (RCC_CR_D1CKRDY))?1UL:0UL); +} + +/** + * @} + */ +#else + +/** @defgroup RCC_LL_EF_CPUCLK CPUCKREADY + * @{ + */ + +/** + * @brief Check if CPU clock is ready + * @rmtoll CR CPUCKRDY LL_RCC_CPUCK_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_CPUCK_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_CPUCKRDY) == (RCC_CR_CPUCKRDY))?1UL:0UL); +} + /* alias */ +#define LL_RCC_D1CK_IsReady LL_RCC_CPUCK_IsReady +/** + * @} + */ +#endif /* RCC_CR_D1CKRDY */ + +#if defined(RCC_CR_D2CKRDY) + +/** @defgroup RCC_LL_EF_D2CLK D2CKREADY + * @{ + */ + +/** + * @brief Check if D2 clock is ready + * @rmtoll CR D2CKRDY LL_RCC_D2CK_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_D2CK_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_D2CKRDY) == (RCC_CR_D2CKRDY))?1UL:0UL); +} +/** + * @} + */ +#else + +/** @defgroup RCC_LL_EF_CDCLK CDCKREADY + * @{ + */ + +/** + * @brief Check if CD clock is ready + * @rmtoll CR CDCKRDY LL_RCC_CDCK_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_CDCK_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_CDCKRDY) == (RCC_CR_CDCKRDY))?1UL:0UL); +} +#define LL_RCC_D2CK_IsReady LL_RCC_CDCK_IsReady +/** + * @} + */ +#endif /* RCC_CR_D2CKRDY */ + +/** @defgroup RCC_LL_EF_SYSTEM_WIDE_RESET RESET + * @{ + */ +#if defined(RCC_GCR_WW1RSC) + +/** + * @brief Enable system wide reset for Window Watch Dog 1 + * @rmtoll GCR WW1RSC LL_RCC_WWDG1_EnableSystemReset + * @retval None. + */ +__STATIC_INLINE void LL_RCC_WWDG1_EnableSystemReset(void) +{ + SET_BIT(RCC->GCR, RCC_GCR_WW1RSC); +} + +/** + * @brief Check if Window Watch Dog 1 reset is system wide + * @rmtoll GCR WW1RSC LL_RCC_WWDG1_IsSystemReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_WWDG1_IsSystemReset(void) +{ + return ((READ_BIT(RCC->GCR, RCC_GCR_WW1RSC) == RCC_GCR_WW1RSC)?1UL:0UL); +} +#endif /* RCC_GCR_WW1RSC */ + +#if defined(DUAL_CORE) +/** + * @brief Enable system wide reset for Window Watch Dog 2 + * @rmtoll GCR WW1RSC LL_RCC_WWDG2_EnableSystemReset + * @retval None. + */ +__STATIC_INLINE void LL_RCC_WWDG2_EnableSystemReset(void) +{ + SET_BIT(RCC->GCR, RCC_GCR_WW2RSC); +} + +/** + * @brief Check if Window Watch Dog 2 reset is system wide + * @rmtoll GCR WW2RSC LL_RCC_WWDG2_IsSystemReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_WWDG2_IsSystemReset(void) +{ + return ((READ_BIT(RCC->GCR, RCC_GCR_WW2RSC) == RCC_GCR_WW2RSC)?1UL:0UL); +} +#endif /*DUAL_CORE*/ +/** + * @} + */ + +#if defined(DUAL_CORE) +/** @defgroup RCC_LL_EF_BOOT_CPU CPU + * @{ + */ + +/** + * @brief Force CM4 boot (if hold by option byte BCM4 = 0) + * @rmtoll GCR BOOT_C2 LL_RCC_ForceCM4Boot + * @retval None. + */ +__STATIC_INLINE void LL_RCC_ForceCM4Boot(void) +{ + SET_BIT(RCC->GCR, RCC_GCR_BOOT_C2); +} + +/** + * @brief Check if CM4 boot is forced + * @rmtoll GCR BOOT_C2 LL_RCC_IsCM4BootForced + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsCM4BootForced(void) +{ + return ((READ_BIT(RCC->GCR, RCC_GCR_BOOT_C2) == RCC_GCR_BOOT_C2)?1UL:0UL); +} + +/** + * @brief Force CM7 boot (if hold by option byte BCM7 = 0) + * @rmtoll GCR BOOT_C1 LL_RCC_ForceCM7Boot + * @retval None. + */ +__STATIC_INLINE void LL_RCC_ForceCM7Boot(void) +{ + SET_BIT(RCC->GCR, RCC_GCR_BOOT_C1); +} + +/** + * @brief Check if CM7 boot is forced + * @rmtoll GCR BOOT_C1 LL_RCC_IsCM7BootForced + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsCM7BootForced(void) +{ + return ((READ_BIT(RCC->GCR, RCC_GCR_BOOT_C1) == RCC_GCR_BOOT_C1)?1UL:0UL); +} + +/** + * @} + */ +#endif /*DUAL_CORE*/ + +/** @defgroup RCC_LL_EF_LSE LSE + * @{ + */ + +/** + * @brief Enable the Clock Security System on LSE. + * @note Once LSE Clock Security System is enabled it cannot be changed anymore unless + * a clock failure is detected. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Check if LSE failure is detected by Clock Security System + * @rmtoll BDCR LSECSSD LL_RCC_LSE_IsFailureDetected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsFailureDetected(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD))?1UL:0UL); +} + +/** + * @brief Enable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Disable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Enable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Disable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +#if defined(RCC_BDCR_LSEEXT) +/** + * @brief Enable Low-speed external DIGITAL clock type in Bypass mode (not to be used if RTC is active). + * @note The external clock must be enabled with the LSEON bit, to be used by the device. + * The LSEEXT bit can be written only if the LSE oscillator is disabled. + * @rmtoll BDCR LSEEXT LL_RCC_LSE_SelectDigitalClock + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_SelectDigitalClock(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEEXT); +} + +/** + * @brief Enable Low-speed external ANALOG clock type in Bypass mode (default after Backup domain reset). + * @note The external clock must be enabled with the LSEON bit, to be used by the device. + * The LSEEXT bit can be written only if the LSE oscillator is disabled. + * @rmtoll BDCR LSEEXT LL_RCC_LSE_SelectAnalogClock + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_SelectAnalogClock(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEEXT); +} +#endif /* RCC_BDCR_LSEEXT */ + +/** + * @brief Set LSE oscillator drive capability + * @note The oscillator is in Xtal mode when it is not in bypass mode. + * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability + * @param LSEDrive This parameter can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); +} + +/** + * @brief Get LSE oscillator drive capability + * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); +} + +/** + * @brief Check if LSE oscillator Ready + * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY))?1UL:0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSI LSI + * @{ + */ + +/** + * @brief Enable LSI Oscillator + * @rmtoll CSR LSION LL_RCC_LSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_Enable(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_LSION); +} + +/** + * @brief Disable LSI Oscillator + * @rmtoll CSR LSION LL_RCC_LSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_Disable(void) +{ + CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); +} + +/** + * @brief Check if LSI is Ready + * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY))?1UL:0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_System System + * @{ + */ + +/** + * @brief Configure the system clock source + * @rmtoll CFGR SW LL_RCC_SetSysClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_CSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); +} + +/** + * @brief Get the system clock source + * @rmtoll CFGR SWS LL_RCC_GetSysClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1 + */ +__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); +} + +/** + * @brief Configure the system wakeup clock source + * @rmtoll CFGR STOPWUCK LL_RCC_SetSysWakeUpClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSWAKEUP_CLKSOURCE_HSI + * @arg @ref LL_RCC_SYSWAKEUP_CLKSOURCE_CSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSysWakeUpClkSource(uint32_t Source) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Source); +} + +/** + * @brief Get the system wakeup clock source + * @rmtoll CFGR STOPWUCK LL_RCC_GetSysWakeUpClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSWAKEUP_CLKSOURCE_HSI + * @arg @ref LL_RCC_SYSWAKEUP_CLKSOURCE_CSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetSysWakeUpClkSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK)); +} + +/** + * @brief Configure the kernel wakeup clock source + * @rmtoll CFGR STOPKERWUCK LL_RCC_SetKerWakeUpClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_KERWAKEUP_CLKSOURCE_HSI + * @arg @ref LL_RCC_KERWAKEUP_CLKSOURCE_CSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetKerWakeUpClkSource(uint32_t Source) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPKERWUCK, Source); +} + +/** + * @brief Get the kernel wakeup clock source + * @rmtoll CFGR STOPKERWUCK LL_RCC_GetKerWakeUpClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_KERWAKEUP_CLKSOURCE_HSI + * @arg @ref LL_RCC_KERWAKEUP_CLKSOURCE_CSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetKerWakeUpClkSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPKERWUCK)); +} + +/** + * @brief Set System prescaler + * @rmtoll D1CFGR/CDCFGR1 D1CPRE/CDCPRE LL_RCC_SetSysPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSysPrescaler(uint32_t Prescaler) +{ +#if defined(RCC_D1CFGR_D1CPRE) + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler); +#else + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, Prescaler); +#endif /* RCC_D1CFGR_D1CPRE */ +} + +/** + * @brief Set AHB prescaler + * @rmtoll D1CFGR/CDCFGR1 HPRE LL_RCC_SetAHBPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_AHB_DIV_1 + * @arg @ref LL_RCC_AHB_DIV_2 + * @arg @ref LL_RCC_AHB_DIV_4 + * @arg @ref LL_RCC_AHB_DIV_8 + * @arg @ref LL_RCC_AHB_DIV_16 + * @arg @ref LL_RCC_AHB_DIV_64 + * @arg @ref LL_RCC_AHB_DIV_128 + * @arg @ref LL_RCC_AHB_DIV_256 + * @arg @ref LL_RCC_AHB_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) +{ +#if defined(RCC_D1CFGR_HPRE) + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler); +#else + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, Prescaler); +#endif /* RCC_D1CFGR_HPRE */ +} + +/** + * @brief Set APB1 prescaler + * @rmtoll D2CFGR/CDCFGR2 D2PPRE1/CDPPRE1 LL_RCC_SetAPB1Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) +{ +#if defined(RCC_D2CFGR_D2PPRE1) + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler); +#else + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, Prescaler); +#endif /* RCC_D2CFGR_D2PPRE1 */ +} + +/** + * @brief Set APB2 prescaler + * @rmtoll D2CFGR/CDCFGR2 D2PPRE2/CDPPRE2 LL_RCC_SetAPB2Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler) +{ +#if defined(RCC_D2CFGR_D2PPRE2) + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler); +#else + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, Prescaler); +#endif /* RCC_D2CFGR_D2PPRE2 */ +} + +/** + * @brief Set APB3 prescaler + * @rmtoll D1CFGR/CDCFGR1 D1PPRE/CDPPRE LL_RCC_SetAPB3Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB3_DIV_1 + * @arg @ref LL_RCC_APB3_DIV_2 + * @arg @ref LL_RCC_APB3_DIV_4 + * @arg @ref LL_RCC_APB3_DIV_8 + * @arg @ref LL_RCC_APB3_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler) +{ +#if defined(RCC_D1CFGR_D1PPRE) + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler); +#else + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, Prescaler); +#endif /* RCC_D1CFGR_D1PPRE */ +} + +/** + * @brief Set APB4 prescaler + * @rmtoll D3CFGR/SRDCFGR D3PPRE/SRDPPRE LL_RCC_SetAPB4Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB4_DIV_1 + * @arg @ref LL_RCC_APB4_DIV_2 + * @arg @ref LL_RCC_APB4_DIV_4 + * @arg @ref LL_RCC_APB4_DIV_8 + * @arg @ref LL_RCC_APB4_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB4Prescaler(uint32_t Prescaler) +{ +#if defined(RCC_D3CFGR_D3PPRE) + MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler); +#else + MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, Prescaler); +#endif /* RCC_D3CFGR_D3PPRE */ +} + +/** + * @brief Get System prescaler + * @rmtoll D1CFGR/CDCFGR1 D1CPRE/CDCPRE LL_RCC_GetSysPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + */ +__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void) +{ +#if defined(RCC_D1CFGR_D1CPRE) + return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE)); +#else + return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE)); +#endif /* RCC_D1CFGR_D1CPRE */ +} + +/** + * @brief Get AHB prescaler + * @rmtoll D1CFGR/ CDCFGR1 HPRE LL_RCC_GetAHBPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_AHB_DIV_1 + * @arg @ref LL_RCC_AHB_DIV_2 + * @arg @ref LL_RCC_AHB_DIV_4 + * @arg @ref LL_RCC_AHB_DIV_8 + * @arg @ref LL_RCC_AHB_DIV_16 + * @arg @ref LL_RCC_AHB_DIV_64 + * @arg @ref LL_RCC_AHB_DIV_128 + * @arg @ref LL_RCC_AHB_DIV_256 + * @arg @ref LL_RCC_AHB_DIV_512 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) +{ +#if defined(RCC_D1CFGR_HPRE) + return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE)); +#else + return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE)); +#endif /* RCC_D1CFGR_HPRE */ +} + +/** + * @brief Get APB1 prescaler + * @rmtoll D2CFGR/CDCFGR2 D2PPRE1/CDPPRE1 LL_RCC_GetAPB1Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) +{ +#if defined(RCC_D2CFGR_D2PPRE1) + return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1)); +#else + return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1)); +#endif /* RCC_D2CFGR_D2PPRE1 */ +} + +/** + * @brief Get APB2 prescaler + * @rmtoll D2CFGR/CDCFGR2 D2PPRE2/CDPPRE2 LL_RCC_GetAPB2Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void) +{ +#if defined(RCC_D2CFGR_D2PPRE2) + return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2)); +#else + return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2)); +#endif /* RCC_D2CFGR_D2PPRE2 */ +} + +/** + * @brief Get APB3 prescaler + * @rmtoll D1CFGR/CDCFGR1 D1PPRE/CDPPRE LL_RCC_GetAPB3Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB3_DIV_1 + * @arg @ref LL_RCC_APB3_DIV_2 + * @arg @ref LL_RCC_APB3_DIV_4 + * @arg @ref LL_RCC_APB3_DIV_8 + * @arg @ref LL_RCC_APB3_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB3Prescaler(void) +{ +#if defined(RCC_D1CFGR_D1PPRE) + return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1PPRE)); +#else + return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE)); +#endif /* RCC_D1CFGR_D1PPRE */ +} + +/** + * @brief Get APB4 prescaler + * @rmtoll D3CFGR/SRDCFGR D3PPRE/SRDPPRE LL_RCC_GetAPB4Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB4_DIV_1 + * @arg @ref LL_RCC_APB4_DIV_2 + * @arg @ref LL_RCC_APB4_DIV_4 + * @arg @ref LL_RCC_APB4_DIV_8 + * @arg @ref LL_RCC_APB4_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB4Prescaler(void) +{ +#if defined(RCC_D3CFGR_D3PPRE) + return (uint32_t)(READ_BIT(RCC->D3CFGR, RCC_D3CFGR_D3PPRE)); +#else + return (uint32_t)(READ_BIT(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE)); +#endif /* RCC_D3CFGR_D3PPRE */ +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_MCO MCO + * @{ + */ + +/** + * @brief Configure MCOx + * @rmtoll CFGR MCO1 LL_RCC_ConfigMCO\n + * CFGR MCO1PRE LL_RCC_ConfigMCO\n + * CFGR MCO2 LL_RCC_ConfigMCO\n + * CFGR MCO2PRE LL_RCC_ConfigMCO + * @param MCOxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1SOURCE_HSI + * @arg @ref LL_RCC_MCO1SOURCE_LSE + * @arg @ref LL_RCC_MCO1SOURCE_HSE + * @arg @ref LL_RCC_MCO1SOURCE_PLL1QCLK + * @arg @ref LL_RCC_MCO1SOURCE_HSI48 + * @arg @ref LL_RCC_MCO2SOURCE_SYSCLK + * @arg @ref LL_RCC_MCO2SOURCE_PLL2PCLK + * @arg @ref LL_RCC_MCO2SOURCE_HSE + * @arg @ref LL_RCC_MCO2SOURCE_PLL1PCLK + * @arg @ref LL_RCC_MCO2SOURCE_CSI + * @arg @ref LL_RCC_MCO2SOURCE_LSI + * @param MCOxPrescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1_DIV_1 + * @arg @ref LL_RCC_MCO1_DIV_2 + * @arg @ref LL_RCC_MCO1_DIV_3 + * @arg @ref LL_RCC_MCO1_DIV_4 + * @arg @ref LL_RCC_MCO1_DIV_5 + * @arg @ref LL_RCC_MCO1_DIV_6 + * @arg @ref LL_RCC_MCO1_DIV_7 + * @arg @ref LL_RCC_MCO1_DIV_8 + * @arg @ref LL_RCC_MCO1_DIV_9 + * @arg @ref LL_RCC_MCO1_DIV_10 + * @arg @ref LL_RCC_MCO1_DIV_11 + * @arg @ref LL_RCC_MCO1_DIV_12 + * @arg @ref LL_RCC_MCO1_DIV_13 + * @arg @ref LL_RCC_MCO1_DIV_14 + * @arg @ref LL_RCC_MCO1_DIV_15 + * @arg @ref LL_RCC_MCO2_DIV_1 + * @arg @ref LL_RCC_MCO2_DIV_2 + * @arg @ref LL_RCC_MCO2_DIV_3 + * @arg @ref LL_RCC_MCO2_DIV_4 + * @arg @ref LL_RCC_MCO2_DIV_5 + * @arg @ref LL_RCC_MCO2_DIV_6 + * @arg @ref LL_RCC_MCO2_DIV_7 + * @arg @ref LL_RCC_MCO2_DIV_8 + * @arg @ref LL_RCC_MCO2_DIV_9 + * @arg @ref LL_RCC_MCO2_DIV_10 + * @arg @ref LL_RCC_MCO2_DIV_11 + * @arg @ref LL_RCC_MCO2_DIV_12 + * @arg @ref LL_RCC_MCO2_DIV_13 + * @arg @ref LL_RCC_MCO2_DIV_14 + * @arg @ref LL_RCC_MCO2_DIV_15 + * @retval None + */ +__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) +{ + MODIFY_REG(RCC->CFGR, (MCOxSource << 16U) | (MCOxPrescaler << 16U), (MCOxSource & 0xFFFF0000U) | (MCOxPrescaler & 0xFFFF0000U)); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source + * @{ + */ + +/** + * @brief Configure periph clock source + * @rmtoll D2CCIP1R/CDCCIP1R * LL_RCC_SetClockSource\n + * D2CCIP2R/CDCCIP2R * LL_RCC_SetClockSource\n + * D3CCIPR/SRDCCIPR * LL_RCC_SetClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USART16_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C123_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C123_CLKSOURCE_CSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_CSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SAI1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SPI123_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_I2S_CKIN (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D1CCIPR_FMCSEL) + uint32_t * pReg = (uint32_t *)((uint32_t)&RCC->D1CCIPR + LL_CLKSOURCE_REG(ClkSource)); +#else + uint32_t * pReg = (uint32_t *)((uint32_t)&RCC->CDCCIPR + LL_CLKSOURCE_REG(ClkSource)); +#endif /* */ + MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource)); +} + +/** + * @brief Configure USARTx clock source + * @rmtoll D2CCIP2R / D2CCIP2R USART16SEL LL_RCC_SetUSARTClockSource\n + * D2CCIP2R / D2CCIP2R USART28SEL LL_RCC_SetUSARTClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USART16_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t ClkSource) +{ + LL_RCC_SetClockSource(ClkSource); +} + +/** + * @brief Configure LPUARTx clock source + * @rmtoll D3CCIPR / SRDCCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_CSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D3CCIPR_LPUART1SEL) + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL, ClkSource); +#else + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL, ClkSource); +#endif /* RCC_D3CCIPR_LPUART1SEL */ +} + +/** + * @brief Configure I2Cx clock source + * @rmtoll D2CCIP2R / CDCCIP2R I2C123SEL LL_RCC_SetI2CClockSource\n + * D3CCIPR / SRDCCIPR I2C4SEL LL_RCC_SetI2CClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C123_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C123_CLKSOURCE_CSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_CSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t ClkSource) +{ + LL_RCC_SetClockSource(ClkSource); +} + +/** + * @brief Configure LPTIMx clock source + * @rmtoll D2CCIP2R / CDCCIP2R LPTIM1SEL LL_RCC_SetLPTIMClockSource + * D3CCIPR / SRDCCIPR LPTIM2SEL LL_RCC_SetLPTIMClockSource\n + * D3CCIPR / SRDCCIPR LPTIM345SEL LL_RCC_SetLPTIMClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_CLKP + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t ClkSource) +{ + LL_RCC_SetClockSource(ClkSource); +} + +/** + * @brief Configure SAIx clock source + * @rmtoll D2CCIP1R / CDCCIP1R SAI1SEL LL_RCC_SetSAIClockSource\n + * D2CCIP1R / CDCCIP1R SAI23SEL LL_RCC_SetSAIClockSource + * D3CCIPR / SRDCCIPR SAI4ASEL LL_RCC_SetSAI4xClockSource\n + * D3CCIPR / SRDCCIPR SAI4BSEL LL_RCC_SetSAI4xClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SAI1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_SPDIF (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t ClkSource) +{ + LL_RCC_SetClockSource(ClkSource); +} + +/** + * @brief Configure SDMMCx clock source + * @rmtoll D1CCIPR / CDCCIPR SDMMCSEL LL_RCC_SetSDMMCClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SDMMC_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SDMMC_CLKSOURCE_PLL2R + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSDMMCClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D1CCIPR_SDMMCSEL) + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_SDMMCSEL, ClkSource); +#endif /* RCC_D1CCIPR_SDMMCSEL */ +} + +/** + * @brief Configure RNGx clock source + * @rmtoll D2CCIP2R / CDCCIP2R RNGSEL LL_RCC_SetRNGClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSE + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP2R_RNGSEL) + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_RNGSEL, ClkSource); +#endif /* RCC_D2CCIP2R_RNGSEL */ +} + +/** + * @brief Configure USBx clock source + * @rmtoll D2CCIP2R / CDCCIP2R USBSEL LL_RCC_SetUSBClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_DISABLE + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP2R_USBSEL) + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_USBSEL, ClkSource); +#endif /* RCC_D2CCIP2R_USBSEL */ +} + +/** + * @brief Configure CECx clock source + * @rmtoll D2CCIP2R / CDCCIP2R CECSEL LL_RCC_SetCECClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE + * @arg @ref LL_RCC_CEC_CLKSOURCE_LSI + * @arg @ref LL_RCC_CEC_CLKSOURCE_CSI_DIV122 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP2R_CECSEL) + MODIFY_REG(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP2R, RCC_CDCCIP2R_CECSEL, ClkSource); +#endif /* RCC_D2CCIP2R_CECSEL */ +} + +#if defined(DSI) +/** + * @brief Configure DSIx clock source + * @rmtoll D1CCIPR DSISEL LL_RCC_SetDSIClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_DSI_CLKSOURCE_PHY + * @arg @ref LL_RCC_DSI_CLKSOURCE_PLL2Q + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t ClkSource) +{ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_DSISEL, ClkSource); +} +#endif /* DSI */ + +/** + * @brief Configure DFSDMx Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R DFSDM1SEL LL_RCC_SetDFSDMClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP1R_DFSDM1SEL) + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL, ClkSource); +#endif /* RCC_D2CCIP1R_DFSDM1SEL */ +} + +#if defined(DFSDM2_BASE) +/** + * @brief Configure DFSDMx Kernel clock source + * @rmtoll SRDCCIPR DFSDM2SEL LL_RCC_SetDFSDM2ClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetDFSDM2ClockSource(uint32_t ClkSource) +{ + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_DFSDM2SEL, ClkSource); +} +#endif /* DFSDM2_BASE */ + +/** + * @brief Configure FMCx Kernel clock source + * @rmtoll D1CCIPR / CDCCIPR FMCSEL LL_RCC_SetFMCClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_FMC_CLKSOURCE_HCLK + * @arg @ref LL_RCC_FMC_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_FMC_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_FMC_CLKSOURCE_CLKP + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetFMCClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D1CCIPR_FMCSEL) + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_FMCSEL, ClkSource); +#endif /* RCC_D1CCIPR_FMCSEL */ +} + +#if defined(QUADSPI) +/** + * @brief Configure QSPIx Kernel clock source + * @rmtoll D1CCIPR QSPISEL LL_RCC_SetQSPIClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_QSPI_CLKSOURCE_HCLK + * @arg @ref LL_RCC_QSPI_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_QSPI_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_QSPI_CLKSOURCE_CLKP + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetQSPIClockSource(uint32_t ClkSource) +{ + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL, ClkSource); +} +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) +/** + * @brief Configure OSPIx Kernel clock source + * @rmtoll D1CCIPR OPISEL LL_RCC_SetOSPIClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_OSPI_CLKSOURCE_HCLK + * @arg @ref LL_RCC_OSPI_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_OSPI_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_OSPI_CLKSOURCE_CLKP + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetOSPIClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D1CCIPR_OCTOSPISEL) + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_OCTOSPISEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_OCTOSPISEL, ClkSource); +#endif /* RCC_D1CCIPR_OCTOSPISEL */ +} +#endif /* OCTOSPI1 || OCTOSPI2 */ + +/** + * @brief Configure CLKP Kernel clock source + * @rmtoll D1CCIPR / CDCCIPR CKPERSEL LL_RCC_SetCLKPClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CLKP_CLKSOURCE_HSI + * @arg @ref LL_RCC_CLKP_CLKSOURCE_CSI + * @arg @ref LL_RCC_CLKP_CLKSOURCE_HSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetCLKPClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D1CCIPR_CKPERSEL) + MODIFY_REG(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIPR, RCC_CDCCIPR_CKPERSEL, ClkSource); +#endif /* RCC_D1CCIPR_CKPERSEL */ +} + +/** + * @brief Configure SPIx Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R SPI123SEL LL_RCC_SetSPIClockSource\n + * D2CCIP1R / CDCCIP1R SPI45SEL LL_RCC_SetSPIClockSource\n + * D3CCIPR / SRDCCIPR SPI6SEL LL_RCC_SetSPIClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SPI123_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_I2S_CKIN (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSPIClockSource(uint32_t ClkSource) +{ + LL_RCC_SetClockSource(ClkSource); +} + +/** + * @brief Configure SPDIFx Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R SPDIFSEL LL_RCC_SetSPDIFClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSPDIFClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP1R_SPDIFSEL) + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL, ClkSource); +#endif /* RCC_D2CCIP1R_SPDIFSEL */ +} + +/** + * @brief Configure FDCANx Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R FDCANSEL LL_RCC_SetFDCANClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL2Q + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP1R_FDCANSEL) + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_FDCANSEL, ClkSource); +#endif /* RCC_D2CCIP1R_FDCANSEL */ +} + +/** + * @brief Configure SWPx Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R SWPSEL LL_RCC_SetSWPClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SWP_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_SWP_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSWPClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D2CCIP1R_SWPSEL) + MODIFY_REG(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL, ClkSource); +#else + MODIFY_REG(RCC->CDCCIP1R, RCC_CDCCIP1R_SWPSEL, ClkSource); +#endif /* RCC_D2CCIP1R_SWPSEL */ +} + +/** + * @brief Configure ADCx Kernel clock source + * @rmtoll D3CCIPR / SRDCCIPR ADCSEL LL_RCC_SetADCClockSource + * @param ClkSource This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_ADC_CLKSOURCE_CLKP + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ClkSource) +{ +#if defined(RCC_D3CCIPR_ADCSEL) + MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL, ClkSource); +#else + MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_ADCSEL, ClkSource); +#endif /* RCC_D3CCIPR_ADCSEL */ +} + +/** + * @brief Get periph clock source + * @rmtoll D1CCIPR / CDCCIPR * LL_RCC_GetClockSource\n + * D2CCIP1R / CDCCIP1R * LL_RCC_GetClockSource\n + * D2CCIP2R / CDCCIP2R * LL_RCC_GetClockSource\n + * D3CCIPR / SRDCCIPR * LL_RCC_GetClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_USART16_CLKSOURCE + * @arg @ref LL_RCC_USART234578_CLKSOURCE + * @arg @ref LL_RCC_I2C123_CLKSOURCE + * @arg @ref LL_RCC_I2C4_CLKSOURCE + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE + * @arg @ref LL_RCC_SAI1_CLKSOURCE + * @arg @ref LL_RCC_SAI23_CLKSOURCE + * @arg @ref LL_RCC_SAI4A_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE (*) + * @arg @ref LL_RCC_SPI123_CLKSOURCE (*) + * @arg @ref LL_RCC_SPI45_CLKSOURCE (*) + * @arg @ref LL_RCC_SPI6_CLKSOURCE (*) + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USART16_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C123_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C123_CLKSOURCE_CSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_CSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SAI1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SPI123_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_I2S_CKIN (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph) +{ +#if defined(RCC_D1CCIPR_FMCSEL) + const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph))); +#else + const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph))); +#endif /* RCC_D1CCIPR_FMCSEL */ + return (uint32_t) (Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT) ); +} + +/** + * @brief Get USARTx clock source + * @rmtoll D2CCIP2R / CDCCIP2R USART16SEL LL_RCC_GetUSARTClockSource\n + * D2CCIP2R / CDCCIP2R USART28SEL LL_RCC_GetUSARTClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_USART16_CLKSOURCE + * @arg @ref LL_RCC_USART234578_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USART16_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART16_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART16_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI + * @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph) +{ + return LL_RCC_GetClockSource(Periph); +} + +/** + * @brief Get LPUART clock source + * @rmtoll D3CCIPR / SRDCCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_CSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D3CCIPR_LPUART1SEL) + return (uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_LPUART1SEL)); +#else + return (uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL)); +#endif /* RCC_D3CCIPR_LPUART1SEL */ +} + +/** + * @brief Get I2Cx clock source + * @rmtoll D2CCIP2R / CDCCIP2R I2C123SEL LL_RCC_GetI2CClockSource\n + * D3CCIPR / SRDCCIPR I2C4SEL LL_RCC_GetI2CClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C123_CLKSOURCE + * @arg @ref LL_RCC_I2C4_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C123_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C123_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C123_CLKSOURCE_CSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_I2C4_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C4_CLKSOURCE_CSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t Periph) +{ + return LL_RCC_GetClockSource(Periph); +} + +/** + * @brief Get LPTIM clock source + * @rmtoll D2CCIP2R / CDCCIP2R LPTIM1SEL LL_RCC_GetLPTIMClockSource\n + * D3CCIPR / SRDCCIPR LPTIM2SEL LL_RCC_GetLPTIMClockSource\n + * D3CCIPR / SRDCCIPR LPTIM345SEL LL_RCC_GetLPTIMClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_CLKP + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM345_CLKSOURCE_CLKP + * @retval None + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t Periph) +{ + return LL_RCC_GetClockSource(Periph); +} + +/** + * @brief Get SAIx clock source + * @rmtoll D2CCIP1R / CDCCIP1R SAI1SEL LL_RCC_GetSAIClockSource\n + * D2CCIP1R / CDCCIP1R SAI23SEL LL_RCC_GetSAIClockSource + * D3CCIPR / SRDCCIPR SAI4ASEL LL_RCC_GetSAIClockSource\n + * D3CCIPR / SRDCCIPR SAI4BSEL LL_RCC_GetSAIClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE (*) + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SAI1_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SAI1_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI23_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2A_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI2B_CLKSOURCE_SPDIF (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4A_CLKSOURCE_CLKP (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL1Q (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL2P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_PLL3P (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN (*) + * @arg @ref LL_RCC_SAI4B_CLKSOURCE_CLKP (*) + * + * (*) value not defined in all devices. + */ +__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t Periph) +{ + return LL_RCC_GetClockSource(Periph); +} + +/** + * @brief Get SDMMC clock source + * @rmtoll D1CCIPR / CDCCIPR SDMMCSEL LL_RCC_GetSDMMCClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_SDMMC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SDMMC_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SDMMC_CLKSOURCE_PLL2R + */ +__STATIC_INLINE uint32_t LL_RCC_GetSDMMCClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D1CCIPR_SDMMCSEL) + return (uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_SDMMCSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_SDMMCSEL)); +#endif /* RCC_D1CCIPR_SDMMCSEL */ +} + +/** + * @brief Get RNG clock source + * @rmtoll D2CCIP2R RNGSEL LL_RCC_GetRNGClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSE + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP2R_RNGSEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_RNGSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_RNGSEL)); +#endif /* RCC_D2CCIP2R_RNGSEL */ +} + +/** + * @brief Get USB clock source + * @rmtoll D2CCIP2R / CDCCIP2R USBSEL LL_RCC_GetUSBClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_DISABLE + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP2R_USBSEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_USBSEL)); +#endif /* RCC_D2CCIP2R_USBSEL */ +} + +/** + * @brief Get CEC clock source + * @rmtoll D2CCIP2R / CDCCIP2R CECSEL LL_RCC_GetCECClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_CEC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE + * @arg @ref LL_RCC_CEC_CLKSOURCE_LSI + * @arg @ref LL_RCC_CEC_CLKSOURCE_CSI_DIV122 + */ +__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP2R_CECSEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP2R, RCC_D2CCIP2R_CECSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP2R, RCC_CDCCIP2R_CECSEL)); +#endif /* RCC_D2CCIP2R_CECSEL */ +} + +#if defined(DSI) +/** + * @brief Get DSI clock source + * @rmtoll D1CCIPR DSISEL LL_RCC_GetDSIClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_DSI_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_DSI_CLKSOURCE_PHY + * @arg @ref LL_RCC_DSI_CLKSOURCE_PLL2Q + */ +__STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t Periph) +{ + UNUSED(Periph); + return (uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_DSISEL)); +} +#endif /* DSI */ + +/** + * @brief Get DFSDM Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R DFSDM1SEL LL_RCC_GetDFSDMClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK + */ +__STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP1R_DFSDM1SEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_DFSDM1SEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL)); +#endif /* RCC_D2CCIP1R_DFSDM1SEL */ +} + +#if defined(DFSDM2_BASE) +/** + * @brief Get DFSDM2 Kernel clock source + * @rmtoll SRDCCIPR DFSDM2SEL LL_RCC_GetDFSDM2ClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_DFSDM2_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK + */ +__STATIC_INLINE uint32_t LL_RCC_GetDFSDM2ClockSource(uint32_t Periph) +{ + UNUSED(Periph); + return (uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_DFSDM2SEL)); +} +#endif /* DFSDM2_BASE */ + +/** + * @brief Get FMC Kernel clock source + * @rmtoll D1CCIPR / D1CCIPR FMCSEL LL_RCC_GetFMCClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_FMC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_FMC_CLKSOURCE_HCLK + * @arg @ref LL_RCC_FMC_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_FMC_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_FMC_CLKSOURCE_CLKP + */ +__STATIC_INLINE uint32_t LL_RCC_GetFMCClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D1CCIPR_FMCSEL) + return (uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_FMCSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_FMCSEL)); +#endif /* RCC_D1CCIPR_FMCSEL */ +} + +#if defined(QUADSPI) +/** + * @brief Get QSPI Kernel clock source + * @rmtoll D1CCIPR / CDCCIPR QSPISEL LL_RCC_GetQSPIClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_QSPI_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_QSPI_CLKSOURCE_HCLK + * @arg @ref LL_RCC_QSPI_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_QSPI_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_QSPI_CLKSOURCE_CLKP + */ +__STATIC_INLINE uint32_t LL_RCC_GetQSPIClockSource(uint32_t Periph) +{ + UNUSED(Periph); + return (uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_QSPISEL)); +} +#endif /* QUADSPI */ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) +/** + * @brief Get OSPI Kernel clock source + * @rmtoll CDCCIPR OSPISEL LL_RCC_GetOSPIClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_OSPI_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_OSPI_CLKSOURCE_HCLK + * @arg @ref LL_RCC_OSPI_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_OSPI_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_OSPI_CLKSOURCE_CLKP + */ +__STATIC_INLINE uint32_t LL_RCC_GetOSPIClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D1CCIPR_OCTOSPISEL) + return (uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_OCTOSPISEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_OCTOSPISEL)); +#endif /* RCC_D1CCIPR_OCTOSPISEL */ +} +#endif /* defined(OCTOSPI1) || defined(OCTOSPI2) */ + +/** + * @brief Get CLKP Kernel clock source + * @rmtoll D1CCIPR / CDCCIPR CKPERSEL LL_RCC_GetCLKPClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_CLKP_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_CLKP_CLKSOURCE_HSI + * @arg @ref LL_RCC_CLKP_CLKSOURCE_CSI + * @arg @ref LL_RCC_CLKP_CLKSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetCLKPClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D1CCIPR_CKPERSEL) + return (uint32_t)(READ_BIT(RCC->D1CCIPR, RCC_D1CCIPR_CKPERSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIPR, RCC_CDCCIPR_CKPERSEL)); +#endif /* RCC_D1CCIPR_CKPERSEL */ +} + +/** + * @brief Get SPIx Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R SPI123SEL LL_RCC_GetSPIClockSource\n + * D2CCIP1R / CDCCIP1R SPI45SEL LL_RCC_GetSPIClockSource\n + * D3CCIPR / SRDCCIPR SPI6SEL LL_RCC_GetSPIClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_SPI123_CLKSOURCE + * @arg @ref LL_RCC_SPI45_CLKSOURCE + * @arg @ref LL_RCC_SPI6_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_PLL3P + * @arg @ref LL_RCC_SPI123_CLKSOURCE_I2S_CKIN + * @arg @ref LL_RCC_SPI123_CLKSOURCE_CLKP + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI45_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PCLK4 + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL2Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_PLL3Q + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_CSI + * @arg @ref LL_RCC_SPI6_CLKSOURCE_HSE + * @arg @ref LL_RCC_SPI6_CLKSOURCE_I2S_CKIN (*) + * + * (*) value not defined in all stm32h7xx lines. + */ +__STATIC_INLINE uint32_t LL_RCC_GetSPIClockSource(uint32_t Periph) +{ + return LL_RCC_GetClockSource(Periph); +} + +/** + * @brief Get SPDIF Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R SPDIFSEL LL_RCC_GetSPDIFClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_SPDIF_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_PLL2R + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_SPDIF_CLKSOURCE_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetSPDIFClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP1R_SPDIFSEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SPDIFSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL)); +#endif /* RCC_D2CCIP1R_SPDIFSEL */ +} + +/** + * @brief Get FDCAN Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R FDCANSEL LL_RCC_GetFDCANClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_FDCAN_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL1Q + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL2Q + */ +__STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP1R_FDCANSEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_FDCANSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_FDCANSEL)); +#endif /* RCC_D2CCIP1R_FDCANSEL */ +} + +/** + * @brief Get SWP Kernel clock source + * @rmtoll D2CCIP1R / CDCCIP1R SWPSEL LL_RCC_GetSWPClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_SWP_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SWP_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_SWP_CLKSOURCE_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetSWPClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined(RCC_D2CCIP1R_SWPSEL) + return (uint32_t)(READ_BIT(RCC->D2CCIP1R, RCC_D2CCIP1R_SWPSEL)); +#else + return (uint32_t)(READ_BIT(RCC->CDCCIP1R, RCC_CDCCIP1R_SWPSEL)); +#endif /* RCC_D2CCIP1R_SWPSEL */ +} + +/** + * @brief Get ADC Kernel clock source + * @rmtoll D3CCIPR / SRDCCIPR ADCSEL LL_RCC_GetADCClockSource + * @param Periph This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL2P + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL3R + * @arg @ref LL_RCC_ADC_CLKSOURCE_CLKP + */ +__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t Periph) +{ + UNUSED(Periph); +#if defined (RCC_D3CCIPR_ADCSEL) + return (uint32_t)(READ_BIT(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL)); +#else + return (uint32_t)(READ_BIT(RCC->SRDCCIPR, RCC_SRDCCIPR_ADCSEL)); +#endif /* RCC_D3CCIPR_ADCSEL */ +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_RTC RTC + * @{ + */ + +/** + * @brief Set RTC Clock Source + * @note Once the RTC clock source has been selected, it cannot be changed anymore unless + * the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is + * set). The BDRST bit can be used to reset them. + * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); +} + +/** + * @brief Get RTC Clock Source + * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); +} + +/** + * @brief Enable RTC + * @rmtoll BDCR RTCEN LL_RCC_EnableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableRTC(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Disable RTC + * @rmtoll BDCR RTCEN LL_RCC_DisableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableRTC(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Check if RTC has been enabled or not + * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN))?1UL:0UL); +} + +/** + * @brief Force the Backup domain reset + * @rmtoll BDCR BDRST / VSWRST LL_RCC_ForceBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @brief Release the Backup domain reset + * @rmtoll BDCR BDRST / VSWRST LL_RCC_ReleaseBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) +{ +#if defined(RCC_BDCR_BDRST) + CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); +#else + CLEAR_BIT(RCC->BDCR, RCC_BDCR_VSWRST); +#endif /* RCC_BDCR_BDRST */ +} + +/** + * @brief Set HSE Prescalers for RTC Clock + * @rmtoll CFGR RTCPRE LL_RCC_SetRTC_HSEPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_RTC_NOCLOCK + * @arg @ref LL_RCC_RTC_HSE_DIV_2 + * @arg @ref LL_RCC_RTC_HSE_DIV_3 + * @arg @ref LL_RCC_RTC_HSE_DIV_4 + * @arg @ref LL_RCC_RTC_HSE_DIV_5 + * @arg @ref LL_RCC_RTC_HSE_DIV_6 + * @arg @ref LL_RCC_RTC_HSE_DIV_7 + * @arg @ref LL_RCC_RTC_HSE_DIV_8 + * @arg @ref LL_RCC_RTC_HSE_DIV_9 + * @arg @ref LL_RCC_RTC_HSE_DIV_10 + * @arg @ref LL_RCC_RTC_HSE_DIV_11 + * @arg @ref LL_RCC_RTC_HSE_DIV_12 + * @arg @ref LL_RCC_RTC_HSE_DIV_13 + * @arg @ref LL_RCC_RTC_HSE_DIV_14 + * @arg @ref LL_RCC_RTC_HSE_DIV_15 + * @arg @ref LL_RCC_RTC_HSE_DIV_16 + * @arg @ref LL_RCC_RTC_HSE_DIV_17 + * @arg @ref LL_RCC_RTC_HSE_DIV_18 + * @arg @ref LL_RCC_RTC_HSE_DIV_19 + * @arg @ref LL_RCC_RTC_HSE_DIV_20 + * @arg @ref LL_RCC_RTC_HSE_DIV_21 + * @arg @ref LL_RCC_RTC_HSE_DIV_22 + * @arg @ref LL_RCC_RTC_HSE_DIV_23 + * @arg @ref LL_RCC_RTC_HSE_DIV_24 + * @arg @ref LL_RCC_RTC_HSE_DIV_25 + * @arg @ref LL_RCC_RTC_HSE_DIV_26 + * @arg @ref LL_RCC_RTC_HSE_DIV_27 + * @arg @ref LL_RCC_RTC_HSE_DIV_28 + * @arg @ref LL_RCC_RTC_HSE_DIV_29 + * @arg @ref LL_RCC_RTC_HSE_DIV_30 + * @arg @ref LL_RCC_RTC_HSE_DIV_31 + * @arg @ref LL_RCC_RTC_HSE_DIV_32 + * @arg @ref LL_RCC_RTC_HSE_DIV_33 + * @arg @ref LL_RCC_RTC_HSE_DIV_34 + * @arg @ref LL_RCC_RTC_HSE_DIV_35 + * @arg @ref LL_RCC_RTC_HSE_DIV_36 + * @arg @ref LL_RCC_RTC_HSE_DIV_37 + * @arg @ref LL_RCC_RTC_HSE_DIV_38 + * @arg @ref LL_RCC_RTC_HSE_DIV_39 + * @arg @ref LL_RCC_RTC_HSE_DIV_40 + * @arg @ref LL_RCC_RTC_HSE_DIV_41 + * @arg @ref LL_RCC_RTC_HSE_DIV_42 + * @arg @ref LL_RCC_RTC_HSE_DIV_43 + * @arg @ref LL_RCC_RTC_HSE_DIV_44 + * @arg @ref LL_RCC_RTC_HSE_DIV_45 + * @arg @ref LL_RCC_RTC_HSE_DIV_46 + * @arg @ref LL_RCC_RTC_HSE_DIV_47 + * @arg @ref LL_RCC_RTC_HSE_DIV_48 + * @arg @ref LL_RCC_RTC_HSE_DIV_49 + * @arg @ref LL_RCC_RTC_HSE_DIV_50 + * @arg @ref LL_RCC_RTC_HSE_DIV_51 + * @arg @ref LL_RCC_RTC_HSE_DIV_52 + * @arg @ref LL_RCC_RTC_HSE_DIV_53 + * @arg @ref LL_RCC_RTC_HSE_DIV_54 + * @arg @ref LL_RCC_RTC_HSE_DIV_55 + * @arg @ref LL_RCC_RTC_HSE_DIV_56 + * @arg @ref LL_RCC_RTC_HSE_DIV_57 + * @arg @ref LL_RCC_RTC_HSE_DIV_58 + * @arg @ref LL_RCC_RTC_HSE_DIV_59 + * @arg @ref LL_RCC_RTC_HSE_DIV_60 + * @arg @ref LL_RCC_RTC_HSE_DIV_61 + * @arg @ref LL_RCC_RTC_HSE_DIV_62 + * @arg @ref LL_RCC_RTC_HSE_DIV_63 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, Prescaler); +} + +/** + * @brief Get HSE Prescalers for RTC Clock + * @rmtoll CFGR RTCPRE LL_RCC_GetRTC_HSEPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RTC_NOCLOCK + * @arg @ref LL_RCC_RTC_HSE_DIV_2 + * @arg @ref LL_RCC_RTC_HSE_DIV_3 + * @arg @ref LL_RCC_RTC_HSE_DIV_4 + * @arg @ref LL_RCC_RTC_HSE_DIV_5 + * @arg @ref LL_RCC_RTC_HSE_DIV_6 + * @arg @ref LL_RCC_RTC_HSE_DIV_7 + * @arg @ref LL_RCC_RTC_HSE_DIV_8 + * @arg @ref LL_RCC_RTC_HSE_DIV_9 + * @arg @ref LL_RCC_RTC_HSE_DIV_10 + * @arg @ref LL_RCC_RTC_HSE_DIV_11 + * @arg @ref LL_RCC_RTC_HSE_DIV_12 + * @arg @ref LL_RCC_RTC_HSE_DIV_13 + * @arg @ref LL_RCC_RTC_HSE_DIV_14 + * @arg @ref LL_RCC_RTC_HSE_DIV_15 + * @arg @ref LL_RCC_RTC_HSE_DIV_16 + * @arg @ref LL_RCC_RTC_HSE_DIV_17 + * @arg @ref LL_RCC_RTC_HSE_DIV_18 + * @arg @ref LL_RCC_RTC_HSE_DIV_19 + * @arg @ref LL_RCC_RTC_HSE_DIV_20 + * @arg @ref LL_RCC_RTC_HSE_DIV_21 + * @arg @ref LL_RCC_RTC_HSE_DIV_22 + * @arg @ref LL_RCC_RTC_HSE_DIV_23 + * @arg @ref LL_RCC_RTC_HSE_DIV_24 + * @arg @ref LL_RCC_RTC_HSE_DIV_25 + * @arg @ref LL_RCC_RTC_HSE_DIV_26 + * @arg @ref LL_RCC_RTC_HSE_DIV_27 + * @arg @ref LL_RCC_RTC_HSE_DIV_28 + * @arg @ref LL_RCC_RTC_HSE_DIV_29 + * @arg @ref LL_RCC_RTC_HSE_DIV_30 + * @arg @ref LL_RCC_RTC_HSE_DIV_31 + * @arg @ref LL_RCC_RTC_HSE_DIV_32 + * @arg @ref LL_RCC_RTC_HSE_DIV_33 + * @arg @ref LL_RCC_RTC_HSE_DIV_34 + * @arg @ref LL_RCC_RTC_HSE_DIV_35 + * @arg @ref LL_RCC_RTC_HSE_DIV_36 + * @arg @ref LL_RCC_RTC_HSE_DIV_37 + * @arg @ref LL_RCC_RTC_HSE_DIV_38 + * @arg @ref LL_RCC_RTC_HSE_DIV_39 + * @arg @ref LL_RCC_RTC_HSE_DIV_40 + * @arg @ref LL_RCC_RTC_HSE_DIV_41 + * @arg @ref LL_RCC_RTC_HSE_DIV_42 + * @arg @ref LL_RCC_RTC_HSE_DIV_43 + * @arg @ref LL_RCC_RTC_HSE_DIV_44 + * @arg @ref LL_RCC_RTC_HSE_DIV_45 + * @arg @ref LL_RCC_RTC_HSE_DIV_46 + * @arg @ref LL_RCC_RTC_HSE_DIV_47 + * @arg @ref LL_RCC_RTC_HSE_DIV_48 + * @arg @ref LL_RCC_RTC_HSE_DIV_49 + * @arg @ref LL_RCC_RTC_HSE_DIV_50 + * @arg @ref LL_RCC_RTC_HSE_DIV_51 + * @arg @ref LL_RCC_RTC_HSE_DIV_52 + * @arg @ref LL_RCC_RTC_HSE_DIV_53 + * @arg @ref LL_RCC_RTC_HSE_DIV_54 + * @arg @ref LL_RCC_RTC_HSE_DIV_55 + * @arg @ref LL_RCC_RTC_HSE_DIV_56 + * @arg @ref LL_RCC_RTC_HSE_DIV_57 + * @arg @ref LL_RCC_RTC_HSE_DIV_58 + * @arg @ref LL_RCC_RTC_HSE_DIV_59 + * @arg @ref LL_RCC_RTC_HSE_DIV_60 + * @arg @ref LL_RCC_RTC_HSE_DIV_61 + * @arg @ref LL_RCC_RTC_HSE_DIV_62 + * @arg @ref LL_RCC_RTC_HSE_DIV_63 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_TIM_CLOCK_PRESCALER TIM + * @{ + */ + +/** + * @brief Set Timers Clock Prescalers + * @rmtoll CFGR TIMPRE LL_RCC_SetTIMPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_TIM_PRESCALER_TWICE + * @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_TIMPRE, Prescaler); +} + +/** + * @brief Get Timers Clock Prescalers + * @rmtoll CFGR TIMPRE LL_RCC_GetTIMPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_TIM_PRESCALER_TWICE + * @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES + */ +__STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_TIMPRE)); +} + +/** + * @} + */ + +#if defined(HRTIM1) +/** @defgroup RCC_LL_EF_HRTIM_SET_CLOCK_SOURCE HRTIM + * @{ + */ + +/** + * @brief Set High Resolution Timers Clock Source + * @rmtoll CFGR HRTIMSEL LL_RCC_SetHRTIMClockSource + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_HRTIM_CLKSOURCE_TIM + * @arg @ref LL_RCC_HRTIM_CLKSOURCE_CPU + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetHRTIMClockSource(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HRTIMSEL, Prescaler); +} +#endif /* HRTIM1 */ + +#if defined(HRTIM1) +/** + * @brief Get High Resolution Timers Clock Source + * @rmtoll CFGR HRTIMSEL LL_RCC_GetHRTIMClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_HRTIM_CLKSOURCE_TIM + * @arg @ref LL_RCC_HRTIM_CLKSOURCE_CPU + */ +__STATIC_INLINE uint32_t LL_RCC_GetHRTIMClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HRTIMSEL)); +} +/** + * @} + */ +#endif /* HRTIM1 */ + +/** @defgroup RCC_LL_EF_PLL PLL + * @{ + */ + +/** + * @brief Set the oscillator used as PLL clock source. + * @note PLLSRC can be written only when All PLLs are disabled. + * @rmtoll PLLCKSELR PLLSRC LL_RCC_PLL_SetSource + * @param PLLSource parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_CSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_SetSource(uint32_t PLLSource) +{ + MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, PLLSource); +} + +/** + * @brief Get the oscillator used as PLL clock source. + * @rmtoll PLLCKSELR PLLSRC LL_RCC_PLL_GetSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_CSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @arg @ref LL_RCC_PLLSOURCE_NONE + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC)); +} + +/** + * @brief Enable PLL1 + * @rmtoll CR PLL1ON LL_RCC_PLL1_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLL1ON); +} + +/** + * @brief Disable PLL1 + * @note Cannot be disabled if the PLL1 clock is used as the system clock + * @rmtoll CR PLL1ON LL_RCC_PLL1_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON); +} + +/** + * @brief Check if PLL1 Ready + * @rmtoll CR PLL1RDY LL_RCC_PLL1_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == (RCC_CR_PLL1RDY))?1UL:0UL); +} + +/** + * @brief Enable PLL1P + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR DIVP1EN LL_RCC_PLL1P_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1P_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN); +} + +/** + * @brief Enable PLL1Q + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR DIVQ1EN LL_RCC_PLL1Q_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1Q_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN); +} + +/** + * @brief Enable PLL1R + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR DIVR1EN LL_RCC_PLL1R_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1R_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN); +} + +/** + * @brief Enable PLL1 FRACN + * @rmtoll PLLCFGR PLL1FRACEN LL_RCC_PLL1FRACN_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1FRACN_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN); +} + +/** + * @brief Check if PLL1 P is enabled + * @rmtoll PLLCFGR DIVP1EN LL_RCC_PLL1P_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN)?1UL:0UL); +} + +/** + * @brief Check if PLL1 Q is enabled + * @rmtoll PLLCFGR DIVQ1EN LL_RCC_PLL1Q_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN)?1UL:0UL); +} + +/** + * @brief Check if PLL1 R is enabled + * @rmtoll PLLCFGR DIVR1EN LL_RCC_PLL1R_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN)?1UL:0UL); +} + +/** + * @brief Check if PLL1 FRACN is enabled + * @rmtoll PLLCFGR PLL1FRACEN LL_RCC_PLL1FRACN_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN)?1UL:0UL); +} + +/** + * @brief Disable PLL1P + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR DIVP1EN LL_RCC_PLL1P_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1P_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN); +} + +/** + * @brief Disable PLL1Q + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR DIVQ1EN LL_RCC_PLL1Q_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1Q_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN); +} + +/** + * @brief Disable PLL1R + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR DIVR1EN LL_RCC_PLL1R_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1R_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN); +} + +/** + * @brief Disable PLL1 FRACN + * @rmtoll PLLCFGR PLL1FRACEN LL_RCC_PLL1FRACN_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1FRACN_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN); +} + +/** + * @brief Set PLL1 VCO OutputRange + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR PLL1VCOSEL LL_RCC_PLL1_SetVCOOuputRange + * @param VCORange This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLVCORANGE_WIDE + * @arg @ref LL_RCC_PLLVCORANGE_MEDIUM + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1_SetVCOOutputRange(uint32_t VCORange) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, VCORange << RCC_PLLCFGR_PLL1VCOSEL_Pos); +} + +/** + * @brief Set PLL1 VCO Input Range + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCFGR PLL1RGE LL_RCC_PLL1_SetVCOInputRange + * @param InputRange This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLINPUTRANGE_1_2 + * @arg @ref LL_RCC_PLLINPUTRANGE_2_4 + * @arg @ref LL_RCC_PLLINPUTRANGE_4_8 + * @arg @ref LL_RCC_PLLINPUTRANGE_8_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL1_SetVCOInputRange(uint32_t InputRange) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, InputRange << RCC_PLLCFGR_PLL1RGE_Pos); +} + +/** + * @brief Get PLL1 N Coefficient + * @rmtoll PLL1DIVR N1 LL_RCC_PLL1_GetN + * @retval A value between 4 and 512 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >> RCC_PLL1DIVR_N1_Pos) + 1UL); +} + +/** + * @brief Get PLL1 M Coefficient + * @rmtoll PLLCKSELR DIVM1 LL_RCC_PLL1_GetM + * @retval A value between 0 and 63 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos); +} + +/** + * @brief Get PLL1 P Coefficient + * @rmtoll PLL1DIVR P1 LL_RCC_PLL1_GetP + * @retval A value between 2 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) + 1UL); +} + +/** + * @brief Get PLL1 Q Coefficient + * @rmtoll PLL1DIVR Q1 LL_RCC_PLL1_GetQ + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) + 1UL); +} + +/** + * @brief Get PLL1 R Coefficient + * @rmtoll PLL1DIVR R1 LL_RCC_PLL1_GetR + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) + 1UL); +} + +/** + * @brief Get PLL1 FRACN Coefficient + * @rmtoll PLL1FRACR FRACN1 LL_RCC_PLL1_GetFRACN + * @retval A value between 0 and 8191 (0x1FFF) + */ +__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos); +} + +/** + * @brief Set PLL1 N Coefficient + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLL1DIVR N1 LL_RCC_PLL1_SetN + * @param N parameter can be a value between 4 and 512 + */ +__STATIC_INLINE void LL_RCC_PLL1_SetN(uint32_t N) +{ + MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_N1, (N-1UL) << RCC_PLL1DIVR_N1_Pos); +} + +/** + * @brief Set PLL1 M Coefficient + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLLCKSELR DIVM1 LL_RCC_PLL1_SetM + * @param M parameter can be a value between 0 and 63 + */ +__STATIC_INLINE void LL_RCC_PLL1_SetM(uint32_t M) +{ + MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1, M << RCC_PLLCKSELR_DIVM1_Pos); +} + +/** + * @brief Set PLL1 P Coefficient + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLL1DIVR P1 LL_RCC_PLL1_SetP + * @param P parameter can be a value between 2 (or 1*) and 128 (ODD division factor not supported) + * + * (*) : For stm32h72xxx and stm32h73xxx family lines. + */ +__STATIC_INLINE void LL_RCC_PLL1_SetP(uint32_t P) +{ + MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_P1, (P-1UL) << RCC_PLL1DIVR_P1_Pos); +} + +/** + * @brief Set PLL1 Q Coefficient + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLL1DIVR Q1 LL_RCC_PLL1_SetQ + * @param Q parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL1_SetQ(uint32_t Q) +{ + MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1, (Q-1UL) << RCC_PLL1DIVR_Q1_Pos); +} + +/** + * @brief Set PLL1 R Coefficient + * @note This API shall be called only when PLL1 is disabled. + * @rmtoll PLL1DIVR R1 LL_RCC_PLL1_SetR + * @param R parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL1_SetR(uint32_t R) +{ + MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_R1, (R-1UL) << RCC_PLL1DIVR_R1_Pos); +} + +/** + * @brief Set PLL1 FRACN Coefficient + * @rmtoll PLL1FRACR FRACN1 LL_RCC_PLL1_SetFRACN + * @param FRACN parameter can be a value between 0 and 8191 (0x1FFF) + */ +__STATIC_INLINE void LL_RCC_PLL1_SetFRACN(uint32_t FRACN) +{ + MODIFY_REG(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1, FRACN << RCC_PLL1FRACR_FRACN1_Pos); +} + +/** + * @brief Enable PLL2 + * @rmtoll CR PLL2ON LL_RCC_PLL2_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLL2ON); +} + +/** + * @brief Disable PLL2 + * @note Cannot be disabled if the PLL2 clock is used as the system clock + * @rmtoll CR PLL2ON LL_RCC_PLL2_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON); +} + +/** + * @brief Check if PLL2 Ready + * @rmtoll CR PLL2RDY LL_RCC_PLL2_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY))?1UL:0UL); +} + +/** + * @brief Enable PLL2P + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR DIVP2EN LL_RCC_PLL2P_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2P_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN); +} + +/** + * @brief Enable PLL2Q + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR DIVQ2EN LL_RCC_PLL2Q_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2Q_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN); +} + +/** + * @brief Enable PLL2R + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR DIVR2EN LL_RCC_PLL2R_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2R_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN); +} + +/** + * @brief Enable PLL2 FRACN + * @rmtoll PLLCFGR PLL2FRACEN LL_RCC_PLL2FRACN_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2FRACN_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN); +} + +/** + * @brief Check if PLL2 P is enabled + * @rmtoll PLLCFGR DIVP2EN LL_RCC_PLL2P_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN)?1UL:0UL); +} + +/** + * @brief Check if PLL2 Q is enabled + * @rmtoll PLLCFGR DIVQ2EN LL_RCC_PLL2Q_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN)?1UL:0UL); +} + +/** + * @brief Check if PLL2 R is enabled + * @rmtoll PLLCFGR DIVR2EN LL_RCC_PLL2R_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN)?1UL:0UL); +} + +/** + * @brief Check if PLL2 FRACN is enabled + * @rmtoll PLLCFGR PLL2FRACEN LL_RCC_PLL2FRACN_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN)?1UL:0UL); +} + +/** + * @brief Disable PLL2P + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR DIVP2EN LL_RCC_PLL2P_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2P_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN); +} + +/** + * @brief Disable PLL2Q + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR DIVQ2EN LL_RCC_PLL2Q_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2Q_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN); +} + +/** + * @brief Disable PLL2R + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR DIVR2EN LL_RCC_PLL2R_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2R_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN); +} + +/** + * @brief Disable PLL2 FRACN + * @rmtoll PLLCFGR PLL2FRACEN LL_RCC_PLL2FRACN_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2FRACN_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN); +} + +/** + * @brief Set PLL2 VCO OutputRange + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR PLL2VCOSEL LL_RCC_PLL2_SetVCOOuputRange + * @param VCORange This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLVCORANGE_WIDE + * @arg @ref LL_RCC_PLLVCORANGE_MEDIUM + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2_SetVCOOutputRange(uint32_t VCORange) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, VCORange << RCC_PLLCFGR_PLL2VCOSEL_Pos); +} + +/** + * @brief Set PLL2 VCO Input Range + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCFGR PLL2RGE LL_RCC_PLL2_SetVCOInputRange + * @param InputRange This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLINPUTRANGE_1_2 + * @arg @ref LL_RCC_PLLINPUTRANGE_2_4 + * @arg @ref LL_RCC_PLLINPUTRANGE_4_8 + * @arg @ref LL_RCC_PLLINPUTRANGE_8_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL2_SetVCOInputRange(uint32_t InputRange) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2RGE, InputRange << RCC_PLLCFGR_PLL2RGE_Pos); +} + +/** + * @brief Get PLL2 N Coefficient + * @rmtoll PLL2DIVR N2 LL_RCC_PLL2_GetN + * @retval A value between 4 and 512 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos) + 1UL); +} + +/** + * @brief Get PLL2 M Coefficient + * @rmtoll PLLCKSELR DIVM2 LL_RCC_PLL2_GetM + * @retval A value between 0 and 63 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos); +} + +/** + * @brief Get PLL2 P Coefficient + * @rmtoll PLL2DIVR P2 LL_RCC_PLL2_GetP + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos) + 1UL); +} + +/** + * @brief Get PLL2 Q Coefficient + * @rmtoll PLL2DIVR Q2 LL_RCC_PLL2_GetQ + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos) + 1UL); +} + +/** + * @brief Get PLL2 R Coefficient + * @rmtoll PLL2DIVR R2 LL_RCC_PLL2_GetR + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos) + 1UL); +} + +/** + * @brief Get PLL2 FRACN Coefficient + * @rmtoll PLL2FRACR FRACN2 LL_RCC_PLL2_GetFRACN + * @retval A value between 0 and 8191 (0x1FFF) + */ +__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >> RCC_PLL2FRACR_FRACN2_Pos); +} + +/** + * @brief Set PLL2 N Coefficient + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLL2DIVR N2 LL_RCC_PLL2_SetN + * @param N parameter can be a value between 4 and 512 + */ +__STATIC_INLINE void LL_RCC_PLL2_SetN(uint32_t N) +{ + MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_N2, (N-1UL) << RCC_PLL2DIVR_N2_Pos); +} + +/** + * @brief Set PLL2 M Coefficient + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLLCKSELR DIVM2 LL_RCC_PLL2_SetM + * @param M parameter can be a value between 0 and 63 + */ +__STATIC_INLINE void LL_RCC_PLL2_SetM(uint32_t M) +{ + MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2, M << RCC_PLLCKSELR_DIVM2_Pos); +} + +/** + * @brief Set PLL2 P Coefficient + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLL2DIVR P2 LL_RCC_PLL2_SetP + * @param P parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL2_SetP(uint32_t P) +{ + MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_P2, (P-1UL) << RCC_PLL2DIVR_P2_Pos); +} + +/** + * @brief Set PLL2 Q Coefficient + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLL2DIVR Q2 LL_RCC_PLL2_SetQ + * @param Q parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL2_SetQ(uint32_t Q) +{ + MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2, (Q-1UL) << RCC_PLL2DIVR_Q2_Pos); +} + +/** + * @brief Set PLL2 R Coefficient + * @note This API shall be called only when PLL2 is disabled. + * @rmtoll PLL2DIVR R2 LL_RCC_PLL2_SetR + * @param R parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL2_SetR(uint32_t R) +{ + MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_R2, (R-1UL) << RCC_PLL2DIVR_R2_Pos); +} + +/** + * @brief Set PLL2 FRACN Coefficient + * @rmtoll PLL2FRACR FRACN2 LL_RCC_PLL2_SetFRACN + * @param FRACN parameter can be a value between 0 and 8191 (0x1FFF) + */ +__STATIC_INLINE void LL_RCC_PLL2_SetFRACN(uint32_t FRACN) +{ + MODIFY_REG(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2, FRACN << RCC_PLL2FRACR_FRACN2_Pos); +} + +/** + * @brief Enable PLL3 + * @rmtoll CR PLL3ON LL_RCC_PLL3_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLL3ON); +} + +/** + * @brief Disable PLL3 + * @note Cannot be disabled if the PLL3 clock is used as the system clock + * @rmtoll CR PLL3ON LL_RCC_PLL3_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON); +} + +/** + * @brief Check if PLL3 Ready + * @rmtoll CR PLL3RDY LL_RCC_PLL3_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY))?1UL:0UL); +} + +/** + * @brief Enable PLL3P + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR DIVP3EN LL_RCC_PLL3P_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3P_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN); +} + +/** + * @brief Enable PLL3Q + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR DIVQ3EN LL_RCC_PLL3Q_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3Q_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN); +} + +/** + * @brief Enable PLL3R + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR DIVR3EN LL_RCC_PLL3R_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3R_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN); +} + +/** + * @brief Enable PLL3 FRACN + * @rmtoll PLLCFGR PLL3FRACEN LL_RCC_PLL3FRACN_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3FRACN_Enable(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN); +} + +/** + * @brief Check if PLL3 P is enabled + * @rmtoll PLLCFGR DIVP3EN LL_RCC_PLL3P_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL); +} + +/** + * @brief Check if PLL3 Q is enabled + * @rmtoll PLLCFGR DIVQ3EN LL_RCC_PLL3Q_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN)?1UL:0UL); +} + +/** + * @brief Check if PLL3 R is enabled + * @rmtoll PLLCFGR DIVR3EN LL_RCC_PLL3R_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN)?1UL:0UL); +} + +/** + * @brief Check if PLL3 FRACN is enabled + * @rmtoll PLLCFGR PLL3FRACEN LL_RCC_PLL3FRACN_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL); +} + +/** + * @brief Disable PLL3P + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR DIVP2EN LL_RCC_PLL3P_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3P_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN); +} + +/** + * @brief Disable PLL3Q + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR DIVQ3EN LL_RCC_PLL3Q_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3Q_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN); +} + +/** + * @brief Disable PLL3R + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR DIVR3EN LL_RCC_PLL3R_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3R_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN); +} + +/** + * @brief Disable PLL3 FRACN + * @rmtoll PLLCFGR PLL3FRACEN LL_RCC_PLL3FRACN_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3FRACN_Disable(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN); +} + +/** + * @brief Set PLL3 VCO OutputRange + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR PLL3VCOSEL LL_RCC_PLL3_SetVCOOuputRange + * @param VCORange This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLVCORANGE_WIDE + * @arg @ref LL_RCC_PLLVCORANGE_MEDIUM + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3_SetVCOOutputRange(uint32_t VCORange) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3VCOSEL, VCORange << RCC_PLLCFGR_PLL3VCOSEL_Pos); +} + +/** + * @brief Set PLL3 VCO Input Range + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCFGR PLL3RGE LL_RCC_PLL3_SetVCOInputRange + * @param InputRange This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLINPUTRANGE_1_2 + * @arg @ref LL_RCC_PLLINPUTRANGE_2_4 + * @arg @ref LL_RCC_PLLINPUTRANGE_4_8 + * @arg @ref LL_RCC_PLLINPUTRANGE_8_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL3_SetVCOInputRange(uint32_t InputRange) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL3RGE, InputRange << RCC_PLLCFGR_PLL3RGE_Pos); +} + +/** + * @brief Get PLL3 N Coefficient + * @rmtoll PLL3DIVR N3 LL_RCC_PLL3_GetN + * @retval A value between 4 and 512 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos) + 1UL); +} + +/** + * @brief Get PLL3 M Coefficient + * @rmtoll PLLCKSELR DIVM3 LL_RCC_PLL3_GetM + * @retval A value between 0 and 63 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos); +} + +/** + * @brief Get PLL3 P Coefficient + * @rmtoll PLL3DIVR P3 LL_RCC_PLL3_GetP + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos) + 1UL); +} + +/** + * @brief Get PLL3 Q Coefficient + * @rmtoll PLL3DIVR Q3 LL_RCC_PLL3_GetQ + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos) + 1UL); +} + +/** + * @brief Get PLL3 R Coefficient + * @rmtoll PLL3DIVR R3 LL_RCC_PLL3_GetR + * @retval A value between 1 and 128 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void) +{ + return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos) + 1UL); +} + +/** + * @brief Get PLL3 FRACN Coefficient + * @rmtoll PLL3FRACR FRACN3 LL_RCC_PLL3_GetFRACN + * @retval A value between 0 and 8191 (0x1FFF) + */ +__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >> RCC_PLL3FRACR_FRACN3_Pos); +} + +/** + * @brief Set PLL3 N Coefficient + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLL3DIVR N3 LL_RCC_PLL3_SetN + * @param N parameter can be a value between 4 and 512 + */ +__STATIC_INLINE void LL_RCC_PLL3_SetN(uint32_t N) +{ + MODIFY_REG(RCC->PLL3DIVR, RCC_PLL3DIVR_N3, (N-1UL) << RCC_PLL3DIVR_N3_Pos); +} + +/** + * @brief Set PLL3 M Coefficient + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLLCKSELR DIVM3 LL_RCC_PLL3_SetM + * @param M parameter can be a value between 0 and 63 + */ +__STATIC_INLINE void LL_RCC_PLL3_SetM(uint32_t M) +{ + MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3, M << RCC_PLLCKSELR_DIVM3_Pos); +} + +/** + * @brief Set PLL3 P Coefficient + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLL3DIVR P3 LL_RCC_PLL3_SetP + * @param P parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL3_SetP(uint32_t P) +{ + MODIFY_REG(RCC->PLL3DIVR, RCC_PLL3DIVR_P3, (P-1UL) << RCC_PLL3DIVR_P3_Pos); +} + +/** + * @brief Set PLL3 Q Coefficient + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLL3DIVR Q3 LL_RCC_PLL3_SetQ + * @param Q parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL3_SetQ(uint32_t Q) +{ + MODIFY_REG(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3, (Q-1UL) << RCC_PLL3DIVR_Q3_Pos); +} + +/** + * @brief Set PLL3 R Coefficient + * @note This API shall be called only when PLL3 is disabled. + * @rmtoll PLL3DIVR R3 LL_RCC_PLL3_SetR + * @param R parameter can be a value between 1 and 128 + */ +__STATIC_INLINE void LL_RCC_PLL3_SetR(uint32_t R) +{ + MODIFY_REG(RCC->PLL3DIVR, RCC_PLL3DIVR_R3, (R-1UL) << RCC_PLL3DIVR_R3_Pos); +} + +/** + * @brief Set PLL3 FRACN Coefficient + * @rmtoll PLL3FRACR FRACN3 LL_RCC_PLL3_SetFRACN + * @param FRACN parameter can be a value between 0 and 8191 (0x1FFF) + */ +__STATIC_INLINE void LL_RCC_PLL3_SetFRACN(uint32_t FRACN) +{ + MODIFY_REG(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3, FRACN << RCC_PLL3FRACR_FRACN3_Pos); +} + + +/** + * @} + */ + + +/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Clear LSI ready interrupt flag + * @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSIRDYC); +} + +/** + * @brief Clear LSE ready interrupt flag + * @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSERDYC); +} + +/** + * @brief Clear HSI ready interrupt flag + * @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC); +} + +/** + * @brief Clear HSE ready interrupt flag + * @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSERDYC); +} + +/** + * @brief Clear CSI ready interrupt flag + * @rmtoll CICR CSIRDYC LL_RCC_ClearFlag_CSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_CSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_CSIRDYC); +} + +/** + * @brief Clear HSI48 ready interrupt flag + * @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC); +} + +/** + * @brief Clear PLL1 ready interrupt flag + * @rmtoll CICR PLL1RDYC LL_RCC_ClearFlag_PLL1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLL1RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC); +} + +/** + * @brief Clear PLL2 ready interrupt flag + * @rmtoll CICR PLL2RDYC LL_RCC_ClearFlag_PLL2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLL2RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLL2RDYC); +} + +/** + * @brief Clear PLL3 ready interrupt flag + * @rmtoll CICR PLL3RDYC LL_RCC_ClearFlag_PLL3RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLL3RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLL3RDYC); +} + +/** + * @brief Clear LSE Clock security system interrupt flag + * @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSECSSC); +} + +/** + * @brief Clear HSE Clock security system interrupt flag + * @rmtoll CICR HSECSSC LL_RCC_ClearFlag_HSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSECSSC); +} + +/** + * @brief Check if LSI ready interrupt occurred or not + * @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSIRDYF) == (RCC_CIFR_LSIRDYF))?1UL:0UL); +} + +/** + * @brief Check if LSE ready interrupt occurred or not + * @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF))?1UL:0UL); +} + +/** + * @brief Check if HSI ready interrupt occurred or not + * @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF))?1UL:0UL); +} + +/** + * @brief Check if HSE ready interrupt occurred or not + * @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF))?1UL:0UL); +} + +/** + * @brief Check if CSI ready interrupt occurred or not + * @rmtoll CIFR CSIRDYF LL_RCC_IsActiveFlag_CSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_CSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSIRDYF) == (RCC_CIFR_CSIRDYF))?1UL:0UL); +} + +/** + * @brief Check if HSI48 ready interrupt occurred or not + * @rmtoll CIFR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF))?1UL:0UL); +} + +/** + * @brief Check if PLL1 ready interrupt occurred or not + * @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLL1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL1RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF))?1UL:0UL); +} + +/** + * @brief Check if PLL2 ready interrupt occurred or not + * @rmtoll CIFR PLL2RDYF LL_RCC_IsActiveFlag_PLL2RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL2RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLL2RDYF) == (RCC_CIFR_PLL2RDYF))?1UL:0UL); +} + +/** + * @brief Check if PLL3 ready interrupt occurred or not + * @rmtoll CIFR PLL3RDYF LL_RCC_IsActiveFlag_PLL3RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL3RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLL3RDYF) == (RCC_CIFR_PLL3RDYF))?1UL:0UL); +} + +/** + * @brief Check if LSE Clock security system interrupt occurred or not + * @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF))?1UL:0UL); +} + +/** + * @brief Check if HSE Clock security system interrupt occurred or not + * @rmtoll CIFR HSECSSF LL_RCC_IsActiveFlag_HSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSECSSF) == (RCC_CIFR_HSECSSF))?1UL:0UL); +} + +/** + * @brief Check if RCC flag Low Power D1 reset is set or not. + * @rmtoll RSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST (*)\n + * RSR LPWR1RSTF LL_RCC_IsActiveFlag_LPWRRST (**) + * + * (*) Only available for single core devices + * (**) Only available for Dual core devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void) +{ +#if defined(DUAL_CORE) + return ((READ_BIT(RCC->RSR, RCC_RSR_LPWR1RSTF) == (RCC_RSR_LPWR1RSTF))?1UL:0UL); +#else + return ((READ_BIT(RCC->RSR, RCC_RSR_LPWRRSTF) == (RCC_RSR_LPWRRSTF))?1UL:0UL); +#endif /*DUAL_CORE*/ +} + +#if defined(DUAL_CORE) +/** + * @brief Check if RCC flag Low Power D2 reset is set or not. + * @rmtoll RSR LPWR2RSTF LL_RCC_IsActiveFlag_LPWR2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWR2RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_LPWR2RSTF) == (RCC_RSR_LPWR2RSTF))?1UL:0UL); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Check if RCC flag Window Watchdog 1 reset is set or not. + * @rmtoll RSR WWDG1RSTF LL_RCC_IsActiveFlag_WWDG1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDG1RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_WWDG1RSTF) == (RCC_RSR_WWDG1RSTF))?1UL:0UL); +} + +#if defined(DUAL_CORE) +/** + * @brief Check if RCC flag Window Watchdog 2 reset is set or not. + * @rmtoll RSR WWDG2RSTF LL_RCC_IsActiveFlag_WWDG2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDG2RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_WWDG2RSTF) == (RCC_RSR_WWDG2RSTF))?1UL:0UL); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Check if RCC flag Independent Watchdog 1 reset is set or not. + * @rmtoll RSR IWDG1RSTF LL_RCC_IsActiveFlag_IWDG1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDG1RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_IWDG1RSTF) == (RCC_RSR_IWDG1RSTF))?1UL:0UL); +} + +#if defined(DUAL_CORE) +/** + * @brief Check if RCC flag Independent Watchdog 2 reset is set or not. + * @rmtoll RSR IWDG2RSTF LL_RCC_IsActiveFlag_IWDG2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDG2RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_IWDG2RSTF) == (RCC_RSR_IWDG2RSTF))?1UL:0UL); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Check if RCC flag Software reset is set or not. + * @rmtoll RSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST (*)\n + * RSR SFT1RSTF LL_RCC_IsActiveFlag_SFTRST (**) + * + * (*) Only available for single core devices + * (**) Only available for Dual core devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void) +{ +#if defined(DUAL_CORE) + return ((READ_BIT(RCC->RSR, RCC_RSR_SFT1RSTF) == (RCC_RSR_SFT1RSTF))?1UL:0UL); +#else + return ((READ_BIT(RCC->RSR, RCC_RSR_SFTRSTF) == (RCC_RSR_SFTRSTF))?1UL:0UL); +#endif /*DUAL_CORE*/ +} + +#if defined(DUAL_CORE) +/** + * @brief Check if RCC flag Software reset is set or not. + * @rmtoll RSR SFT2RSTF LL_RCC_IsActiveFlag_SFT2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFT2RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_SFT2RSTF) == (RCC_RSR_SFT2RSTF))?1UL:0UL); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Check if RCC flag POR/PDR reset is set or not. + * @rmtoll RSR PORRSTF LL_RCC_IsActiveFlag_PORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_PORRSTF) == (RCC_RSR_PORRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC flag Pin reset is set or not. + * @rmtoll RSR PINRSTF LL_RCC_IsActiveFlag_PINRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_PINRSTF) == (RCC_RSR_PINRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC flag BOR reset is set or not. + * @rmtoll RSR BORRSTF LL_RCC_IsActiveFlag_BORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_BORRSTF) == (RCC_RSR_BORRSTF))?1UL:0UL); +} + +#if defined(RCC_RSR_D1RSTF) +/** + * @brief Check if RCC flag D1 reset is set or not. + * @rmtoll RSR D1RSTF LL_RCC_IsActiveFlag_D1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_D1RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_D1RSTF) == (RCC_RSR_D1RSTF))?1UL:0UL); +} +#endif /* RCC_RSR_D1RSTF */ + +#if defined(RCC_RSR_CDRSTF) +/** + * @brief Check if RCC flag CD reset is set or not. + * @rmtoll RSR CDRSTF LL_RCC_IsActiveFlag_CDRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_CDRST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_CDRSTF) == (RCC_RSR_CDRSTF))?1UL:0UL); +} +#endif /* RCC_RSR_CDRSTF */ + +#if defined(RCC_RSR_D2RSTF) +/** + * @brief Check if RCC flag D2 reset is set or not. + * @rmtoll RSR D2RSTF LL_RCC_IsActiveFlag_D2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_D2RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_D2RSTF) == (RCC_RSR_D2RSTF))?1UL:0UL); +} +#endif /* RCC_RSR_D2RSTF */ + +#if defined(RCC_RSR_C1RSTF) || defined(RCC_RSR_CPURSTF) +/** + * @brief Check if RCC flag CPU reset is set or not. + * @rmtoll RSR CPURSTF LL_RCC_IsActiveFlag_CPURST (*)\n + * RSR C1RSTF LL_RCC_IsActiveFlag_CPURST (**) + * + * (*) Only available for single core devices + * (**) Only available for Dual core devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_CPURST(void) +{ +#if defined(DUAL_CORE) + return ((READ_BIT(RCC->RSR, RCC_RSR_C1RSTF) == (RCC_RSR_C1RSTF))?1UL:0UL); +#else + return ((READ_BIT(RCC->RSR, RCC_RSR_CPURSTF) == (RCC_RSR_CPURSTF))?1UL:0UL); +#endif/*DUAL_CORE*/ +} +#endif /* defined(RCC_RSR_C1RSTF) || defined(RCC_RSR_CPURSTF) */ + +#if defined(DUAL_CORE) +/** + * @brief Check if RCC flag CPU2 reset is set or not. + * @rmtoll RSR C2RSTF LL_RCC_IsActiveFlag_CPU2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_CPU2RST(void) +{ + return ((READ_BIT(RCC->RSR, RCC_RSR_C2RSTF) == (RCC_RSR_C2RSTF))?1UL:0UL); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Set RMVF bit to clear all reset flags. + * @rmtoll RSR RMVF LL_RCC_ClearResetFlags + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearResetFlags(void) +{ + SET_BIT(RCC->RSR, RCC_RSR_RMVF); +} + +#if defined(DUAL_CORE) +/** + * @brief Check if RCC_C1 flag Low Power D1 reset is set or not. + * @rmtoll RSR LPWR1RSTF LL_C1_RCC_IsActiveFlag_LPWRRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_LPWRRST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_LPWR1RSTF) == (RCC_RSR_LPWR1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Low Power D2 reset is set or not. + * @rmtoll RSR LPWR2RSTF LL_C1_RCC_IsActiveFlag_LPWR2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_LPWR2RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_LPWR2RSTF) == (RCC_RSR_LPWR2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Window Watchdog 1 reset is set or not. + * @rmtoll RSR WWDG1RSTF LL_C1_RCC_IsActiveFlag_WWDG1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_WWDG1RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_WWDG1RSTF) == (RCC_RSR_WWDG1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Window Watchdog 2 reset is set or not. + * @rmtoll RSR WWDG2RSTF LL_C1_RCC_IsActiveFlag_WWDG2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_WWDG2RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_WWDG2RSTF) == (RCC_RSR_WWDG2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Independent Watchdog 1 reset is set or not. + * @rmtoll RSR IWDG1RSTF LL_C1_RCC_IsActiveFlag_IWDG1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_IWDG1RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_IWDG1RSTF) == (RCC_RSR_IWDG1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Independent Watchdog 2 reset is set or not. + * @rmtoll RSR IWDG2RSTF LL_C1_RCC_IsActiveFlag_IWDG2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_IWDG2RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_IWDG2RSTF) == (RCC_RSR_IWDG2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Software reset is set or not. + * @rmtoll RSR SFT1RSTF LL_C1_RCC_IsActiveFlag_SFTRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_SFTRST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_SFT1RSTF) == (RCC_RSR_SFT1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Software reset is set or not. + * @rmtoll RSR SFT2RSTF LL_C1_RCC_IsActiveFlag_SFT2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_SFT2RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_SFT2RSTF) == (RCC_RSR_SFT2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag POR/PDR reset is set or not. + * @rmtoll RSR PORRSTF LL_C1_RCC_IsActiveFlag_PORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_PORRST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_PORRSTF) == (RCC_RSR_PORRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag Pin reset is set or not. + * @rmtoll RSR PINRSTF LL_C1_RCC_IsActiveFlag_PINRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_PINRST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_PINRSTF) == (RCC_RSR_PINRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag BOR reset is set or not. + * @rmtoll RSR BORRSTF LL_C1_RCC_IsActiveFlag_BORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_BORRST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_BORRSTF) == (RCC_RSR_BORRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag D1 reset is set or not. + * @rmtoll RSR D1RSTF LL_C1_RCC_IsActiveFlag_D1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_D1RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_D1RSTF) == (RCC_RSR_D1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag D2 reset is set or not. + * @rmtoll RSR D2RSTF LL_C1_RCC_IsActiveFlag_D2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_D2RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_D2RSTF) == (RCC_RSR_D2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag CPU reset is set or not. + * @rmtoll RSR C1RSTF LL_C1_RCC_IsActiveFlag_CPURST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_CPURST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_C1RSTF) == (RCC_RSR_C1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C1 flag CPU2 reset is set or not. + * @rmtoll RSR C2RSTF LL_C1_RCC_IsActiveFlag_CPU2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_RCC_IsActiveFlag_CPU2RST(void) +{ + return ((READ_BIT(RCC_C1->RSR, RCC_RSR_C2RSTF) == (RCC_RSR_C2RSTF))?1UL:0UL); +} + +/** + * @brief Set RMVF bit to clear the reset flags. + * @rmtoll RSR RMVF LL_C1_RCC_ClearResetFlags + * @retval None + */ +__STATIC_INLINE void LL_C1_RCC_ClearResetFlags(void) +{ + SET_BIT(RCC_C1->RSR, RCC_RSR_RMVF); +} + +/** + * @brief Check if RCC_C2 flag Low Power D1 reset is set or not. + * @rmtoll RSR LPWR1RSTF LL_C2_RCC_IsActiveFlag_LPWRRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_LPWRRST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_LPWR1RSTF) == (RCC_RSR_LPWR1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Low Power D2 reset is set or not. + * @rmtoll RSR LPWR2RSTF LL_C2_RCC_IsActiveFlag_LPWR2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_LPWR2RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_LPWR2RSTF) == (RCC_RSR_LPWR2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Window Watchdog 1 reset is set or not. + * @rmtoll RSR WWDG1RSTF LL_C2_RCC_IsActiveFlag_WWDG1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_WWDG1RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_WWDG1RSTF) == (RCC_RSR_WWDG1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Window Watchdog 2 reset is set or not. + * @rmtoll RSR WWDG2RSTF LL_C2_RCC_IsActiveFlag_WWDG2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_WWDG2RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_WWDG2RSTF) == (RCC_RSR_WWDG2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Independent Watchdog 1 reset is set or not. + * @rmtoll RSR IWDG1RSTF LL_C2_RCC_IsActiveFlag_IWDG1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_IWDG1RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_IWDG1RSTF) == (RCC_RSR_IWDG1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Independent Watchdog 2 reset is set or not. + * @rmtoll RSR IWDG2RSTF LL_C2_RCC_IsActiveFlag_IWDG2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_IWDG2RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_IWDG2RSTF) == (RCC_RSR_IWDG2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Software reset is set or not. + * @rmtoll RSR SFT1RSTF LL_C2_RCC_IsActiveFlag_SFTRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_SFTRST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_SFT1RSTF) == (RCC_RSR_SFT1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Software reset is set or not. + * @rmtoll RSR SFT2RSTF LL_C2_RCC_IsActiveFlag_SFT2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_SFT2RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_SFT2RSTF) == (RCC_RSR_SFT2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag POR/PDR reset is set or not. + * @rmtoll RSR PORRSTF LL_C2_RCC_IsActiveFlag_PORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_PORRST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_PORRSTF) == (RCC_RSR_PORRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag Pin reset is set or not. + * @rmtoll RSR PINRSTF LL_C2_RCC_IsActiveFlag_PINRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_PINRST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_PINRSTF) == (RCC_RSR_PINRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag BOR reset is set or not. + * @rmtoll RSR BORRSTF LL_C2_RCC_IsActiveFlag_BORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_BORRST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_BORRSTF) == (RCC_RSR_BORRSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag D1 reset is set or not. + * @rmtoll RSR D1RSTF LL_C2_RCC_IsActiveFlag_D1RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_D1RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_D1RSTF) == (RCC_RSR_D1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag D2 reset is set or not. + * @rmtoll RSR D2RSTF LL_C2_RCC_IsActiveFlag_D2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_D2RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_D2RSTF) == (RCC_RSR_D2RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag CPU reset is set or not. + * @rmtoll RSR C1RSTF LL_C2_RCC_IsActiveFlag_CPURST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_CPURST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_C1RSTF) == (RCC_RSR_C1RSTF))?1UL:0UL); +} + +/** + * @brief Check if RCC_C2 flag CPU2 reset is set or not. + * @rmtoll RSR C2RSTF LL_C2_RCC_IsActiveFlag_CPU2RST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_RCC_IsActiveFlag_CPU2RST(void) +{ + return ((READ_BIT(RCC_C2->RSR, RCC_RSR_C2RSTF) == (RCC_RSR_C2RSTF))?1UL:0UL); +} + +/** + * @brief Set RMVF bit to clear the reset flags. + * @rmtoll RSR RMVF LL_C2_RCC_ClearResetFlags + * @retval None + */ +__STATIC_INLINE void LL_C2_RCC_ClearResetFlags(void) +{ + SET_BIT(RCC_C2->RSR, RCC_RSR_RMVF); +} +#endif /*DUAL_CORE*/ + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_IT_Management IT Management + * @{ + */ + +/** + * @brief Enable LSI ready interrupt + * @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSIRDYIE); +} + +/** + * @brief Enable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Enable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Enable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Enable CSI ready interrupt + * @rmtoll CIER CSIRDYIE LL_RCC_EnableIT_CSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_CSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_CSIRDYIE); +} + +/** + * @brief Enable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} + +/** + * @brief Enable PLL1 ready interrupt + * @rmtoll CIER PLL1RDYIE LL_RCC_EnableIT_PLL1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLL1RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLL1RDYIE); +} + +/** + * @brief Enable PLL2 ready interrupt + * @rmtoll CIER PLL2RDYIE LL_RCC_EnableIT_PLL2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLL2RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLL2RDYIE); +} + +/** + * @brief Enable PLL3 ready interrupt + * @rmtoll CIER PLL3RDYIE LL_RCC_EnableIT_PLL3RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLL3RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLL3RDYIE); +} + +/** + * @brief Enable LSECSS interrupt + * @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSECSS(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSECSSIE); +} + +/** + * @brief Disable LSI ready interrupt + * @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSIRDYIE); +} + +/** + * @brief Disable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Disable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Disable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Disable CSI ready interrupt + * @rmtoll CIER CSIRDYIE LL_RCC_DisableIT_CSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_CSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_CSIRDYIE); +} + +/** + * @brief Disable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} + +/** + * @brief Disable PLL1 ready interrupt + * @rmtoll CIER PLL1RDYIE LL_RCC_DisableIT_PLL1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLL1RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLL1RDYIE); +} + +/** + * @brief Disable PLL2 ready interrupt + * @rmtoll CIER PLL2RDYIE LL_RCC_DisableIT_PLL2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLL2RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLL2RDYIE); +} + +/** + * @brief Disable PLL3 ready interrupt + * @rmtoll CIER PLL3RDYIE LL_RCC_DisableIT_PLL3RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLL3RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLL3RDYIE); +} + +/** + * @brief Disable LSECSS interrupt + * @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSECSS(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSECSSIE); +} + +/** + * @brief Checks if LSI ready interrupt source is enabled or disabled. + * @rmtoll CIER LSIRDYIE LL_RCC_IsEnableIT_LSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_LSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSIRDYIE) == RCC_CIER_LSIRDYIE)?1UL:0UL); +} + +/** + * @brief Checks if LSE ready interrupt source is enabled or disabled. + * @rmtoll CIER LSERDYIE LL_RCC_IsEnableIT_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_LSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSERDYIE) == RCC_CIER_LSERDYIE)?1UL:0UL); +} + +/** + * @brief Checks if HSI ready interrupt source is enabled or disabled. + * @rmtoll CIER HSIRDYIE LL_RCC_IsEnableIT_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSIRDYIE) == RCC_CIER_HSIRDYIE)?1UL:0UL); +} + +/** + * @brief Checks if HSE ready interrupt source is enabled or disabled. + * @rmtoll CIER HSERDYIE LL_RCC_IsEnableIT_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_HSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSERDYIE) == RCC_CIER_HSERDYIE)?1UL:0UL); +} + +/** + * @brief Checks if CSI ready interrupt source is enabled or disabled. + * @rmtoll CIER CSIRDYIE LL_RCC_IsEnableIT_CSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_CSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_CSIRDYIE) == RCC_CIER_CSIRDYIE)?1UL:0UL); +} + +/** + * @brief Checks if HSI48 ready interrupt source is enabled or disabled. + * @rmtoll CIER HSI48RDYIE LL_RCC_IsEnableIT_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE) == RCC_CIER_HSI48RDYIE)?1UL:0UL); +} + +/** + * @brief Checks if PLL1 ready interrupt source is enabled or disabled. + * @rmtoll CIER PLL1RDYIE LL_RCC_IsEnableIT_PLL1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_PLL1RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLL1RDYIE) == RCC_CIER_PLL1RDYIE)?1UL:0UL); +} + +/** + * @brief Checks if PLL2 ready interrupt source is enabled or disabled. + * @rmtoll CIER PLL2RDYIE LL_RCC_IsEnableIT_PLL2RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_PLL2RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLL2RDYIE) == RCC_CIER_PLL2RDYIE)?1UL:0UL); +} + +/** + * @brief Checks if PLL3 ready interrupt source is enabled or disabled. + * @rmtoll CIER PLL3RDYIE LL_RCC_IsEnableIT_PLL3RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_PLL3RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLL3RDYIE) == RCC_CIER_PLL3RDYIE)?1UL:0UL); +} + +/** + * @brief Checks if LSECSS interrupt source is enabled or disabled. + * @rmtoll CIER LSECSSIE LL_RCC_IsEnableIT_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnableIT_LSECSS(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSECSSIE) == RCC_CIER_LSECSSIE)?1UL:0UL); +} +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EF_Init De-initialization function + * @{ + */ +void LL_RCC_DeInit(void); +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions + * @{ + */ +uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR); + +void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks); +void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks); +void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks); +void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks); + +uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource); +uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource); +uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource); +uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource); +uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource); +uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource); +uint32_t LL_RCC_GetSDMMCClockFreq(uint32_t SDMMCxSource); +uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource); +uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource); +uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource); +uint32_t LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource); +#if defined(DFSDM2_BASE) +uint32_t LL_RCC_GetDFSDM2ClockFreq(uint32_t DFSDMxSource); +#endif /* DFSDM2_BASE */ +#if defined(DSI) +uint32_t LL_RCC_GetDSIClockFreq(uint32_t DSIxSource); +#endif /* DSI */ +uint32_t LL_RCC_GetSPDIFClockFreq(uint32_t SPDIFxSource); +uint32_t LL_RCC_GetSPIClockFreq(uint32_t SPIxSource); +uint32_t LL_RCC_GetSWPClockFreq(uint32_t SWPxSource); +uint32_t LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource); +uint32_t LL_RCC_GetFMCClockFreq(uint32_t FMCxSource); +#if defined(QUADSPI) +uint32_t LL_RCC_GetQSPIClockFreq(uint32_t QSPIxSource); +#endif /* QUADSPI */ +#if defined(OCTOSPI1) || defined(OCTOSPI2) +uint32_t LL_RCC_GetOSPIClockFreq(uint32_t OSPIxSource); +#endif /* defined(OCTOSPI1) || defined(OCTOSPI2) */ +uint32_t LL_RCC_GetCLKPClockFreq(uint32_t CLKPxSource); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + + +/** + * @} + */ +#endif /* defined(RCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_RCC_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_system.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_system.h new file mode 100644 index 0000000..e42fe8c --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_system.h @@ -0,0 +1,2442 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_system.h + * @author MCD Application Team + * @brief Header file of SYSTEM LL module. + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL SYSTEM driver contains a set of generic APIs that can be + used by user: + (+) Some of the FLASH features need to be handled in the SYSTEM file. + (+) Access to DBGCMU registers + (+) Access to SYSCFG registers + + @endverbatim + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32H7xx_LL_SYSTEM_H +#define __STM32H7xx_LL_SYSTEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +#if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) + +/** @defgroup SYSTEM_LL SYSTEM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants + * @{ + */ +/** @defgroup SYSTEM_LL_EC_FLASH_BANK1_SECTORS SYSCFG Flash Bank1 sectors bits status + * @{ + */ +#define LL_SYSCFG_FLASH_B1_SECTOR0_STATUS_BIT 0x10000U +#define LL_SYSCFG_FLASH_B1_SECTOR1_STATUS_BIT 0x20000U +#define LL_SYSCFG_FLASH_B1_SECTOR2_STATUS_BIT 0x40000U +#define LL_SYSCFG_FLASH_B1_SECTOR3_STATUS_BIT 0x80000U +#define LL_SYSCFG_FLASH_B1_SECTOR4_STATUS_BIT 0x100000U +#define LL_SYSCFG_FLASH_B1_SECTOR5_STATUS_BIT 0x200000U +#define LL_SYSCFG_FLASH_B1_SECTOR6_STATUS_BIT 0x400000U +#define LL_SYSCFG_FLASH_B1_SECTOR7_STATUS_BIT 0x800000U +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_FLASH_BANK2_SECTORS SYSCFG Flash Bank2 sectors bits status + * @{ + */ +#define LL_SYSCFG_FLASH_B2_SECTOR0_STATUS_BIT 0x10000U +#define LL_SYSCFG_FLASH_B2_SECTOR1_STATUS_BIT 0x20000U +#define LL_SYSCFG_FLASH_B2_SECTOR2_STATUS_BIT 0x40000U +#define LL_SYSCFG_FLASH_B2_SECTOR3_STATUS_BIT 0x80000U +#define LL_SYSCFG_FLASH_B2_SECTOR4_STATUS_BIT 0x100000U +#define LL_SYSCFG_FLASH_B2_SECTOR5_STATUS_BIT 0x200000U +#define LL_SYSCFG_FLASH_B2_SECTOR6_STATUS_BIT 0x400000U +#define LL_SYSCFG_FLASH_B2_SECTOR7_STATUS_BIT 0x800000U +/** + * @} + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants + * @{ + */ + +/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS + * @{ + */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_PMCR_I2C1_FMP /*!< Enable Fast Mode Plus for I2C1 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_PMCR_I2C2_FMP /*!< Enable Fast Mode Plus for I2C2 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 SYSCFG_PMCR_I2C3_FMP /*!< Enable Fast Mode Plus for I2C3 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 SYSCFG_PMCR_I2C4_FMP /*!< Enable Fast Mode Plus for I2C4 */ +#if defined(I2C5) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C5 SYSCFG_PMCR_I2C5_FMP /*!< Enable Fast Mode Plus for I2C5 */ +#endif /*I2C5*/ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_PMCR_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_PMCR_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_PMCR_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_PMCR_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_ANALOG_SWITCH Analog Switch control +* @{ +*/ +#if defined(SYSCFG_PMCR_BOOSTEN) +#define LL_SYSCFG_ANALOG_SWITCH_BOOSTEN SYSCFG_PMCR_BOOSTEN /*!< I/O analog switch voltage booster enable */ +#endif /*SYSCFG_PMCR_BOOSTEN*/ +#define LL_SYSCFG_ANALOG_SWITCH_PA0 SYSCFG_PMCR_PA0SO /*!< PA0 Switch Open */ +#define LL_SYSCFG_ANALOG_SWITCH_PA1 SYSCFG_PMCR_PA1SO /*!< PA1 Switch Open */ +#define LL_SYSCFG_ANALOG_SWITCH_PC2 SYSCFG_PMCR_PC2SO /*!< PC2 Switch Open */ +#define LL_SYSCFG_ANALOG_SWITCH_PC3 SYSCFG_PMCR_PC3SO /*!< PC3 Switch Open */ +/** + * @} + */ + +#if defined(SYSCFG_PMCR_EPIS_SEL) +/** @defgroup SYSTEM_LL_EC_EPIS Ethernet PHY Interface Selection +* @{ +*/ +#define LL_SYSCFG_ETH_MII 0x00000000U /*!< ETH Media MII interface */ +#define LL_SYSCFG_ETH_RMII SYSCFG_PMCR_EPIS_SEL_2 /*!< ETH Media RMII interface */ +/** + * @} + */ +#endif /* SYSCFG_PMCR_EPIS_SEL */ + +/** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT + * @{ + */ +#define LL_SYSCFG_EXTI_PORTA 0U /*!< EXTI PORT A */ +#define LL_SYSCFG_EXTI_PORTB 1U /*!< EXTI PORT B */ +#define LL_SYSCFG_EXTI_PORTC 2U /*!< EXTI PORT C */ +#define LL_SYSCFG_EXTI_PORTD 3U /*!< EXTI PORT D */ +#define LL_SYSCFG_EXTI_PORTE 4U /*!< EXTI PORT E */ +#define LL_SYSCFG_EXTI_PORTF 5U /*!< EXTI PORT F */ +#define LL_SYSCFG_EXTI_PORTG 6U /*!< EXTI PORT G */ +#define LL_SYSCFG_EXTI_PORTH 7U /*!< EXTI PORT H */ +#if defined(GPIOI) +#define LL_SYSCFG_EXTI_PORTI 8U /*!< EXTI PORT I */ +#endif /*GPIOI*/ +#define LL_SYSCFG_EXTI_PORTJ 9U /*!< EXTI PORT J */ +#define LL_SYSCFG_EXTI_PORTK 10U /*!< EXTI PORT k */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE + * @{ + */ +#define LL_SYSCFG_EXTI_LINE0 ((0x000FUL << 16U) | 0U) /*!< EXTI_POSITION_0 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE1 ((0x00F0UL << 16U) | 0U) /*!< EXTI_POSITION_4 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE2 ((0x0F00UL << 16U) | 0U) /*!< EXTI_POSITION_8 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE3 ((0xF000UL << 16U) | 0U) /*!< EXTI_POSITION_12 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE4 ((0x000FUL << 16U) | 1U) /*!< EXTI_POSITION_0 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE5 ((0x00F0UL << 16U) | 1U) /*!< EXTI_POSITION_4 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE6 ((0x0F00UL << 16U) | 1U) /*!< EXTI_POSITION_8 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE7 ((0xF000UL << 16U) | 1U) /*!< EXTI_POSITION_12 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE8 ((0x000FUL << 16U) | 2U) /*!< EXTI_POSITION_0 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE9 ((0x00F0UL << 16U) | 2U) /*!< EXTI_POSITION_4 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE10 ((0x0F00UL << 16U) | 2U) /*!< EXTI_POSITION_8 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE11 ((0xF000UL << 16U) | 2U) /*!< EXTI_POSITION_12 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE12 ((0x000FUL << 16U) | 3U) /*!< EXTI_POSITION_0 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE13 ((0x00F0UL << 16U) | 3U) /*!< EXTI_POSITION_4 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE14 ((0x0F00UL << 16U) | 3U) /*!< EXTI_POSITION_8 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE15 ((0xF000UL << 16U) | 3U) /*!< EXTI_POSITION_12 | EXTICR[3] */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK + * @{ + */ +#define LL_SYSCFG_TIMBREAK_AXISRAM_DBL_ECC SYSCFG_CFGR_AXISRAML /*!< Enables and locks the AXIRAM double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_ITCM_DBL_ECC SYSCFG_CFGR_ITCML /*!< Enables and locks the ITCM double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_DTCM_DBL_ECC SYSCFG_CFGR_DTCML /*!< Enables and locks the DTCM double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_SRAM1_DBL_ECC SYSCFG_CFGR_SRAM1L /*!< Enables and locks the SRAM1 double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_SRAM2_DBL_ECC SYSCFG_CFGR_SRAM2L /*!< Enables and locks the SRAM2 double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#if defined(SYSCFG_CFGR_SRAM3L) +#define LL_SYSCFG_TIMBREAK_SRAM3_DBL_ECC SYSCFG_CFGR_SRAM3L /*!< Enables and locks the SRAM3 double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ +#endif /*SYSCFG_CFGR_SRAM3L*/ + +#define LL_SYSCFG_TIMBREAK_SRAM4_DBL_ECC SYSCFG_CFGR_SRAM4L /*!< Enables and locks the SRAM4 double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_BKRAM_DBL_ECC SYSCFG_CFGR_BKRAML /*!< Enables and locks the BKRAM double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_CM7_LOCKUP SYSCFG_CFGR_CM7L /*!< Enables and locks the Cortex-M7 LOCKUP signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_FLASH_DBL_ECC SYSCFG_CFGR_FLASHL /*!< Enables and locks the FLASH double ECC error signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ + +#define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR_PVDL /*!< Enables and locks the PVD connection + with TIM1/8/15/16/17 and HRTIM Break Input + and also the PVDE and PLS bits of the Power Control Interface */ +#if defined(DUAL_CORE) +#define LL_SYSCFG_TIMBREAK_CM4_LOCKUP SYSCFG_CFGR_CM4L /*!< Enables and locks the Cortex-M4 LOCKUP signal + with Break Input of TIM1/8/15/16/17 and HRTIM */ +#endif /* DUAL_CORE */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_CS SYSCFG I/O compensation cell Code selection + * @{ + */ +#define LL_SYSCFG_CELL_CODE 0U +#define LL_SYSCFG_REGISTER_CODE SYSCFG_CCCSR_CS +/** + * @} + */ + +/** @defgroup SYSTEM_LL_IWDG1_CONTROL_MODES SYSCFG IWDG1 control modes + * @{ + */ +#define LL_SYSCFG_IWDG1_SW_CONTROL_MODE 0U +#define LL_SYSCFG_IWDG1_HW_CONTROL_MODE SYSCFG_UR11_IWDG1M +/** + * @} + */ + +#if defined (DUAL_CORE) +/** @defgroup SYSTEM_LL_IWDG2_CONTROL_MODES SYSCFG IWDG2 control modes + * @{ + */ +#define LL_SYSCFG_IWDG2_SW_CONTROL_MODE 0U +#define LL_SYSCFG_IWDG2_HW_CONTROL_MODE SYSCFG_UR12_IWDG2M +/** + * @} + */ +#endif /* DUAL_CORE */ + +/** @defgroup SYSTEM_LL_DTCM_RAM_SIZE SYSCFG DTCM RAM size configuration + * @{ + */ +#define LL_SYSCFG_DTCM_RAM_SIZE_2KB 0U +#define LL_SYSCFG_DTCM_RAM_SIZE_4KB 1U +#define LL_SYSCFG_DTCM_RAM_SIZE_8KB 2U +#define LL_SYSCFG_DTCM_RAM_SIZE_16KB 3U +/** + * @} + */ +#ifdef SYSCFG_UR17_TCM_AXI_CFG +/** @defgroup SYSTEM_LL_PACKAGE SYSCFG device package + * @{ + */ +#define LL_SYSCFG_ITCM_AXI_64KB_320KB 0U +#define LL_SYSCFG_ITCM_AXI_128KB_256KB 1U +#define LL_SYSCFG_ITCM_AXI_192KB_192KB 2U +#define LL_SYSCFG_ITCM_AXI_256KB_128KB 3U +/** + * @} + */ +#endif /* #ifdef SYSCFG_UR17_TCM_AXI_CFG */ +#if defined(SYSCFG_PKGR_PKG) +/** @defgroup SYSTEM_LL_PACKAGE SYSCFG device package + * @{ + */ +#if (STM32H7_DEV_ID == 0x450UL) +#define LL_SYSCFG_LQFP100_PACKAGE 0U +#define LL_SYSCFG_TQFP144_PACKAGE 2U +#define LL_SYSCFG_TQFP176_UFBGA176_PACKAGE 5U +#define LL_SYSCFG_LQFP208_TFBGA240_PACKAGE 8U +#elif (STM32H7_DEV_ID == 0x483UL) +#define LL_SYSCFG_VFQFPN68_INDUS_PACKAGE 0U +#define LL_SYSCFG_TFBGA100_LQFP100_PACKAGE 1U +#define LL_SYSCFG_LQFP100_INDUS_PACKAGE 2U +#define LL_SYSCFG_TFBGA100_INDUS_PACKAGE 3U +#define LL_SYSCFG_WLCSP115_INDUS_PACKAGE 4U +#define LL_SYSCFG_LQFP144_PACKAGE 5U +#define LL_SYSCFG_UFBGA144_PACKAGE 6U +#define LL_SYSCFG_LQFP144_INDUS_PACKAGE 7U +#define LL_SYSCFG_UFBGA169_INDUS_PACKAGE 8U +#define LL_SYSCFG_UFBGA176PLUS25_INDUS_PACKAGE 9U +#define LL_SYSCFG_LQFP176_INDUS_PACKAGE 10U +#endif /* STM32H7_DEV_ID == 0x450UL */ +/** + * @} + */ +#endif /* SYSCFG_PKGR_PKG */ + +/** @defgroup SYSTEM_LL_SYSCFG_BOR SYSCFG Brownout Reset Threshold Level + * @{ + */ +#define LL_SYSCFG_BOR_OFF_RESET_LEVEL 0x00000000U +#define LL_SYSCFG_BOR_LOW_RESET_LEVEL SYSCFG_UR2_BORH_0 +#define LL_SYSCFG_BOR_MEDIUM_RESET_LEVEL SYSCFG_UR2_BORH_1 +#define LL_SYSCFG_BOR_HIGH_RESET_LEVEL SYSCFG_UR2_BORH + +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment + * @{ + */ +#define LL_DBGMCU_TRACE_NONE 0x00000000U /*!< TRACE pins not assigned (default state) */ +#define LL_DBGMCU_TRACE_ASYNCH DBGMCU_CR_TRACE_IOEN /*!< TRACE pin assignment for Asynchronous Mode */ +#define LL_DBGMCU_TRACE_SYNCH_SIZE1 (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 1 */ +#define LL_DBGMCU_TRACE_SYNCH_SIZE2 (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 2 */ +#define LL_DBGMCU_TRACE_SYNCH_SIZE4 (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 4 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_APB1LFZ1_DBG_TIM2 /*!< TIM2 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBGMCU_APB1LFZ1_DBG_TIM3 /*!< TIM3 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM4_STOP DBGMCU_APB1LFZ1_DBG_TIM4 /*!< TIM4 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM5_STOP DBGMCU_APB1LFZ1_DBG_TIM5 /*!< TIM5 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBGMCU_APB1LFZ1_DBG_TIM6 /*!< TIM6 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBGMCU_APB1LFZ1_DBG_TIM7 /*!< TIM7 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM12_STOP DBGMCU_APB1LFZ1_DBG_TIM12 /*!< TIM12 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM13_STOP DBGMCU_APB1LFZ1_DBG_TIM13 /*!< TIM13 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_TIM14_STOP DBGMCU_APB1LFZ1_DBG_TIM14 /*!< TIM14 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_APB1LFZ1_DBG_LPTIM1 /*!< LPTIM1 counter stopped when core is halted */ +#define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_APB1LFZ1_DBG_I2C1 /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ +#define LL_DBGMCU_APB1_GRP1_I2C2_STOP DBGMCU_APB1LFZ1_DBG_I2C2 /*!< I2C2 SMBUS timeout mode stopped when Core is halted */ +#define LL_DBGMCU_APB1_GRP1_I2C3_STOP DBGMCU_APB1LFZ1_DBG_I2C3 /*!< I2C3 SMBUS timeout mode stopped when Core is halted */ +#if defined(I2C5) +#define LL_DBGMCU_APB1_GRP1_I2C5_STOP DBGMCU_APB1LFZ1_DBG_I2C5 /*!< I2C5 SMBUS timeout mode stopped when Core is halted */ +#endif /*I2C5*/ +/** + * @} + */ + + +/** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP + * @{ + */ +#if defined(DBGMCU_APB1HFZ1_DBG_FDCAN) +#define LL_DBGMCU_APB1_GRP2_FDCAN_STOP DBGMCU_APB1HFZ1_DBG_FDCAN /*!< FDCAN is frozen while the core is in debug mode */ +#endif /*DBGMCU_APB1HFZ1_DBG_FDCAN*/ +#if defined(TIM23) +#define LL_DBGMCU_APB1_GRP2_TIM23_STOP DBGMCU_APB1HFZ1_DBG_TIM23 /*!< TIM23 is frozen while the core is in debug mode */ +#endif /*TIM23*/ +#if defined(TIM24) +#define LL_DBGMCU_APB1_GRP2_TIM24_STOP DBGMCU_APB1HFZ1_DBG_TIM24 /*!< TIM24 is frozen while the core is in debug mode */ +#endif /*TIM24*/ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB2_GRP1_TIM1_STOP DBGMCU_APB2FZ1_DBG_TIM1 /*!< TIM1 counter stopped when core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM8_STOP DBGMCU_APB2FZ1_DBG_TIM8 /*!< TIM8 counter stopped when core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM15_STOP DBGMCU_APB2FZ1_DBG_TIM15 /*!< TIM15 counter stopped when core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM16_STOP DBGMCU_APB2FZ1_DBG_TIM16 /*!< TIM16 counter stopped when core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM17_STOP DBGMCU_APB2FZ1_DBG_TIM17 /*!< TIM17 counter stopped when core is halted */ +#if defined(HRTIM1) +#define LL_DBGMCU_APB2_GRP1_HRTIM_STOP DBGMCU_APB2FZ1_DBG_HRTIM /*!< HRTIM counter stopped when core is halted */ +#endif /*HRTIM1*/ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB3_GRP1_STOP_IP DBGMCU APB3 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB3_GRP1_WWDG1_STOP DBGMCU_APB3FZ1_DBG_WWDG1 /*!< WWDG1 is frozen while the core is in debug mode */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB4_GRP1_STOP_IP DBGMCU APB4 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB4_GRP1_I2C4_STOP DBGMCU_APB4FZ1_DBG_I2C4 /*!< I2C4 is frozen while the core is in debug mode */ +#define LL_DBGMCU_APB4_GRP1_LPTIM2_STOP DBGMCU_APB4FZ1_DBG_LPTIM2 /*!< LPTIM2 is frozen while the core is in debug mode */ +#define LL_DBGMCU_APB4_GRP1_LPTIM3_STOP DBGMCU_APB4FZ1_DBG_LPTIM3 /*!< LPTIM3 is frozen while the core is in debug mode */ +#define LL_DBGMCU_APB4_GRP1_LPTIM4_STOP DBGMCU_APB4FZ1_DBG_LPTIM4 /*!< LPTIM4 is frozen while the core is in debug mode */ +#define LL_DBGMCU_APB4_GRP1_LPTIM5_STOP DBGMCU_APB4FZ1_DBG_LPTIM5 /*!< LPTIM5 is frozen while the core is in debug mode */ +#define LL_DBGMCU_APB4_GRP1_RTC_STOP DBGMCU_APB4FZ1_DBG_RTC /*!< RTC is frozen while the core is in debug mode */ +#define LL_DBGMCU_APB4_GRP1_IWDG1_STOP DBGMCU_APB4FZ1_DBG_IWDG1 /*!< IWDG1 is frozen while the core is in debug mode */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY + * @{ + */ +#define LL_FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS /*!< FLASH Zero wait state */ +#define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS /*!< FLASH One wait state */ +#define LL_FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS /*!< FLASH Two wait states */ +#define LL_FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS /*!< FLASH Three wait states */ +#define LL_FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS /*!< FLASH Four wait states */ +#define LL_FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS /*!< FLASH five wait state */ +#define LL_FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS /*!< FLASH six wait state */ +#define LL_FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS /*!< FLASH seven wait states */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions + * @{ + */ + +/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG + * @{ + */ + +#if defined(SYSCFG_PMCR_EPIS_SEL) +/** + * @brief Select Ethernet PHY interface + * @rmtoll PMCR EPIS_SEL LL_SYSCFG_SetPHYInterface + * @param Interface This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_ETH_MII + * @arg @ref LL_SYSCFG_ETH_RMII + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetPHYInterface(uint32_t Interface) +{ + MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, Interface); +} + +/** + * @brief Get Ethernet PHY interface + * @rmtoll PMCR EPIS_SEL LL_SYSCFG_GetPHYInterface + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_ETH_MII + * @arg @ref LL_SYSCFG_ETH_RMII + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetPHYInterface(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL)); +} + +#endif /* SYSCFG_PMCR_EPIS_SEL */ +/** + * @brief Open an Analog Switch + * @rmtoll PMCR PA0SO LL_SYSCFG_OpenAnalogSwitch + * @rmtoll PMCR PA1SO LL_SYSCFG_OpenAnalogSwitch + * @rmtoll PMCR PC2SO LL_SYSCFG_OpenAnalogSwitch + * @rmtoll PMCR PC3SO LL_SYSCFG_OpenAnalogSwitch + * @param AnalogSwitch This parameter can be one of the following values: + * @arg LL_SYSCFG_ANALOG_SWITCH_PA0 : PA0 analog switch + * @arg LL_SYSCFG_ANALOG_SWITCH_PA1: PA1 analog switch + * @arg LL_SYSCFG_ANALOG_SWITCH_PC2 : PC2 analog switch + * @arg LL_SYSCFG_ANALOG_SWITCH_PC3: PC3 analog switch + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_OpenAnalogSwitch(uint32_t AnalogSwitch) +{ + SET_BIT(SYSCFG->PMCR, AnalogSwitch); +} + +/** + * @brief Close an Analog Switch + * @rmtoll PMCR PA0SO LL_SYSCFG_CloseAnalogSwitch + * @rmtoll PMCR PA1SO LL_SYSCFG_CloseAnalogSwitch + * @rmtoll PMCR PC2SO LL_SYSCFG_CloseAnalogSwitch + * @rmtoll PMCR PC3SO LL_SYSCFG_CloseAnalogSwitch + * @param AnalogSwitch This parameter can be one of the following values: + * @arg LL_SYSCFG_ANALOG_SWITCH_PA0 : PA0 analog switch + * @arg LL_SYSCFG_ANALOG_SWITCH_PA1: PA1 analog switch + * @arg LL_SYSCFG_ANALOG_SWITCH_PC2 : PC2 analog switch + * @arg LL_SYSCFG_ANALOG_SWITCH_PC3: PC3 analog switch + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_CloseAnalogSwitch(uint32_t AnalogSwitch) +{ + CLEAR_BIT(SYSCFG->PMCR, AnalogSwitch); +} +#ifdef SYSCFG_PMCR_BOOSTEN +/** + * @brief Enable the Analog booster to reduce the total harmonic distortion + * of the analog switch when the supply voltage is lower than 2.7 V + * @rmtoll PMCR BOOSTEN LL_SYSCFG_EnableAnalogBooster + * @note Activating the booster allows to guaranty the analog switch AC performance + * when the supply voltage is below 2.7 V: in this case, the analog switch + * performance is the same on the full voltage range + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void) +{ + SET_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ; +} + +/** + * @brief Disable the Analog booster + * @rmtoll PMCR BOOSTEN LL_SYSCFG_DisableAnalogBooster + * @note Activating the booster allows to guaranty the analog switch AC performance + * when the supply voltage is below 2.7 V: in this case, the analog switch + * performance is the same on the full voltage range + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void) +{ + CLEAR_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ; +} +#endif /*SYSCFG_PMCR_BOOSTEN*/ +/** + * @brief Enable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_PMCR I2C_PBx_FMP LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_PMCR I2Cx_FMP LL_SYSCFG_EnableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4(*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C5(*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + SET_BIT(SYSCFG->PMCR, ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_PMCR I2C_PBx_FMP LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_PMCR I2Cx_FMP LL_SYSCFG_DisableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C5 (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + CLEAR_BIT(SYSCFG->PMCR, ConfigFastModePlus); +} + +/** + * @brief Configure source input for the EXTI external interrupt. + * @rmtoll SYSCFG_EXTICR1 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR2 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR3 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR4 EXTIx LL_SYSCFG_SetEXTISource + * @param Port This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_PORTA + * @arg @ref LL_SYSCFG_EXTI_PORTB + * @arg @ref LL_SYSCFG_EXTI_PORTC + * @arg @ref LL_SYSCFG_EXTI_PORTD + * @arg @ref LL_SYSCFG_EXTI_PORTE + * @arg @ref LL_SYSCFG_EXTI_PORTF + * @arg @ref LL_SYSCFG_EXTI_PORTG + * @arg @ref LL_SYSCFG_EXTI_PORTH + * @arg @ref LL_SYSCFG_EXTI_PORTI (*) + * @arg @ref LL_SYSCFG_EXTI_PORTJ + * @arg @ref LL_SYSCFG_EXTI_PORTK + * + * (*) value not defined in all devices + * @param Line This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_LINE0 + * @arg @ref LL_SYSCFG_EXTI_LINE1 + * @arg @ref LL_SYSCFG_EXTI_LINE2 + * @arg @ref LL_SYSCFG_EXTI_LINE3 + * @arg @ref LL_SYSCFG_EXTI_LINE4 + * @arg @ref LL_SYSCFG_EXTI_LINE5 + * @arg @ref LL_SYSCFG_EXTI_LINE6 + * @arg @ref LL_SYSCFG_EXTI_LINE7 + * @arg @ref LL_SYSCFG_EXTI_LINE8 + * @arg @ref LL_SYSCFG_EXTI_LINE9 + * @arg @ref LL_SYSCFG_EXTI_LINE10 + * @arg @ref LL_SYSCFG_EXTI_LINE11 + * @arg @ref LL_SYSCFG_EXTI_LINE12 + * @arg @ref LL_SYSCFG_EXTI_LINE13 + * @arg @ref LL_SYSCFG_EXTI_LINE14 + * @arg @ref LL_SYSCFG_EXTI_LINE15 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line) +{ + MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << ((POSITION_VAL(Line >> 16U)) & 31U)); +} + +/** + * @brief Get the configured defined for specific EXTI Line + * @rmtoll SYSCFG_EXTICR1 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR2 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR3 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR4 EXTIx LL_SYSCFG_GetEXTISource + * @param Line This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_LINE0 + * @arg @ref LL_SYSCFG_EXTI_LINE1 + * @arg @ref LL_SYSCFG_EXTI_LINE2 + * @arg @ref LL_SYSCFG_EXTI_LINE3 + * @arg @ref LL_SYSCFG_EXTI_LINE4 + * @arg @ref LL_SYSCFG_EXTI_LINE5 + * @arg @ref LL_SYSCFG_EXTI_LINE6 + * @arg @ref LL_SYSCFG_EXTI_LINE7 + * @arg @ref LL_SYSCFG_EXTI_LINE8 + * @arg @ref LL_SYSCFG_EXTI_LINE9 + * @arg @ref LL_SYSCFG_EXTI_LINE10 + * @arg @ref LL_SYSCFG_EXTI_LINE11 + * @arg @ref LL_SYSCFG_EXTI_LINE12 + * @arg @ref LL_SYSCFG_EXTI_LINE13 + * @arg @ref LL_SYSCFG_EXTI_LINE14 + * @arg @ref LL_SYSCFG_EXTI_LINE15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_PORTA + * @arg @ref LL_SYSCFG_EXTI_PORTB + * @arg @ref LL_SYSCFG_EXTI_PORTC + * @arg @ref LL_SYSCFG_EXTI_PORTD + * @arg @ref LL_SYSCFG_EXTI_PORTE + * @arg @ref LL_SYSCFG_EXTI_PORTF + * @arg @ref LL_SYSCFG_EXTI_PORTG + * @arg @ref LL_SYSCFG_EXTI_PORTH + * @arg @ref LL_SYSCFG_EXTI_PORTI (*) + * @arg @ref LL_SYSCFG_EXTI_PORTJ + * @arg @ref LL_SYSCFG_EXTI_PORTK + * (*) value not defined in all devices + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line) +{ + return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U)) >> (POSITION_VAL(Line >> 16U) & 31U)); +} + +/** + * @brief Set connections to TIM1/8/15/16/17 and HRTIM Break inputs + * @note this feature is available on STM32H7 rev.B and above + * @rmtoll SYSCFG_CFGR AXISRAML LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR ITCML LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR DTCML LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR SRAM1L LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR SRAM2L LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR SRAM3L LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR SRAM4L LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR BKRAML LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR CM7L LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR FLASHL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR PVDL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR_CM4L LL_SYSCFG_SetTIMBreakInputs + * @param Break This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_TIMBREAK_AXISRAM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_ITCM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_DTCM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM1_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM3_DBL_ECC (*) + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM4_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_BKRAM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_CM7_LOCKUP + * @arg @ref LL_SYSCFG_TIMBREAK_FLASH_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_PVD + * @arg @ref LL_SYSCFG_TIMBREAK_CM4_LOCKUP (available for dual core lines only) + * @retval None + * (*) value not defined in all devices + */ +__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) +{ +#if defined(DUAL_CORE) + MODIFY_REG(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML | SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | SYSCFG_CFGR_SRAM1L | SYSCFG_CFGR_SRAM2L | \ + SYSCFG_CFGR_SRAM3L | SYSCFG_CFGR_SRAM4L | SYSCFG_CFGR_BKRAML | SYSCFG_CFGR_CM7L | SYSCFG_CFGR_FLASHL | \ + SYSCFG_CFGR_PVDL | SYSCFG_CFGR_CM4L, Break); +#elif defined(SYSCFG_CFGR_AXISRAML) && defined(SYSCFG_CFGR_SRAM3L) + MODIFY_REG(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML | SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | SYSCFG_CFGR_SRAM1L | SYSCFG_CFGR_SRAM2L | \ + SYSCFG_CFGR_SRAM3L | SYSCFG_CFGR_SRAM4L | SYSCFG_CFGR_BKRAML | SYSCFG_CFGR_CM7L | SYSCFG_CFGR_FLASHL | \ + SYSCFG_CFGR_PVDL, Break); +#elif defined(SYSCFG_CFGR_AXISRAML) + MODIFY_REG(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML | SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | SYSCFG_CFGR_SRAM1L | SYSCFG_CFGR_SRAM2L | \ + SYSCFG_CFGR_SRAM4L | SYSCFG_CFGR_BKRAML | SYSCFG_CFGR_CM7L | SYSCFG_CFGR_FLASHL | SYSCFG_CFGR_PVDL,\ + Break); +#else + MODIFY_REG(SYSCFG->CFGR, SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML |\ + SYSCFG_CFGR_CM7L | SYSCFG_CFGR_FLASHL | \ + SYSCFG_CFGR_PVDL, Break); +#endif /* DUAL_CORE */ +} + +/** + * @brief Get connections to TIM1/8/15/16/17 and HRTIM Break inputs + * @note this feature is available on STM32H7 rev.B and above + * @rmtoll SYSCFG_CFGR AXISRAML LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR ITCML LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR DTCML LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR SRAM1L LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR SRAM2L LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR SRAM3L LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR SRAM4L LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR BKRAML LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR CM7L LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR FLASHL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR PVDL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR_CM4L LL_SYSCFG_GetTIMBreakInputs + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_SYSCFG_TIMBREAK_AXISRAM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_ITCM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_DTCM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM1_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM3_DBL_ECC (*) + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM4_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_BKRAM_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_CM7_LOCKUP + * @arg @ref LL_SYSCFG_TIMBREAK_FLASH_DBL_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_PVD + * @arg @ref LL_SYSCFG_TIMBREAK_CM4_LOCKUP (available for dual core lines only) + * (*) value not defined in all devices + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) +{ +#if defined(DUAL_CORE) + return (uint32_t)(READ_BIT(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML | SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | \ + SYSCFG_CFGR_SRAM1L | SYSCFG_CFGR_SRAM2L | SYSCFG_CFGR_SRAM3L | \ + SYSCFG_CFGR_SRAM4L | SYSCFG_CFGR_BKRAML | SYSCFG_CFGR_CM7L | \ + SYSCFG_CFGR_FLASHL | SYSCFG_CFGR_PVDL | SYSCFG_CFGR_CM4L)); +#elif defined (SYSCFG_CFGR_AXISRAML) && defined(SYSCFG_CFGR_SRAM3L) + return (uint32_t)(READ_BIT(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML | SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | \ + SYSCFG_CFGR_SRAM1L | SYSCFG_CFGR_SRAM2L | SYSCFG_CFGR_SRAM3L | \ + SYSCFG_CFGR_SRAM4L | SYSCFG_CFGR_BKRAML | SYSCFG_CFGR_CM7L | \ + SYSCFG_CFGR_FLASHL | SYSCFG_CFGR_PVDL )); +#elif defined (SYSCFG_CFGR_AXISRAML) + return (uint32_t)(READ_BIT(SYSCFG->CFGR, SYSCFG_CFGR_AXISRAML | SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | \ + SYSCFG_CFGR_SRAM1L | SYSCFG_CFGR_SRAM2L | \ + SYSCFG_CFGR_SRAM4L | SYSCFG_CFGR_BKRAML | SYSCFG_CFGR_CM7L | \ + SYSCFG_CFGR_FLASHL | SYSCFG_CFGR_PVDL )); +#else + return (uint32_t)(READ_BIT(SYSCFG->CFGR, SYSCFG_CFGR_ITCML | SYSCFG_CFGR_DTCML | SYSCFG_CFGR_CM7L | \ + SYSCFG_CFGR_FLASHL | SYSCFG_CFGR_PVDL )); +#endif /* DUAL_CORE */ +} + +/** + * @brief Enable the Compensation Cell + * @rmtoll CCCSR EN LL_SYSCFG_EnableCompensationCell + * @note The I/O compensation cell can be used only when the device supply + * voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableCompensationCell(void) +{ + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN); +} + +/** + * @brief Disable the Compensation Cell + * @rmtoll CCCSR EN LL_SYSCFG_DisableCompensationCell + * @note The I/O compensation cell can be used only when the device supply + * voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableCompensationCell(void) +{ + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN); +} + +/** + * @brief Check if the Compensation Cell is enabled + * @rmtoll CCCSR EN LL_SYSCFG_IsEnabledCompensationCell + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledCompensationCell(void) +{ + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) == SYSCFG_CCCSR_EN) ? 1UL : 0UL); +} + +/** + * @brief Get Compensation Cell ready Flag + * @rmtoll CCCSR READY LL_SYSCFG_IsActiveFlag_CMPCR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CMPCR(void) +{ + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_READY) == (SYSCFG_CCCSR_READY)) ? 1UL : 0UL); +} + +/** + * @brief Enable the I/O speed optimization when the product voltage is low. + * @rmtoll CCCSR HSLV LL_SYSCFG_EnableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIOSpeedOptimization(void) +{ +#if defined(SYSCFG_CCCSR_HSLV) + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV); +#else + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV0); +#endif /* SYSCFG_CCCSR_HSLV */ +} + +#if defined(SYSCFG_CCCSR_HSLV1) +/** + * @brief Enable the I/O speed optimization when the product voltage is low. + * @rmtoll CCCSR HSLV1 LL_SYSCFG_EnableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIOSpeedOptimization1(void) +{ + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV1); +} + +/** + * @brief Enable the I/O speed optimization when the product voltage is low. + * @rmtoll CCCSR HSLV2 LL_SYSCFG_EnableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIOSpeedOptimization2(void) +{ + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV2); +} + +/** + * @brief Enable the I/O speed optimization when the product voltage is low. + * @rmtoll CCCSR HSLV3 LL_SYSCFG_EnableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIOSpeedOptimization3(void) +{ + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV3); +} +#endif /*SYSCFG_CCCSR_HSLV1*/ + + +/** + * @brief To Disable optimize the I/O speed when the product voltage is low. + * @rmtoll CCCSR HSLV LL_SYSCFG_DisableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIOSpeedOptimization(void) +{ +#if defined(SYSCFG_CCCSR_HSLV) + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV); +#else + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV0); +#endif /* SYSCFG_CCCSR_HSLV */ +} + +#if defined(SYSCFG_CCCSR_HSLV1) +/** + * @brief To Disable optimize the I/O speed when the product voltage is low. + * @rmtoll CCCSR HSLV1 LL_SYSCFG_DisableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIOSpeedOptimization1(void) +{ + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV1); +} + +/** + * @brief To Disable optimize the I/O speed when the product voltage is low. + * @rmtoll CCCSR HSLV2 LL_SYSCFG_DisableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIOSpeedOptimization2(void) +{ + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV2); +} + +/** + * @brief To Disable optimize the I/O speed when the product voltage is low. + * @rmtoll CCCSR HSLV3 LL_SYSCFG_DisableIOSpeedOptimize + * @note This bit is active only if IO_HSLV user option bit is set. It must be used only if the + * product supply voltage is below 2.7 V. Setting this bit when VDD is higher than 2.7 V + * might be destructive. + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIOSpeedOptimization3(void) +{ + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV3); +} +#endif /*SYSCFG_CCCSR_HSLV1*/ + +/** + * @brief Check if the I/O speed optimization is enabled + * @rmtoll CCCSR HSLV LL_SYSCFG_IsEnabledIOSpeedOptimization + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIOSpeedOptimization(void) +{ +#if defined(SYSCFG_CCCSR_HSLV) + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV) == SYSCFG_CCCSR_HSLV) ? 1UL : 0UL); +#else + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV0) == SYSCFG_CCCSR_HSLV0) ? 1UL : 0UL); +#endif /*SYSCFG_CCCSR_HSLV*/ +} + +#if defined(SYSCFG_CCCSR_HSLV1) +/** + * @brief Check if the I/O speed optimization is enabled + * @rmtoll CCCSR HSLV1 LL_SYSCFG_IsEnabledIOSpeedOptimization + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIOSpeedOptimization1(void) +{ + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV1) == SYSCFG_CCCSR_HSLV1) ? 1UL : 0UL); +} + +/** + * @brief Check if the I/O speed optimization is enabled + * @rmtoll CCCSR HSLV2 LL_SYSCFG_IsEnabledIOSpeedOptimization + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIOSpeedOptimization2(void) +{ + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV2) == SYSCFG_CCCSR_HSLV2) ? 1UL : 0UL); +} + +/** + * @brief Check if the I/O speed optimization is enabled + * @rmtoll CCCSR HSLV3 LL_SYSCFG_IsEnabledIOSpeedOptimization + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIOSpeedOptimization3(void) +{ + return ((READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV3) == SYSCFG_CCCSR_HSLV3) ? 1UL : 0UL); +} +#endif /*SYSCFG_CCCSR_HSLV1*/ + +/** + * @brief Set the code selection for the I/O Compensation cell + * @rmtoll CCCSR CS LL_SYSCFG_SetCellCompensationCode + * @param CompCode: Selects the code to be applied for the I/O compensation cell + * This parameter can be one of the following values: + * @arg LL_SYSCFG_CELL_CODE : Select Code from the cell (available in the SYSCFG_CCVR) + * @arg LL_SYSCFG_REGISTER_CODE: Select Code from the SYSCFG compensation cell code register (SYSCFG_CCCR) + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetCellCompensationCode(uint32_t CompCode) +{ + SET_BIT(SYSCFG->CCCSR, CompCode); +} + +/** + * @brief Get the code selected for the I/O Compensation cell + * @rmtoll CCCSR CS LL_SYSCFG_GetCellCompensationCode + * @retval Returned value can be one of the following values: + * @arg LL_SYSCFG_CELL_CODE : Selected Code is from the cell (available in the SYSCFG_CCVR) + * @arg LL_SYSCFG_REGISTER_CODE: Selected Code is from the SYSCFG compensation cell code register (SYSCFG_CCCR) + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetCellCompensationCode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_CS)); +} + +#ifdef SYSCFG_CCCSR_CS_MMC + +/** + * @brief Get the code selected for the I/O Compensation cell on the VDDMMC power rail + * @rmtoll CCCSR CS LL_SYSCFG_GetCellCompensationCode + * @retval Returned value can be one of the following values: + * @arg LL_SYSCFG_CELL_CODE : Selected Code is from the cell (available in the SYSCFG_CCVR) + * @arg LL_SYSCFG_REGISTER_CODE: Selected Code is from the SYSCFG compensation cell code register (SYSCFG_CCCR) + */ +__STATIC_INLINE uint32_t LL_SYSCFG_MMCGetCellCompensationCode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_CS_MMC)); +} +#endif /*SYSCFG_CCCSR_CS_MMC*/ + +/** + * @brief Get I/O compensation cell value for PMOS transistors + * @rmtoll CCVR PCV LL_SYSCFG_GetPMOSCompensationValue + * @retval Returned value is the I/O compensation cell value for PMOS transistors + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetPMOSCompensationValue(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCVR, SYSCFG_CCVR_PCV)); +} + +/** + * @brief Get I/O compensation cell value for NMOS transistors + * @rmtoll CCVR NCV LL_SYSCFG_GetNMOSCompensationValue + * @retval Returned value is the I/O compensation cell value for NMOS transistors + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetNMOSCompensationValue(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCVR, SYSCFG_CCVR_NCV)); +} + +/** + * @brief Set I/O compensation cell code for PMOS transistors + * @rmtoll CCCR PCC LL_SYSCFG_SetPMOSCompensationCode + * @param PMOSCode PMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetPMOSCompensationCode(uint32_t PMOSCode) +{ + MODIFY_REG(SYSCFG->CCCR, SYSCFG_CCCR_PCC, PMOSCode); +} + +/** + * @brief Get I/O compensation cell code for PMOS transistors + * @rmtoll CCCR PCC LL_SYSCFG_GetPMOSCompensationCode + * @retval Returned value is the I/O compensation cell code for PMOS transistors + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetPMOSCompensationCode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCCR, SYSCFG_CCCR_PCC)); +} + +#ifdef SYSCFG_CCCR_PCC_MMC + +/** + * @brief Set I/O compensation cell code for PMOS transistors corresponding to the VDDMMC power rail + * @rmtoll CCCR PCC LL_SYSCFG_SetPMOSCompensationCode + * @param PMOSCode PMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_MMCSetPMOSCompensationCode(uint32_t PMOSCode) +{ + MODIFY_REG(SYSCFG->CCCR, SYSCFG_CCCR_PCC_MMC, PMOSCode); +} + +/** + * @brief Get I/O compensation cell code for PMOS transistors corresponding to the VDDMMC power rail + * @rmtoll CCCR PCC LL_SYSCFG_GetPMOSCompensationCode + * @retval Returned value is the I/O compensation cell code for PMOS transistors + */ +__STATIC_INLINE uint32_t LL_SYSCFG_MMCGetPMOSCompensationCode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCCR, SYSCFG_CCCR_PCC_MMC)); +} +#endif /* SYSCFG_CCCR_PCC_MMC */ + +/** + * @brief Set I/O compensation cell code for NMOS transistors + * @rmtoll CCCR NCC LL_SYSCFG_SetNMOSCompensationCode + * @param NMOSCode NMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetNMOSCompensationCode(uint32_t NMOSCode) +{ + MODIFY_REG(SYSCFG->CCCR, SYSCFG_CCCR_NCC, NMOSCode); +} + +/** + * @brief Get I/O compensation cell code for NMOS transistors + * @rmtoll CCCR NCC LL_SYSCFG_GetNMOSCompensationCode + * @retval Returned value is the I/O compensation cell code for NMOS transistors + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetNMOSCompensationCode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCCR, SYSCFG_CCCR_NCC)); +} + +#ifdef SYSCFG_CCCR_NCC_MMC + +/** + * @brief Set I/O compensation cell code for NMOS transistors on the VDDMMC power rail. + * @rmtoll CCCR NCC LL_SYSCFG_SetNMOSCompensationCode + * @param NMOSCode: NMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_VDMMCSetNMOSCompensationCode(uint32_t NMOSCode) +{ + MODIFY_REG(SYSCFG->CCCR, SYSCFG_CCCR_NCC_MMC, NMOSCode); +} + +/** + * @brief Get I/O compensation cell code for NMOS transistors on the VDDMMC power rail. + * @rmtoll CCCR NCC LL_SYSCFG_GetNMOSCompensationCode + * @retval Returned value is the I/O compensation cell code for NMOS transistors + */ +__STATIC_INLINE uint32_t LL_SYSCFG_VDMMCGetNMOSCompensationCode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CCCR, SYSCFG_CCCR_NCC_MMC)); +} +#endif /*SYSCFG_CCCR_NCC_MMC*/ + +#ifdef SYSCFG_PKGR_PKG +/** + * @brief Get the device package + * @rmtoll PKGR PKG LL_SYSCFG_GetPackage + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_LQFP100_PACKAGE (*) + * @arg @ref LL_SYSCFG_TQFP144_PACKAGE (*) + * @arg @ref LL_SYSCFG_TQFP176_UFBGA176_PACKAGE (*) + * @arg @ref LL_SYSCFG_LQFP208_TFBGA240_PACKAGE (*) + * @arg @ref LL_SYSCFG_VFQFPN68_INDUS_PACKAGE (*) + * @arg @ref LL_SYSCFG_TFBGA100_LQFP100_PACKAGE (*) + * @arg @ref LL_SYSCFG_LQFP100_INDUS_PACKAGE (**) + * @arg @ref LL_SYSCFG_TFBGA100_INDUS_PACKAGE (**) + * @arg @ref LL_SYSCFG_WLCSP115_INDUS_PACKAGE (**) + * @arg @ref LL_SYSCFG_LQFP144_PACKAGE (**) + * @arg @ref LL_SYSCFG_UFBGA144_PACKAGE (**) + * @arg @ref LL_SYSCFG_LQFP144_INDUS_PACKAGE (**) + * @arg @ref LL_SYSCFG_UFBGA169_INDUS_PACKAGE (**) + * @arg @ref LL_SYSCFG_UFBGA176PLUS25_INDUS_PACKAGE (**) + * @arg @ref LL_SYSCFG_LQFP176_INDUS_PACKAGE (**) + * + * (*) : For stm32h74xxx and stm32h75xxx family lines. + * (**): For stm32h72xxx and stm32h73xxx family lines. + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetPackage(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->PKGR, SYSCFG_PKGR_PKG)); +} +#endif /*SYSCFG_PKGR_PKG*/ + +#ifdef SYSCFG_UR0_RDP +/** + * @brief Get the Flash memory protection level + * @rmtoll UR0 RDP LL_SYSCFG_GetFLashProtectionLevel + * @retval Returned value can be one of the following values: + * 0xAA : RDP level 0 + * 0xCC : RDP level 2 + * Any other value : RDP level 1 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFLashProtectionLevel(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR0, SYSCFG_UR0_RDP)); +} +#ifdef SYSCFG_UR0_BKS +/** + * @brief Indicate if the Flash memory bank addresses are inverted or not + * @rmtoll UR0 BKS LL_SYSCFG_IsFLashBankAddressesSwaped + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFLashBankAddressesSwaped(void) +{ + return ((READ_BIT(SYSCFG->UR0, SYSCFG_UR0_BKS) == 0U) ? 1UL : 0UL); +} +#endif /*SYSCFG_UR0_BKS*/ + +/** + * @brief Get the BOR Threshold Reset Level + * @rmtoll UR2 BORH LL_SYSCFG_GetBrownoutResetLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_BOR_HIGH_RESET_LEVEL + * @arg @ref LL_SYSCFG_BOR_MEDIUM_RESET_LEVEL + * @arg @ref LL_SYSCFG_BOR_LOW_RESET_LEVEL + * @arg @ref LL_SYSCFG_BOR_OFF_RESET_LEVEL + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetBrownoutResetLevel(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR2, SYSCFG_UR2_BORH)); +} +/** + * @brief BootCM7 address 0 configuration + * @rmtoll UR2 BOOT_ADD0 LL_SYSCFG_SetCM7BootAddress0 + * @param BootAddress :Specifies the CM7 Boot Address to be loaded in Address0 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetCM7BootAddress0(uint16_t BootAddress) +{ + /* Configure CM7 BOOT ADD0 */ +#if defined(DUAL_CORE) + MODIFY_REG(SYSCFG->UR2, SYSCFG_UR2_BCM7_ADD0, ((uint32_t)BootAddress << SYSCFG_UR2_BCM7_ADD0_Pos)); +#else + MODIFY_REG(SYSCFG->UR2, SYSCFG_UR2_BOOT_ADD0, ((uint32_t)BootAddress << SYSCFG_UR2_BOOT_ADD0_Pos)); +#endif /*DUAL_CORE*/ + +} + +/** + * @brief Get BootCM7 address 0 + * @rmtoll UR2 BOOT_ADD0 LL_SYSCFG_GetCM7BootAddress0 + * @retval Returned the CM7 Boot Address0 + */ +__STATIC_INLINE uint16_t LL_SYSCFG_GetCM7BootAddress0(void) +{ + /* Get CM7 BOOT ADD0 */ +#if defined(DUAL_CORE) + return (uint16_t)((uint32_t)READ_BIT(SYSCFG->UR2, SYSCFG_UR2_BCM7_ADD0) >> SYSCFG_UR2_BCM7_ADD0_Pos); +#else + return (uint16_t)((uint32_t)READ_BIT(SYSCFG->UR2, SYSCFG_UR2_BOOT_ADD0) >> SYSCFG_UR2_BOOT_ADD0_Pos); +#endif /*DUAL_CORE*/ +} + +/** + * @brief BootCM7 address 1 configuration + * @rmtoll UR3 BOOT_ADD1 LL_SYSCFG_SetCM7BootAddress1 + * @param BootAddress :Specifies the CM7 Boot Address to be loaded in Address1 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetCM7BootAddress1(uint16_t BootAddress) +{ + /* Configure CM7 BOOT ADD1 */ +#if defined(DUAL_CORE) + MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BCM7_ADD1, BootAddress); +#else + MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BOOT_ADD1, BootAddress); +#endif /*DUAL_CORE*/ +} + +/** + * @brief Get BootCM7 address 1 + * @rmtoll UR3 BOOT_ADD1 LL_SYSCFG_GetCM7BootAddress1 + * @retval Returned the CM7 Boot Address0 + */ +__STATIC_INLINE uint16_t LL_SYSCFG_GetCM7BootAddress1(void) +{ + /* Get CM7 BOOT ADD0 */ +#if defined(DUAL_CORE) + return (uint16_t)(READ_BIT(SYSCFG->UR3, SYSCFG_UR3_BCM7_ADD1)); +#else + return (uint16_t)(READ_BIT(SYSCFG->UR3, SYSCFG_UR3_BOOT_ADD1)); +#endif /* DUAL_CORE */ +} + +#if defined(DUAL_CORE) +/** + * @brief BootCM4 address 0 configuration + * @rmtoll UR3 BCM4_ADD0 LL_SYSCFG_SetCM4BootAddress0 + * @param BootAddress :Specifies the CM4 Boot Address to be loaded in Address0 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetCM4BootAddress0(uint16_t BootAddress) +{ + /* Configure CM4 BOOT ADD0 */ + MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BCM4_ADD0, ((uint32_t)BootAddress << SYSCFG_UR3_BCM4_ADD0_Pos)); +} + +/** + * @brief Get BootCM4 address 0 + * @rmtoll UR3 BCM4_ADD0 LL_SYSCFG_GetCM4BootAddress0 + * @retval Returned the CM4 Boot Address0 + */ +__STATIC_INLINE uint16_t LL_SYSCFG_GetCM4BootAddress0(void) +{ + /* Get CM4 BOOT ADD0 */ + return (uint16_t)((uint32_t)READ_BIT(SYSCFG->UR3, SYSCFG_UR3_BCM4_ADD0) >> SYSCFG_UR3_BCM4_ADD0_Pos); +} + +/** + * @brief BootCM4 address 1 configuration + * @rmtoll UR4 BCM4_ADD1 LL_SYSCFG_SetCM4BootAddress1 + * @param BootAddress :Specifies the CM4 Boot Address to be loaded in Address1 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetCM4BootAddress1(uint16_t BootAddress) +{ + /* Configure CM4 BOOT ADD1 */ + MODIFY_REG(SYSCFG->UR4, SYSCFG_UR4_BCM4_ADD1, BootAddress); +} + +/** + * @brief Get BootCM4 address 1 + * @rmtoll UR4 BCM4_ADD1 LL_SYSCFG_GetCM4BootAddress1 + * @retval Returned the CM4 Boot Address0 + */ +__STATIC_INLINE uint16_t LL_SYSCFG_GetCM4BootAddress1(void) +{ + /* Get CM4 BOOT ADD0 */ + return (uint16_t)(READ_BIT(SYSCFG->UR4, SYSCFG_UR4_BCM4_ADD1)); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Indicates if the flash protected area (Bank 1) is erased by a mass erase + * @rmtoll UR4 MEPAD_BANK1 LL_SYSCFG_IsFlashB1ProtectedAreaErasable + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1ProtectedAreaErasable(void) +{ + return ((READ_BIT(SYSCFG->UR4, SYSCFG_UR4_MEPAD_BANK1) == SYSCFG_UR4_MEPAD_BANK1) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the flash secured area (Bank 1) is erased by a mass erase + * @rmtoll UR5 MESAD_BANK1 LL_SYSCFG_IsFlashB1SecuredAreaErasable + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1SecuredAreaErasable(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_MESAD_BANK1) == SYSCFG_UR5_MESAD_BANK1) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 0 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector0WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector0WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR0_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 1 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector1WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector1WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR1_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 2 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector2WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector2WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR2_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 3 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector3WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector3WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR3_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 4 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector4WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector4WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR4_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 5 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector5WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector5WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR5_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 6 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector6WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector6WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR6_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 7 of the Flash memory bank 1 is write protected + * @rmtoll UR5 WRPN_BANK1 LL_SYSCFG_IsFlashB1Sector7WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB1Sector7WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR5, SYSCFG_UR5_WRPN_BANK1) == (SYSCFG_UR5_WRPN_BANK1 & LL_SYSCFG_FLASH_B1_SECTOR7_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Get the protected area start address for Flash bank 1 + * @rmtoll UR6 PABEG_BANK1 LL_SYSCFG_GetFlashB1ProtectedAreaStartAddress + * @retval Returned the protected area start address for Flash bank 1 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB1ProtectedAreaStartAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR6, SYSCFG_UR6_PABEG_BANK1)); +} + +/** + * @brief Get the protected area end address for Flash bank 1 + * @rmtoll UR6 PAEND_BANK1 LL_SYSCFG_GetFlashB1ProtectedAreaEndAddress + * @retval Returned the protected area end address for Flash bank 1 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB1ProtectedAreaEndAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR6, SYSCFG_UR6_PAEND_BANK1)); +} + +/** + * @brief Get the secured area start address for Flash bank 1 + * @rmtoll UR7 SABEG_BANK1 LL_SYSCFG_GetFlashB1SecuredAreaStartAddress + * @retval Returned the secured area start address for Flash bank 1 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB1SecuredAreaStartAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR7, SYSCFG_UR7_SABEG_BANK1)); +} + +/** + * @brief Get the secured area end address for Flash bank 1 + * @rmtoll UR7 SAEND_BANK1 LL_SYSCFG_GetFlashB1SecuredAreaEndAddress + * @retval Returned the secured area end address for Flash bank 1 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB1SecuredAreaEndAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR7, SYSCFG_UR7_SAEND_BANK1)); +} + +#ifdef SYSCFG_UR8_MEPAD_BANK2 +/** + * @brief Indicates if the flash protected area (Bank 2) is erased by a mass erase + * @rmtoll UR8 MEPAD_BANK2 LL_SYSCFG_IsFlashB2ProtectedAreaErasable + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2ProtectedAreaErasable(void) +{ + return ((READ_BIT(SYSCFG->UR8, SYSCFG_UR8_MEPAD_BANK2) == SYSCFG_UR8_MEPAD_BANK2) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the flash secured area (Bank 2) is erased by a mass erase + * @rmtoll UR8 MESAD_BANK2 LL_SYSCFG_IsFlashB2SecuredAreaErasable + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2SecuredAreaErasable(void) +{ + return ((READ_BIT(SYSCFG->UR8, SYSCFG_UR8_MESAD_BANK2) == SYSCFG_UR8_MESAD_BANK2) ? 1UL : 0UL); +} +#endif /*SYSCFG_UR8_MEPAD_BANK2*/ + +#ifdef SYSCFG_UR9_WRPN_BANK2 +/** + * @brief Indicates if the sector 0 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector0WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector0WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR0_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 1 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector1WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector1WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR1_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 2 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector2WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector2WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR2_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 3 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector3WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector3WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR3_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 4 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector4WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector4WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR4_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 5 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector5WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector5WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR5_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 6 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector6WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector6WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR6_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the sector 7 of the Flash memory bank 2 is write protected + * @rmtoll UR9 WRPN_BANK2 LL_SYSCFG_IsFlashB2Sector7WriteProtected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsFlashB2Sector7WriteProtected(void) +{ + return ((READ_BIT(SYSCFG->UR9, SYSCFG_UR9_WRPN_BANK2) == (SYSCFG_UR9_WRPN_BANK2 & LL_SYSCFG_FLASH_B2_SECTOR7_STATUS_BIT)) ? 1UL : 0UL); +} + +/** + * @brief Get the protected area start address for Flash bank 2 + * @rmtoll UR9 PABEG_BANK2 LL_SYSCFG_GetFlashB2ProtectedAreaStartAddress + * @retval Returned the protected area start address for Flash bank 2 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB2ProtectedAreaStartAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR9, SYSCFG_UR9_PABEG_BANK2)); +} +#endif /*SYSCFG_UR9_WRPN_BANK2*/ + +#ifdef SYSCFG_UR10_PAEND_BANK2 +/** + * @brief Get the protected area end address for Flash bank 2 + * @rmtoll UR10 PAEND_BANK2 LL_SYSCFG_GetFlashB2ProtectedAreaEndAddress + * @retval Returned the protected area end address for Flash bank 2 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB2ProtectedAreaEndAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR10, SYSCFG_UR10_PAEND_BANK2)); +} + +/** + * @brief Get the secured area start address for Flash bank 2 + * @rmtoll UR10 SABEG_BANK2 LL_SYSCFG_GetFlashB2SecuredAreaStartAddress + * @retval Returned the secured area start address for Flash bank 2 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB2SecuredAreaStartAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR10, SYSCFG_UR10_SABEG_BANK2)); +} +#endif /*SYSCFG_UR10_PAEND_BANK2*/ + +#ifdef SYSCFG_UR11_SAEND_BANK2 +/** + * @brief Get the secured area end address for Flash bank 2 + * @rmtoll UR11 SAEND_BANK2 LL_SYSCFG_GetFlashB2SecuredAreaEndAddress + * @retval Returned the secured area end address for Flash bank 2 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashB2SecuredAreaEndAddress(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR11, SYSCFG_UR11_SAEND_BANK2)); +} +#endif /*SYSCFG_UR11_SAEND_BANK2*/ + +/** + * @brief Get the Independent Watchdog 1 control mode (Software or Hardware) + * @rmtoll UR11 IWDG1M LL_SYSCFG_GetIWDG1ControlMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_IWDG1_SW_CONTROL_MODE + * @arg @ref LL_SYSCFG_IWDG1_HW_CONTROL_MODE + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetIWDG1ControlMode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR11, SYSCFG_UR11_IWDG1M)); +} + +#if defined (DUAL_CORE) +/** + * @brief Get the Independent Watchdog 2 control mode (Software or Hardware) + * @rmtoll UR12 IWDG2M LL_SYSCFG_GetIWDG2ControlMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_IWDG2_SW_CONTROL_MODE + * @arg @ref LL_SYSCFG_IWDG2_HW_CONTROL_MODE + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetIWDG2ControlMode(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR12, SYSCFG_UR12_IWDG2M)); +} +#endif /* DUAL_CORE */ + +/** + * @brief Indicates the Secure mode status + * @rmtoll UR12 SECURE LL_SYSCFG_IsSecureModeEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsSecureModeEnabled(void) +{ + return ((READ_BIT(SYSCFG->UR12, SYSCFG_UR12_SECURE) == SYSCFG_UR12_SECURE) ? 1UL : 0UL); +} + +/** + * @brief Indicates if a reset is generated when D1 domain enters DStandby mode + * @rmtoll UR13 D1SBRST LL_SYSCFG_IsD1StandbyGenerateReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsD1StandbyGenerateReset(void) +{ + return ((READ_BIT(SYSCFG->UR13, SYSCFG_UR13_D1SBRST) == 0U) ? 1UL : 0UL); +} + +/** + * @brief Get the secured DTCM RAM size + * @rmtoll UR13 SDRS LL_SYSCFG_GetSecuredDTCMSize + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_DTCM_RAM_SIZE_2KB + * @arg @ref LL_SYSCFG_DTCM_RAM_SIZE_4KB + * @arg @ref LL_SYSCFG_DTCM_RAM_SIZE_8KB + * @arg @ref LL_SYSCFG_DTCM_RAM_SIZE_16KB + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetSecuredDTCMSize(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR13, SYSCFG_UR13_SDRS)); +} + +/** + * @brief Indicates if a reset is generated when D1 domain enters DStop mode + * @rmtoll UR14 D1STPRST LL_SYSCFG_IsD1StopGenerateReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsD1StopGenerateReset(void) +{ + return ((READ_BIT(SYSCFG->UR14, SYSCFG_UR14_D1STPRST) == 0U) ? 1UL : 0UL); +} + +#if defined (DUAL_CORE) +/** + * @brief Indicates if a reset is generated when D2 domain enters DStandby mode + * @rmtoll UR14 D2SBRST LL_SYSCFG_IsD2StandbyGenerateReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsD2StandbyGenerateReset(void) +{ + return ((READ_BIT(SYSCFG->UR14, SYSCFG_UR14_D2SBRST) == 0U) ? 1UL : 0UL); +} + +/** + * @brief Indicates if a reset is generated when D2 domain enters DStop mode + * @rmtoll UR15 D2STPRST LL_SYSCFG_IsD2StopGenerateReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsD2StopGenerateReset(void) +{ + return ((READ_BIT(SYSCFG->UR15, SYSCFG_UR15_D2STPRST) == 0U) ? 1UL : 0UL); +} +#endif /* DUAL_CORE */ + +/** + * @brief Indicates if the independent watchdog is frozen in Standby mode + * @rmtoll UR15 FZIWDGSTB LL_SYSCFG_IsIWDGFrozenInStandbyMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsIWDGFrozenInStandbyMode(void) +{ + return ((READ_BIT(SYSCFG->UR15, SYSCFG_UR15_FZIWDGSTB) == 0U) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the independent watchdog is frozen in Stop mode + * @rmtoll UR16 FZIWDGSTP LL_SYSCFG_IsIWDGFrozenInStopMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsIWDGFrozenInStopMode(void) +{ + return ((READ_BIT(SYSCFG->UR16, SYSCFG_UR16_FZIWDGSTP) == 0U) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the device private key is programmed + * @rmtoll UR16 PKP LL_SYSCFG_IsPrivateKeyProgrammed + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsPrivateKeyProgrammed(void) +{ + return ((READ_BIT(SYSCFG->UR16, SYSCFG_UR16_PKP) == SYSCFG_UR16_PKP) ? 1UL : 0UL); +} + +/** + * @brief Indicates if the Product is working on the full voltage range or not + * @rmtoll UR17 IOHSLV LL_SYSCFG_IsActiveFlag_IOHSLV + * @note When the IOHSLV option bit is set the Product is working below 2.7 V. + * When the IOHSLV option bit is reset the Product is working on the + * full voltage range. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_IOHSLV(void) +{ + return ((READ_BIT(SYSCFG->UR17, SYSCFG_UR17_IOHSLV) == SYSCFG_UR17_IOHSLV) ? 1UL : 0UL); +} + +#ifdef SYSCFG_UR17_TCM_AXI_CFG +/** + * @brief Get the size of ITCM-RAM and AXI-SRAM + * @rmtoll UR17 TCM_AXI_CFG LL_SYSCFG_Get_ITCM_AXI_RAM_Size + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_ITCM_AXI_64KB_320KB + * @arg @ref LL_SYSCFG_ITCM_AXI_128KB_256KB + * @arg @ref LL_SYSCFG_ITCM_AXI_192KB_192KB + * @arg @ref LL_SYSCFG_ITCM_AXI_256KB_128KB + */ +__STATIC_INLINE uint32_t LL_SYSCFG_Get_ITCM_AXI_RAM_Size(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->UR17, SYSCFG_UR17_TCM_AXI_CFG)); +} +#endif /*SYSCFG_UR17_TCM_AXI_CFG*/ + +#ifdef SYSCFG_UR18_CPU_FREQ_BOOST +/** + * @brief Indicates if the CPU maximum frequency boost is enabled + * @rmtoll UR18 CPU_FREQ_BOOST LL_SYSCFG_IsCpuFreqBoostEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsCpuFreqBoostEnabled(void) +{ + return ((READ_BIT(SYSCFG->UR18, SYSCFG_UR18_CPU_FREQ_BOOST) == SYSCFG_UR18_CPU_FREQ_BOOST) ? 1UL : 0UL); +} +#endif /*SYSCFG_UR18_CPU_FREQ_BOOST*/ + +#endif /*SYSCFG_UR0_RDP*/ + +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU + * @{ + */ + +/** + * @brief Return the device identifier + * @rmtoll DBGMCU_IDCODE DEV_ID LL_DBGMCU_GetDeviceID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID)); +} + +/** + * @brief Return the device revision identifier + * @note This field indicates the revision of the device. + For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001 + * @rmtoll DBGMCU_IDCODE REV_ID LL_DBGMCU_GetRevisionID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos); +} + +/** + * @brief Enable D1 Domain/CDomain debug during SLEEP mode + * @rmtoll DBGMCU_CR DBGSLEEP_D1/DBGSLEEP_CD LL_DBGMCU_EnableD1DebugInSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD1DebugInSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1); +} + +/** + * @brief Disable D1 Domain/CDomain debug during SLEEP mode + * @rmtoll DBGMCU_CR DBGSLEEP_D1/DBGSLEEP_CD LL_DBGMCU_DisableD1DebugInSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD1DebugInSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1); +} + +/** + * @brief Enable D1 Domain/CDomain debug during STOP mode + * @rmtoll DBGMCU_CR DBGSTOP_D1/DBGSLEEP_CD LL_DBGMCU_EnableD1DebugInStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD1DebugInStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1); +} + +/** + * @brief Disable D1 Domain/CDomain debug during STOP mode + * @rmtoll DBGMCU_CR DBGSTOP_D1/DBGSLEEP_CD LL_DBGMCU_DisableD1DebugInStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD1DebugInStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1); +} + +/** + * @brief Enable D1 Domain/CDomain debug during STANDBY mode + * @rmtoll DBGMCU_CR DBGSTBY_D1/DBGSLEEP_CD LL_DBGMCU_EnableD1DebugInStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD1DebugInStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1); +} + +/** + * @brief Disable D1 Domain/CDomain debug during STANDBY mode + * @rmtoll DBGMCU_CR DBGSTBY_D1/DBGSLEEP_CD LL_DBGMCU_DisableD1DebugInStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD1DebugInStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1); +} + +#if defined (DUAL_CORE) +/** + * @brief Enable D2 Domain debug during SLEEP mode + * @rmtoll DBGMCU_CR DBGSLEEP_D2 LL_DBGMCU_EnableD2DebugInSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD2DebugInSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD2); +} + +/** + * @brief Disable D2 Domain debug during SLEEP mode + * @rmtoll DBGMCU_CR DBGSLEEP_D2 LL_DBGMCU_DisableD2DebugInSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD2DebugInSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD2); +} + +/** + * @brief Enable D2 Domain debug during STOP mode + * @rmtoll DBGMCU_CR DBGSTOP_D2 LL_DBGMCU_EnableD2DebugInStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD2DebugInStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD2); +} + +/** + * @brief Disable D2 Domain debug during STOP mode + * @rmtoll DBGMCU_CR DBGSTOP_D2 LL_DBGMCU_DisableD2DebugInStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD2DebugInStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD2); +} + +/** + * @brief Enable D2 Domain debug during STANDBY mode + * @rmtoll DBGMCU_CR DBGSTBY_D2 LL_DBGMCU_EnableD2DebugInStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD2DebugInStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD2); +} + +/** + * @brief Disable D2 Domain debug during STANDBY mode + * @rmtoll DBGMCU_CR DBGSTBY_D2 LL_DBGMCU_DisableD2DebugInStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD2DebugInStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD2); +} +#endif /* DUAL_CORE */ + + +#if defined(DBGMCU_CR_DBG_STOPD3) +/** + * @brief Enable D3 Domain/SRDomain debug during STOP mode + * @rmtoll DBGMCU_CR DBGSTOP_D3/DBGSTOP_SRD LL_DBGMCU_EnableD3DebugInStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD3DebugInStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD3); +} + +/** + * @brief Disable D3 Domain/SRDomain debug during STOP mode + * @rmtoll DBGMCU_CR DBGSTOP_D3/DBGSTOP_SRD LL_DBGMCU_DisableD3DebugInStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD3DebugInStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD3); +} +#endif /*DBGMCU_CR_DBG_STOPD3*/ + +#if defined(DBGMCU_CR_DBG_STANDBYD3) +/** + * @brief Enable D3 Domain/SRDomain debug during STANDBY mode + * @rmtoll DBGMCU_CR DBGSTBY_D3/DBGSTBY_SRD LL_DBGMCU_EnableD3DebugInStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD3DebugInStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD3); +} + +/** + * @brief Disable D3 Domain/SRDomain debug during STANDBY mode + * @rmtoll DBGMCU_CR DBGSTBY_D3/DBGSTBY_SRD LL_DBGMCU_DisableD3DebugInStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD3DebugInStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD3); +} +#endif /*DBGMCU_CR_DBG_STANDBYD3*/ + +/** + * @brief Enable the trace port clock + * @rmtoll DBGMCU_CR TRACECKEN LL_DBGMCU_EnableTracePortClock + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableTracePortClock(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TRACECKEN); +} + +/** + * @brief Disable the trace port clock + * @rmtoll DBGMCU_CR TRACECKEN LL_DBGMCU_DisableTracePortClock + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableTracePortClock(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TRACECKEN); +} + +/** + * @brief Enable the Domain1/CDomain debug clock enable + * @rmtoll DBGMCU_CR CKD1EN/CKCDEN LL_DBGMCU_EnableD1DebugClock + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD1DebugClock(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CKD1EN); +} + +/** + * @brief Disable the Domain1/CDomain debug clock enable + * @rmtoll DBGMCU_CR CKD1EN/CKCDEN LL_DBGMCU_DisableD1DebugClock + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD1DebugClock(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CKD1EN); +} + +/** + * @brief Enable the Domain3/SRDomain debug clock enable + * @rmtoll DBGMCU_CR CKD3EN/CKSRDEN LL_DBGMCU_EnableD3DebugClock + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableD3DebugClock(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CKD3EN); +} + +/** + * @brief Disable the Domain3/SRDomain debug clock enable + * @rmtoll DBGMCU_CR CKD3EN/CKSRDEN LL_DBGMCU_DisableD3DebugClock + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableD3DebugClock(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CKD3EN); +} + +#define LL_DBGMCU_TRGIO_INPUT_DIRECTION 0U +#define LL_DBGMCU_TRGIO_OUTPUT_DIRECTION DBGMCU_CR_DBG_TRGOEN +/** + * @brief Set the direction of the bi-directional trigger pin TRGIO + * @rmtoll DBGMCU_CR TRGOEN LL_DBGMCU_SetExternalTriggerPinDirection\n + * @param PinDirection This parameter can be one of the following values: + * @arg @ref LL_DBGMCU_TRGIO_INPUT_DIRECTION + * @arg @ref LL_DBGMCU_TRGIO_OUTPUT_DIRECTION + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_SetExternalTriggerPinDirection(uint32_t PinDirection) +{ + MODIFY_REG(DBGMCU->CR, DBGMCU_CR_DBG_TRGOEN, PinDirection); +} + +/** + * @brief Get the direction of the bi-directional trigger pin TRGIO + * @rmtoll DBGMCU_CR TRGOEN LL_DBGMCU_GetExternalTriggerPinDirection\n + * @retval Returned value can be one of the following values: + * @arg @ref LL_DBGMCU_TRGIO_INPUT_DIRECTION + * @arg @ref LL_DBGMCU_TRGIO_OUTPUT_DIRECTION + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetExternalTriggerPinDirection(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TRGOEN)); +} + +/** + * @brief Freeze APB1 group1 peripherals + * @rmtoll DBGMCU_APB1LFZ1 TIM2 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM3 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM4 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM5 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM6 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM7 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM12 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM13 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM14 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 LPTIM1 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C1 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C2 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C3 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C5 LL_DBGMCU_APB1_GRP1_FreezePeriph\n (*) + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C5_STOP (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1LFZ1, Periphs); +} + +/** + * @brief Unfreeze APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_APB1LFZ1 TIM2 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM3 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM4 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM5 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM6 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM7 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM12 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM13 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 TIM14 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 LPTIM1 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C1 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C2 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C3 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBGMCU_APB1LFZ1 I2C5 LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C5_STOP (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1LFZ1, Periphs); +} + +#ifdef DBGMCU_APB1HFZ1_DBG_FDCAN +/** + * @brief Freeze APB1 group2 peripherals + * @rmtoll DBGMCU_APB1HFZ1 FDCAN LL_DBGMCU_APB1_GRP2_FreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_FDCAN_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1HFZ1, Periphs); +} + +/** + * @brief Unfreeze APB1 group2 peripherals + * @rmtoll DBGMCU_APB1HFZ1 FDCAN LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_FDCAN_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1HFZ1, Periphs); +} +#endif /*DBGMCU_APB1HFZ1_DBG_FDCAN*/ + +#if defined(TIM23) || defined(TIM24) +/** + * @brief Freeze APB1 group2 peripherals + * @rmtoll DBGMCU_APB1HFZ1 TIM23 LL_DBGMCU_APB1_GRP2_FreezePeriph\n + * DBGMCU_APB1HFZ1 TIM24 LL_DBGMCU_APB1_GRP2_FreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_TIM23_STOP + * @arg @ref LL_DBGMCU_APB1_GRP2_TIM24_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1HFZ1, Periphs); +} + +/** + * @brief Unfreeze APB1 group2 peripherals + * @rmtoll DBGMCU_APB1HFZ1 TIM23 LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n + DBGMCU_APB1HFZ1 TIM24 LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_TIM23_STOP + * @arg @ref LL_DBGMCU_APB1_GRP2_TIM24_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1HFZ1, Periphs); +} +#endif /* TIM23 || TIM24 */ + +/** + * @brief Freeze APB2 peripherals + * @rmtoll DBGMCU_APB2FZ1 TIM1 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM8 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM15 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM16 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM17 LL_DBGMCU_APB2_GRP1_FreezePeriph + * DBGMCU_APB2FZ1 HRTIM LL_DBGMCU_APB2_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM_STOP (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB2FZ1, Periphs); +} + +/** + * @brief Unfreeze APB2 peripherals + * @rmtoll DBGMCU_APB2FZ1 TIM1 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM8 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM15 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM16 LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBGMCU_APB2FZ1 TIM17 LL_DBGMCU_APB2_GRP1_FreezePeriph + * DBGMCU_APB2FZ1 HRTIM LL_DBGMCU_APB2_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM_STOP (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB2FZ1, Periphs); +} + +/** + * @brief Freeze APB3 peripherals + * @rmtoll DBGMCU_APB3FZ1 WWDG1 LL_DBGMCU_APB3_GRP1_FreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB3_GRP1_WWDG1_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB3_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB3FZ1, Periphs); +} + +/** + * @brief Unfreeze APB3 peripherals + * @rmtoll DBGMCU_APB3FZ1 WWDG1 LL_DBGMCU_APB3_GRP1_UnFreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB3_GRP1_WWDG1_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB3_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB3FZ1, Periphs); +} + +/** + * @brief Freeze APB4 peripherals + * @rmtoll DBGMCU_APB4FZ1 I2C4 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM2 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM3 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM4 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM5 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 RTC LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 WDGLSD1 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB4_GRP1_I2C4_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM2_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM3_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM4_STOP (*) + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM5_STOP (*) + * @arg @ref LL_DBGMCU_APB4_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_IWDG1_STOP + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB4_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB4FZ1, Periphs); +} + +/** + * @brief Unfreeze APB4 peripherals + * @rmtoll DBGMCU_APB4FZ1 I2C4 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM2 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM3 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM4 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 LPTIM5 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 RTC LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @rmtoll DBGMCU_APB4FZ1 WDGLSD1 LL_DBGMCU_APB4_GRP1_FreezePeriph\n + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB4_GRP1_I2C4_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM2_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM3_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM4_STOP (*) + * @arg @ref LL_DBGMCU_APB4_GRP1_LPTIM5_STOP (*) + * @arg @ref LL_DBGMCU_APB4_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB4_GRP1_IWDG1_STOP + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB4_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB4FZ1, Periphs); +} +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EF_FLASH FLASH + * @{ + */ + +/** + * @brief Set FLASH Latency + * @rmtoll FLASH_ACR LATENCY LL_FLASH_SetLatency + * @param Latency This parameter can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @arg @ref LL_FLASH_LATENCY_3 + * @arg @ref LL_FLASH_LATENCY_4 + * @arg @ref LL_FLASH_LATENCY_5 + * @arg @ref LL_FLASH_LATENCY_6 + * @arg @ref LL_FLASH_LATENCY_7 + * @retval None + */ +__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) +{ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); +} + +/** + * @brief Get FLASH Latency + * @rmtoll FLASH_ACR LATENCY LL_FLASH_GetLatency + * @retval Returned value can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @arg @ref LL_FLASH_LATENCY_3 + * @arg @ref LL_FLASH_LATENCY_4 + * @arg @ref LL_FLASH_LATENCY_5 + * @arg @ref LL_FLASH_LATENCY_6 + * @arg @ref LL_FLASH_LATENCY_7 + */ +__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) +{ + return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); +} + +/** + * @} + */ + +#if defined(DUAL_CORE) +/** @defgroup SYSTEM_LL_EF_ART ART + * @{ + */ + +/** + * @brief Enable the Cortex-M4 ART cache. + * @rmtoll ART_CTR EN LL_ART_Enable + * @retval None + */ +__STATIC_INLINE void LL_ART_Enable(void) +{ + SET_BIT(ART->CTR, ART_CTR_EN); +} + +/** + * @brief Disable the Cortex-M4 ART cache. + * @rmtoll ART_CTR EN LL_ART_Disable + * @retval None + */ +__STATIC_INLINE void LL_ART_Disable(void) +{ + CLEAR_BIT(ART->CTR, ART_CTR_EN); +} + +/** + * @brief Check if the Cortex-M4 ART cache is enabled + * @rmtoll ART_CTR EN LL_ART_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ART_IsEnabled(void) +{ + return ((READ_BIT(ART->CTR, ART_CTR_EN) == ART_CTR_EN) ? 1UL : 0UL); +} + +/** + * @brief Set the Cortex-M4 ART cache Base Address. + * @rmtoll ART_CTR PCACHEADDR LL_ART_SetBaseAddress + * @param BaseAddress Specifies the Base address of 1 Mbyte address page (cacheable page) + from which the ART accelerator loads code to the cache. + * @retval None + */ +__STATIC_INLINE void LL_ART_SetBaseAddress(uint32_t BaseAddress) +{ + MODIFY_REG(ART->CTR, ART_CTR_PCACHEADDR, (((BaseAddress) >> 12U) & 0x000FFF00UL)); +} + +/** + * @brief Get the Cortex-M4 ART cache Base Address. + * @rmtoll ART_CTR PCACHEADDR LL_ART_GetBaseAddress + * @retval the Base address of 1 Mbyte address page (cacheable page) + from which the ART accelerator loads code to the cache + */ +__STATIC_INLINE uint32_t LL_ART_GetBaseAddress(void) +{ + return (uint32_t)(READ_BIT(ART->CTR, ART_CTR_PCACHEADDR) << 12U); +} +#endif /* DUAL_CORE */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_LL_SYSTEM_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_utils.h b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_utils.h new file mode 100644 index 0000000..635ea59 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_utils.h @@ -0,0 +1,401 @@ +/** + ****************************************************************************** + * @file stm32h7xx_ll_utils.h + * @author MCD Application Team + * @brief Header file of UTILS LL module. + ****************************************************************************** + * @attention + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL UTILS driver contains a set of generic APIs that can be + used by user: + (+) Device electronic signature + (+) Timing functions + (+) PLL configuration functions + + @endverbatim + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32H7xx_LL_UTILS_H +#define STM32H7xx_LL_UTILS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx.h" +#include "stm32h7xx_ll_system.h" +#include "stm32h7xx_ll_bus.h" + +/** @addtogroup STM32H7xx_LL_Driver + * @{ + */ + +/** @defgroup UTILS_LL UTILS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants + * @{ + */ + +/* Max delay can be used in LL_mDelay */ +#define LL_MAX_DELAY 0xFFFFFFFFU + +/** + * @brief Unique device ID register base address + */ +#define UID_BASE_ADDRESS UID_BASE + +/** + * @brief Flash size data register base address + */ +#define FLASHSIZE_BASE_ADDRESS FLASHSIZE_BASE + +/** + * @brief Package data register base address + */ +#define PACKAGE_BASE_ADDRESS PACKAGE_BASE + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros + * @{ + */ +/** + * @} + */ +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures + * @{ + */ +/** + * @brief UTILS PLL structure definition + */ +typedef struct +{ + uint32_t PLLM; /*!< Division factor for PLL VCO input clock. + This parameter must be a number between Min_Data = 0 and Max_Data = 63 + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL1_SetM(). */ + + uint32_t PLLN; /*!< Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 4 and Max_Data = 512 + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL1_SetN(). */ + + uint32_t PLLP; /*!< Division for the main system clock. + This parameter must be a number between Min_Data = 2 and Max_Data = 128 + odd division factors are not allowed + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL1_SetP(). */ + + uint32_t FRACN; /*!< Fractional part of the multiplication factor for PLL VCO. + This parameter can be a value between 0 and 8191 + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL1_SetFRACN(). */ + + uint32_t VCO_Input; /*!< PLL clock Input range. + This parameter can be a value of @ref RCC_LL_EC_PLLINPUTRANGE + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL1_SetVCOInputRange(). */ + + uint32_t VCO_Output; /*!< PLL clock Output range. + This parameter can be a value of @ref RCC_LL_EC_PLLVCORANGE + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL1_SetVCOOutputRange(). */ + +} LL_UTILS_PLLInitTypeDef; + +/** + * @brief UTILS System, AHB and APB buses clock configuration structure definition + */ +typedef struct +{ + uint32_t SYSCLKDivider; /*!< The System clock (SYSCLK) divider. This clock is derived from the PLL output. + This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetSysPrescaler(). */ + + uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_LL_EC_AHB_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAHBPrescaler(). */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB1_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB1Prescaler(). */ + + uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB2_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB2Prescaler(). */ + + uint32_t APB3CLKDivider; /*!< The APB2 clock (PCLK3) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB3_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB3Prescaler(). */ + + uint32_t APB4CLKDivider; /*!< The APB4 clock (PCLK4) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB4_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB4Prescaler(). */ + +} LL_UTILS_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants + * @{ + */ + +/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation + * @{ + */ +#define LL_UTILS_HSEBYPASS_OFF 0x00000000U /*!< HSE Bypass is not enabled */ +#define LL_UTILS_HSEBYPASS_ON 0x00000001U /*!< HSE Bypass is enabled */ +/** + * @} + */ + +/** @defgroup UTILS_EC_PACKAGETYPE PACKAGE TYPE + * @{ + */ +#if (STM32H7_DEV_ID == 0x450UL) +#define LL_UTILS_PACKAGETYPE_LQFP100 LL_SYSCFG_LQFP100_PACKAGE /*!< LQFP100 package type */ +#define LL_UTILS_PACKAGETYPE_TQFP144 LL_SYSCFG_TQFP144_PACKAGE /*!< TQFP144 package type */ +#define LL_UTILS_PACKAGETYPE_TQFP176_UFBGA176 LL_SYSCFG_TQFP176_UFBGA176_PACKAGE /*!< TQFP176 or UFBGA176 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP208_TFBGA240 LL_SYSCFG_LQFP208_TFBGA240_PACKAGE /*!< LQFP208 or TFBGA240 package type */ +#elif (STM32H7_DEV_ID == 0x480UL) +#define LL_UTILS_PACKAGETYPE_LQFP64 0x00000000UL /*!< LQFP64 package type */ +#define LL_UTILS_PACKAGETYPE_TFBGA100_LQFP100 0x00000001UL /*!< TFBGA100 or LQFP100 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP100_SMPS 0x00000002UL /*!< LQFP100 with SMPS package type */ +#define LL_UTILS_PACKAGETYPE_TFBGA100_SMPS 0x00000003UL /*!< TFBGA100 with SMPS package type */ +#define LL_UTILS_PACKAGETYPE_WLCSP132_SMPS 0x00000004UL /*!< WLCSP132 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP144 0x00000005UL /*!< LQFP144 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP144_SMPS 0x00000006UL /*!< LQFP144 with SMPS package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA169 0x00000007UL /*!< UFBGA169 package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA176_LQFP176 0x00000008UL /*!< UFBGA176 or LQFP176 package type */ +#define LL_UTILS_PACKAGETYPE_LQFP176_SMPS 0x00000009UL /*!< LQFP176 with SMPS package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA176_SMPS 0x0000000AUL /*!< UFBGA176 with SMPS package type */ +#define LL_UTILS_PACKAGETYPE_TFBGA216 0x0000000CUL /*!< TFBGA216 package type */ +#define LL_UTILS_PACKAGETYPE_TFBGA225 0x0000000EUL /*!< TFBGA225 package type */ +#elif (STM32H7_DEV_ID == 0x483UL) +#define LL_UTILS_PACKAGETYPE_VFQFPN68_INDUS LL_SYSCFG_VFQFPN68_INDUS_PACKAGE /*!< VFQFPN68 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_TFBGA100_LQFP100 LL_SYSCFG_TFBGA100_LQFP100_PACKAGE /*!< TFBGA100 or LQFP100 Legacy package type */ +#define LL_UTILS_PACKAGETYPE_LQFP100_INDUS LL_SYSCFG_LQFP100_INDUS_PACKAGE /*!< LQFP100 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_TFBGA100_INDUS LL_SYSCFG_TFBGA100_INDUS_PACKAGE /*!< TFBGA100 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_WLCSP115_INDUS LL_SYSCFG_WLCSP115_INDUS_PACKAGE /*!< WLCSP115 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_LQFP144 LL_SYSCFG_LQFP144_PACKAGE /*!< LQFP144 Legacy package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA144 LL_SYSCFG_UFBGA144_PACKAGE /*!< UFBGA144 Legacy package type */ +#define LL_UTILS_PACKAGETYPE_LQFP144_INDUS LL_SYSCFG_LQFP144_INDUS_PACKAGE /*!< LQFP144 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA169_INDUS LL_SYSCFG_UFBGA169_INDUS_PACKAGE /*!< UFBGA169 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_UFBGA176PLUS25_INDUS LL_SYSCFG_UFBGA176PLUS25_INDUS_PACKAGE /*!< UFBGA176+25 Industrial package type */ +#define LL_UTILS_PACKAGETYPE_LQFP176_INDUS LL_SYSCFG_LQFP176_INDUS_PACKAGE /*!< LQFP176 Industrial package type */ +#endif /* STM32H7_DEV_ID == 0x450UL */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions + * @{ + */ + +/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE + * @{ + */ + +/** + * @brief Get Word0 of the unique device identifier (UID based on 96 bits) + * @retval UID[31:0] + */ +__STATIC_INLINE uint32_t LL_GetUID_Word0(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS))); +} + +/** + * @brief Get Word1 of the unique device identifier (UID based on 96 bits) + * @retval UID[63:32] + */ +__STATIC_INLINE uint32_t LL_GetUID_Word1(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U)))); +} + +/** + * @brief Get Word2 of the unique device identifier (UID based on 96 bits) + * @retval UID[95:64] + */ +__STATIC_INLINE uint32_t LL_GetUID_Word2(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U)))); +} + +/** + * @brief Get Flash memory size + * @note This bitfield indicates the size of the device Flash memory expressed in + * Kbytes. As an example, 0x040 corresponds to 64 Kbytes. + * @retval FLASH_SIZE[15:0]: Flash memory size + */ +__STATIC_INLINE uint32_t LL_GetFlashSize(void) +{ + return (uint16_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS))); +} + +/** + * @brief Get Package type + * @retval Returned value can be one of the following values: + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP100 + * @arg @ref LL_UTILS_PACKAGETYPE_TQFP144 + * @arg @ref LL_UTILS_PACKAGETYPE_TQFP176_UFBGA176 + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP208_TFBGA240 + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP64 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_TFBGA100_LQFP100 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP100_SMPS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_TFBGA100_SMPS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_WLCSP132_SMPS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP144 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP144_SMPS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA169 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA176_LQFP176 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP176_SMPS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA176_SMPS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_TFBGA216 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_TFBGA225 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_VFQFPN68_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP100_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_TFBGA100_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_WLCSP115_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA144 (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP144_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA169_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_UFBGA176+25_INDUS (*) + * @arg @ref LL_UTILS_PACKAGETYPE_LQFP176_INDUS (*) + * + * (*) Packages available on some STM32H7 lines only. + * @note For some SM32H7 lines, enabling the SYSCFG clock is mandatory. + the SYSCFG clock enabling is ensured by LL_APB4_GRP1_EnableClock + */ +__STATIC_INLINE uint32_t LL_GetPackageType(void) +{ +#if defined(SYSCFG_PKGR_PKG) + + return LL_SYSCFG_GetPackage(); +#else + return (uint16_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS))); + +#endif /* SYSCFG_PKGR_PKG */ +} + +/** + * @} + */ + +/** @defgroup UTILS_LL_EF_DELAY DELAY + * @{ + */ + +/** + * @brief This function configures the Cortex-M SysTick source of the time base. + * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) + * @note When a RTOS is used, it is recommended to avoid changing the SysTick + * configuration by calling this function, for a delay use rather osDelay RTOS service. + * @param Ticks Number of ticks + * @retval None + */ +__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) +{ + /* Configure the SysTick to have interrupt in 1ms time base */ + SysTick->LOAD = (uint32_t)((HCLKFrequency / Ticks) - 1UL); /* set reload register */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable the Systick Timer */ +} + +void LL_Init1msTick(uint32_t CPU_Frequency); +void LL_mDelay(uint32_t Delay); + +/** + * @} + */ + +/** @defgroup UTILS_EF_SYSTEM SYSTEM + * @{ + */ + +void LL_SetSystemCoreClock(uint32_t CPU_Frequency); +ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, + uint32_t HSEBypass, + LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_SetFlashLatency(uint32_t HCLK_Frequency); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32H7xx_LL_UTILS_H */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/LICENSE.md b/Drivers/STM32H7xx_HAL_Driver/LICENSE.md new file mode 100644 index 0000000..479c4f6 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/LICENSE.md @@ -0,0 +1,27 @@ +Copyright 2017 STMicroelectronics. +All rights reserved. + +Redistribution and use in source and binary forms, with or without modification, +are permitted provided that the following conditions are met: + +1. Redistributions of source code must retain the above copyright notice, this +list of conditions and the following disclaimer. + +2. Redistributions in binary form must reproduce the above copyright notice, +this list of conditions and the following disclaimer in the documentation and/or +other materials provided with the distribution. + +3. Neither the name of the copyright holder nor the names of its contributors +may be used to endorse or promote products derived from this software without +specific prior written permission. + +THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND +ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED +WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR +ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON +ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. diff --git a/Drivers/STM32H7xx_HAL_Driver/LICENSE.txt b/Drivers/STM32H7xx_HAL_Driver/LICENSE.txt new file mode 100644 index 0000000..3edc4d1 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/LICENSE.txt @@ -0,0 +1,6 @@ +This software component is provided to you as part of a software package and +applicable license terms are in the Package_license file. If you received this +software component outside of a package or without applicable license terms, +the terms of the BSD-3-Clause license shall apply. +You may obtain a copy of the BSD-3-Clause at: +https://opensource.org/licenses/BSD-3-Clause diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c new file mode 100644 index 0000000..52cf63e --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c @@ -0,0 +1,1317 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal.c + * @author MCD Application Team + * @brief HAL module driver. + * This is the common part of the HAL initialization + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The common HAL driver contains a set of generic and common APIs that can be + used by the PPP peripheral drivers and the user to start using the HAL. + [..] + The HAL contains two APIs' categories: + (+) Common HAL APIs + (+) Services HAL APIs + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup HAL HAL + * @brief HAL module driver. + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** + * @brief STM32H7xx HAL Driver version number V1.11.0 + */ +#define __STM32H7xx_HAL_VERSION_MAIN (0x01UL) /*!< [31:24] main version */ +#define __STM32H7xx_HAL_VERSION_SUB1 (0x0BUL) /*!< [23:16] sub1 version */ +#define __STM32H7xx_HAL_VERSION_SUB2 (0x00UL) /*!< [15:8] sub2 version */ +#define __STM32H7xx_HAL_VERSION_RC (0x00UL) /*!< [7:0] release candidate */ +#define __STM32H7xx_HAL_VERSION ((__STM32H7xx_HAL_VERSION_MAIN << 24)\ + |(__STM32H7xx_HAL_VERSION_SUB1 << 16)\ + |(__STM32H7xx_HAL_VERSION_SUB2 << 8 )\ + |(__STM32H7xx_HAL_VERSION_RC)) + +#define IDCODE_DEVID_MASK ((uint32_t)0x00000FFF) +#define VREFBUF_TIMEOUT_VALUE (uint32_t)10 /* 10 ms */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Exported variables --------------------------------------------------------*/ + +/** @defgroup HAL_Exported_Variables HAL Exported Variables + * @{ + */ +__IO uint32_t uwTick; +uint32_t uwTickPrio = (1UL << __NVIC_PRIO_BITS); /* Invalid PRIO */ +HAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT; /* 1KHz */ +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup HAL_Private_Functions HAL Private Functions + * @{ + */ + +/** @defgroup HAL_Group1 Initialization and de-initialization Functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initializes the Flash interface the NVIC allocation and initial clock + configuration. It initializes the systick also when timeout is needed + and the backup domain when enabled. + (+) De-Initializes common part of the HAL. + (+) Configure The time base source to have 1ms time base with a dedicated + Tick interrupt priority. + (++) SysTick timer is used by default as source of time base, but user + can eventually implement his proper time base source (a general purpose + timer for example or other time source), keeping in mind that Time base + duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and + handled in milliseconds basis. + (++) Time base configuration function (HAL_InitTick ()) is called automatically + at the beginning of the program after reset by HAL_Init() or at any time + when clock is configured, by HAL_RCC_ClockConfig(). + (++) Source of time base is configured to generate interrupts at regular + time intervals. Care must be taken if HAL_Delay() is called from a + peripheral ISR process, the Tick interrupt line must have higher priority + (numerically lower) than the peripheral interrupt. Otherwise the caller + ISR process will be blocked. + (++) functions affecting time base configurations are declared as __weak + to make override possible in case of other implementations in user file. +@endverbatim + * @{ + */ + +/** + * @brief This function is used to initialize the HAL Library; it must be the first + * instruction to be executed in the main program (before to call any other + * HAL function), it performs the following: + * Configures the SysTick to generate an interrupt each 1 millisecond, + * which is clocked by the HSI (at this stage, the clock is not yet + * configured and thus the system is running from the internal HSI at 16 MHz). + * Set NVIC Group Priority to 4. + * Calls the HAL_MspInit() callback function defined in user file + * "stm32h7xx_hal_msp.c" to do the global low level hardware initialization + * + * @note SysTick is used as time base for the HAL_Delay() function, the application + * need to ensure that the SysTick time base is always set to 1 millisecond + * to have correct HAL operation. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_Init(void) +{ + +uint32_t common_system_clock; + +#if defined(DUAL_CORE) && defined(CORE_CM4) + /* Configure Cortex-M4 Instruction cache through ART accelerator */ + __HAL_RCC_ART_CLK_ENABLE(); /* Enable the Cortex-M4 ART Clock */ + __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL); /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */ + __HAL_ART_ENABLE(); /* Enable the Cortex-M4 ART */ +#endif /* DUAL_CORE && CORE_CM4 */ + + /* Set Interrupt Group Priority */ + HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); + + /* Update the SystemCoreClock global variable */ +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU); +#endif + + /* Update the SystemD2Clock global variable */ +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; +#endif /* DUAL_CORE && CORE_CM4 */ + + /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */ + if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) + { + return HAL_ERROR; + } + + /* Init the low level hardware */ + HAL_MspInit(); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief This function de-Initializes common part of the HAL and stops the systick. + * This function is optional. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DeInit(void) +{ + /* Reset of all peripherals */ + __HAL_RCC_AHB3_FORCE_RESET(); + __HAL_RCC_AHB3_RELEASE_RESET(); + + __HAL_RCC_AHB1_FORCE_RESET(); + __HAL_RCC_AHB1_RELEASE_RESET(); + + __HAL_RCC_AHB2_FORCE_RESET(); + __HAL_RCC_AHB2_RELEASE_RESET(); + + __HAL_RCC_AHB4_FORCE_RESET(); + __HAL_RCC_AHB4_RELEASE_RESET(); + + __HAL_RCC_APB3_FORCE_RESET(); + __HAL_RCC_APB3_RELEASE_RESET(); + + __HAL_RCC_APB1L_FORCE_RESET(); + __HAL_RCC_APB1L_RELEASE_RESET(); + + __HAL_RCC_APB1H_FORCE_RESET(); + __HAL_RCC_APB1H_RELEASE_RESET(); + + __HAL_RCC_APB2_FORCE_RESET(); + __HAL_RCC_APB2_RELEASE_RESET(); + + __HAL_RCC_APB4_FORCE_RESET(); + __HAL_RCC_APB4_RELEASE_RESET(); + + /* De-Init the low level hardware */ + HAL_MspDeInit(); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initializes the MSP. + * @retval None + */ +__weak void HAL_MspInit(void) +{ + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes the MSP. + * @retval None + */ +__weak void HAL_MspDeInit(void) +{ + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief This function configures the source of the time base. + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is reconfigured by HAL_RCC_ClockConfig(). + * @note In the default implementation, SysTick timer is the source of time base. + * It is used to generate interrupts at regular time intervals. + * Care must be taken if HAL_Delay() is called from a peripheral ISR process, + * The the SysTick interrupt must have higher priority (numerically lower) + * than the peripheral interrupt. Otherwise the caller ISR process will be blocked. + * The function is declared as __weak to be overwritten in case of other + * implementation in user file. + * @param TickPriority: Tick interrupt priority. + * @retval HAL status + */ +__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) +{ + /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/ + if((uint32_t)uwTickFreq == 0UL) + { + return HAL_ERROR; + } + + /* Configure the SysTick to have interrupt in 1ms time basis*/ + if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U) + { + return HAL_ERROR; + } + + /* Configure the SysTick IRQ priority */ + if (TickPriority < (1UL << __NVIC_PRIO_BITS)) + { + HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U); + uwTickPrio = TickPriority; + } + else + { + return HAL_ERROR; + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup HAL_Group2 HAL Control functions + * @brief HAL Control functions + * +@verbatim + =============================================================================== + ##### HAL Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Provide a tick value in millisecond + (+) Provide a blocking delay in millisecond + (+) Suspend the time base source interrupt + (+) Resume the time base source interrupt + (+) Get the HAL API driver version + (+) Get the device identifier + (+) Get the device revision identifier + (+) Enable/Disable Debug module during SLEEP mode + (+) Enable/Disable Debug module during STOP mode + (+) Enable/Disable Debug module during STANDBY mode + +@endverbatim + * @{ + */ + +/** + * @brief This function is called to increment a global variable "uwTick" + * used as application time base. + * @note In the default implementation, this variable is incremented each 1ms + * in Systick ISR. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_IncTick(void) +{ + uwTick += (uint32_t)uwTickFreq; +} + +/** + * @brief Provides a tick value in millisecond. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval tick value + */ +__weak uint32_t HAL_GetTick(void) +{ + return uwTick; +} + +/** + * @brief This function returns a tick priority. + * @retval tick priority + */ +uint32_t HAL_GetTickPrio(void) +{ + return uwTickPrio; +} + +/** + * @brief Set new tick Freq. + * @retval Status + */ +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq) +{ + HAL_StatusTypeDef status = HAL_OK; + HAL_TickFreqTypeDef prevTickFreq; + + assert_param(IS_TICKFREQ(Freq)); + + if (uwTickFreq != Freq) + { + + /* Back up uwTickFreq frequency */ + prevTickFreq = uwTickFreq; + + /* Update uwTickFreq global variable used by HAL_InitTick() */ + uwTickFreq = Freq; + + /* Apply the new tick Freq */ + status = HAL_InitTick(uwTickPrio); + if (status != HAL_OK) + { + /* Restore previous tick frequency */ + uwTickFreq = prevTickFreq; + } + } + + return status; +} + +/** + * @brief Return tick frequency. + * @retval tick period in Hz + */ +HAL_TickFreqTypeDef HAL_GetTickFreq(void) +{ + return uwTickFreq; +} + +/** + * @brief This function provides minimum delay (in milliseconds) based + * on variable incremented. + * @note In the default implementation , SysTick timer is the source of time base. + * It is used to generate interrupts at regular time intervals where uwTick + * is incremented. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @param Delay specifies the delay time length, in milliseconds. + * @retval None + */ +__weak void HAL_Delay(uint32_t Delay) +{ + uint32_t tickstart = HAL_GetTick(); + uint32_t wait = Delay; + + /* Add a freq to guarantee minimum wait */ + if (wait < HAL_MAX_DELAY) + { + wait += (uint32_t)(uwTickFreq); + } + + while ((HAL_GetTick() - tickstart) < wait) + { + } +} + +/** + * @brief Suspend Tick increment. + * @note In the default implementation , SysTick timer is the source of time base. It is + * used to generate interrupts at regular time intervals. Once HAL_SuspendTick() + * is called, the the SysTick interrupt will be disabled and so Tick increment + * is suspended. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_SuspendTick(void) +{ + /* Disable SysTick Interrupt */ + SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk; +} + +/** + * @brief Resume Tick increment. + * @note In the default implementation , SysTick timer is the source of time base. It is + * used to generate interrupts at regular time intervals. Once HAL_ResumeTick() + * is called, the the SysTick interrupt will be enabled and so Tick increment + * is resumed. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_ResumeTick(void) +{ + /* Enable SysTick Interrupt */ + SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; +} + +/** + * @brief Returns the HAL revision + * @retval version : 0xXYZR (8bits for each decimal, R for RC) + */ +uint32_t HAL_GetHalVersion(void) +{ + return __STM32H7xx_HAL_VERSION; +} + +/** + * @brief Returns the device revision identifier. + * @retval Device revision identifier + */ +uint32_t HAL_GetREVID(void) +{ + return((DBGMCU->IDCODE) >> 16); +} + +/** + * @brief Returns the device identifier. + * @retval Device identifier + */ +uint32_t HAL_GetDEVID(void) +{ + return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK); +} + +/** + * @brief Return the first word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw0(void) +{ + return(READ_REG(*((uint32_t *)UID_BASE))); +} + +/** + * @brief Return the second word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw1(void) +{ + return(READ_REG(*((uint32_t *)(UID_BASE + 4U)))); +} + +/** + * @brief Return the third word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw2(void) +{ + return(READ_REG(*((uint32_t *)(UID_BASE + 8U)))); +} + +/** + * @brief Configure the internal voltage reference buffer voltage scale. + * @param VoltageScaling specifies the output voltage to achieve + * This parameter can be one of the following values: + * @arg SYSCFG_VREFBUF_VOLTAGE_SCALE0: VREF_OUT1 around 2.5 V. + * This requires VDDA equal to or higher than 2.8 V. + * @arg SYSCFG_VREFBUF_VOLTAGE_SCALE1: VREF_OUT2 around 2.048 V. + * This requires VDDA equal to or higher than 2.4 V. + * @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREF_OUT3 around 1.8 V. + * This requires VDDA equal to or higher than 2.1 V. + * @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT4 around 1.5 V. + * This requires VDDA equal to or higher than 1.8 V. + * @retval None + */ +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling)); + + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling); +} + +/** + * @brief Configure the internal voltage reference buffer high impedance mode. + * @param Mode specifies the high impedance mode + * This parameter can be one of the following values: + * @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output. + * @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance. + * @retval None + */ +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode)); + + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode); +} + +/** + * @brief Tune the Internal Voltage Reference buffer (VREFBUF). + * @retval None + */ +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue)); + + MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue); +} + +/** + * @brief Enable the Internal Voltage Reference buffer (VREFBUF). + * @retval HAL_OK/HAL_TIMEOUT + */ +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void) +{ + uint32_t tickstart; + + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait for VRR bit */ + while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL) + { + if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @brief Disable the Internal Voltage Reference buffer (VREFBUF). + * + * @retval None + */ +void HAL_SYSCFG_DisableVREFBUF(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +#if defined(SYSCFG_PMCR_EPIS_SEL) +/** + * @brief Ethernet PHY Interface Selection either MII or RMII + * @param SYSCFG_ETHInterface: Selects the Ethernet PHY interface + * This parameter can be one of the following values: + * @arg SYSCFG_ETH_MII : Select the Media Independent Interface + * @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface + * @retval None + */ +void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface)); + + MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface)); +} +#endif /* SYSCFG_PMCR_EPIS_SEL */ + +/** + * @brief Analog Switch control for dual analog pads. + * @param SYSCFG_AnalogSwitch: Selects the analog pad + * This parameter can be one or a combination of the following values: + * @arg SYSCFG_SWITCH_PA0 : Select PA0 analog switch + * @arg SYSCFG_SWITCH_PA1: Select PA1 analog switch + * @arg SYSCFG_SWITCH_PC2 : Select PC2 analog switch + * @arg SYSCFG_SWITCH_PC3: Select PC3 analog switch + * @param SYSCFG_SwitchState: Open or Close the analog switch between dual pads (PXn and PXn_C) + * This parameter can be one or a combination of the following values: + * @arg SYSCFG_SWITCH_PA0_OPEN + * @arg SYSCFG_SWITCH_PA0_CLOSE + * @arg SYSCFG_SWITCH_PA1_OPEN + * @arg SYSCFG_SWITCH_PA1_CLOSE + * @arg SYSCFG_SWITCH_PC2_OPEN + * @arg SYSCFG_SWITCH_PC2_CLOSE + * @arg SYSCFG_SWITCH_PC3_OPEN + * @arg SYSCFG_SWITCH_PC3_CLOSE + * @retval None + */ + +void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState ) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch)); + assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState)); + + MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState)); +} + +#if defined(SYSCFG_PMCR_BOOSTEN) +/** + * @brief Enables the booster to reduce the total harmonic distortion of the analog + * switch when the supply voltage is lower than 2.7 V. + * @note Activating the booster allows to guaranty the analog switch AC performance + * when the supply voltage is below 2.7 V: in this case, the analog switch + * performance is the same on the full voltage range + * @retval None + */ +void HAL_SYSCFG_EnableBOOST(void) +{ + SET_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ; +} + +/** + * @brief Disables the booster + * @note Activating the booster allows to guaranty the analog switch AC performance + * when the supply voltage is below 2.7 V: in this case, the analog switch + * performance is the same on the full voltage range + * @retval None + */ +void HAL_SYSCFG_DisableBOOST(void) +{ + CLEAR_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ; +} +#endif /* SYSCFG_PMCR_BOOSTEN */ + +#if defined (SYSCFG_UR2_BOOT_ADD0) || defined (SYSCFG_UR2_BCM7_ADD0) +/** + * @brief BootCM7 address 0 configuration + * @param BootRegister :Specifies the Boot Address register (Address0 or Address1) + * This parameter can be one of the following values: + * @arg SYSCFG_BOOT_ADDR0 : Select the boot address0 + * @arg SYSCFG_BOOT_ADDR1: Select the boot address1 + * @param BootAddress :Specifies the CM7 Boot Address to be loaded in Address0 or Address1 + * @retval None + */ +void HAL_SYSCFG_CM7BootAddConfig(uint32_t BootRegister, uint32_t BootAddress) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_BOOT_REGISTER(BootRegister)); + assert_param(IS_SYSCFG_BOOT_ADDRESS(BootAddress)); + if ( BootRegister == SYSCFG_BOOT_ADDR0 ) + { + /* Configure CM7 BOOT ADD0 */ +#if defined(DUAL_CORE) + MODIFY_REG(SYSCFG->UR2, SYSCFG_UR2_BCM7_ADD0, ((BootAddress >> 16) << SYSCFG_UR2_BCM7_ADD0_Pos)); +#else + MODIFY_REG(SYSCFG->UR2, SYSCFG_UR2_BOOT_ADD0, ((BootAddress >> 16) << SYSCFG_UR2_BOOT_ADD0_Pos)); +#endif /*DUAL_CORE*/ + } + else + { + /* Configure CM7 BOOT ADD1 */ +#if defined(DUAL_CORE) + MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BCM7_ADD1, (BootAddress >> 16)); +#else + MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BOOT_ADD1, (BootAddress >> 16)); +#endif /*DUAL_CORE*/ + } +} +#endif /* SYSCFG_UR2_BOOT_ADD0 || SYSCFG_UR2_BCM7_ADD0 */ + +#if defined(DUAL_CORE) +/** + * @brief BootCM4 address 0 configuration + * @param BootRegister :Specifies the Boot Address register (Address0 or Address1) + * This parameter can be one of the following values: + * @arg SYSCFG_BOOT_ADDR0 : Select the boot address0 + * @arg SYSCFG_BOOT_ADDR1: Select the boot address1 + * @param BootAddress :Specifies the CM4 Boot Address to be loaded in Address0 or Address1 + * @retval None + */ +void HAL_SYSCFG_CM4BootAddConfig(uint32_t BootRegister, uint32_t BootAddress) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_BOOT_REGISTER(BootRegister)); + assert_param(IS_SYSCFG_BOOT_ADDRESS(BootAddress)); + + if ( BootRegister == SYSCFG_BOOT_ADDR0 ) + { + /* Configure CM4 BOOT ADD0 */ + MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BCM4_ADD0, ((BootAddress >> 16)<< SYSCFG_UR3_BCM4_ADD0_Pos)); + } + + else + { + /* Configure CM4 BOOT ADD1 */ + MODIFY_REG(SYSCFG->UR4, SYSCFG_UR4_BCM4_ADD1, (BootAddress >> 16)); + } +} + +/** + * @brief Enables the Cortex-M7 boot + * @retval None + */ +void HAL_SYSCFG_EnableCM7BOOT(void) +{ + SET_BIT(SYSCFG->UR1, SYSCFG_UR1_BCM7); +} + +/** + * @brief Disables the Cortex-M7 boot + * @note Disabling the boot will gate the CPU clock + * @retval None + */ +void HAL_SYSCFG_DisableCM7BOOT(void) +{ + CLEAR_BIT(SYSCFG->UR1, SYSCFG_UR1_BCM7) ; +} + +/** + * @brief Enables the Cortex-M4 boot + * @retval None + */ +void HAL_SYSCFG_EnableCM4BOOT(void) +{ + SET_BIT(SYSCFG->UR1, SYSCFG_UR1_BCM4); +} + +/** + * @brief Disables the Cortex-M4 boot + * @note Disabling the boot will gate the CPU clock + * @retval None + */ +void HAL_SYSCFG_DisableCM4BOOT(void) +{ + CLEAR_BIT(SYSCFG->UR1, SYSCFG_UR1_BCM4); +} +#endif /*DUAL_CORE*/ +/** + * @brief Enables the I/O Compensation Cell. + * @note The I/O compensation cell can be used only when the device supply + * voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V. + * @retval None + */ +void HAL_EnableCompensationCell(void) +{ + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ; +} + +/** + * @brief Power-down the I/O Compensation Cell. + * @note The I/O compensation cell can be used only when the device supply + * voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V. + * @retval None + */ +void HAL_DisableCompensationCell(void) +{ + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN); +} + + +/** + * @brief To Enable optimize the I/O speed when the product voltage is low. + * @note This bit is active only if PRODUCT_BELOW_25V user option bit is set. It must be + * used only if the product supply voltage is below 2.5 V. Setting this bit when VDD is + * higher than 2.5 V might be destructive. + * @retval None + */ +void HAL_SYSCFG_EnableIOSpeedOptimize(void) +{ +#if defined(SYSCFG_CCCSR_HSLV) + SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV); +#else + SET_BIT(SYSCFG->CCCSR, (SYSCFG_CCCSR_HSLV0| SYSCFG_CCCSR_HSLV1 | SYSCFG_CCCSR_HSLV2 | SYSCFG_CCCSR_HSLV3)); +#endif /* SYSCFG_CCCSR_HSLV */ +} + +/** + * @brief To Disable optimize the I/O speed when the product voltage is low. + * @note This bit is active only if PRODUCT_BELOW_25V user option bit is set. It must be + * used only if the product supply voltage is below 2.5 V. Setting this bit when VDD is + * higher than 2.5 V might be destructive. + * @retval None + */ +void HAL_SYSCFG_DisableIOSpeedOptimize(void) +{ +#if defined(SYSCFG_CCCSR_HSLV) + CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV); +#else + CLEAR_BIT(SYSCFG->CCCSR, (SYSCFG_CCCSR_HSLV0| SYSCFG_CCCSR_HSLV1 | SYSCFG_CCCSR_HSLV2 | SYSCFG_CCCSR_HSLV3)); +#endif /* SYSCFG_CCCSR_HSLV */ +} + +/** + * @brief Code selection for the I/O Compensation cell + * @param SYSCFG_CompCode: Selects the code to be applied for the I/O compensation cell + * This parameter can be one of the following values: + * @arg SYSCFG_CELL_CODE : Select Code from the cell (available in the SYSCFG_CCVR) + * @arg SYSCFG_REGISTER_CODE: Select Code from the SYSCFG compensation cell code register (SYSCFG_CCCR) + * @retval None + */ +void HAL_SYSCFG_CompensationCodeSelect(uint32_t SYSCFG_CompCode) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_CODE_SELECT(SYSCFG_CompCode)); + MODIFY_REG(SYSCFG->CCCSR, SYSCFG_CCCSR_CS, (uint32_t)(SYSCFG_CompCode)); +} + +/** + * @brief Code selection for the I/O Compensation cell + * @param SYSCFG_PMOSCode: PMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @param SYSCFG_NMOSCode: NMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @retval None + */ +void HAL_SYSCFG_CompensationCodeConfig(uint32_t SYSCFG_PMOSCode, uint32_t SYSCFG_NMOSCode ) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_CODE_CONFIG(SYSCFG_PMOSCode)); + assert_param(IS_SYSCFG_CODE_CONFIG(SYSCFG_NMOSCode)); + MODIFY_REG(SYSCFG->CCCR, SYSCFG_CCCR_NCC|SYSCFG_CCCR_PCC, (((uint32_t)(SYSCFG_PMOSCode)<< 4)|(uint32_t)(SYSCFG_NMOSCode)) ); +} + +#if defined(SYSCFG_CCCR_NCC_MMC) +/** + * @brief Code selection for the I/O Compensation cell + * @param SYSCFG_PMOSCode: VDDMMC PMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @param SYSCFG_NMOSCode: VDDMMC NMOS compensation code + * This code is applied to the I/O compensation cell when the CS bit of the + * SYSCFG_CMPCR is set + * @retval None + */ +void HAL_SYSCFG_VDDMMC_CompensationCodeConfig(uint32_t SYSCFG_PMOSCode, uint32_t SYSCFG_NMOSCode ) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_CODE_CONFIG(SYSCFG_PMOSCode)); + assert_param(IS_SYSCFG_CODE_CONFIG(SYSCFG_NMOSCode)); + MODIFY_REG(SYSCFG->CCCR, (SYSCFG_CCCR_NCC_MMC | SYSCFG_CCCR_PCC_MMC), (((uint32_t)(SYSCFG_PMOSCode)<< 4)|(uint32_t)(SYSCFG_NMOSCode)) ); +} +#endif /* SYSCFG_CCCR_NCC_MMC */ + +#if defined(SYSCFG_ADC2ALT_ADC2_ROUT0) +/** @brief SYSCFG ADC2 internal input alternate connection macros + * @param Adc2AltRout0 This parameter can be a value of : + * @arg @ref SYSCFG_ADC2_ROUT0_DAC1_1 DAC1_out1 connected to ADC2 VINP[16] + * @arg @ref SYSCFG_ADC2_ROUT0_VBAT4 VBAT/4 connected to ADC2 VINP[16] + */ +void HAL_SYSCFG_ADC2ALT_Rout0Config(uint32_t Adc2AltRout0) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_ADC2ALT_ROUT0(Adc2AltRout0)); + + MODIFY_REG(SYSCFG->ADC2ALT, SYSCFG_ADC2ALT_ADC2_ROUT0, Adc2AltRout0); +} +/** + * @} + */ +#endif /*SYSCFG_ADC2ALT_ADC2_ROUT0*/ + +#if defined(SYSCFG_ADC2ALT_ADC2_ROUT1) +/** @brief SYSCFG ADC2 internal input alternate connection macros + * @param Adc2AltRout1 This parameter can be a value of : + * @arg @ref SYSCFG_ADC2_ROUT1_DAC1_2 DAC1_out2 connected to ADC2 VINP[17] + * @arg @ref SYSCFG_ADC2_ROUT1_VREFINT VREFINT connected to ADC2 VINP[17] + */ +void HAL_SYSCFG_ADC2ALT_Rout1Config(uint32_t Adc2AltRout1) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_ADC2ALT_ROUT1(Adc2AltRout1)); + + MODIFY_REG(SYSCFG->ADC2ALT, SYSCFG_ADC2ALT_ADC2_ROUT1, Adc2AltRout1); +} +/** + * @} + */ +#endif /*SYSCFG_ADC2ALT_ADC2_ROUT1*/ + +/** + * @brief Enable the Debug Module during Domain1/CDomain SLEEP mode + * @retval None + */ +void HAL_DBGMCU_EnableDBGSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1); +} + +/** + * @brief Disable the Debug Module during Domain1/CDomain SLEEP mode + * @retval None + */ +void HAL_DBGMCU_DisableDBGSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1); +} + + +/** + * @brief Enable the Debug Module during Domain1/CDomain STOP mode + * @retval None + */ +void HAL_DBGMCU_EnableDBGStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1); +} + +/** + * @brief Disable the Debug Module during Domain1/CDomain STOP mode + * @retval None + */ +void HAL_DBGMCU_DisableDBGStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1); +} + +/** + * @brief Enable the Debug Module during Domain1/CDomain STANDBY mode + * @retval None + */ +void HAL_DBGMCU_EnableDBGStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1); +} + +/** + * @brief Disable the Debug Module during Domain1/CDomain STANDBY mode + * @retval None + */ +void HAL_DBGMCU_DisableDBGStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1); +} + +#if defined(DUAL_CORE) +/** + * @brief Enable the Debug Module during Domain1 SLEEP mode + * @retval None + */ +void HAL_EnableDomain2DBGSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD2); +} + +/** + * @brief Disable the Debug Module during Domain2 SLEEP mode + * @retval None + */ +void HAL_DisableDomain2DBGSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD2); +} + +/** + * @brief Enable the Debug Module during Domain2 STOP mode + * @retval None + */ +void HAL_EnableDomain2DBGStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD2); +} + +/** + * @brief Disable the Debug Module during Domain2 STOP mode + * @retval None + */ +void HAL_DisableDomain2DBGStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD2); +} + +/** + * @brief Enable the Debug Module during Domain2 STANDBY mode + * @retval None + */ +void HAL_EnableDomain2DBGStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD2); +} + +/** + * @brief Disable the Debug Module during Domain2 STANDBY mode + * @retval None + */ +void HAL_DisableDomain2DBGStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD2); +} +#endif /*DUAL_CORE*/ + +#if defined(DBGMCU_CR_DBG_STOPD3) +/** + * @brief Enable the Debug Module during Domain3/SRDomain STOP mode + * @retval None + */ +void HAL_EnableDomain3DBGStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD3); +} + +/** + * @brief Disable the Debug Module during Domain3/SRDomain STOP mode + * @retval None + */ +void HAL_DisableDomain3DBGStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD3); +} +#endif /*DBGMCU_CR_DBG_STOPD3*/ + +#if defined(DBGMCU_CR_DBG_STANDBYD3) +/** + * @brief Enable the Debug Module during Domain3/SRDomain STANDBY mode + * @retval None + */ +void HAL_EnableDomain3DBGStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD3); +} + +/** + * @brief Disable the Debug Module during Domain3/SRDomain STANDBY mode + * @retval None + */ +void HAL_DisableDomain3DBGStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD3); +} +#endif /*DBGMCU_CR_DBG_STANDBYD3*/ + +/** + * @brief Set the FMC Memory Mapping Swapping config. + * @param BankMapConfig: Defines the FMC Bank mapping configuration. This parameter can be + FMC_SWAPBMAP_DISABLE, FMC_SWAPBMAP_SDRAM_SRAM, FMC_SWAPBMAP_SDRAMB2 + * @retval HAL state + */ +void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig) +{ + /* Check the parameter */ + assert_param(IS_FMC_SWAPBMAP_MODE(BankMapConfig)); + MODIFY_REG(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP, BankMapConfig); +} + +/** + * @brief Get FMC Bank mapping mode. + * @retval The FMC Bank mapping mode. This parameter can be + FMC_SWAPBMAP_DISABLE, FMC_SWAPBMAP_SDRAM_SRAM, FMC_SWAPBMAP_SDRAMB2 +*/ +uint32_t HAL_GetFMCMemorySwappingConfig(void) +{ + return READ_BIT(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP); +} + +/** + * @brief Configure the EXTI input event line edge + * @note No edge configuration for direct lines but for configurable lines:(EXTI_LINE0..EXTI_LINE21), + * EXTI_LINE49,EXTI_LINE51,EXTI_LINE82,EXTI_LINE84,EXTI_LINE85 and EXTI_LINE86. + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0....EXTI_LINE87)excluding :line45, line81,line83 which are reserved + * @param EXTI_Edge: Specifies EXTI line Edge used. + * This parameter can be one of the following values : + * @arg EXTI_RISING_EDGE : Configurable line, with Rising edge trigger detection + * @arg EXTI_FALLING_EDGE: Configurable line, with Falling edge trigger detection + * @retval None + */ +void HAL_EXTI_EdgeConfig(uint32_t EXTI_Line , uint32_t EXTI_Edge ) +{ + /* Check the parameter */ + assert_param(IS_HAL_EXTI_CONFIG_LINE(EXTI_Line)); + assert_param(IS_EXTI_EDGE_LINE(EXTI_Edge)); + + /* Clear Rising Falling edge configuration */ + CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + CLEAR_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + + if( (EXTI_Edge & EXTI_RISING_EDGE) == EXTI_RISING_EDGE) + { + SET_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + if( (EXTI_Edge & EXTI_FALLING_EDGE) == EXTI_FALLING_EDGE) + { + SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } +} + +/** + * @brief Generates a Software interrupt on selected EXTI line. + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0..EXTI_LINE21),EXTI_LINE49,EXTI_LINE51,EXTI_LINE82,EXTI_LINE84,EXTI_LINE85 and EXTI_LINE86. + * @retval None + */ +void HAL_EXTI_GenerateSWInterrupt(uint32_t EXTI_Line) +{ + /* Check the parameters */ + assert_param(IS_HAL_EXTI_CONFIG_LINE(EXTI_Line)); + + SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->SWIER1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); +} + + +/** + * @brief Clears the EXTI's line pending flags for Domain D1 + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0....EXTI_LINE87)excluding :line45, line81,line83 which are reserved + * @retval None + */ +void HAL_EXTI_D1_ClearFlag(uint32_t EXTI_Line) +{ + /* Check the parameters */ + assert_param(IS_EXTI_D1_LINE(EXTI_Line)); + WRITE_REG(*(__IO uint32_t *) (((uint32_t) &(EXTI_D1->PR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + +} + +#if defined(DUAL_CORE) +/** + * @brief Clears the EXTI's line pending flags for Domain D2 + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0....EXTI_LINE87)excluding :line45, line81,line83 which are reserved + * @retval None + */ +void HAL_EXTI_D2_ClearFlag(uint32_t EXTI_Line) +{ + /* Check the parameters */ + assert_param(IS_EXTI_D2_LINE(EXTI_Line)); + WRITE_REG(*(__IO uint32_t *) (((uint32_t) &(EXTI_D2->PR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); +} + +#endif /*DUAL_CORE*/ +/** + * @brief Configure the EXTI input event line for Domain D1 + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0....EXTI_LINE87)excluding :line45, line81,line83 which are reserved + * @param EXTI_Mode: Specifies which EXTI line is used as interrupt or an event. + * This parameter can be one or a combination of the following values : + * @arg EXTI_MODE_IT : Interrupt Mode selected + * @arg EXTI_MODE_EVT : Event Mode selected + * @param EXTI_LineCmd controls (Enable/Disable) the EXTI line. + + * @retval None + */ +void HAL_EXTI_D1_EventInputConfig(uint32_t EXTI_Line , uint32_t EXTI_Mode, uint32_t EXTI_LineCmd ) +{ + /* Check the parameter */ + assert_param(IS_EXTI_D1_LINE(EXTI_Line)); + assert_param(IS_EXTI_MODE_LINE(EXTI_Mode)); + + if( (EXTI_Mode & EXTI_MODE_IT) == EXTI_MODE_IT) + { + if( EXTI_LineCmd == 0UL) + { + /* Clear EXTI line configuration */ + CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI_D1->IMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)),(uint32_t)(1UL << (EXTI_Line & 0x1FUL)) ); + } + else + { + SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI_D1->IMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + } + + if( (EXTI_Mode & EXTI_MODE_EVT) == EXTI_MODE_EVT) + { + if( EXTI_LineCmd == 0UL) + { + /* Clear EXTI line configuration */ + CLEAR_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI_D1->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + else + { + SET_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI_D1->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + } +} + +#if defined(DUAL_CORE) +/** + * @brief Configure the EXTI input event line for Domain D2 + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0....EXTI_LINE87)excluding :line45, line81,line83 which are reserved + * @param EXTI_Mode: Specifies which EXTI line is used as interrupt or an event. + * This parameter can be one or a combination of the following values : + * @arg EXTI_MODE_IT : Interrupt Mode selected + * @arg EXTI_MODE_EVT : Event Mode selected + * @param EXTI_LineCmd controls (Enable/Disable) the EXTI line. + + * @retval None + */ +void HAL_EXTI_D2_EventInputConfig(uint32_t EXTI_Line , uint32_t EXTI_Mode, uint32_t EXTI_LineCmd ) +{ + /* Check the parameter */ + assert_param(IS_EXTI_D2_LINE(EXTI_Line)); + assert_param(IS_EXTI_MODE_LINE(EXTI_Mode)); + + if( (EXTI_Mode & EXTI_MODE_IT) == EXTI_MODE_IT) + { + if( EXTI_LineCmd == 0UL) + { + /* Clear EXTI line configuration */ + CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI_D2->IMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)),(uint32_t)(1UL << (EXTI_Line & 0x1FUL)) ); + } + else + { + SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI_D2->IMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + } + + if( (EXTI_Mode & EXTI_MODE_EVT) == EXTI_MODE_EVT) + { + if( EXTI_LineCmd == 0UL) + { + /* Clear EXTI line configuration */ + CLEAR_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI_D2->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + else + { + SET_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI_D2->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + } +} +#endif /*DUAL_CORE*/ + +/** + * @brief Configure the EXTI input event line for Domain D3 + * @param EXTI_Line: Specifies the EXTI LINE, it can be one of the following values, + * (EXTI_LINE0...EXTI_LINE15),(EXTI_LINE19...EXTI_LINE21),EXTI_LINE25, EXTI_LINE34, + * EXTI_LINE35,EXTI_LINE41,(EXTI_LINE48...EXTI_LINE53) + * @param EXTI_LineCmd controls (Enable/Disable) the EXTI line. + * @param EXTI_ClearSrc: Specifies the clear source of D3 pending event. + * This parameter can be one of the following values : + * @arg BDMA_CH6_CLEAR : BDMA ch6 event selected as D3 domain pendclear source + * @arg BDMA_CH7_CLEAR : BDMA ch7 event selected as D3 domain pendclear source + * @arg LPTIM4_OUT_CLEAR : LPTIM4 out selected as D3 domain pendclear source + * @arg LPTIM5_OUT_CLEAR : LPTIM5 out selected as D3 domain pendclear source + * @retval None + */ +void HAL_EXTI_D3_EventInputConfig(uint32_t EXTI_Line, uint32_t EXTI_LineCmd , uint32_t EXTI_ClearSrc ) +{ + __IO uint32_t *pRegv; + + /* Check the parameter */ + assert_param(IS_EXTI_D3_LINE(EXTI_Line)); + assert_param(IS_EXTI_D3_CLEAR(EXTI_ClearSrc)); + + if( EXTI_LineCmd == 0UL) + { + /* Clear EXTI line configuration */ + CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->D3PMR1)) + ((EXTI_Line >> 5 ) * 0x20UL)),(uint32_t)(1UL << (EXTI_Line & 0x1FUL)) ); + } + else + { + SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->D3PMR1)) +((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL))); + } + + if(((EXTI_Line>>4)%2UL) == 0UL) + { + pRegv = (__IO uint32_t *) (((uint32_t) &(EXTI->D3PCR1L)) + ((EXTI_Line >> 5 ) * 0x20UL)); + } + else + { + pRegv = (__IO uint32_t *) (((uint32_t) &(EXTI->D3PCR1H)) + ((EXTI_Line >> 5 ) * 0x20UL)); + } + MODIFY_REG(*pRegv, (uint32_t)(3UL << ((EXTI_Line*2UL) & 0x1FUL)), (uint32_t)(EXTI_ClearSrc << ((EXTI_Line*2UL) & 0x1FUL))); + +} + + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c new file mode 100644 index 0000000..05730c1 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c @@ -0,0 +1,531 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_cortex.c + * @author MCD Application Team + * @brief CORTEX HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the CORTEX: + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + + [..] + *** How to configure Interrupts using CORTEX HAL driver *** + =========================================================== + [..] + This section provides functions allowing to configure the NVIC interrupts (IRQ). + The Cortex-M exceptions are managed by CMSIS functions. + + (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() + function according to the following table. + (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). + (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ(). + (#) please refer to programming manual for details in how to configure priority. + + -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. + The pending IRQ priority will be managed only by the sub priority. + + -@- IRQ priority order (sorted by highest to lowest priority): + (+@) Lowest preemption priority + (+@) Lowest sub priority + (+@) Lowest hardware priority (IRQ number) + + [..] + *** How to configure Systick using CORTEX HAL driver *** + ======================================================== + [..] + Setup SysTick Timer for time base. + + (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which + is a CMSIS function that: + (++) Configures the SysTick Reload register with value passed as function parameter. + (++) Configures the SysTick IRQ priority to the lowest value (0x0F). + (++) Resets the SysTick Counter register. + (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK). + (++) Enables the SysTick Interrupt. + (++) Starts the SysTick Counter. + + (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro + HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the + HAL_SYSTICK_Config() function call. The HAL_SYSTICK_CLKSourceConfig() macro is defined + inside the stm32h7xx_hal_cortex.h file. + + (+) You can change the SysTick IRQ priority by calling the + HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function + call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function. + + (+) To adjust the SysTick time base, use the following formula: + + Reload Value = SysTick Counter Clock (Hz) x Desired Time base (s) + (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function + (++) Reload Value should not exceed 0xFFFFFF + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup CORTEX CORTEX + * @brief CORTEX HAL module driver + * @{ + */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions + * @{ + */ + + +/** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + ============================================================================== + ##### Initialization and de-initialization functions ##### + ============================================================================== + [..] + This section provides the CORTEX HAL driver functions allowing to configure Interrupts + Systick functionalities + +@endverbatim + * @{ + */ + + +/** + * @brief Sets the priority grouping field (preemption priority and subpriority) + * using the required unlock sequence. + * @param PriorityGroup The priority grouping bits length. + * This parameter can be one of the following values: + * @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority + * 4 bits for subpriority + * @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority + * 3 bits for subpriority + * @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority + * 2 bits for subpriority + * @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority + * 1 bits for subpriority + * @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority + * 0 bits for subpriority + * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. + * The pending IRQ priority will be managed only by the subpriority. + * @retval None + */ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + + /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */ + NVIC_SetPriorityGrouping(PriorityGroup); +} + +/** + * @brief Sets the priority of an interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @param PreemptPriority The preemption priority for the IRQn channel. + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority + * @param SubPriority the subpriority level for the IRQ channel. + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority. + * @retval None + */ +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t prioritygroup; + + /* Check the parameters */ + assert_param(IS_NVIC_SUB_PRIORITY(SubPriority)); + assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority)); + + prioritygroup = NVIC_GetPriorityGrouping(); + + NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority)); +} + +/** + * @brief Enables a device specific interrupt in the NVIC interrupt controller. + * @note To configure interrupts priority correctly, the NVIC_PriorityGroupConfig() + * function should be called before. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval None + */ +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Enable interrupt */ + NVIC_EnableIRQ(IRQn); +} + +/** + * @brief Disables a device specific interrupt in the NVIC interrupt controller. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval None + */ +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Disable interrupt */ + NVIC_DisableIRQ(IRQn); +} + +/** + * @brief Initiates a system reset request to reset the MCU. + * @retval None + */ +void HAL_NVIC_SystemReset(void) +{ + /* System Reset */ + NVIC_SystemReset(); +} + +/** + * @brief Initializes the System Timer and its interrupt, and starts the System Tick Timer. + * Counter is in free running mode to generate periodic interrupts. + * @param TicksNumb Specifies the ticks Number of ticks between two interrupts. + * @retval status - 0 Function succeeded. + * - 1 Function failed. + */ +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) +{ + return SysTick_Config(TicksNumb); +} +/** + * @} + */ + +/** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions + * @brief Cortex control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to control the CORTEX + (NVIC, SYSTICK, MPU) functionalities. + + +@endverbatim + * @{ + */ +#if (__MPU_PRESENT == 1) +/** + * @brief Disables the MPU + * @retval None + */ +void HAL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + + /* Disable fault exceptions */ + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; + + /* Disable the MPU and clear the control register*/ + MPU->CTRL = 0; +} + +/** + * @brief Enables the MPU + * @param MPU_Control Specifies the control mode of the MPU during hard fault, + * NMI, FAULTMASK and privileged access to the default memory + * This parameter can be one of the following values: + * @arg MPU_HFNMI_PRIVDEF_NONE + * @arg MPU_HARDFAULT_NMI + * @arg MPU_PRIVILEGED_DEFAULT + * @arg MPU_HFNMI_PRIVDEF + * @retval None + */ +void HAL_MPU_Enable(uint32_t MPU_Control) +{ + /* Enable the MPU */ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; + + /* Enable fault exceptions */ + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; + + /* Ensure MPU setting take effects */ + __DSB(); + __ISB(); +} +/** + * @brief Initializes and configures the Region and the memory to be protected. + * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains + * the initialization and configuration information. + * @retval None + */ +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init) +{ + /* Check the parameters */ + assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number)); + assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable)); + + /* Set the Region number */ + MPU->RNR = MPU_Init->Number; + + if ((MPU_Init->Enable) != 0UL) + { + /* Check the parameters */ + assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec)); + assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission)); + assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField)); + assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable)); + assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); + assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable)); + assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable)); + assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size)); + + MPU->RBAR = MPU_Init->BaseAddress; + MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) | + ((uint32_t)MPU_Init->AccessPermission << MPU_RASR_AP_Pos) | + ((uint32_t)MPU_Init->TypeExtField << MPU_RASR_TEX_Pos) | + ((uint32_t)MPU_Init->IsShareable << MPU_RASR_S_Pos) | + ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | + ((uint32_t)MPU_Init->IsBufferable << MPU_RASR_B_Pos) | + ((uint32_t)MPU_Init->SubRegionDisable << MPU_RASR_SRD_Pos) | + ((uint32_t)MPU_Init->Size << MPU_RASR_SIZE_Pos) | + ((uint32_t)MPU_Init->Enable << MPU_RASR_ENABLE_Pos); + } + else + { + MPU->RBAR = 0x00; + MPU->RASR = 0x00; + } +} +#endif /* __MPU_PRESENT */ + +/** + * @brief Gets the priority grouping field from the NVIC Interrupt Controller. + * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field) + */ +uint32_t HAL_NVIC_GetPriorityGrouping(void) +{ + /* Get the PRIGROUP[10:8] field value */ + return NVIC_GetPriorityGrouping(); +} + +/** + * @brief Gets the priority of an interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @param PriorityGroup the priority grouping bits length. + * This parameter can be one of the following values: + * @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority + * 4 bits for subpriority + * @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority + * 3 bits for subpriority + * @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority + * 2 bits for subpriority + * @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority + * 1 bits for subpriority + * @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority + * 0 bits for subpriority + * @param pPreemptPriority Pointer on the Preemptive priority value (starting from 0). + * @param pSubPriority Pointer on the Subpriority value (starting from 0). + * @retval None + */ +void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority) +{ + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + /* Get priority for Cortex-M system or device specific interrupts */ + NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority); +} + +/** + * @brief Sets Pending bit of an external interrupt. + * @param IRQn External interrupt number + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval None + */ +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Set interrupt pending */ + NVIC_SetPendingIRQ(IRQn); +} + +/** + * @brief Gets Pending Interrupt (reads the pending register in the NVIC + * and returns the pending bit for the specified interrupt). + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval status - 0 Interrupt status is not pending. + * - 1 Interrupt status is pending. + */ +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Return 1 if pending else 0 */ + return NVIC_GetPendingIRQ(IRQn); +} + +/** + * @brief Clears the pending bit of an external interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval None + */ +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Clear pending interrupt */ + NVIC_ClearPendingIRQ(IRQn); +} + +/** + * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit). + * @param IRQn External interrupt number + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h)) + * @retval status - 0 Interrupt status is not pending. + * - 1 Interrupt status is pending. + */ +uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Return 1 if active else 0 */ + return NVIC_GetActive(IRQn); +} + +/** + * @brief Configures the SysTick clock source. + * @param CLKSource specifies the SysTick clock source. + * This parameter can be one of the following values: + * @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source. + * @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source. + * @retval None + */ +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource) +{ + /* Check the parameters */ + assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource)); + if (CLKSource == SYSTICK_CLKSOURCE_HCLK) + { + SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK; + } + else + { + SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK; + } +} + +/** + * @brief This function handles SYSTICK interrupt request. + * @retval None + */ +void HAL_SYSTICK_IRQHandler(void) +{ + HAL_SYSTICK_Callback(); +} + +/** + * @brief SYSTICK callback. + * @retval None + */ +__weak void HAL_SYSTICK_Callback(void) +{ + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_SYSTICK_Callback could be implemented in the user file + */ +} + +#if defined(DUAL_CORE) + +/** + * @brief Returns the current CPU ID. + * @retval CPU identifier + */ +uint32_t HAL_GetCurrentCPUID(void) +{ + if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U) + { + return CM7_CPUID; + } + else + { + return CM4_CPUID; + } +} + +#else + +/** +* @brief Returns the current CPU ID. +* @retval CPU identifier +*/ +uint32_t HAL_GetCurrentCPUID(void) +{ + return CM7_CPUID; +} + +#endif /*DUAL_CORE*/ +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_CORTEX_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c new file mode 100644 index 0000000..1deacc0 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc.c @@ -0,0 +1,516 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_crc.c + * @author MCD Application Team + * @brief CRC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Cyclic Redundancy Check (CRC) peripheral: + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + Peripheral State functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + (+) Enable CRC AHB clock using __HAL_RCC_CRC_CLK_ENABLE(); + (+) Initialize CRC calculator + (++) specify generating polynomial (peripheral default or non-default one) + (++) specify initialization value (peripheral default or non-default one) + (++) specify input data format + (++) specify input or output data inversion mode if any + (+) Use HAL_CRC_Accumulate() function to compute the CRC value of the + input data buffer starting with the previously computed CRC as + initialization value + (+) Use HAL_CRC_Calculate() function to compute the CRC value of the + input data buffer starting with the defined initialization value + (default or non-default) to initiate CRC calculation + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup CRC CRC + * @brief CRC HAL module driver. + * @{ + */ + +#ifdef HAL_CRC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup CRC_Private_Functions CRC Private Functions + * @{ + */ +static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength); +static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup CRC_Exported_Functions CRC Exported Functions + * @{ + */ + +/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions. + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the CRC according to the specified parameters + in the CRC_InitTypeDef and create the associated handle + (+) DeInitialize the CRC peripheral + (+) Initialize the CRC MSP (MCU Specific Package) + (+) DeInitialize the CRC MSP + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the CRC according to the specified + * parameters in the CRC_InitTypeDef and create the associated handle. + * @param hcrc CRC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc) +{ + /* Check the CRC handle allocation */ + if (hcrc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); + + if (hcrc->State == HAL_CRC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hcrc->Lock = HAL_UNLOCKED; + /* Init the low level hardware */ + HAL_CRC_MspInit(hcrc); + } + + hcrc->State = HAL_CRC_STATE_BUSY; + + /* check whether or not non-default generating polynomial has been + * picked up by user */ + assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse)); + if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE) + { + /* initialize peripheral with default generating polynomial */ + WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B); + } + else + { + /* initialize CRC peripheral with generating polynomial defined by user */ + if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK) + { + return HAL_ERROR; + } + } + + /* check whether or not non-default CRC initial value has been + * picked up by user */ + assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse)); + if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE) + { + WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE); + } + else + { + WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue); + } + + + /* set input data inversion mode */ + assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode)); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode); + + /* set output data inversion mode */ + assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode)); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode); + + /* makes sure the input data format (bytes, halfwords or words stream) + * is properly specified by user */ + assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief DeInitialize the CRC peripheral. + * @param hcrc CRC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc) +{ + /* Check the CRC handle allocation */ + if (hcrc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); + + /* Check the CRC peripheral state */ + if (hcrc->State == HAL_CRC_STATE_BUSY) + { + return HAL_BUSY; + } + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* Reset CRC calculation unit */ + __HAL_CRC_DR_RESET(hcrc); + + /* Reset IDR register content */ + CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR); + + /* DeInit the low level hardware */ + HAL_CRC_MspDeInit(hcrc); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_RESET; + + /* Process unlocked */ + __HAL_UNLOCK(hcrc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initializes the CRC MSP. + * @param hcrc CRC handle + * @retval None + */ +__weak void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcrc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_CRC_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the CRC MSP. + * @param hcrc CRC handle + * @retval None + */ +__weak void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcrc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_CRC_MspDeInit can be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions + * @brief management functions. + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + using combination of the previous CRC value and the new one. + + [..] or + + (+) compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + independently of the previous CRC value. + +@endverbatim + * @{ + */ + +/** + * @brief Compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + * starting with the previously computed CRC as initialization value. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer, exact input data format is + * provided by hcrc->InputDataFormat. + * @param BufferLength input data buffer length (number of bytes if pBuffer + * type is * uint8_t, number of half-words if pBuffer type is * uint16_t, + * number of words if pBuffer type is * uint32_t). + * @note By default, the API expects a uint32_t pointer as input buffer parameter. + * Input buffer pointers with other types simply need to be cast in uint32_t + * and the API will internally adjust its input data processing based on the + * handle field hcrc->InputDataFormat. + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength) +{ + uint32_t index; /* CRC input data buffer index */ + uint32_t temp = 0U; /* CRC output (read from hcrc->Instance->DR register) */ + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + switch (hcrc->InputDataFormat) + { + case CRC_INPUTDATA_FORMAT_WORDS: + /* Enter Data to the CRC calculator */ + for (index = 0U; index < BufferLength; index++) + { + hcrc->Instance->DR = pBuffer[index]; + } + temp = hcrc->Instance->DR; + break; + + case CRC_INPUTDATA_FORMAT_BYTES: + temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength); + break; + + case CRC_INPUTDATA_FORMAT_HALFWORDS: + temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength); /* Derogation MisraC2012 R.11.5 */ + break; + default: + break; + } + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return the CRC computed value */ + return temp; +} + +/** + * @brief Compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + * starting with hcrc->Instance->INIT as initialization value. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer, exact input data format is + * provided by hcrc->InputDataFormat. + * @param BufferLength input data buffer length (number of bytes if pBuffer + * type is * uint8_t, number of half-words if pBuffer type is * uint16_t, + * number of words if pBuffer type is * uint32_t). + * @note By default, the API expects a uint32_t pointer as input buffer parameter. + * Input buffer pointers with other types simply need to be cast in uint32_t + * and the API will internally adjust its input data processing based on the + * handle field hcrc->InputDataFormat. + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength) +{ + uint32_t index; /* CRC input data buffer index */ + uint32_t temp = 0U; /* CRC output (read from hcrc->Instance->DR register) */ + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* Reset CRC Calculation Unit (hcrc->Instance->INIT is + * written in hcrc->Instance->DR) */ + __HAL_CRC_DR_RESET(hcrc); + + switch (hcrc->InputDataFormat) + { + case CRC_INPUTDATA_FORMAT_WORDS: + /* Enter 32-bit input data to the CRC calculator */ + for (index = 0U; index < BufferLength; index++) + { + hcrc->Instance->DR = pBuffer[index]; + } + temp = hcrc->Instance->DR; + break; + + case CRC_INPUTDATA_FORMAT_BYTES: + /* Specific 8-bit input data handling */ + temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength); + break; + + case CRC_INPUTDATA_FORMAT_HALFWORDS: + /* Specific 16-bit input data handling */ + temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength); /* Derogation MisraC2012 R.11.5 */ + break; + + default: + break; + } + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return the CRC computed value */ + return temp; +} + +/** + * @} + */ + +/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions + * @brief Peripheral State functions. + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Return the CRC handle state. + * @param hcrc CRC handle + * @retval HAL state + */ +HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc) +{ + /* Return CRC handle state */ + return hcrc->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup CRC_Private_Functions + * @{ + */ + +/** + * @brief Enter 8-bit input data to the CRC calculator. + * Specific data handling to optimize processing time. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer + * @param BufferLength input data buffer length + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength) +{ + uint32_t i; /* input data buffer index */ + uint16_t data; + __IO uint16_t *pReg; + + /* Processing time optimization: 4 bytes are entered in a row with a single word write, + * last bytes must be carefully fed to the CRC calculator to ensure a correct type + * handling by the peripheral */ + for (i = 0U; i < (BufferLength / 4U); i++) + { + hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \ + ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \ + ((uint32_t)pBuffer[(4U * i) + 2U] << 8U) | \ + (uint32_t)pBuffer[(4U * i) + 3U]; + } + /* last bytes specific handling */ + if ((BufferLength % 4U) != 0U) + { + if ((BufferLength % 4U) == 1U) + { + *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i]; /* Derogation MisraC2012 R.11.5 */ + } + if ((BufferLength % 4U) == 2U) + { + data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U]; + pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = data; + } + if ((BufferLength % 4U) == 3U) + { + data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U]; + pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = data; + + *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U]; /* Derogation MisraC2012 R.11.5 */ + } + } + + /* Return the CRC computed value */ + return hcrc->Instance->DR; +} + +/** + * @brief Enter 16-bit input data to the CRC calculator. + * Specific data handling to optimize processing time. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer + * @param BufferLength input data buffer length + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength) +{ + uint32_t i; /* input data buffer index */ + __IO uint16_t *pReg; + + /* Processing time optimization: 2 HalfWords are entered in a row with a single word write, + * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure + * a correct type handling by the peripheral */ + for (i = 0U; i < (BufferLength / 2U); i++) + { + hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U]; + } + if ((BufferLength % 2U) != 0U) + { + pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = pBuffer[2U * i]; + } + + /* Return the CRC computed value */ + return hcrc->Instance->DR; +} + +/** + * @} + */ + +#endif /* HAL_CRC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c new file mode 100644 index 0000000..d713187 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_crc_ex.c @@ -0,0 +1,223 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_crc_ex.c + * @author MCD Application Team + * @brief Extended CRC HAL module driver. + * This file provides firmware functions to manage the extended + * functionalities of the CRC peripheral. + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim +================================================================================ + ##### How to use this driver ##### +================================================================================ + [..] + (+) Set user-defined generating polynomial through HAL_CRCEx_Polynomial_Set() + (+) Configure Input or Output data inversion + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup CRCEx CRCEx + * @brief CRC Extended HAL module driver + * @{ + */ + +#ifdef HAL_CRC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup CRCEx_Exported_Functions CRC Extended Exported Functions + * @{ + */ + +/** @defgroup CRCEx_Exported_Functions_Group1 Extended Initialization/de-initialization functions + * @brief Extended Initialization and Configuration functions. + * +@verbatim + =============================================================================== + ##### Extended configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the generating polynomial + (+) Configure the input data inversion + (+) Configure the output data inversion + +@endverbatim + * @{ + */ + + +/** + * @brief Initialize the CRC polynomial if different from default one. + * @param hcrc CRC handle + * @param Pol CRC generating polynomial (7, 8, 16 or 32-bit long). + * This parameter is written in normal representation, e.g. + * @arg for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @arg for a polynomial of degree 16, X^16 + X^12 + X^5 + 1 is written 0x1021 + * @param PolyLength CRC polynomial length. + * This parameter can be one of the following values: + * @arg @ref CRC_POLYLENGTH_7B 7-bit long CRC (generating polynomial of degree 7) + * @arg @ref CRC_POLYLENGTH_8B 8-bit long CRC (generating polynomial of degree 8) + * @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16) + * @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */ + + /* Check the parameters */ + assert_param(IS_CRC_POL_LENGTH(PolyLength)); + + /* check polynomial definition vs polynomial size: + * polynomial length must be aligned with polynomial + * definition. HAL_ERROR is reported if Pol degree is + * larger than that indicated by PolyLength. + * Look for MSB position: msb will contain the degree of + * the second to the largest polynomial member. E.g., for + * X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */ + while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U)) + { + } + + switch (PolyLength) + { + case CRC_POLYLENGTH_7B: + if (msb >= HAL_CRC_LENGTH_7B) + { + status = HAL_ERROR; + } + break; + case CRC_POLYLENGTH_8B: + if (msb >= HAL_CRC_LENGTH_8B) + { + status = HAL_ERROR; + } + break; + case CRC_POLYLENGTH_16B: + if (msb >= HAL_CRC_LENGTH_16B) + { + status = HAL_ERROR; + } + break; + + case CRC_POLYLENGTH_32B: + /* no polynomial definition vs. polynomial length issue possible */ + break; + default: + status = HAL_ERROR; + break; + } + if (status == HAL_OK) + { + /* set generating polynomial */ + WRITE_REG(hcrc->Instance->POL, Pol); + + /* set generating polynomial size */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength); + } + /* Return function status */ + return status; +} + +/** + * @brief Set the Reverse Input data mode. + * @param hcrc CRC handle + * @param InputReverseMode Input Data inversion mode. + * This parameter can be one of the following values: + * @arg @ref CRC_INPUTDATA_INVERSION_NONE no change in bit order (default value) + * @arg @ref CRC_INPUTDATA_INVERSION_BYTE Byte-wise bit reversal + * @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD HalfWord-wise bit reversal + * @arg @ref CRC_INPUTDATA_INVERSION_WORD Word-wise bit reversal + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode) +{ + /* Check the parameters */ + assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(InputReverseMode)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* set input data inversion mode */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, InputReverseMode); + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Set the Reverse Output data mode. + * @param hcrc CRC handle + * @param OutputReverseMode Output Data inversion mode. + * This parameter can be one of the following values: + * @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion (default value) + * @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE bit-level inversion (e.g. for a 8-bit CRC: 0xB5 becomes 0xAD) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode) +{ + /* Check the parameters */ + assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(OutputReverseMode)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* set output data inversion mode */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, OutputReverseMode); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + + + + +/** + * @} + */ + + +/** + * @} + */ + + +#endif /* HAL_CRC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c new file mode 100644 index 0000000..b8a17fc --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c @@ -0,0 +1,2056 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_dma.c + * @author MCD Application Team + * @brief DMA HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Direct Memory Access (DMA) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and errors functions + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable and configure the peripheral to be connected to the DMA Stream + (except for internal SRAM/FLASH memories: no initialization is + necessary) please refer to Reference manual for connection between peripherals + and DMA requests . + + (#) For a given Stream, program the required configuration through the following parameters: + Transfer Direction, Source and Destination data formats, + Circular, Normal or peripheral flow control mode, Stream Priority level, + Source and Destination Increment mode, FIFO mode and its Threshold (if needed), + Burst mode for Source and/or Destination (if needed) using HAL_DMA_Init() function. + + *** Polling mode IO operation *** + ================================= + [..] + (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source + address and destination address and the Length of data to be transferred + (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this + case a fixed Timeout can be configured by User depending from his application. + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority() + (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ() + (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of + Source address and destination address and the Length of data to be transferred. In this + case the DMA interrupt is configured + (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine + (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can + add his own function by customization of function pointer XferCpltCallback and + XferErrorCallback (i.e a member of DMA handle structure). + [..] + (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error + detection. + + (#) Use HAL_DMA_Abort() function to abort the current transfer + + -@- In Memory-to-Memory transfer mode, Circular mode is not allowed. + + -@- The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is + possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set + Half-Word data size for the peripheral to access its data register and set Word data size + for the Memory to gain in access time. Each two half words will be packed and written in + a single access to a Word in the Memory). + + -@- When FIFO is disabled, it is not allowed to configure different Data Sizes for Source + and Destination. In this case the Peripheral Data Size will be applied to both Source + and Destination. + + *** DMA HAL driver macros list *** + ============================================= + [..] + Below the list of most used macros in DMA HAL driver. + + (+) __HAL_DMA_ENABLE: Enable the specified DMA Stream. + (+) __HAL_DMA_DISABLE: Disable the specified DMA Stream. + (+) __HAL_DMA_GET_FS: Return the current DMA Stream FIFO filled level. + (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Stream interrupts. + (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Stream interrupts. + (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Stream interrupt has occurred or not. + + [..] + (@) You can refer to the DMA HAL driver header file for more useful macros. + + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup DMA DMA + * @brief DMA HAL module driver + * @{ + */ + +#ifdef HAL_DMA_MODULE_ENABLED + +/* Private types -------------------------------------------------------------*/ +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register */ + __IO uint32_t Reserved0; + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register */ +} DMA_Base_Registers; + +typedef struct +{ + __IO uint32_t ISR; /*!< BDMA interrupt status register */ + __IO uint32_t IFCR; /*!< BDMA interrupt flag clear register */ +} BDMA_Base_Registers; + +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup DMA_Private_Constants + * @{ + */ +#define HAL_TIMEOUT_DMA_ABORT (5U) /* 5 ms */ + +#define BDMA_PERIPH_TO_MEMORY (0x00000000U) /*!< Peripheral to memory direction */ +#define BDMA_MEMORY_TO_PERIPH ((uint32_t)BDMA_CCR_DIR) /*!< Memory to peripheral direction */ +#define BDMA_MEMORY_TO_MEMORY ((uint32_t)BDMA_CCR_MEM2MEM) /*!< Memory to memory direction */ + +/* DMA to BDMA conversion */ +#define DMA_TO_BDMA_DIRECTION(__DMA_DIRECTION__) (((__DMA_DIRECTION__) == DMA_MEMORY_TO_PERIPH)? BDMA_MEMORY_TO_PERIPH: \ + ((__DMA_DIRECTION__) == DMA_MEMORY_TO_MEMORY)? BDMA_MEMORY_TO_MEMORY: \ + BDMA_PERIPH_TO_MEMORY) + +#define DMA_TO_BDMA_PERIPHERAL_INC(__DMA_PERIPHERAL_INC__) ((__DMA_PERIPHERAL_INC__) >> 3U) +#define DMA_TO_BDMA_MEMORY_INC(__DMA_MEMORY_INC__) ((__DMA_MEMORY_INC__) >> 3U) + +#define DMA_TO_BDMA_PDATA_SIZE(__DMA_PDATA_SIZE__) ((__DMA_PDATA_SIZE__) >> 3U) +#define DMA_TO_BDMA_MDATA_SIZE(__DMA_MDATA_SIZE__) ((__DMA_MDATA_SIZE__) >> 3U) + +#define DMA_TO_BDMA_MODE(__DMA_MODE__) ((__DMA_MODE__) >> 3U) + +#define DMA_TO_BDMA_PRIORITY(__DMA_PRIORITY__) ((__DMA_PRIORITY__) >> 4U) + +#if defined(UART9) +#define IS_DMA_UART_USART_REQUEST(__REQUEST__) ((((__REQUEST__) >= DMA_REQUEST_USART1_RX) && ((__REQUEST__) <= DMA_REQUEST_USART3_TX)) || \ + (((__REQUEST__) >= DMA_REQUEST_UART4_RX) && ((__REQUEST__) <= DMA_REQUEST_UART5_TX )) || \ + (((__REQUEST__) >= DMA_REQUEST_USART6_RX) && ((__REQUEST__) <= DMA_REQUEST_USART6_TX)) || \ + (((__REQUEST__) >= DMA_REQUEST_UART7_RX) && ((__REQUEST__) <= DMA_REQUEST_UART8_TX )) || \ + (((__REQUEST__) >= DMA_REQUEST_UART9_RX) && ((__REQUEST__) <= DMA_REQUEST_USART10_TX ))) +#else +#define IS_DMA_UART_USART_REQUEST(__REQUEST__) ((((__REQUEST__) >= DMA_REQUEST_USART1_RX) && ((__REQUEST__) <= DMA_REQUEST_USART3_TX)) || \ + (((__REQUEST__) >= DMA_REQUEST_UART4_RX) && ((__REQUEST__) <= DMA_REQUEST_UART5_TX )) || \ + (((__REQUEST__) >= DMA_REQUEST_USART6_RX) && ((__REQUEST__) <= DMA_REQUEST_USART6_TX)) || \ + (((__REQUEST__) >= DMA_REQUEST_UART7_RX) && ((__REQUEST__) <= DMA_REQUEST_UART8_TX ))) + +#endif +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/** @addtogroup DMA_Private_Functions + * @{ + */ +static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma); +static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma); +static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma); +static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ +/** @addtogroup DMA_Exported_Functions + * @{ + */ + +/** @addtogroup DMA_Exported_Functions_Group1 + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to initialize the DMA Stream source + and destination incrementation and data sizes, transfer direction, + circular/normal mode selection, memory-to-memory mode selection and Stream priority value. + [..] + The HAL_DMA_Init() function follows the DMA configuration procedures as described in + reference manual. + The HAL_DMA_DeInit function allows to deinitialize the DMA stream. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the DMA according to the specified + * parameters in the DMA_InitTypeDef and create the associated handle. + * @param hdma: Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) +{ + uint32_t registerValue; + uint32_t tickstart = HAL_GetTick(); + DMA_Base_Registers *regs_dma; + BDMA_Base_Registers *regs_bdma; + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + assert_param(IS_DMA_DIRECTION(hdma->Init.Direction)); + assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc)); + assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc)); + assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment)); + assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment)); + assert_param(IS_DMA_MODE(hdma->Init.Mode)); + assert_param(IS_DMA_PRIORITY(hdma->Init.Priority)); + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + assert_param(IS_DMA_REQUEST(hdma->Init.Request)); + assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode)); + /* Check the memory burst, peripheral burst and FIFO threshold parameters only + when FIFO mode is enabled */ + if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE) + { + assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold)); + assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst)); + assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst)); + } + + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Allocate lock resource */ + __HAL_UNLOCK(hdma); + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Check if the DMA Stream is effectively disabled */ + while((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U) + { + /* Check for the Timeout */ + if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT) + { + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_ERROR; + + return HAL_ERROR; + } + } + + /* Get the CR register value */ + registerValue = ((DMA_Stream_TypeDef *)hdma->Instance)->CR; + + /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */ + registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \ + DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \ + DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \ + DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM)); + + /* Prepare the DMA Stream configuration */ + registerValue |= hdma->Init.Direction | + hdma->Init.PeriphInc | hdma->Init.MemInc | + hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment | + hdma->Init.Mode | hdma->Init.Priority; + + /* the Memory burst and peripheral burst are not used when the FIFO is disabled */ + if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) + { + /* Get memory burst and peripheral burst */ + registerValue |= hdma->Init.MemBurst | hdma->Init.PeriphBurst; + } + + /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be + lock when transferring data to/from USART/UART */ +#if (STM32H7_DEV_ID == 0x450UL) + if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U) + { +#endif /* STM32H7_DEV_ID == 0x450UL */ + if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U) + { + registerValue |= DMA_SxCR_TRBUFF; + } +#if (STM32H7_DEV_ID == 0x450UL) + } +#endif /* STM32H7_DEV_ID == 0x450UL */ + + /* Write to DMA Stream CR register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR = registerValue; + + /* Get the FCR register value */ + registerValue = ((DMA_Stream_TypeDef *)hdma->Instance)->FCR; + + /* Clear Direct mode and FIFO threshold bits */ + registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH); + + /* Prepare the DMA Stream FIFO configuration */ + registerValue |= hdma->Init.FIFOMode; + + /* the FIFO threshold is not used when the FIFO mode is disabled */ + if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) + { + /* Get the FIFO threshold */ + registerValue |= hdma->Init.FIFOThreshold; + + /* Check compatibility between FIFO threshold level and size of the memory burst */ + /* for INCR4, INCR8, INCR16 */ + if(hdma->Init.MemBurst != DMA_MBURST_SINGLE) + { + if (DMA_CheckFifoParam(hdma) != HAL_OK) + { + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_PARAM; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + return HAL_ERROR; + } + } + } + + /* Write to DMA Stream FCR */ + ((DMA_Stream_TypeDef *)hdma->Instance)->FCR = registerValue; + + /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate + DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */ + regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma); + + /* Clear all interrupt flags */ + regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU); + } + else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */ + { + if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U) + { + /* Check the request parameter */ + assert_param(IS_BDMA_REQUEST(hdma->Init.Request)); + } + + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Allocate lock resource */ + __HAL_UNLOCK(hdma); + + /* Get the CR register value */ + registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR; + + /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */ + registerValue &= ((uint32_t)~(BDMA_CCR_PL | BDMA_CCR_MSIZE | BDMA_CCR_PSIZE | \ + BDMA_CCR_MINC | BDMA_CCR_PINC | BDMA_CCR_CIRC | \ + BDMA_CCR_DIR | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM | \ + BDMA_CCR_CT)); + + /* Prepare the DMA Channel configuration */ + registerValue |= DMA_TO_BDMA_DIRECTION(hdma->Init.Direction) | + DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc) | + DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc) | + DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) | + DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment) | + DMA_TO_BDMA_MODE(hdma->Init.Mode) | + DMA_TO_BDMA_PRIORITY(hdma->Init.Priority); + + /* Write to DMA Channel CR register */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue; + + /* calculation of the channel index */ + hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U; + + /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate + DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */ + regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma); + + /* Clear all interrupt flags */ + regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU)); + } + else + { + hdma->ErrorCode = HAL_DMA_ERROR_PARAM; + hdma->State = HAL_DMA_STATE_ERROR; + + return HAL_ERROR; + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Initialize parameters for DMAMUX channel : + DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask + */ + DMA_CalcDMAMUXChannelBaseAndMask(hdma); + + if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY) + { + /* if memory to memory force the request to 0*/ + hdma->Init.Request = DMA_REQUEST_MEM2MEM; + } + + /* Set peripheral request to DMAMUX channel */ + hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Initialize parameters for DMAMUX request generator : + if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7 + */ + if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7)) + { + /* Initialize parameters for DMAMUX request generator : + DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */ + DMA_CalcDMAMUXRequestGenBaseAndMask(hdma); + + /* Reset the DMAMUX request generator register */ + hdma->DMAmuxRequestGen->RGCR = 0U; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + else + { + hdma->DMAmuxRequestGen = 0U; + hdma->DMAmuxRequestGenStatus = 0U; + hdma->DMAmuxRequestGenStatusMask = 0U; + } + } + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Initialize the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the DMA peripheral + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) +{ + DMA_Base_Registers *regs_dma; + BDMA_Base_Registers *regs_bdma; + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Disable the selected DMA Streamx */ + __HAL_DMA_DISABLE(hdma); + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Reset DMA Streamx control register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR = 0U; + + /* Reset DMA Streamx number of data to transfer register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = 0U; + + /* Reset DMA Streamx peripheral address register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = 0U; + + /* Reset DMA Streamx memory 0 address register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = 0U; + + /* Reset DMA Streamx memory 1 address register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M1AR = 0U; + + /* Reset DMA Streamx FIFO control register */ + ((DMA_Stream_TypeDef *)hdma->Instance)->FCR = (uint32_t)0x00000021U; + + /* Get DMA steam Base Address */ + regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma); + + /* Clear all interrupt flags at correct offset within the register */ + regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU); + } + else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */ + { + /* Reset DMA Channel control register */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = 0U; + + /* Reset DMA Channel Number of Data to Transfer register */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U; + + /* Reset DMA Channel peripheral address register */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = 0U; + + /* Reset DMA Channel memory 0 address register */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U; + + /* Reset DMA Channel memory 1 address register */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U; + + /* Get DMA steam Base Address */ + regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma); + + /* Clear all interrupt flags at correct offset within the register */ + regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU)); + } + else + { + /* Return error status */ + return HAL_ERROR; + } + +#if defined (BDMA1) /* No DMAMUX available for BDMA1 available on STM32H7Ax/Bx devices only */ + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ +#endif /* BDMA1 */ + { + /* Initialize parameters for DMAMUX channel : + DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */ + DMA_CalcDMAMUXChannelBaseAndMask(hdma); + + if(hdma->DMAmuxChannel != 0U) + { + /* Resett he DMAMUX channel that corresponds to the DMA stream */ + hdma->DMAmuxChannel->CCR = 0U; + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + } + + if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7)) + { + /* Initialize parameters for DMAMUX request generator : + DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */ + DMA_CalcDMAMUXRequestGenBaseAndMask(hdma); + + /* Reset the DMAMUX request generator register */ + hdma->DMAmuxRequestGen->RGCR = 0U; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + + hdma->DMAmuxRequestGen = 0U; + hdma->DMAmuxRequestGenStatus = 0U; + hdma->DMAmuxRequestGenStatusMask = 0U; + } + + + /* Clean callbacks */ + hdma->XferCpltCallback = NULL; + hdma->XferHalfCpltCallback = NULL; + hdma->XferM1CpltCallback = NULL; + hdma->XferM1HalfCpltCallback = NULL; + hdma->XferErrorCallback = NULL; + hdma->XferAbortCallback = NULL; + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Initialize the DMA state */ + hdma->State = HAL_DMA_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group2 + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the source, destination address and data length and Start DMA transfer + (+) Configure the source, destination address and data length and + Start DMA transfer with interrupt + (+) Register and Unregister DMA callbacks + (+) Abort DMA transfer + (+) Poll for transfer complete + (+) Handle DMA interrupt request + +@endverbatim + * @{ + */ + +/** + * @brief Starts the DMA Transfer. + * @param hdma : pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param DataLength: The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Configure the source, destination address and the data length */ + DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength); + + /* Enable the Peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hdma); + + /* Return error status */ + status = HAL_ERROR; + } + return status; +} + +/** + * @brief Start the DMA Transfer with interrupt enabled. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param DataLength: The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Configure the source, destination address and the data length */ + DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength); + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Enable Common interrupts*/ + MODIFY_REG(((DMA_Stream_TypeDef *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME)); + + if(hdma->XferHalfCpltCallback != NULL) + { + /* Enable Half Transfer IT if corresponding Callback is set */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR |= DMA_IT_HT; + } + } + else /* BDMA channel */ + { + /* Enable Common interrupts */ + MODIFY_REG(((BDMA_Channel_TypeDef *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE)); + + if(hdma->XferHalfCpltCallback != NULL) + { + /*Enable Half Transfer IT if corresponding Callback is set */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR |= BDMA_CCR_HTIE; + } + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Check if DMAMUX Synchronization is enabled */ + if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U) + { + /* Enable DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE; + } + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/ + /* enable the request gen overrun IT */ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE; + } + } + + /* Enable the Peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hdma); + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Aborts the DMA Transfer. + * @param hdma : pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * + * @note After disabling a DMA Stream, a check for wait until the DMA Stream is + * effectively disabled is added. If a Stream is disabled + * while a data transfer is ongoing, the current data will be transferred + * and the Stream will be effectively disabled only after the transfer of + * this single data is finished. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) +{ + /* calculate DMA base and stream number */ + DMA_Base_Registers *regs_dma; + BDMA_Base_Registers *regs_bdma; + const __IO uint32_t *enableRegister; + + uint32_t tickstart = HAL_GetTick(); + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Check the DMA peripheral state */ + if(hdma->State != HAL_DMA_STATE_BUSY) + { + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + else + { + /* Disable all the transfer interrupts */ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Disable DMA All Interrupts */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT); + ((DMA_Stream_TypeDef *)hdma->Instance)->FCR &= ~(DMA_IT_FE); + + enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef *)hdma->Instance)->CR)); + } + else /* BDMA channel */ + { + /* Disable DMA All Interrupts */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE); + + enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef *)hdma->Instance)->CCR)); + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* disable the DMAMUX sync overrun IT */ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + } + + /* Disable the stream */ + __HAL_DMA_DISABLE(hdma); + + /* Check if the DMA Stream is effectively disabled */ + while(((*enableRegister) & DMA_SxCR_EN) != 0U) + { + /* Check for the Timeout */ + if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT) + { + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + } + + /* Clear all interrupt flags at correct offset within the register */ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress; + regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU); + } + else /* BDMA channel */ + { + regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress; + regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU)); + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */ + /* disable the request gen overrun IT */ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + } + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + } + + return HAL_OK; +} + +/** + * @brief Aborts the DMA Transfer in Interrupt mode. + * @param hdma : pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma) +{ + BDMA_Base_Registers *regs_bdma; + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + if(hdma->State != HAL_DMA_STATE_BUSY) + { + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + return HAL_ERROR; + } + else + { + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Set Abort State */ + hdma->State = HAL_DMA_STATE_ABORT; + + /* Disable the stream */ + __HAL_DMA_DISABLE(hdma); + } + else /* BDMA channel */ + { + /* Disable DMA All Interrupts */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE); + + /* Disable the channel */ + __HAL_DMA_DISABLE(hdma); + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* disable the DMAMUX sync overrun IT */ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + + /* Clear all flags */ + regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress; + regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU)); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/ + /* disable the request gen overrun IT */ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + } + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + /* Call User Abort callback */ + if(hdma->XferAbortCallback != NULL) + { + hdma->XferAbortCallback(hdma); + } + } + } + + return HAL_OK; +} + +/** + * @brief Polling for transfer complete. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param CompleteLevel: Specifies the DMA level complete. + * @note The polling mode is kept in this version for legacy. it is recommended to use the IT model instead. + * This model could be used for debug purpose. + * @note The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). + * @param Timeout: Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t cpltlevel_mask; + uint32_t tickstart = HAL_GetTick(); + + /* IT status register */ + __IO uint32_t *isr_reg; + /* IT clear flag register */ + __IO uint32_t *ifcr_reg; + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + if(HAL_DMA_STATE_BUSY != hdma->State) + { + /* No transfer ongoing */ + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Polling mode not supported in circular mode and double buffering mode */ + if ((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CIRC) != 0U) + { + hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED; + return HAL_ERROR; + } + + /* Get the level transfer complete flag */ + if(CompleteLevel == HAL_DMA_FULL_TRANSFER) + { + /* Transfer Complete flag */ + cpltlevel_mask = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU); + } + else + { + /* Half Transfer Complete flag */ + cpltlevel_mask = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU); + } + + isr_reg = &(((DMA_Base_Registers *)hdma->StreamBaseAddress)->ISR); + ifcr_reg = &(((DMA_Base_Registers *)hdma->StreamBaseAddress)->IFCR); + } + else /* BDMA channel */ + { + /* Polling mode not supported in circular mode */ + if ((((BDMA_Channel_TypeDef *)hdma->Instance)->CCR & BDMA_CCR_CIRC) != 0U) + { + hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED; + return HAL_ERROR; + } + + /* Get the level transfer complete flag */ + if(CompleteLevel == HAL_DMA_FULL_TRANSFER) + { + /* Transfer Complete flag */ + cpltlevel_mask = BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU); + } + else + { + /* Half Transfer Complete flag */ + cpltlevel_mask = BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU); + } + + isr_reg = &(((BDMA_Base_Registers *)hdma->StreamBaseAddress)->ISR); + ifcr_reg = &(((BDMA_Base_Registers *)hdma->StreamBaseAddress)->IFCR); + } + + while(((*isr_reg) & cpltlevel_mask) == 0U) + { + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + if(((*isr_reg) & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_FE; + + /* Clear the FIFO error flag */ + (*ifcr_reg) = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU); + } + + if(((*isr_reg) & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_DME; + + /* Clear the Direct Mode error flag */ + (*ifcr_reg) = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU); + } + + if(((*isr_reg) & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_TE; + + /* Clear the transfer error flag */ + (*ifcr_reg) = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU); + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + } + else /* BDMA channel */ + { + if(((*isr_reg) & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + /* When a DMA transfer error occurs */ + /* A hardware clear of its EN bits is performed */ + /* Clear all flags */ + (*isr_reg) = ((BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU)); + + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TE; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + } + + /* Check for the Timeout (Not applicable in circular mode)*/ + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT; + + /* if timeout then abort the current transfer */ + /* No need to check return value: as in this case we will return HAL_ERROR with HAL_DMA_ERROR_TIMEOUT error code */ + (void) HAL_DMA_Abort(hdma); + /* + Note that the Abort function will + - Clear the transfer error flags + - Unlock + - Set the State + */ + + return HAL_ERROR; + } + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Check for DMAMUX Request generator (if used) overrun status */ + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator Check for DMAMUX request generator overrun */ + if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U) + { + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN; + } + } + + /* Check for DMAMUX Synchronization overrun */ + if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U) + { + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_SYNC; + } + } + } + + + /* Get the level transfer complete flag */ + if(CompleteLevel == HAL_DMA_FULL_TRANSFER) + { + /* Clear the half transfer and transfer complete flags */ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + (*ifcr_reg) = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << (hdma->StreamIndex & 0x1FU); + } + else /* BDMA channel */ + { + (*ifcr_reg) = (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU)); + } + + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + } + else /*CompleteLevel = HAL_DMA_HALF_TRANSFER*/ + { + /* Clear the half transfer and transfer complete flags */ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + (*ifcr_reg) = (DMA_FLAG_HTIF0_4) << (hdma->StreamIndex & 0x1FU); + } + else /* BDMA channel */ + { + (*ifcr_reg) = (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU)); + } + } + + return status; +} + +/** + * @brief Handles DMA interrupt request. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval None + */ +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) +{ + uint32_t tmpisr_dma, tmpisr_bdma; + uint32_t ccr_reg; + __IO uint32_t count = 0U; + uint32_t timeout = SystemCoreClock / 9600U; + + /* calculate DMA base and stream number */ + DMA_Base_Registers *regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress; + BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress; + + tmpisr_dma = regs_dma->ISR; + tmpisr_bdma = regs_bdma->ISR; + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Transfer Error Interrupt management ***************************************/ + if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U) + { + /* Disable the transfer error interrupt */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TE); + + /* Clear the transfer error flag */ + regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU); + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_TE; + } + } + /* FIFO Error Interrupt management ******************************************/ + if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U) + { + /* Clear the FIFO error flag */ + regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU); + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_FE; + } + } + /* Direct Mode Error Interrupt management ***********************************/ + if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U) + { + /* Clear the direct mode error flag */ + regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU); + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_DME; + } + } + /* Half Transfer Complete Interrupt management ******************************/ + if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U) + { + /* Clear the half transfer complete flag */ + regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU); + + /* Multi_Buffering mode enabled */ + if(((((DMA_Stream_TypeDef *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U) + { + /* Current memory buffer used is Memory 0 */ + if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U) + { + if(hdma->XferHalfCpltCallback != NULL) + { + /* Half transfer callback */ + hdma->XferHalfCpltCallback(hdma); + } + } + /* Current memory buffer used is Memory 1 */ + else + { + if(hdma->XferM1HalfCpltCallback != NULL) + { + /* Half transfer callback */ + hdma->XferM1HalfCpltCallback(hdma); + } + } + } + else + { + /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */ + if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U) + { + /* Disable the half transfer interrupt */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_HT); + } + + if(hdma->XferHalfCpltCallback != NULL) + { + /* Half transfer callback */ + hdma->XferHalfCpltCallback(hdma); + } + } + } + } + /* Transfer Complete Interrupt management ***********************************/ + if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U) + { + if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U) + { + /* Clear the transfer complete flag */ + regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU); + + if(HAL_DMA_STATE_ABORT == hdma->State) + { + /* Disable all the transfer interrupts */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME); + ((DMA_Stream_TypeDef *)hdma->Instance)->FCR &= ~(DMA_IT_FE); + + if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL)) + { + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_HT); + } + + /* Clear all interrupt flags at correct offset within the register */ + regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU); + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + if(hdma->XferAbortCallback != NULL) + { + hdma->XferAbortCallback(hdma); + } + return; + } + + if(((((DMA_Stream_TypeDef *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U) + { + /* Current memory buffer used is Memory 0 */ + if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U) + { + if(hdma->XferM1CpltCallback != NULL) + { + /* Transfer complete Callback for memory1 */ + hdma->XferM1CpltCallback(hdma); + } + } + /* Current memory buffer used is Memory 1 */ + else + { + if(hdma->XferCpltCallback != NULL) + { + /* Transfer complete Callback for memory0 */ + hdma->XferCpltCallback(hdma); + } + } + } + /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */ + else + { + if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U) + { + /* Disable the transfer complete interrupt */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= ~(DMA_IT_TC); + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + } + + if(hdma->XferCpltCallback != NULL) + { + /* Transfer complete callback */ + hdma->XferCpltCallback(hdma); + } + } + } + } + + /* manage error case */ + if(hdma->ErrorCode != HAL_DMA_ERROR_NONE) + { + if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U) + { + hdma->State = HAL_DMA_STATE_ABORT; + + /* Disable the stream */ + __HAL_DMA_DISABLE(hdma); + + do + { + if (++count > timeout) + { + break; + } + } + while((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U); + + if((((DMA_Stream_TypeDef *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U) + { + /* Change the DMA state to error if DMA disable fails */ + hdma->State = HAL_DMA_STATE_ERROR; + } + else + { + /* Change the DMA state to Ready if DMA disable success */ + hdma->State = HAL_DMA_STATE_READY; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + } + + if(hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + } + else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */ + { + ccr_reg = (((BDMA_Channel_TypeDef *)hdma->Instance)->CCR); + + /* Half Transfer Complete Interrupt management ******************************/ + if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U)) + { + /* Clear the half transfer complete flag */ + regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU)); + + /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */ + if((ccr_reg & BDMA_CCR_DBM) != 0U) + { + /* Current memory buffer used is Memory 0 */ + if((ccr_reg & BDMA_CCR_CT) == 0U) + { + if(hdma->XferM1HalfCpltCallback != NULL) + { + /* Half transfer Callback for Memory 1 */ + hdma->XferM1HalfCpltCallback(hdma); + } + } + /* Current memory buffer used is Memory 1 */ + else + { + if(hdma->XferHalfCpltCallback != NULL) + { + /* Half transfer Callback for Memory 0 */ + hdma->XferHalfCpltCallback(hdma); + } + } + } + else + { + if((ccr_reg & BDMA_CCR_CIRC) == 0U) + { + /* Disable the half transfer interrupt */ + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT); + } + + /* DMA peripheral state is not updated in Half Transfer */ + /* but in Transfer Complete case */ + + if(hdma->XferHalfCpltCallback != NULL) + { + /* Half transfer callback */ + hdma->XferHalfCpltCallback(hdma); + } + } + } + + /* Transfer Complete Interrupt management ***********************************/ + else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U)) + { + /* Clear the transfer complete flag */ + regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU); + + /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */ + if((ccr_reg & BDMA_CCR_DBM) != 0U) + { + /* Current memory buffer used is Memory 0 */ + if((ccr_reg & BDMA_CCR_CT) == 0U) + { + if(hdma->XferM1CpltCallback != NULL) + { + /* Transfer complete Callback for Memory 1 */ + hdma->XferM1CpltCallback(hdma); + } + } + /* Current memory buffer used is Memory 1 */ + else + { + if(hdma->XferCpltCallback != NULL) + { + /* Transfer complete Callback for Memory 0 */ + hdma->XferCpltCallback(hdma); + } + } + } + else + { + if((ccr_reg & BDMA_CCR_CIRC) == 0U) + { + /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */ + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC); + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + } + + if(hdma->XferCpltCallback != NULL) + { + /* Transfer complete callback */ + hdma->XferCpltCallback(hdma); + } + } + } + /* Transfer Error Interrupt management **************************************/ + else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U)) + { + /* When a DMA transfer error occurs */ + /* A hardware clear of its EN bits is performed */ + /* Disable ALL DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + + /* Clear all flags */ + regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU); + + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TE; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + if (hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + else + { + /* Nothing To Do */ + } + } + else + { + /* Nothing To Do */ + } +} + +/** + * @brief Register callbacks + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param CallbackID: User Callback identifier + * a DMA_HandleTypeDef structure as parameter. + * @param pCallback: pointer to private callback function which has pointer to + * a DMA_HandleTypeDef structure as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma)) +{ + + HAL_StatusTypeDef status = HAL_OK; + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + switch (CallbackID) + { + case HAL_DMA_XFER_CPLT_CB_ID: + hdma->XferCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_HALFCPLT_CB_ID: + hdma->XferHalfCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_M1CPLT_CB_ID: + hdma->XferM1CpltCallback = pCallback; + break; + + case HAL_DMA_XFER_M1HALFCPLT_CB_ID: + hdma->XferM1HalfCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_ERROR_CB_ID: + hdma->XferErrorCallback = pCallback; + break; + + case HAL_DMA_XFER_ABORT_CB_ID: + hdma->XferAbortCallback = pCallback; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return status; +} + +/** + * @brief UnRegister callbacks + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param CallbackID: User Callback identifier + * a HAL_DMA_CallbackIDTypeDef ENUM as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the DMA peripheral handle */ + if(hdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + switch (CallbackID) + { + case HAL_DMA_XFER_CPLT_CB_ID: + hdma->XferCpltCallback = NULL; + break; + + case HAL_DMA_XFER_HALFCPLT_CB_ID: + hdma->XferHalfCpltCallback = NULL; + break; + + case HAL_DMA_XFER_M1CPLT_CB_ID: + hdma->XferM1CpltCallback = NULL; + break; + + case HAL_DMA_XFER_M1HALFCPLT_CB_ID: + hdma->XferM1HalfCpltCallback = NULL; + break; + + case HAL_DMA_XFER_ERROR_CB_ID: + hdma->XferErrorCallback = NULL; + break; + + case HAL_DMA_XFER_ABORT_CB_ID: + hdma->XferAbortCallback = NULL; + break; + + case HAL_DMA_XFER_ALL_CB_ID: + hdma->XferCpltCallback = NULL; + hdma->XferHalfCpltCallback = NULL; + hdma->XferM1CpltCallback = NULL; + hdma->XferM1HalfCpltCallback = NULL; + hdma->XferErrorCallback = NULL; + hdma->XferAbortCallback = NULL; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return status; +} + +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group3 + * +@verbatim + =============================================================================== + ##### State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Check the DMA state + (+) Get error code + +@endverbatim + * @{ + */ + +/** + * @brief Returns the DMA state. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL state + */ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma) +{ + return hdma->State; +} + +/** + * @brief Return the DMA error code + * @param hdma : pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval DMA Error Code + */ +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma) +{ + return hdma->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup DMA_Private_Functions + * @{ + */ + +/** + * @brief Sets the DMA Transfer parameter. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param DataLength: The length of data to be transferred from source to destination + * @retval None + */ +static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + /* calculate DMA base and stream number */ + DMA_Base_Registers *regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress; + BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress; + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + } + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Clear all interrupt flags at correct offset within the register */ + regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU); + + /* Clear DBM bit */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM); + + /* Configure DMA Stream data length */ + ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength; + + /* Peripheral to Memory */ + if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) + { + /* Configure DMA Stream destination address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress; + + /* Configure DMA Stream source address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress; + } + /* Memory to Peripheral */ + else + { + /* Configure DMA Stream source address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress; + + /* Configure DMA Stream destination address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress; + } + } + else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */ + { + /* Clear all flags */ + regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU); + + /* Configure DMA Channel data length */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength; + + /* Peripheral to Memory */ + if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) + { + /* Configure DMA Channel destination address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress; + + /* Configure DMA Channel source address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress; + } + /* Memory to Peripheral */ + else + { + /* Configure DMA Channel source address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress; + + /* Configure DMA Channel destination address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress; + } + } + else + { + /* Nothing To Do */ + } +} + +/** + * @brief Returns the DMA Stream base address depending on stream number + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval Stream base address + */ +static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma) +{ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U; + + /* lookup table for necessary bitshift of flags within status registers */ + static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U}; + hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U]; + + if (stream_number > 3U) + { + /* return pointer to HISR and HIFCR */ + hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U); + } + else + { + /* return pointer to LISR and LIFCR */ + hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)); + } + } + else /* BDMA instance(s) */ + { + /* return pointer to ISR and IFCR */ + hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU)); + } + + return hdma->StreamBaseAddress; +} + +/** + * @brief Check compatibility between FIFO threshold level and size of the memory burst + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Memory Data size equal to Byte */ + if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE) + { + switch (hdma->Init.FIFOThreshold) + { + case DMA_FIFO_THRESHOLD_1QUARTERFULL: + case DMA_FIFO_THRESHOLD_3QUARTERSFULL: + + if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1) + { + status = HAL_ERROR; + } + break; + + case DMA_FIFO_THRESHOLD_HALFFULL: + if (hdma->Init.MemBurst == DMA_MBURST_INC16) + { + status = HAL_ERROR; + } + break; + + case DMA_FIFO_THRESHOLD_FULL: + break; + + default: + break; + } + } + + /* Memory Data size equal to Half-Word */ + else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD) + { + switch (hdma->Init.FIFOThreshold) + { + case DMA_FIFO_THRESHOLD_1QUARTERFULL: + case DMA_FIFO_THRESHOLD_3QUARTERSFULL: + status = HAL_ERROR; + break; + + case DMA_FIFO_THRESHOLD_HALFFULL: + if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1) + { + status = HAL_ERROR; + } + break; + + case DMA_FIFO_THRESHOLD_FULL: + if (hdma->Init.MemBurst == DMA_MBURST_INC16) + { + status = HAL_ERROR; + } + break; + + default: + break; + } + } + + /* Memory Data size equal to Word */ + else + { + switch (hdma->Init.FIFOThreshold) + { + case DMA_FIFO_THRESHOLD_1QUARTERFULL: + case DMA_FIFO_THRESHOLD_HALFFULL: + case DMA_FIFO_THRESHOLD_3QUARTERSFULL: + status = HAL_ERROR; + break; + + case DMA_FIFO_THRESHOLD_FULL: + if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1) + { + status = HAL_ERROR; + } + break; + + default: + break; + } + } + + return status; +} + +/** + * @brief Updates the DMA handle with the DMAMUX channel and status mask depending on stream number + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma) +{ + uint32_t stream_number; + uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance); + + if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U) + { + /* BDMA Channels are connected to DMAMUX2 channels */ + stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U; + hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U))); + hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus; + hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU); + } + else + { + /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */ + stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U; + + if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \ + (stream_baseaddress >= ((uint32_t)DMA2_Stream0))) + { + stream_number += 8U; + } + hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U))); + hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus; + hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU); + } +} + +/** + * @brief Updates the DMA handle with the DMAMUX request generator params + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma) +{ + uint32_t request = hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID; + + if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7)) + { + if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U) + { + /* BDMA Channels are connected to DMAMUX2 request generator blocks */ + hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U))); + + hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus; + } + else + { + /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */ + hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U))); + + hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus; + } + + hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U); + } +} + +/** + * @} + */ + +#endif /* HAL_DMA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c new file mode 100644 index 0000000..d535aa9 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma2d.c @@ -0,0 +1,2185 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_dma2d.c + * @author MCD Application Team + * @brief DMA2D HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the DMA2D peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + Peripheral State and Errors functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Program the required configuration through the following parameters: + the transfer mode, the output color mode and the output offset using + HAL_DMA2D_Init() function. + + (#) Program the required configuration through the following parameters: + the input color mode, the input color, the input alpha value, the alpha mode, + the red/blue swap mode, the inverted alpha mode and the input offset using + HAL_DMA2D_ConfigLayer() function for foreground or/and background layer. + + *** Polling mode IO operation *** + ================================= + [..] + (#) Configure pdata parameter (explained hereafter), destination and data length + and enable the transfer using HAL_DMA2D_Start(). + (#) Wait for end of transfer using HAL_DMA2D_PollForTransfer(), at this stage + user can specify the value of timeout according to his end application. + + *** Interrupt mode IO operation *** + =================================== + [..] + (#) Configure pdata parameter, destination and data length and enable + the transfer using HAL_DMA2D_Start_IT(). + (#) Use HAL_DMA2D_IRQHandler() called under DMA2D_IRQHandler() interrupt subroutine. + (#) At the end of data transfer HAL_DMA2D_IRQHandler() function is executed and user can + add his own function by customization of function pointer XferCpltCallback (member + of DMA2D handle structure). + (#) In case of error, the HAL_DMA2D_IRQHandler() function calls the callback + XferErrorCallback. + + -@- In Register-to-Memory transfer mode, pdata parameter is the register + color, in Memory-to-memory or Memory-to-Memory with pixel format + conversion pdata is the source address. + + -@- Configure the foreground source address, the background source address, + the destination and data length then Enable the transfer using + HAL_DMA2D_BlendingStart() in polling mode and HAL_DMA2D_BlendingStart_IT() + in interrupt mode. + + -@- HAL_DMA2D_BlendingStart() and HAL_DMA2D_BlendingStart_IT() functions + are used if the memory to memory with blending transfer mode is selected. + + (#) Optionally, configure and enable the CLUT using HAL_DMA2D_CLUTLoad() in polling + mode or HAL_DMA2D_CLUTLoad_IT() in interrupt mode. + + (#) Optionally, configure the line watermark in using the API HAL_DMA2D_ProgramLineEvent(). + + (#) Optionally, configure the dead time value in the AHB clock cycle inserted between two + consecutive accesses on the AHB master port in using the API HAL_DMA2D_ConfigDeadTime() + and enable/disable the functionality with the APIs HAL_DMA2D_EnableDeadTime() or + HAL_DMA2D_DisableDeadTime(). + + (#) The transfer can be suspended, resumed and aborted using the following + functions: HAL_DMA2D_Suspend(), HAL_DMA2D_Resume(), HAL_DMA2D_Abort(). + + (#) The CLUT loading can be suspended, resumed and aborted using the following + functions: HAL_DMA2D_CLUTLoading_Suspend(), HAL_DMA2D_CLUTLoading_Resume(), + HAL_DMA2D_CLUTLoading_Abort(). + + (#) To control the DMA2D state, use the following function: HAL_DMA2D_GetState(). + + (#) To read the DMA2D error code, use the following function: HAL_DMA2D_GetError(). + + *** DMA2D HAL driver macros list *** + ============================================= + [..] + Below the list of most used macros in DMA2D HAL driver : + + (+) __HAL_DMA2D_ENABLE: Enable the DMA2D peripheral. + (+) __HAL_DMA2D_GET_FLAG: Get the DMA2D pending flags. + (+) __HAL_DMA2D_CLEAR_FLAG: Clear the DMA2D pending flags. + (+) __HAL_DMA2D_ENABLE_IT: Enable the specified DMA2D interrupts. + (+) __HAL_DMA2D_DISABLE_IT: Disable the specified DMA2D interrupts. + (+) __HAL_DMA2D_GET_IT_SOURCE: Check whether the specified DMA2D interrupt is enabled or not. + + *** Callback registration *** + =================================== + [..] + (#) The compilation define USE_HAL_DMA2D_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use function @ref HAL_DMA2D_RegisterCallback() to register a user callback. + + (#) Function @ref HAL_DMA2D_RegisterCallback() allows to register following callbacks: + (+) XferCpltCallback : callback for transfer complete. + (+) XferErrorCallback : callback for transfer error. + (+) LineEventCallback : callback for line event. + (+) CLUTLoadingCpltCallback : callback for CLUT loading completion. + (+) MspInitCallback : DMA2D MspInit. + (+) MspDeInitCallback : DMA2D MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + (#) Use function @ref HAL_DMA2D_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + @ref HAL_DMA2D_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) XferCpltCallback : callback for transfer complete. + (+) XferErrorCallback : callback for transfer error. + (+) LineEventCallback : callback for line event. + (+) CLUTLoadingCpltCallback : callback for CLUT loading completion. + (+) MspInitCallback : DMA2D MspInit. + (+) MspDeInitCallback : DMA2D MspDeInit. + + (#) By default, after the @ref HAL_DMA2D_Init and if the state is HAL_DMA2D_STATE_RESET + all callbacks are reset to the corresponding legacy weak (surcharged) functions: + examples @ref HAL_DMA2D_LineEventCallback(), @ref HAL_DMA2D_CLUTLoadingCpltCallback() + Exception done for MspInit and MspDeInit callbacks that are respectively + reset to the legacy weak (surcharged) functions in the @ref HAL_DMA2D_Init + and @ref HAL_DMA2D_DeInit only when these callbacks are null (not registered beforehand) + If not, MspInit or MspDeInit are not null, the @ref HAL_DMA2D_Init and @ref HAL_DMA2D_DeInit + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + Exception as well for Transfer Completion and Transfer Error callbacks that are not defined + as weak (surcharged) functions. They must be defined by the user to be resorted to. + + Callbacks can be registered/unregistered in READY state only. + Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered + in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used + during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_DMA2D_RegisterCallback before calling @ref HAL_DMA2D_DeInit + or @ref HAL_DMA2D_Init function. + + When The compilation define USE_HAL_DMA2D_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + [..] + (@) You can refer to the DMA2D HAL driver header file for more useful macros + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +#ifdef HAL_DMA2D_MODULE_ENABLED +#if defined (DMA2D) + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup DMA2D DMA2D + * @brief DMA2D HAL module driver + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup DMA2D_Private_Constants DMA2D Private Constants + * @{ + */ + +/** @defgroup DMA2D_TimeOut DMA2D Time Out + * @{ + */ +#define DMA2D_TIMEOUT_ABORT (1000U) /*!< 1s */ +#define DMA2D_TIMEOUT_SUSPEND (1000U) /*!< 1s */ +/** + * @} + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup DMA2D_Private_Functions DMA2D Private Functions + * @{ + */ +static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, + uint32_t Height); +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMA2D_Exported_Functions DMA2D Exported Functions + * @{ + */ + +/** @defgroup DMA2D_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize and configure the DMA2D + (+) De-initialize the DMA2D + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the DMA2D according to the specified + * parameters in the DMA2D_InitTypeDef and create the associated handle. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d) +{ + /* Check the DMA2D peripheral state */ + if (hdma2d == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance)); + assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode)); + assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode)); + assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset)); + assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->Init.AlphaInverted)); + assert_param(IS_DMA2D_RB_SWAP(hdma2d->Init.RedBlueSwap)); + assert_param(IS_DMA2D_LOM_MODE(hdma2d->Init.LineOffsetMode)); + assert_param(IS_DMA2D_BYTES_SWAP(hdma2d->Init.BytesSwap)); + +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + if (hdma2d->State == HAL_DMA2D_STATE_RESET) + { + /* Reset Callback pointers in HAL_DMA2D_STATE_RESET only */ + hdma2d->LineEventCallback = HAL_DMA2D_LineEventCallback; + hdma2d->CLUTLoadingCpltCallback = HAL_DMA2D_CLUTLoadingCpltCallback; + if (hdma2d->MspInitCallback == NULL) + { + hdma2d->MspInitCallback = HAL_DMA2D_MspInit; + } + + /* Init the low level hardware */ + hdma2d->MspInitCallback(hdma2d); + } +#else + if (hdma2d->State == HAL_DMA2D_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hdma2d->Lock = HAL_UNLOCKED; + /* Init the low level hardware */ + HAL_DMA2D_MspInit(hdma2d); + } +#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */ + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* DMA2D CR register configuration -------------------------------------------*/ + MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode); + + /* DMA2D OPFCCR register configuration ---------------------------------------*/ + MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB, + hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap); + + /* DMA2D OOR register configuration ------------------------------------------*/ + MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); + /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/ + MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS), + ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \ + (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos))); + + + /* Update error code */ + hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE; + + /* Initialize the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Deinitializes the DMA2D peripheral registers to their default reset + * values. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ + +HAL_StatusTypeDef HAL_DMA2D_DeInit(DMA2D_HandleTypeDef *hdma2d) +{ + + /* Check the DMA2D peripheral state */ + if (hdma2d == NULL) + { + return HAL_ERROR; + } + + /* Before aborting any DMA2D transfer or CLUT loading, check + first whether or not DMA2D clock is enabled */ + if (__HAL_RCC_DMA2D_IS_CLK_ENABLED()) + { + /* Abort DMA2D transfer if any */ + if ((hdma2d->Instance->CR & DMA2D_CR_START) == DMA2D_CR_START) + { + if (HAL_DMA2D_Abort(hdma2d) != HAL_OK) + { + /* Issue when aborting DMA2D transfer */ + return HAL_ERROR; + } + } + else + { + /* Abort background CLUT loading if any */ + if ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START) + { + if (HAL_DMA2D_CLUTLoading_Abort(hdma2d, 0U) != HAL_OK) + { + /* Issue when aborting background CLUT loading */ + return HAL_ERROR; + } + } + else + { + /* Abort foreground CLUT loading if any */ + if ((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) == DMA2D_FGPFCCR_START) + { + if (HAL_DMA2D_CLUTLoading_Abort(hdma2d, 1U) != HAL_OK) + { + /* Issue when aborting foreground CLUT loading */ + return HAL_ERROR; + } + } + } + } + } + + /* Reset DMA2D control registers*/ + hdma2d->Instance->CR = 0U; + hdma2d->Instance->IFCR = 0x3FU; + hdma2d->Instance->FGOR = 0U; + hdma2d->Instance->BGOR = 0U; + hdma2d->Instance->FGPFCCR = 0U; + hdma2d->Instance->BGPFCCR = 0U; + hdma2d->Instance->OPFCCR = 0U; + +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + + if (hdma2d->MspDeInitCallback == NULL) + { + hdma2d->MspDeInitCallback = HAL_DMA2D_MspDeInit; + } + + /* DeInit the low level hardware */ + hdma2d->MspDeInitCallback(hdma2d); + +#else + /* Carry on with de-initialization of low level hardware */ + HAL_DMA2D_MspDeInit(hdma2d); +#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */ + + /* Update error code */ + hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE; + + /* Initialize the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @brief Initializes the DMA2D MSP. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ +__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hdma2d); + + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_DMA2D_MspInit can be implemented in the user file. + */ +} + +/** + * @brief DeInitializes the DMA2D MSP. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ +__weak void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef *hdma2d) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hdma2d); + + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_DMA2D_MspDeInit can be implemented in the user file. + */ +} + +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User DMA2D Callback + * To be used instead of the weak (surcharged) predefined callback + * @param hdma2d DMA2D handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_DMA2D_TRANSFERCOMPLETE_CB_ID DMA2D transfer complete Callback ID + * @arg @ref HAL_DMA2D_TRANSFERERROR_CB_ID DMA2D transfer error Callback ID + * @arg @ref HAL_DMA2D_LINEEVENT_CB_ID DMA2D line event Callback ID + * @arg @ref HAL_DMA2D_CLUTLOADINGCPLT_CB_ID DMA2D CLUT loading completion Callback ID + * @arg @ref HAL_DMA2D_MSPINIT_CB_ID DMA2D MspInit callback ID + * @arg @ref HAL_DMA2D_MSPDEINIT_CB_ID DMA2D MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @note No weak predefined callbacks are defined for HAL_DMA2D_TRANSFERCOMPLETE_CB_ID or HAL_DMA2D_TRANSFERERROR_CB_ID + * @retval status + */ +HAL_StatusTypeDef HAL_DMA2D_RegisterCallback(DMA2D_HandleTypeDef *hdma2d, HAL_DMA2D_CallbackIDTypeDef CallbackID, + pDMA2D_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hdma2d); + + if (HAL_DMA2D_STATE_READY == hdma2d->State) + { + switch (CallbackID) + { + case HAL_DMA2D_TRANSFERCOMPLETE_CB_ID : + hdma2d->XferCpltCallback = pCallback; + break; + + case HAL_DMA2D_TRANSFERERROR_CB_ID : + hdma2d->XferErrorCallback = pCallback; + break; + + case HAL_DMA2D_LINEEVENT_CB_ID : + hdma2d->LineEventCallback = pCallback; + break; + + case HAL_DMA2D_CLUTLOADINGCPLT_CB_ID : + hdma2d->CLUTLoadingCpltCallback = pCallback; + break; + + case HAL_DMA2D_MSPINIT_CB_ID : + hdma2d->MspInitCallback = pCallback; + break; + + case HAL_DMA2D_MSPDEINIT_CB_ID : + hdma2d->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_DMA2D_STATE_RESET == hdma2d->State) + { + switch (CallbackID) + { + case HAL_DMA2D_MSPINIT_CB_ID : + hdma2d->MspInitCallback = pCallback; + break; + + case HAL_DMA2D_MSPDEINIT_CB_ID : + hdma2d->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma2d); + return status; +} + +/** + * @brief Unregister a DMA2D Callback + * DMA2D Callback is redirected to the weak (surcharged) predefined callback + * @param hdma2d DMA2D handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_DMA2D_TRANSFERCOMPLETE_CB_ID DMA2D transfer complete Callback ID + * @arg @ref HAL_DMA2D_TRANSFERERROR_CB_ID DMA2D transfer error Callback ID + * @arg @ref HAL_DMA2D_LINEEVENT_CB_ID DMA2D line event Callback ID + * @arg @ref HAL_DMA2D_CLUTLOADINGCPLT_CB_ID DMA2D CLUT loading completion Callback ID + * @arg @ref HAL_DMA2D_MSPINIT_CB_ID DMA2D MspInit callback ID + * @arg @ref HAL_DMA2D_MSPDEINIT_CB_ID DMA2D MspDeInit callback ID + * @note No weak predefined callbacks are defined for HAL_DMA2D_TRANSFERCOMPLETE_CB_ID or HAL_DMA2D_TRANSFERERROR_CB_ID + * @retval status + */ +HAL_StatusTypeDef HAL_DMA2D_UnRegisterCallback(DMA2D_HandleTypeDef *hdma2d, HAL_DMA2D_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hdma2d); + + if (HAL_DMA2D_STATE_READY == hdma2d->State) + { + switch (CallbackID) + { + case HAL_DMA2D_TRANSFERCOMPLETE_CB_ID : + hdma2d->XferCpltCallback = NULL; + break; + + case HAL_DMA2D_TRANSFERERROR_CB_ID : + hdma2d->XferErrorCallback = NULL; + break; + + case HAL_DMA2D_LINEEVENT_CB_ID : + hdma2d->LineEventCallback = HAL_DMA2D_LineEventCallback; + break; + + case HAL_DMA2D_CLUTLOADINGCPLT_CB_ID : + hdma2d->CLUTLoadingCpltCallback = HAL_DMA2D_CLUTLoadingCpltCallback; + break; + + case HAL_DMA2D_MSPINIT_CB_ID : + hdma2d->MspInitCallback = HAL_DMA2D_MspInit; /* Legacy weak (surcharged) Msp Init */ + break; + + case HAL_DMA2D_MSPDEINIT_CB_ID : + hdma2d->MspDeInitCallback = HAL_DMA2D_MspDeInit; /* Legacy weak (surcharged) Msp DeInit */ + break; + + default : + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_DMA2D_STATE_RESET == hdma2d->State) + { + switch (CallbackID) + { + case HAL_DMA2D_MSPINIT_CB_ID : + hdma2d->MspInitCallback = HAL_DMA2D_MspInit; /* Legacy weak (surcharged) Msp Init */ + break; + + case HAL_DMA2D_MSPDEINIT_CB_ID : + hdma2d->MspDeInitCallback = HAL_DMA2D_MspDeInit; /* Legacy weak (surcharged) Msp DeInit */ + break; + + default : + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma2d); + return status; +} +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + +/** + * @} + */ + + +/** @defgroup DMA2D_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the pdata, destination address and data size then + start the DMA2D transfer. + (+) Configure the source for foreground and background, destination address + and data size then start a MultiBuffer DMA2D transfer. + (+) Configure the pdata, destination address and data size then + start the DMA2D transfer with interrupt. + (+) Configure the source for foreground and background, destination address + and data size then start a MultiBuffer DMA2D transfer with interrupt. + (+) Abort DMA2D transfer. + (+) Suspend DMA2D transfer. + (+) Resume DMA2D transfer. + (+) Enable CLUT transfer. + (+) Configure CLUT loading then start transfer in polling mode. + (+) Configure CLUT loading then start transfer in interrupt mode. + (+) Abort DMA2D CLUT loading. + (+) Suspend DMA2D CLUT loading. + (+) Resume DMA2D CLUT loading. + (+) Poll for transfer complete. + (+) handle DMA2D interrupt request. + (+) Transfer watermark callback. + (+) CLUT Transfer Complete callback. + + +@endverbatim + * @{ + */ + +/** + * @brief Start the DMA2D Transfer. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param pdata Configure the source memory Buffer address if + * Memory-to-Memory or Memory-to-Memory with pixel format + * conversion mode is selected, or configure + * the color value if Register-to-Memory mode is selected. + * @param DstAddress The destination memory Buffer address. + * @param Width The width of data to be transferred from source + * to destination (expressed in number of pixels per line). + * @param Height The height of data to be transferred from source to destination (expressed in number of lines). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, + uint32_t Height) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LINE(Height)); + assert_param(IS_DMA2D_PIXEL(Width)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height); + + /* Enable the Peripheral */ + __HAL_DMA2D_ENABLE(hdma2d); + + return HAL_OK; +} + +/** + * @brief Start the DMA2D Transfer with interrupt enabled. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param pdata Configure the source memory Buffer address if + * the Memory-to-Memory or Memory-to-Memory with pixel format + * conversion mode is selected, or configure + * the color value if Register-to-Memory mode is selected. + * @param DstAddress The destination memory Buffer address. + * @param Width The width of data to be transferred from source + * to destination (expressed in number of pixels per line). + * @param Height The height of data to be transferred from source to destination (expressed in number of lines). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, + uint32_t Height) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LINE(Height)); + assert_param(IS_DMA2D_PIXEL(Width)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height); + + /* Enable the transfer complete, transfer error and configuration error interrupts */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC | DMA2D_IT_TE | DMA2D_IT_CE); + + /* Enable the Peripheral */ + __HAL_DMA2D_ENABLE(hdma2d); + + return HAL_OK; +} + +/** + * @brief Start the multi-source DMA2D Transfer. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param SrcAddress1 The source memory Buffer address for the foreground layer. + * @param SrcAddress2 The source memory Buffer address for the background layer. + * @param DstAddress The destination memory Buffer address. + * @param Width The width of data to be transferred from source + * to destination (expressed in number of pixels per line). + * @param Height The height of data to be transferred from source to destination (expressed in number of lines). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_BlendingStart(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, + uint32_t DstAddress, uint32_t Width, uint32_t Height) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LINE(Height)); + assert_param(IS_DMA2D_PIXEL(Width)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) + { + /*blending & fixed FG*/ + WRITE_REG(hdma2d->Instance->FGCOLR, SrcAddress1); + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, SrcAddress2, DstAddress, Width, Height); + } + else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_BG) + { + /*blending & fixed BG*/ + WRITE_REG(hdma2d->Instance->BGCOLR, SrcAddress2); + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height); + } + else + { + /* Configure DMA2D Stream source2 address */ + WRITE_REG(hdma2d->Instance->BGMAR, SrcAddress2); + + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height); + } + + /* Enable the Peripheral */ + __HAL_DMA2D_ENABLE(hdma2d); + + return HAL_OK; +} + +/** + * @brief Start the multi-source DMA2D Transfer with interrupt enabled. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param SrcAddress1 The source memory Buffer address for the foreground layer. + * @param SrcAddress2 The source memory Buffer address for the background layer. + * @param DstAddress The destination memory Buffer address. + * @param Width The width of data to be transferred from source + * to destination (expressed in number of pixels per line). + * @param Height The height of data to be transferred from source to destination (expressed in number of lines). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_BlendingStart_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t SrcAddress1, uint32_t SrcAddress2, + uint32_t DstAddress, uint32_t Width, uint32_t Height) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LINE(Height)); + assert_param(IS_DMA2D_PIXEL(Width)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) + { + /*blending & fixed FG*/ + WRITE_REG(hdma2d->Instance->FGCOLR, SrcAddress1); + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, SrcAddress2, DstAddress, Width, Height); + } + else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_BG) + { + /*blending & fixed BG*/ + WRITE_REG(hdma2d->Instance->BGCOLR, SrcAddress2); + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height); + } + else + { + WRITE_REG(hdma2d->Instance->BGMAR, SrcAddress2); + + /* Configure the source, destination address and the data size */ + DMA2D_SetConfig(hdma2d, SrcAddress1, DstAddress, Width, Height); + } + + /* Enable the transfer complete, transfer error and configuration error interrupts */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC | DMA2D_IT_TE | DMA2D_IT_CE); + + /* Enable the Peripheral */ + __HAL_DMA2D_ENABLE(hdma2d); + + return HAL_OK; +} + +/** + * @brief Abort the DMA2D Transfer. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Abort(DMA2D_HandleTypeDef *hdma2d) +{ + uint32_t tickstart; + + /* Abort the DMA2D transfer */ + /* START bit is reset to make sure not to set it again, in the event the HW clears it + between the register read and the register write by the CPU (writing 0 has no + effect on START bitvalue) */ + MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_ABORT | DMA2D_CR_START, DMA2D_CR_ABORT); + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Check if the DMA2D is effectively disabled */ + while ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U) + { + if ((HAL_GetTick() - tickstart) > DMA2D_TIMEOUT_ABORT) + { + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT; + + /* Change the DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_TIMEOUT; + } + } + + /* Disable the Transfer Complete, Transfer Error and Configuration Error interrupts */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC | DMA2D_IT_TE | DMA2D_IT_CE); + + /* Change the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @brief Suspend the DMA2D Transfer. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Suspend(DMA2D_HandleTypeDef *hdma2d) +{ + uint32_t tickstart; + + /* Suspend the DMA2D transfer */ + /* START bit is reset to make sure not to set it again, in the event the HW clears it + between the register read and the register write by the CPU (writing 0 has no + effect on START bitvalue). */ + MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_SUSP | DMA2D_CR_START, DMA2D_CR_SUSP); + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Check if the DMA2D is effectively suspended */ + while ((hdma2d->Instance->CR & (DMA2D_CR_SUSP | DMA2D_CR_START)) == DMA2D_CR_START) + { + if ((HAL_GetTick() - tickstart) > DMA2D_TIMEOUT_SUSPEND) + { + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT; + + /* Change the DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_TIMEOUT; + + return HAL_TIMEOUT; + } + } + + /* Check whether or not a transfer is actually suspended and change the DMA2D state accordingly */ + if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U) + { + hdma2d->State = HAL_DMA2D_STATE_SUSPEND; + } + else + { + /* Make sure SUSP bit is cleared since it is meaningless + when no transfer is on-going */ + CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP); + } + + return HAL_OK; +} + +/** + * @brief Resume the DMA2D Transfer. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_Resume(DMA2D_HandleTypeDef *hdma2d) +{ + /* Check the SUSP and START bits */ + if ((hdma2d->Instance->CR & (DMA2D_CR_SUSP | DMA2D_CR_START)) == (DMA2D_CR_SUSP | DMA2D_CR_START)) + { + /* Ongoing transfer is suspended: change the DMA2D state before resuming */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + } + + /* Resume the DMA2D transfer */ + /* START bit is reset to make sure not to set it again, in the event the HW clears it + between the register read and the register write by the CPU (writing 0 has no + effect on START bitvalue). */ + CLEAR_BIT(hdma2d->Instance->CR, (DMA2D_CR_SUSP | DMA2D_CR_START)); + + return HAL_OK; +} + + +/** + * @brief Enable the DMA2D CLUT Transfer. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_EnableCLUT(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Enable the background CLUT loading */ + SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START); + } + else + { + /* Enable the foreground CLUT loading */ + SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START); + } + + return HAL_OK; +} + +/** + * @brief Start DMA2D CLUT Loading. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param CLUTCfg Pointer to a DMA2D_CLUTCfgTypeDef structure that contains + * the configuration information for the color look up table. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTStartLoad(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef *CLUTCfg, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_CLUT_CM(CLUTCfg->CLUTColorMode)); + assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg->Size)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the CLUT of the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Write background CLUT memory address */ + WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg->pCLUT); + + /* Write background CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM), + ((CLUTCfg->Size << DMA2D_BGPFCCR_CS_Pos) | (CLUTCfg->CLUTColorMode << DMA2D_BGPFCCR_CCM_Pos))); + + /* Enable the CLUT loading for the background */ + SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START); + } + /* Configure the CLUT of the foreground DMA2D layer */ + else + { + /* Write foreground CLUT memory address */ + WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg->pCLUT); + + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), + ((CLUTCfg->Size << DMA2D_FGPFCCR_CS_Pos) | (CLUTCfg->CLUTColorMode << DMA2D_FGPFCCR_CCM_Pos))); + + /* Enable the CLUT loading for the foreground */ + SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START); + } + + return HAL_OK; +} + +/** + * @brief Start DMA2D CLUT Loading with interrupt enabled. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param CLUTCfg Pointer to a DMA2D_CLUTCfgTypeDef structure that contains + * the configuration information for the color look up table. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTStartLoad_IT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef *CLUTCfg, + uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_CLUT_CM(CLUTCfg->CLUTColorMode)); + assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg->Size)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the CLUT of the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Write background CLUT memory address */ + WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg->pCLUT); + + /* Write background CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM), + ((CLUTCfg->Size << DMA2D_BGPFCCR_CS_Pos) | (CLUTCfg->CLUTColorMode << DMA2D_BGPFCCR_CCM_Pos))); + + /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE | DMA2D_IT_CAE); + + /* Enable the CLUT loading for the background */ + SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START); + } + /* Configure the CLUT of the foreground DMA2D layer */ + else + { + /* Write foreground CLUT memory address */ + WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg->pCLUT); + + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), + ((CLUTCfg->Size << DMA2D_FGPFCCR_CS_Pos) | (CLUTCfg->CLUTColorMode << DMA2D_FGPFCCR_CCM_Pos))); + + /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE | DMA2D_IT_CAE); + + /* Enable the CLUT loading for the foreground */ + SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START); + } + + return HAL_OK; +} + +/** + * @brief Start DMA2D CLUT Loading. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param CLUTCfg Pointer to a DMA2D_CLUTCfgTypeDef structure that contains + * the configuration information for the color look up table. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @note API obsolete and maintained for compatibility with legacy. User is + * invited to resort to HAL_DMA2D_CLUTStartLoad() instead to benefit from + * code compactness, code size and improved heap usage. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTLoad(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode)); + assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the CLUT of the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Write background CLUT memory address */ + WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT); + + /* Write background CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM), + ((CLUTCfg.Size << DMA2D_BGPFCCR_CS_Pos) | (CLUTCfg.CLUTColorMode << DMA2D_BGPFCCR_CCM_Pos))); + + /* Enable the CLUT loading for the background */ + SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START); + } + /* Configure the CLUT of the foreground DMA2D layer */ + else + { + /* Write foreground CLUT memory address */ + WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT); + + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), + ((CLUTCfg.Size << DMA2D_FGPFCCR_CS_Pos) | (CLUTCfg.CLUTColorMode << DMA2D_FGPFCCR_CCM_Pos))); + + /* Enable the CLUT loading for the foreground */ + SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START); + } + + return HAL_OK; +} + +/** + * @brief Start DMA2D CLUT Loading with interrupt enabled. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param CLUTCfg Pointer to a DMA2D_CLUTCfgTypeDef structure that contains + * the configuration information for the color look up table. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @note API obsolete and maintained for compatibility with legacy. User is + * invited to resort to HAL_DMA2D_CLUTStartLoad_IT() instead to benefit + * from code compactness, code size and improved heap usage. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTLoad_IT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode)); + assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the CLUT of the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Write background CLUT memory address */ + WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT); + + /* Write background CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM), + ((CLUTCfg.Size << DMA2D_BGPFCCR_CS_Pos) | (CLUTCfg.CLUTColorMode << DMA2D_BGPFCCR_CCM_Pos))); + + /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE | DMA2D_IT_CAE); + + /* Enable the CLUT loading for the background */ + SET_BIT(hdma2d->Instance->BGPFCCR, DMA2D_BGPFCCR_START); + } + /* Configure the CLUT of the foreground DMA2D layer */ + else + { + /* Write foreground CLUT memory address */ + WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT); + + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), + ((CLUTCfg.Size << DMA2D_FGPFCCR_CS_Pos) | (CLUTCfg.CLUTColorMode << DMA2D_FGPFCCR_CCM_Pos))); + + /* Enable the CLUT Transfer Complete, transfer Error, configuration Error and CLUT Access Error interrupts */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE | DMA2D_IT_CAE); + + /* Enable the CLUT loading for the foreground */ + SET_BIT(hdma2d->Instance->FGPFCCR, DMA2D_FGPFCCR_START); + } + + return HAL_OK; +} + +/** + * @brief Abort the DMA2D CLUT loading. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Abort(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx) +{ + uint32_t tickstart; + const __IO uint32_t *reg = &(hdma2d->Instance->BGPFCCR); /* by default, point at background register */ + + /* Abort the CLUT loading */ + SET_BIT(hdma2d->Instance->CR, DMA2D_CR_ABORT); + + /* If foreground CLUT loading is considered, update local variables */ + if (LayerIdx == DMA2D_FOREGROUND_LAYER) + { + reg = &(hdma2d->Instance->FGPFCCR); + } + + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Check if the CLUT loading is aborted */ + while ((*reg & DMA2D_BGPFCCR_START) != 0U) + { + if ((HAL_GetTick() - tickstart) > DMA2D_TIMEOUT_ABORT) + { + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT; + + /* Change the DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_TIMEOUT; + } + } + + /* Disable the CLUT Transfer Complete, Transfer Error, Configuration Error and CLUT Access Error interrupts */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC | DMA2D_IT_TE | DMA2D_IT_CE | DMA2D_IT_CAE); + + /* Change the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @brief Suspend the DMA2D CLUT loading. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Suspend(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx) +{ + uint32_t tickstart; + uint32_t loadsuspended; + const __IO uint32_t *reg = &(hdma2d->Instance->BGPFCCR); /* by default, point at background register */ + + /* Suspend the CLUT loading */ + SET_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP); + + /* If foreground CLUT loading is considered, update local variables */ + if (LayerIdx == DMA2D_FOREGROUND_LAYER) + { + reg = &(hdma2d->Instance->FGPFCCR); + } + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Check if the CLUT loading is suspended */ + /* 1st condition: Suspend Check */ + loadsuspended = ((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP) ? 1UL : 0UL; + /* 2nd condition: Not Start Check */ + loadsuspended |= ((*reg & DMA2D_BGPFCCR_START) != DMA2D_BGPFCCR_START) ? 1UL : 0UL; + while (loadsuspended == 0UL) + { + if ((HAL_GetTick() - tickstart) > DMA2D_TIMEOUT_SUSPEND) + { + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT; + + /* Change the DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_TIMEOUT; + + return HAL_TIMEOUT; + } + /* 1st condition: Suspend Check */ + loadsuspended = ((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP) ? 1UL : 0UL; + /* 2nd condition: Not Start Check */ + loadsuspended |= ((*reg & DMA2D_BGPFCCR_START) != DMA2D_BGPFCCR_START) ? 1UL : 0UL; + } + + /* Check whether or not a transfer is actually suspended and change the DMA2D state accordingly */ + if ((*reg & DMA2D_BGPFCCR_START) != 0U) + { + hdma2d->State = HAL_DMA2D_STATE_SUSPEND; + } + else + { + /* Make sure SUSP bit is cleared since it is meaningless + when no transfer is on-going */ + CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP); + } + + return HAL_OK; +} + +/** + * @brief Resume the DMA2D CLUT loading. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_CLUTLoading_Resume(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx) +{ + /* Check the SUSP and START bits for background or foreground CLUT loading */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Background CLUT loading suspension check */ + if ((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP) + { + if ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) == DMA2D_BGPFCCR_START) + { + /* Ongoing CLUT loading is suspended: change the DMA2D state before resuming */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + } + } + } + else + { + /* Foreground CLUT loading suspension check */ + if ((hdma2d->Instance->CR & DMA2D_CR_SUSP) == DMA2D_CR_SUSP) + { + if ((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) == DMA2D_FGPFCCR_START) + { + /* Ongoing CLUT loading is suspended: change the DMA2D state before resuming */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + } + } + } + + /* Resume the CLUT loading */ + CLEAR_BIT(hdma2d->Instance->CR, DMA2D_CR_SUSP); + + return HAL_OK; +} + + +/** + + * @brief Polling for transfer complete or CLUT loading. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout) +{ + uint32_t tickstart; + uint32_t layer_start; + __IO uint32_t isrflags = 0x0U; + + /* Polling for DMA2D transfer */ + if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U) + { + /* Get tick */ + tickstart = HAL_GetTick(); + + while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U) + { + isrflags = READ_REG(hdma2d->Instance->ISR); + if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U) + { + if ((isrflags & DMA2D_FLAG_CE) != 0U) + { + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE; + } + if ((isrflags & DMA2D_FLAG_TE) != 0U) + { + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE; + } + /* Clear the transfer and configuration error flags */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE); + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_ERROR; + } + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT; + + /* Change the DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_TIMEOUT; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_TIMEOUT; + } + } + } + } + /* Polling for CLUT loading (foreground or background) */ + layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START; + layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START; + if (layer_start != 0U) + { + /* Get tick */ + tickstart = HAL_GetTick(); + + while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U) + { + isrflags = READ_REG(hdma2d->Instance->ISR); + if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U) + { + if ((isrflags & DMA2D_FLAG_CAE) != 0U) + { + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE; + } + if ((isrflags & DMA2D_FLAG_CE) != 0U) + { + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE; + } + if ((isrflags & DMA2D_FLAG_TE) != 0U) + { + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE; + } + /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE); + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_ERROR; + } + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT; + + /* Change the DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_TIMEOUT; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_TIMEOUT; + } + } + } + } + + /* Clear the transfer complete and CLUT loading flags */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC); + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} +/** + * @brief Handle DMA2D interrupt request. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL status + */ +void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d) +{ + uint32_t isrflags = READ_REG(hdma2d->Instance->ISR); + uint32_t crflags = READ_REG(hdma2d->Instance->CR); + + /* Transfer Error Interrupt management ***************************************/ + if ((isrflags & DMA2D_FLAG_TE) != 0U) + { + if ((crflags & DMA2D_IT_TE) != 0U) + { + /* Disable the transfer Error interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE); + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE; + + /* Clear the transfer error flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE); + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + if (hdma2d->XferErrorCallback != NULL) + { + /* Transfer error Callback */ + hdma2d->XferErrorCallback(hdma2d); + } + } + } + /* Configuration Error Interrupt management **********************************/ + if ((isrflags & DMA2D_FLAG_CE) != 0U) + { + if ((crflags & DMA2D_IT_CE) != 0U) + { + /* Disable the Configuration Error interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE); + + /* Clear the Configuration error flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE); + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE; + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + if (hdma2d->XferErrorCallback != NULL) + { + /* Transfer error Callback */ + hdma2d->XferErrorCallback(hdma2d); + } + } + } + /* CLUT access Error Interrupt management ***********************************/ + if ((isrflags & DMA2D_FLAG_CAE) != 0U) + { + if ((crflags & DMA2D_IT_CAE) != 0U) + { + /* Disable the CLUT access error interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE); + + /* Clear the CLUT access error flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE); + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE; + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + if (hdma2d->XferErrorCallback != NULL) + { + /* Transfer error Callback */ + hdma2d->XferErrorCallback(hdma2d); + } + } + } + /* Transfer watermark Interrupt management **********************************/ + if ((isrflags & DMA2D_FLAG_TW) != 0U) + { + if ((crflags & DMA2D_IT_TW) != 0U) + { + /* Disable the transfer watermark interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW); + + /* Clear the transfer watermark flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW); + + /* Transfer watermark Callback */ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + hdma2d->LineEventCallback(hdma2d); +#else + HAL_DMA2D_LineEventCallback(hdma2d); +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + + } + } + /* Transfer Complete Interrupt management ************************************/ + if ((isrflags & DMA2D_FLAG_TC) != 0U) + { + if ((crflags & DMA2D_IT_TC) != 0U) + { + /* Disable the transfer complete interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC); + + /* Clear the transfer complete flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC); + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE; + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + if (hdma2d->XferCpltCallback != NULL) + { + /* Transfer complete Callback */ + hdma2d->XferCpltCallback(hdma2d); + } + } + } + /* CLUT Transfer Complete Interrupt management ******************************/ + if ((isrflags & DMA2D_FLAG_CTC) != 0U) + { + if ((crflags & DMA2D_IT_CTC) != 0U) + { + /* Disable the CLUT transfer complete interrupt */ + __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC); + + /* Clear the CLUT transfer complete flag */ + __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC); + + /* Update error code */ + hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE; + + /* Change DMA2D state */ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + /* CLUT Transfer complete Callback */ +#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1) + hdma2d->CLUTLoadingCpltCallback(hdma2d); +#else + HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d); +#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */ + } + } + +} + +/** + * @brief Transfer watermark callback. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ +__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hdma2d); + + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_DMA2D_LineEventCallback can be implemented in the user file. + */ +} + +/** + * @brief CLUT Transfer Complete callback. + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval None + */ +__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hdma2d); + + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup DMA2D_Exported_Functions_Group3 Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the DMA2D foreground or background layer parameters. + (+) Configure the DMA2D CLUT transfer. + (+) Configure the line watermark + (+) Configure the dead time value. + (+) Enable or disable the dead time value functionality. + + +@endverbatim + * @{ + */ + +/** + * @brief Configure the DMA2D Layer according to the specified + * parameters in the DMA2D_HandleTypeDef. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx) +{ + DMA2D_LayerCfgTypeDef *pLayerCfg; + uint32_t regMask; + uint32_t regValue; + + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset)); + if (hdma2d->Init.Mode != DMA2D_R2M) + { + assert_param(IS_DMA2D_INPUT_COLOR_MODE(hdma2d->LayerCfg[LayerIdx].InputColorMode)); + if (hdma2d->Init.Mode != DMA2D_M2M) + { + assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode)); + } + } + assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted)); + assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap)); + + if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR)) + { + assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling)); + } + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + pLayerCfg = &hdma2d->LayerCfg[LayerIdx]; + + /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */ + regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \ + (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos); + regMask = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS); + + + if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8)) + { + regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA); + } + else + { + regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos); + } + + /* Configure the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Write DMA2D BGPFCCR register */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue); + + /* DMA2D BGOR register configuration -------------------------------------*/ + WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset); + + /* DMA2D BGCOLR register configuration -------------------------------------*/ + if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8)) + { + WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \ + DMA2D_BGCOLR_RED)); + } + } + /* Configure the foreground DMA2D layer */ + else + { + + if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR) + { + regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos); + regMask |= DMA2D_FGPFCCR_CSS; + } + + /* Write DMA2D FGPFCCR register */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue); + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset); + + /* DMA2D FGCOLR register configuration -------------------------------------*/ + if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8)) + { + WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \ + DMA2D_FGCOLR_RED)); + } + } + /* Initialize the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @brief Configure the DMA2D CLUT Transfer. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param CLUTCfg Pointer to a DMA2D_CLUTCfgTypeDef structure that contains + * the configuration information for the color look up table. + * @param LayerIdx DMA2D Layer index. + * This parameter can be one of the following values: + * DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1) + * @note API obsolete and maintained for compatibility with legacy. User is invited + * to resort to HAL_DMA2D_CLUTStartLoad() instead to benefit from code compactness, + * code size and improved heap usage. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_ConfigCLUT(DMA2D_HandleTypeDef *hdma2d, DMA2D_CLUTCfgTypeDef CLUTCfg, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_DMA2D_LAYER(LayerIdx)); + assert_param(IS_DMA2D_CLUT_CM(CLUTCfg.CLUTColorMode)); + assert_param(IS_DMA2D_CLUT_SIZE(CLUTCfg.Size)); + + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Configure the CLUT of the background DMA2D layer */ + if (LayerIdx == DMA2D_BACKGROUND_LAYER) + { + /* Write background CLUT memory address */ + WRITE_REG(hdma2d->Instance->BGCMAR, (uint32_t)CLUTCfg.pCLUT); + + /* Write background CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CS | DMA2D_BGPFCCR_CCM), + ((CLUTCfg.Size << DMA2D_BGPFCCR_CS_Pos) | (CLUTCfg.CLUTColorMode << DMA2D_BGPFCCR_CCM_Pos))); + } + /* Configure the CLUT of the foreground DMA2D layer */ + else + { + /* Write foreground CLUT memory address */ + WRITE_REG(hdma2d->Instance->FGCMAR, (uint32_t)CLUTCfg.pCLUT); + + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), + ((CLUTCfg.Size << DMA2D_FGPFCCR_CS_Pos) | (CLUTCfg.CLUTColorMode << DMA2D_FGPFCCR_CCM_Pos))); + } + + /* Set the DMA2D state to Ready*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + + +/** + * @brief Configure the line watermark. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @param Line Line Watermark configuration (maximum 16-bit long value expected). + * @note HAL_DMA2D_ProgramLineEvent() API enables the transfer watermark interrupt. + * @note The transfer watermark interrupt is disabled once it has occurred. + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_DMA2D_ProgramLineEvent(DMA2D_HandleTypeDef *hdma2d, uint32_t Line) +{ + /* Check the parameters */ + if (Line > DMA2D_LWR_LW) + { + return HAL_ERROR; + } + else + { + /* Process locked */ + __HAL_LOCK(hdma2d); + + /* Change DMA2D peripheral state */ + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Sets the Line watermark configuration */ + WRITE_REG(hdma2d->Instance->LWR, Line); + + /* Enable the Line interrupt */ + __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TW); + + /* Initialize the DMA2D state*/ + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; + } +} + +/** + * @brief Enable DMA2D dead time feature. + * @param hdma2d DMA2D handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_EnableDeadTime(DMA2D_HandleTypeDef *hdma2d) +{ + /* Process Locked */ + __HAL_LOCK(hdma2d); + + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Set DMA2D_AMTCR EN bit */ + SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); + + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @brief Disable DMA2D dead time feature. + * @param hdma2d DMA2D handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_DisableDeadTime(DMA2D_HandleTypeDef *hdma2d) +{ + /* Process Locked */ + __HAL_LOCK(hdma2d); + + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Clear DMA2D_AMTCR EN bit */ + CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); + + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @brief Configure dead time. + * @note The dead time value represents the guaranteed minimum number of cycles between + * two consecutive transactions on the AHB bus. + * @param hdma2d DMA2D handle. + * @param DeadTime dead time value. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA2D_ConfigDeadTime(DMA2D_HandleTypeDef *hdma2d, uint8_t DeadTime) +{ + /* Process Locked */ + __HAL_LOCK(hdma2d); + + hdma2d->State = HAL_DMA2D_STATE_BUSY; + + /* Set DMA2D_AMTCR DT field */ + MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); + + hdma2d->State = HAL_DMA2D_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma2d); + + return HAL_OK; +} + +/** + * @} + */ + + +/** @defgroup DMA2D_Exported_Functions_Group4 Peripheral State and Error functions + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to: + (+) Get the DMA2D state + (+) Get the DMA2D error code + +@endverbatim + * @{ + */ + +/** + * @brief Return the DMA2D state + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the DMA2D. + * @retval HAL state + */ +HAL_DMA2D_StateTypeDef HAL_DMA2D_GetState(DMA2D_HandleTypeDef *hdma2d) +{ + return hdma2d->State; +} + +/** + * @brief Return the DMA2D error code + * @param hdma2d pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for DMA2D. + * @retval DMA2D Error Code + */ +uint32_t HAL_DMA2D_GetError(DMA2D_HandleTypeDef *hdma2d) +{ + return hdma2d->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + + +/** @defgroup DMA2D_Private_Functions DMA2D Private Functions + * @{ + */ + +/** + * @brief Set the DMA2D transfer parameters. + * @param hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains + * the configuration information for the specified DMA2D. + * @param pdata The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param Width The width of data to be transferred from source to destination. + * @param Height The height of data to be transferred from source to destination. + * @retval HAL status + */ +static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, + uint32_t Height) +{ + uint32_t tmp; + uint32_t tmp1; + uint32_t tmp2; + uint32_t tmp3; + uint32_t tmp4; + + /* Configure DMA2D data size */ + MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos))); + + /* Configure DMA2D destination address */ + WRITE_REG(hdma2d->Instance->OMAR, DstAddress); + + /* Register to memory DMA2D mode selected */ + if (hdma2d->Init.Mode == DMA2D_R2M) + { + tmp1 = pdata & DMA2D_OCOLR_ALPHA_1; + tmp2 = pdata & DMA2D_OCOLR_RED_1; + tmp3 = pdata & DMA2D_OCOLR_GREEN_1; + tmp4 = pdata & DMA2D_OCOLR_BLUE_1; + + /* Prepare the value to be written to the OCOLR register according to the color mode */ + if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888) + { + tmp = (tmp3 | tmp2 | tmp1 | tmp4); + } + else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888) + { + tmp = (tmp3 | tmp2 | tmp4); + } + else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565) + { + tmp2 = (tmp2 >> 19U); + tmp3 = (tmp3 >> 10U); + tmp4 = (tmp4 >> 3U); + tmp = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4); + } + else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555) + { + tmp1 = (tmp1 >> 31U); + tmp2 = (tmp2 >> 19U); + tmp3 = (tmp3 >> 11U); + tmp4 = (tmp4 >> 3U); + tmp = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4); + } + else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */ + { + tmp1 = (tmp1 >> 28U); + tmp2 = (tmp2 >> 20U); + tmp3 = (tmp3 >> 12U); + tmp4 = (tmp4 >> 4U); + tmp = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4); + } + /* Write to DMA2D OCOLR register */ + WRITE_REG(hdma2d->Instance->OCOLR, tmp); + } + else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/ + { + WRITE_REG(hdma2d->Instance->BGMAR, pdata); + } + else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */ + { + /* Configure DMA2D source address */ + WRITE_REG(hdma2d->Instance->FGMAR, pdata); + } +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* DMA2D */ +#endif /* HAL_DMA2D_MODULE_ENABLED */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c new file mode 100644 index 0000000..a134b4e --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c @@ -0,0 +1,712 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_dma_ex.c + * @author MCD Application Team + * @brief DMA Extension HAL module driver + * This file provides firmware functions to manage the following + * functionalities of the DMA Extension peripheral: + * + Extended features functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The DMA Extension HAL driver can be used as follows: + (+) Start a multi buffer transfer using the HAL_DMA_MultiBufferStart() function + for polling mode or HAL_DMA_MultiBufferStart_IT() for interrupt mode. + + (+) Configure the DMA_MUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function. + (+) Configure the DMA_MUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function. + Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used + to respectively enable/disable the request generator. + + (+) To handle the DMAMUX Interrupts, the function HAL_DMAEx_MUX_IRQHandler should be called from + the DMAMUX IRQ handler i.e DMAMUX1_OVR_IRQHandler or DMAMUX2_OVR_IRQHandler . + As only one interrupt line is available for all DMAMUX channels and request generators , HAL_DMA_MUX_IRQHandler should be + called with, as parameter, the appropriate DMA handle as many as used DMAs in the user project + (exception done if a given DMA is not using the DMAMUX SYNC block neither a request generator) + + -@- In Memory-to-Memory transfer mode, Multi (Double) Buffer mode is not allowed. + -@- When Multi (Double) Buffer mode is enabled, the transfer is circular by default. + -@- In Multi (Double) buffer mode, it is possible to update the base address for + the AHB memory port on the fly (DMA_SxM0AR or DMA_SxM1AR) when the stream is enabled. + -@- Multi (Double) buffer mode is possible with DMA and BDMA instances. + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup DMAEx DMAEx + * @brief DMA Extended HAL module driver + * @{ + */ + +#ifdef HAL_DMA_MODULE_ENABLED + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private Constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/** @addtogroup DMAEx_Private_Functions + * @{ + */ + +static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); + +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ + +/** @addtogroup DMAEx_Exported_Functions + * @{ + */ + + +/** @addtogroup DMAEx_Exported_Functions_Group1 + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the source, destination address and data length and + Start MultiBuffer DMA transfer + (+) Configure the source, destination address and data length and + Start MultiBuffer DMA transfer with interrupt + (+) Change on the fly the memory0 or memory1 address. + (+) Configure the DMA_MUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function. + (+) Configure the DMA_MUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function. + (+) Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used + to respectively enable/disable the request generator. + (+) Handle DMAMUX interrupts using HAL_DMAEx_MUX_IRQHandler : should be called from + the DMAMUX IRQ handler i.e DMAMUX1_OVR_IRQHandler or DMAMUX2_OVR_IRQHandler + +@endverbatim + * @{ + */ + + +/** + * @brief Starts the multi_buffer DMA Transfer. + * @param hdma : pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer + * @param DataLength: The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + __IO uint32_t *ifcRegister_Base; /* DMA Stream Interrupt Clear register */ + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* Memory-to-memory transfer not supported in double buffering mode */ + if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY) + { + hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + } + else + { + /* Process Locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Enable the Double buffer mode */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR |= DMA_SxCR_DBM; + + /* Configure DMA Stream destination address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M1AR = SecondMemAddress; + + /* Calculate the interrupt clear flag register (IFCR) base address */ + ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U)); + + /* Clear all flags */ + *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU); + } + else /* BDMA instance(s) */ + { + /* Enable the Double buffer mode */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC); + + /* Configure DMA Stream destination address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = SecondMemAddress; + + /* Calculate the interrupt clear flag register (IFCR) base address */ + ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U)); + + /* Clear all flags */ + *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU); + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Configure the source, destination address and the data length */ + DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + } + + /* Enable the peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_BUSY; + + /* Return error status */ + status = HAL_ERROR; + } + } + return status; +} + +/** + * @brief Starts the multi_buffer DMA Transfer with interrupt enabled. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer + * @param DataLength: The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + __IO uint32_t *ifcRegister_Base; /* DMA Stream Interrupt Clear register */ + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* Memory-to-memory transfer not supported in double buffering mode */ + if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY) + { + hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED; + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hdma); + + if(HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Enable the Double buffer mode */ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR |= DMA_SxCR_DBM; + + /* Configure DMA Stream destination address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M1AR = SecondMemAddress; + + /* Calculate the interrupt clear flag register (IFCR) base address */ + ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U)); + + /* Clear all flags */ + *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU); + } + else /* BDMA instance(s) */ + { + /* Enable the Double buffer mode */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC); + + /* Configure DMA Stream destination address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = SecondMemAddress; + + /* Calculate the interrupt clear flag register (IFCR) base address */ + ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U)); + + /* Clear all flags */ + *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU); + } + + /* Configure the source, destination address and the data length */ + DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if(hdma->DMAmuxRequestGen != 0U) + { + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + } + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Enable Common interrupts*/ + MODIFY_REG(((DMA_Stream_TypeDef *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME)); + ((DMA_Stream_TypeDef *)hdma->Instance)->FCR |= DMA_IT_FE; + + if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL)) + { + /*Enable Half Transfer IT if corresponding Callback is set*/ + ((DMA_Stream_TypeDef *)hdma->Instance)->CR |= DMA_IT_HT; + } + } + else /* BDMA instance(s) */ + { + /* Enable Common interrupts*/ + MODIFY_REG(((BDMA_Channel_TypeDef *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE)); + + if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL)) + { + /*Enable Half Transfer IT if corresponding Callback is set*/ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR |= BDMA_CCR_HTIE; + } + } + + if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */ + { + /* Check if DMAMUX Synchronization is enabled*/ + if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U) + { + /* Enable DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE; + } + + if(hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/ + /* enable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE; + } + } + + /* Enable the peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_BUSY; + + /* Return error status */ + status = HAL_ERROR; + } + return status; +} + +/** + * @brief Change the memory0 or memory1 address on the fly. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param Address: The new address + * @param memory: the memory to be changed, This parameter can be one of + * the following values: + * MEMORY0 / + * MEMORY1 + * @note The MEMORY0 address can be changed only when the current transfer use + * MEMORY1 and the MEMORY1 address can be changed only when the current + * transfer use MEMORY0. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory) +{ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + if(memory == MEMORY0) + { + /* change the memory0 address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = Address; + } + else + { + /* change the memory1 address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M1AR = Address; + } + } + else /* BDMA instance(s) */ + { + if(memory == MEMORY0) + { + /* change the memory0 address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = Address; + } + else + { + /* change the memory1 address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = Address; + } + } + + return HAL_OK; +} + +/** + * @brief Configure the DMAMUX synchronization parameters for a given DMA stream (instance). + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig) +{ + uint32_t syncSignalID = 0; + uint32_t syncPolarity = 0; + + /* Check the parameters */ + assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance)); + assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable)); + assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable)); + assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber)); + + if(pSyncConfig->SyncEnable == ENABLE) + { + assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity)); + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + assert_param(IS_DMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID)); + } + else + { + assert_param(IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID)); + } + syncSignalID = pSyncConfig->SyncSignalID; + syncPolarity = pSyncConfig->SyncPolarity; + } + + /*Check if the DMA state is ready */ + if(hdma->State == HAL_DMA_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hdma); + + /* Disable the synchronization and event generation before applying a new config */ + CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE)); + + /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/ + MODIFY_REG( hdma->DMAmuxChannel->CCR, \ + (~DMAMUX_CxCR_DMAREQ_ID) , \ + (syncSignalID << DMAMUX_CxCR_SYNC_ID_Pos) | \ + ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \ + syncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \ + ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); + + /* Process Locked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; + } + else + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_BUSY; + + /* Return error status */ + return HAL_ERROR; + } +} + +/** + * @brief Configure the DMAMUX request generator block used by the given DMA stream (instance). + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param pRequestGeneratorConfig : pointer to HAL_DMA_MuxRequestGeneratorConfigTypeDef : + * contains the request generator parameters. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator (DMA_HandleTypeDef *hdma, HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig) +{ + HAL_StatusTypeDef status; + HAL_DMA_StateTypeDef temp_state = hdma->State; + + /* Check the parameters */ + assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance)); + + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + assert_param(IS_DMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(pRequestGeneratorConfig->SignalID)); + } + else + { + assert_param(IS_BDMA_DMAMUX_REQUEST_GEN_SIGNAL_ID(pRequestGeneratorConfig->SignalID)); + } + + + assert_param(IS_DMAMUX_REQUEST_GEN_POLARITY(pRequestGeneratorConfig->Polarity)); + assert_param(IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(pRequestGeneratorConfig->RequestNumber)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if(hdma->DMAmuxRequestGen == 0U) + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_PARAM; + + /* error status */ + status = HAL_ERROR; + } + else if(((hdma->DMAmuxRequestGen->RGCR & DMAMUX_RGxCR_GE) == 0U) && (temp_state == HAL_DMA_STATE_READY)) + { + /* RequestGenerator must be disable prior to the configuration i.e GE bit is 0 */ + + /* Process Locked */ + __HAL_LOCK(hdma); + + /* Set the request generator new parameters */ + hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \ + ((pRequestGeneratorConfig->RequestNumber - 1U) << DMAMUX_RGxCR_GNBREQ_Pos)| \ + pRequestGeneratorConfig->Polarity; + /* Process Locked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; + } + else + { + /* Set the error code to busy */ + hdma->ErrorCode = HAL_DMA_ERROR_BUSY; + + /* error status */ + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Enable the DMAMUX request generator block used by the given DMA stream (instance). + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator (DMA_HandleTypeDef *hdma) +{ + /* Check the parameters */ + assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block */ + if((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0U)) + { + /* Enable the request generator*/ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_GE; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Disable the DMAMUX request generator block used by the given DMA stream (instance). + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator (DMA_HandleTypeDef *hdma) +{ + /* Check the parameters */ + assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block */ + if((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0U)) + { + /* Disable the request generator*/ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_GE; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Handles DMAMUX interrupt request. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @retval None + */ +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma) +{ + /* Check for DMAMUX Synchronization overrun */ + if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U) + { + /* Disable the synchro overrun interrupt */ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_SYNC; + + if(hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + + if(hdma->DMAmuxRequestGen != 0) + { + /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */ + if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U) + { + /* Disable the request gen overrun interrupt */ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN; + + if(hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + } +} + + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup DMAEx_Private_Functions + * @{ + */ + +/** + * @brief Set the DMA Transfer parameter. + * @param hdma: pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Stream. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param DataLength: The length of data to be transferred from source to destination + * @retval HAL status + */ +static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */ + { + /* Configure DMA Stream data length */ + ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength; + + /* Peripheral to Memory */ + if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) + { + /* Configure DMA Stream destination address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress; + + /* Configure DMA Stream source address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress; + } + /* Memory to Peripheral */ + else + { + /* Configure DMA Stream source address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress; + + /* Configure DMA Stream destination address */ + ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress; + } + } + else /* BDMA instance(s) */ + { + /* Configure DMA Stream data length */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength; + + /* Peripheral to Memory */ + if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) + { + /* Configure DMA Stream destination address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress; + + /* Configure DMA Stream source address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress; + } + /* Memory to Peripheral */ + else + { + /* Configure DMA Stream source address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress; + + /* Configure DMA Stream destination address */ + ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress; + } + } +} + +/** + * @} + */ + +#endif /* HAL_DMA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c new file mode 100644 index 0000000..da12923 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c @@ -0,0 +1,859 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_exti.c + * @author MCD Application Team + * @brief EXTI HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the General Purpose Input/Output (EXTI) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### EXTI Peripheral features ##### + ============================================================================== + [..] + (+) Each Exti line can be configured within this driver. + + (+) Exti line can be configured in 3 different modes + (++) Interrupt (CORE1 or CORE2 in case of dual core line ) + (++) Event (CORE1 or CORE2 in case of dual core line ) + (++) a combination of the previous + + (+) Configurable Exti lines can be configured with 3 different triggers + (++) Rising + (++) Falling + (++) Both of them + + (+) When set in interrupt mode, configurable Exti lines have two diffenrents + interrupt pending registers which allow to distinguish which transition + occurs: + (++) Rising edge pending interrupt + (++) Falling + + (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can + be selected through multiplexer. + + (+) PendClearSource used to set the D3 Smart Run Domain autoamtic pend clear source. + It is applicable for line with wkaeup target is Any (CPU1 , CPU2 and D3 smart run domain). + Value can be one of the following: + (++) EXTI_D3_PENDCLR_SRC_NONE : no pend clear source is selected : + In this case corresponding bit of D2PMRx register is set to 0 + (+++) On a configurable Line : the D3 domain wakeup signal is + automatically cleared after after the Delay + Rising Edge detect + (+++) On a direct Line : the D3 domain wakeup signal is + cleared after the direct event input signal is cleared + + (++) EXTI_D3_PENDCLR_SRC_DMACH6 : no pend clear source is selected : + In this case corresponding bit of D2PMRx register is set to 1 + and corresponding bits(2) of D3PCRxL/H is set to b00 : + DMA ch6 event selected as D3 domain pendclear source + + (++) EXTI_D3_PENDCLR_SRC_DMACH7 : no pend clear source is selected : + In this case corresponding bit of D2PMRx register is set to 1 + and corresponding bits(2) of D3PCRxL/H is set to b01 : + DMA ch7 event selected as D3 domain pendclear source + + (++) EXTI_D3_PENDCLR_SRC_LPTIM4 : no pend clear source is selected : + In this case corresponding bit of D2PMRx register is set to 1 + and corresponding bits(2) of D3PCRxL/H is set to b10 : + LPTIM4 out selected as D3 domain pendclear source + + (++) EXTI_D3_PENDCLR_SRC_LPTIM5 : no pend clear source is selected : + In this case corresponding bit of D2PMRx register is set to 1 + and corresponding bits(2) of D3PCRxL/H is set to b11 : + LPTIM5 out selected as D3 domain pendclear source + + + ##### How to use this driver ##### + ============================================================================== + [..] + + (#) Configure the EXTI line using HAL_EXTI_SetConfigLine(). + (++) Choose the interrupt line number by setting "Line" member from + EXTI_ConfigTypeDef structure. + (++) Configure the interrupt and/or event mode using "Mode" member from + EXTI_ConfigTypeDef structure. + (++) For configurable lines, configure rising and/or falling trigger + "Trigger" member from EXTI_ConfigTypeDef structure. + (++) For Exti lines linked to gpio, choose gpio port using "GPIOSel" + member from GPIO_InitTypeDef structure. + (++) For Exti lines with wkaeup target is Any (CPU1 , CPU2 and D3 smart run domain), + choose gpio D3 PendClearSource using PendClearSource + member from EXTI_PendClear_Source structure. + + (#) Get current Exti configuration of a dedicated line using + HAL_EXTI_GetConfigLine(). + (++) Provide exiting handle as parameter. + (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter. + + (#) Clear Exti configuration of a dedicated line using HAL_EXTI_GetConfigLine(). + (++) Provide exiting handle as parameter. + + (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback(). + (++) Provide exiting handle as first parameter. + (++) Provide which callback will be registered using one value from + EXTI_CallbackIDTypeDef. + (++) Provide callback function pointer. + + (#) Get interrupt pending bit using HAL_EXTI_GetPending(). + + (#) Clear interrupt pending bit using HAL_EXTI_GetPending(). + + (#) Generate software interrupt using HAL_EXTI_GenerateSWI(). + + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @addtogroup EXTI + * @{ + */ + +#ifdef HAL_EXTI_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +#define EXTI_MODE_OFFSET 0x04U /* 0x10: offset between CPU IMR/EMR registers */ +#define EXTI_CONFIG_OFFSET 0x08U /* 0x20: offset between CPU Rising/Falling configuration registers */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup EXTI_Exported_Functions + * @{ + */ + +/** @addtogroup EXTI_Exported_Functions_Group1 + * @brief Configuration functions + * +@verbatim + =============================================================================== + ##### Configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Set configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @param pExtiConfig Pointer on EXTI configuration to be set. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + uint32_t pcrlinepos; + + /* Check null pointer */ + if ((hexti == NULL) || (pExtiConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_EXTI_LINE(pExtiConfig->Line)); + assert_param(IS_EXTI_MODE(pExtiConfig->Mode)); + + /* Assign line number to handle */ + hexti->Line = pExtiConfig->Line; + + /* compute line register offset and line mask */ + offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (pExtiConfig->Line & EXTI_PIN_MASK); + maskline = (1UL << linepos); + + /* Configure triggers for configurable lines */ + if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00U) + { + assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger)); + + /* Configure rising trigger */ + regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00U) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store rising trigger mode */ + *regaddr = regval; + + /* Configure falling trigger */ + regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00U) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store falling trigger mode */ + *regaddr = regval; + + /* Configure gpio port selection in case of gpio exti line */ + if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel)); + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL]; + regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03U))); + regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03U))); + SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL] = regval; + } + } + + /* Configure interrupt mode : read current mode */ + regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00U) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store interrupt mode */ + *regaddr = regval; + + /* The event mode cannot be configured if the line does not support it */ + assert_param(((pExtiConfig->Line & EXTI_EVENT) == EXTI_EVENT) || ((pExtiConfig->Mode & EXTI_MODE_EVENT) != EXTI_MODE_EVENT)); + + /* Configure event mode : read current mode */ + regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00U) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store event mode */ + *regaddr = regval; + +#if defined (DUAL_CORE) + /* Configure interrupt mode for Core2 : read current mode */ + regaddr = (__IO uint32_t *)(&EXTI->C2IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_CORE2_INTERRUPT) != 0x00U) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store interrupt mode */ + *regaddr = regval; + + /* The event mode cannot be configured if the line does not support it */ + assert_param(((pExtiConfig->Line & EXTI_EVENT) == EXTI_EVENT) || ((pExtiConfig->Mode & EXTI_MODE_CORE2_EVENT) != EXTI_MODE_CORE2_EVENT)); + + /* Configure event mode : read current mode */ + regaddr = (__IO uint32_t *)(&EXTI->C2EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_CORE2_EVENT) != 0x00U) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store event mode */ + *regaddr = regval; +#endif /* DUAL_CORE */ + + /* Configure the D3 PendClear source in case of Wakeup target is Any */ + if ((pExtiConfig->Line & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL) + { + assert_param(IS_EXTI_D3_PENDCLR_SRC(pExtiConfig->PendClearSource)); + + /*Calc the PMR register address for the given line */ + regaddr = (__IO uint32_t *)(&EXTI->D3PMR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + if(pExtiConfig->PendClearSource == EXTI_D3_PENDCLR_SRC_NONE) + { + /* Clear D3PMRx register for the given line */ + regval &= ~maskline; + /* Store D3PMRx register value */ + *regaddr = regval; + } + else + { + /* Set D3PMRx register to 1 for the given line */ + regval |= maskline; + /* Store D3PMRx register value */ + *regaddr = regval; + + if(linepos < 16UL) + { + regaddr = (__IO uint32_t *)(&EXTI->D3PCR1L + (EXTI_CONFIG_OFFSET * offset)); + pcrlinepos = 1UL << linepos; + } + else + { + regaddr = (__IO uint32_t *)(&EXTI->D3PCR1H + (EXTI_CONFIG_OFFSET * offset)); + pcrlinepos = 1UL << (linepos - 16UL); + } + + regval = (*regaddr & (~(pcrlinepos * pcrlinepos * 3UL))) | (pcrlinepos * pcrlinepos * (pExtiConfig->PendClearSource - 1UL)); + *regaddr = regval; + } + } + + return HAL_OK; +} + + +/** + * @brief Get configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @param pExtiConfig Pointer on structure to store Exti configuration. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + uint32_t pcrlinepos; + + /* Check null pointer */ + if ((hexti == NULL) || (pExtiConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check the parameter */ + assert_param(IS_EXTI_LINE(hexti->Line)); + + /* Store handle line number to configuration structure */ + pExtiConfig->Line = hexti->Line; + + /* compute line register offset and line mask */ + offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (pExtiConfig->Line & EXTI_PIN_MASK); + maskline = (1UL << linepos); + + /* 1] Get core mode : interrupt */ + regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + pExtiConfig->Mode = EXTI_MODE_NONE; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00U) + { + pExtiConfig->Mode = EXTI_MODE_INTERRUPT; + } + + /* Get event mode */ + regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00U) + { + pExtiConfig->Mode |= EXTI_MODE_EVENT; + } +#if defined (DUAL_CORE) + regaddr = (__IO uint32_t *)(&EXTI->C2IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00U) + { + pExtiConfig->Mode = EXTI_MODE_CORE2_INTERRUPT; + } + + /* Get event mode */ + regaddr = (__IO uint32_t *)(&EXTI->C2EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00U) + { + pExtiConfig->Mode |= EXTI_MODE_CORE2_EVENT; + } +#endif /*DUAL_CORE*/ + + /* Get default Trigger and GPIOSel configuration */ + pExtiConfig->Trigger = EXTI_TRIGGER_NONE; + pExtiConfig->GPIOSel = 0x00U; + + /* 2] Get trigger for configurable lines : rising */ + if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00U) + { + regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Check if configuration of selected line is enable */ + if ((regval & maskline) != 0x00U) + { + pExtiConfig->Trigger = EXTI_TRIGGER_RISING; + } + + /* Get falling configuration */ + regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Check if configuration of selected line is enable */ + if ((regval & maskline) != 0x00U) + { + pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING; + } + + /* Get Gpio port selection for gpio lines */ + if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL]; + pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3UL - (linepos & 0x03UL)))) >> 24U); + } + } + + /* Get default Pend Clear Source */ + pExtiConfig->PendClearSource = EXTI_D3_PENDCLR_SRC_NONE; + + /* 3] Get D3 Pend Clear source */ + if ((pExtiConfig->Line & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL) + { + regaddr = (__IO uint32_t *)(&EXTI->D3PMR1 + (EXTI_CONFIG_OFFSET * offset)); + if(((*regaddr) & linepos) != 0UL) + { + /* if wakeup target is any and PMR set, the read pend clear source from D3PCRxL/H */ + if(linepos < 16UL) + { + regaddr = (__IO uint32_t *)(&EXTI->D3PCR1L + (EXTI_CONFIG_OFFSET * offset)); + pcrlinepos = 1UL << linepos; + } + else + { + regaddr = (__IO uint32_t *)(&EXTI->D3PCR1H + (EXTI_CONFIG_OFFSET * offset)); + pcrlinepos = 1UL << (linepos - 16UL); + } + + pExtiConfig->PendClearSource = 1UL + ((*regaddr & (pcrlinepos * pcrlinepos * 3UL)) / (pcrlinepos * pcrlinepos)); + } + } + + return HAL_OK; +} + + +/** + * @brief Clear whole configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + uint32_t pcrlinepos; + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + + /* Check the parameter */ + assert_param(IS_EXTI_LINE(hexti->Line)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (hexti->Line & EXTI_PIN_MASK); + maskline = (1UL << linepos); + + /* 1] Clear interrupt mode */ + regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* 2] Clear event mode */ + regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + +#if defined (DUAL_CORE) + /* 1] Clear CM4 interrupt mode */ + regaddr = (__IO uint32_t *)(&EXTI->C2IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* 2] Clear CM4 event mode */ + regaddr = (__IO uint32_t *)(&EXTI->C2EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; +#endif /* DUAL_CORE */ + + /* 3] Clear triggers in case of configurable lines */ + if ((hexti->Line & EXTI_CONFIG) != 0x00U) + { + regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* Get Gpio port selection for gpio lines */ + if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL]; + regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03UL))); + SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL] = regval; + } + } + + /* 4] Clear D3 Config lines */ + if ((hexti->Line & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL) + { + regaddr = (__IO uint32_t *)(&EXTI->D3PMR1 + (EXTI_CONFIG_OFFSET * offset)); + *regaddr = (*regaddr & ~maskline); + + if(linepos < 16UL) + { + regaddr = (__IO uint32_t *)(&EXTI->D3PCR1L + (EXTI_CONFIG_OFFSET * offset)); + pcrlinepos = 1UL << linepos; + } + else + { + regaddr = (__IO uint32_t *)(&EXTI->D3PCR1H + (EXTI_CONFIG_OFFSET * offset)); + pcrlinepos = 1UL << (linepos - 16UL); + } + + /*Clear D3 PendClear source */ + *regaddr &= (~(pcrlinepos * pcrlinepos * 3UL)); + } + + return HAL_OK; +} + + +/** + * @brief Register callback for a dedicated Exti line. + * @param hexti Exti handle. + * @param CallbackID User callback identifier. + * This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values. + * @param pPendingCbfn function pointer to be stored as callback. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + + switch (CallbackID) + { + case HAL_EXTI_COMMON_CB_ID: + hexti->PendingCallback = pPendingCbfn; + break; + + default: + status = HAL_ERROR; + break; + } + + return status; +} + + +/** + * @brief Store line number as handle private field. + * @param hexti Exti handle. + * @param ExtiLine Exti line number. + * This parameter can be from 0 to @ref EXTI_LINE_NB. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine) +{ + /* Check the parameters */ + assert_param(IS_EXTI_LINE(ExtiLine)); + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + else + { + /* Store line number as handle private field */ + hexti->Line = ExtiLine; + + return HAL_OK; + } +} + + +/** + * @} + */ + +/** @addtogroup EXTI_Exported_Functions_Group2 + * @brief EXTI IO functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Handle EXTI interrupt request. + * @param hexti Exti handle. + * @retval none. + */ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t maskline; + uint32_t offset; + + /* Compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1UL << (hexti->Line & EXTI_PIN_MASK)); + +#if defined(DUAL_CORE) + if (HAL_GetCurrentCPUID() == CM7_CPUID) + { + /* Get pending register address */ + regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset)); + } + else /* Cortex-M4*/ + { + /* Get pending register address */ + regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset)); + } +#else + regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset)); +#endif /* DUAL_CORE */ + + /* Get pending bit */ + regval = (*regaddr & maskline); + + if (regval != 0x00U) + { + /* Clear pending bit */ + *regaddr = maskline; + + /* Call callback */ + if (hexti->PendingCallback != NULL) + { + hexti->PendingCallback(); + } + } +} + + +/** + * @brief Get interrupt pending bit of a dedicated line. + * @param hexti Exti handle. + * @param Edge Specify which pending edge as to be checked. + * This parameter can be one of the following values: + * @arg @ref EXTI_TRIGGER_RISING_FALLING + * This parameter is kept for compatibility with other series. + * @retval 1 if interrupt is pending else 0. + */ +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + assert_param(IS_EXTI_PENDING_EDGE(Edge)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (hexti->Line & EXTI_PIN_MASK); + maskline = (1UL << linepos); + +#if defined(DUAL_CORE) + if (HAL_GetCurrentCPUID() == CM7_CPUID) + { + /* Get pending register address */ + regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset)); + } + else /* Cortex-M4 */ + { + /* Get pending register address */ + regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset)); + } +#else + regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset)); +#endif /* DUAL_CORE */ + + /* return 1 if bit is set else 0 */ + regval = ((*regaddr & maskline) >> linepos); + return regval; +} + + +/** + * @brief Clear interrupt pending bit of a dedicated line. + * @param hexti Exti handle. + * @param Edge Specify which pending edge as to be clear. + * This parameter can be one of the following values: + * @arg @ref EXTI_TRIGGER_RISING_FALLING + * This parameter is kept for compatibility with other series. + * @retval None. + */ +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge) +{ + __IO uint32_t *regaddr; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + assert_param(IS_EXTI_PENDING_EDGE(Edge)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1UL << (hexti->Line & EXTI_PIN_MASK)); + +#if defined(DUAL_CORE) + if (HAL_GetCurrentCPUID() == CM7_CPUID) + { + /* Get pending register address */ + regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset)); + } + else /* Cortex-M4 */ + { + /* Get pending register address */ + regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset)); + } +#else + regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset)); +#endif /* DUAL_CORE */ + + /* Clear Pending bit */ + *regaddr = maskline; +} + +/** + * @brief Generate a software interrupt for a dedicated line. + * @param hexti Exti handle. + * @retval None. + */ +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1UL << (hexti->Line & EXTI_PIN_MASK)); + + regaddr = (__IO uint32_t *)(&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset)); + *regaddr = maskline; +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_EXTI_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c new file mode 100644 index 0000000..1df845e --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c @@ -0,0 +1,1195 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_flash.c + * @author MCD Application Team + * @brief FLASH HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the internal FLASH memory: + * + Program operations functions + * + Memory Control functions + * + Peripheral Errors functions + * + @verbatim + ============================================================================== + ##### FLASH peripheral features ##### + ============================================================================== + + [..] The Flash memory interface manages CPU AXI I-Code and D-Code accesses + to the Flash memory. It implements the erase and program Flash memory operations + and the read and write protection mechanisms. + + [..] The FLASH main features are: + (+) Flash memory read operations + (+) Flash memory program/erase operations + (+) Read / write protections + (+) Option bytes programming + (+) Error code correction (ECC) : Data in flash are 266-bits word + (10 bits added per flash word) + + ##### How to use this driver ##### + ============================================================================== + [..] + This driver provides functions and macros to configure and program the FLASH + memory of all STM32H7xx devices. + + (#) FLASH Memory IO Programming functions: + (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and + HAL_FLASH_Lock() functions + (++) Program functions: 256-bit word only + (++) There Two modes of programming : + (+++) Polling mode using HAL_FLASH_Program() function + (+++) Interrupt mode using HAL_FLASH_Program_IT() function + + (#) Interrupts and flags management functions : + (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler() + (++) Callback functions are called when the flash operations are finished : + HAL_FLASH_EndOfOperationCallback() when everything is ok, otherwise + HAL_FLASH_OperationErrorCallback() + (++) Get error flag status by calling HAL_FLASH_GetError() + + (#) Option bytes management functions : + (++) Lock and Unlock the option bytes using HAL_FLASH_OB_Unlock() and + HAL_FLASH_OB_Lock() functions + (++) Launch the reload of the option bytes using HAL_FLASH_OB_Launch() function. + In this case, a reset is generated + [..] + In addition to these functions, this driver includes a set of macros allowing + to handle the following operations: + (+) Set the latency + (+) Enable/Disable the FLASH interrupts + (+) Monitor the FLASH flags status + [..] + (@) For any Flash memory program operation (erase or program), the CPU clock frequency + (HCLK) must be at least 1MHz. + (@) The contents of the Flash memory are not guaranteed if a device reset occurs during + a Flash memory operation. + (@) The application can simultaneously request a read and a write operation through each AXI + interface. + As the Flash memory is divided into two independent banks, the embedded Flash + memory interface can drive different operations at the same time on each bank. For + example a read, write or erase operation can be executed on bank 1 while another read, + write or erase operation is executed on bank 2. + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup FLASH FLASH + * @brief FLASH HAL module driver + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup FLASH_Private_Constants + * @{ + */ +#define FLASH_TIMEOUT_VALUE 50000U /* 50 s */ +/** + * @} + */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +FLASH_ProcessTypeDef pFlash; +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions ---------------------------------------------------------*/ + +/** @defgroup FLASH_Exported_Functions FLASH Exported functions + * @{ + */ + +/** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions + * @brief Programming operation functions + * +@verbatim + =============================================================================== + ##### Programming operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the FLASH + program operations. + +@endverbatim + * @{ + */ + +/** + * @brief Program a flash word at a specified address + * @param TypeProgram Indicate the way to program at a specified address. + * This parameter can be a value of @ref FLASH_Type_Program + * @param FlashAddress specifies the address to be programmed. + * This parameter shall be aligned to the Flash word: + * - 256 bits for STM32H74x/5X devices (8x 32bits words) + * - 128 bits for STM32H7Ax/BX devices (4x 32bits words) + * - 256 bits for STM32H72x/3X devices (8x 32bits words) + * @param DataAddress specifies the address of data to be programmed. + * This parameter shall be 32-bit aligned + * + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress) +{ + HAL_StatusTypeDef status; + __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress; + __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress; + uint32_t bank; + uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram)); + assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + +#if defined (FLASH_OPTCR_PG_OTP) + if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress))) +#else + if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) +#endif /* FLASH_OPTCR_PG_OTP */ + { + bank = FLASH_BANK_1; + } +#if defined (DUAL_BANK) + else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress)) + { + bank = FLASH_BANK_2; + } +#endif /* DUAL_BANK */ + else + { + return HAL_ERROR; + } + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank); + + if(status == HAL_OK) + { +#if defined (DUAL_BANK) + if(bank == FLASH_BANK_1) + { +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* Set OTP_PG bit */ + SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP); + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* Set PG bit */ + SET_BIT(FLASH->CR1, FLASH_CR_PG); + } + } + else + { + /* Set PG bit */ + SET_BIT(FLASH->CR2, FLASH_CR_PG); + } +#else /* Single Bank */ +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* Set OTP_PG bit */ + SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP); + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* Set PG bit */ + SET_BIT(FLASH->CR1, FLASH_CR_PG); + } +#endif /* DUAL_BANK */ + + __ISB(); + __DSB(); + +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* Program an OTP word (16 bits) */ + *(__IO uint16_t *)FlashAddress = *(__IO uint16_t*)DataAddress; + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* Program the flash word */ + do + { + *dest_addr = *src_addr; + dest_addr++; + src_addr++; + row_index--; + } while (row_index != 0U); + } + + __ISB(); + __DSB(); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank); + +#if defined (DUAL_BANK) +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* If the program operation is completed, disable the OTP_PG */ + CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP); + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + if(bank == FLASH_BANK_1) + { + /* If the program operation is completed, disable the PG */ + CLEAR_BIT(FLASH->CR1, FLASH_CR_PG); + } + else + { + /* If the program operation is completed, disable the PG */ + CLEAR_BIT(FLASH->CR2, FLASH_CR_PG); + } + } +#else /* Single Bank */ +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* If the program operation is completed, disable the OTP_PG */ + CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP); + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* If the program operation is completed, disable the PG */ + CLEAR_BIT(FLASH->CR1, FLASH_CR_PG); + } +#endif /* DUAL_BANK */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Program a flash word at a specified address with interrupt enabled. + * @param TypeProgram Indicate the way to program at a specified address. + * This parameter can be a value of @ref FLASH_Type_Program + * @param FlashAddress specifies the address to be programmed. + * This parameter shall be aligned to the Flash word: + * - 256 bits for STM32H74x/5X devices (8x 32bits words) + * - 128 bits for STM32H7Ax/BX devices (4x 32bits words) + * - 256 bits for STM32H72x/3X devices (8x 32bits words) + * @param DataAddress specifies the address of data to be programmed. + * This parameter shall be 32-bit aligned + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress) +{ + HAL_StatusTypeDef status; + __IO uint32_t *dest_addr = (__IO uint32_t*)FlashAddress; + __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress; + uint32_t bank; + uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram)); + assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + +#if defined (FLASH_OPTCR_PG_OTP) + if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress))) +#else + if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) +#endif /* FLASH_OPTCR_PG_OTP */ + { + bank = FLASH_BANK_1; + } +#if defined (DUAL_BANK) + else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress)) + { + bank = FLASH_BANK_2; + } +#endif /* DUAL_BANK */ + else + { + return HAL_ERROR; + } + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank); + + if (status != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } + else + { + pFlash.Address = FlashAddress; + +#if defined (DUAL_BANK) + if(bank == FLASH_BANK_1) + { + /* Set internal variables used by the IRQ handler */ + pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_BANK1; + +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* Set OTP_PG bit */ + SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP); + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* Set PG bit */ + SET_BIT(FLASH->CR1, FLASH_CR_PG); + } + + /* Enable End of Operation and Error interrupts for Bank 1 */ +#if defined (FLASH_CR_OPERRIE) + __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1); +#else + __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1); +#endif /* FLASH_CR_OPERRIE */ + } + else + { + /* Set internal variables used by the IRQ handler */ + pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_BANK2; + + /* Set PG bit */ + SET_BIT(FLASH->CR2, FLASH_CR_PG); + + /* Enable End of Operation and Error interrupts for Bank2 */ +#if defined (FLASH_CR_OPERRIE) + __HAL_FLASH_ENABLE_IT_BANK2(FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \ + FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2 | FLASH_IT_OPERR_BANK2); +#else + __HAL_FLASH_ENABLE_IT_BANK2(FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \ + FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2); +#endif /* FLASH_CR_OPERRIE */ + } +#else /* Single Bank */ + /* Set internal variables used by the IRQ handler */ + pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_BANK1; + +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* Set OTP_PG bit */ + SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP); + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* Set PG bit */ + SET_BIT(FLASH->CR1, FLASH_CR_PG); + } + + /* Enable End of Operation and Error interrupts for Bank 1 */ +#if defined (FLASH_CR_OPERRIE) + __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1); +#else + __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1); +#endif /* FLASH_CR_OPERRIE */ +#endif /* DUAL_BANK */ + + __ISB(); + __DSB(); + +#if defined (FLASH_OPTCR_PG_OTP) + if (TypeProgram == FLASH_TYPEPROGRAM_OTPWORD) + { + /* Program an OTP word (16 bits) */ + *(__IO uint16_t *)FlashAddress = *(__IO uint16_t*)DataAddress; + } + else +#endif /* FLASH_OPTCR_PG_OTP */ + { + /* Program the flash word */ + do + { + *dest_addr = *src_addr; + dest_addr++; + src_addr++; + row_index--; + } while (row_index != 0U); + } + + __ISB(); + __DSB(); + } + + return status; +} + +/** + * @brief This function handles FLASH interrupt request. + * @retval None + */ +void HAL_FLASH_IRQHandler(void) +{ + uint32_t temp; + uint32_t errorflag; + FLASH_ProcedureTypeDef procedure; + + /* Check FLASH Bank1 End of Operation flag */ + if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_SR_EOP) != RESET) + { + if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK1) + { + /* Nb of sector to erased can be decreased */ + pFlash.NbSectorsToErase--; + + /* Check if there are still sectors to erase */ + if(pFlash.NbSectorsToErase != 0U) + { + /* Indicate user which sector has been erased */ + HAL_FLASH_EndOfOperationCallback(pFlash.Sector); + + /* Clear bank 1 End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1); + + /* Increment sector number */ + pFlash.Sector++; + temp = pFlash.Sector; + FLASH_Erase_Sector(temp, FLASH_BANK_1, pFlash.VoltageForErase); + } + else + { + /* No more sectors to Erase, user callback can be called */ + /* Reset Sector and stop Erase sectors procedure */ + pFlash.Sector = 0xFFFFFFFFU; + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Sector); + + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1); + } + } + else + { + procedure = pFlash.ProcedureOnGoing; + + if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE)) + { + /* MassErase ended. Return the selected bank */ + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(FLASH_BANK_1); + } + else if(procedure == FLASH_PROC_PROGRAM_BANK1) + { + /* Program ended. Return the selected address */ + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Address); + } + else + { + /* Nothing to do */ + } + + if((procedure != FLASH_PROC_SECTERASE_BANK2) && \ + (procedure != FLASH_PROC_MASSERASE_BANK2) && \ + (procedure != FLASH_PROC_PROGRAM_BANK2)) + { + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1); + } + } + } + +#if defined (DUAL_BANK) + /* Check FLASH Bank2 End of Operation flag */ + if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_SR_EOP) != RESET) + { + if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK2) + { + /*Nb of sector to erased can be decreased*/ + pFlash.NbSectorsToErase--; + + /* Check if there are still sectors to erase*/ + if(pFlash.NbSectorsToErase != 0U) + { + /*Indicate user which sector has been erased*/ + HAL_FLASH_EndOfOperationCallback(pFlash.Sector); + + /* Clear bank 2 End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2); + + /*Increment sector number*/ + pFlash.Sector++; + temp = pFlash.Sector; + FLASH_Erase_Sector(temp, FLASH_BANK_2, pFlash.VoltageForErase); + } + else + { + /* No more sectors to Erase, user callback can be called */ + /* Reset Sector and stop Erase sectors procedure */ + pFlash.Sector = 0xFFFFFFFFU; + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Sector); + + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2); + } + } + else + { + procedure = pFlash.ProcedureOnGoing; + + if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE)) + { + /*MassErase ended. Return the selected bank*/ + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(FLASH_BANK_2); + } + else if(procedure == FLASH_PROC_PROGRAM_BANK2) + { + /* Program ended. Return the selected address */ + /* FLASH EOP interrupt user callback */ + HAL_FLASH_EndOfOperationCallback(pFlash.Address); + } + else + { + /* Nothing to do */ + } + + if((procedure != FLASH_PROC_SECTERASE_BANK1) && \ + (procedure != FLASH_PROC_MASSERASE_BANK1) && \ + (procedure != FLASH_PROC_PROGRAM_BANK1)) + { + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2); + } + } + } +#endif /* DUAL_BANK */ + + /* Check FLASH Bank1 operation error flags */ +#if defined (FLASH_SR_OPERR) + errorflag = FLASH->SR1 & (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | \ + FLASH_FLAG_INCERR_BANK1 | FLASH_FLAG_OPERR_BANK1); +#else + errorflag = FLASH->SR1 & (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | \ + FLASH_FLAG_INCERR_BANK1); +#endif /* FLASH_SR_OPERR */ + + if(errorflag != 0U) + { + /* Save the error code */ + pFlash.ErrorCode |= errorflag; + + /* Clear error programming flags */ + __HAL_FLASH_CLEAR_FLAG_BANK1(errorflag); + + procedure = pFlash.ProcedureOnGoing; + + if(procedure == FLASH_PROC_SECTERASE_BANK1) + { + /* Return the faulty sector */ + temp = pFlash.Sector; + pFlash.Sector = 0xFFFFFFFFU; + } + else if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE)) + { + /* Return the faulty bank */ + temp = FLASH_BANK_1; + } + else + { + /* Return the faulty address */ + temp = pFlash.Address; + } + + /* Stop the procedure ongoing*/ + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + + /* FLASH error interrupt user callback */ + HAL_FLASH_OperationErrorCallback(temp); + } + +#if defined (DUAL_BANK) + /* Check FLASH Bank2 operation error flags */ +#if defined (FLASH_SR_OPERR) + errorflag = FLASH->SR2 & ((FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | \ + FLASH_FLAG_INCERR_BANK2 | FLASH_FLAG_OPERR_BANK2) & 0x7FFFFFFFU); +#else + errorflag = FLASH->SR2 & ((FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | \ + FLASH_FLAG_INCERR_BANK2) & 0x7FFFFFFFU); +#endif /* FLASH_SR_OPERR */ + + if(errorflag != 0U) + { + /* Save the error code */ + pFlash.ErrorCode |= (errorflag | 0x80000000U); + + /* Clear error programming flags */ + __HAL_FLASH_CLEAR_FLAG_BANK2(errorflag); + + procedure = pFlash.ProcedureOnGoing; + + if(procedure== FLASH_PROC_SECTERASE_BANK2) + { + /*return the faulty sector*/ + temp = pFlash.Sector; + pFlash.Sector = 0xFFFFFFFFU; + } + else if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE)) + { + /*return the faulty bank*/ + temp = FLASH_BANK_2; + } + else + { + /*return the faulty address*/ + temp = pFlash.Address; + } + + /*Stop the procedure ongoing*/ + pFlash.ProcedureOnGoing = FLASH_PROC_NONE; + + /* FLASH error interrupt user callback */ + HAL_FLASH_OperationErrorCallback(temp); + } +#endif /* DUAL_BANK */ + + if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE) + { +#if defined (FLASH_CR_OPERRIE) + /* Disable Bank1 Operation and Error source interrupt */ + __HAL_FLASH_DISABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1); + +#if defined (DUAL_BANK) + /* Disable Bank2 Operation and Error source interrupt */ + __HAL_FLASH_DISABLE_IT_BANK2(FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \ + FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2 | FLASH_IT_OPERR_BANK2); +#endif /* DUAL_BANK */ +#else + /* Disable Bank1 Operation and Error source interrupt */ + __HAL_FLASH_DISABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1); + +#if defined (DUAL_BANK) + /* Disable Bank2 Operation and Error source interrupt */ + __HAL_FLASH_DISABLE_IT_BANK2(FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \ + FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2); +#endif /* DUAL_BANK */ +#endif /* FLASH_CR_OPERRIE */ + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } +} + +/** + * @brief FLASH end of operation interrupt callback + * @param ReturnValue The value saved in this parameter depends on the ongoing procedure + * Mass Erase: Bank number which has been requested to erase + * Sectors Erase: Sector which has been erased + * (if 0xFFFFFFFF, it means that all the selected sectors have been erased) + * Program: Address which was selected for data program + * @retval None + */ +__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(ReturnValue); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_FLASH_EndOfOperationCallback could be implemented in the user file + */ +} + +/** + * @brief FLASH operation error interrupt callback + * @param ReturnValue The value saved in this parameter depends on the ongoing procedure + * Mass Erase: Bank number which has been requested to erase + * Sectors Erase: Sector number which returned an error + * Program: Address which was selected for data program + * @retval None + */ +__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(ReturnValue); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_FLASH_OperationErrorCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions + * @brief Management functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the FLASH + memory operations. + +@endverbatim + * @{ + */ + +/** + * @brief Unlock the FLASH control registers access + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Unlock(void) +{ + if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U) + { + /* Authorize the FLASH Bank1 Registers access */ + WRITE_REG(FLASH->KEYR1, FLASH_KEY1); + WRITE_REG(FLASH->KEYR1, FLASH_KEY2); + + /* Verify Flash Bank1 is unlocked */ + if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U) + { + return HAL_ERROR; + } + } + +#if defined (DUAL_BANK) + if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U) + { + /* Authorize the FLASH Bank2 Registers access */ + WRITE_REG(FLASH->KEYR2, FLASH_KEY1); + WRITE_REG(FLASH->KEYR2, FLASH_KEY2); + + /* Verify Flash Bank2 is unlocked */ + if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U) + { + return HAL_ERROR; + } + } +#endif /* DUAL_BANK */ + + return HAL_OK; +} + +/** + * @brief Locks the FLASH control registers access + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Lock(void) +{ + /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */ + SET_BIT(FLASH->CR1, FLASH_CR_LOCK); + + /* Verify Flash Bank1 is locked */ + if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U) + { + return HAL_ERROR; + } + +#if defined (DUAL_BANK) + /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */ + SET_BIT(FLASH->CR2, FLASH_CR_LOCK); + + /* Verify Flash Bank2 is locked */ + if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U) + { + return HAL_ERROR; + } +#endif /* DUAL_BANK */ + + return HAL_OK; +} + +/** + * @brief Unlock the FLASH Option Control Registers access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void) +{ + if(READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U) + { + /* Authorizes the Option Byte registers programming */ + WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1); + WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2); + + /* Verify that the Option Bytes are unlocked */ + if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Lock the FLASH Option Control Registers access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void) +{ + /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */ + SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK); + + /* Verify that the Option Bytes are locked */ + if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) == 0U) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief Launch the option bytes loading. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void) +{ + HAL_StatusTypeDef status; + + /* Wait for CRC computation to be completed */ + if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK) + { + status = HAL_ERROR; + } +#if defined (DUAL_BANK) + else if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK) + { + status = HAL_ERROR; + } +#endif /* DUAL_BANK */ + else + { + status = HAL_OK; + } + + if (status == HAL_OK) + { + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTSTART); + + /* Wait for OB change operation to be completed */ + status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + } + + return status; +} + +/** + * @} + */ + +/** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral Errors functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time Errors of the FLASH peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Get the specific FLASH error flag. + * @retval HAL_FLASH_ERRORCode The returned value can be: + * @arg HAL_FLASH_ERROR_NONE : No error set + * + * @arg HAL_FLASH_ERROR_WRP_BANK1 : Write Protection Error on Bank 1 + * @arg HAL_FLASH_ERROR_PGS_BANK1 : Program Sequence Error on Bank 1 + * @arg HAL_FLASH_ERROR_STRB_BANK1 : Strobe Error on Bank 1 + * @arg HAL_FLASH_ERROR_INC_BANK1 : Inconsistency Error on Bank 1 + * @arg HAL_FLASH_ERROR_OPE_BANK1 : Operation Error on Bank 1 + * @arg HAL_FLASH_ERROR_RDP_BANK1 : Read Protection Error on Bank 1 + * @arg HAL_FLASH_ERROR_RDS_BANK1 : Read Secured Error on Bank 1 + * @arg HAL_FLASH_ERROR_SNECC_BANK1: ECC Single Correction Error on Bank 1 + * @arg HAL_FLASH_ERROR_DBECC_BANK1: ECC Double Detection Error on Bank 1 + * @arg HAL_FLASH_ERROR_CRCRD_BANK1: CRC Read Error on Bank 1 + * + * @arg HAL_FLASH_ERROR_WRP_BANK2 : Write Protection Error on Bank 2 + * @arg HAL_FLASH_ERROR_PGS_BANK2 : Program Sequence Error on Bank 2 + * @arg HAL_FLASH_ERROR_STRB_BANK2 : Strobe Error on Bank 2 + * @arg HAL_FLASH_ERROR_INC_BANK2 : Inconsistency Error on Bank 2 + * @arg HAL_FLASH_ERROR_OPE_BANK2 : Operation Error on Bank 2 + * @arg HAL_FLASH_ERROR_RDP_BANK2 : Read Protection Error on Bank 2 + * @arg HAL_FLASH_ERROR_RDS_BANK2 : Read Secured Error on Bank 2 + * @arg HAL_FLASH_ERROR_SNECC_BANK2: SNECC Error on Bank 2 + * @arg HAL_FLASH_ERROR_DBECC_BANK2: Double Detection ECC on Bank 2 + * @arg HAL_FLASH_ERROR_CRCRD_BANK2: CRC Read Error on Bank 2 +*/ + +uint32_t HAL_FLASH_GetError(void) +{ + return pFlash.ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup FLASH_Private_Functions + * @{ + */ + +/** + * @brief Wait for a FLASH operation to complete. + * @param Timeout maximum flash operation timeout + * @param Bank flash FLASH_BANK_1 or FLASH_BANK_2 + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank) +{ + /* Wait for the FLASH operation to complete by polling on QW flag to be reset. + Even if the FLASH operation fails, the QW flag will be reset and an error + flag will be set */ + + uint32_t bsyflag = FLASH_FLAG_QW_BANK1; + uint32_t errorflag = 0; + uint32_t tickstart = HAL_GetTick(); + + assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank)); + +#if defined (DUAL_BANK) + + if (Bank == FLASH_BANK_2) + { + /* Select bsyflag depending on Bank */ + bsyflag = FLASH_FLAG_QW_BANK2; + } +#endif /* DUAL_BANK */ + + while(__HAL_FLASH_GET_FLAG(bsyflag)) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + return HAL_TIMEOUT; + } + } + } + + /* Get Error Flags */ + if (Bank == FLASH_BANK_1) + { + errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1; + } +#if defined (DUAL_BANK) + else + { + errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U; + } +#endif /* DUAL_BANK */ + + /* In case of error reported in Flash SR1 or SR2 register */ + if((errorflag & 0x7FFFFFFFU) != 0U) + { + /*Save the error code*/ + pFlash.ErrorCode |= errorflag; + + /* Clear error programming flags */ + __HAL_FLASH_CLEAR_FLAG(errorflag); + + return HAL_ERROR; + } + + /* Check FLASH End of Operation flag */ + if(Bank == FLASH_BANK_1) + { + if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1)) + { + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1); + } + } +#if defined (DUAL_BANK) + else + { + if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2)) + { + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2); + } + } +#endif /* DUAL_BANK */ + + return HAL_OK; +} + +/** + * @brief Wait for a FLASH Option Bytes change operation to complete. + * @param Timeout maximum flash operation timeout + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef FLASH_OB_WaitForLastOperation(uint32_t Timeout) +{ + /* Get timeout */ + uint32_t tickstart = HAL_GetTick(); + + /* Wait for the FLASH Option Bytes change operation to complete by polling on OPT_BUSY flag to be reset */ + while(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPT_BUSY) != 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + return HAL_TIMEOUT; + } + } + } + + /* Check option byte change error */ + if(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPTCHANGEERR) != 0U) + { + /* Save the error code */ + pFlash.ErrorCode |= HAL_FLASH_ERROR_OB_CHANGE; + + /* Clear the OB error flag */ + FLASH->OPTCCR |= FLASH_OPTCCR_CLR_OPTCHANGEERR; + + return HAL_ERROR; + } + + /* If there is no error flag set */ + return HAL_OK; +} + +/** + * @brief Wait for a FLASH CRC computation to complete. + * @param Timeout maximum flash operation timeout + * @param Bank flash FLASH_BANK_1 or FLASH_BANK_2 + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef FLASH_CRC_WaitForLastOperation(uint32_t Timeout, uint32_t Bank) +{ + uint32_t bsyflag; + uint32_t tickstart = HAL_GetTick(); + + assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank)); + + /* Select bsyflag depending on Bank */ + if(Bank == FLASH_BANK_1) + { + bsyflag = FLASH_FLAG_CRC_BUSY_BANK1; + } + else + { + bsyflag = FLASH_FLAG_CRC_BUSY_BANK2; + } + + /* Wait for the FLASH CRC computation to complete by polling on CRC_BUSY flag to be reset */ + while(__HAL_FLASH_GET_FLAG(bsyflag)) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + return HAL_TIMEOUT; + } + } + } + + /* Check FLASH CRC read error flag */ + if(Bank == FLASH_BANK_1) + { + if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1)) + { + /* Save the error code */ + pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK1; + + /* Clear FLASH CRC read error pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1); + + return HAL_ERROR; + } + } +#if defined (DUAL_BANK) + else + { + if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_CRCRDERR_BANK2)) + { + /* Save the error code */ + pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK2; + + /* Clear FLASH CRC read error pending bit */ + __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_CRCRDERR_BANK2); + + return HAL_ERROR; + } + } +#endif /* DUAL_BANK */ + + /* If there is no error flag set */ + return HAL_OK; +} + +/** + * @} + */ + +#endif /* HAL_FLASH_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c new file mode 100644 index 0000000..fd4acec --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c @@ -0,0 +1,1860 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_flash_ex.c + * @author MCD Application Team + * @brief Extended FLASH HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the FLASH extension peripheral: + * + Extended programming operations functions + * + @verbatim + ============================================================================== + ##### Flash Extension features ##### + ============================================================================== + + [..] Comparing to other previous devices, the FLASH interface for STM32H7xx + devices contains the following additional features + + (+) Capacity up to 2 Mbyte with dual bank architecture supporting read-while-write + capability (RWW) + (+) Dual bank memory organization + (+) PCROP protection for all banks + (+) Global readout protection (RDP) + (+) Write protection + (+) Secure access only protection + (+) Bank / register swapping (when Dual-Bank) + (+) Cyclic Redundancy Check (CRC) + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure and program the FLASH memory + of all STM32H7xx devices. It includes + (#) FLASH Memory Erase functions: + (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and + HAL_FLASH_Lock() functions + (++) Erase function: Sector erase, bank erase and dual-bank mass erase + (++) There are two modes of erase : + (+++) Polling Mode using HAL_FLASHEx_Erase() + (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT() + + (#) Option Bytes Programming functions: Use HAL_FLASHEx_OBProgram() to: + (++) Set/Reset the write protection per bank + (++) Set the Read protection Level + (++) Set the BOR level + (++) Program the user Option Bytes + (++) PCROP protection configuration and control per bank + (++) Secure area configuration and control per bank + (++) Core Boot address configuration + (++) TCM / AXI shared RAM configuration + (++) CPU Frequency Boost configuration + + (#) FLASH Memory Lock and unlock per Bank: HAL_FLASHEx_Lock_Bank1(), HAL_FLASHEx_Unlock_Bank1(), + HAL_FLASHEx_Lock_Bank2() and HAL_FLASHEx_Unlock_Bank2() functions + + (#) FLASH CRC computation function: Use HAL_FLASHEx_ComputeCRC() to: + (++) Enable CRC feature + (++) Program the desired burst size + (++) Define the user Flash Area on which the CRC has be computed + (++) Perform the CRC computation + (++) Disable CRC feature + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup FLASHEx FLASHEx + * @brief FLASH HAL Extension module driver + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup FLASHEx_Private_Constants + * @{ + */ +#define FLASH_TIMEOUT_VALUE 50000U /* 50 s */ + +/** + * @} + */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions + * @{ + */ +static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks); +static void FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks); +static void FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Bank); +static void FLASH_OB_GetWRP(uint32_t *WRPState, uint32_t *WRPSector, uint32_t Bank); +static void FLASH_OB_RDPConfig(uint32_t RDPLevel); +static uint32_t FLASH_OB_GetRDP(void); +static void FLASH_OB_PCROPConfig(uint32_t PCROConfigRDP, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr, uint32_t Banks); +static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROPStartAddr,uint32_t *PCROPEndAddr, uint32_t Bank); +static void FLASH_OB_BOR_LevelConfig(uint32_t Level); +static uint32_t FLASH_OB_GetBOR(void); +static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig); +static uint32_t FLASH_OB_GetUser(void); +static void FLASH_OB_BootAddConfig(uint32_t BootOption, uint32_t BootAddress0, uint32_t BootAddress1); +static void FLASH_OB_GetBootAdd(uint32_t *BootAddress0, uint32_t *BootAddress1); +static void FLASH_OB_SecureAreaConfig(uint32_t SecureAreaConfig, uint32_t SecureAreaStartAddr, uint32_t SecureAreaEndAddr, uint32_t Banks); +static void FLASH_OB_GetSecureArea(uint32_t *SecureAreaConfig, uint32_t *SecureAreaStartAddr, uint32_t *SecureAreaEndAddr, uint32_t Bank); +static void FLASH_CRC_AddSector(uint32_t Sector, uint32_t Bank); +static void FLASH_CRC_SelectAddress(uint32_t CRCStartAddr, uint32_t CRCEndAddr, uint32_t Bank); + +#if defined (DUAL_CORE) +static void FLASH_OB_CM4BootAddConfig(uint32_t BootOption, uint32_t BootAddress0, uint32_t BootAddress1); +static void FLASH_OB_GetCM4BootAdd(uint32_t *BootAddress0, uint32_t *BootAddress1); +#endif /*DUAL_CORE*/ + +#if defined (FLASH_OTPBL_LOCKBL) +static void FLASH_OB_OTP_LockConfig(uint32_t OTP_Block); +static uint32_t FLASH_OB_OTP_GetLock(void); +#endif /* FLASH_OTPBL_LOCKBL */ + +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) +static void FLASH_OB_SharedRAM_Config(uint32_t SharedRamConfig); +static uint32_t FLASH_OB_SharedRAM_GetConfig(void); +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) +static void FLASH_OB_CPUFreq_BoostConfig(uint32_t FreqBoost); +static uint32_t FLASH_OB_CPUFreq_GetBoost(void); +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Functions FLASHEx Exported Functions + * @{ + */ + +/** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions + * @brief Extended IO operation functions + * +@verbatim + =============================================================================== + ##### Extended programming operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the Extension FLASH + programming operations Operations. + +@endverbatim + * @{ + */ +/** + * @brief Perform a mass erase or erase the specified FLASH memory sectors + * @param[in] pEraseInit pointer to an FLASH_EraseInitTypeDef structure that + * contains the configuration information for the erasing. + * + * @param[out] SectorError pointer to variable that contains the configuration + * information on faulty sector in case of error (0xFFFFFFFF means that all + * the sectors have been correctly erased) + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t sector_index; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase)); + assert_param(IS_FLASH_BANK(pEraseInit->Banks)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Wait for last operation to be completed on Bank1 */ + if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK) + { + status = HAL_ERROR; + } + } + +#if defined (DUAL_BANK) + /* Wait for last operation to be completed on Bank2 */ + if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK) + { + status = HAL_ERROR; + } + } +#endif /* DUAL_BANK */ + + if(status == HAL_OK) + { + if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE) + { + /* Mass erase to be done */ + FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks); + + /* Wait for last operation to be completed on Bank 1 */ + if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK) + { + status = HAL_ERROR; + } + /* if the erase operation is completed, disable the Bank1 BER Bit */ + FLASH->CR1 &= (~FLASH_CR_BER); + } +#if defined (DUAL_BANK) + /* Wait for last operation to be completed on Bank 2 */ + if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK) + { + status = HAL_ERROR; + } + /* if the erase operation is completed, disable the Bank2 BER Bit */ + FLASH->CR2 &= (~FLASH_CR_BER); + } +#endif /* DUAL_BANK */ + } + else + { + /*Initialization of SectorError variable*/ + *SectorError = 0xFFFFFFFFU; + + /* Erase by sector by sector to be done*/ + for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++) + { + FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange); + + if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1); + + /* If the erase operation is completed, disable the SER Bit */ + FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB)); + } +#if defined (DUAL_BANK) + if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2); + + /* If the erase operation is completed, disable the SER Bit */ + FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB)); + } +#endif /* DUAL_BANK */ + + if(status != HAL_OK) + { + /* In case of error, stop erase procedure and return the faulty sector */ + *SectorError = sector_index; + break; + } + } + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Perform a mass erase or erase the specified FLASH memory sectors with interrupt enabled + * @param pEraseInit pointer to an FLASH_EraseInitTypeDef structure that + * contains the configuration information for the erasing. + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase)); + assert_param(IS_FLASH_BANK(pEraseInit->Banks)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Wait for last operation to be completed on Bank 1 */ + if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK) + { + status = HAL_ERROR; + } + } + +#if defined (DUAL_BANK) + /* Wait for last operation to be completed on Bank 2 */ + if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK) + { + status = HAL_ERROR; + } + } +#endif /* DUAL_BANK */ + + if (status != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } + else + { + if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + /* Enable End of Operation and Error interrupts for Bank 1 */ +#if defined (FLASH_CR_OPERRIE) + __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1); +#else + __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1 | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \ + FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1); +#endif /* FLASH_CR_OPERRIE */ + } +#if defined (DUAL_BANK) + if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + /* Enable End of Operation and Error interrupts for Bank 2 */ +#if defined (FLASH_CR_OPERRIE) + __HAL_FLASH_ENABLE_IT_BANK2(FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \ + FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2 | FLASH_IT_OPERR_BANK2); +#else + __HAL_FLASH_ENABLE_IT_BANK2(FLASH_IT_EOP_BANK2 | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \ + FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2); +#endif /* FLASH_CR_OPERRIE */ + } +#endif /* DUAL_BANK */ + + if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE) + { + /*Mass erase to be done*/ + if(pEraseInit->Banks == FLASH_BANK_1) + { + pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE_BANK1; + } +#if defined (DUAL_BANK) + else if(pEraseInit->Banks == FLASH_BANK_2) + { + pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE_BANK2; + } +#endif /* DUAL_BANK */ + else + { + pFlash.ProcedureOnGoing = FLASH_PROC_ALLBANK_MASSERASE; + } + + FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks); + } + else + { + /* Erase by sector to be done */ +#if defined (DUAL_BANK) + if(pEraseInit->Banks == FLASH_BANK_1) + { + pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE_BANK1; + } + else + { + pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE_BANK2; + } +#else + pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE_BANK1; +#endif /* DUAL_BANK */ + + pFlash.NbSectorsToErase = pEraseInit->NbSectors; + pFlash.Sector = pEraseInit->Sector; + pFlash.VoltageForErase = pEraseInit->VoltageRange; + + /* Erase first sector and wait for IT */ + FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->Banks, pEraseInit->VoltageRange); + } + } + + return status; +} + +/** + * @brief Program option bytes + * @param pOBInit pointer to an FLASH_OBProgramInitTypeDef structure that + * contains the configuration information for the programming. + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_OPTIONBYTE(pOBInit->OptionType)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset Error Code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Wait for last operation to be completed */ + if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK) + { + status = HAL_ERROR; + } +#if defined (DUAL_BANK) + else if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK) + { + status = HAL_ERROR; + } +#endif /* DUAL_BANK */ + else + { + status = HAL_OK; + } + + if(status == HAL_OK) + { + /*Write protection configuration*/ + if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP) + { + assert_param(IS_WRPSTATE(pOBInit->WRPState)); + + if(pOBInit->WRPState == OB_WRPSTATE_ENABLE) + { + /*Enable of Write protection on the selected Sector*/ + FLASH_OB_EnableWRP(pOBInit->WRPSector,pOBInit->Banks); + } + else + { + /*Disable of Write protection on the selected Sector*/ + FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks); + } + } + + /* Read protection configuration */ + if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U) + { + /* Configure the Read protection level */ + FLASH_OB_RDPConfig(pOBInit->RDPLevel); + } + + /* User Configuration */ + if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U) + { + /* Configure the user option bytes */ + FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig); + } + + /* PCROP Configuration */ + if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U) + { + assert_param(IS_FLASH_BANK(pOBInit->Banks)); + + /*Configure the Proprietary code readout protection */ + FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr, pOBInit->Banks); + } + + /* BOR Level configuration */ + if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR) + { + FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel); + } + +#if defined(DUAL_CORE) + /* CM7 Boot Address configuration */ + if((pOBInit->OptionType & OPTIONBYTE_CM7_BOOTADD) == OPTIONBYTE_CM7_BOOTADD) + { + FLASH_OB_BootAddConfig(pOBInit->BootConfig, pOBInit->BootAddr0, pOBInit->BootAddr1); + } + + /* CM4 Boot Address configuration */ + if((pOBInit->OptionType & OPTIONBYTE_CM4_BOOTADD) == OPTIONBYTE_CM4_BOOTADD) + { + FLASH_OB_CM4BootAddConfig(pOBInit->CM4BootConfig, pOBInit->CM4BootAddr0, pOBInit->CM4BootAddr1); + } +#else /* Single Core*/ + /* Boot Address configuration */ + if((pOBInit->OptionType & OPTIONBYTE_BOOTADD) == OPTIONBYTE_BOOTADD) + { + FLASH_OB_BootAddConfig(pOBInit->BootConfig, pOBInit->BootAddr0, pOBInit->BootAddr1); + } +#endif /*DUAL_CORE*/ + + /* Secure area configuration */ + if((pOBInit->OptionType & OPTIONBYTE_SECURE_AREA) == OPTIONBYTE_SECURE_AREA) + { + FLASH_OB_SecureAreaConfig(pOBInit->SecureAreaConfig, pOBInit->SecureAreaStartAddr, pOBInit->SecureAreaEndAddr,pOBInit->Banks); + } + +#if defined(FLASH_OTPBL_LOCKBL) + /* OTP Block Lock configuration */ + if((pOBInit->OptionType & OPTIONBYTE_OTP_LOCK) == OPTIONBYTE_OTP_LOCK) + { + FLASH_OB_OTP_LockConfig(pOBInit->OTPBlockLock); + } +#endif /* FLASH_OTPBL_LOCKBL */ + +#if defined(FLASH_OPTSR2_TCM_AXI_SHARED) + /* TCM / AXI Shared RAM configuration */ + if((pOBInit->OptionType & OPTIONBYTE_SHARED_RAM) == OPTIONBYTE_SHARED_RAM) + { + FLASH_OB_SharedRAM_Config(pOBInit->SharedRamConfig); + } +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + +#if defined(FLASH_OPTSR2_CPUFREQ_BOOST) + /* CPU Frequency Boost configuration */ + if((pOBInit->OptionType & OPTIONBYTE_FREQ_BOOST) == OPTIONBYTE_FREQ_BOOST) + { + FLASH_OB_CPUFreq_BoostConfig(pOBInit->FreqBoostState); + } +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Get the Option byte configuration + * @param pOBInit pointer to an FLASH_OBProgramInitTypeDef structure that + * contains the configuration information for the programming. + * @note The parameter Banks of the pOBInit structure must be set exclusively to FLASH_BANK_1 or FLASH_BANK_2, + * as this parameter is use to get the given Bank WRP, PCROP and secured area configuration. + * + * @retval None + */ +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit) +{ + pOBInit->OptionType = (OPTIONBYTE_USER | OPTIONBYTE_RDP | OPTIONBYTE_BOR); + + /* Get Read protection level */ + pOBInit->RDPLevel = FLASH_OB_GetRDP(); + + /* Get the user option bytes */ + pOBInit->USERConfig = FLASH_OB_GetUser(); + + /*Get BOR Level*/ + pOBInit->BORLevel = FLASH_OB_GetBOR(); + +#if defined (DUAL_BANK) + if ((pOBInit->Banks == FLASH_BANK_1) || (pOBInit->Banks == FLASH_BANK_2)) +#else + if (pOBInit->Banks == FLASH_BANK_1) +#endif /* DUAL_BANK */ + { + pOBInit->OptionType |= (OPTIONBYTE_WRP | OPTIONBYTE_PCROP | OPTIONBYTE_SECURE_AREA); + + /* Get write protection on the selected area */ + FLASH_OB_GetWRP(&(pOBInit->WRPState), &(pOBInit->WRPSector), pOBInit->Banks); + + /* Get the Proprietary code readout protection */ + FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr), pOBInit->Banks); + + /*Get Bank Secure area*/ + FLASH_OB_GetSecureArea(&(pOBInit->SecureAreaConfig), &(pOBInit->SecureAreaStartAddr), &(pOBInit->SecureAreaEndAddr), pOBInit->Banks); + } + + /*Get Boot Address*/ + FLASH_OB_GetBootAdd(&(pOBInit->BootAddr0), &(pOBInit->BootAddr1)); +#if defined(DUAL_CORE) + pOBInit->OptionType |= OPTIONBYTE_CM7_BOOTADD | OPTIONBYTE_CM4_BOOTADD; + + /*Get CM4 Boot Address*/ + FLASH_OB_GetCM4BootAdd(&(pOBInit->CM4BootAddr0), &(pOBInit->CM4BootAddr1)); +#else + pOBInit->OptionType |= OPTIONBYTE_BOOTADD; +#endif /*DUAL_CORE*/ + +#if defined (FLASH_OTPBL_LOCKBL) + pOBInit->OptionType |= OPTIONBYTE_OTP_LOCK; + + /* Get OTP Block Lock */ + pOBInit->OTPBlockLock = FLASH_OB_OTP_GetLock(); +#endif /* FLASH_OTPBL_LOCKBL */ + +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) + pOBInit->OptionType |= OPTIONBYTE_SHARED_RAM; + + /* Get TCM / AXI Shared RAM */ + pOBInit->SharedRamConfig = FLASH_OB_SharedRAM_GetConfig(); +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) + pOBInit->OptionType |= OPTIONBYTE_FREQ_BOOST; + + /* Get CPU Frequency Boost */ + pOBInit->FreqBoostState = FLASH_OB_CPUFreq_GetBoost(); +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ +} + +/** + * @brief Unlock the FLASH Bank1 control registers access + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Unlock_Bank1(void) +{ + if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U) + { + /* Authorize the FLASH Bank1 Registers access */ + WRITE_REG(FLASH->KEYR1, FLASH_KEY1); + WRITE_REG(FLASH->KEYR1, FLASH_KEY2); + + /* Verify Flash Bank1 is unlocked */ + if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Locks the FLASH Bank1 control registers access + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Lock_Bank1(void) +{ + /* Set the LOCK Bit to lock the FLASH Bank1 Registers access */ + SET_BIT(FLASH->CR1, FLASH_CR_LOCK); + return HAL_OK; +} + +#if defined (DUAL_BANK) +/** + * @brief Unlock the FLASH Bank2 control registers access + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Unlock_Bank2(void) +{ + if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U) + { + /* Authorize the FLASH Bank2 Registers access */ + WRITE_REG(FLASH->KEYR2, FLASH_KEY1); + WRITE_REG(FLASH->KEYR2, FLASH_KEY2); + + /* Verify Flash Bank1 is unlocked */ + if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Locks the FLASH Bank2 control registers access + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Lock_Bank2(void) +{ + /* Set the LOCK Bit to lock the FLASH Bank2 Registers access */ + SET_BIT(FLASH->CR2, FLASH_CR_LOCK); + return HAL_OK; +} +#endif /* DUAL_BANK */ + +/* + * @brief Perform a CRC computation on the specified FLASH memory area + * @param pCRCInit pointer to an FLASH_CRCInitTypeDef structure that + * contains the configuration information for the CRC computation. + * @note CRC computation uses CRC-32 (Ethernet) polynomial 0x4C11DB7 + * @note The application should avoid running a CRC on PCROP or secure-only + * user Flash memory area since it may alter the expected CRC value. + * A special error flag (CRC read error: CRCRDERR) can be used to + * detect such a case. + * @retval HAL Status +*/ +HAL_StatusTypeDef HAL_FLASHEx_ComputeCRC(FLASH_CRCInitTypeDef *pCRCInit, uint32_t *CRC_Result) +{ + HAL_StatusTypeDef status; + uint32_t sector_index; + + /* Check the parameters */ + assert_param(IS_FLASH_BANK_EXCLUSIVE(pCRCInit->Bank)); + assert_param(IS_FLASH_TYPECRC(pCRCInit->TypeCRC)); + + /* Wait for OB change operation to be completed */ + status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); + + if (status == HAL_OK) + { + if (pCRCInit->Bank == FLASH_BANK_1) + { + /* Enable CRC feature */ + FLASH->CR1 |= FLASH_CR_CRC_EN; + + /* Clear CRC flags in Status Register: CRC end of calculation and CRC read error */ + FLASH->CCR1 |= (FLASH_CCR_CLR_CRCEND | FLASH_CCR_CLR_CRCRDERR); + + /* Clear current CRC result, program burst size and define memory area on which CRC has to be computed */ + FLASH->CRCCR1 |= FLASH_CRCCR_CLEAN_CRC | pCRCInit->BurstSize | pCRCInit->TypeCRC; + + if (pCRCInit->TypeCRC == FLASH_CRC_SECTORS) + { + /* Clear sectors list */ + FLASH->CRCCR1 |= FLASH_CRCCR_CLEAN_SECT; + + /* Select CRC sectors */ + for(sector_index = pCRCInit->Sector; sector_index < (pCRCInit->NbSectors + pCRCInit->Sector); sector_index++) + { + FLASH_CRC_AddSector(sector_index, FLASH_BANK_1); + } + } + else if (pCRCInit->TypeCRC == FLASH_CRC_BANK) + { + /* Enable Bank 1 CRC select bit */ + FLASH->CRCCR1 |= FLASH_CRCCR_ALL_BANK; + } + else + { + /* Select CRC start and end addresses */ + FLASH_CRC_SelectAddress(pCRCInit->CRCStartAddr, pCRCInit->CRCEndAddr, FLASH_BANK_1); + } + + /* Start the CRC calculation */ + FLASH->CRCCR1 |= FLASH_CRCCR_START_CRC; + + /* Wait on CRC busy flag */ + status = FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1); + + /* Return CRC result */ + (*CRC_Result) = FLASH->CRCDATA; + + /* Disable CRC feature */ + FLASH->CR1 &= (~FLASH_CR_CRC_EN); + + /* Clear CRC flags */ + __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_CRCEND_BANK1 | FLASH_FLAG_CRCRDERR_BANK1); + } +#if defined (DUAL_BANK) + else + { + /* Enable CRC feature */ + FLASH->CR2 |= FLASH_CR_CRC_EN; + + /* Clear CRC flags in Status Register: CRC end of calculation and CRC read error */ + FLASH->CCR2 |= (FLASH_CCR_CLR_CRCEND | FLASH_CCR_CLR_CRCRDERR); + + /* Clear current CRC result, program burst size and define memory area on which CRC has to be computed */ + FLASH->CRCCR2 |= FLASH_CRCCR_CLEAN_CRC | pCRCInit->BurstSize | pCRCInit->TypeCRC; + + if (pCRCInit->TypeCRC == FLASH_CRC_SECTORS) + { + /* Clear sectors list */ + FLASH->CRCCR2 |= FLASH_CRCCR_CLEAN_SECT; + + /* Add CRC sectors */ + for(sector_index = pCRCInit->Sector; sector_index < (pCRCInit->NbSectors + pCRCInit->Sector); sector_index++) + { + FLASH_CRC_AddSector(sector_index, FLASH_BANK_2); + } + } + else if (pCRCInit->TypeCRC == FLASH_CRC_BANK) + { + /* Enable Bank 2 CRC select bit */ + FLASH->CRCCR2 |= FLASH_CRCCR_ALL_BANK; + } + else + { + /* Select CRC start and end addresses */ + FLASH_CRC_SelectAddress(pCRCInit->CRCStartAddr, pCRCInit->CRCEndAddr, FLASH_BANK_2); + } + + /* Start the CRC calculation */ + FLASH->CRCCR2 |= FLASH_CRCCR_START_CRC; + + /* Wait on CRC busy flag */ + status = FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2); + + /* Return CRC result */ + (*CRC_Result) = FLASH->CRCDATA; + + /* Disable CRC feature */ + FLASH->CR2 &= (~FLASH_CR_CRC_EN); + + /* Clear CRC flags */ + __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_CRCEND_BANK2 | FLASH_FLAG_CRCRDERR_BANK2); + } +#endif /* DUAL_BANK */ + } + + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup FLASHEx_Private_Functions + * @{ + */ + +/** + * @brief Mass erase of FLASH memory + * @param VoltageRange The device program/erase parallelism. + * This parameter can be one of the following values: + * @arg FLASH_VOLTAGE_RANGE_1 : Flash program/erase by 8 bits + * @arg FLASH_VOLTAGE_RANGE_2 : Flash program/erase by 16 bits + * @arg FLASH_VOLTAGE_RANGE_3 : Flash program/erase by 32 bits + * @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits + * + * @param Banks Banks to be erased + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: Bank1 to be erased + * @arg FLASH_BANK_2: Bank2 to be erased + * @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased + * + * @retval HAL Status + */ +static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks) +{ + /* Check the parameters */ +#if defined (FLASH_CR_PSIZE) + assert_param(IS_VOLTAGERANGE(VoltageRange)); +#else + UNUSED(VoltageRange); +#endif /* FLASH_CR_PSIZE */ + assert_param(IS_FLASH_BANK(Banks)); + +#if defined (DUAL_BANK) + /* Flash Mass Erase */ + if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH) + { +#if defined (FLASH_CR_PSIZE) + /* Reset Program/erase VoltageRange for Bank1 and Bank2 */ + FLASH->CR1 &= (~FLASH_CR_PSIZE); + FLASH->CR2 &= (~FLASH_CR_PSIZE); + + /* Set voltage range */ + FLASH->CR1 |= VoltageRange; + FLASH->CR2 |= VoltageRange; +#endif /* FLASH_CR_PSIZE */ + + /* Set Mass Erase Bit */ + FLASH->OPTCR |= FLASH_OPTCR_MER; + } + else +#endif /* DUAL_BANK */ + { + /* Proceed to erase Flash Bank */ + if((Banks & FLASH_BANK_1) == FLASH_BANK_1) + { +#if defined (FLASH_CR_PSIZE) + /* Set Program/erase VoltageRange for Bank1 */ + FLASH->CR1 &= (~FLASH_CR_PSIZE); + FLASH->CR1 |= VoltageRange; +#endif /* FLASH_CR_PSIZE */ + + /* Erase Bank1 */ + FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START); + } + +#if defined (DUAL_BANK) + if((Banks & FLASH_BANK_2) == FLASH_BANK_2) + { +#if defined (FLASH_CR_PSIZE) + /* Set Program/erase VoltageRange for Bank2 */ + FLASH->CR2 &= (~FLASH_CR_PSIZE); + FLASH->CR2 |= VoltageRange; +#endif /* FLASH_CR_PSIZE */ + + /* Erase Bank2 */ + FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START); + } +#endif /* DUAL_BANK */ + } +} + +/** + * @brief Erase the specified FLASH memory sector + * @param Sector FLASH sector to erase + * This parameter can be a value of @ref FLASH_Sectors + * @param Banks Banks to be erased + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: Bank1 to be erased + * @arg FLASH_BANK_2: Bank2 to be erased + * @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased + * @param VoltageRange The device program/erase parallelism. + * This parameter can be one of the following values: + * @arg FLASH_VOLTAGE_RANGE_1 : Flash program/erase by 8 bits + * @arg FLASH_VOLTAGE_RANGE_2 : Flash program/erase by 16 bits + * @arg FLASH_VOLTAGE_RANGE_3 : Flash program/erase by 32 bits + * @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits + * + * @retval None + */ +void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange) +{ + assert_param(IS_FLASH_SECTOR(Sector)); + assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks)); +#if defined (FLASH_CR_PSIZE) + assert_param(IS_VOLTAGERANGE(VoltageRange)); +#else + UNUSED(VoltageRange); +#endif /* FLASH_CR_PSIZE */ + + if((Banks & FLASH_BANK_1) == FLASH_BANK_1) + { +#if defined (FLASH_CR_PSIZE) + /* Reset Program/erase VoltageRange and Sector Number for Bank1 */ + FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB); + + FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START); +#else + /* Reset Sector Number for Bank1 */ + FLASH->CR1 &= ~(FLASH_CR_SNB); + + FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START); +#endif /* FLASH_CR_PSIZE */ + } + +#if defined (DUAL_BANK) + if((Banks & FLASH_BANK_2) == FLASH_BANK_2) + { +#if defined (FLASH_CR_PSIZE) + /* Reset Program/erase VoltageRange and Sector Number for Bank2 */ + FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB); + + FLASH->CR2 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START); +#else + /* Reset Sector Number for Bank2 */ + FLASH->CR2 &= ~(FLASH_CR_SNB); + + FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START); +#endif /* FLASH_CR_PSIZE */ + } +#endif /* DUAL_BANK */ +} + +/** + * @brief Enable the write protection of the desired bank1 or bank 2 sectors + * @param WRPSector specifies the sector(s) to be write protected. + * This parameter can be one of the following values: + * @arg WRPSector: A combination of OB_WRP_SECTOR_0 to OB_WRP_SECTOR_7 or OB_WRP_SECTOR_ALL + * + * @param Banks the specific bank to apply WRP sectors + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: enable WRP on specified bank1 sectors + * @arg FLASH_BANK_2: enable WRP on specified bank2 sectors + * @arg FLASH_BANK_BOTH: enable WRP on both bank1 and bank2 specified sectors + * + * @retval HAL FLASH State + */ +static void FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks) +{ + /* Check the parameters */ + assert_param(IS_OB_WRP_SECTOR(WRPSector)); + assert_param(IS_FLASH_BANK(Banks)); + + if((Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + /* Enable Write Protection for bank 1 */ + FLASH->WPSN_PRG1 &= (~(WRPSector & FLASH_WPSN_WRPSN)); + } + +#if defined (DUAL_BANK) + if((Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + /* Enable Write Protection for bank 2 */ + FLASH->WPSN_PRG2 &= (~(WRPSector & FLASH_WPSN_WRPSN)); + } +#endif /* DUAL_BANK */ +} + +/** + * @brief Disable the write protection of the desired bank1 or bank 2 sectors + * @param WRPSector specifies the sector(s) to disable write protection. + * This parameter can be one of the following values: + * @arg WRPSector: A combination of FLASH_OB_WRP_SECTOR_0 to FLASH_OB_WRP_SECTOR_7 or FLASH_OB_WRP_SECTOR_ALL + * + * @param Banks the specific bank to apply WRP sectors + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: disable WRP on specified bank1 sectors + * @arg FLASH_BANK_2: disable WRP on specified bank2 sectors + * @arg FLASH_BANK_BOTH: disable WRP on both bank1 and bank2 specified sectors + * + * @retval HAL FLASH State + */ +static void FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks) +{ + /* Check the parameters */ + assert_param(IS_OB_WRP_SECTOR(WRPSector)); + assert_param(IS_FLASH_BANK(Banks)); + + if((Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + /* Disable Write Protection for bank 1 */ + FLASH->WPSN_PRG1 |= (WRPSector & FLASH_WPSN_WRPSN); + } + +#if defined (DUAL_BANK) + if((Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + /* Disable Write Protection for bank 2 */ + FLASH->WPSN_PRG2 |= (WRPSector & FLASH_WPSN_WRPSN); + } +#endif /* DUAL_BANK */ +} + +/** + * @brief Get the write protection of the given bank 1 or bank 2 sectors + * @param WRPState gives the write protection state on the given bank. + * This parameter can be one of the following values: + * @arg WRPState: OB_WRPSTATE_DISABLE or OB_WRPSTATE_ENABLE + + * @param WRPSector gives the write protected sector(s) on the given bank . + * This parameter can be one of the following values: + * @arg WRPSector: A combination of FLASH_OB_WRP_SECTOR_0 to FLASH_OB_WRP_SECTOR_7 or FLASH_OB_WRP_SECTOR_ALL + * + * @param Bank the specific bank to apply WRP sectors + * This parameter can be exclusively one of the following values: + * @arg FLASH_BANK_1: Get bank1 WRP sectors + * @arg FLASH_BANK_2: Get bank2 WRP sectors + * @arg FLASH_BANK_BOTH: note allowed in this functions + * + * @retval HAL FLASH State + */ +static void FLASH_OB_GetWRP(uint32_t *WRPState, uint32_t *WRPSector, uint32_t Bank) +{ + uint32_t regvalue = 0U; + + if(Bank == FLASH_BANK_1) + { + regvalue = FLASH->WPSN_CUR1; + } + +#if defined (DUAL_BANK) + if(Bank == FLASH_BANK_2) + { + regvalue = FLASH->WPSN_CUR2; + } +#endif /* DUAL_BANK */ + + (*WRPSector) = (~regvalue) & FLASH_WPSN_WRPSN; + + if(*WRPSector == 0U) + { + (*WRPState) = OB_WRPSTATE_DISABLE; + } + else + { + (*WRPState) = OB_WRPSTATE_ENABLE; + } +} + +/** + * @brief Set the read protection level. + * + * @note To configure the RDP level, the option lock bit OPTLOCK must be + * cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To validate the RDP level, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * @note !!! Warning : When enabling OB_RDP level 2 it's no more possible + * to go back to level 1 or 0 !!! + * + * @param RDPLevel specifies the read protection level. + * This parameter can be one of the following values: + * @arg OB_RDP_LEVEL_0: No protection + * @arg OB_RDP_LEVEL_1: Read protection of the memory + * @arg OB_RDP_LEVEL_2: Full chip protection + * + * @retval HAL status + */ +static void FLASH_OB_RDPConfig(uint32_t RDPLevel) +{ + /* Check the parameters */ + assert_param(IS_OB_RDP_LEVEL(RDPLevel)); + + /* Configure the RDP level in the option bytes register */ + MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_RDP, RDPLevel); +} + +/** + * @brief Get the read protection level. + * @retval RDPLevel specifies the read protection level. + * This return value can be one of the following values: + * @arg OB_RDP_LEVEL_0: No protection + * @arg OB_RDP_LEVEL_1: Read protection of the memory + * @arg OB_RDP_LEVEL_2: Full chip protection + */ +static uint32_t FLASH_OB_GetRDP(void) +{ + uint32_t rdp_level = READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_RDP); + + if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2)) + { + return (OB_RDP_LEVEL_1); + } + else + { + return rdp_level; + } +} + +#if defined(DUAL_CORE) +/** + * @brief Program the FLASH User Option Byte. + * + * @note To configure the user option bytes, the option lock bit OPTLOCK must + * be cleared with the call of the HAL_FLASH_OB_Unlock() function. + * + * @note To validate the user option bytes, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * + * @param UserType The FLASH User Option Bytes to be modified : + * a combination of @ref FLASHEx_OB_USER_Type + * + * @param UserConfig The FLASH User Option Bytes values: + * IWDG1_SW(Bit4), IWDG2_SW(Bit 5), nRST_STOP_D1(Bit 6), nRST_STDY_D1(Bit 7), + * FZ_IWDG_STOP(Bit 17), FZ_IWDG_SDBY(Bit 18), ST_RAM_SIZE(Bit[19:20]), + * SECURITY(Bit 21), BCM4(Bit 22), BCM7(Bit 23), nRST_STOP_D2(Bit 24), + * nRST_STDY_D2(Bit 25), IO_HSLV (Bit 29) and SWAP_BANK_OPT(Bit 31). + * + * @retval HAL status + */ +#else +/** + * @brief Program the FLASH User Option Byte. + * + * @note To configure the user option bytes, the option lock bit OPTLOCK must + * be cleared with the call of the HAL_FLASH_OB_Unlock() function. + * + * @note To validate the user option bytes, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * + * @param UserType The FLASH User Option Bytes to be modified : + * a combination of @arg FLASHEx_OB_USER_Type + * + * @param UserConfig The FLASH User Option Bytes values: + * IWDG_SW(Bit4), nRST_STOP_D1(Bit 6), nRST_STDY_D1(Bit 7), + * FZ_IWDG_STOP(Bit 17), FZ_IWDG_SDBY(Bit 18), ST_RAM_SIZE(Bit[19:20]), + * SECURITY(Bit 21), IO_HSLV (Bit 29) and SWAP_BANK_OPT(Bit 31). + * + * @retval HAL status + */ +#endif /*DUAL_CORE*/ +static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig) +{ + uint32_t optr_reg_val = 0; + uint32_t optr_reg_mask = 0; + + /* Check the parameters */ + assert_param(IS_OB_USER_TYPE(UserType)); + + if((UserType & OB_USER_IWDG1_SW) != 0U) + { + /* IWDG_HW option byte should be modified */ + assert_param(IS_OB_IWDG1_SOURCE(UserConfig & FLASH_OPTSR_IWDG1_SW)); + + /* Set value and mask for IWDG_HW option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG1_SW); + optr_reg_mask |= FLASH_OPTSR_IWDG1_SW; + } +#if defined(DUAL_CORE) + if((UserType & OB_USER_IWDG2_SW) != 0U) + { + /* IWDG2_SW option byte should be modified */ + assert_param(IS_OB_IWDG2_SOURCE(UserConfig & FLASH_OPTSR_IWDG2_SW)); + + /* Set value and mask for IWDG2_SW option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG2_SW); + optr_reg_mask |= FLASH_OPTSR_IWDG2_SW; + } +#endif /*DUAL_CORE*/ + if((UserType & OB_USER_NRST_STOP_D1) != 0U) + { + /* NRST_STOP option byte should be modified */ + assert_param(IS_OB_STOP_D1_RESET(UserConfig & FLASH_OPTSR_NRST_STOP_D1)); + + /* Set value and mask for NRST_STOP option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D1); + optr_reg_mask |= FLASH_OPTSR_NRST_STOP_D1; + } + + if((UserType & OB_USER_NRST_STDBY_D1) != 0U) + { + /* NRST_STDBY option byte should be modified */ + assert_param(IS_OB_STDBY_D1_RESET(UserConfig & FLASH_OPTSR_NRST_STBY_D1)); + + /* Set value and mask for NRST_STDBY option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D1); + optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D1; + } + + if((UserType & OB_USER_IWDG_STOP) != 0U) + { + /* IWDG_STOP option byte should be modified */ + assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTSR_FZ_IWDG_STOP)); + + /* Set value and mask for IWDG_STOP option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_STOP); + optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_STOP; + } + + if((UserType & OB_USER_IWDG_STDBY) != 0U) + { + /* IWDG_STDBY option byte should be modified */ + assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY)); + + /* Set value and mask for IWDG_STDBY option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY); + optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_SDBY; + } + + if((UserType & OB_USER_ST_RAM_SIZE) != 0U) + { + /* ST_RAM_SIZE option byte should be modified */ + assert_param(IS_OB_USER_ST_RAM_SIZE(UserConfig & FLASH_OPTSR_ST_RAM_SIZE)); + + /* Set value and mask for ST_RAM_SIZE option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_ST_RAM_SIZE); + optr_reg_mask |= FLASH_OPTSR_ST_RAM_SIZE; + } + + if((UserType & OB_USER_SECURITY) != 0U) + { + /* SECURITY option byte should be modified */ + assert_param(IS_OB_USER_SECURITY(UserConfig & FLASH_OPTSR_SECURITY)); + + /* Set value and mask for SECURITY option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_SECURITY); + optr_reg_mask |= FLASH_OPTSR_SECURITY; + } + +#if defined(DUAL_CORE) + if((UserType & OB_USER_BCM4) != 0U) + { + /* BCM4 option byte should be modified */ + assert_param(IS_OB_USER_BCM4(UserConfig & FLASH_OPTSR_BCM4)); + + /* Set value and mask for BCM4 option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_BCM4); + optr_reg_mask |= FLASH_OPTSR_BCM4; + } + + if((UserType & OB_USER_BCM7) != 0U) + { + /* BCM7 option byte should be modified */ + assert_param(IS_OB_USER_BCM7(UserConfig & FLASH_OPTSR_BCM7)); + + /* Set value and mask for BCM7 option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_BCM7); + optr_reg_mask |= FLASH_OPTSR_BCM7; + } +#endif /* DUAL_CORE */ + +#if defined (FLASH_OPTSR_NRST_STOP_D2) + if((UserType & OB_USER_NRST_STOP_D2) != 0U) + { + /* NRST_STOP option byte should be modified */ + assert_param(IS_OB_STOP_D2_RESET(UserConfig & FLASH_OPTSR_NRST_STOP_D2)); + + /* Set value and mask for NRST_STOP option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D2); + optr_reg_mask |= FLASH_OPTSR_NRST_STOP_D2; + } + + if((UserType & OB_USER_NRST_STDBY_D2) != 0U) + { + /* NRST_STDBY option byte should be modified */ + assert_param(IS_OB_STDBY_D2_RESET(UserConfig & FLASH_OPTSR_NRST_STBY_D2)); + + /* Set value and mask for NRST_STDBY option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D2); + optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D2; + } +#endif /* FLASH_OPTSR_NRST_STOP_D2 */ + +#if defined (DUAL_BANK) + if((UserType & OB_USER_SWAP_BANK) != 0U) + { + /* SWAP_BANK_OPT option byte should be modified */ + assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTSR_SWAP_BANK_OPT)); + + /* Set value and mask for SWAP_BANK_OPT option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_SWAP_BANK_OPT); + optr_reg_mask |= FLASH_OPTSR_SWAP_BANK_OPT; + } +#endif /* DUAL_BANK */ + + if((UserType & OB_USER_IOHSLV) != 0U) + { + /* IOHSLV_OPT option byte should be modified */ + assert_param(IS_OB_USER_IOHSLV(UserConfig & FLASH_OPTSR_IO_HSLV)); + + /* Set value and mask for IOHSLV_OPT option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_IO_HSLV); + optr_reg_mask |= FLASH_OPTSR_IO_HSLV; + } + +#if defined (FLASH_OPTSR_VDDMMC_HSLV) + if((UserType & OB_USER_VDDMMC_HSLV) != 0U) + { + /* VDDMMC_HSLV option byte should be modified */ + assert_param(IS_OB_USER_VDDMMC_HSLV(UserConfig & FLASH_OPTSR_VDDMMC_HSLV)); + + /* Set value and mask for VDDMMC_HSLV option byte */ + optr_reg_val |= (UserConfig & FLASH_OPTSR_VDDMMC_HSLV); + optr_reg_mask |= FLASH_OPTSR_VDDMMC_HSLV; + } +#endif /* FLASH_OPTSR_VDDMMC_HSLV */ + + /* Configure the option bytes register */ + MODIFY_REG(FLASH->OPTSR_PRG, optr_reg_mask, optr_reg_val); +} + +#if defined(DUAL_CORE) +/** + * @brief Return the FLASH User Option Byte value. + * @retval The FLASH User Option Bytes values + * IWDG1_SW(Bit4), IWDG2_SW(Bit 5), nRST_STOP_D1(Bit 6), nRST_STDY_D1(Bit 7), + * FZ_IWDG_STOP(Bit 17), FZ_IWDG_SDBY(Bit 18), ST_RAM_SIZE(Bit[19:20]), + * SECURITY(Bit 21), BCM4(Bit 22), BCM7(Bit 23), nRST_STOP_D2(Bit 24), + * nRST_STDY_D2(Bit 25), IO_HSLV (Bit 29) and SWAP_BANK_OPT(Bit 31). + */ +#else +/** + * @brief Return the FLASH User Option Byte value. + * @retval The FLASH User Option Bytes values + * IWDG_SW(Bit4), nRST_STOP_D1(Bit 6), nRST_STDY_D1(Bit 7), + * FZ_IWDG_STOP(Bit 17), FZ_IWDG_SDBY(Bit 18), ST_RAM_SIZE(Bit[19:20]), + * SECURITY(Bit 21), IO_HSLV (Bit 29) and SWAP_BANK_OPT(Bit 31). + */ +#endif /*DUAL_CORE*/ +static uint32_t FLASH_OB_GetUser(void) +{ + uint32_t userConfig = READ_REG(FLASH->OPTSR_CUR); + userConfig &= (~(FLASH_OPTSR_BOR_LEV | FLASH_OPTSR_RDP)); + + return userConfig; +} + +/** + * @brief Configure the Proprietary code readout protection of the desired addresses + * + * @note To configure the PCROP options, the option lock bit OPTLOCK must be + * cleared with the call of the HAL_FLASH_OB_Unlock() function. + * @note To validate the PCROP options, the option bytes must be reloaded + * through the call of the HAL_FLASH_OB_Launch() function. + * + * @param PCROPConfig specifies if the PCROP area for the given Bank shall be erased or not + * when RDP level decreased from Level 1 to Level 0, or after a bank erase with protection removal + * This parameter must be a value of @arg FLASHEx_OB_PCROP_RDP enumeration + * + * @param PCROPStartAddr specifies the start address of the Proprietary code readout protection + * This parameter can be an address between begin and end of the bank + * + * @param PCROPEndAddr specifies the end address of the Proprietary code readout protection + * This parameter can be an address between PCROPStartAddr and end of the bank + * + * @param Banks the specific bank to apply PCROP protection + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: PCROP on specified bank1 area + * @arg FLASH_BANK_2: PCROP on specified bank2 area + * @arg FLASH_BANK_BOTH: PCROP on specified bank1 and bank2 area (same config will be applied on both banks) + * + * @retval None + */ +static void FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr, uint32_t Banks) +{ + /* Check the parameters */ + assert_param(IS_FLASH_BANK(Banks)); + assert_param(IS_OB_PCROP_RDP(PCROPConfig)); + + if((Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(PCROPStartAddr)); + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(PCROPEndAddr)); + + /* Configure the Proprietary code readout protection */ + FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8) | \ + (((PCROPEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \ + PCROPConfig; + } + +#if defined (DUAL_BANK) + if((Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(PCROPStartAddr)); + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(PCROPEndAddr)); + + /* Configure the Proprietary code readout protection */ + FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8) | \ + (((PCROPEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \ + PCROPConfig; + } +#endif /* DUAL_BANK */ +} + +/** + * @brief Get the Proprietary code readout protection configuration on a given Bank + * + * @param PCROPConfig indicates if the PCROP area for the given Bank shall be erased or not + * when RDP level decreased from Level 1 to Level 0 or after a bank erase with protection removal + * + * @param PCROPStartAddr gives the start address of the Proprietary code readout protection of the bank + * + * @param PCROPEndAddr gives the end address of the Proprietary code readout protection of the bank + * + * @param Bank the specific bank to apply PCROP protection + * This parameter can be exclusively one of the following values: + * @arg FLASH_BANK_1: PCROP on specified bank1 area + * @arg FLASH_BANK_2: PCROP on specified bank2 area + * @arg FLASH_BANK_BOTH: is not allowed here + * + * @retval None + */ +static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROPStartAddr, uint32_t *PCROPEndAddr, uint32_t Bank) +{ + uint32_t regvalue = 0; + uint32_t bankBase = 0; + + if(Bank == FLASH_BANK_1) + { + regvalue = FLASH->PRAR_CUR1; + bankBase = FLASH_BANK1_BASE; + } + +#if defined (DUAL_BANK) + if(Bank == FLASH_BANK_2) + { + regvalue = FLASH->PRAR_CUR2; + bankBase = FLASH_BANK2_BASE; + } +#endif /* DUAL_BANK */ + + (*PCROPConfig) = (regvalue & FLASH_PRAR_DMEP); + + (*PCROPStartAddr) = ((regvalue & FLASH_PRAR_PROT_AREA_START) << 8) + bankBase; + (*PCROPEndAddr) = (regvalue & FLASH_PRAR_PROT_AREA_END) >> FLASH_PRAR_PROT_AREA_END_Pos; + (*PCROPEndAddr) = ((*PCROPEndAddr) << 8) + bankBase; +} + +/** + * @brief Set the BOR Level. + * @param Level specifies the Option Bytes BOR Reset Level. + * This parameter can be one of the following values: + * @arg OB_BOR_LEVEL0: Reset level threshold is set to 1.6V + * @arg OB_BOR_LEVEL1: Reset level threshold is set to 2.1V + * @arg OB_BOR_LEVEL2: Reset level threshold is set to 2.4V + * @arg OB_BOR_LEVEL3: Reset level threshold is set to 2.7V + * @retval None + */ +static void FLASH_OB_BOR_LevelConfig(uint32_t Level) +{ + assert_param(IS_OB_BOR_LEVEL(Level)); + + /* Configure BOR_LEV option byte */ + MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_BOR_LEV, Level); +} + +/** + * @brief Get the BOR Level. + * @retval The Option Bytes BOR Reset Level. + * This parameter can be one of the following values: + * @arg OB_BOR_LEVEL0: Reset level threshold is set to 1.6V + * @arg OB_BOR_LEVEL1: Reset level threshold is set to 2.1V + * @arg OB_BOR_LEVEL2: Reset level threshold is set to 2.4V + * @arg OB_BOR_LEVEL3: Reset level threshold is set to 2.7V + */ +static uint32_t FLASH_OB_GetBOR(void) +{ + return (FLASH->OPTSR_CUR & FLASH_OPTSR_BOR_LEV); +} + +/** + * @brief Set Boot address + * @param BootOption Boot address option byte to be programmed, + * This parameter must be a value of @ref FLASHEx_OB_BOOT_OPTION + (OB_BOOT_ADD0, OB_BOOT_ADD1 or OB_BOOT_ADD_BOTH) + * + * @param BootAddress0 Specifies the Boot Address 0 + * @param BootAddress1 Specifies the Boot Address 1 + * @retval HAL Status + */ +static void FLASH_OB_BootAddConfig(uint32_t BootOption, uint32_t BootAddress0, uint32_t BootAddress1) +{ + /* Check the parameters */ + assert_param(IS_OB_BOOT_ADD_OPTION(BootOption)); + + if((BootOption & OB_BOOT_ADD0) == OB_BOOT_ADD0) + { + /* Check the parameters */ + assert_param(IS_BOOT_ADDRESS(BootAddress0)); + + /* Configure CM7 BOOT ADD0 */ +#if defined(DUAL_CORE) + MODIFY_REG(FLASH->BOOT7_PRG, FLASH_BOOT7_BCM7_ADD0, (BootAddress0 >> 16)); +#else /* Single Core*/ + MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD0, (BootAddress0 >> 16)); +#endif /* DUAL_CORE */ + } + + if((BootOption & OB_BOOT_ADD1) == OB_BOOT_ADD1) + { + /* Check the parameters */ + assert_param(IS_BOOT_ADDRESS(BootAddress1)); + + /* Configure CM7 BOOT ADD1 */ +#if defined(DUAL_CORE) + MODIFY_REG(FLASH->BOOT7_PRG, FLASH_BOOT7_BCM7_ADD1, BootAddress1); +#else /* Single Core*/ + MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD1, BootAddress1); +#endif /* DUAL_CORE */ + } +} + +/** + * @brief Get Boot address + * @param BootAddress0 Specifies the Boot Address 0. + * @param BootAddress1 Specifies the Boot Address 1. + * @retval HAL Status + */ +static void FLASH_OB_GetBootAdd(uint32_t *BootAddress0, uint32_t *BootAddress1) +{ + uint32_t regvalue; + +#if defined(DUAL_CORE) + regvalue = FLASH->BOOT7_CUR; + + (*BootAddress0) = (regvalue & FLASH_BOOT7_BCM7_ADD0) << 16; + (*BootAddress1) = (regvalue & FLASH_BOOT7_BCM7_ADD1); +#else /* Single Core */ + regvalue = FLASH->BOOT_CUR; + + (*BootAddress0) = (regvalue & FLASH_BOOT_ADD0) << 16; + (*BootAddress1) = (regvalue & FLASH_BOOT_ADD1); +#endif /* DUAL_CORE */ +} + +#if defined(DUAL_CORE) +/** + * @brief Set CM4 Boot address + * @param BootOption Boot address option byte to be programmed, + * This parameter must be a value of @ref FLASHEx_OB_BOOT_OPTION + (OB_BOOT_ADD0, OB_BOOT_ADD1 or OB_BOOT_ADD_BOTH) + * + * @param BootAddress0 Specifies the CM4 Boot Address 0. + * @param BootAddress1 Specifies the CM4 Boot Address 1. + * @retval HAL Status + */ +static void FLASH_OB_CM4BootAddConfig(uint32_t BootOption, uint32_t BootAddress0, uint32_t BootAddress1) +{ + /* Check the parameters */ + assert_param(IS_OB_BOOT_ADD_OPTION(BootOption)); + + if((BootOption & OB_BOOT_ADD0) == OB_BOOT_ADD0) + { + /* Check the parameters */ + assert_param(IS_BOOT_ADDRESS(BootAddress0)); + + /* Configure CM4 BOOT ADD0 */ + MODIFY_REG(FLASH->BOOT4_PRG, FLASH_BOOT4_BCM4_ADD0, (BootAddress0 >> 16)); + + } + + if((BootOption & OB_BOOT_ADD1) == OB_BOOT_ADD1) + { + /* Check the parameters */ + assert_param(IS_BOOT_ADDRESS(BootAddress1)); + + /* Configure CM4 BOOT ADD1 */ + MODIFY_REG(FLASH->BOOT4_PRG, FLASH_BOOT4_BCM4_ADD1, BootAddress1); + } +} + +/** + * @brief Get CM4 Boot address + * @param BootAddress0 Specifies the CM4 Boot Address 0. + * @param BootAddress1 Specifies the CM4 Boot Address 1. + * @retval HAL Status + */ +static void FLASH_OB_GetCM4BootAdd(uint32_t *BootAddress0, uint32_t *BootAddress1) +{ + uint32_t regvalue; + + regvalue = FLASH->BOOT4_CUR; + + (*BootAddress0) = (regvalue & FLASH_BOOT4_BCM4_ADD0) << 16; + (*BootAddress1) = (regvalue & FLASH_BOOT4_BCM4_ADD1); +} +#endif /*DUAL_CORE*/ + +/** + * @brief Set secure area configuration + * @param SecureAreaConfig specify if the secure area will be deleted or not + * when RDP level decreased from Level 1 to Level 0 or during a mass erase. + * + * @param SecureAreaStartAddr Specifies the secure area start address + * @param SecureAreaEndAddr Specifies the secure area end address + * @param Banks the specific bank to apply Security protection + * This parameter can be one of the following values: + * @arg FLASH_BANK_1: Secure area on specified bank1 area + * @arg FLASH_BANK_2: Secure area on specified bank2 area + * @arg FLASH_BANK_BOTH: Secure area on specified bank1 and bank2 area (same config will be applied on both banks) + * @retval None + */ +static void FLASH_OB_SecureAreaConfig(uint32_t SecureAreaConfig, uint32_t SecureAreaStartAddr, uint32_t SecureAreaEndAddr, uint32_t Banks) +{ + /* Check the parameters */ + assert_param(IS_FLASH_BANK(Banks)); + assert_param(IS_OB_SECURE_RDP(SecureAreaConfig)); + + if((Banks & FLASH_BANK_1) == FLASH_BANK_1) + { + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(SecureAreaStartAddr)); + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(SecureAreaEndAddr)); + + /* Configure the secure area */ + FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8) | \ + (((SecureAreaEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \ + (SecureAreaConfig & FLASH_SCAR_DMES); + } + +#if defined (DUAL_BANK) + if((Banks & FLASH_BANK_2) == FLASH_BANK_2) + { + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(SecureAreaStartAddr)); + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(SecureAreaEndAddr)); + + /* Configure the secure area */ + FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8) | \ + (((SecureAreaEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \ + (SecureAreaConfig & FLASH_SCAR_DMES); + } +#endif /* DUAL_BANK */ +} + +/** + * @brief Get secure area configuration + * @param SecureAreaConfig indicates if the secure area will be deleted or not + * when RDP level decreased from Level 1 to Level 0 or during a mass erase. + * @param SecureAreaStartAddr gives the secure area start address + * @param SecureAreaEndAddr gives the secure area end address + * @param Bank Specifies the Bank + * @retval None + */ +static void FLASH_OB_GetSecureArea(uint32_t *SecureAreaConfig, uint32_t *SecureAreaStartAddr, uint32_t *SecureAreaEndAddr, uint32_t Bank) +{ + uint32_t regvalue = 0; + uint32_t bankBase = 0; + + /* Check Bank parameter value */ + if(Bank == FLASH_BANK_1) + { + regvalue = FLASH->SCAR_CUR1; + bankBase = FLASH_BANK1_BASE; + } + +#if defined (DUAL_BANK) + if(Bank == FLASH_BANK_2) + { + regvalue = FLASH->SCAR_CUR2; + bankBase = FLASH_BANK2_BASE; + } +#endif /* DUAL_BANK */ + + /* Get the secure area settings */ + (*SecureAreaConfig) = (regvalue & FLASH_SCAR_DMES); + (*SecureAreaStartAddr) = ((regvalue & FLASH_SCAR_SEC_AREA_START) << 8) + bankBase; + (*SecureAreaEndAddr) = (regvalue & FLASH_SCAR_SEC_AREA_END) >> FLASH_SCAR_SEC_AREA_END_Pos; + (*SecureAreaEndAddr) = ((*SecureAreaEndAddr) << 8) + bankBase; +} + +/** + * @brief Add a CRC sector to the list of sectors on which the CRC will be calculated + * @param Sector Specifies the CRC sector number + * @param Bank Specifies the Bank + * @retval None + */ +static void FLASH_CRC_AddSector(uint32_t Sector, uint32_t Bank) +{ + /* Check the parameters */ + assert_param(IS_FLASH_SECTOR(Sector)); + + if (Bank == FLASH_BANK_1) + { + /* Clear CRC sector */ + FLASH->CRCCR1 &= (~FLASH_CRCCR_CRC_SECT); + + /* Select CRC Sector and activate ADD_SECT bit */ + FLASH->CRCCR1 |= Sector | FLASH_CRCCR_ADD_SECT; + } +#if defined (DUAL_BANK) + else + { + /* Clear CRC sector */ + FLASH->CRCCR2 &= (~FLASH_CRCCR_CRC_SECT); + + /* Select CRC Sector and activate ADD_SECT bit */ + FLASH->CRCCR2 |= Sector | FLASH_CRCCR_ADD_SECT; + } +#endif /* DUAL_BANK */ +} + +/** + * @brief Select CRC start and end memory addresses on which the CRC will be calculated + * @param CRCStartAddr Specifies the CRC start address + * @param CRCEndAddr Specifies the CRC end address + * @param Bank Specifies the Bank + * @retval None + */ +static void FLASH_CRC_SelectAddress(uint32_t CRCStartAddr, uint32_t CRCEndAddr, uint32_t Bank) +{ + if (Bank == FLASH_BANK_1) + { + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(CRCStartAddr)); + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(CRCEndAddr)); + + /* Write CRC Start and End addresses */ + FLASH->CRCSADD1 = CRCStartAddr; + FLASH->CRCEADD1 = CRCEndAddr; + } +#if defined (DUAL_BANK) + else + { + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(CRCStartAddr)); + assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(CRCEndAddr)); + + /* Write CRC Start and End addresses */ + FLASH->CRCSADD2 = CRCStartAddr; + FLASH->CRCEADD2 = CRCEndAddr; + } +#endif /* DUAL_BANK */ +} +/** + * @} + */ + +#if defined (FLASH_OTPBL_LOCKBL) +/** + * @brief Configure the OTP Block Lock. + * @param OTP_Block specifies the OTP Block to lock. + * This parameter can be a value of @ref FLASHEx_OTP_Blocks + * @retval None + */ +static void FLASH_OB_OTP_LockConfig(uint32_t OTP_Block) +{ + /* Check the parameters */ + assert_param(IS_OTP_BLOCK(OTP_Block)); + + /* Configure the OTP Block lock in the option bytes register */ + FLASH->OTPBL_PRG |= (OTP_Block & FLASH_OTPBL_LOCKBL); +} + +/** + * @brief Get the OTP Block Lock. + * @retval OTP_Block specifies the OTP Block to lock. + * This return value can be a value of @ref FLASHEx_OTP_Blocks + */ +static uint32_t FLASH_OB_OTP_GetLock(void) +{ + return (FLASH->OTPBL_CUR); +} +#endif /* FLASH_OTPBL_LOCKBL */ + +#if defined (FLASH_OPTSR2_TCM_AXI_SHARED) +/** + * @brief Configure the TCM / AXI Shared RAM. + * @param SharedRamConfig specifies the Shared RAM configuration. + * This parameter can be a value of @ref FLASHEx_OB_TCM_AXI_SHARED + * @retval None + */ +static void FLASH_OB_SharedRAM_Config(uint32_t SharedRamConfig) +{ + /* Check the parameters */ + assert_param(IS_OB_USER_TCM_AXI_SHARED(SharedRamConfig)); + + /* Configure the TCM / AXI Shared RAM in the option bytes register */ + MODIFY_REG(FLASH->OPTSR2_PRG, FLASH_OPTSR2_TCM_AXI_SHARED, SharedRamConfig); +} + +/** + * @brief Get the TCM / AXI Shared RAM configuration. + * @retval SharedRamConfig returns the TCM / AXI Shared RAM configuration. + * This return value can be a value of @ref FLASHEx_OB_TCM_AXI_SHARED + */ +static uint32_t FLASH_OB_SharedRAM_GetConfig(void) +{ + return (FLASH->OPTSR2_CUR & FLASH_OPTSR2_TCM_AXI_SHARED); +} +#endif /* FLASH_OPTSR2_TCM_AXI_SHARED */ + +#if defined (FLASH_OPTSR2_CPUFREQ_BOOST) +/** + * @brief Configure the CPU Frequency Boost. + * @param FreqBoost specifies the CPU Frequency Boost state. + * This parameter can be a value of @ref FLASHEx_OB_CPUFREQ_BOOST + * @retval None + */ +static void FLASH_OB_CPUFreq_BoostConfig(uint32_t FreqBoost) +{ + /* Check the parameters */ + assert_param(IS_OB_USER_CPUFREQ_BOOST(FreqBoost)); + + /* Configure the CPU Frequency Boost in the option bytes register */ + MODIFY_REG(FLASH->OPTSR2_PRG, FLASH_OPTSR2_CPUFREQ_BOOST, FreqBoost); +} + +/** + * @brief Get the CPU Frequency Boost state. + * @retval FreqBoost returns the CPU Frequency Boost state. + * This return value can be a value of @ref FLASHEx_OB_CPUFREQ_BOOST + */ +static uint32_t FLASH_OB_CPUFreq_GetBoost(void) +{ + return (FLASH->OPTSR2_CUR & FLASH_OPTSR2_CPUFREQ_BOOST); +} +#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */ + +#endif /* HAL_FLASH_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c new file mode 100644 index 0000000..3580f78 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c @@ -0,0 +1,555 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_gpio.c + * @author MCD Application Team + * @brief GPIO HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the General Purpose Input/Output (GPIO) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### GPIO Peripheral features ##### + ============================================================================== + [..] + (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually + configured by software in several modes: + (++) Input mode + (++) Analog mode + (++) Output mode + (++) Alternate function mode + (++) External interrupt/event lines + + (+) During and just after reset, the alternate functions and external interrupt + lines are not active and the I/O ports are configured in input floating mode. + + (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be + activated or not. + + (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull + type and the IO speed can be selected depending on the VDD value. + + (+) The microcontroller IO pins are connected to onboard peripherals/modules through a + multiplexer that allows only one peripheral alternate function (AF) connected + to an IO pin at a time. In this way, there can be no conflict between peripherals + sharing the same IO pin. + + (+) All ports have external interrupt/event capability. To use external interrupt + lines, the port must be configured in input mode. All available GPIO pins are + connected to the 16 external interrupt/event lines from EXTI0 to EXTI15. + + The external interrupt/event controller consists of up to 23 edge detectors + (16 lines are connected to GPIO) for generating event/interrupt requests (each + input line can be independently configured to select the type (interrupt or event) + and the corresponding trigger event (rising or falling or both). Each line can + also be masked independently. + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE(). + + (#) Configure the GPIO pin(s) using HAL_GPIO_Init(). + (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure + (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef + structure. + (++) In case of Output or alternate function mode selection: the speed is + configured through "Speed" member from GPIO_InitTypeDef structure. + (++) In alternate mode is selection, the alternate function connected to the IO + is configured through "Alternate" member from GPIO_InitTypeDef structure. + (++) Analog mode is required when a pin is to be used as ADC channel + or DAC output. + (++) In case of external interrupt/event selection the "Mode" member from + GPIO_InitTypeDef structure select the type (interrupt or event) and + the corresponding trigger event (rising or falling or both). + + (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority + mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using + HAL_NVIC_EnableIRQ(). + + (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin(). + + (#) To set/reset the level of a pin configured in output mode use + HAL_GPIO_WritePin()/HAL_GPIO_TogglePin(). + + (#) To lock pin configuration until next reset use HAL_GPIO_LockPin(). + + + (#) During and just after reset, the alternate functions are not + active and the GPIO pins are configured in input floating mode (except JTAG + pins). + + (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose + (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has + priority over the GPIO function. + + (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as + general purpose PH0 and PH1, respectively, when the HSE oscillator is off. + The HSE has priority over the GPIO function. + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup GPIO GPIO + * @brief GPIO HAL module driver + * @{ + */ + +#ifdef HAL_GPIO_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines ------------------------------------------------------------*/ +/** @addtogroup GPIO_Private_Constants GPIO Private Constants + * @{ + */ + +#if defined(DUAL_CORE) +#define EXTI_CPU1 (0x01000000U) +#define EXTI_CPU2 (0x02000000U) +#endif /*DUAL_CORE*/ +#define GPIO_NUMBER (16U) +/** + * @} + */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to initialize and de-initialize the GPIOs + to be ready for use. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the GPIOx peripheral according to the specified parameters in the GPIO_Init. + * @param GPIOx: where x can be (A..K) to select the GPIO peripheral. + * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains + * the configuration information for the specified GPIO peripheral. + * @retval None + */ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) +{ + uint32_t position = 0x00U; + uint32_t iocurrent; + uint32_t temp; + EXTI_Core_TypeDef *EXTI_CurrentCPU; + +#if defined(DUAL_CORE) && defined(CORE_CM4) + EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */ +#else + EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */ +#endif + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Init->Pin)); + assert_param(IS_GPIO_MODE(GPIO_Init->Mode)); + + /* Configure the port pins */ + while (((GPIO_Init->Pin) >> position) != 0x00U) + { + /* Get current io position */ + iocurrent = (GPIO_Init->Pin) & (1UL << position); + + if (iocurrent != 0x00U) + { + /*--------------------- GPIO Mode Configuration ------------------------*/ + /* In case of Output or Alternate function mode selection */ + if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) + { + /* Check the Speed parameter */ + assert_param(IS_GPIO_SPEED(GPIO_Init->Speed)); + + /* Configure the IO Speed */ + temp = GPIOx->OSPEEDR; + temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U)); + temp |= (GPIO_Init->Speed << (position * 2U)); + GPIOx->OSPEEDR = temp; + + /* Configure the IO Output Type */ + temp = GPIOx->OTYPER; + temp &= ~(GPIO_OTYPER_OT0 << position) ; + temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position); + GPIOx->OTYPER = temp; + } + + if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) + { + /* Check the Pull parameter */ + assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); + + /* Activate the Pull-up or Pull down resistor for the current IO */ + temp = GPIOx->PUPDR; + temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U)); + temp |= ((GPIO_Init->Pull) << (position * 2U)); + GPIOx->PUPDR = temp; + } + + /* In case of Alternate function mode selection */ + if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) + { + /* Check the Alternate function parameters */ + assert_param(IS_GPIO_AF_INSTANCE(GPIOx)); + assert_param(IS_GPIO_AF(GPIO_Init->Alternate)); + + /* Configure Alternate function mapped with the current IO */ + temp = GPIOx->AFR[position >> 3U]; + temp &= ~(0xFU << ((position & 0x07U) * 4U)); + temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U)); + GPIOx->AFR[position >> 3U] = temp; + } + + /* Configure IO Direction mode (Input, Output, Alternate or Analog) */ + temp = GPIOx->MODER; + temp &= ~(GPIO_MODER_MODE0 << (position * 2U)); + temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U)); + GPIOx->MODER = temp; + + /*--------------------- EXTI Mode Configuration ------------------------*/ + /* Configure the External Interrupt or event for the current IO */ + if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U) + { + /* Enable SYSCFG Clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + temp = SYSCFG->EXTICR[position >> 2U]; + temp &= ~(0x0FUL << (4U * (position & 0x03U))); + temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))); + SYSCFG->EXTICR[position >> 2U] = temp; + + /* Clear Rising Falling edge configuration */ + temp = EXTI->RTSR1; + temp &= ~(iocurrent); + if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U) + { + temp |= iocurrent; + } + EXTI->RTSR1 = temp; + + temp = EXTI->FTSR1; + temp &= ~(iocurrent); + if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U) + { + temp |= iocurrent; + } + EXTI->FTSR1 = temp; + + temp = EXTI_CurrentCPU->EMR1; + temp &= ~(iocurrent); + if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U) + { + temp |= iocurrent; + } + EXTI_CurrentCPU->EMR1 = temp; + + /* Clear EXTI line configuration */ + temp = EXTI_CurrentCPU->IMR1; + temp &= ~(iocurrent); + if ((GPIO_Init->Mode & EXTI_IT) != 0x00U) + { + temp |= iocurrent; + } + EXTI_CurrentCPU->IMR1 = temp; + } + } + + position++; + } +} + +/** + * @brief De-initializes the GPIOx peripheral registers to their default reset values. + * @param GPIOx: where x can be (A..K) to select the GPIO peripheral. + * @param GPIO_Pin: specifies the port bit to be written. + * This parameter can be one of GPIO_PIN_x where x can be (0..15). + * @retval None + */ +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin) +{ + uint32_t position = 0x00U; + uint32_t iocurrent; + uint32_t tmp; + EXTI_Core_TypeDef *EXTI_CurrentCPU; + +#if defined(DUAL_CORE) && defined(CORE_CM4) + EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */ +#else + EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */ +#endif + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* Configure the port pins */ + while ((GPIO_Pin >> position) != 0x00U) + { + /* Get current io position */ + iocurrent = GPIO_Pin & (1UL << position) ; + + if (iocurrent != 0x00U) + { + /*------------------------- EXTI Mode Configuration --------------------*/ + /* Clear the External Interrupt or Event for the current IO */ + tmp = SYSCFG->EXTICR[position >> 2U]; + tmp &= (0x0FUL << (4U * (position & 0x03U))); + if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)))) + { + /* Clear EXTI line configuration for Current CPU */ + EXTI_CurrentCPU->IMR1 &= ~(iocurrent); + EXTI_CurrentCPU->EMR1 &= ~(iocurrent); + + /* Clear Rising Falling edge configuration */ + EXTI->FTSR1 &= ~(iocurrent); + EXTI->RTSR1 &= ~(iocurrent); + + tmp = 0x0FUL << (4U * (position & 0x03U)); + SYSCFG->EXTICR[position >> 2U] &= ~tmp; + } + + /*------------------------- GPIO Mode Configuration --------------------*/ + /* Configure IO in Analog Mode */ + GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U)); + + /* Configure the default Alternate Function in current IO */ + GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ; + + /* Deactivate the Pull-up and Pull-down resistor for the current IO */ + GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U)); + + /* Configure the default value IO Output Type */ + GPIOx->OTYPER &= ~(GPIO_OTYPER_OT0 << position) ; + + /* Configure the default value for IO Speed */ + GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U)); + } + + position++; + } +} + +/** + * @} + */ + +/** @defgroup GPIO_Exported_Functions_Group2 IO operation functions + * @brief GPIO Read, Write, Toggle, Lock and EXTI management functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Reads the specified input port pin. + * @param GPIOx: where x can be (A..K) to select the GPIO peripheral. + * @param GPIO_Pin: specifies the port bit to read. + * This parameter can be GPIO_PIN_x where x can be (0..15). + * @retval The input port pin value. + */ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) +{ + GPIO_PinState bitstatus; + + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + if ((GPIOx->IDR & GPIO_Pin) != 0x00U) + { + bitstatus = GPIO_PIN_SET; + } + else + { + bitstatus = GPIO_PIN_RESET; + } + return bitstatus; +} + +/** + * @brief Sets or clears the selected data port bit. + * + * @note This function uses GPIOx_BSRR register to allow atomic read/modify + * accesses. In this way, there is no risk of an IRQ occurring between + * the read and the modify access. + * + * @param GPIOx: where x can be (A..K) to select the GPIO peripheral. + * @param GPIO_Pin: specifies the port bit to be written. + * This parameter can be one of GPIO_PIN_x where x can be (0..15). + * @param PinState: specifies the value to be written to the selected bit. + * This parameter can be one of the GPIO_PinState enum values: + * @arg GPIO_PIN_RESET: to clear the port pin + * @arg GPIO_PIN_SET: to set the port pin + * @retval None + */ +void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState) +{ + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + assert_param(IS_GPIO_PIN_ACTION(PinState)); + + if (PinState != GPIO_PIN_RESET) + { + GPIOx->BSRR = GPIO_Pin; + } + else + { + GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER; + } +} + +/** + * @brief Toggles the specified GPIO pins. + * @param GPIOx: Where x can be (A..K) to select the GPIO peripheral. + * @param GPIO_Pin: Specifies the pins to be toggled. + * @retval None + */ +void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) +{ + uint32_t odr; + + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* get current Output Data Register value */ + odr = GPIOx->ODR; + + /* Set selected pins that were at low level, and reset ones that were high */ + GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin); +} + +/** + * @brief Locks GPIO Pins configuration registers. + * @note The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, + * GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH. + * @note The configuration of the locked GPIO pins can no longer be modified + * until the next reset. + * @param GPIOx: where x can be (A..K) to select the GPIO peripheral for STM32H7 family + * @param GPIO_Pin: specifies the port bit to be locked. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15). + * @retval None + */ +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) +{ + __IO uint32_t tmp = GPIO_LCKR_LCKK; + + /* Check the parameters */ + assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* Apply lock key write sequence */ + tmp |= GPIO_Pin; + /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */ + GPIOx->LCKR = tmp; + /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */ + GPIOx->LCKR = GPIO_Pin; + /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */ + GPIOx->LCKR = tmp; + /* Read LCKK register. This read is mandatory to complete key lock sequence*/ + tmp = GPIOx->LCKR; + + /* read again in order to confirm lock is active */ + if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00U) + { + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Handle EXTI interrupt request. + * @param GPIO_Pin: Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) +{ +#if defined(DUAL_CORE) && defined(CORE_CM4) + if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U) + { + __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin); + HAL_GPIO_EXTI_Callback(GPIO_Pin); + } +#else + /* EXTI line interrupt detected */ + if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U) + { + __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); + HAL_GPIO_EXTI_Callback(GPIO_Pin); + } +#endif +} + +/** + * @brief EXTI line detection callback. + * @param GPIO_Pin: Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(GPIO_Pin); + + /* NOTE: This function Should not be modified, when the callback is needed, + the HAL_GPIO_EXTI_Callback could be implemented in the user file + */ +} + +/** + * @} + */ + + +/** + * @} + */ + +#endif /* HAL_GPIO_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c new file mode 100644 index 0000000..1d17bac --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c @@ -0,0 +1,447 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_hsem.c + * @author MCD Application Team + * @brief HSEM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the semaphore peripheral: + * + Semaphore Take function (2-Step Procedure) , non blocking + * + Semaphore FastTake function (1-Step Procedure) , non blocking + * + Semaphore Status check + * + Semaphore Clear Key Set and Get + * + Release and release all functions + * + Semaphore notification enabling and disabling and callnack functions + * + IRQ handler management + * + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#)Take a semaphore In 2-Step mode Using function HAL_HSEM_Take. This function takes as parameters : + (++) the semaphore ID from 0 to 31 + (++) the process ID from 0 to 255 + (#) Fast Take semaphore In 1-Step mode Using function HAL_HSEM_FastTake. This function takes as parameter : + (++) the semaphore ID from 0_ID to 31. Note that the process ID value is implicitly assumed as zero + (#) Check if a semaphore is Taken using function HAL_HSEM_IsSemTaken. This function takes as parameter : + (++) the semaphore ID from 0_ID to 31 + (++) It returns 1 if the given semaphore is taken otherwise (Free) zero + (#)Release a semaphore using function with HAL_HSEM_Release. This function takes as parameters : + (++) the semaphore ID from 0 to 31 + (++) the process ID from 0 to 255: + (++) Note: If ProcessID and MasterID match, semaphore is freed, and an interrupt + may be generated when enabled (notification activated). If ProcessID or MasterID does not match, + semaphore remains taken (locked) + + (#)Release all semaphores at once taken by a given Master using function HAL_HSEM_Release_All + This function takes as parameters : + (++) the Release Key (value from 0 to 0xFFFF) can be Set or Get respectively by + HAL_HSEM_SetClearKey() or HAL_HSEM_GetClearKey functions + (++) the Master ID: + (++) Note: If the Key and MasterID match, all semaphores taken by the given CPU that corresponds + to MasterID will be freed, and an interrupt may be generated when enabled (notification activated). If the + Key or the MasterID doesn't match, semaphores remains taken (locked) + + (#)Semaphores Release all key functions: + (++) HAL_HSEM_SetClearKey() to set semaphore release all Key + (++) HAL_HSEM_GetClearKey() to get release all Key + (#)Semaphores notification functions : + (++) HAL_HSEM_ActivateNotification to activate a notification callback on + a given semaphores Mask (bitfield). When one or more semaphores defined by the mask are released + the callback HAL_HSEM_FreeCallback will be asserted giving as parameters a mask of the released + semaphores (bitfield). + + (++) HAL_HSEM_DeactivateNotification to deactivate the notification of a given semaphores Mask (bitfield). + (++) See the description of the macro __HAL_HSEM_SEMID_TO_MASK to check how to calculate a semaphore mask + Used by the notification functions + *** HSEM HAL driver macros list *** + ============================================= + [..] Below the list of most used macros in HSEM HAL driver. + + (+) __HAL_HSEM_SEMID_TO_MASK: Helper macro to convert a Semaphore ID to a Mask. + [..] Example of use : + [..] mask = __HAL_HSEM_SEMID_TO_MASK(8) | __HAL_HSEM_SEMID_TO_MASK(21) | __HAL_HSEM_SEMID_TO_MASK(25). + [..] All next macros take as parameter a semaphore Mask (bitfiled) that can be constructed using __HAL_HSEM_SEMID_TO_MASK as the above example. + (+) __HAL_HSEM_ENABLE_IT: Enable the specified semaphores Mask interrupts. + (+) __HAL_HSEM_DISABLE_IT: Disable the specified semaphores Mask interrupts. + (+) __HAL_HSEM_GET_IT: Checks whether the specified semaphore interrupt has occurred or not. + (+) __HAL_HSEM_GET_FLAG: Get the semaphores status release flags. + (+) __HAL_HSEM_CLEAR_FLAG: Clear the semaphores status release flags. + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup HSEM HSEM + * @brief HSEM HAL module driver + * @{ + */ + +#ifdef HAL_HSEM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#if defined(DUAL_CORE) +/** @defgroup HSEM_Private_Constants HSEM Private Constants + * @{ + */ + +#ifndef HSEM_R_MASTERID +#define HSEM_R_MASTERID HSEM_R_COREID +#endif + +#ifndef HSEM_RLR_MASTERID +#define HSEM_RLR_MASTERID HSEM_RLR_COREID +#endif + +#ifndef HSEM_CR_MASTERID +#define HSEM_CR_MASTERID HSEM_CR_COREID +#endif + +/** + * @} + */ +#endif /* DUAL_CORE */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HSEM_Exported_Functions HSEM Exported Functions + * @{ + */ + +/** @defgroup HSEM_Exported_Functions_Group1 Take and Release functions + * @brief HSEM Take and Release functions + * +@verbatim + ============================================================================== + ##### HSEM Take and Release functions ##### + ============================================================================== +[..] This section provides functions allowing to: + (+) Take a semaphore with 2 Step method + (+) Fast Take a semaphore with 1 Step method + (+) Check semaphore state Taken or not + (+) Release a semaphore + (+) Release all semaphore at once + +@endverbatim + * @{ + */ + + +/** + * @brief Take a semaphore in 2 Step mode. + * @param SemID: semaphore ID from 0 to 31 + * @param ProcessID: Process ID from 0 to 255 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID) +{ + /* Check the parameters */ + assert_param(IS_HSEM_SEMID(SemID)); + assert_param(IS_HSEM_PROCESSID(ProcessID)); + +#if USE_MULTI_CORE_SHARED_CODE != 0U + /* First step write R register with MasterID, processID and take bit=1*/ + HSEM->R[SemID] = ((ProcessID & HSEM_R_PROCID) | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID) | HSEM_R_LOCK); + + /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */ + if (HSEM->R[SemID] == ((ProcessID & HSEM_R_PROCID) | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID) | HSEM_R_LOCK)) + { + /*take success when MasterID and ProcessID match and take bit set*/ + return HAL_OK; + } +#else + /* First step write R register with MasterID, processID and take bit=1*/ + HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK); + + /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */ + if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK)) + { + /*take success when MasterID and ProcessID match and take bit set*/ + return HAL_OK; + } +#endif + + /* Semaphore take fails*/ + return HAL_ERROR; +} + +/** + * @brief Fast Take a semaphore with 1 Step mode. + * @param SemID: semaphore ID from 0 to 31 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID) +{ + /* Check the parameters */ + assert_param(IS_HSEM_SEMID(SemID)); + +#if USE_MULTI_CORE_SHARED_CODE != 0U + /* Read the RLR register to take the semaphore */ + if (HSEM->RLR[SemID] == (((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_RLR_MASTERID) | HSEM_RLR_LOCK)) + { + /*take success when MasterID match and take bit set*/ + return HAL_OK; + } +#else + /* Read the RLR register to take the semaphore */ + if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK)) + { + /*take success when MasterID match and take bit set*/ + return HAL_OK; + } +#endif + + /* Semaphore take fails */ + return HAL_ERROR; +} +/** + * @brief Check semaphore state Taken or not. + * @param SemID: semaphore ID + * @retval HAL HSEM state + */ +uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID) +{ + return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL); +} + + +/** + * @brief Release a semaphore. + * @param SemID: semaphore ID from 0 to 31 + * @param ProcessID: Process ID from 0 to 255 + * @retval None + */ +void HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID) +{ + /* Check the parameters */ + assert_param(IS_HSEM_SEMID(SemID)); + assert_param(IS_HSEM_PROCESSID(ProcessID)); + + /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0 */ +#if USE_MULTI_CORE_SHARED_CODE != 0U + HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID)); +#else + HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT); +#endif + +} + +/** + * @brief Release All semaphore used by a given Master . + * @param Key: Semaphore Key , value from 0 to 0xFFFF + * @param CoreID: CoreID of the CPU that is using semaphores to be released + * @retval None + */ +void HAL_HSEM_ReleaseAll(uint32_t Key, uint32_t CoreID) +{ + assert_param(IS_HSEM_KEY(Key)); + assert_param(IS_HSEM_COREID(CoreID)); + + HSEM->CR = ((Key << HSEM_CR_KEY_Pos) | (CoreID << HSEM_CR_COREID_Pos)); +} + +/** + * @} + */ + +/** @defgroup HSEM_Exported_Functions_Group2 HSEM Set and Get Key functions + * @brief HSEM Set and Get Key functions. + * +@verbatim + ============================================================================== + ##### HSEM Set and Get Key functions ##### + ============================================================================== + [..] This section provides functions allowing to: + (+) Set semaphore Key + (+) Get semaphore Key +@endverbatim + + * @{ + */ + +/** + * @brief Set semaphore Key . + * @param Key: Semaphore Key , value from 0 to 0xFFFF + * @retval None + */ +void HAL_HSEM_SetClearKey(uint32_t Key) +{ + assert_param(IS_HSEM_KEY(Key)); + + MODIFY_REG(HSEM->KEYR, HSEM_KEYR_KEY, (Key << HSEM_KEYR_KEY_Pos)); + +} + +/** + * @brief Get semaphore Key . + * @retval Semaphore Key , value from 0 to 0xFFFF + */ +uint32_t HAL_HSEM_GetClearKey(void) +{ + return (HSEM->KEYR >> HSEM_KEYR_KEY_Pos); +} + +/** + * @} + */ + +/** @defgroup HSEM_Exported_Functions_Group3 HSEM IRQ handler management + * @brief HSEM Notification functions. + * +@verbatim + ============================================================================== + ##### HSEM IRQ handler management and Notification functions ##### + ============================================================================== +[..] This section provides HSEM IRQ handler and Notification function. + +@endverbatim + * @{ + */ + +/** + * @brief Activate Semaphore release Notification for a given Semaphores Mask . + * @param SemMask: Mask of Released semaphores + * @retval Semaphore Key + */ +void HAL_HSEM_ActivateNotification(uint32_t SemMask) +{ +#if USE_MULTI_CORE_SHARED_CODE != 0U + /*enable the semaphore mask interrupts */ + if (HAL_GetCurrentCPUID() == HSEM_CPU1_COREID) + { + /*Use interrupt line 0 for CPU1 Master */ + HSEM->C1IER |= SemMask; + } + else /* HSEM_CPU2_COREID */ + { + /*Use interrupt line 1 for CPU2 Master*/ + HSEM->C2IER |= SemMask; + } +#else + HSEM_COMMON->IER |= SemMask; +#endif +} + +/** + * @brief Deactivate Semaphore release Notification for a given Semaphores Mask . + * @param SemMask: Mask of Released semaphores + * @retval Semaphore Key + */ +void HAL_HSEM_DeactivateNotification(uint32_t SemMask) +{ +#if USE_MULTI_CORE_SHARED_CODE != 0U + /*enable the semaphore mask interrupts */ + if (HAL_GetCurrentCPUID() == HSEM_CPU1_COREID) + { + /*Use interrupt line 0 for CPU1 Master */ + HSEM->C1IER &= ~SemMask; + } + else /* HSEM_CPU2_COREID */ + { + /*Use interrupt line 1 for CPU2 Master*/ + HSEM->C2IER &= ~SemMask; + } +#else + HSEM_COMMON->IER &= ~SemMask; +#endif +} + +/** + * @brief This function handles HSEM interrupt request + * @retval None + */ +void HAL_HSEM_IRQHandler(void) +{ + uint32_t statusreg; +#if USE_MULTI_CORE_SHARED_CODE != 0U + if (HAL_GetCurrentCPUID() == HSEM_CPU1_COREID) + { + /* Get the list of masked freed semaphores*/ + statusreg = HSEM->C1MISR; /*Use interrupt line 0 for CPU1 Master*/ + + /*Disable Interrupts*/ + HSEM->C1IER &= ~((uint32_t)statusreg); + + /*Clear Flags*/ + HSEM->C1ICR = ((uint32_t)statusreg); + } + else /* HSEM_CPU2_COREID */ + { + /* Get the list of masked freed semaphores*/ + statusreg = HSEM->C2MISR;/*Use interrupt line 1 for CPU2 Master*/ + + /*Disable Interrupts*/ + HSEM->C2IER &= ~((uint32_t)statusreg); + + /*Clear Flags*/ + HSEM->C2ICR = ((uint32_t)statusreg); + } +#else + /* Get the list of masked freed semaphores*/ + statusreg = HSEM_COMMON->MISR; + + /*Disable Interrupts*/ + HSEM_COMMON->IER &= ~((uint32_t)statusreg); + + /*Clear Flags*/ + HSEM_COMMON->ICR = ((uint32_t)statusreg); + +#endif + /* Call FreeCallback */ + HAL_HSEM_FreeCallback(statusreg); +} + +/** + * @brief Semaphore Released Callback. + * @param SemMask: Mask of Released semaphores + * @retval None + */ +__weak void HAL_HSEM_FreeCallback(uint32_t SemMask) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(SemMask); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_HSEM_FreeCallback can be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_HSEM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c new file mode 100644 index 0000000..9954e5a --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c @@ -0,0 +1,6905 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_i2c.c + * @author MCD Application Team + * @brief I2C HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Inter Integrated Circuit (I2C) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and Errors functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The I2C HAL driver can be used as follows: + + (#) Declare a I2C_HandleTypeDef handle structure, for example: + I2C_HandleTypeDef hi2c; + + (#)Initialize the I2C low level resources by implementing the HAL_I2C_MspInit() API: + (##) Enable the I2Cx interface clock + (##) I2C pins configuration + (+++) Enable the clock for the I2C GPIOs + (+++) Configure I2C pins as alternate function open-drain + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the I2Cx interrupt priority + (+++) Enable the NVIC I2C IRQ Channel + (##) DMA Configuration if you need to use DMA process + (+++) Declare a DMA_HandleTypeDef handle structure for + the transmit or receive stream or channel depends on Instance + (+++) Enable the DMAx interface clock using + (+++) Configure the DMA handle parameters + (+++) Configure the DMA Tx or Rx stream or channel depends on Instance + (+++) Associate the initialized DMA handle to the hi2c DMA Tx or Rx handle + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on + the DMA Tx or Rx stream or channel depends on Instance + + (#) Configure the Communication Clock Timing, Own Address1, Master Addressing mode, Dual Addressing mode, + Own Address2, Own Address2 Mask, General call and Nostretch mode in the hi2c Init structure. + + (#) Initialize the I2C registers by calling the HAL_I2C_Init(), configures also the low level Hardware + (GPIO, CLOCK, NVIC...etc) by calling the customized HAL_I2C_MspInit(&hi2c) API. + + (#) To check if target device is ready for communication, use the function HAL_I2C_IsDeviceReady() + + (#) For I2C IO and IO MEM operations, three operation modes are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Transmit in master mode an amount of data in blocking mode using HAL_I2C_Master_Transmit() + (+) Receive in master mode an amount of data in blocking mode using HAL_I2C_Master_Receive() + (+) Transmit in slave mode an amount of data in blocking mode using HAL_I2C_Slave_Transmit() + (+) Receive in slave mode an amount of data in blocking mode using HAL_I2C_Slave_Receive() + + *** Polling mode IO MEM operation *** + ===================================== + [..] + (+) Write an amount of data in blocking mode to a specific memory address using HAL_I2C_Mem_Write() + (+) Read an amount of data in blocking mode from a specific memory address using HAL_I2C_Mem_Read() + + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Transmit in master mode an amount of data in non-blocking mode using HAL_I2C_Master_Transmit_IT() + (+) At transmission end of transfer, HAL_I2C_MasterTxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MasterTxCpltCallback() + (+) Receive in master mode an amount of data in non-blocking mode using HAL_I2C_Master_Receive_IT() + (+) At reception end of transfer, HAL_I2C_MasterRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MasterRxCpltCallback() + (+) Transmit in slave mode an amount of data in non-blocking mode using HAL_I2C_Slave_Transmit_IT() + (+) At transmission end of transfer, HAL_I2C_SlaveTxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_SlaveTxCpltCallback() + (+) Receive in slave mode an amount of data in non-blocking mode using HAL_I2C_Slave_Receive_IT() + (+) At reception end of transfer, HAL_I2C_SlaveRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_SlaveRxCpltCallback() + (+) In case of transfer Error, HAL_I2C_ErrorCallback() function is executed and users can + add their own code by customization of function pointer HAL_I2C_ErrorCallback() + (+) Abort a master I2C process communication with Interrupt using HAL_I2C_Master_Abort_IT() + (+) End of abort process, HAL_I2C_AbortCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_AbortCpltCallback() + (+) Discard a slave I2C process communication using __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + + *** Interrupt mode or DMA mode IO sequential operation *** + ========================================================== + [..] + (@) These interfaces allow to manage a sequential transfer with a repeated start condition + when a direction change during transfer + [..] + (+) A specific option field manage the different steps of a sequential transfer + (+) Option field values are defined through I2C_XFEROPTIONS and are listed below: + (++) I2C_FIRST_AND_LAST_FRAME: No sequential usage, functional is same as associated interfaces in + no sequential mode + (++) I2C_FIRST_FRAME: Sequential usage, this option allow to manage a sequence with start condition, address + and data to transfer without a final stop condition + (++) I2C_FIRST_AND_NEXT_FRAME: Sequential usage (Master only), this option allow to manage a sequence with + start condition, address and data to transfer without a final stop condition, + an then permit a call the same master sequential interface several times + (like HAL_I2C_Master_Seq_Transmit_IT() then HAL_I2C_Master_Seq_Transmit_IT() + or HAL_I2C_Master_Seq_Transmit_DMA() then HAL_I2C_Master_Seq_Transmit_DMA()) + (++) I2C_NEXT_FRAME: Sequential usage, this option allow to manage a sequence with a restart condition, address + and with new data to transfer if the direction change or manage only the new data to + transfer + if no direction change and without a final stop condition in both cases + (++) I2C_LAST_FRAME: Sequential usage, this option allow to manage a sequance with a restart condition, address + and with new data to transfer if the direction change or manage only the new data to + transfer + if no direction change and with a final stop condition in both cases + (++) I2C_LAST_FRAME_NO_STOP: Sequential usage (Master only), this option allow to manage a restart condition + after several call of the same master sequential interface several times + (link with option I2C_FIRST_AND_NEXT_FRAME). + Usage can, transfer several bytes one by one using + HAL_I2C_Master_Seq_Transmit_IT + or HAL_I2C_Master_Seq_Receive_IT + or HAL_I2C_Master_Seq_Transmit_DMA + or HAL_I2C_Master_Seq_Receive_DMA + with option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME. + Then usage of this option I2C_LAST_FRAME_NO_STOP at the last Transmit or + Receive sequence permit to call the opposite interface Receive or Transmit + without stopping the communication and so generate a restart condition. + (++) I2C_OTHER_FRAME: Sequential usage (Master only), this option allow to manage a restart condition after + each call of the same master sequential + interface. + Usage can, transfer several bytes one by one with a restart with slave address between + each bytes using + HAL_I2C_Master_Seq_Transmit_IT + or HAL_I2C_Master_Seq_Receive_IT + or HAL_I2C_Master_Seq_Transmit_DMA + or HAL_I2C_Master_Seq_Receive_DMA + with option I2C_FIRST_FRAME then I2C_OTHER_FRAME. + Then usage of this option I2C_OTHER_AND_LAST_FRAME at the last frame to help automatic + generation of STOP condition. + + (+) Different sequential I2C interfaces are listed below: + (++) Sequential transmit in master I2C mode an amount of data in non-blocking mode using + HAL_I2C_Master_Seq_Transmit_IT() or using HAL_I2C_Master_Seq_Transmit_DMA() + (+++) At transmission end of current frame transfer, HAL_I2C_MasterTxCpltCallback() is executed and + users can add their own code by customization of function pointer HAL_I2C_MasterTxCpltCallback() + (++) Sequential receive in master I2C mode an amount of data in non-blocking mode using + HAL_I2C_Master_Seq_Receive_IT() or using HAL_I2C_Master_Seq_Receive_DMA() + (+++) At reception end of current frame transfer, HAL_I2C_MasterRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MasterRxCpltCallback() + (++) Abort a master IT or DMA I2C process communication with Interrupt using HAL_I2C_Master_Abort_IT() + (+++) End of abort process, HAL_I2C_AbortCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_AbortCpltCallback() + (++) Enable/disable the Address listen mode in slave I2C mode using HAL_I2C_EnableListen_IT() + HAL_I2C_DisableListen_IT() + (+++) When address slave I2C match, HAL_I2C_AddrCallback() is executed and users can + add their own code to check the Address Match Code and the transmission direction request by master + (Write/Read). + (+++) At Listen mode end HAL_I2C_ListenCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_ListenCpltCallback() + (++) Sequential transmit in slave I2C mode an amount of data in non-blocking mode using + HAL_I2C_Slave_Seq_Transmit_IT() or using HAL_I2C_Slave_Seq_Transmit_DMA() + (+++) At transmission end of current frame transfer, HAL_I2C_SlaveTxCpltCallback() is executed and + users can add their own code by customization of function pointer HAL_I2C_SlaveTxCpltCallback() + (++) Sequential receive in slave I2C mode an amount of data in non-blocking mode using + HAL_I2C_Slave_Seq_Receive_IT() or using HAL_I2C_Slave_Seq_Receive_DMA() + (+++) At reception end of current frame transfer, HAL_I2C_SlaveRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_SlaveRxCpltCallback() + (++) In case of transfer Error, HAL_I2C_ErrorCallback() function is executed and users can + add their own code by customization of function pointer HAL_I2C_ErrorCallback() + (++) Discard a slave I2C process communication using __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + *** Interrupt mode IO MEM operation *** + ======================================= + [..] + (+) Write an amount of data in non-blocking mode with Interrupt to a specific memory address using + HAL_I2C_Mem_Write_IT() + (+) At Memory end of write transfer, HAL_I2C_MemTxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MemTxCpltCallback() + (+) Read an amount of data in non-blocking mode with Interrupt from a specific memory address using + HAL_I2C_Mem_Read_IT() + (+) At Memory end of read transfer, HAL_I2C_MemRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MemRxCpltCallback() + (+) In case of transfer Error, HAL_I2C_ErrorCallback() function is executed and users can + add their own code by customization of function pointer HAL_I2C_ErrorCallback() + + *** DMA mode IO operation *** + ============================== + [..] + (+) Transmit in master mode an amount of data in non-blocking mode (DMA) using + HAL_I2C_Master_Transmit_DMA() + (+) At transmission end of transfer, HAL_I2C_MasterTxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MasterTxCpltCallback() + (+) Receive in master mode an amount of data in non-blocking mode (DMA) using + HAL_I2C_Master_Receive_DMA() + (+) At reception end of transfer, HAL_I2C_MasterRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MasterRxCpltCallback() + (+) Transmit in slave mode an amount of data in non-blocking mode (DMA) using + HAL_I2C_Slave_Transmit_DMA() + (+) At transmission end of transfer, HAL_I2C_SlaveTxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_SlaveTxCpltCallback() + (+) Receive in slave mode an amount of data in non-blocking mode (DMA) using + HAL_I2C_Slave_Receive_DMA() + (+) At reception end of transfer, HAL_I2C_SlaveRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_SlaveRxCpltCallback() + (+) In case of transfer Error, HAL_I2C_ErrorCallback() function is executed and users can + add their own code by customization of function pointer HAL_I2C_ErrorCallback() + (+) Abort a master I2C process communication with Interrupt using HAL_I2C_Master_Abort_IT() + (+) End of abort process, HAL_I2C_AbortCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_AbortCpltCallback() + (+) Discard a slave I2C process communication using __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + *** DMA mode IO MEM operation *** + ================================= + [..] + (+) Write an amount of data in non-blocking mode with DMA to a specific memory address using + HAL_I2C_Mem_Write_DMA() + (+) At Memory end of write transfer, HAL_I2C_MemTxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MemTxCpltCallback() + (+) Read an amount of data in non-blocking mode with DMA from a specific memory address using + HAL_I2C_Mem_Read_DMA() + (+) At Memory end of read transfer, HAL_I2C_MemRxCpltCallback() is executed and users can + add their own code by customization of function pointer HAL_I2C_MemRxCpltCallback() + (+) In case of transfer Error, HAL_I2C_ErrorCallback() function is executed and users can + add their own code by customization of function pointer HAL_I2C_ErrorCallback() + + + *** I2C HAL driver macros list *** + ================================== + [..] + Below the list of most used macros in I2C HAL driver. + + (+) __HAL_I2C_ENABLE: Enable the I2C peripheral + (+) __HAL_I2C_DISABLE: Disable the I2C peripheral + (+) __HAL_I2C_GENERATE_NACK: Generate a Non-Acknowledge I2C peripheral in Slave mode + (+) __HAL_I2C_GET_FLAG: Check whether the specified I2C flag is set or not + (+) __HAL_I2C_CLEAR_FLAG: Clear the specified I2C pending flag + (+) __HAL_I2C_ENABLE_IT: Enable the specified I2C interrupt + (+) __HAL_I2C_DISABLE_IT: Disable the specified I2C interrupt + + *** Callback registration *** + ============================================= + [..] + The compilation flag USE_HAL_I2C_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Functions HAL_I2C_RegisterCallback() or HAL_I2C_RegisterAddrCallback() + to register an interrupt callback. + [..] + Function HAL_I2C_RegisterCallback() allows to register following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) MemTxCpltCallback : callback for Memory transmission end of transfer. + (+) MemRxCpltCallback : callback for Memory reception end of transfer. + (+) ErrorCallback : callback for error detection. + (+) AbortCpltCallback : callback for abort completion process. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + For specific callback AddrCallback use dedicated register callbacks : HAL_I2C_RegisterAddrCallback(). + [..] + Use function HAL_I2C_UnRegisterCallback to reset a callback to the default + weak function. + HAL_I2C_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) MemTxCpltCallback : callback for Memory transmission end of transfer. + (+) MemRxCpltCallback : callback for Memory reception end of transfer. + (+) ErrorCallback : callback for error detection. + (+) AbortCpltCallback : callback for abort completion process. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + For callback AddrCallback use dedicated register callbacks : HAL_I2C_UnRegisterAddrCallback(). + [..] + By default, after the HAL_I2C_Init() and when the state is HAL_I2C_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples HAL_I2C_MasterTxCpltCallback(), HAL_I2C_MasterRxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the HAL_I2C_Init()/ HAL_I2C_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the HAL_I2C_Init()/ HAL_I2C_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + Callbacks can be registered/unregistered in HAL_I2C_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in HAL_I2C_STATE_READY or HAL_I2C_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using HAL_I2C_RegisterCallback() before calling HAL_I2C_DeInit() + or HAL_I2C_Init() function. + [..] + When the compilation flag USE_HAL_I2C_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + [..] + (@) You can refer to the I2C HAL driver header file for more useful macros + + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup I2C I2C + * @brief I2C HAL module driver + * @{ + */ + +#ifdef HAL_I2C_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup I2C_Private_Define I2C Private Define + * @{ + */ +#define TIMING_CLEAR_MASK (0xF0FFFFFFU) /*!< I2C TIMING clear register Mask */ +#define I2C_TIMEOUT_ADDR (10000U) /*!< 10 s */ +#define I2C_TIMEOUT_BUSY (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_DIR (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_RXNE (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_STOPF (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TC (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TCR (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TXIS (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_FLAG (25U) /*!< 25 ms */ + +#define MAX_NBYTE_SIZE 255U +#define SLAVE_ADDR_SHIFT 7U +#define SLAVE_ADDR_MSK 0x06U + +/* Private define for @ref PreviousState usage */ +#define I2C_STATE_MSK ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | \ + (uint32_t)HAL_I2C_STATE_BUSY_RX) & \ + (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY)))) +/*!< Mask State define, keep only RX and TX bits */ +#define I2C_STATE_NONE ((uint32_t)(HAL_I2C_MODE_NONE)) +/*!< Default Value */ +#define I2C_STATE_MASTER_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | \ + (uint32_t)HAL_I2C_MODE_MASTER)) +/*!< Master Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MASTER_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | \ + (uint32_t)HAL_I2C_MODE_MASTER)) +/*!< Master Busy RX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_SLAVE_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | \ + (uint32_t)HAL_I2C_MODE_SLAVE)) +/*!< Slave Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_SLAVE_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | \ + (uint32_t)HAL_I2C_MODE_SLAVE)) +/*!< Slave Busy RX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MEM_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | \ + (uint32_t)HAL_I2C_MODE_MEM)) +/*!< Memory Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MEM_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | \ + (uint32_t)HAL_I2C_MODE_MEM)) +/*!< Memory Busy RX, combinaison of State LSB and Mode enum */ + + +/* Private define to centralize the enable/disable of Interrupts */ +#define I2C_XFER_TX_IT (uint16_t)(0x0001U) /*!< Bit field can be combinated with + @ref I2C_XFER_LISTEN_IT */ +#define I2C_XFER_RX_IT (uint16_t)(0x0002U) /*!< Bit field can be combinated with + @ref I2C_XFER_LISTEN_IT */ +#define I2C_XFER_LISTEN_IT (uint16_t)(0x8000U) /*!< Bit field can be combinated with @ref I2C_XFER_TX_IT + and @ref I2C_XFER_RX_IT */ + +#define I2C_XFER_ERROR_IT (uint16_t)(0x0010U) /*!< Bit definition to manage addition of global Error + and NACK treatment */ +#define I2C_XFER_CPLT_IT (uint16_t)(0x0020U) /*!< Bit definition to manage only STOP evenement */ +#define I2C_XFER_RELOAD_IT (uint16_t)(0x0040U) /*!< Bit definition to manage only Reload of NBYTE */ + +/* Private define Sequential Transfer Options default/reset value */ +#define I2C_NO_OPTION_FRAME (0xFFFF0000U) +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Macro to get remaining data to transfer on DMA side */ +#define I2C_GET_DMA_REMAIN_DATA(__HANDLE__) __HAL_DMA_GET_COUNTER(__HANDLE__) + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions to handle DMA transfer */ +static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMAError(DMA_HandleTypeDef *hdma); +static void I2C_DMAAbort(DMA_HandleTypeDef *hdma); + +/* Private functions to handle IT transfer */ +static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c); +static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c); +static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode); + +/* Private functions to handle IT transfer */ +static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, + uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, + uint32_t Tickstart); +static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, + uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, + uint32_t Tickstart); + +/* Private functions for I2C transfer IRQ handler */ +static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources); +static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources); +static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources); +static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources); + +/* Private functions to handle flags during polling transfer */ +static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, + uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart); +static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart); + +/* Private functions to centralize the enable/disable of Interrupts */ +static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest); +static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest); + +/* Private function to treat different error callback */ +static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c); + +/* Private function to flush TXDR register */ +static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c); + +/* Private function to handle start, restart or stop a transfer */ +static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, + uint32_t Request); + +/* Private function to Convert Specific options */ +static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Functions I2C Exported Functions + * @{ + */ + +/** @defgroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + deinitialize the I2Cx peripheral: + + (+) User must Implement HAL_I2C_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ). + + (+) Call the function HAL_I2C_Init() to configure the selected device with + the selected configuration: + (++) Clock Timing + (++) Own Address 1 + (++) Addressing mode (Master, Slave) + (++) Dual Addressing mode + (++) Own Address 2 + (++) Own Address 2 Mask + (++) General call mode + (++) Nostretch mode + + (+) Call the function HAL_I2C_DeInit() to restore the default configuration + of the selected I2Cx peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the I2C according to the specified parameters + * in the I2C_InitTypeDef and initialize the associated handle. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) +{ + /* Check the I2C handle allocation */ + if (hi2c == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1)); + assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode)); + assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode)); + assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2)); + assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks)); + assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode)); + assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode)); + + if (hi2c->State == HAL_I2C_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hi2c->Lock = HAL_UNLOCKED; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + /* Init the I2C Callback settings */ + hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback; /* Legacy weak MemTxCpltCallback */ + hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback; /* Legacy weak MemRxCpltCallback */ + hi2c->ErrorCallback = HAL_I2C_ErrorCallback; /* Legacy weak ErrorCallback */ + hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback */ + + if (hi2c->MspInitCallback == NULL) + { + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + hi2c->MspInitCallback(hi2c); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + HAL_I2C_MspInit(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /*---------------------------- I2Cx TIMINGR Configuration ------------------*/ + /* Configure I2Cx: Frequency range */ + hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK; + + /*---------------------------- I2Cx OAR1 Configuration ---------------------*/ + /* Disable Own Address1 before set the Own Address1 configuration */ + hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN; + + /* Configure I2Cx: Own Address1 and ack own address1 mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1); + } + else /* I2C_ADDRESSINGMODE_10BIT */ + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1); + } + + /*---------------------------- I2Cx CR2 Configuration ----------------------*/ + /* Configure I2Cx: Addressing Master mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + hi2c->Instance->CR2 = (I2C_CR2_ADD10); + } + /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */ + hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK); + + /*---------------------------- I2Cx OAR2 Configuration ---------------------*/ + /* Disable Own Address2 before set the Own Address2 configuration */ + hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE; + + /* Configure I2Cx: Dual mode and Own Address2 */ + hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \ + (hi2c->Init.OwnAddress2Masks << 8)); + + /*---------------------------- I2Cx CR1 Configuration ----------------------*/ + /* Configure I2Cx: Generalcall and NoStretch mode */ + hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode); + + /* Enable the selected I2C peripheral */ + __HAL_I2C_ENABLE(hi2c); + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->Mode = HAL_I2C_MODE_NONE; + + return HAL_OK; +} + +/** + * @brief DeInitialize the I2C peripheral. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) +{ + /* Check the I2C handle allocation */ + if (hi2c == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the I2C Peripheral Clock */ + __HAL_I2C_DISABLE(hi2c); + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + if (hi2c->MspDeInitCallback == NULL) + { + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + hi2c->MspDeInitCallback(hi2c); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_I2C_MspDeInit(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_RESET; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Initialize the I2C MSP. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the I2C MSP. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User I2C Callback + * To be used instead of the weak predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID + * @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID + * @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID + * @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID + * @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, + pI2C_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MASTER_TX_COMPLETE_CB_ID : + hi2c->MasterTxCpltCallback = pCallback; + break; + + case HAL_I2C_MASTER_RX_COMPLETE_CB_ID : + hi2c->MasterRxCpltCallback = pCallback; + break; + + case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID : + hi2c->SlaveTxCpltCallback = pCallback; + break; + + case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID : + hi2c->SlaveRxCpltCallback = pCallback; + break; + + case HAL_I2C_LISTEN_COMPLETE_CB_ID : + hi2c->ListenCpltCallback = pCallback; + break; + + case HAL_I2C_MEM_TX_COMPLETE_CB_ID : + hi2c->MemTxCpltCallback = pCallback; + break; + + case HAL_I2C_MEM_RX_COMPLETE_CB_ID : + hi2c->MemRxCpltCallback = pCallback; + break; + + case HAL_I2C_ERROR_CB_ID : + hi2c->ErrorCallback = pCallback; + break; + + case HAL_I2C_ABORT_CB_ID : + hi2c->AbortCpltCallback = pCallback; + break; + + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = pCallback; + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2C_STATE_RESET == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = pCallback; + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief Unregister an I2C Callback + * I2C callback is redirected to the weak predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * This parameter can be one of the following values: + * @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID + * @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID + * @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID + * @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID + * @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MASTER_TX_COMPLETE_CB_ID : + hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + break; + + case HAL_I2C_MASTER_RX_COMPLETE_CB_ID : + hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + break; + + case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID : + hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + break; + + case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID : + hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + break; + + case HAL_I2C_LISTEN_COMPLETE_CB_ID : + hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + break; + + case HAL_I2C_MEM_TX_COMPLETE_CB_ID : + hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback; /* Legacy weak MemTxCpltCallback */ + break; + + case HAL_I2C_MEM_RX_COMPLETE_CB_ID : + hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback; /* Legacy weak MemRxCpltCallback */ + break; + + case HAL_I2C_ERROR_CB_ID : + hi2c->ErrorCallback = HAL_I2C_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_I2C_ABORT_CB_ID : + hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2C_STATE_RESET == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief Register the Slave Address Match I2C Callback + * To be used instead of the weak HAL_I2C_AddrCallback() predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pCallback pointer to the Address Match Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + hi2c->AddrCallback = pCallback; + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief UnRegister the Slave Address Match I2C Callback + * Info Ready I2C Callback is redirected to the weak HAL_I2C_AddrCallback() predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback */ + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the I2C data + transfers. + + (#) There are two modes of transfer: + (++) Blocking mode : The communication is performed in the polling mode. + The status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode : The communication is performed using Interrupts + or DMA. These functions return the status of the transfer startup. + The end of the data processing will be indicated through the + dedicated I2C IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + + (#) Blocking mode functions are : + (++) HAL_I2C_Master_Transmit() + (++) HAL_I2C_Master_Receive() + (++) HAL_I2C_Slave_Transmit() + (++) HAL_I2C_Slave_Receive() + (++) HAL_I2C_Mem_Write() + (++) HAL_I2C_Mem_Read() + (++) HAL_I2C_IsDeviceReady() + + (#) No-Blocking mode functions with Interrupt are : + (++) HAL_I2C_Master_Transmit_IT() + (++) HAL_I2C_Master_Receive_IT() + (++) HAL_I2C_Slave_Transmit_IT() + (++) HAL_I2C_Slave_Receive_IT() + (++) HAL_I2C_Mem_Write_IT() + (++) HAL_I2C_Mem_Read_IT() + (++) HAL_I2C_Master_Seq_Transmit_IT() + (++) HAL_I2C_Master_Seq_Receive_IT() + (++) HAL_I2C_Slave_Seq_Transmit_IT() + (++) HAL_I2C_Slave_Seq_Receive_IT() + (++) HAL_I2C_EnableListen_IT() + (++) HAL_I2C_DisableListen_IT() + (++) HAL_I2C_Master_Abort_IT() + + (#) No-Blocking mode functions with DMA are : + (++) HAL_I2C_Master_Transmit_DMA() + (++) HAL_I2C_Master_Receive_DMA() + (++) HAL_I2C_Slave_Transmit_DMA() + (++) HAL_I2C_Slave_Receive_DMA() + (++) HAL_I2C_Mem_Write_DMA() + (++) HAL_I2C_Mem_Read_DMA() + (++) HAL_I2C_Master_Seq_Transmit_DMA() + (++) HAL_I2C_Master_Seq_Receive_DMA() + (++) HAL_I2C_Slave_Seq_Transmit_DMA() + (++) HAL_I2C_Slave_Seq_Receive_DMA() + + (#) A set of Transfer Complete Callbacks are provided in non Blocking mode: + (++) HAL_I2C_MasterTxCpltCallback() + (++) HAL_I2C_MasterRxCpltCallback() + (++) HAL_I2C_SlaveTxCpltCallback() + (++) HAL_I2C_SlaveRxCpltCallback() + (++) HAL_I2C_MemTxCpltCallback() + (++) HAL_I2C_MemRxCpltCallback() + (++) HAL_I2C_AddrCallback() + (++) HAL_I2C_ListenCpltCallback() + (++) HAL_I2C_ErrorCallback() + (++) HAL_I2C_AbortCpltCallback() + +@endverbatim + * @{ + */ + +/** + * @brief Transmits in master mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, + I2C_GENERATE_START_WRITE); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_WRITE); + } + + while (hi2c->XferCount > 0U) + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, + I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_NO_STARTSTOP); + } + } + } + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receives in master mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, + I2C_GENERATE_START_READ); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_READ); + } + + while (hi2c->XferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, + I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_NO_STARTSTOP); + } + } + } + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmits in slave mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* If 10bit addressing mode is selected */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Wait until DIR flag is set Transmitter mode */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + while (hi2c->XferCount > 0U) + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + /* Wait until AF flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Clear AF flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Wait until STOP flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + return HAL_ERROR; + } + + /* Clear STOP flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Wait until BUSY flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in blocking mode + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferISR = NULL; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Wait until DIR flag is reset Receiver mode */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + while (hi2c->XferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Store Last receive data if any */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + } + + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + } + + /* Wait until STOP flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear STOP flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Wait until BUSY flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in master mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in master mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to write and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size) +{ + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to read and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in blocking mode to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + + do + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, + I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_NO_STARTSTOP); + } + } + + } while (hi2c->XferCount > 0U); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Read an amount of data in blocking mode from a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, + I2C_GENERATE_START_READ); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_READ); + } + + do + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, + I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_NO_STARTSTOP); + } + } + } while (hi2c->XferCount > 0U); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in non-blocking mode with Interrupt to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) + != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Read an amount of data in non-blocking mode with Interrupt from a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in non-blocking mode with DMA to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) + != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Reads an amount of data in non-blocking mode with DMA from a specific memory address. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be read + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Checks if target device is ready for communication. + * @note This function is used with Memory devices + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param Trials Number of trials + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, + uint32_t Timeout) +{ + uint32_t tickstart; + + __IO uint32_t I2C_Trials = 0UL; + + FlagStatus tmp1; + FlagStatus tmp2; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + do + { + /* Generate Start */ + hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set or a NACK flag is set*/ + tickstart = HAL_GetTick(); + + tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF); + tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF); + + while ((tmp1 == RESET) && (tmp2 == RESET)) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + + tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF); + tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF); + } + + /* Check if the NACKF flag has not been set */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) + { + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Device is ready */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Clear STOP Flag, auto generated with autoend*/ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + /* Check if the maximum allowed number of trials has been reached */ + if (I2C_Trials == Trials) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + /* Increment Trials */ + I2C_Trials++; + } while (I2C_Trials < Trials); + + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in master I2C mode an amount of data in non-blocking mode with Interrupt. + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_WRITE; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_IT; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, + do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \ + (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + /* Send Slave Address and set NBYTES to write */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in master I2C mode an amount of data in non-blocking mode with DMA. + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_WRITE; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_DMA; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, + do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \ + (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address and set NBYTES to write */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to write and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential receive in master I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_READ; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_IT; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, + do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \ + (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + /* Send Slave Address and set NBYTES to read */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential receive in master I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_READ; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_DMA; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, + do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \ + (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount <= MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address and set NBYTES to read */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to read and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, + I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | + I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave RX state to TX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Abort DMA Xfer if any */ + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_IT; + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave RX state to TX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + /* Abort DMA Xfer if any */ + if (hi2c->hdmarx != NULL) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + else + { + /* Nothing to do */ + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, + hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Reset XferSize */ + hi2c->XferSize = 0; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave TX state to RX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_IT; + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions) +{ + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave TX state to RX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + else + { + /* Nothing to do */ + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA stream or channel depends on Instance */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, + (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Reset XferSize */ + hi2c->XferSize = 0; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Enable the Address listen mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Enable the Address Match interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable the Address listen mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c) +{ + /* Declaration of tmp to prevent undefined behavior of volatile usage */ + uint32_t tmp; + + /* Disable Address listen mode only if a transfer is not ongoing */ + if (hi2c->State == HAL_I2C_STATE_LISTEN) + { + tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK; + hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode); + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + /* Disable the Address Match interrupt */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Abort a master I2C IT or DMA process communication with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress) +{ + if (hi2c->Mode == HAL_I2C_MODE_MASTER) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Disable Interrupts and Store Previous state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Set State at HAL_I2C_STATE_ABORT */ + hi2c->State = HAL_I2C_STATE_ABORT; + + /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */ + /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */ + I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + + return HAL_OK; + } + else + { + /* Wrong usage of abort function */ + /* This function should be used only in case of abort monitored by master device */ + return HAL_ERROR; + } +} + +/** + * @} + */ + +/** @defgroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ + +/** + * @brief This function handles I2C event interrupt request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) +{ + /* Get current IT Flags and IT sources value */ + uint32_t itflags = READ_REG(hi2c->Instance->ISR); + uint32_t itsources = READ_REG(hi2c->Instance->CR1); + + /* I2C events treatment -------------------------------------*/ + if (hi2c->XferISR != NULL) + { + hi2c->XferISR(hi2c, itflags, itsources); + } +} + +/** + * @brief This function handles I2C error interrupt request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c) +{ + uint32_t itflags = READ_REG(hi2c->Instance->ISR); + uint32_t itsources = READ_REG(hi2c->Instance->CR1); + uint32_t tmperror; + + /* I2C Bus error interrupt occurred ------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_BERR; + + /* Clear BERR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR); + } + + /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_OVR; + + /* Clear OVR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR); + } + + /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \ + (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO; + + /* Clear ARLO flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO); + } + + /* Store current volatile hi2c->ErrorCode, misra rule */ + tmperror = hi2c->ErrorCode; + + /* Call the Error Callback in case of Error detected */ + if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) != HAL_I2C_ERROR_NONE) + { + I2C_ITError(hi2c, tmperror); + } +} + +/** + * @brief Master Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MasterTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Master Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MasterRxCpltCallback could be implemented in the user file + */ +} + +/** @brief Slave Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Slave Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Slave Address Match callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION + * @param AddrMatchCode Address Match Code + * @retval None + */ +__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + UNUSED(TransferDirection); + UNUSED(AddrMatchCode); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_AddrCallback() could be implemented in the user file + */ +} + +/** + * @brief Listen Complete callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_ListenCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief Memory Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MemTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Memory Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MemRxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief I2C error callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_ErrorCallback could be implemented in the user file + */ +} + +/** + * @brief I2C abort callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_AbortCpltCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @brief Peripheral State, Mode and Error functions + * +@verbatim + =============================================================================== + ##### Peripheral State, Mode and Error functions ##### + =============================================================================== + [..] + This subsection permit to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the I2C handle state. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL state + */ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c) +{ + /* Return I2C handle state */ + return hi2c->State; +} + +/** + * @brief Returns the I2C Master, Slave, Memory or no mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for I2C module + * @retval HAL mode + */ +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c) +{ + return hi2c->Mode; +} + +/** + * @brief Return the I2C error code. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval I2C Error Code + */ +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c) +{ + return hi2c->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup I2C_Private_Functions + * @{ + */ + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources) +{ + uint16_t devaddress; + uint32_t tmpITFlags = ITFlags; + + /* Process Locked */ + __HAL_LOCK(hi2c); + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set corresponding Error Code */ + /* No need to generate STOP, it is automatically done */ + /* Error callback will be send during stop flag treatment */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET)) + { + /* Remove RXNE flag on temporary variable as read done */ + tmpITFlags &= ~I2C_FLAG_RXNE; + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)) + { + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD); + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, + hi2c->XferOptions, I2C_NO_STARTSTOP); + } + else + { + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, + I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + else + { + /* Call TxCpltCallback() if no stop mode is set */ + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + else + { + /* Wrong size Status regarding TCR flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if (hi2c->XferCount == 0U) + { + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Generate a stop condition in case of no transfer option */ + if (hi2c->XferOptions == I2C_NO_OPTION_FRAME) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + } + else + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + } + } + else + { + /* Wrong size Status regarding TC flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + else + { + /* Nothing to do */ + } + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Master complete process */ + I2C_ITMasterCplt(hi2c, tmpITFlags); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources) +{ + uint32_t tmpoptions = hi2c->XferOptions; + uint32_t tmpITFlags = ITFlags; + + /* Process locked */ + __HAL_LOCK(hi2c); + + /* Check if STOPF is set */ + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Slave complete process */ + I2C_ITSlaveCplt(hi2c, tmpITFlags); + } + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Check that I2C transfer finished */ + /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */ + /* Mean XferCount == 0*/ + /* So clear Flag NACKF only */ + if (hi2c->XferCount == 0U) + { + if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) + /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for + Warning[Pa134]: left and right operands are identical */ + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, tmpITFlags); + } + else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else + { + /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/ + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME)) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET)) + { + if (hi2c->XferCount > 0U) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + + if ((hi2c->XferCount == 0U) && \ + (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET)) + { + I2C_ITAddrCplt(hi2c, tmpITFlags); + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)) + { + /* Write data to TXDR only if XferCount not reach "0" */ + /* A TXIS flag can be set, during STOP treatment */ + /* Check if all Data have already been sent */ + /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */ + if (hi2c->XferCount > 0U) + { + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + } + else + { + if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME)) + { + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + } + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with DMA. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources) +{ + uint16_t devaddress; + uint32_t xfermode; + + /* Process Locked */ + __HAL_LOCK(hi2c); + + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set corresponding Error Code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* No need to generate STOP, it is automatically done */ + /* But enable STOP interrupt, to treat it */ + /* Error callback will be send during stop flag treatment */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + /* Disable TC interrupt */ + __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI); + + if (hi2c->XferCount != 0U) + { + /* Recover Slave address */ + devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD); + + /* Prepare the new XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + xfermode = hi2c->XferOptions; + } + else + { + xfermode = I2C_AUTOEND_MODE; + } + } + + /* Set the new XferSize in Nbytes register */ + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Enable DMA Request */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + } + else + { + /* Call TxCpltCallback() if no stop mode is set */ + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + else + { + /* Wrong size Status regarding TCR flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if (hi2c->XferCount == 0U) + { + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Generate a stop condition in case of no transfer option */ + if (hi2c->XferOptions == I2C_NO_OPTION_FRAME) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + } + else + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + } + } + else + { + /* Wrong size Status regarding TC flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Master complete process */ + I2C_ITMasterCplt(hi2c, ITFlags); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with DMA. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, + uint32_t ITSources) +{ + uint32_t tmpoptions = hi2c->XferOptions; + uint32_t treatdmanack = 0U; + HAL_I2C_StateTypeDef tmpstate; + + /* Process locked */ + __HAL_LOCK(hi2c); + + /* Check if STOPF is set */ + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Slave complete process */ + I2C_ITSlaveCplt(hi2c, ITFlags); + } + + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Check that I2C transfer finished */ + /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */ + /* Mean XferCount == 0 */ + /* So clear Flag NACKF only */ + if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) || + (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)) + { + /* Split check of hdmarx, for MISRA compliance */ + if (hi2c->hdmarx != NULL) + { + if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET) + { + if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) + { + treatdmanack = 1U; + } + } + } + + /* Split check of hdmatx, for MISRA compliance */ + if (hi2c->hdmatx != NULL) + { + if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) + { + if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U) + { + treatdmanack = 1U; + } + } + } + + if (treatdmanack == 1U) + { + if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) + /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for + Warning[Pa134]: left and right operands are identical */ + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, ITFlags); + } + else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else + { + /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/ + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */ + tmpstate = hi2c->State; + + if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME)) + { + if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN)) + { + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + } + else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + } + } + else + { + /* Only Clear NACK Flag, no DMA treatment is pending */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \ + (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET)) + { + I2C_ITAddrCplt(hi2c, ITFlags); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Master sends target device address followed by internal memory address for write request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, + uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, + uint32_t Tickstart) +{ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* If Memory address size is 8Bit */ + if (MemAddSize == I2C_MEMADD_SIZE_8BIT) + { + /* Send Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + /* If Memory address size is 16Bit */ + else + { + /* Send MSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Send LSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief Master sends target device address followed by internal memory address for read request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, + uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, + uint32_t Tickstart) +{ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* If Memory address size is 8Bit */ + if (MemAddSize == I2C_MEMADD_SIZE_8BIT) + { + /* Send Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + /* If Memory address size is 16Bit */ + else + { + /* Send MSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Send LSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + + /* Wait until TC flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief I2C Address complete process callback. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint8_t transferdirection; + uint16_t slaveaddrcode; + uint16_t ownadd1code; + uint16_t ownadd2code; + + /* Prevent unused argument(s) compilation warning */ + UNUSED(ITFlags); + + /* In case of Listen state, need to inform upper layer of address match code event */ + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + transferdirection = I2C_GET_DIR(hi2c); + slaveaddrcode = I2C_GET_ADDR_MATCH(hi2c); + ownadd1code = I2C_GET_OWN_ADDRESS1(hi2c); + ownadd2code = I2C_GET_OWN_ADDRESS2(hi2c); + + /* If 10bits addressing mode is selected */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK)) + { + slaveaddrcode = ownadd1code; + hi2c->AddrEventCount++; + if (hi2c->AddrEventCount == 2U) + { + /* Reset Address Event counter */ + hi2c->AddrEventCount = 0U; + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + else + { + slaveaddrcode = ownadd2code; + + /* Disable ADDR Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* else 7 bits addressing mode is selected */ + else + { + /* Disable ADDR Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* Else clear address flag only */ + else + { + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + } +} + +/** + * @brief I2C Master sequential complete process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c) +{ + /* Reset I2C handle mode */ + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* No Generate Stop, to permit restart mode */ + /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + hi2c->XferISR = NULL; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterTxCpltCallback(hi2c); +#else + HAL_I2C_MasterTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + /* hi2c->State == HAL_I2C_STATE_BUSY_RX */ + else + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + hi2c->XferISR = NULL; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterRxCpltCallback(hi2c); +#else + HAL_I2C_MasterRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Slave sequential complete process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c) +{ + uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1); + + /* Reset I2C handle mode */ + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* If a DMA is ongoing, Update handle size context */ + if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + } + else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + } + else + { + /* Do nothing */ + } + + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveTxCpltCallback(hi2c); +#else + HAL_I2C_SlaveTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Remove HAL_I2C_STATE_SLAVE_BUSY_RX, keep only HAL_I2C_STATE_LISTEN */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveRxCpltCallback(hi2c); +#else + HAL_I2C_SlaveRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief I2C Master complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint32_t tmperror; + uint32_t tmpITFlags = ITFlags; + __IO uint32_t tmpreg; + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Disable Interrupts and Store Previous state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + /* Reset handle parameters */ + hi2c->XferISR = NULL; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + + if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set acknowledge error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + + /* Fetch Last receive data if any */ + if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)) + { + /* Read data from RXDR */ + tmpreg = (uint8_t)hi2c->Instance->RXDR; + UNUSED(tmpreg); + } + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Store current volatile hi2c->ErrorCode, misra rule */ + tmperror = hi2c->ErrorCode; + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE)) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + /* hi2c->State == HAL_I2C_STATE_BUSY_TX */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + if (hi2c->Mode == HAL_I2C_MODE_MEM) + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MemTxCpltCallback(hi2c); +#else + HAL_I2C_MemTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterTxCpltCallback(hi2c); +#else + HAL_I2C_MasterTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* hi2c->State == HAL_I2C_STATE_BUSY_RX */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + if (hi2c->Mode == HAL_I2C_MODE_MEM) + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MemRxCpltCallback(hi2c); +#else + HAL_I2C_MemRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterRxCpltCallback(hi2c); +#else + HAL_I2C_MasterRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief I2C Slave complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1); + uint32_t tmpITFlags = ITFlags; + HAL_I2C_StateTypeDef tmpstate = hi2c->State; + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Disable Interrupts and Store Previous state */ + if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN)) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + } + else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* If a DMA is ongoing, Update handle size context */ + if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + if (hi2c->hdmatx != NULL) + { + hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx); + } + } + else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + if (hi2c->hdmarx != NULL) + { + hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx); + } + } + else + { + /* Do nothing */ + } + + /* Store Last receive data if any */ + if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) + { + /* Remove RXNE flag on temporary variable as read done */ + tmpITFlags &= ~I2C_FLAG_RXNE; + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + if ((hi2c->XferSize > 0U)) + { + hi2c->XferSize--; + hi2c->XferCount--; + } + } + + /* All data are not transferred, so set error code accordingly */ + if (hi2c->XferCount != 0U) + { + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ + if (hi2c->State == HAL_I2C_STATE_LISTEN) + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, tmpITFlags); + } + } + else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + /* Call the Sequential Complete callback, to inform upper layer of the end of Transfer */ + I2C_ITSlaveSeqCplt(hi2c); + + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ListenCpltCallback(hi2c); +#else + HAL_I2C_ListenCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + /* Call the corresponding callback to inform upper layer of End of Transfer */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveRxCpltCallback(hi2c); +#else + HAL_I2C_SlaveRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveTxCpltCallback(hi2c); +#else + HAL_I2C_SlaveTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Listen complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + /* Reset handle parameters */ + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + /* Store Last receive data if any */ + if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + if ((hi2c->XferSize > 0U)) + { + hi2c->XferSize--; + hi2c->XferCount--; + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + } + + /* Disable all Interrupts*/ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ListenCpltCallback(hi2c); +#else + HAL_I2C_ListenCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} + +/** + * @brief I2C interrupts error process. + * @param hi2c I2C handle. + * @param ErrorCode Error code to handle. + * @retval None + */ +static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode) +{ + HAL_I2C_StateTypeDef tmpstate = hi2c->State; + uint32_t tmppreviousstate; + + /* Reset handle parameters */ + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferCount = 0U; + + /* Set new error code */ + hi2c->ErrorCode |= ErrorCode; + + /* Disable Interrupts */ + if ((tmpstate == HAL_I2C_STATE_LISTEN) || + (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) || + (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + /* Disable all interrupts, except interrupts related to LISTEN state */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* keep HAL_I2C_STATE_LISTEN if set */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->XferISR = I2C_Slave_ISR_IT; + } + else + { + /* Disable all interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* If state is an abort treatment on going, don't change state */ + /* This change will be do later */ + if (hi2c->State != HAL_I2C_STATE_ABORT) + { + /* Set HAL_I2C_STATE_READY */ + hi2c->State = HAL_I2C_STATE_READY; + } + hi2c->XferISR = NULL; + } + + /* Abort DMA TX transfer if any */ + tmppreviousstate = hi2c->PreviousState; + if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \ + (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX))) + { + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + } + + if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } + } + /* Abort DMA RX transfer if any */ + else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \ + (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX))) + { + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + } + + if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } +} + +/** + * @brief I2C Error callback treatment. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c) +{ + if (hi2c->State == HAL_I2C_STATE_ABORT) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AbortCpltCallback(hi2c); +#else + HAL_I2C_AbortCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ErrorCallback(hi2c); +#else + HAL_I2C_ErrorCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Tx data register flush process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c) +{ + /* If a pending TXIS flag is set */ + /* Write a dummy data in TXDR to clear it */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET) + { + hi2c->Instance->TXDR = 0x00U; + } + + /* Flush TX register if not empty */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) + { + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE); + } +} + +/** + * @brief DMA I2C master transmit process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma) +{ + /* Derogation MISRAC2012-Rule-11.5 */ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); + + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* If last transfer, enable STOP interrupt */ + if (hi2c->XferCount == 0U) + { + /* Enable STOP interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + } + /* else prepare a new DMA transfer and enable TCReload interrupt */ + else + { + /* Update Buffer pointer */ + hi2c->pBuffPtr += hi2c->XferSize; + + /* Set the XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + } + + /* Enable the DMA stream or channel depends on Instance */ + if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, + hi2c->XferSize) != HAL_OK) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } + else + { + /* Enable TC interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT); + } + } +} + +/** + * @brief DMA I2C slave transmit process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma) +{ + /* Derogation MISRAC2012-Rule-11.5 */ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); + uint32_t tmpoptions = hi2c->XferOptions; + + if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME)) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* No specific action, Master fully manage the generation of STOP condition */ + /* Mean that this generation can arrive at any time, at the end or during DMA process */ + /* So STOP condition should be manage through Interrupt treatment */ + } +} + +/** + * @brief DMA I2C master receive process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma) +{ + /* Derogation MISRAC2012-Rule-11.5 */ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); + + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* If last transfer, enable STOP interrupt */ + if (hi2c->XferCount == 0U) + { + /* Enable STOP interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + } + /* else prepare a new DMA transfer and enable TCReload interrupt */ + else + { + /* Update Buffer pointer */ + hi2c->pBuffPtr += hi2c->XferSize; + + /* Set the XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + } + + /* Enable the DMA stream or channel depends on Instance */ + if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, + hi2c->XferSize) != HAL_OK) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } + else + { + /* Enable TC interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT); + } + } +} + +/** + * @brief DMA I2C slave receive process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma) +{ + /* Derogation MISRAC2012-Rule-11.5 */ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); + uint32_t tmpoptions = hi2c->XferOptions; + + if ((I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) && \ + (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* No specific action, Master fully manage the generation of STOP condition */ + /* Mean that this generation can arrive at any time, at the end or during DMA process */ + /* So STOP condition should be manage through Interrupt treatment */ + } +} + +/** + * @brief DMA I2C communication error callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAError(DMA_HandleTypeDef *hdma) +{ + uint32_t treatdmaerror = 0U; + /* Derogation MISRAC2012-Rule-11.5 */ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); + + if (hi2c->hdmatx != NULL) + { + if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U) + { + treatdmaerror = 1U; + } + } + + if (hi2c->hdmarx != NULL) + { + if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) + { + treatdmaerror = 1U; + } + } + + /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */ + if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U)) + { + /* Disable Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } +} + +/** + * @brief DMA I2C communication abort callback + * (To be called at end of DMA Abort procedure). + * @param hdma DMA handle. + * @retval None + */ +static void I2C_DMAAbort(DMA_HandleTypeDef *hdma) +{ + /* Derogation MISRAC2012-Rule-11.5 */ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); + + /* Reset AbortCpltCallback */ + if (hi2c->hdmatx != NULL) + { + hi2c->hdmatx->XferAbortCallback = NULL; + } + if (hi2c->hdmarx != NULL) + { + hi2c->hdmarx->XferAbortCallback = NULL; + } + + I2C_TreatErrorCallback(hi2c); +} + +/** + * @brief This function handles I2C Communication Timeout. It waits + * until a flag is no longer in the specified status. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Flag Specifies the I2C flag to check. + * @param Status The actual Flag status (SET or RESET). + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, + uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of TXIS flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET) + { + /* Check if an error is detected */ + if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of STOP flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) + { + /* Check if an error is detected */ + if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check for the Timeout */ + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of RXNE flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, + uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) + { + /* Check if an error is detected */ + if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check if a STOPF is detected */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) + { + /* Check if an RXNE is pending */ + /* Store Last receive data if any */ + if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U)) + { + /* Return HAL_OK */ + /* The Reading of data from RXDR will be done in caller function */ + return HAL_OK; + } + else + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) + { + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + hi2c->ErrorCode = HAL_I2C_ERROR_AF; + } + else + { + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + + /* Check for the Timeout */ + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + return HAL_OK; +} + +/** + * @brief This function handles errors detection during an I2C Communication. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t itflag = hi2c->Instance->ISR; + uint32_t error_code = 0; + uint32_t tickstart = Tickstart; + uint32_t tmp1; + HAL_I2C_ModeTypeDef tmp2; + + if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF)) + { + /* Clear NACKF Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Wait until STOP Flag is set or timeout occurred */ + /* AutoEnd should be initiate after AF */ + while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK)) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP); + tmp2 = hi2c->Mode; + + /* In case of I2C still busy, try to regenerate a STOP manually */ + if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \ + (tmp1 != I2C_CR2_STOP) && \ + (tmp2 != HAL_I2C_MODE_SLAVE)) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + + /* Update Tick with new reference */ + tickstart = HAL_GetTick(); + } + + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) + { + /* Check for the Timeout */ + if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + status = HAL_ERROR; + } + } + } + } + } + + /* In case STOP Flag is detected, clear it */ + if (status == HAL_OK) + { + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + error_code |= HAL_I2C_ERROR_AF; + + status = HAL_ERROR; + } + + /* Refresh Content of Status register */ + itflag = hi2c->Instance->ISR; + + /* Then verify if an additional errors occurs */ + /* Check if a Bus error occurred */ + if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR)) + { + error_code |= HAL_I2C_ERROR_BERR; + + /* Clear BERR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR); + + status = HAL_ERROR; + } + + /* Check if an Over-Run/Under-Run error occurred */ + if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR)) + { + error_code |= HAL_I2C_ERROR_OVR; + + /* Clear OVR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR); + + status = HAL_ERROR; + } + + /* Check if an Arbitration Loss error occurred */ + if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO)) + { + error_code |= HAL_I2C_ERROR_ARLO; + + /* Clear ARLO flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO); + + status = HAL_ERROR; + } + + if (status != HAL_OK) + { + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->ErrorCode |= error_code; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + } + + return status; +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @param hi2c I2C handle. + * @param DevAddress Specifies the slave address to be programmed. + * @param Size Specifies the number of bytes to be programmed. + * This parameter must be a value between 0 and 255. + * @param Mode New state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg @ref I2C_RELOAD_MODE Enable Reload mode . + * @arg @ref I2C_AUTOEND_MODE Enable Automatic end mode. + * @arg @ref I2C_SOFTEND_MODE Enable Software end mode. + * @param Request New state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg @ref I2C_NO_STARTSTOP Don't Generate stop and start condition. + * @arg @ref I2C_GENERATE_STOP Generate stop condition (Size should be set to 0). + * @arg @ref I2C_GENERATE_START_READ Generate Restart for read request. + * @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request. + * @retval None + */ +static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, + uint32_t Request) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_TRANSFER_MODE(Mode)); + assert_param(IS_TRANSFER_REQUEST(Request)); + + /* Declaration of tmp to prevent undefined behavior of volatile usage */ + uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \ + (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \ + (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U)); + + /* update CR2 register */ + MODIFY_REG(hi2c->Instance->CR2, \ + ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \ + (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \ + I2C_CR2_START | I2C_CR2_STOP)), tmp); +} + +/** + * @brief Manage the enabling of Interrupts. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param InterruptRequest Value of @ref I2C_Interrupt_configuration_definition. + * @retval None + */ +static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest) +{ + uint32_t tmpisr = 0U; + + if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \ + (hi2c->XferISR == I2C_Slave_ISR_DMA)) + { + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Enable ERR, STOP, NACK and ADDR interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if (InterruptRequest == I2C_XFER_ERROR_IT) + { + /* Enable ERR and NACK interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI); + } + + if (InterruptRequest == I2C_XFER_RELOAD_IT) + { + /* Enable TC interrupts */ + tmpisr |= I2C_IT_TCI; + } + } + else + { + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Enable ERR, STOP, NACK, and ADDR interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT) + { + /* Enable ERR, TC, STOP, NACK and RXI interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI; + } + + if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT) + { + /* Enable ERR, TC, STOP, NACK and TXI interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= I2C_IT_STOPI; + } + } + + /* Enable interrupts only at the end */ + /* to avoid the risk of I2C interrupt handle execution before */ + /* all interrupts requested done */ + __HAL_I2C_ENABLE_IT(hi2c, tmpisr); +} + +/** + * @brief Manage the disabling of Interrupts. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param InterruptRequest Value of @ref I2C_Interrupt_configuration_definition. + * @retval None + */ +static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest) +{ + uint32_t tmpisr = 0U; + + if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT) + { + /* Disable TC and TXI interrupts */ + tmpisr |= I2C_IT_TCI | I2C_IT_TXI; + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN) + { + /* Disable NACK and STOP interrupts */ + tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + } + + if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT) + { + /* Disable TC and RXI interrupts */ + tmpisr |= I2C_IT_TCI | I2C_IT_RXI; + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN) + { + /* Disable NACK and STOP interrupts */ + tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + } + + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Disable ADDR, NACK and STOP interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if (InterruptRequest == I2C_XFER_ERROR_IT) + { + /* Enable ERR and NACK interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= I2C_IT_STOPI; + } + + if (InterruptRequest == I2C_XFER_RELOAD_IT) + { + /* Enable TC interrupts */ + tmpisr |= I2C_IT_TCI; + } + + /* Disable interrupts only at the end */ + /* to avoid a breaking situation like at "t" time */ + /* all disable interrupts request are not done */ + __HAL_I2C_DISABLE_IT(hi2c, tmpisr); +} + +/** + * @brief Convert I2Cx OTHER_xxx XferOptions to functional XferOptions. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c) +{ + /* if user set XferOptions to I2C_OTHER_FRAME */ + /* it request implicitly to generate a restart condition */ + /* set XferOptions to I2C_FIRST_FRAME */ + if (hi2c->XferOptions == I2C_OTHER_FRAME) + { + hi2c->XferOptions = I2C_FIRST_FRAME; + } + /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */ + /* it request implicitly to generate a restart condition */ + /* then generate a stop condition at the end of transfer */ + /* set XferOptions to I2C_FIRST_AND_LAST_FRAME */ + else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME) + { + hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME; + } + else + { + /* Nothing to do */ + } +} + +/** + * @} + */ + +#endif /* HAL_I2C_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c new file mode 100644 index 0000000..d9b8e46 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c @@ -0,0 +1,372 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_i2c_ex.c + * @author MCD Application Team + * @brief I2C Extended HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of I2C Extended peripheral: + * + Filter Mode Functions + * + WakeUp Mode Functions + * + FastModePlus Functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### I2C peripheral Extended features ##### + ============================================================================== + + [..] Comparing to other previous devices, the I2C interface for STM32H7xx + devices contains the following additional features + + (+) Possibility to disable or enable Analog Noise Filter + (+) Use of a configured Digital Noise Filter + (+) Disable or enable wakeup from Stop mode(s) + (+) Disable or enable Fast Mode Plus + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure Noise Filter and Wake Up Feature + (#) Configure I2C Analog noise filter using the function HAL_I2CEx_ConfigAnalogFilter() + (#) Configure I2C Digital noise filter using the function HAL_I2CEx_ConfigDigitalFilter() + (#) Configure the enable or disable of I2C Wake Up Mode using the functions : + (++) HAL_I2CEx_EnableWakeUp() + (++) HAL_I2CEx_DisableWakeUp() + (#) Configure the enable or disable of fast mode plus driving capability using the functions : + (++) HAL_I2CEx_EnableFastModePlus() + (++) HAL_I2CEx_DisableFastModePlus() + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup I2CEx I2CEx + * @brief I2C Extended HAL module driver + * @{ + */ + +#ifdef HAL_I2C_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @defgroup I2CEx_Exported_Functions_Group1 Filter Mode Functions + * @brief Filter Mode Functions + * +@verbatim + =============================================================================== + ##### Filter Mode Functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure Noise Filters + +@endverbatim + * @{ + */ + +/** + * @brief Configure I2C Analog noise filter. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @param AnalogFilter New state of the Analog filter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Reset I2Cx ANOFF bit */ + hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF); + + /* Set analog filter bit*/ + hi2c->Instance->CR1 |= AnalogFilter; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Configure I2C Digital noise filter. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @param DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Get the old register value */ + tmpreg = hi2c->Instance->CR1; + + /* Reset I2Cx DNF bits [11:8] */ + tmpreg &= ~(I2C_CR1_DNF); + + /* Set I2Cx DNF coefficient */ + tmpreg |= DigitalFilter << 8U; + + /* Store the new register value */ + hi2c->Instance->CR1 = tmpreg; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @} + */ + +/** @defgroup I2CEx_Exported_Functions_Group2 WakeUp Mode Functions + * @brief WakeUp Mode Functions + * +@verbatim + =============================================================================== + ##### WakeUp Mode Functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure Wake Up Feature + +@endverbatim + * @{ + */ + +/** + * @brief Enable I2C wakeup from Stop mode(s). + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c) +{ + /* Check the parameters */ + assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Enable wakeup from stop mode */ + hi2c->Instance->CR1 |= I2C_CR1_WUPEN; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable I2C wakeup from Stop mode(s). + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c) +{ + /* Check the parameters */ + assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Enable wakeup from stop mode */ + hi2c->Instance->CR1 &= ~(I2C_CR1_WUPEN); + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @} + */ + +/** @defgroup I2CEx_Exported_Functions_Group3 Fast Mode Plus Functions + * @brief Fast Mode Plus Functions + * +@verbatim + =============================================================================== + ##### Fast Mode Plus Functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure Fast Mode Plus + +@endverbatim + * @{ + */ + +/** + * @brief Enable the I2C fast mode plus driving capability. + * @param ConfigFastModePlus Selects the pin. + * This parameter can be one of the @ref I2CEx_FastModePlus values + * @note For I2C1, fast mode plus driving capability can be enabled on all selected + * I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be enabled only by using I2C_FASTMODEPLUS_I2C1 parameter. + * @note For all I2C2 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C2 parameter. + * @note For all I2C3 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C3 parameter. + * @note For all I2C4 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C4 parameter. + * @note For all I2C5 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C5 parameter. + * @retval None + */ +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + /* Check the parameter */ + assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus)); + + /* Enable SYSCFG clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + /* Enable fast mode plus driving capability for selected pin */ + SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @param ConfigFastModePlus Selects the pin. + * This parameter can be one of the @ref I2CEx_FastModePlus values + * @note For I2C1, fast mode plus driving capability can be disabled on all selected + * I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be disabled only by using I2C_FASTMODEPLUS_I2C1 parameter. + * @note For all I2C2 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C2 parameter. + * @note For all I2C3 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C3 parameter. + * @note For all I2C4 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C4 parameter. + * @note For all I2C5 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C5 parameter. + * @retval None + */ +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + /* Check the parameter */ + assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus)); + + /* Enable SYSCFG clock */ + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + /* Disable fast mode plus driving capability for selected pin */ + CLEAR_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus); +} +/** + * @} + */ +/** + * @} + */ + +#endif /* HAL_I2C_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c new file mode 100644 index 0000000..7de01fe --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc.c @@ -0,0 +1,2214 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_ltdc.c + * @author MCD Application Team + * @brief LTDC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the LTDC peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + Peripheral State and Errors functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LTDC HAL driver can be used as follows: + + (#) Declare a LTDC_HandleTypeDef handle structure, for example: LTDC_HandleTypeDef hltdc; + + (#) Initialize the LTDC low level resources by implementing the HAL_LTDC_MspInit() API: + (##) Enable the LTDC interface clock + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the LTDC interrupt priority + (+++) Enable the NVIC LTDC IRQ Channel + + (#) Initialize the required configuration through the following parameters: + the LTDC timing, the horizontal and vertical polarity, the pixel clock polarity, + Data Enable polarity and the LTDC background color value using HAL_LTDC_Init() function + + *** Configuration *** + ========================= + [..] + (#) Program the required configuration through the following parameters: + the pixel format, the blending factors, input alpha value, the window size + and the image size using HAL_LTDC_ConfigLayer() function for foreground + or/and background layer. + + (#) Optionally, configure and enable the CLUT using HAL_LTDC_ConfigCLUT() and + HAL_LTDC_EnableCLUT functions. + + (#) Optionally, enable the Dither using HAL_LTDC_EnableDither(). + + (#) Optionally, configure and enable the Color keying using HAL_LTDC_ConfigColorKeying() + and HAL_LTDC_EnableColorKeying functions. + + (#) Optionally, configure LineInterrupt using HAL_LTDC_ProgramLineEvent() + function + + (#) If needed, reconfigure and change the pixel format value, the alpha value + value, the window size, the window position and the layer start address + for foreground or/and background layer using respectively the following + functions: HAL_LTDC_SetPixelFormat(), HAL_LTDC_SetAlpha(), HAL_LTDC_SetWindowSize(), + HAL_LTDC_SetWindowPosition() and HAL_LTDC_SetAddress(). + + (#) Variant functions with _NoReload suffix allows to set the LTDC configuration/settings without immediate reload. + This is useful in case when the program requires to modify serval LTDC settings (on one or both layers) + then applying(reload) these settings in one shot by calling the function HAL_LTDC_Reload(). + + After calling the _NoReload functions to set different color/format/layer settings, + the program shall call the function HAL_LTDC_Reload() to apply(reload) these settings. + Function HAL_LTDC_Reload() can be called with the parameter ReloadType set to LTDC_RELOAD_IMMEDIATE if + an immediate reload is required. + Function HAL_LTDC_Reload() can be called with the parameter ReloadType set to LTDC_RELOAD_VERTICAL_BLANKING if + the reload should be done in the next vertical blanking period, + this option allows to avoid display flicker by applying the new settings during the vertical blanking period. + + + (#) To control LTDC state you can use the following function: HAL_LTDC_GetState() + + *** LTDC HAL driver macros list *** + ============================================= + [..] + Below the list of most used macros in LTDC HAL driver. + + (+) __HAL_LTDC_ENABLE: Enable the LTDC. + (+) __HAL_LTDC_DISABLE: Disable the LTDC. + (+) __HAL_LTDC_LAYER_ENABLE: Enable an LTDC Layer. + (+) __HAL_LTDC_LAYER_DISABLE: Disable an LTDC Layer. + (+) __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG: Reload Layer Configuration. + (+) __HAL_LTDC_GET_FLAG: Get the LTDC pending flags. + (+) __HAL_LTDC_CLEAR_FLAG: Clear the LTDC pending flags. + (+) __HAL_LTDC_ENABLE_IT: Enable the specified LTDC interrupts. + (+) __HAL_LTDC_DISABLE_IT: Disable the specified LTDC interrupts. + (+) __HAL_LTDC_GET_IT_SOURCE: Check whether the specified LTDC interrupt has occurred or not. + + [..] + (@) You can refer to the LTDC HAL driver header file for more useful macros + + + *** Callback registration *** + ============================================= + [..] + The compilation define USE_HAL_LTDC_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use function HAL_LTDC_RegisterCallback() to register a callback. + + [..] + Function HAL_LTDC_RegisterCallback() allows to register following callbacks: + (+) LineEventCallback : LTDC Line Event Callback. + (+) ReloadEventCallback : LTDC Reload Event Callback. + (+) ErrorCallback : LTDC Error Callback + (+) MspInitCallback : LTDC MspInit. + (+) MspDeInitCallback : LTDC MspDeInit. + [..] + This function takes as parameters the HAL peripheral handle, the callback ID + and a pointer to the user callback function. + + [..] + Use function HAL_LTDC_UnRegisterCallback() to reset a callback to the default + weak function. + HAL_LTDC_UnRegisterCallback() takes as parameters the HAL peripheral handle + and the callback ID. + [..] + This function allows to reset following callbacks: + (+) LineEventCallback : LTDC Line Event Callback + (+) ReloadEventCallback : LTDC Reload Event Callback + (+) ErrorCallback : LTDC Error Callback + (+) MspInitCallback : LTDC MspInit + (+) MspDeInitCallback : LTDC MspDeInit. + + [..] + By default, after the HAL_LTDC_Init and when the state is HAL_LTDC_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples HAL_LTDC_LineEventCallback(), HAL_LTDC_ErrorCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak (surcharged) functions in the HAL_LTDC_Init() and HAL_LTDC_DeInit() + only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the HAL_LTDC_Init() and HAL_LTDC_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in HAL_LTDC_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_LTDC_STATE_READY or HAL_LTDC_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using HAL_LTDC_RegisterCallback() before calling HAL_LTDC_DeInit() + or HAL_LTDC_Init() function. + + [..] + When the compilation define USE_HAL_LTDC_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +#ifdef HAL_LTDC_MODULE_ENABLED + +#if defined (LTDC) + +/** @defgroup LTDC LTDC + * @brief LTDC HAL module driver + * @{ + */ + + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define LTDC_TIMEOUT_VALUE ((uint32_t)100U) /* 100ms */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx); +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup LTDC_Exported_Functions LTDC Exported Functions + * @{ + */ + +/** @defgroup LTDC_Exported_Functions_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize and configure the LTDC + (+) De-initialize the LTDC + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the LTDC according to the specified parameters in the LTDC_InitTypeDef. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc) +{ + uint32_t tmp; + uint32_t tmp1; + + /* Check the LTDC peripheral state */ + if (hltdc == NULL) + { + return HAL_ERROR; + } + + /* Check function parameters */ + assert_param(IS_LTDC_ALL_INSTANCE(hltdc->Instance)); + assert_param(IS_LTDC_HSYNC(hltdc->Init.HorizontalSync)); + assert_param(IS_LTDC_VSYNC(hltdc->Init.VerticalSync)); + assert_param(IS_LTDC_AHBP(hltdc->Init.AccumulatedHBP)); + assert_param(IS_LTDC_AVBP(hltdc->Init.AccumulatedVBP)); + assert_param(IS_LTDC_AAH(hltdc->Init.AccumulatedActiveH)); + assert_param(IS_LTDC_AAW(hltdc->Init.AccumulatedActiveW)); + assert_param(IS_LTDC_TOTALH(hltdc->Init.TotalHeigh)); + assert_param(IS_LTDC_TOTALW(hltdc->Init.TotalWidth)); + assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity)); + assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity)); + assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity)); + assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity)); + +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + if (hltdc->State == HAL_LTDC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hltdc->Lock = HAL_UNLOCKED; + + /* Reset the LTDC callback to the legacy weak callbacks */ + hltdc->LineEventCallback = HAL_LTDC_LineEventCallback; /* Legacy weak LineEventCallback */ + hltdc->ReloadEventCallback = HAL_LTDC_ReloadEventCallback; /* Legacy weak ReloadEventCallback */ + hltdc->ErrorCallback = HAL_LTDC_ErrorCallback; /* Legacy weak ErrorCallback */ + + if (hltdc->MspInitCallback == NULL) + { + hltdc->MspInitCallback = HAL_LTDC_MspInit; + } + /* Init the low level hardware */ + hltdc->MspInitCallback(hltdc); + } +#else + if (hltdc->State == HAL_LTDC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hltdc->Lock = HAL_UNLOCKED; + /* Init the low level hardware */ + HAL_LTDC_MspInit(hltdc); + } +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Configure the HS, VS, DE and PC polarity */ + hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL); + hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \ + hltdc->Init.DEPolarity | hltdc->Init.PCPolarity); + + /* Set Synchronization size */ + hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW); + tmp = (hltdc->Init.HorizontalSync << 16U); + hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync); + + /* Set Accumulated Back porch */ + hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP); + tmp = (hltdc->Init.AccumulatedHBP << 16U); + hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP); + + /* Set Accumulated Active Width */ + hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW); + tmp = (hltdc->Init.AccumulatedActiveW << 16U); + hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH); + + /* Set Total Width */ + hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW); + tmp = (hltdc->Init.TotalWidth << 16U); + hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh); + + /* Set the background color value */ + tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U); + tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U); + hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED); + hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue); + + /* Enable the Transfer Error and FIFO underrun interrupts */ + __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU); + + /* Enable LTDC by setting LTDCEN bit */ + __HAL_LTDC_ENABLE(hltdc); + + /* Initialize the error code */ + hltdc->ErrorCode = HAL_LTDC_ERROR_NONE; + + /* Initialize the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + return HAL_OK; +} + +/** + * @brief De-initialize the LTDC peripheral. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ + +HAL_StatusTypeDef HAL_LTDC_DeInit(LTDC_HandleTypeDef *hltdc) +{ + uint32_t tickstart; + + /* Check the LTDC peripheral state */ + if (hltdc == NULL) + { + return HAL_ERROR; + } + + /* Check function parameters */ + assert_param(IS_LTDC_ALL_INSTANCE(hltdc->Instance)); + + /* Disable LTDC Layer 1 */ + __HAL_LTDC_LAYER_DISABLE(hltdc, LTDC_LAYER_1); + +#if defined(LTDC_Layer2_BASE) + /* Disable LTDC Layer 2 */ + __HAL_LTDC_LAYER_DISABLE(hltdc, LTDC_LAYER_2); +#endif /* LTDC_Layer2_BASE */ + + /* Reload during vertical blanking period */ + __HAL_LTDC_VERTICAL_BLANKING_RELOAD_CONFIG(hltdc); + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Wait for VSYNC Interrupt */ + while (READ_BIT(hltdc->Instance->CDSR, LTDC_CDSR_VSYNCS) == 0U) + { + /* Check for the Timeout */ + if ((HAL_GetTick() - tickstart) > LTDC_TIMEOUT_VALUE) + { + break; + } + } + + /* Disable LTDC */ + __HAL_LTDC_DISABLE(hltdc); + +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + if (hltdc->MspDeInitCallback == NULL) + { + hltdc->MspDeInitCallback = HAL_LTDC_MspDeInit; + } + /* DeInit the low level hardware */ + hltdc->MspDeInitCallback(hltdc); +#else + /* DeInit the low level hardware */ + HAL_LTDC_MspDeInit(hltdc); +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + + /* Initialize the error code */ + hltdc->ErrorCode = HAL_LTDC_ERROR_NONE; + + /* Initialize the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Initialize the LTDC MSP. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_MspInit could be implemented in the user file + */ +} + +/** + * @brief De-initialize the LTDC MSP. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef *hltdc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User LTDC Callback + * To be used instead of the weak predefined callback + * @param hltdc ltdc handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_LTDC_LINE_EVENT_CB_ID Line Event Callback ID + * @arg @ref HAL_LTDC_RELOAD_EVENT_CB_ID Reload Event Callback ID + * @arg @ref HAL_LTDC_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_LTDC_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_LTDC_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval status + */ +HAL_StatusTypeDef HAL_LTDC_RegisterCallback(LTDC_HandleTypeDef *hltdc, HAL_LTDC_CallbackIDTypeDef CallbackID, + pLTDC_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hltdc); + + if (hltdc->State == HAL_LTDC_STATE_READY) + { + switch (CallbackID) + { + case HAL_LTDC_LINE_EVENT_CB_ID : + hltdc->LineEventCallback = pCallback; + break; + + case HAL_LTDC_RELOAD_EVENT_CB_ID : + hltdc->ReloadEventCallback = pCallback; + break; + + case HAL_LTDC_ERROR_CB_ID : + hltdc->ErrorCallback = pCallback; + break; + + case HAL_LTDC_MSPINIT_CB_ID : + hltdc->MspInitCallback = pCallback; + break; + + case HAL_LTDC_MSPDEINIT_CB_ID : + hltdc->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hltdc->State == HAL_LTDC_STATE_RESET) + { + switch (CallbackID) + { + case HAL_LTDC_MSPINIT_CB_ID : + hltdc->MspInitCallback = pCallback; + break; + + case HAL_LTDC_MSPDEINIT_CB_ID : + hltdc->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hltdc); + + return status; +} + +/** + * @brief Unregister an LTDC Callback + * LTDC callback is redirected to the weak predefined callback + * @param hltdc ltdc handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_LTDC_LINE_EVENT_CB_ID Line Event Callback ID + * @arg @ref HAL_LTDC_RELOAD_EVENT_CB_ID Reload Event Callback ID + * @arg @ref HAL_LTDC_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_LTDC_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_LTDC_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_LTDC_UnRegisterCallback(LTDC_HandleTypeDef *hltdc, HAL_LTDC_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hltdc); + + if (hltdc->State == HAL_LTDC_STATE_READY) + { + switch (CallbackID) + { + case HAL_LTDC_LINE_EVENT_CB_ID : + hltdc->LineEventCallback = HAL_LTDC_LineEventCallback; /* Legacy weak LineEventCallback */ + break; + + case HAL_LTDC_RELOAD_EVENT_CB_ID : + hltdc->ReloadEventCallback = HAL_LTDC_ReloadEventCallback; /* Legacy weak ReloadEventCallback */ + break; + + case HAL_LTDC_ERROR_CB_ID : + hltdc->ErrorCallback = HAL_LTDC_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_LTDC_MSPINIT_CB_ID : + hltdc->MspInitCallback = HAL_LTDC_MspInit; /* Legcay weak MspInit Callback */ + break; + + case HAL_LTDC_MSPDEINIT_CB_ID : + hltdc->MspDeInitCallback = HAL_LTDC_MspDeInit; /* Legcay weak MspDeInit Callback */ + break; + + default : + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hltdc->State == HAL_LTDC_STATE_RESET) + { + switch (CallbackID) + { + case HAL_LTDC_MSPINIT_CB_ID : + hltdc->MspInitCallback = HAL_LTDC_MspInit; /* Legcay weak MspInit Callback */ + break; + + case HAL_LTDC_MSPDEINIT_CB_ID : + hltdc->MspDeInitCallback = HAL_LTDC_MspDeInit; /* Legcay weak MspDeInit Callback */ + break; + + default : + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hltdc); + + return status; +} +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup LTDC_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides function allowing to: + (+) Handle LTDC interrupt request + +@endverbatim + * @{ + */ +/** + * @brief Handle LTDC interrupt request. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL status + */ +void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc) +{ + uint32_t isrflags = READ_REG(hltdc->Instance->ISR); + uint32_t itsources = READ_REG(hltdc->Instance->IER); + + /* Transfer Error Interrupt management ***************************************/ + if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U)) + { + /* Disable the transfer Error interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE); + + /* Clear the transfer error flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE); + + /* Update error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_TE; + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + /* Transfer error Callback */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + hltdc->ErrorCallback(hltdc); +#else + /* Call legacy error callback*/ + HAL_LTDC_ErrorCallback(hltdc); +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } + + /* FIFO underrun Interrupt management ***************************************/ + if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U)) + { + /* Disable the FIFO underrun interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU); + + /* Clear the FIFO underrun flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU); + + /* Update error code */ + hltdc->ErrorCode |= HAL_LTDC_ERROR_FU; + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + /* Transfer error Callback */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + hltdc->ErrorCallback(hltdc); +#else + /* Call legacy error callback*/ + HAL_LTDC_ErrorCallback(hltdc); +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } + + /* Line Interrupt management ************************************************/ + if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U)) + { + /* Disable the Line interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI); + + /* Clear the Line interrupt flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI); + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + /* Line interrupt Callback */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered Line Event callback */ + hltdc->LineEventCallback(hltdc); +#else + /*Call Legacy Line Event callback */ + HAL_LTDC_LineEventCallback(hltdc); +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } + + /* Register reload Interrupt management ***************************************/ + if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U)) + { + /* Disable the register reload interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR); + + /* Clear the register reload flag */ + __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR); + + /* Change LTDC state */ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + /* Reload interrupt Callback */ +#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1) + /*Call registered reload Event callback */ + hltdc->ReloadEventCallback(hltdc); +#else + /*Call Legacy Reload Event callback */ + HAL_LTDC_ReloadEventCallback(hltdc); +#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Error LTDC callback. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_ErrorCallback could be implemented in the user file + */ +} + +/** + * @brief Line Event callback. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_LineEventCallback could be implemented in the user file + */ +} + +/** + * @brief Reload Event callback. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval None + */ +__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hltdc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LTDC_ReloadEvenCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup LTDC_Exported_Functions_Group3 Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the LTDC foreground or/and background parameters. + (+) Set the active layer. + (+) Configure the color keying. + (+) Configure the C-LUT. + (+) Enable / Disable the color keying. + (+) Enable / Disable the C-LUT. + (+) Update the layer position. + (+) Update the layer size. + (+) Update pixel format on the fly. + (+) Update transparency on the fly. + (+) Update address on the fly. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the LTDC Layer according to the specified + * parameters in the LTDC_InitTypeDef and create the associated handle. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param pLayerCfg pointer to a LTDC_LayerCfgTypeDef structure that contains + * the configuration information for the Layer. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + assert_param(IS_LTDC_HCONFIGST(pLayerCfg->WindowX0)); + assert_param(IS_LTDC_HCONFIGSP(pLayerCfg->WindowX1)); + assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0)); + assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1)); + assert_param(IS_LTDC_PIXEL_FORMAT(pLayerCfg->PixelFormat)); + assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha)); + assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0)); + assert_param(IS_LTDC_BLENDING_FACTOR1(pLayerCfg->BlendingFactor1)); + assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2)); + assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth)); + assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Copy new layer configuration into handle structure */ + hltdc->LayerCfg[LayerIdx] = *pLayerCfg; + + /* Configure the LTDC Layer */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Initialize the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Configure the color keying. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param RGBValue the color key value + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Configure the default color values */ + LTDC_LAYER(hltdc, LayerIdx)->CKCR &= ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED); + LTDC_LAYER(hltdc, LayerIdx)->CKCR = RGBValue; + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Load the color lookup table. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param pCLUT pointer to the color lookup table address. + * @param CLUTSize the color lookup table size. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ConfigCLUT(LTDC_HandleTypeDef *hltdc, uint32_t *pCLUT, uint32_t CLUTSize, uint32_t LayerIdx) +{ + uint32_t tmp; + uint32_t counter; + uint32_t *pcolorlut = pCLUT; + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + for (counter = 0U; (counter < CLUTSize); counter++) + { + if (hltdc->LayerCfg[LayerIdx].PixelFormat == LTDC_PIXEL_FORMAT_AL44) + { + tmp = (((counter + (16U * counter)) << 24U) | ((uint32_t)(*pcolorlut) & 0xFFU) | \ + ((uint32_t)(*pcolorlut) & 0xFF00U) | ((uint32_t)(*pcolorlut) & 0xFF0000U)); + } + else + { + tmp = ((counter << 24U) | ((uint32_t)(*pcolorlut) & 0xFFU) | \ + ((uint32_t)(*pcolorlut) & 0xFF00U) | ((uint32_t)(*pcolorlut) & 0xFF0000U)); + } + + pcolorlut++; + + /* Specifies the C-LUT address and RGB value */ + LTDC_LAYER(hltdc, LayerIdx)->CLUTWR = tmp; + } + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Enable the color keying. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Enable LTDC color keying by setting COLKEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN; + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Disable the color keying. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_DisableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable LTDC color keying by setting COLKEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN; + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Enable the color lookup table. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Enable LTDC color lookup table by setting CLUTEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN; + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Disable the color lookup table. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_DisableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable LTDC color lookup table by setting CLUTEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN; + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Enable Dither. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc) +{ + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Enable Dither by setting DTEN bit */ + LTDC->GCR |= (uint32_t)LTDC_GCR_DEN; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Disable Dither. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_LTDC_DisableDither(LTDC_HandleTypeDef *hltdc) +{ + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable Dither by setting DTEN bit */ + LTDC->GCR &= ~(uint32_t)LTDC_GCR_DEN; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Set the LTDC window size. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param XSize LTDC Pixel per line + * @param YSize LTDC Line number + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetWindowSize(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters (Layers parameters)*/ + assert_param(IS_LTDC_LAYER(LayerIdx)); + assert_param(IS_LTDC_CFBLL(XSize)); + assert_param(IS_LTDC_CFBLNBR(YSize)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* update horizontal stop */ + pLayerCfg->WindowX1 = XSize + pLayerCfg->WindowX0; + + /* update vertical stop */ + pLayerCfg->WindowY1 = YSize + pLayerCfg->WindowY0; + + /* Reconfigures the color frame buffer pitch in byte */ + pLayerCfg->ImageWidth = XSize; + + /* Reconfigures the frame buffer line number */ + pLayerCfg->ImageHeight = YSize; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Set the LTDC window position. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param X0 LTDC window X offset + * @param Y0 LTDC window Y offset + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetWindowPosition(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + assert_param(IS_LTDC_CFBLL(X0)); + assert_param(IS_LTDC_CFBLNBR(Y0)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* update horizontal start/stop */ + pLayerCfg->WindowX0 = X0; + pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth; + + /* update vertical start/stop */ + pLayerCfg->WindowY0 = Y0; + pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Reconfigure the pixel format. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param Pixelformat new pixel format value. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetPixelFormat(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_PIXEL_FORMAT(Pixelformat)); + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* Reconfigure the pixel format */ + pLayerCfg->PixelFormat = Pixelformat; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Reconfigure the layer alpha value. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param Alpha new alpha value. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_ALPHA(Alpha)); + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* Reconfigure the Alpha value */ + pLayerCfg->Alpha = Alpha; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} +/** + * @brief Reconfigure the frame buffer Address. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param Address new address value. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* Reconfigure the Address */ + pLayerCfg->FBStartAdress = Address; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Set the Immediate Reload type */ + hltdc->Instance->SRCR = LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Function used to reconfigure the pitch for specific cases where the attached LayerIdx buffer have a width + * that is larger than the one intended to be displayed on screen. Example of a buffer 800x480 attached to + * layer for which we want to read and display on screen only a portion 320x240 taken in the center + * of the buffer. + * The pitch in pixels will be in that case 800 pixels and not 320 pixels as initially configured by previous + * call to HAL_LTDC_ConfigLayer(). + * @note This function should be called only after a previous call to HAL_LTDC_ConfigLayer() to modify the default + * pitch configured by HAL_LTDC_ConfigLayer() when required (refer to example described just above). + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LinePitchInPixels New line pitch in pixels to configure for LTDC layer 'LayerIdx'. + * @param LayerIdx LTDC layer index concerned by the modification of line pitch. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetPitch(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx) +{ + uint32_t tmp; + uint32_t pitchUpdate; + uint32_t pixelFormat; + + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* get LayerIdx used pixel format */ + pixelFormat = hltdc->LayerCfg[LayerIdx].PixelFormat; + + if (pixelFormat == LTDC_PIXEL_FORMAT_ARGB8888) + { + tmp = 4U; + } + else if (pixelFormat == LTDC_PIXEL_FORMAT_RGB888) + { + tmp = 3U; + } + else if ((pixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \ + (pixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \ + (pixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \ + (pixelFormat == LTDC_PIXEL_FORMAT_AL88)) + { + tmp = 2U; + } + else + { + tmp = 1U; + } + + pitchUpdate = ((LinePitchInPixels * tmp) << 16U); + + /* Clear previously set standard pitch */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP; + + /* Set the Reload type as immediate update of LTDC pitch configured above */ + LTDC->SRCR |= LTDC_SRCR_IMR; + + /* Set new line pitch value */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate; + + /* Set the Reload type as immediate update of LTDC pitch configured above */ + LTDC->SRCR |= LTDC_SRCR_IMR; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Define the position of the line interrupt. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param Line Line Interrupt Position. + * @note User application may resort to HAL_LTDC_LineEventCallback() at line interrupt generation. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LIPOS(Line)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable the Line interrupt */ + __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI); + + /* Set the Line Interrupt position */ + LTDC->LIPCR = (uint32_t)Line; + + /* Enable the Line interrupt */ + __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI); + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Reload LTDC Layers configuration. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param ReloadType This parameter can be one of the following values : + * LTDC_RELOAD_IMMEDIATE : Immediate Reload + * LTDC_RELOAD_VERTICAL_BLANKING : Reload in the next Vertical Blanking + * @note User application may resort to HAL_LTDC_ReloadEventCallback() at reload interrupt generation. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_Reload(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType) +{ + /* Check the parameters */ + assert_param(IS_LTDC_RELOAD(ReloadType)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Enable the Reload interrupt */ + __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR); + + /* Apply Reload type */ + hltdc->Instance->SRCR = ReloadType; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Configure the LTDC Layer according to the specified without reloading + * parameters in the LTDC_InitTypeDef and create the associated handle. + * Variant of the function HAL_LTDC_ConfigLayer without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param pLayerCfg pointer to a LTDC_LayerCfgTypeDef structure that contains + * the configuration information for the Layer. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ConfigLayer_NoReload(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, + uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + assert_param(IS_LTDC_HCONFIGST(pLayerCfg->WindowX0)); + assert_param(IS_LTDC_HCONFIGSP(pLayerCfg->WindowX1)); + assert_param(IS_LTDC_VCONFIGST(pLayerCfg->WindowY0)); + assert_param(IS_LTDC_VCONFIGSP(pLayerCfg->WindowY1)); + assert_param(IS_LTDC_PIXEL_FORMAT(pLayerCfg->PixelFormat)); + assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha)); + assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0)); + assert_param(IS_LTDC_BLENDING_FACTOR1(pLayerCfg->BlendingFactor1)); + assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2)); + assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth)); + assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Copy new layer configuration into handle structure */ + hltdc->LayerCfg[LayerIdx] = *pLayerCfg; + + /* Configure the LTDC Layer */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Initialize the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Set the LTDC window size without reloading. + * Variant of the function HAL_LTDC_SetWindowSize without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param XSize LTDC Pixel per line + * @param YSize LTDC Line number + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetWindowSize_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t XSize, uint32_t YSize, + uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters (Layers parameters)*/ + assert_param(IS_LTDC_LAYER(LayerIdx)); + assert_param(IS_LTDC_CFBLL(XSize)); + assert_param(IS_LTDC_CFBLNBR(YSize)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* update horizontal stop */ + pLayerCfg->WindowX1 = XSize + pLayerCfg->WindowX0; + + /* update vertical stop */ + pLayerCfg->WindowY1 = YSize + pLayerCfg->WindowY0; + + /* Reconfigures the color frame buffer pitch in byte */ + pLayerCfg->ImageWidth = XSize; + + /* Reconfigures the frame buffer line number */ + pLayerCfg->ImageHeight = YSize; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Set the LTDC window position without reloading. + * Variant of the function HAL_LTDC_SetWindowPosition without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param X0 LTDC window X offset + * @param Y0 LTDC window Y offset + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetWindowPosition_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, + uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + assert_param(IS_LTDC_CFBLL(X0)); + assert_param(IS_LTDC_CFBLNBR(Y0)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* update horizontal start/stop */ + pLayerCfg->WindowX0 = X0; + pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth; + + /* update vertical start/stop */ + pLayerCfg->WindowY0 = Y0; + pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Reconfigure the pixel format without reloading. + * Variant of the function HAL_LTDC_SetPixelFormat without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDfef structure that contains + * the configuration information for the LTDC. + * @param Pixelformat new pixel format value. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetPixelFormat_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Pixelformat, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_PIXEL_FORMAT(Pixelformat)); + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* Reconfigure the pixel format */ + pLayerCfg->PixelFormat = Pixelformat; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Reconfigure the layer alpha value without reloading. + * Variant of the function HAL_LTDC_SetAlpha without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param Alpha new alpha value. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetAlpha_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_ALPHA(Alpha)); + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* Reconfigure the Alpha value */ + pLayerCfg->Alpha = Alpha; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Reconfigure the frame buffer Address without reloading. + * Variant of the function HAL_LTDC_SetAddress without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param Address new address value. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetAddress_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx) +{ + LTDC_LayerCfgTypeDef *pLayerCfg; + + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Get layer configuration from handle structure */ + pLayerCfg = &hltdc->LayerCfg[LayerIdx]; + + /* Reconfigure the Address */ + pLayerCfg->FBStartAdress = Address; + + /* Set LTDC parameters */ + LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx); + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Function used to reconfigure the pitch for specific cases where the attached LayerIdx buffer have a width + * that is larger than the one intended to be displayed on screen. Example of a buffer 800x480 attached to + * layer for which we want to read and display on screen only a portion 320x240 taken in the center + * of the buffer. + * The pitch in pixels will be in that case 800 pixels and not 320 pixels as initially configured by + * previous call to HAL_LTDC_ConfigLayer(). + * @note This function should be called only after a previous call to HAL_LTDC_ConfigLayer() to modify the default + * pitch configured by HAL_LTDC_ConfigLayer() when required (refer to example described just above). + * Variant of the function HAL_LTDC_SetPitch without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LinePitchInPixels New line pitch in pixels to configure for LTDC layer 'LayerIdx'. + * @param LayerIdx LTDC layer index concerned by the modification of line pitch. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_SetPitch_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LinePitchInPixels, uint32_t LayerIdx) +{ + uint32_t tmp; + uint32_t pitchUpdate; + uint32_t pixelFormat; + + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* get LayerIdx used pixel format */ + pixelFormat = hltdc->LayerCfg[LayerIdx].PixelFormat; + + if (pixelFormat == LTDC_PIXEL_FORMAT_ARGB8888) + { + tmp = 4U; + } + else if (pixelFormat == LTDC_PIXEL_FORMAT_RGB888) + { + tmp = 3U; + } + else if ((pixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \ + (pixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \ + (pixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \ + (pixelFormat == LTDC_PIXEL_FORMAT_AL88)) + { + tmp = 2U; + } + else + { + tmp = 1U; + } + + pitchUpdate = ((LinePitchInPixels * tmp) << 16U); + + /* Clear previously set standard pitch */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~LTDC_LxCFBLR_CFBP; + + /* Set new line pitch value */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLR |= pitchUpdate; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + + +/** + * @brief Configure the color keying without reloading. + * Variant of the function HAL_LTDC_ConfigColorKeying without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param RGBValue the color key value + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Configure the default color values */ + LTDC_LAYER(hltdc, LayerIdx)->CKCR &= ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED); + LTDC_LAYER(hltdc, LayerIdx)->CKCR = RGBValue; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Enable the color keying without reloading. + * Variant of the function HAL_LTDC_EnableColorKeying without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_EnableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Enable LTDC color keying by setting COLKEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Disable the color keying without reloading. + * Variant of the function HAL_LTDC_DisableColorKeying without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_DisableColorKeying_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable LTDC color keying by setting COLKEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_COLKEN; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Enable the color lookup table without reloading. + * Variant of the function HAL_LTDC_EnableCLUT without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_EnableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable LTDC color lookup table by setting CLUTEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @brief Disable the color lookup table without reloading. + * Variant of the function HAL_LTDC_DisableCLUT without immediate reload. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: + * LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDC_DisableCLUT_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx) +{ + /* Check the parameters */ + assert_param(IS_LTDC_LAYER(LayerIdx)); + + /* Process locked */ + __HAL_LOCK(hltdc); + + /* Change LTDC peripheral state */ + hltdc->State = HAL_LTDC_STATE_BUSY; + + /* Disable LTDC color lookup table by setting CLUTEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN; + + /* Change the LTDC state*/ + hltdc->State = HAL_LTDC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hltdc); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup LTDC_Exported_Functions_Group4 Peripheral State and Errors functions + * @brief Peripheral State and Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Check the LTDC handle state. + (+) Get the LTDC handle error code. + +@endverbatim + * @{ + */ + +/** + * @brief Return the LTDC handle state. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval HAL state + */ +HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc) +{ + return hltdc->State; +} + +/** + * @brief Return the LTDC handle error code. + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @retval LTDC Error Code + */ +uint32_t HAL_LTDC_GetError(LTDC_HandleTypeDef *hltdc) +{ + return hltdc->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup LTDC_Private_Functions LTDC Private Functions + * @{ + */ + +/** + * @brief Configure the LTDC peripheral + * @param hltdc Pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param pLayerCfg Pointer LTDC Layer Configuration structure + * @param LayerIdx LTDC Layer index. + * This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1) + * @retval None + */ +static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx) +{ + uint32_t tmp; + uint32_t tmp1; + uint32_t tmp2; + + /* Configure the horizontal start and stop position */ + tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U); + LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS); + LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \ + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp); + + /* Configure the vertical start and stop position */ + tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U); + LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS); + LTDC_LAYER(hltdc, LayerIdx)->WVPCR = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp); + + /* Specifies the pixel format */ + LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF); + LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat); + + /* Configure the default color values */ + tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U); + tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U); + tmp2 = (pLayerCfg->Alpha0 << 24U); + LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | + LTDC_LxDCCR_DCALPHA); + LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); + + /* Specifies the constant alpha value */ + LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA); + LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha); + + /* Specifies the blending factors */ + LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1); + LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2); + + /* Configure the color frame buffer start address */ + LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD); + LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress); + + if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888) + { + tmp = 4U; + } + else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888) + { + tmp = 3U; + } + else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \ + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \ + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \ + (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88)) + { + tmp = 2U; + } + else + { + tmp = 1U; + } + + /* Configure the color frame buffer pitch in byte */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLR &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP); + LTDC_LAYER(hltdc, LayerIdx)->CFBLR = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp) + 7U)); + /* Configure the frame buffer line number */ + LTDC_LAYER(hltdc, LayerIdx)->CFBLNR &= ~(LTDC_LxCFBLNR_CFBLNBR); + LTDC_LAYER(hltdc, LayerIdx)->CFBLNR = (pLayerCfg->ImageHeight); + + /* Enable LTDC_Layer by setting LEN bit */ + LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN; +} + +/** + * @} + */ + + +/** + * @} + */ + +#endif /* LTDC */ + +#endif /* HAL_LTDC_MODULE_ENABLED */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.c new file mode 100644 index 0000000..fec1737 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ltdc_ex.c @@ -0,0 +1,151 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_ltdc_ex.c + * @author MCD Application Team + * @brief LTDC Extension HAL module driver. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +#if defined(HAL_LTDC_MODULE_ENABLED) && defined(HAL_DSI_MODULE_ENABLED) + +#if defined (LTDC) && defined (DSI) + +/** @defgroup LTDCEx LTDCEx + * @brief LTDC HAL module driver + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup LTDCEx_Exported_Functions LTDC Extended Exported Functions + * @{ + */ + +/** @defgroup LTDCEx_Exported_Functions_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize and configure the LTDC + +@endverbatim + * @{ + */ + +/** + * @brief Retrieve common parameters from DSI Video mode configuration structure + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param VidCfg pointer to a DSI_VidCfgTypeDef structure that contains + * the DSI video mode configuration parameters + * @note The implementation of this function is taking into account the LTDC + * polarities inversion as described in the current LTDC specification + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg) +{ + /* Retrieve signal polarities from DSI */ + + /* The following polarity is inverted: + LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */ + + /* Note 1 : Code in line w/ Current LTDC specification */ + hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \ + DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH; + hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL; + hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL; + + /* Note 2: Code to be used in case LTDC polarities inversion updated in the specification */ + /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29; + hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29; + hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */ + + /* Retrieve vertical timing parameters from DSI */ + hltdc->Init.VerticalSync = VidCfg->VerticalSyncActive - 1U; + hltdc->Init.AccumulatedVBP = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U; + hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \ + VidCfg->VerticalActive - 1U; + hltdc->Init.TotalHeigh = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \ + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U; + + return HAL_OK; +} + +/** + * @brief Retrieve common parameters from DSI Adapted command mode configuration structure + * @param hltdc pointer to a LTDC_HandleTypeDef structure that contains + * the configuration information for the LTDC. + * @param CmdCfg pointer to a DSI_CmdCfgTypeDef structure that contains + * the DSI command mode configuration parameters + * @note The implementation of this function is taking into account the LTDC + * polarities inversion as described in the current LTDC specification + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LTDCEx_StructInitFromAdaptedCommandConfig(LTDC_HandleTypeDef *hltdc, DSI_CmdCfgTypeDef *CmdCfg) +{ + /* Retrieve signal polarities from DSI */ + + /* The following polarities are inverted: + LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH + LTDC_VSPOLARITY_AL <-> LTDC_VSPOLARITY_AH + LTDC_HSPOLARITY_AL <-> LTDC_HSPOLARITY_AH)*/ + + /* Note 1 : Code in line w/ Current LTDC specification */ + hltdc->Init.DEPolarity = (CmdCfg->DEPolarity == \ + DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH; + hltdc->Init.VSPolarity = (CmdCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AL : LTDC_VSPOLARITY_AH; + hltdc->Init.HSPolarity = (CmdCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AL : LTDC_HSPOLARITY_AH; + + /* Note 2: Code to be used in case LTDC polarities inversion updated in the specification */ + /* hltdc->Init.DEPolarity = CmdCfg->DEPolarity << 29; + hltdc->Init.VSPolarity = CmdCfg->VSPolarity << 29; + hltdc->Init.HSPolarity = CmdCfg->HSPolarity << 29; */ + + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LTDC && DSI */ + +#endif /* HAL_LTCD_MODULE_ENABLED && HAL_DSI_MODULE_ENABLED */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c new file mode 100644 index 0000000..089d9fb --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c @@ -0,0 +1,1899 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_mdma.c + * @author MCD Application Team + * @brief This file provides firmware functions to manage the following + * functionalities of the Master Direct Memory Access (MDMA) peripheral: + * + Initialization/de-initialization functions + * + I/O operation functions + * + Peripheral State and errors functions + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable and configure the peripheral to be connected to the MDMA Channel + (except for internal SRAM/FLASH memories: no initialization is + necessary) please refer to Reference manual for connection between peripherals + and MDMA requests. + + (#) + For a given Channel use HAL_MDMA_Init function to program the required configuration through the following parameters: + transfer request , channel priority, data endianness, Source increment, destination increment , + source data size, destination data size, data alignment, source Burst, destination Burst , + buffer Transfer Length, Transfer Trigger Mode (buffer transfer, block transfer, repeated block transfer + or full transfer) source and destination block address offset, mask address and data. + + If using the MDMA in linked list mode then use function HAL_MDMA_LinkedList_CreateNode to fill a transfer node. + Note that parameters given to the function HAL_MDMA_Init corresponds always to the node zero. + Use function HAL_MDMA_LinkedList_AddNode to connect the created node to the linked list at a given position. + User can make a linked list circular using function HAL_MDMA_LinkedList_EnableCircularMode , this function will automatically connect the + last node of the list to the first one in order to make the list circular. + In this case the linked list will loop on node 1 : first node connected after the initial transfer defined by the HAL_MDMA_Init + + -@- The initial transfer itself (node 0 corresponding to the Init). + User can disable the circular mode using function HAL_MDMA_LinkedList_DisableCircularMode, this function will then remove + the connection between last node and first one. + + Function HAL_MDMA_LinkedList_RemoveNode can be used to remove (disconnect) a node from the transfer linked list. + When a linked list is circular (last node connected to first one), if removing node1 (node where the linked list loops), + the linked list remains circular and node 2 becomes the first one. + Note that if the linked list is made circular the transfer will loop infinitely (or until aborted by the user). + + [..] + (+) User can select the transfer trigger mode (parameter TransferTriggerMode) to define the amount of data to be + transfer upon a request : + (++) MDMA_BUFFER_TRANSFER : each request triggers a transfer of BufferTransferLength data + with BufferTransferLength defined within the HAL_MDMA_Init. + (++) MDMA_BLOCK_TRANSFER : each request triggers a transfer of a block + with block size defined within the function HAL_MDMA_Start/HAL_MDMA_Start_IT + or within the current linked list node parameters. + (++) MDMA_REPEAT_BLOCK_TRANSFER : each request triggers a transfer of a number of blocks + with block size and number of blocks defined within the function HAL_MDMA_Start/HAL_MDMA_Start_IT + or within the current linked list node parameters. + (++) MDMA_FULL_TRANSFER : each request triggers a full transfer + all blocks and all nodes(if a linked list has been created using HAL_MDMA_LinkedList_CreateNode \ HAL_MDMA_LinkedList_AddNode). + + *** Polling mode IO operation *** + ================================= + [..] + (+) Use HAL_MDMA_Start() to start MDMA transfer after the configuration of Source + address and destination address and the Length of data to be transferred. + (+) Use HAL_MDMA_PollForTransfer() to poll for the end of current transfer or a transfer level + In this case a fixed Timeout can be configured by User depending from his application. + (+) Use HAL_MDMA_Abort() function to abort the current transfer : blocking method this API returns + when the abort ends or timeout (should not be called from an interrupt service routine). + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Configure the MDMA interrupt priority using HAL_NVIC_SetPriority() + (+) Enable the MDMA IRQ handler using HAL_NVIC_EnableIRQ() + (+) Use HAL_MDMA_Start_IT() to start MDMA transfer after the configuration of + Source address and destination address and the Length of data to be transferred. In this + case the MDMA interrupt is configured. + (+) Use HAL_MDMA_IRQHandler() called under MDMA_IRQHandler() Interrupt subroutine + (+) At the end of data transfer HAL_MDMA_IRQHandler() function is executed and user can + add his own function by customization of function pointer XferCpltCallback and + XferErrorCallback (i.e a member of MDMA handle structure). + + (+) Use HAL_MDMA_Abort_IT() function to abort the current transfer : non-blocking method. This API will finish the execution immediately + then the callback XferAbortCallback (if specified by the user) is asserted once the MDMA channel has effectively aborted. + (could be called from an interrupt service routine). + + (+) Use functions HAL_MDMA_RegisterCallback and HAL_MDMA_UnRegisterCallback respectevely to register unregister user callbacks + from the following list : + (++) XferCpltCallback : transfer complete callback. + (++) XferBufferCpltCallback : buffer transfer complete callback. + (++) XferBlockCpltCallback : block transfer complete callback. + (++) XferRepeatBlockCpltCallback : repeated block transfer complete callback. + (++) XferErrorCallback : transfer error callback. + (++) XferAbortCallback : transfer abort complete callback. + + [..] + (+) If the transfer Request corresponds to SW request (MDMA_REQUEST_SW) User can use function HAL_MDMA_GenerateSWRequest to + trigger requests manually. Function HAL_MDMA_GenerateSWRequest must be used with the following precautions: + (++) This function returns an error if used while the Transfer has ended or not started. + (++) If used while the current request has not been served yet (current request transfer on going) + this function returns an error and the new request is ignored. + + Generally this function should be used in conjunctions with the MDMA callbacks: + (++) example 1: + (+++) Configure a transfer with request set to MDMA_REQUEST_SW and trigger mode set to MDMA_BUFFER_TRANSFER + (+++) Register a callback for buffer transfer complete (using callback ID set to HAL_MDMA_XFER_BUFFERCPLT_CB_ID) + (+++) After calling HAL_MDMA_Start_IT the MDMA will issue the transfer of a first BufferTransferLength data. + (+++) When the buffer transfer complete callback is asserted first buffer has been transferred and user can ask for a new buffer transfer + request using HAL_MDMA_GenerateSWRequest. + + (++) example 2: + (+++) Configure a transfer with request set to MDMA_REQUEST_SW and trigger mode set to MDMA_BLOCK_TRANSFER + (+++) Register a callback for block transfer complete (using callback ID HAL_MDMA_XFER_BLOCKCPLT_CB_ID) + (+++) After calling HAL_MDMA_Start_IT the MDMA will issue the transfer of a first block of data. + (+++) When the block transfer complete callback is asserted the first block has been transferred and user can ask + for a new block transfer request using HAL_MDMA_GenerateSWRequest. + + [..] Use HAL_MDMA_GetState() function to return the MDMA state and HAL_MDMA_GetError() in case of error detection. + + *** MDMA HAL driver macros list *** + ============================================= + [..] + Below the list of most used macros in MDMA HAL driver. + + (+) __HAL_MDMA_ENABLE: Enable the specified MDMA Channel. + (+) __HAL_MDMA_DISABLE: Disable the specified MDMA Channel. + (+) __HAL_MDMA_GET_FLAG: Get the MDMA Channel pending flags. + (+) __HAL_MDMA_CLEAR_FLAG: Clear the MDMA Channel pending flags. + (+) __HAL_MDMA_ENABLE_IT: Enable the specified MDMA Channel interrupts. + (+) __HAL_MDMA_DISABLE_IT: Disable the specified MDMA Channel interrupts. + (+) __HAL_MDMA_GET_IT_SOURCE: Check whether the specified MDMA Channel interrupt has occurred or not. + + [..] + (@) You can refer to the header file of the MDMA HAL driver for more useful macros. + + [..] + + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup MDMA MDMA + * @brief MDMA HAL module driver + * @{ + */ + +#ifdef HAL_MDMA_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup MDMA_Private_Constants + * @{ + */ +#define HAL_TIMEOUT_MDMA_ABORT 5U /* 5 ms */ +#define HAL_MDMA_CHANNEL_SIZE 0x40U /* an MDMA instance channel size is 64 byte */ +/** + * @} + */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup MDMA_Private_Functions_Prototypes + * @{ + */ +static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount); +static void MDMA_Init(MDMA_HandleTypeDef *hmdma); + +/** + * @} + */ + +/** @addtogroup MDMA_Exported_Functions MDMA Exported Functions + * @{ + */ + +/** @addtogroup MDMA_Exported_Functions_Group1 + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to : + Initialize and de-initialize the MDMA channel. + Register and Unregister MDMA callbacks + [..] + The HAL_MDMA_Init() function follows the MDMA channel configuration procedures as described in + reference manual. + The HAL_MDMA_DeInit function allows to deinitialize the MDMA channel. + HAL_MDMA_RegisterCallback and HAL_MDMA_UnRegisterCallback functions allows + respectevely to register/unregister an MDMA callback function. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the MDMA according to the specified + * parameters in the MDMA_InitTypeDef and create the associated handle. + * @param hmdma: Pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_MDMA_STREAM_ALL_INSTANCE(hmdma->Instance)); + assert_param(IS_MDMA_PRIORITY(hmdma->Init.Priority)); + assert_param(IS_MDMA_ENDIANNESS_MODE(hmdma->Init.Endianness)); + assert_param(IS_MDMA_REQUEST(hmdma->Init.Request)); + assert_param(IS_MDMA_SOURCE_INC(hmdma->Init.SourceInc)); + assert_param(IS_MDMA_DESTINATION_INC(hmdma->Init.DestinationInc)); + assert_param(IS_MDMA_SOURCE_DATASIZE(hmdma->Init.SourceDataSize)); + assert_param(IS_MDMA_DESTINATION_DATASIZE(hmdma->Init.DestDataSize)); + assert_param(IS_MDMA_DATA_ALIGNMENT(hmdma->Init.DataAlignment)); + assert_param(IS_MDMA_SOURCE_BURST(hmdma->Init.SourceBurst)); + assert_param(IS_MDMA_DESTINATION_BURST(hmdma->Init.DestBurst)); + assert_param(IS_MDMA_BUFFER_TRANSFER_LENGTH(hmdma->Init.BufferTransferLength)); + assert_param(IS_MDMA_TRANSFER_TRIGGER_MODE(hmdma->Init.TransferTriggerMode)); + assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset)); + assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset)); + + + /* Allocate lock resource */ + __HAL_UNLOCK(hmdma); + + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* Disable the MDMA channel */ + __HAL_MDMA_DISABLE(hmdma); + + /* Check if the MDMA channel is effectively disabled */ + while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U) + { + /* Check for the Timeout */ + if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT) + { + /* Update error code */ + hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT; + + /* Change the MDMA state */ + hmdma->State = HAL_MDMA_STATE_ERROR; + + return HAL_ERROR; + } + } + + /* Initialize the MDMA channel registers */ + MDMA_Init(hmdma); + + /* Reset the MDMA first/last linkedlist node addresses and node counter */ + hmdma->FirstLinkedListNodeAddress = 0; + hmdma->LastLinkedListNodeAddress = 0; + hmdma->LinkedListNodeCounter = 0; + + /* Initialize the error code */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NONE; + + /* Initialize the MDMA state */ + hmdma->State = HAL_MDMA_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the MDMA peripheral + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_DeInit(MDMA_HandleTypeDef *hmdma) +{ + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Disable the selected MDMA Channelx */ + __HAL_MDMA_DISABLE(hmdma); + + /* Reset MDMA Channel control register */ + hmdma->Instance->CCR = 0; + hmdma->Instance->CTCR = 0; + hmdma->Instance->CBNDTR = 0; + hmdma->Instance->CSAR = 0; + hmdma->Instance->CDAR = 0; + hmdma->Instance->CBRUR = 0; + hmdma->Instance->CLAR = 0; + hmdma->Instance->CTBR = 0; + hmdma->Instance->CMAR = 0; + hmdma->Instance->CMDR = 0; + + /* Clear all flags */ + __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC)); + + /* Reset the MDMA first/last linkedlist node addresses and node counter */ + hmdma->FirstLinkedListNodeAddress = 0; + hmdma->LastLinkedListNodeAddress = 0; + hmdma->LinkedListNodeCounter = 0; + + /* Initialize the error code */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NONE; + + /* Initialize the MDMA state */ + hmdma->State = HAL_MDMA_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hmdma); + + return HAL_OK; +} + +/** + * @brief Config the Post request Mask address and Mask data + * @param hmdma : pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param MaskAddress: specifies the address to be updated (written) with MaskData after a request is served. + * @param MaskData: specifies the value to be written to MaskAddress after a request is served. + * MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* if HW request set Post Request MaskAddress and MaskData, */ + if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U) + { + /* Set the HW request clear Mask and Data */ + hmdma->Instance->CMAR = MaskAddress; + hmdma->Instance->CMDR = MaskData; + + /* + -If the request is done by SW : BWM could be set to 1 or 0. + -If the request is done by a peripheral : + If mask address not set (0) => BWM must be set to 0 + If mask address set (different than 0) => BWM could be set to 1 or 0 + */ + if(MaskAddress == 0U) + { + hmdma->Instance->CTCR &= ~MDMA_CTCR_BWM; + } + else + { + hmdma->Instance->CTCR |= MDMA_CTCR_BWM; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + /* Release Lock */ + __HAL_UNLOCK(hmdma); + + return status; +} + +/** + * @brief Register callbacks + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param CallbackID: User Callback identifier + * @param pCallback: pointer to callbacsk function. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_RegisterCallback(MDMA_HandleTypeDef *hmdma, HAL_MDMA_CallbackIDTypeDef CallbackID, void (* pCallback)(MDMA_HandleTypeDef *_hmdma)) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + switch (CallbackID) + { + case HAL_MDMA_XFER_CPLT_CB_ID: + hmdma->XferCpltCallback = pCallback; + break; + + case HAL_MDMA_XFER_BUFFERCPLT_CB_ID: + hmdma->XferBufferCpltCallback = pCallback; + break; + + case HAL_MDMA_XFER_BLOCKCPLT_CB_ID: + hmdma->XferBlockCpltCallback = pCallback; + break; + + case HAL_MDMA_XFER_REPBLOCKCPLT_CB_ID: + hmdma->XferRepeatBlockCpltCallback = pCallback; + break; + + case HAL_MDMA_XFER_ERROR_CB_ID: + hmdma->XferErrorCallback = pCallback; + break; + + case HAL_MDMA_XFER_ABORT_CB_ID: + hmdma->XferAbortCallback = pCallback; + break; + + default: + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hmdma); + + return status; +} + +/** + * @brief UnRegister callbacks + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param CallbackID: User Callback identifier + * a HAL_MDMA_CallbackIDTypeDef ENUM as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_UnRegisterCallback(MDMA_HandleTypeDef *hmdma, HAL_MDMA_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + switch (CallbackID) + { + case HAL_MDMA_XFER_CPLT_CB_ID: + hmdma->XferCpltCallback = NULL; + break; + + case HAL_MDMA_XFER_BUFFERCPLT_CB_ID: + hmdma->XferBufferCpltCallback = NULL; + break; + + case HAL_MDMA_XFER_BLOCKCPLT_CB_ID: + hmdma->XferBlockCpltCallback = NULL; + break; + + case HAL_MDMA_XFER_REPBLOCKCPLT_CB_ID: + hmdma->XferRepeatBlockCpltCallback = NULL; + break; + + case HAL_MDMA_XFER_ERROR_CB_ID: + hmdma->XferErrorCallback = NULL; + break; + + case HAL_MDMA_XFER_ABORT_CB_ID: + hmdma->XferAbortCallback = NULL; + break; + + case HAL_MDMA_XFER_ALL_CB_ID: + hmdma->XferCpltCallback = NULL; + hmdma->XferBufferCpltCallback = NULL; + hmdma->XferBlockCpltCallback = NULL; + hmdma->XferRepeatBlockCpltCallback = NULL; + hmdma->XferErrorCallback = NULL; + hmdma->XferAbortCallback = NULL; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hmdma); + + return status; +} + +/** + * @} + */ + +/** @addtogroup MDMA_Exported_Functions_Group2 + * +@verbatim + =============================================================================== + ##### Linked list operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Create a linked list node + (+) Add a node to the MDMA linked list + (+) Remove a node from the MDMA linked list + (+) Enable/Disable linked list circular mode +@endverbatim + * @{ + */ + +/** + * @brief Initializes an MDMA Link Node according to the specified + * parameters in the pMDMA_LinkedListNodeConfig . + * @param pNode: Pointer to a MDMA_LinkNodeTypeDef structure that contains Linked list node + * registers configurations. + * @param pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains + * the configuration information for the specified MDMA Linked List Node. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig) +{ + uint32_t addressMask; + uint32_t blockoffset; + + /* Check the MDMA peripheral state */ + if((pNode == NULL) || (pNodeConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_MDMA_PRIORITY(pNodeConfig->Init.Priority)); + assert_param(IS_MDMA_ENDIANNESS_MODE(pNodeConfig->Init.Endianness)); + assert_param(IS_MDMA_REQUEST(pNodeConfig->Init.Request)); + assert_param(IS_MDMA_SOURCE_INC(pNodeConfig->Init.SourceInc)); + assert_param(IS_MDMA_DESTINATION_INC(pNodeConfig->Init.DestinationInc)); + assert_param(IS_MDMA_SOURCE_DATASIZE(pNodeConfig->Init.SourceDataSize)); + assert_param(IS_MDMA_DESTINATION_DATASIZE(pNodeConfig->Init.DestDataSize)); + assert_param(IS_MDMA_DATA_ALIGNMENT(pNodeConfig->Init.DataAlignment)); + assert_param(IS_MDMA_SOURCE_BURST(pNodeConfig->Init.SourceBurst)); + assert_param(IS_MDMA_DESTINATION_BURST(pNodeConfig->Init.DestBurst)); + assert_param(IS_MDMA_BUFFER_TRANSFER_LENGTH(pNodeConfig->Init.BufferTransferLength)); + assert_param(IS_MDMA_TRANSFER_TRIGGER_MODE(pNodeConfig->Init.TransferTriggerMode)); + assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(pNodeConfig->Init.SourceBlockAddressOffset)); + assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(pNodeConfig->Init.DestBlockAddressOffset)); + + assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength)); + assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount)); + + + /* Configure next Link node Address Register to zero */ + pNode->CLAR = 0; + + /* Configure the Link Node registers*/ + pNode->CTBR = 0; + pNode->CMAR = 0; + pNode->CMDR = 0; + pNode->Reserved = 0; + + /* Write new CTCR Register value */ + pNode->CTCR = pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \ + pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize | \ + pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst | \ + pNodeConfig->Init.DestBurst | \ + ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \ + pNodeConfig->Init.TransferTriggerMode; + + /* If SW request set the CTCR register to SW Request Mode*/ + if(pNodeConfig->Init.Request == MDMA_REQUEST_SW) + { + pNode->CTCR |= MDMA_CTCR_SWRM; + } + + /* + -If the request is done by SW : BWM could be set to 1 or 0. + -If the request is done by a peripheral : + If mask address not set (0) => BWM must be set to 0 + If mask address set (different than 0) => BWM could be set to 1 or 0 + */ + if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U)) + { + pNode->CTCR |= MDMA_CTCR_BWM; + } + + /* Set the new CBNDTR Register value */ + pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC; + + /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */ + if(pNodeConfig->Init.SourceBlockAddressOffset < 0) + { + pNode->CBNDTR |= MDMA_CBNDTR_BRSUM; + /*write new CBRUR Register value : source repeat block offset */ + blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset); + pNode->CBRUR = blockoffset & 0x0000FFFFU; + } + else + { + /*write new CBRUR Register value : source repeat block offset */ + pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU); + } + + /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */ + if(pNodeConfig->Init.DestBlockAddressOffset < 0) + { + pNode->CBNDTR |= MDMA_CBNDTR_BRDUM; + /*write new CBRUR Register value : destination repeat block offset */ + blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset); + pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos); + } + else + { + /*write new CBRUR Register value : destination repeat block offset */ + pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos); + } + + /* Configure MDMA Link Node data length */ + pNode->CBNDTR |= pNodeConfig->BlockDataLength; + + /* Configure MDMA Link Node destination address */ + pNode->CDAR = pNodeConfig->DstAddress; + + /* Configure MDMA Link Node Source address */ + pNode->CSAR = pNodeConfig->SrcAddress; + + /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */ + if(pNodeConfig->Init.Request != MDMA_REQUEST_SW) + { + /* Set the HW request in CTBR register */ + pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL; + /* Set the HW request clear Mask and Data */ + pNode->CMAR = pNodeConfig->PostRequestMaskAddress; + pNode->CMDR = pNodeConfig->PostRequestMaskData; + } + + addressMask = pNodeConfig->SrcAddress & 0xFF000000U; + if((addressMask == 0x20000000U) || (addressMask == 0x00000000U)) + { + /*The AHBSbus is used as source (read operation) on channel x */ + pNode->CTBR |= MDMA_CTBR_SBUS; + } + + addressMask = pNodeConfig->DstAddress & 0xFF000000U; + if((addressMask == 0x20000000U) || (addressMask == 0x00000000U)) + { + /*The AHB bus is used as destination (write operation) on channel x */ + pNode->CTBR |= MDMA_CTBR_DBUS; + } + + return HAL_OK; +} + +/** + * @brief Connect a node to the linked list. + * @param hmdma : Pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param pNewNode : Pointer to a MDMA_LinkNodeTypeDef structure that contains Linked list node + * to be add to the list. + * @param pPrevNode : Pointer to the new node position in the linked list or zero to insert the new node + * at the end of the list + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, MDMA_LinkNodeTypeDef *pPrevNode) +{ + MDMA_LinkNodeTypeDef *pNode; + uint32_t counter = 0, nodeInserted = 0; + HAL_StatusTypeDef hal_status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if((hmdma == NULL) || (pNewNode == NULL)) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* Check if this is the first node (after the Inititlization node) */ + if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) + { + if(pPrevNode == NULL) + { + /* if this is the first node after the initialization + connect this node to the node 0 by updating + the MDMA channel CLAR register to this node address */ + hmdma->Instance->CLAR = (uint32_t)pNewNode; + /* Set the MDMA handle First linked List node*/ + hmdma->FirstLinkedListNodeAddress = pNewNode; + + /*reset New node link */ + pNewNode->CLAR = 0; + + /* Update the Handle last node address */ + hmdma->LastLinkedListNodeAddress = pNewNode; + + hmdma->LinkedListNodeCounter = 1; + } + else + { + hal_status = HAL_ERROR; + } + } + else if(hmdma->FirstLinkedListNodeAddress != pNewNode) + { + /* Check if the node to insert already exists*/ + pNode = hmdma->FirstLinkedListNodeAddress; + while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK)) + { + if(pNode->CLAR == (uint32_t)pNewNode) + { + hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */ + } + pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR; + counter++; + } + + if(hal_status == HAL_OK) + { + /* Check if the previous node is the last one in the current list or zero */ + if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL)) + { + /* insert the new node at the end of the list */ + pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR; + hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode; + /* Update the Handle last node address */ + hmdma->LastLinkedListNodeAddress = pNewNode; + /* Increment the linked list node counter */ + hmdma->LinkedListNodeCounter++; + } + else + { + /*insert the new node after the pPreviousNode node */ + pNode = hmdma->FirstLinkedListNodeAddress; + counter = 0; + while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U)) + { + counter++; + if(pNode == pPrevNode) + { + /*Insert the new node after the previous one */ + pNewNode->CLAR = pNode->CLAR; + pNode->CLAR = (uint32_t)pNewNode; + /* Increment the linked list node counter */ + hmdma->LinkedListNodeCounter++; + nodeInserted = 1; + } + else + { + pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR; + } + } + + if(nodeInserted == 0U) + { + hal_status = HAL_ERROR; + } + } + } + } + else + { + hal_status = HAL_ERROR; + } + + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + hmdma->State = HAL_MDMA_STATE_READY; + + return hal_status; + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + /* Return error status */ + return HAL_BUSY; + } +} + +/** + * @brief Disconnect/Remove a node from the transfer linked list. + * @param hmdma : Pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param pNode : Pointer to a MDMA_LinkNodeTypeDef structure that contains Linked list node + * to be removed from the list. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_LinkedList_RemoveNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNode) +{ + MDMA_LinkNodeTypeDef *ptmpNode; + uint32_t counter = 0, nodeDeleted = 0; + HAL_StatusTypeDef hal_status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if((hmdma == NULL) || (pNode == NULL)) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* If first and last node are null (no nodes in the list) : return error*/ + if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U)) + { + hal_status = HAL_ERROR; + } + else if(hmdma->FirstLinkedListNodeAddress == pNode) /* Deleting first node */ + { + /* Delete 1st node */ + if(hmdma->LastLinkedListNodeAddress == pNode) + { + /*if the last node is at the same time the first one (1 single node after the init node 0) + then update the last node too */ + + hmdma->FirstLinkedListNodeAddress = 0; + hmdma->LastLinkedListNodeAddress = 0; + hmdma->LinkedListNodeCounter = 0; + + hmdma->Instance->CLAR = 0; + } + else + { + if((uint32_t)hmdma->FirstLinkedListNodeAddress == hmdma->LastLinkedListNodeAddress->CLAR) + { + /* if last node is looping to first (circular list) one update the last node connection */ + hmdma->LastLinkedListNodeAddress->CLAR = pNode->CLAR; + } + + /* if deleting the first node after the initialization + connect the next node to the node 0 by updating + the MDMA channel CLAR register to this node address */ + hmdma->Instance->CLAR = pNode->CLAR; + hmdma->FirstLinkedListNodeAddress = (MDMA_LinkNodeTypeDef *)hmdma->Instance->CLAR; + /* Update the Handle node counter */ + hmdma->LinkedListNodeCounter--; + } + } + else /* Deleting any other node */ + { + /*Deleted node is not the first one : find it */ + ptmpNode = hmdma->FirstLinkedListNodeAddress; + while((counter < hmdma->LinkedListNodeCounter) && (nodeDeleted == 0U)) + { + counter++; + if(ptmpNode->CLAR == ((uint32_t)pNode)) + { + /* if deleting the last node */ + if(pNode == hmdma->LastLinkedListNodeAddress) + { + /*Update the linked list last node address in the handle*/ + hmdma->LastLinkedListNodeAddress = ptmpNode; + } + /* update the next node link after deleting pMDMA_LinkedListNode */ + ptmpNode->CLAR = pNode->CLAR; + nodeDeleted = 1; + /* Update the Handle node counter */ + hmdma->LinkedListNodeCounter--; + } + else + { + ptmpNode = (MDMA_LinkNodeTypeDef *)ptmpNode->CLAR; + } + } + + if(nodeDeleted == 0U) + { + /* last node reashed without finding the node to delete : return error */ + hal_status = HAL_ERROR; + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + hmdma->State = HAL_MDMA_STATE_READY; + + return hal_status; + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + /* Return error status */ + return HAL_BUSY; + } +} + +/** + * @brief Make the linked list circular by connecting the last node to the first. + * @param hmdma : Pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma) +{ + HAL_StatusTypeDef hal_status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* If first and last node are null (no nodes in the list) : return error*/ + if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U)) + { + hal_status = HAL_ERROR; + } + else + { + /* to enable circular mode Last Node should be connected to first node */ + hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress; + } + + } + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + hmdma->State = HAL_MDMA_STATE_READY; + + return hal_status; +} + +/** + * @brief Disable the linked list circular mode by setting the last node connection to null + * @param hmdma : Pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_LinkedList_DisableCircularMode(MDMA_HandleTypeDef *hmdma) +{ + HAL_StatusTypeDef hal_status = HAL_OK; + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* If first and last node are null (no nodes in the list) : return error*/ + if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U)) + { + hal_status = HAL_ERROR; + } + else + { + /* to disable circular mode Last Node should be connected to NULL */ + hmdma->LastLinkedListNodeAddress->CLAR = 0; + } + + } + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + hmdma->State = HAL_MDMA_STATE_READY; + + return hal_status; +} + +/** + * @} + */ + +/** @addtogroup MDMA_Exported_Functions_Group3 + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the source, destination address and data length and Start MDMA transfer + (+) Configure the source, destination address and data length and + Start MDMA transfer with interrupt + (+) Abort MDMA transfer + (+) Poll for transfer complete + (+) Generate a SW request (when Request is set to MDMA_REQUEST_SW) + (+) Handle MDMA interrupt request + +@endverbatim + * @{ + */ + +/** + * @brief Starts the MDMA Transfer. + * @param hmdma : pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param SrcAddress : The source memory Buffer address + * @param DstAddress : The destination memory Buffer address + * @param BlockDataLength : The length of a block transfer in bytes + * @param BlockCount : The number of a blocks to be transfer + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_Start(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount) +{ + /* Check the parameters */ + assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength)); + assert_param(IS_MDMA_BLOCK_COUNT(BlockCount)); + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* Initialize the error code */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_MDMA_DISABLE(hmdma); + + /* Configure the source, destination address and the data length */ + MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount); + + /* Enable the Peripheral */ + __HAL_MDMA_ENABLE(hmdma); + + if(hmdma->Init.Request == MDMA_REQUEST_SW) + { + /* activate If SW request mode*/ + hmdma->Instance->CCR |= MDMA_CCR_SWRQ; + } + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + /* Return error status */ + return HAL_BUSY; + } + + return HAL_OK; +} + +/** + * @brief Starts the MDMA Transfer with interrupts enabled. + * @param hmdma : pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param SrcAddress : The source memory Buffer address + * @param DstAddress : The destination memory Buffer address + * @param BlockDataLength : The length of a block transfer in bytes + * @param BlockCount : The number of a blocks to be transfer + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount) +{ + /* Check the parameters */ + assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength)); + assert_param(IS_MDMA_BLOCK_COUNT(BlockCount)); + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hmdma); + + if(HAL_MDMA_STATE_READY == hmdma->State) + { + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_BUSY; + + /* Initialize the error code */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_MDMA_DISABLE(hmdma); + + /* Configure the source, destination address and the data length */ + MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount); + + /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/ + __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC)); + + if(hmdma->XferBlockCpltCallback != NULL) + { + /* if Block transfer complete Callback is set enable the corresponding IT*/ + __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT); + } + + if(hmdma->XferRepeatBlockCpltCallback != NULL) + { + /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/ + __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT); + } + + if(hmdma->XferBufferCpltCallback != NULL) + { + /* if buffer transfer complete Callback is set enable the corresponding IT*/ + __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC); + } + + /* Enable the Peripheral */ + __HAL_MDMA_ENABLE(hmdma); + + if(hmdma->Init.Request == MDMA_REQUEST_SW) + { + /* activate If SW request mode*/ + hmdma->Instance->CCR |= MDMA_CCR_SWRQ; + } + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + /* Return error status */ + return HAL_BUSY; + } + + return HAL_OK; +} + +/** + * @brief Aborts the MDMA Transfer. + * @param hmdma : pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * + * @note After disabling a MDMA Channel, a check for wait until the MDMA Channel is + * effectively disabled is added. If a Channel is disabled + * while a data transfer is ongoing, the current data will be transferred + * and the Channel will be effectively disabled only after the transfer of + * this single data is finished. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_Abort(MDMA_HandleTypeDef *hmdma) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + if(HAL_MDMA_STATE_BUSY != hmdma->State) + { + hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER; + + /* Process Unlocked */ + __HAL_UNLOCK(hmdma); + + return HAL_ERROR; + } + else + { + /* Disable all the transfer interrupts */ + __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC)); + + /* Disable the channel */ + __HAL_MDMA_DISABLE(hmdma); + + /* Check if the MDMA Channel is effectively disabled */ + while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U) + { + /* Check for the Timeout */ + if( (HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT) + { + /* Update error code */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hmdma); + + /* Change the MDMA state */ + hmdma->State = HAL_MDMA_STATE_ERROR; + + return HAL_ERROR; + } + } + + /* Clear all interrupt flags */ + __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BT | MDMA_FLAG_BRT | MDMA_FLAG_BFTC)); + + /* Process Unlocked */ + __HAL_UNLOCK(hmdma); + + /* Change the MDMA state*/ + hmdma->State = HAL_MDMA_STATE_READY; + } + + return HAL_OK; +} + +/** + * @brief Aborts the MDMA Transfer in Interrupt mode. + * @param hmdma : pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma) +{ + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + if(HAL_MDMA_STATE_BUSY != hmdma->State) + { + /* No transfer ongoing */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER; + + return HAL_ERROR; + } + else + { + /* Set Abort State */ + hmdma->State = HAL_MDMA_STATE_ABORT; + + /* Disable the stream */ + __HAL_MDMA_DISABLE(hmdma); + } + + return HAL_OK; +} + +/** + * @brief Polling for transfer complete. + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param CompleteLevel: Specifies the MDMA level complete. + * @param Timeout: Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_PollForTransfer(MDMA_HandleTypeDef *hmdma, HAL_MDMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout) +{ + uint32_t levelFlag, errorFlag; + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_MDMA_LEVEL_COMPLETE(CompleteLevel)); + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + if(HAL_MDMA_STATE_BUSY != hmdma->State) + { + /* No transfer ongoing */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER; + + return HAL_ERROR; + } + + /* Get the level transfer complete flag */ + levelFlag = ((CompleteLevel == HAL_MDMA_FULL_TRANSFER) ? MDMA_FLAG_CTC : \ + (CompleteLevel == HAL_MDMA_BUFFER_TRANSFER)? MDMA_FLAG_BFTC : \ + (CompleteLevel == HAL_MDMA_BLOCK_TRANSFER) ? MDMA_FLAG_BT : \ + MDMA_FLAG_BRT); + + + /* Get timeout */ + tickstart = HAL_GetTick(); + + while(__HAL_MDMA_GET_FLAG(hmdma, levelFlag) == 0U) + { + if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U)) + { + /* Get the transfer error source flag */ + errorFlag = hmdma->Instance->CESR; + + if((errorFlag & MDMA_CESR_TED) == 0U) + { + /* Update error code : Read Transfer error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER; + } + else + { + /* Update error code : Write Transfer error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER; + } + + if((errorFlag & MDMA_CESR_TEMD) != 0U) + { + /* Update error code : Error Mask Data */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA; + } + + if((errorFlag & MDMA_CESR_TELD) != 0U) + { + /* Update error code : Error Linked list */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST; + } + + if((errorFlag & MDMA_CESR_ASE) != 0U) + { + /* Update error code : Address/Size alignment error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT; + } + + if((errorFlag & MDMA_CESR_BSE) != 0U) + { + /* Update error code : Block Size error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE; + } + + (void) HAL_MDMA_Abort(hmdma); /* if error then abort the current transfer */ + + /* + Note that the Abort function will + - Clear all transfer flags + - Unlock + - Set the State + */ + + return HAL_ERROR; + + } + + /* Check for the Timeout */ + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U)) + { + /* Update error code */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_TIMEOUT; + + (void) HAL_MDMA_Abort(hmdma); /* if timeout then abort the current transfer */ + + /* + Note that the Abort function will + - Clear all transfer flags + - Unlock + - Set the State + */ + + return HAL_ERROR; + } + } + } + + /* Clear the transfer level flag */ + if(CompleteLevel == HAL_MDMA_BUFFER_TRANSFER) + { + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC); + + } + else if(CompleteLevel == HAL_MDMA_BLOCK_TRANSFER) + { + __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_BFTC | MDMA_FLAG_BT)); + + } + else if(CompleteLevel == HAL_MDMA_REPEAT_BLOCK_TRANSFER) + { + __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_BFTC | MDMA_FLAG_BT | MDMA_FLAG_BRT)); + } + else if(CompleteLevel == HAL_MDMA_FULL_TRANSFER) + { + __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC | MDMA_FLAG_CTC)); + + /* Process unlocked */ + __HAL_UNLOCK(hmdma); + + hmdma->State = HAL_MDMA_STATE_READY; + } + else + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief Generate an MDMA SW request trigger to activate the request on the given Channel. + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Stream. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MDMA_GenerateSWRequest(MDMA_HandleTypeDef *hmdma) +{ + uint32_t request_mode; + + /* Check the MDMA peripheral handle */ + if(hmdma == NULL) + { + return HAL_ERROR; + } + + /* Get the softawre request mode */ + request_mode = hmdma->Instance->CTCR & MDMA_CTCR_SWRM; + + if((hmdma->Instance->CCR & MDMA_CCR_EN) == 0U) + { + /* if no Transfer on going (MDMA enable bit not set) return error */ + hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER; + + return HAL_ERROR; + } + else if(((hmdma->Instance->CISR & MDMA_CISR_CRQA) != 0U) || (request_mode == 0U)) + { + /* if an MDMA ongoing request has not yet end or if request mode is not SW request return error */ + hmdma->ErrorCode = HAL_MDMA_ERROR_BUSY; + + return HAL_ERROR; + } + else + { + /* Set the SW request bit to activate the request on the Channel */ + hmdma->Instance->CCR |= MDMA_CCR_SWRQ; + + return HAL_OK; + } +} + +/** + * @brief Handles MDMA interrupt request. + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval None + */ +void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma) +{ + __IO uint32_t count = 0; + uint32_t timeout = SystemCoreClock / 9600U; + + uint32_t generalIntFlag, errorFlag; + + /* General Interrupt Flag management ****************************************/ + generalIntFlag = 1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU); + if((MDMA->GISR0 & generalIntFlag) == 0U) + { + return; /* the General interrupt flag for the current channel is down , nothing to do */ + } + + /* Transfer Error Interrupt management ***************************************/ + if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U)) + { + if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U) + { + /* Disable the transfer error interrupt */ + __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE); + + /* Get the transfer error source flag */ + errorFlag = hmdma->Instance->CESR; + + if((errorFlag & MDMA_CESR_TED) == 0U) + { + /* Update error code : Read Transfer error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER; + } + else + { + /* Update error code : Write Transfer error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER; + } + + if((errorFlag & MDMA_CESR_TEMD) != 0U) + { + /* Update error code : Error Mask Data */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA; + } + + if((errorFlag & MDMA_CESR_TELD) != 0U) + { + /* Update error code : Error Linked list */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST; + } + + if((errorFlag & MDMA_CESR_ASE) != 0U) + { + /* Update error code : Address/Size alignment error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT; + } + + if((errorFlag & MDMA_CESR_BSE) != 0U) + { + /* Update error code : Block Size error error */ + hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE; + } + + /* Clear the transfer error flags */ + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE); + } + } + + /* Buffer Transfer Complete Interrupt management ******************************/ + if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U)) + { + if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U) + { + /* Clear the buffer transfer complete flag */ + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC); + + if(hmdma->XferBufferCpltCallback != NULL) + { + /* Buffer transfer callback */ + hmdma->XferBufferCpltCallback(hmdma); + } + } + } + + /* Block Transfer Complete Interrupt management ******************************/ + if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U)) + { + if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U) + { + /* Clear the block transfer complete flag */ + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT); + + if(hmdma->XferBlockCpltCallback != NULL) + { + /* Block transfer callback */ + hmdma->XferBlockCpltCallback(hmdma); + } + } + } + + /* Repeated Block Transfer Complete Interrupt management ******************************/ + if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U)) + { + if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U) + { + /* Clear the repeat block transfer complete flag */ + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT); + + if(hmdma->XferRepeatBlockCpltCallback != NULL) + { + /* Repeated Block transfer callback */ + hmdma->XferRepeatBlockCpltCallback(hmdma); + } + } + } + + /* Channel Transfer Complete Interrupt management ***********************************/ + if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U)) + { + if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U) + { + /* Disable all the transfer interrupts */ + __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC)); + + if(HAL_MDMA_STATE_ABORT == hmdma->State) + { + /* Process Unlocked */ + __HAL_UNLOCK(hmdma); + + /* Change the DMA state */ + hmdma->State = HAL_MDMA_STATE_READY; + + if(hmdma->XferAbortCallback != NULL) + { + hmdma->XferAbortCallback(hmdma); + } + return; + } + + /* Clear the Channel Transfer Complete flag */ + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC); + + /* Process Unlocked */ + __HAL_UNLOCK(hmdma); + + /* Change MDMA peripheral state */ + hmdma->State = HAL_MDMA_STATE_READY; + + if(hmdma->XferCpltCallback != NULL) + { + /* Channel Transfer Complete callback */ + hmdma->XferCpltCallback(hmdma); + } + } + } + + /* manage error case */ + if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE) + { + hmdma->State = HAL_MDMA_STATE_ABORT; + + /* Disable the channel */ + __HAL_MDMA_DISABLE(hmdma); + + do + { + if (++count > timeout) + { + break; + } + } + while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U); + + /* Process Unlocked */ + __HAL_UNLOCK(hmdma); + + if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U) + { + /* Change the MDMA state to error if MDMA disable fails */ + hmdma->State = HAL_MDMA_STATE_ERROR; + } + else + { + /* Change the MDMA state to Ready if MDMA disable success */ + hmdma->State = HAL_MDMA_STATE_READY; + } + + + if (hmdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hmdma->XferErrorCallback(hmdma); + } + } +} + +/** + * @} + */ + +/** @addtogroup MDMA_Exported_Functions_Group4 + * +@verbatim + =============================================================================== + ##### State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Check the MDMA state + (+) Get error code + +@endverbatim + * @{ + */ + +/** + * @brief Returns the MDMA state. + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval HAL state + */ +HAL_MDMA_StateTypeDef HAL_MDMA_GetState(MDMA_HandleTypeDef *hmdma) +{ + return hmdma->State; +} + +/** + * @brief Return the MDMA error code + * @param hmdma : pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval MDMA Error Code + */ +uint32_t HAL_MDMA_GetError(MDMA_HandleTypeDef *hmdma) +{ + return hmdma->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup MDMA_Private_Functions + * @{ + */ + +/** + * @brief Sets the MDMA Transfer parameter. + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @param SrcAddress: The source memory Buffer address + * @param DstAddress: The destination memory Buffer address + * @param BlockDataLength : The length of a block transfer in bytes + * @param BlockCount: The number of blocks to be transferred + * @retval HAL status + */ +static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount) +{ + uint32_t addressMask; + + /* Configure the MDMA Channel data length */ + MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT)); + + /* Configure the MDMA block repeat count */ + MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC); + + /* Clear all interrupt flags */ + __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF); + + /* Configure MDMA Channel destination address */ + hmdma->Instance->CDAR = DstAddress; + + /* Configure MDMA Channel Source address */ + hmdma->Instance->CSAR = SrcAddress; + + addressMask = SrcAddress & 0xFF000000U; + if((addressMask == 0x20000000U) || (addressMask == 0x00000000U)) + { + /*The AHBSbus is used as source (read operation) on channel x */ + hmdma->Instance->CTBR |= MDMA_CTBR_SBUS; + } + else + { + /*The AXI bus is used as source (read operation) on channel x */ + hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS); + } + + addressMask = DstAddress & 0xFF000000U; + if((addressMask == 0x20000000U) || (addressMask == 0x00000000U)) + { + /*The AHB bus is used as destination (write operation) on channel x */ + hmdma->Instance->CTBR |= MDMA_CTBR_DBUS; + } + else + { + /*The AXI bus is used as destination (write operation) on channel x */ + hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS); + } + + /* Set the linked list register to the first node of the list */ + hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress; +} + +/** + * @brief Initializes the MDMA handle according to the specified + * parameters in the MDMA_InitTypeDef + * @param hmdma: pointer to a MDMA_HandleTypeDef structure that contains + * the configuration information for the specified MDMA Channel. + * @retval None + */ +static void MDMA_Init(MDMA_HandleTypeDef *hmdma) +{ + uint32_t blockoffset; + + /* Prepare the MDMA Channel configuration */ + hmdma->Instance->CCR = hmdma->Init.Priority | hmdma->Init.Endianness; + + /* Write new CTCR Register value */ + hmdma->Instance->CTCR = hmdma->Init.SourceInc | hmdma->Init.DestinationInc | \ + hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize | \ + hmdma->Init.DataAlignment | hmdma->Init.SourceBurst | \ + hmdma->Init.DestBurst | \ + ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \ + hmdma->Init.TransferTriggerMode; + + /* If SW request set the CTCR register to SW Request Mode */ + if(hmdma->Init.Request == MDMA_REQUEST_SW) + { + /* + -If the request is done by SW : BWM could be set to 1 or 0. + -If the request is done by a peripheral : + If mask address not set (0) => BWM must be set to 0 + If mask address set (different than 0) => BWM could be set to 1 or 0 + */ + hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM); + } + + /* Reset CBNDTR Register */ + hmdma->Instance->CBNDTR = 0; + + /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */ + if(hmdma->Init.SourceBlockAddressOffset < 0) + { + hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM; + /* Write new CBRUR Register value : source repeat block offset */ + blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset); + hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU); + } + else + { + /* Write new CBRUR Register value : source repeat block offset */ + hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU); + } + + /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */ + if(hmdma->Init.DestBlockAddressOffset < 0) + { + hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM; + /* Write new CBRUR Register value : destination repeat block offset */ + blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset); + hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos); + } + else + { + /*write new CBRUR Register value : destination repeat block offset */ + hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos); + } + + /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */ + if(hmdma->Init.Request != MDMA_REQUEST_SW) + { + /* Set the HW request in CTRB register */ + hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL; + } + else /* SW request : reset the CTBR register */ + { + hmdma->Instance->CTBR = 0; + } + + /* Write Link Address Register */ + hmdma->Instance->CLAR = 0; +} + +/** + * @} + */ + +#endif /* HAL_MDMA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c new file mode 100644 index 0000000..d009ee1 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_ospi.c @@ -0,0 +1,3165 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_ospi.c + * @author MCD Application Team + * @brief OSPI HAL module driver. + This file provides firmware functions to manage the following + functionalities of the OctoSPI interface (OSPI). + + Initialization and de-initialization functions + + Hyperbus configuration + + Indirect functional mode management + + Memory-mapped functional mode management + + Auto-polling functional mode management + + Interrupts and flags management + + DMA channel configuration for indirect functional mode + + Errors management and abort functionality + + IO manager configuration + + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + *** Initialization *** + ====================== + [..] + As prerequisite, fill in the HAL_OSPI_MspInit() : + (+) Enable OctoSPI and OctoSPIM clocks interface with __HAL_RCC_OSPIx_CLK_ENABLE(). + (+) Reset OctoSPI Peripheral with __HAL_RCC_OSPIx_FORCE_RESET() and __HAL_RCC_OSPIx_RELEASE_RESET(). + (+) Enable the clocks for the OctoSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE(). + (+) Configure these OctoSPI pins in alternate mode using HAL_GPIO_Init(). + (+) If interrupt or DMA mode is used, enable and configure OctoSPI global + interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ(). + (+) If DMA mode is used, enable the clocks for the OctoSPI DMA channel + with __HAL_RCC_DMAx_CLK_ENABLE(), configure DMA with HAL_DMA_Init(), + link it with OctoSPI handle using __HAL_LINKDMA(), enable and configure + DMA channel global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ(). + [..] + Configure the fifo threshold, the dual-quad mode, the memory type, the + device size, the CS high time, the free running clock, the clock mode, + the wrap size, the clock prescaler, the sample shifting, the hold delay + and the CS boundary using the HAL_OSPI_Init() function. + [..] + When using Hyperbus, configure the RW recovery time, the access time, + the write latency and the latency mode unsing the HAL_OSPI_HyperbusCfg() + function. + + *** Indirect functional mode *** + ================================ + [..] + In regular mode, configure the command sequence using the HAL_OSPI_Command() + or HAL_OSPI_Command_IT() functions : + (+) Instruction phase : the mode used and if present the size, the instruction + opcode and the DTR mode. + (+) Address phase : the mode used and if present the size, the address + value and the DTR mode. + (+) Alternate-bytes phase : the mode used and if present the size, the + alternate bytes values and the DTR mode. + (+) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase). + (+) Data phase : the mode used and if present the number of bytes and the DTR mode. + (+) Data strobe (DQS) mode : the activation (or not) of this mode + (+) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode. + (+) Flash identifier : in dual-quad mode, indicates which flash is concerned + (+) Operation type : always common configuration + [..] + In Hyperbus mode, configure the command sequence using the HAL_OSPI_HyperbusCmd() + function : + (+) Address space : indicate if the access will be done in register or memory + (+) Address size + (+) Number of data + (+) Data strobe (DQS) mode : the activation (or not) of this mode + [..] + If no data is required for the command (only for regular mode, not for + Hyperbus mode), it is sent directly to the memory : + (+) In polling mode, the output of the function is done when the transfer is complete. + (+) In interrupt mode, HAL_OSPI_CmdCpltCallback() will be called when the transfer is complete. + [..] + For the indirect write mode, use HAL_OSPI_Transmit(), HAL_OSPI_Transmit_DMA() or + HAL_OSPI_Transmit_IT() after the command configuration : + (+) In polling mode, the output of the function is done when the transfer is complete. + (+) In interrupt mode, HAL_OSPI_FifoThresholdCallback() will be called when the fifo threshold + is reached and HAL_OSPI_TxCpltCallback() will be called when the transfer is complete. + (+) In DMA mode, HAL_OSPI_TxHalfCpltCallback() will be called at the half transfer and + HAL_OSPI_TxCpltCallback() will be called when the transfer is complete. + [..] + For the indirect read mode, use HAL_OSPI_Receive(), HAL_OSPI_Receive_DMA() or + HAL_OSPI_Receive_IT() after the command configuration : + (+) In polling mode, the output of the function is done when the transfer is complete. + (+) In interrupt mode, HAL_OSPI_FifoThresholdCallback() will be called when the fifo threshold + is reached and HAL_OSPI_RxCpltCallback() will be called when the transfer is complete. + (+) In DMA mode, HAL_OSPI_RxHalfCpltCallback() will be called at the half transfer and + HAL_OSPI_RxCpltCallback() will be called when the transfer is complete. + + *** Auto-polling functional mode *** + ==================================== + [..] + Configure the command sequence by the same way than the indirect mode + [..] + Configure the auto-polling functional mode using the HAL_OSPI_AutoPolling() + or HAL_OSPI_AutoPolling_IT() functions : + (+) The size of the status bytes, the match value, the mask used, the match mode (OR/AND), + the polling interval and the automatic stop activation. + [..] + After the configuration : + (+) In polling mode, the output of the function is done when the status match is reached. The + automatic stop is activated to avoid an infinite loop. + (+) In interrupt mode, HAL_OSPI_StatusMatchCallback() will be called each time the status match is reached. + + *** MDMA functional mode *** + ==================================== + [..] + Configure the SourceInc and DestinationInc of MDMA parameters in the HAL_OSPI_MspInit() function : + (+) MDMA settings for write operation : + (++) The DestinationInc should be MDMA_DEST_INC_DISABLE + (++) The SourceInc must be a value of @ref MDMA_Source_increment_mode (Except the MDMA_SRC_INC_DOUBLEWORD). + (++) The SourceDataSize must be a value of @ref MDMA Source data size (Except the MDMA_SRC_DATASIZE_DOUBLEWORD) + aligned with @ref MDMA_Source_increment_mode . + (++) The DestDataSize must be a value of @ref MDMA Destination data size (Except the MDMA_DEST_DATASIZE_DOUBLEWORD) + (+) MDMA settings for read operation : + (++) The SourceInc should be MDMA_SRC_INC_DISABLE + (++) The DestinationInc must be a value of @ref MDMA_Destination_increment_mode (Except the MDMA_DEST_INC_DOUBLEWORD). + (++) The SourceDataSize must be a value of @ref MDMA Source data size (Except the MDMA_SRC_DATASIZE_DOUBLEWORD) . + (++) The DestDataSize must be a value of @ref MDMA Destination data size (Except the MDMA_DEST_DATASIZE_DOUBLEWORD) + aligned with @ref MDMA_Destination_increment_mode. + (+) The buffer Transfer Length (BufferTransferLength) = number of bytes in the FIFO (FifoThreshold) of the Octospi. + [..] + In case of wrong MDMA setting + (+) For write operation : + (++) If the DestinationInc is different to MDMA_DEST_INC_DISABLE , it will be disabled by the HAL_OSPI_Transmit_DMA(). + (+) For read operation : + (++) If the SourceInc is not set to MDMA_SRC_INC_DISABLE , it will be disabled by the HAL_OSPI_Receive_DMA(). + + *** Memory-mapped functional mode *** + ===================================== + [..] + Configure the command sequence by the same way than the indirect mode except + for the operation type in regular mode : + (+) Operation type equals to read configuration : the command configuration + applies to read access in memory-mapped mode + (+) Operation type equals to write configuration : the command configuration + applies to write access in memory-mapped mode + (+) Both read and write configuration should be performed before activating + memory-mapped mode + [..] + Configure the memory-mapped functional mode using the HAL_OSPI_MemoryMapped() + functions : + (+) The timeout activation and the timeout period. + [..] + After the configuration, the OctoSPI will be used as soon as an access on the AHB is done on + the address range. HAL_OSPI_TimeOutCallback() will be called when the timeout expires. + + *** Errors management and abort functionality *** + ================================================= + [..] + HAL_OSPI_GetError() function gives the error raised during the last operation. + [..] + HAL_OSPI_Abort() and HAL_OSPI_AbortIT() functions aborts any on-going operation and + flushes the fifo : + (+) In polling mode, the output of the function is done when the transfer + complete bit is set and the busy bit cleared. + (+) In interrupt mode, HAL_OSPI_AbortCpltCallback() will be called when + the transfer complete bit is set. + + *** Control functions *** + ========================= + [..] + HAL_OSPI_GetState() function gives the current state of the HAL OctoSPI driver. + [..] + HAL_OSPI_SetTimeout() function configures the timeout value used in the driver. + [..] + HAL_OSPI_SetFifoThreshold() function configures the threshold on the Fifo of the OSPI Peripheral. + [..] + HAL_OSPI_GetFifoThreshold() function gives the current of the Fifo's threshold + + *** IO manager configuration functions *** + ========================================== + [..] + HAL_OSPIM_Config() function configures the IO manager for the OctoSPI instance. + + *** Callback registration *** + ============================================= + [..] + The compilation define USE_HAL_OSPI_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use function HAL_OSPI_RegisterCallback() to register a user callback, + it allows to register following callbacks: + (+) ErrorCallback : callback when error occurs. + (+) AbortCpltCallback : callback when abort is completed. + (+) FifoThresholdCallback : callback when the fifo threshold is reached. + (+) CmdCpltCallback : callback when a command without data is completed. + (+) RxCpltCallback : callback when a reception transfer is completed. + (+) TxCpltCallback : callback when a transmission transfer is completed. + (+) RxHalfCpltCallback : callback when half of the reception transfer is completed. + (+) TxHalfCpltCallback : callback when half of the transmission transfer is completed. + (+) StatusMatchCallback : callback when a status match occurs. + (+) TimeOutCallback : callback when the timeout perioed expires. + (+) MspInitCallback : OSPI MspInit. + (+) MspDeInitCallback : OSPI MspDeInit. + [..] + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function HAL_OSPI_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. It allows to reset following callbacks: + (+) ErrorCallback : callback when error occurs. + (+) AbortCpltCallback : callback when abort is completed. + (+) FifoThresholdCallback : callback when the fifo threshold is reached. + (+) CmdCpltCallback : callback when a command without data is completed. + (+) RxCpltCallback : callback when a reception transfer is completed. + (+) TxCpltCallback : callback when a transmission transfer is completed. + (+) RxHalfCpltCallback : callback when half of the reception transfer is completed. + (+) TxHalfCpltCallback : callback when half of the transmission transfer is completed. + (+) StatusMatchCallback : callback when a status match occurs. + (+) TimeOutCallback : callback when the timeout perioed expires. + (+) MspInitCallback : OSPI MspInit. + (+) MspDeInitCallback : OSPI MspDeInit. + [..] + This function) takes as parameters the HAL peripheral handle and the Callback ID. + + [..] + By default, after the HAL_OSPI_Init() and if the state is HAL_OSPI_STATE_RESET + all callbacks are reset to the corresponding legacy weak (surcharged) functions. + Exception done for MspInit and MspDeInit callbacks that are respectively + reset to the legacy weak (surcharged) functions in the HAL_OSPI_Init() + and HAL_OSPI_DeInit() only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the HAL_OSPI_Init() and HAL_OSPI_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) + + [..] + Callbacks can be registered/unregistered in READY state only. + Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered + in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used + during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using HAL_OSPI_RegisterCallback() before calling HAL_OSPI_DeInit() + or HAL_OSPI_Init() function. + + [..] + When The compilation define USE_HAL_OSPI_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +#if defined(OCTOSPI) || defined(OCTOSPI1) || defined(OCTOSPI2) + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup OSPI OSPI + * @brief OSPI HAL module driver + * @{ + */ + +#ifdef HAL_OSPI_MODULE_ENABLED + +/** + @cond 0 + */ +/* Private typedef -----------------------------------------------------------*/ + +/* Private define ------------------------------------------------------------*/ +#define OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE ((uint32_t)0x00000000) /*!< Indirect write mode */ +#define OSPI_FUNCTIONAL_MODE_INDIRECT_READ ((uint32_t)OCTOSPI_CR_FMODE_0) /*!< Indirect read mode */ +#define OSPI_FUNCTIONAL_MODE_AUTO_POLLING ((uint32_t)OCTOSPI_CR_FMODE_1) /*!< Automatic polling mode */ +#define OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED ((uint32_t)OCTOSPI_CR_FMODE) /*!< Memory-mapped mode */ + +#define OSPI_CFG_STATE_MASK 0x00000004U +#define OSPI_BUSY_STATE_MASK 0x00000008U + +#define OSPI_NB_INSTANCE 2U +#define OSPI_IOM_NB_PORTS 2U +#define OSPI_IOM_PORT_MASK 0x1U + +/* Private macro -------------------------------------------------------------*/ +#define IS_OSPI_FUNCTIONAL_MODE(MODE) (((MODE) == OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE) || \ + ((MODE) == OSPI_FUNCTIONAL_MODE_INDIRECT_READ) || \ + ((MODE) == OSPI_FUNCTIONAL_MODE_AUTO_POLLING) || \ + ((MODE) == OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)) + +/* Private variables ---------------------------------------------------------*/ + +/* Private function prototypes -----------------------------------------------*/ +static void OSPI_DMACplt (MDMA_HandleTypeDef *hmdma); +static void OSPI_DMAError (MDMA_HandleTypeDef *hmdma); +static void OSPI_DMAAbortCplt (MDMA_HandleTypeDef *hmdma); +static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag, FlagStatus State, + uint32_t Tickstart, uint32_t Timeout); +static HAL_StatusTypeDef OSPI_ConfigCmd (OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd); +static HAL_StatusTypeDef OSPIM_GetConfig (uint8_t instance_nb, OSPIM_CfgTypeDef *cfg); +/** + @endcond + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup OSPI_Exported_Functions OSPI Exported Functions + * @{ + */ + +/** @defgroup OSPI_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim +=============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to : + (+) Initialize the OctoSPI. + (+) De-initialize the OctoSPI. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the OSPI mode according to the specified parameters + * in the OSPI_InitTypeDef and initialize the associated handle. + * @param hospi : OSPI handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tickstart = HAL_GetTick(); + + /* Check the OSPI handle allocation */ + if (hospi == NULL) + { + status = HAL_ERROR; + /* No error code can be set set as the handler is null */ + } + else + { + /* Check the parameters of the initialization structure */ + assert_param(IS_OSPI_FIFO_THRESHOLD (hospi->Init.FifoThreshold)); + assert_param(IS_OSPI_DUALQUAD_MODE (hospi->Init.DualQuad)); + assert_param(IS_OSPI_MEMORY_TYPE (hospi->Init.MemoryType)); + assert_param(IS_OSPI_DEVICE_SIZE (hospi->Init.DeviceSize)); + assert_param(IS_OSPI_CS_HIGH_TIME (hospi->Init.ChipSelectHighTime)); + assert_param(IS_OSPI_FREE_RUN_CLK (hospi->Init.FreeRunningClock)); + assert_param(IS_OSPI_CLOCK_MODE (hospi->Init.ClockMode)); + assert_param(IS_OSPI_WRAP_SIZE (hospi->Init.WrapSize)); + assert_param(IS_OSPI_CLK_PRESCALER (hospi->Init.ClockPrescaler)); + assert_param(IS_OSPI_SAMPLE_SHIFTING(hospi->Init.SampleShifting)); + assert_param(IS_OSPI_DHQC (hospi->Init.DelayHoldQuarterCycle)); + assert_param(IS_OSPI_CS_BOUNDARY (hospi->Init.ChipSelectBoundary)); + assert_param(IS_OSPI_DLYBYP (hospi->Init.DelayBlockBypass)); + assert_param(IS_OSPI_MAXTRAN (hospi->Init.MaxTran)); + + /* Initialize error code */ + hospi->ErrorCode = HAL_OSPI_ERROR_NONE; + + /* Check if the state is the reset state */ + if (hospi->State == HAL_OSPI_STATE_RESET) + { +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + /* Reset Callback pointers in HAL_OSPI_STATE_RESET only */ + hospi->ErrorCallback = HAL_OSPI_ErrorCallback; + hospi->AbortCpltCallback = HAL_OSPI_AbortCpltCallback; + hospi->FifoThresholdCallback = HAL_OSPI_FifoThresholdCallback; + hospi->CmdCpltCallback = HAL_OSPI_CmdCpltCallback; + hospi->RxCpltCallback = HAL_OSPI_RxCpltCallback; + hospi->TxCpltCallback = HAL_OSPI_TxCpltCallback; + hospi->RxHalfCpltCallback = HAL_OSPI_RxHalfCpltCallback; + hospi->TxHalfCpltCallback = HAL_OSPI_TxHalfCpltCallback; + hospi->StatusMatchCallback = HAL_OSPI_StatusMatchCallback; + hospi->TimeOutCallback = HAL_OSPI_TimeOutCallback; + + if(hospi->MspInitCallback == NULL) + { + hospi->MspInitCallback = HAL_OSPI_MspInit; + } + + /* Init the low level hardware */ + hospi->MspInitCallback(hospi); +#else + /* Initialization of the low level hardware */ + HAL_OSPI_MspInit(hospi); +#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + + /* Configure the default timeout for the OSPI memory access */ + (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE); + + /* Configure memory type, device size, chip select high time, delay block bypass, + free running clock, clock mode */ + MODIFY_REG(hospi->Instance->DCR1, + (OCTOSPI_DCR1_MTYP | OCTOSPI_DCR1_DEVSIZE | OCTOSPI_DCR1_CSHT | OCTOSPI_DCR1_DLYBYP | + OCTOSPI_DCR1_FRCK | OCTOSPI_DCR1_CKMODE), + (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) | + ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) | + hospi->Init.DelayBlockBypass | hospi->Init.ClockMode)); + + /* Configure wrap size */ + MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize); + + /* Configure chip select boundary and maximum transfer */ + hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) | + (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos)); + + /* Configure refresh */ + hospi->Instance->DCR4 = hospi->Init.Refresh; + + /* Configure FIFO threshold */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos)); + + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout); + + if (status == HAL_OK) + { + /* Configure clock prescaler */ + MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER, + ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos)); + + /* Configure Dual Quad mode */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad); + + /* Configure sample shifting and delay hold quarter cycle */ + MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC), + (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle)); + + /* Enable OctoSPI */ + __HAL_OSPI_ENABLE(hospi); + + /* Enable free running clock if needed : must be done after OSPI enable */ + if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE) + { + SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK); + } + + /* Initialize the OSPI state */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + { + hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT; + } + else + { + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Initialize the OSPI MSP. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_MspInit(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_OSPI_MspInit can be implemented in the user file + */ +} + +/** + * @brief De-Initialize the OSPI peripheral. + * @param hospi : OSPI handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the OSPI handle allocation */ + if (hospi == NULL) + { + status = HAL_ERROR; + /* No error code can be set set as the handler is null */ + } + else + { + /* Disable OctoSPI */ + __HAL_OSPI_DISABLE(hospi); + + /* Disable free running clock if needed : must be done after OSPI disable */ + CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK); + +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + if(hospi->MspDeInitCallback == NULL) + { + hospi->MspDeInitCallback = HAL_OSPI_MspDeInit; + } + + /* DeInit the low level hardware */ + hospi->MspDeInitCallback(hospi); +#else + /* De-initialize the low-level hardware */ + HAL_OSPI_MspDeInit(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + + /* Reset the driver state */ + hospi->State = HAL_OSPI_STATE_RESET; + } + + return status; +} + +/** + * @brief DeInitialize the OSPI MSP. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_OSPI_MspDeInit can be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup OSPI_Exported_Functions_Group2 Input and Output operation functions + * @brief OSPI Transmit/Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to : + (+) Handle the interrupts. + (+) Handle the command sequence (regular and Hyperbus). + (+) Handle the Hyperbus configuration. + (+) Transmit data in blocking, interrupt or DMA mode. + (+) Receive data in blocking, interrupt or DMA mode. + (+) Manage the auto-polling functional mode. + (+) Manage the memory-mapped functional mode. + +@endverbatim + * @{ + */ + +/** + * @brief Handle OSPI interrupt request. + * @param hospi : OSPI handle + * @retval None + */ +void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi) +{ + __IO uint32_t *data_reg = &hospi->Instance->DR; + uint32_t flag = hospi->Instance->SR; + uint32_t itsource = hospi->Instance->CR; + uint32_t currentstate = hospi->State; + + /* OctoSPI fifo threshold interrupt occurred -------------------------------*/ + if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U)) + { + if (currentstate == HAL_OSPI_STATE_BUSY_TX) + { + /* Write a data in the fifo */ + *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr; + hospi->pBuffPtr++; + hospi->XferCount--; + } + else if (currentstate == HAL_OSPI_STATE_BUSY_RX) + { + /* Read a data from the fifo */ + *hospi->pBuffPtr = *((__IO uint8_t *)data_reg); + hospi->pBuffPtr++; + hospi->XferCount--; + } + else + { + /* Nothing to do */ + } + + if (hospi->XferCount == 0U) + { + /* All data have been received or transmitted for the transfer */ + /* Disable fifo threshold interrupt */ + __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT); + } + + /* Fifo threshold callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->FifoThresholdCallback(hospi); +#else + HAL_OSPI_FifoThresholdCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/ + } + /* OctoSPI transfer complete interrupt occurred ----------------------------*/ + else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U)) + { + if (currentstate == HAL_OSPI_STATE_BUSY_RX) + { + if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U)) + { + /* Read the last data received in the fifo */ + *hospi->pBuffPtr = *((__IO uint8_t *)data_reg); + hospi->pBuffPtr++; + hospi->XferCount--; + } + else if(hospi->XferCount == 0U) + { + /* Clear flag */ + hospi->Instance->FCR = HAL_OSPI_FLAG_TC; + + /* Disable the interrupts */ + __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* RX complete callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->RxCpltCallback(hospi); +#else + HAL_OSPI_RxCpltCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + else + { + /* Nothing to do */ + } + } + else + { + /* Clear flag */ + hospi->Instance->FCR = HAL_OSPI_FLAG_TC; + + /* Disable the interrupts */ + __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + if (currentstate == HAL_OSPI_STATE_BUSY_TX) + { + /* TX complete callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->TxCpltCallback(hospi); +#else + HAL_OSPI_TxCpltCallback(hospi); +#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + else if (currentstate == HAL_OSPI_STATE_BUSY_CMD) + { + /* Command complete callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->CmdCpltCallback(hospi); +#else + HAL_OSPI_CmdCpltCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + else if (currentstate == HAL_OSPI_STATE_ABORT) + { + if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE) + { + /* Abort called by the user */ + /* Abort complete callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->AbortCpltCallback(hospi); +#else + HAL_OSPI_AbortCpltCallback(hospi); +#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/ + } + else + { + /* Abort due to an error (eg : DMA error) */ + /* Error callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->ErrorCallback(hospi); +#else + HAL_OSPI_ErrorCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + } + else + { + /* Nothing to do */ + } + } + } + /* OctoSPI status match interrupt occurred ---------------------------------*/ + else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U)) + { + /* Clear flag */ + hospi->Instance->FCR = HAL_OSPI_FLAG_SM; + + /* Check if automatic poll mode stop is activated */ + if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U) + { + /* Disable the interrupts */ + __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + } + + /* Status match callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->StatusMatchCallback(hospi); +#else + HAL_OSPI_StatusMatchCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + /* OctoSPI transfer error interrupt occurred -------------------------------*/ + else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U)) + { + /* Clear flag */ + hospi->Instance->FCR = HAL_OSPI_FLAG_TE; + + /* Disable all interrupts */ + __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE)); + + /* Set error code */ + hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER; + + /* Check if the DMA is enabled */ + if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer on the OctoSPI side */ + CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN); + + /* Disable the DMA transfer on the DMA side */ + hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt; + if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK) + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Error callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->ErrorCallback(hospi); +#else + HAL_OSPI_ErrorCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/ + } + } + else + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Error callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->ErrorCallback(hospi); +#else + HAL_OSPI_ErrorCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + } + /* OctoSPI timeout interrupt occurred --------------------------------------*/ + else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U)) + { + /* Clear flag */ + hospi->Instance->FCR = HAL_OSPI_FLAG_TO; + + /* Timeout callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->TimeOutCallback(hospi); +#else + HAL_OSPI_TimeOutCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief Set the command configuration. + * @param hospi : OSPI handle + * @param cmd : structure that contains the command configuration information + * @param Timeout : Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t state; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters of the command structure */ + assert_param(IS_OSPI_OPERATION_TYPE(cmd->OperationType)); + + if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE) + { + assert_param(IS_OSPI_FLASH_ID(cmd->FlashId)); + } + + assert_param(IS_OSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE) + { + assert_param(IS_OSPI_INSTRUCTION_SIZE (cmd->InstructionSize)); + assert_param(IS_OSPI_INSTRUCTION_DTR_MODE(cmd->InstructionDtrMode)); + } + + assert_param(IS_OSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE) + { + assert_param(IS_OSPI_ADDRESS_SIZE (cmd->AddressSize)); + assert_param(IS_OSPI_ADDRESS_DTR_MODE(cmd->AddressDtrMode)); + } + + assert_param(IS_OSPI_ALT_BYTES_MODE(cmd->AlternateBytesMode)); + if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_OSPI_ALT_BYTES_SIZE (cmd->AlternateBytesSize)); + assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode)); + } + + assert_param(IS_OSPI_DATA_MODE(cmd->DataMode)); + if (cmd->DataMode != HAL_OSPI_DATA_NONE) + { + if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG) + { + assert_param(IS_OSPI_NUMBER_DATA (cmd->NbData)); + } + assert_param(IS_OSPI_DATA_DTR_MODE(cmd->DataDtrMode)); + assert_param(IS_OSPI_DUMMY_CYCLES (cmd->DummyCycles)); + } + + assert_param(IS_OSPI_DQS_MODE (cmd->DQSMode)); + assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); + + /* Check the state of the driver */ + state = hospi->State; + if (((state == HAL_OSPI_STATE_READY) && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) || + ((state == HAL_OSPI_STATE_READ_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG) + || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) || + ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG) || + (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)))) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Initialize error code */ + hospi->ErrorCode = HAL_OSPI_ERROR_NONE; + + /* Configure the registers */ + status = OSPI_ConfigCmd(hospi, cmd); + + if (status == HAL_OK) + { + if (cmd->DataMode == HAL_OSPI_DATA_NONE) + { + /* When there is no data phase, the transfer start as soon as the configuration is done + so wait until TC flag is set to go back in idle state */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout); + + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC); + } + else + { + /* Update the state */ + if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG) + { + hospi->State = HAL_OSPI_STATE_CMD_CFG; + } + else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG) + { + if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG) + { + hospi->State = HAL_OSPI_STATE_CMD_CFG; + } + else + { + hospi->State = HAL_OSPI_STATE_READ_CMD_CFG; + } + } + else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG) + { + if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG) + { + hospi->State = HAL_OSPI_STATE_CMD_CFG; + } + else + { + hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG; + } + } + else + { + /* Wrap configuration, no state change */ + } + } + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Set the command configuration in interrupt mode. + * @param hospi : OSPI handle + * @param cmd : structure that contains the command configuration information + * @note This function is used only in Indirect Read or Write Modes + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Command_IT(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters of the command structure */ + assert_param(IS_OSPI_OPERATION_TYPE(cmd->OperationType)); + + if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE) + { + assert_param(IS_OSPI_FLASH_ID(cmd->FlashId)); + } + + assert_param(IS_OSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE) + { + assert_param(IS_OSPI_INSTRUCTION_SIZE (cmd->InstructionSize)); + assert_param(IS_OSPI_INSTRUCTION_DTR_MODE(cmd->InstructionDtrMode)); + } + + assert_param(IS_OSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE) + { + assert_param(IS_OSPI_ADDRESS_SIZE (cmd->AddressSize)); + assert_param(IS_OSPI_ADDRESS_DTR_MODE(cmd->AddressDtrMode)); + } + + assert_param(IS_OSPI_ALT_BYTES_MODE(cmd->AlternateBytesMode)); + if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_OSPI_ALT_BYTES_SIZE (cmd->AlternateBytesSize)); + assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode)); + } + + assert_param(IS_OSPI_DATA_MODE(cmd->DataMode)); + if (cmd->DataMode != HAL_OSPI_DATA_NONE) + { + assert_param(IS_OSPI_NUMBER_DATA (cmd->NbData)); + assert_param(IS_OSPI_DATA_DTR_MODE(cmd->DataDtrMode)); + assert_param(IS_OSPI_DUMMY_CYCLES (cmd->DummyCycles)); + } + + assert_param(IS_OSPI_DQS_MODE (cmd->DQSMode)); + assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); + + /* Check the state of the driver */ + if ((hospi->State == HAL_OSPI_STATE_READY) && (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG) && + (cmd->DataMode == HAL_OSPI_DATA_NONE) && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout); + + if (status == HAL_OK) + { + /* Initialize error code */ + hospi->ErrorCode = HAL_OSPI_ERROR_NONE; + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC); + + /* Configure the registers */ + status = OSPI_ConfigCmd(hospi, cmd); + + if (status == HAL_OK) + { + /* Update the state */ + hospi->State = HAL_OSPI_STATE_BUSY_CMD; + + /* Enable the transfer complete and transfer error interrupts */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_TE); + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the Hyperbus parameters. + * @param hospi : OSPI handle + * @param cfg : Structure containing the Hyperbus configuration + * @param Timeout : Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_HyperbusCfg(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCfgTypeDef *cfg, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t state; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters of the hyperbus configuration structure */ + assert_param(IS_OSPI_RW_RECOVERY_TIME (cfg->RWRecoveryTime)); + assert_param(IS_OSPI_ACCESS_TIME (cfg->AccessTime)); + assert_param(IS_OSPI_WRITE_ZERO_LATENCY(cfg->WriteZeroLatency)); + assert_param(IS_OSPI_LATENCY_MODE (cfg->LatencyMode)); + + /* Check the state of the driver */ + state = hospi->State; + if ((state == HAL_OSPI_STATE_HYPERBUS_INIT) || (state == HAL_OSPI_STATE_READY)) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Configure Hyperbus configuration Latency register */ + WRITE_REG(hospi->Instance->HLCR, ((cfg->RWRecoveryTime << OCTOSPI_HLCR_TRWR_Pos) | + (cfg->AccessTime << OCTOSPI_HLCR_TACC_Pos) | + cfg->WriteZeroLatency | cfg->LatencyMode)); + + /* Update the state */ + hospi->State = HAL_OSPI_STATE_READY; + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Set the Hyperbus command configuration. + * @param hospi : OSPI handle + * @param cmd : Structure containing the Hyperbus command + * @param Timeout : Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_HyperbusCmd(OSPI_HandleTypeDef *hospi, OSPI_HyperbusCmdTypeDef *cmd, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters of the hyperbus command structure */ + assert_param(IS_OSPI_ADDRESS_SPACE(cmd->AddressSpace)); + assert_param(IS_OSPI_ADDRESS_SIZE (cmd->AddressSize)); + assert_param(IS_OSPI_NUMBER_DATA (cmd->NbData)); + assert_param(IS_OSPI_DQS_MODE (cmd->DQSMode)); + + /* Check the state of the driver */ + if ((hospi->State == HAL_OSPI_STATE_READY) && (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Re-initialize the value of the functional mode */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U); + + /* Configure the address space in the DCR1 register */ + MODIFY_REG(hospi->Instance->DCR1, OCTOSPI_DCR1_MTYP_0, cmd->AddressSpace); + + /* Configure the CCR and WCCR registers with the address size and the following configuration : + - DQS signal enabled (used as RWDS) + - DTR mode enabled on address and data + - address and data on 8 lines */ + WRITE_REG(hospi->Instance->CCR, (cmd->DQSMode | OCTOSPI_CCR_DDTR | OCTOSPI_CCR_DMODE_2 | + cmd->AddressSize | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADMODE_2)); + WRITE_REG(hospi->Instance->WCCR, (cmd->DQSMode | OCTOSPI_WCCR_DDTR | OCTOSPI_WCCR_DMODE_2 | + cmd->AddressSize | OCTOSPI_WCCR_ADDTR | OCTOSPI_WCCR_ADMODE_2)); + + /* Configure the DLR register with the number of data */ + WRITE_REG(hospi->Instance->DLR, (cmd->NbData - 1U)); + + /* Configure the AR register with the address value */ + WRITE_REG(hospi->Instance->AR, cmd->Address); + + /* Update the state */ + hospi->State = HAL_OSPI_STATE_CMD_CFG; + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Transmit an amount of data in blocking mode. + * @param hospi : OSPI handle + * @param pData : pointer to data buffer + * @param Timeout : Timeout duration + * @note This function is used only in Indirect Write Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + __IO uint32_t *data_reg = &hospi->Instance->DR; + + /* Check the data pointer allocation */ + if (pData == NULL) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + else + { + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + /* Configure counters and size */ + hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U; + hospi->XferSize = hospi->XferCount; + hospi->pBuffPtr = pData; + + /* Configure CR register with functional mode as indirect write */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + do + { + /* Wait till fifo threshold flag is set to send data */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout); + + if (status != HAL_OK) + { + break; + } + + *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr; + hospi->pBuffPtr++; + hospi->XferCount--; + } while (hospi->XferCount > 0U); + + if (status == HAL_OK) + { + /* Wait till transfer complete flag is set to go back in idle state */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Clear transfer complete flag */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Receive an amount of data in blocking mode. + * @param hospi : OSPI handle + * @param pData : pointer to data buffer + * @param Timeout : Timeout duration + * @note This function is used only in Indirect Read Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + __IO uint32_t *data_reg = &hospi->Instance->DR; + uint32_t addr_reg = hospi->Instance->AR; + uint32_t ir_reg = hospi->Instance->IR; + + /* Check the data pointer allocation */ + if (pData == NULL) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + else + { + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + /* Configure counters and size */ + hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U; + hospi->XferSize = hospi->XferCount; + hospi->pBuffPtr = pData; + + /* Configure CR register with functional mode as indirect read */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ); + + /* Trig the transfer by re-writing address or instruction register */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + WRITE_REG(hospi->Instance->IR, ir_reg); + } + } + + do + { + /* Wait till fifo threshold or transfer complete flags are set to read received data */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout); + + if (status != HAL_OK) + { + break; + } + + *hospi->pBuffPtr = *((__IO uint8_t *)data_reg); + hospi->pBuffPtr++; + hospi->XferCount--; + } while(hospi->XferCount > 0U); + + if (status == HAL_OK) + { + /* Wait till transfer complete flag is set to go back in idle state */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Clear transfer complete flag */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Send an amount of data in non-blocking mode with interrupt. + * @param hospi : OSPI handle + * @param pData : pointer to data buffer + * @note This function is used only in Indirect Write Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Transmit_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the data pointer allocation */ + if (pData == NULL) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + else + { + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + /* Configure counters and size */ + hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U; + hospi->XferSize = hospi->XferCount; + hospi->pBuffPtr = pData; + + /* Configure CR register with functional mode as indirect write */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC); + + /* Update the state */ + hospi->State = HAL_OSPI_STATE_BUSY_TX; + + /* Enable the transfer complete, fifo threshold and transfer error interrupts */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE); + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Receive an amount of data in non-blocking mode with interrupt. + * @param hospi : OSPI handle + * @param pData : pointer to data buffer + * @note This function is used only in Indirect Read Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Receive_IT(OSPI_HandleTypeDef *hospi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t addr_reg = hospi->Instance->AR; + uint32_t ir_reg = hospi->Instance->IR; + + /* Check the data pointer allocation */ + if (pData == NULL) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + else + { + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + /* Configure counters and size */ + hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U; + hospi->XferSize = hospi->XferCount; + hospi->pBuffPtr = pData; + + /* Configure CR register with functional mode as indirect read */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ); + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC); + + /* Update the state */ + hospi->State = HAL_OSPI_STATE_BUSY_RX; + + /* Enable the transfer complete, fifo threshold and transfer error interrupts */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE); + + /* Trig the transfer by re-writing address or instruction register */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + WRITE_REG(hospi->Instance->IR, ir_reg); + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Send an amount of data in non-blocking mode with DMA. + * @param hospi : OSPI handle + * @param pData : pointer to data buffer + * @note This function is used only in Indirect Write Mode + * @note If DMA peripheral access is configured as halfword, the number + * of data and the fifo threshold should be aligned on halfword + * @note If DMA peripheral access is configured as word, the number + * of data and the fifo threshold should be aligned on word + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Transmit_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t data_size = hospi->Instance->DLR + 1U; + + /* Check the data pointer allocation */ + if (pData == NULL) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + else + { + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + hospi->XferCount = data_size; + + { + hospi->XferSize = hospi->XferCount; + hospi->pBuffPtr = pData; + + /* Configure CR register with functional mode as indirect write */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC); + + /* Update the state */ + hospi->State = HAL_OSPI_STATE_BUSY_TX; + + /* Set the MDMA transfer complete callback */ + hospi->hmdma->XferCpltCallback = OSPI_DMACplt; + + /* Set the MDMA error callback */ + hospi->hmdma->XferErrorCallback = OSPI_DMAError; + + /* Clear the MDMA abort callback */ + hospi->hmdma->XferAbortCallback = NULL; + + /* In Transmit mode , the MDMA destination is the OSPI DR register : Force the MDMA Destination Increment to disable */ + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) ,MDMA_DEST_INC_DISABLE); + + /* Update MDMA configuration with the correct SourceInc field for Write operation */ + if (hospi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_BYTE) + { + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_BYTE); + } + else if (hospi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_HALFWORD) + { + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_HALFWORD); + } + else if (hospi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_WORD) + { + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_WORD); + } + else + { + /* in case of incorrect source data size */ + hospi->ErrorCode |= HAL_OSPI_ERROR_DMA; + status = HAL_ERROR; + } + + /* Enable the transmit MDMA Channel */ + if (HAL_MDMA_Start_IT(hospi->hmdma, (uint32_t)pData, (uint32_t)&hospi->Instance->DR, hospi->XferSize,1) == HAL_OK) + { + /* Enable the transfer error interrupt */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE); + + /* Enable the MDMA transfer by setting the DMAEN bit not needed for MDMA*/ + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_DMA; + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Receive an amount of data in non-blocking mode with DMA. + * @param hospi : OSPI handle + * @param pData : pointer to data buffer. + * @note This function is used only in Indirect Read Mode + * @note If DMA peripheral access is configured as halfword, the number + * of data and the fifo threshold should be aligned on halfword + * @note If DMA peripheral access is configured as word, the number + * of data and the fifo threshold should be aligned on word + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_Receive_DMA(OSPI_HandleTypeDef *hospi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t data_size = hospi->Instance->DLR + 1U; + uint32_t addr_reg = hospi->Instance->AR; + uint32_t ir_reg = hospi->Instance->IR; + /* Check the data pointer allocation */ + if (pData == NULL) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + else + { + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + hospi->XferCount = data_size; + + { + hospi->XferSize = hospi->XferCount; + hospi->pBuffPtr = pData; + + /* Configure CR register with functional mode as indirect read */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ); + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_TC); + + /* Update the state */ + hospi->State = HAL_OSPI_STATE_BUSY_RX; + + /* Set the DMA transfer complete callback */ + hospi->hmdma->XferCpltCallback = OSPI_DMACplt; + + /* Set the DMA error callback */ + hospi->hmdma->XferErrorCallback = OSPI_DMAError; + + /* Clear the DMA abort callback */ + hospi->hmdma->XferAbortCallback = NULL; + + /* In Receive mode , the MDMA source is the OSPI DR register : Force the MDMA Source Increment to disable */ + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_DISABLE); + + /* Update MDMA configuration with the correct DestinationInc field for read operation */ + if (hospi->hmdma->Init.DestDataSize == MDMA_DEST_DATASIZE_BYTE) + { + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) , MDMA_DEST_INC_BYTE); + } + else if (hospi->hmdma->Init.DestDataSize == MDMA_DEST_DATASIZE_HALFWORD) + { + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) , MDMA_DEST_INC_HALFWORD); + } + else if (hospi->hmdma->Init.DestDataSize == MDMA_DEST_DATASIZE_WORD) + { + MODIFY_REG(hospi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) , MDMA_DEST_INC_WORD); + } + else + { + /* in case of incorrect destination data size */ + hospi->ErrorCode |= HAL_OSPI_ERROR_DMA; + status = HAL_ERROR; + } + + /* Enable the transmit MDMA Channel */ + if (HAL_MDMA_Start_IT(hospi->hmdma, (uint32_t)&hospi->Instance->DR, (uint32_t)pData, hospi->XferSize, 1) == HAL_OK) + { + /* Enable the transfer error interrupt */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TE); + + /* Trig the transfer by re-writing address or instruction register */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + WRITE_REG(hospi->Instance->IR, ir_reg); + } + } + + /* Enable the MDMA transfer by setting the DMAEN bit not needed for MDMA*/ + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_DMA; + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the OSPI Automatic Polling Mode in blocking mode. + * @param hospi : OSPI handle + * @param cfg : structure that contains the polling configuration information. + * @param Timeout : Timeout duration + * @note This function is used only in Automatic Polling Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + uint32_t addr_reg = hospi->Instance->AR; + uint32_t ir_reg = hospi->Instance->IR; +#ifdef USE_FULL_ASSERT + uint32_t dlr_reg = hospi->Instance->DLR; +#endif /* USE_FULL_ASSERT */ + + /* Check the parameters of the autopolling configuration structure */ + assert_param(IS_OSPI_MATCH_MODE (cfg->MatchMode)); + assert_param(IS_OSPI_AUTOMATIC_STOP (cfg->AutomaticStop)); + assert_param(IS_OSPI_INTERVAL (cfg->Interval)); + assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg+1U)); + + /* Check the state */ + if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE)) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Configure registers */ + WRITE_REG (hospi->Instance->PSMAR, cfg->Match); + WRITE_REG (hospi->Instance->PSMKR, cfg->Mask); + WRITE_REG (hospi->Instance->PIR, cfg->Interval); + MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE), + (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING)); + + /* Trig the transfer by re-writing address or instruction register */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + WRITE_REG(hospi->Instance->IR, ir_reg); + } + } + + /* Wait till status match flag is set to go back in idle state */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Clear status match flag */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the OSPI Automatic Polling Mode in non-blocking mode. + * @param hospi : OSPI handle + * @param cfg : structure that contains the polling configuration information. + * @note This function is used only in Automatic Polling Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_AutoPolling_IT(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + uint32_t addr_reg = hospi->Instance->AR; + uint32_t ir_reg = hospi->Instance->IR; +#ifdef USE_FULL_ASSERT + uint32_t dlr_reg = hospi->Instance->DLR; +#endif /* USE_FULL_ASSERT */ + + /* Check the parameters of the autopolling configuration structure */ + assert_param(IS_OSPI_MATCH_MODE (cfg->MatchMode)); + assert_param(IS_OSPI_AUTOMATIC_STOP (cfg->AutomaticStop)); + assert_param(IS_OSPI_INTERVAL (cfg->Interval)); + assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg+1U)); + + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout); + + if (status == HAL_OK) + { + /* Configure registers */ + WRITE_REG (hospi->Instance->PSMAR, cfg->Match); + WRITE_REG (hospi->Instance->PSMKR, cfg->Mask); + WRITE_REG (hospi->Instance->PIR, cfg->Interval); + MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE), + (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING)); + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_SM); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_BUSY_AUTO_POLLING; + + /* Enable the status match and transfer error interrupts */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE); + + /* Trig the transfer by re-writing address or instruction register */ + if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE) + { + WRITE_REG(hospi->Instance->AR, addr_reg); + } + else + { + WRITE_REG(hospi->Instance->IR, ir_reg); + } + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the Memory Mapped mode. + * @param hospi : OSPI handle + * @param cfg : structure that contains the memory mapped configuration information. + * @note This function is used only in Memory mapped Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters of the memory-mapped configuration structure */ + assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation)); + + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_CMD_CFG) + { + /* Wait till busy flag is reset */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout); + + if (status == HAL_OK) + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED; + + if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE) + { + assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod)); + + /* Configure register */ + WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod); + + /* Clear flags related to interrupt */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO); + + /* Enable the timeout interrupt */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO); + } + + /* Configure CR register with functional mode as memory-mapped */ + MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE), + (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)); + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** + * @brief Transfer Error callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_OSPI_ErrorCallback could be implemented in the user file + */ +} + +/** + * @brief Abort completed callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_OSPI_AbortCpltCallback could be implemented in the user file + */ +} + +/** + * @brief FIFO Threshold callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file + */ +} + +/** + * @brief Command completed callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_OSPI_CmdCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_OSPI_RxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Tx Transfer completed callback. + * @param hospi : OSPI handle + * @retval None + */ + __weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_OSPI_TxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Half Transfer completed callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_RxHalfCpltCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_OSPI_RxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Tx Half Transfer completed callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_TxHalfCpltCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_OSPI_TxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Status Match callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_OSPI_StatusMatchCallback could be implemented in the user file + */ +} + +/** + * @brief Timeout callback. + * @param hospi : OSPI handle + * @retval None + */ +__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hospi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_OSPI_TimeOutCallback could be implemented in the user file + */ +} + +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) +/** + * @brief Register a User OSPI Callback + * To be used instead of the weak (surcharged) predefined callback + * @param hospi : OSPI handle + * @param CallbackID : ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_OSPI_ERROR_CB_ID OSPI Error Callback ID + * @arg @ref HAL_OSPI_ABORT_CB_ID OSPI Abort Callback ID + * @arg @ref HAL_OSPI_FIFO_THRESHOLD_CB_ID OSPI FIFO Threshold Callback ID + * @arg @ref HAL_OSPI_CMD_CPLT_CB_ID OSPI Command Complete Callback ID + * @arg @ref HAL_OSPI_RX_CPLT_CB_ID OSPI Rx Complete Callback ID + * @arg @ref HAL_OSPI_TX_CPLT_CB_ID OSPI Tx Complete Callback ID + * @arg @ref HAL_OSPI_RX_HALF_CPLT_CB_ID OSPI Rx Half Complete Callback ID + * @arg @ref HAL_OSPI_TX_HALF_CPLT_CB_ID OSPI Tx Half Complete Callback ID + * @arg @ref HAL_OSPI_STATUS_MATCH_CB_ID OSPI Status Match Callback ID + * @arg @ref HAL_OSPI_TIMEOUT_CB_ID OSPI Timeout Callback ID + * @arg @ref HAL_OSPI_MSP_INIT_CB_ID OSPI MspInit callback ID + * @arg @ref HAL_OSPI_MSP_DEINIT_CB_ID OSPI MspDeInit callback ID + * @param pCallback : pointer to the Callback function + * @retval status + */ +HAL_StatusTypeDef HAL_OSPI_RegisterCallback(OSPI_HandleTypeDef *hospi, HAL_OSPI_CallbackIDTypeDef CallbackID, + pOSPI_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if(pCallback == NULL) + { + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + return HAL_ERROR; + } + + if(hospi->State == HAL_OSPI_STATE_READY) + { + switch (CallbackID) + { + case HAL_OSPI_ERROR_CB_ID : + hospi->ErrorCallback = pCallback; + break; + case HAL_OSPI_ABORT_CB_ID : + hospi->AbortCpltCallback = pCallback; + break; + case HAL_OSPI_FIFO_THRESHOLD_CB_ID : + hospi->FifoThresholdCallback = pCallback; + break; + case HAL_OSPI_CMD_CPLT_CB_ID : + hospi->CmdCpltCallback = pCallback; + break; + case HAL_OSPI_RX_CPLT_CB_ID : + hospi->RxCpltCallback = pCallback; + break; + case HAL_OSPI_TX_CPLT_CB_ID : + hospi->TxCpltCallback = pCallback; + break; + case HAL_OSPI_RX_HALF_CPLT_CB_ID : + hospi->RxHalfCpltCallback = pCallback; + break; + case HAL_OSPI_TX_HALF_CPLT_CB_ID : + hospi->TxHalfCpltCallback = pCallback; + break; + case HAL_OSPI_STATUS_MATCH_CB_ID : + hospi->StatusMatchCallback = pCallback; + break; + case HAL_OSPI_TIMEOUT_CB_ID : + hospi->TimeOutCallback = pCallback; + break; + case HAL_OSPI_MSP_INIT_CB_ID : + hospi->MspInitCallback = pCallback; + break; + case HAL_OSPI_MSP_DEINIT_CB_ID : + hospi->MspDeInitCallback = pCallback; + break; + default : + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (hospi->State == HAL_OSPI_STATE_RESET) + { + switch (CallbackID) + { + case HAL_OSPI_MSP_INIT_CB_ID : + hospi->MspInitCallback = pCallback; + break; + case HAL_OSPI_MSP_DEINIT_CB_ID : + hospi->MspDeInitCallback = pCallback; + break; + default : + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Unregister a User OSPI Callback + * OSPI Callback is redirected to the weak (surcharged) predefined callback + * @param hospi : OSPI handle + * @param CallbackID : ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_OSPI_ERROR_CB_ID OSPI Error Callback ID + * @arg @ref HAL_OSPI_ABORT_CB_ID OSPI Abort Callback ID + * @arg @ref HAL_OSPI_FIFO_THRESHOLD_CB_ID OSPI FIFO Threshold Callback ID + * @arg @ref HAL_OSPI_CMD_CPLT_CB_ID OSPI Command Complete Callback ID + * @arg @ref HAL_OSPI_RX_CPLT_CB_ID OSPI Rx Complete Callback ID + * @arg @ref HAL_OSPI_TX_CPLT_CB_ID OSPI Tx Complete Callback ID + * @arg @ref HAL_OSPI_RX_HALF_CPLT_CB_ID OSPI Rx Half Complete Callback ID + * @arg @ref HAL_OSPI_TX_HALF_CPLT_CB_ID OSPI Tx Half Complete Callback ID + * @arg @ref HAL_OSPI_STATUS_MATCH_CB_ID OSPI Status Match Callback ID + * @arg @ref HAL_OSPI_TIMEOUT_CB_ID OSPI Timeout Callback ID + * @arg @ref HAL_OSPI_MSP_INIT_CB_ID OSPI MspInit callback ID + * @arg @ref HAL_OSPI_MSP_DEINIT_CB_ID OSPI MspDeInit callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_OSPI_UnRegisterCallback (OSPI_HandleTypeDef *hospi, HAL_OSPI_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + if(hospi->State == HAL_OSPI_STATE_READY) + { + switch (CallbackID) + { + case HAL_OSPI_ERROR_CB_ID : + hospi->ErrorCallback = HAL_OSPI_ErrorCallback; + break; + case HAL_OSPI_ABORT_CB_ID : + hospi->AbortCpltCallback = HAL_OSPI_AbortCpltCallback; + break; + case HAL_OSPI_FIFO_THRESHOLD_CB_ID : + hospi->FifoThresholdCallback = HAL_OSPI_FifoThresholdCallback; + break; + case HAL_OSPI_CMD_CPLT_CB_ID : + hospi->CmdCpltCallback = HAL_OSPI_CmdCpltCallback; + break; + case HAL_OSPI_RX_CPLT_CB_ID : + hospi->RxCpltCallback = HAL_OSPI_RxCpltCallback; + break; + case HAL_OSPI_TX_CPLT_CB_ID : + hospi->TxCpltCallback = HAL_OSPI_TxCpltCallback; + break; + case HAL_OSPI_RX_HALF_CPLT_CB_ID : + hospi->RxHalfCpltCallback = HAL_OSPI_RxHalfCpltCallback; + break; + case HAL_OSPI_TX_HALF_CPLT_CB_ID : + hospi->TxHalfCpltCallback = HAL_OSPI_TxHalfCpltCallback; + break; + case HAL_OSPI_STATUS_MATCH_CB_ID : + hospi->StatusMatchCallback = HAL_OSPI_StatusMatchCallback; + break; + case HAL_OSPI_TIMEOUT_CB_ID : + hospi->TimeOutCallback = HAL_OSPI_TimeOutCallback; + break; + case HAL_OSPI_MSP_INIT_CB_ID : + hospi->MspInitCallback = HAL_OSPI_MspInit; + break; + case HAL_OSPI_MSP_DEINIT_CB_ID : + hospi->MspDeInitCallback = HAL_OSPI_MspDeInit; + break; + default : + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (hospi->State == HAL_OSPI_STATE_RESET) + { + switch (CallbackID) + { + case HAL_OSPI_MSP_INIT_CB_ID : + hospi->MspInitCallback = HAL_OSPI_MspInit; + break; + case HAL_OSPI_MSP_DEINIT_CB_ID : + hospi->MspDeInitCallback = HAL_OSPI_MspDeInit; + break; + default : + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hospi->ErrorCode |= HAL_OSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + + return status; +} +#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + +/** + * @} + */ + +/** @defgroup OSPI_Exported_Functions_Group3 Peripheral Control and State functions + * @brief OSPI control and State functions + * +@verbatim + =============================================================================== + ##### Peripheral Control and State functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to : + (+) Check in run-time the state of the driver. + (+) Check the error code set during last operation. + (+) Abort any operation. + (+) Manage the Fifo threshold. + (+) Configure the timeout duration used in the driver. + +@endverbatim + * @{ + */ + +/** +* @brief Abort the current transmission. +* @param hospi : OSPI handle +* @retval HAL status +*/ +HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t state; + uint32_t tickstart = HAL_GetTick(); + + /* Check if the state is in one of the busy or configured states */ + state = hospi->State; + if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U)) + { + /* Check if the DMA is enabled */ + if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer on the OctoSPI side */ + CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN); + + /* Disable the DMA transfer on the DMA side */ + status = HAL_MDMA_Abort(hospi->hmdma); + if (status != HAL_OK) + { + hospi->ErrorCode = HAL_OSPI_ERROR_DMA; + } + } + + if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET) + { + /* Perform an abort of the OctoSPI */ + SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT); + + /* Wait until the transfer complete flag is set to go back in idle state */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout); + + if (status == HAL_OK) + { + /* Clear transfer complete flag */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC); + + /* Wait until the busy flag is reset to go back in idle state */ + status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout); + + if (status == HAL_OK) + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + } + } + } + else + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** +* @brief Abort the current transmission (non-blocking function) +* @param hospi : OSPI handle +* @retval HAL status +*/ +HAL_StatusTypeDef HAL_OSPI_Abort_IT(OSPI_HandleTypeDef *hospi) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t state; + + /* Check if the state is in one of the busy or configured states */ + state = hospi->State; + if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U)) + { + /* Disable all interrupts */ + __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE)); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_ABORT; + + /* Check if the DMA is enabled */ + if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer on the OctoSPI side */ + CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN); + + /* Disable the DMA transfer on the DMA side */ + hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt; + if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK) + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Abort callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->AbortCpltCallback(hospi); +#else + HAL_OSPI_AbortCpltCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/ + } + } + else + { + if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET) + { + /* Clear transfer complete flag */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC); + + /* Enable the transfer complete interrupts */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC); + + /* Perform an abort of the OctoSPI */ + SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT); + } + else + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Abort callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->AbortCpltCallback(hospi); +#else + HAL_OSPI_AbortCpltCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + } + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** @brief Set OSPI Fifo threshold. + * @param hospi : OSPI handle. + * @param Threshold : Threshold of the Fifo. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPI_SetFifoThreshold(OSPI_HandleTypeDef *hospi, uint32_t Threshold) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the state */ + if ((hospi->State & OSPI_BUSY_STATE_MASK) == 0U) + { + /* Synchronize initialization structure with the new fifo threshold value */ + hospi->Init.FifoThreshold = Threshold; + + /* Configure new fifo threshold */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold-1U) << OCTOSPI_CR_FTHRES_Pos)); + + } + else + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE; + } + + /* Return function status */ + return status; +} + +/** @brief Get OSPI Fifo threshold. + * @param hospi : OSPI handle. + * @retval Fifo threshold + */ +uint32_t HAL_OSPI_GetFifoThreshold(OSPI_HandleTypeDef *hospi) +{ + return ((READ_BIT(hospi->Instance->CR, OCTOSPI_CR_FTHRES) >> OCTOSPI_CR_FTHRES_Pos) + 1U); +} + +/** @brief Set OSPI timeout. + * @param hospi : OSPI handle. + * @param Timeout : Timeout for the memory access. + * @retval None + */ +HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout) +{ + hospi->Timeout = Timeout; + return HAL_OK; +} + +/** +* @brief Return the OSPI error code. +* @param hospi : OSPI handle +* @retval OSPI Error Code +*/ +uint32_t HAL_OSPI_GetError(OSPI_HandleTypeDef *hospi) +{ + return hospi->ErrorCode; +} + +/** + * @brief Return the OSPI handle state. + * @param hospi : OSPI handle + * @retval HAL state + */ +uint32_t HAL_OSPI_GetState(OSPI_HandleTypeDef *hospi) +{ + /* Return OSPI handle state */ + return hospi->State; +} + +/** + * @} + */ + +/** @defgroup OSPI_Exported_Functions_Group4 IO Manager configuration function + * @brief OSPI IO Manager configuration function + * +@verbatim + =============================================================================== + ##### IO Manager configuration function ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to : + (+) Configure the IO manager. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the OctoSPI IO manager. + * @param hospi : OSPI handle + * @param cfg : Configuration of the IO Manager for the instance + * @param Timeout : Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t instance; + uint8_t index; + uint8_t ospi_enabled = 0U; + uint8_t other_instance; + OSPIM_CfgTypeDef IOM_cfg[OSPI_NB_INSTANCE]; + + /* Prevent unused argument(s) compilation warning */ + UNUSED(Timeout); + + /* Check the parameters of the OctoSPI IO Manager configuration structure */ + assert_param(IS_OSPIM_PORT(cfg->ClkPort)); + assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort)); + assert_param(IS_OSPIM_PORT(cfg->NCSPort)); + assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort)); + assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort)); + assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime)); + + if (hospi->Instance == OCTOSPI1) + { + instance = 0U; + other_instance = 1U; + } + else + { + instance = 1U; + other_instance = 0U; + } + + /**************** Get current configuration of the instances ****************/ + for (index = 0U; index < OSPI_NB_INSTANCE; index++) + { + if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK) + { + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + } + + if (status == HAL_OK) + { + /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/ + if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U) + { + CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN); + ospi_enabled |= 0x1U; + } + if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U) + { + CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN); + ospi_enabled |= 0x2U; + } + + /***************** Deactivation of previous configuration *****************/ + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN); + if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U) + { + /* De-multiplexing should be performed */ + CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN); + + if (other_instance == 1U) + { + SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKSRC); + if (IOM_cfg[other_instance].DQSPort != 0U) + { + SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSSRC); + } + if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE) + { + SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLSRC_1); + } + if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE) + { + SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHSRC_1); + } + } + } + else + { + if (IOM_cfg[instance].ClkPort != 0U) + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN); + if (IOM_cfg[instance].DQSPort != 0U) + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN); + } + if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE) + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN); + } + if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE) + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN); + } + } + } + + /********************* Deactivation of other instance *********************/ + if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort) || + (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) || + (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort)) + { + if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) && + (cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && + (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) && + (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort)) + { + /* Multiplexing should be performed */ + SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN); + } + else + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN); + if (IOM_cfg[other_instance].DQSPort != 0U) + { + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN); + } + CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN); + if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE) + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + OCTOSPIM_PCR_IOLEN); + } + if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE) + { + CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + OCTOSPIM_PCR_IOHEN); + } + } + } + + /******************** Activation of new configuration *********************/ + MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), + (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos))); + + if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos)) + { + MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos)); + } + + if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN); + if (cfg->DQSPort != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN); + } + + if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN); + } + else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC), OCTOSPIM_PCR_IOHEN); + } + else + { + /* Nothing to do */ + } + + if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0)); + } + else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC), (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC_0)); + } + else + { + /* Nothing to do */ + } + } + else + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), + (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos))); + if (cfg->DQSPort != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), + (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos))); + } + + if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), + (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U)))); + } + else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC), + (OCTOSPIM_PCR_IOHEN | (instance << (OCTOSPIM_PCR_IOHSRC_Pos+1U)))); + } + else + { + /* Nothing to do */ + } + + if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), + (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U)))); + } + else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE) + { + MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], + (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC), + (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC_0 | (instance << (OCTOSPIM_PCR_IOHSRC_Pos+1U)))); + } + else + { + /* Nothing to do */ + } + } + + /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/ + if ((ospi_enabled & 0x1U) != 0U) + { + SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN); + } + if ((ospi_enabled & 0x2U) != 0U) + { + SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN); + } + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** + @cond 0 + */ +/** + * @brief DMA OSPI process complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void OSPI_DMACplt(MDMA_HandleTypeDef *hmdma) +{ + OSPI_HandleTypeDef* hospi = ( OSPI_HandleTypeDef* )(hmdma->Parent); + hospi->XferCount = 0; + + /* Disable the DMA transfer on the OctoSPI side */ + CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN); + + /* Disable the DMA channel */ + __HAL_MDMA_DISABLE(hmdma); + + /* Enable the OSPI transfer complete Interrupt */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC); +} + +/** + * @brief DMA OSPI communication error callback. + * @param hdma : DMA handle + * @retval None + */ +static void OSPI_DMAError(MDMA_HandleTypeDef *hmdma) +{ + OSPI_HandleTypeDef* hospi = ( OSPI_HandleTypeDef* )(hmdma->Parent); + hospi->XferCount = 0; + hospi->ErrorCode = HAL_OSPI_ERROR_DMA; + + /* Disable the DMA transfer on the OctoSPI side */ + CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN); + + /* Abort the OctoSPI */ + if (HAL_OSPI_Abort_IT(hospi) != HAL_OK) + { + /* Disable the interrupts */ + __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE); + + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Error callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->ErrorCallback(hospi); +#else + HAL_OSPI_ErrorCallback(hospi); +#endif /*(USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } +} + +/** + * @brief DMA OSPI abort complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void OSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma) +{ + OSPI_HandleTypeDef* hospi = ( OSPI_HandleTypeDef* )(hmdma->Parent); + hospi->XferCount = 0; + + /* Check the state */ + if (hospi->State == HAL_OSPI_STATE_ABORT) + { + /* DMA abort called by OctoSPI abort */ + if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET) + { + /* Clear transfer complete flag */ + __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC); + + /* Enable the transfer complete interrupts */ + __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC); + + /* Perform an abort of the OctoSPI */ + SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT); + } + else + { + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Abort callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->AbortCpltCallback(hospi); +#else + HAL_OSPI_AbortCpltCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */ + } + } + else + { + /* DMA abort called due to a transfer error interrupt */ + /* Update state */ + hospi->State = HAL_OSPI_STATE_READY; + + /* Error callback */ +#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) + hospi->ErrorCallback(hospi); +#else + HAL_OSPI_ErrorCallback(hospi); +#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/ + } +} + +/** + * @brief Wait for a flag state until timeout. + * @param hospi : OSPI handle + * @param Flag : Flag checked + * @param State : Value of the flag expected + * @param Timeout : Duration of the timeout + * @param Tickstart : Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag, + FlagStatus State, uint32_t Tickstart, uint32_t Timeout) +{ + /* Wait until flag is in expected state */ + while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hospi->State = HAL_OSPI_STATE_ERROR; + hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT; + + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief Configure the registers for the regular command mode. + * @param hospi : OSPI handle + * @param cmd : structure that contains the command configuration information + * @retval HAL status + */ +static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd) +{ + HAL_StatusTypeDef status = HAL_OK; + __IO uint32_t *ccr_reg; + __IO uint32_t *tcr_reg; + __IO uint32_t *ir_reg; + __IO uint32_t *abr_reg; + + /* Re-initialize the value of the functional mode */ + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U); + + /* Configure the flash ID */ + if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE) + { + MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId); + } + + if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG) + { + ccr_reg = &(hospi->Instance->WCCR); + tcr_reg = &(hospi->Instance->WTCR); + ir_reg = &(hospi->Instance->WIR); + abr_reg = &(hospi->Instance->WABR); + } + else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG) + { + ccr_reg = &(hospi->Instance->WPCCR); + tcr_reg = &(hospi->Instance->WPTCR); + ir_reg = &(hospi->Instance->WPIR); + abr_reg = &(hospi->Instance->WPABR); + } + else + { + ccr_reg = &(hospi->Instance->CCR); + tcr_reg = &(hospi->Instance->TCR); + ir_reg = &(hospi->Instance->IR); + abr_reg = &(hospi->Instance->ABR); + } + + /* Configure the CCR register with DQS and SIOO modes */ + *ccr_reg = (cmd->DQSMode | cmd->SIOOMode); + + if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE) + { + /* Configure the ABR register with alternate bytes value */ + *abr_reg = cmd->AlternateBytes; + + /* Configure the CCR register with alternate bytes communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE), + (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize)); + } + + /* Configure the TCR register with the number of dummy cycles */ + MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles); + + if (cmd->DataMode != HAL_OSPI_DATA_NONE) + { + if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG) + { + /* Configure the DLR register with the number of data */ + hospi->Instance->DLR = (cmd->NbData - 1U); + } + } + + if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE) + { + if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE) + { + if (cmd->DataMode != HAL_OSPI_DATA_NONE) + { + /* ---- Command with instruction, address and data ---- */ + + /* Configure the CCR register with all communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE | + OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE | + OCTOSPI_CCR_DMODE | OCTOSPI_CCR_DDTR), + (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize | + cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize | + cmd->DataMode | cmd->DataDtrMode)); + } + else + { + /* ---- Command with instruction and address ---- */ + + /* Configure the CCR register with all communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE | + OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE), + (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize | + cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize)); + + /* The DHQC bit is linked with DDTR bit which should be activated */ + if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) && + (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE)) + { + MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE); + } + } + + /* Configure the IR register with the instruction value */ + *ir_reg = cmd->Instruction; + + /* Configure the AR register with the address value */ + hospi->Instance->AR = cmd->Address; + } + else + { + if (cmd->DataMode != HAL_OSPI_DATA_NONE) + { + /* ---- Command with instruction and data ---- */ + + /* Configure the CCR register with all communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE | + OCTOSPI_CCR_DMODE | OCTOSPI_CCR_DDTR), + (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize | + cmd->DataMode | cmd->DataDtrMode)); + } + else + { + /* ---- Command with only instruction ---- */ + + /* Configure the CCR register with all communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE), + (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize)); + + /* The DHQC bit is linked with DDTR bit which should be activated */ + if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) && + (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE)) + { + MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE); + } + } + + /* Configure the IR register with the instruction value */ + *ir_reg = cmd->Instruction; + + } + } + else + { + if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE) + { + if (cmd->DataMode != HAL_OSPI_DATA_NONE) + { + /* ---- Command with address and data ---- */ + + /* Configure the CCR register with all communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE | + OCTOSPI_CCR_DMODE | OCTOSPI_CCR_DDTR), + (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize | + cmd->DataMode | cmd->DataDtrMode)); + } + else + { + /* ---- Command with only address ---- */ + + /* Configure the CCR register with all communication parameters */ + MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE), + (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize)); + } + + /* Configure the AR register with the instruction value */ + hospi->Instance->AR = cmd->Address; + } + else + { + /* ---- Invalid command configuration (no instruction, no address) ---- */ + status = HAL_ERROR; + hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM; + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Get the current IOM configuration for an OctoSPI instance. + * @param instance_nb : number of the instance + * @param cfg : configuration of the IO Manager for the instance + * @retval HAL status + */ +static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t reg; + uint32_t value = 0U; + uint32_t index; + + if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL)) + { + /* Invalid parameter -> error returned */ + status = HAL_ERROR; + } + else + { + /* Initialize the structure */ + cfg->ClkPort = 0U; + cfg->DQSPort = 0U; + cfg->NCSPort = 0U; + cfg->IOLowPort = 0U; + cfg->IOHighPort = 0U; + + if (instance_nb == 2U) + { + if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U) + { + value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC + | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1); + } + else + { + value = OCTOSPIM_PCR_NCSSRC; + } + } + + /* Get the information about the instance */ + for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++) + { + reg = OCTOSPIM->PCR[index]; + + if ((reg & OCTOSPIM_PCR_CLKEN) != 0U) + { + /* The clock is enabled on this port */ + if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC)) + { + /* The clock correspond to the instance passed as parameter */ + cfg->ClkPort = index+1U; + } + } + + if ((reg & OCTOSPIM_PCR_DQSEN) != 0U) + { + /* The DQS is enabled on this port */ + if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC)) + { + /* The DQS correspond to the instance passed as parameter */ + cfg->DQSPort = index+1U; + } + } + + if ((reg & OCTOSPIM_PCR_NCSEN) != 0U) + { + /* The nCS is enabled on this port */ + if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC)) + { + /* The nCS correspond to the instance passed as parameter */ + cfg->NCSPort = index+1U; + } + } + + if ((reg & OCTOSPIM_PCR_IOLEN) != 0U) + { + /* The IO Low is enabled on this port */ + if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1)) + { + /* The IO Low correspond to the instance passed as parameter */ + if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U) + { + cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U)); + } + else + { + cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U)); + } + } + } + + if ((reg & OCTOSPIM_PCR_IOHEN) != 0U) + { + /* The IO High is enabled on this port */ + if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1)) + { + /* The IO High correspond to the instance passed as parameter */ + if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U) + { + cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U)); + } + else + { + cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U)); + } + } + } + } + } + + /* Return function status */ + return status; +} + +/** + @endcond + */ + +/** + * @} + */ + +#endif /* HAL_OSPI_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* OCTOSPI || OCTOSPI1 || OCTOSPI2 */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c new file mode 100644 index 0000000..aeb9933 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c @@ -0,0 +1,873 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_pwr.c + * @author MCD Application Team + * @brief PWR HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Power Controller (PWR) peripheral: + * + Initialization and de-initialization functions. + * + Peripheral Control functions. + * + Interrupt Handling functions. + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### PWR peripheral overview ##### + ============================================================================== + [..] + (#) The Power control (PWR) provides an overview of the supply architecture + for the different power domains and of the supply configuration + controller. + In the H7 family, the number of power domains is different between + device lines. This difference is due to characteristics of each device. + + (#) Domain architecture overview for the different H7 lines: + (+) Dual core lines are STM32H745, STM32H747, STM32H755 and STM32H757. + These devices have 3 power domains (D1, D2 and D3). + The domain D1 contains a CPU (Cortex-M7), a Flash memory and some + peripherals. The D2 domain contains peripherals and a CPU + (Cortex-M4). The D3 domain contains the system control, I/O logic + and low-power peripherals. + (+) STM32H72x, STM32H73x, STM32H742, STM32H743, STM32H750 and STM32H753 + devices have 3 power domains (D1, D2 and D3). + The domain D1 contains a CPU (Cortex-M7), a Flash memory and some + peripherals. The D2 domain contains peripherals. The D3 domains + contains the system control, I/O logic and low-power peripherals. + (+) STM32H7Axxx and STM32H7Bxxx devices have 2 power domains (CD and SRD). + The core domain (CD) contains a CPU (Cortex-M7), a Flash + memory and peripherals. The SmartRun domain contains the system + control, I/O logic and low-power peripherals. + + (#) Every entity have low power mode as described below : + (#) The CPU low power modes are : + (+) CPU CRUN. + (+) CPU CSLEEP. + (+) CPU CSTOP. + (#) The domain low power modes are : + (+) DRUN. + (+) DSTOP. + (+) DSTANDBY. + (#) The SYSTEM low power modes are : + (+) RUN* : The Run* mode is entered after a POR reset and a wakeup from + Standby. In Run* mode, the performance is limited and the + system supply configuration shall be programmed. The system + enters Run mode only when the ACTVOSRDY bit in PWR control + status register 1 (PWR_CSR1) is set to 1. + (+) RUN. + (+) STOP. + (+) STANDBY. + + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Power management peripheral is active by default at startup level in + STM32h7xx lines. + + (#) Call HAL_PWR_EnableBkUpAccess() and HAL_PWR_DisableBkUpAccess() functions + to enable/disable access to the backup domain (RTC registers, RTC backup + data registers and backup SRAM). + + (#) Call HAL_PWR_ConfigPVD() after setting parameters to be configured (event + mode and voltage threshold) in order to set up the Power Voltage Detector, + then use HAL_PWR_EnablePVD() and HAL_PWR_DisablePVD() functions to start + and stop the PVD detection. + (+) PVD level could be one of the following values : + (++) 1V95 + (++) 2V1 + (++) 2V25 + (++) 2V4 + (++) 2V55 + (++) 2V7 + (++) 2V85 + (++) External voltage level + + (#) Call HAL_PWR_EnableWakeUpPin() and HAL_PWR_DisableWakeUpPin() functions + with the right parameter to configure the wake up pin polarity (Low or + High) and to enable and disable it. + + (#) Call HAL_PWR_EnterSLEEPMode() function to enter the current Core in SLEEP + mode. Wake-up from SLEEP mode could be following to an event or an + interrupt according to low power mode intrinsic request called (__WFI() + or __WFE()). + Please ensure to clear all CPU pending events by calling + HAL_PWREx_ClearPendingEvent() function when trying to enter the Cortex-Mx + in SLEEP mode with __WFE() entry. + + (#) Call HAL_PWR_EnterSTOPMode() function to enter the whole system to Stop 0 + mode for single core devices. For dual core devices, this API will enter + the domain (containing Cortex-Mx that executing this function) in DSTOP + mode. According to the used parameter, user could select the regulator to + be kept actif in low power mode and wake-up event type. + Please ensure to clear all CPU pending events by calling + HAL_PWREx_ClearPendingEvent() function when trying to enter the Cortex-Mx + in CSTOP mode with __WFE() entry. + + (#) Call HAL_PWR_EnterSTANDBYMode() function to enter the whole system in + STANDBY mode for single core devices. For dual core devices, this API + will enter the domain (containing Cortex-Mx that executing this function) + in DSTANDBY mode. + + (#) Call HAL_PWR_EnableSleepOnExit() and HAL_PWR_DisableSleepOnExit() APIs to + enable and disable the Cortex-Mx re-entring in SLEEP mode after an + interruption handling is over. + + (#) Call HAL_PWR_EnableSEVOnPend() and HAL_PWR_DisableSEVOnPend() functions + to configure the Cortex-Mx to wake-up after any pending event / interrupt + even if it's disabled or has insufficient priority to cause exception + entry. + + (#) Call HAL_PWR_PVD_IRQHandler() function to handle the PWR PVD interrupt + request. + + *** PWR HAL driver macros list *** + ============================================= + [..] + Below the list of most used macros in PWR HAL driver. + + (+) __HAL_PWR_VOLTAGESCALING_CONFIG() : Configure the main internal + regulator output voltage. + (+) __HAL_PWR_GET_FLAG() : Get the PWR pending flags. + (+) __HAL_PWR_CLEAR_FLAG() : Clear the PWR pending flags. + + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup PWR PWR + * @brief PWR HAL module driver + * @{ + */ + +#ifdef HAL_PWR_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @addtogroup PWR_Private_Constants PWR Private Constants + * @{ + */ + +/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask + * @{ + */ +#if !defined (DUAL_CORE) +#define PVD_MODE_IT (0x00010000U) +#define PVD_MODE_EVT (0x00020000U) +#endif /* !defined (DUAL_CORE) */ + +#define PVD_RISING_EDGE (0x00000001U) +#define PVD_FALLING_EDGE (0x00000002U) +#define PVD_RISING_FALLING_EDGE (0x00000003U) +/** + * @} + */ + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_Exported_Functions_Group1 Initialization and De-Initialization Functions + * @brief Initialization and De-Initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and De-Initialization Functions ##### + =============================================================================== + [..] + This section provides functions allowing to deinitialize power peripheral. + + [..] + After system reset, the backup domain (RTC registers, RTC backup data + registers and backup SRAM) is protected against possible unwanted write + accesses. + The HAL_PWR_EnableBkUpAccess() function enables the access to the backup + domain. + The HAL_PWR_DisableBkUpAccess() function disables the access to the backup + domain. + +@endverbatim + * @{ + */ + +/** + * @brief Deinitialize the HAL PWR peripheral registers to their default reset + * values. + * @note This functionality is not available in this product. + * The prototype is kept just to maintain compatibility with other + * products. + * @retval None. + */ +void HAL_PWR_DeInit (void) +{ +} + +/** + * @brief Enable access to the backup domain (RTC registers, RTC backup data + * registers and backup SRAM). + * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the + * Backup Domain Access should be kept enabled. + * @retval None. + */ +void HAL_PWR_EnableBkUpAccess (void) +{ + /* Enable access to RTC and backup registers */ + SET_BIT (PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain (RTC registers, RTC backup data + * registers and backup SRAM). + * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the + * Backup Domain Access should be kept enabled. + * @retval None. + */ +void HAL_PWR_DisableBkUpAccess (void) +{ + /* Disable access to RTC and backup registers */ + CLEAR_BIT (PWR->CR1, PWR_CR1_DBP); +} +/** + * @} + */ + +/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control Functions + * @brief Power Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control Functions ##### + =============================================================================== + [..] + This section provides functions allowing to control power peripheral. + + *** PVD configuration *** + ========================= + [..] + (+) The PVD is used to monitor the VDD power supply by comparing it to a + threshold selected by the PVD Level (PLS[7:0] bits in the PWR_CR1 + register). + + (+) A PVDO flag is available to indicate if VDD is higher or lower + than the PVD threshold. This event is internally connected to the EXTI + line 16 to generate an interrupt if enabled. + It is configurable through __HAL_PWR_PVD_EXTI_ENABLE_IT() macro. + + (+) The PVD is stopped in STANDBY mode. + + *** Wake-up pin configuration *** + ================================= + [..] + (+) Wake-up pin is used to wake up the system from STANDBY mode. + The pin pull is configurable through the WKUPEPR register to be in + No-pull, Pull-up and Pull-down. + The pin polarity is configurable through the WKUPEPR register to be + active on rising or falling edges. + + (+) There are up to six Wake-up pin in the STM32H7 devices family. + + *** Low Power modes configuration *** + ===================================== + [..] + The device present 3 principles low-power modes features: + (+) SLEEP mode : Cortex-Mx is stopped and all PWR domains are remaining + active (Powered and Clocked). + + (+) STOP mode : Cortex-Mx is stopped, clocks are stopped and the + regulator is running. The Main regulator or the LP + regulator could be selected. + + (+) STANDBY mode : All PWR domains enter DSTANDBY mode and the VCORE + supply regulator is powered off. + + *** SLEEP mode *** + ================== + [..] + (+) Entry: + The SLEEP mode is entered by using the HAL_PWR_EnterSLEEPMode(Regulator, + SLEEPEntry) function. + + (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction. + (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction. + + -@@- The Regulator parameter is not used for the STM32H7 family + and is kept as parameter just to maintain compatibility with the + lower power families (STM32L). + + (+) Exit: + Any peripheral interrupt acknowledged by the nested vectored interrupt + controller (NVIC) can wake up the device from SLEEP mode. + + *** STOP mode *** + ================= + [..] + In system STOP mode, all clocks in the 1.2V domain are stopped, the PLL, + the HSI, and the HSE RC oscillators are disabled. Internal SRAM and + register contents are preserved. + The voltage regulator can be configured either in normal or low-power mode. + To minimize the consumption in STOP mode, FLASH can be powered off before + entering the STOP mode using the HAL_PWREx_EnableFlashPowerDown() function. + It can be switched on again by software after exiting the STOP mode using + the HAL_PWREx_DisableFlashPowerDown() function. + + (+) Entry: + The STOP mode is entered using the HAL_PWR_EnterSTOPMode(Regulator, + STOPEntry) function with: + + (++) Regulator: + (+++) PWR_MAINREGULATOR_ON: Main regulator ON. + (+++) PWR_LOWPOWERREGULATOR_ON: Low Power regulator ON. + + (++) STOPEntry: + (+++) PWR_STOPENTRY_WFI: enter STOP mode with WFI instruction. + (+++) PWR_STOPENTRY_WFE: enter STOP mode with WFE instruction. + + (+) Exit: + Any EXTI Line (Internal or External) configured in Interrupt/Event mode. + + *** STANDBY mode *** + ==================== + [..] + (+) + The system STANDBY mode allows to achieve the lowest power consumption. + It is based on the Cortex-Mx deep SLEEP mode, with the voltage regulator + disabled. The system is consequently powered off. The PLL, the HSI + oscillator and the HSE oscillator are also switched off. SRAM and register + contents are lost except for the RTC registers, RTC backup registers, + backup SRAM and standby circuitry. + + [..] + The voltage regulator is OFF. + + (++) Entry: + (+++) The STANDBY mode is entered using the HAL_PWR_EnterSTANDBYMode() + function. + + (++) Exit: + (+++) WKUP pin rising or falling edge, RTC alarm (Alarm A and Alarm B), + RTC wakeup, tamper event, time stamp event, external reset in NRST + pin, IWDG reset. + + *** Auto-wakeup (AWU) from low-power mode *** + ============================================= + [..] + (+) The MCU can be woken up from low-power mode by an RTC Alarm event, an + RTC Wakeup event, a tamper event or a time-stamp event, without + depending on an external interrupt (Auto-wakeup mode). + + (+) RTC auto-wakeup (AWU) from the STOP and STANDBY modes + + (++) To wake up from the STOP mode with an RTC alarm event, it is + necessary to configure the RTC to generate the RTC alarm using the + HAL_RTC_SetAlarm_IT() function. + + (++) To wake up from the STOP mode with an RTC Tamper or time stamp event, + it is necessary to configure the RTC to detect the tamper or time + stamp event using the HAL_RTCEx_SetTimeStamp_IT() or + HAL_RTCEx_SetTamper_IT() functions. + + (++) To wake up from the STOP mode with an RTC WakeUp event, it is + necessary to configure the RTC to generate the RTC WakeUp event + using the HAL_RTCEx_SetWakeUpTimer_IT() function. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the event mode and the voltage threshold detected by the + * Programmable Voltage Detector(PVD). + * @param sConfigPVD : Pointer to an PWR_PVDTypeDef structure that contains + * the configuration information for the PVD. + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage threshold corresponding to each + * detection level. + * @note For dual core devices, please ensure to configure the EXTI lines for + * the different Cortex-Mx through PWR_Exported_Macro provided by this + * driver. All combination are allowed: wake up only Cortex-M7, wake up + * only Cortex-M4 or wake up Cortex-M7 and Cortex-M4. + * @retval None. + */ +void HAL_PWR_ConfigPVD (PWR_PVDTypeDef *sConfigPVD) +{ + /* Check the PVD configuration parameter */ + if (sConfigPVD == NULL) + { + return; + } + + /* Check the parameters */ + assert_param (IS_PWR_PVD_LEVEL (sConfigPVD->PVDLevel)); + assert_param (IS_PWR_PVD_MODE (sConfigPVD->Mode)); + + /* Set PLS[7:5] bits according to PVDLevel value */ + MODIFY_REG (PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel); + + /* Clear previous config */ +#if !defined (DUAL_CORE) + __HAL_PWR_PVD_EXTI_DISABLE_EVENT (); + __HAL_PWR_PVD_EXTI_DISABLE_IT (); +#endif /* !defined (DUAL_CORE) */ + + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE (); + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE (); + +#if !defined (DUAL_CORE) + /* Interrupt mode configuration */ + if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT) + { + __HAL_PWR_PVD_EXTI_ENABLE_IT (); + } + + /* Event mode configuration */ + if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT) + { + __HAL_PWR_PVD_EXTI_ENABLE_EVENT (); + } +#endif /* !defined (DUAL_CORE) */ + + /* Rising edge configuration */ + if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE) + { + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE (); + } + + /* Falling edge configuration */ + if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE) + { + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE (); + } +} + +/** + * @brief Enable the Programmable Voltage Detector (PVD). + * @retval None. + */ +void HAL_PWR_EnablePVD (void) +{ + /* Enable the power voltage detector */ + SET_BIT (PWR->CR1, PWR_CR1_PVDEN); +} + +/** + * @brief Disable the Programmable Voltage Detector (PVD). + * @retval None. + */ +void HAL_PWR_DisablePVD (void) +{ + /* Disable the power voltage detector */ + CLEAR_BIT (PWR->CR1, PWR_CR1_PVDEN); +} + +/** + * @brief Enable the WakeUp PINx functionality. + * @param WakeUpPinPolarity : Specifies which Wake-Up pin to enable. + * This parameter can be one of the following legacy values, which + * sets the default (rising edge): + * @arg PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, + * PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5, PWR_WAKEUP_PIN6. + * or one of the following values where the user can explicitly states + * the enabled pin and the chosen polarity: + * @arg PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW, + * PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW, + * PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW, + * PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW, + * PWR_WAKEUP_PIN5_HIGH, PWR_WAKEUP_PIN5_LOW, + * PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW. + * @note PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent. + * @note The PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW, PWR_WAKEUP_PIN5_HIGH + * and PWR_WAKEUP_PIN5_LOW are available only for devices that includes + * GPIOI port. + * @retval None. + */ +void HAL_PWR_EnableWakeUpPin (uint32_t WakeUpPinPolarity) +{ + /* Check the parameters */ + assert_param (IS_PWR_WAKEUP_PIN (WakeUpPinPolarity)); + + /* + Enable and Specify the Wake-Up pin polarity and the pull configuration + for the event detection (rising or falling edge). + */ + MODIFY_REG (PWR->WKUPEPR, PWR_EWUP_MASK, WakeUpPinPolarity); +} + +/** + * @brief Disable the WakeUp PINx functionality. + * @param WakeUpPinx : Specifies the Power Wake-Up pin to disable. + * This parameter can be one of the following values: + * @arg PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, + * PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5, PWR_WAKEUP_PIN6, + * PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW, + * PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW, + * PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW, + * PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW, + * PWR_WAKEUP_PIN5_HIGH, PWR_WAKEUP_PIN5_LOW, + * PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW. + * @note The PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW, PWR_WAKEUP_PIN5_HIGH + * and PWR_WAKEUP_PIN5_LOW are available only for devices that includes + * GPIOI port. + * @retval None. + */ +void HAL_PWR_DisableWakeUpPin (uint32_t WakeUpPinx) +{ + /* Check the parameters */ + assert_param (IS_PWR_WAKEUP_PIN (WakeUpPinx)); + + /* Disable the wake up pin selected */ + CLEAR_BIT (PWR->WKUPEPR, (PWR_WKUPEPR_WKUPEN & WakeUpPinx)); +} + +/** + * @brief Enter the current core in SLEEP mode (CSLEEP). + * @param Regulator : Specifies the regulator state in SLEEP mode. + * This parameter can be one of the following values: + * @arg PWR_MAINREGULATOR_ON : SLEEP mode with regulator ON. + * @arg PWR_LOWPOWERREGULATOR_ON : SLEEP mode with low power + * regulator ON. + * @note This parameter is not used for the STM32H7 family and is kept as + * parameter just to maintain compatibility with the lower power + * families. + * @param SLEEPEntry : Specifies if SLEEP mode is entered with WFI or WFE + * intrinsic instruction. + * This parameter can be one of the following values: + * @arg PWR_SLEEPENTRY_WFI : enter SLEEP mode with WFI instruction. + * @arg PWR_SLEEPENTRY_WFE : enter SLEEP mode with WFE instruction. + * @note Ensure to clear pending events before calling this API through + * HAL_PWREx_ClearPendingEvent() when the SLEEP entry is WFE. + * @retval None. + */ +void HAL_PWR_EnterSLEEPMode (uint32_t Regulator, uint8_t SLEEPEntry) +{ + /* Check the parameters */ + assert_param (IS_PWR_REGULATOR (Regulator)); + assert_param (IS_PWR_SLEEP_ENTRY (SLEEPEntry)); + + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* Select SLEEP mode entry */ + if (SLEEPEntry == PWR_SLEEPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI (); + } + else + { + /* Request Wait For Event */ + __WFE (); + } +} + +/** + * @brief Enter STOP mode. + * @note For single core devices, this API will enter the system in STOP mode + * with all domains in DSTOP, if RUN_D3/RUN_SRD bit in CPUCR register is + * cleared. + * For dual core devices, this API will enter the domain (containing + * Cortex-Mx that executing this function) in DSTOP mode. If all + * Cortex-Mx domains are in DSTOP and RUN_D3 bit in CPUCR register is + * cleared, all the system will enter in STOP mode. + * @param Regulator : Specifies the regulator state in STOP mode. + * This parameter can be one of the following values: + * @arg PWR_MAINREGULATOR_ON : STOP mode with regulator ON. + * @arg PWR_LOWPOWERREGULATOR_ON : STOP mode with low power + * regulator ON. + * @param STOPEntry : Specifies if STOP mode in entered with WFI or WFE + * intrinsic instruction. + * This parameter can be one of the following values: + * @arg PWR_STOPENTRY_WFI : Enter STOP mode with WFI instruction. + * @arg PWR_STOPENTRY_WFE : Enter STOP mode with WFE instruction. + * @note In System STOP mode, all I/O pins keep the same state as in Run mode. + * @note When exiting System STOP mode by issuing an interrupt or a wakeup + * event, the HSI RC oscillator is selected as default system wakeup + * clock. + * @note In System STOP mode, when the voltage regulator operates in low + * power mode, an additional startup delay is incurred when the system + * is waking up. By keeping the internal regulator ON during STOP mode, + * the consumption is higher although the startup time is reduced. + * @retval None. + */ +void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param (IS_PWR_REGULATOR (Regulator)); + assert_param (IS_PWR_STOP_ENTRY (STOPEntry)); + + /* Select the regulator state in STOP mode */ + MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator); + + /* Configure the PWR mode for the different Domains */ +#if defined (DUAL_CORE) + /* Check CPU ID */ + if (HAL_GetCurrentCPUID () == CM7_CPUID) + { + /* Keep DSTOP mode when Cortex-M7 enters DEEP-SLEEP */ + CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3)); + } + else + { + /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */ + CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3)); + } +#else /* Single core devices */ + /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */ + CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3)); + +#if defined (PWR_CPUCR_PDDS_D2) + /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2); +#endif /* PWR_CPUCR_PDDS_D2 */ +#endif /* defined (DUAL_CORE) */ + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* Ensure that all instructions are done before entering STOP mode */ + __DSB (); + __ISB (); + + /* Select STOP mode entry */ + if (STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI (); + } + else + { + /* Request Wait For Event */ + __WFE (); + } + + /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); +} + +/** + * @brief Enter STANDBY mode. + * @note For single core devices, this API will enter the system in STANDBY + * mode with all domains in DSTANDBY, if RUN_D3/RUN_SRD bit in CPUCR + * register is cleared. + * For dual core devices, this API will enter the domain (containing + * Cortex-Mx that executing this function) in DSTANDBY mode. If all + * Cortex-Mx domains are in DSTANDBY and RUN_D3 bit in CPUCR register + * is cleared, all the system will enter in STANDBY mode. + * @note The system enters Standby mode only when all domains are in DSTANDBY. + * @note When the System exit STANDBY mode by issuing an interrupt or a + * wakeup event, the HSI RC oscillator is selected as system clock. + * @note It is recommended to disable all regulators before entring STANDBY + * mode for power consumption saving purpose. + * @retval None. + */ +void HAL_PWR_EnterSTANDBYMode (void) +{ + /* Configure the PWR mode for the different Domains */ +#if defined (DUAL_CORE) + /* Check CPU ID */ + if (HAL_GetCurrentCPUID () == CM7_CPUID) + { + /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */ + SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3)); + SET_BIT (PWR->CPU2CR, (PWR_CPU2CR_PDDS_D1 | PWR_CPU2CR_PDDS_D3)); + } + else + { + /* Enter DSTANDBY mode when Cortex-M4 enters DEEP-SLEEP */ + SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3)); + SET_BIT (PWR->CPU2CR, (PWR_CPU2CR_PDDS_D2 | PWR_CPU2CR_PDDS_D3)); + } +#else /* Single core devices */ + /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */ + SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3)); + +#if defined (PWR_CPUCR_PDDS_D2) + /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */ + SET_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2); +#endif /* PWR_CPUCR_PDDS_D2 */ +#endif /* defined (DUAL_CORE) */ + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* Ensure that all instructions are done before entering STOP mode */ + __DSB (); + __ISB (); + + /* This option is used to ensure that store operations are completed */ +#if defined (__CC_ARM) + __force_stores(); +#endif /* defined (__CC_ARM) */ + + /* Request Wait For Interrupt */ + __WFI (); +} + +/** + * @brief Indicate Sleep-On-Exit feature when returning from Handler mode to + * Thread mode. + * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the + * processor re-enters SLEEP mode when an interruption handling is over. + * Setting this bit is useful when the processor is expected to run + * only on interruptions handling. + * @retval None. + */ +void HAL_PWR_EnableSleepOnExit (void) +{ + /* Set SLEEPONEXIT bit of Cortex-Mx System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk); +} + +/** + * @brief Disable Sleep-On-Exit feature when returning from Handler mode to + * Thread mode. + * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the + * processor re-enters SLEEP mode when an interruption handling is over. + * @retval None + */ +void HAL_PWR_DisableSleepOnExit (void) +{ + /* Clear SLEEPONEXIT bit of Cortex-Mx System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk); +} + +/** + * @brief Enable CORTEX SEVONPEND feature. + * @note Sets SEVONPEND bit of SCR register. When this bit is set, any + * pending event / interrupt even if it's disabled or has insufficient + * priority to cause exception entry wakes up the Cortex-Mx. + * @retval None. + */ +void HAL_PWR_EnableSEVOnPend (void) +{ + /* Set SEVONPEND bit of Cortex-Mx System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SEVONPEND_Msk); +} + +/** + * @brief Disable CORTEX SEVONPEND feature. + * @note Resets SEVONPEND bit of SCR register. When this bit is reset, only + * enabled pending causes exception entry wakes up the Cortex-Mx. + * @retval None. + */ +void HAL_PWR_DisableSEVOnPend (void) +{ + /* Clear SEVONPEND bit of Cortex System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SEVONPEND_Msk); +} +/** + * @} + */ + +/** @defgroup PWR_Exported_Functions_Group3 Interrupt Handling Functions + * @brief Interrupt Handling functions + * +@verbatim + =============================================================================== + ##### Interrupt Handling Functions ##### + =============================================================================== + [..] + This section provides functions allowing to handle the PVD pending + interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief This function handles the PWR PVD interrupt request. + * @note This API should be called under the PVD_AVD_IRQHandler(). + * @retval None. + */ +void HAL_PWR_PVD_IRQHandler (void) +{ +#if defined (DUAL_CORE) + /* Check Cortex-Mx ID */ + if (HAL_GetCurrentCPUID () == CM7_CPUID) + { + /* Check PWR EXTI D1 flag */ + if(__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U) + { + /* Clear PWR EXTI D1 pending bit */ + __HAL_PWR_PVD_EXTI_CLEAR_FLAG (); + + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback (); + } + } + else + { + /* Check PWR EXTI D2 flag */ + if (__HAL_PWR_PVD_EXTID2_GET_FLAG () != 0U) + { + /* Clear PWR EXTI D2 pending bit */ + __HAL_PWR_PVD_EXTID2_CLEAR_FLAG (); + + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback (); + } + } +#else /* Single core devices */ + /* PVD EXTI line interrupt detected */ + if (__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U) + { + /* Clear PWR EXTI pending bit */ + __HAL_PWR_PVD_EXTI_CLEAR_FLAG (); + + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback (); + } +#endif /* defined (DUAL_CORE) */ +} + +/** + * @brief PWR PVD interrupt callback. + * @retval None. + */ +__weak void HAL_PWR_PVDCallback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWR_PVDCallback can be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_PWR_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c new file mode 100644 index 0000000..5d51ceb --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c @@ -0,0 +1,2142 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_pwr_ex.c + * @author MCD Application Team + * @brief Extended PWR HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of PWR extension peripheral: + * + Peripheral Extended features functions + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Call HAL_PWREx_ConfigSupply() function to configure the regulator supply + with the following different setups according to hardware (support SMPS): + (+) PWR_DIRECT_SMPS_SUPPLY + (+) PWR_SMPS_1V8_SUPPLIES_LDO + (+) PWR_SMPS_2V5_SUPPLIES_LDO + (+) PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO + (+) PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO + (+) PWR_SMPS_1V8_SUPPLIES_EXT + (+) PWR_SMPS_2V5_SUPPLIES_EXT + (+) PWR_LDO_SUPPLY + (+) PWR_EXTERNAL_SOURCE_SUPPLY + + (#) Call HAL_PWREx_GetSupplyConfig() function to get the current supply setup. + + (#) Call HAL_PWREx_ControlVoltageScaling() function to configure the main + internal regulator output voltage. The voltage scaling could be one of + the following scales : + (+) PWR_REGULATOR_VOLTAGE_SCALE0 + (+) PWR_REGULATOR_VOLTAGE_SCALE1 + (+) PWR_REGULATOR_VOLTAGE_SCALE2 + (+) PWR_REGULATOR_VOLTAGE_SCALE3 + + (#) Call HAL_PWREx_GetVoltageRange() function to get the current output + voltage applied to the main regulator. + + (#) Call HAL_PWREx_ControlStopModeVoltageScaling() function to configure the + main internal regulator output voltage in STOP mode. The voltage scaling + in STOP mode could be one of the following scales : + (+) PWR_REGULATOR_SVOS_SCALE3 + (+) PWR_REGULATOR_SVOS_SCALE4 + (+) PWR_REGULATOR_SVOS_SCALE5 + + (#) Call HAL_PWREx_GetStopModeVoltageRange() function to get the current + output voltage applied to the main regulator in STOP mode. + + (#) Call HAL_PWREx_EnterSTOP2Mode() function to enter the system in STOP mode + with core domain in D2STOP mode. This API is used only for STM32H7Axxx + and STM32H7Bxxx devices. + Please ensure to clear all CPU pending events by calling + HAL_PWREx_ClearPendingEvent() function when trying to enter the Cortex-Mx + in DEEP-SLEEP mode with __WFE() entry. + + (#) Call HAL_PWREx_EnterSTOPMode() function to enter the selected domain in + DSTOP mode. Call this API with all available power domains to enter the + system in STOP mode. + Please ensure to clear all CPU pending events by calling + HAL_PWREx_ClearPendingEvent() function when trying to enter the Cortex-Mx + in DEEP-SLEEP mode with __WFE() entry. + + (#) Call HAL_PWREx_ClearPendingEvent() function always before entring the + Cortex-Mx in any low power mode (SLEEP/DEEP-SLEEP) using WFE entry. + + (#) Call HAL_PWREx_EnterSTANDBYMode() function to enter the selected domain + in DSTANDBY mode. Call this API with all available power domains to enter + the system in STANDBY mode. + + (#) Call HAL_PWREx_ConfigD3Domain() function to setup the D3/SRD domain state + (RUN/STOP) when the system enter to low power mode. + + (#) Call HAL_PWREx_ClearDomainFlags() function to clear the CPU flags for the + selected power domain. This API is used only for dual core devices. + + (#) Call HAL_PWREx_HoldCore() and HAL_PWREx_ReleaseCore() functions to hold + and release the selected CPU and and their domain peripherals when + exiting STOP mode. These APIs are used only for dual core devices. + + (#) Call HAL_PWREx_EnableFlashPowerDown() and + HAL_PWREx_DisableFlashPowerDown() functions to enable and disable the + Flash Power Down in STOP mode. + + (#) Call HAL_PWREx_EnableMemoryShutOff() and + HAL_PWREx_DisableMemoryShutOff() functions to enable and disable the + memory block shut-off in DStop or DStop2. These APIs are used only for + STM32H7Axxx and STM32H7Bxxx lines. + + (#) Call HAL_PWREx_EnableWakeUpPin() and HAL_PWREx_DisableWakeUpPin() + functions to enable and disable the Wake-up pin functionality for + the selected pin. + + (#) Call HAL_PWREx_GetWakeupFlag() and HAL_PWREx_ClearWakeupFlag() + functions to manage wake-up flag for the selected pin. + + (#) Call HAL_PWREx_WAKEUP_PIN_IRQHandler() function to handle all wake-up + pins interrupts. + + (#) Call HAL_PWREx_EnableBkUpReg() and HAL_PWREx_DisableBkUpReg() functions + to enable and disable the backup domain regulator. + + (#) Call HAL_PWREx_EnableUSBReg(), HAL_PWREx_DisableUSBReg(), + HAL_PWREx_EnableUSBVoltageDetector() and + HAL_PWREx_DisableUSBVoltageDetector() functions to manage USB power + regulation functionalities. + + (#) Call HAL_PWREx_EnableBatteryCharging() and + HAL_PWREx_DisableBatteryCharging() functions to enable and disable the + battery charging feature with the selected resistor. + + (#) Call HAL_PWREx_EnableAnalogBooster() and + HAL_PWREx_DisableAnalogBooster() functions to enable and disable the + AVD boost feature when the VDD supply voltage is below 2V7. + + (#) Call HAL_PWREx_EnableMonitoring() and HAL_PWREx_DisableMonitoring() + functions to enable and disable the VBAT and Temperature monitoring. + When VBAT and Temperature monitoring feature is enables, use + HAL_PWREx_GetTemperatureLevel() and HAL_PWREx_GetVBATLevel() to get + respectively the Temperature level and VBAT level. + + (#) Call HAL_PWREx_GetMMCVoltage() and HAL_PWREx_DisableMonitoring() + function to get VDDMMC voltage level. This API is used only for + STM32H7Axxx and STM32H7Bxxx lines + + (#) Call HAL_PWREx_ConfigAVD() after setting parameter to be configured + (event mode and voltage threshold) in order to set up the Analog Voltage + Detector then use HAL_PWREx_EnableAVD() and HAL_PWREx_DisableAVD() + functions to start and stop the AVD detection. + (+) AVD level could be one of the following values : + (++) 1V7 + (++) 2V1 + (++) 2V5 + (++) 2V8 + + (#) Call HAL_PWREx_PVD_AVD_IRQHandler() function to handle the PWR PVD and + AVD interrupt request. + + @endverbatim + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup PWREx PWREx + * @brief PWR Extended HAL module driver + * @{ + */ + +#ifdef HAL_PWR_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @addtogroup PWREx_Private_Constants + * @{ + */ + +/** @defgroup PWREx_AVD_Mode_Mask PWR Extended AVD Mode Mask + * @{ + */ +#define AVD_MODE_IT (0x00010000U) +#define AVD_MODE_EVT (0x00020000U) +#define AVD_RISING_EDGE (0x00000001U) +#define AVD_FALLING_EDGE (0x00000002U) +#define AVD_RISING_FALLING_EDGE (0x00000003U) +/** + * @} + */ + +/** @defgroup PWREx_REG_SET_TIMEOUT PWR Extended Flag Setting Time Out Value + * @{ + */ +#define PWR_FLAG_SETTING_DELAY (1000U) +/** + * @} + */ + +/** @defgroup PWREx_WakeUp_Pins_Offsets PWREx Wake-Up Pins masks and offsets + * @{ + */ +/* Wake-Up Pins EXTI register mask */ +#if defined (EXTI_IMR2_IM57) +#define PWR_EXTI_WAKEUP_PINS_MASK (EXTI_IMR2_IM55 | EXTI_IMR2_IM56 |\ + EXTI_IMR2_IM57 | EXTI_IMR2_IM58 |\ + EXTI_IMR2_IM59 | EXTI_IMR2_IM60) +#else +#define PWR_EXTI_WAKEUP_PINS_MASK (EXTI_IMR2_IM55 | EXTI_IMR2_IM56 |\ + EXTI_IMR2_IM58 | EXTI_IMR2_IM60) +#endif /* defined (EXTI_IMR2_IM57) */ + +/* Wake-Up Pins PWR Pin Pull shift offsets */ +#define PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET (2U) +/** + * @} + */ + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Functions PWREx Exported Functions + * @{ + */ + +/** @defgroup PWREx_Exported_Functions_Group1 Power Supply Control Functions + * @brief Power supply control functions + * +@verbatim + =============================================================================== + ##### Power supply control functions ##### + =============================================================================== + [..] + (#) When the system is powered on, the POR monitors VDD supply. Once VDD is + above the POR threshold level, the voltage regulator is enabled in the + default supply configuration: + (+) The Voltage converter output level is set at 1V0 in accordance with + the VOS3 level configured in PWR (D3/SRD) domain control register + (PWR_D3CR/PWR_SRDCR). + (+) The system is kept in reset mode as long as VCORE is not ok. + (+) Once VCORE is ok, the system is taken out of reset and the HSI + oscillator is enabled. + (+) Once the oscillator is stable, the system is initialized: Flash memory + and option bytes are loaded and the CPU starts in Run* mode. + (+) The software shall then initialize the system including supply + configuration programming using the HAL_PWREx_ConfigSupply(). + (+) Once the supply configuration has been configured, the + HAL_PWREx_ConfigSupply() function checks the ACTVOSRDY bit in PWR + control status register 1 (PWR_CSR1) to guarantee a valid voltage + levels: + (++) As long as ACTVOSRDY indicates that voltage levels are invalid, the + system is in limited Run* mode, write accesses to the RAMs are not + permitted and VOS shall not be changed. + (++) Once ACTVOSRDY indicates that voltage levels are valid, the system + is in normal Run mode, write accesses to RAMs are allowed and VOS + can be changed. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the system Power Supply. + * @param SupplySource : Specifies the Power Supply source to set after a + * system startup. + * This parameter can be one of the following values : + * @arg PWR_DIRECT_SMPS_SUPPLY : The SMPS supplies the Vcore Power + * Domains. The LDO is Bypassed. + * @arg PWR_SMPS_1V8_SUPPLIES_LDO : The SMPS 1.8V output supplies + * the LDO. The Vcore Power Domains + * are supplied from the LDO. + * @arg PWR_SMPS_2V5_SUPPLIES_LDO : The SMPS 2.5V output supplies + * the LDO. The Vcore Power Domains + * are supplied from the LDO. + * @arg PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO : The SMPS 1.8V output + * supplies external + * circuits and the LDO. + * The Vcore Power Domains + * are supplied from the + * LDO. + * @arg PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO : The SMPS 2.5V output + * supplies external + * circuits and the LDO. + * The Vcore Power Domains + * are supplied from the + * LDO. + * @arg PWR_SMPS_1V8_SUPPLIES_EXT : The SMPS 1.8V output supplies + * external circuits. The LDO is + * Bypassed. The Vcore Power + * Domains are supplied from + * external source. + * @arg PWR_SMPS_2V5_SUPPLIES_EXT : The SMPS 2.5V output supplies + * external circuits. The LDO is + * Bypassed. The Vcore Power + * Domains are supplied from + * external source. + * @arg PWR_LDO_SUPPLY : The LDO regulator supplies the Vcore Power + * Domains. The SMPS regulator is Bypassed. + * @arg PWR_EXTERNAL_SOURCE_SUPPLY : The SMPS and the LDO are + * Bypassed. The Vcore Power + * Domains are supplied from + * external source. + * @note The PWR_LDO_SUPPLY and PWR_EXTERNAL_SOURCE_SUPPLY are used by all + * H7 lines. + * The PWR_DIRECT_SMPS_SUPPLY, PWR_SMPS_1V8_SUPPLIES_LDO, + * PWR_SMPS_2V5_SUPPLIES_LDO, PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO, + * PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO, PWR_SMPS_1V8_SUPPLIES_EXT and + * PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS + * regulator. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param (IS_PWR_SUPPLY (SupplySource)); + + /* Check if supply source was configured */ +#if defined (PWR_FLAG_SCUEN) + if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U) +#else + if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN)) +#endif /* defined (PWR_FLAG_SCUEN) */ + { + /* Check supply configuration */ + if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource) + { + /* Supply configuration update locked, can't apply a new supply config */ + return HAL_ERROR; + } + else + { + /* Supply configuration update locked, but new supply configuration + matches with old supply configuration : nothing to do + */ + return HAL_OK; + } + } + + /* Set the power supply configuration */ + MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till voltage level flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U) + { + if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + +#if defined (SMPS) + /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */ + if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) || + (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) || + (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT) || + (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT)) + { + /* Get the current tick number */ + tickstart = HAL_GetTick (); + + /* Wait till SMPS external supply ready flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U) + { + if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + } +#endif /* defined (SMPS) */ + + return HAL_OK; +} + +/** + * @brief Get the power supply configuration. + * @retval The supply configuration. + */ +uint32_t HAL_PWREx_GetSupplyConfig (void) +{ + return (PWR->CR3 & PWR_SUPPLY_CONFIG_MASK); +} + +/** + * @brief Configure the main internal regulator output voltage. + * @param VoltageScaling : Specifies the regulator output voltage to achieve + * a tradeoff between performance and power + * consumption. + * This parameter can be one of the following values : + * @arg PWR_REGULATOR_VOLTAGE_SCALE0 : Regulator voltage output + * Scale 0 mode. + * @arg PWR_REGULATOR_VOLTAGE_SCALE1 : Regulator voltage output + * range 1 mode. + * @arg PWR_REGULATOR_VOLTAGE_SCALE2 : Regulator voltage output + * range 2 mode. + * @arg PWR_REGULATOR_VOLTAGE_SCALE3 : Regulator voltage output + * range 3 mode. + * @note For STM32H74x and STM32H75x lines, configuring Voltage Scale 0 is + * only possible when Vcore is supplied from LDO (Low DropOut). The + * SYSCFG Clock must be enabled through __HAL_RCC_SYSCFG_CLK_ENABLE() + * macro before configuring Voltage Scale 0. + * To enter low power mode , and if current regulator voltage is + * Voltage Scale 0 then first switch to Voltage Scale 1 before entering + * low power mode. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling (uint32_t VoltageScaling) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param (IS_PWR_REGULATOR_VOLTAGE (VoltageScaling)); + + /* Get the voltage scaling */ + if ((PWR->CSR1 & PWR_CSR1_ACTVOS) == VoltageScaling) + { + /* Old and new voltage scaling configuration match : nothing to do */ + return HAL_OK; + } + +#if defined (PWR_SRDCR_VOS) + /* Set the voltage range */ + MODIFY_REG (PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling); +#else +#if defined(SYSCFG_PWRCR_ODEN) /* STM32H74xxx and STM32H75xxx lines */ + if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE0) + { + if ((PWR->CR3 & PWR_CR3_LDOEN) == PWR_CR3_LDOEN) + { + /* Set the voltage range */ + MODIFY_REG (PWR->D3CR, PWR_D3CR_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till voltage level flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U) + { + if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + + /* Enable the PWR overdrive */ + SET_BIT (SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); + } + else + { + /* The voltage scale 0 is only possible when LDO regulator is enabled */ + return HAL_ERROR; + } + } + else + { + if ((PWR->CSR1 & PWR_CSR1_ACTVOS) == PWR_REGULATOR_VOLTAGE_SCALE1) + { + if ((SYSCFG->PWRCR & SYSCFG_PWRCR_ODEN) != 0U) + { + /* Disable the PWR overdrive */ + CLEAR_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till voltage level flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U) + { + if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + } + } + + /* Set the voltage range */ + MODIFY_REG (PWR->D3CR, PWR_D3CR_VOS, VoltageScaling); + } +#else /* STM32H72xxx and STM32H73xxx lines */ + /* Set the voltage range */ + MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling); +#endif /* defined (SYSCFG_PWRCR_ODEN) */ +#endif /* defined (PWR_SRDCR_VOS) */ + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till voltage level flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U) + { + if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Get the main internal regulator output voltage. Reflecting the last + * VOS value applied to the PMU. + * @retval The current applied VOS selection. + */ +uint32_t HAL_PWREx_GetVoltageRange (void) +{ + /* Get the active voltage scaling */ + return (PWR->CSR1 & PWR_CSR1_ACTVOS); +} + +/** + * @brief Configure the main internal regulator output voltage in STOP mode. + * @param VoltageScaling : Specifies the regulator output voltage when the + * system enters Stop mode to achieve a tradeoff between performance + * and power consumption. + * This parameter can be one of the following values: + * @arg PWR_REGULATOR_SVOS_SCALE3 : Regulator voltage output range + * 3 mode. + * @arg PWR_REGULATOR_SVOS_SCALE4 : Regulator voltage output range + * 4 mode. + * @arg PWR_REGULATOR_SVOS_SCALE5 : Regulator voltage output range + * 5 mode. + * @note The Stop mode voltage scaling for SVOS4 and SVOS5 sets the voltage + * regulator in Low-power (LP) mode to further reduce power consumption. + * When preselecting SVOS3, the use of the voltage regulator low-power + * mode (LP) can be selected by LPDS register bit. + * @note The selected SVOS4 and SVOS5 levels add an additional startup delay + * when exiting from system Stop mode. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_PWREx_ControlStopModeVoltageScaling (uint32_t VoltageScaling) +{ + /* Check the parameters */ + assert_param (IS_PWR_STOP_MODE_REGULATOR_VOLTAGE (VoltageScaling)); + + /* Return the stop mode voltage range */ + MODIFY_REG (PWR->CR1, PWR_CR1_SVOS, VoltageScaling); + + return HAL_OK; +} + +/** + * @brief Get the main internal regulator output voltage in STOP mode. + * @retval The actual applied VOS selection. + */ +uint32_t HAL_PWREx_GetStopModeVoltageRange (void) +{ + /* Return the stop voltage scaling */ + return (PWR->CR1 & PWR_CR1_SVOS); +} +/** + * @} + */ + +/** @defgroup PWREx_Exported_Functions_Group2 Low Power Control Functions + * @brief Low power control functions + * +@verbatim + =============================================================================== + ##### Low power control functions ##### + =============================================================================== + + *** Domains Low Power modes configuration *** + ============================================= + [..] + This section provides the extended low power mode control APIs. + The system presents 3 principles domains (D1, D2 and D3) that can be + operated in low-power modes (DSTOP or DSTANDBY mode): + + (+) DSTOP mode to enters a domain to STOP mode: + (++) D1 domain and/or D2 domain enters DSTOP mode only when the CPU + subsystem is in CSTOP mode and has allocated peripheral in the + domain. + In DSTOP mode the domain bus matrix clock is stopped. + (++) The system enters STOP mode using one of the following scenarios: + (+++) D1 domain enters DSTANDBY mode (powered off) and D2, D3 domains + enter DSTOP mode. + (+++) D2 domain enters DSTANDBY mode (powered off) and D1, D3 domains + enter DSTOP mode. + (+++) D3 domain enters DSTANDBY mode (powered off) and D1, D2 domains + enter DSTOP mode. + (+++) D1 and D2 domains enter DSTANDBY mode (powered off) and D3 domain + enters DSTOP mode. + (+++) D1 and D3 domains enter DSTANDBY mode (powered off) and D2 domain + enters DSTOP mode. + (+++) D2 and D3 domains enter DSTANDBY mode (powered off) and D1 domain + enters DSTOP mode. + (+++) D1, D2 and D3 domains enter DSTOP mode. + (++) When the system enters STOP mode, the clocks are stopped and the + regulator is running in main or low power mode. + (++) D3 domain can be kept in Run mode regardless of the CPU status when + enter STOP mode by using HAL_PWREx_ConfigD3Domain(D3State) function. + + (+) DSTANDBY mode to enters a domain to STANDBY mode: + (++) The DSTANDBY mode is entered when the PDDS_Dn bit in PWR CPU control + register (PWR_CPUCR) for the Dn domain selects Standby mode. + (++) The system enters STANDBY mode only when D1, D2 and D3 domains enter + DSTANDBY mode. Consequently the VCORE supply regulator is powered + off. + + *** DSTOP mode *** + ================== + [..] + In DStop mode the domain bus matrix clock is stopped. + The Flash memory can enter low-power Stop mode when it is enabled through + FLPS in PWR_CR1 register. This allows a trade-off between domain DStop + restart time and low power consumption. + [..] + In DStop mode domain peripherals using the LSI or LSE clock and + peripherals having a kernel clock request are still able to operate. + [..] + Before entering DSTOP mode it is recommended to call SCB_CleanDCache + function in order to clean the D-Cache and guarantee the data integrity + for the SRAM memories. + + (+) Entry: + The DSTOP mode is entered using the HAL_PWREx_EnterSTOPMode(Regulator, + STOPEntry, Domain) function with: + (++) Regulator: + (+++) PWR_MAINREGULATOR_ON : Main regulator ON. + (+++) PWR_LOWPOWERREGULATOR_ON : Low Power regulator ON. + (++) STOPEntry: + (+++) PWR_STOPENTRY_WFI : enter STOP mode with WFI instruction + (+++) PWR_STOPENTRY_WFE : enter STOP mode with WFE instruction + (++) Domain: + (+++) PWR_D1_DOMAIN : Enters D1/CD domain to DSTOP mode. + (+++) PWR_D2_DOMAIN : Enters D2 domain to DSTOP mode. + (+++) PWR_D3_DOMAIN : Enters D3/SRD domain to DSTOP mode. + + (+) Exit: + Any EXTI Line (Internal or External) configured in Interrupt/Event mode. + + *** DSTANDBY mode *** + ===================== + [..] + In DStandby mode: + (+) The domain bus matrix clock is stopped. + (+) The domain is powered down and the domain RAM and register contents + are lost. + [..] + Before entering DSTANDBY mode it is recommended to call SCB_CleanDCache + function in order to clean the D-Cache and guarantee the data integrity + for the SRAM memories. + + (+) Entry: + The DSTANDBY mode is entered using the HAL_PWREx_EnterSTANDBYMode + (Domain) function with: + (++) Domain: + (+++) PWR_D1_DOMAIN : Enters D1/CD domain to DSTANDBY mode. + (+++) PWR_D2_DOMAIN : Enters D2 domain to DSTANDBY mode. + (+++) PWR_D3_DOMAIN : Enters D3/SRD domain to DSTANDBY mode. + + (+) Exit: + WKUP pin rising or falling edge, RTC alarm (Alarm A and Alarm B), RTC + wakeup, tamper event, time stamp event, external reset in NRST pin, + IWDG reset. + + *** Keep D3/SRD in RUN mode *** + =============================== + [..] + D3/SRD domain can be kept in Run mode regardless of the CPU status when + entering STOP mode by using HAL_PWREx_ConfigD3Domain(D3State) function + with : + (+) D3State: + (++) PWR_D3_DOMAIN_STOP : D3/SDR domain follows the CPU sub-system + mode. + (++) PWR_D3_DOMAIN_RUN : D3/SRD domain remains in Run mode regardless + of CPU subsystem mode. + + *** FLASH Power Down configuration **** + ======================================= + [..] + By setting the FLPS bit in the PWR_CR1 register using the + HAL_PWREx_EnableFlashPowerDown() function, the Flash memory also enters + power down mode when the device enters STOP mode. When the Flash memory is + in power down mode, an additional startup delay is incurred when waking up + from STOP mode. + + *** Wakeup Pins configuration **** + =================================== + [..] + Wakeup pins allow the system to exit from Standby mode. The configuration + of wakeup pins is done with the HAL_PWREx_EnableWakeUpPin(sPinParams) + function with: + (+) sPinParams: structure to enable and configure a wakeup pin: + (++) WakeUpPin: Wakeup pin to be enabled. + (++) PinPolarity: Wakeup pin polarity (rising or falling edge). + (++) PinPull: Wakeup pin pull (no pull, pull-up or pull-down). + [..] + The wakeup pins are internally connected to the EXTI lines [55-60] to + generate an interrupt if enabled. The EXTI lines configuration is done by + the HAL_EXTI_Dx_EventInputConfig() functions defined in the stm32h7xxhal.c + file. + [..] + When a wakeup pin event is received the HAL_PWREx_WAKEUP_PIN_IRQHandler is + called and the appropriate flag is set in the PWR_WKUPFR register. Then in + the HAL_PWREx_WAKEUP_PIN_IRQHandler function the wakeup pin flag will be + cleared and the appropriate user callback will be called. The user can add + his own code by customization of function pointer HAL_PWREx_WKUPx_Callback. + +@endverbatim + * @{ + */ + +#if defined (PWR_CPUCR_RETDS_CD) +/** + * @brief Enter the system to STOP mode with main domain in DSTOP2. + * @note In STOP mode, the domain bus matrix clock is stalled. + * @note In STOP mode, memories and registers are maintained and peripherals + * in CPU domain are no longer operational. + * @note All clocks in the VCORE domain are stopped, the PLL, the HSI and the + * HSE oscillators are disabled. Only Peripherals that have wakeup + * capability can switch on the HSI to receive a frame, and switch off + * the HSI after receiving the frame if it is not a wakeup frame. In + * this case the HSI clock is propagated only to the peripheral + * requesting it. + * @note When exiting STOP mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in + * RCC_CFGR register is set. + * @param Regulator : Specifies the regulator state in STOP mode. + * This parameter can be one of the following values: + * @arg PWR_MAINREGULATOR_ON : STOP mode with regulator ON. + * @arg PWR_LOWPOWERREGULATOR_ON : STOP mode with low power + * regulator ON. + * @param STOPEntry : Specifies if STOP mode in entered with WFI or WFE + * intrinsic instruction. + * This parameter can be one of the following values: + * @arg PWR_STOPENTRY_WFI : Enter STOP mode with WFI instruction. + * @arg PWR_STOPENTRY_WFE : Enter STOP mode with WFE instruction. + * @retval None. + */ +void HAL_PWREx_EnterSTOP2Mode (uint32_t Regulator, uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param (IS_PWR_REGULATOR (Regulator)); + assert_param (IS_PWR_STOP_ENTRY (STOPEntry)); + + /* Select the regulator state in Stop mode */ + MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator); + + /* Go to DStop2 mode (deep retention) when CPU domain enters Deepsleep */ + SET_BIT (PWR->CPUCR, PWR_CPUCR_RETDS_CD); + + /* Keep DSTOP mode when SmartRun domain enters Deepsleep */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_SRD); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* Ensure that all instructions are done before entering STOP mode */ + __ISB (); + __DSB (); + + /* Select Stop mode entry */ + if (STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI (); + } + else + { + /* Request Wait For Event */ + __WFE (); + } + + /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); +} +#endif /* defined (PWR_CPUCR_RETDS_CD) */ + +/** + * @brief Enter a Domain to DSTOP mode. + * @note This API gives flexibility to manage independently each domain STOP + * mode. For dual core lines, this API should be executed with the + * corresponding Cortex-Mx to enter domain to DSTOP mode. When it is + * executed by all available Cortex-Mx, the system enter to STOP mode. + * For single core lines, calling this API with domain parameter set to + * PWR_D1_DOMAIN (D1/CD), the whole system will enter in STOP mode + * independently of PWR_CPUCR_PDDS_Dx bits values if RUN_D3 bit in the + * CPUCR_RUN_D3 is cleared. + * @note In DStop mode the domain bus matrix clock is stopped. + * @note The system D3/SRD domain enter Stop mode only when the CPU subsystem + * is in CStop mode, the EXTI wakeup sources are inactive and at least + * one PDDS_Dn bit in PWR CPU control register (PWR_CPUCR) for + * any domain request Stop. + * @note Before entering DSTOP mode it is recommended to call SCB_CleanDCache + * function in order to clean the D-Cache and guarantee the data + * integrity for the SRAM memories. + * @note In System Stop mode, the domain peripherals that use the LSI or LSE + * clock, and the peripherals that have a kernel clock request to + * select HSI or CSI as source, are still able to operate. + * @param Regulator : Specifies the regulator state in STOP mode. + * This parameter can be one of the following values: + * @arg PWR_MAINREGULATOR_ON : STOP mode with regulator ON. + * @arg PWR_LOWPOWERREGULATOR_ON : STOP mode with low power + * regulator ON. + * @param STOPEntry : Specifies if STOP mode in entered with WFI or WFE + * intrinsic instruction. + * This parameter can be one of the following values: + * @arg PWR_STOPENTRY_WFI : Enter STOP mode with WFI instruction. + * @arg PWR_STOPENTRY_WFE : Enter STOP mode with WFE instruction. + * @param Domain : Specifies the Domain to enter in DSTOP mode. + * This parameter can be one of the following values: + * @arg PWR_D1_DOMAIN : Enter D1/CD Domain to DSTOP mode. + * @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode. + * @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode. + * @retval None. + */ +void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain) +{ + /* Check the parameters */ + assert_param (IS_PWR_REGULATOR (Regulator)); + assert_param (IS_PWR_STOP_ENTRY (STOPEntry)); + assert_param (IS_PWR_DOMAIN (Domain)); + + /* Select the regulator state in Stop mode */ + MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator); + + /* Select the domain Power Down DeepSleep */ + if (Domain == PWR_D1_DOMAIN) + { +#if defined (DUAL_CORE) + /* Check current core */ + if (HAL_GetCurrentCPUID () != CM7_CPUID) + { + /* + When the domain selected and the cortex-mx don't match, entering stop + mode will not be performed + */ + return; + } +#endif /* defined (DUAL_CORE) */ + + /* Keep DSTOP mode when D1/CD domain enters Deepsleep */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* Ensure that all instructions are done before entering STOP mode */ + __DSB (); + __ISB (); + + /* Select Stop mode entry */ + if (STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI (); + } + else + { + /* Request Wait For Event */ + __WFE (); + } + + /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + } +#if defined (PWR_CPUCR_PDDS_D2) + else if (Domain == PWR_D2_DOMAIN) + { +#if defined (DUAL_CORE) + /* Check current core */ + if (HAL_GetCurrentCPUID () != CM4_CPUID) + { + /* + When the domain selected and the cortex-mx don't match, entering stop + mode will not be performed + */ + return; + } + + /* Keep DSTOP mode when D2 domain enters Deepsleep */ + CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* Ensure that all instructions are done before entering STOP mode */ + __DSB (); + __ISB (); + + /* Select Stop mode entry */ + if (STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI (); + } + else + { + /* Request Wait For Event */ + __WFE (); + } + + /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */ + CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); +#else + /* Keep DSTOP mode when D2 domain enters Deepsleep */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2); +#endif /* defined (DUAL_CORE) */ + } +#endif /* defined (PWR_CPUCR_PDDS_D2) */ + else + { +#if defined (DUAL_CORE) + /* Check current core */ + if (HAL_GetCurrentCPUID () == CM7_CPUID) + { + /* Keep DSTOP mode when D3 domain enters Deepsleep */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3); + } + else + { + /* Keep DSTOP mode when D3 domain enters Deepsleep */ + CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3); + } +#else + /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3); +#endif /* defined (DUAL_CORE) */ + } +} + +/** + * @brief Clear pending event. + * @note This API clears the pending event in order to enter a given CPU + * to CSLEEP or CSTOP. It should be called just before APIs performing + * enter low power mode using Wait For Event request. + * @note Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4. + * @retval None. + */ +void HAL_PWREx_ClearPendingEvent (void) +{ +#if defined (DUAL_CORE) + /* Check the current Core */ + if (HAL_GetCurrentCPUID () == CM7_CPUID) + { + __WFE (); + } + else + { + __SEV (); + __WFE (); + } +#else + __WFE (); +#endif /* defined (DUAL_CORE) */ +} + +/** + * @brief Enter a Domain to DSTANDBY mode. + * @note This API gives flexibility to manage independently each domain + * STANDBY mode. For dual core lines, this API should be executed with + * the corresponding Cortex-Mx to enter domain to DSTANDBY mode. When + * it is executed by all available Cortex-Mx, the system enter STANDBY + * mode. + * For single core lines, calling this API with D1/SRD the selected + * domain will enter the whole system in STOP if PWR_CPUCR_PDDS_D3 = 0 + * and enter the whole system in STANDBY if PWR_CPUCR_PDDS_D3 = 1. + * @note The DStandby mode is entered when all PDDS_Dn bits in PWR_CPUCR for + * the Dn domain select Standby mode. When the system enters Standby + * mode, the voltage regulator is disabled. + * @note When D2 or D3 domain is in DStandby mode and the CPU sets the + * domain PDDS_Dn bit to select Stop mode, the domain remains in + * DStandby mode. The domain will only exit DStandby when the CPU + * allocates a peripheral in the domain. + * @note The system D3/SRD domain enters Standby mode only when the D1 and D2 + * domain are in DStandby. + * @note Before entering DSTANDBY mode it is recommended to call + * SCB_CleanDCache function in order to clean the D-Cache and guarantee + * the data integrity for the SRAM memories. + * @param Domain : Specifies the Domain to enter to STANDBY mode. + * This parameter can be one of the following values: + * @arg PWR_D1_DOMAIN: Enter D1/CD Domain to DSTANDBY mode. + * @arg PWR_D2_DOMAIN: Enter D2 Domain to DSTANDBY mode. + * @arg PWR_D3_DOMAIN: Enter D3/SRD Domain to DSTANDBY mode. + * @retval None + */ +void HAL_PWREx_EnterSTANDBYMode (uint32_t Domain) +{ + /* Check the parameters */ + assert_param (IS_PWR_DOMAIN (Domain)); + + /* Select the domain Power Down DeepSleep */ + if (Domain == PWR_D1_DOMAIN) + { +#if defined (DUAL_CORE) + /* Check current core */ + if (HAL_GetCurrentCPUID () != CM7_CPUID) + { + /* + When the domain selected and the cortex-mx don't match, entering + standby mode will not be performed + */ + return; + } +#endif /* defined (DUAL_CORE) */ + + /* Allow DSTANDBY mode when D1/CD domain enters Deepsleep */ + SET_BIT (PWR-> CPUCR, PWR_CPUCR_PDDS_D1); + +#if defined (DUAL_CORE) + /* Allow DSTANDBY mode when D1/CD domain enters Deepsleep */ + SET_BIT (PWR-> CPU2CR, PWR_CPU2CR_PDDS_D1); +#endif /*DUAL_CORE*/ + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* This option is used to ensure that store operations are completed */ +#if defined (__CC_ARM) + __force_stores (); +#endif /* defined (__CC_ARM) */ + + /* Request Wait For Interrupt */ + __WFI (); + } +#if defined (PWR_CPUCR_PDDS_D2) + else if (Domain == PWR_D2_DOMAIN) + { + /* Allow DSTANDBY mode when D2 domain enters Deepsleep */ + SET_BIT (PWR-> CPUCR, PWR_CPUCR_PDDS_D2); + +#if defined (DUAL_CORE) + /* Check current core */ + if (HAL_GetCurrentCPUID () != CM4_CPUID) + { + /* + When the domain selected and the cortex-mx don't match, entering + standby mode will not be performed + */ + return; + } + + /* Allow DSTANDBY mode when D2 domain enters Deepsleep */ + SET_BIT (PWR-> CPU2CR, PWR_CPU2CR_PDDS_D2); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); + + /* This option is used to ensure that store operations are completed */ +#if defined (__CC_ARM) + __force_stores (); +#endif /* defined (__CC_ARM) */ + + /* Request Wait For Interrupt */ + __WFI (); +#endif /* defined (DUAL_CORE) */ + } +#endif /* defined (PWR_CPUCR_PDDS_D2) */ + else + { + /* Allow DSTANDBY mode when D3/SRD domain enters Deepsleep */ + SET_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3); + +#if defined (DUAL_CORE) + /* Allow DSTANDBY mode when D3/SRD domain enters Deepsleep */ + SET_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3); +#endif /* defined (DUAL_CORE) */ + } +} + +/** + * @brief Configure the D3/SRD Domain state when the System in low power mode. + * @param D3State : Specifies the D3/SRD state. + * This parameter can be one of the following values : + * @arg PWR_D3_DOMAIN_STOP : D3/SRD domain will follow the most deep + * CPU sub-system low power mode. + * @arg PWR_D3_DOMAIN_RUN : D3/SRD domain will stay in RUN mode + * regardless of the CPU sub-system low + * power mode. + * @retval None + */ +void HAL_PWREx_ConfigD3Domain (uint32_t D3State) +{ + /* Check the parameter */ + assert_param (IS_D3_STATE (D3State)); + + /* Keep D3/SRD in run mode */ + MODIFY_REG (PWR->CPUCR, PWR_CPUCR_RUN_D3, D3State); +} + +#if defined (DUAL_CORE) +/** + * @brief Clear HOLD2F, HOLD1F, STOPF, SBF, SBF_D1, and SBF_D2 flags for a + * given domain. + * @param DomainFlags : Specifies the Domain flags to be cleared. + * This parameter can be one of the following values: + * @arg PWR_D1_DOMAIN_FLAGS : Clear D1 Domain flags. + * @arg PWR_D2_DOMAIN_FLAGS : Clear D2 Domain flags. + * @arg PWR_ALL_DOMAIN_FLAGS : Clear D1 and D2 Domain flags. + * @retval None. + */ +void HAL_PWREx_ClearDomainFlags (uint32_t DomainFlags) +{ + /* Check the parameter */ + assert_param (IS_PWR_DOMAIN_FLAG (DomainFlags)); + + /* D1 CPU flags */ + if (DomainFlags == PWR_D1_DOMAIN_FLAGS) + { + /* Clear D1 domain flags (HOLD2F, STOPF, SBF, SBF_D1, and SBF_D2) */ + SET_BIT (PWR->CPUCR, PWR_CPUCR_CSSF); + } + /* D2 CPU flags */ + else if (DomainFlags == PWR_D2_DOMAIN_FLAGS) + { + /* Clear D2 domain flags (HOLD1F, STOPF, SBF, SBF_D1, and SBF_D2) */ + SET_BIT (PWR->CPU2CR, PWR_CPU2CR_CSSF); + } + else + { + /* Clear D1 domain flags (HOLD2F, STOPF, SBF, SBF_D1, and SBF_D2) */ + SET_BIT (PWR->CPUCR, PWR_CPUCR_CSSF); + /* Clear D2 domain flags (HOLD1F, STOPF, SBF, SBF_D1, and SBF_D2) */ + SET_BIT (PWR->CPU2CR, PWR_CPU2CR_CSSF); + } +} + +/** + * @brief Hold the CPU and their domain peripherals when exiting STOP mode. + * @param CPU : Specifies the core to be held. + * This parameter can be one of the following values: + * @arg PWR_CORE_CPU1: Hold CPU1 and set CPU2 as master. + * @arg PWR_CORE_CPU2: Hold CPU2 and set CPU1 as master. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PWREx_HoldCore (uint32_t CPU) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param (IS_PWR_CORE (CPU)); + + /* Check CPU index */ + if (CPU == PWR_CORE_CPU2) + { + /* If CPU1 is not held */ + if ((PWR->CPU2CR & PWR_CPU2CR_HOLD1) != PWR_CPU2CR_HOLD1) + { + /* Set HOLD2 bit */ + SET_BIT (PWR->CPUCR, PWR_CPUCR_HOLD2); + } + else + { + status = HAL_ERROR; + } + } + else + { + /* If CPU2 is not held */ + if ((PWR->CPUCR & PWR_CPUCR_HOLD2) != PWR_CPUCR_HOLD2) + { + /* Set HOLD1 bit */ + SET_BIT (PWR->CPU2CR, PWR_CPU2CR_HOLD1); + } + else + { + status = HAL_ERROR; + } + } + + return status; +} + +/** + * @brief Release the CPU and their domain peripherals after a wake-up from + * STOP mode. + * @param CPU: Specifies the core to be released. + * This parameter can be one of the following values: + * @arg PWR_CORE_CPU1: Release the CPU1 and their domain + * peripherals from holding. + * @arg PWR_CORE_CPU2: Release the CPU2 and their domain + * peripherals from holding. + * @retval None + */ +void HAL_PWREx_ReleaseCore (uint32_t CPU) +{ + /* Check the parameters */ + assert_param (IS_PWR_CORE (CPU)); + + /* Check CPU index */ + if (CPU == PWR_CORE_CPU2) + { + /* Reset HOLD2 bit */ + CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_HOLD2); + } + else + { + /* Reset HOLD1 bit */ + CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_HOLD1); + } +} +#endif /* defined (DUAL_CORE) */ + + +/** + * @brief Enable the Flash Power Down in Stop mode. + * @note When Flash Power Down is enabled the Flash memory enters low-power + * mode when D1/SRD domain is in DStop mode. This feature allows to + * obtain the best trade-off between low-power consumption and restart + * time when exiting from DStop mode. + * @retval None. + */ +void HAL_PWREx_EnableFlashPowerDown (void) +{ + /* Enable the Flash Power Down */ + SET_BIT (PWR->CR1, PWR_CR1_FLPS); +} + +/** + * @brief Disable the Flash Power Down in Stop mode. + * @note When Flash Power Down is disabled the Flash memory is kept on + * normal mode when D1/SRD domain is in DStop mode. This feature allows + * to obtain the best trade-off between low-power consumption and + * restart time when exiting from DStop mode. + * @retval None. + */ +void HAL_PWREx_DisableFlashPowerDown (void) +{ + /* Disable the Flash Power Down */ + CLEAR_BIT (PWR->CR1, PWR_CR1_FLPS); +} + +#if defined (PWR_CR1_SRDRAMSO) +/** + * @brief Enable memory block shut-off in DStop or DStop2 modes + * @note In DStop or DStop2 mode, the content of the memory blocks is + * maintained. Further power optimization can be obtained by switching + * off some memory blocks. This optimization implies loss of the memory + * content. The user can select which memory is discarded during STOP + * mode by means of xxSO bits. + * @param MemoryBlock : Specifies the memory block to shut-off during DStop or + * DStop2 mode. + * This parameter can be one of the following values: + * @arg PWR_SRD_AHB_MEMORY_BLOCK : SmartRun domain AHB memory. + * @arg PWR_USB_FDCAN_MEMORY_BLOCK : High-speed interfaces USB and + * FDCAN memories. + * @arg PWR_GFXMMU_JPEG_MEMORY_BLOCK : GFXMMU and JPEG memories. + * @arg PWR_TCM_ECM_MEMORY_BLOCK : Instruction TCM and ETM memories. + * @arg PWR_RAM1_AHB_MEMORY_BLOCK : AHB RAM1 memory. + * @arg PWR_RAM2_AHB_MEMORY_BLOCK : AHB RAM2 memory. + * @arg PWR_RAM1_AXI_MEMORY_BLOCK : AXI RAM1 memory. + * @arg PWR_RAM2_AXI_MEMORY_BLOCK : AXI RAM2 memory. + * @arg PWR_RAM3_AXI_MEMORY_BLOCK : AXI RAM3 memory. + * @retval None. + */ +void HAL_PWREx_EnableMemoryShutOff (uint32_t MemoryBlock) +{ + /* Check the parameter */ + assert_param (IS_PWR_MEMORY_BLOCK (MemoryBlock)); + + /* Enable memory block shut-off */ + SET_BIT (PWR->CR1, MemoryBlock); +} + +/** + * @brief Disable memory block shut-off in DStop or DStop2 modes + * @param MemoryBlock : Specifies the memory block to keep content during + * DStop or DStop2 mode. + * This parameter can be one of the following values: + * @arg PWR_SRD_AHB_MEMORY_BLOCK : SmartRun domain AHB memory. + * @arg PWR_USB_FDCAN_MEMORY_BLOCK : High-speed interfaces USB and + * FDCAN memories. + * @arg PWR_GFXMMU_JPEG_MEMORY_BLOCK : GFXMMU and JPEG memories. + * @arg PWR_TCM_ECM_MEMORY_BLOCK : Instruction TCM and ETM memories. + * @arg PWR_RAM1_AHB_MEMORY_BLOCK : AHB RAM1 memory. + * @arg PWR_RAM2_AHB_MEMORY_BLOCK : AHB RAM2 memory. + * @arg PWR_RAM1_AXI_MEMORY_BLOCK : AXI RAM1 memory. + * @arg PWR_RAM2_AXI_MEMORY_BLOCK : AXI RAM2 memory. + * @arg PWR_RAM3_AXI_MEMORY_BLOCK : AXI RAM3 memory. + * @retval None. + */ +void HAL_PWREx_DisableMemoryShutOff (uint32_t MemoryBlock) +{ + /* Check the parameter */ + assert_param (IS_PWR_MEMORY_BLOCK (MemoryBlock)); + + /* Disable memory block shut-off */ + CLEAR_BIT (PWR->CR1, MemoryBlock); +} +#endif /* defined (PWR_CR1_SRDRAMSO) */ + +/** + * @brief Enable the Wake-up PINx functionality. + * @param sPinParams : Pointer to a PWREx_WakeupPinTypeDef structure that + * contains the configuration information for the wake-up + * Pin. + * @note For dual core devices, please ensure to configure the EXTI lines for + * the different Cortex-Mx. All combination are allowed: wake up only + * Cortex-M7, wake up only Cortex-M4 and wake up Cortex-M7 and + * Cortex-M4. + * @retval None. + */ +void HAL_PWREx_EnableWakeUpPin (PWREx_WakeupPinTypeDef *sPinParams) +{ + uint32_t pinConfig; + uint32_t regMask; + const uint32_t pullMask = PWR_WKUPEPR_WKUPPUPD1; + + /* Check the parameters */ + assert_param (IS_PWR_WAKEUP_PIN (sPinParams->WakeUpPin)); + assert_param (IS_PWR_WAKEUP_PIN_POLARITY (sPinParams->PinPolarity)); + assert_param (IS_PWR_WAKEUP_PIN_PULL (sPinParams->PinPull)); + + pinConfig = sPinParams->WakeUpPin | \ + (sPinParams->PinPolarity << ((POSITION_VAL(sPinParams->WakeUpPin) + PWR_WKUPEPR_WKUPP1_Pos) & 0x1FU)) | \ + (sPinParams->PinPull << (((POSITION_VAL(sPinParams->WakeUpPin) * PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET) + PWR_WKUPEPR_WKUPPUPD1_Pos) & 0x1FU)); + + regMask = sPinParams->WakeUpPin | \ + (PWR_WKUPEPR_WKUPP1 << (POSITION_VAL(sPinParams->WakeUpPin) & 0x1FU)) | \ + (pullMask << ((POSITION_VAL(sPinParams->WakeUpPin) * PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET) & 0x1FU)); + + /* Enable and Specify the Wake-Up pin polarity and the pull configuration + for the event detection (rising or falling edge) */ + MODIFY_REG (PWR->WKUPEPR, regMask, pinConfig); +#ifndef DUAL_CORE + /* Configure the Wakeup Pin EXTI Line */ + MODIFY_REG (EXTI->IMR2, PWR_EXTI_WAKEUP_PINS_MASK, (sPinParams->WakeUpPin << EXTI_IMR2_IM55_Pos)); +#endif /* !DUAL_CORE */ +} + +/** + * @brief Disable the Wake-up PINx functionality. + * @param WakeUpPin : Specifies the Wake-Up pin to be disabled. + * This parameter can be one of the following values: + * @arg PWR_WAKEUP_PIN1 : Disable PA0 wake-up PIN. + * @arg PWR_WAKEUP_PIN2 : Disable PA2 wake-up PIN. + * @arg PWR_WAKEUP_PIN3 : Disable PI8 wake-up PIN. + * @arg PWR_WAKEUP_PIN4 : Disable PC13 wake-up PIN. + * @arg PWR_WAKEUP_PIN5 : Disable PI11 wake-up PIN. + * @arg PWR_WAKEUP_PIN6 : Disable PC1 wake-up PIN. + * @note The PWR_WAKEUP_PIN3 and PWR_WAKEUP_PIN5 are available only for + * devices that support GPIOI port. + * @retval None + */ +void HAL_PWREx_DisableWakeUpPin (uint32_t WakeUpPin) +{ + /* Check the parameter */ + assert_param (IS_PWR_WAKEUP_PIN (WakeUpPin)); + + /* Disable the WakeUpPin */ + CLEAR_BIT (PWR->WKUPEPR, WakeUpPin); +} + +/** + * @brief Get the Wake-Up Pin pending flags. + * @param WakeUpFlag : Specifies the Wake-Up PIN flag to be checked. + * This parameter can be one of the following values: + * @arg PWR_WAKEUP_FLAG1 : Get wakeup event received from PA0. + * @arg PWR_WAKEUP_FLAG2 : Get wakeup event received from PA2. + * @arg PWR_WAKEUP_FLAG3 : Get wakeup event received from PI8. + * @arg PWR_WAKEUP_FLAG4 : Get wakeup event received from PC13. + * @arg PWR_WAKEUP_FLAG5 : Get wakeup event received from PI11. + * @arg PWR_WAKEUP_FLAG6 : Get wakeup event received from PC1. + * @arg PWR_WAKEUP_FLAG_ALL : Get Wakeup event received from all + * wake up pins. + * @note The PWR_WAKEUP_FLAG3 and PWR_WAKEUP_FLAG5 are available only for + * devices that support GPIOI port. + * @retval The Wake-Up pin flag. + */ +uint32_t HAL_PWREx_GetWakeupFlag (uint32_t WakeUpFlag) +{ + /* Check the parameters */ + assert_param (IS_PWR_WAKEUP_FLAG (WakeUpFlag)); + + /* Return the wake up pin flag */ + return (PWR->WKUPFR & WakeUpFlag); +} + +/** + * @brief Clear the Wake-Up pin pending flag. + * @param WakeUpFlag: Specifies the Wake-Up PIN flag to clear. + * This parameter can be one of the following values: + * @arg PWR_WAKEUP_FLAG1 : Clear the wakeup event received from PA0. + * @arg PWR_WAKEUP_FLAG2 : Clear the wakeup event received from PA2. + * @arg PWR_WAKEUP_FLAG3 : Clear the wakeup event received from PI8. + * @arg PWR_WAKEUP_FLAG4 : Clear the wakeup event received from PC13. + * @arg PWR_WAKEUP_FLAG5 : Clear the wakeup event received from PI11. + * @arg PWR_WAKEUP_FLAG6 : Clear the wakeup event received from PC1. + * @arg PWR_WAKEUP_FLAG_ALL : Clear the wakeup events received from + * all wake up pins. + * @note The PWR_WAKEUP_FLAG3 and PWR_WAKEUP_FLAG5 are available only for + * devices that support GPIOI port. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_ClearWakeupFlag (uint32_t WakeUpFlag) +{ + /* Check the parameter */ + assert_param (IS_PWR_WAKEUP_FLAG (WakeUpFlag)); + + /* Clear the wake up event received from wake up pin x */ + SET_BIT (PWR->WKUPCR, WakeUpFlag); + + /* Check if the wake up event is well cleared */ + if ((PWR->WKUPFR & WakeUpFlag) != 0U) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief This function handles the PWR WAKEUP PIN interrupt request. + * @note This API should be called under the WAKEUP_PIN_IRQHandler(). + * @retval None. + */ +void HAL_PWREx_WAKEUP_PIN_IRQHandler (void) +{ + /* Wakeup pin EXTI line interrupt detected */ + if (READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF1) != 0U) + { + /* Clear PWR WKUPF1 flag */ + __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP1); + + /* PWR WKUP1 interrupt user callback */ + HAL_PWREx_WKUP1_Callback (); + } + else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF2) != 0U) + { + /* Clear PWR WKUPF2 flag */ + __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP2); + + /* PWR WKUP2 interrupt user callback */ + HAL_PWREx_WKUP2_Callback (); + } +#if defined (PWR_WKUPFR_WKUPF3) + else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF3) != 0U) + { + /* Clear PWR WKUPF3 flag */ + __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP3); + + /* PWR WKUP3 interrupt user callback */ + HAL_PWREx_WKUP3_Callback (); + } +#endif /* defined (PWR_WKUPFR_WKUPF3) */ + else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF4) != 0U) + { + /* Clear PWR WKUPF4 flag */ + __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP4); + + /* PWR WKUP4 interrupt user callback */ + HAL_PWREx_WKUP4_Callback (); + } +#if defined (PWR_WKUPFR_WKUPF5) + else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF5) != 0U) + { + /* Clear PWR WKUPF5 flag */ + __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP5); + + /* PWR WKUP5 interrupt user callback */ + HAL_PWREx_WKUP5_Callback (); + } +#endif /* defined (PWR_WKUPFR_WKUPF5) */ + else + { + /* Clear PWR WKUPF6 flag */ + __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP6); + + /* PWR WKUP6 interrupt user callback */ + HAL_PWREx_WKUP6_Callback (); + } +} + +/** + * @brief PWR WKUP1 interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_WKUP1_Callback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWREx_WKUP1Callback can be implemented in the user file + */ +} + +/** + * @brief PWR WKUP2 interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_WKUP2_Callback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWREx_WKUP2Callback can be implemented in the user file + */ +} + +#if defined (PWR_WKUPFR_WKUPF3) +/** + * @brief PWR WKUP3 interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_WKUP3_Callback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWREx_WKUP3Callback can be implemented in the user file + */ +} +#endif /* defined (PWR_WKUPFR_WKUPF3) */ + +/** + * @brief PWR WKUP4 interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_WKUP4_Callback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWREx_WKUP4Callback can be implemented in the user file + */ +} + +#if defined (PWR_WKUPFR_WKUPF5) +/** + * @brief PWR WKUP5 interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_WKUP5_Callback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWREx_WKUP5Callback can be implemented in the user file + */ +} +#endif /* defined (PWR_WKUPFR_WKUPF5) */ + +/** + * @brief PWR WKUP6 interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_WKUP6_Callback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWREx_WKUP6Callback can be implemented in the user file + */ +} +/** + * @} + */ + +/** @defgroup PWREx_Exported_Functions_Group3 Peripherals control functions + * @brief Peripherals control functions + * +@verbatim + =============================================================================== + ##### Peripherals control functions ##### + =============================================================================== + + *** Main and Backup Regulators configuration *** + ================================================ + [..] + (+) The backup domain includes 4 Kbytes of backup SRAM accessible only + from the CPU, and addressed in 32-bit, 16-bit or 8-bit mode. Its + content is retained even in Standby or VBAT mode when the low power + backup regulator is enabled. It can be considered as an internal + EEPROM when VBAT is always present. You can use the + HAL_PWREx_EnableBkUpReg() function to enable the low power backup + regulator. + (+) When the backup domain is supplied by VDD (analog switch connected to + VDD) the backup SRAM is powered from VDD which replaces the VBAT power + supply to save battery life. + (+) The backup SRAM is not mass erased by a tamper event. It is read + protected to prevent confidential data, such as cryptographic private + key, from being accessed. The backup SRAM can be erased only through + the Flash interface when a protection level change from level 1 to + level 0 is requested. + -@- Refer to the description of Read protection (RDP) in the Flash + programming manual. + (+) The main internal regulator can be configured to have a tradeoff + between performance and power consumption when the device does not + operate at the maximum frequency. This is done through + HAL_PWREx_ControlVoltageScaling(VOS) function which configure the VOS + bit in PWR_D3CR register. + (+) The main internal regulator can be configured to operate in Low Power + mode when the system enters STOP mode to further reduce power + consumption. + This is done through HAL_PWREx_ControlStopModeVoltageScaling(SVOS) + function which configure the SVOS bit in PWR_CR1 register. + The selected SVOS4 and SVOS5 levels add an additional startup delay + when exiting from system Stop mode. + -@- Refer to the product datasheets for more details. + + *** USB Regulator configuration *** + =================================== + [..] + (+) The USB transceivers are supplied from a dedicated VDD33USB supply + that can be provided either by the integrated USB regulator, or by an + external USB supply. + (+) The USB regulator is enabled by HAL_PWREx_EnableUSBReg() function, the + VDD33USB is then provided from the USB regulator. + (+) When the USB regulator is enabled, the VDD33USB supply level detector + shall be enabled through HAL_PWREx_EnableUSBVoltageDetector() + function. + (+) The USB regulator is disabled through HAL_PWREx_DisableUSBReg() + function and VDD33USB can be provided from an external supply. In this + case VDD33USB and VDD50USB shall be connected together. + + *** VBAT battery charging *** + ============================= + [..] + (+) When VDD is present, the external battery connected to VBAT can be + charged through an internal resistance. VBAT charging can be performed + either through a 5 KOhm resistor or through a 1.5 KOhm resistor. + (+) VBAT charging is enabled by HAL_PWREx_EnableBatteryCharging + (ResistorValue) function with: + (++) ResistorValue: + (+++) PWR_BATTERY_CHARGING_RESISTOR_5: 5 KOhm resistor. + (+++) PWR_BATTERY_CHARGING_RESISTOR_1_5: 1.5 KOhm resistor. + (+) VBAT charging is disabled by HAL_PWREx_DisableBatteryCharging() + function. + +@endverbatim + * @{ + */ + +/** + * @brief Enable the Backup Regulator. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg (void) +{ + uint32_t tickstart; + + /* Enable the Backup regulator */ + SET_BIT (PWR->CR2, PWR_CR2_BREN); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till Backup regulator ready flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_BRR) == 0U) + { + if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Disable the Backup Regulator. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg (void) +{ + uint32_t tickstart; + + /* Disable the Backup regulator */ + CLEAR_BIT (PWR->CR2, PWR_CR2_BREN); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till Backup regulator ready flag is reset */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_BRR) != 0U) + { + if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Enable the USB Regulator. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_EnableUSBReg (void) +{ + uint32_t tickstart; + + /* Enable the USB regulator */ + SET_BIT (PWR->CR3, PWR_CR3_USBREGEN); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till the USB regulator ready flag is set */ + while (__HAL_PWR_GET_FLAG (PWR_FLAG_USB33RDY) == 0U) + { + if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Disable the USB Regulator. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_DisableUSBReg (void) +{ + uint32_t tickstart; + + /* Disable the USB regulator */ + CLEAR_BIT (PWR->CR3, PWR_CR3_USBREGEN); + + /* Get tick */ + tickstart = HAL_GetTick (); + + /* Wait till the USB regulator ready flag is reset */ + while(__HAL_PWR_GET_FLAG (PWR_FLAG_USB33RDY) != 0U) + { + if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY) + { + return HAL_ERROR; + } + } + + return HAL_OK; +} + +/** + * @brief Enable the USB voltage level detector. + * @retval None. + */ +void HAL_PWREx_EnableUSBVoltageDetector (void) +{ + /* Enable the USB voltage detector */ + SET_BIT (PWR->CR3, PWR_CR3_USB33DEN); +} + +/** + * @brief Disable the USB voltage level detector. + * @retval None. + */ +void HAL_PWREx_DisableUSBVoltageDetector (void) +{ + /* Disable the USB voltage detector */ + CLEAR_BIT (PWR->CR3, PWR_CR3_USB33DEN); +} + +/** + * @brief Enable the Battery charging. + * @note When VDD is present, charge the external battery through an internal + * resistor. + * @param ResistorValue : Specifies the charging resistor. + * This parameter can be one of the following values : + * @arg PWR_BATTERY_CHARGING_RESISTOR_5 : 5 KOhm resistor. + * @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor. + * @retval None. + */ +void HAL_PWREx_EnableBatteryCharging (uint32_t ResistorValue) +{ + /* Check the parameter */ + assert_param (IS_PWR_BATTERY_RESISTOR_SELECT (ResistorValue)); + + /* Specify the charging resistor */ + MODIFY_REG (PWR->CR3, PWR_CR3_VBRS, ResistorValue); + + /* Enable the Battery charging */ + SET_BIT (PWR->CR3, PWR_CR3_VBE); +} + +/** + * @brief Disable the Battery charging. + * @retval None. + */ +void HAL_PWREx_DisableBatteryCharging (void) +{ + /* Disable the Battery charging */ + CLEAR_BIT (PWR->CR3, PWR_CR3_VBE); +} + +#if defined (PWR_CR1_BOOSTE) +/** + * @brief Enable the booster to guarantee the analog switch AC performance when + * the VDD supply voltage is below 2V7. + * @note The VDD supply voltage can be monitored through the PVD and the PLS + * field bits. + * @retval None. + */ +void HAL_PWREx_EnableAnalogBooster (void) +{ + /* Enable the Analog voltage */ + SET_BIT (PWR->CR1, PWR_CR1_AVD_READY); + + /* Enable VDDA booster */ + SET_BIT (PWR->CR1, PWR_CR1_BOOSTE); +} + +/** + * @brief Disable the analog booster. + * @retval None. + */ +void HAL_PWREx_DisableAnalogBooster (void) +{ + /* Disable VDDA booster */ + CLEAR_BIT (PWR->CR1, PWR_CR1_BOOSTE); + + /* Disable the Analog voltage */ + CLEAR_BIT (PWR->CR1, PWR_CR1_AVD_READY); +} +#endif /* defined (PWR_CR1_BOOSTE) */ +/** + * @} + */ + +/** @defgroup PWREx_Exported_Functions_Group4 Power Monitoring functions + * @brief Power Monitoring functions + * +@verbatim + =============================================================================== + ##### Power Monitoring functions ##### + =============================================================================== + + *** VBAT and Temperature supervision *** + ======================================== + [..] + (+) The VBAT battery voltage supply can be monitored by comparing it with + two threshold levels: VBAThigh and VBATlow. VBATH flag and VBATL flags + in the PWR control register 2 (PWR_CR2), indicate if VBAT is higher or + lower than the threshold. + (+) The temperature can be monitored by comparing it with two threshold + levels, TEMPhigh and TEMPlow. TEMPH and TEMPL flags, in the PWR + control register 2 (PWR_CR2), indicate whether the device temperature + is higher or lower than the threshold. + (+) The VBAT and the temperature monitoring is enabled by + HAL_PWREx_EnableMonitoring() function and disabled by + HAL_PWREx_DisableMonitoring() function. + (+) The HAL_PWREx_GetVBATLevel() function returns the VBAT level which can + be : PWR_VBAT_BELOW_LOW_THRESHOLD or PWR_VBAT_ABOVE_HIGH_THRESHOLD or + PWR_VBAT_BETWEEN_HIGH_LOW_THRESHOLD. + (+) The HAL_PWREx_GetTemperatureLevel() function returns the Temperature + level which can be : + PWR_TEMP_BELOW_LOW_THRESHOLD or PWR_TEMP_ABOVE_HIGH_THRESHOLD or + PWR_TEMP_BETWEEN_HIGH_LOW_THRESHOLD. + + *** AVD configuration *** + ========================= + [..] + (+) The AVD is used to monitor the VDDA power supply by comparing it to a + threshold selected by the AVD Level (ALS[3:0] bits in the PWR_CR1 + register). + (+) A AVDO flag is available to indicate if VDDA is higher or lower + than the AVD threshold. This event is internally connected to the EXTI + line 16 to generate an interrupt if enabled. + It is configurable through __HAL_PWR_AVD_EXTI_ENABLE_IT() macro. + (+) The AVD is stopped in System Standby mode. + +@endverbatim + * @{ + */ + +/** + * @brief Enable the VBAT and temperature monitoring. + * @retval HAL status. + */ +void HAL_PWREx_EnableMonitoring (void) +{ + /* Enable the VBAT and Temperature monitoring */ + SET_BIT (PWR->CR2, PWR_CR2_MONEN); +} + +/** + * @brief Disable the VBAT and temperature monitoring. + * @retval HAL status. + */ +void HAL_PWREx_DisableMonitoring (void) +{ + /* Disable the VBAT and Temperature monitoring */ + CLEAR_BIT (PWR->CR2, PWR_CR2_MONEN); +} + +/** + * @brief Indicate whether the junction temperature is between, above or below + * the thresholds. + * @retval Temperature level. + */ +uint32_t HAL_PWREx_GetTemperatureLevel (void) +{ + uint32_t tempLevel, regValue; + + /* Read the temperature flags */ + regValue = READ_BIT (PWR->CR2, (PWR_CR2_TEMPH | PWR_CR2_TEMPL)); + + /* Check if the temperature is below the threshold */ + if (regValue == PWR_CR2_TEMPL) + { + tempLevel = PWR_TEMP_BELOW_LOW_THRESHOLD; + } + /* Check if the temperature is above the threshold */ + else if (regValue == PWR_CR2_TEMPH) + { + tempLevel = PWR_TEMP_ABOVE_HIGH_THRESHOLD; + } + /* The temperature is between the thresholds */ + else + { + tempLevel = PWR_TEMP_BETWEEN_HIGH_LOW_THRESHOLD; + } + + return tempLevel; +} + +/** + * @brief Indicate whether the Battery voltage level is between, above or below + * the thresholds. + * @retval VBAT level. + */ +uint32_t HAL_PWREx_GetVBATLevel (void) +{ + uint32_t VBATLevel, regValue; + + /* Read the VBAT flags */ + regValue = READ_BIT (PWR->CR2, (PWR_CR2_VBATH | PWR_CR2_VBATL)); + + /* Check if the VBAT is below the threshold */ + if (regValue == PWR_CR2_VBATL) + { + VBATLevel = PWR_VBAT_BELOW_LOW_THRESHOLD; + } + /* Check if the VBAT is above the threshold */ + else if (regValue == PWR_CR2_VBATH) + { + VBATLevel = PWR_VBAT_ABOVE_HIGH_THRESHOLD; + } + /* The VBAT is between the thresholds */ + else + { + VBATLevel = PWR_VBAT_BETWEEN_HIGH_LOW_THRESHOLD; + } + + return VBATLevel; +} + +#if defined (PWR_CSR1_MMCVDO) +/** + * @brief Get the VDDMMC voltage level. + * @retval The VDDMMC voltage level. + */ +PWREx_MMC_VoltageLevel HAL_PWREx_GetMMCVoltage (void) +{ + PWREx_MMC_VoltageLevel mmc_voltage; + + /* Check voltage detector output on VDDMMC value */ + if ((PWR->CSR1 & PWR_CSR1_MMCVDO_Msk) == 0U) + { + mmc_voltage = PWR_MMC_VOLTAGE_BELOW_1V2; + } + else + { + mmc_voltage = PWR_MMC_VOLTAGE_EQUAL_ABOVE_1V2; + } + + return mmc_voltage; +} +#endif /* defined (PWR_CSR1_MMCVDO) */ + +/** + * @brief Configure the event mode and the voltage threshold detected by the + * Analog Voltage Detector (AVD). + * @param sConfigAVD : Pointer to an PWREx_AVDTypeDef structure that contains + * the configuration information for the AVD. + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage threshold corresponding to each + * detection level. + * @note For dual core devices, please ensure to configure the EXTI lines for + * the different Cortex-Mx through PWR_Exported_Macro provided by this + * driver. All combination are allowed: wake up only Cortex-M7, wake up + * only Cortex-M4 and wake up Cortex-M7 and Cortex-M4. + * @retval None. + */ +void HAL_PWREx_ConfigAVD (PWREx_AVDTypeDef *sConfigAVD) +{ + /* Check the parameters */ + assert_param (IS_PWR_AVD_LEVEL (sConfigAVD->AVDLevel)); + assert_param (IS_PWR_AVD_MODE (sConfigAVD->Mode)); + + /* Set the ALS[18:17] bits according to AVDLevel value */ + MODIFY_REG (PWR->CR1, PWR_CR1_ALS, sConfigAVD->AVDLevel); + + /* Clear any previous config */ +#if !defined (DUAL_CORE) + __HAL_PWR_AVD_EXTI_DISABLE_EVENT (); + __HAL_PWR_AVD_EXTI_DISABLE_IT (); +#endif /* !defined (DUAL_CORE) */ + + __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE (); + __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE (); + +#if !defined (DUAL_CORE) + /* Configure the interrupt mode */ + if ((sConfigAVD->Mode & AVD_MODE_IT) == AVD_MODE_IT) + { + __HAL_PWR_AVD_EXTI_ENABLE_IT (); + } + + /* Configure the event mode */ + if ((sConfigAVD->Mode & AVD_MODE_EVT) == AVD_MODE_EVT) + { + __HAL_PWR_AVD_EXTI_ENABLE_EVENT (); + } +#endif /* !defined (DUAL_CORE) */ + + /* Rising edge configuration */ + if ((sConfigAVD->Mode & AVD_RISING_EDGE) == AVD_RISING_EDGE) + { + __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE (); + } + + /* Falling edge configuration */ + if ((sConfigAVD->Mode & AVD_FALLING_EDGE) == AVD_FALLING_EDGE) + { + __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE (); + } +} + +/** + * @brief Enable the Analog Voltage Detector (AVD). + * @retval None. + */ +void HAL_PWREx_EnableAVD (void) +{ + /* Enable the Analog Voltage Detector */ + SET_BIT (PWR->CR1, PWR_CR1_AVDEN); +} + +/** + * @brief Disable the Analog Voltage Detector(AVD). + * @retval None. + */ +void HAL_PWREx_DisableAVD (void) +{ + /* Disable the Analog Voltage Detector */ + CLEAR_BIT (PWR->CR1, PWR_CR1_AVDEN); +} + +/** + * @brief This function handles the PWR PVD/AVD interrupt request. + * @note This API should be called under the PVD_AVD_IRQHandler(). + * @retval None + */ +void HAL_PWREx_PVD_AVD_IRQHandler (void) +{ + /* Check if the Programmable Voltage Detector is enabled (PVD) */ + if (READ_BIT (PWR->CR1, PWR_CR1_PVDEN) != 0U) + { +#if defined (DUAL_CORE) + if (HAL_GetCurrentCPUID () == CM7_CPUID) +#endif /* defined (DUAL_CORE) */ + { + /* Check PWR D1/CD EXTI flag */ + if (__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U) + { + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback (); + + /* Clear PWR EXTI D1/CD pending bit */ + __HAL_PWR_PVD_EXTI_CLEAR_FLAG (); + } + } +#if defined (DUAL_CORE) + else + { + /* Check PWR EXTI D2 flag */ + if (__HAL_PWR_PVD_EXTID2_GET_FLAG () != 0U) + { + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback (); + + /* Clear PWR EXTI D2 pending bit */ + __HAL_PWR_PVD_EXTID2_CLEAR_FLAG(); + } + } +#endif /* defined (DUAL_CORE) */ + } + + /* Check if the Analog Voltage Detector is enabled (AVD) */ + if (READ_BIT (PWR->CR1, PWR_CR1_AVDEN) != 0U) + { +#if defined (DUAL_CORE) + if (HAL_GetCurrentCPUID () == CM7_CPUID) +#endif /* defined (DUAL_CORE) */ + { + /* Check PWR EXTI D1/CD flag */ + if (__HAL_PWR_AVD_EXTI_GET_FLAG () != 0U) + { + /* PWR AVD interrupt user callback */ + HAL_PWREx_AVDCallback (); + + /* Clear PWR EXTI D1/CD pending bit */ + __HAL_PWR_AVD_EXTI_CLEAR_FLAG (); + } + } +#if defined (DUAL_CORE) + else + { + /* Check PWR EXTI D2 flag */ + if (__HAL_PWR_AVD_EXTID2_GET_FLAG () != 0U) + { + /* PWR AVD interrupt user callback */ + HAL_PWREx_AVDCallback (); + + /* Clear PWR EXTI D2 pending bit */ + __HAL_PWR_AVD_EXTID2_CLEAR_FLAG (); + } + } +#endif /* defined (DUAL_CORE) */ + } +} + +/** + * @brief PWR AVD interrupt callback. + * @retval None. + */ +__weak void HAL_PWREx_AVDCallback (void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PWR_AVDCallback can be implemented in the user file + */ +} +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_PWR_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c new file mode 100644 index 0000000..c95945d --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c @@ -0,0 +1,1793 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_rcc.c + * @author MCD Application Team + * @brief RCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Reset and Clock Control (RCC) peripheral: + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + ##### RCC specific features ##### + ============================================================================== + [..] + After reset the device is running from Internal High Speed oscillator + (HSI 64MHz) with Flash 0 wait state,and all peripherals are off except + internal SRAM, Flash, JTAG and PWR + (+) There is no pre-scaler on High speed (AHB) and Low speed (APB) buses; + all peripherals mapped on these buses are running at HSI speed. + (+) The clock for all peripherals is switched off, except the SRAM and FLASH. + (+) All GPIOs are in analogue mode , except the JTAG pins which + are assigned to be used for debug purpose. + + [..] + Once the device started from reset, the user application has to: + (+) Configure the clock source to be used to drive the System clock + (if the application needs higher frequency/performance) + (+) Configure the System clock frequency and Flash settings + (+) Configure the AHB and APB buses pre-scalers + (+) Enable the clock for the peripheral(s) to be used + (+) Configure the clock kernel source(s) for peripherals which clocks are not + derived from the System clock through :RCC_D1CCIPR,RCC_D2CCIP1R,RCC_D2CCIP2R + and RCC_D3CCIPR registers + + ##### RCC Limitations ##### + ============================================================================== + [..] + A delay between an RCC peripheral clock enable and the effective peripheral + enabling should be taken into account in order to manage the peripheral read/write + from/to registers. + (+) This delay depends on the peripheral mapping. + (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle + after the clock enable bit is set on the hardware register + (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle + after the clock enable bit is set on the hardware register + + [..] + Implemented Workaround: + (+) For AHB & APB peripherals, a dummy read to the peripheral register has been + inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro. + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup RCC RCC + * @brief RCC HAL module driver + * @{ + */ + +#ifdef HAL_RCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/** @defgroup RCC_Private_Macros RCC Private Macros + * @{ + */ +#define MCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() +#define MCO1_GPIO_PORT GPIOA +#define MCO1_PIN GPIO_PIN_8 + +#define MCO2_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE() +#define MCO2_GPIO_PORT GPIOC +#define MCO2_PIN GPIO_PIN_9 + +/** + * @} + */ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup RCC_Private_Variables RCC Private Variables + * @{ + */ + +/** + * @} + */ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to configure the internal/external oscillators + (HSE, HSI, LSE,CSI, LSI,HSI48, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB3, AHB1 + AHB2,AHB4,APB3, APB1L, APB1H, APB2, and APB4). + + [..] Internal/external clock and PLL configuration + (#) HSI (high-speed internal), 64 MHz factory-trimmed RC used directly or through + the PLL as System clock source. + (#) CSI is a low-power RC oscillator which can be used directly as system clock, peripheral + clock, or PLL input.But even with frequency calibration, is less accurate than an + external crystal oscillator or ceramic resonator. + (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC + clock source. + + (#) HSE (high-speed external), 4 to 48 MHz crystal oscillator used directly or + through the PLL as System clock source. Can be used also as RTC clock source. + + (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source. + + (#) PLL , The RCC features three independent PLLs (clocked by HSI , HSE or CSI), + featuring three different output clocks and able to work either in integer or Fractional mode. + (++) A main PLL, PLL1, which is generally used to provide clocks to the CPU + and to some peripherals. + (++) Two dedicated PLLs, PLL2 and PLL3, which are used to generate the kernel clock for peripherals. + + + (#) CSS (Clock security system), once enabled and if a HSE clock failure occurs + (HSE used directly or through PLL as System clock source), the System clock + is automatically switched to HSI and an interrupt is generated if enabled. + The interrupt is linked to the Cortex-M NMI (Non-Mask-able Interrupt) + exception vector. + + (#) MCO1 (micro controller clock output), used to output HSI, LSE, HSE, PLL1(PLL1_Q) + or HSI48 clock (through a configurable pre-scaler) on PA8 pin. + + (#) MCO2 (micro controller clock output), used to output HSE, PLL2(PLL2_P), SYSCLK, + LSI, CSI, or PLL1(PLL1_P) clock (through a configurable pre-scaler) on PC9 pin. + + [..] System, AHB and APB buses clocks configuration + (#) Several clock sources can be used to drive the System clock (SYSCLK): CSI,HSI, + HSE and PLL. + The AHB clock (HCLK) is derived from System core clock through configurable + pre-scaler and used to clock the CPU, memory and peripherals mapped + on AHB and APB bus of the 3 Domains (D1, D2, D3)* through configurable pre-scalers + and used to clock the peripherals mapped on these buses. You can use + "HAL_RCC_GetSysClockFreq()" function to retrieve system clock frequency. + + -@- All the peripheral clocks are derived from the System clock (SYSCLK) except those + with dual clock domain where kernel source clock could be selected through + RCC_D1CCIPR,RCC_D2CCIP1R,RCC_D2CCIP2R and RCC_D3CCIPR registers. + + (*) : 2 Domains (CD and SRD) for stm32h7a3xx and stm32h7b3xx family lines. +@endverbatim + * @{ + */ + +/** + * @brief Resets the RCC clock configuration to the default reset state. + * @note The default reset state of the clock configuration is given below: + * - HSI ON and used as system clock source + * - HSE, PLL1, PLL2 and PLL3 OFF + * - AHB, APB Bus pre-scaler set to 1. + * - CSS, MCO1 and MCO2 OFF + * - All interrupts disabled + * @note This function doesn't modify the configuration of the + * - Peripheral clocks + * - LSI, LSE and RTC clocks + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCC_DeInit(void) +{ + uint32_t tickstart; + + /* Increasing the CPU frequency */ + if(FLASH_LATENCY_DEFAULT > __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT) + { + return HAL_ERROR; + } + + } + + + /* Get Start Tick */ + tickstart = HAL_GetTick(); + + /* Set HSION bit */ + SET_BIT(RCC->CR, RCC_CR_HSION); + + /* Wait till HSI is ready */ + while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U) + { + if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Set HSITRIM[6:0] bits to the reset value */ + SET_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6); + + /* Reset CFGR register */ + CLEAR_REG(RCC->CFGR); + + /* Update the SystemCoreClock and SystemD2Clock global variables */ + SystemCoreClock = HSI_VALUE; + SystemD2Clock = HSI_VALUE; + + /* Adapt Systick interrupt period */ + if(HAL_InitTick(uwTickPrio) != HAL_OK) + { + return HAL_ERROR; + } + + /* Get Start Tick */ + tickstart = HAL_GetTick(); + + /* Wait till clock switch is ready */ + while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U) + { + if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Get Start Tick */ + tickstart = HAL_GetTick(); + + /* Reset CSION, CSIKERON, HSEON, HSI48ON, HSECSSON, HSIDIV bits */ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSIKERON| RCC_CR_HSIDIV| RCC_CR_HSIDIVF| RCC_CR_CSION | RCC_CR_CSIKERON \ + | RCC_CR_HSI48ON | RCC_CR_CSSHSEON); + + /* Wait till HSE is disabled */ + while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) + { + if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Get Start Tick */ + tickstart = HAL_GetTick(); + + /* Clear PLLON bit */ + CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON); + + /* Wait till PLL is disabled */ + while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Get Start Tick */ + tickstart = HAL_GetTick(); + + /* Reset PLL2ON bit */ + CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON); + + /* Wait till PLL2 is disabled */ + while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Get Start Tick */ + tickstart = HAL_GetTick(); + + /* Reset PLL3 bit */ + CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON); + + /* Wait till PLL3 is disabled */ + while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + +#if defined(RCC_D1CFGR_HPRE) + /* Reset D1CFGR register */ + CLEAR_REG(RCC->D1CFGR); + + /* Reset D2CFGR register */ + CLEAR_REG(RCC->D2CFGR); + + /* Reset D3CFGR register */ + CLEAR_REG(RCC->D3CFGR); +#else + /* Reset CDCFGR1 register */ + CLEAR_REG(RCC->CDCFGR1); + + /* Reset CDCFGR2 register */ + CLEAR_REG(RCC->CDCFGR2); + + /* Reset SRDCFGR register */ + CLEAR_REG(RCC->SRDCFGR); +#endif + + /* Reset PLLCKSELR register to default value */ + RCC->PLLCKSELR= RCC_PLLCKSELR_DIVM1_5|RCC_PLLCKSELR_DIVM2_5|RCC_PLLCKSELR_DIVM3_5; + + /* Reset PLLCFGR register to default value */ + WRITE_REG(RCC->PLLCFGR, 0x01FF0000U); + + /* Reset PLL1DIVR register to default value */ + WRITE_REG(RCC->PLL1DIVR,0x01010280U); + + /* Reset PLL1FRACR register */ + CLEAR_REG(RCC->PLL1FRACR); + + /* Reset PLL2DIVR register to default value */ + WRITE_REG(RCC->PLL2DIVR,0x01010280U); + + /* Reset PLL2FRACR register */ + CLEAR_REG(RCC->PLL2FRACR); + + /* Reset PLL3DIVR register to default value */ + WRITE_REG(RCC->PLL3DIVR,0x01010280U); + + /* Reset PLL3FRACR register */ + CLEAR_REG(RCC->PLL3FRACR); + +#if defined(RCC_CR_HSEEXT) + /* Reset HSEEXT */ + CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT); +#endif /* RCC_CR_HSEEXT */ + + /* Reset HSEBYP bit */ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); + + /* Disable all interrupts */ + CLEAR_REG(RCC->CIER); + + /* Clear all interrupts flags */ + WRITE_REG(RCC->CICR,0xFFFFFFFFU); + + /* Reset all RSR flags */ + SET_BIT(RCC->RSR, RCC_RSR_RMVF); + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(FLASH_LATENCY_DEFAULT < __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT) + { + return HAL_ERROR; + } + +} + + return HAL_OK; +} + +/** + * @brief Initializes the RCC Oscillators according to the specified parameters in the + * RCC_OscInitTypeDef. + * @param RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that + * contains the configuration information for the RCC Oscillators. + * @note The PLL is not disabled when used as system clock. + * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not + * supported by this function. User should request a transition to LSE Off + * first and then LSE On or LSE Bypass. + * @note Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not + * supported by this function. User should request a transition to HSE Off + * first and then HSE On or HSE Bypass. + * @retval HAL status + */ +__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + uint32_t tickstart; + uint32_t temp1_pllckcfg, temp2_pllckcfg; + + /* Check Null pointer */ + if(RCC_OscInitStruct == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType)); + /*------------------------------- HSE Configuration ------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) + { + /* Check the parameters */ + assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState)); + + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_pllckselr = RCC->PLLCKSELR; + /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */ + if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE))) + { + if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) + { + return HAL_ERROR; + } + } + else + { + /* Set the new HSE configuration ---------------------------------------*/ + __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState); + + /* Check the HSE State */ + if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSE is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U) + { + if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSE is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) + { + if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*----------------------------- HSI Configuration --------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) + { + /* Check the parameters */ + assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState)); + assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue)); + + /* When the HSI is used as system clock it will not be disabled */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_pllckselr = RCC->PLLCKSELR; + if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI))) + { + /* When HSI is used as system clock it will not be disabled */ + if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)) + { + return HAL_ERROR; + } + /* Otherwise, only HSI division and calibration are allowed */ + else + { + /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */ + __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + { + if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + } + } + + else + { + /* Check the HSI State */ + if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF) + { + /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */ + __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + } + else + { + /* Disable the Internal High Speed oscillator (HSI). */ + __HAL_RCC_HSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*----------------------------- CSI Configuration --------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI) + { + /* Check the parameters */ + assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState)); + assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue)); + + /* When the CSI is used as system clock it will not disabled */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_pllckselr = RCC->PLLCKSELR; + if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI))) + { + /* When CSI is used as system clock it will not disabled */ + if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON)) + { + return HAL_ERROR; + } + /* Otherwise, just the calibration is allowed */ + else + { + /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/ + __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue); + } + } + else + { + /* Check the CSI State */ + if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF) + { + /* Enable the Internal High Speed oscillator (CSI). */ + __HAL_RCC_CSI_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till CSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/ + __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue); + } + else + { + /* Disable the Internal High Speed oscillator (CSI). */ + __HAL_RCC_CSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till CSI is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*------------------------------ LSI Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) + { + /* Check the parameters */ + assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState)); + + /* Check the LSI State */ + if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF) + { + /* Enable the Internal Low Speed oscillator (LSI). */ + __HAL_RCC_LSI_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U) + { + if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Disable the Internal Low Speed oscillator (LSI). */ + __HAL_RCC_LSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + + /*------------------------------ HSI48 Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) + { + /* Check the parameters */ + assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State)); + + /* Check the HSI48 State */ + if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF) + { + /* Enable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_ENABLE(); + + /* Get time-out */ + tickstart = HAL_GetTick(); + + /* Wait till HSI48 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U) + { + if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Disable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_DISABLE(); + + /* Get time-out */ + tickstart = HAL_GetTick(); + + /* Wait till HSI48 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + /*------------------------------ LSE Configuration -------------------------*/ + if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) + { + /* Check the parameters */ + assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState)); + + /* Enable write access to Backup domain */ + PWR->CR1 |= PWR_CR1_DBP; + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + + while((PWR->CR1 & PWR_CR1_DBP) == 0U) + { + if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Set the new LSE configuration -----------------------------------------*/ + __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState); + /* Check the LSE State */ + if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U) + { + if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + /*-------------------------------- PLL Configuration -----------------------*/ + /* Check the parameters */ + assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState)); + if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) + { + /* Check if the PLL is used as system clock or not */ + if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1) + { + if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) + { + /* Check the parameters */ + assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource)); + assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE)); + assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL)); + assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM)); + assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN)); + assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP)); + assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ)); + assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR)); + assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN)); + + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Configure the main PLL clock source, multiplication and division factors. */ + __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource, + RCC_OscInitStruct->PLL.PLLM, + RCC_OscInitStruct->PLL.PLLN, + RCC_OscInitStruct->PLL.PLLP, + RCC_OscInitStruct->PLL.PLLQ, + RCC_OscInitStruct->PLL.PLLR); + + /* Disable PLLFRACN . */ + __HAL_RCC_PLLFRACN_DISABLE(); + + /* Configure PLL PLL1FRACN */ + __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN); + + /* Select PLL1 input reference frequency range: VCI */ + __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ; + + /* Select PLL1 output frequency range : VCO */ + __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ; + + /* Enable PLL System Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP); + + /* Enable PLL1Q Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* Enable PLL1R Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR); + + /* Enable PLL1FRACN . */ + __HAL_RCC_PLLFRACN_ENABLE(); + + /* Enable the main PLL. */ + __HAL_RCC_PLL_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U) + { + if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U) + { + if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + else + { + /* Do not return HAL_ERROR if request repeats the current configuration */ + temp1_pllckcfg = RCC->PLLCKSELR; + temp2_pllckcfg = RCC->PLL1DIVR; + if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) || + (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || + ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) || + (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) || + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) || + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) || + ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U))) + { + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief Initializes the CPU, AHB and APB buses clocks according to the specified + * parameters in the RCC_ClkInitStruct. + * @param RCC_ClkInitStruct: pointer to an RCC_OscInitTypeDef structure that + * contains the configuration information for the RCC peripheral. + * @param FLatency: FLASH Latency, this parameter depend on device selected + * + * @note The SystemCoreClock CMSIS variable is used to store System Core Clock Frequency + * and updated by HAL_InitTick() function called within this function + * + * @note The HSI is used (enabled by hardware) as system clock source after + * start-up from Reset, wake-up from STOP and STANDBY mode, or in case + * of failure of the HSE used directly or indirectly as system clock + * (if the Clock Security System CSS is enabled). + * + * @note A switch from one clock source to another occurs only if the target + * clock source is ready (clock stable after start-up delay or PLL locked). + * If a clock source which is not yet ready is selected, the switch will + * occur when the clock source will be ready. + * You can use HAL_RCC_GetClockConfig() function to know which clock is + * currently used as system clock source. + * @note Depending on the device voltage range, the software has to set correctly + * D1CPRE[3:0] bits to ensure that Domain1 core clock not exceed the maximum allowed frequency + * (for more details refer to section above "Initialization/de-initialization functions") + * @retval None + */ +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency) +{ + HAL_StatusTypeDef halstatus; + uint32_t tickstart; + uint32_t common_system_clock; + + /* Check Null pointer */ + if(RCC_ClkInitStruct == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType)); + assert_param(IS_FLASH_LATENCY(FLatency)); + + /* To correctly read data from FLASH memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the CPU clock + (HCLK) and the supply voltage of the device. */ + + /* Increasing the CPU frequency */ + if(FLatency > __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLatency) + { + return HAL_ERROR; + } + + } + + /* Increasing the BUS frequency divider */ + /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1) + { +#if defined (RCC_D1CFGR_D1PPRE) + if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE)) + { + assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider); + } +#else + if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)) + { + assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider); + } +#endif + } + + /*-------------------------- PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) + { +#if defined (RCC_D2CFGR_D2PPRE1) + if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)) + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)) + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + } +#endif + } + /*-------------------------- PCLK2 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) + { +#if defined(RCC_D2CFGR_D2PPRE2) + if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)) + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)) + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + } +#endif + } + + /*-------------------------- D3PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1) + { +#if defined(RCC_D3CFGR_D3PPRE) + if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE)) + { + assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + } +#else + if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)) + { + assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + } +#endif + } + + /*-------------------------- HCLK Configuration --------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) + { +#if defined (RCC_D1CFGR_HPRE) + if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE)) + { + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#else + if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)) + { + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#endif + } + + /*------------------------- SYSCLK Configuration -------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) + { + assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider)); + assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource)); +#if defined(RCC_D1CFGR_D1CPRE) + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider); +#else + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider); +#endif + /* HSE is selected as System Clock Source */ + if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) + { + /* Check the HSE ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U) + { + return HAL_ERROR; + } + } + /* PLL is selected as System Clock Source */ + else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) + { + /* Check the PLL ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U) + { + return HAL_ERROR; + } + } + /* CSI is selected as System Clock Source */ + else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI) + { + /* Check the PLL ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U) + { + return HAL_ERROR; + } + } + /* HSI is selected as System Clock Source */ + else + { + /* Check the HSI ready flag */ + if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U) + { + return HAL_ERROR; + } + } + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) + { + if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + } + + /* Decreasing the BUS frequency divider */ + /*-------------------------- HCLK Configuration --------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) + { +#if defined(RCC_D1CFGR_HPRE) + if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE)) + { + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#else + if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)) + { + /* Set the new HCLK clock divider */ + assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider); + } +#endif + } + + /* Decreasing the number of wait states because of lower CPU frequency */ + if(FLatency < __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + if(__HAL_FLASH_GET_LATENCY() != FLatency) + { + return HAL_ERROR; + } + } + + /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1) + { +#if defined(RCC_D1CFGR_D1PPRE) + if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE)) + { + assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider); + } +#else + if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)) + { + assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider)); + MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider); + } +#endif + } + + /*-------------------------- PCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) + { +#if defined(RCC_D2CFGR_D2PPRE1) + if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)) + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)) + { + assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider)); + } +#endif + } + + /*-------------------------- PCLK2 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) + { +#if defined (RCC_D2CFGR_D2PPRE2) + if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)) + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + } +#else + if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)) + { + assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider)); + MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider)); + } +#endif + } + + /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/ + if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1) + { +#if defined(RCC_D3CFGR_D3PPRE) + if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE)) + { + assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + } +#else + if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)) + { + assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider)); + MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) ); + } +#endif + } + + /* Update the SystemCoreClock global variable */ +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU); +#endif + +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; +#endif /* DUAL_CORE && CORE_CM4 */ + + /* Configure the source of time base considering new system clocks settings*/ + halstatus = HAL_InitTick (uwTickPrio); + + return halstatus; +} + +/** + * @} + */ + +/** @defgroup RCC_Group2 Peripheral Control functions + * @brief RCC clocks control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the RCC Clocks + frequencies. + +@endverbatim + * @{ + */ + +/** + * @brief Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9). + * @note PA8/PC9 should be configured in alternate function mode. + * @param RCC_MCOx: specifies the output direction for the clock source. + * This parameter can be one of the following values: + * @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8). + * @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9). + * @param RCC_MCOSource: specifies the clock source to output. + * This parameter can be one of the following values: + * @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_PLL1QCLK: PLL1Q clock selected as MCO1 source + * @arg RCC_MCO1SOURCE_HSI48: HSI48 (48MHZ) selected as MCO1 source + * @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source + * @arg RCC_MCO2SOURCE_PLL2PCLK: PLL2P clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_PLLCLK: PLL1P clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_CSICLK: CSI clock selected as MCO2 source + * @arg RCC_MCO2SOURCE_LSICLK: LSI clock selected as MCO2 source + * @param RCC_MCODiv: specifies the MCOx pre-scaler. + * This parameter can be one of the following values: + * @arg RCC_MCODIV_1 up to RCC_MCODIV_15 : divider applied to MCOx clock + * @retval None + */ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv) +{ + GPIO_InitTypeDef GPIO_InitStruct; + /* Check the parameters */ + assert_param(IS_RCC_MCO(RCC_MCOx)); + assert_param(IS_RCC_MCODIV(RCC_MCODiv)); + /* RCC_MCO1 */ + if(RCC_MCOx == RCC_MCO1) + { + assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource)); + + /* MCO1 Clock Enable */ + MCO1_CLK_ENABLE(); + + /* Configure the MCO1 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO1_PIN; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct); + + /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv)); + } + else + { + assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource)); + + /* MCO2 Clock Enable */ + MCO2_CLK_ENABLE(); + + /* Configure the MCO2 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO2_PIN; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct); + + /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U))); + } +} + +/** + * @brief Enables the Clock Security System. + * @note If a failure is detected on the HSE oscillator clock, this oscillator + * is automatically disabled and an interrupt is generated to inform the + * software about the failure (Clock Security System Interrupt, CSSI), + * allowing the MCU to perform rescue operations. The CSSI is linked to + * the Cortex-M NMI (Non-Mask-able Interrupt) exception vector. + * @retval None + */ +void HAL_RCC_EnableCSS(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ; +} + +/** + * @brief Disables the Clock Security System. + * @retval None + */ +void HAL_RCC_DisableCSS(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_CSSHSEON); +} + +/** + * @brief Returns the SYSCLK frequency + * + * @note The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * @note If SYSCLK source is CSI, function returns values based on CSI_VALUE(*) + * @note If SYSCLK source is HSI, function returns values based on HSI_VALUE(**) + * @note If SYSCLK source is HSE, function returns values based on HSE_VALUE(***) + * @note If SYSCLK source is PLL, function returns values based on CSI_VALUE(*), + * HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors. + * @note (*) CSI_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * @note (**) HSI_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value + * 64 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * @note (***) HSE_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value + * 25 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * @note The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @note This function can be used by the user application to compute the + * baud rate for the communication peripherals or configure other parameters. + * + * @note Each time SYSCLK changes, this function must be called to update the + * right SYSCLK value. Otherwise, any configuration based on this function will be incorrect. + * + * + * @retval SYSCLK frequency + */ +uint32_t HAL_RCC_GetSysClockFreq(void) +{ + uint32_t pllp, pllsource, pllm, pllfracen, hsivalue; + float_t fracn1, pllvco; + uint32_t sysclockfreq; + + /* Get SYSCLK source -------------------------------------------------------*/ + + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + { + sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + else + { + sysclockfreq = (uint32_t) HSI_VALUE; + } + + break; + + case RCC_CFGR_SWS_CSI: /* CSI used as system clock source */ + sysclockfreq = CSI_VALUE; + break; + + case RCC_CFGR_SWS_HSE: /* HSE used as system clock source */ + sysclockfreq = HSE_VALUE; + break; + + case RCC_CFGR_SWS_PLL1: /* PLL1 used as system clock source */ + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4) ; + pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos); + fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3)); + + if (pllm != 0U) + { + switch (pllsource) + { + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + { + hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + } + else + { + pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + } + break; + + case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */ + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + default: + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + } + pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ; + sysclockfreq = (uint32_t)(float_t)(pllvco/(float_t)pllp); + } + else + { + sysclockfreq = 0U; + } + break; + + default: + sysclockfreq = CSI_VALUE; + break; + } + + return sysclockfreq; +} + + +/** + * @brief Returns the HCLK frequency + * @note Each time HCLK changes, this function must be called to update the + * right HCLK value. Otherwise, any configuration based on this function will be incorrect. + * + * @note The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency + * and updated within this function + * @retval HCLK frequency + */ +uint32_t HAL_RCC_GetHCLKFreq(void) +{ +uint32_t common_system_clock; + +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU); +#endif + +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; +#endif /* DUAL_CORE && CORE_CM4 */ + + return SystemD2Clock; +} + + +/** + * @brief Returns the PCLK1 frequency + * @note Each time PCLK1 changes, this function must be called to update the + * right PCLK1 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK1 frequency + */ +uint32_t HAL_RCC_GetPCLK1Freq(void) +{ +#if defined (RCC_D2CFGR_D2PPRE1) + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU)); +#else + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU)); +#endif +} + + +/** + * @brief Returns the PCLK2 frequency + * @note Each time PCLK2 changes, this function must be called to update the + * right PCLK2 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK1 frequency + */ +uint32_t HAL_RCC_GetPCLK2Freq(void) +{ + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ +#if defined(RCC_D2CFGR_D2PPRE2) + return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU)); +#else + return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU)); +#endif +} + +/** + * @brief Configures the RCC_OscInitStruct according to the internal + * RCC configuration registers. + * @param RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that + * will be configured. + * @retval None + */ +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + /* Set all possible values for the Oscillator type parameter ---------------*/ + RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_CSI | \ + RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI| RCC_OSCILLATORTYPE_HSI48; + + /* Get the HSE configuration -----------------------------------------------*/ +#if defined(RCC_CR_HSEEXT) + if((RCC->CR &(RCC_CR_HSEBYP | RCC_CR_HSEEXT)) == RCC_CR_HSEBYP) + { + RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS; + } + else if((RCC->CR &(RCC_CR_HSEBYP | RCC_CR_HSEEXT)) == (RCC_CR_HSEBYP | RCC_CR_HSEEXT)) + { + RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS_DIGITAL; + } + else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON) + { + RCC_OscInitStruct->HSEState = RCC_HSE_ON; + } + else + { + RCC_OscInitStruct->HSEState = RCC_HSE_OFF; + } +#else + if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP) + { + RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS; + } + else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON) + { + RCC_OscInitStruct->HSEState = RCC_HSE_ON; + } + else + { + RCC_OscInitStruct->HSEState = RCC_HSE_OFF; + } +#endif /* RCC_CR_HSEEXT */ + + /* Get the CSI configuration -----------------------------------------------*/ + if((RCC->CR &RCC_CR_CSION) == RCC_CR_CSION) + { + RCC_OscInitStruct->CSIState = RCC_CSI_ON; + } + else + { + RCC_OscInitStruct->CSIState = RCC_CSI_OFF; + } + +#if defined(RCC_VER_X) + if(HAL_GetREVID() <= REV_ID_Y) + { + RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk) >> HAL_RCC_REV_Y_CSITRIM_Pos); + } + else + { + RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >> RCC_CSICFGR_CSITRIM_Pos); + } +#else + RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >> RCC_CSICFGR_CSITRIM_Pos); +#endif /*RCC_VER_X*/ + + /* Get the HSI configuration -----------------------------------------------*/ + if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION) + { + RCC_OscInitStruct->HSIState = RCC_HSI_ON; + } + else + { + RCC_OscInitStruct->HSIState = RCC_HSI_OFF; + } + +#if defined(RCC_VER_X) + if(HAL_GetREVID() <= REV_ID_Y) + { + RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk) >> HAL_RCC_REV_Y_HSITRIM_Pos); + } + else + { + RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >> RCC_HSICFGR_HSITRIM_Pos); + } +#else + RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >> RCC_HSICFGR_HSITRIM_Pos); +#endif /*RCC_VER_X*/ + + /* Get the LSE configuration -----------------------------------------------*/ +#if defined(RCC_BDCR_LSEEXT) + if((RCC->BDCR &(RCC_BDCR_LSEBYP|RCC_BDCR_LSEEXT)) == RCC_BDCR_LSEBYP) + { + RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS; + } + else if((RCC->BDCR &(RCC_BDCR_LSEBYP|RCC_BDCR_LSEEXT)) == (RCC_BDCR_LSEBYP|RCC_BDCR_LSEEXT)) + { + RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_DIGITAL; + } + else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON) + { + RCC_OscInitStruct->LSEState = RCC_LSE_ON; + } + else + { + RCC_OscInitStruct->LSEState = RCC_LSE_OFF; + } +#else + if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP) + { + RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS; + } + else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON) + { + RCC_OscInitStruct->LSEState = RCC_LSE_ON; + } + else + { + RCC_OscInitStruct->LSEState = RCC_LSE_OFF; + } +#endif /* RCC_BDCR_LSEEXT */ + + /* Get the LSI configuration -----------------------------------------------*/ + if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION) + { + RCC_OscInitStruct->LSIState = RCC_LSI_ON; + } + else + { + RCC_OscInitStruct->LSIState = RCC_LSI_OFF; + } + + /* Get the HSI48 configuration ---------------------------------------------*/ + if((RCC->CR & RCC_CR_HSI48ON) == RCC_CR_HSI48ON) + { + RCC_OscInitStruct->HSI48State = RCC_HSI48_ON; + } + else + { + RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF; + } + + /* Get the PLL configuration -----------------------------------------------*/ + if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON) + { + RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON; + } + else + { + RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF; + } + RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + RCC_OscInitStruct->PLL.PLLM = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> RCC_PLLCKSELR_DIVM1_Pos); + RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) >> RCC_PLL1DIVR_N1_Pos)+ 1U; + RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos)+ 1U; + RCC_OscInitStruct->PLL.PLLP = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos)+ 1U; + RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos)+ 1U; + RCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1RGE)); + RCC_OscInitStruct->PLL.PLLVCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1VCOSEL) >> RCC_PLLCFGR_PLL1VCOSEL_Pos); + RCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos)); +} + +/** + * @brief Configures the RCC_ClkInitStruct according to the internal + * RCC configuration registers. + * @param RCC_ClkInitStruct: pointer to an RCC_ClkInitTypeDef structure that + * will be configured. + * @param pFLatency: Pointer on the Flash Latency. + * @retval None + */ +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency) +{ + /* Set all possible values for the Clock type parameter --------------------*/ + RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | + RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1 ; + + /* Get the SYSCLK configuration --------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW); + +#if defined(RCC_D1CFGR_D1CPRE) + /* Get the SYSCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE); + + /* Get the D1HCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE); + + /* Get the APB3 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE); + + /* Get the APB1 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1); + + /* Get the APB2 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2); + + /* Get the APB4 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE); +#else + /* Get the SYSCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE); + + /* Get the D1HCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE); + + /* Get the APB3 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE); + + /* Get the APB1 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1); + + /* Get the APB2 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2); + + /* Get the APB4 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE); +#endif + + /* Get the Flash Wait State (Latency) configuration ------------------------*/ + *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); +} + +/** + * @brief This function handles the RCC CSS interrupt request. + * @note This API should be called under the NMI_Handler(). + * @retval None + */ +void HAL_RCC_NMI_IRQHandler(void) +{ + /* Check RCC CSSF flag */ + if(__HAL_RCC_GET_IT(RCC_IT_CSS)) + { + /* RCC Clock Security System interrupt user callback */ + HAL_RCC_CCSCallback(); + + /* Clear RCC CSS pending bit */ + __HAL_RCC_CLEAR_IT(RCC_IT_CSS); + } +} + +/** + * @brief RCC Clock Security System interrupt callback + * @retval none + */ +__weak void HAL_RCC_CCSCallback(void) +{ + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_RCC_CCSCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_RCC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c new file mode 100644 index 0000000..2b8800e --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c @@ -0,0 +1,3757 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_rcc_ex.c + * @author MCD Application Team + * @brief Extended RCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities RCC extension peripheral: + * + Extended Peripheral Control functions + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup RCCEx RCCEx + * @brief RCC HAL module driver + * @{ + */ + +#ifdef HAL_RCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup RCCEx_Private_defines RCCEx Private Defines + * @{ + */ +#define PLL2_TIMEOUT_VALUE PLL_TIMEOUT_VALUE /* 2 ms */ +#define PLL3_TIMEOUT_VALUE PLL_TIMEOUT_VALUE /* 2 ms */ + +#define DIVIDER_P_UPDATE 0U +#define DIVIDER_Q_UPDATE 1U +#define DIVIDER_R_UPDATE 2U +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RCCEx_Private_Macros RCCEx Private Macros + * @{ + */ +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider); +static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider); + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions + * @{ + */ + +/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the RCC Clocks + frequencies. + [..] + (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to + select the RTC clock source; in this case the Backup domain will be reset in + order to modify the RTC Clock source, as consequence RTC registers (including + the backup registers) and RCC_BDCR register are set to their reset values. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the RCC extended peripherals clocks according to the specified + * parameters in the RCC_PeriphCLKInitTypeDef. + * @param PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that + * contains the configuration information for the Extended Peripherals + * clocks (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SAI23*,SAI2A*, SAI2B*, SAI1, SPI123, + * USART234578, USART16 (USART16910*), RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4, LPTIM2, LPTIM345, ADC, + * SAI4A*, SAI4B*, SPI6, RTC). + * @note Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select + * the RTC clock source; in this case the Backup domain will be reset in + * order to modify the RTC Clock source, as consequence RTC registers (including + * the backup registers) are set to their reset values. + * + * (*) : Available on some STM32H7 lines only. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + uint32_t tmpreg; + uint32_t tickstart; + HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */ + HAL_StatusTypeDef status = HAL_OK; /* Final status */ + + /*---------------------------- SPDIFRX configuration -------------------------------*/ + + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) + { + + switch(PeriphClkInit->SpdifrxClockSelection) + { + case RCC_SPDIFRXCLKSOURCE_PLL: /* PLL is used as clock source for SPDIFRX*/ + /* Enable PLL1Q Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + + case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + + case RCC_SPDIFRXCLKSOURCE_PLL3: /* PLL3 is used as clock source for SPDIFRX*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + + case RCC_SPDIFRXCLKSOURCE_HSI: + /* Internal OSC clock is used as source of SPDIFRX clock*/ + /* SPDIFRX clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SPDIFRX clock*/ + __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- SAI1 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) + { + switch(PeriphClkInit->Sai1ClockSelection) + { + case RCC_SAI1CLKSOURCE_PLL: /* PLL is used as clock source for SAI1*/ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI1*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI1CLKSOURCE_PIN: + /* External clock is used as source of SAI1 clock*/ + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI1CLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */ + /* SAI1 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI1 clock*/ + __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + +#if defined(SAI3) + /*---------------------------- SAI2/3 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23) + { + switch(PeriphClkInit->Sai23ClockSelection) + { + case RCC_SAI23CLKSOURCE_PLL: /* PLL is used as clock source for SAI2/3 */ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SAI2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SAI2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2/3 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + + /* SAI2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI23CLKSOURCE_PIN: + /* External clock is used as source of SAI2/3 clock*/ + /* SAI2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI23CLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */ + /* SAI2/3 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI2/3 clock*/ + __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + +#endif /* SAI3 */ + +#if defined(RCC_CDCCIP1R_SAI2ASEL) + /*---------------------------- SAI2A configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A) + { + switch(PeriphClkInit->Sai2AClockSelection) + { + case RCC_SAI2ACLKSOURCE_PLL: /* PLL is used as clock source for SAI2A */ + /* Enable SAI2A Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SAI2A clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SAI2A clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2ACLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2A */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + + /* SAI2A clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2ACLKSOURCE_PIN: + /* External clock is used as source of SAI2A clock*/ + /* SAI2A clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2ACLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */ + /* SAI2A clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2ACLKSOURCE_SPDIF: + /* SPDIF clock is used as source of SAI2A clock */ + /* SAI2A clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI2A clock*/ + __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*SAI2A*/ + +#if defined(RCC_CDCCIP1R_SAI2BSEL) + + /*---------------------------- SAI2B configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B) + { + switch(PeriphClkInit->Sai2BClockSelection) + { + case RCC_SAI2BCLKSOURCE_PLL: /* PLL is used as clock source for SAI2B */ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SAI2B clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SAI2B clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2BCLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2B */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + + /* SAI2B clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2BCLKSOURCE_PIN: + /* External clock is used as source of SAI2B clock*/ + /* SAI2B clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2BCLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */ + /* SAI2B clock source configuration done later after clock selection check */ + break; + + case RCC_SAI2BCLKSOURCE_SPDIF: + /* SPDIF clock is used as source of SAI2B clock */ + /* SAI2B clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI2B clock*/ + __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*SAI2B*/ + +#if defined(SAI4) + /*---------------------------- SAI4A configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A) + { + switch(PeriphClkInit->Sai4AClockSelection) + { + case RCC_SAI4ACLKSOURCE_PLL: /* PLL is used as clock source for SAI2*/ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SAI2 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4ACLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4ACLKSOURCE_PIN: + /* External clock is used as source of SAI2 clock*/ + /* SAI2 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4ACLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */ + /* SAI1 clock source configuration done later after clock selection check */ + break; + +#if defined(RCC_VER_3_0) + case RCC_SAI4ACLKSOURCE_SPDIF: + /* SPDIF clock is used as source of SAI4A clock */ + /* SAI4A clock source configuration done later after clock selection check */ + break; +#endif /* RCC_VER_3_0 */ + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI4A clock*/ + __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + /*---------------------------- SAI4B configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B) + { + switch(PeriphClkInit->Sai4BClockSelection) + { + case RCC_SAI4BCLKSOURCE_PLL: /* PLL is used as clock source for SAI2*/ + /* Enable SAI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SAI2 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4BCLKSOURCE_PLL3: /* PLL3 is used as clock source for SAI2*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE); + + /* SAI1 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4BCLKSOURCE_PIN: + /* External clock is used as source of SAI2 clock*/ + /* SAI2 clock source configuration done later after clock selection check */ + break; + + case RCC_SAI4BCLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */ + /* SAI1 clock source configuration done later after clock selection check */ + break; + +#if defined(RCC_VER_3_0) + case RCC_SAI4BCLKSOURCE_SPDIF: + /* SPDIF clock is used as source of SAI4B clock */ + /* SAI4B clock source configuration done later after clock selection check */ + break; +#endif /* RCC_VER_3_0 */ + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SAI4B clock*/ + __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*SAI4*/ + +#if defined(QUADSPI) + /*---------------------------- QSPI configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI) + { + switch(PeriphClkInit->QspiClockSelection) + { + case RCC_QSPICLKSOURCE_PLL: /* PLL is used as clock source for QSPI*/ + /* Enable QSPI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* QSPI clock source configuration done later after clock selection check */ + break; + + case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + + /* QSPI clock source configuration done later after clock selection check */ + break; + + + case RCC_QSPICLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */ + /* QSPI clock source configuration done later after clock selection check */ + break; + + case RCC_QSPICLKSOURCE_D1HCLK: + /* Domain1 HCLK clock selected as QSPI kernel peripheral clock */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of QSPI clock*/ + __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*QUADSPI*/ + +#if defined(OCTOSPI1) || defined(OCTOSPI2) + /*---------------------------- OCTOSPI configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI) + { + switch(PeriphClkInit->OspiClockSelection) + { + case RCC_OSPICLKSOURCE_PLL: /* PLL is used as clock source for OSPI*/ + /* Enable OSPI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* OSPI clock source configuration done later after clock selection check */ + break; + + case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + + /* OSPI clock source configuration done later after clock selection check */ + break; + + + case RCC_OSPICLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of OSPI clock */ + /* OSPI clock source configuration done later after clock selection check */ + break; + + case RCC_OSPICLKSOURCE_HCLK: + /* HCLK clock selected as OSPI kernel peripheral clock */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of OSPI clock*/ + __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*OCTOSPI*/ + + /*---------------------------- SPI1/2/3 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123) + { + switch(PeriphClkInit->Spi123ClockSelection) + { + case RCC_SPI123CLKSOURCE_PLL: /* PLL is used as clock source for SPI1/2/3 */ + /* Enable SPI Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI1/2/3 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE); + + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI123CLKSOURCE_PIN: + /* External clock is used as source of SPI1/2/3 clock*/ + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI123CLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */ + /* SPI1/2/3 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SPI1/2/3 clock*/ + __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- SPI4/5 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45) + { + switch(PeriphClkInit->Spi45ClockSelection) + { + case RCC_SPI45CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for SPI4/5 */ + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI4/5 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI45CLKSOURCE_HSI: + /* HSI oscillator clock is used as source of SPI4/5 clock*/ + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI45CLKSOURCE_CSI: + /* CSI oscillator clock is used as source of SPI4/5 clock */ + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI45CLKSOURCE_HSE: + /* HSE, oscillator is used as source of SPI4/5 clock */ + /* SPI4/5 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SPI4/5 clock*/ + __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- SPI6 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6) + { + switch(PeriphClkInit->Spi6ClockSelection) + { + case RCC_SPI6CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/ + /* SPI6 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + + /* SPI6 clock source configuration done later after clock selection check */ + break; + case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI6*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + /* SPI6 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI6CLKSOURCE_HSI: + /* HSI oscillator clock is used as source of SPI6 clock*/ + /* SPI6 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI6CLKSOURCE_CSI: + /* CSI oscillator clock is used as source of SPI6 clock */ + /* SPI6 clock source configuration done later after clock selection check */ + break; + + case RCC_SPI6CLKSOURCE_HSE: + /* HSE, oscillator is used as source of SPI6 clock */ + /* SPI6 clock source configuration done later after clock selection check */ + break; +#if defined(RCC_SPI6CLKSOURCE_PIN) + case RCC_SPI6CLKSOURCE_PIN: + /* 2S_CKIN is used as source of SPI6 clock */ + /* SPI6 clock source configuration done later after clock selection check */ + break; +#endif + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SPI6 clock*/ + __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + +#if defined(DSI) + /*---------------------------- DSI configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI) + { + switch(PeriphClkInit->DsiClockSelection) + { + + case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + + /* DSI clock source configuration done later after clock selection check */ + break; + + case RCC_DSICLKSOURCE_PHY: + /* PHY is used as clock source for DSI*/ + /* DSI clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of DSI clock*/ + __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*DSI*/ + +#if defined(FDCAN1) || defined(FDCAN2) + /*---------------------------- FDCAN configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN) + { + switch(PeriphClkInit->FdcanClockSelection) + { + case RCC_FDCANCLKSOURCE_PLL: /* PLL is used as clock source for FDCAN*/ + /* Enable FDCAN Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* FDCAN clock source configuration done later after clock selection check */ + break; + + case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + + /* FDCAN clock source configuration done later after clock selection check */ + break; + + case RCC_FDCANCLKSOURCE_HSE: + /* HSE is used as clock source for FDCAN*/ + /* FDCAN clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of FDCAN clock*/ + __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif /*FDCAN1 || FDCAN2*/ + + /*---------------------------- FMC configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC) + { + switch(PeriphClkInit->FmcClockSelection) + { + case RCC_FMCCLKSOURCE_PLL: /* PLL is used as clock source for FMC*/ + /* Enable FMC Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* FMC clock source configuration done later after clock selection check */ + break; + + case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + + /* FMC clock source configuration done later after clock selection check */ + break; + + + case RCC_FMCCLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of FMC clock */ + /* FMC clock source configuration done later after clock selection check */ + break; + + case RCC_FMCCLKSOURCE_HCLK: + /* D1/CD HCLK clock selected as FMC kernel peripheral clock */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of FMC clock*/ + __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- RTC configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) + { + /* check for RTC Parameters used to output RTCCLK */ + assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection)); + + /* Enable write access to Backup domain */ + SET_BIT(PWR->CR1, PWR_CR1_DBP); + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + + while((PWR->CR1 & PWR_CR1_DBP) == 0U) + { + if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) + { + ret = HAL_TIMEOUT; + break; + } + } + + if(ret == HAL_OK) + { + /* Reset the Backup domain only if the RTC Clock source selection is modified */ + if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)) + { + /* Store the content of BDCR register before the reset of Backup Domain */ + tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL)); + /* RTC Clock selection can be changed only if the Backup Domain is reset */ + __HAL_RCC_BACKUPRESET_FORCE(); + __HAL_RCC_BACKUPRESET_RELEASE(); + /* Restore the Content of BDCR register */ + RCC->BDCR = tmpreg; + } + + /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */ + if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U) + { + if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + ret = HAL_TIMEOUT; + break; + } + } + } + + if(ret == HAL_OK) + { + __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + else + { + /* set overall return value */ + status = ret; + } + } + + + /*-------------------------- USART1/6 configuration --------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16) + { + switch(PeriphClkInit->Usart16ClockSelection) + { + case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */ + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + case RCC_USART16CLKSOURCE_HSI: + /* HSI oscillator clock is used as source of USART1/6 clock */ + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + case RCC_USART16CLKSOURCE_CSI: + /* CSI oscillator clock is used as source of USART1/6 clock */ + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + case RCC_USART16CLKSOURCE_LSE: + /* LSE, oscillator is used as source of USART1/6 clock */ + /* USART1/6 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of USART1/6 clock */ + __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578) + { + switch(PeriphClkInit->Usart234578ClockSelection) + { + case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */ + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + case RCC_USART234578CLKSOURCE_HSI: + /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */ + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + case RCC_USART234578CLKSOURCE_CSI: + /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */ + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + case RCC_USART234578CLKSOURCE_LSE: + /* LSE, oscillator is used as source of USART2/3/4/5/7/8 clock */ + /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of USART2/3/4/5/7/8 clock */ + __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*-------------------------- LPUART1 Configuration -------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) + { + switch(PeriphClkInit->Lpuart1ClockSelection) + { + case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */ + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE); + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPUART1CLKSOURCE_HSI: + /* HSI oscillator clock is used as source of LPUART1 clock */ + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPUART1CLKSOURCE_CSI: + /* CSI oscillator clock is used as source of LPUART1 clock */ + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPUART1CLKSOURCE_LSE: + /* LSE, oscillator is used as source of LPUART1 clock */ + /* LPUART1 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of LPUART1 clock */ + __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- LPTIM1 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) + { + switch(PeriphClkInit->Lptim1ClockSelection) + { + case RCC_LPTIM1CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for LPTIM1*/ + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM1*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM1CLKSOURCE_LSE: + /* External low speed OSC clock is used as source of LPTIM1 clock*/ + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM1CLKSOURCE_LSI: + /* Internal low speed OSC clock is used as source of LPTIM1 clock*/ + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + case RCC_LPTIM1CLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */ + /* LPTIM1 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of LPTIM1 clock*/ + __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- LPTIM2 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) + { + switch(PeriphClkInit->Lptim2ClockSelection) + { + case RCC_LPTIM2CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/ + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM2CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM2*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM2CLKSOURCE_LSE: + /* External low speed OSC clock is used as source of LPTIM2 clock*/ + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM2CLKSOURCE_LSI: + /* Internal low speed OSC clock is used as source of LPTIM2 clock*/ + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + case RCC_LPTIM2CLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */ + /* LPTIM2 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of LPTIM2 clock*/ + __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*---------------------------- LPTIM345 configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345) + { + switch(PeriphClkInit->Lptim345ClockSelection) + { + + case RCC_LPTIM345CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */ + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */ + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM345CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM3/4/5 */ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM345CLKSOURCE_LSE: + /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */ + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + case RCC_LPTIM345CLKSOURCE_LSI: + /* Internal low speed OSC clock is used as source of LPTIM3/4/5 clock */ + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + case RCC_LPTIM345CLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */ + /* LPTIM3/4/5 clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of LPTIM3/4/5 clock */ + __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/ +#if defined(I2C5) + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection)); + + if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 ) + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK) + { + status = HAL_ERROR; + } + } + + __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection); + + } +#else + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection)); + + if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 ) + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK) + { + status = HAL_ERROR; + } + } + + __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection); + + } +#endif /* I2C5 */ + + /*------------------------------ I2C4 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection)); + + if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 ) + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK) + { + status = HAL_ERROR; + } + } + + __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection); + + } + + /*---------------------------- ADC configuration -------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) + { + switch(PeriphClkInit->AdcClockSelection) + { + + case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE); + + /* ADC clock source configuration done later after clock selection check */ + break; + + case RCC_ADCCLKSOURCE_PLL3: /* PLL3 is used as clock source for ADC*/ + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE); + + /* ADC clock source configuration done later after clock selection check */ + break; + + case RCC_ADCCLKSOURCE_CLKP: + /* HSI, HSE, or CSI oscillator is used as source of ADC clock */ + /* ADC clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of ADC clock*/ + __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + + /*------------------------------ USB Configuration -------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) + { + + switch(PeriphClkInit->UsbClockSelection) + { + case RCC_USBCLKSOURCE_PLL: /* PLL is used as clock source for USB*/ + /* Enable USB Clock output generated form System USB . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* USB clock source configuration done later after clock selection check */ + break; + + case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/ + + ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE); + + /* USB clock source configuration done later after clock selection check */ + break; + + case RCC_USBCLKSOURCE_HSI48: + /* HSI48 oscillator is used as source of USB clock */ + /* USB clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of USB clock*/ + __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + + } + + /*------------------------------------- SDMMC Configuration ------------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC) + { + /* Check the parameters */ + assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection)); + + switch(PeriphClkInit->SdmmcClockSelection) + { + case RCC_SDMMCCLKSOURCE_PLL: /* PLL is used as clock source for SDMMC*/ + /* Enable SDMMC Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* SDMMC clock source configuration done later after clock selection check */ + break; + + case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/ + + ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE); + + /* SDMMC clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of SDMMC clock*/ + __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } + +#if defined(LTDC) + /*-------------------------------------- LTDC Configuration -----------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) + { + if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK) + { + status=HAL_ERROR; + } + } +#endif /* LTDC */ + + /*------------------------------ RNG Configuration -------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) + { + + switch(PeriphClkInit->RngClockSelection) + { + case RCC_RNGCLKSOURCE_PLL: /* PLL is used as clock source for RNG*/ + /* Enable RNG Clock output generated form System RNG . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ); + + /* RNG clock source configuration done later after clock selection check */ + break; + + case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/ + + /* RNG clock source configuration done later after clock selection check */ + break; + + case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/ + + /* RNG clock source configuration done later after clock selection check */ + break; + case RCC_RNGCLKSOURCE_HSI48: + /* HSI48 oscillator is used as source of RNG clock */ + /* RNG clock source configuration done later after clock selection check */ + break; + + default: + ret = HAL_ERROR; + break; + } + + if(ret == HAL_OK) + { + /* Set the source of RNG clock*/ + __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + + } + + /*------------------------------ SWPMI1 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1) + { + /* Check the parameters */ + assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection)); + + /* Configure the SWPMI1 interface clock source */ + __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection); + } +#if defined(HRTIM1) + /*------------------------------ HRTIM1 clock Configuration ----------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1) + { + /* Check the parameters */ + assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection)); + + /* Configure the HRTIM1 clock source */ + __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection); + } +#endif /*HRTIM1*/ + /*------------------------------ DFSDM1 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) + { + /* Check the parameters */ + assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection)); + + /* Configure the DFSDM1 interface clock source */ + __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection); + } + +#if defined(DFSDM2_BASE) + /*------------------------------ DFSDM2 Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2) + { + /* Check the parameters */ + assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection)); + + /* Configure the DFSDM2 interface clock source */ + __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection); + } +#endif /* DFSDM2 */ + + /*------------------------------------ TIM configuration --------------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM) + { + /* Check the parameters */ + assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection)); + + /* Configure Timer Prescaler */ + __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection); + } + + /*------------------------------------ CKPER configuration --------------------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER) + { + /* Check the parameters */ + assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection)); + + /* Configure the CKPER clock source */ + __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection); + } + + /*------------------------------ CEC Configuration ------------------------*/ + if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) + { + /* Check the parameters */ + assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection)); + + /* Configure the CEC interface clock source */ + __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection); + } + + if (status == HAL_OK) + { + return HAL_OK; + } + return HAL_ERROR; +} + +/** + * @brief Get the RCC_ClkInitStruct according to the internal RCC configuration registers. + * @param PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that + * returns the configuration information for the Extended Peripherals clocks : + * (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI*, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SAI23*, SAI1, SPI123, + * USART234578, USART16, RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4, LPTIM2, LPTIM345, ADC. + * SAI4A*, SAI4B*, SPI6, RTC, TIM). + * @retval None + * + * (*) : Available on some STM32H7 lines only. + */ +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + /* Set all possible values for the extended clock type parameter------------*/ + PeriphClkInit->PeriphClockSelection = + RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 | + RCC_PERIPHCLK_I2C4 | RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCLK_LPTIM345 | + RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SPI123 | RCC_PERIPHCLK_SPI45 | RCC_PERIPHCLK_SPI6 | + RCC_PERIPHCLK_FDCAN | RCC_PERIPHCLK_SDMMC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_USB | + RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | RCC_PERIPHCLK_RTC | + RCC_PERIPHCLK_CEC | RCC_PERIPHCLK_FMC | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK_TIM | + RCC_PERIPHCLK_CKPER; + +#if defined(I2C5) +PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235; +#else +PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123; +#endif /*I2C5*/ +#if defined(RCC_CDCCIP1R_SAI2ASEL) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2A; +#endif /* RCC_CDCCIP1R_SAI2ASEL */ +#if defined(RCC_CDCCIP1R_SAI2BSEL) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B; +#endif /* RCC_CDCCIP1R_SAI2BSEL */ +#if defined(SAI3) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23; +#endif /* SAI3 */ +#if defined(SAI4) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A; + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B; +#endif /* SAI4 */ +#if defined(DFSDM2_BASE) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2; +#endif /* DFSDM2 */ +#if defined(QUADSPI) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI; +#endif /* QUADSPI */ +#if defined(OCTOSPI1) || defined(OCTOSPI2) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI; +#endif /* OCTOSPI1 || OCTOSPI2 */ +#if defined(HRTIM1) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1; +#endif /* HRTIM1 */ +#if defined(LTDC) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC; +#endif /* LTDC */ +#if defined(DSI) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI; +#endif /* DSI */ + + /* Get the PLL3 Clock configuration -----------------------------------------------*/ + PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIVM3_Pos); + PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+ 1U; + PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+ 1U; + PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+ 1U; + PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+ 1U; + PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3RGE_Pos); + PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFGR_PLL3VCOSEL_Pos); + + /* Get the PLL2 Clock configuration -----------------------------------------------*/ + PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIVM2_Pos); + PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+ 1U; + PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+ 1U; + PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+ 1U; + PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+ 1U; + PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2RGE_Pos); + PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFGR_PLL2VCOSEL_Pos); + + /* Get the USART1 configuration --------------------------------------------*/ + PeriphClkInit->Usart16ClockSelection = __HAL_RCC_GET_USART16_SOURCE(); + /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/ + PeriphClkInit->Usart234578ClockSelection = __HAL_RCC_GET_USART234578_SOURCE(); + /* Get the LPUART1 clock source --------------------------------------------*/ + PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE(); +#if defined(I2C5) + /* Get the I2C1/2/3/5 clock source -----------------------------------------*/ + PeriphClkInit->I2c1235ClockSelection = __HAL_RCC_GET_I2C1_SOURCE(); +#else + /* Get the I2C1/2/3 clock source -------------------------------------------*/ + PeriphClkInit->I2c123ClockSelection = __HAL_RCC_GET_I2C1_SOURCE(); +#endif /*I2C5*/ + /* Get the LPTIM1 clock source ---------------------------------------------*/ + PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE(); + /* Get the LPTIM2 clock source ---------------------------------------------*/ + PeriphClkInit->Lptim2ClockSelection = __HAL_RCC_GET_LPTIM2_SOURCE(); + /* Get the LPTIM3/4/5 clock source -----------------------------------------*/ + PeriphClkInit->Lptim345ClockSelection = __HAL_RCC_GET_LPTIM345_SOURCE(); + /* Get the SAI1 clock source -----------------------------------------------*/ + PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE(); +#if defined(SAI3) + /* Get the SAI2/3 clock source ---------------------------------------------*/ + PeriphClkInit->Sai23ClockSelection = __HAL_RCC_GET_SAI23_SOURCE(); +#endif /*SAI3*/ +#if defined(RCC_CDCCIP1R_SAI2ASEL_0) + /* Get the SAI2A clock source ---------------------------------------------*/ + PeriphClkInit->Sai2AClockSelection = __HAL_RCC_GET_SAI2A_SOURCE(); +#endif /*SAI2A*/ +#if defined(RCC_CDCCIP1R_SAI2BSEL_0) + /* Get the SAI2B clock source ---------------------------------------------*/ + PeriphClkInit->Sai2BClockSelection = __HAL_RCC_GET_SAI2B_SOURCE(); +#endif /*SAI2B*/ +#if defined(SAI4) + /* Get the SAI4A clock source ----------------------------------------------*/ + PeriphClkInit->Sai4AClockSelection = __HAL_RCC_GET_SAI4A_SOURCE(); + /* Get the SAI4B clock source ----------------------------------------------*/ + PeriphClkInit->Sai4BClockSelection = __HAL_RCC_GET_SAI4B_SOURCE(); +#endif /*SAI4*/ + /* Get the RTC clock source ------------------------------------------------*/ + PeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE(); + /* Get the USB clock source ------------------------------------------------*/ + PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE(); + /* Get the SDMMC clock source ----------------------------------------------*/ + PeriphClkInit->SdmmcClockSelection = __HAL_RCC_GET_SDMMC_SOURCE(); + /* Get the RNG clock source ------------------------------------------------*/ + PeriphClkInit->RngClockSelection = __HAL_RCC_GET_RNG_SOURCE(); +#if defined(HRTIM1) + /* Get the HRTIM1 clock source ---------------------------------------------*/ + PeriphClkInit->Hrtim1ClockSelection = __HAL_RCC_GET_HRTIM1_SOURCE(); +#endif /* HRTIM1 */ + /* Get the ADC clock source ------------------------------------------------*/ + PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE(); + /* Get the SWPMI1 clock source ---------------------------------------------*/ + PeriphClkInit->Swpmi1ClockSelection = __HAL_RCC_GET_SWPMI1_SOURCE(); + /* Get the DFSDM1 clock source ---------------------------------------------*/ + PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE(); +#if defined(DFSDM2_BASE) + /* Get the DFSDM2 clock source ---------------------------------------------*/ + PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE(); +#endif /* DFSDM2 */ + /* Get the SPDIFRX clock source --------------------------------------------*/ + PeriphClkInit->SpdifrxClockSelection = __HAL_RCC_GET_SPDIFRX_SOURCE(); + /* Get the SPI1/2/3 clock source -------------------------------------------*/ + PeriphClkInit->Spi123ClockSelection = __HAL_RCC_GET_SPI123_SOURCE(); + /* Get the SPI4/5 clock source ---------------------------------------------*/ + PeriphClkInit->Spi45ClockSelection = __HAL_RCC_GET_SPI45_SOURCE(); + /* Get the SPI6 clock source -----------------------------------------------*/ + PeriphClkInit->Spi6ClockSelection = __HAL_RCC_GET_SPI6_SOURCE(); + /* Get the FDCAN clock source ----------------------------------------------*/ + PeriphClkInit->FdcanClockSelection = __HAL_RCC_GET_FDCAN_SOURCE(); + /* Get the CEC clock source ------------------------------------------------*/ + PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE(); + /* Get the FMC clock source ------------------------------------------------*/ + PeriphClkInit->FmcClockSelection = __HAL_RCC_GET_FMC_SOURCE(); +#if defined(QUADSPI) + /* Get the QSPI clock source -----------------------------------------------*/ + PeriphClkInit->QspiClockSelection = __HAL_RCC_GET_QSPI_SOURCE(); +#endif /* QUADSPI */ +#if defined(OCTOSPI1) || defined(OCTOSPI2) + /* Get the OSPI clock source -----------------------------------------------*/ + PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE(); +#endif /* OCTOSPI1 || OCTOSPI2 */ + +#if defined(DSI) + /* Get the DSI clock source ------------------------------------------------*/ + PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE(); +#endif /*DSI*/ + + /* Get the CKPER clock source ----------------------------------------------*/ + PeriphClkInit->CkperClockSelection = __HAL_RCC_GET_CLKP_SOURCE(); + + /* Get the TIM Prescaler configuration -------------------------------------*/ + if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U) + { + PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED; + } + else + { + PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED; + } +} + +/** + * @brief Return the peripheral clock frequency for a given peripheral(SAI..) + * @note Return 0 if peripheral clock identifier not managed by this API + * @param PeriphClk: Peripheral clock identifier + * This parameter can be one of the following values: + * @arg RCC_PERIPHCLK_SAI1 : SAI1 peripheral clock + * @arg RCC_PERIPHCLK_SAI23 : SAI2/3 peripheral clock (*) + * @arg RCC_PERIPHCLK_SAI2A : SAI2A peripheral clock (*) + * @arg RCC_PERIPHCLK_SAI2B : SAI2B peripheral clock (*) + * @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock (*) + * @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock (*) + * @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock + * @arg RCC_PERIPHCLK_ADC : ADC peripheral clock + * @arg RCC_PERIPHCLK_SDMMC : SDMMC peripheral clock + * @arg RCC_PERIPHCLK_SPI6 : SPI6 peripheral clock + * @retval Frequency in KHz + * + * (*) : Available on some STM32H7 lines only. + */ +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk) +{ + PLL1_ClocksTypeDef pll1_clocks; + PLL2_ClocksTypeDef pll2_clocks; + PLL3_ClocksTypeDef pll3_clocks; + + /* This variable is used to store the clock frequency (value in Hz) */ + uint32_t frequency; + /* This variable is used to store the SAI and CKP clock source */ + uint32_t saiclocksource; + uint32_t ckpclocksource; + uint32_t srcclk; + + if (PeriphClk == RCC_PERIPHCLK_SAI1) + { + + saiclocksource= __HAL_RCC_GET_SAI1_SOURCE(); + + switch (saiclocksource) + { + case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + default : + { + frequency = 0; + break; + } + } + } + +#if defined(SAI3) + else if (PeriphClk == RCC_PERIPHCLK_SAI23) + { + + saiclocksource= __HAL_RCC_GET_SAI23_SOURCE(); + + switch (saiclocksource) + { + case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + default : + { + frequency = 0; + break; + } + } + } +#endif /* SAI3 */ + +#if defined(RCC_CDCCIP1R_SAI2ASEL) + + else if (PeriphClk == RCC_PERIPHCLK_SAI2A) + { + saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE(); + + switch (saiclocksource) + { + case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A */ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + + default : + { + frequency = 0; + break; + } + } + + } +#endif + +#if defined(RCC_CDCCIP1R_SAI2BSEL_0) + else if (PeriphClk == RCC_PERIPHCLK_SAI2B) + { + + saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE(); + + switch (saiclocksource) + { + case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + break; + } + + case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + + default : + { + frequency = 0; + break; + } + } + } +#endif + +#if defined(SAI4) + else if (PeriphClk == RCC_PERIPHCLK_SAI4A) + { + + saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE(); + + switch (saiclocksource) + { + case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + + default : + { + frequency = 0; + break; + } + } + } + + else if (PeriphClk == RCC_PERIPHCLK_SAI4B) + { + + saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE(); + + switch (saiclocksource) + { + case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + + default : + { + frequency = 0; + break; + } + } + } +#endif /*SAI4*/ + else if (PeriphClk == RCC_PERIPHCLK_SPI123) + { + /* Get SPI1/2/3 clock source */ + srcclk= __HAL_RCC_GET_SPI123_SOURCE(); + + switch (srcclk) + { + case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */ + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } + default : + { + frequency = 0; + break; + } + } + } + else if (PeriphClk == RCC_PERIPHCLK_ADC) + { + /* Get ADC clock source */ + srcclk= __HAL_RCC_GET_ADC_SOURCE(); + + switch (srcclk) + { + case RCC_ADCCLKSOURCE_PLL2: + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_P_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_ADCCLKSOURCE_PLL3: + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_R_Frequency; + } + else + { + frequency = 0; + } + break; + } + + case RCC_ADCCLKSOURCE_CLKP: + { + + ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE(); + + if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI)) + { + /* In Case the CKPER Source is HSI */ + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI)) + { + /* In Case the CKPER Source is CSI */ + frequency = CSI_VALUE; + } + + else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE)) + { + /* In Case the CKPER Source is HSE */ + frequency = HSE_VALUE; + } + + else + { + /* In Case the CKPER is disabled*/ + frequency = 0; + } + + break; + } + + default : + { + frequency = 0; + break; + } + } + } + else if (PeriphClk == RCC_PERIPHCLK_SDMMC) + { + /* Get SDMMC clock source */ + srcclk= __HAL_RCC_GET_SDMMC_SOURCE(); + + switch (srcclk) + { + case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_R_Frequency; + } + else + { + frequency = 0; + } + break; + } + + default : + { + frequency = 0; + break; + } + } + } + else if (PeriphClk == RCC_PERIPHCLK_SPI6) + { + /* Get SPI6 clock source */ + srcclk= __HAL_RCC_GET_SPI6_SOURCE(); + + switch (srcclk) + { + case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */ + { + frequency = HAL_RCCEx_GetD3PCLK1Freq(); + break; + } + case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) + { + HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks); + frequency = pll3_clocks.PLL3_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) + { + frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + } + else + { + frequency = 0; + } + break; + } + case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) + { + frequency = CSI_VALUE; + } + else + { + frequency = 0; + } + break; + } + case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) + { + frequency = HSE_VALUE; + } + else + { + frequency = 0; + } + break; + } +#if defined(RCC_SPI6CLKSOURCE_PIN) + case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */ + { + frequency = EXTERNAL_CLOCK_VALUE; + break; + } +#endif /* RCC_SPI6CLKSOURCE_PIN */ + default : + { + frequency = 0; + break; + } + } + } + else if (PeriphClk == RCC_PERIPHCLK_FDCAN) + { + /* Get FDCAN clock source */ + srcclk= __HAL_RCC_GET_FDCAN_SOURCE(); + + switch (srcclk) + { + case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) + { + frequency = HSE_VALUE; + } + else + { + frequency = 0; + } + break; + } + case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) + { + HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks); + frequency = pll1_clocks.PLL1_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */ + { + if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) + { + HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks); + frequency = pll2_clocks.PLL2_Q_Frequency; + } + else + { + frequency = 0; + } + break; + } + default : + { + frequency = 0; + break; + } + } + } + else + { + frequency = 0; + } + + return frequency; +} + + +/** + * @brief Returns the D1PCLK1 frequency + * @note Each time D1PCLK1 changes, this function must be called to update the + * right D1PCLK1 value. Otherwise, any configuration based on this function will be incorrect. + * @retval D1PCLK1 frequency + */ +uint32_t HAL_RCCEx_GetD1PCLK1Freq(void) +{ +#if defined(RCC_D1CFGR_D1PPRE) + /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE)>> RCC_D1CFGR_D1PPRE_Pos] & 0x1FU)); +#else +/* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)>> RCC_CDCFGR1_CDPPRE_Pos] & 0x1FU)); +#endif +} + +/** + * @brief Returns the D3PCLK1 frequency + * @note Each time D3PCLK1 changes, this function must be called to update the + * right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect. + * @retval D3PCLK1 frequency + */ +uint32_t HAL_RCCEx_GetD3PCLK1Freq(void) +{ +#if defined(RCC_D3CFGR_D3PPRE) + /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU)); +#else + /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/ + return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU)); +#endif +} +/** +* @brief Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequency + * @note The PLL2 clock frequencies computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * @note The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/divided by the PLL factors. + * @note This function can be used by the user application to compute the + * baud-rate for the communication peripherals or configure other parameters. + * + * @note Each time PLL2CLK changes, this function must be called to update the + * right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect. + * @param PLL2_Clocks structure. + * @retval None + */ +void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks) +{ + uint32_t pllsource, pll2m, pll2fracen, hsivalue; + float_t fracn2, pll2vco; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N + PLL2xCLK = PLL2_VCO / PLL2x + */ + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12); + pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos; + fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3)); + + if (pll2m != 0U) + { + switch (pllsource) + { + + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + { + hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 ); + } + else + { + pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 ); + } + break; + + case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */ + pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 ); + break; + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 ); + break; + + default: + pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 ); + break; + } + PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + (float_t)1 )) ; + PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ; + PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ; + } + else + { + PLL2_Clocks->PLL2_P_Frequency = 0U; + PLL2_Clocks->PLL2_Q_Frequency = 0U; + PLL2_Clocks->PLL2_R_Frequency = 0U; + } +} + +/** +* @brief Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequency + * @note The PLL3 clock frequencies computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * @note The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/divided by the PLL factors. + * @note This function can be used by the user application to compute the + * baud-rate for the communication peripherals or configure other parameters. + * + * @note Each time PLL3CLK changes, this function must be called to update the + * right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect. + * @param PLL3_Clocks structure. + * @retval None + */ +void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks) +{ + uint32_t pllsource, pll3m, pll3fracen, hsivalue; + float_t fracn3, pll3vco; + + /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N + PLL3xCLK = PLL3_VCO / PLLxR + */ + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20) ; + pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos; + fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3)); + + if (pll3m != 0U) + { + switch (pllsource) + { + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + { + hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 ); + } + else + { + pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 ); + } + break; + case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */ + pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 ); + break; + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 ); + break; + + default: + pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 ); + break; + } + PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9) + (float_t)1 )) ; + PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ; + PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ; + } + else + { + PLL3_Clocks->PLL3_P_Frequency = 0U; + PLL3_Clocks->PLL3_Q_Frequency = 0U; + PLL3_Clocks->PLL3_R_Frequency = 0U; + } + +} + +/** +* @brief Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequency + * @note The PLL1 clock frequencies computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * @note The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/divided by the PLL factors. + * @note This function can be used by the user application to compute the + * baud-rate for the communication peripherals or configure other parameters. + * + * @note Each time PLL1CLK changes, this function must be called to update the + * right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect. + * @param PLL1_Clocks structure. + * @retval None + */ +void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks) +{ + uint32_t pllsource, pll1m, pll1fracen, hsivalue; + float_t fracn1, pll1vco; + + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4); + pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN; + fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3)); + + if (pll1m != 0U) + { + switch (pllsource) + { + + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + + if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U) + { + hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)); + pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + } + else + { + pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + } + break; + case RCC_PLLSOURCE_CSI: /* CSI used as PLL clock source */ + pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + default: + pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + } + + PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + (float_t)1 )) ; + PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ; + PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ; + } + else + { + PLL1_Clocks->PLL1_P_Frequency = 0U; + PLL1_Clocks->PLL1_Q_Frequency = 0U; + PLL1_Clocks->PLL1_R_Frequency = 0U; + } + +} + +/** + * @brief Returns the main System frequency + * @note Each time System clock changes, this function must be called to update the + * right core clock value. Otherwise, any configuration based on this function will be incorrect. + * @note The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency + * and updated within this function + * @retval HCLK frequency + */ +uint32_t HAL_RCCEx_GetD1SysClockFreq(void) +{ +uint32_t common_system_clock; + +#if defined(RCC_D1CFGR_D1CPRE) + common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU); +#else + common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU); +#endif + + /* Update the SystemD2Clock global variable */ +#if defined(RCC_D1CFGR_HPRE) + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); +#else + SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU)); +#endif + +#if defined(DUAL_CORE) && defined(CORE_CM4) + SystemCoreClock = SystemD2Clock; +#else + SystemCoreClock = common_system_clock; +#endif /* DUAL_CORE && CORE_CM4 */ + + return common_system_clock; +} +/** + * @} + */ + +/** @defgroup RCCEx_Exported_Functions_Group2 Extended System Control functions + * @brief Extended Peripheral Control functions + * @{ + */ +/** + * @brief Enables the LSE Clock Security System. + * @note Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled + * with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC + * clock with HAL_RCCEx_PeriphCLKConfig(). + * @retval None + */ +void HAL_RCCEx_EnableLSECSS(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ; +} + +/** + * @brief Disables the LSE Clock Security System. + * @note LSE Clock Security System can only be disabled after a LSE failure detection. + * @retval None + */ +void HAL_RCCEx_DisableLSECSS(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ; + /* Disable LSE CSS IT if any */ + __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS); +} + +/** + * @brief Enable the LSE Clock Security System Interrupt & corresponding EXTI line. + * @note LSE Clock Security System Interrupt is mapped on EXTI line 18 + * @retval None + */ +void HAL_RCCEx_EnableLSECSS_IT(void) +{ + /* Enable LSE CSS */ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ; + + /* Enable LSE CSS IT */ + __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS); + + /* Enable IT on EXTI Line 18 */ +#if defined(DUAL_CORE) && defined(CORE_CM4) + __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT(); +#else + __HAL_RCC_LSECSS_EXTI_ENABLE_IT(); +#endif /* DUAL_CORE && CORE_CM4 */ + __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); +} + +/** + * @brief Configure the oscillator clock source for wakeup from Stop and CSS backup clock + * @param WakeUpClk: Wakeup clock + * This parameter can be one of the following values: + * @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection + * @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection + * @note This function shall not be called after the Clock Security System on HSE has been + * enabled. + * @retval None + */ +void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk) +{ + assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk)); + + __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk); +} + +/** + * @brief Configure the oscillator Kernel clock source for wakeup from Stop + * @param WakeUpClk: Kernel Wakeup clock + * This parameter can be one of the following values: + * @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection + * @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection + * @retval None + */ +void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk) +{ + assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk)); + + __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk); +} + +#if defined(DUAL_CORE) +/** + * @brief Enable COREx boot independently of CMx_B option byte value + * @param RCC_BootCx: Boot Core to be enabled + * This parameter can be one of the following values: + * @arg RCC_BOOT_C1: CM7 core selection + * @arg RCC_BOOT_C2: CM4 core selection + * @note This bit can be set by software but is cleared by hardware after a system reset or STANDBY + * + * @retval None + */ +void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx) +{ + assert_param(IS_RCC_BOOT_CORE(RCC_BootCx)); + SET_BIT(RCC->GCR, RCC_BootCx) ; +} + +#endif /*DUAL_CORE*/ + +#if defined(DUAL_CORE) +/** + * @brief Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out occurs + * @param RCC_WWDGx: WWDGx to be configured + * This parameter can be one of the following values: + * @arg RCC_WWDG1: WWDG1 generates system reset + * @arg RCC_WWDG2: WWDG2 generates system reset + * @note This bit can be set by software but is cleared by hardware during a system reset + * + * @retval None + */ +void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx) +{ + assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx)); + SET_BIT(RCC->GCR, RCC_WWDGx) ; +} + +#else +#if defined(RCC_GCR_WW1RSC) +/** + * @brief Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out occurs + * @param RCC_WWDGx: WWDGx to be configured + * This parameter can be one of the following values: + * @arg RCC_WWDG1: WWDG1 generates system reset + * @note This bit can be set by software but is cleared by hardware during a system reset + * + * @retval None + */ +void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx) +{ + assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx)); + SET_BIT(RCC->GCR, RCC_WWDGx) ; +} +#endif +#endif /*DUAL_CORE*/ + +/** + * @} + */ + +/** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions + * @brief Extended Clock Recovery System Control functions + * +@verbatim + =============================================================================== + ##### Extended Clock Recovery System Control functions ##### + =============================================================================== + [..] + For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as follows: + + (#) In System clock config, HSI48 needs to be enabled + + (#) Enable CRS clock in IP MSP init which will use CRS functions + + (#) Call CRS functions as follows: + (##) Prepare synchronization configuration necessary for HSI48 calibration + (+++) Default values can be set for frequency Error Measurement (reload and error limit) + and also HSI48 oscillator smooth trimming. + (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate + directly reload value with target and synchronization frequencies values + (##) Call function HAL_RCCEx_CRSConfig which + (+++) Resets CRS registers to their default values. + (+++) Configures CRS registers with synchronization configuration + (+++) Enables automatic calibration and frequency error counter feature + Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the + periodic USB SOF will not be generated by the host. No SYNC signal will therefore be + provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock + precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs + should be used as SYNC signal. + + (##) A polling function is provided to wait for complete synchronization + (+++) Call function HAL_RCCEx_CRSWaitSynchronization() + (+++) According to CRS status, user can decide to adjust again the calibration or continue + application if synchronization is OK + + (#) User can retrieve information related to synchronization in calling function + HAL_RCCEx_CRSGetSynchronizationInfo() + + (#) Regarding synchronization status and synchronization information, user can try a new calibration + in changing synchronization configuration and call again HAL_RCCEx_CRSConfig. + Note: When the SYNC event is detected during the down-counting phase (before reaching the zero value), + it means that the actual frequency is lower than the target (and so, that the TRIM value should be + incremented), while when it is detected during the up-counting phase it means that the actual frequency + is higher (and that the TRIM value should be decremented). + + (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interrupts will go + through CRS Handler (CRS_IRQn/CRS_IRQHandler) + (++) Call function HAL_RCCEx_CRSConfig() + (++) Enable CRS_IRQn (thanks to NVIC functions) + (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT) + (++) Implement CRS status management in the following user callbacks called from + HAL_RCCEx_CRS_IRQHandler(): + (+++) HAL_RCCEx_CRS_SyncOkCallback() + (+++) HAL_RCCEx_CRS_SyncWarnCallback() + (+++) HAL_RCCEx_CRS_ExpectedSyncCallback() + (+++) HAL_RCCEx_CRS_ErrorCallback() + + (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGenerate(). + This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick handler) + +@endverbatim + * @{ + */ + +/** + * @brief Start automatic synchronization for polling mode + * @param pInit Pointer on RCC_CRSInitTypeDef structure + * @retval None + */ +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit) +{ + uint32_t value; + + /* Check the parameters */ + assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler)); + assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source)); + assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity)); + assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue)); + assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue)); + assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue)); + + /* CONFIGURATION */ + + /* Before configuration, reset CRS registers to their default values*/ + __HAL_RCC_CRS_FORCE_RESET(); + __HAL_RCC_CRS_RELEASE_RESET(); + + /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */ + /* Set the SYNCSRC[1:0] bits according to Source value */ + /* Set the SYNCSPOL bit according to Polarity value */ + if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2)) + { + /* Use Rev.Y value of USB2 */ + value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity); + } + else + { + value = (pInit->Prescaler | pInit->Source | pInit->Polarity); + } + /* Set the RELOAD[15:0] bits according to ReloadValue value */ + value |= pInit->ReloadValue; + /* Set the FELIM[7:0] bits according to ErrorLimitValue value */ + value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos); + WRITE_REG(CRS->CFGR, value); + + /* Adjust HSI48 oscillator smooth trimming */ + /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos)); + + /* START AUTOMATIC SYNCHRONIZATION*/ + + /* Enable Automatic trimming & Frequency error counter */ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN); +} + +/** + * @brief Generate the software synchronization event + * @retval None + */ +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void) +{ + SET_BIT(CRS->CR, CRS_CR_SWSYNC); +} + +/** + * @brief Return synchronization info + * @param pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure + * @retval None + */ +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo) +{ + /* Check the parameter */ + assert_param(pSynchroInfo != (void *)NULL); + + /* Get the reload value */ + pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); + + /* Get HSI48 oscillator smooth trimming */ + pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos); + + /* Get Frequency error capture */ + pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos); + + /* Get Frequency error direction */ + pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); +} + +/** +* @brief Wait for CRS Synchronization status. +* @param Timeout Duration of the time-out +* @note Timeout is based on the maximum time to receive a SYNC event based on synchronization +* frequency. +* @note If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned. +* @retval Combination of Synchronization status +* This parameter can be a combination of the following values: +* @arg @ref RCC_CRS_TIMEOUT +* @arg @ref RCC_CRS_SYNCOK +* @arg @ref RCC_CRS_SYNCWARN +* @arg @ref RCC_CRS_SYNCERR +* @arg @ref RCC_CRS_SYNCMISS +* @arg @ref RCC_CRS_TRIMOVF +*/ +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout) +{ + uint32_t crsstatus = RCC_CRS_NONE; + uint32_t tickstart; + + /* Get time-out */ + tickstart = HAL_GetTick(); + + /* Wait for CRS flag or time-out detection */ + do + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + crsstatus = RCC_CRS_TIMEOUT; + } + } + /* Check CRS SYNCOK flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK)) + { + /* CRS SYNC event OK */ + crsstatus |= RCC_CRS_SYNCOK; + + /* Clear CRS SYNC event OK bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK); + } + + /* Check CRS SYNCWARN flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN)) + { + /* CRS SYNC warning */ + crsstatus |= RCC_CRS_SYNCWARN; + + /* Clear CRS SYNCWARN bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN); + } + + /* Check CRS TRIM overflow flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF)) + { + /* CRS SYNC Error */ + crsstatus |= RCC_CRS_TRIMOVF; + + /* Clear CRS Error bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF); + } + + /* Check CRS Error flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR)) + { + /* CRS SYNC Error */ + crsstatus |= RCC_CRS_SYNCERR; + + /* Clear CRS Error bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR); + } + + /* Check CRS SYNC Missed flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS)) + { + /* CRS SYNC Missed */ + crsstatus |= RCC_CRS_SYNCMISS; + + /* Clear CRS SYNC Missed bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS); + } + + /* Check CRS Expected SYNC flag */ + if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC)) + { + /* frequency error counter reached a zero value */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC); + } + } while(RCC_CRS_NONE == crsstatus); + + return crsstatus; +} + +/** + * @brief Handle the Clock Recovery System interrupt request. + * @retval None + */ +void HAL_RCCEx_CRS_IRQHandler(void) +{ + uint32_t crserror = RCC_CRS_NONE; + /* Get current IT flags and IT sources values */ + uint32_t itflags = READ_REG(CRS->ISR); + uint32_t itsources = READ_REG(CRS->CR); + + /* Check CRS SYNCOK flag */ + if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U)) + { + /* Clear CRS SYNC event OK flag */ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); + + /* user callback */ + HAL_RCCEx_CRS_SyncOkCallback(); + } + /* Check CRS SYNCWARN flag */ + else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U)) + { + /* Clear CRS SYNCWARN flag */ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); + + /* user callback */ + HAL_RCCEx_CRS_SyncWarnCallback(); + } + /* Check CRS Expected SYNC flag */ + else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U)) + { + /* frequency error counter reached a zero value */ + WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); + + /* user callback */ + HAL_RCCEx_CRS_ExpectedSyncCallback(); + } + /* Check CRS Error flags */ + else + { + if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U)) + { + if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U) + { + crserror |= RCC_CRS_SYNCERR; + } + if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U) + { + crserror |= RCC_CRS_SYNCMISS; + } + if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U) + { + crserror |= RCC_CRS_TRIMOVF; + } + + /* Clear CRS Error flags */ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC); + + /* user error callback */ + HAL_RCCEx_CRS_ErrorCallback(crserror); + } + } +} + +/** + * @brief RCCEx Clock Recovery System SYNCOK interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_SyncOkCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System SYNCWARN interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_SyncWarnCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System Expected SYNC interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System Error interrupt callback. + * @param Error Combination of Error status. + * This parameter can be a combination of the following values: + * @arg @ref RCC_CRS_SYNCERR + * @arg @ref RCC_CRS_SYNCMISS + * @arg @ref RCC_CRS_TRIMOVF + * @retval none + */ +__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(Error); + + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file + */ +} + + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup RCCEx_Private_functions RCCEx Private Functions + * @{ + */ +/** + * @brief Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it + * @param pll2: Pointer to an RCC_PLL2InitTypeDef structure that + * contains the configuration parameters as well as VCI, VCO clock ranges. + * @param Divider divider parameter to be updated + * @note PLL2 is temporary disabled to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider) +{ + + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M)); + assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N)); + assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P)); + assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R)); + assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q)); + assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE)); + assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL)); + assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN)); + + /* Check that PLL2 OSC clock source is already set */ + if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE) + { + return HAL_ERROR; + } + + + else + { + /* Disable PLL2. */ + __HAL_RCC_PLL2_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is disabled */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U) + { + if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Configure PLL2 multiplication and division factors. */ + __HAL_RCC_PLL2_CONFIG(pll2->PLL2M, + pll2->PLL2N, + pll2->PLL2P, + pll2->PLL2Q, + pll2->PLL2R); + + /* Select PLL2 input reference frequency range: VCI */ + __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ; + + /* Select PLL2 output frequency range : VCO */ + __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ; + + /* Disable PLL2FRACN . */ + __HAL_RCC_PLL2FRACN_DISABLE(); + + /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */ + __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN); + + /* Enable PLL2FRACN . */ + __HAL_RCC_PLL2FRACN_ENABLE(); + + /* Enable the PLL2 clock output */ + if(Divider == DIVIDER_P_UPDATE) + { + __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP); + } + else if(Divider == DIVIDER_Q_UPDATE) + { + __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ); + } + else + { + __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR); + } + + /* Enable PLL2. */ + __HAL_RCC_PLL2_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL2 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U) + { + if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + } + + + return status; +} + + +/** + * @brief Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it + * @param pll3: Pointer to an RCC_PLL3InitTypeDef structure that + * contains the configuration parameters as well as VCI, VCO clock ranges. + * @param Divider divider parameter to be updated + * @note PLL3 is temporary disabled to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M)); + assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N)); + assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P)); + assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R)); + assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q)); + assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE)); + assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL)); + assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN)); + + /* Check that PLL3 OSC clock source is already set */ + if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE) + { + return HAL_ERROR; + } + + + else + { + /* Disable PLL3. */ + __HAL_RCC_PLL3_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + /* Wait till PLL3 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U) + { + if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Configure the PLL3 multiplication and division factors. */ + __HAL_RCC_PLL3_CONFIG(pll3->PLL3M, + pll3->PLL3N, + pll3->PLL3P, + pll3->PLL3Q, + pll3->PLL3R); + + /* Select PLL3 input reference frequency range: VCI */ + __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ; + + /* Select PLL3 output frequency range : VCO */ + __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ; + + /* Disable PLL3FRACN . */ + __HAL_RCC_PLL3FRACN_DISABLE(); + + /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */ + __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN); + + /* Enable PLL3FRACN . */ + __HAL_RCC_PLL3FRACN_ENABLE(); + + /* Enable the PLL3 clock output */ + if(Divider == DIVIDER_P_UPDATE) + { + __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP); + } + else if(Divider == DIVIDER_Q_UPDATE) + { + __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ); + } + else + { + __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR); + } + + /* Enable PLL3. */ + __HAL_RCC_PLL3_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL3 is ready */ + while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U) + { + if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + } + + + return status; +} + +/** + * @brief Handle the RCC LSE Clock Security System interrupt request. + * @retval None + */ +void HAL_RCCEx_LSECSS_IRQHandler(void) +{ + /* Check RCC LSE CSSF flag */ + if(__HAL_RCC_GET_IT(RCC_IT_LSECSS)) + { + + /* Clear RCC LSE CSS pending bit */ + __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS); + + /* RCC LSE Clock Security System interrupt user callback */ + HAL_RCCEx_LSECSS_Callback(); + + } +} + +/** + * @brief RCCEx LSE Clock Security System interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_LSECSS_Callback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file + */ +} + + + +/** + * @} + */ + +#endif /* HAL_RCC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c new file mode 100644 index 0000000..a1edfa7 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c @@ -0,0 +1,7911 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_tim.c + * @author MCD Application Team + * @brief TIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Timer (TIM) peripheral: + * + TIM Time Base Initialization + * + TIM Time Base Start + * + TIM Time Base Start Interruption + * + TIM Time Base Start DMA + * + TIM Output Compare/PWM Initialization + * + TIM Output Compare/PWM Channel Configuration + * + TIM Output Compare/PWM Start + * + TIM Output Compare/PWM Start Interruption + * + TIM Output Compare/PWM Start DMA + * + TIM Input Capture Initialization + * + TIM Input Capture Channel Configuration + * + TIM Input Capture Start + * + TIM Input Capture Start Interruption + * + TIM Input Capture Start DMA + * + TIM One Pulse Initialization + * + TIM One Pulse Channel Configuration + * + TIM One Pulse Start + * + TIM Encoder Interface Initialization + * + TIM Encoder Interface Start + * + TIM Encoder Interface Start Interruption + * + TIM Encoder Interface Start DMA + * + Commutation Event configuration with Interruption and DMA + * + TIM OCRef clear configuration + * + TIM External Clock configuration + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### TIMER Generic features ##### + ============================================================================== + [..] The Timer features include: + (#) 16-bit up, down, up/down auto-reload counter. + (#) 16-bit programmable prescaler allowing dividing (also on the fly) the + counter clock frequency either by any factor between 1 and 65536. + (#) Up to 4 independent channels for: + (++) Input Capture + (++) Output Compare + (++) PWM generation (Edge and Center-aligned Mode) + (++) One-pulse mode output + (#) Synchronization circuit to control the timer with external signals and to interconnect + several timers together. + (#) Supports incremental encoder for positioning purposes + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Initialize the TIM low level resources by implementing the following functions + depending on the selected feature: + (++) Time Base : HAL_TIM_Base_MspInit() + (++) Input Capture : HAL_TIM_IC_MspInit() + (++) Output Compare : HAL_TIM_OC_MspInit() + (++) PWM generation : HAL_TIM_PWM_MspInit() + (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit() + (++) Encoder mode output : HAL_TIM_Encoder_MspInit() + + (#) Initialize the TIM low level resources : + (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE(); + (##) TIM pins configuration + (+++) Enable the clock for the TIM GPIOs using the following function: + __HAL_RCC_GPIOx_CLK_ENABLE(); + (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init(); + + (#) The external Clock can be configured, if needed (the default clock is the + internal clock from the APBx), using the following function: + HAL_TIM_ConfigClockSource, the clock configuration should be done before + any start function. + + (#) Configure the TIM in the desired functioning mode using one of the + Initialization function of this driver: + (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base + (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an + Output Compare signal. + (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a + PWM signal. + (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an + external signal. + (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer + in One Pulse Mode. + (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface. + + (#) Activate the TIM peripheral using one of the start functions depending from the feature used: + (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT() + (++) Input Capture : HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT() + (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT() + (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT() + (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT() + (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT(). + + (#) The DMA Burst is managed with the two following functions: + HAL_TIM_DMABurst_WriteStart() + HAL_TIM_DMABurst_ReadStart() + + *** Callback registration *** + ============================================= + + [..] + The compilation define USE_HAL_TIM_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function HAL_TIM_RegisterCallback() to register a callback. + HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle, + the Callback ID and a pointer to the user callback function. + + [..] + Use function HAL_TIM_UnRegisterCallback() to reset a callback to the default + weak function. + HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + + [..] + These functions allow to register/unregister following callbacks: + (+) Base_MspInitCallback : TIM Base Msp Init Callback. + (+) Base_MspDeInitCallback : TIM Base Msp DeInit Callback. + (+) IC_MspInitCallback : TIM IC Msp Init Callback. + (+) IC_MspDeInitCallback : TIM IC Msp DeInit Callback. + (+) OC_MspInitCallback : TIM OC Msp Init Callback. + (+) OC_MspDeInitCallback : TIM OC Msp DeInit Callback. + (+) PWM_MspInitCallback : TIM PWM Msp Init Callback. + (+) PWM_MspDeInitCallback : TIM PWM Msp DeInit Callback. + (+) OnePulse_MspInitCallback : TIM One Pulse Msp Init Callback. + (+) OnePulse_MspDeInitCallback : TIM One Pulse Msp DeInit Callback. + (+) Encoder_MspInitCallback : TIM Encoder Msp Init Callback. + (+) Encoder_MspDeInitCallback : TIM Encoder Msp DeInit Callback. + (+) HallSensor_MspInitCallback : TIM Hall Sensor Msp Init Callback. + (+) HallSensor_MspDeInitCallback : TIM Hall Sensor Msp DeInit Callback. + (+) PeriodElapsedCallback : TIM Period Elapsed Callback. + (+) PeriodElapsedHalfCpltCallback : TIM Period Elapsed half complete Callback. + (+) TriggerCallback : TIM Trigger Callback. + (+) TriggerHalfCpltCallback : TIM Trigger half complete Callback. + (+) IC_CaptureCallback : TIM Input Capture Callback. + (+) IC_CaptureHalfCpltCallback : TIM Input Capture half complete Callback. + (+) OC_DelayElapsedCallback : TIM Output Compare Delay Elapsed Callback. + (+) PWM_PulseFinishedCallback : TIM PWM Pulse Finished Callback. + (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback. + (+) ErrorCallback : TIM Error Callback. + (+) CommutationCallback : TIM Commutation Callback. + (+) CommutationHalfCpltCallback : TIM Commutation half complete Callback. + (+) BreakCallback : TIM Break Callback. + (+) Break2Callback : TIM Break2 Callback. + + [..] +By default, after the Init and when the state is HAL_TIM_STATE_RESET +all interrupt callbacks are set to the corresponding weak functions: + examples HAL_TIM_TriggerCallback(), HAL_TIM_ErrorCallback(). + + [..] + Exception done for MspInit and MspDeInit functions that are reset to the legacy weak + functionalities in the Init / DeInit only when these callbacks are null + (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit + keep and use the user MspInit / MspDeInit callbacks(registered beforehand) + + [..] + Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only. + Exception done MspInit / MspDeInit that can be registered / unregistered + in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state, + thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using HAL_TIM_RegisterCallback() before calling DeInit or Init function. + + [..] + When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup TIM TIM + * @brief TIM HAL module driver + * @{ + */ + +#ifdef HAL_TIM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup TIM_Private_Functions + * @{ + */ +static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter); +static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter); +static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource); +static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma); +static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig); +/** + * @} + */ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * +@verbatim + ============================================================================== + ##### Time Base functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM base. + (+) De-initialize the TIM base. + (+) Start the Time Base. + (+) Stop the Time Base. + (+) Start the Time Base and enable interrupt. + (+) Stop the Time Base and disable interrupt. + (+) Start the Time Base and enable DMA transfer. + (+) Stop the Time Base and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Time base Unit according to the specified + * parameters in the TIM_HandleTypeDef and initialize the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init() + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->Base_MspInitCallback == NULL) + { + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Base_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Set the Time Base configuration */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM Base peripheral + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->Base_MspDeInitCallback == NULL) + { + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; + } + /* DeInit the low level hardware */ + htim->Base_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspDeInit could be implemented in the user file + */ +} + + +/** + * @brief Starts the TIM Base generation. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Check the TIM state */ + if (htim->State != HAL_TIM_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Check the TIM state */ + if (htim->State != HAL_TIM_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Enable the TIM Update interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Disable the TIM Update interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Base generation in DMA mode. + * @param htim TIM Base handle + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); + + /* Set the TIM state */ + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + return HAL_ERROR; + } + + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + + /* Enable the TIM Update DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation in DMA mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); + + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE); + + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * +@verbatim + ============================================================================== + ##### TIM Output Compare functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Output Compare. + (+) De-initialize the TIM Output Compare. + (+) Start the TIM Output Compare. + (+) Stop the TIM Output Compare. + (+) Start the TIM Output Compare and enable interrupt. + (+) Stop the TIM Output Compare and disable interrupt. + (+) Start the TIM Output Compare and enable DMA transfer. + (+) Stop the TIM Output Compare and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Output Compare according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init() + * @param htim TIM Output Compare handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->OC_MspInitCallback == NULL) + { + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->OC_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OC_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the Output Compare */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM Output Compare handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->OC_MspDeInitCallback == NULL) + { + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; + } + /* DeInit the low level hardware */ + htim->OC_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OC_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Output Compare MSP. + * @param htim TIM Output Compare handle + * @retval None + */ +__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Output Compare MSP. + * @param htim TIM Output Compare handle + * @retval None + */ +__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Output Compare signal generation. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in interrupt mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM Output Compare signal generation in interrupt mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @brief Starts the TIM Output Compare signal generation in DMA mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM Output Compare signal generation in DMA mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * +@verbatim + ============================================================================== + ##### TIM PWM functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM PWM. + (+) De-initialize the TIM PWM. + (+) Start the TIM PWM. + (+) Stop the TIM PWM. + (+) Start the TIM PWM and enable interrupt. + (+) Stop the TIM PWM and disable interrupt. + (+) Start the TIM PWM and enable DMA transfer. + (+) Stop the TIM PWM and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM PWM Time Base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init() + * @param htim TIM PWM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->PWM_MspInitCallback == NULL) + { + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->PWM_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_PWM_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the PWM */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM PWM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->PWM_MspDeInitCallback == NULL) + { + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; + } + /* DeInit the low level hardware */ + htim->PWM_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_PWM_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM PWM MSP. + * @param htim TIM PWM handle + * @retval None + */ +__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM PWM MSP. + * @param htim TIM PWM handle + * @retval None + */ +__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the PWM signal generation. + * @param htim TIM handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the PWM signal generation in interrupt mode. + * @param htim TIM PWM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the PWM signal generation in interrupt mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @brief Starts the TIM PWM signal generation in DMA mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM channel state */ + if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Output Capture/Compare 3 request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM PWM signal generation in DMA mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * +@verbatim + ============================================================================== + ##### TIM Input Capture functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Input Capture. + (+) De-initialize the TIM Input Capture. + (+) Start the TIM Input Capture. + (+) Stop the TIM Input Capture. + (+) Start the TIM Input Capture and enable interrupt. + (+) Stop the TIM Input Capture and disable interrupt. + (+) Start the TIM Input Capture and enable DMA transfer. + (+) Stop the TIM Input Capture and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Input Capture Time base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init() + * @param htim TIM Input Capture handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->IC_MspInitCallback == NULL) + { + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->IC_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_IC_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the input capture */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM Input Capture handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->IC_MspDeInitCallback == NULL) + { + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; + } + /* DeInit the low level hardware */ + htim->IC_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_IC_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Input Capture MSP. + * @param htim TIM Input Capture handle + * @retval None + */ +__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Input Capture MSP. + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Input Capture measurement. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel); + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if ((channel_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Input Capture measurement in interrupt mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel); + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM channel state */ + if ((channel_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM Input Capture measurement in interrupt mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @brief Starts the TIM Input Capture measurement in DMA mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The destination Buffer address. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel); + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance)); + + /* Set the TIM channel state */ + if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + status = HAL_ERROR; + break; + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM Input Capture measurement in DMA mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * +@verbatim + ============================================================================== + ##### TIM One Pulse functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM One Pulse. + (+) De-initialize the TIM One Pulse. + (+) Start the TIM One Pulse. + (+) Stop the TIM One Pulse. + (+) Start the TIM One Pulse and enable interrupt. + (+) Stop the TIM One Pulse and disable interrupt. + (+) Start the TIM One Pulse and enable DMA transfer. + (+) Stop the TIM One Pulse and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM One Pulse Time Base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init() + * @note When the timer instance is initialized in One Pulse mode, timer + * channels 1 and channel 2 are reserved and cannot be used for other + * purpose. + * @param htim TIM One Pulse handle + * @param OnePulseMode Select the One pulse mode. + * This parameter can be one of the following values: + * @arg TIM_OPMODE_SINGLE: Only one pulse will be generated. + * @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_OPM_MODE(OnePulseMode)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->OnePulse_MspInitCallback == NULL) + { + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->OnePulse_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OnePulse_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Configure the Time base in the One Pulse Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Reset the OPM Bit */ + htim->Instance->CR1 &= ~TIM_CR1_OPM; + + /* Configure the OPM Mode */ + htim->Instance->CR1 |= OnePulseMode; + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM One Pulse + * @param htim TIM One Pulse handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->OnePulse_MspDeInitCallback == NULL) + { + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; + } + /* DeInit the low level hardware */ + htim->OnePulse_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_OnePulse_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM One Pulse MSP. + * @param htim TIM One Pulse handle + * @retval None + */ +__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OnePulse_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM One Pulse MSP. + * @param htim TIM One Pulse handle + * @retval None + */ +__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM One Pulse signal generation. + * @note Though OutputChannel parameter is deprecated and ignored by the function + * it has been kept to avoid HAL_TIM API compatibility break. + * @note The pulse output channel is determined when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel See note above + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together + + No need to enable the counter, it's enabled automatically by hardware + (the counter starts in response to a stimulus and generate a pulse */ + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation. + * @note Though OutputChannel parameter is deprecated and ignored by the function + * it has been kept to avoid HAL_TIM API compatibility break. + * @note The pulse output channel is determined when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel See note above + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Disable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */ + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM One Pulse signal generation in interrupt mode. + * @note Though OutputChannel parameter is deprecated and ignored by the function + * it has been kept to avoid HAL_TIM API compatibility break. + * @note The pulse output channel is determined when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel See note above + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together + + No need to enable the counter, it's enabled automatically by hardware + (the counter starts in response to a stimulus and generate a pulse */ + + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation in interrupt mode. + * @note Though OutputChannel parameter is deprecated and ignored by the function + * it has been kept to avoid HAL_TIM API compatibility break. + * @note The pulse output channel is determined when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel See note above + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + + /* Disable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * +@verbatim + ============================================================================== + ##### TIM Encoder functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Encoder. + (+) De-initialize the TIM Encoder. + (+) Start the TIM Encoder. + (+) Stop the TIM Encoder. + (+) Start the TIM Encoder and enable interrupt. + (+) Stop the TIM Encoder and disable interrupt. + (+) Start the TIM Encoder and enable DMA transfer. + (+) Stop the TIM Encoder and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Encoder Interface and initialize the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init() + * @note Encoder mode and External clock mode 2 are not compatible and must not be selected together + * Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource + * using TIM_CLOCKSOURCE_ETRMODE2 and vice versa + * @note When the timer instance is initialized in Encoder mode, timer + * channels 1 and channel 2 are reserved and cannot be used for other + * purpose. + * @param htim TIM Encoder Interface handle + * @param sConfig TIM Encoder Interface configuration structure + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig) +{ + uint32_t tmpsmcr; + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode)); + assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection)); + assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection)); + assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity)); + assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->Encoder_MspInitCallback == NULL) + { + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Encoder_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_Encoder_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Reset the SMS and ECE bits */ + htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE); + + /* Configure the Time base in the Encoder Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = htim->Instance->CCMR1; + + /* Get the TIMx CCER register value */ + tmpccer = htim->Instance->CCER; + + /* Set the encoder Mode */ + tmpsmcr |= sConfig->EncoderMode; + + /* Select the Capture Compare 1 and the Capture Compare 2 as input */ + tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S); + tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U)); + + /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */ + tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC); + tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F); + tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U); + tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U); + + /* Set the TI1 and the TI2 Polarities */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); + tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP); + tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U); + + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + + /* Write to TIMx CCMR1 */ + htim->Instance->CCMR1 = tmpccmr1; + + /* Write to TIMx CCER */ + htim->Instance->CCER = tmpccer; + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + + +/** + * @brief DeInitializes the TIM Encoder interface + * @param htim TIM Encoder Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->Encoder_MspDeInitCallback == NULL) + { + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; + } + /* DeInit the low level hardware */ + htim->Encoder_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_Encoder_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Encoder Interface MSP. + * @param htim TIM Encoder Interface handle + * @retval None + */ +__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Encoder_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Encoder Interface MSP. + * @param htim TIM Encoder Interface handle + * @retval None + */ +__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Encoder_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Encoder Interface. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel(s) state */ + if (Channel == TIM_CHANNEL_1) + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else if (Channel == TIM_CHANNEL_2) + { + if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + + /* Enable the encoder interface channels */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + } + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + break; + } + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel(s) state */ + if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2)) + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Encoder Interface in interrupt mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel(s) state */ + if (Channel == TIM_CHANNEL_1) + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else if (Channel == TIM_CHANNEL_2) + { + if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + + /* Enable the encoder interface channels */ + /* Enable the capture compare Interrupts 1 and/or 2 */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + } + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface in interrupt mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + if (Channel == TIM_CHANNEL_1) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 1 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + } + else if (Channel == TIM_CHANNEL_2) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 2 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + } + else + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 1 and 2 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel(s) state */ + if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2)) + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Encoder Interface in DMA mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @param pData1 The destination Buffer address for IC1. + * @param pData2 The destination Buffer address for IC2. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length) +{ + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel(s) state */ + if (Channel == TIM_CHANNEL_1) + { + if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData1 == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + } + else if (Channel == TIM_CHANNEL_2) + { + if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData2 == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + } + else + { + if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError; + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + break; + } + + default: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + break; + } + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface in DMA mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + if (Channel == TIM_CHANNEL_1) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 1 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + } + else if (Channel == TIM_CHANNEL_2) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 2 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + } + else + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 1 and 2 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel(s) state */ + if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2)) + { + TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ +/** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief TIM IRQ handler management + * +@verbatim + ============================================================================== + ##### IRQ handler management ##### + ============================================================================== + [..] + This section provides Timer IRQ handler function. + +@endverbatim + * @{ + */ +/** + * @brief This function handles TIM interrupts requests. + * @param htim TIM handle + * @retval None + */ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) +{ + /* Capture compare 1 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET) + { + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + } + /* Capture compare 2 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* Capture compare 3 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* Capture compare 4 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* TIM Update event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->BreakCallback(htim); +#else + HAL_TIMEx_BreakCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break2 input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + { + __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->Break2Callback(htim); +#else + HAL_TIMEx_Break2Callback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Trigger detection event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM commutation event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief TIM Peripheral Control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode. + (+) Configure External Clock source. + (+) Configure Complementary channels, break features and dead time. + (+) Configure Master and the Slave synchronization. + (+) Configure the DMA Burst Mode. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the TIM Output Compare Channels according to the specified + * parameters in the TIM_OC_InitTypeDef. + * @param htim TIM Output Compare handle + * @param sConfig TIM Output Compare configuration structure + * @param Channel TIM Channels to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, + TIM_OC_InitTypeDef *sConfig, + uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CHANNELS(Channel)); + assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); + assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity)); + + /* Process Locked */ + __HAL_LOCK(htim); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 1 in Output Compare */ + TIM_OC1_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 2 in Output Compare */ + TIM_OC2_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 3 in Output Compare */ + TIM_OC3_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 4 in Output Compare */ + TIM_OC4_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_5: + { + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 5 in Output Compare */ + TIM_OC5_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_6: + { + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 6 in Output Compare */ + TIM_OC6_SetConfig(htim->Instance, sConfig); + break; + } + + default: + status = HAL_ERROR; + break; + } + + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Initializes the TIM Input Capture Channels according to the specified + * parameters in the TIM_IC_InitTypeDef. + * @param htim TIM IC handle + * @param sConfig TIM Input Capture configuration structure + * @param Channel TIM Channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity)); + assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter)); + + /* Process Locked */ + __HAL_LOCK(htim); + + if (Channel == TIM_CHANNEL_1) + { + /* TI1 Configuration */ + TIM_TI1_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + + /* Set the IC1PSC value */ + htim->Instance->CCMR1 |= sConfig->ICPrescaler; + } + else if (Channel == TIM_CHANNEL_2) + { + /* TI2 Configuration */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_TI2_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC2PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; + + /* Set the IC2PSC value */ + htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U); + } + else if (Channel == TIM_CHANNEL_3) + { + /* TI3 Configuration */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + TIM_TI3_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC3PSC Bits */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC; + + /* Set the IC3PSC value */ + htim->Instance->CCMR2 |= sConfig->ICPrescaler; + } + else if (Channel == TIM_CHANNEL_4) + { + /* TI4 Configuration */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + TIM_TI4_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC4PSC Bits */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC; + + /* Set the IC4PSC value */ + htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U); + } + else + { + status = HAL_ERROR; + } + + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Initializes the TIM PWM channels according to the specified + * parameters in the TIM_OC_InitTypeDef. + * @param htim TIM PWM handle + * @param sConfig TIM PWM configuration structure + * @param Channel TIM Channels to be configured + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, + TIM_OC_InitTypeDef *sConfig, + uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CHANNELS(Channel)); + assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); + assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity)); + assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode)); + + /* Process Locked */ + __HAL_LOCK(htim); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Configure the Channel 1 in PWM mode */ + TIM_OC1_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel1 */ + htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE; + htim->Instance->CCMR1 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Configure the Channel 2 in PWM mode */ + TIM_OC2_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel2 */ + htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE; + htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U; + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Configure the Channel 3 in PWM mode */ + TIM_OC3_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel3 */ + htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE; + htim->Instance->CCMR2 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Configure the Channel 4 in PWM mode */ + TIM_OC4_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel4 */ + htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE; + htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U; + break; + } + + case TIM_CHANNEL_5: + { + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); + + /* Configure the Channel 5 in PWM mode */ + TIM_OC5_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel5*/ + htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE; + htim->Instance->CCMR3 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_6: + { + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); + + /* Configure the Channel 6 in PWM mode */ + TIM_OC6_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel6 */ + htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE; + htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U; + break; + } + + default: + status = HAL_ERROR; + break; + } + + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Initializes the TIM One Pulse Channels according to the specified + * parameters in the TIM_OnePulse_InitTypeDef. + * @param htim TIM One Pulse handle + * @param sConfig TIM One Pulse configuration structure + * @param OutputChannel TIM output channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @param InputChannel TIM input Channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @note To output a waveform with a minimum delay user can enable the fast + * mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx + * output is forced in response to the edge detection on TIx input, + * without taking in account the comparison. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel) +{ + HAL_StatusTypeDef status = HAL_OK; + TIM_OC_InitTypeDef temp1; + + /* Check the parameters */ + assert_param(IS_TIM_OPM_CHANNELS(OutputChannel)); + assert_param(IS_TIM_OPM_CHANNELS(InputChannel)); + + if (OutputChannel != InputChannel) + { + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Extract the Output compare configuration from sConfig structure */ + temp1.OCMode = sConfig->OCMode; + temp1.Pulse = sConfig->Pulse; + temp1.OCPolarity = sConfig->OCPolarity; + temp1.OCNPolarity = sConfig->OCNPolarity; + temp1.OCIdleState = sConfig->OCIdleState; + temp1.OCNIdleState = sConfig->OCNIdleState; + + switch (OutputChannel) + { + case TIM_CHANNEL_1: + { + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + TIM_OC1_SetConfig(htim->Instance, &temp1); + break; + } + + case TIM_CHANNEL_2: + { + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_OC2_SetConfig(htim->Instance, &temp1); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + switch (InputChannel) + { + case TIM_CHANNEL_1: + { + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity, + sConfig->ICSelection, sConfig->ICFilter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + + /* Select the Trigger source */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI1FP1; + + /* Select the Slave Mode */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER; + break; + } + + case TIM_CHANNEL_2: + { + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity, + sConfig->ICSelection, sConfig->ICFilter); + + /* Reset the IC2PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; + + /* Select the Trigger source */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI2FP2; + + /* Select the Slave Mode */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER; + break; + } + + default: + status = HAL_ERROR; + break; + } + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return status; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Configure the DMA Burst to transfer Data from the memory to the TIM peripheral + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_AF1 + * @arg TIM_DMABASE_AF2 + * @arg TIM_DMABASE_TISEL + * + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @note This function should be used only when BurstLength is equal to DMA data transfer length. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength) +{ + HAL_StatusTypeDef status; + + status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength, + ((BurstLength) >> 8U) + 1U); + + + + return status; +} + +/** + * @brief Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_AF1 + * @arg TIM_DMABASE_AF2 + * @arg TIM_DMABASE_TISEL + * + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @param DataLength Data length. This parameter can be one value + * between 1 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + assert_param(IS_TIM_DMA_BASE(BurstBaseAddress)); + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + assert_param(IS_TIM_DMA_LENGTH(BurstLength)); + assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength)); + + if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY) + { + if ((BurstBuffer == NULL) && (BurstLength > 0U)) + { + return HAL_ERROR; + } + else + { + htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_COM: + { + /* Set the DMA commutation callbacks */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_TRIGGER: + { + /* Set the DMA trigger callbacks */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt; + htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Configure the DMA Burst Mode */ + htim->Instance->DCR = (BurstBaseAddress | BurstLength); + /* Enable the TIM DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc); + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM DMA Burst mode + * @param htim TIM handle + * @param BurstRequestSrc TIM DMA Request sources to disable + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + + /* Abort the DMA transfer (at least disable the DMA stream) */ + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + break; + } + case TIM_DMA_CC1: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + case TIM_DMA_CC2: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + case TIM_DMA_CC3: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + case TIM_DMA_CC4: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + case TIM_DMA_COM: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]); + break; + } + case TIM_DMA_TRIGGER: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]); + break; + } + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc); + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_AF1 + * @arg TIM_DMABASE_AF2 + * @arg TIM_DMABASE_TISEL + * + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @note This function should be used only when BurstLength is equal to DMA data transfer length. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength) +{ + HAL_StatusTypeDef status; + + status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength, + ((BurstLength) >> 8U) + 1U); + + + return status; +} + +/** + * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_AF1 + * @arg TIM_DMABASE_AF2 + * @arg TIM_DMABASE_TISEL + * + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @param DataLength Data length. This parameter can be one value + * between 1 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + assert_param(IS_TIM_DMA_BASE(BurstBaseAddress)); + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + assert_param(IS_TIM_DMA_LENGTH(BurstLength)); + assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength)); + + if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY) + { + if ((BurstBuffer == NULL) && (BurstLength > 0U)) + { + return HAL_ERROR; + } + else + { + htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC3: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC4: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_COM: + { + /* Set the DMA commutation callbacks */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + case TIM_DMA_TRIGGER: + { + /* Set the DMA trigger callbacks */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt; + htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, + DataLength) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + break; + } + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Configure the DMA Burst Mode */ + htim->Instance->DCR = (BurstBaseAddress | BurstLength); + + /* Enable the TIM DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc); + } + + /* Return function status */ + return status; +} + +/** + * @brief Stop the DMA burst reading + * @param htim TIM handle + * @param BurstRequestSrc TIM DMA Request sources to disable. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + + /* Abort the DMA transfer (at least disable the DMA stream) */ + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + break; + } + case TIM_DMA_CC1: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + case TIM_DMA_CC2: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + case TIM_DMA_CC3: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + case TIM_DMA_CC4: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + case TIM_DMA_COM: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]); + break; + } + case TIM_DMA_TRIGGER: + { + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]); + break; + } + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc); + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + } + + /* Return function status */ + return status; +} + +/** + * @brief Generate a software event + * @param htim TIM handle + * @param EventSource specifies the event source. + * This parameter can be one of the following values: + * @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source + * @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source + * @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source + * @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source + * @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source + * @arg TIM_EVENTSOURCE_COM: Timer COM event source + * @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source + * @arg TIM_EVENTSOURCE_BREAK: Timer Break event source + * @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source + * @note Basic timers can only generate an update event. + * @note TIM_EVENTSOURCE_COM is relevant only with advanced timer instances. + * @note TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant + * only for timer instances supporting break input(s). + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_EVENT_SOURCE(EventSource)); + + /* Process Locked */ + __HAL_LOCK(htim); + + /* Change the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Set the event sources */ + htim->Instance->EGR = EventSource; + + /* Change the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Configures the OCRef clear feature + * @param htim TIM handle + * @param sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that + * contains the OCREF clear feature and parameters for the TIM peripheral. + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 + * @arg TIM_CHANNEL_6: TIM Channel 6 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, + TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance)); + assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + switch (sClearInputConfig->ClearInputSource) + { + case TIM_CLEARINPUTSOURCE_NONE: + { + /* Clear the OCREF clear selection bit and the the ETR Bits */ + CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP)); + break; + } + + case TIM_CLEARINPUTSOURCE_ETR: + { + /* Check the parameters */ + assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity)); + assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler)); + assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter)); + + /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */ + if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + TIM_ETR_SetConfig(htim->Instance, + sClearInputConfig->ClearInputPrescaler, + sClearInputConfig->ClearInputPolarity, + sClearInputConfig->ClearInputFilter); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + switch (Channel) + { + case TIM_CHANNEL_1: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 1 */ + SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE); + } + else + { + /* Disable the OCREF clear feature for Channel 1 */ + CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE); + } + break; + } + case TIM_CHANNEL_2: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 2 */ + SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE); + } + else + { + /* Disable the OCREF clear feature for Channel 2 */ + CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE); + } + break; + } + case TIM_CHANNEL_3: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 3 */ + SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE); + } + else + { + /* Disable the OCREF clear feature for Channel 3 */ + CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE); + } + break; + } + case TIM_CHANNEL_4: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 4 */ + SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE); + } + else + { + /* Disable the OCREF clear feature for Channel 4 */ + CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE); + } + break; + } + case TIM_CHANNEL_5: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 5 */ + SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE); + } + else + { + /* Disable the OCREF clear feature for Channel 5 */ + CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE); + } + break; + } + case TIM_CHANNEL_6: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 6 */ + SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE); + } + else + { + /* Disable the OCREF clear feature for Channel 6 */ + CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE); + } + break; + } + default: + break; + } + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Configures the clock source to be used + * @param htim TIM handle + * @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that + * contains the clock source information for the TIM peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Check the parameters */ + assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource)); + + /* Reset the SMS, TS, ECE, ETPS and ETRF bits */ + tmpsmcr = htim->Instance->SMCR; + tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS); + tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); + htim->Instance->SMCR = tmpsmcr; + + switch (sClockSourceConfig->ClockSource) + { + case TIM_CLOCKSOURCE_INTERNAL: + { + assert_param(IS_TIM_INSTANCE(htim->Instance)); + break; + } + + case TIM_CLOCKSOURCE_ETRMODE1: + { + /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance)); + + /* Check ETR input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + /* Configure the ETR Clock source */ + TIM_ETR_SetConfig(htim->Instance, + sClockSourceConfig->ClockPrescaler, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + + /* Select the External clock mode1 and the ETRF trigger */ + tmpsmcr = htim->Instance->SMCR; + tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1); + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + break; + } + + case TIM_CLOCKSOURCE_ETRMODE2: + { + /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance)); + + /* Check ETR input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + /* Configure the ETR Clock source */ + TIM_ETR_SetConfig(htim->Instance, + sClockSourceConfig->ClockPrescaler, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + /* Enable the External clock mode2 */ + htim->Instance->SMCR |= TIM_SMCR_ECE; + break; + } + + case TIM_CLOCKSOURCE_TI1: + { + /* Check whether or not the timer instance supports external clock mode 1 */ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI1 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI1_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1); + break; + } + + case TIM_CLOCKSOURCE_TI2: + { + /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI2 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI2_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2); + break; + } + + case TIM_CLOCKSOURCE_TI1ED: + { + /* Check whether or not the timer instance supports external clock mode 1 */ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI1 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI1_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED); + break; + } + + case TIM_CLOCKSOURCE_ITR0: + case TIM_CLOCKSOURCE_ITR1: + case TIM_CLOCKSOURCE_ITR2: + case TIM_CLOCKSOURCE_ITR3: + case TIM_CLOCKSOURCE_ITR4: + case TIM_CLOCKSOURCE_ITR5: + case TIM_CLOCKSOURCE_ITR6: + case TIM_CLOCKSOURCE_ITR7: + case TIM_CLOCKSOURCE_ITR8: + { + /* Check whether or not the timer instance supports internal trigger input */ + assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance)); + + TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource); + break; + } + + default: + status = HAL_ERROR; + break; + } + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Selects the signal connected to the TI1 input: direct from CH1_input + * or a XOR combination between CH1_input, CH2_input & CH3_input + * @param htim TIM handle. + * @param TI1_Selection Indicate whether or not channel 1 is connected to the + * output of a XOR gate. + * This parameter can be one of the following values: + * @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input + * @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3 + * pins are connected to the TI1 input (XOR combination) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection) +{ + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_XOR_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TI1SELECTION(TI1_Selection)); + + /* Get the TIMx CR2 register value */ + tmpcr2 = htim->Instance->CR2; + + /* Reset the TI1 selection */ + tmpcr2 &= ~TIM_CR2_TI1S; + + /* Set the TI1 selection */ + tmpcr2 |= TI1_Selection; + + /* Write to TIMxCR2 */ + htim->Instance->CR2 = tmpcr2; + + return HAL_OK; +} + +/** + * @brief Configures the TIM in Slave mode + * @param htim TIM handle. + * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that + * contains the selected trigger (internal trigger input, filtered + * timer input or external trigger input) and the Slave mode + * (Disable, Reset, Gated, Trigger, External clock mode 1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + /* Check the parameters */ + assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode)); + assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger)); + + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + /* Disable Trigger Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER); + + /* Disable Trigger DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER); + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIM in Slave mode in interrupt mode + * @param htim TIM handle. + * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that + * contains the selected trigger (internal trigger input, filtered + * timer input or external trigger input) and the Slave mode + * (Disable, Reset, Gated, Trigger, External clock mode 1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + /* Check the parameters */ + assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode)); + assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger)); + + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + /* Enable Trigger Interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER); + + /* Disable Trigger DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER); + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Read the captured value from Capture Compare unit + * @param htim TIM handle. + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval Captured value + */ +uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpreg = 0U; + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Return the capture 1 value */ + tmpreg = htim->Instance->CCR1; + + break; + } + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Return the capture 2 value */ + tmpreg = htim->Instance->CCR2; + + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Return the capture 3 value */ + tmpreg = htim->Instance->CCR3; + + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Return the capture 4 value */ + tmpreg = htim->Instance->CCR4; + + break; + } + + default: + break; + } + + return tmpreg; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * +@verbatim + ============================================================================== + ##### TIM Callbacks functions ##### + ============================================================================== + [..] + This section provides TIM callback functions: + (+) TIM Period elapsed callback + (+) TIM Output Compare callback + (+) TIM Input capture callback + (+) TIM Trigger callback + (+) TIM Error callback + +@endverbatim + * @{ + */ + +/** + * @brief Period elapsed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PeriodElapsedCallback could be implemented in the user file + */ +} + +/** + * @brief Period elapsed half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Output Compare callback in non-blocking mode + * @param htim TIM OC handle + * @retval None + */ +__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file + */ +} + +/** + * @brief Input Capture callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureCallback could be implemented in the user file + */ +} + +/** + * @brief Input Capture half complete callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief PWM Pulse finished callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file + */ +} + +/** + * @brief PWM Pulse finished half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Trigger detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Trigger detection half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Timer error callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_ErrorCallback could be implemented in the user file + */ +} + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User TIM callback to be used instead of the weak predefined callback + * @param htim tim handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID + * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID + * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID + * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID + * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID + * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID + * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID + * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID + * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID + * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID + * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID + * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID + * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID + * @param pCallback pointer to the callback function + * @retval status + */ +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(htim); + + if (htim->State == HAL_TIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = pCallback; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_CB_ID : + htim->PeriodElapsedCallback = pCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID : + htim->PeriodElapsedHalfCpltCallback = pCallback; + break; + + case HAL_TIM_TRIGGER_CB_ID : + htim->TriggerCallback = pCallback; + break; + + case HAL_TIM_TRIGGER_HALF_CB_ID : + htim->TriggerHalfCpltCallback = pCallback; + break; + + case HAL_TIM_IC_CAPTURE_CB_ID : + htim->IC_CaptureCallback = pCallback; + break; + + case HAL_TIM_IC_CAPTURE_HALF_CB_ID : + htim->IC_CaptureHalfCpltCallback = pCallback; + break; + + case HAL_TIM_OC_DELAY_ELAPSED_CB_ID : + htim->OC_DelayElapsedCallback = pCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_CB_ID : + htim->PWM_PulseFinishedCallback = pCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID : + htim->PWM_PulseFinishedHalfCpltCallback = pCallback; + break; + + case HAL_TIM_ERROR_CB_ID : + htim->ErrorCallback = pCallback; + break; + + case HAL_TIM_COMMUTATION_CB_ID : + htim->CommutationCallback = pCallback; + break; + + case HAL_TIM_COMMUTATION_HALF_CB_ID : + htim->CommutationHalfCpltCallback = pCallback; + break; + + case HAL_TIM_BREAK_CB_ID : + htim->BreakCallback = pCallback; + break; + + case HAL_TIM_BREAK2_CB_ID : + htim->Break2Callback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (htim->State == HAL_TIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = pCallback; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Unregister a TIM callback + * TIM callback is redirected to the weak predefined callback + * @param htim tim handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID + * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID + * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID + * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID + * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID + * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID + * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID + * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID + * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID + * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID + * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID + * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID + * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(htim); + + if (htim->State == HAL_TIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + /* Legacy weak Base MspInit Callback */ + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + /* Legacy weak Base Msp DeInit Callback */ + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + /* Legacy weak IC Msp Init Callback */ + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + /* Legacy weak IC Msp DeInit Callback */ + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + /* Legacy weak OC Msp Init Callback */ + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + /* Legacy weak OC Msp DeInit Callback */ + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + /* Legacy weak PWM Msp Init Callback */ + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + /* Legacy weak PWM Msp DeInit Callback */ + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + /* Legacy weak One Pulse Msp Init Callback */ + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + /* Legacy weak One Pulse Msp DeInit Callback */ + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + /* Legacy weak Encoder Msp Init Callback */ + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + /* Legacy weak Encoder Msp DeInit Callback */ + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + /* Legacy weak Hall Sensor Msp Init Callback */ + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + /* Legacy weak Hall Sensor Msp DeInit Callback */ + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; + break; + + case HAL_TIM_PERIOD_ELAPSED_CB_ID : + /* Legacy weak Period Elapsed Callback */ + htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID : + /* Legacy weak Period Elapsed half complete Callback */ + htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback; + break; + + case HAL_TIM_TRIGGER_CB_ID : + /* Legacy weak Trigger Callback */ + htim->TriggerCallback = HAL_TIM_TriggerCallback; + break; + + case HAL_TIM_TRIGGER_HALF_CB_ID : + /* Legacy weak Trigger half complete Callback */ + htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback; + break; + + case HAL_TIM_IC_CAPTURE_CB_ID : + /* Legacy weak IC Capture Callback */ + htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback; + break; + + case HAL_TIM_IC_CAPTURE_HALF_CB_ID : + /* Legacy weak IC Capture half complete Callback */ + htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback; + break; + + case HAL_TIM_OC_DELAY_ELAPSED_CB_ID : + /* Legacy weak OC Delay Elapsed Callback */ + htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_CB_ID : + /* Legacy weak PWM Pulse Finished Callback */ + htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID : + /* Legacy weak PWM Pulse Finished half complete Callback */ + htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; + break; + + case HAL_TIM_ERROR_CB_ID : + /* Legacy weak Error Callback */ + htim->ErrorCallback = HAL_TIM_ErrorCallback; + break; + + case HAL_TIM_COMMUTATION_CB_ID : + /* Legacy weak Commutation Callback */ + htim->CommutationCallback = HAL_TIMEx_CommutCallback; + break; + + case HAL_TIM_COMMUTATION_HALF_CB_ID : + /* Legacy weak Commutation half complete Callback */ + htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback; + break; + + case HAL_TIM_BREAK_CB_ID : + /* Legacy weak Break Callback */ + htim->BreakCallback = HAL_TIMEx_BreakCallback; + break; + + case HAL_TIM_BREAK2_CB_ID : + /* Legacy weak Break2 Callback */ + htim->Break2Callback = HAL_TIMEx_Break2Callback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (htim->State == HAL_TIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + /* Legacy weak Base MspInit Callback */ + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + /* Legacy weak Base Msp DeInit Callback */ + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + /* Legacy weak IC Msp Init Callback */ + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + /* Legacy weak IC Msp DeInit Callback */ + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + /* Legacy weak OC Msp Init Callback */ + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + /* Legacy weak OC Msp DeInit Callback */ + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + /* Legacy weak PWM Msp Init Callback */ + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + /* Legacy weak PWM Msp DeInit Callback */ + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + /* Legacy weak One Pulse Msp Init Callback */ + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + /* Legacy weak One Pulse Msp DeInit Callback */ + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + /* Legacy weak Encoder Msp Init Callback */ + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + /* Legacy weak Encoder Msp DeInit Callback */ + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + /* Legacy weak Hall Sensor Msp Init Callback */ + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + /* Legacy weak Hall Sensor Msp DeInit Callback */ + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return status; +} +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief TIM Peripheral State functions + * +@verbatim + ============================================================================== + ##### Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TIM Base handle state. + * @param htim TIM Base handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM OC handle state. + * @param htim TIM Output Compare handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM PWM handle state. + * @param htim TIM handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Input Capture handle state. + * @param htim TIM IC handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM One Pulse Mode handle state. + * @param htim TIM OPM handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Encoder Mode handle state. + * @param htim TIM Encoder Interface handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Encoder Mode handle state. + * @param htim TIM handle + * @retval Active channel + */ +HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim) +{ + return htim->Channel; +} + +/** + * @brief Return actual state of the TIM channel. + * @param htim TIM handle + * @param Channel TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 + * @arg TIM_CHANNEL_6: TIM Channel 6 + * @retval TIM Channel state + */ +HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_TIM_ChannelStateTypeDef channel_state; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + channel_state = TIM_CHANNEL_STATE_GET(htim, Channel); + + return channel_state; +} + +/** + * @brief Return actual state of a DMA burst operation. + * @param htim TIM handle + * @retval DMA burst state + */ +HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + + return htim->DMABurstState; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ + +/** + * @brief TIM DMA error callback + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMAError(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + htim->State = HAL_TIM_STATE_READY; + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->ErrorCallback(htim); +#else + HAL_TIM_ErrorCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Delay Pulse complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Delay Pulse half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedHalfCpltCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Capture complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Capture half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureHalfCpltCallback(htim); +#else + HAL_TIM_IC_CaptureHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Period Elapse complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL) + { + htim->State = HAL_TIM_STATE_READY; + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Period Elapse half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedHalfCpltCallback(htim); +#else + HAL_TIM_PeriodElapsedHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Trigger callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL) + { + htim->State = HAL_TIM_STATE_READY; + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Trigger half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerHalfCpltCallback(htim); +#else + HAL_TIM_TriggerHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief Time Base configuration + * @param TIMx TIM peripheral + * @param Structure TIM Base configuration structure + * @retval None + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) +{ + uint32_t tmpcr1; + tmpcr1 = TIMx->CR1; + + /* Set TIM Time Base Unit parameters ---------------------------------------*/ + if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) + { + /* Select the Counter Mode */ + tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS); + tmpcr1 |= Structure->CounterMode; + } + + if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) + { + /* Set the clock division */ + tmpcr1 &= ~TIM_CR1_CKD; + tmpcr1 |= (uint32_t)Structure->ClockDivision; + } + + /* Set the auto-reload preload */ + MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload); + + TIMx->CR1 = tmpcr1; + + /* Set the Autoreload value */ + TIMx->ARR = (uint32_t)Structure->Period ; + + /* Set the Prescaler value */ + TIMx->PSC = Structure->Prescaler; + + if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) + { + /* Set the Repetition Counter value */ + TIMx->RCR = Structure->RepetitionCounter; + } + + /* Generate an update event to reload the Prescaler + and the repetition counter (only for advanced timer) value immediately */ + TIMx->EGR = TIM_EGR_UG; +} + +/** + * @brief Timer Output Compare 1 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= ~TIM_CCER_CC1E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~TIM_CCMR1_OC1M; + tmpccmrx &= ~TIM_CCMR1_CC1S; + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC1P; + /* Set the Output Compare Polarity */ + tmpccer |= OC_Config->OCPolarity; + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1)) + { + /* Check parameters */ + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC1NP; + /* Set the Output N Polarity */ + tmpccer |= OC_Config->OCNPolarity; + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC1NE; + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS1; + tmpcr2 &= ~TIM_CR2_OIS1N; + /* Set the Output Idle state */ + tmpcr2 |= OC_Config->OCIdleState; + /* Set the Output N Idle state */ + tmpcr2 |= OC_Config->OCNIdleState; + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR1 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 2 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR1_OC2M; + tmpccmrx &= ~TIM_CCMR1_CC2S; + + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC2P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 4U); + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2)) + { + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC2NP; + /* Set the Output N Polarity */ + tmpccer |= (OC_Config->OCNPolarity << 4U); + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC2NE; + + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS2; + tmpcr2 &= ~TIM_CR2_OIS2N; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 2U); + /* Set the Output N Idle state */ + tmpcr2 |= (OC_Config->OCNIdleState << 2U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR2 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 3 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 3: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC3E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR2_OC3M; + tmpccmrx &= ~TIM_CCMR2_CC3S; + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC3P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 8U); + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3)) + { + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC3NP; + /* Set the Output N Polarity */ + tmpccer |= (OC_Config->OCNPolarity << 8U); + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC3NE; + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS3; + tmpcr2 &= ~TIM_CR2_OIS3N; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 4U); + /* Set the Output N Idle state */ + tmpcr2 |= (OC_Config->OCNIdleState << 4U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR3 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 4 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= ~TIM_CCER_CC4E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR2_OC4M; + tmpccmrx &= ~TIM_CCMR2_CC4S; + + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC4P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 12U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS4; + + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 6U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR4 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 5 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, + TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the output: Reset the CCxE Bit */ + TIMx->CCER &= ~TIM_CCER_CC5E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR3; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~(TIM_CCMR3_OC5M); + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC5P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 16U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS5; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 8U); + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR3 */ + TIMx->CCMR3 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR5 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 6 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The output configuration structure + * @retval None + */ +static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, + TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the output: Reset the CCxE Bit */ + TIMx->CCER &= ~TIM_CCER_CC6E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR3; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~(TIM_CCMR3_OC6M); + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= (uint32_t)~TIM_CCER_CC6P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 20U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS6; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 10U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR3 */ + TIMx->CCMR3 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR6 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Slave Timer configuration function + * @param htim TIM handle + * @param sSlaveConfig Slave timer configuration + * @retval None + */ +static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* Reset the Trigger Selection Bits */ + tmpsmcr &= ~TIM_SMCR_TS; + /* Set the Input Trigger source */ + tmpsmcr |= sSlaveConfig->InputTrigger; + + /* Reset the slave mode Bits */ + tmpsmcr &= ~TIM_SMCR_SMS; + /* Set the slave mode */ + tmpsmcr |= sSlaveConfig->SlaveMode; + + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + + /* Configure the trigger prescaler, filter, and polarity */ + switch (sSlaveConfig->InputTrigger) + { + case TIM_TS_ETRF: + { + /* Check the parameters */ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + /* Configure the ETR Trigger source */ + TIM_ETR_SetConfig(htim->Instance, + sSlaveConfig->TriggerPrescaler, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_TI1F_ED: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) + { + return HAL_ERROR; + } + + /* Disable the Channel 1: Reset the CC1E Bit */ + tmpccer = htim->Instance->CCER; + htim->Instance->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = htim->Instance->CCMR1; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U); + + /* Write to TIMx CCMR1 and CCER registers */ + htim->Instance->CCMR1 = tmpccmr1; + htim->Instance->CCER = tmpccer; + break; + } + + case TIM_TS_TI1FP1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + /* Configure TI1 Filter and Polarity */ + TIM_TI1_ConfigInputStage(htim->Instance, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_TI2FP2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + /* Configure TI2 Filter and Polarity */ + TIM_TI2_ConfigInputStage(htim->Instance, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_ITR0: + case TIM_TS_ITR1: + case TIM_TS_ITR2: + case TIM_TS_ITR3: + case TIM_TS_ITR4: + case TIM_TS_ITR5: + case TIM_TS_ITR6: + case TIM_TS_ITR7: + case TIM_TS_ITR8: + case TIM_TS_ITR9: + case TIM_TS_ITR10: + case TIM_TS_ITR11: + case TIM_TS_ITR12: + case TIM_TS_ITR13: + { + /* Check the parameter */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + break; + } + + default: + status = HAL_ERROR; + break; + } + + return status; +} + +/** + * @brief Configure the TI1 as Input. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2. + * @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1 + * (on channel2 path) is used as the input signal. Therefore CCMR1 must be + * protected against un-initialized filter and polarity values. + */ +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Select the Input */ + if (IS_TIM_CC2_INSTANCE(TIMx) != RESET) + { + tmpccmr1 &= ~TIM_CCMR1_CC1S; + tmpccmr1 |= TIM_ICSelection; + } + else + { + tmpccmr1 |= TIM_CCMR1_CC1S_0; + } + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); + tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP)); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the Polarity and Filter for TI1. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 1: Reset the CC1E Bit */ + tmpccer = TIMx->CCER; + TIMx->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = TIMx->CCMR1; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= (TIM_ICFilter << 4U); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); + tmpccer |= TIM_ICPolarity; + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1. + * @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2 + * (on channel1 path) is used as the input signal. Therefore CCMR1 must be + * protected against un-initialized filter and polarity values. + */ +static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr1 &= ~TIM_CCMR1_CC2S; + tmpccmr1 |= (TIM_ICSelection << 8U); + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC2F; + tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F); + + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP)); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the Polarity and Filter for TI2. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC2F; + tmpccmr1 |= (TIM_ICFilter << 12U); + + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= (TIM_ICPolarity << 4U); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4. + * @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4 + * (on channel1 path) is used as the input signal. Therefore CCMR2 must be + * protected against un-initialized filter and polarity values. + */ +static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + + /* Disable the Channel 3: Reset the CC3E Bit */ + TIMx->CCER &= ~TIM_CCER_CC3E; + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr2 &= ~TIM_CCMR2_CC3S; + tmpccmr2 |= TIM_ICSelection; + + /* Set the filter */ + tmpccmr2 &= ~TIM_CCMR2_IC3F; + tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F); + + /* Select the Polarity and set the CC3E Bit */ + tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP); + tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP)); + + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI4 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3. + * @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3 + * (on channel1 path) is used as the input signal. Therefore CCMR2 must be + * protected against un-initialized filter and polarity values. + * @retval None + */ +static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= ~TIM_CCER_CC4E; + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr2 &= ~TIM_CCMR2_CC4S; + tmpccmr2 |= (TIM_ICSelection << 8U); + + /* Set the filter */ + tmpccmr2 &= ~TIM_CCMR2_IC4F; + tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F); + + /* Select the Polarity and set the CC4E Bit */ + tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP); + tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP)); + + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer ; +} + +/** + * @brief Selects the Input Trigger source + * @param TIMx to select the TIM peripheral + * @param InputTriggerSource The Input Trigger source. + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal Trigger 0 + * @arg TIM_TS_ITR1: Internal Trigger 1 + * @arg TIM_TS_ITR2: Internal Trigger 2 + * @arg TIM_TS_ITR3: Internal Trigger 3 + * @arg TIM_TS_ITR4: Internal Trigger 4 (*) + * @arg TIM_TS_ITR5: Internal Trigger 5 + * @arg TIM_TS_ITR6: Internal Trigger 6 + * @arg TIM_TS_ITR7: Internal Trigger 7 + * @arg TIM_TS_ITR8: Internal Trigger 8 (*) + * @arg TIM_TS_ITR9: Internal Trigger 9 (*) + * @arg TIM_TS_ITR10: Internal Trigger 10 (*) + * @arg TIM_TS_ITR11: Internal Trigger 11 (*) + * @arg TIM_TS_ITR12: Internal Trigger 12 (*) + * @arg TIM_TS_ITR13: Internal Trigger 13 (*) + * @arg TIM_TS_TI1F_ED: TI1 Edge Detector + * @arg TIM_TS_TI1FP1: Filtered Timer Input 1 + * @arg TIM_TS_TI2FP2: Filtered Timer Input 2 + * @arg TIM_TS_ETRF: External Trigger input + * + * (*) Value not defined in all devices. + * + * @retval None + */ +static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) +{ + uint32_t tmpsmcr; + + /* Get the TIMx SMCR register value */ + tmpsmcr = TIMx->SMCR; + /* Reset the TS Bits */ + tmpsmcr &= ~TIM_SMCR_TS; + /* Set the Input Trigger source and the slave mode*/ + tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1); + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} +/** + * @brief Configures the TIMx External Trigger (ETR). + * @param TIMx to select the TIM peripheral + * @param TIM_ExtTRGPrescaler The external Trigger Prescaler. + * This parameter can be one of the following values: + * @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF. + * @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2. + * @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4. + * @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8. + * @param TIM_ExtTRGPolarity The external Trigger Polarity. + * This parameter can be one of the following values: + * @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active. + * @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active. + * @param ExtTRGFilter External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) +{ + uint32_t tmpsmcr; + + tmpsmcr = TIMx->SMCR; + + /* Reset the ETR Bits */ + tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); + + /* Set the Prescaler, the Filter value and the Polarity */ + tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U))); + + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel x. + * @param TIMx to select the TIM peripheral + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param ChannelState specifies the TIM Channel CCxE bit new state. + * This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE. + * @retval None + */ +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(TIMx)); + assert_param(IS_TIM_CHANNELS(Channel)); + + tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */ + + /* Reset the CCxE Bit */ + TIMx->CCER &= ~tmp; + + /* Set or reset the CCxE Bit */ + TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */ +} + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief Reset interrupt callbacks to the legacy weak callbacks. + * @param htim pointer to a TIM_HandleTypeDef structure that contains + * the configuration information for TIM module. + * @retval None + */ +void TIM_ResetCallback(TIM_HandleTypeDef *htim) +{ + /* Reset the TIM callback to the legacy weak callbacks */ + htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback; + htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback; + htim->TriggerCallback = HAL_TIM_TriggerCallback; + htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback; + htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback; + htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback; + htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback; + htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback; + htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; + htim->ErrorCallback = HAL_TIM_ErrorCallback; + htim->CommutationCallback = HAL_TIMEx_CommutCallback; + htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback; + htim->BreakCallback = HAL_TIMEx_BreakCallback; + htim->Break2Callback = HAL_TIMEx_Break2Callback; +} +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +#endif /* HAL_TIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c new file mode 100644 index 0000000..a1aeeb4 --- /dev/null +++ b/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c @@ -0,0 +1,2944 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_tim_ex.c + * @author MCD Application Team + * @brief TIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Timer Extended peripheral: + * + Time Hall Sensor Interface Initialization + * + Time Hall Sensor Interface Start + * + Time Complementary signal break and dead time configuration + * + Time Master and Slave synchronization configuration + * + Time Output Compare/PWM Channel Configuration (for channels 5 and 6) + * + Timer remapping capabilities configuration + ****************************************************************************** + * @attention + * + * Copyright (c) 2017 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### TIMER Extended features ##### + ============================================================================== + [..] + The Timer Extended features include: + (#) Complementary outputs with programmable dead-time for : + (++) Output Compare + (++) PWM generation (Edge and Center-aligned Mode) + (++) One-pulse mode output + (#) Synchronization circuit to control the timer with external signals and to + interconnect several timers together. + (#) Break input to put the timer output signals in reset state or in a known state. + (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for + positioning purposes + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Initialize the TIM low level resources by implementing the following functions + depending on the selected feature: + (++) Hall Sensor output : HAL_TIMEx_HallSensor_MspInit() + + (#) Initialize the TIM low level resources : + (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE(); + (##) TIM pins configuration + (+++) Enable the clock for the TIM GPIOs using the following function: + __HAL_RCC_GPIOx_CLK_ENABLE(); + (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init(); + + (#) The external Clock can be configured, if needed (the default clock is the + internal clock from the APBx), using the following function: + HAL_TIM_ConfigClockSource, the clock configuration should be done before + any start function. + + (#) Configure the TIM in the desired functioning mode using one of the + initialization function of this driver: + (++) HAL_TIMEx_HallSensor_Init() and HAL_TIMEx_ConfigCommutEvent(): to use the + Timer Hall Sensor Interface and the commutation event with the corresponding + Interrupt and DMA request if needed (Note that One Timer is used to interface + with the Hall sensor Interface and another Timer should be used to use + the commutation event). + + (#) Activate the TIM peripheral using one of the start functions: + (++) Complementary Output Compare : HAL_TIMEx_OCN_Start(), HAL_TIMEx_OCN_Start_DMA(), + HAL_TIMEx_OCN_Start_IT() + (++) Complementary PWM generation : HAL_TIMEx_PWMN_Start(), HAL_TIMEx_PWMN_Start_DMA(), + HAL_TIMEx_PWMN_Start_IT() + (++) Complementary One-pulse mode output : HAL_TIMEx_OnePulseN_Start(), HAL_TIMEx_OnePulseN_Start_IT() + (++) Hall Sensor output : HAL_TIMEx_HallSensor_Start(), HAL_TIMEx_HallSensor_Start_DMA(), + HAL_TIMEx_HallSensor_Start_IT(). + + @endverbatim + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/** @addtogroup STM32H7xx_HAL_Driver + * @{ + */ + +/** @defgroup TIMEx TIMEx + * @brief TIM Extended HAL module driver + * @{ + */ + +#ifdef HAL_TIM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#if defined(TIM_BDTR_BKBID) +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Constants TIM Extended Private Constants + * @{ + */ +/* Timeout for break input rearm */ +#define TIM_BREAKINPUT_REARM_TIMEOUT 5UL /* 5 milliseconds */ +/** + * @} + */ +/* End of private constants --------------------------------------------------*/ + +#endif /* TIM_BDTR_BKBID */ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma); +static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState); + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @defgroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * +@verbatim + ============================================================================== + ##### Timer Hall Sensor functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure TIM HAL Sensor. + (+) De-initialize TIM HAL Sensor. + (+) Start the Hall Sensor Interface. + (+) Stop the Hall Sensor Interface. + (+) Start the Hall Sensor Interface and enable interrupts. + (+) Stop the Hall Sensor Interface and disable interrupts. + (+) Start the Hall Sensor Interface and enable DMA transfers. + (+) Stop the Hall Sensor Interface and disable DMA transfers. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Hall Sensor Interface and initialize the associated handle. + * @note When the timer instance is initialized in Hall Sensor Interface mode, + * timer channels 1 and channel 2 are reserved and cannot be used for + * other purpose. + * @param htim TIM Hall Sensor Interface handle + * @param sConfig TIM Hall Sensor configuration structure + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig) +{ + TIM_OC_InitTypeDef OC_Config; + + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy week callbacks */ + TIM_ResetCallback(htim); + + if (htim->HallSensor_MspInitCallback == NULL) + { + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->HallSensor_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIMEx_HallSensor_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Configure the Time base in the Encoder Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the Hall sensor */ + TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + /* Set the IC1PSC value */ + htim->Instance->CCMR1 |= sConfig->IC1Prescaler; + + /* Enable the Hall sensor interface (XOR function of the three inputs) */ + htim->Instance->CR2 |= TIM_CR2_TI1S; + + /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI1F_ED; + + /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_RESET; + + /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/ + OC_Config.OCFastMode = TIM_OCFAST_DISABLE; + OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET; + OC_Config.OCMode = TIM_OCMODE_PWM2; + OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET; + OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH; + OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH; + OC_Config.Pulse = sConfig->Commutation_Delay; + + TIM_OC2_SetConfig(htim->Instance, &OC_Config); + + /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2 + register to 101 */ + htim->Instance->CR2 &= ~TIM_CR2_MMS; + htim->Instance->CR2 |= TIM_TRGO_OC2REF; + + /* Initialize the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_READY; + + /* Initialize the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM Hall Sensor interface + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->HallSensor_MspDeInitCallback == NULL) + { + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; + } + /* DeInit the low level hardware */ + htim->HallSensor_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIMEx_HallSensor_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change the DMA burst operation state */ + htim->DMABurstState = HAL_DMA_BURST_STATE_RESET; + + /* Change the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET); + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Hall Sensor MSP. + * @param htim TIM Hall Sensor Interface handle + * @retval None + */ +__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Hall Sensor MSP. + * @param htim TIM Hall Sensor Interface handle + * @retval None + */ +__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Hall Sensor Interface. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, + TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall sensor Interface. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1, 2 and 3 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, + TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Hall Sensor Interface in interrupt mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the capture compare Interrupts 1 event */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, + TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall Sensor Interface in interrupt mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, + TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts event */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Hall Sensor Interface in DMA mode. + * @param htim TIM Hall Sensor Interface handle + * @param pData The destination Buffer address. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Set the TIM channel state */ + if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY) + || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)) + { + return HAL_BUSY; + } + else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY) + && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, + TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Set the DMA Input Capture 1 Callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA stream for Capture 1*/ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the capture compare 1 Interrupt */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall Sensor Interface in DMA mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, + TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + + /* Disable the capture compare Interrupts 1 event */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channel state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * +@verbatim + ============================================================================== + ##### Timer Complementary Output Compare functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary Output Compare/PWM. + (+) Stop the Complementary Output Compare/PWM. + (+) Start the Complementary Output Compare/PWM and enable interrupts. + (+) Stop the Complementary Output Compare/PWM and disable interrupts. + (+) Start the Complementary Output Compare/PWM and enable DMA transfers. + (+) Stop the Complementary Output Compare/PWM and disable DMA transfers. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the TIM Output Compare signal generation on the complementary + * output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation on the complementary + * output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in interrupt mode + * on the complementary output. + * @param htim TIM OC handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the TIM Break interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK); + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM Output Compare signal generation in interrupt mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the TIM Break interrupt (only if no more channel is active) */ + tmpccer = htim->Instance->CCER; + if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET) + { + __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK); + } + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @brief Starts the TIM Output Compare signal generation in DMA mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM Output Compare signal generation in DMA mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * +@verbatim + ============================================================================== + ##### Timer Complementary PWM functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary PWM. + (+) Stop the Complementary PWM. + (+) Start the Complementary PWM and enable interrupts. + (+) Stop the Complementary PWM and disable interrupts. + (+) Start the Complementary PWM and enable DMA transfers. + (+) Stop the Complementary PWM and disable DMA transfers. + (+) Start the Complementary Input Capture measurement. + (+) Stop the Complementary Input Capture. + (+) Start the Complementary Input Capture and enable interrupts. + (+) Stop the Complementary Input Capture and disable interrupts. + (+) Start the Complementary Input Capture and enable DMA transfers. + (+) Stop the Complementary Input Capture and disable DMA transfers. + (+) Start the Complementary One Pulse generation. + (+) Stop the Complementary One Pulse. + (+) Start the Complementary One Pulse and enable interrupts. + (+) Stop the Complementary One Pulse and disable interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the PWM signal generation on the complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation on the complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the PWM signal generation in interrupt mode on the + * complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Check the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY) + { + return HAL_ERROR; + } + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the TIM Break interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK); + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the PWM signal generation in interrupt mode on the + * complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the TIM Break interrupt (only if no more channel is active) */ + tmpccer = htim->Instance->CCER; + if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET) + { + __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK); + } + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @brief Starts the TIM PWM signal generation in DMA mode on the + * complementary output + * @param htim TIM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Set the TIM complementary channel state */ + if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY) + { + return HAL_BUSY; + } + else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY); + } + } + else + { + return HAL_ERROR; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ; + + /* Enable the DMA stream */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, + Length) != HAL_OK) + { + /* Return error status */ + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + } + else + { + __HAL_TIM_ENABLE(htim); + } + } + + /* Return function status */ + return status; +} + +/** + * @brief Stops the TIM PWM signal generation in DMA mode on the complementary + * output + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + default: + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM complementary channel state */ + TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY); + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * +@verbatim + ============================================================================== + ##### Timer Complementary One Pulse functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary One Pulse generation. + (+) Stop the Complementary One Pulse. + (+) Start the Complementary One Pulse and enable interrupts. + (+) Stop the Complementary One Pulse and disable interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the TIM One Pulse signal generation on the complementary + * output. + * @note OutputChannel must match the pulse output channel chosen when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel pulse output channel to enable + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation on the complementary + * output. + * @note OutputChannel must match the pulse output channel chosen when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel pulse output channel to disable + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Disable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM One Pulse signal generation in interrupt mode on the + * complementary channel. + * @note OutputChannel must match the pulse output channel chosen when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel pulse output channel to enable + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2); + HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1); + HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2); + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Check the TIM channels state */ + if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY) + || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) + { + return HAL_ERROR; + } + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY); + + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + + /* Enable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation in interrupt mode on the + * complementary channel. + * @note OutputChannel must match the pulse output channel chosen when calling + * @ref HAL_TIM_OnePulse_ConfigChannel(). + * @param htim TIM One Pulse handle + * @param OutputChannel pulse output channel to disable + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + + /* Disable the complementary One Pulse output channel and the Input Capture channel */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE); + TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Set the TIM channels state */ + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Configure the commutation event in case of use of the Hall sensor interface. + (+) Configure Output channels for OC and PWM mode. + + (+) Configure Complementary channels, break features and dead time. + (+) Configure Master synchronization. + (+) Configure timer remapping capabilities. + (+) Select timer input source. + (+) Enable or disable channel grouping. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the TIM commutation event sequence. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_ITR12: Internal trigger 12 selected (*) + * @arg TIM_TS_ITR13: Internal trigger 13 selected (*) + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3) || + (InputTrigger == TIM_TS_ITR12) || (InputTrigger == TIM_TS_ITR13)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Disable Commutation Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM); + + /* Disable Commutation DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configure the TIM commutation event sequence with interrupt. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_ITR2: Internal trigger 12 selected (*) + * @arg TIM_TS_ITR3: Internal trigger 13 selected (*) + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3) || + (InputTrigger == TIM_TS_ITR12) || (InputTrigger == TIM_TS_ITR13)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Disable Commutation DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM); + + /* Enable the Commutation Interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configure the TIM commutation event sequence with DMA. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @note The user should configure the DMA in his own software, in This function only the COMDE bit is set + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_ITR2: Internal trigger 12 selected (*) + * @arg TIM_TS_ITR3: Internal trigger 13 selected (*) + * @arg TIM_TS_NONE: No trigger is needed + * + * (*) Value not defined in all devices. + * + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3) || + (InputTrigger == TIM_TS_ITR12) || (InputTrigger == TIM_TS_ITR13)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Enable the Commutation DMA Request */ + /* Set the DMA Commutation Callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError; + + /* Disable Commutation Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM); + + /* Enable the Commutation DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIM in master mode. + * @param htim TIM handle. + * @param sMasterConfig pointer to a TIM_MasterConfigTypeDef structure that + * contains the selected trigger output (TRGO) and the Master/Slave + * mode. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + TIM_MasterConfigTypeDef *sMasterConfig) +{ + uint32_t tmpcr2; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger)); + assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode)); + + /* Check input state */ + __HAL_LOCK(htim); + + /* Change the handler state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Get the TIMx CR2 register value */ + tmpcr2 = htim->Instance->CR2; + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */ + if (IS_TIM_TRGO2_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2)); + + /* Clear the MMS2 bits */ + tmpcr2 &= ~TIM_CR2_MMS2; + /* Select the TRGO2 source*/ + tmpcr2 |= sMasterConfig->MasterOutputTrigger2; + } + + /* Reset the MMS Bits */ + tmpcr2 &= ~TIM_CR2_MMS; + /* Select the TRGO source */ + tmpcr2 |= sMasterConfig->MasterOutputTrigger; + + /* Update TIMx CR2 */ + htim->Instance->CR2 = tmpcr2; + + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + /* Reset the MSM Bit */ + tmpsmcr &= ~TIM_SMCR_MSM; + /* Set master mode */ + tmpsmcr |= sMasterConfig->MasterSlaveMode; + + /* Update TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + } + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the Break feature, dead time, Lock level, OSSI/OSSR State + * and the AOE(automatic output enable). + * @param htim TIM handle + * @param sBreakDeadTimeConfig pointer to a TIM_ConfigBreakDeadConfigTypeDef structure that + * contains the BDTR Register configuration information for the TIM peripheral. + * @note Interrupts can be generated when an active level is detected on the + * break input, the break 2 input or the system break input. Break + * interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig) +{ + /* Keep this variable initialized to 0 as it is used to configure BDTR register */ + uint32_t tmpbdtr = 0U; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance)); + assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode)); + assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode)); + assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel)); + assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime)); + assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState)); + assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity)); + assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter)); + assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput)); + + /* Check input state */ + __HAL_LOCK(htim); + + /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State, + the OSSI State, the dead time value and the Automatic Output Enable Bit */ + + /* Set the BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime); + MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity); + MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos)); + +#if defined(TIM_BDTR_BKBID) + if (IS_TIM_ADVANCED_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode)); + + /* Set BREAK AF mode */ + MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode); + } + +#endif /* TIM_BDTR_BKBID */ + if (IS_TIM_BKIN2_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State)); + assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity)); + assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter)); + + /* Set the BREAK2 input related BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos)); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity); +#if defined(TIM_BDTR_BKBID) + + if (IS_TIM_ADVANCED_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode)); + + /* Set BREAK2 AF mode */ + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode); + } +#endif /* TIM_BDTR_BKBID */ + } + + /* Set TIMx_BDTR */ + htim->Instance->BDTR = tmpbdtr; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} +#if defined(TIM_BREAK_INPUT_SUPPORT) + +/** + * @brief Configures the break input source. + * @param htim TIM handle. + * @param BreakInput Break input to configure + * This parameter can be one of the following values: + * @arg TIM_BREAKINPUT_BRK: Timer break input + * @arg TIM_BREAKINPUT_BRK2: Timer break 2 input + * @param sBreakInputConfig Break input source configuration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, + uint32_t BreakInput, + TIMEx_BreakInputConfigTypeDef *sBreakInputConfig) + +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmporx; + uint32_t bkin_enable_mask; + uint32_t bkin_polarity_mask; + uint32_t bkin_enable_bitpos; + uint32_t bkin_polarity_bitpos; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance)); + assert_param(IS_TIM_BREAKINPUT(BreakInput)); + assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source)); + assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable)); + if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1) + { + assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity)); + } + + /* Check input state */ + __HAL_LOCK(htim); + + switch (sBreakInputConfig->Source) + { + case TIM_BREAKINPUTSOURCE_BKIN: + { + bkin_enable_mask = TIM1_AF1_BKINE; + bkin_enable_bitpos = TIM1_AF1_BKINE_Pos; + bkin_polarity_mask = TIM1_AF1_BKINP; + bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos; + break; + } + case TIM_BREAKINPUTSOURCE_COMP1: + { + bkin_enable_mask = TIM1_AF1_BKCMP1E; + bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos; + bkin_polarity_mask = TIM1_AF1_BKCMP1P; + bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos; + break; + } + case TIM_BREAKINPUTSOURCE_COMP2: + { + bkin_enable_mask = TIM1_AF1_BKCMP2E; + bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos; + bkin_polarity_mask = TIM1_AF1_BKCMP2P; + bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos; + break; + } + case TIM_BREAKINPUTSOURCE_DFSDM1: + { + bkin_enable_mask = TIM1_AF1_BKDF1BK0E; + bkin_enable_bitpos = TIM1_AF1_BKDF1BK0E_Pos; + bkin_polarity_mask = 0U; + bkin_polarity_bitpos = 0U; + break; + } + + default: + { + bkin_enable_mask = 0U; + bkin_polarity_mask = 0U; + bkin_enable_bitpos = 0U; + bkin_polarity_bitpos = 0U; + break; + } + } + + switch (BreakInput) + { + case TIM_BREAKINPUT_BRK: + { + /* Get the TIMx_AF1 register value */ + tmporx = htim->Instance->AF1; + + /* Enable the break input */ + tmporx &= ~bkin_enable_mask; + tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask; + + /* Set the break input polarity */ + if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1) + { + tmporx &= ~bkin_polarity_mask; + tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask; + } + + /* Set TIMx_AF1 */ + htim->Instance->AF1 = tmporx; + break; + } + case TIM_BREAKINPUT_BRK2: + { + /* Get the TIMx_AF2 register value */ + tmporx = htim->Instance->AF2; + + /* Enable the break input */ + tmporx &= ~bkin_enable_mask; + tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask; + + /* Set the break input polarity */ + if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1) + { + tmporx &= ~bkin_polarity_mask; + tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask; + } + + /* Set TIMx_AF2 */ + htim->Instance->AF2 = tmporx; + break; + } + default: + status = HAL_ERROR; + break; + } + + __HAL_UNLOCK(htim); + + return status; +} +#endif /*TIM_BREAK_INPUT_SUPPORT */ + +/** + * @brief Configures the TIMx Remapping input capabilities. + * @param htim TIM handle. + * @param Remap specifies the TIM remapping source. + * For TIM1, the parameter is one of the following values: + * @arg TIM_TIM1_ETR_GPIO: TIM1_ETR is connected to GPIO + * @arg TIM_TIM1_ETR_COMP1: TIM1_ETR is connected to COMP1 output + * @arg TIM_TIM1_ETR_COMP2: TIM1_ETR is connected to COMP2 output + * @arg TIM_TIM1_ETR_ADC1_AWD1: TIM1_ETR is connected to ADC1 AWD1 + * @arg TIM_TIM1_ETR_ADC1_AWD2: TIM1_ETR is connected to ADC1 AWD2 + * @arg TIM_TIM1_ETR_ADC1_AWD3: TIM1_ETR is connected to ADC1 AWD3 + * @arg TIM_TIM1_ETR_ADC3_AWD1: TIM1_ETR is connected to ADC3 AWD1 + * @arg TIM_TIM1_ETR_ADC3_AWD2: TIM1_ETR is connected to ADC3 AWD2 + * @arg TIM_TIM1_ETR_ADC3_AWD3: TIM1_ETR is connected to ADC3 AWD3 + * + * For TIM2, the parameter is one of the following values: + * @arg TIM_TIM2_ETR_GPIO: TIM2_ETR is connected to GPIO + * @arg TIM_TIM2_ETR_COMP1: TIM2_ETR is connected to COMP1 output + * @arg TIM_TIM2_ETR_COMP2: TIM2_ETR is connected to COMP2 output + * @arg TIM_TIM2_ETR_LSE: TIM2_ETR is connected to LSE + * @arg TIM_TIM2_ETR_SAI1_FSA: TIM2_ETR is connected to SAI1 FS_A + * @arg TIM_TIM2_ETR_SAI1_FSB: TIM2_ETR is connected to SAI1 FS_B + * + * For TIM3, the parameter is one of the following values: + * @arg TIM_TIM3_ETR_GPIO: TIM3_ETR is connected to GPIO + * @arg TIM_TIM3_ETR_COMP1: TIM3_ETR is connected to COMP1 output + * + * For TIM5, the parameter is one of the following values: + * @arg TIM_TIM5_ETR_GPIO: TIM5_ETR is connected to GPIO + * @arg TIM_TIM5_ETR_SAI2_FSA: TIM5_ETR is connected to SAI2 FS_A (*) + * @arg TIM_TIM5_ETR_SAI2_FSB: TIM5_ETR is connected to SAI2 FS_B (*) + * @arg TIM_TIM5_ETR_SAI4_FSA: TIM5_ETR is connected to SAI2 FS_A (*) + * @arg TIM_TIM5_ETR_SAI4_FSB: TIM5_ETR is connected to SAI2 FS_B (*) + * + * For TIM8, the parameter is one of the following values: + * @arg TIM_TIM8_ETR_GPIO: TIM8_ETR is connected to GPIO + * @arg TIM_TIM8_ETR_COMP1: TIM8_ETR is connected to COMP1 output + * @arg TIM_TIM8_ETR_COMP2: TIM8_ETR is connected to COMP2 output + * @arg TIM_TIM8_ETR_ADC2_AWD1: TIM8_ETR is connected to ADC2 AWD1 + * @arg TIM_TIM8_ETR_ADC2_AWD2: TIM8_ETR is connected to ADC2 AWD2 + * @arg TIM_TIM8_ETR_ADC2_AWD3: TIM8_ETR is connected to ADC2 AWD3 + * @arg TIM_TIM8_ETR_ADC3_AWD1: TIM8_ETR is connected to ADC3 AWD1 + * @arg TIM_TIM8_ETR_ADC3_AWD2: TIM8_ETR is connected to ADC3 AWD2 + * @arg TIM_TIM8_ETR_ADC3_AWD3: TIM8_ETR is connected to ADC3 AWD3 + * + * For TIM23, the parameter is one of the following values: (*) + * @arg TIM_TIM23_ETR_GPIO TIM23_ETR is connected to GPIO + * @arg TIM_TIM23_ETR_COMP1 TIM23_ETR is connected to COMP1 output + * @arg TIM_TIM23_ETR_COMP2 TIM23_ETR is connected to COMP2 output + * + * For TIM24, the parameter is one of the following values: (*) + * @arg TIM_TIM24_ETR_GPIO TIM24_ETR is connected to GPIO + * @arg TIM_TIM24_ETR_SAI4_FSA TIM24_ETR is connected to SAI4 FS_A + * @arg TIM_TIM24_ETR_SAI4_FSB TIM24_ETR is connected to SAI4 FS_B + * @arg TIM_TIM24_ETR_SAI1_FSA TIM24_ETR is connected to SAI1 FS_A + * @arg TIM_TIM24_ETR_SAI1_FSB TIM24_ETR is connected to SAI1 FS_B + * + * (*) Value not defined in all devices. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap) +{ + /* Check parameters */ + assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance)); + assert_param(IS_TIM_REMAP(Remap)); + + __HAL_LOCK(htim); + + MODIFY_REG(htim->Instance->AF1, TIM1_AF1_ETRSEL_Msk, Remap); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Select the timer input source + * @param htim TIM handle. + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TI1 input channel + * @arg TIM_CHANNEL_2: TI2 input channel + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @param TISelection parameter of the TIM_TISelectionStruct structure is detailed as follows: + * For TIM1, the parameter is one of the following values: + * @arg TIM_TIM1_TI1_GPIO: TIM1 TI1 is connected to GPIO + * @arg TIM_TIM1_TI1_COMP1: TIM1 TI1 is connected to COMP1 output + * + * For TIM2, the parameter is one of the following values: + * @arg TIM_TIM2_TI4_GPIO: TIM2 TI4 is connected to GPIO + * @arg TIM_TIM2_TI4_COMP1: TIM2 TI4 is connected to COMP1 output + * @arg TIM_TIM2_TI4_COMP2: TIM2 TI4 is connected to COMP2 output + * @arg TIM_TIM2_TI4_COMP1_COMP2: TIM2 TI4 is connected to logical OR between COMP1 and COMP2 output + * + * For TIM3, the parameter is one of the following values: + * @arg TIM_TIM3_TI1_GPIO: TIM3 TI1 is connected to GPIO + * @arg TIM_TIM3_TI1_COMP1: TIM3 TI1 is connected to COMP1 output + * @arg TIM_TIM3_TI1_COMP2: TIM3 TI1 is connected to COMP2 output + * @arg TIM_TIM3_TI1_COMP1_COMP2: TIM3 TI1 is connected to logical OR between COMP1 and COMP2 output + * + * For TIM5, the parameter is one of the following values: + * @arg TIM_TIM5_TI1_GPIO: TIM5 TI1 is connected to GPIO + * @arg TIM_TIM5_TI1_CAN_TMP: TIM5 TI1 is connected to CAN TMP + * @arg TIM_TIM5_TI1_CAN_RTP: TIM5 TI1 is connected to CAN RTP + * + * For TIM8, the parameter is one of the following values: + * @arg TIM_TIM8_TI1_GPIO: TIM8 TI1 is connected to GPIO + * @arg TIM_TIM8_TI1_COMP2: TIM8 TI1 is connected to COMP2 output + * + * For TIM12, the parameter can have the following values: (*) + * @arg TIM_TIM12_TI1_GPIO: TIM12 TI1 is connected to GPIO + * @arg TIM_TIM12_TI1_SPDIF_FS: TIM12 TI1 is connected to SPDIF FS + * + * For TIM15, the parameter is one of the following values: + * @arg TIM_TIM15_TI1_GPIO: TIM15 TI1 is connected to GPIO + * @arg TIM_TIM15_TI1_TIM2: TIM15 TI1 is connected to TIM2 CH1 + * @arg TIM_TIM15_TI1_TIM3: TIM15 TI1 is connected to TIM3 CH1 + * @arg TIM_TIM15_TI1_TIM4: TIM15 TI1 is connected to TIM4 CH1 + * @arg TIM_TIM15_TI1_LSE: TIM15 TI1 is connected to LSE + * @arg TIM_TIM15_TI1_CSI: TIM15 TI1 is connected to CSI + * @arg TIM_TIM15_TI1_MCO2: TIM15 TI1 is connected to MCO2 + * @arg TIM_TIM15_TI2_GPIO: TIM15 TI2 is connected to GPIO + * @arg TIM_TIM15_TI2_TIM2: TIM15 TI2 is connected to TIM2 CH2 + * @arg TIM_TIM15_TI2_TIM3: TIM15 TI2 is connected to TIM3 CH2 + * @arg TIM_TIM15_TI2_TIM4: TIM15 TI2 is connected to TIM4 CH2 + * + * For TIM16, the parameter can have the following values: + * @arg TIM_TIM16_TI1_GPIO: TIM16 TI1 is connected to GPIO + * @arg TIM_TIM16_TI1_LSI: TIM16 TI1 is connected to LSI + * @arg TIM_TIM16_TI1_LSE: TIM16 TI1 is connected to LSE + * @arg TIM_TIM16_TI1_RTC: TIM16 TI1 is connected to RTC wakeup interrupt + * + * For TIM17, the parameter can have the following values: + * @arg TIM_TIM17_TI1_GPIO: TIM17 TI1 is connected to GPIO + * @arg TIM_TIM17_TI1_SPDIF_FS: TIM17 TI1 is connected to SPDIF FS (*) + * @arg TIM_TIM17_TI1_HSE_1MHZ: TIM17 TI1 is connected to HSE 1MHz + * @arg TIM_TIM17_TI1_MCO1: TIM17 TI1 is connected to MCO1 + * + * For TIM23, the parameter can have the following values: (*) + * @arg TIM_TIM23_TI4_GPIO TIM23_TI4 is connected to GPIO + * @arg TIM_TIM23_TI4_COMP1 TIM23_TI4 is connected to COMP1 output + * @arg TIM_TIM23_TI4_COMP2 TIM23_TI4 is connected to COMP2 output + * @arg TIM_TIM23_TI4_COMP1_COMP2 TIM23_TI4 is connected to COMP2 output + * + * For TIM24, the parameter can have the following values: (*) + * @arg TIM_TIM24_TI1_GPIO TIM24_TI1 is connected to GPIO + * @arg TIM_TIM24_TI1_CAN_TMP TIM24_TI1 is connected to CAN_TMP + * @arg TIM_TIM24_TI1_CAN_RTP TIM24_TI1 is connected to CAN_RTP + * @arg TIM_TIM24_TI1_CAN_SOC TIM24_TI1 is connected to CAN_SOC + * + * (*) Value not defined in all devices. \n + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check parameters */ + assert_param(IS_TIM_TISEL_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TISEL(TISelection)); + + __HAL_LOCK(htim); + + switch (Channel) + { + case TIM_CHANNEL_1: + MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection); + break; + case TIM_CHANNEL_2: + MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection); + break; + case TIM_CHANNEL_3: + MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection); + break; + case TIM_CHANNEL_4: + MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI4SEL, TISelection); + break; + default: + status = HAL_ERROR; + break; + } + + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Group channel 5 and channel 1, 2 or 3 + * @param htim TIM handle. + * @param Channels specifies the reference signal(s) the OC5REF is combined with. + * This parameter can be any combination of the following values: + * TIM_GROUPCH5_NONE: No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC + * TIM_GROUPCH5_OC1REFC: OC1REFC is the logical AND of OC1REFC and OC5REF + * TIM_GROUPCH5_OC2REFC: OC2REFC is the logical AND of OC2REFC and OC5REF + * TIM_GROUPCH5_OC3REFC: OC3REFC is the logical AND of OC3REFC and OC5REF + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels) +{ + /* Check parameters */ + assert_param(IS_TIM_COMBINED3PHASEPWM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_GROUPCH5(Channels)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Clear GC5Cx bit fields */ + htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1); + + /* Set GC5Cx bit fields */ + htim->Instance->CCR5 |= Channels; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} +#if defined(TIM_BDTR_BKBID) + +/** + * @brief Disarm the designated break input (when it operates in bidirectional mode). + * @param htim TIM handle. + * @param BreakInput Break input to disarm + * This parameter can be one of the following values: + * @arg TIM_BREAKINPUT_BRK: Timer break input + * @arg TIM_BREAKINPUT_BRK2: Timer break 2 input + * @note The break input can be disarmed only when it is configured in + * bidirectional mode and when when MOE is reset. + * @note Purpose is to be able to have the input voltage back to high-state, + * whatever the time constant on the output . + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tmpbdtr; + + /* Check the parameters */ + assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance)); + assert_param(IS_TIM_BREAKINPUT(BreakInput)); + + switch (BreakInput) + { + case TIM_BREAKINPUT_BRK: + { + /* Check initial conditions */ + tmpbdtr = READ_REG(htim->Instance->BDTR); + if ((READ_BIT(tmpbdtr, TIM_BDTR_BKBID) == TIM_BDTR_BKBID) && + (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U)) + { + /* Break input BRK is disarmed */ + SET_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM); + } + break; + } + + case TIM_BREAKINPUT_BRK2: + { + /* Check initial conditions */ + tmpbdtr = READ_REG(htim->Instance->BDTR); + if ((READ_BIT(tmpbdtr, TIM_BDTR_BK2BID) == TIM_BDTR_BK2BID) && + (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U)) + { + /* Break input BRK is disarmed */ + SET_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM); + } + break; + } + default: + status = HAL_ERROR; + break; + } + + return status; +} + +/** + * @brief Arm the designated break input (when it operates in bidirectional mode). + * @param htim TIM handle. + * @param BreakInput Break input to arm + * This parameter can be one of the following values: + * @arg TIM_BREAKINPUT_BRK: Timer break input + * @arg TIM_BREAKINPUT_BRK2: Timer break 2 input + * @note Arming is possible at anytime, even if fault is present. + * @note Break input is automatically armed as soon as MOE bit is set. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance)); + assert_param(IS_TIM_BREAKINPUT(BreakInput)); + + switch (BreakInput) + { + case TIM_BREAKINPUT_BRK: + { + /* Check initial conditions */ + if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKBID) == TIM_BDTR_BKBID) + { + /* Break input BRK is re-armed automatically by hardware. Poll to check whether fault condition disappeared */ + /* Init tickstart for timeout management */ + tickstart = HAL_GetTick(); + while (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM) != 0UL) + { + if ((HAL_GetTick() - tickstart) > TIM_BREAKINPUT_REARM_TIMEOUT) + { + /* New check to avoid false timeout detection in case of preemption */ + if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM) != 0UL) + { + return HAL_TIMEOUT; + } + } + } + } + break; + } + + case TIM_BREAKINPUT_BRK2: + { + /* Check initial conditions */ + if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2BID) == TIM_BDTR_BK2BID) + { + /* Break input BRK2 is re-armed automatically by hardware. Poll to check whether fault condition disappeared */ + /* Init tickstart for timeout management */ + tickstart = HAL_GetTick(); + while (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM) != 0UL) + { + if ((HAL_GetTick() - tickstart) > TIM_BREAKINPUT_REARM_TIMEOUT) + { + /* New check to avoid false timeout detection in case of preemption */ + if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM) != 0UL) + { + return HAL_TIMEOUT; + } + } + } + } + break; + } + default: + status = HAL_ERROR; + break; + } + + return status; +} +#endif /* TIM_BDTR_BKBID */ + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * +@verbatim + ============================================================================== + ##### Extended Callbacks functions ##### + ============================================================================== + [..] + This section provides Extended TIM callback functions: + (+) Timer Commutation callback + (+) Timer Break callback + +@endverbatim + * @{ + */ + +/** + * @brief Hall commutation changed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutCallback could be implemented in the user file + */ +} +/** + * @brief Hall commutation changed half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Break detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_BreakCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Break2 detection callback in non blocking mode + * @param htim: TIM handle + * @retval None + */ +__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_TIMEx_Break2Callback could be implemented in the user file + */ +} +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * +@verbatim + ============================================================================== + ##### Extended Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TIM Hall Sensor interface handle state. + * @param htim TIM Hall Sensor handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return actual state of the TIM complementary channel. + * @param htim TIM handle + * @param ChannelN TIM Complementary channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @retval TIM Complementary channel state + */ +HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim, uint32_t ChannelN) +{ + HAL_TIM_ChannelStateTypeDef channel_state; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN)); + + channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN); + + return channel_state; +} +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Functions TIM Extended Private Functions + * @{ + */ + +/** + * @brief TIM DMA Commutation callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Commutation half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationHalfCpltCallback(htim); +#else + HAL_TIMEx_CommutHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + + +/** + * @brief TIM DMA Delay Pulse complete callback (complementary channel). + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + + if (hdma->Init.Mode == DMA_NORMAL) + { + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY); + } + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA error callback (complementary channel) + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY); + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY); + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->ErrorCallback(htim); +#else + HAL_TIM_ErrorCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel xN. + * @param TIMx to select the TIM peripheral + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @param ChannelNState specifies the TIM Channel CCxNE bit new state. + * This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable. + * @retval None + */ +static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState) +{ + uint32_t tmp; + + tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */ + + /* Reset the CCxNE Bit */ + TIMx->CCER &= ~tmp; + + /* Set or reset the CCxNE Bit */ + TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */ +} +/** + * @} + */ + +#endif /* HAL_TIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ diff --git a/Middlewares/ST/threadx/LICENSE.txt b/Middlewares/ST/threadx/LICENSE.txt new file mode 100644 index 0000000..f7f32e2 --- /dev/null +++ b/Middlewares/ST/threadx/LICENSE.txt @@ -0,0 +1,246 @@ +MICROSOFT SOFTWARE LICENSE TERMS + +MICROSOFT AZURE RTOS + +Shape + +These license terms are an agreement between you and Microsoft Corporation (or +one of its affiliates). They apply to the software named above and any Microsoft +services or software updates (except to the extent such services or updates are +accompanied by new or additional terms, in which case those different terms +apply prospectively and do not alter your or Microsoft’s rights relating to +pre-updated software or services). IF YOU COMPLY WITH THESE LICENSE TERMS, YOU +HAVE THE RIGHTS BELOW. BY USING THE SOFTWARE, YOU ACCEPT THESE TERMS. + +1. INSTALLATION AND USE RIGHTS. + +a) General. You may install and use the software and the included Microsoft +applications solely for internal development, testing and evaluation purposes. +Any distribution or production use requires a separate license as set forth in +Section 2. + +b) Contributions. Microsoft welcomes contributions to this software. In the event +that you make a contribution to this software you will be required to agree to a +Contributor License Agreement (CLA) declaring that you have the right to, and +actually do, grant Microsoft the rights to use your contribution. For details, +visit https://cla.microsoft.com. + +c) Included Microsoft Applications. The software includes other Microsoft +applications which are governed by the licenses embedded in or made available +with those applications. + +d) Third Party Components. The software may include third party components with +separate legal notices or governed by other agreements, as may be described +within the software or in the ThirdPartyNotices file(s) accompanying the +software. + +e) Competitive Benchmarking. If you are a direct competitor, and you access or use +the software for purposes of competitive benchmarking, analysis, or intelligence +gathering, you waive as against Microsoft, its subsidiaries, and its affiliated +companies (including prospectively) any competitive use, access, and +benchmarking test restrictions in the terms governing your software to the +extent your terms of use are, or purport to be, more restrictive than +Microsoft’s terms. If you do not waive any such purported restrictions in the +terms governing your software, you are not allowed to access or use this +software, and will not do so. + +2. DISTRIBUTION AND PRODUCTION USE. If you have obtained and/or are developing on +microprocessor(s) and/or microcontroller(s) (“hardware”) listed in the file +named “LICENSED-HARDWARE.txt” included in the repository and/or distributed with +the software you have the following rights in and to the software solely when +used in combination with the hardware. In the event hardware is not listed in +the LICENSED-HARDWARE.txt file, you do not have the rights in this Section 2. + +a) Distribution and Production Use Rights. + +i. You may use the software in production (e.g. program the modified or unmodified +software to devices you own or control) and distribute (i.e. make available to +third parties) the modified or unmodified binary image produced from this code. + + +ii. You may permit your device distributors or developers to copy and distribute the +binary image as programmed or to be programmed to your devices. + +iii. You may redistribute the unmodified or modified source to your device +distributors or developers. Modifications must be clearly marked. Any +redistribution in source code form must contain this license and any other +licenses that accompany the software. + +b) Requirements. For any code you distribute, you must: + +i. when distributed in binary form, except as embedded in a device, include with +such distribution the terms of this agreement; + +ii. when distributed in source code form to distributors or developers of your +devices, include with such distribution the terms of this agreement; and + +iii. indemnify, defend and hold harmless Microsoft from any claims, including +attorneys’ fees, related to the distribution or use of your devices, except to +the extent that any claim is based solely on the unmodified software. + +c) Restrictions. You may not: + +i. use or modify the software to create a competing real time operating system +software; + +ii. remove any copyright notices or licenses contained in the software; + +iii. use Microsoft’s trademarks or trade dress in your application in any way that +suggests your device or application comes from or is endorsed by Microsoft; + +iv. transfer individual components, specific libraries, classes, functions or code +fragments of the software separately for purposes unrelated to the software; or + +v. use or distribute the software in any way that would subject the software or +Microsoft’s intellectual property or technology to any other license terms. + +3. SCOPE OF LICENSE. The software is licensed, not sold. Microsoft reserves all +other rights. Unless applicable law gives you more rights despite this +limitation, you will not (and have no right to): + +a) remove, minimize, block, or modify any notices of Microsoft or its suppliers in +the software; + +b) use the software in any way that is against the law or to create or propagate +malware; or + +c) share, publish, distribute, or lease the software (except as permitted in +Section 2 above), or provide the software as a stand-alone offering for others +to use. + +4. DATA. This software may interact with other Microsoft products that collect data +that is transmitted to Microsoft. To learn more about how Microsoft processes +personal data we collect, please see the Microsoft Privacy Statement at +https://go.microsoft.com/fwlink/?LinkId=248681. + +5. EXPORT RESTRICTIONS. You must comply with all domestic and international export +laws and regulations that apply to the software, which include restrictions on +destinations, end users, and end use. For further information on export +restrictions, visit https://aka.ms/exporting. + +6. SUPPORT SERVICES. Microsoft is not obligated under this agreement to provide any +support services for the software. Any support provided is “as is”, “with all +faults”, and without warranty of any kind. + +7. UPDATES. Microsoft may periodically update the software. You may obtain updates +only from Microsoft or Microsoft-authorized sources. Updates may not include or +support all existing software features, services, or peripheral devices. + +8. TERMINATION. Without prejudice to any other rights, Microsoft may terminate this +agreement if you fail to comply with any of its terms or conditions. In such +event, you must destroy all copies of the software and all of its component +parts. + +9. ENTIRE AGREEMENT. This agreement, and any other terms Microsoft may provide for +supplements, updates, or third-party applications, is the entire agreement for +the software. To the extent you have entered into a separate agreement with +Microsoft relating specifically to the software, the terms in such agreement +shall control. + +10. APPLICABLE LAW AND PLACE TO RESOLVE DISPUTES. If you acquired the software in +the United States or Canada, the laws of the state or province where you live +(or, if a business, where your principal place of business is located) govern +the interpretation of this agreement, claims for its breach, and all other +claims (including consumer protection, unfair competition, and tort claims), +regardless of conflict of laws principles. If you acquired the software in any +other country, its laws apply. If U.S. federal jurisdiction exists, you and +Microsoft consent to exclusive jurisdiction and venue in the federal court in +King County, Washington for all disputes heard in court. If not, you and +Microsoft consent to exclusive jurisdiction and venue in the Superior Court of +King County, Washington for all disputes heard in court. + +11. CONSUMER RIGHTS; REGIONAL VARIATIONS. This agreement describes certain legal +rights. You may have other rights, including consumer rights, under the laws of +your state or country. Separate and apart from your relationship with Microsoft, +you may also have rights with respect to the party from which you acquired the +software. This agreement does not change those other rights if the laws of your +state or country do not permit it to do so. For example, if you acquired the +software in one of the below regions, or mandatory country law applies, then the +following provisions apply to you: + +a) Australia. You have statutory guarantees under the Australian Consumer Law and +nothing in this agreement is intended to affect those rights. + +b) Germany and Austria. + +i. Warranty. The properly licensed software will perform substantially as +described in any Microsoft materials that accompany the software. However, +Microsoft gives no contractual guarantee in relation to the licensed software. + +ii. Limitation of Liability. In case of intentional conduct, gross negligence, +claims based on the Product Liability Act, as well as, in case of death or +personal or physical injury, Microsoft is liable according to the statutory law. + + +Subject to the foregoing clause ii., Microsoft will only be liable for slight +negligence if Microsoft is in breach of such material contractual obligations, +the fulfillment of which facilitate the due performance of this agreement, the +breach of which would endanger the purpose of this agreement and the compliance +with which a party may constantly trust in (so-called "cardinal obligations"). +In other cases of slight negligence, Microsoft will not be liable for slight +negligence. + +12. DISCLAIMER OF WARRANTY. THE SOFTWARE IS LICENSED “AS IS.” YOU BEAR THE RISK OF +USING IT. MICROSOFT GIVES NO EXPRESS WARRANTIES, GUARANTEES, OR CONDITIONS. TO +THE EXTENT PERMITTED UNDER APPLICABLE LAWS, MICROSOFT EXCLUDES ALL IMPLIED +WARRANTIES, INCLUDING MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND +NON-INFRINGEMENT. + +13. LIMITATION ON AND EXCLUSION OF DAMAGES. IF YOU HAVE ANY BASIS FOR RECOVERING +DAMAGES DESPITE THE PRECEDING DISCLAIMER OF WARRANTY, YOU CAN RECOVER FROM +MICROSOFT AND ITS SUPPLIERS ONLY DIRECT DAMAGES UP TO U.S. $5.00. YOU CANNOT +RECOVER ANY OTHER DAMAGES, INCLUDING CONSEQUENTIAL, LOST PROFITS, SPECIAL, +INDIRECT, OR INCIDENTAL DAMAGES. + +This limitation applies to (a) anything related to the software, services, +content (including code) on third party Internet sites, or third party +applications; and (b) claims for breach of contract, warranty, guarantee, or +condition; strict liability, negligence, or other tort; or any other claim; in +each case to the extent permitted by applicable law. + +It also applies even if Microsoft knew or should have known about the +possibility of the damages. The above limitation or exclusion may not apply to +you because your state, province, or country may not allow the exclusion or +limitation of incidental, consequential, or other damages. + + + +Please note: As this software is distributed in Canada, some of the clauses in +this agreement are provided below in French. + +Remarque: Ce logiciel étant distribué au Canada, certaines des clauses dans ce +contrat sont fournies ci-dessous en français. + +EXONÉRATION DE GARANTIE. Le logiciel visé par une licence est offert « tel quel +». Toute utilisation de ce logiciel est à votre seule risque et péril. Microsoft +n’accorde aucune autre garantie expresse. Vous pouvez bénéficier de droits +additionnels en vertu du droit local sur la protection des consommateurs, que ce +contrat ne peut modifier. La ou elles sont permises par le droit locale, les +garanties implicites de qualité marchande, d’adéquation à un usage particulier +et d’absence de contrefaçon sont exclues. + +LIMITATION DES DOMMAGES-INTÉRÊTS ET EXCLUSION DE RESPONSABILITÉ POUR LES +DOMMAGES. Vous pouvez obtenir de Microsoft et de ses fournisseurs une +indemnisation en cas de dommages directs uniquement à hauteur de 5,00 $ US. Vous +ne pouvez prétendre à aucune indemnisation pour les autres dommages, y compris +les dommages spéciaux, indirects ou accessoires et pertes de bénéfices. + +Cette limitation concerne: + +•tout ce qui est relié au logiciel, aux services ou au contenu (y compris le +code) figurant sur des sites Internet tiers ou dans des programmes tiers; et + +•les réclamations au titre de violation de contrat ou de garantie, ou au titre +de responsabilité stricte, de négligence ou d’une autre faute dans la limite +autorisée par la loi en vigueur. + +Elle s’applique également, même si Microsoft connaissait ou devrait connaître +l’éventualité d’un tel dommage. Si votre pays n’autorise pas l’exclusion ou la +limitation de responsabilité pour les dommages indirects, accessoires ou de +quelque nature que ce soit, il se peut que la limitation ou l’exclusion +ci-dessus ne s’appliquera pas à votre égard. + +EFFET JURIDIQUE. Le présent contrat décrit certains droits juridiques. Vous +pourriez avoir d’autres droits prévus par les lois de votre pays. Le présent +contrat ne modifie pas les droits que vous confèrent les lois de votre pays si +celles-ci ne le permettent pas. \ No newline at end of file diff --git a/Middlewares/ST/threadx/LICENSED-HARDWARE.txt b/Middlewares/ST/threadx/LICENSED-HARDWARE.txt new file mode 100644 index 0000000..03d74ee --- /dev/null +++ b/Middlewares/ST/threadx/LICENSED-HARDWARE.txt @@ -0,0 +1,37 @@ +LICENSED HARDWARE LIST + +Last Updated January 28, 2022 + +Microsoft has entered into OEM Agreements with manufacturers of the following microprocessors and +microcontrollers (the “hardware”) to enable those manufacturers to include and distribute Azure RTOS +in certain hardware. By purchasing and using hardware on this list you inherit the “Distribution and +Production Use” rights in Section 2 of the Microsoft Software License Terms for Microsoft Azure RTOS. If +hardware is not listed below, you do not have those rights. + +Manufacturer: + + STMicroelectronics + +Licensed Microcontrollers and Microprocessors: + + STM32H7 Series + + STM32U5 Series + + STM32F4 Series + + STM32L4/STM32L4+ series + + STM32G4 Series + + STM32F7 Series + + STM32L5 Series + + STM32G0 Series + + STM32WL Series + + STM32WB Series + + STM32C0 Series diff --git a/Middlewares/ST/threadx/common/inc/tx_api.h b/Middlewares/ST/threadx/common/inc/tx_api.h new file mode 100644 index 0000000..40ef7ef --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_api.h @@ -0,0 +1,2269 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Application Interface (API) */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* APPLICATION INTERFACE DEFINITION RELEASE */ +/* */ +/* tx_api.h PORTABLE C */ +/* 6.1.10 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the basic Application Interface (API) to the */ +/* high-performance ThreadX real-time kernel. All service prototypes */ +/* and data structure definitions are defined in this file. */ +/* Please note that basic data type definitions and other architecture-*/ +/* specific information is contained in the file tx_port.h. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 William E. Lamie Modified comment(s), and */ +/* updated product constants, */ +/* added new thread execution */ +/* state TX_PRIORITY_CHANGE, */ +/* added macros for casting */ +/* pointers to ALIGN_TYPE, */ +/* resulting in version 6.1 */ +/* 10-16-2020 William E. Lamie Modified comment(s), and */ +/* increased patch version, */ +/* resulting in version 6.1.1 */ +/* 11-09-2020 Yuxin Zhou Modified comment(s), and */ +/* moved TX_THREAD_GET_SYSTEM_ */ +/* STATE to tx_api.h, */ +/* resulting in version 6.1.2 */ +/* 12-31-2020 William E. Lamie Modified comment(s), and */ +/* increased patch version, */ +/* resulting in version 6.1.3 */ +/* 03-02-2021 Scott Larson Modified comment(s), and */ +/* order defines numerically, */ +/* add option to remove FileX */ +/* pointer, */ +/* resulting in version 6.1.5 */ +/* 04-02-2021 Scott Larson Modified comment(s), and */ +/* update patch number, */ +/* resulting in version 6.1.6 */ +/* 06-02-2021 Yuxin Zhou Modified comment(s), added */ +/* Execution Profile support, */ +/* resulting in version 6.1.7 */ +/* 08-02-2021 Scott Larson Modified comment(s), and */ +/* update patch number, */ +/* resulting in version 6.1.8 */ +/* 10-15-2021 Yuxin Zhou Modified comment(s), */ +/* update patch number, */ +/* resulting in version 6.1.9 */ +/* 01-31-2022 Scott Larson Modified comment(s), */ +/* add unused parameter macro, */ +/* update patch number, */ +/* resulting in version 6.1.10 */ +/* */ +/**************************************************************************/ + +#ifndef TX_API_H +#define TX_API_H + + +/* Determine if a C++ compiler is being used. If so, ensure that standard + C is used to process the API information. */ + +#ifdef __cplusplus + +/* Yes, C++ compiler is present. Use standard C. */ +extern "C" { + +#endif + +/* Disable warning of parameter not used. */ +#ifndef TX_PARAMETER_NOT_USED +#define TX_PARAMETER_NOT_USED(p) ((void)(p)) +#endif /* TX_PARAMETER_NOT_USED */ + +/* Include the port-specific data type file. */ + +#include "tx_port.h" + + +/* Define basic constants for the ThreadX kernel. */ + + +/* Define the major/minor version information that can be used by the application + and the ThreadX source as well. */ + +#define AZURE_RTOS_THREADX +#define THREADX_MAJOR_VERSION 6 +#define THREADX_MINOR_VERSION 1 +#define THREADX_PATCH_VERSION 10 + +/* Define the following symbol for backward compatibility */ +#define EL_PRODUCT_THREADX + + +/* API input parameters and general constants. */ + +#define TX_NO_WAIT ((ULONG) 0) +#define TX_WAIT_FOREVER ((ULONG) 0xFFFFFFFFUL) +#define TX_AND ((UINT) 2) +#define TX_AND_CLEAR ((UINT) 3) +#define TX_OR ((UINT) 0) +#define TX_OR_CLEAR ((UINT) 1) +#define TX_1_ULONG ((UINT) 1) +#define TX_2_ULONG ((UINT) 2) +#define TX_4_ULONG ((UINT) 4) +#define TX_8_ULONG ((UINT) 8) +#define TX_16_ULONG ((UINT) 16) +#define TX_NO_TIME_SLICE ((ULONG) 0) +#define TX_AUTO_START ((UINT) 1) +#define TX_DONT_START ((UINT) 0) +#define TX_AUTO_ACTIVATE ((UINT) 1) +#define TX_NO_ACTIVATE ((UINT) 0) +#define TX_TRUE ((UINT) 1) +#define TX_FALSE ((UINT) 0) +#define TX_NULL ((void *) 0) +#define TX_INHERIT ((UINT) 1) +#define TX_NO_INHERIT ((UINT) 0) +#define TX_THREAD_ENTRY ((UINT) 0) +#define TX_THREAD_EXIT ((UINT) 1) +#define TX_NO_SUSPENSIONS ((UINT) 0) +#define TX_NO_MESSAGES ((UINT) 0) +#define TX_EMPTY ((ULONG) 0) +#define TX_CLEAR_ID ((ULONG) 0) +#define TX_STACK_FILL ((ULONG) 0xEFEFEFEFUL) + + +/* Thread execution state values. */ + +#define TX_READY ((UINT) 0) +#define TX_COMPLETED ((UINT) 1) +#define TX_TERMINATED ((UINT) 2) +#define TX_SUSPENDED ((UINT) 3) +#define TX_SLEEP ((UINT) 4) +#define TX_QUEUE_SUSP ((UINT) 5) +#define TX_SEMAPHORE_SUSP ((UINT) 6) +#define TX_EVENT_FLAG ((UINT) 7) +#define TX_BLOCK_MEMORY ((UINT) 8) +#define TX_BYTE_MEMORY ((UINT) 9) +#define TX_IO_DRIVER ((UINT) 10) +#define TX_FILE ((UINT) 11) +#define TX_TCP_IP ((UINT) 12) +#define TX_MUTEX_SUSP ((UINT) 13) +#define TX_PRIORITY_CHANGE ((UINT) 14) + + +/* API return values. */ + +#define TX_SUCCESS ((UINT) 0x00) +#define TX_DELETED ((UINT) 0x01) +#define TX_POOL_ERROR ((UINT) 0x02) +#define TX_PTR_ERROR ((UINT) 0x03) +#define TX_WAIT_ERROR ((UINT) 0x04) +#define TX_SIZE_ERROR ((UINT) 0x05) +#define TX_GROUP_ERROR ((UINT) 0x06) +#define TX_NO_EVENTS ((UINT) 0x07) +#define TX_OPTION_ERROR ((UINT) 0x08) +#define TX_QUEUE_ERROR ((UINT) 0x09) +#define TX_QUEUE_EMPTY ((UINT) 0x0A) +#define TX_QUEUE_FULL ((UINT) 0x0B) +#define TX_SEMAPHORE_ERROR ((UINT) 0x0C) +#define TX_NO_INSTANCE ((UINT) 0x0D) +#define TX_THREAD_ERROR ((UINT) 0x0E) +#define TX_PRIORITY_ERROR ((UINT) 0x0F) +#define TX_NO_MEMORY ((UINT) 0x10) +#define TX_START_ERROR ((UINT) 0x10) +#define TX_DELETE_ERROR ((UINT) 0x11) +#define TX_RESUME_ERROR ((UINT) 0x12) +#define TX_CALLER_ERROR ((UINT) 0x13) +#define TX_SUSPEND_ERROR ((UINT) 0x14) +#define TX_TIMER_ERROR ((UINT) 0x15) +#define TX_TICK_ERROR ((UINT) 0x16) +#define TX_ACTIVATE_ERROR ((UINT) 0x17) +#define TX_THRESH_ERROR ((UINT) 0x18) +#define TX_SUSPEND_LIFTED ((UINT) 0x19) +#define TX_WAIT_ABORTED ((UINT) 0x1A) +#define TX_WAIT_ABORT_ERROR ((UINT) 0x1B) +#define TX_MUTEX_ERROR ((UINT) 0x1C) +#define TX_NOT_AVAILABLE ((UINT) 0x1D) +#define TX_NOT_OWNED ((UINT) 0x1E) +#define TX_INHERIT_ERROR ((UINT) 0x1F) +#define TX_NOT_DONE ((UINT) 0x20) +#define TX_CEILING_EXCEEDED ((UINT) 0x21) +#define TX_INVALID_CEILING ((UINT) 0x22) +#define TX_FEATURE_NOT_ENABLED ((UINT) 0xFF) + + +/* Define the common timer tick reference for use by other middleware components. The default + value is 10ms, but may be replaced by a port specific version in tx_port.h or by the user + as a compilation option. */ + +#ifndef TX_TIMER_TICKS_PER_SECOND +#define TX_TIMER_TICKS_PER_SECOND ((ULONG) 100) +#endif + + +/* Event numbers 0 through 4095 are reserved by Azure RTOS. Specific event assignments are: + + ThreadX events: 1-199 + FileX events: 200-299 + NetX events: 300-599 + USBX events: 600-999 + GUIX events: 1000-1500 + + User-defined event numbers start at 4096 and continue through 65535, as defined by the constants + TX_TRACE_USER_EVENT_START and TX_TRACE_USER_EVENT_END, respectively. User events should be based + on these constants in case the user event number assignment is changed in future releases. */ + +#define TX_TRACE_USER_EVENT_START 4096 /* I1, I2, I3, I4 are user defined */ +#define TX_TRACE_USER_EVENT_END 65535 /* I1, I2, I3, I4 are user defined */ + + +/* Define event filters that can be used to selectively disable certain events or groups of events. */ + +#define TX_TRACE_ALL_EVENTS 0x000007FF /* All ThreadX events */ +#define TX_TRACE_INTERNAL_EVENTS 0x00000001 /* ThreadX internal events */ +#define TX_TRACE_BLOCK_POOL_EVENTS 0x00000002 /* ThreadX Block Pool events */ +#define TX_TRACE_BYTE_POOL_EVENTS 0x00000004 /* ThreadX Byte Pool events */ +#define TX_TRACE_EVENT_FLAGS_EVENTS 0x00000008 /* ThreadX Event Flags events */ +#define TX_TRACE_INTERRUPT_CONTROL_EVENT 0x00000010 /* ThreadX Interrupt Control events */ +#define TX_TRACE_MUTEX_EVENTS 0x00000020 /* ThreadX Mutex events */ +#define TX_TRACE_QUEUE_EVENTS 0x00000040 /* ThreadX Queue events */ +#define TX_TRACE_SEMAPHORE_EVENTS 0x00000080 /* ThreadX Semaphore events */ +#define TX_TRACE_THREAD_EVENTS 0x00000100 /* ThreadX Thread events */ +#define TX_TRACE_TIME_EVENTS 0x00000200 /* ThreadX Time events */ +#define TX_TRACE_TIMER_EVENTS 0x00000400 /* ThreadX Timer events */ +#define TX_TRACE_USER_EVENTS 0x80000000UL /* ThreadX User Events */ + + +/* Define basic alignment type used in block and byte pool operations. This data type must + be at least 32-bits in size and also be large enough to hold a pointer type. */ + +#ifndef ALIGN_TYPE_DEFINED +#define ALIGN_TYPE ULONG +#endif + + +/* Define the control block definitions for all system objects. */ + + +/* Define the basic timer management structures. These are the structures + used to manage thread sleep, timeout, and user timer requests. */ + +/* Determine if the internal timer control block has an extension defined. If not, + define the extension to whitespace. */ + +#ifndef TX_TIMER_INTERNAL_EXTENSION +#define TX_TIMER_INTERNAL_EXTENSION +#endif + + +/* Define the common internal timer control block. */ + +typedef struct TX_TIMER_INTERNAL_STRUCT +{ + + /* Define the remaining ticks and re-initialization tick values. */ + ULONG tx_timer_internal_remaining_ticks; + ULONG tx_timer_internal_re_initialize_ticks; + + /* Define the timeout function and timeout function parameter. */ + VOID (*tx_timer_internal_timeout_function)(ULONG id); + ULONG tx_timer_internal_timeout_param; + + + /* Define the next and previous internal link pointers for active + internal timers. */ + struct TX_TIMER_INTERNAL_STRUCT + *tx_timer_internal_active_next, + *tx_timer_internal_active_previous; + + /* Keep track of the pointer to the head of this list as well. */ + struct TX_TIMER_INTERNAL_STRUCT + **tx_timer_internal_list_head; + + /* Define optional extension to internal timer control block. */ + TX_TIMER_INTERNAL_EXTENSION + +} TX_TIMER_INTERNAL; + + +/* Determine if the timer control block has an extension defined. If not, + define the extension to whitespace. */ + +#ifndef TX_TIMER_EXTENSION +#define TX_TIMER_EXTENSION +#endif + + +/* Define the timer structure utilized by the application. */ + +typedef struct TX_TIMER_STRUCT +{ + + /* Define the timer ID used for error checking. */ + ULONG tx_timer_id; + + /* Define the timer's name. */ + CHAR *tx_timer_name; + + /* Define the actual contents of the timer. This is the block that + is used in the actual timer expiration processing. */ + TX_TIMER_INTERNAL tx_timer_internal; + + /* Define the pointers for the created list. */ + struct TX_TIMER_STRUCT + *tx_timer_created_next, + *tx_timer_created_previous; + + /* Define optional extension to timer control block. */ + TX_TIMER_EXTENSION + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Define the number of timer activations. */ + ULONG tx_timer_performance_activate_count; + + /* Define the number of timer reactivations. */ + ULONG tx_timer_performance_reactivate_count; + + /* Define the number of timer deactivations. */ + ULONG tx_timer_performance_deactivate_count; + + /* Define the number of timer expirations. */ + ULONG tx_timer_performance_expiration_count; + + /* Define the total number of timer expiration adjustments. */ + ULONG tx_timer_performance__expiration_adjust_count; +#endif + +} TX_TIMER; + + +/* ThreadX thread control block structure follows. Additional fields + can be added providing they are added after the information that is + referenced in the port-specific assembly code. */ + +typedef struct TX_THREAD_STRUCT +{ + /* The first section of the control block contains critical + information that is referenced by the port-specific + assembly language code. Any changes in this section could + necessitate changes in the assembly language. */ + + ULONG tx_thread_id; /* Control block ID */ + ULONG tx_thread_run_count; /* Thread's run counter */ + VOID *tx_thread_stack_ptr; /* Thread's stack pointer */ + VOID *tx_thread_stack_start; /* Stack starting address */ + VOID *tx_thread_stack_end; /* Stack ending address */ + ULONG tx_thread_stack_size; /* Stack size */ + ULONG tx_thread_time_slice; /* Current time-slice */ + ULONG tx_thread_new_time_slice; /* New time-slice */ + + /* Define pointers to the next and previous ready threads. */ + struct TX_THREAD_STRUCT + *tx_thread_ready_next, + *tx_thread_ready_previous; + + /***************************************************************/ + + /* Define the first port extension in the thread control block. This + is typically defined to whitespace or a pointer type in tx_port.h. */ + TX_THREAD_EXTENSION_0 + + CHAR *tx_thread_name; /* Pointer to thread's name */ + UINT tx_thread_priority; /* Priority of thread (0-1023) */ + UINT tx_thread_state; /* Thread's execution state */ + UINT tx_thread_delayed_suspend; /* Delayed suspend flag */ + UINT tx_thread_suspending; /* Thread suspending flag */ + UINT tx_thread_preempt_threshold; /* Preemption threshold */ + + /* Define the thread schedule hook. The usage of this is port/application specific, + but when used, the function pointer designated is called whenever the thread is + scheduled and unscheduled. */ + VOID (*tx_thread_schedule_hook)(struct TX_THREAD_STRUCT *thread_ptr, ULONG id); + + /* Nothing after this point is referenced by the target-specific + assembly language. Hence, information after this point can + be added to the control block providing the complete system + is recompiled. */ + + /* Define the thread's entry point and input parameter. */ + VOID (*tx_thread_entry)(ULONG id); + ULONG tx_thread_entry_parameter; + + /* Define the thread's timer block. This is used for thread + sleep and timeout requests. */ + TX_TIMER_INTERNAL tx_thread_timer; + + /* Define the thread's cleanup function and associated data. This + is used to cleanup various data structures when a thread + suspension is lifted or terminated either by the user or + a timeout. */ + VOID (*tx_thread_suspend_cleanup)(struct TX_THREAD_STRUCT *thread_ptr, ULONG suspension_sequence); + VOID *tx_thread_suspend_control_block; + struct TX_THREAD_STRUCT + *tx_thread_suspended_next, + *tx_thread_suspended_previous; + ULONG tx_thread_suspend_info; + VOID *tx_thread_additional_suspend_info; + UINT tx_thread_suspend_option; + UINT tx_thread_suspend_status; + + /* Define the second port extension in the thread control block. This + is typically defined to whitespace or a pointer type in tx_port.h. */ + TX_THREAD_EXTENSION_1 + + /* Define pointers to the next and previous threads in the + created list. */ + struct TX_THREAD_STRUCT + *tx_thread_created_next, + *tx_thread_created_previous; + + /* Define the third port extension in the thread control block. This + is typically defined to whitespace in tx_port.h. */ + TX_THREAD_EXTENSION_2 + + /* Define a pointer type for FileX extensions. */ +#ifndef TX_NO_FILEX_POINTER + VOID *tx_thread_filex_ptr; +#endif + + /* Define the priority inheritance variables. These will be used + to manage priority inheritance changes applied to this thread + as a result of mutex get operations. */ + UINT tx_thread_user_priority; + UINT tx_thread_user_preempt_threshold; + UINT tx_thread_inherit_priority; + + /* Define the owned mutex count and list head pointer. */ + UINT tx_thread_owned_mutex_count; + struct TX_MUTEX_STRUCT + *tx_thread_owned_mutex_list; + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Define the number of times this thread is resumed. */ + ULONG tx_thread_performance_resume_count; + + /* Define the number of times this thread suspends. */ + ULONG tx_thread_performance_suspend_count; + + /* Define the number of times this thread is preempted by calling + a ThreadX API service. */ + ULONG tx_thread_performance_solicited_preemption_count; + + /* Define the number of times this thread is preempted by an + ISR calling a ThreadX API service. */ + ULONG tx_thread_performance_interrupt_preemption_count; + + /* Define the number of priority inversions for this thread. */ + ULONG tx_thread_performance_priority_inversion_count; + + /* Define the last thread pointer to preempt this thread. */ + struct TX_THREAD_STRUCT + *tx_thread_performance_last_preempting_thread; + + /* Define the total number of times this thread was time-sliced. */ + ULONG tx_thread_performance_time_slice_count; + + /* Define the total number of times this thread relinquishes. */ + ULONG tx_thread_performance_relinquish_count; + + /* Define the total number of times this thread had a timeout. */ + ULONG tx_thread_performance_timeout_count; + + /* Define the total number of times this thread had suspension lifted + because of the tx_thread_wait_abort service. */ + ULONG tx_thread_performance_wait_abort_count; +#endif + + /* Define the highest stack pointer variable. */ + VOID *tx_thread_stack_highest_ptr; /* Stack highest usage pointer */ + + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Define the application callback routine used to notify the application when + the thread is entered or exits. */ + VOID (*tx_thread_entry_exit_notify)(struct TX_THREAD_STRUCT *thread_ptr, UINT type); +#endif + + /* Define the fourth port extension in the thread control block. This + is typically defined to whitespace in tx_port.h. */ + TX_THREAD_EXTENSION_3 + + + /* Define variables for supporting execution profile. */ + /* Note that in ThreadX 5.x, user would define TX_ENABLE_EXECUTION_CHANGE_NOTIFY and use TX_THREAD_EXTENSION_3 + to define the following two variables. + For Azure RTOS 6, user shall use TX_EXECUTION_PROFILE_ENABLE instead of TX_ENABLE_EXECUTION_CHANGE_NOTIFY, + and SHALL NOT add variables to TX_THREAD_EXTENSION_3. */ +#if (defined(TX_EXECUTION_PROFILE_ENABLE) && !defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY)) + unsigned long long tx_thread_execution_time_total; + unsigned long long tx_thread_execution_time_last_start; +#endif + + /* Define suspension sequence number. This is used to ensure suspension is still valid when + cleanup routine executes. */ + ULONG tx_thread_suspension_sequence; + + /* Define the user extension field. This typically is defined + to white space, but some ports of ThreadX may need to have + additional fields in the thread control block. This is + defined in the file tx_port.h. */ + TX_THREAD_USER_EXTENSION + +} TX_THREAD; + + +/* Define the block memory pool structure utilized by the application. */ + +typedef struct TX_BLOCK_POOL_STRUCT +{ + + /* Define the block pool ID used for error checking. */ + ULONG tx_block_pool_id; + + /* Define the block pool's name. */ + CHAR *tx_block_pool_name; + + /* Define the number of available memory blocks in the pool. */ + UINT tx_block_pool_available; + + /* Save the initial number of blocks. */ + UINT tx_block_pool_total; + + /* Define the head pointer of the available block pool. */ + UCHAR *tx_block_pool_available_list; + + /* Save the start address of the block pool's memory area. */ + UCHAR *tx_block_pool_start; + + /* Save the block pool's size in bytes. */ + ULONG tx_block_pool_size; + + /* Save the individual memory block size - rounded for alignment. */ + UINT tx_block_pool_block_size; + + /* Define the block pool suspension list head along with a count of + how many threads are suspended. */ + struct TX_THREAD_STRUCT + *tx_block_pool_suspension_list; + UINT tx_block_pool_suspended_count; + + /* Define the created list next and previous pointers. */ + struct TX_BLOCK_POOL_STRUCT + *tx_block_pool_created_next, + *tx_block_pool_created_previous; + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + + /* Define the number of block allocates. */ + ULONG tx_block_pool_performance_allocate_count; + + /* Define the number of block releases. */ + ULONG tx_block_pool_performance_release_count; + + /* Define the number of block pool suspensions. */ + ULONG tx_block_pool_performance_suspension_count; + + /* Define the number of block pool timeouts. */ + ULONG tx_block_pool_performance_timeout_count; +#endif + + /* Define the port extension in the block pool control block. This + is typically defined to whitespace in tx_port.h. */ + TX_BLOCK_POOL_EXTENSION + +} TX_BLOCK_POOL; + + +/* Determine if the byte allocate extension is defined. If not, define the + extension to whitespace. */ + +#ifndef TX_BYTE_ALLOCATE_EXTENSION +#define TX_BYTE_ALLOCATE_EXTENSION +#endif + + +/* Determine if the byte release extension is defined. If not, define the + extension to whitespace. */ + +#ifndef TX_BYTE_RELEASE_EXTENSION +#define TX_BYTE_RELEASE_EXTENSION +#endif + + +/* Define the byte memory pool structure utilized by the application. */ + +typedef struct TX_BYTE_POOL_STRUCT +{ + + /* Define the byte pool ID used for error checking. */ + ULONG tx_byte_pool_id; + + /* Define the byte pool's name. */ + CHAR *tx_byte_pool_name; + + /* Define the number of available bytes in the pool. */ + ULONG tx_byte_pool_available; + + /* Define the number of fragments in the pool. */ + UINT tx_byte_pool_fragments; + + /* Define the head pointer of byte pool. */ + UCHAR *tx_byte_pool_list; + + /* Define the search pointer used for initial searching for memory + in a byte pool. */ + UCHAR *tx_byte_pool_search; + + /* Save the start address of the byte pool's memory area. */ + UCHAR *tx_byte_pool_start; + + /* Save the byte pool's size in bytes. */ + ULONG tx_byte_pool_size; + + /* This is used to mark the owner of the byte memory pool during + a search. If this value changes during the search, the local search + pointer must be reset. */ + struct TX_THREAD_STRUCT + *tx_byte_pool_owner; + + /* Define the byte pool suspension list head along with a count of + how many threads are suspended. */ + struct TX_THREAD_STRUCT + *tx_byte_pool_suspension_list; + UINT tx_byte_pool_suspended_count; + + /* Define the created list next and previous pointers. */ + struct TX_BYTE_POOL_STRUCT + *tx_byte_pool_created_next, + *tx_byte_pool_created_previous; + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Define the number of allocates. */ + ULONG tx_byte_pool_performance_allocate_count; + + /* Define the number of releases. */ + ULONG tx_byte_pool_performance_release_count; + + /* Define the number of adjacent memory fragment merges. */ + ULONG tx_byte_pool_performance_merge_count; + + /* Define the number of memory fragment splits. */ + ULONG tx_byte_pool_performance_split_count; + + /* Define the number of memory fragments searched that either were not free or could not satisfy the + request. */ + ULONG tx_byte_pool_performance_search_count; + + /* Define the number of byte pool suspensions. */ + ULONG tx_byte_pool_performance_suspension_count; + + /* Define the number of byte pool timeouts. */ + ULONG tx_byte_pool_performance_timeout_count; +#endif + + /* Define the port extension in the byte pool control block. This + is typically defined to whitespace in tx_port.h. */ + TX_BYTE_POOL_EXTENSION + +} TX_BYTE_POOL; + + +/* Define the event flags group structure utilized by the application. */ + +typedef struct TX_EVENT_FLAGS_GROUP_STRUCT +{ + + /* Define the event flags group ID used for error checking. */ + ULONG tx_event_flags_group_id; + + /* Define the event flags group's name. */ + CHAR *tx_event_flags_group_name; + + /* Define the actual current event flags in this group. A zero in a + particular bit indicates the event flag is not set. */ + ULONG tx_event_flags_group_current; + + /* Define the reset search flag that is set when an ISR sets flags during + the search of the suspended threads list. */ + UINT tx_event_flags_group_reset_search; + + /* Define the event flags group suspension list head along with a count of + how many threads are suspended. */ + struct TX_THREAD_STRUCT + *tx_event_flags_group_suspension_list; + UINT tx_event_flags_group_suspended_count; + + /* Define the created list next and previous pointers. */ + struct TX_EVENT_FLAGS_GROUP_STRUCT + *tx_event_flags_group_created_next, + *tx_event_flags_group_created_previous; + + /* Define the delayed clearing event flags. */ + ULONG tx_event_flags_group_delayed_clear; + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + + /* Define the number of event flag sets. */ + ULONG tx_event_flags_group_performance_set_count; + + /* Define the number of event flag gets. */ + ULONG tx_event_flags_group__performance_get_count; + + /* Define the number of event flag suspensions. */ + ULONG tx_event_flags_group___performance_suspension_count; + + /* Define the number of event flag timeouts. */ + ULONG tx_event_flags_group____performance_timeout_count; +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Define the application callback routine used to notify the application when + an event flag is set. */ + VOID (*tx_event_flags_group_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *group_ptr); +#endif + + /* Define the port extension in the event flags group control block. This + is typically defined to whitespace in tx_port.h. */ + TX_EVENT_FLAGS_GROUP_EXTENSION + +} TX_EVENT_FLAGS_GROUP; + + +/* Determine if the mutex put extension 1 is defined. If not, define the + extension to whitespace. */ + +#ifndef TX_MUTEX_PUT_EXTENSION_1 +#define TX_MUTEX_PUT_EXTENSION_1 +#endif + + +/* Determine if the mutex put extension 2 is defined. If not, define the + extension to whitespace. */ + +#ifndef TX_MUTEX_PUT_EXTENSION_2 +#define TX_MUTEX_PUT_EXTENSION_2 +#endif + + +/* Determine if the mutex priority change extension is defined. If not, define the + extension to whitespace. */ + +#ifndef TX_MUTEX_PRIORITY_CHANGE_EXTENSION +#define TX_MUTEX_PRIORITY_CHANGE_EXTENSION +#endif + + +/* Define the mutex structure utilized by the application. */ + +typedef struct TX_MUTEX_STRUCT +{ + + /* Define the mutex ID used for error checking. */ + ULONG tx_mutex_id; + + /* Define the mutex's name. */ + CHAR *tx_mutex_name; + + /* Define the mutex ownership count. */ + UINT tx_mutex_ownership_count; + + /* Define the mutex ownership pointer. This pointer points to the + the thread that owns the mutex. */ + TX_THREAD *tx_mutex_owner; + + /* Define the priority inheritance flag. If this flag is set, priority + inheritance will be in effect. */ + UINT tx_mutex_inherit; + + /* Define the save area for the owning thread's original priority. */ + UINT tx_mutex_original_priority; + + /* Define the mutex suspension list head along with a count of + how many threads are suspended. */ + struct TX_THREAD_STRUCT + *tx_mutex_suspension_list; + UINT tx_mutex_suspended_count; + + /* Define the created list next and previous pointers. */ + struct TX_MUTEX_STRUCT + *tx_mutex_created_next, + *tx_mutex_created_previous; + + /* Define the priority of the highest priority thread waiting for + this mutex. */ + UINT tx_mutex_highest_priority_waiting; + + /* Define the owned list next and previous pointers. */ + struct TX_MUTEX_STRUCT + *tx_mutex_owned_next, + *tx_mutex_owned_previous; + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Define the number of mutex puts. */ + ULONG tx_mutex_performance_put_count; + + /* Define the total number of mutex gets. */ + ULONG tx_mutex_performance_get_count; + + /* Define the total number of mutex suspensions. */ + ULONG tx_mutex_performance_suspension_count; + + /* Define the total number of mutex timeouts. */ + ULONG tx_mutex_performance_timeout_count; + + /* Define the total number of priority inversions. */ + ULONG tx_mutex_performance_priority_inversion_count; + + /* Define the total number of priority inheritance conditions. */ + ULONG tx_mutex_performance__priority_inheritance_count; +#endif + + /* Define the port extension in the mutex control block. This + is typically defined to whitespace in tx_port.h. */ + TX_MUTEX_EXTENSION + +} TX_MUTEX; + + +/* Define the queue structure utilized by the application. */ + +typedef struct TX_QUEUE_STRUCT +{ + + /* Define the queue ID used for error checking. */ + ULONG tx_queue_id; + + /* Define the queue's name. */ + CHAR *tx_queue_name; + + /* Define the message size that was specified in queue creation. */ + UINT tx_queue_message_size; + + /* Define the total number of messages in the queue. */ + UINT tx_queue_capacity; + + /* Define the current number of messages enqueued and the available + queue storage space. */ + UINT tx_queue_enqueued; + UINT tx_queue_available_storage; + + /* Define pointers that represent the start and end for the queue's + message area. */ + ULONG *tx_queue_start; + ULONG *tx_queue_end; + + /* Define the queue read and write pointers. Send requests use the write + pointer while receive requests use the read pointer. */ + ULONG *tx_queue_read; + ULONG *tx_queue_write; + + /* Define the queue suspension list head along with a count of + how many threads are suspended. */ + struct TX_THREAD_STRUCT + *tx_queue_suspension_list; + UINT tx_queue_suspended_count; + + /* Define the created list next and previous pointers. */ + struct TX_QUEUE_STRUCT + *tx_queue_created_next, + *tx_queue_created_previous; + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Define the number of messages sent to this queue. */ + ULONG tx_queue_performance_messages_sent_count; + + /* Define the number of messages received from this queue. */ + ULONG tx_queue_performance_messages_received_count; + + /* Define the number of empty suspensions on this queue. */ + ULONG tx_queue_performance_empty_suspension_count; + + /* Define the number of full suspensions on this queue. */ + ULONG tx_queue_performance_full_suspension_count; + + /* Define the number of full non-suspensions on this queue. These + messages are rejected with an appropriate error code. */ + ULONG tx_queue_performance_full_error_count; + + /* Define the number of queue timeouts. */ + ULONG tx_queue_performance_timeout_count; +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Define the application callback routine used to notify the application when + the a message is sent to the queue. */ + VOID (*tx_queue_send_notify)(struct TX_QUEUE_STRUCT *queue_ptr); +#endif + + /* Define the port extension in the queue control block. This + is typically defined to whitespace in tx_port.h. */ + TX_QUEUE_EXTENSION + +} TX_QUEUE; + + +/* Define the semaphore structure utilized by the application. */ + +typedef struct TX_SEMAPHORE_STRUCT +{ + + /* Define the semaphore ID used for error checking. */ + ULONG tx_semaphore_id; + + /* Define the semaphore's name. */ + CHAR *tx_semaphore_name; + + /* Define the actual semaphore count. A zero means that no semaphore + instance is available. */ + ULONG tx_semaphore_count; + + /* Define the semaphore suspension list head along with a count of + how many threads are suspended. */ + struct TX_THREAD_STRUCT + *tx_semaphore_suspension_list; + UINT tx_semaphore_suspended_count; + + /* Define the created list next and previous pointers. */ + struct TX_SEMAPHORE_STRUCT + *tx_semaphore_created_next, + *tx_semaphore_created_previous; + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Define the number of semaphore puts. */ + ULONG tx_semaphore_performance_put_count; + + /* Define the number of semaphore gets. */ + ULONG tx_semaphore_performance_get_count; + + /* Define the number of semaphore suspensions. */ + ULONG tx_semaphore_performance_suspension_count; + + /* Define the number of semaphore timeouts. */ + ULONG tx_semaphore_performance_timeout_count; +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Define the application callback routine used to notify the application when + the a semaphore is put. */ + VOID (*tx_semaphore_put_notify)(struct TX_SEMAPHORE_STRUCT *semaphore_ptr); +#endif + + /* Define the port extension in the semaphore control block. This + is typically defined to whitespace in tx_port.h. */ + TX_SEMAPHORE_EXTENSION + +} TX_SEMAPHORE; + + +/* Define the system API mappings based on the error checking + selected by the user. Note: this section is only applicable to + application source code, hence the conditional that turns off this + stuff when the include file is processed by the ThreadX source. */ + +#ifndef TX_SOURCE_CODE + + +/* Determine if error checking is desired. If so, map API functions + to the appropriate error checking front-ends. Otherwise, map API + functions to the core functions that actually perform the work. + Note: error checking is enabled by default. */ + +#ifdef TX_DISABLE_ERROR_CHECKING + + +/* Services without error checking. */ + +#define tx_kernel_enter _tx_initialize_kernel_enter + +#define tx_block_allocate _tx_block_allocate +#define tx_block_pool_create _tx_block_pool_create +#define tx_block_pool_delete _tx_block_pool_delete +#define tx_block_pool_info_get _tx_block_pool_info_get +#define tx_block_pool_performance_info_get _tx_block_pool_performance_info_get +#define tx_block_pool_performance_system_info_get _tx_block_pool_performance_system_info_get +#define tx_block_pool_prioritize _tx_block_pool_prioritize +#define tx_block_release _tx_block_release + +#define tx_byte_allocate _tx_byte_allocate +#define tx_byte_pool_create _tx_byte_pool_create +#define tx_byte_pool_delete _tx_byte_pool_delete +#define tx_byte_pool_info_get _tx_byte_pool_info_get +#define tx_byte_pool_performance_info_get _tx_byte_pool_performance_info_get +#define tx_byte_pool_performance_system_info_get _tx_byte_pool_performance_system_info_get +#define tx_byte_pool_prioritize _tx_byte_pool_prioritize +#define tx_byte_release _tx_byte_release + +#define tx_event_flags_create _tx_event_flags_create +#define tx_event_flags_delete _tx_event_flags_delete +#define tx_event_flags_get _tx_event_flags_get +#define tx_event_flags_info_get _tx_event_flags_info_get +#define tx_event_flags_performance_info_get _tx_event_flags_performance_info_get +#define tx_event_flags_performance_system_info_get _tx_event_flags_performance_system_info_get +#define tx_event_flags_set _tx_event_flags_set +#define tx_event_flags_set_notify _tx_event_flags_set_notify + +#ifdef TX_ENABLE_EVENT_LOGGING +UINT _tx_el_interrupt_control(UINT new_posture); +#define tx_interrupt_control _tx_el_interrupt_control +#else +#ifdef TX_ENABLE_EVENT_TRACE +UINT _tx_trace_interrupt_control(UINT new_posture); +#define tx_interrupt_control _tx_trace_interrupt_control +#else +#define tx_interrupt_control _tx_thread_interrupt_control +#endif +#endif + +#define tx_mutex_create _tx_mutex_create +#define tx_mutex_delete _tx_mutex_delete +#define tx_mutex_get _tx_mutex_get +#define tx_mutex_info_get _tx_mutex_info_get +#define tx_mutex_performance_info_get _tx_mutex_performance_info_get +#define tx_mutex_performance_system_info_get _tx_mutex_performance_system_info_get +#define tx_mutex_prioritize _tx_mutex_prioritize +#define tx_mutex_put _tx_mutex_put + +#define tx_queue_create _tx_queue_create +#define tx_queue_delete _tx_queue_delete +#define tx_queue_flush _tx_queue_flush +#define tx_queue_info_get _tx_queue_info_get +#define tx_queue_performance_info_get _tx_queue_performance_info_get +#define tx_queue_performance_system_info_get _tx_queue_performance_system_info_get +#define tx_queue_receive _tx_queue_receive +#define tx_queue_send _tx_queue_send +#define tx_queue_send_notify _tx_queue_send_notify +#define tx_queue_front_send _tx_queue_front_send +#define tx_queue_prioritize _tx_queue_prioritize + +#define tx_semaphore_ceiling_put _tx_semaphore_ceiling_put +#define tx_semaphore_create _tx_semaphore_create +#define tx_semaphore_delete _tx_semaphore_delete +#define tx_semaphore_get _tx_semaphore_get +#define tx_semaphore_info_get _tx_semaphore_info_get +#define tx_semaphore_performance_info_get _tx_semaphore_performance_info_get +#define tx_semaphore_performance_system_info_get _tx_semaphore_performance_system_info_get +#define tx_semaphore_prioritize _tx_semaphore_prioritize +#define tx_semaphore_put _tx_semaphore_put +#define tx_semaphore_put_notify _tx_semaphore_put_notify + +#define tx_thread_create _tx_thread_create +#define tx_thread_delete _tx_thread_delete +#define tx_thread_entry_exit_notify _tx_thread_entry_exit_notify +#define tx_thread_identify _tx_thread_identify +#define tx_thread_info_get _tx_thread_info_get +#define tx_thread_performance_info_get _tx_thread_performance_info_get +#define tx_thread_performance_system_info_get _tx_thread_performance_system_info_get +#define tx_thread_preemption_change _tx_thread_preemption_change +#define tx_thread_priority_change _tx_thread_priority_change +#define tx_thread_relinquish _tx_thread_relinquish +#define tx_thread_reset _tx_thread_reset +#define tx_thread_resume _tx_thread_resume +#define tx_thread_sleep _tx_thread_sleep +#define tx_thread_stack_error_notify _tx_thread_stack_error_notify +#define tx_thread_suspend _tx_thread_suspend +#define tx_thread_terminate _tx_thread_terminate +#define tx_thread_time_slice_change _tx_thread_time_slice_change +#define tx_thread_wait_abort _tx_thread_wait_abort + +#define tx_time_get _tx_time_get +#define tx_time_set _tx_time_set +#define tx_timer_activate _tx_timer_activate +#define tx_timer_change _tx_timer_change +#define tx_timer_create _tx_timer_create +#define tx_timer_deactivate _tx_timer_deactivate +#define tx_timer_delete _tx_timer_delete +#define tx_timer_info_get _tx_timer_info_get +#define tx_timer_performance_info_get _tx_timer_performance_info_get +#define tx_timer_performance_system_info_get _tx_timer_performance_system_info_get + +#define tx_trace_enable _tx_trace_enable +#define tx_trace_event_filter _tx_trace_event_filter +#define tx_trace_event_unfilter _tx_trace_event_unfilter +#define tx_trace_disable _tx_trace_disable +#define tx_trace_isr_enter_insert _tx_trace_isr_enter_insert +#define tx_trace_isr_exit_insert _tx_trace_isr_exit_insert +#define tx_trace_buffer_full_notify _tx_trace_buffer_full_notify +#define tx_trace_user_event_insert _tx_trace_user_event_insert + +#else + +/* Services with error checking. */ + +#define tx_kernel_enter _tx_initialize_kernel_enter + +/* Define the system API mappings depending on the runtime error + checking behavior selected by the user. */ + +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING + +/* Services with MULTI runtime error checking ThreadX. */ + +#define tx_block_allocate _txr_block_allocate +#define tx_block_pool_create(p,n,b,s,l) _txr_block_pool_create((p),(n),(b),(s),(l),(sizeof(TX_BLOCK_POOL))) +#define tx_block_pool_delete _txr_block_pool_delete +#define tx_block_pool_info_get _txr_block_pool_info_get +#define tx_block_pool_performance_info_get _tx_block_pool_performance_info_get +#define tx_block_pool_performance_system_info_get _tx_block_pool_performance_system_info_get +#define tx_block_pool_prioritize _txr_block_pool_prioritize +#define tx_block_release _txr_block_release + +#define tx_byte_allocate _txr_byte_allocate +#define tx_byte_pool_create(p,n,s,l) _txr_byte_pool_create((p),(n),(s),(l),(sizeof(TX_BYTE_POOL))) +#define tx_byte_pool_delete _txr_byte_pool_delete +#define tx_byte_pool_info_get _txr_byte_pool_info_get +#define tx_byte_pool_performance_info_get _tx_byte_pool_performance_info_get +#define tx_byte_pool_performance_system_info_get _tx_byte_pool_performance_system_info_get +#define tx_byte_pool_prioritize _txr_byte_pool_prioritize +#define tx_byte_release _txr_byte_release + +#define tx_event_flags_create(g,n) _txr_event_flags_create((g),(n),(sizeof(TX_EVENT_FLAGS_GROUP))) +#define tx_event_flags_delete _txr_event_flags_delete +#define tx_event_flags_get _txr_event_flags_get +#define tx_event_flags_info_get _txr_event_flags_info_get +#define tx_event_flags_performance_info_get _tx_event_flags_performance_info_get +#define tx_event_flags_performance_system_info_get _tx_event_flags_performance_system_info_get +#define tx_event_flags_set _txr_event_flags_set +#define tx_event_flags_set_notify _txr_event_flags_set_notify + +#ifdef TX_ENABLE_EVENT_LOGGING +UINT _tx_el_interrupt_control(UINT new_posture); +#define tx_interrupt_control _tx_el_interrupt_control +#else +#ifdef TX_ENABLE_EVENT_TRACE +UINT _tx_trace_interrupt_control(UINT new_posture); +#define tx_interrupt_control _tx_trace_interrupt_control +#else +#define tx_interrupt_control _tx_thread_interrupt_control +#endif +#endif + +#define tx_mutex_create(m,n,i) _txr_mutex_create((m),(n),(i),(sizeof(TX_MUTEX))) +#define tx_mutex_delete _txr_mutex_delete +#define tx_mutex_get _txr_mutex_get +#define tx_mutex_info_get _txr_mutex_info_get +#define tx_mutex_performance_info_get _tx_mutex_performance_info_get +#define tx_mutex_performance_system_info_get _tx_mutex_performance_system_info_get +#define tx_mutex_prioritize _txr_mutex_prioritize +#define tx_mutex_put _txr_mutex_put + +#define tx_queue_create(q,n,m,s,l) _txr_queue_create((q),(n),(m),(s),(l),(sizeof(TX_QUEUE))) +#define tx_queue_delete _txr_queue_delete +#define tx_queue_flush _txr_queue_flush +#define tx_queue_info_get _txr_queue_info_get +#define tx_queue_performance_info_get _tx_queue_performance_info_get +#define tx_queue_performance_system_info_get _tx_queue_performance_system_info_get +#define tx_queue_receive _txr_queue_receive +#define tx_queue_send _txr_queue_send +#define tx_queue_send_notify _txr_queue_send_notify +#define tx_queue_front_send _txr_queue_front_send +#define tx_queue_prioritize _txr_queue_prioritize + +#define tx_semaphore_ceiling_put _txr_semaphore_ceiling_put +#define tx_semaphore_create(s,n,i) _txr_semaphore_create((s),(n),(i),(sizeof(TX_SEMAPHORE))) +#define tx_semaphore_delete _txr_semaphore_delete +#define tx_semaphore_get _txr_semaphore_get +#define tx_semaphore_info_get _txr_semaphore_info_get +#define tx_semaphore_performance_info_get _tx_semaphore_performance_info_get +#define tx_semaphore_performance_system_info_get _tx_semaphore_performance_system_info_get +#define tx_semaphore_prioritize _txr_semaphore_prioritize +#define tx_semaphore_put _txr_semaphore_put +#define tx_semaphore_put_notify _txr_semaphore_put_notify + +#define tx_thread_create(t,n,e,i,s,l,p,r,c,a) _txr_thread_create((t),(n),(e),(i),(s),(l),(p),(r),(c),(a),(sizeof(TX_THREAD))) +#define tx_thread_delete _txr_thread_delete +#define tx_thread_entry_exit_notify _txr_thread_entry_exit_notify +#define tx_thread_identify _tx_thread_identify +#define tx_thread_info_get _txr_thread_info_get +#define tx_thread_performance_info_get _tx_thread_performance_info_get +#define tx_thread_performance_system_info_get _tx_thread_performance_system_info_get +#define tx_thread_preemption_change _txr_thread_preemption_change +#define tx_thread_priority_change _txr_thread_priority_change +#define tx_thread_relinquish _txe_thread_relinquish +#define tx_thread_reset _txr_thread_reset +#define tx_thread_resume _txr_thread_resume +#define tx_thread_sleep _tx_thread_sleep +#define tx_thread_stack_error_notify _tx_thread_stack_error_notify +#define tx_thread_suspend _txr_thread_suspend +#define tx_thread_terminate _txr_thread_terminate +#define tx_thread_time_slice_change _txr_thread_time_slice_change +#define tx_thread_wait_abort _txr_thread_wait_abort + +#define tx_time_get _tx_time_get +#define tx_time_set _tx_time_set +#define tx_timer_activate _txr_timer_activate +#define tx_timer_change _txr_timer_change +#define tx_timer_create(t,n,e,i,c,r,a) _txr_timer_create((t),(n),(e),(i),(c),(r),(a),(sizeof(TX_TIMER))) +#define tx_timer_deactivate _txr_timer_deactivate +#define tx_timer_delete _txr_timer_delete +#define tx_timer_info_get _txr_timer_info_get +#define tx_timer_performance_info_get _tx_timer_performance_info_get +#define tx_timer_performance_system_info_get _tx_timer_performance_system_info_get + +#define tx_trace_enable _tx_trace_enable +#define tx_trace_event_filter _tx_trace_event_filter +#define tx_trace_event_unfilter _tx_trace_event_unfilter +#define tx_trace_disable _tx_trace_disable +#define tx_trace_isr_enter_insert _tx_trace_isr_enter_insert +#define tx_trace_isr_exit_insert _tx_trace_isr_exit_insert +#define tx_trace_buffer_full_notify _tx_trace_buffer_full_notify +#define tx_trace_user_event_insert _tx_trace_user_event_insert + +#else + +#define tx_block_allocate _txe_block_allocate +#define tx_block_pool_create(p,n,b,s,l) _txe_block_pool_create((p),(n),(b),(s),(l),(sizeof(TX_BLOCK_POOL))) +#define tx_block_pool_delete _txe_block_pool_delete +#define tx_block_pool_info_get _txe_block_pool_info_get +#define tx_block_pool_performance_info_get _tx_block_pool_performance_info_get +#define tx_block_pool_performance_system_info_get _tx_block_pool_performance_system_info_get +#define tx_block_pool_prioritize _txe_block_pool_prioritize +#define tx_block_release _txe_block_release + +#define tx_byte_allocate _txe_byte_allocate +#define tx_byte_pool_create(p,n,s,l) _txe_byte_pool_create((p),(n),(s),(l),(sizeof(TX_BYTE_POOL))) +#define tx_byte_pool_delete _txe_byte_pool_delete +#define tx_byte_pool_info_get _txe_byte_pool_info_get +#define tx_byte_pool_performance_info_get _tx_byte_pool_performance_info_get +#define tx_byte_pool_performance_system_info_get _tx_byte_pool_performance_system_info_get +#define tx_byte_pool_prioritize _txe_byte_pool_prioritize +#define tx_byte_release _txe_byte_release + +#define tx_event_flags_create(g,n) _txe_event_flags_create((g),(n),(sizeof(TX_EVENT_FLAGS_GROUP))) +#define tx_event_flags_delete _txe_event_flags_delete +#define tx_event_flags_get _txe_event_flags_get +#define tx_event_flags_info_get _txe_event_flags_info_get +#define tx_event_flags_performance_info_get _tx_event_flags_performance_info_get +#define tx_event_flags_performance_system_info_get _tx_event_flags_performance_system_info_get +#define tx_event_flags_set _txe_event_flags_set +#define tx_event_flags_set_notify _txe_event_flags_set_notify + +#ifdef TX_ENABLE_EVENT_LOGGING +UINT _tx_el_interrupt_control(UINT new_posture); +#define tx_interrupt_control _tx_el_interrupt_control +#else +#ifdef TX_ENABLE_EVENT_TRACE +#define tx_interrupt_control _tx_trace_interrupt_control +#else +#define tx_interrupt_control _tx_thread_interrupt_control +#endif +#endif + +#define tx_mutex_create(m,n,i) _txe_mutex_create((m),(n),(i),(sizeof(TX_MUTEX))) +#define tx_mutex_delete _txe_mutex_delete +#define tx_mutex_get _txe_mutex_get +#define tx_mutex_info_get _txe_mutex_info_get +#define tx_mutex_performance_info_get _tx_mutex_performance_info_get +#define tx_mutex_performance_system_info_get _tx_mutex_performance_system_info_get +#define tx_mutex_prioritize _txe_mutex_prioritize +#define tx_mutex_put _txe_mutex_put + +#define tx_queue_create(q,n,m,s,l) _txe_queue_create((q),(n),(m),(s),(l),(sizeof(TX_QUEUE))) +#define tx_queue_delete _txe_queue_delete +#define tx_queue_flush _txe_queue_flush +#define tx_queue_info_get _txe_queue_info_get +#define tx_queue_performance_info_get _tx_queue_performance_info_get +#define tx_queue_performance_system_info_get _tx_queue_performance_system_info_get +#define tx_queue_receive _txe_queue_receive +#define tx_queue_send _txe_queue_send +#define tx_queue_send_notify _txe_queue_send_notify +#define tx_queue_front_send _txe_queue_front_send +#define tx_queue_prioritize _txe_queue_prioritize + +#define tx_semaphore_ceiling_put _txe_semaphore_ceiling_put +#define tx_semaphore_create(s,n,i) _txe_semaphore_create((s),(n),(i),(sizeof(TX_SEMAPHORE))) +#define tx_semaphore_delete _txe_semaphore_delete +#define tx_semaphore_get _txe_semaphore_get +#define tx_semaphore_info_get _txe_semaphore_info_get +#define tx_semaphore_performance_info_get _tx_semaphore_performance_info_get +#define tx_semaphore_performance_system_info_get _tx_semaphore_performance_system_info_get +#define tx_semaphore_prioritize _txe_semaphore_prioritize +#define tx_semaphore_put _txe_semaphore_put +#define tx_semaphore_put_notify _txe_semaphore_put_notify + +#define tx_thread_create(t,n,e,i,s,l,p,r,c,a) _txe_thread_create((t),(n),(e),(i),(s),(l),(p),(r),(c),(a),(sizeof(TX_THREAD))) +#define tx_thread_delete _txe_thread_delete +#define tx_thread_entry_exit_notify _txe_thread_entry_exit_notify +#define tx_thread_identify _tx_thread_identify +#define tx_thread_info_get _txe_thread_info_get +#define tx_thread_performance_info_get _tx_thread_performance_info_get +#define tx_thread_performance_system_info_get _tx_thread_performance_system_info_get +#define tx_thread_preemption_change _txe_thread_preemption_change +#define tx_thread_priority_change _txe_thread_priority_change +#define tx_thread_relinquish _txe_thread_relinquish +#define tx_thread_reset _txe_thread_reset +#define tx_thread_resume _txe_thread_resume +#define tx_thread_sleep _tx_thread_sleep +#define tx_thread_stack_error_notify _tx_thread_stack_error_notify +#define tx_thread_suspend _txe_thread_suspend +#define tx_thread_terminate _txe_thread_terminate +#define tx_thread_time_slice_change _txe_thread_time_slice_change +#define tx_thread_wait_abort _txe_thread_wait_abort + +#define tx_time_get _tx_time_get +#define tx_time_set _tx_time_set +#define tx_timer_activate _txe_timer_activate +#define tx_timer_change _txe_timer_change +#define tx_timer_create(t,n,e,i,c,r,a) _txe_timer_create((t),(n),(e),(i),(c),(r),(a),(sizeof(TX_TIMER))) +#define tx_timer_deactivate _txe_timer_deactivate +#define tx_timer_delete _txe_timer_delete +#define tx_timer_info_get _txe_timer_info_get +#define tx_timer_performance_info_get _tx_timer_performance_info_get +#define tx_timer_performance_system_info_get _tx_timer_performance_system_info_get + +#define tx_trace_enable _tx_trace_enable +#define tx_trace_event_filter _tx_trace_event_filter +#define tx_trace_event_unfilter _tx_trace_event_unfilter +#define tx_trace_disable _tx_trace_disable +#define tx_trace_isr_enter_insert _tx_trace_isr_enter_insert +#define tx_trace_isr_exit_insert _tx_trace_isr_exit_insert +#define tx_trace_buffer_full_notify _tx_trace_buffer_full_notify +#define tx_trace_user_event_insert _tx_trace_user_event_insert + +#endif +#endif + +#endif + + +/* Declare the tx_application_define function as having C linkage. */ + +VOID tx_application_define(VOID *first_unused_memory); + + +/* Define the function prototypes of the ThreadX API. */ + + +/* Define block memory pool management function prototypes. */ + +UINT _tx_block_allocate(TX_BLOCK_POOL *pool_ptr, VOID **block_ptr, ULONG wait_option); +UINT _tx_block_pool_create(TX_BLOCK_POOL *pool_ptr, CHAR *name_ptr, ULONG block_size, + VOID *pool_start, ULONG pool_size); +UINT _tx_block_pool_delete(TX_BLOCK_POOL *pool_ptr); +UINT _tx_block_pool_info_get(TX_BLOCK_POOL *pool_ptr, CHAR **name, ULONG *available_blocks, + ULONG *total_blocks, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BLOCK_POOL **next_pool); +UINT _tx_block_pool_performance_info_get(TX_BLOCK_POOL *pool_ptr, ULONG *allocates, ULONG *releases, + ULONG *suspensions, ULONG *timeouts); +UINT _tx_block_pool_performance_system_info_get(ULONG *allocates, ULONG *releases, + ULONG *suspensions, ULONG *timeouts); +UINT _tx_block_pool_prioritize(TX_BLOCK_POOL *pool_ptr); +UINT _tx_block_release(VOID *block_ptr); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_block_allocate(TX_BLOCK_POOL *pool_ptr, VOID **block_ptr, ULONG wait_option); +UINT _txe_block_pool_create(TX_BLOCK_POOL *pool_ptr, CHAR *name_ptr, ULONG block_size, + VOID *pool_start, ULONG pool_size, UINT pool_control_block_size); +UINT _txe_block_pool_delete(TX_BLOCK_POOL *pool_ptr); +UINT _txe_block_pool_info_get(TX_BLOCK_POOL *pool_ptr, CHAR **name, ULONG *available_blocks, + ULONG *total_blocks, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BLOCK_POOL **next_pool); +UINT _txe_block_pool_prioritize(TX_BLOCK_POOL *pool_ptr); +UINT _txe_block_release(VOID *block_ptr); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_block_allocate(TX_BLOCK_POOL *pool_ptr, VOID **block_ptr, ULONG wait_option); +UINT _txr_block_pool_create(TX_BLOCK_POOL *pool_ptr, CHAR *name_ptr, ULONG block_size, + VOID *pool_start, ULONG pool_size, UINT pool_control_block_size); +UINT _txr_block_pool_delete(TX_BLOCK_POOL *pool_ptr); +UINT _txr_block_pool_info_get(TX_BLOCK_POOL *pool_ptr, CHAR **name, ULONG *available_blocks, + ULONG *total_blocks, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BLOCK_POOL **next_pool); +UINT _txr_block_pool_prioritize(TX_BLOCK_POOL *pool_ptr); +UINT _txr_block_release(VOID *block_ptr); +#endif + + +/* Define byte memory pool management function prototypes. */ + +UINT _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size, + ULONG wait_option); +UINT _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, + ULONG pool_size); +UINT _tx_byte_pool_delete(TX_BYTE_POOL *pool_ptr); +UINT _tx_byte_pool_info_get(TX_BYTE_POOL *pool_ptr, CHAR **name, ULONG *available_bytes, + ULONG *fragments, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BYTE_POOL **next_pool); +UINT _tx_byte_pool_performance_info_get(TX_BYTE_POOL *pool_ptr, ULONG *allocates, ULONG *releases, + ULONG *fragments_searched, ULONG *merges, ULONG *splits, ULONG *suspensions, ULONG *timeouts); +UINT _tx_byte_pool_performance_system_info_get(ULONG *allocates, ULONG *releases, + ULONG *fragments_searched, ULONG *merges, ULONG *splits, ULONG *suspensions, ULONG *timeouts); +UINT _tx_byte_pool_prioritize(TX_BYTE_POOL *pool_ptr); +UINT _tx_byte_release(VOID *memory_ptr); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size, + ULONG wait_option); +UINT _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, + ULONG pool_size, UINT pool_control_block_size); +UINT _txe_byte_pool_delete(TX_BYTE_POOL *pool_ptr); +UINT _txe_byte_pool_info_get(TX_BYTE_POOL *pool_ptr, CHAR **name, ULONG *available_bytes, + ULONG *fragments, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BYTE_POOL **next_pool); +UINT _txe_byte_pool_prioritize(TX_BYTE_POOL *pool_ptr); +UINT _txe_byte_release(VOID *memory_ptr); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size, + ULONG wait_option); +UINT _txr_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, + ULONG pool_size, UINT pool_control_block_size); +UINT _txr_byte_pool_delete(TX_BYTE_POOL *pool_ptr); +UINT _txr_byte_pool_info_get(TX_BYTE_POOL *pool_ptr, CHAR **name, ULONG *available_bytes, + ULONG *fragments, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BYTE_POOL **next_pool); +UINT _txr_byte_pool_prioritize(TX_BYTE_POOL *pool_ptr); +UINT _txr_byte_release(VOID *memory_ptr); +#endif + + +/* Define event flags management function prototypes. */ + +UINT _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr); +UINT _tx_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr); +UINT _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags, + UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option); +UINT _tx_event_flags_info_get(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR **name, ULONG *current_flags, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_EVENT_FLAGS_GROUP **next_group); +UINT _tx_event_flags_performance_info_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG *sets, ULONG *gets, + ULONG *suspensions, ULONG *timeouts); +UINT _tx_event_flags_performance_system_info_get(ULONG *sets, ULONG *gets, + ULONG *suspensions, ULONG *timeouts); +UINT _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, + UINT set_option); +UINT _tx_event_flags_set_notify(TX_EVENT_FLAGS_GROUP *group_ptr, VOID (*events_set_notify)(TX_EVENT_FLAGS_GROUP *notify_group_ptr)); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size); +UINT _txe_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr); +UINT _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags, + UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option); +UINT _txe_event_flags_info_get(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR **name, ULONG *current_flags, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_EVENT_FLAGS_GROUP **next_group); +UINT _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, + UINT set_option); +UINT _txe_event_flags_set_notify(TX_EVENT_FLAGS_GROUP *group_ptr, VOID (*events_set_notify)(TX_EVENT_FLAGS_GROUP *notify_group_ptr)); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size); +UINT _txr_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr); +UINT _txr_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags, + UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option); +UINT _txr_event_flags_info_get(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR **name, ULONG *current_flags, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_EVENT_FLAGS_GROUP **next_group); +UINT _txr_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, + UINT set_option); +UINT _txr_event_flags_set_notify(TX_EVENT_FLAGS_GROUP *group_ptr, VOID (*events_set_notify)(TX_EVENT_FLAGS_GROUP *notify_group_ptr)); +#endif + + +/* Define initialization function prototypes. */ + +VOID _tx_initialize_kernel_enter(VOID); + + +/* Define mutex management function prototypes. */ + +UINT _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit); +UINT _tx_mutex_delete(TX_MUTEX *mutex_ptr); +UINT _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option); +UINT _tx_mutex_info_get(TX_MUTEX *mutex_ptr, CHAR **name, ULONG *count, TX_THREAD **owner, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_MUTEX **next_mutex); +UINT _tx_mutex_performance_info_get(TX_MUTEX *mutex_ptr, ULONG *puts, ULONG *gets, + ULONG *suspensions, ULONG *timeouts, ULONG *inversions, ULONG *inheritances); +UINT _tx_mutex_performance_system_info_get(ULONG *puts, ULONG *gets, ULONG *suspensions, ULONG *timeouts, + ULONG *inversions, ULONG *inheritances); +UINT _tx_mutex_prioritize(TX_MUTEX *mutex_ptr); +UINT _tx_mutex_put(TX_MUTEX *mutex_ptr); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size); +UINT _txe_mutex_delete(TX_MUTEX *mutex_ptr); +UINT _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option); +UINT _txe_mutex_info_get(TX_MUTEX *mutex_ptr, CHAR **name, ULONG *count, TX_THREAD **owner, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_MUTEX **next_mutex); +UINT _txe_mutex_prioritize(TX_MUTEX *mutex_ptr); +UINT _txe_mutex_put(TX_MUTEX *mutex_ptr); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size); +UINT _txr_mutex_delete(TX_MUTEX *mutex_ptr); +UINT _txr_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option); +UINT _txr_mutex_info_get(TX_MUTEX *mutex_ptr, CHAR **name, ULONG *count, TX_THREAD **owner, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_MUTEX **next_mutex); +UINT _txr_mutex_prioritize(TX_MUTEX *mutex_ptr); +UINT _txr_mutex_put(TX_MUTEX *mutex_ptr); +#endif + + +/* Define queue management function prototypes. */ + +UINT _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size); +UINT _tx_queue_delete(TX_QUEUE *queue_ptr); +UINT _tx_queue_flush(TX_QUEUE *queue_ptr); +UINT _tx_queue_info_get(TX_QUEUE *queue_ptr, CHAR **name, ULONG *enqueued, ULONG *available_storage, + TX_THREAD **first_suspended, ULONG *suspended_count, TX_QUEUE **next_queue); +UINT _tx_queue_performance_info_get(TX_QUEUE *queue_ptr, ULONG *messages_sent, ULONG *messages_received, + ULONG *empty_suspensions, ULONG *full_suspensions, ULONG *full_errors, ULONG *timeouts); +UINT _tx_queue_performance_system_info_get(ULONG *messages_sent, ULONG *messages_received, + ULONG *empty_suspensions, ULONG *full_suspensions, ULONG *full_errors, ULONG *timeouts); +UINT _tx_queue_prioritize(TX_QUEUE *queue_ptr); +UINT _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option); +UINT _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option); +UINT _tx_queue_send_notify(TX_QUEUE *queue_ptr, VOID (*queue_send_notify)(TX_QUEUE *notify_queue_ptr)); +UINT _tx_queue_front_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size, UINT queue_control_block_size); +UINT _txe_queue_delete(TX_QUEUE *queue_ptr); +UINT _txe_queue_flush(TX_QUEUE *queue_ptr); +UINT _txe_queue_info_get(TX_QUEUE *queue_ptr, CHAR **name, ULONG *enqueued, ULONG *available_storage, + TX_THREAD **first_suspended, ULONG *suspended_count, TX_QUEUE **next_queue); +UINT _txe_queue_prioritize(TX_QUEUE *queue_ptr); +UINT _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option); +UINT _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option); +UINT _txe_queue_send_notify(TX_QUEUE *queue_ptr, VOID (*queue_send_notify)(TX_QUEUE *notify_queue_ptr)); +UINT _txe_queue_front_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size, UINT queue_control_block_size); +UINT _txr_queue_delete(TX_QUEUE *queue_ptr); +UINT _txr_queue_flush(TX_QUEUE *queue_ptr); +UINT _txr_queue_info_get(TX_QUEUE *queue_ptr, CHAR **name, ULONG *enqueued, ULONG *available_storage, + TX_THREAD **first_suspended, ULONG *suspended_count, TX_QUEUE **next_queue); +UINT _txr_queue_prioritize(TX_QUEUE *queue_ptr); +UINT _txr_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option); +UINT _txr_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option); +UINT _txr_queue_send_notify(TX_QUEUE *queue_ptr, VOID (*queue_send_notify)(TX_QUEUE *notify_queue_ptr)); +UINT _txr_queue_front_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option); +#endif + + +/* Define semaphore management function prototypes. */ + +UINT _tx_semaphore_ceiling_put(TX_SEMAPHORE *semaphore_ptr, ULONG ceiling); +UINT _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count); +UINT _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr); +UINT _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option); +UINT _tx_semaphore_info_get(TX_SEMAPHORE *semaphore_ptr, CHAR **name, ULONG *current_value, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_SEMAPHORE **next_semaphore); +UINT _tx_semaphore_performance_info_get(TX_SEMAPHORE *semaphore_ptr, ULONG *puts, ULONG *gets, + ULONG *suspensions, ULONG *timeouts); +UINT _tx_semaphore_performance_system_info_get(ULONG *puts, ULONG *gets, ULONG *suspensions, ULONG *timeouts); +UINT _tx_semaphore_prioritize(TX_SEMAPHORE *semaphore_ptr); +UINT _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr); +UINT _tx_semaphore_put_notify(TX_SEMAPHORE *semaphore_ptr, VOID (*semaphore_put_notify)(TX_SEMAPHORE *notify_semaphore_ptr)); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_semaphore_ceiling_put(TX_SEMAPHORE *semaphore_ptr, ULONG ceiling); +UINT _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size); +UINT _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr); +UINT _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option); +UINT _txe_semaphore_info_get(TX_SEMAPHORE *semaphore_ptr, CHAR **name, ULONG *current_value, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_SEMAPHORE **next_semaphore); +UINT _txe_semaphore_prioritize(TX_SEMAPHORE *semaphore_ptr); +UINT _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr); +UINT _txe_semaphore_put_notify(TX_SEMAPHORE *semaphore_ptr, VOID (*semaphore_put_notify)(TX_SEMAPHORE *notify_semaphore_ptr)); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_semaphore_ceiling_put(TX_SEMAPHORE *semaphore_ptr, ULONG ceiling); +UINT _txr_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size); +UINT _txr_semaphore_delete(TX_SEMAPHORE *semaphore_ptr); +UINT _txr_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option); +UINT _txr_semaphore_info_get(TX_SEMAPHORE *semaphore_ptr, CHAR **name, ULONG *current_value, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_SEMAPHORE **next_semaphore); +UINT _txr_semaphore_prioritize(TX_SEMAPHORE *semaphore_ptr); +UINT _txr_semaphore_put(TX_SEMAPHORE *semaphore_ptr); +UINT _txr_semaphore_put_notify(TX_SEMAPHORE *semaphore_ptr, VOID (*semaphore_put_notify)(TX_SEMAPHORE *notify_semaphore_ptr)); +#endif + + +/* Define thread control function prototypes. */ + +VOID _tx_thread_context_save(VOID); +VOID _tx_thread_context_restore(VOID); +UINT _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, + VOID (*entry_function)(ULONG entry_input), ULONG entry_input, + VOID *stack_start, ULONG stack_size, + UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start); +UINT _tx_thread_delete(TX_THREAD *thread_ptr); +UINT _tx_thread_entry_exit_notify(TX_THREAD *thread_ptr, VOID (*thread_entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type)); +TX_THREAD *_tx_thread_identify(VOID); +UINT _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count, + UINT *priority, UINT *preemption_threshold, ULONG *time_slice, + TX_THREAD **next_thread, TX_THREAD **next_suspended_thread); +UINT _tx_thread_interrupt_control(UINT new_posture); +UINT _tx_thread_performance_info_get(TX_THREAD *thread_ptr, ULONG *resumptions, ULONG *suspensions, + ULONG *solicited_preemptions, ULONG *interrupt_preemptions, ULONG *priority_inversions, + ULONG *time_slices, ULONG *relinquishes, ULONG *timeouts, ULONG *wait_aborts, TX_THREAD **last_preempted_by); +UINT _tx_thread_performance_system_info_get(ULONG *resumptions, ULONG *suspensions, + ULONG *solicited_preemptions, ULONG *interrupt_preemptions, ULONG *priority_inversions, + ULONG *time_slices, ULONG *relinquishes, ULONG *timeouts, ULONG *wait_aborts, + ULONG *non_idle_returns, ULONG *idle_returns); +UINT _tx_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, + UINT *old_threshold); +UINT _tx_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, + UINT *old_priority); +VOID _tx_thread_relinquish(VOID); +UINT _tx_thread_reset(TX_THREAD *thread_ptr); +UINT _tx_thread_resume(TX_THREAD *thread_ptr); +UINT _tx_thread_sleep(ULONG timer_ticks); +UINT _tx_thread_stack_error_notify(VOID (*stack_error_handler)(TX_THREAD *thread_ptr)); +UINT _tx_thread_suspend(TX_THREAD *thread_ptr); +UINT _tx_thread_terminate(TX_THREAD *thread_ptr); +UINT _tx_thread_time_slice_change(TX_THREAD *thread_ptr, ULONG new_time_slice, ULONG *old_time_slice); +UINT _tx_thread_wait_abort(TX_THREAD *thread_ptr); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, + VOID (*entry_function)(ULONG entry_input), ULONG entry_input, + VOID *stack_start, ULONG stack_size, + UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start, UINT thread_control_block_size); +UINT _txe_thread_delete(TX_THREAD *thread_ptr); +UINT _txe_thread_entry_exit_notify(TX_THREAD *thread_ptr, VOID (*thread_entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type)); +UINT _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count, + UINT *priority, UINT *preemption_threshold, ULONG *time_slice, + TX_THREAD **next_thread, TX_THREAD **next_suspended_thread); +UINT _txe_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, + UINT *old_threshold); +UINT _txe_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, + UINT *old_priority); +VOID _txe_thread_relinquish(VOID); +UINT _txe_thread_reset(TX_THREAD *thread_ptr); +UINT _txe_thread_resume(TX_THREAD *thread_ptr); +UINT _txe_thread_suspend(TX_THREAD *thread_ptr); +UINT _txe_thread_terminate(TX_THREAD *thread_ptr); +UINT _txe_thread_time_slice_change(TX_THREAD *thread_ptr, ULONG new_time_slice, ULONG *old_time_slice); +UINT _txe_thread_wait_abort(TX_THREAD *thread_ptr); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, + VOID (*entry_function)(ULONG entry_input), ULONG entry_input, + VOID *stack_start, ULONG stack_size, + UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start, UINT thread_control_block_size); +UINT _txr_thread_delete(TX_THREAD *thread_ptr); +UINT _txr_thread_entry_exit_notify(TX_THREAD *thread_ptr, VOID (*thread_entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type)); +UINT _txr_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count, + UINT *priority, UINT *preemption_threshold, ULONG *time_slice, + TX_THREAD **next_thread, TX_THREAD **next_suspended_thread); +UINT _txr_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, + UINT *old_threshold); +UINT _txr_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, + UINT *old_priority); +UINT _txr_thread_reset(TX_THREAD *thread_ptr); +UINT _txr_thread_resume(TX_THREAD *thread_ptr); +UINT _txr_thread_suspend(TX_THREAD *thread_ptr); +UINT _txr_thread_terminate(TX_THREAD *thread_ptr); +UINT _txr_thread_time_slice_change(TX_THREAD *thread_ptr, ULONG new_time_slice, ULONG *old_time_slice); +UINT _txr_thread_wait_abort(TX_THREAD *thread_ptr); +#endif + + +/* Define timer management function prototypes. */ + +UINT _tx_timer_activate(TX_TIMER *timer_ptr); +UINT _tx_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks); +UINT _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr, + VOID (*expiration_function)(ULONG input), ULONG expiration_input, + ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate); +UINT _tx_timer_deactivate(TX_TIMER *timer_ptr); +UINT _tx_timer_delete(TX_TIMER *timer_ptr); +UINT _tx_timer_info_get(TX_TIMER *timer_ptr, CHAR **name, UINT *active, ULONG *remaining_ticks, + ULONG *reschedule_ticks, TX_TIMER **next_timer); +UINT _tx_timer_performance_info_get(TX_TIMER *timer_ptr, ULONG *activates, ULONG *reactivates, + ULONG *deactivates, ULONG *expirations, ULONG *expiration_adjusts); +UINT _tx_timer_performance_system_info_get(ULONG *activates, ULONG *reactivates, + ULONG *deactivates, ULONG *expirations, ULONG *expiration_adjusts); + +ULONG _tx_time_get(VOID); +VOID _tx_time_set(ULONG new_time); + + +/* Define error checking shells for API services. These are only referenced by the + application. */ + +UINT _txe_timer_activate(TX_TIMER *timer_ptr); +UINT _txe_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks); +UINT _txe_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr, + VOID (*expiration_function)(ULONG input), ULONG expiration_input, + ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size); +UINT _txe_timer_deactivate(TX_TIMER *timer_ptr); +UINT _txe_timer_delete(TX_TIMER *timer_ptr); +UINT _txe_timer_info_get(TX_TIMER *timer_ptr, CHAR **name, UINT *active, ULONG *remaining_ticks, + ULONG *reschedule_ticks, TX_TIMER **next_timer); +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING +UINT _txr_timer_activate(TX_TIMER *timer_ptr); +UINT _txr_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks); +UINT _txr_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr, + VOID (*expiration_function)(ULONG input), ULONG expiration_input, + ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size); +UINT _txr_timer_deactivate(TX_TIMER *timer_ptr); +UINT _txr_timer_delete(TX_TIMER *timer_ptr); +UINT _txr_timer_info_get(TX_TIMER *timer_ptr, CHAR **name, UINT *active, ULONG *remaining_ticks, + ULONG *reschedule_ticks, TX_TIMER **next_timer); +#endif + + +/* Define trace API function prototypes. */ + +UINT _tx_trace_enable(VOID *trace_buffer_start, ULONG trace_buffer_size, ULONG registry_entries); +UINT _tx_trace_event_filter(ULONG event_filter_bits); +UINT _tx_trace_event_unfilter(ULONG event_unfilter_bits); +UINT _tx_trace_disable(VOID); +VOID _tx_trace_isr_enter_insert(ULONG isr_id); +VOID _tx_trace_isr_exit_insert(ULONG isr_id); +UINT _tx_trace_buffer_full_notify(VOID (*full_buffer_callback)(VOID *buffer)); +UINT _tx_trace_user_event_insert(ULONG event_id, ULONG info_field_1, ULONG info_field_2, ULONG info_field_3, ULONG info_field_4); +UINT _tx_trace_interrupt_control(UINT new_posture); + + +/* Add a default macro that can be re-defined in tx_port.h to add default processing when a thread starts. Common usage + would be for enabling floating point for a thread by default, however, the additional processing could be anything + defined in tx_port.h. */ + +#ifndef TX_THREAD_STARTED_EXTENSION +#define TX_THREAD_STARTED_EXTENSION(thread_ptr) +#endif + + +/* Add a default macro that can be re-defined in tx_port.h to add processing to the thread stack analyze function. + By default, this is simply defined as whitespace. */ + +#ifndef TX_THREAD_STACK_ANALYZE_EXTENSION +#define TX_THREAD_STACK_ANALYZE_EXTENSION +#endif + + +/* Add a default macro that can be re-defined in tx_port.h to add processing to the initialize kernel enter function. + By default, this is simply defined as whitespace. */ + +#ifndef TX_INITIALIZE_KERNEL_ENTER_EXTENSION +#define TX_INITIALIZE_KERNEL_ENTER_EXTENSION +#endif + + +/* Check for MISRA compliance requirements. */ + +#ifdef TX_MISRA_ENABLE + + +/* Define MISRA-specific routines. */ + +VOID _tx_misra_memset(VOID *ptr, UINT value, UINT size); +UCHAR *_tx_misra_uchar_pointer_add(UCHAR *ptr, ULONG amount); +UCHAR *_tx_misra_uchar_pointer_sub(UCHAR *ptr, ULONG amount); +ULONG _tx_misra_uchar_pointer_dif(UCHAR *ptr1, UCHAR *ptr2); +ULONG _tx_misra_pointer_to_ulong_convert(VOID *ptr); +ULONG *_tx_misra_ulong_pointer_add(ULONG *ptr, ULONG amount); +ULONG *_tx_misra_ulong_pointer_sub(ULONG *ptr, ULONG amount); +ULONG _tx_misra_ulong_pointer_dif(ULONG *ptr1, ULONG *ptr2); +VOID *_tx_misra_ulong_to_pointer_convert(ULONG input); +VOID _tx_misra_message_copy(ULONG **source, ULONG **destination, UINT size); +ULONG _tx_misra_timer_pointer_dif(TX_TIMER_INTERNAL **ptr1, TX_TIMER_INTERNAL **ptr2); +TX_TIMER_INTERNAL **_tx_misra_timer_pointer_add(TX_TIMER_INTERNAL **ptr1, ULONG size); +VOID _tx_misra_user_timer_pointer_get(TX_TIMER_INTERNAL *internal_timer, TX_TIMER **user_timer); +VOID _tx_misra_thread_stack_check(TX_THREAD *thread_ptr, VOID **highest_stack); +VOID _tx_misra_trace_event_insert(ULONG event_id, VOID *info_field_1, ULONG info_field_2, ULONG info_field_3, ULONG info_field_4, ULONG filter, ULONG time_stamp); +UINT _tx_misra_always_true(void); +UCHAR **_tx_misra_indirect_void_to_uchar_pointer_convert(VOID **pointer); +UCHAR **_tx_misra_uchar_to_indirect_uchar_pointer_convert(UCHAR *pointer); +UCHAR *_tx_misra_block_pool_to_uchar_pointer_convert(TX_BLOCK_POOL *pool); +TX_BLOCK_POOL *_tx_misra_void_to_block_pool_pointer_convert(VOID *pointer); +UCHAR *_tx_misra_void_to_uchar_pointer_convert(VOID *pointer); +TX_BLOCK_POOL *_tx_misra_uchar_to_block_pool_pointer_convert(UCHAR *pointer); +UCHAR **_tx_misra_void_to_indirect_uchar_pointer_convert(VOID *pointer); +TX_BYTE_POOL *_tx_misra_void_to_byte_pool_pointer_convert(VOID *pointer); +UCHAR *_tx_misra_byte_pool_to_uchar_pointer_convert(TX_BYTE_POOL *pool); +ALIGN_TYPE *_tx_misra_uchar_to_align_type_pointer_convert(UCHAR *pointer); +TX_BYTE_POOL **_tx_misra_uchar_to_indirect_byte_pool_pointer_convert(UCHAR *pointer); +TX_EVENT_FLAGS_GROUP *_tx_misra_void_to_event_flags_pointer_convert(VOID *pointer); +ULONG *_tx_misra_void_to_ulong_pointer_convert(VOID *pointer); +TX_MUTEX *_tx_misra_void_to_mutex_pointer_convert(VOID *pointer); +UINT _tx_misra_status_get(UINT status); +TX_QUEUE *_tx_misra_void_to_queue_pointer_convert(VOID *pointer); +TX_SEMAPHORE *_tx_misra_void_to_semaphore_pointer_convert(VOID *pointer); +VOID *_tx_misra_uchar_to_void_pointer_convert(UCHAR *pointer); +TX_THREAD *_tx_misra_ulong_to_thread_pointer_convert(ULONG value); +VOID *_tx_misra_timer_indirect_to_void_pointer_convert(TX_TIMER_INTERNAL **pointer); +CHAR *_tx_misra_const_char_to_char_pointer_convert(const char *pointer); +TX_THREAD *_tx_misra_void_to_thread_pointer_convert(VOID *pointer); +UCHAR *_tx_misra_char_to_uchar_pointer_convert(CHAR *pointer); +VOID _tx_misra_event_flags_group_not_used(TX_EVENT_FLAGS_GROUP *group_ptr); +VOID _tx_misra_event_flags_set_notify_not_used(VOID (*events_set_notify)(TX_EVENT_FLAGS_GROUP *notify_group_ptr)); +VOID _tx_misra_queue_not_used(TX_QUEUE *queue_ptr); +VOID _tx_misra_queue_send_notify_not_used(VOID (*queue_send_notify)(TX_QUEUE *notify_queue_ptr)); +VOID _tx_misra_semaphore_not_used(TX_SEMAPHORE *semaphore_ptr); +VOID _tx_misra_semaphore_put_notify_not_used(VOID (*semaphore_put_notify)(TX_SEMAPHORE *notify_semaphore_ptr)); +VOID _tx_misra_thread_not_used(TX_THREAD *thread_ptr); +VOID _tx_misra_thread_entry_exit_notify_not_used(VOID (*thread_entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT id)); + +#define TX_MEMSET(a,b,c) _tx_misra_memset((a), (UINT) (b), (UINT) (c)) +#define TX_UCHAR_POINTER_ADD(a,b) _tx_misra_uchar_pointer_add((UCHAR *) (a), (ULONG) (b)) +#define TX_UCHAR_POINTER_SUB(a,b) _tx_misra_uchar_pointer_sub((UCHAR *) (a), (ULONG) (b)) +#define TX_UCHAR_POINTER_DIF(a,b) _tx_misra_uchar_pointer_dif((UCHAR *) (a), (UCHAR *) (b)) +#define TX_ULONG_POINTER_ADD(a,b) _tx_misra_ulong_pointer_add((ULONG *) (a), (ULONG) (b)) +#define TX_ULONG_POINTER_SUB(a,b) _tx_misra_ulong_pointer_sub((ULONG *) (a), (ULONG) (b)) +#define TX_ULONG_POINTER_DIF(a,b) _tx_misra_ulong_pointer_dif((ULONG *) (a), (ULONG *) (b)) +#define TX_POINTER_TO_ULONG_CONVERT(a) _tx_misra_pointer_to_ulong_convert((VOID *) (a)) +#define TX_ULONG_TO_POINTER_CONVERT(a) _tx_misra_ulong_to_pointer_convert((ULONG) (a)) +#define TX_QUEUE_MESSAGE_COPY(s,d,z) _tx_misra_message_copy(&(s), &(d), (z)); +#define TX_TIMER_POINTER_DIF(a,b) _tx_misra_timer_pointer_dif((TX_TIMER_INTERNAL **) (a), (TX_TIMER_INTERNAL **) (b)) +#define TX_TIMER_POINTER_ADD(a,b) _tx_misra_timer_pointer_add((TX_TIMER_INTERNAL **) (a), (ULONG) (b)) +#define TX_USER_TIMER_POINTER_GET(a,b) _tx_misra_user_timer_pointer_get((TX_TIMER_INTERNAL *) (a), (TX_TIMER **) &(b)); +#define TX_THREAD_STACK_CHECK(a) _tx_misra_thread_stack_check((a), &((a)->tx_thread_stack_highest_ptr)); +#ifdef TX_ENABLE_EVENT_TRACE +#define TX_TRACE_IN_LINE_INSERT(i,a,b,c,d,e) _tx_misra_trace_event_insert((ULONG) (i), (VOID *) (a), (ULONG) (b), (ULONG) (c), (ULONG) (d), (ULONG) (e), ((ULONG) TX_TRACE_TIME_SOURCE)); +#endif +#define TX_LOOP_FOREVER (_tx_misra_always_true() == TX_TRUE) +#define TX_INDIRECT_VOID_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_indirect_void_to_uchar_pointer_convert((a)) +#define TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(a) _tx_misra_uchar_to_indirect_uchar_pointer_convert((a)) +#define TX_BLOCK_POOL_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_block_pool_to_uchar_pointer_convert((a)) +#define TX_VOID_TO_BLOCK_POOL_POINTER_CONVERT(a) _tx_misra_void_to_block_pool_pointer_convert((a)) +#define TX_VOID_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_void_to_uchar_pointer_convert((a)) +#define TX_UCHAR_TO_BLOCK_POOL_POINTER_CONVERT(a) _tx_misra_uchar_to_block_pool_pointer_convert((a)) +#define TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(a) _tx_misra_void_to_indirect_uchar_pointer_convert((a)) +#define TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(a) _tx_misra_void_to_byte_pool_pointer_convert((a)) +#define TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_byte_pool_to_uchar_pointer_convert((a)) +#define TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(a) _tx_misra_uchar_to_align_type_pointer_convert((a)) +#define TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(a) _tx_misra_uchar_to_indirect_byte_pool_pointer_convert((a)) +#define TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(a) _tx_misra_void_to_event_flags_pointer_convert((a)) +#define TX_VOID_TO_ULONG_POINTER_CONVERT(a) _tx_misra_void_to_ulong_pointer_convert((a)) +#define TX_VOID_TO_MUTEX_POINTER_CONVERT(a) _tx_misra_void_to_mutex_pointer_convert((a)) +#define TX_MUTEX_PRIORITIZE_MISRA_EXTENSION(a) _tx_misra_status_get((a)) +#define TX_VOID_TO_QUEUE_POINTER_CONVERT(a) _tx_misra_void_to_queue_pointer_convert((a)) +#define TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(a) _tx_misra_void_to_semaphore_pointer_convert((a)) +#define TX_UCHAR_TO_VOID_POINTER_CONVERT(a) _tx_misra_uchar_to_void_pointer_convert((a)) +#define TX_ULONG_TO_THREAD_POINTER_CONVERT(a) _tx_misra_ulong_to_thread_pointer_convert((a)) +#define TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(a) _tx_misra_timer_indirect_to_void_pointer_convert((a)) +#ifndef TX_TIMER_INITIALIZE_EXTENSION +#define TX_TIMER_INITIALIZE_EXTENSION(a) status = _tx_misra_status_get((a)); +#endif +#define TX_CONST_CHAR_TO_CHAR_POINTER_CONVERT(a) _tx_misra_const_char_to_char_pointer_convert((a)) +#define TX_VOID_TO_THREAD_POINTER_CONVERT(a) _tx_misra_void_to_thread_pointer_convert((a)) +#define TX_CHAR_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_char_to_uchar_pointer_convert((a)) +#define TX_EVENT_FLAGS_GROUP_NOT_USED(a) _tx_misra_event_flags_group_not_used((a)) +#define TX_EVENT_FLAGS_SET_NOTIFY_NOT_USED(a) _tx_misra_event_flags_set_notify_not_used((a)) +#define TX_QUEUE_NOT_USED(a) _tx_misra_queue_not_used((a)) +#define TX_QUEUE_SEND_NOTIFY_NOT_USED(a) _tx_misra_queue_send_notify_not_used((a)) +#define TX_SEMAPHORE_NOT_USED(a) _tx_misra_semaphore_not_used((a)) +#define TX_SEMAPHORE_PUT_NOTIFY_NOT_USED(a) _tx_misra_semaphore_put_notify_not_used((a)) +#define TX_THREAD_NOT_USED(a) _tx_misra_thread_not_used((a)) +#define TX_THREAD_ENTRY_EXIT_NOTIFY_NOT_USED(a) _tx_misra_thread_entry_exit_notify_not_used((a)) + +#else + +/* Define the TX_MEMSET macro to the standard library function, if not already defined. */ + +#ifndef TX_MEMSET +#define TX_MEMSET(a,b,c) memset((a),(b),(c)) +#endif + +#define TX_UCHAR_POINTER_ADD(a,b) (((UCHAR *) (a)) + ((UINT) (b))) +#define TX_UCHAR_POINTER_SUB(a,b) (((UCHAR *) (a)) - ((UINT) (b))) +#define TX_UCHAR_POINTER_DIF(a,b) ((ULONG)(((UCHAR *) (a)) - ((UCHAR *) (b)))) +#define TX_ULONG_POINTER_ADD(a,b) (((ULONG *) (a)) + ((UINT) (b))) +#define TX_ULONG_POINTER_SUB(a,b) (((ULONG *) (a)) - ((UINT) (b))) +#define TX_ULONG_POINTER_DIF(a,b) ((ULONG)(((ULONG *) (a)) - ((ULONG *) (b)))) +#define TX_POINTER_TO_ULONG_CONVERT(a) ((ULONG) ((VOID *) (a))) +#define TX_ULONG_TO_POINTER_CONVERT(a) ((VOID *) ((ULONG) (a))) +#define TX_POINTER_TO_ALIGN_TYPE_CONVERT(a) ((ALIGN_TYPE) ((VOID *) (a))) +#define TX_ALIGN_TYPE_TO_POINTER_CONVERT(a) ((VOID *) ((ALIGN_TYPE) (a))) +#define TX_TIMER_POINTER_DIF(a,b) ((ULONG)(((TX_TIMER_INTERNAL **) (a)) - ((TX_TIMER_INTERNAL **) (b)))) +#define TX_TIMER_POINTER_ADD(a,b) (((TX_TIMER_INTERNAL **) (a)) + ((ULONG) (b))) +#define TX_USER_TIMER_POINTER_GET(a,b) { \ + UCHAR *working_ptr; \ + working_ptr = (UCHAR *) (a); \ + (b) = (TX_TIMER *) working_ptr; \ + working_ptr = working_ptr - (((UCHAR *) &(b) -> tx_timer_internal) - ((UCHAR *) &(b) -> tx_timer_id)); \ + (b) = (TX_TIMER *) working_ptr; \ + } +#define TX_LOOP_FOREVER ((UINT) 1) +#define TX_INDIRECT_VOID_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR **) ((VOID *) (a))) +#define TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(a) ((UCHAR **) ((VOID *) (a))) +#define TX_BLOCK_POOL_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR *) ((VOID *) (a))) +#define TX_VOID_TO_BLOCK_POOL_POINTER_CONVERT(a) ((TX_BLOCK_POOL *) ((VOID *) (a))) +#define TX_VOID_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR *) ((VOID *) (a))) +#define TX_UCHAR_TO_BLOCK_POOL_POINTER_CONVERT(a) ((TX_BLOCK_POOL *) ((VOID *) (a))) +#define TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(a) ((UCHAR **) ((VOID *) (a))) +#define TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(a) ((TX_BYTE_POOL *) ((VOID *) (a))) +#define TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR *) ((VOID *) (a))) +#ifndef TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT +#define TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(a) ((ALIGN_TYPE *) ((VOID *) (a))) +#endif +#define TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(a) ((TX_BYTE_POOL **) ((VOID *) (a))) +#define TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(a) ((TX_EVENT_FLAGS_GROUP *) ((VOID *) (a))) +#define TX_VOID_TO_ULONG_POINTER_CONVERT(a) ((ULONG *) ((VOID *) (a))) +#define TX_VOID_TO_MUTEX_POINTER_CONVERT(a) ((TX_MUTEX *) ((VOID *) (a))) +#define TX_VOID_TO_QUEUE_POINTER_CONVERT(a) ((TX_QUEUE *) ((VOID *) (a))) +#define TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(a) ((TX_SEMAPHORE *) ((VOID *) (a))) +#define TX_UCHAR_TO_VOID_POINTER_CONVERT(a) ((VOID *) (a)) +#define TX_ULONG_TO_THREAD_POINTER_CONVERT(a) ((TX_THREAD *) ((VOID *) (a))) +#ifndef TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT +#define TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(a) ((VOID *) (a)) +#endif +#ifndef TX_TIMER_INITIALIZE_EXTENSION +#define TX_TIMER_INITIALIZE_EXTENSION(a) +#endif +#define TX_CONST_CHAR_TO_CHAR_POINTER_CONVERT(a) ((CHAR *) ((VOID *) (a))) +#define TX_VOID_TO_THREAD_POINTER_CONVERT(a) ((TX_THREAD *) ((VOID *) (a))) +#define TX_CHAR_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR *) ((VOID *) (a))) +#ifndef TX_EVENT_FLAGS_GROUP_NOT_USED +#define TX_EVENT_FLAGS_GROUP_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_EVENT_FLAGS_SET_NOTIFY_NOT_USED +#define TX_EVENT_FLAGS_SET_NOTIFY_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_QUEUE_NOT_USED +#define TX_QUEUE_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_QUEUE_SEND_NOTIFY_NOT_USED +#define TX_QUEUE_SEND_NOTIFY_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_SEMAPHORE_NOT_USED +#define TX_SEMAPHORE_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_SEMAPHORE_PUT_NOTIFY_NOT_USED +#define TX_SEMAPHORE_PUT_NOTIFY_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_THREAD_NOT_USED +#define TX_THREAD_NOT_USED(a) ((void)(a)) +#endif +#ifndef TX_THREAD_ENTRY_EXIT_NOTIFY_NOT_USED +#define TX_THREAD_ENTRY_EXIT_NOTIFY_NOT_USED(a) ((void)(a)) +#endif + +#endif + + +/* Determine if there is an tx_api.h extension file to include. */ + +#ifdef TX_THREAD_API_EXTENSION + +/* Yes, bring in the tx_api.h extension file. */ +#include "tx_api_extension.h" + +#endif + + +/* Define safety critical configuration and exception handling. */ + +#ifdef TX_SAFETY_CRITICAL + +/* Ensure the maximum number of priorities is defined in safety critical mode. */ +#ifndef TX_MAX_PRIORITIES +#error "tx_port.h: TX_MAX_PRIORITIES not defined." +#endif + +/* Ensure the maximum number of priorities is a multiple of 32. */ +#if (TX_MAX_PRIORITIES %32) != 0 +#error "tx_port.h: TX_MAX_PRIORITIES must be a multiple of 32." +#endif + +/* Ensure error checking is enabled. */ +#ifdef TX_DISABLE_ERROR_CHECKING +#error "TX_DISABLE_ERROR_CHECKING must not be defined." +#endif + +/* Ensure timer ISR processing is not defined. */ +#ifdef TX_TIMER_PROCESS_IN_ISR +#error "TX_TIMER_PROCESS_IN_ISR must not be defined." +#endif + +/* Ensure timer reactivation in-line is not defined. */ +#ifdef TX_REACTIVATE_INLINE +#error "TX_REACTIVATE_INLINE must not be defined." +#endif + +/* Ensure disable stack filling is not defined. */ +#ifdef TX_DISABLE_STACK_FILLING +#error "TX_DISABLE_STACK_FILLING must not be defined." +#endif + +/* Ensure enable stack checking is not defined. */ +#ifdef TX_ENABLE_STACK_CHECKING +#error "TX_ENABLE_STACK_CHECKING must not be defined." +#endif + +/* Ensure disable preemption-threshold is not defined. */ +#ifdef TX_DISABLE_PREEMPTION_THRESHOLD +#error "TX_DISABLE_PREEMPTION_THRESHOLD must not be defined." +#endif + +/* Ensure disable redundant clearing is not defined. */ +#ifdef TX_DISABLE_REDUNDANT_CLEARING +#error "TX_DISABLE_REDUNDANT_CLEARING must not be defined." +#endif + +/* Ensure no timer is not defined. */ +#ifdef TX_NO_TIMER +#error "TX_NO_TIMER must not be defined." +#endif + +/* Ensure disable notify callbacks is not defined. */ +#ifdef TX_DISABLE_NOTIFY_CALLBACKS +#error "TX_DISABLE_NOTIFY_CALLBACKS must not be defined." +#endif + +/* Ensure in-line thread suspend/resume is not defined. */ +#ifdef TX_INLINE_THREAD_RESUME_SUSPEND +#error "TX_INLINE_THREAD_RESUME_SUSPEND must not be defined." +#endif + +/* Ensure not interruptable is not defined. */ +#ifdef TX_NOT_INTERRUPTABLE +#error "TX_NOT_INTERRUPTABLE must not be defined." +#endif + +/* Ensure event trace enable is not defined. */ +#ifdef TX_ENABLE_EVENT_TRACE +#error "TX_ENABLE_EVENT_TRACE must not be defined." +#endif + +/* Ensure block pool performance info enable is not defined. */ +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO +#error "TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure byte pool performance info enable is not defined. */ +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO +#error "TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure event flag performance info enable is not defined. */ +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO +#error "TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure mutex performance info enable is not defined. */ +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO +#error "TX_MUTEX_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure queue performance info enable is not defined. */ +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO +#error "TX_QUEUE_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure semaphore performance info enable is not defined. */ +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO +#error "TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure thread performance info enable is not defined. */ +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO +#error "TX_THREAD_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + +/* Ensure timer performance info enable is not defined. */ +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO +#error "TX_TIMER_ENABLE_PERFORMANCE_INFO must not be defined." +#endif + + +/* Now define the safety critical exception handler. */ + +VOID _tx_safety_critical_exception_handler(CHAR *file_name, INT line_number, UINT status); + + +#ifndef TX_SAFETY_CRITICAL_EXCEPTION +#define TX_SAFETY_CRITICAL_EXCEPTION(a, b, c) _tx_safety_critical_exception_handler(a, b, c); +#endif + +#ifndef TX_SAFETY_CRITICAL_EXCEPTION_HANDLER +#define TX_SAFETY_CRITICAL_EXCEPTION_HANDLER VOID _tx_safety_critical_exception_handler(CHAR *file_name, INT line_number, UINT status) \ + { \ + while(1) \ + { \ + } \ + } +#endif +#endif + + +#ifdef TX_ENABLE_MULTI_ERROR_CHECKING + +/* Define ThreadX API MULTI run-time error checking function. */ +void __ghs_rnerr(char *errMsg, int stackLevels, int stackTraceDisplay, void *hexVal); + +#endif + +/* Bring in the event logging constants and prototypes. Note that + TX_ENABLE_EVENT_LOGGING must be defined when building the ThreadX + library components in order to enable event logging. */ + +#ifdef TX_ENABLE_EVENT_LOGGING +#include "tx_el.h" +#else +#ifndef TX_SOURCE_CODE +#ifndef TX_MISRA_ENABLE +#define _tx_el_user_event_insert(a,b,c,d,e) +#endif +#endif +#define TX_EL_INITIALIZE +#define TX_EL_THREAD_REGISTER(a) +#define TX_EL_THREAD_UNREGISTER(a) +#define TX_EL_THREAD_STATUS_CHANGE_INSERT(a, b) +#define TX_EL_BYTE_ALLOCATE_INSERT +#define TX_EL_BYTE_POOL_CREATE_INSERT +#define TX_EL_BYTE_POOL_DELETE_INSERT +#define TX_EL_BYTE_RELEASE_INSERT +#define TX_EL_BLOCK_ALLOCATE_INSERT +#define TX_EL_BLOCK_POOL_CREATE_INSERT +#define TX_EL_BLOCK_POOL_DELETE_INSERT +#define TX_EL_BLOCK_RELEASE_INSERT +#define TX_EL_EVENT_FLAGS_CREATE_INSERT +#define TX_EL_EVENT_FLAGS_DELETE_INSERT +#define TX_EL_EVENT_FLAGS_GET_INSERT +#define TX_EL_EVENT_FLAGS_SET_INSERT +#define TX_EL_INTERRUPT_CONTROL_INSERT +#define TX_EL_QUEUE_CREATE_INSERT +#define TX_EL_QUEUE_DELETE_INSERT +#define TX_EL_QUEUE_FLUSH_INSERT +#define TX_EL_QUEUE_RECEIVE_INSERT +#define TX_EL_QUEUE_SEND_INSERT +#define TX_EL_SEMAPHORE_CREATE_INSERT +#define TX_EL_SEMAPHORE_DELETE_INSERT +#define TX_EL_SEMAPHORE_GET_INSERT +#define TX_EL_SEMAPHORE_PUT_INSERT +#define TX_EL_THREAD_CREATE_INSERT +#define TX_EL_THREAD_DELETE_INSERT +#define TX_EL_THREAD_IDENTIFY_INSERT +#define TX_EL_THREAD_PREEMPTION_CHANGE_INSERT +#define TX_EL_THREAD_PRIORITY_CHANGE_INSERT +#define TX_EL_THREAD_RELINQUISH_INSERT +#define TX_EL_THREAD_RESUME_INSERT +#define TX_EL_THREAD_SLEEP_INSERT +#define TX_EL_THREAD_SUSPEND_INSERT +#define TX_EL_THREAD_TERMINATE_INSERT +#define TX_EL_THREAD_TIME_SLICE_CHANGE_INSERT +#define TX_EL_TIME_GET_INSERT +#define TX_EL_TIME_SET_INSERT +#define TX_EL_TIMER_ACTIVATE_INSERT +#define TX_EL_TIMER_CHANGE_INSERT +#define TX_EL_TIMER_CREATE_INSERT +#define TX_EL_TIMER_DEACTIVATE_INSERT +#define TX_EL_TIMER_DELETE_INSERT +#define TX_EL_BLOCK_POOL_INFO_GET_INSERT +#define TX_EL_BLOCK_POOL_PRIORITIZE_INSERT +#define TX_EL_BYTE_POOL_INFO_GET_INSERT +#define TX_EL_BYTE_POOL_PRIORITIZE_INSERT +#define TX_EL_EVENT_FLAGS_INFO_GET_INSERT +#define TX_EL_MUTEX_CREATE_INSERT +#define TX_EL_MUTEX_DELETE_INSERT +#define TX_EL_MUTEX_GET_INSERT +#define TX_EL_MUTEX_INFO_GET_INSERT +#define TX_EL_MUTEX_PRIORITIZE_INSERT +#define TX_EL_MUTEX_PUT_INSERT +#define TX_EL_QUEUE_INFO_GET_INSERT +#define TX_EL_QUEUE_FRONT_SEND_INSERT +#define TX_EL_QUEUE_PRIORITIZE_INSERT +#define TX_EL_SEMAPHORE_INFO_GET_INSERT +#define TX_EL_SEMAPHORE_PRIORITIZE_INSERT +#define TX_EL_THREAD_INFO_GET_INSERT +#define TX_EL_THREAD_WAIT_ABORT_INSERT +#define TX_EL_TIMER_INFO_GET_INSERT +#define TX_EL_BLOCK_POOL_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_BLOCK_POOL_PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_BYTE_POOL_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_BYTE_POOL_PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_EVENT_FLAGS_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_EVENT_FLAGS__PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_EVENT_FLAGS_SET_NOTIFY_INSERT +#define TX_EL_MUTEX_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_MUTEX_PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_QUEUE_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_QUEUE_PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_QUEUE_SEND_NOTIFY_INSERT +#define TX_EL_SEMAPHORE_CEILING_PUT_INSERT +#define TX_EL_SEMAPHORE_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_SEMAPHORE_PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_SEMAPHORE_PUT_NOTIFY_INSERT +#define TX_EL_THREAD_ENTRY_EXIT_NOTIFY_INSERT +#define TX_EL_THREAD_RESET_INSERT +#define TX_EL_THREAD_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_THREAD_PERFORMANCE_SYSTEM_INFO_GET_INSERT +#define TX_EL_THREAD_STACK_ERROR_NOTIFY_INSERT +#define TX_EL_TIMER_PERFORMANCE_INFO_GET_INSERT +#define TX_EL_TIMER_PERFORMANCE_SYSTEM_INFO_GET_INSERT + +#endif + +/* Define the get system state macro. By default, it simply maps to the variable _tx_thread_system_state. */ +/* Note that prior to Azure RTOS 6.1, this symbol was defined in tx_thread.h. */ +#ifndef TX_THREAD_GET_SYSTEM_STATE +#define TX_THREAD_GET_SYSTEM_STATE() _tx_thread_system_state +#endif + + + + +/* Determine if a C++ compiler is being used. If so, complete the standard + C conditional started above. */ +#ifdef __cplusplus + } +#endif + +#endif + diff --git a/Middlewares/ST/threadx/common/inc/tx_block_pool.h b/Middlewares/ST/threadx/common/inc/tx_block_pool.h new file mode 100644 index 0000000..2c3be45 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_block_pool.h @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_block_pool.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX block memory management component, */ +/* including all data types and external references. It is assumed */ +/* that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_BLOCK_POOL_H +#define TX_BLOCK_POOL_H + + +/* Define block memory control specific data definitions. */ + +#define TX_BLOCK_POOL_ID ((ULONG) 0x424C4F43) + + +/* Determine if in-line component initialization is supported by the + caller. */ + +#ifdef TX_INVOKE_INLINE_INITIALIZATION + +/* Yes, in-line initialization is supported, remap the block memory pool + initialization function. */ + +#ifndef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO +#define _tx_block_pool_initialize() \ + _tx_block_pool_created_ptr = TX_NULL; \ + _tx_block_pool_created_count = TX_EMPTY +#else +#define _tx_block_pool_initialize() \ + _tx_block_pool_created_ptr = TX_NULL; \ + _tx_block_pool_created_count = TX_EMPTY; \ + _tx_block_pool_performance_allocate_count = ((ULONG) 0); \ + _tx_block_pool_performance_release_count = ((ULONG) 0); \ + _tx_block_pool_performance_suspension_count = ((ULONG) 0); \ + _tx_block_pool_performance_timeout_count = ((ULONG) 0) +#endif +#define TX_BLOCK_POOL_INIT +#else + +/* No in-line initialization is supported, use standard function call. */ +VOID _tx_block_pool_initialize(VOID); +#endif + + +/* Define internal block memory pool management function prototypes. */ + +VOID _tx_block_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence); + + +/* Block pool management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_BLOCK_POOL_INIT +#define BLOCK_POOL_DECLARE +#else +#define BLOCK_POOL_DECLARE extern +#endif + + +/* Define the head pointer of the created block pool list. */ + +BLOCK_POOL_DECLARE TX_BLOCK_POOL * _tx_block_pool_created_ptr; + + +/* Define the variable that holds the number of created block pools. */ + +BLOCK_POOL_DECLARE ULONG _tx_block_pool_created_count; + + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + +/* Define the total number of block allocates. */ + +BLOCK_POOL_DECLARE ULONG _tx_block_pool_performance_allocate_count; + + +/* Define the total number of block releases. */ + +BLOCK_POOL_DECLARE ULONG _tx_block_pool_performance_release_count; + + +/* Define the total number of block pool suspensions. */ + +BLOCK_POOL_DECLARE ULONG _tx_block_pool_performance_suspension_count; + + +/* Define the total number of block pool timeouts. */ + +BLOCK_POOL_DECLARE ULONG _tx_block_pool_performance_timeout_count; + + +#endif + + +/* Define default post block pool delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_BLOCK_POOL_DELETE_PORT_COMPLETION +#define TX_BLOCK_POOL_DELETE_PORT_COMPLETION(p) +#endif + + +#endif diff --git a/Middlewares/ST/threadx/common/inc/tx_byte_pool.h b/Middlewares/ST/threadx/common/inc/tx_byte_pool.h new file mode 100644 index 0000000..6bcc9c9 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_byte_pool.h @@ -0,0 +1,179 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_byte_pool.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX byte memory management component, */ +/* including all data types and external references. It is assumed */ +/* that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_BYTE_POOL_H +#define TX_BYTE_POOL_H + + +/* Define byte memory control specific data definitions. */ + +#define TX_BYTE_POOL_ID ((ULONG) 0x42595445) + +#ifndef TX_BYTE_BLOCK_FREE +#define TX_BYTE_BLOCK_FREE ((ULONG) 0xFFFFEEEEUL) +#endif + +#ifndef TX_BYTE_BLOCK_MIN +#define TX_BYTE_BLOCK_MIN ((ULONG) 20) +#endif + +#ifndef TX_BYTE_POOL_MIN +#define TX_BYTE_POOL_MIN ((ULONG) 100) +#endif + + +/* Determine if in-line component initialization is supported by the + caller. */ + +#ifdef TX_INVOKE_INLINE_INITIALIZATION + +/* Yes, in-line initialization is supported, remap the byte memory pool + initialization function. */ + +#ifndef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO +#define _tx_byte_pool_initialize() \ + _tx_byte_pool_created_ptr = TX_NULL; \ + _tx_byte_pool_created_count = TX_EMPTY +#else +#define _tx_byte_pool_initialize() \ + _tx_byte_pool_created_ptr = TX_NULL; \ + _tx_byte_pool_created_count = TX_EMPTY; \ + _tx_byte_pool_performance_allocate_count = ((ULONG) 0); \ + _tx_byte_pool_performance_release_count = ((ULONG) 0); \ + _tx_byte_pool_performance_merge_count = ((ULONG) 0); \ + _tx_byte_pool_performance_split_count = ((ULONG) 0); \ + _tx_byte_pool_performance_search_count = ((ULONG) 0); \ + _tx_byte_pool_performance_suspension_count = ((ULONG) 0); \ + _tx_byte_pool_performance_timeout_count = ((ULONG) 0) +#endif +#define TX_BYTE_POOL_INIT +#else + +/* No in-line initialization is supported, use standard function call. */ +VOID _tx_byte_pool_initialize(VOID); +#endif + + +/* Define internal byte memory pool management function prototypes. */ + +UCHAR *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size); +VOID _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence); + + +/* Byte pool management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_BYTE_POOL_INIT +#define BYTE_POOL_DECLARE +#else +#define BYTE_POOL_DECLARE extern +#endif + + +/* Define the head pointer of the created byte pool list. */ + +BYTE_POOL_DECLARE TX_BYTE_POOL * _tx_byte_pool_created_ptr; + + +/* Define the variable that holds the number of created byte pools. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_created_count; + + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + +/* Define the total number of allocates. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_allocate_count; + + +/* Define the total number of releases. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_release_count; + + +/* Define the total number of adjacent memory fragment merges. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_merge_count; + + +/* Define the total number of memory fragment splits. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_split_count; + + +/* Define the total number of memory fragments searched during allocation. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_search_count; + + +/* Define the total number of byte pool suspensions. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_suspension_count; + + +/* Define the total number of byte pool timeouts. */ + +BYTE_POOL_DECLARE ULONG _tx_byte_pool_performance_timeout_count; + + +#endif + + +/* Define default post byte pool delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_BYTE_POOL_DELETE_PORT_COMPLETION +#define TX_BYTE_POOL_DELETE_PORT_COMPLETION(p) +#endif + + +#endif diff --git a/Middlewares/ST/threadx/common/inc/tx_event_flags.h b/Middlewares/ST/threadx/common/inc/tx_event_flags.h new file mode 100644 index 0000000..4406003 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_event_flags.h @@ -0,0 +1,149 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_event_flags.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX event flags management component, */ +/* including all data types and external references. It is assumed */ +/* that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_EVENT_FLAGS_H +#define TX_EVENT_FLAGS_H + + +/* Define event flags control specific data definitions. */ + +#define TX_EVENT_FLAGS_ID ((ULONG) 0x4456444E) +#define TX_EVENT_FLAGS_AND_MASK ((UINT) 0x2) +#define TX_EVENT_FLAGS_CLEAR_MASK ((UINT) 0x1) + + +/* Determine if in-line component initialization is supported by the + caller. */ +#ifdef TX_INVOKE_INLINE_INITIALIZATION + +/* Yes, in-line initialization is supported, remap the event flag initialization + function. */ + +#ifndef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO +#define _tx_event_flags_initialize() \ + _tx_event_flags_created_ptr = TX_NULL; \ + _tx_event_flags_created_count = TX_EMPTY +#else +#define _tx_event_flags_initialize() \ + _tx_event_flags_created_ptr = TX_NULL; \ + _tx_event_flags_created_count = TX_EMPTY; \ + _tx_event_flags_performance_set_count = ((ULONG) 0); \ + _tx_event_flags_performance_get_count = ((ULONG) 0); \ + _tx_event_flags_performance_suspension_count = ((ULONG) 0); \ + _tx_event_flags_performance_timeout_count = ((ULONG) 0) +#endif +#define TX_EVENT_FLAGS_INIT +#else + +/* No in-line initialization is supported, use standard function call. */ +VOID _tx_event_flags_initialize(VOID); +#endif + + +/* Define internal event flags management function prototypes. */ + +VOID _tx_event_flags_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence); + + +/* Event flags management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_EVENT_FLAGS_INIT +#define EVENT_FLAGS_DECLARE +#else +#define EVENT_FLAGS_DECLARE extern +#endif + + +/* Define the head pointer of the created event flags list. */ + +EVENT_FLAGS_DECLARE TX_EVENT_FLAGS_GROUP * _tx_event_flags_created_ptr; + + +/* Define the variable that holds the number of created event flag groups. */ + +EVENT_FLAGS_DECLARE ULONG _tx_event_flags_created_count; + + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + +/* Define the total number of event flag sets. */ + +EVENT_FLAGS_DECLARE ULONG _tx_event_flags_performance_set_count; + + +/* Define the total number of event flag gets. */ + +EVENT_FLAGS_DECLARE ULONG _tx_event_flags_performance_get_count; + + +/* Define the total number of event flag suspensions. */ + +EVENT_FLAGS_DECLARE ULONG _tx_event_flags_performance_suspension_count; + + +/* Define the total number of event flag timeouts. */ + +EVENT_FLAGS_DECLARE ULONG _tx_event_flags_performance_timeout_count; + + +#endif + +/* Define default post event flag group delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_EVENT_FLAGS_GROUP_DELETE_PORT_COMPLETION +#define TX_EVENT_FLAGS_GROUP_DELETE_PORT_COMPLETION(g) +#endif + + +#endif + diff --git a/Middlewares/ST/threadx/common/inc/tx_initialize.h b/Middlewares/ST/threadx/common/inc/tx_initialize.h new file mode 100644 index 0000000..625ecdb --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_initialize.h @@ -0,0 +1,113 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Initialize */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_initialize.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX initialization component, including */ +/* data types and external references. It is assumed that tx_api.h */ +/* and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_INITIALIZE_H +#define TX_INITIALIZE_H + + +/* Define constants that indicate initialization is in progress. */ + +#define TX_INITIALIZE_IN_PROGRESS ((ULONG) 0xF0F0F0F0UL) +#define TX_INITIALIZE_ALMOST_DONE ((ULONG) 0xF0F0F0F1UL) +#define TX_INITIALIZE_IS_FINISHED ((ULONG) 0x00000000UL) + + +/* Define internal initialization function prototypes. */ + +VOID _tx_initialize_high_level(VOID); +VOID _tx_initialize_kernel_setup(VOID); +VOID _tx_initialize_low_level(VOID); + + +/* Define the macro for adding additional port-specific global data. This macro is defined + as white space, unless defined by tx_port.h. */ + +#ifndef TX_PORT_SPECIFIC_DATA +#define TX_PORT_SPECIFIC_DATA +#endif + + +/* Define the macro for adding additional port-specific pre and post initialization processing. + These macros is defined as white space, unless defined by tx_port.h. */ + +#ifndef TX_PORT_SPECIFIC_PRE_INITIALIZATION +#define TX_PORT_SPECIFIC_PRE_INITIALIZATION +#endif + +#ifndef TX_PORT_SPECIFIC_POST_INITIALIZATION +#define TX_PORT_SPECIFIC_POST_INITIALIZATION +#endif + +#ifndef TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION +#define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION +#endif + + +/* Initialization component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_INITIALIZE_INIT +#define INITIALIZE_DECLARE +#else +#define INITIALIZE_DECLARE extern +#endif + + +/* Define the unused memory pointer. The value of the first available + memory address is placed in this variable in the low-level + initialization function. The content of this variable is passed + to the application's system definition function. */ + +INITIALIZE_DECLARE VOID *_tx_initialize_unused_memory; + + +#endif diff --git a/Middlewares/ST/threadx/common/inc/tx_mutex.h b/Middlewares/ST/threadx/common/inc/tx_mutex.h new file mode 100644 index 0000000..d06ec97 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_mutex.h @@ -0,0 +1,162 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_mutex.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX mutex management component, */ +/* including all data types and external references. It is assumed */ +/* that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_MUTEX_H +#define TX_MUTEX_H + + +/* Define mutex control specific data definitions. */ + +#define TX_MUTEX_ID ((ULONG) 0x4D555445) + + +/* Determine if in-line component initialization is supported by the + caller. */ + +#ifdef TX_INVOKE_INLINE_INITIALIZATION + +/* Yes, in-line initialization is supported, remap the mutex initialization + function. */ + +#ifndef TX_MUTEX_ENABLE_PERFORMANCE_INFO +#define _tx_mutex_initialize() \ + _tx_mutex_created_ptr = TX_NULL; \ + _tx_mutex_created_count = TX_EMPTY +#else +#define _tx_mutex_initialize() \ + _tx_mutex_created_ptr = TX_NULL; \ + _tx_mutex_created_count = TX_EMPTY; \ + _tx_mutex_performance_put_count = ((ULONG) 0); \ + _tx_mutex_performance_get_count = ((ULONG) 0); \ + _tx_mutex_performance_suspension_count = ((ULONG) 0); \ + _tx_mutex_performance_timeout_count = ((ULONG) 0); \ + _tx_mutex_performance_priority_inversion_count = ((ULONG) 0); \ + _tx_mutex_performance__priority_inheritance_count = ((ULONG) 0) +#endif +#define TX_MUTEX_INIT +#else + +/* No in-line initialization is supported, use standard function call. */ +VOID _tx_mutex_initialize(VOID); +#endif + + +/* Define internal mutex management function prototypes. */ + +VOID _tx_mutex_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence); +VOID _tx_mutex_thread_release(TX_THREAD *thread_ptr); +VOID _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority); + + +/* Mutex management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_MUTEX_INIT +#define MUTEX_DECLARE +#else +#define MUTEX_DECLARE extern +#endif + + +/* Define the head pointer of the created mutex list. */ + +MUTEX_DECLARE TX_MUTEX * _tx_mutex_created_ptr; + + +/* Define the variable that holds the number of created mutexes. */ + +MUTEX_DECLARE ULONG _tx_mutex_created_count; + + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + +/* Define the total number of mutex puts. */ + +MUTEX_DECLARE ULONG _tx_mutex_performance_put_count; + + +/* Define the total number of mutex gets. */ + +MUTEX_DECLARE ULONG _tx_mutex_performance_get_count; + + +/* Define the total number of mutex suspensions. */ + +MUTEX_DECLARE ULONG _tx_mutex_performance_suspension_count; + + +/* Define the total number of mutex timeouts. */ + +MUTEX_DECLARE ULONG _tx_mutex_performance_timeout_count; + + +/* Define the total number of priority inversions. */ + +MUTEX_DECLARE ULONG _tx_mutex_performance_priority_inversion_count; + + +/* Define the total number of priority inheritance conditions. */ + +MUTEX_DECLARE ULONG _tx_mutex_performance__priority_inheritance_count; + + +#endif + + +/* Define default post mutex delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_MUTEX_DELETE_PORT_COMPLETION +#define TX_MUTEX_DELETE_PORT_COMPLETION(m) +#endif + + +#endif diff --git a/Middlewares/ST/threadx/common/inc/tx_queue.h b/Middlewares/ST/threadx/common/inc/tx_queue.h new file mode 100644 index 0000000..52c37be --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_queue.h @@ -0,0 +1,175 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_queue.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX queue management component, */ +/* including all data types and external references. It is assumed */ +/* that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_QUEUE_H +#define TX_QUEUE_H + + +/* Define queue control specific data definitions. */ + +#define TX_QUEUE_ID ((ULONG) 0x51554555) + + +/* Determine if in-line component initialization is supported by the + caller. */ +#ifdef TX_INVOKE_INLINE_INITIALIZATION + +/* Yes, in-line initialization is supported, remap the queue initialization + function. */ + +#ifndef TX_QUEUE_ENABLE_PERFORMANCE_INFO +#define _tx_queue_initialize() \ + _tx_queue_created_ptr = TX_NULL; \ + _tx_queue_created_count = TX_EMPTY +#else +#define _tx_queue_initialize() \ + _tx_queue_created_ptr = TX_NULL; \ + _tx_queue_created_count = TX_EMPTY; \ + _tx_queue_performance_messages_sent_count = ((ULONG) 0); \ + _tx_queue_performance__messages_received_count = ((ULONG) 0); \ + _tx_queue_performance_empty_suspension_count = ((ULONG) 0); \ + _tx_queue_performance_full_suspension_count = ((ULONG) 0); \ + _tx_queue_performance_timeout_count = ((ULONG) 0) +#endif +#define TX_QUEUE_INIT +#else + +/* No in-line initialization is supported, use standard function call. */ +VOID _tx_queue_initialize(VOID); +#endif + + +/* Define the message copy macro. Note that the source and destination + pointers must be modified since they are used subsequently. */ + +#ifndef TX_QUEUE_MESSAGE_COPY +#define TX_QUEUE_MESSAGE_COPY(s, d, z) \ + *(d)++ = *(s)++; \ + if ((z) > ((UINT) 1)) \ + { \ + while (--(z)) \ + { \ + *(d)++ = *(s)++; \ + } \ + } +#endif + + +/* Define internal queue management function prototypes. */ + +VOID _tx_queue_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence); + + +/* Queue management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_QUEUE_INIT +#define QUEUE_DECLARE +#else +#define QUEUE_DECLARE extern +#endif + + +/* Define the head pointer of the created queue list. */ + +QUEUE_DECLARE TX_QUEUE * _tx_queue_created_ptr; + + +/* Define the variable that holds the number of created queues. */ + +QUEUE_DECLARE ULONG _tx_queue_created_count; + + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + +/* Define the total number of messages sent. */ + +QUEUE_DECLARE ULONG _tx_queue_performance_messages_sent_count; + + +/* Define the total number of messages received. */ + +QUEUE_DECLARE ULONG _tx_queue_performance__messages_received_count; + + +/* Define the total number of queue empty suspensions. */ + +QUEUE_DECLARE ULONG _tx_queue_performance_empty_suspension_count; + + +/* Define the total number of queue full suspensions. */ + +QUEUE_DECLARE ULONG _tx_queue_performance_full_suspension_count; + + +/* Define the total number of queue full errors. */ + +QUEUE_DECLARE ULONG _tx_queue_performance_full_error_count; + + +/* Define the total number of queue timeouts. */ + +QUEUE_DECLARE ULONG _tx_queue_performance_timeout_count; + + +#endif + + +/* Define default post queue delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_QUEUE_DELETE_PORT_COMPLETION +#define TX_QUEUE_DELETE_PORT_COMPLETION(q) +#endif + + +#endif + diff --git a/Middlewares/ST/threadx/common/inc/tx_semaphore.h b/Middlewares/ST/threadx/common/inc/tx_semaphore.h new file mode 100644 index 0000000..6f6f275 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_semaphore.h @@ -0,0 +1,146 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_semaphore.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX semaphore management component, */ +/* including all data types and external references. It is assumed */ +/* that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_SEMAPHORE_H +#define TX_SEMAPHORE_H + + +/* Define semaphore control specific data definitions. */ + +#define TX_SEMAPHORE_ID ((ULONG) 0x53454D41) + + +/* Determine if in-line component initialization is supported by the + caller. */ +#ifdef TX_INVOKE_INLINE_INITIALIZATION + /* Yes, in-line initialization is supported, remap the + semaphore initialization function. */ +#ifndef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO +#define _tx_semaphore_initialize() \ + _tx_semaphore_created_ptr = TX_NULL; \ + _tx_semaphore_created_count = TX_EMPTY +#else +#define _tx_semaphore_initialize() \ + _tx_semaphore_created_ptr = TX_NULL; \ + _tx_semaphore_created_count = TX_EMPTY; \ + _tx_semaphore_performance_put_count = ((ULONG) 0); \ + _tx_semaphore_performance_get_count = ((ULONG) 0); \ + _tx_semaphore_performance_suspension_count = ((ULONG) 0); \ + _tx_semaphore_performance_timeout_count = ((ULONG) 0) +#endif +#define TX_SEMAPHORE_INIT +#else + /* No in-line initialization is supported, use standard + function call. */ +VOID _tx_semaphore_initialize(VOID); +#endif + + +/* Define internal semaphore management function prototypes. */ + +VOID _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence); + + +/* Semaphore management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_SEMAPHORE_INIT +#define SEMAPHORE_DECLARE +#else +#define SEMAPHORE_DECLARE extern +#endif + + +/* Define the head pointer of the created semaphore list. */ + +SEMAPHORE_DECLARE TX_SEMAPHORE * _tx_semaphore_created_ptr; + + +/* Define the variable that holds the number of created semaphores. */ + +SEMAPHORE_DECLARE ULONG _tx_semaphore_created_count; + + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + +/* Define the total number of semaphore puts. */ + +SEMAPHORE_DECLARE ULONG _tx_semaphore_performance_put_count; + + +/* Define the total number of semaphore gets. */ + +SEMAPHORE_DECLARE ULONG _tx_semaphore_performance_get_count; + + +/* Define the total number of semaphore suspensions. */ + +SEMAPHORE_DECLARE ULONG _tx_semaphore_performance_suspension_count; + + +/* Define the total number of semaphore timeouts. */ + +SEMAPHORE_DECLARE ULONG _tx_semaphore_performance_timeout_count; + + +#endif + + +/* Define default post semaphore delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_SEMAPHORE_DELETE_PORT_COMPLETION +#define TX_SEMAPHORE_DELETE_PORT_COMPLETION(s) +#endif + + +#endif + diff --git a/Middlewares/ST/threadx/common/inc/tx_thread.h b/Middlewares/ST/threadx/common/inc/tx_thread.h new file mode 100644 index 0000000..a9cb35d --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_thread.h @@ -0,0 +1,534 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_thread.h PORTABLE C */ +/* 6.1.9 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX thread control component, including */ +/* data types and external references. It is assumed that tx_api.h */ +/* and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 11-09-2020 Yuxin Zhou Modified comment(s), and */ +/* moved TX_THREAD_GET_SYSTEM_ */ +/* STATE to tx_api.h, */ +/* resulting in version 6.1.2 */ +/* 10-15-2021 Scott Larson Modified comment(s), improved */ +/* stack check error handling, */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ + +#ifndef TX_THREAD_H +#define TX_THREAD_H + + +/* Define thread control specific data definitions. */ + +#define TX_THREAD_ID ((ULONG) 0x54485244) +#define TX_THREAD_PRIORITY_GROUP_MASK ((ULONG) 0xFF) +#define TX_THREAD_EXECUTE_LOG_SIZE ((UINT) 8) + + +/* Define the MOD32 bit set macro that is used to set/clear a priority bit within a specific + priority group. */ + +#if TX_MAX_PRIORITIES > 32 +#define MAP_INDEX (map_index) +#ifndef TX_MOD32_BIT_SET +#define TX_MOD32_BIT_SET(a,b) (b) = (((ULONG) 1) << ((a)%((UINT)32))); +#endif +#else +#define MAP_INDEX (0) +#ifndef TX_MOD32_BIT_SET +#define TX_MOD32_BIT_SET(a,b) (b) = (((ULONG) 1) << ((a))); +#endif +#endif + + +/* Define the DIV32 bit set macro that is used to set/clear a priority group bit and is + only necessary when using priorities greater than 32. */ + +#if TX_MAX_PRIORITIES > 32 +#ifndef TX_DIV32_BIT_SET +#define TX_DIV32_BIT_SET(a,b) (b) = (((ULONG) 1) << ((a)/((UINT) 32))); +#endif +#endif + + +/* Define state change macro that can be used by run-mode debug agents to keep track of thread + state changes. By default, it is mapped to white space. */ + +#ifndef TX_THREAD_STATE_CHANGE +#define TX_THREAD_STATE_CHANGE(a, b) +#endif + + +/* Define the macro to get the current thread pointer. This is particularly useful in SMP + versions of ThreadX to add additional processing. The default implementation is to simply + access the global current thread pointer directly. */ + +#ifndef TX_THREAD_GET_CURRENT +#define TX_THREAD_GET_CURRENT(a) (a) = _tx_thread_current_ptr; +#endif + + +/* Define the macro to set the current thread pointer. This is particularly useful in SMP + versions of ThreadX to add additional processing. The default implementation is to simply + access the global current thread pointer directly. */ + +#ifndef TX_THREAD_SET_CURRENT +#define TX_THREAD_SET_CURRENT(a) _tx_thread_current_ptr = (a); +#endif + + + +/* Define the get system state macro. By default, it simply maps to the variable _tx_thread_system_state. */ +/* This symbol is moved to tx_api.h. Therefore removed from this file. +#ifndef TX_THREAD_GET_SYSTEM_STATE +#define TX_THREAD_GET_SYSTEM_STATE() _tx_thread_system_state +#endif +*/ + +/* Define the check for whether or not to call the _tx_thread_system_return function. A non-zero value + indicates that _tx_thread_system_return should not be called. */ + +#ifndef TX_THREAD_SYSTEM_RETURN_CHECK +#define TX_THREAD_SYSTEM_RETURN_CHECK(c) (c) = (ULONG) _tx_thread_preempt_disable; (c) = (c) | TX_THREAD_GET_SYSTEM_STATE(); +#endif + + +/* Define the timeout setup macro used in _tx_thread_create. */ + +#ifndef TX_THREAD_CREATE_TIMEOUT_SETUP +#define TX_THREAD_CREATE_TIMEOUT_SETUP(t) (t) -> tx_thread_timer.tx_timer_internal_timeout_function = &(_tx_thread_timeout); \ + (t) -> tx_thread_timer.tx_timer_internal_timeout_param = TX_POINTER_TO_ULONG_CONVERT((t)); +#endif + + +/* Define the thread timeout pointer setup macro used in _tx_thread_timeout. */ + +#ifndef TX_THREAD_TIMEOUT_POINTER_SETUP +#define TX_THREAD_TIMEOUT_POINTER_SETUP(t) (t) = TX_ULONG_TO_THREAD_POINTER_CONVERT(timeout_input); +#endif + + +/* Define the lowest bit set macro. Note, that this may be overridden + by a port specific definition if there is supporting assembly language + instructions in the architecture. */ + +#ifndef TX_LOWEST_SET_BIT_CALCULATE +#define TX_LOWEST_SET_BIT_CALCULATE(m, b) \ + (b) = ((ULONG) 0); \ + (m) = (m) & ((~(m)) + ((ULONG) 1)); \ + if ((m) < ((ULONG) 0x10)) \ + { \ + if ((m) >= ((ULONG) 4)) \ + { \ + (m) = (m) >> ((ULONG) 2); \ + (b) = (b) + ((ULONG) 2); \ + } \ + (b) = (b) + ((m) >> ((ULONG) 1)); \ + } \ + else if ((m) < ((ULONG) 0x100)) \ + { \ + (m) = (m) >> ((ULONG) 4); \ + (b) = (b) + ((ULONG) 4); \ + if ((m) >= ((ULONG) 4)) \ + { \ + (m) = (m) >> ((ULONG) 2); \ + (b) = (b) + ((ULONG) 2); \ + } \ + (b) = (b) + ((m) >> ((ULONG) 1)); \ + } \ + else if ((m) < ((ULONG) 0x10000)) \ + { \ + (m) = (m) >> ((ULONG) 8); \ + (b) = (b) + ((ULONG) 8); \ + if ((m) >= ((ULONG) 0x10)) \ + { \ + (m) = (m) >> ((ULONG) 4); \ + (b) = (b) + ((ULONG) 4); \ + } \ + if ((m) >= ((ULONG) 4)) \ + { \ + (m) = (m) >> ((ULONG) 2); \ + (b) = (b) + ((ULONG) 2); \ + } \ + (b) = (b) + ((m) >> ((ULONG) 1)); \ + } \ + else \ + { \ + (m) = (m) >> ((ULONG) 16); \ + (b) = (b) + ((ULONG) 16); \ + if ((m) >= ((ULONG) 0x100)) \ + { \ + (m) = (m) >> ((ULONG) 8); \ + (b) = (b) + ((ULONG) 8); \ + } \ + if ((m) >= ((ULONG) 16)) \ + { \ + (m) = (m) >> ((ULONG) 4); \ + (b) = (b) + ((ULONG) 4); \ + } \ + if ((m) >= ((ULONG) 4)) \ + { \ + (m) = (m) >> ((ULONG) 2); \ + (b) = (b) + ((ULONG) 2); \ + } \ + (b) = (b) + ((m) >> ((ULONG) 1)); \ + } +#endif + + +/* Define the default thread stack checking. This can be overridden by + a particular port, which is necessary if the stack growth is from + low address to high address (the default logic is for stacks that + grow from high address to low address. */ + +#ifndef TX_THREAD_STACK_CHECK +#define TX_THREAD_STACK_CHECK(thread_ptr) \ + { \ + TX_INTERRUPT_SAVE_AREA \ + TX_DISABLE \ + if (((thread_ptr)) && ((thread_ptr) -> tx_thread_id == TX_THREAD_ID)) \ + { \ + if (((ULONG *) (thread_ptr) -> tx_thread_stack_ptr) < ((ULONG *) (thread_ptr) -> tx_thread_stack_highest_ptr)) \ + { \ + (thread_ptr) -> tx_thread_stack_highest_ptr = (thread_ptr) -> tx_thread_stack_ptr; \ + } \ + if ((*((ULONG *) (thread_ptr) -> tx_thread_stack_start) != TX_STACK_FILL) || \ + (*((ULONG *) (((UCHAR *) (thread_ptr) -> tx_thread_stack_end) + 1)) != TX_STACK_FILL) || \ + (((ULONG *) (thread_ptr) -> tx_thread_stack_highest_ptr) < ((ULONG *) (thread_ptr) -> tx_thread_stack_start))) \ + { \ + TX_RESTORE \ + _tx_thread_stack_error_handler((thread_ptr)); \ + TX_DISABLE \ + } \ + if (*(((ULONG *) (thread_ptr) -> tx_thread_stack_highest_ptr) - 1) != TX_STACK_FILL) \ + { \ + TX_RESTORE \ + _tx_thread_stack_analyze((thread_ptr)); \ + TX_DISABLE \ + } \ + } \ + TX_RESTORE \ + } +#endif + + +/* Define default post thread delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_THREAD_DELETE_PORT_COMPLETION +#define TX_THREAD_DELETE_PORT_COMPLETION(t) +#endif + + +/* Define default post thread reset macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_THREAD_RESET_PORT_COMPLETION +#define TX_THREAD_RESET_PORT_COMPLETION(t) +#endif + + +/* Define the thread create internal extension macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_THREAD_CREATE_INTERNAL_EXTENSION +#define TX_THREAD_CREATE_INTERNAL_EXTENSION(t) +#endif + + +/* Define internal thread control function prototypes. */ + +VOID _tx_thread_initialize(VOID); +VOID _tx_thread_schedule(VOID); +VOID _tx_thread_shell_entry(VOID); +VOID _tx_thread_stack_analyze(TX_THREAD *thread_ptr); +VOID _tx_thread_stack_build(TX_THREAD *thread_ptr, VOID (*function_ptr)(VOID)); +VOID _tx_thread_stack_error(TX_THREAD *thread_ptr); +VOID _tx_thread_stack_error_handler(TX_THREAD *thread_ptr); +VOID _tx_thread_system_preempt_check(VOID); +VOID _tx_thread_system_resume(TX_THREAD *thread_ptr); +VOID _tx_thread_system_ni_resume(TX_THREAD *thread_ptr); +VOID _tx_thread_system_return(VOID); +VOID _tx_thread_system_suspend(TX_THREAD *thread_ptr); +VOID _tx_thread_system_ni_suspend(TX_THREAD *thread_ptr, ULONG wait_option); +VOID _tx_thread_time_slice(VOID); +VOID _tx_thread_timeout(ULONG timeout_input); + + +/* Thread control component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#define THREAD_DECLARE extern + + +/* Define the pointer that contains the system stack pointer. This is + utilized when control returns from a thread to the system to reset the + current stack. This is setup in the low-level initialization function. */ + +THREAD_DECLARE VOID * _tx_thread_system_stack_ptr; + + +/* Define the current thread pointer. This variable points to the currently + executing thread. If this variable is NULL, no thread is executing. */ + +THREAD_DECLARE TX_THREAD * _tx_thread_current_ptr; + + +/* Define the variable that holds the next thread to execute. It is important + to remember that this is not necessarily equal to the current thread + pointer. */ + +THREAD_DECLARE TX_THREAD * _tx_thread_execute_ptr; + + +/* Define the head pointer of the created thread list. */ + +THREAD_DECLARE TX_THREAD * _tx_thread_created_ptr; + + +/* Define the variable that holds the number of created threads. */ + +THREAD_DECLARE ULONG _tx_thread_created_count; + + +/* Define the current state variable. When this value is 0, a thread + is executing or the system is idle. Other values indicate that + interrupt or initialization processing is active. This variable is + initialized to TX_INITIALIZE_IN_PROGRESS to indicate initialization is + active. */ + +THREAD_DECLARE volatile ULONG _tx_thread_system_state; + + +/* Define the 32-bit priority bit-maps. There is one priority bit map for each + 32 priority levels supported. If only 32 priorities are supported there is + only one bit map. Each bit within a priority bit map represents that one + or more threads at the associated thread priority are ready. */ + +THREAD_DECLARE ULONG _tx_thread_priority_maps[TX_MAX_PRIORITIES/32]; + + +/* Define the priority map active bit map that specifies which of the previously + defined priority maps have something set. This is only necessary if more than + 32 priorities are supported. */ + +#if TX_MAX_PRIORITIES > 32 +THREAD_DECLARE ULONG _tx_thread_priority_map_active; +#endif + + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + +/* Define the 32-bit preempt priority bit maps. There is one preempt bit map + for each 32 priority levels supported. If only 32 priorities are supported + there is only one bit map. Each set set bit corresponds to a preempted priority + level that had preemption-threshold active to protect against preemption of a + range of relatively higher priority threads. */ + +THREAD_DECLARE ULONG _tx_thread_preempted_maps[TX_MAX_PRIORITIES/32]; + + +/* Define the preempt map active bit map that specifies which of the previously + defined preempt maps have something set. This is only necessary if more than + 32 priorities are supported. */ + +#if TX_MAX_PRIORITIES > 32 +THREAD_DECLARE ULONG _tx_thread_preempted_map_active; +#endif +#endif + +/* Define the variable that holds the highest priority group ready for + execution. It is important to note that this is not necessarily the same + as the priority of the thread pointed to by _tx_execute_thread. */ + +THREAD_DECLARE UINT _tx_thread_highest_priority; + + +/* Define the array of thread pointers. Each entry represents the threads that + are ready at that priority group. For example, index 10 in this array + represents the first thread ready at priority 10. If this entry is NULL, + no threads are ready at that priority. */ + +THREAD_DECLARE TX_THREAD * _tx_thread_priority_list[TX_MAX_PRIORITIES]; + + +/* Define the global preempt disable variable. If this is non-zero, preemption is + disabled. It is used internally by ThreadX to prevent preemption of a thread in + the middle of a service that is resuming or suspending another thread. */ + +THREAD_DECLARE volatile UINT _tx_thread_preempt_disable; + + +/* Define the global function pointer for mutex cleanup on thread completion or + termination. This pointer is setup during mutex initialization. */ + +THREAD_DECLARE VOID (*_tx_thread_mutex_release)(TX_THREAD *thread_ptr); + + +/* Define the global build options variable. This contains a bit map representing + how the ThreadX library was built. The following are the bit field definitions: + + Bit(s) Meaning + + 31 TX_NOT_INTERRUPTABLE defined + 30 TX_INLINE_THREAD_RESUME_SUSPEND define + 29-24 Priority groups 1 -> 32 priorities + 2 -> 64 priorities + 3 -> 96 priorities + + ... + + 32 -> 1024 priorities + 23 TX_TIMER_PROCESS_IN_ISR defined + 22 TX_REACTIVATE_INLINE defined + 21 TX_DISABLE_STACK_FILLING defined + 20 TX_ENABLE_STACK_CHECKING defined + 19 TX_DISABLE_PREEMPTION_THRESHOLD defined + 18 TX_DISABLE_REDUNDANT_CLEARING defined + 17 TX_DISABLE_NOTIFY_CALLBACKS defined + 16 TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO defined + 15 TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO defined + 14 TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO defined + 13 TX_MUTEX_ENABLE_PERFORMANCE_INFO defined + 12 TX_QUEUE_ENABLE_PERFORMANCE_INFO defined + 11 TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO defined + 10 TX_THREAD_ENABLE_PERFORMANCE_INFO defined + 9 TX_TIMER_ENABLE_PERFORMANCE_INFO defined + 8 TX_ENABLE_EVENT_TRACE defined + 7 TX_ENABLE_EXECUTION_CHANGE_NOTIFY defined + 6-0 Port Specific */ + +THREAD_DECLARE ULONG _tx_build_options; + + +#if defined(TX_ENABLE_STACK_CHECKING) || defined(TX_PORT_THREAD_STACK_ERROR_HANDLING) + +/* Define the global function pointer for stack error handling. If a stack error is + detected and the application has registered a stack error handler, it will be + called via this function pointer. */ + +THREAD_DECLARE VOID (*_tx_thread_application_stack_error_handler)(TX_THREAD *thread_ptr); + +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + +/* Define the total number of thread resumptions. Each time a thread enters the + ready state this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_resume_count; + + +/* Define the total number of thread suspensions. Each time a thread enters a + suspended state this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_suspend_count; + + +/* Define the total number of solicited thread preemptions. Each time a thread is + preempted by directly calling a ThreadX service, this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_solicited_preemption_count; + + +/* Define the total number of interrupt thread preemptions. Each time a thread is + preempted as a result of an ISR calling a ThreadX service, this variable is + incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_interrupt_preemption_count; + + +/* Define the total number of priority inversions. Each time a thread is blocked by + a mutex owned by a lower-priority thread, this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_priority_inversion_count; + + +/* Define the total number of time-slices. Each time a time-slice operation is + actually performed (another thread is setup for running) this variable is + incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_time_slice_count; + + +/* Define the total number of thread relinquish operations. Each time a thread + relinquish operation is actually performed (another thread is setup for running) + this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_relinquish_count; + + +/* Define the total number of thread timeouts. Each time a thread has a + timeout this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_timeout_count; + + +/* Define the total number of thread wait aborts. Each time a thread's suspension + is lifted by the tx_thread_wait_abort call this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_wait_abort_count; + + +/* Define the total number of idle system thread returns. Each time a thread returns to + an idle system (no other thread is ready to run) this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_idle_return_count; + + +/* Define the total number of non-idle system thread returns. Each time a thread returns to + a non-idle system (another thread is ready to run) this variable is incremented. */ + +THREAD_DECLARE ULONG _tx_thread_performance_non_idle_return_count; + + +/* Define the last TX_THREAD_EXECUTE_LOG_SIZE threads scheduled in ThreadX. This + is a circular list, where the index points to the oldest entry. */ + +THREAD_DECLARE ULONG _tx_thread_performance__execute_log_index; +THREAD_DECLARE TX_THREAD * _tx_thread_performance_execute_log[TX_THREAD_EXECUTE_LOG_SIZE]; + +#endif + +#endif + diff --git a/Middlewares/ST/threadx/common/inc/tx_timer.h b/Middlewares/ST/threadx/common/inc/tx_timer.h new file mode 100644 index 0000000..ae3a579 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_timer.h @@ -0,0 +1,215 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_timer.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX timer management component, including */ +/* data types and external references. It is assumed that tx_api.h */ +/* and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + +#ifndef TX_TIMER_H +#define TX_TIMER_H + + +/* Define timer management specific data definitions. */ + +#define TX_TIMER_ID ((ULONG) 0x4154494D) +#define TX_TIMER_ENTRIES ((ULONG) 32) + + +/* Define internal timer management function prototypes. */ + +VOID _tx_timer_expiration_process(VOID); +VOID _tx_timer_initialize(VOID); +VOID _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr); +VOID _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr); +VOID _tx_timer_thread_entry(ULONG timer_thread_input); + + +/* Timer management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_TIMER_INIT +#define TIMER_DECLARE +#else +#define TIMER_DECLARE extern +#endif + + +/* Define the system clock value that is continually incremented by the + periodic timer interrupt processing. */ + +TIMER_DECLARE volatile ULONG _tx_timer_system_clock; + + +/* Define the current time slice value. If non-zero, a time-slice is active. + Otherwise, the time_slice is not active. */ + +TIMER_DECLARE ULONG _tx_timer_time_slice; + + +/* Define the time-slice expiration flag. This is used to indicate that a time-slice + has happened. */ + +TIMER_DECLARE UINT _tx_timer_expired_time_slice; + + +/* Define the thread and application timer entry list. This list provides a direct access + method for insertion of times less than TX_TIMER_ENTRIES. */ + +TIMER_DECLARE TX_TIMER_INTERNAL *_tx_timer_list[TX_TIMER_ENTRIES]; + + +/* Define the boundary pointers to the list. These are setup to easily manage + wrapping the list. */ + +TIMER_DECLARE TX_TIMER_INTERNAL **_tx_timer_list_start; +TIMER_DECLARE TX_TIMER_INTERNAL **_tx_timer_list_end; + + +/* Define the current timer pointer in the list. This pointer is moved sequentially + through the timer list by the timer interrupt handler. */ + +TIMER_DECLARE TX_TIMER_INTERNAL **_tx_timer_current_ptr; + + +/* Define the timer expiration flag. This is used to indicate that a timer + has expired. */ + +TIMER_DECLARE UINT _tx_timer_expired; + + +/* Define the created timer list head pointer. */ + +TIMER_DECLARE TX_TIMER *_tx_timer_created_ptr; + + +/* Define the created timer count. */ + +TIMER_DECLARE ULONG _tx_timer_created_count; + + +/* Define the pointer to the timer that has expired and is being processed. */ + +TIMER_DECLARE TX_TIMER_INTERNAL *_tx_timer_expired_timer_ptr; + + +#ifndef TX_TIMER_PROCESS_IN_ISR + +/* Define the timer thread's control block. */ + +TIMER_DECLARE TX_THREAD _tx_timer_thread; + + +/* Define the variable that holds the timer thread's starting stack address. */ + +TIMER_DECLARE VOID *_tx_timer_stack_start; + + +/* Define the variable that holds the timer thread's stack size. */ + +TIMER_DECLARE ULONG _tx_timer_stack_size; + + +/* Define the variable that holds the timer thread's priority. */ + +TIMER_DECLARE UINT _tx_timer_priority; + +/* Define the system timer thread's stack. The default size is defined + in tx_port.h. */ + +TIMER_DECLARE ULONG _tx_timer_thread_stack_area[(((UINT) TX_TIMER_THREAD_STACK_SIZE)+((sizeof(ULONG)) - ((UINT) 1)))/sizeof(ULONG)]; + +#else + + +/* Define the busy flag that will prevent nested timer ISR processing. */ + +TIMER_DECLARE UINT _tx_timer_processing_active; + +#endif + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + +/* Define the total number of timer activations. */ + +TIMER_DECLARE ULONG _tx_timer_performance_activate_count; + + +/* Define the total number of timer reactivations. */ + +TIMER_DECLARE ULONG _tx_timer_performance_reactivate_count; + + +/* Define the total number of timer deactivations. */ + +TIMER_DECLARE ULONG _tx_timer_performance_deactivate_count; + + +/* Define the total number of timer expirations. */ + +TIMER_DECLARE ULONG _tx_timer_performance_expiration_count; + + +/* Define the total number of timer expiration adjustments. These are required + if the expiration time is greater than the size of the timer list. In such + cases, the timer is placed at the end of the list and then reactivated + as many times as necessary to finally achieve the resulting timeout. */ + +TIMER_DECLARE ULONG _tx_timer_performance__expiration_adjust_count; + + +#endif + + +/* Define default post timer delete macro to whitespace, if it hasn't been defined previously (typically in tx_port.h). */ + +#ifndef TX_TIMER_DELETE_PORT_COMPLETION +#define TX_TIMER_DELETE_PORT_COMPLETION(t) +#endif + + +#endif diff --git a/Middlewares/ST/threadx/common/inc/tx_trace.h b/Middlewares/ST/threadx/common/inc/tx_trace.h new file mode 100644 index 0000000..7e9c809 --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_trace.h @@ -0,0 +1,561 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +/**************************************************************************/ +/* */ +/* COMPONENT DEFINITION RELEASE */ +/* */ +/* tx_trace.h PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file defines the ThreadX trace component, including constants */ +/* and structure definitions as well as external references. It is */ +/* assumed that tx_api.h and tx_port.h have already been included. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ + + +/* Include necessary system files. */ + +#ifndef TX_TRACE_H +#define TX_TRACE_H + + +/* Determine if tracing is enabled. If not, simply define the in-line trace + macros to whitespace. */ + +#ifndef TX_ENABLE_EVENT_TRACE +#define TX_TRACE_INITIALIZE +#define TX_TRACE_OBJECT_REGISTER(t,p,n,a,b) +#define TX_TRACE_OBJECT_UNREGISTER(o) +#define TX_TRACE_IN_LINE_INSERT(i,a,b,c,d,f) +#else + +/* Event tracing is enabled. */ + +/* Ensure that the thread component information is included. */ + +#include "tx_thread.h" + + +/* Define trace port-specfic extension to white space if it isn't defined + already. */ + +#ifndef TX_TRACE_PORT_EXTENSION +#define TX_TRACE_PORT_EXTENSION +#endif + + +/* Define the default clock source for trace event entry time stamp. The following two item are port specific. + For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock + source constants would be: + +#define TX_TRACE_TIME_SOURCE *((ULONG *) 0x0a800024) +#define TX_TRACE_TIME_MASK 0x0000FFFFUL + +*/ + +#ifndef TX_TRACE_TIME_SOURCE +#define TX_TRACE_TIME_SOURCE ++_tx_trace_simulated_time +#endif +#ifndef TX_TRACE_TIME_MASK +#define TX_TRACE_TIME_MASK 0xFFFFFFFFUL +#endif + + +/* Define the ID showing the event trace buffer is valid. */ + +#define TX_TRACE_VALID 0x54585442UL + + +/* ThreadX Trace Description. The ThreadX Trace feature is designed to capture + events in real-time in a circular event buffer. This buffer may be analyzed by other + tools. The high-level format of the Trace structure is: + + [Trace Control Header ] + [Trace Object Registry - Entry 0 ] + ... + [Trace Object Registry - Entry "n" ] + [Trace Buffer - Entry 0 ] + ... + [Trace Buffer - Entry "n" ] + +*/ + + +/* Trace Control Header. The Trace Control Header contains information that + defines the format of the Trace Object Registry as well as the location and + current entry of the Trace Buffer itself. The high-level format of the + Trace Control Header is: + + Entry Size Description + + [Trace ID] 4 This 4-byte field contains the ThreadX Trace + Identification. If the trace buffer is valid, the + contents are 0x54585442 (TXTB). Since it is written as + a 32-bit unsigned word, this value is also used to + determine if the event trace information is in + little or big endian format. + [Timer Valid Mask] 4 Mask of valid bits in the 32-bit time stamp. This + enables use of 32, 24, 16, or event 8-bit timers. + If the time source is 32-bits, the mask is + 0xFFFFFFFF. If the time source is 16-bits, the + mask is 0x0000FFFF. + [Trace Base Address] 4 The base address for all trace pointer. Subtracting + the pointer and this address will yield the proper + offset into the trace buffer. + [Trace Object Registry Start Pointer] 4 Pointer to the start of Trace Object Registry + [Reserved] 2 Reserved two bytes - should be 0x0000 + [Trace Object Object Name Size] 2 Number of bytes in object name + [Trace Object Registry End Pointer] 4 Pointer to the end of Trace Object Registry + [Trace Buffer Start Pointer] 4 Pointer to the start of the Trace Buffer Area + [Trace Buffer End Pointer] 4 Pointer to the end of the Trace Buffer Area + [Trace Buffer Current Pointer] 4 Pointer to the oldest entry in the Trace Buffer. + This entry will be overwritten on the next event and + incremented to the next event (wrapping to the top + if the buffer end pointer is exceeded). + [Reserved] 4 Reserved 4 bytes, should be 0xAAAAAAAA + [Reserved] 4 Reserved 4 bytes, should be 0xBBBBBBBB + [Reserved] 4 Reserved 4 bytes, should be 0xCCCCCCCC +*/ + + +/* Define the Trace Control Header. */ + +typedef struct TX_TRACE_HEADER_STRUCT +{ + + ULONG tx_trace_header_id; + ULONG tx_trace_header_timer_valid_mask; + ULONG tx_trace_header_trace_base_address; + ULONG tx_trace_header_registry_start_pointer; + USHORT tx_trace_header_reserved1; + USHORT tx_trace_header_object_name_size; + ULONG tx_trace_header_registry_end_pointer; + ULONG tx_trace_header_buffer_start_pointer; + ULONG tx_trace_header_buffer_end_pointer; + ULONG tx_trace_header_buffer_current_pointer; + ULONG tx_trace_header_reserved2; + ULONG tx_trace_header_reserved3; + ULONG tx_trace_header_reserved4; +} TX_TRACE_HEADER; + + +/* Trace Object Registry. The Trace Object Registry is used to map the object pointer in the trace buffer to + the application's name for the object (defined during object creation in ThreadX). */ + +#ifndef TX_TRACE_OBJECT_REGISTRY_NAME +#define TX_TRACE_OBJECT_REGISTRY_NAME 32 +#endif + + +/* Define the object name types as well as the contents of any additional parameters that might be useful in + trace analysis. */ + +#define TX_TRACE_OBJECT_TYPE_NOT_VALID ((UCHAR) 0) /* Object is not valid */ +#define TX_TRACE_OBJECT_TYPE_THREAD ((UCHAR) 1) /* P1 = stack start address, P2 = stack size */ +#define TX_TRACE_OBJECT_TYPE_TIMER ((UCHAR) 2) /* P1 = initial ticks, P2 = reschedule ticks */ +#define TX_TRACE_OBJECT_TYPE_QUEUE ((UCHAR) 3) /* P1 = queue size, P2 = message size */ +#define TX_TRACE_OBJECT_TYPE_SEMAPHORE ((UCHAR) 4) /* P1 = initial instances */ +#define TX_TRACE_OBJECT_TYPE_MUTEX ((UCHAR) 5) /* P1 = priority inheritance flag */ +#define TX_TRACE_OBJECT_TYPE_EVENT_FLAGS ((UCHAR) 6) /* none */ +#define TX_TRACE_OBJECT_TYPE_BLOCK_POOL ((UCHAR) 7) /* P1 = total blocks, P2 = block size */ +#define TX_TRACE_OBJECT_TYPE_BYTE_POOL ((UCHAR) 8) /* P1 = total bytes */ + + +typedef struct TX_TRACE_OBJECT_ENTRY_STRUCT +{ + + UCHAR tx_trace_object_entry_available; /* TX_TRUE -> available */ + UCHAR tx_trace_object_entry_type; /* Types defined above */ + UCHAR tx_trace_object_entry_reserved1; /* Should be zero - except for thread */ + UCHAR tx_trace_object_entry_reserved2; /* Should be zero - except for thread */ + ULONG tx_trace_object_entry_thread_pointer; /* ThreadX object pointer */ + ULONG tx_trace_object_entry_param_1; /* Parameter value defined */ + ULONG tx_trace_object_entry_param_2; /* according to type above */ + UCHAR tx_trace_object_entry_name[TX_TRACE_OBJECT_REGISTRY_NAME]; /* Object name */ +} TX_TRACE_OBJECT_ENTRY; + + +/* Trace Buffer Entry. The Trace Buffer Entry contains information about a particular + event in the system. The high-level format of the Trace Buffer Entry is: + + Entry Size Description + + [Thread Pointer] 4 This 4-byte field contains the pointer to the + ThreadX thread running that caused the event. + If this field is NULL, the entry hasn't been used + yet. If this field is 0xFFFFFFFF, the event occurred + from within an ISR. If this entry is 0xF0F0F0F0, the + event occurred during initialization. + [Thread Priority or 4 This 4-byte field contains the current thread pointer for interrupt + Current Thread events or the thread preemption-threshold/priority for thread events. + Preemption-Threshold/ + Priority] + [Event ID] 4 This 4-byte field contains the Event ID of the event. A value of + 0xFFFFFFFF indicates the event is invalid. All events are marked + as invalid during initialization. + [Time Stamp] 4 This 4-byte field contains the time stamp of the event. + [Information Field 1] 4 This 4-byte field contains the first 4-bytes of information + specific to the event. + [Information Field 2] 4 This 4-byte field contains the second 4-bytes of information + specific to the event. + [Information Field 3] 4 This 4-byte field contains the third 4-bytes of information + specific to the event. + [Information Field 4] 4 This 4-byte field contains the fourth 4-bytes of information + specific to the event. +*/ + +#define TX_TRACE_INVALID_EVENT 0xFFFFFFFFUL + + +/* Define ThreadX Trace Events, along with a brief description of the additional information fields, + where I1 -> Information Field 1, I2 -> Information Field 2, etc. */ + +/* Event numbers 0 through 4095 are reserved by Azure RTOS. Specific event assignments are: + + ThreadX events: 1-199 + FileX events: 200-299 + NetX events: 300-599 + USBX events: 600-999 + + User-defined event numbers start at 4096 and continue through 65535, as defined by the constants + TX_TRACE_USER_EVENT_START and TX_TRACE_USER_EVENT_END, respectively. User events should be based + on these constants in case the user event number assignment is changed in future releases. */ + +/* Define the basic ThreadX thread scheduling events first. */ + +#define TX_TRACE_THREAD_RESUME 1 /* I1 = thread ptr, I2 = previous_state, I3 = stack ptr, I4 = next thread */ +#define TX_TRACE_THREAD_SUSPEND 2 /* I1 = thread ptr, I2 = new_state, I3 = stack ptr I4 = next thread */ +#define TX_TRACE_ISR_ENTER 3 /* I1 = stack_ptr, I2 = ISR number, I3 = system state, I4 = preempt disable */ +#define TX_TRACE_ISR_EXIT 4 /* I1 = stack_ptr, I2 = ISR number, I3 = system state, I4 = preempt disable */ +#define TX_TRACE_TIME_SLICE 5 /* I1 = next thread ptr, I2 = system state, I3 = preempt disable, I4 = stack*/ +#define TX_TRACE_RUNNING 6 /* None */ + + +/* Define the rest of the ThreadX system events. */ + +#define TX_TRACE_BLOCK_ALLOCATE 10 /* I1 = pool ptr, I2 = memory ptr, I3 = wait option, I4 = remaining blocks */ +#define TX_TRACE_BLOCK_POOL_CREATE 11 /* I1 = pool ptr, I2 = pool_start, I3 = total blocks, I4 = block size */ +#define TX_TRACE_BLOCK_POOL_DELETE 12 /* I1 = pool ptr, I2 = stack ptr */ +#define TX_TRACE_BLOCK_POOL_INFO_GET 13 /* I1 = pool ptr */ +#define TX_TRACE_BLOCK_POOL_PERFORMANCE_INFO_GET 14 /* I1 = pool ptr */ +#define TX_TRACE_BLOCK_POOL__PERFORMANCE_SYSTEM_INFO_GET 15 /* None */ +#define TX_TRACE_BLOCK_POOL_PRIORITIZE 16 /* I1 = pool ptr, I2 = suspended count, I3 = stack ptr */ +#define TX_TRACE_BLOCK_RELEASE 17 /* I1 = pool ptr, I2 = memory ptr, I3 = suspended, I4 = stack ptr */ +#define TX_TRACE_BYTE_ALLOCATE 20 /* I1 = pool ptr, I2 = memory ptr, I3 = size requested, I4 = wait option */ +#define TX_TRACE_BYTE_POOL_CREATE 21 /* I1 = pool ptr, I2 = start ptr, I3 = pool size, I4 = stack ptr */ +#define TX_TRACE_BYTE_POOL_DELETE 22 /* I1 = pool ptr, I2 = stack ptr */ +#define TX_TRACE_BYTE_POOL_INFO_GET 23 /* I1 = pool ptr */ +#define TX_TRACE_BYTE_POOL_PERFORMANCE_INFO_GET 24 /* I1 = pool ptr */ +#define TX_TRACE_BYTE_POOL__PERFORMANCE_SYSTEM_INFO_GET 25 /* None */ +#define TX_TRACE_BYTE_POOL_PRIORITIZE 26 /* I1 = pool ptr, I2 = suspended count, I3 = stack ptr */ +#define TX_TRACE_BYTE_RELEASE 27 /* I1 = pool ptr, I2 = memory ptr, I3 = suspended, I4 = available bytes */ +#define TX_TRACE_EVENT_FLAGS_CREATE 30 /* I1 = group ptr, I2 = stack ptr */ +#define TX_TRACE_EVENT_FLAGS_DELETE 31 /* I1 = group ptr, I2 = stack ptr */ +#define TX_TRACE_EVENT_FLAGS_GET 32 /* I1 = group ptr, I2 = requested flags, I3 = current flags, I4 = get option*/ +#define TX_TRACE_EVENT_FLAGS_INFO_GET 33 /* I1 = group ptr */ +#define TX_TRACE_EVENT_FLAGS_PERFORMANCE_INFO_GET 34 /* I1 = group ptr */ +#define TX_TRACE_EVENT_FLAGS__PERFORMANCE_SYSTEM_INFO_GET 35 /* None */ +#define TX_TRACE_EVENT_FLAGS_SET 36 /* I1 = group ptr, I2 = flags to set, I3 = set option, I4= suspended count */ +#define TX_TRACE_EVENT_FLAGS_SET_NOTIFY 37 /* I1 = group ptr */ +#define TX_TRACE_INTERRUPT_CONTROL 40 /* I1 = new interrupt posture, I2 = stack ptr */ +#define TX_TRACE_MUTEX_CREATE 50 /* I1 = mutex ptr, I2 = inheritance, I3 = stack ptr */ +#define TX_TRACE_MUTEX_DELETE 51 /* I1 = mutex ptr, I2 = stack ptr */ +#define TX_TRACE_MUTEX_GET 52 /* I1 = mutex ptr, I2 = wait option, I3 = owning thread, I4 = own count */ +#define TX_TRACE_MUTEX_INFO_GET 53 /* I1 = mutex ptr */ +#define TX_TRACE_MUTEX_PERFORMANCE_INFO_GET 54 /* I1 = mutex ptr */ +#define TX_TRACE_MUTEX_PERFORMANCE_SYSTEM_INFO_GET 55 /* None */ +#define TX_TRACE_MUTEX_PRIORITIZE 56 /* I1 = mutex ptr, I2 = suspended count, I3 = stack ptr */ +#define TX_TRACE_MUTEX_PUT 57 /* I1 = mutex ptr, I2 = owning thread, I3 = own count, I4 = stack ptr */ +#define TX_TRACE_QUEUE_CREATE 60 /* I1 = queue ptr, I2 = message size, I3 = queue start, I4 = queue size */ +#define TX_TRACE_QUEUE_DELETE 61 /* I1 = queue ptr, I2 = stack ptr */ +#define TX_TRACE_QUEUE_FLUSH 62 /* I1 = queue ptr, I2 = stack ptr */ +#define TX_TRACE_QUEUE_FRONT_SEND 63 /* I1 = queue ptr, I2 = source ptr, I3 = wait option, I4 = enqueued */ +#define TX_TRACE_QUEUE_INFO_GET 64 /* I1 = queue ptr */ +#define TX_TRACE_QUEUE_PERFORMANCE_INFO_GET 65 /* I1 = queue ptr */ +#define TX_TRACE_QUEUE_PERFORMANCE_SYSTEM_INFO_GET 66 /* None */ +#define TX_TRACE_QUEUE_PRIORITIZE 67 /* I1 = queue ptr, I2 = suspended count, I3 = stack ptr */ +#define TX_TRACE_QUEUE_RECEIVE 68 /* I1 = queue ptr, I2 = destination ptr, I3 = wait option, I4 = enqueued */ +#define TX_TRACE_QUEUE_SEND 69 /* I1 = queue ptr, I2 = source ptr, I3 = wait option, I4 = enqueued */ +#define TX_TRACE_QUEUE_SEND_NOTIFY 70 /* I1 = queue ptr */ +#define TX_TRACE_SEMAPHORE_CEILING_PUT 80 /* I1 = semaphore ptr, I2 = current count, I3 = suspended count,I4 =ceiling */ +#define TX_TRACE_SEMAPHORE_CREATE 81 /* I1 = semaphore ptr, I2 = initial count, I3 = stack ptr */ +#define TX_TRACE_SEMAPHORE_DELETE 82 /* I1 = semaphore ptr, I2 = stack ptr */ +#define TX_TRACE_SEMAPHORE_GET 83 /* I1 = semaphore ptr, I2 = wait option, I3 = current count, I4 = stack ptr */ +#define TX_TRACE_SEMAPHORE_INFO_GET 84 /* I1 = semaphore ptr */ +#define TX_TRACE_SEMAPHORE_PERFORMANCE_INFO_GET 85 /* I1 = semaphore ptr */ +#define TX_TRACE_SEMAPHORE__PERFORMANCE_SYSTEM_INFO_GET 86 /* None */ +#define TX_TRACE_SEMAPHORE_PRIORITIZE 87 /* I1 = semaphore ptr, I2 = suspended count, I2 = stack ptr */ +#define TX_TRACE_SEMAPHORE_PUT 88 /* I1 = semaphore ptr, I2 = current count, I3 = suspended count,I4=stack ptr*/ +#define TX_TRACE_SEMAPHORE_PUT_NOTIFY 89 /* I1 = semaphore ptr */ +#define TX_TRACE_THREAD_CREATE 100 /* I1 = thread ptr, I2 = priority, I3 = stack ptr, I4 = stack_size */ +#define TX_TRACE_THREAD_DELETE 101 /* I1 = thread ptr, I2 = stack ptr */ +#define TX_TRACE_THREAD_ENTRY_EXIT_NOTIFY 102 /* I1 = thread ptr, I2 = thread state, I3 = stack ptr */ +#define TX_TRACE_THREAD_IDENTIFY 103 /* None */ +#define TX_TRACE_THREAD_INFO_GET 104 /* I1 = thread ptr, I2 = thread state */ +#define TX_TRACE_THREAD_PERFORMANCE_INFO_GET 105 /* I1 = thread ptr, I2 = thread state */ +#define TX_TRACE_THREAD_PERFORMANCE_SYSTEM_INFO_GET 106 /* None */ +#define TX_TRACE_THREAD_PREEMPTION_CHANGE 107 /* I1 = thread ptr, I2 = new threshold, I3 = old threshold, I4 =thread state*/ +#define TX_TRACE_THREAD_PRIORITY_CHANGE 108 /* I1 = thread ptr, I2 = new priority, I3 = old priority, I4 = thread state */ +#define TX_TRACE_THREAD_RELINQUISH 109 /* I1 = stack ptr, I2 = next thread ptr */ +#define TX_TRACE_THREAD_RESET 110 /* I1 = thread ptr, I2 = thread state */ +#define TX_TRACE_THREAD_RESUME_API 111 /* I1 = thread ptr, I2 = thread state, I3 = stack ptr */ +#define TX_TRACE_THREAD_SLEEP 112 /* I1 = sleep value, I2 = thread state, I3 = stack ptr */ +#define TX_TRACE_THREAD_STACK_ERROR_NOTIFY 113 /* None */ +#define TX_TRACE_THREAD_SUSPEND_API 114 /* I1 = thread ptr, I2 = thread state, I3 = stack ptr */ +#define TX_TRACE_THREAD_TERMINATE 115 /* I1 = thread ptr, I2 = thread state, I3 = stack ptr */ +#define TX_TRACE_THREAD_TIME_SLICE_CHANGE 116 /* I1 = thread ptr, I2 = new timeslice, I3 = old timeslice */ +#define TX_TRACE_THREAD_WAIT_ABORT 117 /* I1 = thread ptr, I2 = thread state, I3 = stack ptr */ +#define TX_TRACE_TIME_GET 120 /* I1 = current time, I2 = stack ptr */ +#define TX_TRACE_TIME_SET 121 /* I1 = new time */ +#define TX_TRACE_TIMER_ACTIVATE 122 /* I1 = timer ptr */ +#define TX_TRACE_TIMER_CHANGE 123 /* I1 = timer ptr, I2 = initial ticks, I3= reschedule ticks */ +#define TX_TRACE_TIMER_CREATE 124 /* I1 = timer ptr, I2 = initial ticks, I3= reschedule ticks, I4 = enable */ +#define TX_TRACE_TIMER_DEACTIVATE 125 /* I1 = timer ptr, I2 = stack ptr */ +#define TX_TRACE_TIMER_DELETE 126 /* I1 = timer ptr */ +#define TX_TRACE_TIMER_INFO_GET 127 /* I1 = timer ptr, I2 = stack ptr */ +#define TX_TRACE_TIMER_PERFORMANCE_INFO_GET 128 /* I1 = timer ptr */ +#define TX_TRACE_TIMER_PERFORMANCE_SYSTEM_INFO_GET 129 /* None */ + + +/* Define the an Trace Buffer Entry. */ + +typedef struct TX_TRACE_BUFFER_ENTRY_STRUCT +{ + + ULONG tx_trace_buffer_entry_thread_pointer; + ULONG tx_trace_buffer_entry_thread_priority; + ULONG tx_trace_buffer_entry_event_id; + ULONG tx_trace_buffer_entry_time_stamp; +#ifdef TX_MISRA_ENABLE + ULONG tx_trace_buffer_entry_info_1; + ULONG tx_trace_buffer_entry_info_2; + ULONG tx_trace_buffer_entry_info_3; + ULONG tx_trace_buffer_entry_info_4; +#else + ULONG tx_trace_buffer_entry_information_field_1; + ULONG tx_trace_buffer_entry_information_field_2; + ULONG tx_trace_buffer_entry_information_field_3; + ULONG tx_trace_buffer_entry_information_field_4; +#endif +} TX_TRACE_BUFFER_ENTRY; + + +/* Trace management component data declarations follow. */ + +/* Determine if the initialization function of this component is including + this file. If so, make the data definitions really happen. Otherwise, + make them extern so other functions in the component can access them. */ + +#ifdef TX_TRACE_INIT +#define TRACE_DECLARE +#else +#define TRACE_DECLARE extern +#endif + + +/* Define the pointer to the start of the trace buffer control structure. */ + +TRACE_DECLARE TX_TRACE_HEADER *_tx_trace_header_ptr; + + +/* Define the pointer to the start of the trace object registry area in the trace buffer. */ + +TRACE_DECLARE TX_TRACE_OBJECT_ENTRY *_tx_trace_registry_start_ptr; + + +/* Define the pointer to the end of the trace object registry area in the trace buffer. */ + +TRACE_DECLARE TX_TRACE_OBJECT_ENTRY *_tx_trace_registry_end_ptr; + + +/* Define the pointer to the starting entry of the actual trace event area of the trace buffer. */ + +TRACE_DECLARE TX_TRACE_BUFFER_ENTRY *_tx_trace_buffer_start_ptr; + + +/* Define the pointer to the ending entry of the actual trace event area of the trace buffer. */ + +TRACE_DECLARE TX_TRACE_BUFFER_ENTRY *_tx_trace_buffer_end_ptr; + + +/* Define the pointer to the current entry of the actual trace event area of the trace buffer. */ + +TRACE_DECLARE TX_TRACE_BUFFER_ENTRY *_tx_trace_buffer_current_ptr; + + +/* Define the trace event enable bits, where each bit represents a type of event that can be enabled + or disabled dynamically by the application. */ + +TRACE_DECLARE ULONG _tx_trace_event_enable_bits; + + +/* Define a counter that is used in environments that don't have a timer source. This counter + is incremented on each use giving each event a unique timestamp. */ + +TRACE_DECLARE ULONG _tx_trace_simulated_time; + + +/* Define the function pointer used to call the application when the trace buffer wraps. If NULL, + the application has not registered a callback function. */ + +TRACE_DECLARE VOID (*_tx_trace_full_notify_function)(VOID *buffer); + + +/* Define the total number of registry entries. */ + +TRACE_DECLARE ULONG _tx_trace_total_registry_entries; + + +/* Define a counter that is used to track the number of available registry entries. */ + +TRACE_DECLARE ULONG _tx_trace_available_registry_entries; + + +/* Define an index that represents the start of the registry search. */ + +TRACE_DECLARE ULONG _tx_trace_registry_search_start; + + +/* Define the event trace macros that are expanded in-line when event tracing is enabled. */ + +#ifdef TX_MISRA_ENABLE +#define TX_TRACE_INFO_FIELD_ASSIGNMENT(a,b,c,d) trace_event_ptr -> tx_trace_buffer_entry_info_1 = (ULONG) (a); trace_event_ptr -> tx_trace_buffer_entry_info_2 = (ULONG) (b); trace_event_ptr -> tx_trace_buffer_entry_info_3 = (ULONG) (c); trace_event_ptr -> tx_trace_buffer_entry_info_4 = (ULONG) (d); +#else +#define TX_TRACE_INFO_FIELD_ASSIGNMENT(a,b,c,d) trace_event_ptr -> tx_trace_buffer_entry_information_field_1 = (ULONG) (a); trace_event_ptr -> tx_trace_buffer_entry_information_field_2 = (ULONG) (b); trace_event_ptr -> tx_trace_buffer_entry_information_field_3 = (ULONG) (c); trace_event_ptr -> tx_trace_buffer_entry_information_field_4 = (ULONG) (d); +#endif + + +#define TX_TRACE_INITIALIZE _tx_trace_initialize(); +#define TX_TRACE_OBJECT_REGISTER(t,p,n,a,b) _tx_trace_object_register((UCHAR) (t), (VOID *) (p), (CHAR *) (n), (ULONG) (a), (ULONG) (b)); +#define TX_TRACE_OBJECT_UNREGISTER(o) _tx_trace_object_unregister((VOID *) (o)); +#ifndef TX_TRACE_IN_LINE_INSERT +#define TX_TRACE_IN_LINE_INSERT(i,a,b,c,d,e) \ + { \ + TX_TRACE_BUFFER_ENTRY *trace_event_ptr; \ + ULONG trace_system_state; \ + ULONG trace_priority; \ + TX_THREAD *trace_thread_ptr; \ + trace_event_ptr = _tx_trace_buffer_current_ptr; \ + if ((trace_event_ptr) && (_tx_trace_event_enable_bits & ((ULONG) (e)))) \ + { \ + TX_TRACE_PORT_EXTENSION \ + trace_system_state = (ULONG) TX_THREAD_GET_SYSTEM_STATE(); \ + TX_THREAD_GET_CURRENT(trace_thread_ptr) \ + \ + if (trace_system_state == 0) \ + { \ + trace_priority = trace_thread_ptr -> tx_thread_priority; \ + trace_priority = trace_priority | 0x80000000UL | (trace_thread_ptr -> tx_thread_preempt_threshold << 16); \ + } \ + else if (trace_system_state < 0xF0F0F0F0UL) \ + { \ + trace_priority = (ULONG) trace_thread_ptr; \ + trace_thread_ptr = (TX_THREAD *) 0xFFFFFFFFUL; \ + } \ + else \ + { \ + trace_thread_ptr = (TX_THREAD *) 0xF0F0F0F0UL; \ + trace_priority = 0; \ + } \ + trace_event_ptr -> tx_trace_buffer_entry_thread_pointer = (ULONG) trace_thread_ptr; \ + trace_event_ptr -> tx_trace_buffer_entry_thread_priority = (ULONG) trace_priority; \ + trace_event_ptr -> tx_trace_buffer_entry_event_id = (ULONG) (i); \ + trace_event_ptr -> tx_trace_buffer_entry_time_stamp = (ULONG) TX_TRACE_TIME_SOURCE; \ + TX_TRACE_INFO_FIELD_ASSIGNMENT((a),(b),(c),(d)) \ + trace_event_ptr++; \ + if (trace_event_ptr >= _tx_trace_buffer_end_ptr) \ + { \ + trace_event_ptr = _tx_trace_buffer_start_ptr; \ + _tx_trace_buffer_current_ptr = trace_event_ptr; \ + _tx_trace_header_ptr -> tx_trace_header_buffer_current_pointer = (ULONG) trace_event_ptr; \ + if (_tx_trace_full_notify_function) \ + (_tx_trace_full_notify_function)((VOID *) _tx_trace_header_ptr); \ + } \ + else \ + { \ + _tx_trace_buffer_current_ptr = trace_event_ptr; \ + _tx_trace_header_ptr -> tx_trace_header_buffer_current_pointer = (ULONG) trace_event_ptr; \ + } \ + } \ + } +#endif +#endif + + +#ifdef TX_SOURCE_CODE + +/* Define internal function prototypes of the trace component, only if compiling ThreadX source code. */ + +VOID _tx_trace_initialize(VOID); +VOID _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2); +VOID _tx_trace_object_unregister(VOID *object_ptr); + + +#ifdef TX_ENABLE_EVENT_TRACE + +/* Check for MISRA compliance requirements. */ + +#ifdef TX_MISRA_ENABLE + +/* Define MISRA-specific routines. */ + +UCHAR *_tx_misra_object_to_uchar_pointer_convert(TX_TRACE_OBJECT_ENTRY *pointer); +TX_TRACE_OBJECT_ENTRY *_tx_misra_uchar_to_object_pointer_convert(UCHAR *pointer); +TX_TRACE_HEADER *_tx_misra_uchar_to_header_pointer_convert(UCHAR *pointer); +TX_TRACE_BUFFER_ENTRY *_tx_misra_uchar_to_entry_pointer_convert(UCHAR *pointer); +UCHAR *_tx_misra_entry_to_uchar_pointer_convert(TX_TRACE_BUFFER_ENTRY *pointer); + + +#define TX_OBJECT_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_object_to_uchar_pointer_convert((a)) +#define TX_UCHAR_TO_OBJECT_POINTER_CONVERT(a) _tx_misra_uchar_to_object_pointer_convert((a)) +#define TX_UCHAR_TO_HEADER_POINTER_CONVERT(a) _tx_misra_uchar_to_header_pointer_convert((a)) +#define TX_UCHAR_TO_ENTRY_POINTER_CONVERT(a) _tx_misra_uchar_to_entry_pointer_convert((a)) +#define TX_ENTRY_TO_UCHAR_POINTER_CONVERT(a) _tx_misra_entry_to_uchar_pointer_convert((a)) + +#else + +#define TX_OBJECT_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR *) ((VOID *) (a))) +#define TX_UCHAR_TO_OBJECT_POINTER_CONVERT(a) ((TX_TRACE_OBJECT_ENTRY *) ((VOID *) (a))) +#define TX_UCHAR_TO_HEADER_POINTER_CONVERT(a) ((TX_TRACE_HEADER *) ((VOID *) (a))) +#define TX_UCHAR_TO_ENTRY_POINTER_CONVERT(a) ((TX_TRACE_BUFFER_ENTRY *) ((VOID *) (a))) +#define TX_ENTRY_TO_UCHAR_POINTER_CONVERT(a) ((UCHAR *) ((VOID *) (a))) + +#endif +#endif +#endif +#endif + diff --git a/Middlewares/ST/threadx/common/inc/tx_user_sample.h b/Middlewares/ST/threadx/common/inc/tx_user_sample.h new file mode 100644 index 0000000..e22babf --- /dev/null +++ b/Middlewares/ST/threadx/common/inc/tx_user_sample.h @@ -0,0 +1,302 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** User Specific */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* PORT SPECIFIC C INFORMATION RELEASE */ +/* */ +/* tx_user.h PORTABLE C */ +/* 6.1.9 */ +/* */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file contains user defines for configuring ThreadX in specific */ +/* ways. This file will have an effect only if the application and */ +/* ThreadX library are built with TX_INCLUDE_USER_DEFINE_FILE defined. */ +/* Note that all the defines in this file may also be made on the */ +/* command line when building ThreadX library and application objects. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 03-02-2021 Scott Larson Modified comment(s), */ +/* added option to remove */ +/* FileX pointer, */ +/* resulting in version 6.1.5 */ +/* 06-02-2021 Scott Larson Added options for multiple */ +/* block pool search & delay, */ +/* resulting in version 6.1.7 */ +/* 10-15-2021 Yuxin Zhou Modified comment(s), added */ +/* user-configurable symbol */ +/* TX_TIMER_TICKS_PER_SECOND */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ + +#ifndef TX_USER_H +#define TX_USER_H + + +/* Define various build options for the ThreadX port. The application should either make changes + here by commenting or un-commenting the conditional compilation defined OR supply the defines + though the compiler's equivalent of the -D option. + + For maximum speed, the following should be defined: + + TX_MAX_PRIORITIES 32 + TX_DISABLE_PREEMPTION_THRESHOLD + TX_DISABLE_REDUNDANT_CLEARING + TX_DISABLE_NOTIFY_CALLBACKS + TX_NOT_INTERRUPTABLE + TX_TIMER_PROCESS_IN_ISR + TX_REACTIVATE_INLINE + TX_DISABLE_STACK_FILLING + TX_INLINE_THREAD_RESUME_SUSPEND + + For minimum size, the following should be defined: + + TX_MAX_PRIORITIES 32 + TX_DISABLE_PREEMPTION_THRESHOLD + TX_DISABLE_REDUNDANT_CLEARING + TX_DISABLE_NOTIFY_CALLBACKS + TX_NO_FILEX_POINTER + TX_NOT_INTERRUPTABLE + TX_TIMER_PROCESS_IN_ISR + + Of course, many of these defines reduce functionality and/or change the behavior of the + system in ways that may not be worth the trade-off. For example, the TX_TIMER_PROCESS_IN_ISR + results in faster and smaller code, however, it increases the amount of processing in the ISR. + In addition, some services that are available in timers are not available from ISRs and will + therefore return an error if this option is used. This may or may not be desirable for a + given application. */ + + +/* Override various options with default values already assigned in tx_port.h. Please also refer + to tx_port.h for descriptions on each of these options. */ + +/* +#define TX_MAX_PRIORITIES 32 +#define TX_MINIMUM_STACK ???? +#define TX_THREAD_USER_EXTENSION ???? +#define TX_TIMER_THREAD_STACK_SIZE ???? +#define TX_TIMER_THREAD_PRIORITY ???? +*/ + +/* Define the common timer tick reference for use by other middleware components. The default + value is 10ms (i.e. 100 ticks, defined in tx_api.h), but may be replaced by a port-specific + version in tx_port.h or here. + Note: the actual hardware timer value may need to be changed (usually in tx_initialize_low_level). */ + +/* +#define TX_TIMER_TICKS_PER_SECOND ((ULONG) 100) +*/ + +/* Determine if there is a FileX pointer in the thread control block. + By default, the pointer is there for legacy/backwards compatibility. + The pointer must also be there for applications using FileX. + Define this to save space in the thread control block. +*/ + +/* +#define TX_NO_FILEX_POINTER +*/ + +/* Determine if timer expirations (application timers, timeouts, and tx_thread_sleep calls + should be processed within the a system timer thread or directly in the timer ISR. + By default, the timer thread is used. When the following is defined, the timer expiration + processing is done directly from the timer ISR, thereby eliminating the timer thread control + block, stack, and context switching to activate it. */ + +/* +#define TX_TIMER_PROCESS_IN_ISR +*/ + +/* Determine if in-line timer reactivation should be used within the timer expiration processing. + By default, this is disabled and a function call is used. When the following is defined, + reactivating is performed in-line resulting in faster timer processing but slightly larger + code size. */ + +/* +#define TX_REACTIVATE_INLINE +*/ + +/* Determine is stack filling is enabled. By default, ThreadX stack filling is enabled, + which places an 0xEF pattern in each byte of each thread's stack. This is used by + debuggers with ThreadX-awareness and by the ThreadX run-time stack checking feature. */ + +/* +#define TX_DISABLE_STACK_FILLING +*/ + +/* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is + disabled. When the following is defined, ThreadX thread stack checking is enabled. If stack + checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING + define is negated, thereby forcing the stack fill which is necessary for the stack checking + logic. */ + +/* +#define TX_ENABLE_STACK_CHECKING +*/ + +/* Determine if preemption-threshold should be disabled. By default, preemption-threshold is + enabled. If the application does not use preemption-threshold, it may be disabled to reduce + code size and improve performance. */ + +/* +#define TX_DISABLE_PREEMPTION_THRESHOLD +*/ + +/* Determine if global ThreadX variables should be cleared. If the compiler startup code clears + the .bss section prior to ThreadX running, the define can be used to eliminate unnecessary + clearing of ThreadX global variables. */ + +/* +#define TX_DISABLE_REDUNDANT_CLEARING +*/ + +/* Determine if no timer processing is required. This option will help eliminate the timer + processing when not needed. The user will also have to comment out the call to + tx_timer_interrupt, which is typically made from assembly language in + tx_initialize_low_level. Note: if TX_NO_TIMER is used, the define TX_TIMER_PROCESS_IN_ISR + must also be used and tx_timer_initialize must be removed from ThreadX library. */ + +/* +#define TX_NO_TIMER +#ifndef TX_TIMER_PROCESS_IN_ISR +#define TX_TIMER_PROCESS_IN_ISR +#endif +*/ + +/* Determine if the notify callback option should be disabled. By default, notify callbacks are + enabled. If the application does not use notify callbacks, they may be disabled to reduce + code size and improve performance. */ + +/* +#define TX_DISABLE_NOTIFY_CALLBACKS +*/ + + +/* Determine if the tx_thread_resume and tx_thread_suspend services should have their internal + code in-line. This results in a larger image, but improves the performance of the thread + resume and suspend services. */ + +/* +#define TX_INLINE_THREAD_RESUME_SUSPEND +*/ + + +/* Determine if the internal ThreadX code is non-interruptable. This results in smaller code + size and less processing overhead, but increases the interrupt lockout time. */ + +/* +#define TX_NOT_INTERRUPTABLE +*/ + + +/* Determine if the trace event logging code should be enabled. This causes slight increases in + code size and overhead, but provides the ability to generate system trace information which + is available for viewing in TraceX. */ + +/* +#define TX_ENABLE_EVENT_TRACE +*/ + + +/* Determine if block pool performance gathering is required by the application. When the following is + defined, ThreadX gathers various block pool performance information. */ + +/* +#define TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if byte pool performance gathering is required by the application. When the following is + defined, ThreadX gathers various byte pool performance information. */ + +/* +#define TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if event flags performance gathering is required by the application. When the following is + defined, ThreadX gathers various event flags performance information. */ + +/* +#define TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if mutex performance gathering is required by the application. When the following is + defined, ThreadX gathers various mutex performance information. */ + +/* +#define TX_MUTEX_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if queue performance gathering is required by the application. When the following is + defined, ThreadX gathers various queue performance information. */ + +/* +#define TX_QUEUE_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if semaphore performance gathering is required by the application. When the following is + defined, ThreadX gathers various semaphore performance information. */ + +/* +#define TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if thread performance gathering is required by the application. When the following is + defined, ThreadX gathers various thread performance information. */ + +/* +#define TX_THREAD_ENABLE_PERFORMANCE_INFO +*/ + +/* Determine if timer performance gathering is required by the application. When the following is + defined, ThreadX gathers various timer performance information. */ + +/* +#define TX_TIMER_ENABLE_PERFORMANCE_INFO +*/ + +/* Override options for byte pool searches of multiple blocks. */ + +/* +#define TX_BYTE_POOL_MULTIPLE_BLOCK_SEARCH 20 +*/ + +/* Override options for byte pool search delay to avoid thrashing. */ + +/* +#define TX_BYTE_POOL_DELAY_VALUE 3 +*/ + +#endif + diff --git a/Middlewares/ST/threadx/common/src/tx_block_allocate.c b/Middlewares/ST/threadx/common/src/tx_block_allocate.c new file mode 100644 index 0000000..ad00c34 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_allocate.c @@ -0,0 +1,374 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_trace.h" +#endif +#include "tx_thread.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_allocate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function allocates a block from the specified memory block */ +/* pool. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* block_ptr Pointer to place allocated block */ +/* pointer */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Suspend thread */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_block_allocate(TX_BLOCK_POOL *pool_ptr, VOID **block_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +TX_THREAD *thread_ptr; +UCHAR *work_ptr; +UCHAR *temp_ptr; +UCHAR **next_block_ptr; +UCHAR **return_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif +#ifdef TX_ENABLE_EVENT_LOGGING +UCHAR *log_entry_ptr; +ULONG upper_tbu; +ULONG lower_tbu; +#endif + + + /* Disable interrupts to get a block from the pool. */ + TX_DISABLE + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total allocations counter. */ + _tx_block_pool_performance_allocate_count++; + + /* Increment the number of allocations on this pool. */ + pool_ptr -> tx_block_pool_performance_allocate_count++; +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_ALLOCATE, pool_ptr, 0, wait_option, pool_ptr -> tx_block_pool_available, TX_TRACE_BLOCK_POOL_EVENTS) + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time the allocate + call succeeds. */ + if (entry_ptr != TX_NULL) + { + + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + log_entry_ptr = *(UCHAR **) _tx_el_current_event; + + /* Log this kernel call. */ + TX_EL_BLOCK_ALLOCATE_INSERT + + /* Store -1 in the third event slot. */ + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_3_OFFSET)) = (ULONG) -1; + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time the allocate + call succeeds. */ + lower_tbu = *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)); + upper_tbu = *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET)); +#endif + + /* Determine if there is an available block. */ + if (pool_ptr -> tx_block_pool_available != ((UINT) 0)) + { + + /* Yes, a block is available. Decrement the available count. */ + pool_ptr -> tx_block_pool_available--; + + /* Pickup the current block pointer. */ + work_ptr = pool_ptr -> tx_block_pool_available_list; + + /* Return the first available block to the caller. */ + temp_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *))); + return_ptr = TX_INDIRECT_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr); + *return_ptr = temp_ptr; + + /* Modify the available list to point at the next block in the pool. */ + next_block_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + pool_ptr -> tx_block_pool_available_list = *next_block_ptr; + + /* Save the pool's address in the block for when it is released! */ + temp_ptr = TX_BLOCK_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr); + *next_block_ptr = temp_ptr; + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the byte + allocate event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the time stamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, update the entry with the address. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_2 = TX_POINTER_TO_ULONG_CONVERT(*block_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_2 = TX_POINTER_TO_ULONG_CONVERT(*block_ptr); +#endif + } + } +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + /* Store the address of the allocated block. */ + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_3_OFFSET)) = (ULONG) *block_ptr; +#endif + + /* Set status to success. */ + status = TX_SUCCESS; + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Default the return pointer to NULL. */ + return_ptr = TX_INDIRECT_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr); + *return_ptr = TX_NULL; + + /* Determine if the request specifies suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion. */ + status = TX_NO_MEMORY; + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Prepare for suspension of this thread. */ + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total suspensions counter. */ + _tx_block_pool_performance_suspension_count++; + + /* Increment the number of suspensions on this pool. */ + pool_ptr -> tx_block_pool_performance_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_block_pool_cleanup); + + /* Setup cleanup information, i.e. this pool control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) pool_ptr; + + /* Save the return block pointer address as well. */ + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) block_ptr; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Pickup the number of suspended threads. */ + suspended_count = (pool_ptr -> tx_block_pool_suspended_count); + + /* Increment the number of suspended threads. */ + (pool_ptr -> tx_block_pool_suspended_count)++; + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + pool_ptr -> tx_block_pool_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = pool_ptr -> tx_block_pool_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_BLOCK_MEMORY; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the byte + allocate event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the time-stamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, update the entry with the address. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_2 = TX_POINTER_TO_ULONG_CONVERT(*block_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_2 = TX_POINTER_TO_ULONG_CONVERT(*block_ptr); +#endif + } + } +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + /* Check that the event time stamp is unchanged and the call is about + to return success. A different timestamp means that a later event + wrote over the block allocate event. A return value other than + TX_SUCCESS indicates that no block was available. In those cases, + do nothing here. */ + if (lower_tbu == *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)) && + upper_tbu == *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET)) && + ((thread_ptr -> tx_thread_suspend_status) == TX_SUCCESS)) + { + + /* Store the address of the allocated block. */ + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_3_OFFSET)) = (ULONG) *block_ptr; + } +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Immediate return, return error completion. */ + status = TX_NO_MEMORY; + + /* Restore interrupts. */ + TX_RESTORE + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.c b/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.c new file mode 100644 index 0000000..12b4dcb --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_pool_cleanup.c @@ -0,0 +1,215 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_pool_cleanup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes block allocate timeout and thread terminate */ +/* actions that require the block pool data structures to be cleaned */ +/* up. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to suspended thread's */ +/* control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_timeout Thread timeout processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* _tx_thread_wait_abort Thread wait abort processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_block_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + +#ifndef TX_NOT_INTERRUPTABLE +TX_INTERRUPT_SAVE_AREA +#endif + +TX_BLOCK_POOL *pool_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the block pool. */ + TX_DISABLE + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_block_pool_cleanup)) + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + { + + /* Setup pointer to block pool control block. */ + pool_ptr = TX_VOID_TO_BLOCK_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + + /* Check for a NULL byte pool pointer. */ + if (pool_ptr != TX_NULL) + { + + /* Check for valid pool ID. */ + if (pool_ptr -> tx_block_pool_id == TX_BLOCK_POOL_ID) + { + + /* Determine if there are any thread suspensions. */ + if (pool_ptr -> tx_block_pool_suspended_count != TX_NO_SUSPENSIONS) + { +#else + + /* Setup pointer to block pool control block. */ + pool_ptr = TX_VOID_TO_BLOCK_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Decrement the suspended count. */ + pool_ptr -> tx_block_pool_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = pool_ptr -> tx_block_pool_suspended_count; + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + pool_ptr -> tx_block_pool_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Determine if we need to update the head pointer. */ + if (pool_ptr -> tx_block_pool_suspension_list == thread_ptr) + { + + /* Update the list head pointer. */ + pool_ptr -> tx_block_pool_suspension_list = next_thread; + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_BLOCK_MEMORY) + { + + /* Timeout condition and the thread still suspended on the block pool. + Setup return error status and resume the thread. */ + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total timeouts counter. */ + _tx_block_pool_performance_timeout_count++; + + /* Increment the number of timeouts on this block pool. */ + pool_ptr -> tx_block_pool_performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NO_MEMORY; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } +#ifndef TX_NOT_INTERRUPTABLE + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_block_pool_create.c b/Middlewares/ST/threadx/common/src/tx_block_pool_create.c new file mode 100644 index 0000000..2b9cdbc --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_pool_create.c @@ -0,0 +1,215 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_pool_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a pool of fixed-size memory blocks in the */ +/* specified memory area. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* name_ptr Pointer to block pool name */ +/* block_size Number of bytes in each block */ +/* pool_start Address of beginning of pool area */ +/* pool_size Number of bytes in the block pool */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_block_pool_create(TX_BLOCK_POOL *pool_ptr, CHAR *name_ptr, ULONG block_size, + VOID *pool_start, ULONG pool_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT blocks; +UINT status; +ULONG total_blocks; +UCHAR *block_ptr; +UCHAR **block_link_ptr; +UCHAR *next_block_ptr; +TX_BLOCK_POOL *next_pool; +TX_BLOCK_POOL *previous_pool; + + + /* Initialize block pool control block to all zeros. */ + TX_MEMSET(pool_ptr, 0, (sizeof(TX_BLOCK_POOL))); + + /* Round the block size up to something that is evenly divisible by + an ALIGN_TYPE (typically this is a 32-bit ULONG). This helps guarantee proper alignment. */ + block_size = (((block_size + (sizeof(ALIGN_TYPE))) - ((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE)); + + /* Round the pool size down to something that is evenly divisible by + an ALIGN_TYPE (typically this is a 32-bit ULONG). */ + pool_size = (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE)); + + /* Setup the basic block pool fields. */ + pool_ptr -> tx_block_pool_name = name_ptr; + pool_ptr -> tx_block_pool_start = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + pool_ptr -> tx_block_pool_size = pool_size; + pool_ptr -> tx_block_pool_block_size = (UINT) block_size; + + /* Calculate the total number of blocks. */ + total_blocks = pool_size/(block_size + (sizeof(UCHAR *))); + + /* Walk through the pool area, setting up the available block list. */ + blocks = ((UINT) 0); + block_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + next_block_ptr = TX_UCHAR_POINTER_ADD(block_ptr, (block_size + (sizeof(UCHAR *)))); + while(blocks < (UINT) total_blocks) + { + + /* Yes, we have another block. Increment the block count. */ + blocks++; + + /* Setup the link to the next block. */ + block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr); + *block_link_ptr = next_block_ptr; + + /* Advance to the next block. */ + block_ptr = next_block_ptr; + + /* Update the next block pointer. */ + next_block_ptr = TX_UCHAR_POINTER_ADD(block_ptr, (block_size + (sizeof(UCHAR *)))); + } + + /* Save the remaining information in the pool control block. */ + pool_ptr -> tx_block_pool_available = blocks; + pool_ptr -> tx_block_pool_total = blocks; + + /* Quickly check to make sure at least one block is in the pool. */ + if (blocks != ((UINT) 0)) + { + + /* Backup to the last block in the pool. */ + block_ptr = TX_UCHAR_POINTER_SUB(block_ptr,(block_size + (sizeof(UCHAR *)))); + + /* Set the last block's forward pointer to NULL. */ + block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr); + *block_link_ptr = TX_NULL; + + /* Setup the starting pool address. */ + pool_ptr -> tx_block_pool_available_list = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + + /* Disable interrupts to place the block pool on the created list. */ + TX_DISABLE + + /* Setup the block pool ID to make it valid. */ + pool_ptr -> tx_block_pool_id = TX_BLOCK_POOL_ID; + + /* Place the block pool on the list of created block pools. First, + check for an empty list. */ + if (_tx_block_pool_created_count == TX_EMPTY) + { + + /* The created block pool list is empty. Add block pool to empty list. */ + _tx_block_pool_created_ptr = pool_ptr; + pool_ptr -> tx_block_pool_created_next = pool_ptr; + pool_ptr -> tx_block_pool_created_previous = pool_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_pool = _tx_block_pool_created_ptr; + previous_pool = next_pool -> tx_block_pool_created_previous; + + /* Place the new block pool in the list. */ + next_pool -> tx_block_pool_created_previous = pool_ptr; + previous_pool -> tx_block_pool_created_next = pool_ptr; + + /* Setup this block pool's created links. */ + pool_ptr -> tx_block_pool_created_previous = previous_pool; + pool_ptr -> tx_block_pool_created_next = next_pool; + } + + /* Increment the created count. */ + _tx_block_pool_created_count++; + + /* Optional block pool create extended processing. */ + TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BLOCK_POOL, pool_ptr, name_ptr, pool_size, block_size) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), blocks, block_size, TX_TRACE_BLOCK_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BLOCK_POOL_CREATE_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return successful status. */ + status = TX_SUCCESS; + } + else + { + + /* Not enough memory for one block, return appropriate error. */ + status = TX_SIZE_ERROR; + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_block_pool_delete.c b/Middlewares/ST/threadx/common/src/tx_block_pool_delete.c new file mode 100644 index 0000000..e6d7491 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_pool_delete.c @@ -0,0 +1,209 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_pool_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified block pool. All threads */ +/* suspended on the block pool are resumed with the TX_DELETED status */ +/* code. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_block_pool_delete(TX_BLOCK_POOL *pool_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +UINT suspended_count; +TX_BLOCK_POOL *next_pool; +TX_BLOCK_POOL *previous_pool; + + + /* Disable interrupts to remove the block pool from the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_POOL_DELETE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_BLOCK_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BLOCK_POOL_DELETE_INSERT + + /* Optional block pool delete extended processing. */ + TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(pool_ptr) + + /* Clear the block pool ID to make it invalid. */ + pool_ptr -> tx_block_pool_id = TX_CLEAR_ID; + + /* Decrement the number of block pools. */ + _tx_block_pool_created_count--; + + /* See if the block pool is the only one on the list. */ + if (_tx_block_pool_created_count == TX_EMPTY) + { + + /* Only created block pool, just set the created list to NULL. */ + _tx_block_pool_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_pool = pool_ptr -> tx_block_pool_created_next; + previous_pool = pool_ptr -> tx_block_pool_created_previous; + next_pool -> tx_block_pool_created_previous = previous_pool; + previous_pool -> tx_block_pool_created_next = next_pool; + + /* See if we have to update the created list head pointer. */ + if (_tx_block_pool_created_ptr == pool_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_block_pool_created_ptr = next_pool; + } + } + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Pickup the suspension information. */ + thread_ptr = pool_ptr -> tx_block_pool_suspension_list; + pool_ptr -> tx_block_pool_suspension_list = TX_NULL; + suspended_count = pool_ptr -> tx_block_pool_suspended_count; + pool_ptr -> tx_block_pool_suspended_count = TX_NO_SUSPENSIONS; + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the block pool suspension list to resume any and all threads suspended + on this block pool. */ + while (suspended_count != TX_NO_SUSPENSIONS) + { + + /* Decrement the suspension count. */ + suspended_count--; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_DELETED. */ + thread_ptr -> tx_thread_suspend_status = TX_DELETED; + + /* Move the thread pointer ahead. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move to next thread. */ + thread_ptr = next_thread; + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_BLOCK_POOL_DELETE_PORT_COMPLETION(pool_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Release previous preempt disable. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.c b/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.c new file mode 100644 index 0000000..4837f45 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_pool_info_get.c @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_pool_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified block pool. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to block pool control blk */ +/* name Destination for the pool name */ +/* available_blocks Number of free blocks in pool */ +/* total_blocks Total number of blocks in pool */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on block pool */ +/* suspended_count Destination for suspended count */ +/* next_pool Destination for pointer to next */ +/* block pool on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_block_pool_info_get(TX_BLOCK_POOL *pool_ptr, CHAR **name, ULONG *available_blocks, + ULONG *total_blocks, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BLOCK_POOL **next_pool) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_POOL_INFO_GET, pool_ptr, 0, 0, 0, TX_TRACE_BLOCK_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BLOCK_POOL_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the block pool. */ + if (name != TX_NULL) + { + + *name = pool_ptr -> tx_block_pool_name; + } + + /* Retrieve the number of available blocks in the block pool. */ + if (available_blocks != TX_NULL) + { + + *available_blocks = (ULONG) pool_ptr -> tx_block_pool_available; + } + + /* Retrieve the total number of blocks in the block pool. */ + if (total_blocks != TX_NULL) + { + + *total_blocks = (ULONG) pool_ptr -> tx_block_pool_total; + } + + /* Retrieve the first thread suspended on this block pool. */ + if (first_suspended != TX_NULL) + { + + *first_suspended = pool_ptr -> tx_block_pool_suspension_list; + } + + /* Retrieve the number of threads suspended on this block pool. */ + if (suspended_count != TX_NULL) + { + + *suspended_count = (ULONG) pool_ptr -> tx_block_pool_suspended_count; + } + + /* Retrieve the pointer to the next block pool created. */ + if (next_pool != TX_NULL) + { + + *next_pool = pool_ptr -> tx_block_pool_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.c b/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.c new file mode 100644 index 0000000..ae062a4 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_pool_initialize.c @@ -0,0 +1,133 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_block_pool.h" + + +#ifndef TX_INLINE_INITIALIZATION + +/* Locate block pool component data in this file. */ + +/* Define the head pointer of the created block pool list. */ + +TX_BLOCK_POOL * _tx_block_pool_created_ptr; + + +/* Define the variable that holds the number of created block pools. */ + +ULONG _tx_block_pool_created_count; + + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + +/* Define the total number of block allocates. */ + +ULONG _tx_block_pool_performance_allocate_count; + + +/* Define the total number of block releases. */ + +ULONG _tx_block_pool_performance_release_count; + + +/* Define the total number of block pool suspensions. */ + +ULONG _tx_block_pool_performance_suspension_count; + + +/* Define the total number of block pool timeouts. */ + +ULONG _tx_block_pool_performance_timeout_count; + +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block pool_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the block pool component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* opt out of function when */ +/* TX_INLINE_INITIALIZATION is */ +/* defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_block_pool_initialize(VOID) +{ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created block pools list and the + number of block pools created. */ + _tx_block_pool_created_ptr = TX_NULL; + _tx_block_pool_created_count = TX_EMPTY; + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + + /* Initialize block pool performance counters. */ + _tx_block_pool_performance_allocate_count = ((ULONG) 0); + _tx_block_pool_performance_release_count = ((ULONG) 0); + _tx_block_pool_performance_suspension_count = ((ULONG) 0); + _tx_block_pool_performance_timeout_count = ((ULONG) 0); +#endif +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.c b/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.c new file mode 100644 index 0000000..551b201 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_pool_prioritize.c @@ -0,0 +1,251 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_pool_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the highest priority suspended thread at the */ +/* front of the suspension list. All other threads remain in the same */ +/* FIFO suspension order. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_block_pool_prioritize(TX_BLOCK_POOL *pool_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *priority_thread_ptr; +TX_THREAD *head_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT list_changed; + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_POOL_PRIORITIZE, pool_ptr, pool_ptr -> tx_block_pool_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_BLOCK_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BLOCK_POOL_PRIORITIZE_INSERT + + /* Pickup the suspended count. */ + suspended_count = pool_ptr -> tx_block_pool_suspended_count; + + /* Determine if there are fewer than 2 suspended threads. */ + if (suspended_count < ((UINT) 2)) + { + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if there how many threads are suspended on this block memory pool. */ + else if (suspended_count == ((UINT) 2)) + { + + /* Pickup the head pointer and the next pointer. */ + head_ptr = pool_ptr -> tx_block_pool_suspension_list; + next_thread = head_ptr -> tx_thread_suspended_next; + + /* Determine if the next suspended thread has a higher priority. */ + if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority)) + { + + /* Yes, move the list head to the next thread. */ + pool_ptr -> tx_block_pool_suspension_list = next_thread; + } + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = pool_ptr -> tx_block_pool_suspension_list; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Set the list changed flag to false. */ + list_changed = TX_FALSE; + + /* Search through the list to find the highest priority thread. */ + do + { + + /* Is the current thread higher priority? */ + if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority) + { + + /* Yes, remember that this thread is the highest priority. */ + priority_thread_ptr = thread_ptr; + } + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Determine if any changes to the list have occurred while + interrupts were enabled. */ + + /* Is the list head the same? */ + if (head_ptr != pool_ptr -> tx_block_pool_suspension_list) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + else + { + + /* Is the suspended count the same? */ + if (suspended_count != pool_ptr -> tx_block_pool_suspended_count) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + } + + /* Determine if the list has changed. */ + if (list_changed == TX_FALSE) + { + + /* Move the thread pointer to the next thread. */ + thread_ptr = thread_ptr -> tx_thread_suspended_next; + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = pool_ptr -> tx_block_pool_suspension_list; + suspended_count = pool_ptr -> tx_block_pool_suspended_count; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Reset the list changed flag. */ + list_changed = TX_FALSE; + } + + } while (thread_ptr != head_ptr); + + /* Release preemption. */ + _tx_thread_preempt_disable--; + + /* Now determine if the highest priority thread is at the front + of the list. */ + if (priority_thread_ptr != head_ptr) + { + + /* No, we need to move the highest priority suspended thread to the + front of the list. */ + + /* First, remove the highest priority thread by updating the + adjacent suspended threads. */ + next_thread = priority_thread_ptr -> tx_thread_suspended_next; + previous_thread = priority_thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Now, link the highest priority thread at the front of the list. */ + previous_thread = head_ptr -> tx_thread_suspended_previous; + priority_thread_ptr -> tx_thread_suspended_next = head_ptr; + priority_thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = priority_thread_ptr; + head_ptr -> tx_thread_suspended_previous = priority_thread_ptr; + + /* Move the list head pointer to the highest priority suspended thread. */ + pool_ptr -> tx_block_pool_suspension_list = priority_thread_ptr; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + + /* Return successful status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_block_release.c b/Middlewares/ST/threadx/common/src/tx_block_release.c new file mode 100644 index 0000000..6ac3466 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_block_release.c @@ -0,0 +1,206 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_release PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function returns a previously allocated block to its */ +/* associated memory block pool. */ +/* */ +/* INPUT */ +/* */ +/* block_ptr Pointer to memory block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_block_release(VOID *block_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_BLOCK_POOL *pool_ptr; +TX_THREAD *thread_ptr; +UCHAR *work_ptr; +UCHAR **return_block_ptr; +UCHAR **next_block_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + + /* Disable interrupts to put this block back in the pool. */ + TX_DISABLE + + /* Pickup the pool pointer which is just previous to the starting + address of the block that the caller sees. */ + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr); + work_ptr = TX_UCHAR_POINTER_SUB(work_ptr, (sizeof(UCHAR *))); + next_block_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + pool_ptr = TX_UCHAR_TO_BLOCK_POOL_POINTER_CONVERT((*next_block_ptr)); + +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total releases counter. */ + _tx_block_pool_performance_release_count++; + + /* Increment the number of releases on this pool. */ + pool_ptr -> tx_block_pool_performance_release_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BLOCK_RELEASE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(block_ptr), pool_ptr -> tx_block_pool_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&work_ptr), TX_TRACE_BLOCK_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BLOCK_RELEASE_INSERT + + /* Determine if there are any threads suspended on the block pool. */ + thread_ptr = pool_ptr -> tx_block_pool_suspension_list; + if (thread_ptr != TX_NULL) + { + + /* Remove the suspended thread from the list. */ + + /* Decrement the number of threads suspended. */ + (pool_ptr -> tx_block_pool_suspended_count)--; + + /* Pickup the suspended count. */ + suspended_count = (pool_ptr -> tx_block_pool_suspended_count); + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + pool_ptr -> tx_block_pool_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + pool_ptr -> tx_block_pool_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Return this block pointer to the suspended thread waiting for + a block. */ + return_block_ptr = TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr); + *return_block_ptr = work_ptr; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + } + else + { + + /* No thread is suspended for a memory block. */ + + /* Put the block back in the available list. */ + *next_block_ptr = pool_ptr -> tx_block_pool_available_list; + + /* Adjust the head pointer. */ + pool_ptr -> tx_block_pool_available_list = work_ptr; + + /* Increment the count of available blocks. */ + pool_ptr -> tx_block_pool_available++; + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Return successful completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_allocate.c b/Middlewares/ST/threadx/common/src/tx_byte_allocate.c new file mode 100644 index 0000000..be7e28c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_allocate.c @@ -0,0 +1,411 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_trace.h" +#endif +#include "tx_thread.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_allocate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function allocates bytes from the specified memory byte */ +/* pool. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* memory_ptr Pointer to place allocated bytes */ +/* pointer */ +/* memory_size Number of bytes to allocate */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Suspend thread service */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* _tx_byte_pool_search Search byte pool for memory */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +TX_THREAD *thread_ptr; +UCHAR *work_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT finished; +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif +#ifdef TX_ENABLE_EVENT_LOGGING +UCHAR *log_entry_ptr; +ULONG upper_tbu; +ULONG lower_tbu; +#endif + + + /* Round the memory size up to the next size that is evenly divisible by + an ALIGN_TYPE (this is typically a 32-bit ULONG). This guarantees proper alignment. */ + memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE)); + + /* Disable interrupts. */ + TX_DISABLE + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total allocations counter. */ + _tx_byte_pool_performance_allocate_count++; + + /* Increment the number of allocations on this pool. */ + pool_ptr -> tx_byte_pool_performance_allocate_count++; +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_ALLOCATE, pool_ptr, 0, memory_size, wait_option, TX_TRACE_BYTE_POOL_EVENTS) + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time the allocate + call succeeds. */ + if (entry_ptr != TX_NULL) + { + + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + log_entry_ptr = *(UCHAR **) _tx_el_current_event; + + /* Log this kernel call. */ + TX_EL_BYTE_ALLOCATE_INSERT + + /* Store -1 in the fourth event slot. */ + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) = (ULONG) -1; + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time the allocate + call succeeds. */ + lower_tbu = *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)); + upper_tbu = *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET)); +#endif + + /* Set the search finished flag to false. */ + finished = TX_FALSE; + + /* Loop to handle cases where the owner of the pool changed. */ + do + { + + /* Indicate that this thread is the current owner. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + + /* Restore interrupts. */ + TX_RESTORE + + /* At this point, the executing thread owns the pool and can perform a search + for free memory. */ + work_ptr = _tx_byte_pool_search(pool_ptr, memory_size); + + /* Optional processing extension. */ + TX_BYTE_ALLOCATE_EXTENSION + + /* Lockout interrupts. */ + TX_DISABLE + + /* Determine if we are finished. */ + if (work_ptr != TX_NULL) + { + + /* Yes, we have found a block the search is finished. */ + finished = TX_TRUE; + } + else + { + + /* No block was found, does this thread still own the pool? */ + if (pool_ptr -> tx_byte_pool_owner == thread_ptr) + { + + /* Yes, then we have looked through the entire pool and haven't found the memory. */ + finished = TX_TRUE; + } + } + + } while (finished == TX_FALSE); + + /* Copy the pointer into the return destination. */ + *memory_ptr = (VOID *) work_ptr; + + /* Determine if memory was found. */ + if (work_ptr != TX_NULL) + { + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the byte + allocate event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, update the entry with the address. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_2 = TX_POINTER_TO_ULONG_CONVERT(*memory_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_2 = TX_POINTER_TO_ULONG_CONVERT(*memory_ptr); +#endif + } + } +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the byte + allocate event. In that case, do nothing here. */ + if (lower_tbu == *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)) && + upper_tbu == *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET))) + { + /* Store the address of the allocated fragment. */ + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) = (ULONG) *memory_ptr; + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Set the status to success. */ + status = TX_SUCCESS; + } + else + { + + /* No memory of sufficient size was found... */ + + /* Determine if the request specifies suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_NO_MEMORY; + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Prepare for suspension of this thread. */ + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total suspensions counter. */ + _tx_byte_pool_performance_suspension_count++; + + /* Increment the number of suspensions on this pool. */ + pool_ptr -> tx_byte_pool_performance_suspension_count++; +#endif + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_byte_pool_cleanup); + + /* Setup cleanup information, i.e. this pool control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) pool_ptr; + + /* Save the return memory pointer address as well. */ + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) memory_ptr; + + /* Save the byte size requested. */ + thread_ptr -> tx_thread_suspend_info = memory_size; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Pickup the number of suspended threads. */ + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + + /* Increment the suspension count. */ + (pool_ptr -> tx_byte_pool_suspended_count)++; + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + pool_ptr -> tx_byte_pool_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = pool_ptr -> tx_byte_pool_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_BYTE_MEMORY; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the byte + allocate event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, update the entry with the address. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_2 = TX_POINTER_TO_ULONG_CONVERT(*memory_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_2 = TX_POINTER_TO_ULONG_CONVERT(*memory_ptr); +#endif + } + } +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the byte + allocate event. In that case, do nothing here. */ + if (lower_tbu == *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET)) && + upper_tbu == *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET))) + { + + /* Store the address of the allocated fragment. */ + *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) = (ULONG) *memory_ptr; + } +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_NO_MEMORY; + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.c new file mode 100644 index 0000000..e8cd1a0 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_cleanup.c @@ -0,0 +1,214 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_cleanup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes byte allocate timeout and thread terminate */ +/* actions that require the byte pool data structures to be cleaned */ +/* up. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to suspended thread's */ +/* control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_timeout Thread timeout processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* _tx_thread_wait_abort Thread wait abort processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + +#ifndef TX_NOT_INTERRUPTABLE +TX_INTERRUPT_SAVE_AREA +#endif + +TX_BYTE_POOL *pool_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the byte pool. */ + TX_DISABLE + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup)) + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + { + + /* Setup pointer to byte pool control block. */ + pool_ptr = TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + + /* Check for a NULL byte pool pointer. */ + if (pool_ptr != TX_NULL) + { + + /* Check for valid pool ID. */ + if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID) + { + + /* Determine if there are any thread suspensions. */ + if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS) + { +#else + + /* Setup pointer to byte pool control block. */ + pool_ptr = TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Thread suspended for memory... Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Decrement the suspension count. */ + pool_ptr -> tx_byte_pool_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + pool_ptr -> tx_byte_pool_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Determine if we need to update the head pointer. */ + if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr) + { + + /* Update the list head pointer. */ + pool_ptr -> tx_byte_pool_suspension_list = next_thread; + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY) + { + + /* Timeout condition and the thread still suspended on the byte pool. + Setup return error status and resume the thread. */ + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total timeouts counter. */ + _tx_byte_pool_performance_timeout_count++; + + /* Increment the number of timeouts on this byte pool. */ + pool_ptr -> tx_byte_pool_performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NO_MEMORY; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } +#ifndef TX_NOT_INTERRUPTABLE + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_create.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_create.c new file mode 100644 index 0000000..ffd35e5 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_create.c @@ -0,0 +1,199 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a pool of memory bytes in the specified */ +/* memory area. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* name_ptr Pointer to byte pool name */ +/* pool_start Address of beginning of pool area */ +/* pool_size Number of bytes in the byte pool */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UCHAR *block_ptr; +UCHAR **block_indirect_ptr; +UCHAR *temp_ptr; +TX_BYTE_POOL *next_pool; +TX_BYTE_POOL *previous_pool; +ALIGN_TYPE *free_ptr; + + + /* Initialize the byte pool control block to all zeros. */ + TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL))); + + /* Round the pool size down to something that is evenly divisible by + an ULONG. */ + pool_size = (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE)); + + /* Setup the basic byte pool fields. */ + pool_ptr -> tx_byte_pool_name = name_ptr; + + /* Save the start and size of the pool. */ + pool_ptr -> tx_byte_pool_start = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + pool_ptr -> tx_byte_pool_size = pool_size; + + /* Setup memory list to the beginning as well as the search pointer. */ + pool_ptr -> tx_byte_pool_list = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + pool_ptr -> tx_byte_pool_search = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + + /* Initially, the pool will have two blocks. One large block at the + beginning that is available and a small allocated block at the end + of the pool that is there just for the algorithm. Be sure to count + the available block's header in the available bytes count. */ + pool_ptr -> tx_byte_pool_available = pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE))); + pool_ptr -> tx_byte_pool_fragments = ((UINT) 2); + + /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE + field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the + owning pool (if the block is allocated). */ + + /* Calculate the end of the pool's memory area. */ + block_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + block_ptr = TX_UCHAR_POINTER_ADD(block_ptr, pool_size); + + /* Backup the end of the pool pointer and build the pre-allocated block. */ + block_ptr = TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE))); + + /* Cast the pool pointer into a ULONG. */ + temp_ptr = TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr); + block_indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr); + *block_indirect_ptr = temp_ptr; + + block_ptr = TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *))); + block_indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr); + *block_indirect_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + + /* Now setup the large available block in the pool. */ + temp_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + block_indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr); + *block_indirect_ptr = block_ptr; + block_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start); + block_ptr = TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr); + *free_ptr = TX_BYTE_BLOCK_FREE; + + /* Clear the owner id. */ + pool_ptr -> tx_byte_pool_owner = TX_NULL; + + /* Disable interrupts to place the byte pool on the created list. */ + TX_DISABLE + + /* Setup the byte pool ID to make it valid. */ + pool_ptr -> tx_byte_pool_id = TX_BYTE_POOL_ID; + + /* Place the byte pool on the list of created byte pools. First, + check for an empty list. */ + if (_tx_byte_pool_created_count == TX_EMPTY) + { + + /* The created byte pool list is empty. Add byte pool to empty list. */ + _tx_byte_pool_created_ptr = pool_ptr; + pool_ptr -> tx_byte_pool_created_next = pool_ptr; + pool_ptr -> tx_byte_pool_created_previous = pool_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_pool = _tx_byte_pool_created_ptr; + previous_pool = next_pool -> tx_byte_pool_created_previous; + + /* Place the new byte pool in the list. */ + next_pool -> tx_byte_pool_created_previous = pool_ptr; + previous_pool -> tx_byte_pool_created_next = pool_ptr; + + /* Setup this byte pool's created links. */ + pool_ptr -> tx_byte_pool_created_previous = previous_pool; + pool_ptr -> tx_byte_pool_created_next = next_pool; + } + + /* Increment the number of created byte pools. */ + _tx_byte_pool_created_count++; + + /* Optional byte pool create extended processing. */ + TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_BYTE_POOL, pool_ptr, name_ptr, pool_size, 0) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_CREATE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(pool_start), pool_size, TX_POINTER_TO_ULONG_CONVERT(&block_ptr), TX_TRACE_BYTE_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BYTE_POOL_CREATE_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.c new file mode 100644 index 0000000..1d8a3fa --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_delete.c @@ -0,0 +1,213 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified byte pool. All threads */ +/* suspended on the byte pool are resumed with the TX_DELETED status */ +/* code. */ +/* */ +/* It is important to note that the byte pool being deleted, or the */ +/* memory associated with it should not be in use when this function */ +/* is called. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_pool_delete(TX_BYTE_POOL *pool_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +UINT suspended_count; +TX_BYTE_POOL *next_pool; +TX_BYTE_POOL *previous_pool; + + + /* Disable interrupts to remove the byte pool from the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_DELETE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_BYTE_POOL_EVENTS) + + /* Optional byte pool delete extended processing. */ + TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(pool_ptr) + + /* Log this kernel call. */ + TX_EL_BYTE_POOL_DELETE_INSERT + + /* Clear the byte pool ID to make it invalid. */ + pool_ptr -> tx_byte_pool_id = TX_CLEAR_ID; + + /* Decrement the number of byte pools created. */ + _tx_byte_pool_created_count--; + + /* See if the byte pool is the only one on the list. */ + if (_tx_byte_pool_created_count == TX_EMPTY) + { + + /* Only created byte pool, just set the created list to NULL. */ + _tx_byte_pool_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_pool = pool_ptr -> tx_byte_pool_created_next; + previous_pool = pool_ptr -> tx_byte_pool_created_previous; + next_pool -> tx_byte_pool_created_previous = previous_pool; + previous_pool -> tx_byte_pool_created_next = next_pool; + + /* See if we have to update the created list head pointer. */ + if (_tx_byte_pool_created_ptr == pool_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_byte_pool_created_ptr = next_pool; + } + } + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Pickup the suspension information. */ + thread_ptr = pool_ptr -> tx_byte_pool_suspension_list; + pool_ptr -> tx_byte_pool_suspension_list = TX_NULL; + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + pool_ptr -> tx_byte_pool_suspended_count = TX_NO_SUSPENSIONS; + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the byte pool list to resume any and all threads suspended + on this byte pool. */ + while (suspended_count != TX_NO_SUSPENSIONS) + { + + /* Decrement the suspension count. */ + suspended_count--; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_DELETED. */ + thread_ptr -> tx_thread_suspend_status = TX_DELETED; + + /* Move the thread pointer ahead. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move to next thread. */ + thread_ptr = next_thread; + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_BYTE_POOL_DELETE_PORT_COMPLETION(pool_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Release previous preempt disable. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.c new file mode 100644 index 0000000..b13e8e3 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_info_get.c @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified byte pool. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to byte pool control block*/ +/* name Destination for the pool name */ +/* available_bytes Number of free bytes in byte pool */ +/* fragments Number of fragments in byte pool */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on byte pool */ +/* suspended_count Destination for suspended count */ +/* next_pool Destination for pointer to next */ +/* byte pool on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_pool_info_get(TX_BYTE_POOL *pool_ptr, CHAR **name, ULONG *available_bytes, + ULONG *fragments, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BYTE_POOL **next_pool) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_INFO_GET, pool_ptr, 0, 0, 0, TX_TRACE_BYTE_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BYTE_POOL_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the byte pool. */ + if (name != TX_NULL) + { + + *name = pool_ptr -> tx_byte_pool_name; + } + + /* Retrieve the number of available bytes in the byte pool. */ + if (available_bytes != TX_NULL) + { + + *available_bytes = pool_ptr -> tx_byte_pool_available; + } + + /* Retrieve the total number of bytes in the byte pool. */ + if (fragments != TX_NULL) + { + + *fragments = (ULONG) pool_ptr -> tx_byte_pool_fragments; + } + + /* Retrieve the first thread suspended on this byte pool. */ + if (first_suspended != TX_NULL) + { + + *first_suspended = pool_ptr -> tx_byte_pool_suspension_list; + } + + /* Retrieve the number of threads suspended on this byte pool. */ + if (suspended_count != TX_NULL) + { + + *suspended_count = (ULONG) pool_ptr -> tx_byte_pool_suspended_count; + } + + /* Retrieve the pointer to the next byte pool created. */ + if (next_pool != TX_NULL) + { + + *next_pool = pool_ptr -> tx_byte_pool_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.c new file mode 100644 index 0000000..92b6b10 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_initialize.c @@ -0,0 +1,151 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_byte_pool.h" + + +#ifndef TX_INLINE_INITIALIZATION + +/* Locate byte pool component data in this file. */ + +/* Define the head pointer of the created byte pool list. */ + +TX_BYTE_POOL * _tx_byte_pool_created_ptr; + + +/* Define the variable that holds the number of created byte pools. */ + +ULONG _tx_byte_pool_created_count; + + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + +/* Define the total number of allocates. */ + +ULONG _tx_byte_pool_performance_allocate_count; + + +/* Define the total number of releases. */ + +ULONG _tx_byte_pool_performance_release_count; + + +/* Define the total number of adjacent memory fragment merges. */ + +ULONG _tx_byte_pool_performance_merge_count; + + +/* Define the total number of memory fragment splits. */ + +ULONG _tx_byte_pool_performance_split_count; + + +/* Define the total number of memory fragments searched during allocation. */ + +ULONG _tx_byte_pool_performance_search_count; + + +/* Define the total number of byte pool suspensions. */ + +ULONG _tx_byte_pool_performance_suspension_count; + + +/* Define the total number of byte pool timeouts. */ + +ULONG _tx_byte_pool_performance_timeout_count; + +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the byte pool component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* opt out of function when */ +/* TX_INLINE_INITIALIZATION is */ +/* defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_byte_pool_initialize(VOID) +{ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created byte pools list and the + number of byte pools created. */ + _tx_byte_pool_created_ptr = TX_NULL; + _tx_byte_pool_created_count = TX_EMPTY; + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Initialize byte pool performance counters. */ + _tx_byte_pool_performance_allocate_count = ((ULONG) 0); + _tx_byte_pool_performance_release_count = ((ULONG) 0); + _tx_byte_pool_performance_merge_count = ((ULONG) 0); + _tx_byte_pool_performance_split_count = ((ULONG) 0); + _tx_byte_pool_performance_search_count = ((ULONG) 0); + _tx_byte_pool_performance_suspension_count = ((ULONG) 0); + _tx_byte_pool_performance_timeout_count = ((ULONG) 0); +#endif +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.c new file mode 100644 index 0000000..30f273e --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_prioritize.c @@ -0,0 +1,251 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the highest priority suspended thread at the */ +/* front of the suspension list. All other threads remain in the same */ +/* FIFO suspension order. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_pool_prioritize(TX_BYTE_POOL *pool_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *priority_thread_ptr; +TX_THREAD *head_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT list_changed; + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_POOL_PRIORITIZE, pool_ptr, pool_ptr -> tx_byte_pool_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_BYTE_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BYTE_POOL_PRIORITIZE_INSERT + + /* Pickup the suspended count. */ + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + + /* Determine if there are fewer than 2 suspended threads. */ + if (suspended_count < ((UINT) 2)) + { + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if there how many threads are suspended on this byte memory pool. */ + else if (suspended_count == ((UINT) 2)) + { + + /* Pickup the head pointer and the next pointer. */ + head_ptr = pool_ptr -> tx_byte_pool_suspension_list; + next_thread = head_ptr -> tx_thread_suspended_next; + + /* Determine if the next suspended thread has a higher priority. */ + if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority)) + { + + /* Yes, move the list head to the next thread. */ + pool_ptr -> tx_byte_pool_suspension_list = next_thread; + } + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = pool_ptr -> tx_byte_pool_suspension_list; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Set the list changed flag to false. */ + list_changed = TX_FALSE; + + /* Search through the list to find the highest priority thread. */ + do + { + + /* Is the current thread higher priority? */ + if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority) + { + + /* Yes, remember that this thread is the highest priority. */ + priority_thread_ptr = thread_ptr; + } + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Determine if any changes to the list have occurred while + interrupts were enabled. */ + + /* Is the list head the same? */ + if (head_ptr != pool_ptr -> tx_byte_pool_suspension_list) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + else + { + + /* Is the suspended count the same? */ + if (suspended_count != pool_ptr -> tx_byte_pool_suspended_count) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + } + + /* Determine if the list has changed. */ + if (list_changed == TX_FALSE) + { + + /* Move the thread pointer to the next thread. */ + thread_ptr = thread_ptr -> tx_thread_suspended_next; + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = pool_ptr -> tx_byte_pool_suspension_list; + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Reset the list changed flag. */ + list_changed = TX_FALSE; + } + + } while (thread_ptr != head_ptr); + + /* Release preemption. */ + _tx_thread_preempt_disable--; + + /* Now determine if the highest priority thread is at the front + of the list. */ + if (priority_thread_ptr != head_ptr) + { + + /* No, we need to move the highest priority suspended thread to the + front of the list. */ + + /* First, remove the highest priority thread by updating the + adjacent suspended threads. */ + next_thread = priority_thread_ptr -> tx_thread_suspended_next; + previous_thread = priority_thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Now, link the highest priority thread at the front of the list. */ + previous_thread = head_ptr -> tx_thread_suspended_previous; + priority_thread_ptr -> tx_thread_suspended_next = head_ptr; + priority_thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = priority_thread_ptr; + head_ptr -> tx_thread_suspended_previous = priority_thread_ptr; + + /* Move the list head pointer to the highest priority suspended thread. */ + pool_ptr -> tx_byte_pool_suspension_list = priority_thread_ptr; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_pool_search.c b/Middlewares/ST/threadx/common/src/tx_byte_pool_search.c new file mode 100644 index 0000000..eccda1d --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_pool_search.c @@ -0,0 +1,354 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_search PORTABLE C */ +/* 6.1.7 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function searches a byte pool for a memory block to satisfy */ +/* the requested number of bytes. Merging of adjacent free blocks */ +/* takes place during the search and a split of the block that */ +/* satisfies the request may occur before this function returns. */ +/* */ +/* It is assumed that this function is called with interrupts enabled */ +/* and with the tx_pool_owner field set to the thread performing the */ +/* search. Also note that the search can occur during allocation and */ +/* release of a memory block. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* memory_size Number of bytes required */ +/* */ +/* OUTPUT */ +/* */ +/* UCHAR * Pointer to the allocated memory, */ +/* if successful. Otherwise, a */ +/* NULL is returned */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_byte_allocate Allocate bytes of memory */ +/* _tx_byte_release Release bytes of memory */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 06-02-2021 Scott Larson Improve possible free bytes */ +/* calculation, */ +/* resulting in version 6.1.7 */ +/* */ +/**************************************************************************/ +UCHAR *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UCHAR *current_ptr; +UCHAR *next_ptr; +UCHAR **this_block_link_ptr; +UCHAR **next_block_link_ptr; +ULONG available_bytes; +UINT examine_blocks; +UINT first_free_block_found = TX_FALSE; +TX_THREAD *thread_ptr; +ALIGN_TYPE *free_ptr; +UCHAR *work_ptr; +ULONG total_theoretical_available; + + + /* Disable interrupts. */ + TX_DISABLE + + /* First, determine if there are enough bytes in the pool. */ + /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */ + total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))); + if (memory_size >= total_theoretical_available) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Not enough memory, return a NULL pointer. */ + current_ptr = TX_NULL; + } + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup ownership of the byte pool. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + + /* Walk through the memory pool in search for a large enough block. */ + current_ptr = pool_ptr -> tx_byte_pool_search; + examine_blocks = pool_ptr -> tx_byte_pool_fragments + ((UINT) 1); + available_bytes = ((ULONG) 0); + do + { + + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total fragment search counter. */ + _tx_byte_pool_performance_search_count++; + + /* Increment the number of fragments searched on this pool. */ + pool_ptr -> tx_byte_pool_performance_search_count++; +#endif + + /* Check to see if this block is free. */ + work_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr); + if ((*free_ptr) == TX_BYTE_BLOCK_FREE) + { + + /* Determine if this is the first free block. */ + if (first_free_block_found == TX_FALSE) + { + /* This is the first free block. */ + pool_ptr->tx_byte_pool_search = current_ptr; + + /* Set the flag to indicate we have found the first free + block. */ + first_free_block_found = TX_TRUE; + } + + /* Block is free, see if it is large enough. */ + + /* Pickup the next block's pointer. */ + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + next_ptr = *this_block_link_ptr; + + /* Calculate the number of bytes available in this block. */ + available_bytes = TX_UCHAR_POINTER_DIF(next_ptr, current_ptr); + available_bytes = available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))); + + /* If this is large enough, we are done because our first-fit algorithm + has been satisfied! */ + if (available_bytes >= memory_size) + { + /* Get out of the search loop! */ + break; + } + else + { + + /* Clear the available bytes variable. */ + available_bytes = ((ULONG) 0); + + /* Not enough memory, check to see if the neighbor is + free and can be merged. */ + work_ptr = TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr); + if ((*free_ptr) == TX_BYTE_BLOCK_FREE) + { + + /* Yes, neighbor block can be merged! This is quickly accomplished + by updating the current block with the next blocks pointer. */ + next_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr); + *this_block_link_ptr = *next_block_link_ptr; + + /* Reduce the fragment total. We don't need to increase the bytes + available because all free headers are also included in the available + count. */ + pool_ptr -> tx_byte_pool_fragments--; + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total merge counter. */ + _tx_byte_pool_performance_merge_count++; + + /* Increment the number of blocks merged on this pool. */ + pool_ptr -> tx_byte_pool_performance_merge_count++; +#endif + + /* See if the search pointer is affected. */ + if (pool_ptr -> tx_byte_pool_search == next_ptr) + { + /* Yes, update the search pointer. */ + pool_ptr -> tx_byte_pool_search = current_ptr; + } + } + else + { + /* Neighbor is not free so we can skip over it! */ + next_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr); + current_ptr = *next_block_link_ptr; + + /* Decrement the examined block count to account for this one. */ + if (examine_blocks != ((UINT) 0)) + { + examine_blocks--; + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total fragment search counter. */ + _tx_byte_pool_performance_search_count++; + + /* Increment the number of fragments searched on this pool. */ + pool_ptr -> tx_byte_pool_performance_search_count++; +#endif + } + } + } + } + else + { + + /* Block is not free, move to next block. */ + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + current_ptr = *this_block_link_ptr; + } + + /* Another block has been searched... decrement counter. */ + if (examine_blocks != ((UINT) 0)) + { + + examine_blocks--; + } + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if anything has changed in terms of pool ownership. */ + if (pool_ptr -> tx_byte_pool_owner != thread_ptr) + { + + /* Pool changed ownership in the brief period interrupts were + enabled. Reset the search. */ + current_ptr = pool_ptr -> tx_byte_pool_search; + examine_blocks = pool_ptr -> tx_byte_pool_fragments + ((UINT) 1); + + /* Setup our ownership again. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + } + } while(examine_blocks != ((UINT) 0)); + + /* Determine if a block was found. If so, determine if it needs to be + split. */ + if (available_bytes != ((ULONG) 0)) + { + + /* Determine if we need to split this block. */ + if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN)) + { + + /* Split the block. */ + next_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))))); + + /* Setup the new free block. */ + next_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr); + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + *next_block_link_ptr = *this_block_link_ptr; + work_ptr = TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr); + *free_ptr = TX_BYTE_BLOCK_FREE; + + /* Increase the total fragment counter. */ + pool_ptr -> tx_byte_pool_fragments++; + + /* Update the current pointer to point at the newly created block. */ + *this_block_link_ptr = next_ptr; + + /* Set available equal to memory size for subsequent calculation. */ + available_bytes = memory_size; + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total split counter. */ + _tx_byte_pool_performance_split_count++; + + /* Increment the number of blocks split on this pool. */ + pool_ptr -> tx_byte_pool_performance_split_count++; +#endif + } + + /* In any case, mark the current block as allocated. */ + work_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *))); + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + *this_block_link_ptr = TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr); + + /* Reduce the number of available bytes in the pool. */ + pool_ptr -> tx_byte_pool_available = (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))); + + /* Determine if the search pointer needs to be updated. This is only done + if the search pointer matches the block to be returned. */ + if (current_ptr == pool_ptr -> tx_byte_pool_search) + { + + /* Yes, update the search pointer to the next block. */ + this_block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr); + pool_ptr -> tx_byte_pool_search = *this_block_link_ptr; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Adjust the pointer for the application. */ + current_ptr = TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))))); + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Set current pointer to NULL to indicate nothing was found. */ + current_ptr = TX_NULL; + } + } + + /* Return the search pointer. */ + return(current_ptr); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_byte_release.c b/Middlewares/ST/threadx/common/src/tx_byte_release.c new file mode 100644 index 0000000..2d1dc7b --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_byte_release.c @@ -0,0 +1,378 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_release PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function returns previously allocated memory to its */ +/* associated memory byte pool. */ +/* */ +/* INPUT */ +/* */ +/* memory_ptr Pointer to allocated memory */ +/* */ +/* OUTPUT */ +/* */ +/* [TX_PTR_ERROR | TX_SUCCESS] Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_byte_pool_search Search the byte pool for memory */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_byte_release(VOID *memory_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +TX_BYTE_POOL *pool_ptr; +TX_THREAD *thread_ptr; +UCHAR *work_ptr; +UCHAR *temp_ptr; +UCHAR *next_block_ptr; +TX_THREAD *susp_thread_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +ULONG memory_size; +ALIGN_TYPE *free_ptr; +TX_BYTE_POOL **byte_pool_ptr; +UCHAR **block_link_ptr; +UCHAR **suspend_info_ptr; + + + /* Default to successful status. */ + status = TX_SUCCESS; + + /* Set the pool pointer to NULL. */ + pool_ptr = TX_NULL; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Determine if the memory pointer is valid. */ + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr); + if (work_ptr != TX_NULL) + { + + /* Back off the memory pointer to pickup its header. */ + work_ptr = TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))); + + /* There is a pointer, pickup the pool pointer address. */ + temp_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr); + if ((*free_ptr) != TX_BYTE_BLOCK_FREE) + { + + /* Pickup the pool pointer. */ + temp_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *))); + byte_pool_ptr = TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr); + pool_ptr = *byte_pool_ptr; + + /* See if we have a valid pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Return pointer error. */ + status = TX_PTR_ERROR; + } + else + { + + /* See if we have a valid pool. */ + if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID) + { + + /* Return pointer error. */ + status = TX_PTR_ERROR; + + /* Reset the pool pointer is NULL. */ + pool_ptr = TX_NULL; + } + } + } + else + { + + /* Return pointer error. */ + status = TX_PTR_ERROR; + } + } + else + { + + /* Return pointer error. */ + status = TX_PTR_ERROR; + } + + /* Determine if the pointer is valid. */ + if (pool_ptr == TX_NULL) + { + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* At this point, we know that the pointer is valid. */ + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Indicate that this thread is the current owner. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + + /* Increment the total release counter. */ + _tx_byte_pool_performance_release_count++; + + /* Increment the number of releases on this pool. */ + pool_ptr -> tx_byte_pool_performance_release_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_BYTE_RELEASE, pool_ptr, TX_POINTER_TO_ULONG_CONVERT(memory_ptr), pool_ptr -> tx_byte_pool_suspended_count, pool_ptr -> tx_byte_pool_available, TX_TRACE_BYTE_POOL_EVENTS) + + /* Log this kernel call. */ + TX_EL_BYTE_RELEASE_INSERT + + /* Release the memory. */ + temp_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr); + *free_ptr = TX_BYTE_BLOCK_FREE; + + /* Update the number of available bytes in the pool. */ + block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + next_block_ptr = *block_link_ptr; + pool_ptr -> tx_byte_pool_available = + pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr); + + /* Determine if the free block is prior to current search pointer. */ + if (work_ptr < (pool_ptr -> tx_byte_pool_search)) + { + + /* Yes, update the search pointer to the released block. */ + pool_ptr -> tx_byte_pool_search = work_ptr; + } + + /* Determine if there are threads suspended on this byte pool. */ + if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS) + { + + /* Now examine the suspension list to find threads waiting for + memory. Maybe it is now available! */ + while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS) + { + + /* Pickup the first suspended thread pointer. */ + susp_thread_ptr = pool_ptr -> tx_byte_pool_suspension_list; + + /* Pickup the size of the memory the thread is requesting. */ + memory_size = susp_thread_ptr -> tx_thread_suspend_info; + + /* Restore interrupts. */ + TX_RESTORE + + /* See if the request can be satisfied. */ + work_ptr = _tx_byte_pool_search(pool_ptr, memory_size); + + /* Optional processing extension. */ + TX_BYTE_RELEASE_EXTENSION + + /* Disable interrupts. */ + TX_DISABLE + + /* Indicate that this thread is the current owner. */ + pool_ptr -> tx_byte_pool_owner = thread_ptr; + + /* If there is not enough memory, break this loop! */ + if (work_ptr == TX_NULL) + { + + /* Break out of the loop. */ + break; + } + + /* Check to make sure the thread is still suspended. */ + if (susp_thread_ptr == pool_ptr -> tx_byte_pool_suspension_list) + { + + /* Also, makes sure the memory size is the same. */ + if (susp_thread_ptr -> tx_thread_suspend_info == memory_size) + { + + /* Remove the suspended thread from the list. */ + + /* Decrement the number of threads suspended. */ + pool_ptr -> tx_byte_pool_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = pool_ptr -> tx_byte_pool_suspended_count; + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + pool_ptr -> tx_byte_pool_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = susp_thread_ptr -> tx_thread_suspended_next; + pool_ptr -> tx_byte_pool_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = susp_thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Prepare for resumption of the thread. */ + + /* Clear cleanup routine to avoid timeout. */ + susp_thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Return this block pointer to the suspended thread waiting for + a block. */ + suspend_info_ptr = TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info); + *suspend_info_ptr = work_ptr; + + /* Clear the memory pointer to indicate that it was given to the suspended thread. */ + work_ptr = TX_NULL; + + /* Put return status into the thread control block. */ + susp_thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(susp_thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(susp_thread_ptr); +#endif + + /* Lockout interrupts. */ + TX_DISABLE + } + } + + /* Determine if the memory was given to the suspended thread. */ + if (work_ptr != TX_NULL) + { + + /* No, it wasn't given to the suspended thread. */ + + /* Put the memory back on the available list since this thread is no longer + suspended. */ + work_ptr = TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))))); + temp_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *))); + free_ptr = TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr); + *free_ptr = TX_BYTE_BLOCK_FREE; + + /* Update the number of available bytes in the pool. */ + block_link_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + next_block_ptr = *block_link_ptr; + pool_ptr -> tx_byte_pool_available = + pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr); + + /* Determine if the current pointer is before the search pointer. */ + if (work_ptr < (pool_ptr -> tx_byte_pool_search)) + { + + /* Yes, update the search pointer. */ + pool_ptr -> tx_byte_pool_search = work_ptr; + } + } + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + else + { + + /* No, threads suspended, restore interrupts. */ + TX_RESTORE + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.c b/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.c new file mode 100644 index 0000000..3f17097 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_cleanup.c @@ -0,0 +1,239 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_cleanup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes event flags timeout and thread terminate */ +/* actions that require the event flags data structures to be cleaned */ +/* up. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to suspended thread's */ +/* control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_timeout Thread timeout processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* _tx_thread_wait_abort Thread wait abort processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_event_flags_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + +#ifndef TX_NOT_INTERRUPTABLE +TX_INTERRUPT_SAVE_AREA +#endif + +TX_EVENT_FLAGS_GROUP *group_ptr; +UINT suspended_count; +TX_THREAD *suspension_head; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the event flags group. */ + TX_DISABLE + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup)) + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + { + + /* Setup pointer to event flags control block. */ + group_ptr = TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + + /* Check for a NULL event flags control block pointer. */ + if (group_ptr != TX_NULL) + { + + /* Is the group pointer ID valid? */ + if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID) + { + + /* Determine if there are any thread suspensions. */ + if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS) + { +#else + + /* Setup pointer to event flags control block. */ + group_ptr = TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Pickup the suspended count. */ + suspended_count = group_ptr -> tx_event_flags_group_suspended_count; + + /* Pickup the suspension head. */ + suspension_head = group_ptr -> tx_event_flags_group_suspension_list; + + /* Determine if the cleanup is being done while a set operation was interrupted. If the + suspended count is non-zero and the suspension head is NULL, the list is being processed + and cannot be touched from here. The suspension list removal will instead take place + inside the event flag set code. */ + if (suspension_head != TX_NULL) + { + + /* Remove the suspended thread from the list. */ + + /* Decrement the local suspension count. */ + suspended_count--; + + /* Store the updated suspended count. */ + group_ptr -> tx_event_flags_group_suspended_count = suspended_count; + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + group_ptr -> tx_event_flags_group_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Determine if we need to update the head pointer. */ + if (suspension_head == thread_ptr) + { + + /* Update the list head pointer. */ + group_ptr -> tx_event_flags_group_suspension_list = next_thread; + } + } + } + else + { + + /* In this case, the search pointer in an interrupted event flag set must be reset. */ + group_ptr -> tx_event_flags_group_reset_search = TX_TRUE; + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG) + { + + /* Timeout condition and the thread still suspended on the event flags group. + Setup return error status and resume the thread. */ + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + + /* Increment the total timeouts counter. */ + _tx_event_flags_performance_timeout_count++; + + /* Increment the number of timeouts on this event flags group. */ + group_ptr -> tx_event_flags_group____performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NO_EVENTS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! Check for preemption even though we are executing + from the system timer thread right now which normally executes at the + highest priority. */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } +#ifndef TX_NOT_INTERRUPTABLE + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_create.c b/Middlewares/ST/threadx/common/src/tx_event_flags_create.c new file mode 100644 index 0000000..807894f --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_create.c @@ -0,0 +1,143 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a group of 32 event flags. All the flags are */ +/* initially in a cleared state. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to event flags group */ +/* control block */ +/* name_ptr Pointer to event flags name */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_EVENT_FLAGS_GROUP *next_group; +TX_EVENT_FLAGS_GROUP *previous_group; + + + /* Initialize event flags control block to all zeros. */ + TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP))); + + /* Setup the basic event flags group fields. */ + group_ptr -> tx_event_flags_group_name = name_ptr; + + /* Disable interrupts to put the event flags group on the created list. */ + TX_DISABLE + + /* Setup the event flags ID to make it valid. */ + group_ptr -> tx_event_flags_group_id = TX_EVENT_FLAGS_ID; + + /* Place the group on the list of created event flag groups. First, + check for an empty list. */ + if (_tx_event_flags_created_count == TX_EMPTY) + { + + /* The created event flags list is empty. Add event flag group to empty list. */ + _tx_event_flags_created_ptr = group_ptr; + group_ptr -> tx_event_flags_group_created_next = group_ptr; + group_ptr -> tx_event_flags_group_created_previous = group_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_group = _tx_event_flags_created_ptr; + previous_group = next_group -> tx_event_flags_group_created_previous; + + /* Place the new event flag group in the list. */ + next_group -> tx_event_flags_group_created_previous = group_ptr; + previous_group -> tx_event_flags_group_created_next = group_ptr; + + /* Setup this group's created links. */ + group_ptr -> tx_event_flags_group_created_previous = previous_group; + group_ptr -> tx_event_flags_group_created_next = next_group; + } + + /* Increment the number of created event flag groups. */ + _tx_event_flags_created_count++; + + /* Optional event flag group create extended processing. */ + TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_EVENT_FLAGS, group_ptr, name_ptr, 0, 0) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_EVENT_FLAGS_CREATE, group_ptr, TX_POINTER_TO_ULONG_CONVERT(&next_group), 0, 0, TX_TRACE_EVENT_FLAGS_EVENTS) + + /* Log this kernel call. */ + TX_EL_EVENT_FLAGS_CREATE_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_delete.c b/Middlewares/ST/threadx/common/src/tx_event_flags_delete.c new file mode 100644 index 0000000..f384f12 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_delete.c @@ -0,0 +1,209 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified event flag group. All threads */ +/* suspended on the group are resumed with the TX_DELETED status */ +/* code. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +UINT suspended_count; +TX_EVENT_FLAGS_GROUP *next_group; +TX_EVENT_FLAGS_GROUP *previous_group; + + + /* Disable interrupts to remove the group from the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_EVENT_FLAGS_DELETE, group_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_EVENT_FLAGS_EVENTS) + + /* Optional event flags group delete extended processing. */ + TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(group_ptr) + + /* Log this kernel call. */ + TX_EL_EVENT_FLAGS_DELETE_INSERT + + /* Clear the event flag group ID to make it invalid. */ + group_ptr -> tx_event_flags_group_id = TX_CLEAR_ID; + + /* Decrement the number of created event flag groups. */ + _tx_event_flags_created_count--; + + /* See if this group is the only one on the list. */ + if (_tx_event_flags_created_count == TX_EMPTY) + { + + /* Only created event flag group, just set the created list to NULL. */ + _tx_event_flags_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_group = group_ptr -> tx_event_flags_group_created_next; + previous_group = group_ptr -> tx_event_flags_group_created_previous; + next_group -> tx_event_flags_group_created_previous = previous_group; + previous_group -> tx_event_flags_group_created_next = next_group; + + /* See if we have to update the created list head pointer. */ + if (_tx_event_flags_created_ptr == group_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_event_flags_created_ptr = next_group; + } + } + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Pickup the suspension information. */ + thread_ptr = group_ptr -> tx_event_flags_group_suspension_list; + group_ptr -> tx_event_flags_group_suspension_list = TX_NULL; + suspended_count = group_ptr -> tx_event_flags_group_suspended_count; + group_ptr -> tx_event_flags_group_suspended_count = TX_NO_SUSPENSIONS; + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the event flag suspension list to resume any and all threads + suspended on this group. */ + while (suspended_count != TX_NO_SUSPENSIONS) + { + + /* Decrement the number of suspended threads. */ + suspended_count--; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_DELETED. */ + thread_ptr -> tx_thread_suspend_status = TX_DELETED; + + /* Move the thread pointer ahead. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move to next thread. */ + thread_ptr = next_thread; + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_EVENT_FLAGS_GROUP_DELETE_PORT_COMPLETION(group_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Release previous preempt disable. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_get.c b/Middlewares/ST/threadx/common/src/tx_event_flags_get.c new file mode 100644 index 0000000..1e79a4c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_get.c @@ -0,0 +1,403 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function gets the specified event flags from the group, */ +/* according to the get option. The get option also specifies whether */ +/* or not the retrieved flags are cleared. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block */ +/* requested_event_flags Event flags requested */ +/* get_option Specifies and/or and clear options*/ +/* actual_flags_ptr Pointer to place the actual flags */ +/* the service retrieved */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Suspend thread service */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags, + UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +UINT and_request; +UINT clear_request; +ULONG current_flags; +ULONG flags_satisfied; +#ifndef TX_NOT_INTERRUPTABLE +ULONG delayed_clear_flags; +#endif +UINT suspended_count; +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +#ifndef TX_NOT_INTERRUPTABLE +UINT interrupted_set_request; +#endif + + + /* Disable interrupts to examine the event flags group. */ + TX_DISABLE + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + + /* Increment the total event flags get counter. */ + _tx_event_flags_performance_get_count++; + + /* Increment the number of event flags gets on this semaphore. */ + group_ptr -> tx_event_flags_group__performance_get_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_EVENT_FLAGS_GET, group_ptr, requested_flags, group_ptr -> tx_event_flags_group_current, get_option, TX_TRACE_EVENT_FLAGS_EVENTS) + + /* Log this kernel call. */ + TX_EL_EVENT_FLAGS_GET_INSERT + + /* Pickup current flags. */ + current_flags = group_ptr -> tx_event_flags_group_current; + + /* Apply the event flag option mask. */ + and_request = (get_option & TX_AND); + +#ifdef TX_NOT_INTERRUPTABLE + + /* Check for AND condition. All flags must be present to satisfy request. */ + if (and_request == TX_AND) + { + + /* AND request is present. */ + + /* Calculate the flags present. */ + flags_satisfied = (current_flags & requested_flags); + + /* Determine if they satisfy the AND request. */ + if (flags_satisfied != requested_flags) + { + + /* No, not all the requested flags are present. Clear the flags present variable. */ + flags_satisfied = ((ULONG) 0); + } + } + else + { + + /* OR request is present. Simply or the requested flags and the current flags. */ + flags_satisfied = (current_flags & requested_flags); + } + + /* Determine if the request is satisfied. */ + if (flags_satisfied != ((ULONG) 0)) + { + + /* Return the actual event flags that satisfied the request. */ + *actual_flags_ptr = current_flags; + + /* Pickup the clear bit. */ + clear_request = (get_option & TX_EVENT_FLAGS_CLEAR_MASK); + + /* Determine whether or not clearing needs to take place. */ + if (clear_request == TX_TRUE) + { + + /* Yes, clear the flags that satisfied this request. */ + group_ptr -> tx_event_flags_group_current = + group_ptr -> tx_event_flags_group_current & (~requested_flags); + } + + /* Return success. */ + status = TX_SUCCESS; + } + +#else + + /* Pickup delayed clear flags. */ + delayed_clear_flags = group_ptr -> tx_event_flags_group_delayed_clear; + + /* Determine if there are any delayed clear operations pending. */ + if (delayed_clear_flags != ((ULONG) 0)) + { + + /* Yes, apply them to the current flags. */ + current_flags = current_flags & (~delayed_clear_flags); + } + + /* Check for AND condition. All flags must be present to satisfy request. */ + if (and_request == TX_AND) + { + + /* AND request is present. */ + + /* Calculate the flags present. */ + flags_satisfied = (current_flags & requested_flags); + + /* Determine if they satisfy the AND request. */ + if (flags_satisfied != requested_flags) + { + + /* No, not all the requested flags are present. Clear the flags present variable. */ + flags_satisfied = ((ULONG) 0); + } + } + else + { + + /* OR request is present. Simply AND together the requested flags and the current flags + to see if any are present. */ + flags_satisfied = (current_flags & requested_flags); + } + + /* Determine if the request is satisfied. */ + if (flags_satisfied != ((ULONG) 0)) + { + + /* Yes, this request can be handled immediately. */ + + /* Return the actual event flags that satisfied the request. */ + *actual_flags_ptr = current_flags; + + /* Pickup the clear bit. */ + clear_request = (get_option & TX_EVENT_FLAGS_CLEAR_MASK); + + /* Determine whether or not clearing needs to take place. */ + if (clear_request == TX_TRUE) + { + + /* Set interrupted set request flag to false. */ + interrupted_set_request = TX_FALSE; + + /* Determine if the suspension list is being processed by an interrupted + set request. */ + if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS) + { + + if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL) + { + + /* Set the interrupted set request flag. */ + interrupted_set_request = TX_TRUE; + } + } + + /* Was a set request interrupted? */ + if (interrupted_set_request == TX_TRUE) + { + + /* A previous set operation is was interrupted, we need to defer the + event clearing until the set operation is complete. */ + + /* Remember the events to clear. */ + group_ptr -> tx_event_flags_group_delayed_clear = + group_ptr -> tx_event_flags_group_delayed_clear | requested_flags; + } + else + { + + /* Yes, clear the flags that satisfied this request. */ + group_ptr -> tx_event_flags_group_current = + group_ptr -> tx_event_flags_group_current & ~requested_flags; + } + } + + /* Set status to success. */ + status = TX_SUCCESS; + } + +#endif + else + { + + /* Determine if the request specifies suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion. */ + status = TX_NO_EVENTS; + } + else + { + + /* Prepare for suspension of this thread. */ + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + + /* Increment the total event flags suspensions counter. */ + _tx_event_flags_performance_suspension_count++; + + /* Increment the number of event flags suspensions on this semaphore. */ + group_ptr -> tx_event_flags_group___performance_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_event_flags_cleanup); + + /* Remember which event flags we are looking for. */ + thread_ptr -> tx_thread_suspend_info = requested_flags; + + /* Save the get option as well. */ + thread_ptr -> tx_thread_suspend_option = get_option; + + /* Save the destination for the current events. */ + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) actual_flags_ptr; + + /* Setup cleanup information, i.e. this event flags group control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) group_ptr; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Pickup the suspended count. */ + suspended_count = group_ptr -> tx_event_flags_group_suspended_count; + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + group_ptr -> tx_event_flags_group_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = group_ptr -> tx_event_flags_group_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Increment the number of threads suspended. */ + group_ptr -> tx_event_flags_group_suspended_count++; + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_EVENT_FLAG; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; +#endif + } + } + else + { + + /* Immediate return, return error completion. */ + status = TX_NO_EVENTS; + } + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.c b/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.c new file mode 100644 index 0000000..feec2a9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_info_get.c @@ -0,0 +1,145 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified event flag */ +/* group. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to event flag group */ +/* name Destination for the event flag */ +/* group name */ +/* current_flags Current event flags */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on event flags */ +/* suspended_count Destination for suspended count */ +/* next_group Destination for pointer to next */ +/* event flag group on the created */ +/* list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_event_flags_info_get(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR **name, ULONG *current_flags, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_EVENT_FLAGS_GROUP **next_group) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_EVENT_FLAGS_INFO_GET, group_ptr, 0, 0, 0, TX_TRACE_EVENT_FLAGS_EVENTS) + + /* Log this kernel call. */ + TX_EL_EVENT_FLAGS_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the event flag group. */ + if (name != TX_NULL) + { + + *name = group_ptr -> tx_event_flags_group_name; + } + + /* Retrieve the current event flags in the event flag group. */ + if (current_flags != TX_NULL) + { + + /* Pickup the current flags and apply delayed clearing. */ + *current_flags = group_ptr -> tx_event_flags_group_current & + ~group_ptr -> tx_event_flags_group_delayed_clear; + } + + /* Retrieve the first thread suspended on this event flag group. */ + if (first_suspended != TX_NULL) + { + + *first_suspended = group_ptr -> tx_event_flags_group_suspension_list; + } + + /* Retrieve the number of threads suspended on this event flag group. */ + if (suspended_count != TX_NULL) + { + + *suspended_count = (ULONG) group_ptr -> tx_event_flags_group_suspended_count; + } + + /* Retrieve the pointer to the next event flag group created. */ + if (next_group != TX_NULL) + { + + *next_group = group_ptr -> tx_event_flags_group_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.c b/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.c new file mode 100644 index 0000000..867e684 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_initialize.c @@ -0,0 +1,134 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_event_flags.h" + + +#ifndef TX_INLINE_INITIALIZATION + +/* Locate event flags component data in this file. */ +/* Define the head pointer of the created event flags list. */ + +TX_EVENT_FLAGS_GROUP * _tx_event_flags_created_ptr; + + +/* Define the variable that holds the number of created event flag groups. */ + +ULONG _tx_event_flags_created_count; + + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + +/* Define the total number of event flag sets. */ + +ULONG _tx_event_flags_performance_set_count; + + +/* Define the total number of event flag gets. */ + +ULONG _tx_event_flags_performance_get_count; + + +/* Define the total number of event flag suspensions. */ + +ULONG _tx_event_flags_performance_suspension_count; + + +/* Define the total number of event flag timeouts. */ + +ULONG _tx_event_flags_performance_timeout_count; + + +#endif + + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the event flags component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* opt out of function when */ +/* TX_INLINE_INITIALIZATION is */ +/* defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_event_flags_initialize(VOID) +{ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created event flags list and the + number of event flags created. */ + _tx_event_flags_created_ptr = TX_NULL; + _tx_event_flags_created_count = TX_EMPTY; + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + + /* Initialize event flags performance counters. */ + _tx_event_flags_performance_set_count = ((ULONG) 0); + _tx_event_flags_performance_get_count = ((ULONG) 0); + _tx_event_flags_performance_suspension_count = ((ULONG) 0); + _tx_event_flags_performance_timeout_count = ((ULONG) 0); +#endif +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_set.c b/Middlewares/ST/threadx/common/src/tx_event_flags_set.c new file mode 100644 index 0000000..9228f4c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_set.c @@ -0,0 +1,622 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_set PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function sets the specified flags in the event group based on */ +/* the set option specified. All threads suspended on the group whose */ +/* get request can now be satisfied are resumed. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block */ +/* flags_to_set Event flags to set */ +/* set_option Specified either AND or OR */ +/* operation on the event flags */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Always returns success */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread_ptr; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +TX_THREAD *satisfied_list; +TX_THREAD *last_satisfied; +TX_THREAD *suspended_list; +UINT suspended_count; +ULONG current_event_flags; +ULONG requested_flags; +ULONG flags_satisfied; +ULONG *suspend_info_ptr; +UINT and_request; +UINT get_option; +UINT clear_request; +UINT preempt_check; +#ifndef TX_NOT_INTERRUPTABLE +UINT interrupted_set_request; +#endif +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr); +#endif + + + /* Disable interrupts to remove the semaphore from the created list. */ + TX_DISABLE + +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + + /* Increment the total event flags set counter. */ + _tx_event_flags_performance_set_count++; + + /* Increment the number of event flags sets on this semaphore. */ + group_ptr -> tx_event_flags_group_performance_set_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_EVENT_FLAGS_SET, group_ptr, flags_to_set, set_option, group_ptr -> tx_event_flags_group_suspended_count, TX_TRACE_EVENT_FLAGS_EVENTS) + + /* Log this kernel call. */ + TX_EL_EVENT_FLAGS_SET_INSERT + + /* Determine how to set this group's event flags. */ + if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND) + { + +#ifndef TX_NOT_INTERRUPTABLE + + /* Set interrupted set request flag to false. */ + interrupted_set_request = TX_FALSE; + + /* Determine if the suspension list is being processed by an interrupted + set request. */ + if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS) + { + + if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL) + { + + /* Set the interrupted set request flag. */ + interrupted_set_request = TX_TRUE; + } + } + + /* Was a set request interrupted? */ + if (interrupted_set_request == TX_TRUE) + { + + /* A previous set operation was interrupted, we need to defer the + event clearing until the set operation is complete. */ + + /* Remember the events to clear. */ + group_ptr -> tx_event_flags_group_delayed_clear = + group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set; + } + else + { +#endif + + /* Previous set operation was not interrupted, simply clear the + specified flags by "ANDing" the flags into the current events + of the group. */ + group_ptr -> tx_event_flags_group_current = + group_ptr -> tx_event_flags_group_current & flags_to_set; + +#ifndef TX_NOT_INTERRUPTABLE + + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this event flag group. */ + events_set_notify = group_ptr -> tx_event_flags_group_set_notify; +#endif + + /* "OR" the flags into the current events of the group. */ + group_ptr -> tx_event_flags_group_current = + group_ptr -> tx_event_flags_group_current | flags_to_set; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Determine if there are any delayed flags to clear. */ + if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0)) + { + + /* Yes, we need to neutralize the delayed clearing as well. */ + group_ptr -> tx_event_flags_group_delayed_clear = + group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set; + } +#endif + + /* Clear the preempt check flag. */ + preempt_check = TX_FALSE; + + /* Pickup the thread suspended count. */ + suspended_count = group_ptr -> tx_event_flags_group_suspended_count; + + /* Determine if there are any threads suspended on the event flag group. */ + if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL) + { + + /* Determine if there is just a single thread waiting on the event + flag group. */ + if (suspended_count == ((UINT) 1)) + { + + /* Single thread waiting for event flags. Bypass the multiple thread + logic. */ + + /* Setup thread pointer. */ + thread_ptr = group_ptr -> tx_event_flags_group_suspension_list; + + /* Pickup the current event flags. */ + current_event_flags = group_ptr -> tx_event_flags_group_current; + + /* Pickup the suspend information. */ + requested_flags = thread_ptr -> tx_thread_suspend_info; + + /* Pickup the suspend option. */ + get_option = thread_ptr -> tx_thread_suspend_option; + + /* Isolate the AND selection. */ + and_request = (get_option & TX_AND); + + /* Check for AND condition. All flags must be present to satisfy request. */ + if (and_request == TX_AND) + { + + /* AND request is present. */ + + /* Calculate the flags present. */ + flags_satisfied = (current_event_flags & requested_flags); + + /* Determine if they satisfy the AND request. */ + if (flags_satisfied != requested_flags) + { + + /* No, not all the requested flags are present. Clear the flags present variable. */ + flags_satisfied = ((ULONG) 0); + } + } + else + { + + /* OR request is present. Simply or the requested flags and the current flags. */ + flags_satisfied = (current_event_flags & requested_flags); + } + + /* Determine if the request is satisfied. */ + if (flags_satisfied != ((ULONG) 0)) + { + + /* Yes, resume the thread and apply any event flag + clearing. */ + + /* Set the preempt check flag. */ + preempt_check = TX_TRUE; + + /* Return the actual event flags that satisfied the request. */ + suspend_info_ptr = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + *suspend_info_ptr = current_event_flags; + + /* Pickup the clear bit. */ + clear_request = (get_option & TX_EVENT_FLAGS_CLEAR_MASK); + + /* Determine whether or not clearing needs to take place. */ + if (clear_request == TX_TRUE) + { + + /* Yes, clear the flags that satisfied this request. */ + group_ptr -> tx_event_flags_group_current = group_ptr -> tx_event_flags_group_current & (~requested_flags); + } + + /* Clear the suspension information in the event flag group. */ + group_ptr -> tx_event_flags_group_suspension_list = TX_NULL; + group_ptr -> tx_event_flags_group_suspended_count = TX_NO_SUSPENSIONS; + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts to remove the semaphore from the created list. */ + TX_DISABLE +#endif + } + } + else + { + + /* Otherwise, the event flag requests of multiple threads must be + examined. */ + + /* Setup thread pointer, keep a local copy of the head pointer. */ + suspended_list = group_ptr -> tx_event_flags_group_suspension_list; + thread_ptr = suspended_list; + + /* Clear the suspended list head pointer to thwart manipulation of + the list in ISR's while we are processing here. */ + group_ptr -> tx_event_flags_group_suspension_list = TX_NULL; + + /* Setup the satisfied thread pointers. */ + satisfied_list = TX_NULL; + last_satisfied = TX_NULL; + + /* Pickup the current event flags. */ + current_event_flags = group_ptr -> tx_event_flags_group_current; + + /* Disable preemption while we process the suspended list. */ + _tx_thread_preempt_disable++; + + /* Loop to examine all of the suspended threads. */ + do + { + +#ifndef TX_NOT_INTERRUPTABLE + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE +#endif + + /* Determine if we need to reset the search. */ + if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE) + { + + /* Clear the reset search flag. */ + group_ptr -> tx_event_flags_group_reset_search = TX_FALSE; + + /* Move the thread pointer to the beginning of the search list. */ + thread_ptr = suspended_list; + + /* Reset the suspended count. */ + suspended_count = group_ptr -> tx_event_flags_group_suspended_count; + + /* Update the current events with any new ones that might + have been set in a nested set events call from an ISR. */ + current_event_flags = current_event_flags | group_ptr -> tx_event_flags_group_current; + } + + /* Save next thread pointer. */ + next_thread_ptr = thread_ptr -> tx_thread_suspended_next; + + /* Pickup the suspend information. */ + requested_flags = thread_ptr -> tx_thread_suspend_info; + + /* Pickup this thread's suspension get option. */ + get_option = thread_ptr -> tx_thread_suspend_option; + + /* Isolate the AND selection. */ + and_request = (get_option & TX_AND); + + /* Check for AND condition. All flags must be present to satisfy request. */ + if (and_request == TX_AND) + { + + /* AND request is present. */ + + /* Calculate the flags present. */ + flags_satisfied = (current_event_flags & requested_flags); + + /* Determine if they satisfy the AND request. */ + if (flags_satisfied != requested_flags) + { + + /* No, not all the requested flags are present. Clear the flags present variable. */ + flags_satisfied = ((ULONG) 0); + } + } + else + { + + /* OR request is present. Simply or the requested flags and the current flags. */ + flags_satisfied = (current_event_flags & requested_flags); + } + + /* Check to see if the thread had a timeout or wait abort during the event search processing. + If so, just set the flags satisfied to ensure the processing here removes the thread from + the suspension list. */ + if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG) + { + + /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list. */ + flags_satisfied = ((ULONG) 1); + } + + /* Determine if the request is satisfied. */ + if (flags_satisfied != ((ULONG) 0)) + { + + /* Yes, this request can be handled now. */ + + /* Set the preempt check flag. */ + preempt_check = TX_TRUE; + + /* Determine if the thread is still suspended on the event flag group. If not, a wait + abort must have been done from an ISR. */ + if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG) + { + + /* Return the actual event flags that satisfied the request. */ + suspend_info_ptr = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + *suspend_info_ptr = current_event_flags; + + /* Pickup the clear bit. */ + clear_request = (get_option & TX_EVENT_FLAGS_CLEAR_MASK); + + /* Determine whether or not clearing needs to take place. */ + if (clear_request == TX_TRUE) + { + + /* Yes, clear the flags that satisfied this request. */ + group_ptr -> tx_event_flags_group_current = group_ptr -> tx_event_flags_group_current & ~requested_flags; + } + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + } + + /* We need to remove the thread from the suspension list and place it in the + expired list. */ + + /* See if this is the only suspended thread on the list. */ + if (thread_ptr == thread_ptr -> tx_thread_suspended_next) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + suspended_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Update the list head pointer, if removing the head of the + list. */ + if (suspended_list == thread_ptr) + { + + /* Yes, head pointer needs to be updated. */ + suspended_list = thread_ptr -> tx_thread_suspended_next; + } + } + + /* Decrement the suspension count. */ + group_ptr -> tx_event_flags_group_suspended_count--; + + /* Place this thread on the expired list. */ + if (satisfied_list == TX_NULL) + { + + /* First thread on the satisfied list. */ + satisfied_list = thread_ptr; + last_satisfied = thread_ptr; + + /* Setup initial next pointer. */ + thread_ptr -> tx_thread_suspended_next = TX_NULL; + } + else + { + + /* Not the first thread on the satisfied list. */ + + /* Link it up at the end. */ + last_satisfied -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_next = TX_NULL; + last_satisfied = thread_ptr; + } + } + + /* Copy next thread pointer to working thread ptr. */ + thread_ptr = next_thread_ptr; + + /* Decrement the suspension count. */ + suspended_count--; + + } while (suspended_count != TX_NO_SUSPENSIONS); + + /* Setup the group's suspension list head again. */ + group_ptr -> tx_event_flags_group_suspension_list = suspended_list; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Determine if there is any delayed event clearing to perform. */ + if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0)) + { + + /* Perform the delayed event clearing. */ + group_ptr -> tx_event_flags_group_current = + group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear); + + /* Clear the delayed event flag clear value. */ + group_ptr -> tx_event_flags_group_delayed_clear = ((ULONG) 0); + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the satisfied list, setup initial thread pointer. */ + thread_ptr = satisfied_list; + while(thread_ptr != TX_NULL) + { + + /* Get next pointer first. */ + next_thread_ptr = thread_ptr -> tx_thread_suspended_next; + + /* Disable interrupts. */ + TX_DISABLE + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupt posture. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move next thread to current. */ + thread_ptr = next_thread_ptr; + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Release thread preemption disable. */ + _tx_thread_preempt_disable--; + } + } + else + { + + /* Determine if we need to set the reset search field. */ + if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS) + { + + /* We interrupted a search of an event flag group suspension + list. Make sure we reset the search. */ + group_ptr -> tx_event_flags_group_reset_search = TX_TRUE; + } + } + + /* Restore interrupts. */ + TX_RESTORE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (events_set_notify != TX_NULL) + { + + /* Call application event flags set notification. */ + (events_set_notify)(group_ptr); + } +#endif + + /* Determine if a check for preemption is necessary. */ + if (preempt_check == TX_TRUE) + { + + /* Yes, one or more threads were resumed, check for preemption. */ + _tx_thread_system_preempt_check(); + } + } + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.c b/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.c new file mode 100644 index 0000000..1dc1cb4 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_event_flags_set_notify.c @@ -0,0 +1,109 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_event_flags_set_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function registers an application callback function that is */ +/* called whenever an event flag is set in this group. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block*/ +/* group_put_notify Application callback function */ +/* (TX_NULL disables notify) */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_event_flags_set_notify(TX_EVENT_FLAGS_GROUP *group_ptr, VOID (*events_set_notify)(TX_EVENT_FLAGS_GROUP *notify_group_ptr)) +{ + +#ifdef TX_DISABLE_NOTIFY_CALLBACKS + + TX_EVENT_FLAGS_GROUP_NOT_USED(group_ptr); + TX_EVENT_FLAGS_SET_NOTIFY_NOT_USED(events_set_notify); + + /* Feature is not enabled, return error. */ + return(TX_FEATURE_NOT_ENABLED); +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* Make entry in event log. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_EVENT_FLAGS_SET_NOTIFY, group_ptr, 0, 0, 0, TX_TRACE_EVENT_FLAGS_EVENTS) + + /* Make entry in event log. */ + TX_EL_EVENT_FLAGS_SET_NOTIFY_INSERT + + /* Setup event flag group set notification callback function. */ + group_ptr -> tx_event_flags_group_set_notify = events_set_notify; + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success to caller. */ + return(TX_SUCCESS); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_initialize_high_level.c b/Middlewares/ST/threadx/common/src/tx_initialize_high_level.c new file mode 100644 index 0000000..c7914fc --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_initialize_high_level.c @@ -0,0 +1,152 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Initialize */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + +/* Determine if in-line initialization is required. */ +#ifdef TX_INLINE_INITIALIZATION +#define TX_INVOKE_INLINE_INITIALIZATION +#endif + +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_semaphore.h" +#include "tx_queue.h" +#include "tx_event_flags.h" +#include "tx_mutex.h" +#include "tx_block_pool.h" +#include "tx_byte_pool.h" + + +/* Define the unused memory pointer. The value of the first available + memory address is placed in this variable in the low-level + initialization function. The content of this variable is passed + to the application's system definition function. */ + +VOID *_tx_initialize_unused_memory; + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_initialize_high_level PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is responsible for initializing all of the other */ +/* components in the ThreadX real-time kernel. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_initialize Initialize the thread control */ +/* component */ +/* _tx_timer_initialize Initialize the timer control */ +/* component */ +/* _tx_semaphore_initialize Initialize the semaphore control */ +/* component */ +/* _tx_queue_initialize Initialize the queue control */ +/* component */ +/* _tx_event_flags_initialize Initialize the event flags control*/ +/* component */ +/* _tx_block_pool_initialize Initialize the block pool control */ +/* component */ +/* _tx_byte_pool_initialize Initialize the byte pool control */ +/* component */ +/* _tx_mutex_initialize Initialize the mutex control */ +/* component */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_kernel_enter Kernel entry function */ +/* _tx_initialize_kernel_setup Early kernel setup function that */ +/* is optionally called by */ +/* compiler's startup code. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_initialize_high_level(VOID) +{ + + /* Initialize event tracing, if enabled. */ + TX_TRACE_INITIALIZE + + /* Initialize the event log, if enabled. */ + TX_EL_INITIALIZE + + /* Call the thread control initialization function. */ + _tx_thread_initialize(); + +#ifndef TX_NO_TIMER + + /* Call the timer control initialization function. */ + _tx_timer_initialize(); +#endif + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Call the semaphore initialization function. */ + _tx_semaphore_initialize(); + + /* Call the queue initialization function. */ + _tx_queue_initialize(); + + /* Call the event flag initialization function. */ + _tx_event_flags_initialize(); + + /* Call the block pool initialization function. */ + _tx_block_pool_initialize(); + + /* Call the byte pool initialization function. */ + _tx_byte_pool_initialize(); + + /* Call the mutex initialization function. */ + _tx_mutex_initialize(); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.c b/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.c new file mode 100644 index 0000000..c18cec3 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_initialize_kernel_enter.c @@ -0,0 +1,150 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Initialize */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/* Define any port-specific scheduling data structures. */ + +TX_PORT_SPECIFIC_DATA + + +#ifdef TX_SAFETY_CRITICAL +TX_SAFETY_CRITICAL_EXCEPTION_HANDLER +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_initialize_kernel_enter PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is the first ThreadX function called during */ +/* initialization. It is called from the application's "main()" */ +/* function. It is important to note that this routine never */ +/* returns. The processing of this function is relatively simple: */ +/* it calls several ThreadX initialization functions (if needed), */ +/* calls the application define function, and then invokes the */ +/* scheduler. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_initialize_low_level Low-level initialization */ +/* _tx_initialize_high_level High-level initialization */ +/* tx_application_define Application define function */ +/* _tx_thread_scheduler ThreadX scheduling loop */ +/* */ +/* CALLED BY */ +/* */ +/* main Application main program */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_initialize_kernel_enter(VOID) +{ + + /* Determine if the compiler has pre-initialized ThreadX. */ + if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE) + { + + /* No, the initialization still needs to take place. */ + + /* Ensure that the system state variable is set to indicate + initialization is in progress. Note that this variable is + later used to represent interrupt nesting. */ + _tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS; + + /* Call any port specific preprocessing. */ + TX_PORT_SPECIFIC_PRE_INITIALIZATION + + /* Invoke the low-level initialization to handle all processor specific + initialization issues. */ + _tx_initialize_low_level(); + + /* Invoke the high-level initialization to exercise all of the + ThreadX components and the application's initialization + function. */ + _tx_initialize_high_level(); + + /* Call any port specific post-processing. */ + TX_PORT_SPECIFIC_POST_INITIALIZATION + } + + /* Optional processing extension. */ + TX_INITIALIZE_KERNEL_ENTER_EXTENSION + + /* Ensure that the system state variable is set to indicate + initialization is in progress. Note that this variable is + later used to represent interrupt nesting. */ + _tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS; + + /* Call the application provided initialization function. Pass the + first available memory address to it. */ + tx_application_define(_tx_initialize_unused_memory); + + /* Set the system state in preparation for entering the thread + scheduler. */ + _tx_thread_system_state = TX_INITIALIZE_IS_FINISHED; + + /* Call any port specific pre-scheduler processing. */ + TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION + + /* Enter the scheduling loop to start executing threads! */ + _tx_thread_schedule(); + +#ifdef TX_SAFETY_CRITICAL + + /* If we ever get here, raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.c b/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.c new file mode 100644 index 0000000..c0923a0 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_initialize_kernel_setup.c @@ -0,0 +1,102 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Initialize */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_initialize_kernel_setup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is called by the compiler's startup code to make */ +/* ThreadX objects accessible to the compiler's library. If this */ +/* function is not called by the compiler, all ThreadX initialization */ +/* takes place from the kernel enter function defined previously. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_initialize_low_level Low-level initialization */ +/* _tx_initialize_high_level High-level initialization */ +/* */ +/* CALLED BY */ +/* */ +/* startup code Compiler startup code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_initialize_kernel_setup(VOID) +{ + + /* Ensure that the system state variable is set to indicate + initialization is in progress. Note that this variable is + later used to represent interrupt nesting. */ + _tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS; + + /* Call any port specific preprocessing. */ + TX_PORT_SPECIFIC_PRE_INITIALIZATION + + /* Invoke the low-level initialization to handle all processor specific + initialization issues. */ + _tx_initialize_low_level(); + + /* Invoke the high-level initialization to exercise all of the + ThreadX components and the application's initialization + function. */ + _tx_initialize_high_level(); + + /* Call any port specific post-processing. */ + TX_PORT_SPECIFIC_POST_INITIALIZATION + + /* Set the system state to indicate initialization is almost done. */ + _tx_thread_system_state = TX_INITIALIZE_ALMOST_DONE; +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c b/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c new file mode 100644 index 0000000..ec62600 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_cleanup.c @@ -0,0 +1,317 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_cleanup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes mutex timeout and thread terminate */ +/* actions that require the mutex data structures to be cleaned */ +/* up. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to suspended thread's */ +/* control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_timeout Thread timeout processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* _tx_thread_wait_abort Thread wait abort processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_mutex_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + +#ifndef TX_NOT_INTERRUPTABLE +TX_INTERRUPT_SAVE_AREA +#endif + +TX_MUTEX *mutex_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the mutex. */ + TX_DISABLE + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup)) + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + { + + /* Setup pointer to mutex control block. */ + mutex_ptr = TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + + /* Check for NULL mutex pointer. */ + if (mutex_ptr != TX_NULL) + { + + /* Determine if the mutex ID is valid. */ + if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID) + { + + /* Determine if there are any thread suspensions. */ + if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS) + { +#else + + /* Setup pointer to mutex control block. */ + mutex_ptr = TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Decrement the suspension count. */ + mutex_ptr -> tx_mutex_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = mutex_ptr -> tx_mutex_suspended_count; + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + mutex_ptr -> tx_mutex_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Determine if we need to update the head pointer. */ + if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr) + { + + /* Update the list head pointer. */ + mutex_ptr -> tx_mutex_suspension_list = next_thread; + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP) + { + + /* Timeout condition and the thread still suspended on the mutex. + Setup return error status and resume the thread. */ + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Increment the total timeouts counter. */ + _tx_mutex_performance_timeout_count++; + + /* Increment the number of timeouts on this semaphore. */ + mutex_ptr -> tx_mutex_performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NOT_AVAILABLE; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } +#ifndef TX_NOT_INTERRUPTABLE + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_thread_release PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function releases all mutexes owned by the thread. This */ +/* function is called when the thread completes or is terminated. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread's control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_put Release the mutex */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_shell_entry Thread completion processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_mutex_thread_release(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_MUTEX *mutex_ptr; +#ifdef TX_MISRA_ENABLE +UINT status; +#endif + + + /* Disable interrupts. */ + TX_DISABLE + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Loop to look at all the mutexes. */ + do + { + + /* Pickup the mutex head pointer. */ + mutex_ptr = thread_ptr -> tx_thread_owned_mutex_list; + + /* Determine if there is a mutex. */ + if (mutex_ptr != TX_NULL) + { + + /* Yes, set the ownership count to 1. */ + mutex_ptr -> tx_mutex_ownership_count = ((UINT) 1); + + /* Restore interrupts. */ + TX_RESTORE + +#ifdef TX_MISRA_ENABLE + /* Release the mutex. */ + do + { + status = _tx_mutex_put(mutex_ptr); + } while (status != TX_SUCCESS); +#else + _tx_mutex_put(mutex_ptr); +#endif + + /* Disable interrupts. */ + TX_DISABLE + + /* Move to the next mutex. */ + mutex_ptr = thread_ptr -> tx_thread_owned_mutex_list; + } + } while (mutex_ptr != TX_NULL); + + /* Restore preemption. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_create.c b/Middlewares/ST/threadx/common/src/tx_mutex_create.c new file mode 100644 index 0000000..a811df8 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_create.c @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_trace.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a mutex with optional priority inheritance as */ +/* specified in this call. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block*/ +/* name_ptr Pointer to mutex name */ +/* inherit Priority inheritance option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_MUTEX *next_mutex; +TX_MUTEX *previous_mutex; + + + /* Initialize mutex control block to all zeros. */ + TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX))); + + /* Setup the basic mutex fields. */ + mutex_ptr -> tx_mutex_name = name_ptr; + mutex_ptr -> tx_mutex_inherit = inherit; + + /* Disable interrupts to place the mutex on the created list. */ + TX_DISABLE + + /* Setup the mutex ID to make it valid. */ + mutex_ptr -> tx_mutex_id = TX_MUTEX_ID; + + /* Setup the thread mutex release function pointer. */ + _tx_thread_mutex_release = &(_tx_mutex_thread_release); + + /* Place the mutex on the list of created mutexes. First, + check for an empty list. */ + if (_tx_mutex_created_count == TX_EMPTY) + { + + /* The created mutex list is empty. Add mutex to empty list. */ + _tx_mutex_created_ptr = mutex_ptr; + mutex_ptr -> tx_mutex_created_next = mutex_ptr; + mutex_ptr -> tx_mutex_created_previous = mutex_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_mutex = _tx_mutex_created_ptr; + previous_mutex = next_mutex -> tx_mutex_created_previous; + + /* Place the new mutex in the list. */ + next_mutex -> tx_mutex_created_previous = mutex_ptr; + previous_mutex -> tx_mutex_created_next = mutex_ptr; + + /* Setup this mutex's next and previous created links. */ + mutex_ptr -> tx_mutex_created_previous = previous_mutex; + mutex_ptr -> tx_mutex_created_next = next_mutex; + } + + /* Increment the ownership count. */ + _tx_mutex_created_count++; + + /* Optional mutex create extended processing. */ + TX_MUTEX_CREATE_EXTENSION(mutex_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_MUTEX, mutex_ptr, name_ptr, inherit, 0) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_CREATE, mutex_ptr, inherit, TX_POINTER_TO_ULONG_CONVERT(&next_mutex), 0, TX_TRACE_MUTEX_EVENTS) + + /* Log this kernel call. */ + TX_EL_MUTEX_CREATE_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_delete.c b/Middlewares/ST/threadx/common/src/tx_mutex_delete.c new file mode 100644 index 0000000..76a4441 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_delete.c @@ -0,0 +1,245 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified mutex. All threads */ +/* suspended on the mutex are resumed with the TX_DELETED status */ +/* code. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_put Release an owned mutex */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_mutex_delete(TX_MUTEX *mutex_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +TX_THREAD *owner_thread; +UINT suspended_count; +TX_MUTEX *next_mutex; +TX_MUTEX *previous_mutex; +#ifdef TX_MISRA_ENABLE +UINT status; +#endif + + /* Disable interrupts to remove the mutex from the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_DELETE, mutex_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_MUTEX_EVENTS) + + /* Optional mutex delete extended processing. */ + TX_MUTEX_DELETE_EXTENSION(mutex_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(mutex_ptr) + + /* Log this kernel call. */ + TX_EL_MUTEX_DELETE_INSERT + + /* Clear the mutex ID to make it invalid. */ + mutex_ptr -> tx_mutex_id = TX_CLEAR_ID; + + /* Decrement the created count. */ + _tx_mutex_created_count--; + + /* See if the mutex is the only one on the list. */ + if (_tx_mutex_created_count == TX_EMPTY) + { + + /* Only created mutex, just set the created list to NULL. */ + _tx_mutex_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_mutex = mutex_ptr -> tx_mutex_created_next; + previous_mutex = mutex_ptr -> tx_mutex_created_previous; + next_mutex -> tx_mutex_created_previous = previous_mutex; + previous_mutex -> tx_mutex_created_next = next_mutex; + + /* See if we have to update the created list head pointer. */ + if (_tx_mutex_created_ptr == mutex_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_mutex_created_ptr = next_mutex; + } + } + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Pickup the suspension information. */ + thread_ptr = mutex_ptr -> tx_mutex_suspension_list; + mutex_ptr -> tx_mutex_suspension_list = TX_NULL; + suspended_count = mutex_ptr -> tx_mutex_suspended_count; + mutex_ptr -> tx_mutex_suspended_count = TX_NO_SUSPENSIONS; + + + /* Determine if the mutex is currently on a thread's ownership list. */ + + /* Setup pointer to owner of mutex. */ + owner_thread = mutex_ptr -> tx_mutex_owner; + + /* Determine if there is a valid thread pointer. */ + if (owner_thread != TX_NULL) + { + + /* Yes, remove this mutex from the owned list. */ + + /* Set the ownership count to 1. */ + mutex_ptr -> tx_mutex_ownership_count = ((UINT) 1); + + /* Restore interrupts. */ + TX_RESTORE + +#ifdef TX_MISRA_ENABLE + /* Release the mutex. */ + do + { + status = _tx_mutex_put(mutex_ptr); + } while (status != TX_SUCCESS); +#else + _tx_mutex_put(mutex_ptr); +#endif + + /* Disable interrupts. */ + TX_DISABLE + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the mutex list to resume any and all threads suspended + on this mutex. */ + while (suspended_count != ((ULONG) 0)) + { + + /* Decrement the suspension count. */ + suspended_count--; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_DELETED. */ + thread_ptr -> tx_thread_suspend_status = TX_DELETED; + + /* Move the thread pointer ahead. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move to next thread. */ + thread_ptr = next_thread; + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_MUTEX_DELETE_PORT_COMPLETION(mutex_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Release previous preempt disable. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_get.c b/Middlewares/ST/threadx/common/src/tx_mutex_get.c new file mode 100644 index 0000000..d5c9a07 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_get.c @@ -0,0 +1,411 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function gets the specified mutex. If the calling thread */ +/* already owns the mutex, an ownership count is simply increased. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Suspend thread service */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* _tx_mutex_priority_change Inherit thread priority */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_MUTEX *next_mutex; +TX_MUTEX *previous_mutex; +TX_THREAD *mutex_owner; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; + + + /* Disable interrupts to get an instance from the mutex. */ + TX_DISABLE + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Increment the total mutex get counter. */ + _tx_mutex_performance_get_count++; + + /* Increment the number of attempts to get this mutex. */ + mutex_ptr -> tx_mutex_performance_get_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_GET, mutex_ptr, wait_option, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr -> tx_mutex_owner), mutex_ptr -> tx_mutex_ownership_count, TX_TRACE_MUTEX_EVENTS) + + /* Log this kernel call. */ + TX_EL_MUTEX_GET_INSERT + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Determine if this mutex is available. */ + if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0)) + { + + /* Set the ownership count to 1. */ + mutex_ptr -> tx_mutex_ownership_count = ((UINT) 1); + + /* Remember that the calling thread owns the mutex. */ + mutex_ptr -> tx_mutex_owner = thread_ptr; + + /* Determine if the thread pointer is valid. */ + if (thread_ptr != TX_NULL) + { + + /* Determine if priority inheritance is required. */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Remember the current priority of thread. */ + mutex_ptr -> tx_mutex_original_priority = thread_ptr -> tx_thread_priority; + + /* Setup the highest priority waiting thread. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = ((UINT) TX_MAX_PRIORITIES); + } + + /* Pickup next mutex pointer, which is the head of the list. */ + next_mutex = thread_ptr -> tx_thread_owned_mutex_list; + + /* Determine if this thread owns any other mutexes that have priority inheritance. */ + if (next_mutex != TX_NULL) + { + + /* Non-empty list. Link up the mutex. */ + + /* Pickup the next and previous mutex pointer. */ + previous_mutex = next_mutex -> tx_mutex_owned_previous; + + /* Place the owned mutex in the list. */ + next_mutex -> tx_mutex_owned_previous = mutex_ptr; + previous_mutex -> tx_mutex_owned_next = mutex_ptr; + + /* Setup this mutex's next and previous created links. */ + mutex_ptr -> tx_mutex_owned_previous = previous_mutex; + mutex_ptr -> tx_mutex_owned_next = next_mutex; + } + else + { + + /* The owned mutex list is empty. Add mutex to empty list. */ + thread_ptr -> tx_thread_owned_mutex_list = mutex_ptr; + mutex_ptr -> tx_mutex_owned_next = mutex_ptr; + mutex_ptr -> tx_mutex_owned_previous = mutex_ptr; + } + + /* Increment the number of mutexes owned counter. */ + thread_ptr -> tx_thread_owned_mutex_count++; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success. */ + status = TX_SUCCESS; + } + + /* Otherwise, see if the owning thread is trying to obtain the same mutex. */ + else if (mutex_ptr -> tx_mutex_owner == thread_ptr) + { + + /* The owning thread is requesting the mutex again, just + increment the ownership count. */ + mutex_ptr -> tx_mutex_ownership_count++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success. */ + status = TX_SUCCESS; + } + else + { + + /* Determine if the request specifies suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_NOT_AVAILABLE; + } + else + { + + /* Prepare for suspension of this thread. */ + + /* Pickup the mutex owner. */ + mutex_owner = mutex_ptr -> tx_mutex_owner; + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Increment the total mutex suspension counter. */ + _tx_mutex_performance_suspension_count++; + + /* Increment the number of suspensions on this mutex. */ + mutex_ptr -> tx_mutex_performance_suspension_count++; + + /* Determine if a priority inversion is present. */ + if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_priority) + { + + /* Yes, priority inversion is present! */ + + /* Increment the total mutex priority inversions counter. */ + _tx_mutex_performance_priority_inversion_count++; + + /* Increment the number of priority inversions on this mutex. */ + mutex_ptr -> tx_mutex_performance_priority_inversion_count++; + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the number of total thread priority inversions. */ + _tx_thread_performance_priority_inversion_count++; + + /* Increment the number of priority inversions for this thread. */ + thread_ptr -> tx_thread_performance_priority_inversion_count++; +#endif + } +#endif + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_mutex_cleanup); + + /* Setup cleanup information, i.e. this mutex control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) mutex_ptr; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Setup suspension list. */ + if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + mutex_ptr -> tx_mutex_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = mutex_ptr -> tx_mutex_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Increment the suspension count. */ + mutex_ptr -> tx_mutex_suspended_count++; + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_MUTEX_SUSP; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Determine if we need to raise the priority of the thread + owning the mutex. */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Determine if this is the highest priority to raise for this mutex. */ + if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority) + { + + /* Remember this priority. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = thread_ptr -> tx_thread_priority; + } + + /* Determine if we have to update inherit priority level of the mutex owner. */ + if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority) + { + + /* Remember the new priority inheritance priority. */ + mutex_owner -> tx_thread_inherit_priority = thread_ptr -> tx_thread_priority; + } + + /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority. */ + if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority) + { + + /* Yes, raise the suspended, owning thread's priority to that + of the current thread. */ + _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority); + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Increment the total mutex priority inheritance counter. */ + _tx_mutex_performance__priority_inheritance_count++; + + /* Increment the number of priority inheritance situations on this mutex. */ + mutex_ptr -> tx_mutex_performance__priority_inheritance_count++; +#endif + } + } + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if we need to raise the priority of the thread + owning the mutex. */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Determine if this is the highest priority to raise for this mutex. */ + if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority) + { + + /* Remember this priority. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = thread_ptr -> tx_thread_priority; + } + + /* Determine if we have to update inherit priority level of the mutex owner. */ + if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority) + { + + /* Remember the new priority inheritance priority. */ + mutex_owner -> tx_thread_inherit_priority = thread_ptr -> tx_thread_priority; + } + + /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority. */ + if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority) + { + + /* Yes, raise the suspended, owning thread's priority to that + of the current thread. */ + _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority); + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Increment the total mutex priority inheritance counter. */ + _tx_mutex_performance__priority_inheritance_count++; + + /* Increment the number of priority inheritance situations on this mutex. */ + mutex_ptr -> tx_mutex_performance__priority_inheritance_count++; +#endif + } + } + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_NOT_AVAILABLE; + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_info_get.c b/Middlewares/ST/threadx/common/src/tx_mutex_info_get.c new file mode 100644 index 0000000..b28f947 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_info_get.c @@ -0,0 +1,149 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified mutex. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* name Destination for the mutex name */ +/* count Destination for the owner count */ +/* owner Destination for the owner's */ +/* thread control block pointer */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on the mutex */ +/* suspended_count Destination for suspended count */ +/* next_mutex Destination for pointer to next */ +/* mutex on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_mutex_info_get(TX_MUTEX *mutex_ptr, CHAR **name, ULONG *count, TX_THREAD **owner, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_MUTEX **next_mutex) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_INFO_GET, mutex_ptr, 0, 0, 0, TX_TRACE_MUTEX_EVENTS) + + /* Log this kernel call. */ + TX_EL_MUTEX_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the mutex. */ + if (name != TX_NULL) + { + + *name = mutex_ptr -> tx_mutex_name; + } + + /* Retrieve the current ownership count of the mutex. */ + if (count != TX_NULL) + { + + *count = ((ULONG) mutex_ptr -> tx_mutex_ownership_count); + } + + /* Retrieve the current owner of the mutex. */ + if (owner != TX_NULL) + { + + *owner = mutex_ptr -> tx_mutex_owner; + } + + /* Retrieve the first thread suspended on this mutex. */ + if (first_suspended != TX_NULL) + { + + *first_suspended = mutex_ptr -> tx_mutex_suspension_list; + } + + /* Retrieve the number of threads suspended on this mutex. */ + if (suspended_count != TX_NULL) + { + + *suspended_count = (ULONG) mutex_ptr -> tx_mutex_suspended_count; + } + + /* Retrieve the pointer to the next mutex created. */ + if (next_mutex != TX_NULL) + { + + *next_mutex = mutex_ptr -> tx_mutex_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_initialize.c b/Middlewares/ST/threadx/common/src/tx_mutex_initialize.c new file mode 100644 index 0000000..941912b --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_initialize.c @@ -0,0 +1,145 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_mutex.h" + + +#ifndef TX_INLINE_INITIALIZATION + +/* Locate mutex component data in this file. */ + +/* Define the head pointer of the created mutex list. */ + +TX_MUTEX * _tx_mutex_created_ptr; + + +/* Define the variable that holds the number of created mutexes. */ + +ULONG _tx_mutex_created_count; + + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + +/* Define the total number of mutex puts. */ + +ULONG _tx_mutex_performance_put_count; + + +/* Define the total number of mutex gets. */ + +ULONG _tx_mutex_performance_get_count; + + +/* Define the total number of mutex suspensions. */ + +ULONG _tx_mutex_performance_suspension_count; + + +/* Define the total number of mutex timeouts. */ + +ULONG _tx_mutex_performance_timeout_count; + + +/* Define the total number of priority inversions. */ + +ULONG _tx_mutex_performance_priority_inversion_count; + + +/* Define the total number of priority inheritance conditions. */ + +ULONG _tx_mutex_performance__priority_inheritance_count; + +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the mutex component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* opt out of function when */ +/* TX_INLINE_INITIALIZATION is */ +/* defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_mutex_initialize(VOID) +{ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created mutexes list and the + number of mutexes created. */ + _tx_mutex_created_ptr = TX_NULL; + _tx_mutex_created_count = TX_EMPTY; + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Initialize the mutex performance counters. */ + _tx_mutex_performance_put_count = ((ULONG) 0); + _tx_mutex_performance_get_count = ((ULONG) 0); + _tx_mutex_performance_suspension_count = ((ULONG) 0); + _tx_mutex_performance_timeout_count = ((ULONG) 0); + _tx_mutex_performance_priority_inversion_count = ((ULONG) 0); + _tx_mutex_performance__priority_inheritance_count = ((ULONG) 0); +#endif +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.c b/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.c new file mode 100644 index 0000000..3aae0e1 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_prioritize.c @@ -0,0 +1,267 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the highest priority suspended thread at the */ +/* front of the suspension list. All other threads remain in the same */ +/* FIFO suspension order. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_mutex_prioritize(TX_MUTEX *mutex_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *priority_thread_ptr; +TX_THREAD *head_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT list_changed; +#ifdef TX_MISRA_ENABLE +UINT status; +#endif + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PRIORITIZE, mutex_ptr, mutex_ptr -> tx_mutex_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_MUTEX_EVENTS) + + /* Log this kernel call. */ + TX_EL_MUTEX_PRIORITIZE_INSERT + + /* Pickup the suspended count. */ + suspended_count = mutex_ptr -> tx_mutex_suspended_count; + + /* Determine if there are fewer than 2 suspended threads. */ + if (suspended_count < ((UINT) 2)) + { + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if there how many threads are suspended on this mutex. */ + else if (suspended_count == ((UINT) 2)) + { + + /* Pickup the head pointer and the next pointer. */ + head_ptr = mutex_ptr -> tx_mutex_suspension_list; + next_thread = head_ptr -> tx_thread_suspended_next; + + /* Determine if the next suspended thread has a higher priority. */ + if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority)) + { + + /* Yes, move the list head to the next thread. */ + mutex_ptr -> tx_mutex_suspension_list = next_thread; + } + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = mutex_ptr -> tx_mutex_suspension_list; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Set the list changed flag to false. */ + list_changed = TX_FALSE; + + /* Search through the list to find the highest priority thread. */ + do + { + + /* Is the current thread higher priority? */ + if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority) + { + + /* Yes, remember that this thread is the highest priority. */ + priority_thread_ptr = thread_ptr; + } + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Determine if any changes to the list have occurred while + interrupts were enabled. */ + + /* Is the list head the same? */ + if (head_ptr != mutex_ptr -> tx_mutex_suspension_list) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + else + { + + /* Is the suspended count the same? */ + if (suspended_count != mutex_ptr -> tx_mutex_suspended_count) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + } + + /* Determine if the list has changed. */ + if (list_changed == TX_FALSE) + { + + /* Move the thread pointer to the next thread. */ + thread_ptr = thread_ptr -> tx_thread_suspended_next; + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = mutex_ptr -> tx_mutex_suspension_list; + suspended_count = mutex_ptr -> tx_mutex_suspended_count; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Reset the list changed flag. */ + list_changed = TX_FALSE; + } + + } while (thread_ptr != head_ptr); + + /* Release preemption. */ + _tx_thread_preempt_disable--; + + /* Now determine if the highest priority thread is at the front + of the list. */ + if (priority_thread_ptr != head_ptr) + { + + /* No, we need to move the highest priority suspended thread to the + front of the list. */ + + /* First, remove the highest priority thread by updating the + adjacent suspended threads. */ + next_thread = priority_thread_ptr -> tx_thread_suspended_next; + previous_thread = priority_thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Now, link the highest priority thread at the front of the list. */ + previous_thread = head_ptr -> tx_thread_suspended_previous; + priority_thread_ptr -> tx_thread_suspended_next = head_ptr; + priority_thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = priority_thread_ptr; + head_ptr -> tx_thread_suspended_previous = priority_thread_ptr; + + /* Move the list head pointer to the highest priority suspended thread. */ + mutex_ptr -> tx_mutex_suspension_list = priority_thread_ptr; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + +#ifdef TX_MISRA_ENABLE + + /* Initialize status to success. */ + status = TX_SUCCESS; + + /* Define extended processing option. */ + status = TX_MUTEX_PRIORITIZE_MISRA_EXTENSION(status); + + /* Return completion status. */ + return(status); +#else + + /* Return successful completion. */ + return(TX_SUCCESS); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.c b/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.c new file mode 100644 index 0000000..d4945d8 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_priority_change.c @@ -0,0 +1,339 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_priority_change PORTABLE C */ +/* 6.1.6 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function changes the priority of the specified thread for the */ +/* priority inheritance option of the mutex service. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* new_priority New thread priority */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_thread_system_suspend Suspend thread */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_mutex_get Inherit priority */ +/* _tx_mutex_put Restore previous priority */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 William E. Lamie Modified comment(s), and */ +/* change thread state from */ +/* TX_SUSPENDED to */ +/* TX_PRIORITY_CHANGE before */ +/* calling */ +/* _tx_thread_system_suspend, */ +/* resulting in version 6.1 */ +/* 04-02-2021 Scott Larson Modified comments, fixed */ +/* mapping current thread's */ +/* priority rather than next, */ +/* resulting in version 6.1.6 */ +/* */ +/**************************************************************************/ +VOID _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority) +{ + +#ifndef TX_NOT_INTERRUPTABLE + +TX_INTERRUPT_SAVE_AREA +#endif + +TX_THREAD *execute_ptr; +TX_THREAD *next_execute_ptr; +UINT original_priority; +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD +ULONG priority_bit; +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif +#endif + + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Lockout interrupts while the thread is being suspended. */ + TX_DISABLE +#endif + + /* Determine if this thread is currently ready. */ + if (thread_ptr -> tx_thread_state != TX_READY) + { + + /* Change thread priority to the new mutex priority-inheritance priority. */ + thread_ptr -> tx_thread_priority = new_priority; + + /* Determine how to setup the thread's preemption-threshold. */ + if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority) + { + + /* Change thread preemption-threshold to the user's preemption-threshold. */ + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_user_preempt_threshold; + } + else + { + + /* Change the thread preemption-threshold to the new threshold. */ + thread_ptr -> tx_thread_preempt_threshold = new_priority; + } + +#ifndef TX_NOT_INTERRUPTABLE + /* Restore interrupts. */ + TX_RESTORE +#endif + } + else + { + + /* Pickup the next thread to execute. */ + execute_ptr = _tx_thread_execute_ptr; + + /* Save the original priority. */ + original_priority = thread_ptr -> tx_thread_priority; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Set the state to priority change. */ + thread_ptr -> tx_thread_state = TX_PRIORITY_CHANGE; + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0)); + + /* At this point, the preempt disable flag is still set, so we still have + protection against all preemption. */ + + /* Change thread priority to the new mutex priority-inheritance priority. */ + thread_ptr -> tx_thread_priority = new_priority; + + /* Determine how to setup the thread's preemption-threshold. */ + if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority) + { + + /* Change thread preemption-threshold to the user's preemption-threshold. */ + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_user_preempt_threshold; + } + else + { + + /* Change the thread preemption-threshold to the new threshold. */ + thread_ptr -> tx_thread_preempt_threshold = new_priority; + } + + /* Resume the thread with the new priority. */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; +#else + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable = _tx_thread_preempt_disable + ((UINT) 2); + + /* Set the state to priority change. */ + thread_ptr -> tx_thread_state = TX_PRIORITY_CHANGE; + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + + /* Restore interrupts. */ + TX_RESTORE + + /* The thread is ready and must first be removed from the list. Call the + system suspend function to accomplish this. */ + _tx_thread_system_suspend(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE + + /* At this point, the preempt disable flag is still set, so we still have + protection against all preemption. */ + + /* Change thread priority to the new mutex priority-inheritance priority. */ + thread_ptr -> tx_thread_priority = new_priority; + + /* Determine how to setup the thread's preemption-threshold. */ + if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority) + { + + /* Change thread preemption-threshold to the user's preemption-threshold. */ + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_user_preempt_threshold; + } + else + { + + /* Change the thread preemption-threshold to the new threshold. */ + thread_ptr -> tx_thread_preempt_threshold = new_priority; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread with the new priority. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Optional processing extension. */ + TX_MUTEX_PRIORITY_CHANGE_EXTENSION + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts. */ + TX_DISABLE +#endif + + /* Pickup the next thread to execute. */ + next_execute_ptr = _tx_thread_execute_ptr; + + /* Determine if this thread is not the next thread to execute. */ + if (thread_ptr != next_execute_ptr) + { + + /* Make sure the thread is still ready. */ + if (thread_ptr -> tx_thread_state == TX_READY) + { + + /* Now check and see if this thread has an equal or higher priority. */ + if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority) + { + + /* Now determine if this thread was the previously executing thread. */ + if (thread_ptr == execute_ptr) + { + + /* Yes, this thread was previously executing before we temporarily suspended and resumed + it in order to change the priority. A lower or same priority thread cannot be the next thread + to execute in this case since this thread really didn't suspend. Simply reset the execute + pointer to this thread. */ + _tx_thread_execute_ptr = thread_ptr; + + /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list. */ + if (original_priority < new_priority) + { + + /* Ensure that this thread is placed at the front of the priority list. */ + _tx_thread_priority_list[thread_ptr -> tx_thread_priority] = thread_ptr; + } + } + } + else + { + + /* Now determine if this thread's preemption-threshold needs to be enforced. */ + if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority) + { + + /* Yes, preemption-threshold is in force for this thread. */ + + /* Compare the next thread to execute thread's priority against the thread's preemption-threshold. */ + if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority) + { + + /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of + priority inheritance. */ + _tx_thread_execute_ptr = thread_ptr; + + /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list. */ + if (original_priority < new_priority) + { + + /* Ensure that this thread is placed at the front of the priority list. */ + _tx_thread_priority_list[thread_ptr -> tx_thread_priority] = thread_ptr; + } + } + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + else + { + + /* In this case, we need to mark the preempted map to indicate a thread executed above the + preemption-threshold. */ + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = (thread_ptr -> tx_thread_priority)/ ((UINT) 32); + + /* Set the active bit to remember that the preempt map has something set. */ + TX_DIV32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active | priority_bit; +#endif + + /* Remember that this thread was preempted by a thread above the thread's threshold. */ + TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] | priority_bit; + } +#endif + } + } + } + } + +#ifndef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE +#endif + } +} + diff --git a/Middlewares/ST/threadx/common/src/tx_mutex_put.c b/Middlewares/ST/threadx/common/src/tx_mutex_put.c new file mode 100644 index 0000000..46b4c29 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_mutex_put.c @@ -0,0 +1,656 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_put PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function puts back an instance of the specified mutex. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Success completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_mutex_priority_change Restore previous thread priority */ +/* _tx_mutex_prioritize Prioritize the mutex suspension */ +/* _tx_mutex_thread_release Release all thread's mutexes */ +/* _tx_mutex_delete Release ownership upon mutex */ +/* deletion */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_mutex_put(TX_MUTEX *mutex_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *old_owner; +UINT old_priority; +UINT status; +TX_MUTEX *next_mutex; +TX_MUTEX *previous_mutex; +UINT owned_count; +UINT suspended_count; +TX_THREAD *current_thread; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +TX_THREAD *suspended_thread; +UINT inheritance_priority; + + + /* Setup status to indicate the processing is not complete. */ + status = TX_NOT_DONE; + + /* Disable interrupts to put an instance back to the mutex. */ + TX_DISABLE + +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + + /* Increment the total mutex put counter. */ + _tx_mutex_performance_put_count++; + + /* Increment the number of attempts to put this mutex. */ + mutex_ptr -> tx_mutex_performance_put_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PUT, mutex_ptr, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr -> tx_mutex_owner), mutex_ptr -> tx_mutex_ownership_count, TX_POINTER_TO_ULONG_CONVERT(&old_priority), TX_TRACE_MUTEX_EVENTS) + + /* Log this kernel call. */ + TX_EL_MUTEX_PUT_INSERT + + /* Determine if this mutex is owned. */ + if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0)) + { + + /* Pickup the owning thread pointer. */ + thread_ptr = mutex_ptr -> tx_mutex_owner; + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Check to see if the mutex is owned by the calling thread. */ + if (mutex_ptr -> tx_mutex_owner != current_thread) + { + + /* Determine if the preempt disable flag is set, indicating that + the caller is not the application but from ThreadX. In such + cases, the thread mutex owner does not need to match. */ + if (_tx_thread_preempt_disable == ((UINT) 0)) + { + + /* Invalid mutex release. */ + + /* Restore interrupts. */ + TX_RESTORE + + /* Caller does not own the mutex. */ + status = TX_NOT_OWNED; + } + } + + /* Determine if we should continue. */ + if (status == TX_NOT_DONE) + { + + /* Decrement the mutex ownership count. */ + mutex_ptr -> tx_mutex_ownership_count--; + + /* Determine if the mutex is still owned by the current thread. */ + if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Mutex is still owned, just return successful status. */ + status = TX_SUCCESS; + } + else + { + + /* Check for a NULL thread pointer, which can only happen during initialization. */ + if (thread_ptr == TX_NULL) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Mutex is now available, return successful status. */ + status = TX_SUCCESS; + } + else + { + + /* The mutex is now available. */ + + /* Remove this mutex from the owned mutex list. */ + + /* Decrement the ownership count. */ + thread_ptr -> tx_thread_owned_mutex_count--; + + /* Determine if this mutex was the only one on the list. */ + if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0)) + { + + /* Yes, the list is empty. Simply set the head pointer to NULL. */ + thread_ptr -> tx_thread_owned_mutex_list = TX_NULL; + } + else + { + + /* No, there are more mutexes on the list. */ + + /* Link-up the neighbors. */ + next_mutex = mutex_ptr -> tx_mutex_owned_next; + previous_mutex = mutex_ptr -> tx_mutex_owned_previous; + next_mutex -> tx_mutex_owned_previous = previous_mutex; + previous_mutex -> tx_mutex_owned_next = next_mutex; + + /* See if we have to update the created list head pointer. */ + if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr) + { + + /* Yes, move the head pointer to the next link. */ + thread_ptr -> tx_thread_owned_mutex_list = next_mutex; + } + } + + /* Determine if the simple, non-suspension, non-priority inheritance case is present. */ + if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL) + { + + /* Is this a priority inheritance mutex? */ + if (mutex_ptr -> tx_mutex_inherit == TX_FALSE) + { + + /* Yes, we are done - set the mutex owner to NULL. */ + mutex_ptr -> tx_mutex_owner = TX_NULL; + + /* Restore interrupts. */ + TX_RESTORE + + /* Mutex is now available, return successful status. */ + status = TX_SUCCESS; + } + } + + /* Determine if the processing is complete. */ + if (status == TX_NOT_DONE) + { + + /* Initialize original owner and thread priority. */ + old_owner = TX_NULL; + old_priority = thread_ptr -> tx_thread_user_priority; + + /* Does this mutex support priority inheritance? */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + +#ifndef TX_NOT_INTERRUPTABLE + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Default the inheritance priority to disabled. */ + inheritance_priority = ((UINT) TX_MAX_PRIORITIES); + + /* Search the owned mutexes for this thread to determine the highest priority for this + former mutex owner to return to. */ + next_mutex = thread_ptr -> tx_thread_owned_mutex_list; + while (next_mutex != TX_NULL) + { + + /* Does this mutex support priority inheritance? */ + if (next_mutex -> tx_mutex_inherit == TX_TRUE) + { + + /* Determine if highest priority field of the mutex is higher than the priority to + restore. */ + if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority) + { + + /* Use this priority to return releasing thread to. */ + inheritance_priority = next_mutex -> tx_mutex_highest_priority_waiting; + } + } + + /* Move mutex pointer to the next mutex in the list. */ + next_mutex = next_mutex -> tx_mutex_owned_next; + + /* Are we at the end of the list? */ + if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list) + { + + /* Yes, set the next mutex to NULL. */ + next_mutex = TX_NULL; + } + } + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts. */ + TX_DISABLE + + /* Undo the temporarily preemption disable. */ + _tx_thread_preempt_disable--; +#endif + + /* Set the inherit priority to that of the highest priority thread waiting on the mutex. */ + thread_ptr -> tx_thread_inherit_priority = inheritance_priority; + + /* Determine if the inheritance priority is less than the default old priority. */ + if (inheritance_priority < old_priority) + { + + /* Yes, update the old priority. */ + old_priority = inheritance_priority; + } + } + + /* Determine if priority inheritance is in effect and there are one or more + threads suspended on the mutex. */ + if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1)) + { + + /* Is priority inheritance in effect? */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Yes, this code is simply to ensure the highest priority thread is positioned + at the front of the suspension list. */ + +#ifndef TX_NOT_INTERRUPTABLE + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Call the mutex prioritize processing to ensure the + highest priority thread is resumed. */ +#ifdef TX_MISRA_ENABLE + do + { + status = _tx_mutex_prioritize(mutex_ptr); + } while (status != TX_SUCCESS); +#else + _tx_mutex_prioritize(mutex_ptr); +#endif + + /* At this point, the highest priority thread is at the + front of the suspension list. */ + + /* Optional processing extension. */ + TX_MUTEX_PUT_EXTENSION_1 + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts. */ + TX_DISABLE + + /* Back off the preemption disable. */ + _tx_thread_preempt_disable--; +#endif + } + } + + /* Now determine if there are any threads still waiting on the mutex. */ + if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL) + { + + /* No, there are no longer any threads waiting on the mutex. */ + +#ifndef TX_NOT_INTERRUPTABLE + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Mutex is not owned, but it is possible that a thread that + caused a priority inheritance to occur is no longer waiting + on the mutex. */ + + /* Setup the highest priority waiting thread. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = (UINT) TX_MAX_PRIORITIES; + + /* Determine if we need to restore priority. */ + if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority) + { + + /* Yes, restore the priority of thread. */ + _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority); + } + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Back off the preemption disable. */ + _tx_thread_preempt_disable--; +#endif + + /* Set the mutex owner to NULL. */ + mutex_ptr -> tx_mutex_owner = TX_NULL; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Set status to success. */ + status = TX_SUCCESS; + } + else + { + + /* Pickup the thread at the front of the suspension list. */ + thread_ptr = mutex_ptr -> tx_mutex_suspension_list; + + /* Save the previous ownership information, if inheritance is + in effect. */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Remember the old mutex owner. */ + old_owner = mutex_ptr -> tx_mutex_owner; + + /* Setup owner thread priority information. */ + mutex_ptr -> tx_mutex_original_priority = thread_ptr -> tx_thread_priority; + + /* Setup the highest priority waiting thread. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = (UINT) TX_MAX_PRIORITIES; + } + + /* Determine how many mutexes are owned by this thread. */ + owned_count = thread_ptr -> tx_thread_owned_mutex_count; + + /* Determine if this thread owns any other mutexes that have priority inheritance. */ + if (owned_count == ((UINT) 0)) + { + + /* The owned mutex list is empty. Add mutex to empty list. */ + thread_ptr -> tx_thread_owned_mutex_list = mutex_ptr; + mutex_ptr -> tx_mutex_owned_next = mutex_ptr; + mutex_ptr -> tx_mutex_owned_previous = mutex_ptr; + } + else + { + + /* Non-empty list. Link up the mutex. */ + + /* Pickup tail pointer. */ + next_mutex = thread_ptr -> tx_thread_owned_mutex_list; + previous_mutex = next_mutex -> tx_mutex_owned_previous; + + /* Place the owned mutex in the list. */ + next_mutex -> tx_mutex_owned_previous = mutex_ptr; + previous_mutex -> tx_mutex_owned_next = mutex_ptr; + + /* Setup this mutex's next and previous created links. */ + mutex_ptr -> tx_mutex_owned_previous = previous_mutex; + mutex_ptr -> tx_mutex_owned_next = next_mutex; + } + + /* Increment the number of mutexes owned counter. */ + thread_ptr -> tx_thread_owned_mutex_count = owned_count + ((UINT) 1); + + /* Mark the Mutex as owned and fill in the corresponding information. */ + mutex_ptr -> tx_mutex_ownership_count = (UINT) 1; + mutex_ptr -> tx_mutex_owner = thread_ptr; + + /* Remove the suspended thread from the list. */ + + /* Decrement the suspension count. */ + mutex_ptr -> tx_mutex_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = mutex_ptr -> tx_mutex_suspended_count; + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + mutex_ptr -> tx_mutex_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + mutex_ptr -> tx_mutex_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Determine if priority inheritance is enabled for this mutex. */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Yes, priority inheritance is requested. */ + + /* Determine if there are any more threads still suspended on the mutex. */ + if (mutex_ptr -> tx_mutex_suspended_count != ((ULONG) 0)) + { + + /* Determine if there are more than one thread suspended on the mutex. */ + if (mutex_ptr -> tx_mutex_suspended_count > ((ULONG) 1)) + { + + /* If so, prioritize the list so the highest priority thread is placed at the + front of the suspension list. */ +#ifdef TX_MISRA_ENABLE + do + { + status = _tx_mutex_prioritize(mutex_ptr); + } while (status != TX_SUCCESS); +#else + _tx_mutex_prioritize(mutex_ptr); +#endif + } + + /* Now, pickup the list head and set the priority. */ + + /* Determine if there still are threads suspended for this mutex. */ + suspended_thread = mutex_ptr -> tx_mutex_suspension_list; + if (suspended_thread != TX_NULL) + { + + /* Setup the highest priority thread waiting on this mutex. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = suspended_thread -> tx_thread_priority; + } + } + + /* Restore previous priority needs to be restored after priority + inheritance. */ + + /* Determine if we need to restore priority. */ + if (old_owner -> tx_thread_priority != old_priority) + { + + /* Restore priority of thread. */ + _tx_mutex_priority_change(old_owner, old_priority); + } + } + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if priority inheritance is enabled for this mutex. */ + if (mutex_ptr -> tx_mutex_inherit == TX_TRUE) + { + + /* Yes, priority inheritance is requested. */ + + /* Determine if there are any more threads still suspended on the mutex. */ + if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS) + { + + /* Prioritize the list so the highest priority thread is placed at the + front of the suspension list. */ +#ifdef TX_MISRA_ENABLE + do + { + status = _tx_mutex_prioritize(mutex_ptr); + } while (status != TX_SUCCESS); +#else + _tx_mutex_prioritize(mutex_ptr); +#endif + + /* Now, pickup the list head and set the priority. */ + + /* Optional processing extension. */ + TX_MUTEX_PUT_EXTENSION_2 + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if there still are threads suspended for this mutex. */ + suspended_thread = mutex_ptr -> tx_mutex_suspension_list; + if (suspended_thread != TX_NULL) + { + + /* Setup the highest priority thread waiting on this mutex. */ + mutex_ptr -> tx_mutex_highest_priority_waiting = suspended_thread -> tx_thread_priority; + } + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Restore previous priority needs to be restored after priority + inheritance. */ + + /* Is the priority different? */ + if (old_owner -> tx_thread_priority != old_priority) + { + + /* Restore the priority of thread. */ + _tx_mutex_priority_change(old_owner, old_priority); + } + } + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Return a successful status. */ + status = TX_SUCCESS; + } + } + } + } + } + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Caller does not own the mutex. */ + status = TX_NOT_OWNED; + } + + /* Return the completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_cleanup.c b/Middlewares/ST/threadx/common/src/tx_queue_cleanup.c new file mode 100644 index 0000000..c6c9f93 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_cleanup.c @@ -0,0 +1,227 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_cleanup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes queue timeout and thread terminate */ +/* actions that require the queue data structures to be cleaned */ +/* up. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to suspended thread's */ +/* control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_timeout Thread timeout processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* _tx_thread_wait_abort Thread wait abort processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_queue_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + +#ifndef TX_NOT_INTERRUPTABLE +TX_INTERRUPT_SAVE_AREA +#endif + +TX_QUEUE *queue_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the queue. */ + TX_DISABLE + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup)) + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + { + + /* Setup pointer to queue control block. */ + queue_ptr = TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + + /* Check for NULL queue pointer. */ + if (queue_ptr != TX_NULL) + { + + /* Is the queue ID valid? */ + if (queue_ptr -> tx_queue_id == TX_QUEUE_ID) + { + + /* Determine if there are any thread suspensions. */ + if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS) + { +#else + + /* Setup pointer to queue control block. */ + queue_ptr = TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Decrement the suspended count. */ + queue_ptr -> tx_queue_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Determine if we need to update the head pointer. */ + if (queue_ptr -> tx_queue_suspension_list == thread_ptr) + { + + /* Update the list head pointer. */ + queue_ptr -> tx_queue_suspension_list = next_thread; + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP) + { + + /* Timeout condition and the thread still suspended on the queue. + Setup return error status and resume the thread. */ + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the total timeouts counter. */ + _tx_queue_performance_timeout_count++; + + /* Increment the number of timeouts on this queue. */ + queue_ptr -> tx_queue_performance_timeout_count++; +#endif + + /* Setup return status. */ + if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES) + { + + /* Queue full timeout! */ + thread_ptr -> tx_thread_suspend_status = TX_QUEUE_FULL; + } + else + { + + /* Queue empty timeout! */ + thread_ptr -> tx_thread_suspend_status = TX_QUEUE_EMPTY; + } + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } +#ifndef TX_NOT_INTERRUPTABLE + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_create.c b/Middlewares/ST/threadx/common/src/tx_queue_create.c new file mode 100644 index 0000000..01aec36 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_create.c @@ -0,0 +1,172 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a message queue. The message size and depth */ +/* of the queue is specified by the caller. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* name_ptr Pointer to queue name */ +/* message_size Size of each queue message */ +/* queue_start Starting address of the queue area*/ +/* queue_size Number of bytes in the queue */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT capacity; +UINT used_words; +TX_QUEUE *next_queue; +TX_QUEUE *previous_queue; + + + /* Initialize queue control block to all zeros. */ + TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE))); + + /* Setup the basic queue fields. */ + queue_ptr -> tx_queue_name = name_ptr; + + /* Save the message size in the control block. */ + queue_ptr -> tx_queue_message_size = message_size; + + /* Determine how many messages will fit in the queue area and the number + of ULONGs used. */ + capacity = (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG))))); + used_words = capacity * message_size; + + /* Save the starting address and calculate the ending address of + the queue. Note that the ending address is really one past the + end! */ + queue_ptr -> tx_queue_start = TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start); + queue_ptr -> tx_queue_end = TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words); + + /* Set the read and write pointers to the beginning of the queue + area. */ + queue_ptr -> tx_queue_read = TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start); + queue_ptr -> tx_queue_write = TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start); + + /* Setup the number of enqueued messages and the number of message + slots available in the queue. */ + queue_ptr -> tx_queue_available_storage = (UINT) capacity; + queue_ptr -> tx_queue_capacity = (UINT) capacity; + + /* Disable interrupts to put the queue on the created list. */ + TX_DISABLE + + /* Setup the queue ID to make it valid. */ + queue_ptr -> tx_queue_id = TX_QUEUE_ID; + + /* Place the queue on the list of created queues. First, + check for an empty list. */ + if (_tx_queue_created_count == TX_EMPTY) + { + + /* The created queue list is empty. Add queue to empty list. */ + _tx_queue_created_ptr = queue_ptr; + queue_ptr -> tx_queue_created_next = queue_ptr; + queue_ptr -> tx_queue_created_previous = queue_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_queue = _tx_queue_created_ptr; + previous_queue = next_queue -> tx_queue_created_previous; + + /* Place the new queue in the list. */ + next_queue -> tx_queue_created_previous = queue_ptr; + previous_queue -> tx_queue_created_next = queue_ptr; + + /* Setup this queues's created links. */ + queue_ptr -> tx_queue_created_previous = previous_queue; + queue_ptr -> tx_queue_created_next = next_queue; + } + + /* Increment the created queue count. */ + _tx_queue_created_count++; + + /* Optional queue create extended processing. */ + TX_QUEUE_CREATE_EXTENSION(queue_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_QUEUE, queue_ptr, name_ptr, queue_size, message_size) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_CREATE, queue_ptr, message_size, TX_POINTER_TO_ULONG_CONVERT(queue_start), queue_size, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_CREATE_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_delete.c b/Middlewares/ST/threadx/common/src/tx_queue_delete.c new file mode 100644 index 0000000..c0fb13c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_delete.c @@ -0,0 +1,208 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified queue. All threads suspended */ +/* on the queue are resumed with the TX_DELETED status code. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_delete(TX_QUEUE *queue_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +UINT suspended_count; +TX_QUEUE *next_queue; +TX_QUEUE *previous_queue; + + + /* Disable interrupts to remove the queue from the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_DELETE, queue_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_QUEUE_EVENTS) + + /* Optional queue delete extended processing. */ + TX_QUEUE_DELETE_EXTENSION(queue_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(queue_ptr) + + /* Log this kernel call. */ + TX_EL_QUEUE_DELETE_INSERT + + /* Clear the queue ID to make it invalid. */ + queue_ptr -> tx_queue_id = TX_CLEAR_ID; + + /* Decrement the number of created queues. */ + _tx_queue_created_count--; + + /* See if the queue is the only one on the list. */ + if (_tx_queue_created_count == TX_EMPTY) + { + + /* Only created queue, just set the created list to NULL. */ + _tx_queue_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_queue = queue_ptr -> tx_queue_created_next; + previous_queue = queue_ptr -> tx_queue_created_previous; + next_queue -> tx_queue_created_previous = previous_queue; + previous_queue -> tx_queue_created_next = next_queue; + + /* See if we have to update the created list head pointer. */ + if (_tx_queue_created_ptr == queue_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_queue_created_ptr = next_queue; + } + } + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Pickup the suspension information. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + queue_ptr -> tx_queue_suspension_list = TX_NULL; + suspended_count = queue_ptr -> tx_queue_suspended_count; + queue_ptr -> tx_queue_suspended_count = TX_NO_SUSPENSIONS; + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the queue list to resume any and all threads suspended + on this queue. */ + while (suspended_count != TX_NO_SUSPENSIONS) + { + + /* Decrement the suspension count. */ + suspended_count--; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_DELETED. */ + thread_ptr -> tx_thread_suspend_status = TX_DELETED; + + /* Move the thread pointer ahead. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move to next thread. */ + thread_ptr = next_thread; + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_QUEUE_DELETE_PORT_COMPLETION(queue_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Release previous preempt disable. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_flush.c b/Middlewares/ST/threadx/common/src/tx_queue_flush.c new file mode 100644 index 0000000..ac5c7e3 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_flush.c @@ -0,0 +1,207 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_flush PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function resets the specified queue, if there are any messages */ +/* in it. Messages waiting to be placed on the queue are also thrown */ +/* out. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_flush(TX_QUEUE *queue_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *suspension_list; +UINT suspended_count; +TX_THREAD *thread_ptr; + + + /* Initialize the suspended count and list. */ + suspended_count = TX_NO_SUSPENSIONS; + suspension_list = TX_NULL; + + /* Disable interrupts to reset various queue parameters. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_FLUSH, queue_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_FLUSH_INSERT + + /* Determine if there is something on the queue. */ + if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES) + { + + /* Yes, there is something in the queue. */ + + /* Reset the queue parameters to erase all of the queued messages. */ + queue_ptr -> tx_queue_enqueued = TX_NO_MESSAGES; + queue_ptr -> tx_queue_available_storage = queue_ptr -> tx_queue_capacity; + queue_ptr -> tx_queue_read = queue_ptr -> tx_queue_start; + queue_ptr -> tx_queue_write = queue_ptr -> tx_queue_start; + + /* Now determine if there are any threads suspended on a full queue. */ + if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS) + { + + /* Yes, there are threads suspended on this queue, they must be + resumed! */ + + /* Copy the information into temporary variables. */ + suspension_list = queue_ptr -> tx_queue_suspension_list; + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Clear the queue variables. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + queue_ptr -> tx_queue_suspended_count = TX_NO_SUSPENSIONS; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + } + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the queue list to resume any and all threads suspended + on this queue. */ + if (suspended_count != TX_NO_SUSPENSIONS) + { + + /* Pickup the thread to resume. */ + thread_ptr = suspension_list; + while (suspended_count != ((ULONG) 0)) + { + + /* Decrement the suspension count. */ + suspended_count--; + + /* Check for a NULL thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Get out of the loop. */ + break; + } + + /* Resume the next suspended thread. */ + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_SUCCESS. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + + /* Move the thread pointer ahead. */ + thread_ptr = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr -> tx_thread_suspended_previous); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr -> tx_thread_suspended_previous); +#endif + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Restore previous preempt posture. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_front_send.c b/Middlewares/ST/threadx/common/src/tx_queue_front_send.c new file mode 100644 index 0000000..51e7b93 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_front_send.c @@ -0,0 +1,423 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_front_send PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places a message at the front of the specified queue. */ +/* If there is no room in the queue, this function returns the */ +/* queue full status. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* source_ptr Pointer to message source */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread routine */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_thread_system_suspend Suspend thread routine */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_front_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +ULONG *source; +ULONG *destination; +UINT size; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr); +#endif + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + + /* Disable interrupts to place message in the queue. */ + TX_DISABLE + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the total messages sent counter. */ + _tx_queue_performance_messages_sent_count++; + + /* Increment the number of messages sent to this queue. */ + queue_ptr -> tx_queue_performance_messages_sent_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_FRONT_SEND, queue_ptr, TX_POINTER_TO_ULONG_CONVERT(source_ptr), wait_option, queue_ptr -> tx_queue_enqueued, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_FRONT_SEND_INSERT + + /* Pickup the suspended count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Now check for room in the queue for placing the new message in front. */ + if (queue_ptr -> tx_queue_available_storage != ((UINT) 0)) + { + + /* Yes there is room in the queue. Now determine if there is a thread waiting + for a message. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No thread suspended while waiting for a message from + this queue. */ + + /* Adjust the read pointer since we are adding to the front of the + queue. */ + + /* See if the read pointer is at the beginning of the queue area. */ + if (queue_ptr -> tx_queue_read == queue_ptr -> tx_queue_start) + { + + /* Adjust the read pointer to the last message at the end of the + queue. */ + queue_ptr -> tx_queue_read = TX_ULONG_POINTER_SUB(queue_ptr -> tx_queue_end, queue_ptr -> tx_queue_message_size); + } + else + { + + /* Not at the beginning of the queue, just move back one message. */ + queue_ptr -> tx_queue_read = TX_ULONG_POINTER_SUB(queue_ptr -> tx_queue_read, queue_ptr -> tx_queue_message_size); + } + + /* Simply place the message in the queue. */ + + /* Reduce the amount of available storage. */ + queue_ptr -> tx_queue_available_storage--; + + /* Increase the enqueued count. */ + queue_ptr -> tx_queue_enqueued++; + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr); + destination = queue_ptr -> tx_queue_read; + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this queue. */ + queue_send_notify = queue_ptr -> tx_queue_send_notify; +#endif + + /* Restore interrupts. */ + TX_RESTORE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (queue_send_notify != TX_NULL) + { + + /* Call application queue send notification. */ + (queue_send_notify)(queue_ptr); + } +#endif + } + else + { + + /* Thread suspended waiting for a message. Remove it and copy this message + into its storage area. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + + /* See if this is the only suspended thread on the list. */ + suspended_count--; + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr -> tx_thread_suspended_next; + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + queue_ptr -> tx_queue_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + + /* Prepare for resumption of the thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this queue. */ + queue_send_notify = queue_ptr -> tx_queue_send_notify; +#endif + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr); + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (queue_send_notify != TX_NULL) + { + + /* Call application queue send notification. */ + (queue_send_notify)(queue_ptr); + } +#endif + } + } + + /* Determine if the caller has requested suspension. */ + else if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_QUEUE_FULL; + } + else + { + + /* Yes, suspension is requested. */ + + /* Prepare for suspension of this thread. */ + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_queue_cleanup); + + /* Setup cleanup information, i.e. this queue control + block and the source pointer. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) queue_ptr; + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) source_ptr; + + /* Set the flag to true to indicate a queue front send suspension. */ + thread_ptr -> tx_thread_suspend_option = TX_TRUE; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Place this thread at the front of the suspension list, since it is a + queue front send suspension. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = queue_ptr -> tx_queue_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + + /* Update the suspension list to put this thread in front, which will put + the message that was removed in the proper relative order when room is + made in the queue. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr; + } + + /* Increment the suspended thread count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count + ((UINT) 1); + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_QUEUE_SUSP; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this queue. */ + queue_send_notify = queue_ptr -> tx_queue_send_notify; +#endif + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (thread_ptr -> tx_thread_suspend_status == TX_SUCCESS) + { + + /* Check for a notify callback. */ + if (queue_send_notify != TX_NULL) + { + + /* Call application queue send notification. */ + (queue_send_notify)(queue_ptr); + } + } +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* No room in queue and no suspension requested, return error completion. */ + status = TX_QUEUE_FULL; + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_info_get.c b/Middlewares/ST/threadx/common/src/tx_queue_info_get.c new file mode 100644 index 0000000..3275db7 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_info_get.c @@ -0,0 +1,147 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified queue. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* name Destination for the queue name */ +/* enqueued Destination for enqueued count */ +/* available_storage Destination for available storage */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on this queue */ +/* suspended_count Destination for suspended count */ +/* next_queue Destination for pointer to next */ +/* queue on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_info_get(TX_QUEUE *queue_ptr, CHAR **name, ULONG *enqueued, ULONG *available_storage, + TX_THREAD **first_suspended, ULONG *suspended_count, TX_QUEUE **next_queue) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_INFO_GET, queue_ptr, 0, 0, 0, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the queue. */ + if (name != TX_NULL) + { + + *name = queue_ptr -> tx_queue_name; + } + + /* Retrieve the number of messages currently in the queue. */ + if (enqueued != TX_NULL) + { + + *enqueued = (ULONG) queue_ptr -> tx_queue_enqueued; + } + + /* Retrieve the number of messages that will still fit in the queue. */ + if (available_storage != TX_NULL) + { + + *available_storage = (ULONG) queue_ptr -> tx_queue_available_storage; + } + + /* Retrieve the first thread suspended on this queue. */ + if (first_suspended != TX_NULL) + { + + *first_suspended = queue_ptr -> tx_queue_suspension_list; + } + + /* Retrieve the number of threads suspended on this queue. */ + if (suspended_count != TX_NULL) + { + + *suspended_count = (ULONG) queue_ptr -> tx_queue_suspended_count; + } + + /* Retrieve the pointer to the next queue created. */ + if (next_queue != TX_NULL) + { + + *next_queue = queue_ptr -> tx_queue_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_initialize.c b/Middlewares/ST/threadx/common/src/tx_queue_initialize.c new file mode 100644 index 0000000..41fb6fa --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_initialize.c @@ -0,0 +1,142 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_queue.h" + + +#ifndef TX_INLINE_INITIALIZATION + +/* Define the head pointer of the created queue list. */ + +TX_QUEUE * _tx_queue_created_ptr; + + +/* Define the variable that holds the number of created queues. */ + +ULONG _tx_queue_created_count; + + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + +/* Define the total number of messages sent. */ + +ULONG _tx_queue_performance_messages_sent_count; + + +/* Define the total number of messages received. */ + +ULONG _tx_queue_performance__messages_received_count; + + +/* Define the total number of queue empty suspensions. */ + +ULONG _tx_queue_performance_empty_suspension_count; + + +/* Define the total number of queue full suspensions. */ + +ULONG _tx_queue_performance_full_suspension_count; + + +/* Define the total number of queue full errors. */ + +ULONG _tx_queue_performance_full_error_count; + + +/* Define the total number of queue timeouts. */ + +ULONG _tx_queue_performance_timeout_count; + +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the queue component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* opt out of function when */ +/* TX_INLINE_INITIALIZATION is */ +/* defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_queue_initialize(VOID) +{ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created queue list and the + number of queues created. */ + _tx_queue_created_ptr = TX_NULL; + _tx_queue_created_count = TX_EMPTY; + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Initialize the queue performance counters. */ + _tx_queue_performance_messages_sent_count = ((ULONG) 0); + _tx_queue_performance__messages_received_count = ((ULONG) 0); + _tx_queue_performance_empty_suspension_count = ((ULONG) 0); + _tx_queue_performance_full_suspension_count = ((ULONG) 0); + _tx_queue_performance_timeout_count = ((ULONG) 0); +#endif +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_queue_prioritize.c b/Middlewares/ST/threadx/common/src/tx_queue_prioritize.c new file mode 100644 index 0000000..ae80ce7 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_prioritize.c @@ -0,0 +1,251 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the highest priority suspended thread at the */ +/* front of the suspension list. All other threads remain in the same */ +/* FIFO suspension order. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_prioritize(TX_QUEUE *queue_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *priority_thread_ptr; +TX_THREAD *head_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT list_changed; + + + /* Disable interrupts to place message in the queue. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_PRIORITIZE, queue_ptr, queue_ptr -> tx_queue_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_PRIORITIZE_INSERT + + /* Pickup the suspended count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Determine if there are fewer than 2 suspended threads. */ + if (suspended_count < ((UINT) 2)) + { + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if there how many threads are suspended on this queue. */ + else if (suspended_count == ((UINT) 2)) + { + + /* Pickup the head pointer and the next pointer. */ + head_ptr = queue_ptr -> tx_queue_suspension_list; + next_thread = head_ptr -> tx_thread_suspended_next; + + /* Determine if the next suspended thread has a higher priority. */ + if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority)) + { + + /* Yes, move the list head to the next thread. */ + queue_ptr -> tx_queue_suspension_list = next_thread; + } + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = queue_ptr -> tx_queue_suspension_list; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Set the list changed flag to false. */ + list_changed = TX_FALSE; + + /* Search through the list to find the highest priority thread. */ + do + { + + /* Is the current thread higher priority? */ + if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority) + { + + /* Yes, remember that this thread is the highest priority. */ + priority_thread_ptr = thread_ptr; + } + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Determine if any changes to the list have occurred while + interrupts were enabled. */ + + /* Is the list head the same? */ + if (head_ptr != queue_ptr -> tx_queue_suspension_list) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + else + { + + /* Is the suspended count the same? */ + if (suspended_count != queue_ptr -> tx_queue_suspended_count) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + } + + /* Determine if the list has changed. */ + if (list_changed == TX_FALSE) + { + + /* Move the thread pointer to the next thread. */ + thread_ptr = thread_ptr -> tx_thread_suspended_next; + } + else + { + + /* Save the suspension count and head pointer. */ + head_ptr = queue_ptr -> tx_queue_suspension_list; + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Reset the list changed flag. */ + list_changed = TX_FALSE; + } + + } while (thread_ptr != head_ptr); + + /* Release preemption. */ + _tx_thread_preempt_disable--; + + /* Now determine if the highest priority thread is at the front + of the list. */ + if (priority_thread_ptr != head_ptr) + { + + /* No, we need to move the highest priority suspended thread to the + front of the list. */ + + /* First, remove the highest priority thread by updating the + adjacent suspended threads. */ + next_thread = priority_thread_ptr -> tx_thread_suspended_next; + previous_thread = priority_thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Now, link the highest priority thread at the front of the list. */ + previous_thread = head_ptr -> tx_thread_suspended_previous; + priority_thread_ptr -> tx_thread_suspended_next = head_ptr; + priority_thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = priority_thread_ptr; + head_ptr -> tx_thread_suspended_previous = priority_thread_ptr; + + /* Move the list head pointer to the highest priority suspended thread. */ + queue_ptr -> tx_queue_suspension_list = priority_thread_ptr; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + + /* Return successful status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_receive.c b/Middlewares/ST/threadx/common/src/tx_queue_receive.c new file mode 100644 index 0000000..4056881 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_receive.c @@ -0,0 +1,488 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_receive PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function receives a message from the specified queue. If there */ +/* are no messages in the queue, this function waits according to the */ +/* option specified. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* destination_ptr Pointer to message destination */ +/* **** MUST BE LARGE ENOUGH TO */ +/* HOLD MESSAGE **** */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread routine */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_thread_system_suspend Suspend thread routine */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +ULONG *source; +ULONG *destination; +UINT size; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + + /* Disable interrupts to receive message from queue. */ + TX_DISABLE + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the total messages received counter. */ + _tx_queue_performance__messages_received_count++; + + /* Increment the number of messages received from this queue. */ + queue_ptr -> tx_queue_performance_messages_received_count++; + +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_RECEIVE, queue_ptr, TX_POINTER_TO_ULONG_CONVERT(destination_ptr), wait_option, queue_ptr -> tx_queue_enqueued, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_RECEIVE_INSERT + + /* Pickup the thread suspension count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Determine if there is anything in the queue. */ + if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES) + { + + /* Determine if there are any suspensions. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* There is a message waiting in the queue and there are no suspensi. */ + + /* Setup source and destination pointers. */ + source = queue_ptr -> tx_queue_read; + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr); + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Determine if we are at the end. */ + if (source == queue_ptr -> tx_queue_end) + { + + /* Yes, wrap around to the beginning. */ + source = queue_ptr -> tx_queue_start; + } + + /* Setup the queue read pointer. */ + queue_ptr -> tx_queue_read = source; + + /* Increase the amount of available storage. */ + queue_ptr -> tx_queue_available_storage++; + + /* Decrease the enqueued count. */ + queue_ptr -> tx_queue_enqueued--; + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* At this point we know the queue is full. */ + + /* Pickup thread suspension list head pointer. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + + /* Now determine if there is a queue front suspension active. */ + + /* Is the front suspension flag set? */ + if (thread_ptr -> tx_thread_suspend_option == TX_TRUE) + { + + /* Yes, a queue front suspension is present. */ + + /* Return the message associated with this suspension. */ + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr); + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Message is now in the caller's destination. See if this is the only suspended thread + on the list. */ + suspended_count--; + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + queue_ptr -> tx_queue_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + } + else + { + + /* At this point, we know that the queue is full and there + are one or more threads suspended trying to send another + message to this queue. */ + + /* Setup source and destination pointers. */ + source = queue_ptr -> tx_queue_read; + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr); + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Determine if we are at the end. */ + if (source == queue_ptr -> tx_queue_end) + { + + /* Yes, wrap around to the beginning. */ + source = queue_ptr -> tx_queue_start; + } + + /* Setup the queue read pointer. */ + queue_ptr -> tx_queue_read = source; + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE + + /* Interrupts are enabled briefly here to keep the interrupt + lockout time deterministic. */ + + /* Disable interrupts again. */ + TX_DISABLE +#endif + + /* Decrement the preemption disable variable. */ + _tx_thread_preempt_disable--; + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + destination = queue_ptr -> tx_queue_write; + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Determine if we are at the end. */ + if (destination == queue_ptr -> tx_queue_end) + { + + /* Yes, wrap around to the beginning. */ + destination = queue_ptr -> tx_queue_start; + } + + /* Adjust the write pointer. */ + queue_ptr -> tx_queue_write = destination; + + /* Pickup thread pointer. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + + /* Message is now in the queue. See if this is the only suspended thread + on the list. */ + suspended_count--; + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + queue_ptr -> tx_queue_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + } + } + } + + /* Determine if the request specifies suspension. */ + else if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_QUEUE_EMPTY; + } + else + { + + /* Prepare for suspension of this thread. */ + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the total queue empty suspensions counter. */ + _tx_queue_performance_empty_suspension_count++; + + /* Increment the number of empty suspensions on this queue. */ + queue_ptr -> tx_queue_performance_empty_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_queue_cleanup); + + /* Setup cleanup information, i.e. this queue control + block and the source pointer. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) queue_ptr; + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) destination_ptr; + thread_ptr -> tx_thread_suspend_option = TX_FALSE; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = queue_ptr -> tx_queue_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Increment the suspended thread count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count + ((UINT) 1); + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_QUEUE_SUSP; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_QUEUE_EMPTY; + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_send.c b/Middlewares/ST/threadx/common/src/tx_queue_send.c new file mode 100644 index 0000000..7cbb9b7 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_send.c @@ -0,0 +1,428 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_send PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places a message into the specified queue. If there */ +/* is no room in the queue, this function waits according to the */ +/* option specified. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* source_ptr Pointer to message source */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread routine */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_thread_system_suspend Suspend thread routine */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +ULONG *source; +ULONG *destination; +UINT size; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr); +#endif + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + + /* Disable interrupts to place message in the queue. */ + TX_DISABLE + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the total messages sent counter. */ + _tx_queue_performance_messages_sent_count++; + + /* Increment the number of messages sent to this queue. */ + queue_ptr -> tx_queue_performance_messages_sent_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_SEND, queue_ptr, TX_POINTER_TO_ULONG_CONVERT(source_ptr), wait_option, queue_ptr -> tx_queue_enqueued, TX_TRACE_QUEUE_EVENTS) + + /* Log this kernel call. */ + TX_EL_QUEUE_SEND_INSERT + + /* Pickup the thread suspension count. */ + suspended_count = queue_ptr -> tx_queue_suspended_count; + + /* Determine if there is room in the queue. */ + if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES) + { + + /* There is room for the message in the queue. */ + + /* Determine if there are suspended on this queue. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No suspended threads, simply place the message in the queue. */ + + /* Reduce the amount of available storage. */ + queue_ptr -> tx_queue_available_storage--; + + /* Increase the enqueued count. */ + queue_ptr -> tx_queue_enqueued++; + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr); + destination = queue_ptr -> tx_queue_write; + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Determine if we are at the end. */ + if (destination == queue_ptr -> tx_queue_end) + { + + /* Yes, wrap around to the beginning. */ + destination = queue_ptr -> tx_queue_start; + } + + /* Adjust the write pointer. */ + queue_ptr -> tx_queue_write = destination; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this queue. */ + queue_send_notify = queue_ptr -> tx_queue_send_notify; +#endif + + /* No thread suspended, just return to caller. */ + + /* Restore interrupts. */ + TX_RESTORE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (queue_send_notify != TX_NULL) + { + + /* Call application queue send notification. */ + (queue_send_notify)(queue_ptr); + } +#endif + } + else + { + + /* There is a thread suspended on an empty queue. Simply + copy the message to the suspended thread's destination + pointer. */ + + /* Pickup the head of the suspension list. */ + thread_ptr = queue_ptr -> tx_queue_suspension_list; + + /* See if this is the only suspended thread on the list. */ + suspended_count--; + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + queue_ptr -> tx_queue_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr -> tx_thread_suspended_next; + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + queue_ptr -> tx_queue_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Decrement the suspension count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count; + + /* Prepare for resumption of the thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Setup source and destination pointers. */ + source = TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr); + destination = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info); + size = queue_ptr -> tx_queue_message_size; + + /* Copy message. Note that the source and destination pointers are + incremented by the macro. */ + TX_QUEUE_MESSAGE_COPY(source, destination, size) + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this queue. */ + queue_send_notify = queue_ptr -> tx_queue_send_notify; +#endif + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (queue_send_notify != TX_NULL) + { + + /* Call application queue send notification. */ + (queue_send_notify)(queue_ptr); + } +#endif + } + } + + /* At this point, the queue is full. Determine if suspension is requested. */ + else if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_QUEUE_FULL; + } + else + { + + /* Yes, prepare for suspension of this thread. */ + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of queue full suspensions. */ + _tx_queue_performance_full_suspension_count++; + + /* Increment the number of full suspensions on this queue. */ + queue_ptr -> tx_queue_performance_full_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_queue_cleanup); + + /* Setup cleanup information, i.e. this queue control + block and the source pointer. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) queue_ptr; + thread_ptr -> tx_thread_additional_suspend_info = (VOID *) source_ptr; + thread_ptr -> tx_thread_suspend_option = TX_FALSE; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Setup suspension list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + queue_ptr -> tx_queue_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = queue_ptr -> tx_queue_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Increment the suspended thread count. */ + queue_ptr -> tx_queue_suspended_count = suspended_count + ((UINT) 1); + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_QUEUE_SUSP; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the notify callback routine for this queue. */ + queue_send_notify = queue_ptr -> tx_queue_send_notify; +#endif + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if a notify callback is required. */ + if (thread_ptr -> tx_thread_suspend_status == TX_SUCCESS) + { + + /* Determine if there is a notify callback. */ + if (queue_send_notify != TX_NULL) + { + + /* Call application queue send notification. */ + (queue_send_notify)(queue_ptr); + } + } +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Otherwise, just return a queue full error message to the caller. */ + +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + + /* Increment the number of full non-suspensions on this queue. */ + queue_ptr -> tx_queue_performance_full_error_count++; + + /* Increment the total number of full non-suspensions. */ + _tx_queue_performance_full_error_count++; +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Return error completion. */ + status = TX_QUEUE_FULL; + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_queue_send_notify.c b/Middlewares/ST/threadx/common/src/tx_queue_send_notify.c new file mode 100644 index 0000000..a0bbf52 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_queue_send_notify.c @@ -0,0 +1,109 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_queue_send_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function registers an application callback function that is */ +/* called whenever a messages is sent to this queue. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block*/ +/* queue_send_notify Application callback function */ +/* (TX_NULL disables notify) */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_queue_send_notify(TX_QUEUE *queue_ptr, VOID (*queue_send_notify)(TX_QUEUE *notify_queue_ptr)) +{ + +#ifdef TX_DISABLE_NOTIFY_CALLBACKS + + TX_QUEUE_NOT_USED(queue_ptr); + TX_QUEUE_SEND_NOTIFY_NOT_USED(queue_send_notify); + + /* Feature is not enabled, return error. */ + return(TX_FEATURE_NOT_ENABLED); +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* Make entry in event log. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_QUEUE_SEND_NOTIFY, queue_ptr, 0, 0, 0, TX_TRACE_QUEUE_EVENTS) + + /* Make entry in event log. */ + TX_EL_QUEUE_SEND_NOTIFY_INSERT + + /* Setup queue send notification callback function. */ + queue_ptr -> tx_queue_send_notify = queue_send_notify; + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success to caller. */ + return(TX_SUCCESS); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.c b/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.c new file mode 100644 index 0000000..3066868 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_ceiling_put.c @@ -0,0 +1,245 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_ceiling_put PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function puts an instance into the specified counting */ +/* semaphore up to the specified semaphore ceiling. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore */ +/* ceiling Maximum value of semaphore */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume */ +/* thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_ceiling_put(TX_SEMAPHORE *semaphore_ptr, ULONG ceiling) +{ + +TX_INTERRUPT_SAVE_AREA + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*semaphore_put_notify)(struct TX_SEMAPHORE_STRUCT *notify_semaphore_ptr); +#endif + +TX_THREAD *thread_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + + /* Disable interrupts to put an instance back to the semaphore. */ + TX_DISABLE + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Increment the total semaphore put counter. */ + _tx_semaphore_performance_put_count++; + + /* Increment the number of puts on this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_put_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_CEILING_PUT, semaphore_ptr, semaphore_ptr -> tx_semaphore_count, semaphore_ptr -> tx_semaphore_suspended_count, ceiling, TX_TRACE_SEMAPHORE_EVENTS) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_CEILING_PUT_INSERT + + /* Pickup the number of suspended threads. */ + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + + /* Determine if there are any threads suspended on the semaphore. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Determine if the ceiling has been exceeded. */ + if (semaphore_ptr -> tx_semaphore_count >= ceiling) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Return an error. */ + status = TX_CEILING_EXCEEDED; + } + else + { + + /* Increment the semaphore count. */ + semaphore_ptr -> tx_semaphore_count++; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the application notify function. */ + semaphore_put_notify = semaphore_ptr -> tx_semaphore_put_notify; +#endif + + /* Restore interrupts. */ + TX_RESTORE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if notification is required. */ + if (semaphore_put_notify != TX_NULL) + { + + /* Yes, call the appropriate notify callback function. */ + (semaphore_put_notify)(semaphore_ptr); + } +#endif + + /* Return successful completion status. */ + status = TX_SUCCESS; + } + } + else + { + + /* Remove the suspended thread from the list. */ + + /* Pickup the pointer to the first suspended thread. */ + thread_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + + /* See if this is the only suspended thread on the list. */ + suspended_count--; + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + semaphore_ptr -> tx_semaphore_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Decrement the suspension count. */ + semaphore_ptr -> tx_semaphore_suspended_count = suspended_count; + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the application notify function. */ + semaphore_put_notify = semaphore_ptr -> tx_semaphore_put_notify; +#endif + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if notification is required. */ + if (semaphore_put_notify != TX_NULL) + { + + /* Yes, call the appropriate notify callback function. */ + (semaphore_put_notify)(semaphore_ptr); + } +#endif + } + + /* Return successful completion. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.c b/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.c new file mode 100644 index 0000000..bb0f98f --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_cleanup.c @@ -0,0 +1,217 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_cleanup PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes semaphore timeout and thread terminate */ +/* actions that require the semaphore data structures to be cleaned */ +/* up. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to suspended thread's */ +/* control block */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_timeout Thread timeout processing */ +/* _tx_thread_terminate Thread terminate processing */ +/* _tx_thread_wait_abort Thread wait abort processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence) +{ + +#ifndef TX_NOT_INTERRUPTABLE +TX_INTERRUPT_SAVE_AREA +#endif + +TX_SEMAPHORE *semaphore_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts to remove the suspended thread from the semaphore. */ + TX_DISABLE + + /* Determine if the cleanup is still required. */ + if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup)) + { + + /* Check for valid suspension sequence. */ + if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence) + { + + /* Setup pointer to semaphore control block. */ + semaphore_ptr = TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); + + /* Check for a NULL semaphore pointer. */ + if (semaphore_ptr != TX_NULL) + { + + /* Check for a valid semaphore ID. */ + if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID) + { + + /* Determine if there are any thread suspensions. */ + if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS) + { +#else + + /* Setup pointer to semaphore control block. */ + semaphore_ptr = TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block); +#endif + + /* Yes, we still have thread suspension! */ + + /* Clear the suspension cleanup flag. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Decrement the suspended count. */ + semaphore_ptr -> tx_semaphore_suspended_count--; + + /* Pickup the suspended count. */ + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same suspension list. */ + + /* Update the links of the adjacent threads. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Determine if we need to update the head pointer. */ + if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr) + { + + /* Update the list head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = next_thread; + } + } + + /* Now we need to determine if this cleanup is from a terminate, timeout, + or from a wait abort. */ + if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP) + { + + /* Timeout condition and the thread is still suspended on the semaphore. + Setup return error status and resume the thread. */ + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Increment the total timeouts counter. */ + _tx_semaphore_performance_timeout_count++; + + /* Increment the number of timeouts on this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_timeout_count++; +#endif + + /* Setup return status. */ + thread_ptr -> tx_thread_suspend_status = TX_NO_INSTANCE; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread! */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } +#ifndef TX_NOT_INTERRUPTABLE + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_create.c b/Middlewares/ST/threadx/common/src/tx_semaphore_create.c new file mode 100644 index 0000000..31527d3 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_create.c @@ -0,0 +1,144 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a counting semaphore with the initial count */ +/* specified in this call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* name_ptr Pointer to semaphore name */ +/* initial_count Initial semaphore count */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_SEMAPHORE *next_semaphore; +TX_SEMAPHORE *previous_semaphore; + + + /* Initialize semaphore control block to all zeros. */ + TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE))); + + /* Setup the basic semaphore fields. */ + semaphore_ptr -> tx_semaphore_name = name_ptr; + semaphore_ptr -> tx_semaphore_count = initial_count; + + /* Disable interrupts to place the semaphore on the created list. */ + TX_DISABLE + + /* Setup the semaphore ID to make it valid. */ + semaphore_ptr -> tx_semaphore_id = TX_SEMAPHORE_ID; + + /* Place the semaphore on the list of created semaphores. First, + check for an empty list. */ + if (_tx_semaphore_created_count == TX_EMPTY) + { + + /* The created semaphore list is empty. Add semaphore to empty list. */ + _tx_semaphore_created_ptr = semaphore_ptr; + semaphore_ptr -> tx_semaphore_created_next = semaphore_ptr; + semaphore_ptr -> tx_semaphore_created_previous = semaphore_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_semaphore = _tx_semaphore_created_ptr; + previous_semaphore = next_semaphore -> tx_semaphore_created_previous; + + /* Place the new semaphore in the list. */ + next_semaphore -> tx_semaphore_created_previous = semaphore_ptr; + previous_semaphore -> tx_semaphore_created_next = semaphore_ptr; + + /* Setup this semaphore's next and previous created links. */ + semaphore_ptr -> tx_semaphore_created_previous = previous_semaphore; + semaphore_ptr -> tx_semaphore_created_next = next_semaphore; + } + + /* Increment the created count. */ + _tx_semaphore_created_count++; + + /* Optional semaphore create extended processing. */ + TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_SEMAPHORE, semaphore_ptr, name_ptr, initial_count, 0) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_CREATE, semaphore_ptr, initial_count, TX_POINTER_TO_ULONG_CONVERT(&next_semaphore), 0, TX_TRACE_SEMAPHORE_EVENTS) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_CREATE_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_delete.c b/Middlewares/ST/threadx/common/src/tx_semaphore_delete.c new file mode 100644 index 0000000..0a73547 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_delete.c @@ -0,0 +1,209 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified semaphore. All threads */ +/* suspended on the semaphore are resumed with the TX_DELETED status */ +/* code. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +UINT suspended_count; +TX_SEMAPHORE *next_semaphore; +TX_SEMAPHORE *previous_semaphore; + + + /* Disable interrupts to remove the semaphore from the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_DELETE, semaphore_ptr, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), 0, 0, TX_TRACE_SEMAPHORE_EVENTS) + + /* Optional semaphore delete extended processing. */ + TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(semaphore_ptr) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_DELETE_INSERT + + /* Clear the semaphore ID to make it invalid. */ + semaphore_ptr -> tx_semaphore_id = TX_CLEAR_ID; + + /* Decrement the number of semaphores. */ + _tx_semaphore_created_count--; + + /* See if the semaphore is the only one on the list. */ + if (_tx_semaphore_created_count == TX_EMPTY) + { + + /* Only created semaphore, just set the created list to NULL. */ + _tx_semaphore_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_semaphore = semaphore_ptr -> tx_semaphore_created_next; + previous_semaphore = semaphore_ptr -> tx_semaphore_created_previous; + next_semaphore -> tx_semaphore_created_previous = previous_semaphore; + previous_semaphore -> tx_semaphore_created_next = next_semaphore; + + /* See if we have to update the created list head pointer. */ + if (_tx_semaphore_created_ptr == semaphore_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_semaphore_created_ptr = next_semaphore; + } + } + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Pickup the suspension information. */ + thread_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + semaphore_ptr -> tx_semaphore_suspension_list = TX_NULL; + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + semaphore_ptr -> tx_semaphore_suspended_count = TX_NO_SUSPENSIONS; + + /* Restore interrupts. */ + TX_RESTORE + + /* Walk through the semaphore list to resume any and all threads suspended + on this semaphore. */ + while (suspended_count != TX_NO_SUSPENSIONS) + { + + /* Decrement the suspension count. */ + suspended_count--; + + /* Lockout interrupts. */ + TX_DISABLE + + /* Clear the cleanup pointer, this prevents the timeout from doing + anything. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + + /* Set the return status in the thread to TX_DELETED. */ + thread_ptr -> tx_thread_suspend_status = TX_DELETED; + + /* Move the thread pointer ahead. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption again. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Move to next thread. */ + thread_ptr = next_thread; + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Release previous preempt disable. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_get.c b/Middlewares/ST/threadx/common/src/tx_semaphore_get.c new file mode 100644 index 0000000..7a0a6e1 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_get.c @@ -0,0 +1,234 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function gets an instance from the specified counting */ +/* semaphore. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Suspend thread service */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; + + + /* Default the status to TX_SUCCESS. */ + status = TX_SUCCESS; + + /* Disable interrupts to get an instance from the semaphore. */ + TX_DISABLE + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Increment the total semaphore get counter. */ + _tx_semaphore_performance_get_count++; + + /* Increment the number of attempts to get this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_get_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_GET, semaphore_ptr, wait_option, semaphore_ptr -> tx_semaphore_count, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_SEMAPHORE_EVENTS) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_GET_INSERT + + /* Determine if there is an instance of the semaphore. */ + if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0)) + { + + /* Decrement the semaphore count. */ + semaphore_ptr -> tx_semaphore_count--; + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if the request specifies suspension. */ + else if (wait_option != TX_NO_WAIT) + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_NO_INSTANCE; + } + else + { + + /* Prepare for suspension of this thread. */ + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Increment the total semaphore suspensions counter. */ + _tx_semaphore_performance_suspension_count++; + + /* Increment the number of suspensions on this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_suspension_count++; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Setup cleanup routine pointer. */ + thread_ptr -> tx_thread_suspend_cleanup = &(_tx_semaphore_cleanup); + + /* Setup cleanup information, i.e. this semaphore control + block. */ + thread_ptr -> tx_thread_suspend_control_block = (VOID *) semaphore_ptr; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the suspension sequence number, which is used to identify + this suspension event. */ + thread_ptr -> tx_thread_suspension_sequence++; +#endif + + /* Setup suspension list. */ + if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS) + { + + /* No other threads are suspended. Setup the head pointer and + just setup this threads pointers to itself. */ + semaphore_ptr -> tx_semaphore_suspension_list = thread_ptr; + thread_ptr -> tx_thread_suspended_next = thread_ptr; + thread_ptr -> tx_thread_suspended_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add current thread to the end. */ + next_thread = semaphore_ptr -> tx_semaphore_suspension_list; + thread_ptr -> tx_thread_suspended_next = next_thread; + previous_thread = next_thread -> tx_thread_suspended_previous; + thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = thread_ptr; + next_thread -> tx_thread_suspended_previous = thread_ptr; + } + + /* Increment the number of suspensions. */ + semaphore_ptr -> tx_semaphore_suspended_count++; + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_SEMAPHORE_SUSP; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + + /* Return the completion status. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Immediate return, return error completion. */ + status = TX_NO_INSTANCE; + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.c b/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.c new file mode 100644 index 0000000..e79ae66 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_info_get.c @@ -0,0 +1,141 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified semaphore. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* name Destination for the semaphore name*/ +/* current_value Destination for current value of */ +/* the semaphore */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on semaphore */ +/* suspended_count Destination for suspended count */ +/* next_semaphore Destination for pointer to next */ +/* semaphore on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_info_get(TX_SEMAPHORE *semaphore_ptr, CHAR **name, ULONG *current_value, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_SEMAPHORE **next_semaphore) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_INFO_GET, semaphore_ptr, 0, 0, 0, TX_TRACE_SEMAPHORE_EVENTS) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the semaphore. */ + if (name != TX_NULL) + { + + *name = semaphore_ptr -> tx_semaphore_name; + } + + /* Retrieve the current value of the semaphore. */ + if (current_value != TX_NULL) + { + + *current_value = semaphore_ptr -> tx_semaphore_count; + } + + /* Retrieve the first thread suspended on this semaphore. */ + if (first_suspended != TX_NULL) + { + + *first_suspended = semaphore_ptr -> tx_semaphore_suspension_list; + } + + /* Retrieve the number of threads suspended on this semaphore. */ + if (suspended_count != TX_NULL) + { + + *suspended_count = (ULONG) semaphore_ptr -> tx_semaphore_suspended_count; + } + + /* Retrieve the pointer to the next semaphore created. */ + if (next_semaphore != TX_NULL) + { + + *next_semaphore = semaphore_ptr -> tx_semaphore_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.c b/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.c new file mode 100644 index 0000000..a304e54 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_initialize.c @@ -0,0 +1,133 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_semaphore.h" + + +#ifndef TX_INLINE_INITIALIZATION + +/* Locate semaphore component data in this file. */ + +/* Define the head pointer of the created semaphore list. */ + +TX_SEMAPHORE * _tx_semaphore_created_ptr; + + +/* Define the variable that holds the number of created semaphores. */ + +ULONG _tx_semaphore_created_count; + + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + +/* Define the total number of semaphore puts. */ + +ULONG _tx_semaphore_performance_put_count; + + +/* Define the total number of semaphore gets. */ + +ULONG _tx_semaphore_performance_get_count; + + +/* Define the total number of semaphore suspensions. */ + +ULONG _tx_semaphore_performance_suspension_count; + + +/* Define the total number of semaphore timeouts. */ + +ULONG _tx_semaphore_performance_timeout_count; + +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the semaphore component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* opt out of function when */ +/* TX_INLINE_INITIALIZATION is */ +/* defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_semaphore_initialize(VOID) +{ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created semaphores list and the + number of semaphores created. */ + _tx_semaphore_created_ptr = TX_NULL; + _tx_semaphore_created_count = TX_EMPTY; + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Initialize semaphore performance counters. */ + _tx_semaphore_performance_put_count = ((ULONG) 0); + _tx_semaphore_performance_get_count = ((ULONG) 0); + _tx_semaphore_performance_suspension_count = ((ULONG) 0); + _tx_semaphore_performance_timeout_count = ((ULONG) 0); +#endif +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.c b/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.c new file mode 100644 index 0000000..a7f8e40 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_prioritize.c @@ -0,0 +1,253 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the highest priority suspended thread at the */ +/* front of the suspension list. All other threads remain in the same */ +/* FIFO suspension order. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_prioritize(TX_SEMAPHORE *semaphore_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_THREAD *priority_thread_ptr; +TX_THREAD *head_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT list_changed; + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_PRIORITIZE, semaphore_ptr, semaphore_ptr -> tx_semaphore_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&suspended_count), 0, TX_TRACE_SEMAPHORE_EVENTS) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_PRIORITIZE_INSERT + + /* Pickup the suspended count. */ + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + + /* Determine if there are fewer than 2 suspended threads. */ + if (suspended_count < ((UINT) 2)) + { + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Determine if there how many threads are suspended on this semaphore. */ + else if (suspended_count == ((UINT) 2)) + { + + /* Pickup the head pointer and the next pointer. */ + head_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + next_thread = head_ptr -> tx_thread_suspended_next; + + /* Determine if the next suspended thread has a higher priority. */ + if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority)) + { + + /* Yes, move the list head to the next thread. */ + semaphore_ptr -> tx_semaphore_suspension_list = next_thread; + } + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Remember the suspension count and head pointer. */ + head_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Set the list changed flag to false. */ + list_changed = TX_FALSE; + + /* Search through the list to find the highest priority thread. */ + do + { + + /* Is the current thread higher priority? */ + if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority) + { + + /* Yes, remember that this thread is the highest priority. */ + priority_thread_ptr = thread_ptr; + } + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Determine if any changes to the list have occurred while + interrupts were enabled. */ + + /* Is the list head the same? */ + if (head_ptr != semaphore_ptr -> tx_semaphore_suspension_list) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + else + { + + /* Is the suspended count the same? */ + if (suspended_count != semaphore_ptr -> tx_semaphore_suspended_count) + { + + /* The list head has changed, set the list changed flag. */ + list_changed = TX_TRUE; + } + } + + /* Determine if the list has changed. */ + if (list_changed == TX_FALSE) + { + + /* Yes, everything is the same... move the thread pointer to the next thread. */ + thread_ptr = thread_ptr -> tx_thread_suspended_next; + } + else + { + + /* No, the list is been modified so we need to start the search over. */ + + /* Save the suspension count and head pointer. */ + head_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + + /* Default the highest priority thread to the thread at the front of the list. */ + priority_thread_ptr = head_ptr; + + /* Setup search pointer. */ + thread_ptr = priority_thread_ptr -> tx_thread_suspended_next; + + /* Reset the list changed flag. */ + list_changed = TX_FALSE; + } + + } while (thread_ptr != head_ptr); + + /* Release preemption. */ + _tx_thread_preempt_disable--; + + /* Now determine if the highest priority thread is at the front + of the list. */ + if (priority_thread_ptr != head_ptr) + { + + /* No, we need to move the highest priority suspended thread to the + front of the list. */ + + /* First, remove the highest priority thread by updating the + adjacent suspended threads. */ + next_thread = priority_thread_ptr -> tx_thread_suspended_next; + previous_thread = priority_thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + + /* Now, link the highest priority thread at the front of the list. */ + previous_thread = head_ptr -> tx_thread_suspended_previous; + priority_thread_ptr -> tx_thread_suspended_next = head_ptr; + priority_thread_ptr -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = priority_thread_ptr; + head_ptr -> tx_thread_suspended_previous = priority_thread_ptr; + + /* Move the list head pointer to the highest priority suspended thread. */ + semaphore_ptr -> tx_semaphore_suspension_list = priority_thread_ptr; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_put.c b/Middlewares/ST/threadx/common/src/tx_semaphore_put.c new file mode 100644 index 0000000..53db1a8 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_put.c @@ -0,0 +1,224 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_put PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function puts an instance into the specified counting */ +/* semaphore. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Success completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread service */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*semaphore_put_notify)(struct TX_SEMAPHORE_STRUCT *notify_semaphore_ptr); +#endif + +TX_THREAD *thread_ptr; +UINT suspended_count; +TX_THREAD *next_thread; +TX_THREAD *previous_thread; + + + /* Disable interrupts to put an instance back to the semaphore. */ + TX_DISABLE + +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + + /* Increment the total semaphore put counter. */ + _tx_semaphore_performance_put_count++; + + /* Increment the number of puts on this semaphore. */ + semaphore_ptr -> tx_semaphore_performance_put_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_PUT, semaphore_ptr, semaphore_ptr -> tx_semaphore_count, semaphore_ptr -> tx_semaphore_suspended_count, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_SEMAPHORE_EVENTS) + + /* Log this kernel call. */ + TX_EL_SEMAPHORE_PUT_INSERT + + /* Pickup the number of suspended threads. */ + suspended_count = semaphore_ptr -> tx_semaphore_suspended_count; + + /* Determine if there are any threads suspended on the semaphore. */ + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Increment the semaphore count. */ + semaphore_ptr -> tx_semaphore_count++; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the application notify function. */ + semaphore_put_notify = semaphore_ptr -> tx_semaphore_put_notify; +#endif + + /* Restore interrupts. */ + TX_RESTORE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if notification is required. */ + if (semaphore_put_notify != TX_NULL) + { + + /* Yes, call the appropriate notify callback function. */ + (semaphore_put_notify)(semaphore_ptr); + } +#endif + } + else + { + + /* A thread is suspended on this semaphore. */ + + /* Pickup the pointer to the first suspended thread. */ + thread_ptr = semaphore_ptr -> tx_semaphore_suspension_list; + + /* Remove the suspended thread from the list. */ + + /* See if this is the only suspended thread on the list. */ + suspended_count--; + if (suspended_count == TX_NO_SUSPENSIONS) + { + + /* Yes, the only suspended thread. */ + + /* Update the head pointer. */ + semaphore_ptr -> tx_semaphore_suspension_list = TX_NULL; + } + else + { + + /* At least one more thread is on the same expiration list. */ + + /* Update the list head pointer. */ + next_thread = thread_ptr -> tx_thread_suspended_next; + semaphore_ptr -> tx_semaphore_suspension_list = next_thread; + + /* Update the links of the adjacent threads. */ + previous_thread = thread_ptr -> tx_thread_suspended_previous; + next_thread -> tx_thread_suspended_previous = previous_thread; + previous_thread -> tx_thread_suspended_next = next_thread; + } + + /* Decrement the suspension count. */ + semaphore_ptr -> tx_semaphore_suspended_count = suspended_count; + + /* Prepare for resumption of the first thread. */ + + /* Clear cleanup routine to avoid timeout. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the application notify function. */ + semaphore_put_notify = semaphore_ptr -> tx_semaphore_put_notify; +#endif + + /* Put return status into the thread control block. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Resume thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if notification is required. */ + if (semaphore_put_notify != TX_NULL) + { + + /* Yes, call the appropriate notify callback function. */ + (semaphore_put_notify)(semaphore_ptr); + } +#endif + } + + /* Return successful completion. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.c b/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.c new file mode 100644 index 0000000..5fb7c70 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_semaphore_put_notify.c @@ -0,0 +1,109 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_put_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function registers an application callback function that is */ +/* called whenever the this semaphore is put. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore */ +/* semaphore_put_notify Application callback function */ +/* (TX_NULL disables notify) */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_semaphore_put_notify(TX_SEMAPHORE *semaphore_ptr, VOID (*semaphore_put_notify)(TX_SEMAPHORE *notify_semaphore_ptr)) +{ + +#ifdef TX_DISABLE_NOTIFY_CALLBACKS + + TX_SEMAPHORE_NOT_USED(semaphore_ptr); + TX_SEMAPHORE_PUT_NOTIFY_NOT_USED(semaphore_put_notify); + + /* Feature is not enabled, return error. */ + return(TX_FEATURE_NOT_ENABLED); +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* Make entry in event log. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_SEMAPHORE_PUT_NOTIFY, semaphore_ptr, 0, 0, 0, TX_TRACE_SEMAPHORE_EVENTS) + + /* Make entry in event log. */ + TX_EL_SEMAPHORE_PUT_NOTIFY_INSERT + + /* Setup semaphore put notification callback function. */ + semaphore_ptr -> tx_semaphore_put_notify = semaphore_put_notify; + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success to caller. */ + return(TX_SUCCESS); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_create.c b/Middlewares/ST/threadx/common/src/tx_thread_create.c new file mode 100644 index 0000000..fc8873d --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_create.c @@ -0,0 +1,376 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_initialize.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_create PORTABLE C */ +/* 6.1.8 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates a thread and places it on the list of created */ +/* threads. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Thread control block pointer */ +/* name Pointer to thread name string */ +/* entry_function Entry function of the thread */ +/* entry_input 32-bit input value to thread */ +/* stack_start Pointer to start of stack */ +/* stack_size Stack size in bytes */ +/* priority Priority of thread */ +/* (default 0-31) */ +/* preempt_threshold Preemption threshold */ +/* time_slice Thread time-slice value */ +/* auto_start Automatic start selection */ +/* */ +/* OUTPUT */ +/* */ +/* return status Thread create return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_stack_build Build initial thread stack */ +/* _tx_thread_system_resume Resume automatic start thread */ +/* _tx_thread_system_ni_resume Noninterruptable resume thread*/ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* _tx_timer_initialize Create system timer thread */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 William E. Lamie Modified comment(s), and */ +/* changed stack calculations */ +/* to use ALIGN_TYPE integers, */ +/* resulting in version 6.1 */ +/* 06-02-2021 William E. Lamie Modified comment(s), and */ +/* supported TX_MISRA_ENABLE, */ +/* 08-02-2021 Scott Larson Removed unneeded cast, */ +/* resulting in version 6.1.8 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input, + VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +TX_THREAD *saved_thread_ptr; +UINT saved_threshold = ((UINT) 0); +UCHAR *temp_ptr; + +#ifdef TX_ENABLE_STACK_CHECKING +ALIGN_TYPE new_stack_start; +ALIGN_TYPE updated_stack_start; +#endif + +#ifndef TX_DISABLE_STACK_FILLING + + /* Set the thread stack to a pattern prior to creating the initial + stack frame. This pattern is used by the stack checking routines + to see how much has been used. */ + TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size); +#endif + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Ensure that there are two ULONG of 0xEF patterns at the top and + bottom of the thread's stack. This will be used to check for stack + overflow conditions during run-time. */ + stack_size = ((stack_size/(sizeof(ULONG))) * (sizeof(ULONG))) - (sizeof(ULONG)); + + /* Ensure the starting stack address is evenly aligned. */ +#ifdef TX_MISRA_ENABLE + new_stack_start = TX_POINTER_TO_ULONG_CONVERT(stack_start); +#else + new_stack_start = TX_POINTER_TO_ALIGN_TYPE_CONVERT(stack_start); +#endif /* TX_MISRA_ENABLE */ + updated_stack_start = (((new_stack_start) + ((sizeof(ULONG)) - ((ULONG) 1)) ) & (~((sizeof(ULONG)) - ((ULONG) 1)))); + + /* Determine if the starting stack address is different. */ + if (new_stack_start != updated_stack_start) + { + + /* Yes, subtract another ULONG from the size to avoid going past the stack area. */ + stack_size = stack_size - (sizeof(ULONG)); + } + + /* Update the starting stack pointer. */ +#ifdef TX_MISRA_ENABLE + stack_start = TX_ULONG_TO_POINTER_CONVERT(updated_stack_start); +#else + stack_start = TX_ALIGN_TYPE_TO_POINTER_CONVERT(updated_stack_start); +#endif /* TX_MISRA_ENABLE */ +#endif + + /* Prepare the thread control block prior to placing it on the created + list. */ + + /* Initialize thread control block to all zeros. */ + TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD))); + + /* Place the supplied parameters into the thread's control block. */ + thread_ptr -> tx_thread_name = name_ptr; + thread_ptr -> tx_thread_entry = entry_function; + thread_ptr -> tx_thread_entry_parameter = entry_input; + thread_ptr -> tx_thread_stack_start = stack_start; + thread_ptr -> tx_thread_stack_size = stack_size; + thread_ptr -> tx_thread_priority = priority; + thread_ptr -> tx_thread_user_priority = priority; + thread_ptr -> tx_thread_time_slice = time_slice; + thread_ptr -> tx_thread_new_time_slice = time_slice; + thread_ptr -> tx_thread_inherit_priority = ((UINT) TX_MAX_PRIORITIES); + + /* Calculate the end of the thread's stack area. */ + temp_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start); + temp_ptr = (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1)))); + thread_ptr -> tx_thread_stack_end = TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr); + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Preemption-threshold is enabled, setup accordingly. */ + thread_ptr -> tx_thread_preempt_threshold = preempt_threshold; + thread_ptr -> tx_thread_user_preempt_threshold = preempt_threshold; +#else + + /* Preemption-threshold is disabled, determine if preemption-threshold was required. */ + if (priority != preempt_threshold) + { + + /* Preemption-threshold specified. Since specific preemption-threshold is not supported, + disable all preemption. */ + thread_ptr -> tx_thread_preempt_threshold = ((UINT) 0); + thread_ptr -> tx_thread_user_preempt_threshold = ((UINT) 0); + } + else + { + + /* Preemption-threshold is not specified, just setup with the priority. */ + thread_ptr -> tx_thread_preempt_threshold = priority; + thread_ptr -> tx_thread_user_preempt_threshold = priority; + } +#endif + + /* Now fill in the values that are required for thread initialization. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + + /* Setup the necessary fields in the thread timer block. */ + TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr) + + /* Perform any additional thread setup activities for tool or user purpose. */ + TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr) + + /* Call the target specific stack frame building routine to build the + thread's initial stack and to setup the actual stack pointer in the + control block. */ + _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry); + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Setup the highest usage stack pointer. */ + thread_ptr -> tx_thread_stack_highest_ptr = thread_ptr -> tx_thread_stack_ptr; +#endif + + /* Prepare to make this thread a member of the created thread list. */ + TX_DISABLE + + /* Load the thread ID field in the thread control block. */ + thread_ptr -> tx_thread_id = TX_THREAD_ID; + + /* Place the thread on the list of created threads. First, + check for an empty list. */ + if (_tx_thread_created_count == TX_EMPTY) + { + + /* The created thread list is empty. Add thread to empty list. */ + _tx_thread_created_ptr = thread_ptr; + thread_ptr -> tx_thread_created_next = thread_ptr; + thread_ptr -> tx_thread_created_previous = thread_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_thread = _tx_thread_created_ptr; + previous_thread = next_thread -> tx_thread_created_previous; + + /* Place the new thread in the list. */ + next_thread -> tx_thread_created_previous = thread_ptr; + previous_thread -> tx_thread_created_next = thread_ptr; + + /* Setup this thread's created links. */ + thread_ptr -> tx_thread_created_previous = previous_thread; + thread_ptr -> tx_thread_created_next = next_thread; + } + + /* Increment the thread created count. */ + _tx_thread_created_count++; + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, name_ptr, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_CREATE, thread_ptr, priority, TX_POINTER_TO_ULONG_CONVERT(stack_start), stack_size, TX_TRACE_THREAD_EVENTS) + + /* Register thread in the thread array structure. */ + TX_EL_THREAD_REGISTER(thread_ptr) + + /* Log this kernel call. */ + TX_EL_THREAD_CREATE_INSERT + +#ifndef TX_NOT_INTERRUPTABLE + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; +#endif + + /* Determine if an automatic start was requested. If so, call the resume + thread function and then check for a preemption condition. */ + if (auto_start == TX_AUTO_START) + { + + /* Determine if the create call is being called from initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS) + { + + /* Yes, this create call was made from initialization. */ + + /* Pickup the current thread execute pointer, which corresponds to the + highest priority thread ready to execute. Interrupt lockout is + not required, since interrupts are assumed to be disabled during + initialization. */ + saved_thread_ptr = _tx_thread_execute_ptr; + + /* Determine if there is thread ready for execution. */ + if (saved_thread_ptr != TX_NULL) + { + + /* Yes, a thread is ready for execution when initialization completes. */ + + /* Save the current preemption-threshold. */ + saved_threshold = saved_thread_ptr -> tx_thread_preempt_threshold; + + /* For initialization, temporarily set the preemption-threshold to the + priority level to make sure the highest-priority thread runs once + initialization is complete. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_thread_ptr -> tx_thread_priority; + } + } + else + { + + /* Simply set the saved thread pointer to NULL. */ + saved_thread_ptr = TX_NULL; + } + +#ifdef TX_NOT_INTERRUPTABLE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_CREATE_EXTENSION(thread_ptr) + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore previous interrupt posture. */ + TX_RESTORE +#else + + /* Restore previous interrupt posture. */ + TX_RESTORE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_CREATE_EXTENSION(thread_ptr) + + /* Call the resume thread function to make this thread ready. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Determine if the thread's preemption-threshold needs to be restored. */ + if (saved_thread_ptr != TX_NULL) + { + + /* Yes, restore the previous highest-priority thread's preemption-threshold. This + can only happen if this routine is called from initialization. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_threshold; + } + } + else + { + +#ifdef TX_NOT_INTERRUPTABLE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_CREATE_EXTENSION(thread_ptr) + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Restore interrupts. */ + TX_RESTORE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_CREATE_EXTENSION(thread_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Re-enable preemption. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); +#endif + } + + /* Always return a success. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_delete.c b/Middlewares/ST/threadx/common/src/tx_thread_delete.c new file mode 100644 index 0000000..eaa3aa6 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_delete.c @@ -0,0 +1,168 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function handles application delete thread requests. The */ +/* thread to delete must be in a terminated or completed state, */ +/* otherwise this function just returns an error code. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* status Return completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_delete(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *next_thread; +TX_THREAD *previous_thread; +UINT status; + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Lockout interrupts while the thread is being deleted. */ + TX_DISABLE + + /* Check for proper status of this thread to delete. */ + if (thread_ptr -> tx_thread_state != TX_COMPLETED) + { + + /* Now check for terminated state. */ + if (thread_ptr -> tx_thread_state != TX_TERMINATED) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Thread not completed or terminated - return an error! */ + status = TX_DELETE_ERROR; + } + } + + /* Determine if the delete operation is okay. */ + if (status == TX_SUCCESS) + { + + /* Yes, continue with deleting the thread. */ + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_DELETE_EXTENSION(thread_ptr) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_DELETE, thread_ptr, TX_POINTER_TO_ULONG_CONVERT(&next_thread), 0, 0, TX_TRACE_THREAD_EVENTS) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(thread_ptr) + + /* Log this kernel call. */ + TX_EL_THREAD_DELETE_INSERT + + /* Unregister thread in the thread array structure. */ + TX_EL_THREAD_UNREGISTER(thread_ptr) + + /* Clear the thread ID to make it invalid. */ + thread_ptr -> tx_thread_id = TX_CLEAR_ID; + + /* Decrement the number of created threads. */ + _tx_thread_created_count--; + + /* See if the thread is the only one on the list. */ + if (_tx_thread_created_count == TX_EMPTY) + { + + /* Only created thread, just set the created list to NULL. */ + _tx_thread_created_ptr = TX_NULL; + } + else + { + + /* Otherwise, not the only created thread, link-up the neighbors. */ + next_thread = thread_ptr -> tx_thread_created_next; + previous_thread = thread_ptr -> tx_thread_created_previous; + next_thread -> tx_thread_created_previous = previous_thread; + previous_thread -> tx_thread_created_next = next_thread; + + /* See if we have to update the created list head pointer. */ + if (_tx_thread_created_ptr == thread_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_thread_created_ptr = next_thread; + } + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_THREAD_DELETE_PORT_COMPLETION(thread_ptr) + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.c b/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.c new file mode 100644 index 0000000..b8c69a6 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_entry_exit_notify.c @@ -0,0 +1,111 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_entry_exit_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function registers an application entry/exit notification */ +/* callback routine for the application. Once registered, the callback */ +/* routine is called when the thread is initially entered and called */ +/* again when the thread completes or is terminated. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread */ +/* thread_entry_exit_notify Pointer to notify callback */ +/* function, TX_NULL to disable*/ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_entry_exit_notify(TX_THREAD *thread_ptr, VOID (*thread_entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT id)) +{ + +#ifdef TX_DISABLE_NOTIFY_CALLBACKS + + TX_THREAD_NOT_USED(thread_ptr); + TX_THREAD_ENTRY_EXIT_NOTIFY_NOT_USED(thread_entry_exit_notify); + + /* Feature is not enabled, return error. */ + return(TX_FEATURE_NOT_ENABLED); +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* Make entry in event log. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_ENTRY_EXIT_NOTIFY, thread_ptr, thread_ptr -> tx_thread_state, 0, 0, TX_TRACE_THREAD_EVENTS) + + /* Make entry in event log. */ + TX_EL_THREAD_ENTRY_EXIT_NOTIFY_INSERT + + /* Setup thread entry/exit notification callback function. */ + thread_ptr -> tx_thread_entry_exit_notify = thread_entry_exit_notify; + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success to caller. */ + return(TX_SUCCESS); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_identify.c b/Middlewares/ST/threadx/common/src/tx_thread_identify.c new file mode 100644 index 0000000..2b833b9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_identify.c @@ -0,0 +1,105 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_trace.h" +#endif + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_identify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function returns the control block pointer of the currently */ +/* executing thread. If the return value is NULL, no thread is */ +/* executing. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD * Pointer to control block of */ +/* currently executing thread */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +TX_THREAD *_tx_thread_identify(VOID) +{ + +TX_THREAD *thread_ptr; + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts to put the timer on the created list. */ + TX_DISABLE + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_IDENTIFY, 0, 0, 0, 0, TX_TRACE_THREAD_EVENTS) +#endif + + /* Log this kernel call. */ + TX_EL_THREAD_IDENTIFY_INSERT + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Restore interrupts. */ + TX_RESTORE + + /* Return the current thread pointer. */ + return(thread_ptr); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_info_get.c b/Middlewares/ST/threadx/common/src/tx_thread_info_get.c new file mode 100644 index 0000000..d12c0dc --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_info_get.c @@ -0,0 +1,165 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified thread. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread control block */ +/* name Destination for the thread name */ +/* state Destination for thread state */ +/* run_count Destination for thread run count */ +/* priority Destination for thread priority */ +/* preemption_threshold Destination for thread preemption-*/ +/* threshold */ +/* time_slice Destination for thread time-slice */ +/* next_thread Destination for next created */ +/* thread */ +/* next_suspended_thread Destination for next suspended */ +/* thread */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count, + UINT *priority, UINT *preemption_threshold, ULONG *time_slice, + TX_THREAD **next_thread, TX_THREAD **next_suspended_thread) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_INFO_GET, thread_ptr, thread_ptr -> tx_thread_state, 0, 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_INFO_GET_INSERT + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Retrieve the name of the thread. */ + if (name != TX_NULL) + { + + *name = thread_ptr -> tx_thread_name; + } + + /* Pickup the thread's current state. */ + if (state != TX_NULL) + { + + *state = thread_ptr -> tx_thread_state; + } + + /* Pickup the number of times the thread has been scheduled. */ + if (run_count != TX_NULL) + { + + *run_count = thread_ptr -> tx_thread_run_count; + } + + /* Pickup the thread's priority. */ + if (priority != TX_NULL) + { + + *priority = thread_ptr -> tx_thread_user_priority; + } + + /* Pickup the thread's preemption-threshold. */ + if (preemption_threshold != TX_NULL) + { + + *preemption_threshold = thread_ptr -> tx_thread_user_preempt_threshold; + } + + /* Pickup the thread's current time-slice. */ + if (time_slice != TX_NULL) + { + + *time_slice = thread_ptr -> tx_thread_time_slice; + } + + /* Pickup the next created thread. */ + if (next_thread != TX_NULL) + { + + *next_thread = thread_ptr -> tx_thread_created_next; + } + + /* Pickup the next thread suspended. */ + if (next_suspended_thread != TX_NULL) + { + + *next_suspended_thread = thread_ptr -> tx_thread_suspended_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_initialize.c b/Middlewares/ST/threadx/common/src/tx_thread_initialize.c new file mode 100644 index 0000000..578e497 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_initialize.c @@ -0,0 +1,456 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +#ifndef TX_MISRA_ENABLE +#define TX_THREAD_INIT +#endif + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" + + +/* Define the pointer that contains the system stack pointer. This is + utilized when control returns from a thread to the system to reset the + current stack. This is setup in the low-level initialization function. */ + +VOID * _tx_thread_system_stack_ptr; + + +/* Define the current thread pointer. This variable points to the currently + executing thread. If this variable is NULL, no thread is executing. */ + +TX_THREAD * _tx_thread_current_ptr; + + +/* Define the variable that holds the next thread to execute. It is important + to remember that this is not necessarily equal to the current thread + pointer. */ + +TX_THREAD * _tx_thread_execute_ptr; + + +/* Define the head pointer of the created thread list. */ + +TX_THREAD * _tx_thread_created_ptr; + + +/* Define the variable that holds the number of created threads. */ + +ULONG _tx_thread_created_count; + + +/* Define the current state variable. When this value is 0, a thread + is executing or the system is idle. Other values indicate that + interrupt or initialization processing is active. This variable is + initialized to TX_INITIALIZE_IN_PROGRESS to indicate initialization is + active. */ + +volatile ULONG _tx_thread_system_state = TX_INITIALIZE_IN_PROGRESS; + + +/* Define the 32-bit priority bit-maps. There is one priority bit map for each + 32 priority levels supported. If only 32 priorities are supported there is + only one bit map. Each bit within a priority bit map represents that one + or more threads at the associated thread priority are ready. */ + +ULONG _tx_thread_priority_maps[TX_MAX_PRIORITIES/32]; + + +/* Define the priority map active bit map that specifies which of the previously + defined priority maps have something set. This is only necessary if more than + 32 priorities are supported. */ + +#if TX_MAX_PRIORITIES > 32 +ULONG _tx_thread_priority_map_active; +#endif + + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + +/* Define the 32-bit preempt priority bit maps. There is one preempt bit map + for each 32 priority levels supported. If only 32 priorities are supported + there is only one bit map. Each set set bit corresponds to a preempted priority + level that had preemption-threshold active to protect against preemption of a + range of relatively higher priority threads. */ + +ULONG _tx_thread_preempted_maps[TX_MAX_PRIORITIES/32]; + + +/* Define the preempt map active bit map that specifies which of the previously + defined preempt maps have something set. This is only necessary if more than + 32 priorities are supported. */ + +#if TX_MAX_PRIORITIES > 32 +ULONG _tx_thread_preempted_map_active; +#endif +#endif + +/* Define the variable that holds the highest priority group ready for + execution. It is important to note that this is not necessarily the same + as the priority of the thread pointed to by _tx_execute_thread. */ + +UINT _tx_thread_highest_priority; + + +/* Define the array of thread pointers. Each entry represents the threads that + are ready at that priority group. For example, index 10 in this array + represents the first thread ready at priority 10. If this entry is NULL, + no threads are ready at that priority. */ + +TX_THREAD * _tx_thread_priority_list[TX_MAX_PRIORITIES]; + + +/* Define the global preempt disable variable. If this is non-zero, preemption is + disabled. It is used internally by ThreadX to prevent preemption of a thread in + the middle of a service that is resuming or suspending another thread. */ + +volatile UINT _tx_thread_preempt_disable; + + +/* Define the global function pointer for mutex cleanup on thread completion or + termination. This pointer is setup during mutex initialization. */ + +VOID (*_tx_thread_mutex_release)(TX_THREAD *thread_ptr); + + +/* Define the global build options variable. This contains a bit map representing + how the ThreadX library was built. The following are the bit field definitions: + + Bit(s) Meaning + + 31 TX_NOT_INTERRUPTABLE defined + 30 TX_INLINE_THREAD_RESUME_SUSPEND define + 29-24 Priority groups 1 -> 32 priorities + 2 -> 64 priorities + 3 -> 96 priorities + + ... + + 32 -> 1024 priorities + 23 TX_TIMER_PROCESS_IN_ISR defined + 22 TX_REACTIVATE_INLINE defined + 21 TX_DISABLE_STACK_FILLING defined + 20 TX_ENABLE_STACK_CHECKING defined + 19 TX_DISABLE_PREEMPTION_THRESHOLD defined + 18 TX_DISABLE_REDUNDANT_CLEARING defined + 17 TX_DISABLE_NOTIFY_CALLBACKS defined + 16 TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO defined + 15 TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO defined + 14 TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO defined + 13 TX_MUTEX_ENABLE_PERFORMANCE_INFO defined + 12 TX_QUEUE_ENABLE_PERFORMANCE_INFO defined + 11 TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO defined + 10 TX_THREAD_ENABLE_PERFORMANCE_INFO defined + 9 TX_TIMER_ENABLE_PERFORMANCE_INFO defined + 8 TX_ENABLE_EVENT_TRACE defined + 7 TX_ENABLE_EXECUTION_CHANGE_NOTIFY defined + 6-0 Port Specific */ + +ULONG _tx_build_options; + + +#if defined(TX_ENABLE_STACK_CHECKING) || defined(TX_PORT_THREAD_STACK_ERROR_HANDLING) + +/* Define the global function pointer for stack error handling. If a stack error is + detected and the application has registered a stack error handler, it will be + called via this function pointer. */ + +VOID (*_tx_thread_application_stack_error_handler)(TX_THREAD *thread_ptr); + +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + +/* Define the total number of thread resumptions. Each time a thread enters the + ready state this variable is incremented. */ + +ULONG _tx_thread_performance_resume_count; + + +/* Define the total number of thread suspensions. Each time a thread enters a + suspended state this variable is incremented. */ + +ULONG _tx_thread_performance_suspend_count; + + +/* Define the total number of solicited thread preemptions. Each time a thread is + preempted by directly calling a ThreadX service, this variable is incremented. */ + +ULONG _tx_thread_performance_solicited_preemption_count; + + +/* Define the total number of interrupt thread preemptions. Each time a thread is + preempted as a result of an ISR calling a ThreadX service, this variable is + incremented. */ + +ULONG _tx_thread_performance_interrupt_preemption_count; + + +/* Define the total number of priority inversions. Each time a thread is blocked by + a mutex owned by a lower-priority thread, this variable is incremented. */ + +ULONG _tx_thread_performance_priority_inversion_count; + + +/* Define the total number of time-slices. Each time a time-slice operation is + actually performed (another thread is setup for running) this variable is + incremented. */ + +ULONG _tx_thread_performance_time_slice_count; + + +/* Define the total number of thread relinquish operations. Each time a thread + relinquish operation is actually performed (another thread is setup for running) + this variable is incremented. */ + +ULONG _tx_thread_performance_relinquish_count; + + +/* Define the total number of thread timeouts. Each time a thread has a + timeout this variable is incremented. */ + +ULONG _tx_thread_performance_timeout_count; + + +/* Define the total number of thread wait aborts. Each time a thread's suspension + is lifted by the tx_thread_wait_abort call this variable is incremented. */ + +ULONG _tx_thread_performance_wait_abort_count; + + +/* Define the total number of idle system thread returns. Each time a thread returns to + an idle system (no other thread is ready to run) this variable is incremented. */ + +ULONG _tx_thread_performance_idle_return_count; + + +/* Define the total number of non-idle system thread returns. Each time a thread returns to + a non-idle system (another thread is ready to run) this variable is incremented. */ + +ULONG _tx_thread_performance_non_idle_return_count; + + +/* Define the last TX_THREAD_EXECUTE_LOG_SIZE threads scheduled in ThreadX. This + is a circular list, where the index points to the oldest entry. */ + +ULONG _tx_thread_performance__execute_log_index; +TX_THREAD * _tx_thread_performance_execute_log[TX_THREAD_EXECUTE_LOG_SIZE]; +#endif + + +/* Define special string. */ + +#ifndef TX_MISRA_ENABLE +const CHAR _tx_thread_special_string[] = + "G-ML-EL-ML-BL-DL-BL-GB-GL-M-D-DL-GZ-KH-EL-CM-NH-HA-GF-DD-JC-YZ-CT-AT-DW-USA-CA-SD-SDSU"; +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_initialize PORTABLE C */ +/* 6.1.9 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the thread control component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 06-02-2021 Yuxin Zhou Modified comment(s), added */ +/* Execution Profile support, */ +/* resulting in version 6.1.7 */ +/* 10-15-2021 Yuxin Zhou Modified comment(s), improved */ +/* stack check error handling, */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_initialize(VOID) +{ + + /* Note: the system stack pointer and the system state variables are + initialized by the low and high-level initialization functions, + respectively. */ + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Set current thread pointer to NULL. */ + TX_THREAD_SET_CURRENT(TX_NULL) + + /* Initialize the execute thread pointer to NULL. */ + _tx_thread_execute_ptr = TX_NULL; + + /* Initialize the priority information. */ + TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps))); + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + TX_MEMSET(&_tx_thread_preempted_maps[0], 0, (sizeof(_tx_thread_preempted_maps))); +#endif +#endif + + /* Setup the highest priority variable to the max, indicating no thread is currently + ready. */ + _tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES); + + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the array of priority head pointers. */ + TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list))); + + /* Initialize the head pointer of the created threads list and the + number of threads created. */ + _tx_thread_created_ptr = TX_NULL; + _tx_thread_created_count = TX_EMPTY; + + /* Clear the global preempt disable variable. */ + _tx_thread_preempt_disable = ((UINT) 0); + + /* Initialize the thread mutex release function pointer. */ + _tx_thread_mutex_release = TX_NULL; + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Clear application registered stack error handler. */ + _tx_thread_application_stack_error_handler = TX_NULL; +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Clear performance counters. */ + _tx_thread_performance_resume_count = ((ULONG) 0); + _tx_thread_performance_suspend_count = ((ULONG) 0); + _tx_thread_performance_solicited_preemption_count = ((ULONG) 0); + _tx_thread_performance_interrupt_preemption_count = ((ULONG) 0); + _tx_thread_performance_priority_inversion_count = ((ULONG) 0); + _tx_thread_performance_time_slice_count = ((ULONG) 0); + _tx_thread_performance_relinquish_count = ((ULONG) 0); + _tx_thread_performance_timeout_count = ((ULONG) 0); + _tx_thread_performance_wait_abort_count = ((ULONG) 0); + _tx_thread_performance_idle_return_count = ((ULONG) 0); + _tx_thread_performance_non_idle_return_count = ((ULONG) 0); + + /* Initialize the execute thread log. */ + TX_MEMSET(&_tx_thread_performance_execute_log[0], 0, (sizeof(_tx_thread_performance_execute_log))); +#endif +#endif + + /* Setup the build options flag. This is used to identify how the ThreadX library was constructed. */ + _tx_build_options = _tx_build_options + | (((ULONG) (TX_MAX_PRIORITIES/32)) << 24) +#ifdef TX_NOT_INTERRUPTABLE + | (((ULONG) 1) << 31) +#endif +#ifdef TX_INLINE_THREAD_RESUME_SUSPEND + | (((ULONG) 1) << 30) +#endif +#ifdef TX_TIMER_PROCESS_IN_ISR + | (((ULONG) 1) << 23) +#endif +#ifdef TX_REACTIVATE_INLINE + | (((ULONG) 1) << 22) +#endif +#ifdef TX_DISABLE_STACK_FILLING + | (((ULONG) 1) << 21) +#endif +#ifdef TX_ENABLE_STACK_CHECKING + | (((ULONG) 1) << 20) +#endif +#ifdef TX_DISABLE_PREEMPTION_THRESHOLD + | (((ULONG) 1) << 19) +#endif +#ifdef TX_DISABLE_REDUNDANT_CLEARING + | (((ULONG) 1) << 18) +#endif +#ifdef TX_DISABLE_NOTIFY_CALLBACKS + | (((ULONG) 1) << 17) +#endif +#ifdef TX_BLOCK_POOL_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 16) +#endif +#ifdef TX_BYTE_POOL_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 15) +#endif +#ifdef TX_EVENT_FLAGS_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 14) +#endif +#ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 13) +#endif +#ifdef TX_QUEUE_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 12) +#endif +#ifdef TX_SEMAPHORE_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 11) +#endif +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 10) +#endif +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + | (((ULONG) 1) << 9) +#endif +#ifdef TX_ENABLE_EVENT_TRACE + | (((ULONG) 1) << 8) +#endif +#if defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE) + | (((ULONG) 1) << 7) +#endif +#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0 + | TX_PORT_SPECIFIC_BUILD_OPTIONS +#endif + ; +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c b/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c new file mode 100644 index 0000000..3d00793 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_preemption_change.c @@ -0,0 +1,282 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_preemption_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes preemption-threshold change requests. The */ +/* previous preemption is returned to the caller. If the new request */ +/* allows a higher priority thread to execute, preemption takes place */ +/* inside of this function. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread */ +/* new_threshold New preemption threshold */ +/* old_threshold Old preemption threshold */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, UINT *old_threshold) +{ + +TX_INTERRUPT_SAVE_AREA + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD +ULONG priority_bit; +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif +#endif +UINT status; + + + /* Default status to success. */ + status = TX_SUCCESS; + +#ifdef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Only allow 0 (disable all preemption) and returning preemption-threshold to the + current thread priority if preemption-threshold is disabled. All other threshold + values are converted to 0. */ + if (thread_ptr -> tx_thread_user_priority != new_threshold) + { + + /* Is the new threshold zero? */ + if (new_threshold != ((UINT) 0)) + { + + /* Convert the new threshold to disable all preemption, since preemption-threshold is + not supported. */ + new_threshold = ((UINT) 0); + } + } +#endif + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_PREEMPTION_CHANGE, thread_ptr, new_threshold, thread_ptr -> tx_thread_preempt_threshold, thread_ptr -> tx_thread_state, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_PREEMPTION_CHANGE_INSERT + + /* Determine if the new threshold is greater than the current user priority. */ + if (new_threshold > thread_ptr -> tx_thread_user_priority) + { + + /* Return error. */ + status = TX_THRESH_ERROR; + } + else + { + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if the new threshold is the same as the priority. */ + if (thread_ptr -> tx_thread_user_priority == new_threshold) + { + + /* Determine if this thread is at the head of the list. */ + if (_tx_thread_priority_list[thread_ptr -> tx_thread_priority] == thread_ptr) + { + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = (thread_ptr -> tx_thread_priority)/((UINT) 32); +#endif + + /* Yes, this thread is at the front of the list. Make sure + the preempted bit is cleared for this thread. */ + TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } + } +#endif + + /* Return the user's preemption-threshold. */ + *old_threshold = thread_ptr -> tx_thread_user_preempt_threshold; + + /* Setup the new threshold. */ + thread_ptr -> tx_thread_user_preempt_threshold = new_threshold; + + /* Determine if the new threshold represents a higher priority than the priority inheritance threshold. */ + if (new_threshold < thread_ptr -> tx_thread_inherit_priority) + { + + /* Update the actual preemption-threshold with the new threshold. */ + thread_ptr -> tx_thread_preempt_threshold = new_threshold; + } + else + { + + /* Update the actual preemption-threshold with the priority inheritance. */ + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_inherit_priority; + } + + /* Is the thread priority less than the current highest priority? If not, no preemption is required. */ + if (_tx_thread_highest_priority < thread_ptr -> tx_thread_priority) + { + + /* Is the new thread preemption-threshold less than the current highest priority? If not, no preemption is required. */ + if (_tx_thread_highest_priority < new_threshold) + { + + /* If the current execute pointer is the same at this thread, preemption needs to take place. */ + if (_tx_thread_execute_ptr == thread_ptr) + { + + /* Preemption needs to take place. */ + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if this thread has preemption threshold set. */ + if (thread_ptr -> tx_thread_preempt_threshold != thread_ptr -> tx_thread_priority) + { + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = (thread_ptr -> tx_thread_priority)/((UINT) 32); + + /* Set the active bit to remember that the preempt map has something set. */ + TX_DIV32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active | priority_bit; +#endif + + /* Remember that this thread was preempted by a thread above the thread's threshold. */ + TX_MOD32_BIT_SET(thread_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] | priority_bit; + } +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if the caller is an interrupt or from a thread. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Caller is a thread, so this is a solicited preemption. */ + _tx_thread_performance_solicited_preemption_count++; + + /* Increment the thread's solicited preemption counter. */ + thread_ptr -> tx_thread_performance_solicited_preemption_count++; + } + + /* Remember the thread that preempted this thread. */ + thread_ptr -> tx_thread_performance_last_preempting_thread = _tx_thread_priority_list[_tx_thread_highest_priority]; + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + + /* Setup the highest priority thread to execute. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Disable interrupts. */ + TX_DISABLE + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_priority_change.c b/Middlewares/ST/threadx/common/src/tx_thread_priority_change.c new file mode 100644 index 0000000..06b9391 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_priority_change.c @@ -0,0 +1,287 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_priority_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function changes the priority of the specified thread. It */ +/* also returns the old priority and handles preemption if the calling */ +/* thread is currently executing and the priority change results in a */ +/* higher priority thread ready for execution. */ +/* */ +/* Note: the preemption threshold is automatically changed to the new */ +/* priority. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* new_priority New thread priority */ +/* old_priority Old thread priority */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_thread_system_suspend Suspend thread */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 William E. Lamie Modified comment(s), and */ +/* change thread state from */ +/* TX_SUSPENDED to */ +/* TX_PRIORITY_CHANGE before */ +/* calling */ +/* _tx_thread_system_suspend, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *execute_ptr; +TX_THREAD *next_execute_ptr; +UINT original_priority; + + + /* Lockout interrupts while the thread is being suspended. */ + TX_DISABLE + + /* Save the previous priority. */ + *old_priority = thread_ptr -> tx_thread_user_priority; + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_PRIORITY_CHANGE, thread_ptr, new_priority, thread_ptr -> tx_thread_priority, thread_ptr -> tx_thread_state, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_PRIORITY_CHANGE_INSERT + + /* Determine if this thread is currently ready. */ + if (thread_ptr -> tx_thread_state != TX_READY) + { + + /* Setup the user priority and threshold in the thread's control + block. */ + thread_ptr -> tx_thread_user_priority = new_priority; + thread_ptr -> tx_thread_user_preempt_threshold = new_priority; + + /* Determine if the actual thread priority should be setup, which is the + case if the new priority is higher than the priority inheritance. */ + if (new_priority < thread_ptr -> tx_thread_inherit_priority) + { + + /* Change thread priority to the new user's priority. */ + thread_ptr -> tx_thread_priority = new_priority; + thread_ptr -> tx_thread_preempt_threshold = new_priority; + } + else + { + + /* Change thread priority to the priority inheritance. */ + thread_ptr -> tx_thread_priority = thread_ptr -> tx_thread_inherit_priority; + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_inherit_priority; + } + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Set the state to priority change. */ + thread_ptr -> tx_thread_state = TX_PRIORITY_CHANGE; + + /* Pickup the next thread to execute. */ + execute_ptr = _tx_thread_execute_ptr; + + /* Save the original priority. */ + original_priority = thread_ptr -> tx_thread_priority; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0)); + + /* At this point, the preempt disable flag is still set, so we still have + protection against all preemption. */ + + /* Setup the new priority for this thread. */ + thread_ptr -> tx_thread_user_priority = new_priority; + thread_ptr -> tx_thread_user_preempt_threshold = new_priority; + + /* Determine if the actual thread priority should be setup, which is the + case if the new priority is higher than the priority inheritance. */ + if (new_priority < thread_ptr -> tx_thread_inherit_priority) + { + + /* Change thread priority to the new user's priority. */ + thread_ptr -> tx_thread_priority = new_priority; + thread_ptr -> tx_thread_preempt_threshold = new_priority; + } + else + { + + /* Change thread priority to the priority inheritance. */ + thread_ptr -> tx_thread_priority = thread_ptr -> tx_thread_inherit_priority; + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_inherit_priority; + } + + /* Resume the thread with the new priority. */ + _tx_thread_system_ni_resume(thread_ptr); + +#else + + /* Increment the preempt disable flag by 2 to prevent system suspend from + returning to the system. */ + _tx_thread_preempt_disable = _tx_thread_preempt_disable + ((UINT) 3); + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + + /* Restore interrupts. */ + TX_RESTORE + + /* The thread is ready and must first be removed from the list. Call the + system suspend function to accomplish this. */ + _tx_thread_system_suspend(thread_ptr); + + /* At this point, the preempt disable flag is still set, so we still have + protection against all preemption. */ + + /* Setup the new priority for this thread. */ + thread_ptr -> tx_thread_user_priority = new_priority; + thread_ptr -> tx_thread_user_preempt_threshold = new_priority; + + /* Determine if the actual thread priority should be setup, which is the + case if the new priority is higher than the priority inheritance. */ + if (new_priority < thread_ptr -> tx_thread_inherit_priority) + { + + /* Change thread priority to the new user's priority. */ + thread_ptr -> tx_thread_priority = new_priority; + thread_ptr -> tx_thread_preempt_threshold = new_priority; + } + else + { + + /* Change thread priority to the priority inheritance. */ + thread_ptr -> tx_thread_priority = thread_ptr -> tx_thread_inherit_priority; + thread_ptr -> tx_thread_preempt_threshold = thread_ptr -> tx_thread_inherit_priority; + } + + /* Resume the thread with the new priority. */ + _tx_thread_system_resume(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Pickup the next thread to execute. */ + next_execute_ptr = _tx_thread_execute_ptr; + + /* Determine if this thread is not the next thread to execute. */ + if (thread_ptr != next_execute_ptr) + { + + /* Make sure the thread is still ready. */ + if (thread_ptr -> tx_thread_state == TX_READY) + { + + /* Now check and see if this thread has an equal or higher priority. */ + if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority) + { + + /* Now determine if this thread was the previously executing thread. */ + if (thread_ptr == execute_ptr) + { + + /* Yes, this thread was previously executing before we temporarily suspended and resumed + it in order to change the priority. A lower or same priority thread cannot be the next thread + to execute in this case since this thread really didn't suspend. Simply reset the execute + pointer to this thread. */ + _tx_thread_execute_ptr = thread_ptr; + + /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list. */ + if (original_priority < new_priority) + { + + /* Ensure that this thread is placed at the front of the priority list. */ + _tx_thread_priority_list[thread_ptr -> tx_thread_priority] = thread_ptr; + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + } + + /* Return success if we get here! */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_relinquish.c b/Middlewares/ST/threadx/common/src/tx_thread_relinquish.c new file mode 100644 index 0000000..f6f6e4b --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_relinquish.c @@ -0,0 +1,171 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#ifndef TX_NO_TIMER +#include "tx_timer.h" +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_relinquish PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function moves the currently executing thread to the end of */ +/* the list of threads ready at the same priority. If no other threads */ +/* of the same or higher priority are ready, this function simply */ +/* returns. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_return Return to the system */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_relinquish(VOID) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT priority; +TX_THREAD *thread_ptr; + + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Disable interrupts. */ + TX_DISABLE + +#ifndef TX_NO_TIMER + + /* Reset time slice for current thread. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_new_time_slice; +#endif + + /* Pickup the thread's priority. */ + priority = thread_ptr -> tx_thread_priority; + + /* Determine if there is another thread at the same priority. */ + if (thread_ptr -> tx_thread_ready_next != thread_ptr) + { + + /* Yes, there is another thread at this priority, make it the highest at + this priority level. */ + _tx_thread_priority_list[priority] = thread_ptr -> tx_thread_ready_next; + + /* Mark the new thread as the one to execute. */ + _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next; + } + + /* Determine if there is a higher-priority thread ready. */ + if (_tx_thread_highest_priority < priority) + { + + /* Yes, there is a higher priority thread ready to execute. Make + it visible to the thread scheduler. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + + /* No need to clear the preempted bit in this case, since the currently running + thread must already have its preempted bit clear. */ + } + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RELINQUISH, &thread_ptr, TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), 0, 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_RELINQUISH_INSERT + + /* Restore previous interrupt posture. */ + TX_RESTORE + + /* Determine if this thread needs to return to the system. */ + if (_tx_thread_execute_ptr != thread_ptr) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the number of thread relinquishes. */ + thread_ptr -> tx_thread_performance_relinquish_count++; + + /* Increment the total number of thread relinquish operations. */ + _tx_thread_performance_relinquish_count++; + + /* Increment the non-idle return count. */ + _tx_thread_performance_non_idle_return_count++; +#endif + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Transfer control to the system so the scheduler can execute + the next thread. */ + _tx_thread_system_return(); + } +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_reset.c b/Middlewares/ST/threadx/common/src/tx_thread_reset.c new file mode 100644 index 0000000..5fc97e5 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_reset.c @@ -0,0 +1,165 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_reset PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function prepares the thread to run again from the entry */ +/* point specified during thread creation. The application must */ +/* call tx_thread_resume after this call completes for the thread */ +/* to actually run. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to reset */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_stack_build Build initial thread stack */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_reset(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *current_thread; +UINT status; + + + /* Default a successful completion status. */ + status = TX_SUCCESS; + + /* Disable interrupts. */ + TX_DISABLE + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Check for a call from the current thread, which is not allowed! */ + if (current_thread == thread_ptr) + { + + /* Thread not completed or terminated - return an error! */ + status = TX_NOT_DONE; + } + else + { + + /* Check for proper status of this thread to reset. */ + if (thread_ptr -> tx_thread_state != TX_COMPLETED) + { + + /* Now check for terminated state. */ + if (thread_ptr -> tx_thread_state != TX_TERMINATED) + { + + /* Thread not completed or terminated - return an error! */ + status = TX_NOT_DONE; + } + } + } + + /* Is the request valid? */ + if (status == TX_SUCCESS) + { + + /* Modify the thread status to prevent additional reset calls. */ + thread_ptr -> tx_thread_state = TX_NOT_DONE; + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_THREAD_RESET_PORT_COMPLETION(thread_ptr) + + /* Restore interrupts. */ + TX_RESTORE + +#ifndef TX_DISABLE_STACK_FILLING + + /* Set the thread stack to a pattern prior to creating the initial + stack frame. This pattern is used by the stack checking routines + to see how much has been used. */ + TX_MEMSET(thread_ptr -> tx_thread_stack_start, ((UCHAR) TX_STACK_FILL), thread_ptr -> tx_thread_stack_size); +#endif + + /* Call the target specific stack frame building routine to build the + thread's initial stack and to setup the actual stack pointer in the + control block. */ + _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry); + + /* Disable interrupts. */ + TX_DISABLE + + /* Finally, move into a suspended state to allow for the thread to be resumed. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESET, thread_ptr, thread_ptr -> tx_thread_state, 0, 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_RESET_INSERT + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, TX_SUSPENDED) + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status to caller. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_resume.c b/Middlewares/ST/threadx/common/src/tx_thread_resume.c new file mode 100644 index 0000000..57174de --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_resume.c @@ -0,0 +1,583 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_initialize.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_resume PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes application resume thread services. Actual */ +/* thread resumption is performed in the core service. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to resume */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Resume thread */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_resume(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +TX_THREAD *saved_thread_ptr; +UINT saved_threshold = ((UINT) 0); + +#ifdef TX_INLINE_THREAD_RESUME_SUSPEND +UINT priority; +ULONG priority_bit; +TX_THREAD *head_ptr; +TX_THREAD *tail_ptr; +TX_THREAD *execute_ptr; +TX_THREAD *current_thread; +ULONG combined_flags; + +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif + + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif +#endif + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_RESUME_INSERT + + /* Determine if the thread is suspended or in the process of suspending. + If so, call the thread resume processing. */ + if (thread_ptr -> tx_thread_state == TX_SUSPENDED) + { + + /* Determine if the create call is being called from initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS) + { + + /* Yes, this resume call was made from initialization. */ + + /* Pickup the current thread execute pointer, which corresponds to the + highest priority thread ready to execute. Interrupt lockout is + not required, since interrupts are assumed to be disabled during + initialization. */ + saved_thread_ptr = _tx_thread_execute_ptr; + + /* Determine if there is thread ready for execution. */ + if (saved_thread_ptr != TX_NULL) + { + + /* Yes, a thread is ready for execution when initialization completes. */ + + /* Save the current preemption-threshold. */ + saved_threshold = saved_thread_ptr -> tx_thread_preempt_threshold; + + /* For initialization, temporarily set the preemption-threshold to the + priority level to make sure the highest-priority thread runs once + initialization is complete. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_thread_ptr -> tx_thread_priority; + } + } + else + { + + /* Simply set the saved thread pointer to NULL. */ + saved_thread_ptr = TX_NULL; + } + +#ifndef TX_INLINE_THREAD_RESUME_SUSPEND + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call the actual resume service to resume the thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Determine if the thread's preemption-threshold needs to be restored. */ + if (saved_thread_ptr != TX_NULL) + { + + /* Yes, restore the previous highest-priority thread's preemption-threshold. This + can only happen if this routine is called from initialization. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_threshold; + } + +#ifdef TX_MISRA_ENABLE + + /* Disable interrupts. */ + TX_DISABLE + + /* Setup successful return status. */ + status = TX_SUCCESS; +#else + + /* Return successful completion. */ + return(TX_SUCCESS); +#endif + + +#else + + /* In-line thread resumption processing follows, which is effectively just taking the + logic in tx_thread_system_resume.c and placing it here! */ + + /* Resume the thread! */ + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time we have + computed the next thread to execute. */ + if (entry_ptr != TX_NULL) + { + + /* Save time stamp. */ + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Make this thread ready. */ + + /* Change the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_READY) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, TX_READY) + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread resumptions. */ + _tx_thread_performance_resume_count++; + + /* Increment this thread's resume count. */ + thread_ptr -> tx_thread_performance_resume_count++; +#endif + + /* Determine if there are other threads at this priority that are + ready. */ + head_ptr = _tx_thread_priority_list[priority]; + if (head_ptr == TX_NULL) + { + + /* First thread at this priority ready. Add to the front of the list. */ + _tx_thread_priority_list[priority] = thread_ptr; + thread_ptr -> tx_thread_ready_next = thread_ptr; + thread_ptr -> tx_thread_ready_previous = thread_ptr; + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); + + /* Set the active bit to remember that the priority map has something set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active | priority_bit; +#endif + + /* Or in the thread's priority bit. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] | priority_bit; + + /* Determine if this newly ready thread is the highest priority. */ + if (priority < _tx_thread_highest_priority) + { + + /* A new highest priority thread is present. */ + + /* Update the highest priority variable. */ + _tx_thread_highest_priority = priority; + + /* Pickup the execute pointer. Since it is going to be referenced multiple + times, it is placed in a local variable. */ + execute_ptr = _tx_thread_execute_ptr; + + /* Determine if no thread is currently executing. */ + if (execute_ptr == TX_NULL) + { + + /* Simply setup the execute pointer. */ + _tx_thread_execute_ptr = thread_ptr; + } + else + { + + /* Another thread has been scheduled for execution. */ + + /* Check to see if this is a higher priority thread and determine if preemption is allowed. */ + if (priority < execute_ptr -> tx_thread_preempt_threshold) + { + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if the preempted thread had preemption-threshold set. */ + if (execute_ptr -> tx_thread_preempt_threshold != execute_ptr -> tx_thread_priority) + { + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = (execute_ptr -> tx_thread_priority)/((UINT) 32); + + /* Set the active bit to remember that the preempt map has something set. */ + TX_DIV32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active | priority_bit; +#endif + + /* Remember that this thread was preempted by a thread above the thread's threshold. */ + TX_MOD32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] | priority_bit; + } +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if the caller is an interrupt or from a thread. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Caller is a thread, so this is a solicited preemption. */ + _tx_thread_performance_solicited_preemption_count++; + + /* Increment the thread's solicited preemption counter. */ + execute_ptr -> tx_thread_performance_solicited_preemption_count++; + } + else + { + + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Caller is an interrupt, so this is an interrupt preemption. */ + _tx_thread_performance_interrupt_preemption_count++; + + /* Increment the thread's interrupt preemption counter. */ + execute_ptr -> tx_thread_performance_interrupt_preemption_count++; + } + } + + /* Remember the thread that preempted this thread. */ + execute_ptr -> tx_thread_performance_last_preempting_thread = thread_ptr; +#endif + + /* Yes, modify the execute thread pointer. */ + _tx_thread_execute_ptr = thread_ptr; + +#ifndef TX_MISRA_ENABLE + + /* If MISRA is not-enabled, insert a preemption and return in-line for performance. */ + + /* Determine if the thread's preemption-threshold needs to be restored. */ + if (saved_thread_ptr != TX_NULL) + { + + /* Yes, restore the previous highest-priority thread's preemption-threshold. This + can only happen if this routine is called from initialization. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_threshold; + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + resume event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to NULL. This can + be used by the trace analysis tool to show idle system conditions. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* There is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return in-line when MISRA is not enabled. */ + return(TX_SUCCESS); +#endif + } + } + } + } + else + { + + /* No, there are other threads at this priority already ready. */ + + /* Just add this thread to the priority list. */ + tail_ptr = head_ptr -> tx_thread_ready_previous; + tail_ptr -> tx_thread_ready_next = thread_ptr; + head_ptr -> tx_thread_ready_previous = thread_ptr; + thread_ptr -> tx_thread_ready_previous = tail_ptr; + thread_ptr -> tx_thread_ready_next = head_ptr; + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if we should log the execute pointer. */ + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + resume event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to NULL. This can + be used by the trace analysis tool to show idle system conditions. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + + /* Determine if the thread's preemption-threshold needs to be restored. */ + if (saved_thread_ptr != TX_NULL) + { + + /* Yes, restore the previous highest-priority thread's preemption-threshold. This + can only happen if this routine is called from initialization. */ + saved_thread_ptr -> tx_thread_preempt_threshold = saved_threshold; + } + + /* Setup successful return status. */ + status = TX_SUCCESS; +#endif + } + else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE) + { + + /* Clear the delayed suspension. */ + thread_ptr -> tx_thread_delayed_suspend = TX_FALSE; + + /* Setup delayed suspend lifted return status. */ + status = TX_SUSPEND_LIFTED; + } + else + { + + /* Setup invalid resume return status. */ + status = TX_RESUME_ERROR; + } + + /* Restore interrupts. */ + TX_RESTORE + +#ifdef TX_INLINE_THREAD_RESUME_SUSPEND + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* There is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } +#endif + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.c b/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.c new file mode 100644 index 0000000..bec5a12 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_shell_entry.c @@ -0,0 +1,203 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_shell_entry PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function calls the specified entry function of the thread. It */ +/* also provides a place for the thread's entry function to return. */ +/* If the thread returns, this function places the thread in a */ +/* "COMPLETED" state. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* thread_entry Thread's entry function */ +/* _tx_thread_system_suspend Thread suspension routine */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Initial thread stack frame */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_shell_entry(VOID) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type); +#endif + + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_STARTED_EXTENSION(thread_ptr) + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Disable interrupts. */ + TX_DISABLE + + /* Pickup the entry/exit application callback routine. */ + entry_exit_notify = thread_ptr -> tx_thread_entry_exit_notify; + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if an application callback routine is specified. */ + if (entry_exit_notify != TX_NULL) + { + + /* Yes, notify application that this thread has been entered! */ + (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY); + } +#endif + + /* Call current thread's entry function. */ + (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter); + + /* Suspend thread with a "completed" state. */ + + /* Determine if the application is using mutexes. */ + if (_tx_thread_mutex_release != TX_NULL) + { + + /* Yes, call the mutex release function via a function pointer that + is setup during mutex initialization. */ + (_tx_thread_mutex_release)(thread_ptr); + } + + /* Lockout interrupts while the thread state is setup. */ + TX_DISABLE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the entry/exit application callback routine again. */ + entry_exit_notify = thread_ptr -> tx_thread_entry_exit_notify; +#endif + + /* Set the status to suspending, in order to indicate the suspension + is in progress. */ + thread_ptr -> tx_thread_state = TX_COMPLETED; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_COMPLETED) + +#ifdef TX_NOT_INTERRUPTABLE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if an application callback routine is specified. */ + if (entry_exit_notify != TX_NULL) + { + + /* Yes, notify application that this thread has exited! */ + (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT); + } +#endif + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_COMPLETED_EXTENSION(thread_ptr) + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0)); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup for no timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_COMPLETED_EXTENSION(thread_ptr) + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if an application callback routine is specified. */ + if (entry_exit_notify != TX_NULL) + { + + /* Yes, notify application that this thread has exited! */ + (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT); + } +#endif + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + + +#ifdef TX_SAFETY_CRITICAL + + /* If we ever get here, raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_sleep.c b/Middlewares/ST/threadx/common/src/tx_thread_sleep.c new file mode 100644 index 0000000..c908134 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_sleep.c @@ -0,0 +1,200 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_timer.h" + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_sleep PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function handles application thread sleep requests. If the */ +/* sleep request was called from a non-thread, an error is returned. */ +/* */ +/* INPUT */ +/* */ +/* timer_ticks Number of timer ticks to sleep*/ +/* */ +/* OUTPUT */ +/* */ +/* status Return completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Actual thread suspension */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_sleep(ULONG timer_ticks) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +TX_THREAD *thread_ptr; + + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Determine if this is a legal request. */ + + /* Is there a current thread? */ + if (thread_ptr == TX_NULL) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Illegal caller of this service. */ + status = TX_CALLER_ERROR; + } + + /* Is the caller an ISR or Initialization? */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Illegal caller of this service. */ + status = TX_CALLER_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Is the caller the system timer thread? */ + else if (thread_ptr == &_tx_timer_thread) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Illegal caller of this service. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Determine if the requested number of ticks is zero. */ + else if (timer_ticks == ((ULONG) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Just return with a successful status. */ + status = TX_SUCCESS; + } + else + { + + /* Determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion. */ + status = TX_CALLER_ERROR; + } + else + { + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SLEEP, TX_ULONG_TO_POINTER_CONVERT(timer_ticks), thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_SLEEP_INSERT + + /* Suspend the current thread. */ + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_SLEEP; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, timer_ticks); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Initialize the status to successful. */ + thread_ptr -> tx_thread_suspend_status = TX_SUCCESS; + + /* Setup the timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = timer_ticks; + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + + /* Return status to the caller. */ + status = thread_ptr -> tx_thread_suspend_status; + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.c b/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.c new file mode 100644 index 0000000..886e4d9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_stack_analyze.c @@ -0,0 +1,183 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_stack_analyze PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function analyzes the stack to calculate the highest stack */ +/* pointer in the thread's stack. This can then be used to derive the */ +/* minimum amount of stack left for any given thread. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Thread control block pointer */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* ThreadX internal code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_stack_analyze(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +ULONG *stack_ptr; +ULONG *stack_lowest; +ULONG *stack_highest; +ULONG size; + + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if the thread pointer is NULL. */ + if (thread_ptr != TX_NULL) + { + + /* Determine if the thread ID is invalid. */ + if (thread_ptr -> tx_thread_id == TX_THREAD_ID) + { + + /* Pickup the current stack variables. */ + stack_lowest = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_stack_start); + + /* Determine if the pointer is null. */ + if (stack_lowest != TX_NULL) + { + + /* Pickup the highest stack pointer. */ + stack_highest = TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_stack_highest_ptr); + + /* Determine if the pointer is null. */ + if (stack_highest != TX_NULL) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* We need to binary search the remaining stack for missing 0xEFEFEFEF 32-bit data pattern. + This is a best effort algorithm to find the highest stack usage. */ + do + { + + /* Calculate the size again. */ + size = (ULONG) (TX_ULONG_POINTER_DIF(stack_highest, stack_lowest))/((ULONG) 2); + stack_ptr = TX_ULONG_POINTER_ADD(stack_lowest, size); + + /* Determine if the pattern is still there. */ + if (*stack_ptr != TX_STACK_FILL) + { + + /* Update the stack highest, since we need to look in the upper half now. */ + stack_highest = stack_ptr; + } + else + { + + /* Update the stack lowest, since we need to look in the lower half now. */ + stack_lowest = stack_ptr; + } + + } while(size > ((ULONG) 1)); + + /* Position to first used word - at this point we are within a few words. */ + while (*stack_ptr == TX_STACK_FILL) + { + + /* Position to next word in stack. */ + stack_ptr = TX_ULONG_POINTER_ADD(stack_ptr, 1); + } + + /* Optional processing extension. */ + TX_THREAD_STACK_ANALYZE_EXTENSION + + /* Disable interrupts. */ + TX_DISABLE + + /* Check to see if the thread is still created. */ + if (thread_ptr -> tx_thread_id == TX_THREAD_ID) + { + + /* Yes, thread is still created. */ + + /* Now check the new highest stack pointer is past the stack start. */ + if (stack_ptr > (TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_stack_start))) + { + + /* Yes, now check that the new highest stack pointer is less than the previous highest stack pointer. */ + if (stack_ptr < (TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_stack_highest_ptr))) + { + + /* Yes, is the current highest stack pointer pointing at used memory? */ + if (*stack_ptr != TX_STACK_FILL) + { + + /* Yes, setup the highest stack usage. */ + thread_ptr -> tx_thread_stack_highest_ptr = stack_ptr; + } + } + } + } + } + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.c b/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.c new file mode 100644 index 0000000..e196661 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_stack_error_handler.c @@ -0,0 +1,120 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#if defined(TX_MISRA_ENABLE) || defined(TX_ENABLE_STACK_CHECKING) || defined(TX_PORT_THREAD_STACK_ERROR_HANDLING) +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_stack_error_handler PORTABLE C */ +/* 6.1.9 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes stack errors detected during run-time. The */ +/* processing currently consists of a spin loop. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Thread control block pointer */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* ThreadX internal code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* update misra support, */ +/* resulting in version 6.1 */ +/* 10-16-2020 William E. Lamie Modified comment(s), */ +/* fixed link issue, */ +/* resulting in version 6.1.1 */ +/* 06-02-2021 William E. Lamie Modified comment(s), */ +/* fixed link issue, added */ +/* conditional compilation */ +/* for ARMv8-M (Cortex M23/33) */ +/* resulting in version 6.1.7 */ +/* 10-15-2021 Yuxin Zhou Modified comment(s), improved */ +/* stack check error handling, */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_stack_error_handler(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +#if defined(TX_ENABLE_STACK_CHECKING) || defined(TX_PORT_THREAD_STACK_ERROR_HANDLING) + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if the application has registered an error handler. */ + if (_tx_thread_application_stack_error_handler != TX_NULL) + { + + /* Yes, an error handler is present, simply call the application error handler. */ + (_tx_thread_application_stack_error_handler)(thread_ptr); + } + + /* Restore interrupts. */ + TX_RESTORE + +#else + + /* Access input argument just for the sake of lint, MISRA, etc. */ + if (thread_ptr != TX_NULL) + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Restore interrupts. */ + TX_RESTORE + } +#endif +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.c b/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.c new file mode 100644 index 0000000..5f481c1 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_stack_error_notify.c @@ -0,0 +1,134 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#if defined(TX_ENABLE_STACK_CHECKING) || defined(TX_PORT_THREAD_STACK_ERROR_HANDLING) +#include "tx_trace.h" +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_stack_error_notify PORTABLE C */ +/* 6.1.9 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function registers an application stack error handler. If */ +/* ThreadX detects a stack error, this application handler is called. */ +/* */ +/* Note: stack checking must be enabled for this routine to serve any */ +/* purpose via the TX_ENABLE_STACK_CHECKING define. */ +/* */ +/* INPUT */ +/* */ +/* stack_error_handler Pointer to stack error */ +/* handler, TX_NULL to disable */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 06-02-2021 Yuxin Zhou Modified comment(s), added */ +/* conditional compilation */ +/* for ARMv8-M (Cortex M23/33) */ +/* resulting in version 6.1.7 */ +/* 10-15-2021 Yuxin Zhou Modified comment(s), improved */ +/* stack check error handling, */ +/* resulting in version 6.1.9 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_stack_error_notify(VOID (*stack_error_handler)(TX_THREAD *thread_ptr)) +{ + +#if !defined(TX_ENABLE_STACK_CHECKING) && !defined(TX_PORT_THREAD_STACK_ERROR_HANDLING) + +UINT status; + + + /* Access input argument just for the sake of lint, MISRA, etc. */ + if (stack_error_handler != TX_NULL) + { + + /* Stack checking is not enabled, just return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else + { + + /* Stack checking is not enabled, just return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + + /* Return completion status. */ + return(status); + +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* Make entry in event log. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_STACK_ERROR_NOTIFY, 0, 0, 0, 0, TX_TRACE_THREAD_EVENTS) + + /* Make entry in event log. */ + TX_EL_THREAD_STACK_ERROR_NOTIFY_INSERT + + /* Setup global thread stack error handler. */ + _tx_thread_application_stack_error_handler = stack_error_handler; + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success to caller. */ + return(TX_SUCCESS); +#endif +} diff --git a/Middlewares/ST/threadx/common/src/tx_thread_suspend.c b/Middlewares/ST/threadx/common/src/tx_thread_suspend.c new file mode 100644 index 0000000..956b1e6 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_suspend.c @@ -0,0 +1,849 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ +#define TX_SOURCE_CODE + +/* Include necessary system files. */ +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#ifdef TX_INLINE_THREAD_RESUME_SUSPEND +#ifndef TX_NO_TIMER +#include "tx_timer.h" +#endif +#endif +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_suspend PORTABLE C */ +/* 6.1.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function handles application suspend requests. If the suspend */ +/* requires actual processing, this function calls the actual suspend */ +/* thread routine. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* status Return completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_suspend Actual thread suspension */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 10-16-2020 Yuxin Zhou Modified comment(s), and */ +/* added type cast to address */ +/* a MISRA compliance issue, */ +/* resulting in version 6.1.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_suspend(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *current_thread; +UINT status; + + +#ifndef TX_INLINE_THREAD_RESUME_SUSPEND + + /* Lockout interrupts while the thread is being suspended. */ + TX_DISABLE + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_SUSPEND_INSERT + + /* Check the specified thread's current status. */ + if (thread_ptr -> tx_thread_state == TX_READY) + { + + /* Initialize status to success. */ + status = TX_SUCCESS; + + /* Determine if we are in a thread context. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Yes, we are in a thread context. */ + + /* Determine if the current thread is also the suspending thread. */ + if (current_thread == thread_ptr) + { + + /* Now determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Current thread cannot suspend when the preempt disable flag is non-zero, + return an error. */ + status = TX_SUSPEND_ERROR; + } + } + } + + /* Determine if the status is still successful. */ + if (status == TX_SUCCESS) + { + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0)); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup for no timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + + /* Temporarily disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + +#ifdef TX_MISRA_ENABLE + + /* Disable interrupts. */ + TX_DISABLE + + /* Return success. */ + status = TX_SUCCESS; +#else + + /* If MISRA is not enabled, return directly. */ + return(TX_SUCCESS); +#endif + } + } + else if (thread_ptr -> tx_thread_state == TX_TERMINATED) + { + + /* Thread is terminated. */ + status = TX_SUSPEND_ERROR; + } + else if (thread_ptr -> tx_thread_state == TX_COMPLETED) + { + + /* Thread is completed. */ + status = TX_SUSPEND_ERROR; + } + else if (thread_ptr -> tx_thread_state == TX_SUSPENDED) + { + + /* Already suspended, just set status to success. */ + status = TX_SUCCESS; + } + else + { + + /* Just set the delayed suspension flag. */ + thread_ptr -> tx_thread_delayed_suspend = TX_TRUE; + + /* Set status to success. */ + status = TX_SUCCESS; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Always return success, since this function does not perform error + checking. */ + return(status); + +#else + + /* In-line thread suspension processing follows, which is effectively just taking the + logic in tx_thread_system_suspend.c and placing it here! */ + +UINT priority; +UINT base_priority; +ULONG priority_map; +ULONG priority_bit; +ULONG combined_flags; +TX_THREAD *ready_next; +TX_THREAD *ready_previous; + +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif + +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Lockout interrupts while the thread is being suspended. */ + TX_DISABLE + +#ifndef TX_NO_TIMER + + /* Determine if this is the current thread. */ + if (thread_ptr == current_thread) + { + + /* Yes, current thread is suspending - reset time slice for current thread. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_new_time_slice; + } +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND_API, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&status), 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_SUSPEND_INSERT + + /* Check the specified thread's current status. */ + if (thread_ptr -> tx_thread_state == TX_READY) + { + + /* Initialize status to success. */ + status = TX_SUCCESS; + + /* Determine if we are in a thread context. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Yes, we are in a thread context. */ + + /* Determine if the current thread is also the suspending thread. */ + if (current_thread == thread_ptr) + { + + /* Now determine if the preempt disable flag is non-zero. */ + if (_tx_thread_preempt_disable != ((UINT) 0)) + { + + /* Current thread cannot suspend when the preempt disable flag is non-zero, + return an error. */ + status = TX_SUSPEND_ERROR; + } + } + } + + /* Determine if the status is still successful. */ + if (status == TX_SUCCESS) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the thread's suspend count. */ + thread_ptr -> tx_thread_performance_suspend_count++; + + /* Increment the total number of thread suspensions. */ + _tx_thread_performance_suspend_count++; +#endif + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_SUSPENDED) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, ((ULONG) thread_ptr -> tx_thread_state), TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time we have + computed the next thread to execute. */ + if (entry_ptr != TX_NULL) + { + + /* Save time stamp. */ + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + + /* Pickup the previous and next ready thread pointers. */ + ready_next = thread_ptr -> tx_thread_ready_next; + ready_previous = thread_ptr -> tx_thread_ready_previous; + + /* Determine if there are other threads at this priority that are + ready. */ + if (ready_next != thread_ptr) + { + + /* Yes, there are other threads at this priority ready. */ + + /* Just remove this thread from the priority list. */ + ready_next -> tx_thread_ready_previous = ready_previous; + ready_previous -> tx_thread_ready_next = ready_next; + + /* Determine if this is the head of the priority list. */ + if (_tx_thread_priority_list[priority] == thread_ptr) + { + + /* Update the head pointer of this priority list. */ + _tx_thread_priority_list[priority] = ready_next; + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Check for a thread preempted that had preemption threshold set. */ + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) + { + + /* Ensure that this thread's priority is clear in the preempt map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } +#endif + } + } + else + { + + /* This is the only thread at this priority ready to run. Set the head + pointer to NULL. */ + _tx_thread_priority_list[priority] = TX_NULL; + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Clear this priority bit in the ready priority bit map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this priority map. */ + if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this priority map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active & (~(priority_bit)); + } +#endif + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Check for a thread preempted that had preemption-threshold set. */ + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) + { + + /* Ensure that this thread's priority is clear in the preempt map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempted map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } +#endif + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index to find the next highest priority thread ready for execution. */ + priority_map = _tx_thread_priority_map_active; + + /* Determine if there is anything. */ + if (priority_map != ((ULONG) 0)) + { + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index) + } + + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); +#endif + + /* Setup working variable for the priority map. */ + priority_map = _tx_thread_priority_maps[MAP_INDEX]; + + /* Make a quick check for no other threads ready for execution. */ + if (priority_map == ((ULONG) 0)) + { + + /* Nothing else is ready. Set highest priority and execute thread + accordingly. */ + _tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES); + _tx_thread_execute_ptr = TX_NULL; + +#ifndef TX_MISRA_ENABLE + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = 0; + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return(TX_SUCCESS); +#endif + } + else + { + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + + /* Setup the next highest priority variable. */ + _tx_thread_highest_priority = base_priority + priority_bit; + } + } + + /* Determine if this thread is the thread designated to execute. */ + if (thread_ptr == _tx_thread_execute_ptr) + { + + /* Pickup the highest priority thread to execute. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if a previous thread with preemption-threshold was preempted. */ +#if TX_MAX_PRIORITIES > 32 + if (_tx_thread_preempted_map_active != ((ULONG) 0)) +#else + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) +#endif + { + + /* Yes, there was a thread preempted when it was using preemption-threshold. */ + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Interrupts are enabled briefly here to keep the interrupt + lockout time deterministic. */ + + /* Disable interrupts again. */ + TX_DISABLE + + /* Decrement the preemption disable variable. */ + _tx_thread_preempt_disable--; +#endif + + /* Calculate the thread with preemption threshold set that + was interrupted by a thread above the preemption level. */ + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index to find the next highest priority thread ready for execution. */ + priority_map = _tx_thread_preempted_map_active; + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index) + + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); +#endif + + /* Setup temporary preempted map. */ + priority_map = _tx_thread_preempted_maps[MAP_INDEX]; + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + + /* Setup the highest priority preempted thread. */ + priority = base_priority + priority_bit; + + /* Determine if the next highest priority thread is above the highest priority threshold value. */ + if (_tx_thread_highest_priority >= (_tx_thread_priority_list[priority] -> tx_thread_preempt_threshold)) + { + + /* Thread not allowed to execute until earlier preempted thread finishes or lowers its + preemption-threshold. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[priority]; + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + + /* Clear the corresponding bit in the preempted map, since the preemption has been restored. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } + } +#endif + +#ifndef TX_MISRA_ENABLE + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = 0; + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return(TX_SUCCESS); +#endif + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if an idle system return is present. */ + if (_tx_thread_execute_ptr == TX_NULL) + { + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; + } + else + { + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; + } +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Return success. */ + status = TX_SUCCESS; + } + } + else if (thread_ptr -> tx_thread_state == TX_TERMINATED) + { + + /* Thread is terminated. */ + status = TX_SUSPEND_ERROR; + } + else if (thread_ptr -> tx_thread_state == TX_COMPLETED) + { + + /* Thread is completed. */ + status = TX_SUSPEND_ERROR; + } + else if (thread_ptr -> tx_thread_state == TX_SUSPENDED) + { + + /* Already suspended, just set status to success. */ + status = TX_SUCCESS; + } + else + { + + /* Just set the delayed suspension flag. */ + thread_ptr -> tx_thread_delayed_suspend = TX_TRUE; + + /* Set status to success. */ + status = TX_SUCCESS; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(status); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.c b/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.c new file mode 100644 index 0000000..9443e4f --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_system_preempt_check.c @@ -0,0 +1,129 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_system_preempt_check PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for preemption that could have occurred as a */ +/* result scheduling activities occurring while the preempt disable */ +/* flag was set. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_return Return to the system */ +/* */ +/* CALLED BY */ +/* */ +/* Other ThreadX Components */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_system_preempt_check(VOID) +{ + +ULONG combined_flags; +TX_THREAD *current_thread; +TX_THREAD *thread_ptr; + + + /* Combine the system state and preempt disable flags into one for comparison. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + + /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled. */ + if (combined_flags == ((ULONG) 0)) + { + + /* No, at thread execution level so continue checking for preemption. */ + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Determine if preemption should take place. */ + if (current_thread != thread_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if an idle system return is present. */ + if (thread_ptr == TX_NULL) + { + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; + } + else + { + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; + } +#endif + + /* Return to the system so the higher priority thread can be scheduled. */ + _tx_thread_system_return(); + } + } +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_system_resume.c b/Middlewares/ST/threadx/common/src/tx_thread_system_resume.c new file mode 100644 index 0000000..a748e51 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_system_resume.c @@ -0,0 +1,1004 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + +/* Include necessary system files. */ +#include "tx_api.h" +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO +#include "tx_initialize.h" +#endif +#include "tx_trace.h" +#include "tx_timer.h" +#include "tx_thread.h" + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_system_resume PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the specified thread on the list of ready */ +/* threads at the thread's specific priority. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to resume */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_return Return to the system */ +/* _tx_thread_system_ni_resume Noninterruptable thread resume*/ +/* _tx_timer_system_deactivate Timer deactivate */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_create Thread create function */ +/* _tx_thread_priority_change Thread priority change */ +/* _tx_thread_resume Application resume service */ +/* _tx_thread_timeout Thread timeout */ +/* _tx_thread_wait_abort Thread wait abort */ +/* Other ThreadX Components */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_system_resume(TX_THREAD *thread_ptr) +#ifndef TX_NOT_INTERRUPTABLE +{ + +TX_INTERRUPT_SAVE_AREA + +UINT priority; +ULONG priority_bit; +TX_THREAD *head_ptr; +TX_THREAD *tail_ptr; +TX_THREAD *execute_ptr; +TX_THREAD *current_thread; +ULONG combined_flags; + +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif + + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + +#ifndef TX_NO_TIMER + + /* Deactivate the timeout timer if necessary. */ + if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL) + { + + /* Deactivate the thread's timeout timer. */ + _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer)); + } + else + { + + /* Clear the remaining time to ensure timer doesn't get activated. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time we have + computed the next thread to execute. */ + if (entry_ptr != TX_NULL) + { + + /* Save time stamp. */ + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Decrease the preempt disabled count. */ + _tx_thread_preempt_disable--; + + /* Determine if the thread is in the process of suspending. If so, the thread + control block is already on the linked list so nothing needs to be done. */ + if (thread_ptr -> tx_thread_suspending == TX_FALSE) + { + + /* Thread is not in the process of suspending. Now check to make sure the thread + has not already been resumed. */ + if (thread_ptr -> tx_thread_state != TX_READY) + { + + /* No, now check to see if the delayed suspension flag is set. */ + if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE) + { + + /* Resume the thread! */ + + /* Make this thread ready. */ + + /* Change the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_READY) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, TX_READY) + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread resumptions. */ + _tx_thread_performance_resume_count++; + + /* Increment this thread's resume count. */ + thread_ptr -> tx_thread_performance_resume_count++; +#endif + + /* Determine if there are other threads at this priority that are + ready. */ + head_ptr = _tx_thread_priority_list[priority]; + if (head_ptr == TX_NULL) + { + + /* First thread at this priority ready. Add to the front of the list. */ + _tx_thread_priority_list[priority] = thread_ptr; + thread_ptr -> tx_thread_ready_next = thread_ptr; + thread_ptr -> tx_thread_ready_previous = thread_ptr; + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); + + /* Set the active bit to remember that the priority map has something set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active | priority_bit; +#endif + + /* Or in the thread's priority bit. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] | priority_bit; + + /* Determine if this newly ready thread is the highest priority. */ + if (priority < _tx_thread_highest_priority) + { + + /* A new highest priority thread is present. */ + + /* Update the highest priority variable. */ + _tx_thread_highest_priority = priority; + + /* Pickup the execute pointer. Since it is going to be referenced multiple + times, it is placed in a local variable. */ + execute_ptr = _tx_thread_execute_ptr; + + /* Determine if no thread is currently executing. */ + if (execute_ptr == TX_NULL) + { + + /* Simply setup the execute pointer. */ + _tx_thread_execute_ptr = thread_ptr; + } + else + { + + /* Another thread has been scheduled for execution. */ + + /* Check to see if this is a higher priority thread and determine if preemption is allowed. */ + if (priority < execute_ptr -> tx_thread_preempt_threshold) + { + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if the preempted thread had preemption-threshold set. */ + if (execute_ptr -> tx_thread_preempt_threshold != execute_ptr -> tx_thread_priority) + { + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = (execute_ptr -> tx_thread_priority)/((UINT) 32); + + /* Set the active bit to remember that the preempt map has something set. */ + TX_DIV32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active | priority_bit; +#endif + + /* Remember that this thread was preempted by a thread above the thread's threshold. */ + TX_MOD32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] | priority_bit; + } +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if the caller is an interrupt or from a thread. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Caller is a thread, so this is a solicited preemption. */ + _tx_thread_performance_solicited_preemption_count++; + + /* Increment the thread's solicited preemption counter. */ + execute_ptr -> tx_thread_performance_solicited_preemption_count++; + } + else + { + + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Caller is an interrupt, so this is an interrupt preemption. */ + _tx_thread_performance_interrupt_preemption_count++; + + /* Increment the thread's interrupt preemption counter. */ + execute_ptr -> tx_thread_performance_interrupt_preemption_count++; + } + } + + /* Remember the thread that preempted this thread. */ + execute_ptr -> tx_thread_performance_last_preempting_thread = thread_ptr; + +#endif + + /* Yes, modify the execute thread pointer. */ + _tx_thread_execute_ptr = thread_ptr; + +#ifndef TX_MISRA_ENABLE + + /* If MISRA is not-enabled, insert a preemption and return in-line for performance. */ + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + resume event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to NULL. This can + be used by the trace analysis tool to show idle system conditions. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* There is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return in-line when MISRA is not enabled. */ + return; +#endif + } + } + } + } + else + { + + /* No, there are other threads at this priority already ready. */ + + /* Just add this thread to the priority list. */ + tail_ptr = head_ptr -> tx_thread_ready_previous; + tail_ptr -> tx_thread_ready_next = thread_ptr; + head_ptr -> tx_thread_ready_previous = thread_ptr; + thread_ptr -> tx_thread_ready_previous = tail_ptr; + thread_ptr -> tx_thread_ready_next = head_ptr; + } + } + + /* Else, delayed suspend flag was set. */ + else + { + + /* Clear the delayed suspend flag and change the state. */ + thread_ptr -> tx_thread_delayed_suspend = TX_FALSE; + thread_ptr -> tx_thread_state = TX_SUSPENDED; + } + } + } + else + { + + /* A resumption occurred in the middle of a previous thread suspension. */ + + /* Make sure the type of suspension under way is not a terminate or + thread completion. In either of these cases, do not void the + interrupted suspension processing. */ + if (thread_ptr -> tx_thread_state != TX_COMPLETED) + { + + /* Make sure the thread isn't terminated. */ + if (thread_ptr -> tx_thread_state != TX_TERMINATED) + { + + /* No, now check to see if the delayed suspension flag is set. */ + if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE) + { + + /* Clear the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + + /* Restore the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_READY) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, TX_READY) + } + else + { + + /* Clear the delayed suspend flag and change the state. */ + thread_ptr -> tx_thread_delayed_suspend = TX_FALSE; + thread_ptr -> tx_thread_state = TX_SUSPENDED; + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread resumptions. */ + _tx_thread_performance_resume_count++; + + /* Increment this thread's resume count. */ + thread_ptr -> tx_thread_performance_resume_count++; +#endif + } + } + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + resume event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to NULL. This can + be used by the trace analysis tool to show idle system conditions. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* There is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } +} +#else +{ + +TX_INTERRUPT_SAVE_AREA +#ifdef TX_ENABLE_EVENT_TRACE +UINT temp_state; +#endif +UINT state; + + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + + /* Decrease the preempt disabled count. */ + _tx_thread_preempt_disable--; + + /* Determine if the thread is in the process of suspending. If so, the thread + control block is already on the linked list so nothing needs to be done. */ + if (thread_ptr -> tx_thread_suspending == TX_FALSE) + { + + /* Call the non-interruptable thread system resume function. */ + _tx_thread_system_ni_resume(thread_ptr); + } + else + { + + /* A resumption occurred in the middle of a previous thread suspension. */ + + /* Pickup the current thread state. */ + state = thread_ptr -> tx_thread_state; + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Move the state into a different variable for MISRA compliance. */ + temp_state = state; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, ((ULONG) state), TX_POINTER_TO_ULONG_CONVERT(&temp_state), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + + /* Make sure the type of suspension under way is not a terminate or + thread completion. In either of these cases, do not void the + interrupted suspension processing. */ + if (state != TX_COMPLETED) + { + + /* Check for terminated thread. */ + if (state != TX_TERMINATED) + { + + /* Clear the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + + /* Restore the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_READY) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, TX_READY) + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread resumptions. */ + _tx_thread_performance_resume_count++; + + /* Increment this thread's resume count. */ + thread_ptr -> tx_thread_performance_resume_count++; +#endif + } + } + } + + /* Restore interrupts. */ + TX_RESTORE +} + +/* Define the non-interruptable version of thread resume. It is assumed at this point that + all interrupts are disabled and will remain so during this function. */ + +VOID _tx_thread_system_ni_resume(TX_THREAD *thread_ptr) +{ + +UINT priority; +ULONG priority_bit; +TX_THREAD *head_ptr; +TX_THREAD *tail_ptr; +TX_THREAD *execute_ptr; +TX_THREAD *current_thread; +ULONG combined_flags; + +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif + + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_RESUME, thread_ptr, ((ULONG) thread_ptr -> tx_thread_state), TX_POINTER_TO_ULONG_CONVERT(&execute_ptr), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time we have + computed the next thread to execute. */ + if (entry_ptr != TX_NULL) + { + + /* Save time stamp. */ + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + +#ifndef TX_NO_TIMER + + /* Deactivate the timeout timer if necessary. */ + if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL) + { + + /* Deactivate the thread's timeout timer. */ + _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer)); + } +#endif + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Thread is not in the process of suspending. Now check to make sure the thread + has not already been resumed. */ + if (thread_ptr -> tx_thread_state != TX_READY) + { + + /* No, now check to see if the delayed suspension flag is set. */ + if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE) + { + + /* Resume the thread! */ + + /* Make this thread ready. */ + + /* Change the state to ready. */ + thread_ptr -> tx_thread_state = TX_READY; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_READY) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, TX_READY) + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread resumptions. */ + _tx_thread_performance_resume_count++; + + /* Increment this thread's resume count. */ + thread_ptr -> tx_thread_performance_resume_count++; +#endif + + /* Determine if there are other threads at this priority that are + ready. */ + head_ptr = _tx_thread_priority_list[priority]; + if (head_ptr == TX_NULL) + { + + /* First thread at this priority ready. Add to the front of the list. */ + _tx_thread_priority_list[priority] = thread_ptr; + thread_ptr -> tx_thread_ready_next = thread_ptr; + thread_ptr -> tx_thread_ready_previous = thread_ptr; + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); + + /* Set the active bit to remember that the priority map has something set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active | priority_bit; +#endif + + /* Or in the thread's priority bit. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] | priority_bit; + + /* Determine if this newly ready thread is the highest priority. */ + if (priority < _tx_thread_highest_priority) + { + + /* A new highest priority thread is present. */ + + /* Update the highest priority variable. */ + _tx_thread_highest_priority = priority; + + /* Pickup the execute pointer. Since it is going to be referenced multiple + times, it is placed in a local variable. */ + execute_ptr = _tx_thread_execute_ptr; + + /* Determine if no thread is currently executing. */ + if (execute_ptr == TX_NULL) + { + + /* Simply setup the execute pointer. */ + _tx_thread_execute_ptr = thread_ptr; + } + else + { + + /* Check to see if this is a higher priority thread and determine if preemption is allowed. */ + if (priority < execute_ptr -> tx_thread_preempt_threshold) + { + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if the preempted thread had preemption-threshold set. */ + if (execute_ptr -> tx_thread_preempt_threshold != execute_ptr -> tx_thread_priority) + { + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = (execute_ptr -> tx_thread_priority)/((UINT) 32); + + /* Set the active bit to remember that the preempt map has something set. */ + TX_DIV32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active | priority_bit; +#endif + + /* Remember that this thread was preempted by a thread above the thread's threshold. */ + TX_MOD32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] | priority_bit; + } +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if the caller is an interrupt or from a thread. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Caller is a thread, so this is a solicited preemption. */ + _tx_thread_performance_solicited_preemption_count++; + + /* Increment the thread's solicited preemption counter. */ + execute_ptr -> tx_thread_performance_solicited_preemption_count++; + } + else + { + + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Caller is an interrupt, so this is an interrupt preemption. */ + _tx_thread_performance_interrupt_preemption_count++; + + /* Increment the thread's interrupt preemption counter. */ + execute_ptr -> tx_thread_performance_interrupt_preemption_count++; + } + } + + /* Remember the thread that preempted this thread. */ + execute_ptr -> tx_thread_performance_last_preempting_thread = thread_ptr; +#endif + + /* Yes, modify the execute thread pointer. */ + _tx_thread_execute_ptr = thread_ptr; + +#ifndef TX_MISRA_ENABLE + + /* If MISRA is not-enabled, insert a preemption and return in-line for performance. */ + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + resume event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to NULL. This can + be used by the trace analysis tool to show idle system conditions. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); + } + } +#endif + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* There is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return in-line when MISRA is not enabled. */ + return; +#endif + } + } + } + } + else + { + + /* No, there are other threads at this priority already ready. */ + + /* Just add this thread to the priority list. */ + tail_ptr = head_ptr -> tx_thread_ready_previous; + tail_ptr -> tx_thread_ready_next = thread_ptr; + head_ptr -> tx_thread_ready_previous = thread_ptr; + thread_ptr -> tx_thread_ready_previous = tail_ptr; + thread_ptr -> tx_thread_ready_next = head_ptr; + } + } + + /* Else, delayed suspend flag was set. */ + else + { + + /* Clear the delayed suspend flag and change the state. */ + thread_ptr -> tx_thread_delayed_suspend = TX_FALSE; + thread_ptr -> tx_thread_state = TX_SUSPENDED; + } + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + resume event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Does the timestamp match? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to NULL. This can + be used by the trace analysis tool to show idle system conditions. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Now determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* There is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } +} +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c b/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c new file mode 100644 index 0000000..ee3c1ed --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_system_suspend.c @@ -0,0 +1,1220 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_system_suspend PORTABLE C */ +/* 6.1 */ +/* */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function suspends the specified thread and changes the thread */ +/* state to the value specified. Note: delayed suspension processing */ +/* is handled outside of this routine. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_return Return to system */ +/* _tx_thread_system_preempt_check System preemption check */ +/* _tx_timer_system_activate Activate timer for timeout */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_priority_change Thread priority change */ +/* _tx_thread_shell_entry Thread shell function */ +/* _tx_thread_sleep Thread sleep */ +/* _tx_thread_suspend Application thread suspend */ +/* _tx_thread_terminate Thread terminate */ +/* Other ThreadX Components */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_system_suspend(TX_THREAD *thread_ptr) +#ifndef TX_NOT_INTERRUPTABLE +{ + +TX_INTERRUPT_SAVE_AREA + +UINT priority; +UINT base_priority; +ULONG priority_map; +ULONG priority_bit; +ULONG combined_flags; +TX_THREAD *ready_next; +TX_THREAD *ready_previous; +TX_THREAD *current_thread; + +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif + +#ifndef TX_NO_TIMER +ULONG timeout; +#endif + +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Lockout interrupts while the thread is being suspended. */ + TX_DISABLE + +#ifndef TX_NO_TIMER + + /* Is the current thread suspending? */ + if (thread_ptr == current_thread) + { + + /* Pickup the wait option. */ + timeout = thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks; + + /* Determine if an activation is needed. */ + if (timeout != TX_NO_WAIT) + { + + /* Make sure the suspension is not a wait-forever. */ + if (timeout != TX_WAIT_FOREVER) + { + + /* Activate the thread timer with the timeout value setup in the caller. */ + _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer)); + } + } + + /* Yes, reset time slice for current thread. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_new_time_slice; + } +#endif + + /* Decrease the preempt disabled count. */ + _tx_thread_preempt_disable--; + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the thread's suspend count. */ + thread_ptr -> tx_thread_performance_suspend_count++; + + /* Increment the total number of thread suspensions. */ + _tx_thread_performance_suspend_count++; +#endif + + /* Check to make sure the thread suspending flag is still set. If not, it + has already been resumed. */ + if (thread_ptr -> tx_thread_suspending == TX_TRUE) + { + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, thread_ptr -> tx_thread_state) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time we have + computed the next thread to execute. */ + if (entry_ptr != TX_NULL) + { + + /* Save time stamp. */ + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Actually suspend this thread. But first, clear the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + + /* Pickup the next ready thread pointer. */ + ready_next = thread_ptr -> tx_thread_ready_next; + + /* Determine if there are other threads at this priority that are + ready. */ + if (ready_next != thread_ptr) + { + + /* Yes, there are other threads at this priority ready. */ + + /* Pickup the previous ready thread pointer. */ + ready_previous = thread_ptr -> tx_thread_ready_previous; + + /* Just remove this thread from the priority list. */ + ready_next -> tx_thread_ready_previous = ready_previous; + ready_previous -> tx_thread_ready_next = ready_next; + + /* Determine if this is the head of the priority list. */ + if (_tx_thread_priority_list[priority] == thread_ptr) + { + + /* Update the head pointer of this priority list. */ + _tx_thread_priority_list[priority] = ready_next; + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Check for a thread preempted that had preemption threshold set. */ + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) + { + + /* Ensure that this thread's priority is clear in the preempt map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } +#endif + } + } + else + { + + /* This is the only thread at this priority ready to run. Set the head + pointer to NULL. */ + _tx_thread_priority_list[priority] = TX_NULL; + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Clear this priority bit in the ready priority bit map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this priority map. */ + if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this priority map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active & (~(priority_bit)); + } +#endif + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Check for a thread preempted that had preemption-threshold set. */ + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) + { + + /* Ensure that this thread's priority is clear in the preempt map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempted map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } +#endif + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index to find the next highest priority thread ready for execution. */ + priority_map = _tx_thread_priority_map_active; + + /* Determine if there is anything. */ + if (priority_map != ((ULONG) 0)) + { + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index) + } + + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); +#endif + + /* Setup working variable for the priority map. */ + priority_map = _tx_thread_priority_maps[MAP_INDEX]; + + /* Make a quick check for no other threads ready for execution. */ + if (priority_map == ((ULONG) 0)) + { + + /* Nothing else is ready. Set highest priority and execute thread + accordingly. */ + _tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES); + _tx_thread_execute_ptr = TX_NULL; + +#ifndef TX_MISRA_ENABLE + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = 0; + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return; +#endif + } + else + { + + /* Other threads at different priority levels are ready to run. */ + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + + /* Setup the next highest priority variable. */ + _tx_thread_highest_priority = base_priority + ((UINT) priority_bit); + } + } + + /* Determine if the suspending thread is the thread designated to execute. */ + if (thread_ptr == _tx_thread_execute_ptr) + { + + /* Pickup the highest priority thread to execute. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if a previous thread with preemption-threshold was preempted. */ +#if TX_MAX_PRIORITIES > 32 + if (_tx_thread_preempted_map_active != ((ULONG) 0)) +#else + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) +#endif + { + + /* Yes, there was a thread preempted when it was using preemption-threshold. */ + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Interrupts are enabled briefly here to keep the interrupt + lockout time deterministic. */ + + /* Disable interrupts again. */ + TX_DISABLE + + /* Decrement the preemption disable variable. */ + _tx_thread_preempt_disable--; + + /* Calculate the thread with preemption threshold set that + was interrupted by a thread above the preemption level. */ + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index to find the next highest priority thread ready for execution. */ + priority_map = _tx_thread_preempted_map_active; + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index) + + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); +#endif + + /* Setup temporary preempted map. */ + priority_map = _tx_thread_preempted_maps[MAP_INDEX]; + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + + /* Setup the highest priority preempted thread. */ + priority = base_priority + ((UINT) priority_bit); + + /* Determine if the next highest priority thread is above the highest priority threshold value. */ + if (_tx_thread_highest_priority >= (_tx_thread_priority_list[priority] -> tx_thread_preempt_threshold)) + { + + /* Thread not allowed to execute until earlier preempted thread finishes or lowers its + preemption-threshold. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[priority]; + + /* Clear the corresponding bit in the preempted map, since the preemption has been restored. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } + } +#endif + +#ifndef TX_MISRA_ENABLE + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); + } + } +#endif + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return; +#endif + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if an idle system return is present. */ + if (_tx_thread_execute_ptr == TX_NULL) + { + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; + } + else + { + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; + } +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } + + /* Return to caller. */ + return; +} +#else +/* Define the entry function for modules assuming the interruptable version of system suspend. */ +{ + +TX_INTERRUPT_SAVE_AREA + +ULONG wait_option; + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if the thread is still suspending. */ + if (thread_ptr -> tx_thread_suspending == TX_TRUE) + { + + /* Yes, prepare to call the non-interruptable system suspend function. */ + + /* Clear the thread suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + + /* Pickup the wait option. */ + wait_option = thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks; + + /* Decrement the preempt disable count. */ + _tx_thread_preempt_disable--; + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, wait_option); + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); +} + +/* Define the system suspend function that is not interruptable, i.e., it is assumed that + interrupts are disabled upon calling this function. */ + +VOID _tx_thread_system_ni_suspend(TX_THREAD *thread_ptr, ULONG wait_option) +{ + +UINT priority; +UINT base_priority; +ULONG priority_map; +ULONG priority_bit; +ULONG combined_flags; +TX_THREAD *ready_next; +TX_THREAD *ready_previous; +TX_THREAD *current_thread; + +#if TX_MAX_PRIORITIES > 32 +UINT map_index; +#endif + +#ifdef TX_ENABLE_EVENT_TRACE +TX_TRACE_BUFFER_ENTRY *entry_ptr; +ULONG time_stamp = ((ULONG) 0); +#endif + + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + +#ifndef TX_NO_TIMER + + + /* Determine if a timeout needs to be activated. */ + if (thread_ptr == current_thread) + { + + /* Is there a wait option? */ + if (wait_option != TX_NO_WAIT) + { + + /* Make sure it is not a wait-forever option. */ + if (wait_option != TX_WAIT_FOREVER) + { + + /* Setup the wait option. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = wait_option; + + /* Activate the thread timer with the timeout value setup in the caller. */ + _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer)); + } + } + + /* Reset time slice for current thread. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_new_time_slice; + } +#endif + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the thread's suspend count. */ + thread_ptr -> tx_thread_performance_suspend_count++; + + /* Increment the total number of thread suspensions. */ + _tx_thread_performance_suspend_count++; +#endif + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, thread_ptr -> tx_thread_state) + + /* Log the thread status change. */ + TX_EL_THREAD_STATUS_CHANGE_INSERT(thread_ptr, thread_ptr -> tx_thread_state) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, save the current event pointer. */ + entry_ptr = _tx_trace_buffer_current_ptr; +#endif + + /* Log the thread status change. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_SUSPEND, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&priority), TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr), TX_TRACE_INTERNAL_EVENTS) + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Save the time stamp for later comparison to verify that + the event hasn't been overwritten by the time we have + computed the next thread to execute. */ + if (entry_ptr != TX_NULL) + { + + /* Save time stamp. */ + time_stamp = entry_ptr -> tx_trace_buffer_entry_time_stamp; + } +#endif + + /* Pickup priority of thread. */ + priority = thread_ptr -> tx_thread_priority; + + /* Pickup the next ready thread pointer. */ + ready_next = thread_ptr -> tx_thread_ready_next; + + /* Determine if there are other threads at this priority that are + ready. */ + if (ready_next != thread_ptr) + { + + /* Yes, there are other threads at this priority ready. */ + + /* Pickup the previous ready thread pointer. */ + ready_previous = thread_ptr -> tx_thread_ready_previous; + + /* Just remove this thread from the priority list. */ + ready_next -> tx_thread_ready_previous = ready_previous; + ready_previous -> tx_thread_ready_next = ready_next; + + /* Determine if this is the head of the priority list. */ + if (_tx_thread_priority_list[priority] == thread_ptr) + { + + /* Update the head pointer of this priority list. */ + _tx_thread_priority_list[priority] = ready_next; + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Check for a thread preempted that had preemption threshold set. */ + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) + { + + /* Ensure that this thread's priority is clear in the preempt map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } +#endif + } + } + else + { + + /* This is the only thread at this priority ready to run. Set the head + pointer to NULL. */ + _tx_thread_priority_list[priority] = TX_NULL; + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index into the bit map array. */ + map_index = priority/((UINT) 32); +#endif + + /* Clear this priority bit in the ready priority bit map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_priority_maps[MAP_INDEX] = _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this priority map. */ + if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this priority map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_priority_map_active = _tx_thread_priority_map_active & (~(priority_bit)); + } +#endif + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Check for a thread preempted that had preemption-threshold set. */ + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) + { + + /* Ensure that this thread's priority is clear in the preempt map. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempted map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } +#endif + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index to find the next highest priority thread ready for execution. */ + priority_map = _tx_thread_priority_map_active; + + /* Determine if there is anything. */ + if (priority_map != ((ULONG) 0)) + { + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index) + } + + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); +#endif + + /* Setup working variable for the priority map. */ + priority_map = _tx_thread_priority_maps[MAP_INDEX]; + + /* Make a quick check for no other threads ready for execution. */ + if (priority_map == ((ULONG) 0)) + { + + /* Nothing else is ready. Set highest priority and execute thread + accordingly. */ + _tx_thread_highest_priority = ((UINT) TX_MAX_PRIORITIES); + _tx_thread_execute_ptr = TX_NULL; + +#ifndef TX_MISRA_ENABLE + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = 0; + } + } +#endif + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return; +#endif + } + else + { + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + + /* Setup the next highest priority variable. */ + _tx_thread_highest_priority = base_priority + ((UINT) priority_bit); + } + } + + /* Determine if the suspending thread is the thread designated to execute. */ + if (thread_ptr == _tx_thread_execute_ptr) + { + + /* Pickup the highest priority thread to execute. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + +#ifndef TX_DISABLE_PREEMPTION_THRESHOLD + + /* Determine if a previous thread with preemption-threshold was preempted. */ +#if TX_MAX_PRIORITIES > 32 + if (_tx_thread_preempted_map_active != ((ULONG) 0)) +#else + if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0)) +#endif + { + + /* Yes, there was a thread preempted when it was using preemption-threshold. */ + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Decrement the preemption disable variable. */ + _tx_thread_preempt_disable--; + + /* Calculate the thread with preemption threshold set that + was interrupted by a thread above the preemption level. */ + +#if TX_MAX_PRIORITIES > 32 + + /* Calculate the index to find the next highest priority thread ready for execution. */ + priority_map = _tx_thread_preempted_map_active; + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index) + + /* Calculate the base priority as well. */ + base_priority = map_index * ((UINT) 32); +#else + + /* Setup the base priority to zero. */ + base_priority = ((UINT) 0); +#endif + + /* Setup temporary preempted map. */ + priority_map = _tx_thread_preempted_maps[MAP_INDEX]; + + /* Calculate the lowest bit set in the priority map. */ + TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit) + + /* Setup the highest priority preempted thread. */ + priority = base_priority + ((UINT) priority_bit); + + /* Determine if the next highest priority thread is above the highest priority threshold value. */ + if (_tx_thread_highest_priority >= (_tx_thread_priority_list[priority] -> tx_thread_preempt_threshold)) + { + + /* Thread not allowed to execute until earlier preempted thread finishes or lowers its + preemption-threshold. */ + _tx_thread_execute_ptr = _tx_thread_priority_list[priority]; + + /* Clear the corresponding bit in the preempted map, since the preemption has been restored. */ + TX_MOD32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_maps[MAP_INDEX] = _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit)); + +#if TX_MAX_PRIORITIES > 32 + + /* Determine if there are any other bits set in this preempt map. */ + if (_tx_thread_preempted_maps[MAP_INDEX] == ((ULONG) 0)) + { + + /* No, clear the active bit to signify this preempt map has nothing set. */ + TX_DIV32_BIT_SET(priority, priority_bit) + _tx_thread_preempted_map_active = _tx_thread_preempted_map_active & (~(priority_bit)); + } +#endif + } + } +#endif + +#ifndef TX_MISRA_ENABLE + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); + } + } +#endif + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + + /* Return to caller. */ + return; +#endif + } + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Is the execute pointer different? */ + if (_tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] != _tx_thread_execute_ptr) + { + + /* Move to next entry. */ + _tx_thread_performance__execute_log_index++; + + /* Check for wrap condition. */ + if (_tx_thread_performance__execute_log_index >= TX_THREAD_EXECUTE_LOG_SIZE) + { + + /* Set the index to the beginning. */ + _tx_thread_performance__execute_log_index = ((UINT) 0); + } + + /* Log the new execute pointer. */ + _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] = _tx_thread_execute_ptr; + } +#endif + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Check that the event time stamp is unchanged. A different + timestamp means that a later event wrote over the thread + suspend event. In that case, do nothing here. */ + if (entry_ptr != TX_NULL) + { + + /* Is the timestamp the same? */ + if (time_stamp == entry_ptr -> tx_trace_buffer_entry_time_stamp) + { + + /* Timestamp is the same, set the "next thread pointer" to the new value of the + next thread to execute. This can be used by the trace analysis tool to keep + track of next thread execution. */ +#ifdef TX_MISRA_ENABLE + entry_ptr -> tx_trace_buffer_entry_info_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#else + entry_ptr -> tx_trace_buffer_entry_information_field_4 = TX_POINTER_TO_ULONG_CONVERT(_tx_thread_execute_ptr); +#endif + } + } +#endif + + /* Determine if a preemption condition is present. */ + if (current_thread != _tx_thread_execute_ptr) + { + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + thread_ptr = _tx_thread_execute_ptr; + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) +#endif + + /* Determine if preemption should take place. This is only possible if the current thread pointer is + not the same as the execute thread pointer AND the system state and preempt disable flags are clear. */ + TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags) + if (combined_flags == ((ULONG) 0)) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Determine if an idle system return is present. */ + if (_tx_thread_execute_ptr == TX_NULL) + { + + /* Yes, increment the return to idle return count. */ + _tx_thread_performance_idle_return_count++; + } + else + { + + /* No, there is another thread ready to run and will be scheduled upon return. */ + _tx_thread_performance_non_idle_return_count++; + } +#endif + + /* Preemption is needed - return to the system! */ + _tx_thread_system_return(); + } + } + + /* Return to caller. */ + return; +} +#endif + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_terminate.c b/Middlewares/ST/threadx/common/src/tx_thread_terminate.c new file mode 100644 index 0000000..f84a499 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_terminate.c @@ -0,0 +1,312 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_terminate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function handles application thread terminate requests. Once */ +/* a thread is terminated, it cannot be executed again unless it is */ +/* deleted and recreated. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* status Return completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_system_deactivate Timer deactivate function */ +/* _tx_thread_system_suspend Actual thread suspension */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend */ +/* thread */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* Suspend Cleanup Routine Suspension cleanup function */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_terminate(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +VOID (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence); +#ifndef TX_DISABLE_NOTIFY_CALLBACKS +VOID (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT id); +#endif +UINT status; +ULONG suspension_sequence; + + + /* Default to successful completion. */ + status = TX_SUCCESS; + + /* Lockout interrupts while the thread is being terminated. */ + TX_DISABLE + + /* Deactivate thread timer, if active. */ + _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer); + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_TERMINATE, thread_ptr, thread_ptr -> tx_thread_state, TX_POINTER_TO_ULONG_CONVERT(&suspend_cleanup), 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_TERMINATE_INSERT + + /* Is the thread already terminated? */ + if (thread_ptr -> tx_thread_state == TX_TERMINATED) + { + + /* Restore interrupts. */ + TX_RESTORE + + /* Return success since thread is already terminated. */ + status = TX_SUCCESS; + } + + /* Check the specified thread's current status. */ + else if (thread_ptr -> tx_thread_state != TX_COMPLETED) + { + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Pickup the entry/exit application callback routine. */ + entry_exit_notify = thread_ptr -> tx_thread_entry_exit_notify; +#endif + + /* Check to see if the thread is currently ready. */ + if (thread_ptr -> tx_thread_state == TX_READY) + { + + /* Set the state to terminated. */ + thread_ptr -> tx_thread_state = TX_TERMINATED; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED) + +#ifdef TX_NOT_INTERRUPTABLE + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if an application callback routine is specified. */ + if (entry_exit_notify != TX_NULL) + { + + /* Yes, notify application that this thread has exited! */ + (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT); + } +#endif + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0)); +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Setup for no timeout period. */ + thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks = ((ULONG) 0); + + /* Disable preemption. */ + _tx_thread_preempt_disable++; + + /* Since the thread is currently ready, we don't need to + worry about calling the suspend cleanup routine! */ + + /* Restore interrupts. */ + TX_RESTORE + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_TERMINATED_EXTENSION(thread_ptr) + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if an application callback routine is specified. */ + if (entry_exit_notify != TX_NULL) + { + + /* Yes, notify application that this thread has exited! */ + (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT); + } +#endif + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); + + /* Disable interrupts. */ + TX_DISABLE +#endif + } + else + { + + /* Change the state to terminated. */ + thread_ptr -> tx_thread_state = TX_TERMINATED; + + /* Thread state change. */ + TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED) + + /* Set the suspending flag. This prevents the thread from being + resumed before the cleanup routine is executed. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Pickup the cleanup routine address. */ + suspend_cleanup = thread_ptr -> tx_thread_suspend_cleanup; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Pickup the suspension sequence number that is used later to verify that the + cleanup is still necessary. */ + suspension_sequence = thread_ptr -> tx_thread_suspension_sequence; +#else + + /* When not interruptable is selected, the suspension sequence is not used - just set to 0. */ + suspension_sequence = ((ULONG) 0); +#endif + +#ifndef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Call any cleanup routines. */ + if (suspend_cleanup != TX_NULL) + { + + /* Yes, there is a function to call. */ + (suspend_cleanup)(thread_ptr, suspension_sequence); + } + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts. */ + TX_DISABLE +#endif + + /* Clear the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_FALSE; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Perform any additional activities for tool or user purpose. */ + TX_THREAD_TERMINATED_EXTENSION(thread_ptr) + +#ifndef TX_DISABLE_NOTIFY_CALLBACKS + + /* Determine if an application callback routine is specified. */ + if (entry_exit_notify != TX_NULL) + { + + /* Yes, notify application that this thread has exited! */ + (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT); + } +#endif + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts. */ + TX_DISABLE +#endif + } + +#ifndef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Determine if the application is using mutexes. */ + if (_tx_thread_mutex_release != TX_NULL) + { + + /* Yes, call the mutex release function via a function pointer that + is setup during initialization. */ + (_tx_thread_mutex_release)(thread_ptr); + } + +#ifndef TX_NOT_INTERRUPTABLE + + /* Disable interrupts. */ + TX_DISABLE +#endif + + /* Enable preemption. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + } + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_time_slice.c b/Middlewares/ST/threadx/common/src/tx_thread_time_slice.c new file mode 100644 index 0000000..4dac554 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_time_slice.c @@ -0,0 +1,190 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + +#ifndef TX_NO_TIMER + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_time_slice PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function moves the currently executing thread to the end of */ +/* the threads ready at the same priority level as a result of a */ +/* time-slice interrupt. If no other thread of the same priority is */ +/* ready, this function simply returns. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_timer_interrupt Timer interrupt handling */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Scott Larson Modified comment(s), and */ +/* opt out of function when */ +/* TX_NO_TIMER is defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_time_slice(VOID) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +#ifdef TX_ENABLE_STACK_CHECKING +TX_THREAD *next_thread_ptr; +#endif +#ifdef TX_ENABLE_EVENT_TRACE +ULONG system_state; +UINT preempt_disable; +#endif + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Check this thread's stack. */ + TX_THREAD_STACK_CHECK(thread_ptr) + + /* Set the next thread pointer to NULL. */ + next_thread_ptr = TX_NULL; +#endif + + /* Lockout interrupts while the time-slice is evaluated. */ + TX_DISABLE + + /* Clear the expired time-slice flag. */ + _tx_timer_expired_time_slice = TX_FALSE; + + /* Make sure the thread pointer is valid. */ + if (thread_ptr != TX_NULL) + { + + /* Make sure the thread is still active, i.e. not suspended. */ + if (thread_ptr -> tx_thread_state == TX_READY) + { + + /* Setup a fresh time-slice for the thread. */ + thread_ptr -> tx_thread_time_slice = thread_ptr -> tx_thread_new_time_slice; + + /* Reset the actual time-slice variable. */ + _tx_timer_time_slice = thread_ptr -> tx_thread_time_slice; + + /* Determine if there is another thread at the same priority and preemption-threshold + is not set. Preemption-threshold overrides time-slicing. */ + if (thread_ptr -> tx_thread_ready_next != thread_ptr) + { + + /* Check to see if preemption-threshold is not being used. */ + if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold) + { + + /* Preemption-threshold is not being used by this thread. */ + + /* There is another thread at this priority, make it the highest at + this priority level. */ + _tx_thread_priority_list[thread_ptr -> tx_thread_priority] = thread_ptr -> tx_thread_ready_next; + + /* Designate the highest priority thread as the one to execute. Don't use this + thread's priority as an index just in case a higher priority thread is now + ready! */ + _tx_thread_execute_ptr = _tx_thread_priority_list[_tx_thread_highest_priority]; + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the thread's time-slice counter. */ + thread_ptr -> tx_thread_performance_time_slice_count++; + + /* Increment the total number of thread time-slice operations. */ + _tx_thread_performance_time_slice_count++; +#endif + + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Pickup the next execute pointer. */ + next_thread_ptr = _tx_thread_execute_ptr; +#endif + } + } + } + } + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Pickup the volatile information. */ + system_state = TX_THREAD_GET_SYSTEM_STATE(); + preempt_disable = _tx_thread_preempt_disable; + + /* Insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SLICE, _tx_thread_execute_ptr, system_state, preempt_disable, TX_POINTER_TO_ULONG_CONVERT(&thread_ptr), TX_TRACE_INTERNAL_EVENTS) +#endif + + /* Restore previous interrupt posture. */ + TX_RESTORE + +#ifdef TX_ENABLE_STACK_CHECKING + + /* Determine if there is a next thread pointer to perform stack checking on. */ + if (next_thread_ptr != TX_NULL) + { + + /* Yes, check this thread's stack. */ + TX_THREAD_STACK_CHECK(next_thread_ptr) + } +#endif +} + +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.c b/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.c new file mode 100644 index 0000000..23e1eff --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_time_slice_change.c @@ -0,0 +1,119 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_time_slice_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes thread time slice change requests. The */ +/* previous time slice is returned to the caller. If the new request */ +/* is made for an executing thread, it is also placed in the actual */ +/* time-slice countdown variable. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread */ +/* new_time_slice New time slice */ +/* old_time_slice Old time slice */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_time_slice_change(TX_THREAD *thread_ptr, ULONG new_time_slice, ULONG *old_time_slice) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *current_thread; + + + /* Lockout interrupts while the thread is being resumed. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_TIME_SLICE_CHANGE, thread_ptr, new_time_slice, thread_ptr -> tx_thread_new_time_slice, 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_TIME_SLICE_CHANGE_INSERT + + /* Return the old time slice. */ + *old_time_slice = thread_ptr -> tx_thread_new_time_slice; + + /* Setup the new time-slice. */ + thread_ptr -> tx_thread_time_slice = new_time_slice; + thread_ptr -> tx_thread_new_time_slice = new_time_slice; + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Determine if this thread is the currently executing thread. */ + if (thread_ptr == current_thread) + { + + /* Yes, update the time-slice countdown variable. */ + _tx_timer_time_slice = new_time_slice; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_timeout.c b/Middlewares/ST/threadx/common/src/tx_thread_timeout.c new file mode 100644 index 0000000..c0384d5 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_timeout.c @@ -0,0 +1,167 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_timeout PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function handles thread timeout processing. Timeouts occur in */ +/* two flavors, namely the thread sleep timeout and all other service */ +/* call timeouts. Thread sleep timeouts are processed locally, while */ +/* the others are processed by the appropriate suspension clean-up */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* timeout_input Contains the thread pointer */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* Suspension Cleanup Functions */ +/* _tx_thread_system_resume Resume thread */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_timer_expiration_process Timer expiration function */ +/* _tx_timer_thread_entry Timer thread function */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_thread_timeout(ULONG timeout_input) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +VOID (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence); +ULONG suspension_sequence; + + + /* Pickup the thread pointer. */ + TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr) + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine how the thread is currently suspended. */ + if (thread_ptr -> tx_thread_state == TX_SLEEP) + { + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Increment the disable preemption flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Lift the suspension on the sleeping thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + } + else + { + + /* Process all other suspension timeouts. */ + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread timeouts. */ + _tx_thread_performance_timeout_count++; + + /* Increment the number of timeouts for this thread. */ + thread_ptr -> tx_thread_performance_timeout_count++; +#endif + + /* Pickup the cleanup routine address. */ + suspend_cleanup = thread_ptr -> tx_thread_suspend_cleanup; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Pickup the suspension sequence number that is used later to verify that the + cleanup is still necessary. */ + suspension_sequence = thread_ptr -> tx_thread_suspension_sequence; +#else + + /* When not interruptable is selected, the suspension sequence is not used - just set to 0. */ + suspension_sequence = ((ULONG) 0); +#endif + +#ifndef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Call any cleanup routines. */ + if (suspend_cleanup != TX_NULL) + { + + /* Yes, there is a function to call. */ + (suspend_cleanup)(thread_ptr, suspension_sequence); + } + +#ifdef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE +#endif + } +} + diff --git a/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.c b/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.c new file mode 100644 index 0000000..e5fbffa --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_thread_wait_abort.c @@ -0,0 +1,237 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_wait_abort PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function aborts the wait condition that the specified thread */ +/* is in - regardless of what object the thread is waiting on - and */ +/* returns a TX_WAIT_ABORTED status to the specified thread. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Thread to abort the wait on */ +/* */ +/* OUTPUT */ +/* */ +/* status Return completion status */ +/* */ +/* CALLS */ +/* */ +/* Suspension Cleanup Functions */ +/* _tx_thread_system_resume */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_thread_wait_abort(TX_THREAD *thread_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +VOID (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence); +UINT status; +ULONG suspension_sequence; + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_THREAD_WAIT_ABORT, thread_ptr, thread_ptr -> tx_thread_state, 0, 0, TX_TRACE_THREAD_EVENTS) + + /* Log this kernel call. */ + TX_EL_THREAD_WAIT_ABORT_INSERT + + /* Determine if the thread is currently suspended. */ + if (thread_ptr -> tx_thread_state < TX_SLEEP) + { + + /* Thread is either ready, completed, terminated, or in a pure + suspension condition. */ + + /* Restore interrupts. */ + TX_RESTORE + + /* Just return with an error message to indicate that + nothing was done. */ + status = TX_WAIT_ABORT_ERROR; + } + else + { + + /* Check for a sleep condition. */ + if (thread_ptr -> tx_thread_state == TX_SLEEP) + { + + /* Set the state to terminated. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + + /* Set the TX_WAIT_ABORTED status in the thread that is + sleeping. */ + thread_ptr -> tx_thread_suspend_status = TX_WAIT_ABORTED; + + /* Make sure there isn't a suspend cleanup routine. */ + thread_ptr -> tx_thread_suspend_cleanup = TX_NULL; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the disable preemption flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE +#endif + } + else + { + + /* Process all other suspension timeouts. */ + + /* Set the state to suspended. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + + /* Pickup the cleanup routine address. */ + suspend_cleanup = thread_ptr -> tx_thread_suspend_cleanup; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Pickup the suspension sequence number that is used later to verify that the + cleanup is still necessary. */ + suspension_sequence = thread_ptr -> tx_thread_suspension_sequence; +#else + + /* When not interruptable is selected, the suspension sequence is not used - just set to 0. */ + suspension_sequence = ((ULONG) 0); +#endif + + /* Set the TX_WAIT_ABORTED status in the thread that was + suspended. */ + thread_ptr -> tx_thread_suspend_status = TX_WAIT_ABORTED; + +#ifndef TX_NOT_INTERRUPTABLE + + /* Increment the disable preemption flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Call any cleanup routines. */ + if (suspend_cleanup != TX_NULL) + { + + /* Yes, there is a function to call. */ + (suspend_cleanup)(thread_ptr, suspension_sequence); + } + } + + /* If the abort of the thread wait was successful, if so resume the thread. */ + if (thread_ptr -> tx_thread_suspend_status == TX_WAIT_ABORTED) + { + +#ifdef TX_THREAD_ENABLE_PERFORMANCE_INFO + + /* Increment the total number of thread wait aborts. */ + _tx_thread_performance_wait_abort_count++; + + /* Increment this thread's wait abort count. */ + thread_ptr -> tx_thread_performance_wait_abort_count++; +#endif + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(thread_ptr); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Lift the suspension on the previously waiting thread. */ + _tx_thread_system_resume(thread_ptr); +#endif + + /* Return a successful status. */ + status = TX_SUCCESS; + } + else + { + +#ifdef TX_NOT_INTERRUPTABLE + + /* Restore interrupts. */ + TX_RESTORE + +#else + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the disable preemption flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE +#endif + + /* Return with an error message to indicate that + nothing was done. */ + status = TX_WAIT_ABORT_ERROR; + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_time_get.c b/Middlewares/ST/threadx/common/src/tx_time_get.c new file mode 100644 index 0000000..3c36655 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_time_get.c @@ -0,0 +1,104 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_time_get PORTABLE C */ +/* 6.1.3 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves the internal, free-running, system clock */ +/* and returns it to the caller. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* _tx_timer_system_clock Returns the system clock value */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* 12-31-2020 Andres Mlinar Modified comment(s), */ +/* resulting in version 6.1.3 */ +/* */ +/**************************************************************************/ +ULONG _tx_time_get(VOID) +{ + +TX_INTERRUPT_SAVE_AREA + +#ifdef TX_ENABLE_EVENT_TRACE +ULONG another_temp_time = ((ULONG) 0); +#endif +ULONG temp_time; + + + /* Disable interrupts. */ + TX_DISABLE + + /* Pickup the system clock time. */ + temp_time = _tx_timer_system_clock; + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_GET, TX_ULONG_TO_POINTER_CONVERT(temp_time), TX_POINTER_TO_ULONG_CONVERT(&another_temp_time), 0, 0, TX_TRACE_TIME_EVENTS) + + /* Log this kernel call. */ + TX_EL_TIME_GET_INSERT + + /* Restore interrupts. */ + TX_RESTORE + + /* Return the time. */ + return(temp_time); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_time_set.c b/Middlewares/ST/threadx/common/src/tx_time_set.c new file mode 100644 index 0000000..13856ce --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_time_set.c @@ -0,0 +1,94 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_time_set PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function modifies the internal, free-running, system clock */ +/* as specified by the caller. */ +/* */ +/* INPUT */ +/* */ +/* new_time New time value */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_time_set(ULONG new_time) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIME_SET, TX_ULONG_TO_POINTER_CONVERT(new_time), 0, 0, 0, TX_TRACE_TIME_EVENTS) + + /* Log this kernel call. */ + TX_EL_TIME_SET_INSERT + + /* Set the system clock time. */ + _tx_timer_system_clock = new_time; + + /* Restore interrupts. */ + TX_RESTORE +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_activate.c b/Middlewares/ST/threadx/common/src/tx_timer_activate.c new file mode 100644 index 0000000..8a9ef71 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_activate.c @@ -0,0 +1,137 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_trace.h" +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_activate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function activates the specified application timer. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Always returns success */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_system_activate Actual timer activation function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_timer_activate(TX_TIMER *timer_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; + + + /* Disable interrupts to put the timer on the created list. */ + TX_DISABLE + +#ifdef TX_ENABLE_EVENT_TRACE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIMER_ACTIVATE, timer_ptr, 0, 0, 0, TX_TRACE_TIMER_EVENTS) +#endif + +#ifdef TX_ENABLE_EVENT_LOGGING + + /* Log this kernel call. */ + TX_EL_TIMER_ACTIVATE_INSERT +#endif + + /* Check for an already active timer. */ + if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head != TX_NULL) + { + + /* Timer is already active, return an error. */ + status = TX_ACTIVATE_ERROR; + } + + /* Check for a timer with a zero expiration. */ + else if (timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks == ((ULONG) 0)) + { + + /* Timer is being activated with a zero expiration. */ + status = TX_ACTIVATE_ERROR; + } + else + { + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total activations counter. */ + _tx_timer_performance_activate_count++; + + /* Increment the number of activations on this timer. */ + timer_ptr -> tx_timer_performance_activate_count++; +#endif + + /* Call actual activation function. */ + _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal)); + + /* Return a successful status. */ + status = TX_SUCCESS; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_change.c b/Middlewares/ST/threadx/common/src/tx_timer_change.c new file mode 100644 index 0000000..d051078 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_change.c @@ -0,0 +1,105 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function modifies an application timer as specified by the */ +/* input. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* initial_ticks Initial expiration ticks */ +/* reschedule_ticks Reschedule ticks */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks) +{ + +TX_INTERRUPT_SAVE_AREA + + + /* Disable interrupts to put the timer on the created list. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIMER_CHANGE, timer_ptr, initial_ticks, reschedule_ticks, 0, TX_TRACE_TIMER_EVENTS) + + /* Log this kernel call. */ + TX_EL_TIMER_CHANGE_INSERT + + /* Determine if the timer is active. */ + if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head == TX_NULL) + { + + /* Setup the new expiration fields. */ + timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks = initial_ticks; + timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks = reschedule_ticks; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_create.c b/Middlewares/ST/threadx/common/src/tx_timer_create.c new file mode 100644 index 0000000..9326d69 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_create.c @@ -0,0 +1,169 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function creates an application timer from the specified */ +/* input. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* name_ptr Pointer to timer name */ +/* expiration_function Application expiration function */ +/* initial_ticks Initial expiration ticks */ +/* reschedule_ticks Reschedule ticks */ +/* auto_activate Automatic activation flag */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_system_activate Timer activation function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr, + VOID (*expiration_function)(ULONG id), ULONG expiration_input, + ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_TIMER *next_timer; +TX_TIMER *previous_timer; + + + /* Initialize timer control block to all zeros. */ + TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER))); + + /* Setup the basic timer fields. */ + timer_ptr -> tx_timer_name = name_ptr; + timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks = initial_ticks; + timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks = reschedule_ticks; + timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function = expiration_function; + timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param = expiration_input; + + /* Disable interrupts to put the timer on the created list. */ + TX_DISABLE + + /* Setup the timer ID to make it valid. */ + timer_ptr -> tx_timer_id = TX_TIMER_ID; + + /* Place the timer on the list of created application timers. First, + check for an empty list. */ + if (_tx_timer_created_count == TX_EMPTY) + { + + /* The created timer list is empty. Add timer to empty list. */ + _tx_timer_created_ptr = timer_ptr; + timer_ptr -> tx_timer_created_next = timer_ptr; + timer_ptr -> tx_timer_created_previous = timer_ptr; + } + else + { + + /* This list is not NULL, add to the end of the list. */ + next_timer = _tx_timer_created_ptr; + previous_timer = next_timer -> tx_timer_created_previous; + + /* Place the new timer in the list. */ + next_timer -> tx_timer_created_previous = timer_ptr; + previous_timer -> tx_timer_created_next = timer_ptr; + + /* Setup this timer's created links. */ + timer_ptr -> tx_timer_created_previous = previous_timer; + timer_ptr -> tx_timer_created_next = next_timer; + } + + /* Increment the number of created timers. */ + _tx_timer_created_count++; + + /* Optional timer create extended processing. */ + TX_TIMER_CREATE_EXTENSION(timer_ptr) + + /* If trace is enabled, register this object. */ + TX_TRACE_OBJECT_REGISTER(TX_TRACE_OBJECT_TYPE_TIMER, timer_ptr, name_ptr, initial_ticks, reschedule_ticks) + + /* If trace is enabled, insert this call in the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIMER_CREATE, timer_ptr, initial_ticks, reschedule_ticks, auto_activate, TX_TRACE_TIMER_EVENTS) + + /* Log this kernel call. */ + TX_EL_TIMER_CREATE_INSERT + + /* Determine if this timer needs to be activated. */ + if (auto_activate == TX_AUTO_ACTIVATE) + { + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total activations counter. */ + _tx_timer_performance_activate_count++; + + /* Increment the number of activations on this timer. */ + timer_ptr -> tx_timer_performance_activate_count++; +#endif + + /* Call actual activation function. */ + _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal)); + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_deactivate.c b/Middlewares/ST/threadx/common/src/tx_timer_deactivate.c new file mode 100644 index 0000000..25175cc --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_deactivate.c @@ -0,0 +1,252 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_deactivate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deactivates the specified application timer. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Always returns success */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_timer_deactivate(TX_TIMER *timer_ptr) +{ +TX_INTERRUPT_SAVE_AREA + +TX_TIMER_INTERNAL *internal_ptr; +TX_TIMER_INTERNAL **list_head; +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; +ULONG ticks_left; +UINT active_timer_list; + + + /* Setup internal timer pointer. */ + internal_ptr = &(timer_ptr -> tx_timer_internal); + + /* Disable interrupts while the remaining time before expiration is + calculated. */ + TX_DISABLE + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total deactivations counter. */ + _tx_timer_performance_deactivate_count++; + + /* Increment the number of deactivations on this timer. */ + timer_ptr -> tx_timer_performance_deactivate_count++; +#endif + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIMER_DEACTIVATE, timer_ptr, TX_POINTER_TO_ULONG_CONVERT(&ticks_left), 0, 0, TX_TRACE_TIMER_EVENTS) + + /* Log this kernel call. */ + TX_EL_TIMER_DEACTIVATE_INSERT + + /* Pickup the list head. */ + list_head = internal_ptr -> tx_timer_internal_list_head; + + /* Is the timer active? */ + if (list_head != TX_NULL) + { + + /* Default the active timer list flag to false. */ + active_timer_list = TX_FALSE; + + /* Determine if the head pointer is within the timer expiration list. */ + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_start)) + { + + /* Now check to make sure the list head is before the end of the list. */ + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) < TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end)) + { + + /* Set the active timer list flag to true. */ + active_timer_list = TX_TRUE; + } + } + + /* Determine if the timer is on active timer list. */ + if (active_timer_list == TX_TRUE) + { + + /* This timer is active and has not yet expired. */ + + /* Calculate the amount of time that has elapsed since the timer + was activated. */ + + /* Is this timer's entry after the current timer pointer? */ + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_current_ptr)) + { + + /* Calculate ticks left to expiration - just the difference between this + timer's entry and the current timer pointer. */ + ticks_left = (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_current_ptr)) + ((ULONG) 1); + } + else + { + + /* Calculate the ticks left with a wrapped list condition. */ + ticks_left = (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_list_start)); + + ticks_left = ticks_left + (ULONG) ((TX_TIMER_POINTER_DIF(_tx_timer_list_end, _tx_timer_current_ptr)) + ((ULONG) 1)); + } + + /* Adjust the remaining ticks accordingly. */ + if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Subtract off the last full pass through the timer list and add the + time left. */ + internal_ptr -> tx_timer_internal_remaining_ticks = + (internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES) + ticks_left; + } + else + { + + /* Just put the ticks left into the timer's remaining ticks. */ + internal_ptr -> tx_timer_internal_remaining_ticks = ticks_left; + } + } + else + { + + /* Determine if this is timer has just expired. */ + if (_tx_timer_expired_timer_ptr != internal_ptr) + { + + /* No, it hasn't expired. Now check for remaining time greater than the list + size. */ + if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Adjust the remaining ticks. */ + internal_ptr -> tx_timer_internal_remaining_ticks = + internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES; + } + else + { + + /* Set the remaining time to the reactivation time. */ + internal_ptr -> tx_timer_internal_remaining_ticks = internal_ptr -> tx_timer_internal_re_initialize_ticks; + } + } + else + { + + /* Set the remaining time to the reactivation time. */ + internal_ptr -> tx_timer_internal_remaining_ticks = internal_ptr -> tx_timer_internal_re_initialize_ticks; + } + } + + /* Pickup the next timer. */ + next_timer = internal_ptr -> tx_timer_internal_active_next; + + /* See if this is the only timer in the list. */ + if (internal_ptr == next_timer) + { + + /* Yes, the only timer on the list. */ + + /* Determine if the head pointer needs to be updated. */ + if (*(list_head) == internal_ptr) + { + + /* Update the head pointer. */ + *(list_head) = TX_NULL; + } + } + else + { + + /* At least one more timer is on the same expiration list. */ + + /* Update the links of the adjacent timers. */ + previous_timer = internal_ptr -> tx_timer_internal_active_previous; + next_timer -> tx_timer_internal_active_previous = previous_timer; + previous_timer -> tx_timer_internal_active_next = next_timer; + + /* Determine if the head pointer needs to be updated. */ + if (*(list_head) == internal_ptr) + { + + /* Update the next timer in the list with the list head + pointer. */ + next_timer -> tx_timer_internal_list_head = list_head; + + /* Update the head pointer. */ + *(list_head) = next_timer; + } + } + + /* Clear the timer's list head pointer. */ + internal_ptr -> tx_timer_internal_list_head = TX_NULL; + } + + /* Restore interrupts to previous posture. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_delete.c b/Middlewares/ST/threadx/common/src/tx_timer_delete.c new file mode 100644 index 0000000..ba9d941 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_delete.c @@ -0,0 +1,144 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deletes the specified application timer. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Successful completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_system_deactivate Timer deactivation function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_timer_delete(TX_TIMER *timer_ptr) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_TIMER *next_timer; +TX_TIMER *previous_timer; + + + /* Disable interrupts to remove the timer from the created list. */ + TX_DISABLE + + /* Determine if the timer needs to be deactivated. */ + if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head != TX_NULL) + { + + /* Yes, deactivate the timer before it is deleted. */ + _tx_timer_system_deactivate(&(timer_ptr -> tx_timer_internal)); + } + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIMER_DELETE, timer_ptr, 0, 0, 0, TX_TRACE_TIMER_EVENTS) + + /* Optional timer delete extended processing. */ + TX_TIMER_DELETE_EXTENSION(timer_ptr) + + /* If trace is enabled, unregister this object. */ + TX_TRACE_OBJECT_UNREGISTER(timer_ptr) + + /* Log this kernel call. */ + TX_EL_TIMER_DELETE_INSERT + + /* Clear the timer ID to make it invalid. */ + timer_ptr -> tx_timer_id = TX_CLEAR_ID; + + /* Decrement the number of created timers. */ + _tx_timer_created_count--; + + /* See if the timer is the only one on the list. */ + if (_tx_timer_created_count == TX_EMPTY) + { + + /* Only created timer, just set the created list to NULL. */ + _tx_timer_created_ptr = TX_NULL; + } + else + { + + /* Link-up the neighbors. */ + next_timer = timer_ptr -> tx_timer_created_next; + previous_timer = timer_ptr -> tx_timer_created_previous; + next_timer -> tx_timer_created_previous = previous_timer; + previous_timer -> tx_timer_created_next = next_timer; + + /* See if we have to update the created list head pointer. */ + if (_tx_timer_created_ptr == timer_ptr) + { + + /* Yes, move the head pointer to the next link. */ + _tx_timer_created_ptr = next_timer; + } + } + + /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h. */ + TX_TIMER_DELETE_PORT_COMPLETION(timer_ptr) + + /* Restore interrupts. */ + TX_RESTORE + + /* Return TX_SUCCESS. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.c b/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.c new file mode 100644 index 0000000..c5b6e62 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_expiration_process.c @@ -0,0 +1,483 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + +#ifndef TX_NO_TIMER + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_expiration_process PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes thread and application timer expirations. */ +/* It is called from the _tx_timer_interrupt handler and either */ +/* processes the timer expiration in the ISR or defers to the system */ +/* timer thread. The actual processing is determined during */ +/* compilation. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_resume Thread resume processing */ +/* _tx_thread_system_ni_resume Non-interruptable resume thread */ +/* _tx_timer_system_activate Timer reactivate processing */ +/* Timer Expiration Function */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_timer_interrupt Timer interrupt handler */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Scott Larson Modified comment(s), and */ +/* opt out of function when */ +/* TX_NO_TIMER is defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_expiration_process(VOID) +{ + +TX_INTERRUPT_SAVE_AREA + +#ifdef TX_TIMER_PROCESS_IN_ISR + +TX_TIMER_INTERNAL *expired_timers; +TX_TIMER_INTERNAL *reactivate_timer; +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; +#ifdef TX_REACTIVATE_INLINE +TX_TIMER_INTERNAL **timer_list; /* Timer list pointer */ +UINT expiration_time; /* Value used for pointer offset*/ +ULONG delta; +#endif +TX_TIMER_INTERNAL *current_timer; +VOID (*timeout_function)(ULONG id); +ULONG timeout_param = ((ULONG) 0); +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO +TX_TIMER *timer_ptr; +#endif +#endif + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Don't process in the ISR, wakeup the system timer thread to process the + timer expiration. */ + + /* Disable interrupts. */ + TX_DISABLE + +#ifdef TX_NOT_INTERRUPTABLE + + /* Resume the thread! */ + _tx_thread_system_ni_resume(&_tx_timer_thread); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call the system resume function to activate the timer thread. */ + _tx_thread_system_resume(&_tx_timer_thread); +#endif + +#else + + /* Process the timer expiration directly in the ISR. This increases the interrupt + processing, however, it eliminates the need for a system timer thread and associated + resources. */ + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if the timer processing is already active. This needs to be checked outside + of the processing loop because it remains set throughout nested timer interrupt conditions. */ + if (_tx_timer_processing_active == TX_FALSE) + { + + /* Timer processing is not nested. */ + + /* Determine if the timer expiration has already been cleared. */ + if (_tx_timer_expired != ((UINT) 0)) + { + + /* Proceed with timer processing. */ + + /* Set the timer interrupt processing active flag. */ + _tx_timer_processing_active = TX_TRUE; + + /* Now go into an infinite loop to process timer expirations. */ + do + { + + /* First, move the current list pointer and clear the timer + expired value. This allows the interrupt handling portion + to continue looking for timer expirations. */ + + /* Save the current timer expiration list pointer. */ + expired_timers = *_tx_timer_current_ptr; + + /* Modify the head pointer in the first timer in the list, if there + is one! */ + if (expired_timers != TX_NULL) + { + + expired_timers -> tx_timer_internal_list_head = &expired_timers; + } + + /* Set the current list pointer to NULL. */ + *_tx_timer_current_ptr = TX_NULL; + + /* Move the current pointer up one timer entry wrap if we get to + the end of the list. */ + _tx_timer_current_ptr = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1); + if (_tx_timer_current_ptr == _tx_timer_list_end) + { + + _tx_timer_current_ptr = _tx_timer_list_start; + } + + /* Clear the expired flag. */ + _tx_timer_expired = TX_FALSE; + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Next, process the expiration of the associated timers at this + time slot. */ + while (expired_timers != TX_NULL) + { + + /* Something is on the list. Remove it and process the expiration. */ + current_timer = expired_timers; + + /* Pickup the next timer. */ + next_timer = expired_timers -> tx_timer_internal_active_next; + + /* Set the reactivate timer to NULL. */ + reactivate_timer = TX_NULL; + + /* Determine if this is the only timer. */ + if (current_timer == next_timer) + { + + /* Yes, this is the only timer in the list. */ + + /* Set the head pointer to NULL. */ + expired_timers = TX_NULL; + } + else + { + + /* No, not the only expired timer. */ + + /* Remove this timer from the expired list. */ + previous_timer = current_timer -> tx_timer_internal_active_previous; + next_timer -> tx_timer_internal_active_previous = previous_timer; + previous_timer -> tx_timer_internal_active_next = next_timer; + + /* Modify the next timer's list head to point at the current list head. */ + next_timer -> tx_timer_internal_list_head = &expired_timers; + + /* Set the list head pointer. */ + expired_timers = next_timer; + } + + /* In any case, the timer is now off of the expired list. */ + + /* Determine if the timer has expired or if it is just a really + big timer that needs to be placed in the list again. */ + if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Timer is bigger than the timer entries and must be + rescheduled. */ + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total expiration adjustments counter. */ + _tx_timer_performance__expiration_adjust_count++; + + /* Determine if this is an application timer. */ + if (current_timer -> tx_timer_internal_timeout_function != &_tx_thread_timeout) + { + + /* Derive the application timer pointer. */ + + /* Pickup the application timer pointer. */ + TX_USER_TIMER_POINTER_GET(current_timer, timer_ptr) + + /* Increment the number of expiration adjustments on this timer. */ + if (timer_ptr -> tx_timer_id == TX_TIMER_ID) + { + + timer_ptr -> tx_timer_performance__expiration_adjust_count++; + } + } +#endif + + /* Decrement the remaining ticks of the timer. */ + current_timer -> tx_timer_internal_remaining_ticks = + current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES; + + /* Set the timeout function to NULL in order to bypass the + expiration. */ + timeout_function = TX_NULL; + + /* Make the timer appear that it is still active while interrupts + are enabled. This will permit proper processing of a timer + deactivate from an ISR. */ + current_timer -> tx_timer_internal_list_head = &reactivate_timer; + current_timer -> tx_timer_internal_active_next = current_timer; + + /* Setup the temporary timer list head pointer. */ + reactivate_timer = current_timer; + } + else + { + + /* Timer did expire. */ + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total expirations counter. */ + _tx_timer_performance_expiration_count++; + + /* Determine if this is an application timer. */ + if (current_timer -> tx_timer_internal_timeout_function != &_tx_thread_timeout) + { + + /* Derive the application timer pointer. */ + + /* Pickup the application timer pointer. */ + TX_USER_TIMER_POINTER_GET(current_timer, timer_ptr) + + /* Increment the number of expirations on this timer. */ + if (timer_ptr -> tx_timer_id == TX_TIMER_ID) + { + + timer_ptr -> tx_timer_performance_expiration_count++; + } + } +#endif + + /* Copy the calling function and ID into local variables before interrupts + are re-enabled. */ + timeout_function = current_timer -> tx_timer_internal_timeout_function; + timeout_param = current_timer -> tx_timer_internal_timeout_param; + + /* Copy the reinitialize ticks into the remaining ticks. */ + current_timer -> tx_timer_internal_remaining_ticks = current_timer -> tx_timer_internal_re_initialize_ticks; + + /* Determine if the timer should be reactivated. */ + if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0)) + { + + /* Make the timer appear that it is still active while processing + the expiration routine and with interrupts enabled. This will + permit proper processing of a timer deactivate from both the + expiration routine and an ISR. */ + current_timer -> tx_timer_internal_list_head = &reactivate_timer; + current_timer -> tx_timer_internal_active_next = current_timer; + + /* Setup the temporary timer list head pointer. */ + reactivate_timer = current_timer; + } + else + { + + /* Set the list pointer of this timer to NULL. This is used to indicate + the timer is no longer active. */ + current_timer -> tx_timer_internal_list_head = TX_NULL; + } + } + + /* Set pointer to indicate the expired timer that is currently being processed. */ + _tx_timer_expired_timer_ptr = current_timer; + + /* Restore interrupts for timer expiration call. */ + TX_RESTORE + + /* Call the timer-expiration function, if non-NULL. */ + if (timeout_function != TX_NULL) + { + + (timeout_function) (timeout_param); + } + + /* Lockout interrupts again. */ + TX_DISABLE + + /* Clear expired timer pointer. */ + _tx_timer_expired_timer_ptr = TX_NULL; + + /* Determine if the timer needs to be reactivated. */ + if (reactivate_timer == current_timer) + { + + /* Reactivate the timer. */ + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Determine if this timer expired. */ + if (timeout_function != TX_NULL) + { + + /* Increment the total reactivations counter. */ + _tx_timer_performance_reactivate_count++; + + /* Determine if this is an application timer. */ + if (current_timer -> tx_timer_internal_timeout_function != &_tx_thread_timeout) + { + + /* Derive the application timer pointer. */ + + /* Pickup the application timer pointer. */ + TX_USER_TIMER_POINTER_GET(current_timer, timer_ptr) + + /* Increment the number of expirations on this timer. */ + if (timer_ptr -> tx_timer_id == TX_TIMER_ID) + { + + timer_ptr -> tx_timer_performance_reactivate_count++; + } + } + } +#endif + + +#ifdef TX_REACTIVATE_INLINE + + /* Calculate the amount of time remaining for the timer. */ + if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Set expiration time to the maximum number of entries. */ + expiration_time = TX_TIMER_ENTRIES - ((UINT) 1); + } + else + { + + /* Timer value fits in the timer entries. */ + + /* Set the expiration time. */ + expiration_time = ((UINT) current_timer -> tx_timer_internal_remaining_ticks) - ((UINT) 1); + } + + /* At this point, we are ready to put the timer back on one of + the timer lists. */ + + /* Calculate the proper place for the timer. */ + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time); + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end)) + { + + /* Wrap from the beginning of the list. */ + delta = TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end); + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta); + } + + /* Now put the timer on this list. */ + if ((*timer_list) == TX_NULL) + { + + /* This list is NULL, just put the new timer on it. */ + + /* Setup the links in this timer. */ + current_timer -> tx_timer_internal_active_next = current_timer; + current_timer -> tx_timer_internal_active_previous = current_timer; + + /* Setup the list head pointer. */ + *timer_list = current_timer; + } + else + { + + /* This list is not NULL, add current timer to the end. */ + next_timer = *timer_list; + previous_timer = next_timer -> tx_timer_internal_active_previous; + previous_timer -> tx_timer_internal_active_next = current_timer; + next_timer -> tx_timer_internal_active_previous = current_timer; + current_timer -> tx_timer_internal_active_next = next_timer; + current_timer -> tx_timer_internal_active_previous = previous_timer; + } + + /* Setup list head pointer. */ + current_timer -> tx_timer_internal_list_head = timer_list; +#else + + /* Reactivate through the timer activate function. */ + + /* Clear the list head for the timer activate call. */ + current_timer -> tx_timer_internal_list_head = TX_NULL; + + /* Activate the current timer. */ + _tx_timer_system_activate(current_timer); +#endif + } + } + } while (_tx_timer_expired != TX_FALSE); + + /* Clear the timer interrupt processing active flag. */ + _tx_timer_processing_active = TX_FALSE; + } + } + + /* Restore interrupts. */ + TX_RESTORE +#endif +} + +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_timer_info_get.c b/Middlewares/ST/threadx/common/src/tx_timer_info_get.c new file mode 100644 index 0000000..aba17b6 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_info_get.c @@ -0,0 +1,250 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function retrieves information from the specified timer. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* name Destination for the timer name */ +/* active Destination for active flag */ +/* remaining_ticks Destination for remaining ticks */ +/* before expiration */ +/* reschedule_ticks Destination for reschedule ticks */ +/* next_timer Destination for next timer on the */ +/* created list */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_timer_info_get(TX_TIMER *timer_ptr, CHAR **name, UINT *active, ULONG *remaining_ticks, + ULONG *reschedule_ticks, TX_TIMER **next_timer) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_TIMER_INTERNAL *internal_ptr; +TX_TIMER_INTERNAL **list_head; +ULONG ticks_left; +UINT timer_active; +UINT active_timer_list; + + + /* Disable interrupts. */ + TX_DISABLE + + /* If trace is enabled, insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_TIMER_INFO_GET, timer_ptr, TX_POINTER_TO_ULONG_CONVERT(&ticks_left), 0, 0, TX_TRACE_TIMER_EVENTS) + + /* Log this kernel call. */ + TX_EL_TIMER_INFO_GET_INSERT + + /* Retrieve the name of the timer. */ + if (name != TX_NULL) + { + + *name = timer_ptr -> tx_timer_name; + } + + /* Pickup address of internal timer structure. */ + internal_ptr = &(timer_ptr -> tx_timer_internal); + + /* Retrieve all the pertinent information and return it in the supplied + destinations. */ + + /* Default active to false. */ + timer_active = TX_FALSE; + + /* Default the ticks left to the remaining ticks. */ + ticks_left = internal_ptr -> tx_timer_internal_remaining_ticks; + + /* Determine if the timer is still active. */ + if (internal_ptr -> tx_timer_internal_list_head != TX_NULL) + { + + /* Indicate this timer is active. */ + timer_active = TX_TRUE; + + /* Default the active timer list flag to false. */ + active_timer_list = TX_FALSE; + + /* Determine if the timer is still active. */ + if (internal_ptr -> tx_timer_internal_list_head >= _tx_timer_list_start) + { + + /* Determine if the list head is before the end of the list. */ + if (internal_ptr -> tx_timer_internal_list_head < _tx_timer_list_end) + { + + /* This timer is active and has not yet expired. */ + active_timer_list = TX_TRUE; + } + } + + /* Determine if the timer is on the active timer list. */ + if (active_timer_list == TX_TRUE) + { + + /* Calculate the amount of time that has elapsed since the timer + was activated. */ + + /* Setup the list head pointer. */ + list_head = internal_ptr -> tx_timer_internal_list_head; + + /* Is this timer's entry after the current timer pointer? */ + if (internal_ptr -> tx_timer_internal_list_head >= _tx_timer_current_ptr) + { + + /* Calculate ticks left to expiration - just the difference between this + timer's entry and the current timer pointer. */ + ticks_left = ((TX_TIMER_POINTER_DIF(list_head, _tx_timer_current_ptr)) + ((ULONG) 1)); + } + else + { + + /* Calculate the ticks left with a wrapped list condition. */ + ticks_left = ((TX_TIMER_POINTER_DIF(list_head, _tx_timer_list_start))); + + ticks_left = ticks_left + ((TX_TIMER_POINTER_DIF(_tx_timer_list_end, _tx_timer_current_ptr)) + ((ULONG) 1)); + } + + /* Adjust the remaining ticks accordingly. */ + if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Subtract off the last full pass through the timer list and add the + time left. */ + ticks_left = (internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES) + ticks_left; + } + + } + else + { + + /* The timer is not on the actual timer list so it must either be being processed + or on a temporary list to be processed. */ + + /* Check to see if this timer is the timer currently being processed. */ + if (_tx_timer_expired_timer_ptr == internal_ptr) + { + + /* Timer dispatch routine is executing, waiting to execute, or just finishing. No more remaining ticks for this expiration. */ + ticks_left = ((ULONG) 0); + } + else + { + + /* Timer is not the one being processed, which means it must be on the temporary expiration list + waiting to be processed. */ + + /* Calculate the remaining ticks for a timer in the process of expiring. */ + if (ticks_left > TX_TIMER_ENTRIES) + { + + /* Calculate the number of ticks remaining. */ + ticks_left = internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES; + } + else + { + + /* Timer dispatch routine is waiting to execute, no more remaining ticks for this expiration. */ + ticks_left = ((ULONG) 0); + } + } + } + } + + /* Setup return values for an inactive timer. */ + if (active != TX_NULL) + { + + /* Setup the timer active indication. */ + *active = timer_active; + } + if (remaining_ticks != TX_NULL) + { + + /* Setup the default remaining ticks value. */ + *remaining_ticks = ticks_left; + } + + /* Pickup the reschedule ticks value. */ + if (reschedule_ticks != TX_NULL) + { + + *reschedule_ticks = internal_ptr -> tx_timer_internal_re_initialize_ticks; + } + + /* Pickup the next created application timer. */ + if (next_timer != TX_NULL) + { + + *next_timer = timer_ptr -> tx_timer_created_next; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(TX_SUCCESS); +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_initialize.c b/Middlewares/ST/threadx/common/src/tx_timer_initialize.c new file mode 100644 index 0000000..564c005 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_initialize.c @@ -0,0 +1,306 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/* Check for the TX_NO_TIMER option. When defined, do not define all of the + timer component global variables. */ + +#ifndef TX_NO_TIMER + + +/* Define the system clock value that is continually incremented by the + periodic timer interrupt processing. */ + +volatile ULONG _tx_timer_system_clock; + + +/* Define the time-slice expiration flag. This is used to indicate that a time-slice + has happened. */ + +UINT _tx_timer_expired_time_slice; + + +/* Define the thread and application timer entry list. This list provides a direct access + method for insertion of times less than TX_TIMER_ENTRIES. */ + +TX_TIMER_INTERNAL *_tx_timer_list[TX_TIMER_ENTRIES]; + + +/* Define the boundary pointers to the list. These are setup to easily manage + wrapping the list. */ + +TX_TIMER_INTERNAL **_tx_timer_list_start; +TX_TIMER_INTERNAL **_tx_timer_list_end; + + +/* Define the current timer pointer in the list. This pointer is moved sequentially + through the timer list by the timer interrupt handler. */ + +TX_TIMER_INTERNAL **_tx_timer_current_ptr; + + +/* Define the timer expiration flag. This is used to indicate that a timer + has expired. */ + +UINT _tx_timer_expired; + + +/* Define the created timer list head pointer. */ + +TX_TIMER *_tx_timer_created_ptr; + + +/* Define the created timer count. */ + +ULONG _tx_timer_created_count; + + +/* Define the pointer to the timer that has expired and is being processed. */ + +TX_TIMER_INTERNAL *_tx_timer_expired_timer_ptr; + + +#ifndef TX_TIMER_PROCESS_IN_ISR + +/* Define the timer thread's control block. */ + +TX_THREAD _tx_timer_thread; + + +/* Define the variable that holds the timer thread's starting stack address. */ + +VOID *_tx_timer_stack_start; + + +/* Define the variable that holds the timer thread's stack size. */ + +ULONG _tx_timer_stack_size; + + +/* Define the variable that holds the timer thread's priority. */ + +UINT _tx_timer_priority; + +/* Define the system timer thread's stack. The default size is defined + in tx_port.h. */ + +ULONG _tx_timer_thread_stack_area[(((UINT) TX_TIMER_THREAD_STACK_SIZE)+((sizeof(ULONG))- ((UINT) 1)))/(sizeof(ULONG))]; + +#else + + +/* Define the busy flag that will prevent nested timer ISR processing. */ + +UINT _tx_timer_processing_active; + +#endif + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + +/* Define the total number of timer activations. */ + +ULONG _tx_timer_performance_activate_count; + + +/* Define the total number of timer reactivations. */ + +ULONG _tx_timer_performance_reactivate_count; + + +/* Define the total number of timer deactivations. */ + +ULONG _tx_timer_performance_deactivate_count; + + +/* Define the total number of timer expirations. */ + +ULONG _tx_timer_performance_expiration_count; + + +/* Define the total number of timer expiration adjustments. These are required + if the expiration time is greater than the size of the timer list. In such + cases, the timer is placed at the end of the list and then reactivated + as many times as necessary to finally achieve the resulting timeout. */ + +ULONG _tx_timer_performance__expiration_adjust_count; + +#endif +#endif + + +/* Define the current time slice value. If non-zero, a time-slice is active. + Otherwise, the time_slice is not active. */ + +ULONG _tx_timer_time_slice; + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the clock control component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_create Create the system timer thread */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_initialize(VOID) +{ +#ifndef TX_NO_TIMER +#ifndef TX_TIMER_PROCESS_IN_ISR +UINT status; +#endif + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the system clock to 0. */ + _tx_timer_system_clock = ((ULONG) 0); + + /* Initialize the time-slice value to 0 to make sure it is disabled. */ + _tx_timer_time_slice = ((ULONG) 0); + + /* Clear the expired flags. */ + _tx_timer_expired_time_slice = TX_FALSE; + _tx_timer_expired = TX_FALSE; + + /* Set the currently expired timer being processed pointer to NULL. */ + _tx_timer_expired_timer_ptr = TX_NULL; + + /* Initialize the thread and application timer management control structures. */ + + /* First, initialize the timer list. */ + TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list))); +#endif + + /* Initialize all of the list pointers. */ + _tx_timer_list_start = &_tx_timer_list[0]; + _tx_timer_current_ptr = &_tx_timer_list[0]; + + /* Set the timer list end pointer to one past the actual timer list. This is done + to make the timer interrupt handling in assembly language a little easier. */ + _tx_timer_list_end = &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)]; + _tx_timer_list_end = TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1)); + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Setup the variables associated with the system timer thread's stack and + priority. */ + _tx_timer_stack_start = (VOID *) &_tx_timer_thread_stack_area[0]; + _tx_timer_stack_size = ((ULONG) TX_TIMER_THREAD_STACK_SIZE); + _tx_timer_priority = ((UINT) TX_TIMER_THREAD_PRIORITY); + + /* Create the system timer thread. This thread processes all of the timer + expirations and reschedules. Its stack and priority are defined in the + low-level initialization component. */ + do + { + + /* Create the system timer thread. */ + status = _tx_thread_create(&_tx_timer_thread, + TX_CONST_CHAR_TO_CHAR_POINTER_CONVERT("System Timer Thread"), + _tx_timer_thread_entry, + ((ULONG) TX_TIMER_ID), + _tx_timer_stack_start, _tx_timer_stack_size, + _tx_timer_priority, _tx_timer_priority, TX_NO_TIME_SLICE, TX_DONT_START); + +#ifdef TX_SAFETY_CRITICAL + + /* Check return from thread create - if an error is detected throw an exception. */ + if (status != TX_SUCCESS) + { + + /* Raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, status); + } +#endif + + /* Define timer initialize extension. */ + TX_TIMER_INITIALIZE_EXTENSION(status) + + } while (status != TX_SUCCESS); + +#else + + /* Clear the timer interrupt processing active flag. */ + _tx_timer_processing_active = TX_FALSE; +#endif + +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize the head pointer of the created application timer list. */ + _tx_timer_created_ptr = TX_NULL; + + /* Set the created count to zero. */ + _tx_timer_created_count = TX_EMPTY; + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Initialize timer performance counters. */ + _tx_timer_performance_activate_count = ((ULONG) 0); + _tx_timer_performance_reactivate_count = ((ULONG) 0); + _tx_timer_performance_deactivate_count = ((ULONG) 0); + _tx_timer_performance_expiration_count = ((ULONG) 0); + _tx_timer_performance__expiration_adjust_count = ((ULONG) 0); +#endif +#endif +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_system_activate.c b/Middlewares/ST/threadx/common/src/tx_timer_system_activate.c new file mode 100644 index 0000000..08efdf2 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_system_activate.c @@ -0,0 +1,170 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + +#ifndef TX_NO_TIMER + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_system_activate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function places the specified internal timer in the proper */ +/* place in the timer expiration list. If the timer is already active */ +/* this function does nothing. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Always returns success */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_system_suspend Thread suspend function */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* _tx_timer_thread_entry Timer thread processing */ +/* _tx_timer_activate Application timer activate */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Scott Larson Modified comment(s), and */ +/* opt out of function when */ +/* TX_NO_TIMER is defined, */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr) +{ + +TX_TIMER_INTERNAL **timer_list; +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; +ULONG delta; +ULONG remaining_ticks; +ULONG expiration_time; + + + /* Pickup the remaining ticks. */ + remaining_ticks = timer_ptr -> tx_timer_internal_remaining_ticks; + + /* Determine if there is a timer to activate. */ + if (remaining_ticks != ((ULONG) 0)) + { + + /* Determine if the timer is set to wait forever. */ + if (remaining_ticks != TX_WAIT_FOREVER) + { + + /* Valid timer activate request. */ + + /* Determine if the timer still needs activation. */ + if (timer_ptr -> tx_timer_internal_list_head == TX_NULL) + { + + /* Activate the timer. */ + + /* Calculate the amount of time remaining for the timer. */ + if (remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Set expiration time to the maximum number of entries. */ + expiration_time = TX_TIMER_ENTRIES - ((ULONG) 1); + } + else + { + + /* Timer value fits in the timer entries. */ + + /* Set the expiration time. */ + expiration_time = (remaining_ticks - ((ULONG) 1)); + } + + /* At this point, we are ready to put the timer on one of + the timer lists. */ + + /* Calculate the proper place for the timer. */ + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time); + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end)) + { + + /* Wrap from the beginning of the list. */ + delta = TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end); + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta); + } + + /* Now put the timer on this list. */ + if ((*timer_list) == TX_NULL) + { + + /* This list is NULL, just put the new timer on it. */ + + /* Setup the links in this timer. */ + timer_ptr -> tx_timer_internal_active_next = timer_ptr; + timer_ptr -> tx_timer_internal_active_previous = timer_ptr; + + /* Setup the list head pointer. */ + *timer_list = timer_ptr; + } + else + { + + /* This list is not NULL, add current timer to the end. */ + next_timer = *timer_list; + previous_timer = next_timer -> tx_timer_internal_active_previous; + previous_timer -> tx_timer_internal_active_next = timer_ptr; + next_timer -> tx_timer_internal_active_previous = timer_ptr; + timer_ptr -> tx_timer_internal_active_next = next_timer; + timer_ptr -> tx_timer_internal_active_previous = previous_timer; + } + + /* Setup list head pointer. */ + timer_ptr -> tx_timer_internal_list_head = timer_list; + } + } + } +} + +#endif diff --git a/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.c b/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.c new file mode 100644 index 0000000..909bf45 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_system_deactivate.c @@ -0,0 +1,134 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_system_deactivate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function deactivates, or removes the timer from the active */ +/* timer expiration list. If the timer is already deactivated, this */ +/* function just returns. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SUCCESS Always returns success */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_system_resume Thread resume function */ +/* _tx_timer_thread_entry Timer thread processing */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr) +{ + +TX_TIMER_INTERNAL **list_head; +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; + + + /* Pickup the list head pointer. */ + list_head = timer_ptr -> tx_timer_internal_list_head; + + /* Determine if the timer still needs deactivation. */ + if (list_head != TX_NULL) + { + + /* Deactivate the timer. */ + + /* Pickup the next active timer. */ + next_timer = timer_ptr -> tx_timer_internal_active_next; + + /* See if this is the only timer in the list. */ + if (timer_ptr == next_timer) + { + + /* Yes, the only timer on the list. */ + + /* Determine if the head pointer needs to be updated. */ + if (*(list_head) == timer_ptr) + { + + /* Update the head pointer. */ + *(list_head) = TX_NULL; + } + } + else + { + + /* At least one more timer is on the same expiration list. */ + + /* Update the links of the adjacent timers. */ + previous_timer = timer_ptr -> tx_timer_internal_active_previous; + next_timer -> tx_timer_internal_active_previous = previous_timer; + previous_timer -> tx_timer_internal_active_next = next_timer; + + /* Determine if the head pointer needs to be updated. */ + if (*(list_head) == timer_ptr) + { + + /* Update the next timer in the list with the list head pointer. */ + next_timer -> tx_timer_internal_list_head = list_head; + + /* Update the head pointer. */ + *(list_head) = next_timer; + } + } + + /* Clear the timer's list head pointer. */ + timer_ptr -> tx_timer_internal_list_head = TX_NULL; + } +} + diff --git a/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.c b/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.c new file mode 100644 index 0000000..f08f839 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_timer_thread_entry.c @@ -0,0 +1,482 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_thread_entry PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function manages thread and application timer expirations. */ +/* Actually, from this thread's point of view, there is no difference. */ +/* */ +/* INPUT */ +/* */ +/* timer_thread_input Used just for verification */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* Timer Expiration Function */ +/* _tx_thread_system_suspend Thread suspension */ +/* _tx_thread_system_ni_suspend Non-interruptable suspend thread */ +/* _tx_timer_system_activate Timer reactivate processing */ +/* */ +/* CALLED BY */ +/* */ +/* ThreadX Scheduler */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +#ifndef TX_TIMER_PROCESS_IN_ISR +VOID _tx_timer_thread_entry(ULONG timer_thread_input) +{ + +TX_INTERRUPT_SAVE_AREA + +TX_TIMER_INTERNAL *expired_timers; +TX_TIMER_INTERNAL *reactivate_timer; +TX_TIMER_INTERNAL *next_timer; +TX_TIMER_INTERNAL *previous_timer; +TX_TIMER_INTERNAL *current_timer; +VOID (*timeout_function)(ULONG id); +ULONG timeout_param = ((ULONG) 0); +TX_THREAD *thread_ptr; +#ifdef TX_REACTIVATE_INLINE +TX_TIMER_INTERNAL **timer_list; /* Timer list pointer */ +UINT expiration_time; /* Value used for pointer offset*/ +ULONG delta; +#endif +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO +TX_TIMER *timer_ptr; +#endif + + + /* Make sure the timer input is correct. This also gets rid of the + silly compiler warnings. */ + if (timer_thread_input == TX_TIMER_ID) + { + + /* Yes, valid thread entry, proceed... */ + + /* Now go into an infinite loop to process timer expirations. */ + while (TX_LOOP_FOREVER) + { + + /* First, move the current list pointer and clear the timer + expired value. This allows the interrupt handling portion + to continue looking for timer expirations. */ + TX_DISABLE + + /* Save the current timer expiration list pointer. */ + expired_timers = *_tx_timer_current_ptr; + + /* Modify the head pointer in the first timer in the list, if there + is one! */ + if (expired_timers != TX_NULL) + { + + expired_timers -> tx_timer_internal_list_head = &expired_timers; + } + + /* Set the current list pointer to NULL. */ + *_tx_timer_current_ptr = TX_NULL; + + /* Move the current pointer up one timer entry wrap if we get to + the end of the list. */ + _tx_timer_current_ptr = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1); + if (_tx_timer_current_ptr == _tx_timer_list_end) + { + + _tx_timer_current_ptr = _tx_timer_list_start; + } + + /* Clear the expired flag. */ + _tx_timer_expired = TX_FALSE; + + /* Restore interrupts temporarily. */ + TX_RESTORE + + /* Disable interrupts again. */ + TX_DISABLE + + /* Next, process the expiration of the associated timers at this + time slot. */ + while (expired_timers != TX_NULL) + { + + /* Something is on the list. Remove it and process the expiration. */ + current_timer = expired_timers; + + /* Pickup the next timer. */ + next_timer = expired_timers -> tx_timer_internal_active_next; + + /* Set the reactivate_timer to NULL. */ + reactivate_timer = TX_NULL; + + /* Determine if this is the only timer. */ + if (current_timer == next_timer) + { + + /* Yes, this is the only timer in the list. */ + + /* Set the head pointer to NULL. */ + expired_timers = TX_NULL; + } + else + { + + /* No, not the only expired timer. */ + + /* Remove this timer from the expired list. */ + previous_timer = current_timer -> tx_timer_internal_active_previous; + next_timer -> tx_timer_internal_active_previous = previous_timer; + previous_timer -> tx_timer_internal_active_next = next_timer; + + /* Modify the next timer's list head to point at the current list head. */ + next_timer -> tx_timer_internal_list_head = &expired_timers; + + /* Set the list head pointer. */ + expired_timers = next_timer; + } + + /* In any case, the timer is now off of the expired list. */ + + /* Determine if the timer has expired or if it is just a really + big timer that needs to be placed in the list again. */ + if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Timer is bigger than the timer entries and must be + rescheduled. */ + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total expiration adjustments counter. */ + _tx_timer_performance__expiration_adjust_count++; + + /* Determine if this is an application timer. */ + if (current_timer -> tx_timer_internal_timeout_function != &_tx_thread_timeout) + { + + /* Derive the application timer pointer. */ + + /* Pickup the application timer pointer. */ + TX_USER_TIMER_POINTER_GET(current_timer, timer_ptr) + + /* Increment the number of expiration adjustments on this timer. */ + if (timer_ptr -> tx_timer_id == TX_TIMER_ID) + { + + timer_ptr -> tx_timer_performance__expiration_adjust_count++; + } + } +#endif + + /* Decrement the remaining ticks of the timer. */ + current_timer -> tx_timer_internal_remaining_ticks = + current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES; + + /* Set the timeout function to NULL in order to bypass the + expiration. */ + timeout_function = TX_NULL; + + /* Make the timer appear that it is still active while interrupts + are enabled. This will permit proper processing of a timer + deactivate from an ISR. */ + current_timer -> tx_timer_internal_list_head = &reactivate_timer; + current_timer -> tx_timer_internal_active_next = current_timer; + + /* Setup the temporary timer list head pointer. */ + reactivate_timer = current_timer; + } + else + { + + /* Timer did expire. */ + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Increment the total expirations counter. */ + _tx_timer_performance_expiration_count++; + + /* Determine if this is an application timer. */ + if (current_timer -> tx_timer_internal_timeout_function != &_tx_thread_timeout) + { + + /* Derive the application timer pointer. */ + + /* Pickup the application timer pointer. */ + TX_USER_TIMER_POINTER_GET(current_timer, timer_ptr) + + /* Increment the number of expirations on this timer. */ + if (timer_ptr -> tx_timer_id == TX_TIMER_ID) + { + + timer_ptr -> tx_timer_performance_expiration_count++; + } + } +#endif + + /* Copy the calling function and ID into local variables before interrupts + are re-enabled. */ + timeout_function = current_timer -> tx_timer_internal_timeout_function; + timeout_param = current_timer -> tx_timer_internal_timeout_param; + + /* Copy the reinitialize ticks into the remaining ticks. */ + current_timer -> tx_timer_internal_remaining_ticks = current_timer -> tx_timer_internal_re_initialize_ticks; + + /* Determine if the timer should be reactivated. */ + if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0)) + { + + /* Make the timer appear that it is still active while processing + the expiration routine and with interrupts enabled. This will + permit proper processing of a timer deactivate from both the + expiration routine and an ISR. */ + current_timer -> tx_timer_internal_list_head = &reactivate_timer; + current_timer -> tx_timer_internal_active_next = current_timer; + + /* Setup the temporary timer list head pointer. */ + reactivate_timer = current_timer; + } + else + { + + /* Set the list pointer of this timer to NULL. This is used to indicate + the timer is no longer active. */ + current_timer -> tx_timer_internal_list_head = TX_NULL; + } + } + + /* Set pointer to indicate the expired timer that is currently being processed. */ + _tx_timer_expired_timer_ptr = current_timer; + + /* Restore interrupts for timer expiration call. */ + TX_RESTORE + + /* Call the timer-expiration function, if non-NULL. */ + if (timeout_function != TX_NULL) + { + + (timeout_function) (timeout_param); + } + + /* Lockout interrupts again. */ + TX_DISABLE + + /* Clear expired timer pointer. */ + _tx_timer_expired_timer_ptr = TX_NULL; + + /* Determine if the timer needs to be reactivated. */ + if (reactivate_timer == current_timer) + { + + /* Reactivate the timer. */ + +#ifdef TX_TIMER_ENABLE_PERFORMANCE_INFO + + /* Determine if this timer expired. */ + if (timeout_function != TX_NULL) + { + + /* Increment the total reactivations counter. */ + _tx_timer_performance_reactivate_count++; + + /* Determine if this is an application timer. */ + if (current_timer -> tx_timer_internal_timeout_function != &_tx_thread_timeout) + { + + /* Derive the application timer pointer. */ + + /* Pickup the application timer pointer. */ + TX_USER_TIMER_POINTER_GET(current_timer, timer_ptr) + + /* Increment the number of expirations on this timer. */ + if (timer_ptr -> tx_timer_id == TX_TIMER_ID) + { + + timer_ptr -> tx_timer_performance_reactivate_count++; + } + } + } +#endif + +#ifdef TX_REACTIVATE_INLINE + + /* Calculate the amount of time remaining for the timer. */ + if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES) + { + + /* Set expiration time to the maximum number of entries. */ + expiration_time = TX_TIMER_ENTRIES - ((UINT) 1); + } + else + { + + /* Timer value fits in the timer entries. */ + + /* Set the expiration time. */ + expiration_time = ((UINT) current_timer -> tx_timer_internal_remaining_ticks) - ((UINT) 1); + } + + /* At this point, we are ready to put the timer back on one of + the timer lists. */ + + /* Calculate the proper place for the timer. */ + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time); + if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end)) + { + + /* Wrap from the beginning of the list. */ + delta = TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end); + timer_list = TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta); + } + + /* Now put the timer on this list. */ + if ((*timer_list) == TX_NULL) + { + + /* This list is NULL, just put the new timer on it. */ + + /* Setup the links in this timer. */ + current_timer -> tx_timer_internal_active_next = current_timer; + current_timer -> tx_timer_internal_active_previous = current_timer; + + /* Setup the list head pointer. */ + *timer_list = current_timer; + } + else + { + + /* This list is not NULL, add current timer to the end. */ + next_timer = *timer_list; + previous_timer = next_timer -> tx_timer_internal_active_previous; + previous_timer -> tx_timer_internal_active_next = current_timer; + next_timer -> tx_timer_internal_active_previous = current_timer; + current_timer -> tx_timer_internal_active_next = next_timer; + current_timer -> tx_timer_internal_active_previous = previous_timer; + } + + /* Setup list head pointer. */ + current_timer -> tx_timer_internal_list_head = timer_list; +#else + + /* Reactivate through the timer activate function. */ + + /* Clear the list head for the timer activate call. */ + current_timer -> tx_timer_internal_list_head = TX_NULL; + + /* Activate the current timer. */ + _tx_timer_system_activate(current_timer); +#endif + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Lockout interrupts again. */ + TX_DISABLE + } + + /* Finally, suspend this thread and wait for the next expiration. */ + + /* Determine if another expiration took place while we were in this + thread. If so, process another expiration. */ + if (_tx_timer_expired == TX_FALSE) + { + + /* Otherwise, no timer expiration, so suspend the thread. */ + + /* Build pointer to the timer thread. */ + thread_ptr = &_tx_timer_thread; + + /* Set the status to suspending, in order to indicate the + suspension is in progress. */ + thread_ptr -> tx_thread_state = TX_SUSPENDED; + +#ifdef TX_NOT_INTERRUPTABLE + + /* Call actual non-interruptable thread suspension routine. */ + _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0)); + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Set the suspending flag. */ + thread_ptr -> tx_thread_suspending = TX_TRUE; + + /* Increment the preempt disable count prior to suspending. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Call actual thread suspension routine. */ + _tx_thread_system_suspend(thread_ptr); +#endif + } + else + { + + /* Restore interrupts. */ + TX_RESTORE + } + } + } + +#ifdef TX_SAFETY_CRITICAL + + /* If we ever get here, raise safety critical exception. */ + TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0); +#endif + +} +#endif + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.c b/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.c new file mode 100644 index 0000000..383b134 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_buffer_full_notify.c @@ -0,0 +1,111 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#ifndef TX_SOURCE_CODE +#define TX_SOURCE_CODE +#endif + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_buffer_full_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function sets up the application callback function that is */ +/* called whenever the trace buffer becomes full. The application */ +/* can then swap to a new trace buffer in order not to lose any */ +/* events. */ +/* */ +/* INPUT */ +/* */ +/* full_buffer_callback Full trace buffer processing */ +/* function */ +/* */ +/* OUTPUT */ +/* */ +/* Completion Status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_buffer_full_notify(VOID (*full_buffer_callback)(VOID *buffer)) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Setup the callback function pointer. */ + _tx_trace_full_notify_function = full_buffer_callback; + + /* Return success. */ + return(TX_SUCCESS); + +#else + +UINT status; + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (full_buffer_callback != TX_NULL) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + + /* Return completion status. */ + return(status); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_disable.c b/Middlewares/ST/threadx/common/src/tx_trace_disable.c new file mode 100644 index 0000000..dbf8f3b --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_disable.c @@ -0,0 +1,105 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_disable PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function disables trace inside of ThreadX. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* Completion Status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_disable(VOID) +{ + +#ifdef TX_ENABLE_EVENT_TRACE +UINT status; + + + /* Determine if trace is already disabled. */ + if (_tx_trace_buffer_current_ptr == TX_NULL) + { + + /* Yes, trace is already disabled. */ + status = TX_NOT_DONE; + } + else + { + + /* Otherwise, simply clear the current pointer and registery start pointer to disable the trace. */ + _tx_trace_buffer_current_ptr = TX_NULL; + _tx_trace_registry_start_ptr = TX_NULL; + + /* Successful completion. */ + status = TX_SUCCESS; + } + + /* Return completion status. */ + return(status); + +#else + + /* Trace not enabled, return an error. */ + return(TX_FEATURE_NOT_ENABLED); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_enable.c b/Middlewares/ST/threadx/common/src/tx_trace_enable.c new file mode 100644 index 0000000..b325bac --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_enable.c @@ -0,0 +1,444 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_event_flags.h" +#include "tx_queue.h" +#include "tx_semaphore.h" +#include "tx_mutex.h" +#include "tx_block_pool.h" +#include "tx_byte_pool.h" +#endif +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_enable PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the ThreadX trace buffer and the */ +/* associated control variables, enabling it for operation. */ +/* */ +/* INPUT */ +/* */ +/* trace_buffer_start Start of trace buffer */ +/* trace_buffer_size Size (bytes) of trace buffer */ +/* registry_entries Number of object registry */ +/* entries. */ +/* */ +/* OUTPUT */ +/* */ +/* Completion Status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_trace_object_register Register existing objects */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_enable(VOID *trace_buffer_start, ULONG trace_buffer_size, ULONG registry_entries) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + +TX_INTERRUPT_SAVE_AREA + +TX_THREAD *thread_ptr; +TX_TIMER *timer_ptr; +TX_EVENT_FLAGS_GROUP *event_flags_ptr; +TX_QUEUE *queue_ptr; +TX_SEMAPHORE *semaphore_ptr; +TX_MUTEX *mutex_ptr; +TX_BLOCK_POOL *block_pool_ptr; +TX_BYTE_POOL *byte_pool_ptr; +UCHAR *work_ptr; +UCHAR *event_start_ptr; +TX_TRACE_OBJECT_ENTRY *entry_ptr; +TX_TRACE_BUFFER_ENTRY *event_ptr; +ULONG i; +UINT status; + + + /* First, see if there is enough room for the control header, the registry entries, and at least one event in + memory supplied to this call. */ + if (trace_buffer_size < ((sizeof(TX_TRACE_HEADER)) + ((sizeof(TX_TRACE_OBJECT_ENTRY)) * registry_entries) + (sizeof(TX_TRACE_BUFFER_ENTRY)))) + { + + /* No, the memory isn't big enough to hold one trace buffer entry. Return an error. */ + status = TX_SIZE_ERROR; + } + + /* Determine if trace is already enabled. */ + else if (_tx_trace_buffer_current_ptr != TX_NULL) + { + + /* Yes, trace is already enabled. */ + status = TX_NOT_DONE; + } + else + { + + /* Set the enable bits for all events enabled. */ + _tx_trace_event_enable_bits = 0xFFFFFFFFUL; + + /* Setup working pointer to the supplied memory. */ + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(trace_buffer_start); + + /* Setup pointer to the trace control area. */ + _tx_trace_header_ptr = TX_UCHAR_TO_HEADER_POINTER_CONVERT(work_ptr); + + /* Move the working pointer past the control area. */ + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(TX_TRACE_HEADER))); + + /* Save the start of the trace object registry. */ + _tx_trace_registry_start_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + /* Setup the end of the trace object registry. */ + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(TX_TRACE_OBJECT_ENTRY))*registry_entries); + _tx_trace_registry_end_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + /* Loop to make all trace object registry entries empty and valid. */ + for (i = ((ULONG) 0); i < registry_entries; i++) + { + + /* Setup the work pointer. */ + work_ptr = TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(TX_TRACE_OBJECT_ENTRY))*i); + + /* Convert to a registry entry pointer. */ + entry_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + /* Initialize object registry entry. */ + entry_ptr -> tx_trace_object_entry_available = (UCHAR) TX_TRUE; + entry_ptr -> tx_trace_object_entry_type = (UCHAR) TX_TRACE_OBJECT_TYPE_NOT_VALID; + entry_ptr -> tx_trace_object_entry_reserved1 = (UCHAR) 0; + entry_ptr -> tx_trace_object_entry_reserved2 = (UCHAR) 0; + entry_ptr -> tx_trace_object_entry_thread_pointer = (ULONG) 0; + } + + /* Setup the total number of registry entries. */ + _tx_trace_total_registry_entries = registry_entries; + + /* Setup the object registry available count to the total number of registry entries. */ + _tx_trace_available_registry_entries = registry_entries; + + /* Setup the search starting index to the first entry. */ + _tx_trace_registry_search_start = ((ULONG) 0); + + /* Setup the work pointer to after the trace object registry. */ + work_ptr = TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_end_ptr); + + /* Adjust the remaining trace buffer size. */ + trace_buffer_size = trace_buffer_size - ((sizeof(TX_TRACE_OBJECT_ENTRY)) * registry_entries) - (sizeof(TX_TRACE_HEADER)); + + /* Setup pointer to the start of the actual event trace log. */ + _tx_trace_buffer_start_ptr = TX_UCHAR_TO_ENTRY_POINTER_CONVERT(work_ptr); + + /* Save the event trace log start address. */ + event_start_ptr = work_ptr; + + /* Calculate the end of the trace buffer. */ + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, ((trace_buffer_size/(sizeof(TX_TRACE_BUFFER_ENTRY)))*(sizeof(TX_TRACE_BUFFER_ENTRY)))); + _tx_trace_buffer_end_ptr = TX_UCHAR_TO_ENTRY_POINTER_CONVERT(work_ptr); + + /* Loop to mark all entries in the trace buffer as invalid. */ + for (i = ((ULONG) 0); i < (trace_buffer_size/(sizeof(TX_TRACE_BUFFER_ENTRY))); i++) + { + + /* Setup the work pointer. */ + work_ptr = TX_UCHAR_POINTER_ADD(event_start_ptr, (sizeof(TX_TRACE_BUFFER_ENTRY))*i); + + /* Convert to a trace event pointer. */ + event_ptr = TX_UCHAR_TO_ENTRY_POINTER_CONVERT(work_ptr); + + /* Mark this trace event as invalid. */ + event_ptr -> tx_trace_buffer_entry_thread_pointer = ((ULONG) 0); + } + + /* Now, fill in the event trace control header. */ + _tx_trace_header_ptr -> tx_trace_header_id = TX_TRACE_VALID; + _tx_trace_header_ptr -> tx_trace_header_timer_valid_mask = TX_TRACE_TIME_MASK; + _tx_trace_header_ptr -> tx_trace_header_trace_base_address = TX_POINTER_TO_ULONG_CONVERT(trace_buffer_start); + _tx_trace_header_ptr -> tx_trace_header_registry_start_pointer = TX_POINTER_TO_ULONG_CONVERT(_tx_trace_registry_start_ptr); + _tx_trace_header_ptr -> tx_trace_header_reserved1 = ((USHORT) 0); + _tx_trace_header_ptr -> tx_trace_header_object_name_size = ((USHORT) TX_TRACE_OBJECT_REGISTRY_NAME); + _tx_trace_header_ptr -> tx_trace_header_registry_end_pointer = TX_POINTER_TO_ULONG_CONVERT(_tx_trace_registry_end_ptr); + _tx_trace_header_ptr -> tx_trace_header_buffer_start_pointer = TX_POINTER_TO_ULONG_CONVERT(_tx_trace_buffer_start_ptr); + _tx_trace_header_ptr -> tx_trace_header_buffer_end_pointer = TX_POINTER_TO_ULONG_CONVERT(_tx_trace_buffer_end_ptr); + _tx_trace_header_ptr -> tx_trace_header_buffer_current_pointer = TX_POINTER_TO_ULONG_CONVERT(_tx_trace_buffer_start_ptr); + _tx_trace_header_ptr -> tx_trace_header_reserved2 = 0xAAAAAAAAUL; + _tx_trace_header_ptr -> tx_trace_header_reserved3 = 0xBBBBBBBBUL; + _tx_trace_header_ptr -> tx_trace_header_reserved4 = 0xCCCCCCCCUL; + + /* Now, loop through all existing ThreadX objects and register them in the newly setup trace buffer. */ + + /* Disable interrupts. */ + TX_DISABLE + + /* First, disable preemption. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Pickup the first thread and the number of created threads. */ + thread_ptr = _tx_thread_created_ptr; + i = _tx_thread_created_count; + + /* Loop to register all threads. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this thread. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_THREAD, thread_ptr, thread_ptr -> tx_thread_name, + TX_POINTER_TO_ULONG_CONVERT(thread_ptr -> tx_thread_stack_start), (ULONG) thread_ptr -> tx_thread_stack_size); + + /* Move to the next thread. */ + thread_ptr = thread_ptr -> tx_thread_created_next; + } + + /* Pickup the first timer and the number of created timers. */ + timer_ptr = _tx_timer_created_ptr; + i = _tx_timer_created_count; + + /* Loop to register all timers. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this timer. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_TIMER, timer_ptr, timer_ptr -> tx_timer_name, + ((ULONG) 0), timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks); + + /* Move to the next timer. */ + timer_ptr = timer_ptr -> tx_timer_created_next; + } + + + /* Pickup the first event flag group and the number of created groups. */ + event_flags_ptr = _tx_event_flags_created_ptr; + i = _tx_event_flags_created_count; + + /* Loop to register all event flags groups. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this event flags group. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_EVENT_FLAGS, event_flags_ptr, event_flags_ptr -> tx_event_flags_group_name, ((ULONG) 0), ((ULONG) 0)); + + /* Move to the next event flags group. */ + event_flags_ptr = event_flags_ptr -> tx_event_flags_group_created_next; + } + + /* Pickup the first queue and the number of created queues. */ + queue_ptr = _tx_queue_created_ptr; + i = _tx_queue_created_count; + + /* Loop to register all queues. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this queue. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_QUEUE, queue_ptr, queue_ptr -> tx_queue_name, + (queue_ptr -> tx_queue_capacity * (sizeof(ULONG))), ((ULONG) 0)); + + /* Move to the next queue. */ + queue_ptr = queue_ptr -> tx_queue_created_next; + } + + /* Pickup the first semaphore and the number of created semaphores. */ + semaphore_ptr = _tx_semaphore_created_ptr; + i = _tx_semaphore_created_count; + + /* Loop to register all semaphores. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this semaphore. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_SEMAPHORE, semaphore_ptr, semaphore_ptr -> tx_semaphore_name, ((ULONG) 0), ((ULONG) 0)); + + /* Move to the next semaphore. */ + semaphore_ptr = semaphore_ptr -> tx_semaphore_created_next; + } + + /* Pickup the first mutex and the number of created mutexes. */ + mutex_ptr = _tx_mutex_created_ptr; + i = _tx_mutex_created_count; + + /* Loop to register all mutexes. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this mutex. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_MUTEX, mutex_ptr, mutex_ptr -> tx_mutex_name, + (ULONG) mutex_ptr -> tx_mutex_inherit, ((ULONG) 0)); + + /* Move to the next mutex. */ + mutex_ptr = mutex_ptr -> tx_mutex_created_next; + } + + /* Pickup the first block pool and the number of created block pools. */ + block_pool_ptr = _tx_block_pool_created_ptr; + i = _tx_block_pool_created_count; + + /* Loop to register all block pools. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this block pool. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_BLOCK_POOL, block_pool_ptr, block_pool_ptr -> tx_block_pool_name, + block_pool_ptr -> tx_block_pool_size, ((ULONG) 0)); + + /* Move to the next block pool. */ + block_pool_ptr = block_pool_ptr -> tx_block_pool_created_next; + } + + /* Pickup the first byte pool and the number of created byte pools. */ + byte_pool_ptr = _tx_byte_pool_created_ptr; + i = _tx_byte_pool_created_count; + + /* Loop to register all byte pools. */ + while (i != ((ULONG) 0)) + { + + /* Decrement the counter. */ + i--; + + /* Register this byte pool. */ + _tx_trace_object_register(TX_TRACE_OBJECT_TYPE_BYTE_POOL, byte_pool_ptr, byte_pool_ptr -> tx_byte_pool_name, + byte_pool_ptr -> tx_byte_pool_size, ((ULONG) 0)); + + /* Move to the next byte pool. */ + byte_pool_ptr = byte_pool_ptr -> tx_byte_pool_created_next; + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Release the preeemption. */ + _tx_thread_preempt_disable--; + + /* Finally, setup the current buffer pointer, which effectively enables the trace! */ + _tx_trace_buffer_current_ptr = (TX_TRACE_BUFFER_ENTRY *) _tx_trace_buffer_start_ptr; + + /* Insert two RUNNING events so the buffer is not empty. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_RUNNING, 0, 0, 0, 0, TX_TRACE_INTERNAL_EVENTS) + TX_TRACE_IN_LINE_INSERT(TX_TRACE_RUNNING, 0, 0, 0, 0, TX_TRACE_INTERNAL_EVENTS) + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* Return successful completion. */ + status = TX_SUCCESS; + } + + /* Return completion status. */ + return(status); +#else + +UINT status; + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (trace_buffer_start != TX_NULL) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else if (trace_buffer_size == ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else if (registry_entries == ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + + /* Return completion status. */ + return(status); +#endif +} + + + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_event_filter.c b/Middlewares/ST/threadx/common/src/tx_trace_event_filter.c new file mode 100644 index 0000000..ed97f8a --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_event_filter.c @@ -0,0 +1,108 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#ifndef TX_SOURCE_CODE +#define TX_SOURCE_CODE +#endif + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_event_filter PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function sets up the event filter, which allows the */ +/* application to filter various trace events during run-time. */ +/* */ +/* INPUT */ +/* */ +/* event_filter_bits Trace filter event bit(s) */ +/* */ +/* OUTPUT */ +/* */ +/* Completion Status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_event_filter(ULONG event_filter_bits) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Apply the specified filter by clearing the enable bits. */ + _tx_trace_event_enable_bits = _tx_trace_event_enable_bits & (~event_filter_bits); + + /* Return success. */ + return(TX_SUCCESS); + +#else + +UINT status; + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (event_filter_bits != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + + /* Return completion status. */ + return(status); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.c b/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.c new file mode 100644 index 0000000..f65690e --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_event_unfilter.c @@ -0,0 +1,108 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#ifndef TX_SOURCE_CODE +#define TX_SOURCE_CODE +#endif + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_event_unfilter PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function removes the event filter, which allows the */ +/* application to un-filter various trace events during run-time. */ +/* */ +/* INPUT */ +/* */ +/* event_unfilter_bits Trace un-filter event bit(s) */ +/* */ +/* OUTPUT */ +/* */ +/* Completion Status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_event_unfilter(ULONG event_unfilter_bits) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + + /* Make sure the specified bits are set in the event enable variable. */ + _tx_trace_event_enable_bits = _tx_trace_event_enable_bits | event_unfilter_bits; + + /* Return success. */ + return(TX_SUCCESS); + +#else + +UINT status; + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (event_unfilter_bits != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + + /* Return completion status. */ + return(status); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_initialize.c b/Middlewares/ST/threadx/common/src/tx_trace_initialize.c new file mode 100644 index 0000000..d904740 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_initialize.c @@ -0,0 +1,154 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#ifdef TX_ENABLE_EVENT_TRACE + + +/* Define the pointer to the start of the trace buffer control structure. */ + +TX_TRACE_HEADER *_tx_trace_header_ptr; + + +/* Define the pointer to the start of the trace object registry area in the trace buffer. */ + +TX_TRACE_OBJECT_ENTRY *_tx_trace_registry_start_ptr; + + +/* Define the pointer to the end of the trace object registry area in the trace buffer. */ + +TX_TRACE_OBJECT_ENTRY *_tx_trace_registry_end_ptr; + + +/* Define the pointer to the starting entry of the actual trace event area of the trace buffer. */ + +TX_TRACE_BUFFER_ENTRY *_tx_trace_buffer_start_ptr; + + +/* Define the pointer to the ending entry of the actual trace event area of the trace buffer. */ + +TX_TRACE_BUFFER_ENTRY *_tx_trace_buffer_end_ptr; + + +/* Define the pointer to the current entry of the actual trace event area of the trace buffer. */ + +TX_TRACE_BUFFER_ENTRY *_tx_trace_buffer_current_ptr; + + +/* Define the trace event enable bits, where each bit represents a type of event that can be enabled + or disabled dynamically by the application. */ + +ULONG _tx_trace_event_enable_bits; + + +/* Define a counter that is used in environments that don't have a timer source. This counter + is incremented on each use giving each event a unique timestamp. */ + +ULONG _tx_trace_simulated_time; + + +/* Define the function pointer used to call the application when the trace buffer wraps. If NULL, + the application has not registered a callback function. */ + +VOID (*_tx_trace_full_notify_function)(VOID *buffer); + + +/* Define the total number of registry entries. */ + +ULONG _tx_trace_total_registry_entries; + + +/* Define a counter that is used to track the number of available registry entries. */ + +ULONG _tx_trace_available_registry_entries; + + +/* Define an index that represents the start of the registry search. */ + +ULONG _tx_trace_registry_search_start; + +#endif + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_initialize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function initializes the various control data structures for */ +/* the trace component. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_high_level High level initialization */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_trace_initialize(VOID) +{ + +#ifdef TX_ENABLE_EVENT_TRACE +#ifndef TX_DISABLE_REDUNDANT_CLEARING + + /* Initialize all the pointers to the trace buffer to NULL. */ + _tx_trace_header_ptr = TX_NULL; + _tx_trace_registry_start_ptr = TX_NULL; + _tx_trace_registry_end_ptr = TX_NULL; + _tx_trace_buffer_start_ptr = TX_NULL; + _tx_trace_buffer_end_ptr = TX_NULL; + _tx_trace_buffer_current_ptr = TX_NULL; +#endif +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.c b/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.c new file mode 100644 index 0000000..d3020e6 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_interrupt_control.c @@ -0,0 +1,106 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_interrupt_control PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function provides a shell for the tx_interrupt_control */ +/* function so that a trace event can be logged for its use. */ +/* */ +/* INPUT */ +/* */ +/* new_posture New interrupt posture */ +/* */ +/* OUTPUT */ +/* */ +/* Previous Interrupt Posture */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_interrupt_control Interrupt control service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_interrupt_control(UINT new_posture) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + +TX_INTERRUPT_SAVE_AREA +UINT saved_posture; + + /* Disable interrupts. */ + TX_DISABLE + + /* Insert this event into the trace buffer. */ + TX_TRACE_IN_LINE_INSERT(TX_TRACE_INTERRUPT_CONTROL, TX_ULONG_TO_POINTER_CONVERT(new_posture), TX_POINTER_TO_ULONG_CONVERT(&saved_posture), 0, 0, TX_TRACE_INTERRUPT_CONTROL_EVENT) + + /* Restore interrupts. */ + TX_RESTORE + + /* Perform the interrupt service. */ + saved_posture = _tx_thread_interrupt_control(new_posture); + + /* Return saved posture. */ + return(saved_posture); +#else + +UINT saved_posture; + + /* Perform the interrupt service. */ + saved_posture = _tx_thread_interrupt_control(new_posture); + + /* Return saved posture. */ + return(saved_posture); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.c b/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.c new file mode 100644 index 0000000..fa29b75 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_isr_enter_insert.c @@ -0,0 +1,110 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_thread.h" +#endif +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_isr_enter_insert PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function provides inserts an ISR entry event into the trace */ +/* buffer. */ +/* */ +/* INPUT */ +/* */ +/* isr_id User defined ISR ID */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_trace_isr_enter_insert(ULONG isr_id) +{ + +TX_INTERRUPT_SAVE_AREA + + +#ifdef TX_ENABLE_EVENT_TRACE + +UINT stack_address; +ULONG system_state; +UINT preempt_disable; + + + /* Disable interrupts. */ + TX_DISABLE + + /* Insert this event into the trace buffer. */ + system_state = TX_THREAD_GET_SYSTEM_STATE(); + preempt_disable = _tx_thread_preempt_disable; + TX_TRACE_IN_LINE_INSERT(TX_TRACE_ISR_ENTER, &stack_address, isr_id, system_state, preempt_disable, TX_TRACE_INTERNAL_EVENTS) + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (isr_id != ((ULONG) 0)) + { + + /* NOP code. */ + TX_DISABLE + TX_RESTORE + } +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.c b/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.c new file mode 100644 index 0000000..ff0ec6c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_isr_exit_insert.c @@ -0,0 +1,110 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#ifdef TX_ENABLE_EVENT_TRACE +#include "tx_thread.h" +#endif +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_isr_exit_insert PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function provides inserts an ISR exit event into the trace */ +/* buffer. */ +/* */ +/* INPUT */ +/* */ +/* isr_id User defined ISR ID */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_trace_isr_exit_insert(ULONG isr_id) +{ + +TX_INTERRUPT_SAVE_AREA + + +#ifdef TX_ENABLE_EVENT_TRACE + +UINT stack_address; +ULONG system_state; +UINT preempt_disable; + + + /* Disable interrupts. */ + TX_DISABLE + + /* Insert this event into the trace buffer. */ + system_state = TX_THREAD_GET_SYSTEM_STATE(); + preempt_disable = _tx_thread_preempt_disable; + TX_TRACE_IN_LINE_INSERT(TX_TRACE_ISR_EXIT, &stack_address, isr_id, system_state, preempt_disable, TX_TRACE_INTERNAL_EVENTS) + + /* Restore interrupts. */ + TX_RESTORE +#else + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (isr_id != ((ULONG) 0)) + { + + /* NOP code. */ + TX_DISABLE + TX_RESTORE + } +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_object_register.c b/Middlewares/ST/threadx/common/src/tx_trace_object_register.c new file mode 100644 index 0000000..da2dafc --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_object_register.c @@ -0,0 +1,293 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_object_register PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function registers a ThreadX system object in the trace */ +/* registry area. This provides a mapping between the object pointers */ +/* stored in each trace event to the actual ThreadX objects. */ +/* */ +/* INPUT */ +/* */ +/* object_type Type of system object */ +/* object_ptr Address of system object */ +/* object_name Name of system object */ +/* parameter_1 Supplemental parameter 1 */ +/* parameter_2 Supplemental parameter 2 */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_trace_object_register(UCHAR object_type, VOID *object_ptr, CHAR *object_name, ULONG parameter_1, ULONG parameter_2) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + +UINT i, entries; +UINT found, loop_break; +TX_THREAD *thread_ptr; +UCHAR *work_ptr; +TX_TRACE_OBJECT_ENTRY *entry_ptr; + + + /* Determine if the registry area is setup. */ + if (_tx_trace_registry_start_ptr != TX_NULL) + { + + /* Trace buffer is enabled, proceed. */ + + /* Pickup the total entries. */ + entries = _tx_trace_total_registry_entries; + + /* Determine if there are available entries in the registry. */ + if (_tx_trace_available_registry_entries != ((ULONG) 0)) + { + + /* There are more available entries, proceed. */ + + /* Initialize found to the max entries... indicating no space was found. */ + found = entries; + loop_break = TX_FALSE; + + /* Loop to find available entry. */ + i = _tx_trace_registry_search_start; + do + { + + /* Setup the registry entry pointer. */ + work_ptr = TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i)); + entry_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + /* Determine if this is the first pass building the registry. A NULL object value indicates this part + of the registry has never been used. */ + if (entry_ptr -> tx_trace_object_entry_thread_pointer == (ULONG) 0) + { + + /* Set found to this index and break out of the loop. */ + found = i; + loop_break = TX_TRUE; + } + + /* Determine if this entry matches the object pointer... we must reuse old entries left in the + registry. */ + if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr)) + { + + /* Set found to this index and break out of the loop. */ + found = i; + loop_break = TX_TRUE; + } + + /* Determine if we should break out of the loop. */ + if (loop_break == TX_TRUE) + { + + /* Yes, break out of the loop. */ + break; + } + + /* Is this entry available? */ + if (entry_ptr -> tx_trace_object_entry_available == TX_TRUE) + { + + /* Yes, determine if we have not already found an empty slot. */ + if (found == entries) + { + found = i; + } + else + { + + /* Setup a pointer to the found entry. */ + work_ptr = TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found)); + entry_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + if (entry_ptr -> tx_trace_object_entry_type != ((UCHAR) 0)) + { + found = i; + } + } + } + + /* Move to the next entry. */ + i++; + + /* Determine if we have wrapped the list. */ + if (i >= entries) + { + + /* Yes, wrap to the beginning of the list. */ + i = ((ULONG) 0); + } + + } while (i != _tx_trace_registry_search_start); + + /* Now determine if an empty or reuse entry has been found. */ + if (found < entries) + { + + /* Decrement the number of available entries. */ + _tx_trace_available_registry_entries--; + + /* Adjust the search index to the next entry. */ + if ((found + ((ULONG) 1)) < entries) + { + + /* Start searching from the next index. */ + _tx_trace_registry_search_start = found + ((ULONG) 1); + } + else + { + + /* Reset the search to the beginning of the list. */ + _tx_trace_registry_search_start = ((ULONG) 0); + } + + /* Yes, an entry has been found... */ + + /* Build a pointer to the found entry. */ + work_ptr = TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*found)); + entry_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + /* Populate the found entry! */ + entry_ptr -> tx_trace_object_entry_available = ((UCHAR) TX_FALSE); + entry_ptr -> tx_trace_object_entry_type = object_type; + entry_ptr -> tx_trace_object_entry_thread_pointer = TX_POINTER_TO_ULONG_CONVERT(object_ptr); + entry_ptr -> tx_trace_object_entry_param_1 = parameter_1; + entry_ptr -> tx_trace_object_entry_param_2 = parameter_2; + + /* Loop to copy the object name string... */ + for (i = ((ULONG) 0); i < (((ULONG) TX_TRACE_OBJECT_REGISTRY_NAME)-((ULONG) 1)); i++) + { + + /* Setup work pointer to the object name character. */ + work_ptr = TX_CHAR_TO_UCHAR_POINTER_CONVERT(object_name); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, i); + + /* Copy a character of the name. */ + entry_ptr -> tx_trace_object_entry_name[i] = (UCHAR) *work_ptr; + + /* Determine if we are at the end. */ + if (*work_ptr == ((UCHAR) 0)) + { + break; + } + } + + /* Null terminate the object string. */ + entry_ptr -> tx_trace_object_entry_name[i] = (UCHAR) 0; + + /* Determine if a thread object type is present. */ + if (object_type == TX_TRACE_OBJECT_TYPE_THREAD) + { + + /* Yes, a thread object is present. */ + + /* Setup a pointer to the thread. */ + thread_ptr = TX_VOID_TO_THREAD_POINTER_CONVERT(object_ptr); + + /* Store the thread's priority in the reserved bits. */ + entry_ptr -> tx_trace_object_entry_reserved1 = ((UCHAR) 0x80) | ((UCHAR) (thread_ptr -> tx_thread_priority >> ((UCHAR) 8))); + entry_ptr -> tx_trace_object_entry_reserved2 = (UCHAR) (thread_ptr -> tx_thread_priority & ((UCHAR) 0xFF)); + } + else + { + + /* For all other objects, set the reserved bytes to 0. */ + entry_ptr -> tx_trace_object_entry_reserved1 = ((UCHAR) 0); + entry_ptr -> tx_trace_object_entry_reserved2 = ((UCHAR) 0); + } + } + } + } +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (object_type != ((UCHAR) 0)) + { + + if (object_ptr != TX_NULL) + { + + if (object_name != TX_NULL) + { + + if (parameter_1 != ((ULONG) 0)) + { + + if (parameter_2 != ((ULONG) 0)) + { + + /* NOP code. */ + TX_DISABLE + TX_RESTORE + } + } + } + } + } +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.c b/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.c new file mode 100644 index 0000000..5c1bc7d --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_object_unregister.c @@ -0,0 +1,133 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_object_unregister PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function unregisters a ThreadX system object from the trace */ +/* registry area. */ +/* */ +/* INPUT */ +/* */ +/* object_pointer Address of system object */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _tx_trace_object_unregister(VOID *object_ptr) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + +UINT i, entries; +UCHAR *work_ptr; +TX_TRACE_OBJECT_ENTRY *entry_ptr; + + + /* Determine if the registry area is setup. */ + if (_tx_trace_registry_start_ptr != TX_NULL) + { + + /* Registry is setup, proceed. */ + + /* Pickup the total entries. */ + entries = _tx_trace_total_registry_entries; + + /* Loop to find available entry. */ + for (i = ((ULONG) 0); i < entries; i++) + { + + /* Setup the registry entry pointer. */ + work_ptr = TX_OBJECT_TO_UCHAR_POINTER_CONVERT(_tx_trace_registry_start_ptr); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, ((sizeof(TX_TRACE_OBJECT_ENTRY))*i)); + entry_ptr = TX_UCHAR_TO_OBJECT_POINTER_CONVERT(work_ptr); + + /* Determine if this entry matches the object pointer... */ + if (entry_ptr -> tx_trace_object_entry_thread_pointer == TX_POINTER_TO_ULONG_CONVERT(object_ptr)) + { + + /* Mark this entry as available, but leave the other information so that old trace entries can + still find it - if necessary! */ + entry_ptr -> tx_trace_object_entry_available = ((UCHAR) TX_TRUE); + + /* Increment the number of available registry entries. */ + _tx_trace_available_registry_entries++; + + /* Adjust the search index to this position. */ + _tx_trace_registry_search_start = i; + + break; + } + } + } +#else + +TX_INTERRUPT_SAVE_AREA + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (object_ptr != TX_NULL) + { + + /* NOP code. */ + TX_DISABLE + TX_RESTORE + } +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.c b/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.c new file mode 100644 index 0000000..6d0b400 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/tx_trace_user_event_insert.c @@ -0,0 +1,162 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Trace */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_trace.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_trace_user_event_insert PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function inserts a user-defined event into the trace buffer. */ +/* */ +/* INPUT */ +/* */ +/* event_id User Event ID */ +/* info_field_1 First information field */ +/* info_field_2 First information field */ +/* info_field_3 First information field */ +/* info_field_4 First information field */ +/* */ +/* OUTPUT */ +/* */ +/* Completion Status */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _tx_trace_user_event_insert(ULONG event_id, ULONG info_field_1, ULONG info_field_2, ULONG info_field_3, ULONG info_field_4) +{ + +#ifdef TX_ENABLE_EVENT_TRACE + +TX_INTERRUPT_SAVE_AREA + +UINT status; + + + /* Disable interrupts. */ + TX_DISABLE + + /* Determine if trace is disabled. */ + if (_tx_trace_buffer_current_ptr == TX_NULL) + { + + /* Yes, trace is already disabled. */ + status = TX_NOT_DONE; + } + else + { + + /* Insert this event into the trace buffer. */ +#ifdef TX_MISRA_ENABLE + TX_TRACE_IN_LINE_INSERT(event_id, TX_ULONG_TO_POINTER_CONVERT(info_field_1), info_field_2, info_field_3, info_field_4, ((ULONG) TX_TRACE_USER_EVENTS)) +#else + TX_TRACE_IN_LINE_INSERT(event_id, info_field_1, info_field_2, info_field_3, info_field_4, TX_TRACE_USER_EVENTS) +#endif + + /* Return successful status. */ + status = TX_SUCCESS; + } + + /* Restore interrupts. */ + TX_RESTORE + + /* Return completion status. */ + return(status); + +#else + +UINT status; + + + /* Access input arguments just for the sake of lint, MISRA, etc. */ + if (event_id != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else if (info_field_1 != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else if (info_field_2 != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else if (info_field_3 != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else if (info_field_4 != ((ULONG) 0)) + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + else + { + + /* Trace not enabled, return an error. */ + status = TX_FEATURE_NOT_ENABLED; + } + + /* Return completion status. */ + return(status); +#endif +} + diff --git a/Middlewares/ST/threadx/common/src/txe_block_allocate.c b/Middlewares/ST/threadx/common/src/txe_block_allocate.c new file mode 100644 index 0000000..cf4c2ed --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_block_allocate.c @@ -0,0 +1,162 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_block_allocate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the allocate block memory */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* block_ptr Pointer to place allocated block */ +/* pointer */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid pool pointer */ +/* TX_PTR_ERROR Invalid destination pointer */ +/* TX_WAIT_ERROR Invalid wait option */ +/* status Actual Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_block_allocate Actual block allocate function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_block_allocate(TX_BLOCK_POOL *pool_ptr, VOID **block_ptr, ULONG wait_option) +{ + +UINT status; + +#ifndef TX_TIMER_PROCESS_IN_ISR + +TX_THREAD *current_thread; +#endif + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for an invalid pool pointer. */ + else if (pool_ptr -> tx_block_pool_id != TX_BLOCK_POOL_ID) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for an invalid destination for return pointer. */ + else if (block_ptr == TX_NULL) + { + + /* Null destination pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual block allocate function. */ + status = _tx_block_allocate(pool_ptr, block_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_block_pool_create.c b/Middlewares/ST/threadx/common/src/txe_block_pool_create.c new file mode 100644 index 0000000..d964f1c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_block_pool_create.c @@ -0,0 +1,229 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_block_pool_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the create block memory pool */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* name_ptr Pointer to block pool name */ +/* block_size Number of bytes in each block */ +/* pool_start Address of beginning of pool area */ +/* pool_size Number of bytes in the block pool */ +/* pool_control_block_size Size of block pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid pool pointer */ +/* TX_PTR_ERROR Invalid starting address */ +/* TX_SIZE_ERROR Invalid pool size */ +/* TX_CALLER_ERROR Invalid caller of pool */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_block_pool_create Actual block pool create function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_block_pool_create(TX_BLOCK_POOL *pool_ptr, CHAR *name_ptr, ULONG block_size, + VOID *pool_start, ULONG pool_size, UINT pool_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_BLOCK_POOL *next_pool; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for invalid control block size. */ + else if (pool_control_block_size != (sizeof(TX_BLOCK_POOL))) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_pool = _tx_block_pool_created_ptr; + for (i = ((ULONG) 0); i < _tx_block_pool_created_count; i++) + { + + /* Determine if this block pool matches the pool in the list. */ + if (pool_ptr == next_pool) + { + + break; + } + else + { + /* Move to the next pool. */ + next_pool = next_pool -> tx_block_pool_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate pool. */ + if (pool_ptr == next_pool) + { + + /* Pool is already created, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for an invalid starting address. */ + else if (pool_start == TX_NULL) + { + + /* Null starting address pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + else + { + + /* Check for invalid pool size. */ + if ((((block_size/(sizeof(void *)))*(sizeof(void *))) + (sizeof(void *))) > + ((pool_size/(sizeof(void *)))*(sizeof(void *)))) + { + + /* Not enough memory for one block, return appropriate error. */ + status = TX_SIZE_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual block pool create function. */ + status = _tx_block_pool_create(pool_ptr, name_ptr, block_size, pool_start, pool_size); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_block_pool_delete.c b/Middlewares/ST/threadx/common/src/txe_block_pool_delete.c new file mode 100644 index 0000000..2ee152b --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_block_pool_delete.c @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_block_pool_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the delete block pool memory */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid memory block pool pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual delete function status */ +/* */ +/* CALLS */ +/* */ +/* _tx_block_pool_delete Actual block pool delete function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_block_pool_delete(TX_BLOCK_POOL *pool_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Default status to success. */ + status = TX_SUCCESS; +#endif + + /* Check for an invalid pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check the pool ID. */ + else if (pool_ptr -> tx_block_pool_id != TX_BLOCK_POOL_ID) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for invalid caller of this function. */ + + /* Is the call from an ISR or initialization? */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Is the call from the system timer thread? */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { +#endif + + /* Call actual block pool delete function. */ + status = _tx_block_pool_delete(pool_ptr); + +#ifndef TX_TIMER_PROCESS_IN_ISR + } +#endif + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.c b/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.c new file mode 100644 index 0000000..ecd544c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_block_pool_info_get.c @@ -0,0 +1,116 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_block_pool_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the block pool information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to block pool control blk */ +/* name Destination for the pool name */ +/* available_blocks Number of free blocks in pool */ +/* total_blocks Total number of blocks in pool */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on block pool */ +/* suspended_count Destination for suspended count */ +/* next_pool Destination for pointer to next */ +/* block pool on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid block pool pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_block_pool_info_get Actual block pool info get service*/ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_block_pool_info_get(TX_BLOCK_POOL *pool_ptr, CHAR **name, ULONG *available_blocks, + ULONG *total_blocks, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BLOCK_POOL **next_pool) +{ + + +UINT status; + + + /* Check for an invalid block pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Block pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check the pool ID. */ + else if (pool_ptr -> tx_block_pool_id != TX_BLOCK_POOL_ID) + { + + /* Block pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + else + { + + /* Otherwise, call the actual block pool information get service. */ + status = _tx_block_pool_info_get(pool_ptr, name, available_blocks, + total_blocks, first_suspended, suspended_count, next_pool); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.c b/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.c new file mode 100644 index 0000000..5d9088d --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_block_pool_prioritize.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_block_pool_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the block pool prioritize call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_block_pool_prioritize Actual block pool prioritize */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_block_pool_prioritize(TX_BLOCK_POOL *pool_ptr) +{ + +UINT status; + + + /* Check for an invalid block memory pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Block memory pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check for invalid pool ID. */ + else if (pool_ptr -> tx_block_pool_id != TX_BLOCK_POOL_ID) + { + + /* Block memory pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + else + { + + /* Call actual block pool prioritize function. */ + status = _tx_block_pool_prioritize(pool_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_block_release.c b/Middlewares/ST/threadx/common/src/txe_block_release.c new file mode 100644 index 0000000..7c4ca6a --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_block_release.c @@ -0,0 +1,125 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Block Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_block_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_block_release PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the block release function call. */ +/* */ +/* INPUT */ +/* */ +/* block_ptr Pointer to memory block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_PTR_ERROR Invalid memory block pointer */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_block_release Actual block release function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_block_release(VOID *block_ptr) +{ + +UINT status; +TX_BLOCK_POOL *pool_ptr; +UCHAR **indirect_ptr; +UCHAR *work_ptr; + + + /* First check the supplied pointer. */ + if (block_ptr == TX_NULL) + { + + /* The block pointer is invalid, return appropriate status. */ + status = TX_PTR_ERROR; + } + else + { + + /* Pickup the pool pointer which is just previous to the starting + address of block that the caller sees. */ + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(block_ptr); + work_ptr = TX_UCHAR_POINTER_SUB(work_ptr, (sizeof(UCHAR *))); + indirect_ptr = TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr); + work_ptr = *indirect_ptr; + pool_ptr = TX_UCHAR_TO_BLOCK_POOL_POINTER_CONVERT(work_ptr); + + /* Check for an invalid pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_PTR_ERROR; + } + + /* Now check for invalid pool ID. */ + else if (pool_ptr -> tx_block_pool_id != TX_BLOCK_POOL_ID) + { + + /* Pool pointer is invalid, return appropriate error code. */ + status = TX_PTR_ERROR; + } + else + { + + /* Call actual block release function. */ + status = _tx_block_release(block_ptr); + } + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_byte_allocate.c b/Middlewares/ST/threadx/common/src/txe_byte_allocate.c new file mode 100644 index 0000000..7c522ba --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_byte_allocate.c @@ -0,0 +1,201 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_byte_allocate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in allocate bytes function call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* memory_ptr Pointer to place allocated bytes */ +/* pointer */ +/* memory_size Number of bytes to allocate */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid memory pool pointer */ +/* TX_PTR_ERROR Invalid destination pointer */ +/* TX_WAIT_ERROR Invalid wait option */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* TX_SIZE_ERROR Invalid size of memory request */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_byte_allocate Actual byte allocate function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, + ULONG memory_size, ULONG wait_option) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid byte pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check for invalid pool ID. */ + else if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for an invalid destination for return pointer. */ + else if (memory_ptr == TX_NULL) + { + + /* Null destination pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + + /* Check for an invalid memory size. */ + else if (memory_size == ((ULONG) 0)) + { + + /* Error in size, return appropriate error. */ + status = TX_SIZE_ERROR; + } + + /* Determine if the size is greater than the pool size. */ + else if (memory_size > pool_ptr -> tx_byte_pool_size) + { + + /* Error in size, return appropriate error. */ + status = TX_SIZE_ERROR; + } + + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is call from ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } + } +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Check for timer execution. */ + if (status == TX_SUCCESS) + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } +#endif + + /* Is everything still okay? */ + if (status == TX_SUCCESS) + { + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual byte memory allocate function. */ + status = _tx_byte_allocate(pool_ptr, memory_ptr, memory_size, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_byte_pool_create.c b/Middlewares/ST/threadx/common/src/txe_byte_pool_create.c new file mode 100644 index 0000000..291a7c7 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_byte_pool_create.c @@ -0,0 +1,224 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_byte_pool_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the create byte pool memory */ +/* function. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* name_ptr Pointer to byte pool name */ +/* pool_start Address of beginning of pool area */ +/* pool_size Number of bytes in the byte pool */ +/* pool_control_block_size Size of byte pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid byte pool pointer */ +/* TX_PTR_ERROR Invalid pool starting address */ +/* TX_SIZE_ERROR Invalid pool size */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_byte_pool_create Actual byte pool create function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_BYTE_POOL *next_pool; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid byte pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now see if the pool control block size is valid. */ + else if (pool_control_block_size != (sizeof(TX_BYTE_POOL))) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_pool = _tx_byte_pool_created_ptr; + for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++) + { + + /* Determine if this byte pool matches the pool in the list. */ + if (pool_ptr == next_pool) + { + + break; + } + else + { + + /* Move to the next pool. */ + next_pool = next_pool -> tx_byte_pool_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate pool. */ + if (pool_ptr == next_pool) + { + + /* Pool is already created, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for an invalid starting address. */ + else if (pool_start == TX_NULL) + { + + /* Null starting address pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + + /* Check for invalid pool size. */ + else if (pool_size < TX_BYTE_POOL_MIN) + { + + /* Pool not big enough, return appropriate error. */ + status = TX_SIZE_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual byte pool create function. */ + status = _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.c b/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.c new file mode 100644 index 0000000..28f33df --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_byte_pool_delete.c @@ -0,0 +1,146 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Pool */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_byte_pool_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the delete byte pool function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid pool pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_byte_pool_delete Actual byte pool delete function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_pool_delete(TX_BYTE_POOL *pool_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Default status to success. */ + status = TX_SUCCESS; +#endif + + /* Check for an invalid byte pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check the pool ID. */ + else if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Check for interrupt or initialization. */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { +#endif + + /* Call actual byte pool delete function. */ + status = _tx_byte_pool_delete(pool_ptr); + +#ifndef TX_TIMER_PROCESS_IN_ISR + } +#endif + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.c b/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.c new file mode 100644 index 0000000..69ec38c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_byte_pool_info_get.c @@ -0,0 +1,115 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_byte_pool_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the byte pool information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to byte pool control block*/ +/* name Destination for the pool name */ +/* available_bytes Number of free bytes in byte pool */ +/* fragments Number of fragments in byte pool */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on byte pool */ +/* suspended_count Destination for suspended count */ +/* next_pool Destination for pointer to next */ +/* byte pool on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_POOL_ERROR Invalid byte pool pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_byte_pool_info_get Actual byte pool info get service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_pool_info_get(TX_BYTE_POOL *pool_ptr, CHAR **name, ULONG *available_bytes, + ULONG *fragments, TX_THREAD **first_suspended, + ULONG *suspended_count, TX_BYTE_POOL **next_pool) +{ + +UINT status; + + + /* Check for an invalid byte pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Block pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check for invalid pool ID. */ + else if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID) + { + + /* Block pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + else + { + + /* Otherwise, call the actual byte pool information get service. */ + status = _tx_byte_pool_info_get(pool_ptr, name, available_bytes, + fragments, first_suspended, suspended_count, next_pool); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.c b/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.c new file mode 100644 index 0000000..3a09dd3 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_byte_pool_prioritize.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_byte_pool_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the byte pool prioritize call. */ +/* */ +/* INPUT */ +/* */ +/* pool_ptr Pointer to pool control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_byte_pool_prioritize Actual byte pool prioritize */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_pool_prioritize(TX_BYTE_POOL *pool_ptr) +{ + +UINT status; + + + /* Check for an invalid byte memory pool pointer. */ + if (pool_ptr == TX_NULL) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + + /* Now check for invalid pool ID. */ + else if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID) + { + + /* Byte pool pointer is invalid, return appropriate error code. */ + status = TX_POOL_ERROR; + } + else + { + + /* Call actual byte pool prioritize function. */ + status = _tx_byte_pool_prioritize(pool_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_byte_release.c b/Middlewares/ST/threadx/common/src/txe_byte_release.c new file mode 100644 index 0000000..9900021 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_byte_release.c @@ -0,0 +1,137 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Byte Memory */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_byte_pool.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_byte_release PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the release byte function call. */ +/* */ +/* INPUT */ +/* */ +/* memory_ptr Pointer to allocated memory */ +/* */ +/* OUTPUT */ +/* */ +/* TX_PTR_ERROR Invalid memory pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_byte_release Actual byte release function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_byte_release(VOID *memory_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* First check the supplied memory pointer. */ + if (memory_ptr == TX_NULL) + { + + /* The byte memory pointer is invalid, return appropriate status. */ + status = TX_PTR_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual byte release function. */ + status = _tx_byte_release(memory_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_event_flags_create.c b/Middlewares/ST/threadx/common/src/txe_event_flags_create.c new file mode 100644 index 0000000..67da058 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_event_flags_create.c @@ -0,0 +1,205 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_event_flags_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the event flag creation function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to event flags group */ +/* control block */ +/* name_ptr Pointer to event flags name */ +/* event_control_block_size Size of event flags control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_GROUP_ERROR Invalid event flag group pointer */ +/* TX_CALLER_ERROR Invalid calling function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_event_flags_create Actual create function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_EVENT_FLAGS_GROUP *next_group; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid event flags group pointer. */ + if (group_ptr == TX_NULL) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Now check for proper control block size. */ + else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP))) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_group = _tx_event_flags_created_ptr; + for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++) + { + + /* Determine if this group matches the event flags group in the list. */ + if (group_ptr == next_group) + { + + break; + } + else + { + + /* Move to the next group. */ + next_group = next_group -> tx_event_flags_group_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate event flag group. */ + if (group_ptr == next_group) + { + + /* Group is already created, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual event flags create function. */ + status = _tx_event_flags_create(group_ptr, name_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_event_flags_delete.c b/Middlewares/ST/threadx/common/src/txe_event_flags_delete.c new file mode 100644 index 0000000..5a4031c --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_event_flags_delete.c @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_event_flags_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the delete event flags group */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_GROUP_ERROR Invalid event flag group pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_event_flags_delete Actual delete event flags function*/ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Default status to success. */ + status = TX_SUCCESS; +#endif + + /* Check for an invalid event flag group pointer. */ + if (group_ptr == TX_NULL) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Now check for invalid event flag group ID. */ + else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Check for invalid caller of this function. */ + + /* Is the caller an ISR or Initialization? */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Is the caller the system timer thread? */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { +#endif + + /* Call actual event flag group delete function. */ + status = _tx_event_flags_delete(group_ptr); + +#ifndef TX_TIMER_PROCESS_IN_ISR + } +#endif + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_event_flags_get.c b/Middlewares/ST/threadx/common/src/txe_event_flags_get.c new file mode 100644 index 0000000..a77b626 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_event_flags_get.c @@ -0,0 +1,179 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_event_flags_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the event flags get function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block */ +/* requested_event_flags Event flags requested */ +/* get_option Specifies and/or and clear options*/ +/* actual_flags_ptr Pointer to place the actual flags */ +/* the service retrieved */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_GROUP_ERROR Invalid event flags group pointer */ +/* TX_PTR_ERROR Invalid actual flags pointer */ +/* TX_WAIT_ERROR Invalid wait option */ +/* TX_OPTION_ERROR Invalid get option */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_event_flags_get Actual event flags get function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags, + UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option) +{ + +UINT status; + +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid event flag group pointer. */ + if (group_ptr == TX_NULL) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Now check for invalid event group ID. */ + else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Check for an invalid destination for actual flags. */ + else if (actual_flags_ptr == TX_NULL) + { + + /* Null destination pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Is everything still okay? */ + if (status == TX_SUCCESS) + { + + /* Check for invalid get option. */ + if (get_option > TX_AND_CLEAR) + { + + /* Invalid get events option, return appropriate error. */ + status = TX_OPTION_ERROR; + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual event flags get function. */ + status = _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.c b/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.c new file mode 100644 index 0000000..b5268e2 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_event_flags_info_get.c @@ -0,0 +1,117 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_event_flags_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the event flag information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to event flag group */ +/* name Destination for the event flags */ +/* group name */ +/* current_flags Current event flags */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on event flags */ +/* suspended_count Destination for suspended count */ +/* next_group Destination for pointer to next */ +/* event flag group on the created */ +/* list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_GROUP_ERROR Invalid event flag group pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_event_flags_info_get Actual event flags group info */ +/* get service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_event_flags_info_get(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR **name, ULONG *current_flags, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_EVENT_FLAGS_GROUP **next_group) +{ + +UINT status; + + + /* Check for an invalid event flag group pointer. */ + if (group_ptr == TX_NULL) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Now check for invalid event flag group ID. */ + else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + else + { + + /* Otherwise, call the actual event flags group information get service. */ + status = _tx_event_flags_info_get(group_ptr, name, current_flags, first_suspended, + suspended_count, next_group); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_event_flags_set.c b/Middlewares/ST/threadx/common/src/txe_event_flags_set.c new file mode 100644 index 0000000..81c3995 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_event_flags_set.c @@ -0,0 +1,128 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_event_flags_set PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the set event flags function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block */ +/* flags_to_set Event flags to set */ +/* set_option Specified either AND or OR */ +/* operation on the event flags */ +/* */ +/* OUTPUT */ +/* */ +/* TX_GROUP_ERROR Invalid event flags group pointer */ +/* TX_OPTION_ERROR Invalid set option */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_event_flags_set Actual set event flags function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option) +{ + +UINT status; + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid event flag group pointer. */ + if (group_ptr == TX_NULL) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Now check for invalid event flag group ID. */ + else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + else + { + + /* Check for invalid set option. */ + if (set_option != TX_AND) + { + + if (set_option != TX_OR) + { + + /* Invalid set events option, return appropriate error. */ + status = TX_OPTION_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual event flags set function. */ + status = _tx_event_flags_set(group_ptr, flags_to_set, set_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.c b/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.c new file mode 100644 index 0000000..b0f4357 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_event_flags_set_notify.c @@ -0,0 +1,106 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Event Flags */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_event_flags.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_event_flags_set_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the event flags set notify */ +/* callback function call. */ +/* */ +/* INPUT */ +/* */ +/* group_ptr Pointer to group control block*/ +/* group_put_notify Application callback function */ +/* (TX_NULL disables notify) */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_event_flags_set_notify Actual event flags set notify */ +/* call */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_event_flags_set_notify(TX_EVENT_FLAGS_GROUP *group_ptr, VOID (*events_set_notify)(TX_EVENT_FLAGS_GROUP *notify_group_ptr)) +{ + +UINT status; + + + /* Check for an invalid group pointer. */ + if (group_ptr == TX_NULL) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + + /* Now check for invalid event group ID. */ + else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID) + { + + /* Event flags group pointer is invalid, return appropriate error code. */ + status = TX_GROUP_ERROR; + } + else + { + + /* Call actual event flags set notify function. */ + status = _tx_event_flags_set_notify(group_ptr, events_set_notify); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_mutex_create.c b/Middlewares/ST/threadx/common/src/txe_mutex_create.c new file mode 100644 index 0000000..57c104e --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_mutex_create.c @@ -0,0 +1,223 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_mutex_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the create mutex function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* name_ptr Pointer to mutex name */ +/* inherit Initial mutex count */ +/* mutex_control_block_size Size of mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_MUTEX_ERROR Invalid mutex pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* TX_INHERIT_ERROR Invalid inherit option */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_create Actual create mutex function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_MUTEX *next_mutex; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid mutex pointer. */ + if (mutex_ptr == TX_NULL) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Now check to make sure the control block is the correct size. */ + else if (mutex_control_block_size != (sizeof(TX_MUTEX))) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_mutex = _tx_mutex_created_ptr; + for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++) + { + + /* Determine if this mutex matches the mutex in the list. */ + if (mutex_ptr == next_mutex) + { + + break; + } + else + { + + /* Move to the next mutex. */ + next_mutex = next_mutex -> tx_mutex_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate mutex. */ + if (mutex_ptr == next_mutex) + { + + /* Mutex is already created, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + else + { + + /* Check for a valid inherit option. */ + if (inherit != TX_INHERIT) + { + + if (inherit != TX_NO_INHERIT) + { + + /* Inherit option is illegal. */ + status = TX_INHERIT_ERROR; + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual mutex create function. */ + status = _tx_mutex_create(mutex_ptr, name_ptr, inherit); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_mutex_delete.c b/Middlewares/ST/threadx/common/src/txe_mutex_delete.c new file mode 100644 index 0000000..0b7ab70 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_mutex_delete.c @@ -0,0 +1,148 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_mutex_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the mutex delete function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_MUTEX_ERROR Invalid mutex pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_delete Actual delete mutex function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_mutex_delete(TX_MUTEX *mutex_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Default status to success. */ + status = TX_SUCCESS; +#endif + + /* Check for an invalid mutex pointer. */ + if (mutex_ptr == TX_NULL) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Now check for a valid mutex ID. */ + else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Check for invalid caller of this function. */ + + /* Is the caller an ISR or Initialization? */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Is the caller the system timer thread? */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { +#endif + + /* Call actual mutex delete function. */ + status = _tx_mutex_delete(mutex_ptr); + +#ifndef TX_TIMER_PROCESS_IN_ISR + } +#endif + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_mutex_get.c b/Middlewares/ST/threadx/common/src/txe_mutex_get.c new file mode 100644 index 0000000..dd66000 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_mutex_get.c @@ -0,0 +1,170 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#ifndef TX_TIMER_PROCESS_IN_ISR +#include "tx_timer.h" +#endif +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_mutex_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the mutex get function call. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_MUTEX_ERROR Invalid mutex pointer */ +/* TX_WAIT_ERROR Invalid wait option */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_get Actual get mutex function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid mutex pointer. */ + if (mutex_ptr == TX_NULL) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Now check for a valid mutex ID. */ + else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Yes, invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual get mutex function. */ + status = _tx_mutex_get(mutex_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_mutex_info_get.c b/Middlewares/ST/threadx/common/src/txe_mutex_info_get.c new file mode 100644 index 0000000..69e3c81 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_mutex_info_get.c @@ -0,0 +1,116 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_mutex_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the mutex information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* name Destination for the mutex name */ +/* count Destination for the owner count */ +/* owner Destination for the owner's */ +/* thread control block pointer */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on the mutex */ +/* suspended_count Destination for suspended count */ +/* next_mutex Destination for pointer to next */ +/* mutex on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_MUTEX_ERROR Invalid mutex pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_info_get Actual mutex info get service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_mutex_info_get(TX_MUTEX *mutex_ptr, CHAR **name, ULONG *count, TX_THREAD **owner, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_MUTEX **next_mutex) +{ + +UINT status; + + + /* Check for an invalid mutex pointer. */ + if (mutex_ptr == TX_NULL) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Now check for invalid mutex ID. */ + else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + else + { + + /* Otherwise, call the actual mutex information get service. */ + status = _tx_mutex_info_get(mutex_ptr, name, count, owner, first_suspended, + suspended_count, next_mutex); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.c b/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.c new file mode 100644 index 0000000..679e3ac --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_mutex_prioritize.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_mutex_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the mutex prioritize call. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_prioritize Actual mutex prioritize */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_mutex_prioritize(TX_MUTEX *mutex_ptr) +{ + +UINT status; + + + /* Check for an invalid mutex pointer. */ + if (mutex_ptr == TX_NULL) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Now check for invalid mutex ID. */ + else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + else + { + + /* Call actual mutex prioritize function. */ + status = _tx_mutex_prioritize(mutex_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_mutex_put.c b/Middlewares/ST/threadx/common/src/txe_mutex_put.c new file mode 100644 index 0000000..7a6fdff --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_mutex_put.c @@ -0,0 +1,126 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Mutex */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_mutex.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_mutex_put PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the mutex put function call. */ +/* */ +/* INPUT */ +/* */ +/* mutex_ptr Pointer to mutex control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_MUTEX_ERROR Invalid mutex pointer */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_mutex_put Actual put mutex function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_mutex_put(TX_MUTEX *mutex_ptr) +{ + +UINT status; + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid mutex pointer. */ + if (mutex_ptr == TX_NULL) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + + /* Now check for invalid mutex ID. */ + else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID) + { + + /* Mutex pointer is invalid, return appropriate error code. */ + status = TX_MUTEX_ERROR; + } + else + { + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual put mutex function. */ + status = _tx_mutex_put(mutex_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_create.c b/Middlewares/ST/threadx/common/src/txe_queue_create.c new file mode 100644 index 0000000..592d0a8 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_create.c @@ -0,0 +1,239 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_timer.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue create function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* name_ptr Pointer to queue name */ +/* message_size Size of each queue message */ +/* queue_start Starting address of the queue area*/ +/* queue_size Number of bytes in the queue */ +/* queue_control_block_size Size of queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* TX_PTR_ERROR Invalid starting address of queue */ +/* TX_SIZE_ERROR Invalid message queue size */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_create Actual queue create function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size, + VOID *queue_start, ULONG queue_size, UINT queue_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_QUEUE *next_queue; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for a valid control block size. */ + else if (queue_control_block_size != (sizeof(TX_QUEUE))) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_queue = _tx_queue_created_ptr; + for (i = ((ULONG) 0); i < _tx_queue_created_count; i++) + { + + /* Determine if this queue matches the queue in the list. */ + if (queue_ptr == next_queue) + { + + break; + } + else + { + + /* Move to the next queue. */ + next_queue = next_queue -> tx_queue_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate queue. */ + if (queue_ptr == next_queue) + { + + /* Queue is already created, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Check the starting address of the queue. */ + else if (queue_start == TX_NULL) + { + + /* Invalid starting address of queue. */ + status = TX_PTR_ERROR; + } + + /* Check for an invalid message size - less than 1. */ + else if (message_size < TX_1_ULONG) + { + + /* Invalid message size specified. */ + status = TX_SIZE_ERROR; + } + + /* Check for an invalid message size - greater than 16. */ + else if (message_size > TX_16_ULONG) + { + + /* Invalid message size specified. */ + status = TX_SIZE_ERROR; + } + + /* Check on the queue size. */ + else if ((queue_size/(sizeof(ULONG))) < message_size) + { + + /* Invalid queue size specified. */ + status = TX_SIZE_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual queue create function. */ + status = _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size); + } + + /* Return completion status. */ + return(status); +} diff --git a/Middlewares/ST/threadx/common/src/txe_queue_delete.c b/Middlewares/ST/threadx/common/src/txe_queue_delete.c new file mode 100644 index 0000000..b61b923 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_delete.c @@ -0,0 +1,144 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue delete function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_delete Actual queue delete function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_delete(TX_QUEUE *queue_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for a valid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + else + { + + /* Check for invalid caller of this function. */ + + /* Is the caller an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Is the caller the system timer thread? */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } +#endif + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual queue delete function. */ + status = _tx_queue_delete(queue_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_flush.c b/Middlewares/ST/threadx/common/src/txe_queue_flush.c new file mode 100644 index 0000000..611b7b5 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_flush.c @@ -0,0 +1,104 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_flush PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue flush function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_flush Actual queue flush function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_flush(TX_QUEUE *queue_ptr) +{ + +UINT status; + + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + else + { + + /* Call actual queue flush function. */ + status = _tx_queue_flush(queue_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_front_send.c b/Middlewares/ST/threadx/common/src/txe_queue_front_send.c new file mode 100644 index 0000000..ae38162 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_front_send.c @@ -0,0 +1,160 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_front_send PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue send function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* source_ptr Pointer to message source */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* TX_PTR_ERROR Invalid source pointer - NULL */ +/* TX_WAIT_ERROR Invalid wait option - non thread */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_front_send Actual queue send function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_front_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option) +{ + +UINT status; + +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Check for an invalid source for message. */ + else if (source_ptr == TX_NULL) + { + + /* Null source pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual queue front send function. */ + status = _tx_queue_front_send(queue_ptr, source_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_info_get.c b/Middlewares/ST/threadx/common/src/txe_queue_info_get.c new file mode 100644 index 0000000..f60e3d9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_info_get.c @@ -0,0 +1,114 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* name Destination for the queue name */ +/* enqueued Destination for enqueued count */ +/* available_storage Destination for available storage */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on this queue */ +/* suspended_count Destination for suspended count */ +/* next_queue Destination for pointer to next */ +/* queue on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_info_get Actual information get service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_info_get(TX_QUEUE *queue_ptr, CHAR **name, ULONG *enqueued, ULONG *available_storage, + TX_THREAD **first_suspended, ULONG *suspended_count, TX_QUEUE **next_queue) +{ + +UINT status; + + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for a valid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + else + { + + /* Otherwise, call the actual queue information get service. */ + status = _tx_queue_info_get(queue_ptr, name, enqueued, available_storage, first_suspended, + suspended_count, next_queue); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_prioritize.c b/Middlewares/ST/threadx/common/src/txe_queue_prioritize.c new file mode 100644 index 0000000..ca91c76 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_prioritize.c @@ -0,0 +1,100 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue prioritize call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_prioritize Actual queue prioritize function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_prioritize(TX_QUEUE *queue_ptr) +{ + +UINT status; + + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + else + { + + /* Call actual queue prioritize function. */ + status = _tx_queue_prioritize(queue_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_receive.c b/Middlewares/ST/threadx/common/src/txe_queue_receive.c new file mode 100644 index 0000000..d00e6b9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_receive.c @@ -0,0 +1,162 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_receive PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue receive function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* destination_ptr Pointer to message destination */ +/* **** MUST BE LARGE ENOUGH TO */ +/* HOLD MESSAGE **** */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* TX_PTR_ERROR Invalid destination pointer (NULL)*/ +/* TX_WAIT_ERROR Invalid wait option */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_receive Actual queue receive function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option) +{ + +UINT status; + +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Check for an invalid destination for message. */ + else if (destination_ptr == TX_NULL) + { + + /* Null destination pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual queue receive function. */ + status = _tx_queue_receive(queue_ptr, destination_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_send.c b/Middlewares/ST/threadx/common/src/txe_queue_send.c new file mode 100644 index 0000000..03a6f86 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_send.c @@ -0,0 +1,160 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" +#include "tx_thread.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_send PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue send function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block */ +/* source_ptr Pointer to message source */ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_QUEUE_ERROR Invalid queue pointer */ +/* TX_PTR_ERROR Invalid source pointer - NULL */ +/* TX_WAIT_ERROR Invalid wait option */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_send Actual queue send function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option) +{ + +UINT status; + +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for invalid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Check for an invalid source for message. */ + else if (source_ptr == TX_NULL) + { + + /* Null source pointer, return appropriate error. */ + status = TX_PTR_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual queue send function. */ + status = _tx_queue_send(queue_ptr, source_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_queue_send_notify.c b/Middlewares/ST/threadx/common/src/txe_queue_send_notify.c new file mode 100644 index 0000000..b90ff38 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_queue_send_notify.c @@ -0,0 +1,105 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Queue */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_queue.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_queue_send_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the queue send notify */ +/* callback function call. */ +/* */ +/* INPUT */ +/* */ +/* queue_ptr Pointer to queue control block*/ +/* queue_send_notify Application callback function */ +/* (TX_NULL disables notify) */ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_queue_send_notify Actual queue send notify call */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_queue_send_notify(TX_QUEUE *queue_ptr, VOID (*queue_send_notify)(TX_QUEUE *notify_queue_ptr)) +{ + +UINT status; + + + /* Check for an invalid queue pointer. */ + if (queue_ptr == TX_NULL) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + + /* Now check for a valid queue ID. */ + else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID) + { + + /* Queue pointer is invalid, return appropriate error code. */ + status = TX_QUEUE_ERROR; + } + else + { + + /* Call actual queue send notify function. */ + status = _tx_queue_send_notify(queue_ptr, queue_send_notify); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.c b/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.c new file mode 100644 index 0000000..7aafcd2 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_ceiling_put.c @@ -0,0 +1,115 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_ceiling_put PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore ceiling put */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore */ +/* ceiling Maximum value of semaphore */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SEMAPHORE_ERROR Invalid semaphore pointer */ +/* TX_INVALID_CEILING Invalid semaphore ceiling */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_ceiling_put Actual semaphore ceiling put */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_ceiling_put(TX_SEMAPHORE *semaphore_ptr, ULONG ceiling) +{ + +UINT status; + + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for a valid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Determine if the ceiling is valid - must be greater than 1. */ + else if (ceiling == ((ULONG) 0)) + { + + /* Invalid ceiling, return error. */ + status = TX_INVALID_CEILING; + } + else + { + + /* Call actual semaphore ceiling put function. */ + status = _tx_semaphore_ceiling_put(semaphore_ptr, ceiling); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_create.c b/Middlewares/ST/threadx/common/src/txe_semaphore_create.c new file mode 100644 index 0000000..84a047a --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_create.c @@ -0,0 +1,210 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the create semaphore function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* name_ptr Pointer to semaphore name */ +/* initial_count Initial semaphore count */ +/* semaphore_control_block_size Size of semaphore control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SEMAPHORE_ERROR Invalid semaphore pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_create Actual create semaphore function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_SEMAPHORE *next_semaphore; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for a valid semaphore ID. */ + else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE))) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_semaphore = _tx_semaphore_created_ptr; + for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++) + { + + /* Determine if this semaphore matches the current semaphore in the list. */ + if (semaphore_ptr == next_semaphore) + { + + break; + } + else + { + + /* Move to next semaphore. */ + next_semaphore = next_semaphore -> tx_semaphore_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate semaphore. */ + if (semaphore_ptr == next_semaphore) + { + + /* Semaphore is already created, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } +#endif + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual semaphore create function. */ + status = _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_delete.c b/Middlewares/ST/threadx/common/src/txe_semaphore_delete.c new file mode 100644 index 0000000..5727119 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_delete.c @@ -0,0 +1,145 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore delete function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* */ +/* OUTPUT */ +/* */ +/* TX_SEMAPHORE_ERROR Invalid semaphore pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_delete Actual delete semaphore function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for invalid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Check for invalid caller of this function. */ + + /* Is the caller an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Is the caller the system timer thread? */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } +#endif + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual semaphore delete function. */ + status = _tx_semaphore_delete(semaphore_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_get.c b/Middlewares/ST/threadx/common/src/txe_semaphore_get.c new file mode 100644 index 0000000..f5d1209 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_get.c @@ -0,0 +1,150 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore get function call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* wait_option Suspension option */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SEMAPHORE_ERROR Invalid semaphore pointer */ +/* TX_WAIT_ERROR Invalid wait option */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_get Actual get semaphore function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option) +{ + +UINT status; + +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for invalid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Check for a wait option error. Only threads are allowed any form of + suspension. */ + if (wait_option != TX_NO_WAIT) + { + + /* Is the call from an ISR or Initialization? */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + +#ifndef TX_TIMER_PROCESS_IN_ISR + else + { + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Is the current thread the timer thread? */ + if (current_thread == &_tx_timer_thread) + { + + /* A non-thread is trying to suspend, return appropriate error code. */ + status = TX_WAIT_ERROR; + } + } +#endif + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual get semaphore function. */ + status = _tx_semaphore_get(semaphore_ptr, wait_option); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.c b/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.c new file mode 100644 index 0000000..7789ea9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_info_get.c @@ -0,0 +1,115 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* name Destination for the semaphore name*/ +/* current_value Destination for current value of */ +/* the semaphore */ +/* first_suspended Destination for pointer of first */ +/* thread suspended on semaphore */ +/* suspended_count Destination for suspended count */ +/* next_semaphore Destination for pointer to next */ +/* semaphore on the created list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_SEMAPHORE_ERROR Invalid semaphore pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_info_get Actual semaphore info get service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_info_get(TX_SEMAPHORE *semaphore_ptr, CHAR **name, ULONG *current_value, + TX_THREAD **first_suspended, ULONG *suspended_count, + TX_SEMAPHORE **next_semaphore) +{ + +UINT status; + + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for a valid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Otherwise, call the actual semaphore information get service. */ + status = _tx_semaphore_info_get(semaphore_ptr, name, current_value, first_suspended, + suspended_count, next_semaphore); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.c b/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.c new file mode 100644 index 0000000..b00c82d --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_prioritize.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_semaphore_prioritize PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore prioritize call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* */ +/* OUTPUT */ +/* */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_prioritize Actual semaphore prioritize */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_prioritize(TX_SEMAPHORE *semaphore_ptr) +{ + +UINT status; + + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for a valid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Call actual semaphore prioritize function. */ + status = _tx_semaphore_prioritize(semaphore_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_put.c b/Middlewares/ST/threadx/common/src/txe_semaphore_put.c new file mode 100644 index 0000000..591026e --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_put.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_put PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore put function call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore control block*/ +/* */ +/* OUTPUT */ +/* */ +/* TX_SEMAPHORE_ERROR Invalid semaphore pointer */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_put Actual put semaphore function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr) +{ + +UINT status; + + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for invalid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Call actual put semaphore function. */ + status = _tx_semaphore_put(semaphore_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.c b/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.c new file mode 100644 index 0000000..f73e1f9 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_semaphore_put_notify.c @@ -0,0 +1,106 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Semaphore */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_semaphore.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_semaphore_put_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the semaphore put notify */ +/* callback function call. */ +/* */ +/* INPUT */ +/* */ +/* semaphore_ptr Pointer to semaphore */ +/* semaphore_put_notify Application callback function */ +/* (TX_NULL disables notify) */ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_semaphore_put_notify Actual semaphore put notify */ +/* call */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_semaphore_put_notify(TX_SEMAPHORE *semaphore_ptr, VOID (*semaphore_put_notify)(TX_SEMAPHORE *notify_semaphore_ptr)) +{ + +UINT status; + + + /* Check for an invalid semaphore pointer. */ + if (semaphore_ptr == TX_NULL) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + + /* Now check for invalid semaphore ID. */ + else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID) + { + + /* Semaphore pointer is invalid, return appropriate error code. */ + status = TX_SEMAPHORE_ERROR; + } + else + { + + /* Call actual semaphore put notify function. */ + status = _tx_semaphore_put_notify(semaphore_ptr, semaphore_put_notify); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_create.c b/Middlewares/ST/threadx/common/src/txe_thread_create.c new file mode 100644 index 0000000..75f5e66 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_create.c @@ -0,0 +1,313 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread create function call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Thread control block pointer */ +/* name Pointer to thread name string */ +/* entry_function Entry function of the thread */ +/* entry_input 32-bit input value to thread */ +/* stack_start Pointer to start of stack */ +/* stack_size Stack size in bytes */ +/* priority Priority of thread (0-31) */ +/* preempt_threshold Preemption threshold */ +/* time_slice Thread time-slice value */ +/* auto_start Automatic start selection */ +/* thread_control_block_size Size of thread control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_PTR_ERROR Invalid entry point or stack */ +/* address */ +/* TX_SIZE_ERROR Invalid stack size -too small */ +/* TX_PRIORITY_ERROR Invalid thread priority */ +/* TX_THRESH_ERROR Invalid preemption threshold */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_create Actual thread create function */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, + VOID (*entry_function)(ULONG id), ULONG entry_input, + VOID *stack_start, ULONG stack_size, + UINT priority, UINT preempt_threshold, + ULONG time_slice, UINT auto_start, UINT thread_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +UINT break_flag; +ULONG i; +TX_THREAD *next_thread; +VOID *stack_end; +UCHAR *work_ptr; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread control block size. */ + else if (thread_control_block_size != (sizeof(TX_THREAD))) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + break_flag = TX_FALSE; + next_thread = _tx_thread_created_ptr; + work_ptr = TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start); + work_ptr = TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1))); + stack_end = TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr); + for (i = ((ULONG) 0); i < _tx_thread_created_count; i++) + { + + /* Determine if this thread matches the thread in the list. */ + if (thread_ptr == next_thread) + { + + /* Set the break flag. */ + break_flag = TX_TRUE; + } + + /* Determine if we need to break the loop. */ + if (break_flag == TX_TRUE) + { + + /* Yes, break out of the loop. */ + break; + } + + /* Check the stack pointer to see if it overlaps with this thread's stack. */ + if (stack_start >= next_thread -> tx_thread_stack_start) + { + + if (stack_start < next_thread -> tx_thread_stack_end) + { + + /* This stack overlaps with an existing thread, clear the stack pointer to + force a stack error below. */ + stack_start = TX_NULL; + + /* Set the break flag. */ + break_flag = TX_TRUE; + } + } + + /* Check the end of the stack to see if it is inside this thread's stack area as well. */ + if (stack_end >= next_thread -> tx_thread_stack_start) + { + + if (stack_end < next_thread -> tx_thread_stack_end) + { + + /* This stack overlaps with an existing thread, clear the stack pointer to + force a stack error below. */ + stack_start = TX_NULL; + + /* Set the break flag. */ + break_flag = TX_TRUE; + } + } + + /* Move to the next thread. */ + next_thread = next_thread -> tx_thread_created_next; + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate thread. */ + if (thread_ptr == next_thread) + { + + /* Thread is already created, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Check for invalid starting address of stack. */ + else if (stack_start == TX_NULL) + { + + /* Invalid stack or entry point, return appropriate error code. */ + status = TX_PTR_ERROR; + } + + /* Check for invalid thread entry point. */ + else if (entry_function == TX_NULL) + { + + /* Invalid stack or entry point, return appropriate error code. */ + status = TX_PTR_ERROR; + } + + /* Check the stack size. */ + else if (stack_size < ((ULONG) TX_MINIMUM_STACK)) + { + + /* Stack is not big enough, return appropriate error code. */ + status = TX_SIZE_ERROR; + } + + /* Check the priority specified. */ + else if (priority >= ((UINT) TX_MAX_PRIORITIES)) + { + + /* Invalid priority selected, return appropriate error code. */ + status = TX_PRIORITY_ERROR; + } + + /* Check preemption threshold. */ + else if (preempt_threshold > priority) + { + + /* Invalid preempt threshold, return appropriate error code. */ + status = TX_THRESH_ERROR; + } + + /* Check the start selection. */ + else if (auto_start > TX_AUTO_START) + { + + /* Invalid auto start selection, return appropriate error code. */ + status = TX_START_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (current_thread == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual thread create function. */ + status = _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input, + stack_start, stack_size, priority, preempt_threshold, + time_slice, auto_start); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_delete.c b/Middlewares/ST/threadx/common/src/txe_thread_delete.c new file mode 100644 index 0000000..55b98ab --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_delete.c @@ -0,0 +1,112 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread delete function call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_delete Actual thread delete function */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_delete(TX_THREAD *thread_ptr) +{ + +UINT status; + + + /* Check for invalid caller of this function. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Check for an invalid thread pointer. */ + else if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Call actual thread delete function. */ + status = _tx_thread_delete(thread_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.c b/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.c new file mode 100644 index 0000000..0dec7db --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_entry_exit_notify.c @@ -0,0 +1,106 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_entry_exit_notify PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread entry/exit notify */ +/* callback function call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread */ +/* thread_entry_exit_notify Pointer to notify callback */ +/* function, TX_NULL to disable*/ +/* */ +/* OUTPUT */ +/* */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_entry_exit_notify Actual entry/exit notify */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_entry_exit_notify(TX_THREAD *thread_ptr, VOID (*thread_entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type)) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Call actual thread entry/exit notify function. */ + status = _tx_thread_entry_exit_notify(thread_ptr, thread_entry_exit_notify); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_info_get.c b/Middlewares/ST/threadx/common/src/txe_thread_info_get.c new file mode 100644 index 0000000..6d0e594 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_info_get.c @@ -0,0 +1,119 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread control block */ +/* name Destination for the thread name */ +/* state Destination for thread state */ +/* run_count Destination for thread run count */ +/* priority Destination for thread priority */ +/* preemption_threshold Destination for thread preemption-*/ +/* threshold */ +/* time_slice Destination for thread time-slice */ +/* next_thread Destination for next created */ +/* thread */ +/* next_suspended_thread Destination for next suspended */ +/* thread */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_info_get Actual thread information get */ +/* service */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count, + UINT *priority, UINT *preemption_threshold, ULONG *time_slice, + TX_THREAD **next_thread, TX_THREAD **next_suspended_thread) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Call the actual thread information get service. */ + status = _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold, + time_slice, next_thread, next_suspended_thread); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.c b/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.c new file mode 100644 index 0000000..8cfee27 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_preemption_change.c @@ -0,0 +1,132 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_preemption_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the preemption threshold change */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread */ +/* new_threshold New preemption threshold */ +/* old_threshold Old preemption threshold */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_PTR_ERROR Invalid old threshold pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_preemption_change Actual preempt change function*/ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, UINT *old_threshold) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Check for a valid old threshold pointer. */ + else if (old_threshold == TX_NULL) + { + + /* Invalid destination pointer, return appropriate error code. */ + status = TX_PTR_ERROR; + } + + /* Check for invalid caller of this function. */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Determine if the preemption-threshold is valid. */ + else if (new_threshold > thread_ptr -> tx_thread_user_priority) + { + + /* Return an error status. */ + status = TX_THRESH_ERROR; + } + else + { + + /* Call actual change thread preemption function. */ + status = _tx_thread_preemption_change(thread_ptr, new_threshold, old_threshold); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_priority_change.c b/Middlewares/ST/threadx/common/src/txe_thread_priority_change.c new file mode 100644 index 0000000..fcccbc4 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_priority_change.c @@ -0,0 +1,133 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_priority_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the change priority function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* new_priority New thread priority */ +/* old_priority Old thread priority */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_PTR_ERROR Invalid old priority pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_priority_change Actual priority change */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Check for a valid old priority pointer. */ + else if (old_priority == TX_NULL) + { + + /* Invalid destination pointer, return appropriate error code. */ + status = TX_PTR_ERROR; + } + + /* Determine if the priority is legal. */ + else if (new_priority >= ((UINT) TX_MAX_PRIORITIES)) + { + + /* Return an error status. */ + status = TX_PRIORITY_ERROR; + } + + /* Check for invalid caller of this function. */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + + /* Call actual change thread priority function. */ + status = _tx_thread_priority_change(thread_ptr, new_priority, old_priority); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_relinquish.c b/Middlewares/ST/threadx/common/src/txe_thread_relinquish.c new file mode 100644 index 0000000..f0a6ea8 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_relinquish.c @@ -0,0 +1,94 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_relinquish PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks to make sure a thread is executing before the */ +/* relinquish is executed. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_relinquish Actual thread relinquish call */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +VOID _txe_thread_relinquish(VOID) +{ + +TX_THREAD *current_thread; + + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Make sure a thread is executing. */ + if (current_thread != TX_NULL) + { + + /* Now make sure the call is not from an ISR or Initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0)) + { + + /* Okay to call the real relinquish function. */ + _tx_thread_relinquish(); + } + } +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_reset.c b/Middlewares/ST/threadx/common/src/txe_thread_reset.c new file mode 100644 index 0000000..18f962a --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_reset.c @@ -0,0 +1,138 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_reset PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread reset function call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to reset */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Service return status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_reset Actual thread reset function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_reset(TX_THREAD *thread_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *current_thread; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for an invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(current_thread) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (current_thread == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt or initialization call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual thread reset function. */ + status = _tx_thread_reset(thread_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_resume.c b/Middlewares/ST/threadx/common/src/txe_thread_resume.c new file mode 100644 index 0000000..33a9abe --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_resume.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_resume PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the resume thread function call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to resume */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_resume Actual thread resume function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_resume(TX_THREAD *thread_ptr) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Call actual thread resume function. */ + status = _tx_thread_resume(thread_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_suspend.c b/Middlewares/ST/threadx/common/src/txe_thread_suspend.c new file mode 100644 index 0000000..f368d4e --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_suspend.c @@ -0,0 +1,105 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_suspend PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread suspend function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_suspend Actual thread suspension */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_suspend(TX_THREAD *thread_ptr) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Call actual thread suspend function. */ + status = _tx_thread_suspend(thread_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_terminate.c b/Middlewares/ST/threadx/common/src/txe_thread_terminate.c new file mode 100644 index 0000000..0865c67 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_terminate.c @@ -0,0 +1,114 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_terminate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread terminate function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread to suspend */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_terminate Actual thread terminate */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_terminate(TX_THREAD *thread_ptr) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Check for invalid caller of this function. */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + + /* Call actual thread terminate function. */ + status = _tx_thread_terminate(thread_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.c b/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.c new file mode 100644 index 0000000..be68afb --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_time_slice_change.c @@ -0,0 +1,124 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_time_slice_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the time slice change function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread */ +/* new_time_slice New time slice */ +/* old_time_slice Old time slice */ +/* */ +/* OUTPUT */ +/* */ +/* TX_THREAD_ERROR Invalid thread pointer */ +/* TX_CALLER_ERROR Invalid caller of function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_time_slice_change Actual time-slice change */ +/* function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_time_slice_change(TX_THREAD *thread_ptr, ULONG new_time_slice, ULONG *old_time_slice) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Check for a valid old time-slice pointer. */ + else if (old_time_slice == TX_NULL) + { + + /* Invalid destination pointer, return appropriate error code. */ + status = TX_PTR_ERROR; + } + + /* Check for invalid caller of this function. */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + + /* Call actual change time slice function. */ + status = _tx_thread_time_slice_change(thread_ptr, new_time_slice, old_time_slice); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.c b/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.c new file mode 100644 index 0000000..9482e80 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_thread_wait_abort.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_thread_wait_abort PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the thread wait abort function */ +/* call. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Thread to abort the wait on */ +/* */ +/* OUTPUT */ +/* */ +/* status Return completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_wait_abort Actual wait abort function */ +/* */ +/* CALLED BY */ +/* */ +/* Application code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_thread_wait_abort(TX_THREAD *thread_ptr) +{ + +UINT status; + + + /* Check for an invalid thread pointer. */ + if (thread_ptr == TX_NULL) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + + /* Now check for invalid thread ID. */ + else if (thread_ptr -> tx_thread_id != TX_THREAD_ID) + { + + /* Thread pointer is invalid, return appropriate error code. */ + status = TX_THREAD_ERROR; + } + else + { + + /* Call actual thread wait abort function. */ + status = _tx_thread_wait_abort(thread_ptr); + } + + /* Return status to the caller. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_timer_activate.c b/Middlewares/ST/threadx/common/src/txe_timer_activate.c new file mode 100644 index 0000000..9a50e39 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_timer_activate.c @@ -0,0 +1,103 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_timer_activate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the activate application timer */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_TIMER_ERROR Invalid application timer */ +/* TX_ACTIVATE_ERROR Application timer already active */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_activate Actual application timer activate */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_timer_activate(TX_TIMER *timer_ptr) +{ + +UINT status; + + + /* Check for an invalid timer pointer. */ + if (timer_ptr == TX_NULL) + { + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Now check for invalid timer ID. */ + else if (timer_ptr -> tx_timer_id != TX_TIMER_ID) + { + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + else + { + + /* Call actual application timer activate function. */ + status = _tx_timer_activate(timer_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_timer_change.c b/Middlewares/ST/threadx/common/src/txe_timer_change.c new file mode 100644 index 0000000..d6db775 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_timer_change.c @@ -0,0 +1,126 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_timer_change PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the application timer change */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* initial_ticks Initial expiration ticks */ +/* reschedule_ticks Reschedule ticks */ +/* */ +/* OUTPUT */ +/* */ +/* TX_TIMER_ERROR Invalid application timer pointer */ +/* TX_TICK_ERROR Invalid initial tick value of 0 */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_change Actual timer change function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks) +{ + +UINT status; + + + /* Check for an invalid timer pointer. */ + if (timer_ptr == TX_NULL) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Now check for invalid timer ID. */ + else if (timer_ptr -> tx_timer_id != TX_TIMER_ID) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Check for an illegal initial tick value. */ + else if (initial_ticks == ((ULONG) 0)) + { + + /* Invalid initial tick value, return appropriate error code. */ + status = TX_TICK_ERROR; + } + + /* Check for invalid caller of this function. */ + else if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + + /* Call actual application timer function. */ + status = _tx_timer_change(timer_ptr, initial_ticks, reschedule_ticks); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_timer_create.c b/Middlewares/ST/threadx/common/src/txe_timer_create.c new file mode 100644 index 0000000..de08c05 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_timer_create.c @@ -0,0 +1,239 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_initialize.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_timer_create PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the create application timer */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* name_ptr Pointer to timer name */ +/* expiration_function Application expiration function */ +/* initial_ticks Initial expiration ticks */ +/* reschedule_ticks Reschedule ticks */ +/* auto_activate Automatic activation flag */ +/* timer_control_block_size Size of timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_TIMER_ERROR Invalid timer control block */ +/* TX_TICK_ERROR Invalid initial expiration count */ +/* TX_ACTIVATE_ERROR Invalid timer activation option */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_system_preempt_check Check for preemption */ +/* _tx_timer_create Actual timer create function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr, + VOID (*expiration_function)(ULONG id), ULONG expiration_input, + ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size) +{ + +TX_INTERRUPT_SAVE_AREA + +UINT status; +ULONG i; +TX_TIMER *next_timer; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + + /* Default status to success. */ + status = TX_SUCCESS; + + /* Check for a NULL timer pointer. */ + if (timer_ptr == TX_NULL) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Now check for invalid control block size. */ + else if (timer_control_block_size != (sizeof(TX_TIMER))) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + else + { + + /* Disable interrupts. */ + TX_DISABLE + + /* Increment the preempt disable flag. */ + _tx_thread_preempt_disable++; + + /* Restore interrupts. */ + TX_RESTORE + + /* Next see if it is already in the created list. */ + next_timer = _tx_timer_created_ptr; + for (i = ((ULONG) 0); i < _tx_timer_created_count; i++) + { + + /* Determine if this timer matches the current timer in the list. */ + if (timer_ptr == next_timer) + { + + break; + } + else + { + + /* Move to next timer. */ + next_timer = next_timer -> tx_timer_created_next; + } + } + + /* Disable interrupts. */ + TX_DISABLE + + /* Decrement the preempt disable flag. */ + _tx_thread_preempt_disable--; + + /* Restore interrupts. */ + TX_RESTORE + + /* Check for preemption. */ + _tx_thread_system_preempt_check(); + + /* At this point, check to see if there is a duplicate timer. */ + if (timer_ptr == next_timer) + { + + /* Timer is already created, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Check for an illegal initial tick value. */ + else if (initial_ticks == ((ULONG) 0)) + { + + /* Invalid initial tick value, return appropriate error code. */ + status = TX_TICK_ERROR; + } + else + { + + /* Check for an illegal activation. */ + if (auto_activate != TX_AUTO_ACTIVATE) + { + + /* And activation is not the other value. */ + if (auto_activate != TX_NO_ACTIVATE) + { + + /* Invalid activation selected, return appropriate error code. */ + status = TX_ACTIVATE_ERROR; + } + } + } + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Check for invalid caller of this function. First check for a calling thread. */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } +#endif + + /* Check for interrupt call. */ + if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Now, make sure the call is from an interrupt and not initialization. */ + if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + } + } + + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { + + /* Call actual application timer create function. */ + status = _tx_timer_create(timer_ptr, name_ptr, expiration_function, expiration_input, + initial_ticks, reschedule_ticks, auto_activate); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_timer_deactivate.c b/Middlewares/ST/threadx/common/src/txe_timer_deactivate.c new file mode 100644 index 0000000..d537900 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_timer_deactivate.c @@ -0,0 +1,104 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_timer_deactivate PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the deactivate application timer */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_TIMER_ERROR Invalid application timer pointer */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_deactivate Actual timer deactivation function*/ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_timer_deactivate(TX_TIMER *timer_ptr) +{ + +UINT status; + + + /* Check for an invalid timer pointer. */ + if (timer_ptr == TX_NULL) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Now check for invalid timer ID. */ + else if (timer_ptr -> tx_timer_id != TX_TIMER_ID) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + else + { + + /* Call actual application timer deactivate function. */ + status = _tx_timer_deactivate(timer_ptr); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_timer_delete.c b/Middlewares/ST/threadx/common/src/txe_timer_delete.c new file mode 100644 index 0000000..0502efd --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_timer_delete.c @@ -0,0 +1,145 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_thread.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_timer_delete PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the delete application timer */ +/* function call. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* */ +/* OUTPUT */ +/* */ +/* TX_TIMER_ERROR Invalid application timer pointer */ +/* TX_CALLER_ERROR Invalid caller of this function */ +/* status Actual completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_delete Actual timer delete function */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_timer_delete(TX_TIMER *timer_ptr) +{ + +UINT status; +#ifndef TX_TIMER_PROCESS_IN_ISR +TX_THREAD *thread_ptr; +#endif + + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Default status to success. */ + status = TX_SUCCESS; +#endif + + /* Check for an invalid timer pointer. */ + if (timer_ptr == TX_NULL) + { + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Now check for invalid timer ID. */ + else if (timer_ptr -> tx_timer_id != TX_TIMER_ID) + { + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Check for invalid caller of this function. */ + + /* Is the caller an ISR or Initialization? */ + else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0)) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + else + { + +#ifndef TX_TIMER_PROCESS_IN_ISR + + /* Pickup thread pointer. */ + TX_THREAD_GET_CURRENT(thread_ptr) + + /* Is the caller the system timer thread? */ + if (thread_ptr == &_tx_timer_thread) + { + + /* Invalid caller of this function, return appropriate error code. */ + status = TX_CALLER_ERROR; + } + + /* Determine if everything is okay. */ + if (status == TX_SUCCESS) + { +#endif + + /* Call actual application timer delete function. */ + status = _tx_timer_delete(timer_ptr); + +#ifndef TX_TIMER_PROCESS_IN_ISR + } +#endif + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/common/src/txe_timer_info_get.c b/Middlewares/ST/threadx/common/src/txe_timer_info_get.c new file mode 100644 index 0000000..b286598 --- /dev/null +++ b/Middlewares/ST/threadx/common/src/txe_timer_info_get.c @@ -0,0 +1,112 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#define TX_SOURCE_CODE + + +/* Include necessary system files. */ + +#include "tx_api.h" +#include "tx_timer.h" + + +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _txe_timer_info_get PORTABLE C */ +/* 6.1 */ +/* AUTHOR */ +/* */ +/* William E. Lamie, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function checks for errors in the timer information get */ +/* service. */ +/* */ +/* INPUT */ +/* */ +/* timer_ptr Pointer to timer control block */ +/* name Destination for the timer name */ +/* active Destination for active flag */ +/* remaining_ticks Destination for remaining ticks */ +/* before expiration */ +/* reschedule_ticks Destination for reschedule ticks */ +/* next_timer Destination for next timer on the */ +/* created list */ +/* */ +/* OUTPUT */ +/* */ +/* TX_TIMER_ERROR Invalid timer pointer */ +/* status Completion status */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_info_get Actual info get call */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 05-19-2020 William E. Lamie Initial Version 6.0 */ +/* 09-30-2020 Yuxin Zhou Modified comment(s), */ +/* resulting in version 6.1 */ +/* */ +/**************************************************************************/ +UINT _txe_timer_info_get(TX_TIMER *timer_ptr, CHAR **name, UINT *active, ULONG *remaining_ticks, + ULONG *reschedule_ticks, TX_TIMER **next_timer) +{ + +UINT status; + + + /* Check for an invalid timer pointer. */ + if (timer_ptr == TX_NULL) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + + /* Now check for invalid timer ID. */ + else if (timer_ptr -> tx_timer_id != TX_TIMER_ID) + { + + /* Timer pointer is invalid, return appropriate error code. */ + status = TX_TIMER_ERROR; + } + else + { + + /* Otherwise, call the actual timer information get service. */ + status = _tx_timer_info_get(timer_ptr, name, active, remaining_ticks, reschedule_ticks, next_timer); + } + + /* Return completion status. */ + return(status); +} + diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h b/Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h new file mode 100644 index 0000000..1c351bb --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h @@ -0,0 +1,717 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Port Specific */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + +/**************************************************************************/ +/* */ +/* PORT SPECIFIC C INFORMATION RELEASE */ +/* */ +/* tx_port.h Cortex-M7/GNU */ +/* 6.1.10 */ +/* */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This file contains data type definitions that make the ThreadX */ +/* real-time kernel function identically on a variety of different */ +/* processor architectures. For example, the size or number of bits */ +/* in an "int" data type vary between microprocessor architectures and */ +/* even C compilers for the same microprocessor. ThreadX does not */ +/* directly use native C data types. Instead, ThreadX creates its */ +/* own special types that can be mapped to actual data types by this */ +/* file to guarantee consistency in the interface and functionality. */ +/* */ +/* This file replaces the previous Cortex-M3/M4/M7 files. It unifies */ +/* the ARMv7-M architecture and compilers into one common file. */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* 01-31-2022 Scott Larson Modified comments, updated */ +/* typedef to fix misra */ +/* violation, */ +/* fixed predefined macro, */ +/* resulting in version 6.1.10 */ +/* */ +/**************************************************************************/ + +#ifndef TX_PORT_H +#define TX_PORT_H + + +/* Determine if the optional ThreadX user define file should be used. */ + +#ifdef TX_INCLUDE_USER_DEFINE_FILE + +/* Yes, include the user defines in tx_user.h. The defines in this file may + alternately be defined on the command line. */ + +#include "tx_user.h" +#endif + + +/* Define compiler library include files. */ + +#include +#include + +#ifdef __ICCARM__ +#include /* IAR Intrinsics */ +#define __asm__ __asm /* Define to make all inline asm look similar */ +#ifdef TX_ENABLE_IAR_LIBRARY_SUPPORT +#include +#endif +#endif /* __ICCARM__ */ + +#ifdef __ghs__ +#include +#include "tx_ghs.h" +#endif /* __ghs__ */ + + +#if !defined(__GNUC__) && !defined(__CC_ARM) +#define __get_control_value __get_CONTROL +#define __set_control_value __set_CONTROL +#endif + +#ifndef __GNUC__ +#define __get_ipsr_value __get_IPSR +#endif + +/* Define ThreadX basic types for this port. */ + +#define VOID void +typedef char CHAR; +typedef unsigned char UCHAR; +typedef int INT; +typedef unsigned int UINT; +typedef long LONG; +typedef unsigned long ULONG; +typedef unsigned long long ULONG64; +typedef short SHORT; +typedef unsigned short USHORT; +#define ULONG64_DEFINED + +/* Define the priority levels for ThreadX. Legal values range + from 32 to 1024 and MUST be evenly divisible by 32. */ + +#ifndef TX_MAX_PRIORITIES +#define TX_MAX_PRIORITIES 32 +#endif + + +/* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during + thread creation is less than this value, the thread create call will return an error. */ + +#ifndef TX_MINIMUM_STACK +#define TX_MINIMUM_STACK 200 /* Minimum stack size for this port */ +#endif + + +/* Define the system timer thread's default stack size and priority. These are only applicable + if TX_TIMER_PROCESS_IN_ISR is not defined. */ + +#ifndef TX_TIMER_THREAD_STACK_SIZE +#define TX_TIMER_THREAD_STACK_SIZE 1024 /* Default timer thread stack size */ +#endif + +#ifndef TX_TIMER_THREAD_PRIORITY +#define TX_TIMER_THREAD_PRIORITY 0 /* Default timer thread priority */ +#endif + + +/* Define various constants for the ThreadX Cortex-M port. */ + +#define TX_INT_DISABLE 1 /* Disable interrupts */ +#define TX_INT_ENABLE 0 /* Enable interrupts */ + + +/* Define the clock source for trace event entry time stamp. The following two item are port specific. + For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock + source constants would be: + +#define TX_TRACE_TIME_SOURCE *((ULONG *) 0x0a800024) +#define TX_TRACE_TIME_MASK 0x0000FFFFUL + +*/ + +#ifndef TX_MISRA_ENABLE +#ifndef TX_TRACE_TIME_SOURCE +#define TX_TRACE_TIME_SOURCE *((ULONG *) 0xE0001004) +#endif +#else +ULONG _tx_misra_time_stamp_get(VOID); +#define TX_TRACE_TIME_SOURCE _tx_misra_time_stamp_get() +#endif + +#ifndef TX_TRACE_TIME_MASK +#define TX_TRACE_TIME_MASK 0xFFFFFFFFUL +#endif + +#ifdef __ghs__ +/* Define constants for Green Hills EventAnalyzer. */ + +/* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps + represent. By default, this is set to 1,000,000 i.e., one tick every microsecond. */ + +#define TX_EL_TICKS_PER_SECOND 1000000 + +/* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simply + simulate the time-stamp source with a counter. */ + +#define read_tbu() _tx_el_time_base_upper +#define read_tbl() ++_tx_el_time_base_lower +#endif /* __ghs__ */ + +/* Define the port specific options for the _tx_build_options variable. This variable indicates + how the ThreadX library was built. */ + +#define TX_PORT_SPECIFIC_BUILD_OPTIONS (0) + + +/* Define the in-line initialization constant so that modules with in-line + initialization capabilities can prevent their initialization from being + a function call. */ + +#ifdef TX_MISRA_ENABLE +#define TX_DISABLE_INLINE +#else +#define TX_INLINE_INITIALIZATION +#endif + + +/* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is + disabled. When the following is defined, ThreadX thread stack checking is enabled. If stack + checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING + define is negated, thereby forcing the stack fill which is necessary for the stack checking + logic. */ + +#ifndef TX_MISRA_ENABLE +#ifdef TX_ENABLE_STACK_CHECKING +#undef TX_DISABLE_STACK_FILLING +#endif +#endif + + +/* Define the TX_THREAD control block extensions for this port. The main reason + for the multiple macros is so that backward compatibility can be maintained with + existing ThreadX kernel awareness modules. */ + +#define TX_THREAD_EXTENSION_0 +#define TX_THREAD_EXTENSION_1 +#ifdef TX_ENABLE_IAR_LIBRARY_SUPPORT +#define TX_THREAD_EXTENSION_2 VOID *tx_thread_iar_tls_pointer; +#elif defined(__ghs__) +#define TX_THREAD_EXTENSION_2 VOID * tx_thread_eh_globals; \ + int Errno; /* errno. */ \ + char * strtok_saved_pos; /* strtok() position. */ +#else +#define TX_THREAD_EXTENSION_2 +#endif + + +#define TX_THREAD_EXTENSION_3 + + + +/* Define the port extensions of the remaining ThreadX objects. */ + +#define TX_BLOCK_POOL_EXTENSION +#define TX_BYTE_POOL_EXTENSION +#define TX_EVENT_FLAGS_GROUP_EXTENSION +#define TX_MUTEX_EXTENSION +#define TX_QUEUE_EXTENSION +#define TX_SEMAPHORE_EXTENSION +#define TX_TIMER_EXTENSION + + +/* Define the user extension field of the thread control block. Nothing + additional is needed for this port so it is defined as white space. */ + +#ifndef TX_THREAD_USER_EXTENSION +#define TX_THREAD_USER_EXTENSION +#endif + + +/* Define the macros for processing extensions in tx_thread_create, tx_thread_delete, + tx_thread_shell_entry, and tx_thread_terminate. */ + + +#ifdef TX_ENABLE_IAR_LIBRARY_SUPPORT +#if (__VER__ < 8000000) +#define TX_THREAD_CREATE_EXTENSION(thread_ptr) thread_ptr -> tx_thread_iar_tls_pointer = __iar_dlib_perthread_allocate(); +#define TX_THREAD_DELETE_EXTENSION(thread_ptr) __iar_dlib_perthread_deallocate(thread_ptr -> tx_thread_iar_tls_pointer); \ + thread_ptr -> tx_thread_iar_tls_pointer = TX_NULL; +#define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION __iar_dlib_perthread_access(0); +#else +void *_tx_iar_create_per_thread_tls_area(void); +void _tx_iar_destroy_per_thread_tls_area(void *tls_ptr); +void __iar_Initlocks(void); + +#define TX_THREAD_CREATE_EXTENSION(thread_ptr) thread_ptr -> tx_thread_iar_tls_pointer = _tx_iar_create_per_thread_tls_area(); +#define TX_THREAD_DELETE_EXTENSION(thread_ptr) do {_tx_iar_destroy_per_thread_tls_area(thread_ptr -> tx_thread_iar_tls_pointer); \ + thread_ptr -> tx_thread_iar_tls_pointer = TX_NULL; } while(0); +#define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION do {__iar_Initlocks();} while(0); +#endif +#else +#define TX_THREAD_CREATE_EXTENSION(thread_ptr) +#define TX_THREAD_DELETE_EXTENSION(thread_ptr) +#endif + +#if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP) || defined(__VFP__) + +#ifdef TX_MISRA_ENABLE + +ULONG _tx_misra_control_get(void); +void _tx_misra_control_set(ULONG value); +ULONG _tx_misra_fpccr_get(void); +void _tx_misra_vfp_touch(void); + +#else /* TX_MISRA_ENABLE not defined */ + +/* Define some helper functions (these are intrinsics in some compilers). */ +#ifdef __GNUC__ /* GCC and ARM Compiler 6 */ + +__attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void) +{ +ULONG control_value; + + __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); + return(control_value); +} + +__attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value) +{ + __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); +} + +#define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0"); + +#elif defined(__CC_ARM) /* ARM Compiler 5 */ + +__attribute__( ( always_inline ) ) ULONG __get_control_value(void) +{ +ULONG control_value; + + __asm volatile ("MRS control_value,CONTROL"); + return(control_value); +} + +__attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value) +{ + __asm__ volatile ("MSR CONTROL,control_value"); +} +/* Can't access VFP registers with inline asm, so define this in tx_thread_schedule. */ +void _tx_vfp_access(void); +#define TX_VFP_TOUCH() _tx_vfp_access(); + +#elif defined(__ICCARM__) /* IAR */ +#define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0"); +#endif /* Helper functions for different compilers */ + +#endif /* TX_MISRA_ENABLE */ + + +/* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTROL.FPCA + in order to ensure no lazy stacking will occur. */ + +#ifndef TX_MISRA_ENABLE + +#define TX_THREAD_COMPLETED_EXTENSION(thread_ptr) { \ + ULONG _tx_vfp_state; \ + _tx_vfp_state = __get_control_value(); \ + _tx_vfp_state = _tx_vfp_state & ~((ULONG) 0x4); \ + __set_control_value(_tx_vfp_state); \ + } +#else + +#define TX_THREAD_COMPLETED_EXTENSION(thread_ptr) { \ + ULONG _tx_vfp_state; \ + _tx_vfp_state = _tx_misra_control_get(); \ + _tx_vfp_state = _tx_vfp_state & ~((ULONG) 0x4); \ + _tx_misra_control_set(_tx_vfp_state); \ + } + +#endif + +/* A thread can be terminated by another thread, so we first check if it's self-terminating and not in an ISR. + If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread is terminating + this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the FPU to flush + the lazy FPU save, then restore the CONTROL.FPCA state. */ + +#ifndef TX_MISRA_ENABLE + +#define TX_THREAD_TERMINATED_EXTENSION(thread_ptr) { \ + ULONG _tx_system_state; \ + _tx_system_state = TX_THREAD_GET_SYSTEM_STATE(); \ + if ((_tx_system_state == ((ULONG) 0)) && ((thread_ptr) == _tx_thread_current_ptr)) \ + { \ + ULONG _tx_vfp_state; \ + _tx_vfp_state = __get_control_value(); \ + _tx_vfp_state = _tx_vfp_state & ~((ULONG) 0x4); \ + __set_control_value(_tx_vfp_state); \ + } \ + else \ + { \ + ULONG _tx_fpccr; \ + _tx_fpccr = *((ULONG *) 0xE000EF34); \ + _tx_fpccr = _tx_fpccr & ((ULONG) 0x01); \ + if (_tx_fpccr == ((ULONG) 0x01)) \ + { \ + ULONG _tx_vfp_state; \ + _tx_vfp_state = __get_control_value(); \ + _tx_vfp_state = _tx_vfp_state & ((ULONG) 0x4); \ + TX_VFP_TOUCH(); \ + if (_tx_vfp_state == ((ULONG) 0)) \ + { \ + _tx_vfp_state = __get_control_value(); \ + _tx_vfp_state = _tx_vfp_state & ~((ULONG) 0x4); \ + __set_control_value(_tx_vfp_state); \ + } \ + } \ + } \ + } +#else + +#define TX_THREAD_TERMINATED_EXTENSION(thread_ptr) { \ + ULONG _tx_system_state; \ + _tx_system_state = TX_THREAD_GET_SYSTEM_STATE(); \ + if ((_tx_system_state == ((ULONG) 0)) && ((thread_ptr) == _tx_thread_current_ptr)) \ + { \ + ULONG _tx_vfp_state; \ + _tx_vfp_state = _tx_misra_control_get(); \ + _tx_vfp_state = _tx_vfp_state & ~((ULONG) 0x4); \ + _tx_misra_control_set(_tx_vfp_state); \ + } \ + else \ + { \ + ULONG _tx_fpccr; \ + _tx_fpccr = _tx_misra_fpccr_get(); \ + _tx_fpccr = _tx_fpccr & ((ULONG) 0x01); \ + if (_tx_fpccr == ((ULONG) 0x01)) \ + { \ + ULONG _tx_vfp_state; \ + _tx_vfp_state = _tx_misra_control_get(); \ + _tx_vfp_state = _tx_vfp_state & ((ULONG) 0x4); \ + _tx_misra_vfp_touch(); \ + if (_tx_vfp_state == ((ULONG) 0)) \ + { \ + _tx_vfp_state = _tx_misra_control_get(); \ + _tx_vfp_state = _tx_vfp_state & ~((ULONG) 0x4); \ + _tx_misra_control_set(_tx_vfp_state); \ + } \ + } \ + } \ + } +#endif + +#else /* No VFP in use */ + +#define TX_THREAD_COMPLETED_EXTENSION(thread_ptr) +#define TX_THREAD_TERMINATED_EXTENSION(thread_ptr) + +#endif /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP) || defined(__VFP__) */ + + +/* Define the ThreadX object creation extensions for the remaining objects. */ + +#define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr) +#define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr) +#define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr) +#define TX_MUTEX_CREATE_EXTENSION(mutex_ptr) +#define TX_QUEUE_CREATE_EXTENSION(queue_ptr) +#define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr) +#define TX_TIMER_CREATE_EXTENSION(timer_ptr) + + +/* Define the ThreadX object deletion extensions for the remaining objects. */ + +#define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr) +#define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr) +#define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr) +#define TX_MUTEX_DELETE_EXTENSION(mutex_ptr) +#define TX_QUEUE_DELETE_EXTENSION(queue_ptr) +#define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr) +#define TX_TIMER_DELETE_EXTENSION(timer_ptr) + + +/* Define the get system state macro. */ + +#ifndef TX_THREAD_GET_SYSTEM_STATE +#ifndef TX_MISRA_ENABLE + +#ifdef __CC_ARM /* ARM Compiler 5 */ + +register unsigned int _ipsr __asm("ipsr"); +#define TX_THREAD_GET_SYSTEM_STATE() (_tx_thread_system_state | _ipsr) + +#elif defined(__GNUC__) /* GCC and ARM Compiler 6 */ + +__attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void) +{ +unsigned int ipsr_value; + __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); + return(ipsr_value); +} + +#define TX_THREAD_GET_SYSTEM_STATE() (_tx_thread_system_state | __get_ipsr_value()) + +#elif defined(__ICCARM__) /* IAR */ + +#define TX_THREAD_GET_SYSTEM_STATE() (_tx_thread_system_state | __get_IPSR()) + +#endif /* TX_THREAD_GET_SYSTEM_STATE for different compilers */ + +#else /* TX_MISRA_ENABLE is defined, use MISRA function. */ +ULONG _tx_misra_ipsr_get(VOID); +#define TX_THREAD_GET_SYSTEM_STATE() (_tx_thread_system_state | _tx_misra_ipsr_get()) +#endif /* TX_MISRA_ENABLE */ +#endif /* TX_THREAD_GET_SYSTEM_STATE */ + + +/* Define the check for whether or not to call the _tx_thread_system_return function. A non-zero value + indicates that _tx_thread_system_return should not be called. This overrides the definition in tx_thread.h + for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is always + zero after initialization for Cortex-M ports. */ + +#ifndef TX_THREAD_SYSTEM_RETURN_CHECK +#define TX_THREAD_SYSTEM_RETURN_CHECK(c) (c) = ((ULONG) _tx_thread_preempt_disable); +#endif + +/* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to + prevent early scheduling on Cortex-M parts. */ + +#define TX_PORT_SPECIFIC_POST_INITIALIZATION _tx_thread_preempt_disable++; + + + + +#ifndef TX_DISABLE_INLINE + +/* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */ +#ifdef __ICCARM__ /* IAR Compiler */ +#define TX_LOWEST_SET_BIT_CALCULATE(m, b) (b) = (UINT) __CLZ(__RBIT((m))); +#elif defined(__CC_ARM) /* AC5 Compiler */ +#define TX_LOWEST_SET_BIT_CALCULATE(m, b) (b) = (UINT) __clz(__rbit((m))); +#elif defined(__GNUC__) /* GCC and AC6 Compiler */ +#define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m) ); \ + __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) ); +#endif + + + +/* Define the interrupt disable/restore macros for each compiler. */ + +#if defined(__GNUC__) || defined(__ICCARM__) + +/*** GCC/AC6 and IAR ***/ + +__attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void) +{ +unsigned int posture; +#ifdef TX_PORT_USE_BASEPRI + __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); +#else + __asm__ volatile ("MRS %0, PRIMASK ": "=r" (posture)); +#endif + return(posture); +} + +#ifdef TX_PORT_USE_BASEPRI +__attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_value) +{ + __asm__ volatile ("MSR BASEPRI,%0 ": : "r" (basepri_value)); +} +#else +__attribute__( ( always_inline ) ) static inline void __enable_interrupts(void) +{ + __asm__ volatile ("CPSIE i": : : "memory"); +} +#endif + +__attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture) +{ +#ifdef TX_PORT_USE_BASEPRI + __set_basepri_value(int_posture); + //__asm__ volatile ("MSR BASEPRI,%0": : "r" (int_posture): "memory"); +#else + __asm__ volatile ("MSR PRIMASK,%0": : "r" (int_posture): "memory"); +#endif +} + +__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void) +{ +unsigned int int_posture; + + int_posture = __get_interrupt_posture(); + +#ifdef TX_PORT_USE_BASEPRI + __set_basepri_value(TX_PORT_BASEPRI); +#else + __asm__ volatile ("CPSID i" : : : "memory"); +#endif + return(int_posture); +} + +__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void) +{ +unsigned int interrupt_save; + + /* Set PendSV to invoke ThreadX scheduler. */ + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + if (__get_ipsr_value() == 0) + { + interrupt_save = __get_interrupt_posture(); +#ifdef TX_PORT_USE_BASEPRI + __set_basepri_value(0); +#else + __enable_interrupts(); +#endif + __restore_interrupt(interrupt_save); + } +} + +#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save; +#define TX_DISABLE interrupt_save = __disable_interrupts(); +#define TX_RESTORE __restore_interrupt(interrupt_save); + +/*** End GCC/AC6 and IAR ***/ + +#elif defined(__CC_ARM) + +/*** AC5 ***/ + +static __inline unsigned int __get_interrupt_posture(void) +{ +unsigned int posture; +#ifdef TX_PORT_USE_BASEPRI + __asm__ volatile ("MRS #posture, BASEPRI"); +#else + __asm__ volatile ("MRS #posture, PRIMASK"); +#endif + return(posture); +} + +#ifdef TX_PORT_USE_BASEPRI +static __inline void __set_basepri_value(unsigned int basepri_value) +{ + __asm__ volatile ("MSR BASEPRI, #basepri_value"); +} +#endif + +static __inline unsigned int __disable_interrupts(void) +{ +unsigned int int_posture; + + int_posture = __get_interrupt_posture(); + +#ifdef TX_PORT_USE_BASEPRI + __set_basepri_value(TX_PORT_BASEPRI); +#else + __asm__ volatile ("CPSID i"); +#endif + return(int_posture); +} + +static __inline void __restore_interrupt(unsigned int int_posture) +{ +#ifdef TX_PORT_USE_BASEPRI + __set_basepri_value(int_posture); +#else + __asm__ volatile ("MSR PRIMASK, #int_posture"); +#endif +} + +static void _tx_thread_system_return_inline(void) +{ +unsigned int interrupt_save; + + /* Set PendSV to invoke ThreadX scheduler. */ + *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000); + if (_ipsr == 0) + { +#ifdef TX_PORT_USE_BASEPRI + interrupt_save = __get_interrupt_posture(); + __set_basepri_value(0); + __set_basepri_value(interrupt_save); +#else + interrupt_save = __disable_irq(); + __enable_irq(); + if (interrupt_save != 0) + __disable_irq(); +#endif + } +} + + +#define TX_INTERRUPT_SAVE_AREA UINT interrupt_save; +#define TX_DISABLE interrupt_save = __disable_interrupts(); +#define TX_RESTORE __restore_interrupt(interrupt_save); + +/*** End AC5 ***/ + +#endif /* Interrupt disable/restore macros for each compiler. */ + +/* Redefine _tx_thread_system_return for improved performance. */ + +#define _tx_thread_system_return _tx_thread_system_return_inline + + +#else /* TX_DISABLE_INLINE is defined */ + +UINT _tx_thread_interrupt_disable(VOID); +VOID _tx_thread_interrupt_restore(UINT previous_posture); + +#define TX_INTERRUPT_SAVE_AREA register UINT interrupt_save; + +#define TX_DISABLE interrupt_save = _tx_thread_interrupt_disable(); +#define TX_RESTORE _tx_thread_interrupt_restore(interrupt_save); +#endif /* TX_DISABLE_INLINE */ + + +/* Define FPU extension for the Cortex-M. Each is assumed to be called in the context of the executing + thread. These are no longer needed, but are preserved for backward compatibility only. */ + +void tx_thread_fpu_enable(void); +void tx_thread_fpu_disable(void); + + +/* Define the version ID of ThreadX. This may be utilized by the application. */ + +#ifdef TX_THREAD_INIT +CHAR _tx_version_id[] = + "Copyright (c) Microsoft Corporation. All rights reserved. * ThreadX Cortex-M7/GNU Version 6.1.9 *"; +#else +#ifdef TX_MISRA_ENABLE +extern CHAR _tx_version_id[100]; +#else +extern CHAR _tx_version_id[]; +#endif +#endif + + +#endif diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.S new file mode 100644 index 0000000..888d544 --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_restore.S @@ -0,0 +1,82 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + +#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE)) + .global _tx_execution_isr_exit +#endif + + .text + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_context_restore Cortex-M7/GNU */ +/* 6.1.7 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is only needed for legacy applications and it should */ +/* not be called in any new development on a Cortex-M. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* [_tx_execution_isr_exit] Execution profiling ISR exit */ +/* */ +/* CALLED BY */ +/* */ +/* ISRs Interrupt Service Routines */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* */ +/**************************************************************************/ +// VOID _tx_thread_context_restore(VOID) +// { + .global _tx_thread_context_restore + .thumb_func +_tx_thread_context_restore: + +#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE)) + /* Call the ISR exit function to indicate an ISR is complete. */ + PUSH {r0, lr} // Save return address + BL _tx_execution_isr_exit // Call the ISR exit function + POP {r0, lr} // Recover return address +#endif + + BX lr +// } diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.S new file mode 100644 index 0000000..6111ffe --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_context_save.S @@ -0,0 +1,80 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + .text + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_context_save Cortex-M7/GNU */ +/* 6.1.7 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is only needed for legacy applications and it should */ +/* not be called in any new development on a Cortex-M. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* [_tx_execution_isr_enter] Execution profiling ISR enter */ +/* */ +/* CALLED BY */ +/* */ +/* ISRs */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* */ +/**************************************************************************/ +// VOID _tx_thread_context_save(VOID) +// { + .global _tx_thread_context_save + .thumb_func +_tx_thread_context_save: + +#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE)) + /* Call the ISR enter function to indicate an ISR is starting. */ + PUSH {r0, lr} // Save return address + BL _tx_execution_isr_enter // Call the ISR enter function + POP {r0, lr} // Recover return address +#endif + + /* Context is already saved - just return. */ + + BX lr +// } diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.S new file mode 100644 index 0000000..2ea849d --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_interrupt_control.S @@ -0,0 +1,79 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + .text 32 + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_interrupt_control Cortex-M7/GNU */ +/* 6.1.7 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is responsible for changing the interrupt lockout */ +/* posture of the system. */ +/* */ +/* INPUT */ +/* */ +/* new_posture New interrupt lockout posture */ +/* */ +/* OUTPUT */ +/* */ +/* old_posture Old interrupt lockout posture */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* Application Code */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* */ +/**************************************************************************/ +// UINT _tx_thread_interrupt_control(UINT new_posture) +// { + .global _tx_thread_interrupt_control + .thumb_func +_tx_thread_interrupt_control: +#ifdef TX_PORT_USE_BASEPRI + MRS r1, BASEPRI // Pickup current interrupt posture + MSR BASEPRI, r0 // Apply the new interrupt posture + MOV r0, r1 // Transfer old to return register +#else + MRS r1, PRIMASK // Pickup current interrupt lockout + MSR PRIMASK, r0 // Apply the new interrupt lockout + MOV r0, r1 // Transfer old to return register +#endif + BX lr // Return to caller +// } diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.S new file mode 100644 index 0000000..f75bff2 --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_schedule.S @@ -0,0 +1,289 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + .global _tx_thread_current_ptr + .global _tx_thread_execute_ptr + .global _tx_timer_time_slice + .global _tx_execution_thread_enter + .global _tx_execution_thread_exit +#ifdef TX_LOW_POWER + .global tx_low_power_enter + .global tx_low_power_exit +#endif + .text + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_schedule Cortex-M7/GNU */ +/* 6.1.10 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function waits for a thread control block pointer to appear in */ +/* the _tx_thread_execute_ptr variable. Once a thread pointer appears */ +/* in the variable, the corresponding thread is resumed. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_initialize_kernel_enter ThreadX entry function */ +/* _tx_thread_system_return Return to system from thread */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* 01-31-2022 Scott Larson Fixed predefined macro name, */ +/* resulting in version 6.1.10 */ +/* */ +/**************************************************************************/ +// VOID _tx_thread_schedule(VOID) +// { + .global _tx_thread_schedule + .thumb_func +_tx_thread_schedule: + + /* This function should only ever be called on Cortex-M + from the first schedule request. Subsequent scheduling occurs + from the PendSV handling routine below. */ + + /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets. */ + + MOV r0, #0 // Build value for TX_FALSE + LDR r2, =_tx_thread_preempt_disable // Build address of preempt disable flag + STR r0, [r2, #0] // Clear preempt disable flag + + /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked. */ + +#ifdef __ARM_FP + MRS r0, CONTROL // Pickup current CONTROL register + BIC r0, r0, #4 // Clear the FPCA bit + MSR CONTROL, r0 // Setup new CONTROL register +#endif + + /* Enable interrupts */ + CPSIE i + + /* Enter the scheduler for the first time. */ + + MOV r0, #0x10000000 // Load PENDSVSET bit + MOV r1, #0xE000E000 // Load NVIC base + STR r0, [r1, #0xD04] // Set PENDSVBIT in ICSR + DSB // Complete all memory accesses + ISB // Flush pipeline + + /* Wait here for the PendSV to take place. */ + +__tx_wait_here: + B __tx_wait_here // Wait for the PendSV to happen +// } + + /* Generic context switching PendSV handler. */ + + .global PendSV_Handler + .global __tx_PendSVHandler + .syntax unified + .thumb_func +PendSV_Handler: + .thumb_func +__tx_PendSVHandler: + + /* Get current thread value and new thread pointer. */ + +__tx_ts_handler: + +#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE)) + /* Call the thread exit function to indicate the thread is no longer executing. */ + CPSID i // Disable interrupts + PUSH {r0, lr} // Save LR (and r0 just for alignment) + BL _tx_execution_thread_exit // Call the thread exit function + POP {r0, lr} // Recover LR + CPSIE i // Enable interrupts +#endif + + LDR r0, =_tx_thread_current_ptr // Build current thread pointer address + LDR r2, =_tx_thread_execute_ptr // Build execute thread pointer address + MOV r3, #0 // Build NULL value + LDR r1, [r0] // Pickup current thread pointer + + /* Determine if there is a current thread to finish preserving. */ + + CBZ r1, __tx_ts_new // If NULL, skip preservation + + /* Recover PSP and preserve current thread context. */ + + STR r3, [r0] // Set _tx_thread_current_ptr to NULL + MRS r12, PSP // Pickup PSP pointer (thread's stack pointer) + STMDB r12!, {r4-r11} // Save its remaining registers +#ifdef __ARM_FP + TST LR, #0x10 // Determine if the VFP extended frame is present + BNE _skip_vfp_save + VSTMDB r12!,{s16-s31} // Yes, save additional VFP registers +_skip_vfp_save: +#endif + LDR r4, =_tx_timer_time_slice // Build address of time-slice variable + STMDB r12!, {LR} // Save LR on the stack + + /* Determine if time-slice is active. If it isn't, skip time handling processing. */ + + LDR r5, [r4] // Pickup current time-slice + STR r12, [r1, #8] // Save the thread stack pointer + CBZ r5, __tx_ts_new // If not active, skip processing + + /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable. */ + + STR r5, [r1, #24] // Save current time-slice + + /* Clear the global time-slice. */ + + STR r3, [r4] // Clear time-slice + + /* Executing thread is now completely preserved!!! */ + +__tx_ts_new: + + /* Now we are looking for a new thread to execute! */ + + CPSID i // Disable interrupts + LDR r1, [r2] // Is there another thread ready to execute? + CBZ r1, __tx_ts_wait // No, skip to the wait processing + + /* Yes, another thread is ready for else, make the current thread the new thread. */ + + STR r1, [r0] // Setup the current thread pointer to the new thread + CPSIE i // Enable interrupts + + /* Increment the thread run count. */ + +__tx_ts_restore: + LDR r7, [r1, #4] // Pickup the current thread run count + LDR r4, =_tx_timer_time_slice // Build address of time-slice variable + LDR r5, [r1, #24] // Pickup thread's current time-slice + ADD r7, r7, #1 // Increment the thread run count + STR r7, [r1, #4] // Store the new run count + + /* Setup global time-slice with thread's current time-slice. */ + + STR r5, [r4] // Setup global time-slice + +#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE)) + /* Call the thread entry function to indicate the thread is executing. */ + PUSH {r0, r1} // Save r0 and r1 + BL _tx_execution_thread_enter // Call the thread execution enter function + POP {r0, r1} // Recover r0 and r1 +#endif + + /* Restore the thread context and PSP. */ + + LDR r12, [r1, #8] // Pickup thread's stack pointer + LDMIA r12!, {LR} // Pickup LR +#ifdef __ARM_FP + TST LR, #0x10 // Determine if the VFP extended frame is present + BNE _skip_vfp_restore // If not, skip VFP restore + VLDMIA r12!, {s16-s31} // Yes, restore additional VFP registers +_skip_vfp_restore: +#endif + LDMIA r12!, {r4-r11} // Recover thread's registers + MSR PSP, r12 // Setup the thread's stack pointer + + /* Return to thread. */ + + BX lr // Return to thread! + + /* The following is the idle wait processing... in this case, no threads are ready for execution and the + system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts + are disabled to allow use of WFI for waiting for a thread to arrive. */ + +__tx_ts_wait: + CPSID i // Disable interrupts + LDR r1, [r2] // Pickup the next thread to execute pointer + STR r1, [r0] // Store it in the current pointer + CBNZ r1, __tx_ts_ready // If non-NULL, a new thread is ready! + +#ifdef TX_LOW_POWER + PUSH {r0-r3} + BL tx_low_power_enter // Possibly enter low power mode + POP {r0-r3} +#endif + +#ifdef TX_ENABLE_WFI + DSB // Ensure no outstanding memory transactions + WFI // Wait for interrupt + ISB // Ensure pipeline is flushed +#endif + +#ifdef TX_LOW_POWER + PUSH {r0-r3} + BL tx_low_power_exit // Exit low power mode + POP {r0-r3} +#endif + + CPSIE i // Enable interrupts + B __tx_ts_wait // Loop to continue waiting + + /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are + already in the handler! */ + +__tx_ts_ready: + MOV r7, #0x08000000 // Build clear PendSV value + MOV r8, #0xE000E000 // Build base NVIC address + STR r7, [r8, #0xD04] // Clear any PendSV + + /* Re-enable interrupts and restore new thread. */ + + CPSIE i // Enable interrupts + B __tx_ts_restore // Restore the thread +// } + +#ifdef __ARM_FP + + .global tx_thread_fpu_enable + .thumb_func +tx_thread_fpu_enable: + .global tx_thread_fpu_disable + .thumb_func +tx_thread_fpu_disable: + + /* Automatic VPF logic is supported, this function is present only for + backward compatibility purposes and therefore simply returns. */ + + BX LR // Return to caller + +#endif diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.S new file mode 100644 index 0000000..7c2cb83 --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_stack_build.S @@ -0,0 +1,133 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + .text + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_stack_build Cortex-M7/GNU */ +/* 6.1.7 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function builds a stack frame on the supplied thread's stack. */ +/* The stack frame results in a fake interrupt return to the supplied */ +/* function pointer. */ +/* */ +/* INPUT */ +/* */ +/* thread_ptr Pointer to thread control blk */ +/* function_ptr Pointer to return function */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* None */ +/* */ +/* CALLED BY */ +/* */ +/* _tx_thread_create Create thread service */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* */ +/**************************************************************************/ +// VOID _tx_thread_stack_build(TX_THREAD *thread_ptr, VOID (*function_ptr)(VOID)) +// { + .global _tx_thread_stack_build + .thumb_func +_tx_thread_stack_build: + + /* Build a fake interrupt frame. The form of the fake interrupt stack + on the Cortex-M should look like the following after it is built: + + Stack Top: + LR Interrupted LR (LR at time of PENDSV) + r4 Initial value for r4 + r5 Initial value for r5 + r6 Initial value for r6 + r7 Initial value for r7 + r8 Initial value for r8 + r9 Initial value for r9 + r10 Initial value for r10 + r11 Initial value for r11 + r0 Initial value for r0 (Hardware stack starts here!!) + r1 Initial value for r1 + r2 Initial value for r2 + r3 Initial value for r3 + r12 Initial value for r12 + lr Initial value for lr + pc Initial value for pc + xPSR Initial value for xPSR + + Stack Bottom: (higher memory address) */ + + LDR r2, [r0, #16] // Pickup end of stack area + BIC r2, r2, #0x7 // Align frame for 8-byte alignment + SUB r2, r2, #68 // Subtract frame size + LDR r3, =0xFFFFFFFD // Build initial LR value + STR r3, [r2, #0] // Save on the stack + + /* Actually build the stack frame. */ + + MOV r3, #0 // Build initial register value + STR r3, [r2, #4] // Store initial r4 + STR r3, [r2, #8] // Store initial r5 + STR r3, [r2, #12] // Store initial r6 + STR r3, [r2, #16] // Store initial r7 + STR r3, [r2, #20] // Store initial r8 + STR r3, [r2, #24] // Store initial r9 + STR r3, [r2, #28] // Store initial r10 + STR r3, [r2, #32] // Store initial r11 + + /* Hardware stack follows. */ + + STR r3, [r2, #36] // Store initial r0 + STR r3, [r2, #40] // Store initial r1 + STR r3, [r2, #44] // Store initial r2 + STR r3, [r2, #48] // Store initial r3 + STR r3, [r2, #52] // Store initial r12 + MOV r3, #0xFFFFFFFF // Poison EXC_RETURN value + STR r3, [r2, #56] // Store initial lr + STR r1, [r2, #60] // Store initial pc + MOV r3, #0x01000000 // Only T-bit need be set + STR r3, [r2, #64] // Store initial xPSR + + /* Setup stack pointer. */ + // thread_ptr -> tx_thread_stack_ptr = r2; + + STR r2, [r0, #8] // Save stack pointer in thread's + // control block + BX lr // Return to caller +// } diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.S new file mode 100644 index 0000000..307af29 --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_thread_system_return.S @@ -0,0 +1,93 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Thread */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + .text 32 + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_thread_system_return Cortex-M7/GNU */ +/* 6.1.7 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function is target processor specific. It is used to transfer */ +/* control from a thread back to the ThreadX system. Only a */ +/* minimal context is saved since the compiler assumes temp registers */ +/* are going to get slicked by a function call anyway. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_thread_schedule Thread scheduling loop */ +/* */ +/* CALLED BY */ +/* */ +/* ThreadX components */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* */ +/**************************************************************************/ +// VOID _tx_thread_system_return(VOID) +// { + .thumb_func + .global _tx_thread_system_return +_tx_thread_system_return: + + /* Return to real scheduler via PendSV. Note that this routine is often + replaced with in-line assembly in tx_port.h to improved performance. */ + + MOV r0, #0x10000000 // Load PENDSVSET bit + MOV r1, #0xE000E000 // Load NVIC base + STR r0, [r1, #0xD04] // Set PENDSVBIT in ICSR + MRS r0, IPSR // Pickup IPSR + CMP r0, #0 // Is it a thread returning? + BNE _isr_context // If ISR, skip interrupt enable +#ifdef TX_PORT_USE_BASEPRI + MRS r1, BASEPRI // Thread context returning, pickup BASEPRI + MOV r0, #0 + MSR BASEPRI, r0 // Enable interrupts + MSR BASEPRI, r1 // Restore original interrupt posture +#else + MRS r1, PRIMASK // Thread context returning, pickup PRIMASK + CPSIE i // Enable interrupts + MSR PRIMASK, r1 // Restore original interrupt posture +#endif +_isr_context: + BX lr // Return to caller +// } diff --git a/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.S b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.S new file mode 100644 index 0000000..d0fc692 --- /dev/null +++ b/Middlewares/ST/threadx/ports/cortex_m7/gnu/src/tx_timer_interrupt.S @@ -0,0 +1,255 @@ +/**************************************************************************/ +/* */ +/* Copyright (c) Microsoft Corporation. All rights reserved. */ +/* */ +/* This software is licensed under the Microsoft Software License */ +/* Terms for Microsoft Azure RTOS. Full text of the license can be */ +/* found in the LICENSE file at https://aka.ms/AzureRTOS_EULA */ +/* and in the root directory of this software. */ +/* */ +/**************************************************************************/ + + +/**************************************************************************/ +/**************************************************************************/ +/** */ +/** ThreadX Component */ +/** */ +/** Timer */ +/** */ +/**************************************************************************/ +/**************************************************************************/ + + .global _tx_timer_time_slice + .global _tx_timer_system_clock + .global _tx_timer_current_ptr + .global _tx_timer_list_start + .global _tx_timer_list_end + .global _tx_timer_expired_time_slice + .global _tx_timer_expired + .global _tx_thread_time_slice + .global _tx_timer_expiration_process + + .text + .align 4 + .syntax unified +/**************************************************************************/ +/* */ +/* FUNCTION RELEASE */ +/* */ +/* _tx_timer_interrupt Cortex-M7/GNU */ +/* 6.1.10 */ +/* AUTHOR */ +/* */ +/* Scott Larson, Microsoft Corporation */ +/* */ +/* DESCRIPTION */ +/* */ +/* This function processes the hardware timer interrupt. This */ +/* processing includes incrementing the system clock and checking for */ +/* time slice and/or timer expiration. If either is found, the */ +/* expiration functions are called. */ +/* */ +/* INPUT */ +/* */ +/* None */ +/* */ +/* OUTPUT */ +/* */ +/* None */ +/* */ +/* CALLS */ +/* */ +/* _tx_timer_expiration_process Timer expiration processing */ +/* _tx_thread_time_slice Time slice interrupted thread */ +/* */ +/* CALLED BY */ +/* */ +/* interrupt vector */ +/* */ +/* RELEASE HISTORY */ +/* */ +/* DATE NAME DESCRIPTION */ +/* */ +/* 06-02-2021 Scott Larson Initial Version 6.1.7 */ +/* 01-31-2022 Scott Larson Modified comment(s), added */ +/* TX_NO_TIMER support, */ +/* resulting in version 6.1.10 */ +/* */ +/**************************************************************************/ +// VOID _tx_timer_interrupt(VOID) +// { +#ifndef TX_NO_TIMER + .global _tx_timer_interrupt + .thumb_func +_tx_timer_interrupt: + + /* Upon entry to this routine, it is assumed that the compiler scratch registers are available + for use. */ + + /* Increment the system clock. */ + // _tx_timer_system_clock++; + + LDR r1, =_tx_timer_system_clock // Pickup address of system clock + LDR r0, [r1, #0] // Pickup system clock + ADD r0, r0, #1 // Increment system clock + STR r0, [r1, #0] // Store new system clock + + /* Test for time-slice expiration. */ + // if (_tx_timer_time_slice) + // { + + LDR r3, =_tx_timer_time_slice // Pickup address of time-slice + LDR r2, [r3, #0] // Pickup time-slice + CBZ r2, __tx_timer_no_time_slice // Is it non-active? + // Yes, skip time-slice processing + + /* Decrement the time_slice. */ + // _tx_timer_time_slice--; + + SUB r2, r2, #1 // Decrement the time-slice + STR r2, [r3, #0] // Store new time-slice value + + /* Check for expiration. */ + // if (__tx_timer_time_slice == 0) + + CBNZ r2, __tx_timer_no_time_slice // Has it expired? + // No, skip expiration processing + + /* Set the time-slice expired flag. */ + // _tx_timer_expired_time_slice = TX_TRUE; + + LDR r3, =_tx_timer_expired_time_slice // Pickup address of expired flag + MOV r0, #1 // Build expired value + STR r0, [r3, #0] // Set time-slice expiration flag + + // } + +__tx_timer_no_time_slice: + + /* Test for timer expiration. */ + // if (*_tx_timer_current_ptr) + // { + + LDR r1, =_tx_timer_current_ptr // Pickup current timer pointer address + LDR r0, [r1, #0] // Pickup current timer + LDR r2, [r0, #0] // Pickup timer list entry + CBZ r2, __tx_timer_no_timer // Is there anything in the list? + // No, just increment the timer + + /* Set expiration flag. */ + // _tx_timer_expired = TX_TRUE; + + LDR r3, =_tx_timer_expired // Pickup expiration flag address + MOV r2, #1 // Build expired value + STR r2, [r3, #0] // Set expired flag + B __tx_timer_done // Finished timer processing + + // } + // else + // { +__tx_timer_no_timer: + + /* No timer expired, increment the timer pointer. */ + // _tx_timer_current_ptr++; + + ADD r0, r0, #4 // Move to next timer + + /* Check for wrap-around. */ + // if (_tx_timer_current_ptr == _tx_timer_list_end) + + LDR r3, =_tx_timer_list_end // Pickup addr of timer list end + LDR r2, [r3, #0] // Pickup list end + CMP r0, r2 // Are we at list end? + BNE __tx_timer_skip_wrap // No, skip wrap-around logic + + /* Wrap to beginning of list. */ + // _tx_timer_current_ptr = _tx_timer_list_start; + + LDR r3, =_tx_timer_list_start // Pickup addr of timer list start + LDR r0, [r3, #0] // Set current pointer to list start + +__tx_timer_skip_wrap: + + STR r0, [r1, #0] // Store new current timer pointer + // } + +__tx_timer_done: + + /* See if anything has expired. */ + // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired)) + // { + + LDR r3, =_tx_timer_expired_time_slice // Pickup addr of expired flag + LDR r2, [r3, #0] // Pickup time-slice expired flag + CBNZ r2, __tx_something_expired // Did a time-slice expire? + // If non-zero, time-slice expired + LDR r1, =_tx_timer_expired // Pickup addr of other expired flag + LDR r0, [r1, #0] // Pickup timer expired flag + CBZ r0, __tx_timer_nothing_expired // Did a timer expire? + // No, nothing expired + +__tx_something_expired: + + STMDB sp!, {r0, lr} // Save the lr register on the stack + // and save r0 just to keep 8-byte alignment + + /* Did a timer expire? */ + // if (_tx_timer_expired) + // { + + LDR r1, =_tx_timer_expired // Pickup addr of expired flag + LDR r0, [r1, #0] // Pickup timer expired flag + CBZ r0, __tx_timer_dont_activate // Check for timer expiration + // If not set, skip timer activation + + /* Process timer expiration. */ + // _tx_timer_expiration_process(); + + BL _tx_timer_expiration_process // Call the timer expiration handling routine + + // } +__tx_timer_dont_activate: + + /* Did time slice expire? */ + // if (_tx_timer_expired_time_slice) + // { + + LDR r3, =_tx_timer_expired_time_slice // Pickup addr of time-slice expired + LDR r2, [r3, #0] // Pickup the actual flag + CBZ r2, __tx_timer_not_ts_expiration // See if the flag is set + // No, skip time-slice processing + + /* Time slice interrupted thread. */ + // _tx_thread_time_slice(); + + BL _tx_thread_time_slice // Call time-slice processing + LDR r0, =_tx_thread_preempt_disable // Build address of preempt disable flag + LDR r1, [r0] // Is the preempt disable flag set? + CBNZ r1, __tx_timer_skip_time_slice // Yes, skip the PendSV logic + LDR r0, =_tx_thread_current_ptr // Build current thread pointer address + LDR r1, [r0] // Pickup the current thread pointer + LDR r2, =_tx_thread_execute_ptr // Build execute thread pointer address + LDR r3, [r2] // Pickup the execute thread pointer + LDR r0, =0xE000ED04 // Build address of control register + LDR r2, =0x10000000 // Build value for PendSV bit + CMP r1, r3 // Are they the same? + BEQ __tx_timer_skip_time_slice // If the same, there was no time-slice performed + STR r2, [r0] // Not the same, issue the PendSV for preemption +__tx_timer_skip_time_slice: + + // } + +__tx_timer_not_ts_expiration: + + LDMIA sp!, {r0, lr} // Recover lr register (r0 is just there for + // the 8-byte stack alignment + + // } + +__tx_timer_nothing_expired: + + DSB // Complete all memory access + BX lr // Return to caller +// } +#endif diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/README b/Middlewares/ST/touchgfx/3rdparty/libjpeg/README new file mode 100644 index 0000000..0a23c19 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/README @@ -0,0 +1,351 @@ +The Independent JPEG Group's JPEG software +========================================== + +README for release 8d of 15-Jan-2012 +==================================== + +This distribution contains the eighth public release of the Independent JPEG +Group's free JPEG software. You are welcome to redistribute this software and +to use it for any purpose, subject to the conditions under LEGAL ISSUES, below. + +This software is the work of Tom Lane, Guido Vollbeding, Philip Gladstone, +Bill Allombert, Jim Boucher, Lee Crocker, Bob Friesenhahn, Ben Jackson, +Julian Minguillon, Luis Ortiz, George Phillips, Davide Rossi, Ge' Weijers, +and other members of the Independent JPEG Group. + +IJG is not affiliated with the ISO/IEC JTC1/SC29/WG1 standards committee +(also known as JPEG, together with ITU-T SG16). + + +DOCUMENTATION ROADMAP +===================== + +This file contains the following sections: + +OVERVIEW General description of JPEG and the IJG software. +LEGAL ISSUES Copyright, lack of warranty, terms of distribution. +REFERENCES Where to learn more about JPEG. +ARCHIVE LOCATIONS Where to find newer versions of this software. +ACKNOWLEDGMENTS Special thanks. +FILE FORMAT WARS Software *not* to get. +TO DO Plans for future IJG releases. + +Other documentation files in the distribution are: + +User documentation: + install.txt How to configure and install the IJG software. + usage.txt Usage instructions for cjpeg, djpeg, jpegtran, + rdjpgcom, and wrjpgcom. + *.1 Unix-style man pages for programs (same info as usage.txt). + wizard.txt Advanced usage instructions for JPEG wizards only. + change.log Version-to-version change highlights. +Programmer and internal documentation: + libjpeg.txt How to use the JPEG library in your own programs. + example.c Sample code for calling the JPEG library. + structure.txt Overview of the JPEG library's internal structure. + filelist.txt Road map of IJG files. + coderules.txt Coding style rules --- please read if you contribute code. + +Please read at least the files install.txt and usage.txt. Some information +can also be found in the JPEG FAQ (Frequently Asked Questions) article. See +ARCHIVE LOCATIONS below to find out where to obtain the FAQ article. + +If you want to understand how the JPEG code works, we suggest reading one or +more of the REFERENCES, then looking at the documentation files (in roughly +the order listed) before diving into the code. + + +OVERVIEW +======== + +This package contains C software to implement JPEG image encoding, decoding, +and transcoding. JPEG (pronounced "jay-peg") is a standardized compression +method for full-color and gray-scale images. + +This software implements JPEG baseline, extended-sequential, and progressive +compression processes. Provision is made for supporting all variants of these +processes, although some uncommon parameter settings aren't implemented yet. +We have made no provision for supporting the hierarchical or lossless +processes defined in the standard. + +We provide a set of library routines for reading and writing JPEG image files, +plus two sample applications "cjpeg" and "djpeg", which use the library to +perform conversion between JPEG and some other popular image file formats. +The library is intended to be reused in other applications. + +In order to support file conversion and viewing software, we have included +considerable functionality beyond the bare JPEG coding/decoding capability; +for example, the color quantization modules are not strictly part of JPEG +decoding, but they are essential for output to colormapped file formats or +colormapped displays. These extra functions can be compiled out of the +library if not required for a particular application. + +We have also included "jpegtran", a utility for lossless transcoding between +different JPEG processes, and "rdjpgcom" and "wrjpgcom", two simple +applications for inserting and extracting textual comments in JFIF files. + +The emphasis in designing this software has been on achieving portability and +flexibility, while also making it fast enough to be useful. In particular, +the software is not intended to be read as a tutorial on JPEG. (See the +REFERENCES section for introductory material.) Rather, it is intended to +be reliable, portable, industrial-strength code. We do not claim to have +achieved that goal in every aspect of the software, but we strive for it. + +We welcome the use of this software as a component of commercial products. +No royalty is required, but we do ask for an acknowledgement in product +documentation, as described under LEGAL ISSUES. + + +LEGAL ISSUES +============ + +In plain English: + +1. We don't promise that this software works. (But if you find any bugs, + please let us know!) +2. You can use this software for whatever you want. You don't have to pay us. +3. You may not pretend that you wrote this software. If you use it in a + program, you must acknowledge somewhere in your documentation that + you've used the IJG code. + +In legalese: + +The authors make NO WARRANTY or representation, either express or implied, +with respect to this software, its quality, accuracy, merchantability, or +fitness for a particular purpose. This software is provided "AS IS", and you, +its user, assume the entire risk as to its quality and accuracy. + +This software is copyright (C) 1991-2012, Thomas G. Lane, Guido Vollbeding. +All Rights Reserved except as specified below. + +Permission is hereby granted to use, copy, modify, and distribute this +software (or portions thereof) for any purpose, without fee, subject to these +conditions: +(1) If any part of the source code for this software is distributed, then this +README file must be included, with this copyright and no-warranty notice +unaltered; and any additions, deletions, or changes to the original files +must be clearly indicated in accompanying documentation. +(2) If only executable code is distributed, then the accompanying +documentation must state that "this software is based in part on the work of +the Independent JPEG Group". +(3) Permission for use of this software is granted only if the user accepts +full responsibility for any undesirable consequences; the authors accept +NO LIABILITY for damages of any kind. + +These conditions apply to any software derived from or based on the IJG code, +not just to the unmodified library. If you use our work, you ought to +acknowledge us. + +Permission is NOT granted for the use of any IJG author's name or company name +in advertising or publicity relating to this software or products derived from +it. This software may be referred to only as "the Independent JPEG Group's +software". + +We specifically permit and encourage the use of this software as the basis of +commercial products, provided that all warranty or liability claims are +assumed by the product vendor. + + +ansi2knr.c is included in this distribution by permission of L. Peter Deutsch, +sole proprietor of its copyright holder, Aladdin Enterprises of Menlo Park, CA. +ansi2knr.c is NOT covered by the above copyright and conditions, but instead +by the usual distribution terms of the Free Software Foundation; principally, +that you must include source code if you redistribute it. (See the file +ansi2knr.c for full details.) However, since ansi2knr.c is not needed as part +of any program generated from the IJG code, this does not limit you more than +the foregoing paragraphs do. + +The Unix configuration script "configure" was produced with GNU Autoconf. +It is copyright by the Free Software Foundation but is freely distributable. +The same holds for its supporting scripts (config.guess, config.sub, +ltmain.sh). Another support script, install-sh, is copyright by X Consortium +but is also freely distributable. + +The IJG distribution formerly included code to read and write GIF files. +To avoid entanglement with the Unisys LZW patent, GIF reading support has +been removed altogether, and the GIF writer has been simplified to produce +"uncompressed GIFs". This technique does not use the LZW algorithm; the +resulting GIF files are larger than usual, but are readable by all standard +GIF decoders. + +We are required to state that + "The Graphics Interchange Format(c) is the Copyright property of + CompuServe Incorporated. GIF(sm) is a Service Mark property of + CompuServe Incorporated." + + +REFERENCES +========== + +We recommend reading one or more of these references before trying to +understand the innards of the JPEG software. + +The best short technical introduction to the JPEG compression algorithm is + Wallace, Gregory K. "The JPEG Still Picture Compression Standard", + Communications of the ACM, April 1991 (vol. 34 no. 4), pp. 30-44. +(Adjacent articles in that issue discuss MPEG motion picture compression, +applications of JPEG, and related topics.) If you don't have the CACM issue +handy, a PostScript file containing a revised version of Wallace's article is +available at http://www.ijg.org/files/wallace.ps.gz. The file (actually +a preprint for an article that appeared in IEEE Trans. Consumer Electronics) +omits the sample images that appeared in CACM, but it includes corrections +and some added material. Note: the Wallace article is copyright ACM and IEEE, +and it may not be used for commercial purposes. + +A somewhat less technical, more leisurely introduction to JPEG can be found in +"The Data Compression Book" by Mark Nelson and Jean-loup Gailly, published by +M&T Books (New York), 2nd ed. 1996, ISBN 1-55851-434-1. This book provides +good explanations and example C code for a multitude of compression methods +including JPEG. It is an excellent source if you are comfortable reading C +code but don't know much about data compression in general. The book's JPEG +sample code is far from industrial-strength, but when you are ready to look +at a full implementation, you've got one here... + +The best currently available description of JPEG is the textbook "JPEG Still +Image Data Compression Standard" by William B. Pennebaker and Joan L. +Mitchell, published by Van Nostrand Reinhold, 1993, ISBN 0-442-01272-1. +Price US$59.95, 638 pp. The book includes the complete text of the ISO JPEG +standards (DIS 10918-1 and draft DIS 10918-2). +Although this is by far the most detailed and comprehensive exposition of +JPEG publicly available, we point out that it is still missing an explanation +of the most essential properties and algorithms of the underlying DCT +technology. +If you think that you know about DCT-based JPEG after reading this book, +then you are in delusion. The real fundamentals and corresponding potential +of DCT-based JPEG are not publicly known so far, and that is the reason for +all the mistaken developments taking place in the image coding domain. + +The original JPEG standard is divided into two parts, Part 1 being the actual +specification, while Part 2 covers compliance testing methods. Part 1 is +titled "Digital Compression and Coding of Continuous-tone Still Images, +Part 1: Requirements and guidelines" and has document numbers ISO/IEC IS +10918-1, ITU-T T.81. Part 2 is titled "Digital Compression and Coding of +Continuous-tone Still Images, Part 2: Compliance testing" and has document +numbers ISO/IEC IS 10918-2, ITU-T T.83. +IJG JPEG 8 introduces an implementation of the JPEG SmartScale extension +which is specified in two documents: A contributed document at ITU and ISO +with title "ITU-T JPEG-Plus Proposal for Extending ITU-T T.81 for Advanced +Image Coding", April 2006, Geneva, Switzerland. The latest version of this +document is Revision 3. And a contributed document ISO/IEC JTC1/SC29/WG1 N +5799 with title "Evolution of JPEG", June/July 2011, Berlin, Germany. + +The JPEG standard does not specify all details of an interchangeable file +format. For the omitted details we follow the "JFIF" conventions, revision +1.02. JFIF 1.02 has been adopted as an Ecma International Technical Report +and thus received a formal publication status. It is available as a free +download in PDF format from +http://www.ecma-international.org/publications/techreports/E-TR-098.htm. +A PostScript version of the JFIF document is available at +http://www.ijg.org/files/jfif.ps.gz. There is also a plain text version at +http://www.ijg.org/files/jfif.txt.gz, but it is missing the figures. + +The TIFF 6.0 file format specification can be obtained by FTP from +ftp://ftp.sgi.com/graphics/tiff/TIFF6.ps.gz. The JPEG incorporation scheme +found in the TIFF 6.0 spec of 3-June-92 has a number of serious problems. +IJG does not recommend use of the TIFF 6.0 design (TIFF Compression tag 6). +Instead, we recommend the JPEG design proposed by TIFF Technical Note #2 +(Compression tag 7). Copies of this Note can be obtained from +http://www.ijg.org/files/. It is expected that the next revision +of the TIFF spec will replace the 6.0 JPEG design with the Note's design. +Although IJG's own code does not support TIFF/JPEG, the free libtiff library +uses our library to implement TIFF/JPEG per the Note. + + +ARCHIVE LOCATIONS +================= + +The "official" archive site for this software is www.ijg.org. +The most recent released version can always be found there in +directory "files". This particular version will be archived as +http://www.ijg.org/files/jpegsrc.v8d.tar.gz, and in Windows-compatible +"zip" archive format as http://www.ijg.org/files/jpegsr8d.zip. + +The JPEG FAQ (Frequently Asked Questions) article is a source of some +general information about JPEG. +It is available on the World Wide Web at http://www.faqs.org/faqs/jpeg-faq/ +and other news.answers archive sites, including the official news.answers +archive at rtfm.mit.edu: ftp://rtfm.mit.edu/pub/usenet/news.answers/jpeg-faq/. +If you don't have Web or FTP access, send e-mail to mail-server@rtfm.mit.edu +with body + send usenet/news.answers/jpeg-faq/part1 + send usenet/news.answers/jpeg-faq/part2 + + +ACKNOWLEDGMENTS +=============== + +Thank to Juergen Bruder for providing me with a copy of the common DCT +algorithm article, only to find out that I had come to the same result +in a more direct and comprehensible way with a more generative approach. + +Thank to Istvan Sebestyen and Joan L. Mitchell for inviting me to the +ITU JPEG (Study Group 16) meeting in Geneva, Switzerland. + +Thank to Thomas Wiegand and Gary Sullivan for inviting me to the +Joint Video Team (MPEG & ITU) meeting in Geneva, Switzerland. + +Thank to Thomas Richter and Daniel Lee for inviting me to the +ISO/IEC JTC1/SC29/WG1 (also known as JPEG, together with ITU-T SG16) +meeting in Berlin, Germany. + +Thank to John Korejwa and Massimo Ballerini for inviting me to +fruitful consultations in Boston, MA and Milan, Italy. + +Thank to Hendrik Elstner, Roland Fassauer, Simone Zuck, Guenther +Maier-Gerber, Walter Stoeber, Fred Schmitz, and Norbert Braunagel +for corresponding business development. + +Thank to Nico Zschach and Dirk Stelling of the technical support team +at the Digital Images company in Halle for providing me with extra +equipment for configuration tests. + +Thank to Richard F. Lyon (then of Foveon Inc.) for fruitful +communication about JPEG configuration in Sigma Photo Pro software. + +Thank to Andrew Finkenstadt for hosting the ijg.org site. + +Last but not least special thank to Thomas G. Lane for the original +design and development of this singular software package. + + +FILE FORMAT WARS +================ + +The ISO/IEC JTC1/SC29/WG1 standards committee (also known as JPEG, together +with ITU-T SG16) currently promotes different formats containing the name +"JPEG" which is misleading because these formats are incompatible with +original DCT-based JPEG and are based on faulty technologies. +IJG therefore does not and will not support such momentary mistakes +(see REFERENCES). +There exist also distributions under the name "OpenJPEG" promoting such +kind of formats which is misleading because they don't support original +JPEG images. +We have no sympathy for the promotion of inferior formats. Indeed, one of +the original reasons for developing this free software was to help force +convergence on common, interoperable format standards for JPEG files. +Don't use an incompatible file format! +(In any case, our decoder will remain capable of reading existing JPEG +image files indefinitely.) + +Furthermore, the ISO committee pretends to be "responsible for the popular +JPEG" in their public reports which is not true because they don't respond to +actual requirements for the maintenance of the original JPEG specification. + +There are currently distributions in circulation containing the name +"libjpeg" which claim to be a "derivative" or "fork" of the original +libjpeg, but don't have the features and are incompatible with formats +supported by actual IJG libjpeg distributions. Furthermore, they +violate the license conditions as described under LEGAL ISSUES above. +We have no sympathy for the release of misleading and illegal +distributions derived from obsolete code bases. +Don't use an obsolete code base! + + +TO DO +===== + +Version 8 is the first release of a new generation JPEG standard +to overcome the limitations of the original JPEG specification. +More features are being prepared for coming releases... + +Please send bug reports, offers of help, etc. to jpeg-info@jpegclub.org. diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/cderror.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/cderror.h new file mode 100644 index 0000000..e19c475 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/cderror.h @@ -0,0 +1,134 @@ +/* + * cderror.h + * + * Copyright (C) 1994-1997, Thomas G. Lane. + * Modified 2009 by Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file defines the error and message codes for the cjpeg/djpeg + * applications. These strings are not needed as part of the JPEG library + * proper. + * Edit this file to add new codes, or to translate the message strings to + * some other language. + */ + +/* + * To define the enum list of message codes, include this file without + * defining macro JMESSAGE. To create a message string table, include it + * again with a suitable JMESSAGE definition (see jerror.c for an example). + */ +#ifndef JMESSAGE +#ifndef CDERROR_H +#define CDERROR_H +/* First time through, define the enum list */ +#define JMAKE_ENUM_LIST +#else +/* Repeated inclusions of this file are no-ops unless JMESSAGE is defined */ +#define JMESSAGE(code,string) +#endif /* CDERROR_H */ +#endif /* JMESSAGE */ + +#ifdef JMAKE_ENUM_LIST + +typedef enum { + +#define JMESSAGE(code,string) code , + +#endif /* JMAKE_ENUM_LIST */ + +JMESSAGE(JMSG_FIRSTADDONCODE=1000, NULL) /* Must be first entry! */ + +#ifdef BMP_SUPPORTED +JMESSAGE(JERR_BMP_BADCMAP, "Unsupported BMP colormap format") +JMESSAGE(JERR_BMP_BADDEPTH, "Only 8- and 24-bit BMP files are supported") +JMESSAGE(JERR_BMP_BADHEADER, "Invalid BMP file: bad header length") +JMESSAGE(JERR_BMP_BADPLANES, "Invalid BMP file: biPlanes not equal to 1") +JMESSAGE(JERR_BMP_COLORSPACE, "BMP output must be grayscale or RGB") +JMESSAGE(JERR_BMP_COMPRESSED, "Sorry, compressed BMPs not yet supported") +JMESSAGE(JERR_BMP_EMPTY, "Empty BMP image") +JMESSAGE(JERR_BMP_NOT, "Not a BMP file - does not start with BM") +JMESSAGE(JTRC_BMP, "%ux%u 24-bit BMP image") +JMESSAGE(JTRC_BMP_MAPPED, "%ux%u 8-bit colormapped BMP image") +JMESSAGE(JTRC_BMP_OS2, "%ux%u 24-bit OS2 BMP image") +JMESSAGE(JTRC_BMP_OS2_MAPPED, "%ux%u 8-bit colormapped OS2 BMP image") +#endif /* BMP_SUPPORTED */ + +#ifdef GIF_SUPPORTED +JMESSAGE(JERR_GIF_BUG, "GIF output got confused") +JMESSAGE(JERR_GIF_CODESIZE, "Bogus GIF codesize %d") +JMESSAGE(JERR_GIF_COLORSPACE, "GIF output must be grayscale or RGB") +JMESSAGE(JERR_GIF_IMAGENOTFOUND, "Too few images in GIF file") +JMESSAGE(JERR_GIF_NOT, "Not a GIF file") +JMESSAGE(JTRC_GIF, "%ux%ux%d GIF image") +JMESSAGE(JTRC_GIF_BADVERSION, + "Warning: unexpected GIF version number '%c%c%c'") +JMESSAGE(JTRC_GIF_EXTENSION, "Ignoring GIF extension block of type 0x%02x") +JMESSAGE(JTRC_GIF_NONSQUARE, "Caution: nonsquare pixels in input") +JMESSAGE(JWRN_GIF_BADDATA, "Corrupt data in GIF file") +JMESSAGE(JWRN_GIF_CHAR, "Bogus char 0x%02x in GIF file, ignoring") +JMESSAGE(JWRN_GIF_ENDCODE, "Premature end of GIF image") +JMESSAGE(JWRN_GIF_NOMOREDATA, "Ran out of GIF bits") +#endif /* GIF_SUPPORTED */ + +#ifdef PPM_SUPPORTED +JMESSAGE(JERR_PPM_COLORSPACE, "PPM output must be grayscale or RGB") +JMESSAGE(JERR_PPM_NONNUMERIC, "Nonnumeric data in PPM file") +JMESSAGE(JERR_PPM_NOT, "Not a PPM/PGM file") +JMESSAGE(JTRC_PGM, "%ux%u PGM image") +JMESSAGE(JTRC_PGM_TEXT, "%ux%u text PGM image") +JMESSAGE(JTRC_PPM, "%ux%u PPM image") +JMESSAGE(JTRC_PPM_TEXT, "%ux%u text PPM image") +#endif /* PPM_SUPPORTED */ + +#ifdef RLE_SUPPORTED +JMESSAGE(JERR_RLE_BADERROR, "Bogus error code from RLE library") +JMESSAGE(JERR_RLE_COLORSPACE, "RLE output must be grayscale or RGB") +JMESSAGE(JERR_RLE_DIMENSIONS, "Image dimensions (%ux%u) too large for RLE") +JMESSAGE(JERR_RLE_EMPTY, "Empty RLE file") +JMESSAGE(JERR_RLE_EOF, "Premature EOF in RLE header") +JMESSAGE(JERR_RLE_MEM, "Insufficient memory for RLE header") +JMESSAGE(JERR_RLE_NOT, "Not an RLE file") +JMESSAGE(JERR_RLE_TOOMANYCHANNELS, "Cannot handle %d output channels for RLE") +JMESSAGE(JERR_RLE_UNSUPPORTED, "Cannot handle this RLE setup") +JMESSAGE(JTRC_RLE, "%ux%u full-color RLE file") +JMESSAGE(JTRC_RLE_FULLMAP, "%ux%u full-color RLE file with map of length %d") +JMESSAGE(JTRC_RLE_GRAY, "%ux%u grayscale RLE file") +JMESSAGE(JTRC_RLE_MAPGRAY, "%ux%u grayscale RLE file with map of length %d") +JMESSAGE(JTRC_RLE_MAPPED, "%ux%u colormapped RLE file with map of length %d") +#endif /* RLE_SUPPORTED */ + +#ifdef TARGA_SUPPORTED +JMESSAGE(JERR_TGA_BADCMAP, "Unsupported Targa colormap format") +JMESSAGE(JERR_TGA_BADPARMS, "Invalid or unsupported Targa file") +JMESSAGE(JERR_TGA_COLORSPACE, "Targa output must be grayscale or RGB") +JMESSAGE(JTRC_TGA, "%ux%u RGB Targa image") +JMESSAGE(JTRC_TGA_GRAY, "%ux%u grayscale Targa image") +JMESSAGE(JTRC_TGA_MAPPED, "%ux%u colormapped Targa image") +#else +JMESSAGE(JERR_TGA_NOTCOMP, "Targa support was not compiled") +#endif /* TARGA_SUPPORTED */ + +JMESSAGE(JERR_BAD_CMAP_FILE, + "Color map file is invalid or of unsupported format") +JMESSAGE(JERR_TOO_MANY_COLORS, + "Output file format cannot handle %d colormap entries") +JMESSAGE(JERR_UNGETC_FAILED, "ungetc failed") +#ifdef TARGA_SUPPORTED +JMESSAGE(JERR_UNKNOWN_FORMAT, + "Unrecognized input file format --- perhaps you need -targa") +#else +JMESSAGE(JERR_UNKNOWN_FORMAT, "Unrecognized input file format") +#endif +JMESSAGE(JERR_UNSUPPORTED_FORMAT, "Unsupported output file format") + +#ifdef JMAKE_ENUM_LIST + + JMSG_LASTADDONCODE +} ADDON_MESSAGE_CODE; + +#undef JMAKE_ENUM_LIST +#endif /* JMAKE_ENUM_LIST */ + +/* Zap JMESSAGE macro so that future re-inclusions do nothing by default */ +#undef JMESSAGE diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/cdjpeg.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/cdjpeg.h new file mode 100644 index 0000000..ed024ac --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/cdjpeg.h @@ -0,0 +1,187 @@ +/* + * cdjpeg.h + * + * Copyright (C) 1994-1997, Thomas G. Lane. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file contains common declarations for the sample applications + * cjpeg and djpeg. It is NOT used by the core JPEG library. + */ + +#define JPEG_CJPEG_DJPEG /* define proper options in jconfig.h */ +#define JPEG_INTERNAL_OPTIONS /* cjpeg.c,djpeg.c need to see xxx_SUPPORTED */ +#include "jinclude.h" +#include "jpeglib.h" +#include "jerror.h" /* get library error codes too */ +#include "cderror.h" /* get application-specific error codes */ + + +/* + * Object interface for cjpeg's source file decoding modules + */ + +typedef struct cjpeg_source_struct * cjpeg_source_ptr; + +struct cjpeg_source_struct { + JMETHOD(void, start_input, (j_compress_ptr cinfo, + cjpeg_source_ptr sinfo)); + JMETHOD(JDIMENSION, get_pixel_rows, (j_compress_ptr cinfo, + cjpeg_source_ptr sinfo)); + JMETHOD(void, finish_input, (j_compress_ptr cinfo, + cjpeg_source_ptr sinfo)); + + FILE *input_file; + + JSAMPARRAY buffer; + JDIMENSION buffer_height; +}; + + +/* + * Object interface for djpeg's output file encoding modules + */ + +typedef struct djpeg_dest_struct * djpeg_dest_ptr; + +struct djpeg_dest_struct { + /* start_output is called after jpeg_start_decompress finishes. + * The color map will be ready at this time, if one is needed. + */ + JMETHOD(void, start_output, (j_decompress_ptr cinfo, + djpeg_dest_ptr dinfo)); + /* Emit the specified number of pixel rows from the buffer. */ + JMETHOD(void, put_pixel_rows, (j_decompress_ptr cinfo, + djpeg_dest_ptr dinfo, + JDIMENSION rows_supplied)); + /* Finish up at the end of the image. */ + JMETHOD(void, finish_output, (j_decompress_ptr cinfo, + djpeg_dest_ptr dinfo)); + + /* Target file spec; filled in by djpeg.c after object is created. */ + FILE * output_file; + + /* Output pixel-row buffer. Created by module init or start_output. + * Width is cinfo->output_width * cinfo->output_components; + * height is buffer_height. + */ + JSAMPARRAY buffer; + JDIMENSION buffer_height; +}; + + +/* + * cjpeg/djpeg may need to perform extra passes to convert to or from + * the source/destination file format. The JPEG library does not know + * about these passes, but we'd like them to be counted by the progress + * monitor. We use an expanded progress monitor object to hold the + * additional pass count. + */ + +struct cdjpeg_progress_mgr { + struct jpeg_progress_mgr pub; /* fields known to JPEG library */ + int completed_extra_passes; /* extra passes completed */ + int total_extra_passes; /* total extra */ + /* last printed percentage stored here to avoid multiple printouts */ + int percent_done; +}; + +typedef struct cdjpeg_progress_mgr * cd_progress_ptr; + + +/* Short forms of external names for systems with brain-damaged linkers. */ + +#ifdef NEED_SHORT_EXTERNAL_NAMES +#define jinit_read_bmp jIRdBMP +#define jinit_write_bmp jIWrBMP +#define jinit_read_gif jIRdGIF +#define jinit_write_gif jIWrGIF +#define jinit_read_ppm jIRdPPM +#define jinit_write_ppm jIWrPPM +#define jinit_read_rle jIRdRLE +#define jinit_write_rle jIWrRLE +#define jinit_read_targa jIRdTarga +#define jinit_write_targa jIWrTarga +#define read_quant_tables RdQTables +#define read_scan_script RdScnScript +#define set_quality_ratings SetQRates +#define set_quant_slots SetQSlots +#define set_sample_factors SetSFacts +#define read_color_map RdCMap +#define enable_signal_catcher EnSigCatcher +#define start_progress_monitor StProgMon +#define end_progress_monitor EnProgMon +#define read_stdin RdStdin +#define write_stdout WrStdout +#endif /* NEED_SHORT_EXTERNAL_NAMES */ + +/* Module selection routines for I/O modules. */ + +EXTERN(cjpeg_source_ptr) jinit_read_bmp JPP((j_compress_ptr cinfo)); +EXTERN(djpeg_dest_ptr) jinit_write_bmp JPP((j_decompress_ptr cinfo, + boolean is_os2)); +EXTERN(cjpeg_source_ptr) jinit_read_gif JPP((j_compress_ptr cinfo)); +EXTERN(djpeg_dest_ptr) jinit_write_gif JPP((j_decompress_ptr cinfo)); +EXTERN(cjpeg_source_ptr) jinit_read_ppm JPP((j_compress_ptr cinfo)); +EXTERN(djpeg_dest_ptr) jinit_write_ppm JPP((j_decompress_ptr cinfo)); +EXTERN(cjpeg_source_ptr) jinit_read_rle JPP((j_compress_ptr cinfo)); +EXTERN(djpeg_dest_ptr) jinit_write_rle JPP((j_decompress_ptr cinfo)); +EXTERN(cjpeg_source_ptr) jinit_read_targa JPP((j_compress_ptr cinfo)); +EXTERN(djpeg_dest_ptr) jinit_write_targa JPP((j_decompress_ptr cinfo)); + +/* cjpeg support routines (in rdswitch.c) */ + +EXTERN(boolean) read_quant_tables JPP((j_compress_ptr cinfo, char * filename, + boolean force_baseline)); +EXTERN(boolean) read_scan_script JPP((j_compress_ptr cinfo, char * filename)); +EXTERN(boolean) set_quality_ratings JPP((j_compress_ptr cinfo, char *arg, + boolean force_baseline)); +EXTERN(boolean) set_quant_slots JPP((j_compress_ptr cinfo, char *arg)); +EXTERN(boolean) set_sample_factors JPP((j_compress_ptr cinfo, char *arg)); + +/* djpeg support routines (in rdcolmap.c) */ + +EXTERN(void) read_color_map JPP((j_decompress_ptr cinfo, FILE * infile)); + +/* common support routines (in cdjpeg.c) */ + +EXTERN(void) enable_signal_catcher JPP((j_common_ptr cinfo)); +EXTERN(void) start_progress_monitor JPP((j_common_ptr cinfo, + cd_progress_ptr progress)); +EXTERN(void) end_progress_monitor JPP((j_common_ptr cinfo)); +EXTERN(boolean) keymatch JPP((char * arg, const char * keyword, int minchars)); +EXTERN(FILE *) read_stdin JPP((void)); +EXTERN(FILE *) write_stdout JPP((void)); + +/* miscellaneous useful macros */ + +#ifdef DONT_USE_B_MODE /* define mode parameters for fopen() */ +#define READ_BINARY "r" +#define WRITE_BINARY "w" +#else +#ifdef VMS /* VMS is very nonstandard */ +#define READ_BINARY "rb", "ctx=stm" +#define WRITE_BINARY "wb", "ctx=stm" +#else /* standard ANSI-compliant case */ +#define READ_BINARY "rb" +#define WRITE_BINARY "wb" +#endif +#endif + +#ifndef EXIT_FAILURE /* define exit() codes if not provided */ +#define EXIT_FAILURE 1 +#endif +#ifndef EXIT_SUCCESS +#ifdef VMS +#define EXIT_SUCCESS 1 /* VMS is very nonstandard */ +#else +#define EXIT_SUCCESS 0 +#endif +#endif +#ifndef EXIT_WARNING +#ifdef VMS +#define EXIT_WARNING 1 /* VMS is very nonstandard */ +#else +#define EXIT_WARNING 2 +#endif +#endif diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jconfig.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jconfig.h new file mode 100644 index 0000000..966b1d5 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jconfig.h @@ -0,0 +1,54 @@ +/* jconfig.h. Generated from jconfig.cfg by configure. */ +/* jconfig.cfg --- source file edited by configure script */ +/* see jconfig.txt for explanations */ + +#define HAVE_PROTOTYPES 1 +#define HAVE_UNSIGNED_CHAR 1 +#define HAVE_UNSIGNED_SHORT 1 +/* #undef void */ +/* #undef const */ +/* #undef CHAR_IS_UNSIGNED */ +#define HAVE_STDDEF_H 1 +#define HAVE_STDLIB_H 1 +#define HAVE_LOCALE_H 1 +/* #undef NEED_BSD_STRINGS */ +/* #undef NEED_SYS_TYPES_H */ +/* #undef NEED_FAR_POINTERS */ +/* #undef NEED_SHORT_EXTERNAL_NAMES */ +/* Define this if you get warnings about undefined structures. */ +/* #undef INCOMPLETE_TYPES_BROKEN */ + +/* Define "boolean" as unsigned char, not int, on Windows systems. */ +#ifdef _WIN32 +#ifndef __RPCNDR_H__ /* don't conflict if rpcndr.h already read */ +typedef unsigned char boolean; +#endif +#define HAVE_BOOLEAN /* prevent jmorecfg.h from redefining it */ +#endif + +#ifdef JPEG_INTERNALS + +/* #undef RIGHT_SHIFT_IS_UNSIGNED */ +#define INLINE __inline__ +/* These are for configuring the JPEG memory manager. */ +/* #undef DEFAULT_MAX_MEM */ +/* #undef NO_MKTEMP */ + +#endif /* JPEG_INTERNALS */ + +#ifdef JPEG_CJPEG_DJPEG + +#define BMP_SUPPORTED /* BMP image file format */ +#define GIF_SUPPORTED /* GIF image file format */ +#define PPM_SUPPORTED /* PBMPLUS PPM/PGM image file format */ +/* #undef RLE_SUPPORTED */ +#define TARGA_SUPPORTED /* Targa image file format */ + +/* #undef TWO_FILE_COMMANDLINE */ +/* #undef NEED_SIGNAL_CATCHER */ +/* #undef DONT_USE_B_MODE */ + +/* Define this if you want percent-done progress reports from cjpeg/djpeg. */ +/* #undef PROGRESS_REPORT */ + +#endif /* JPEG_CJPEG_DJPEG */ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jdct.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jdct.h new file mode 100644 index 0000000..360dec8 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jdct.h @@ -0,0 +1,393 @@ +/* + * jdct.h + * + * Copyright (C) 1994-1996, Thomas G. Lane. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This include file contains common declarations for the forward and + * inverse DCT modules. These declarations are private to the DCT managers + * (jcdctmgr.c, jddctmgr.c) and the individual DCT algorithms. + * The individual DCT algorithms are kept in separate files to ease + * machine-dependent tuning (e.g., assembly coding). + */ + + +/* + * A forward DCT routine is given a pointer to an input sample array and + * a pointer to a work area of type DCTELEM[]; the DCT is to be performed + * in-place in that buffer. Type DCTELEM is int for 8-bit samples, INT32 + * for 12-bit samples. (NOTE: Floating-point DCT implementations use an + * array of type FAST_FLOAT, instead.) + * The input data is to be fetched from the sample array starting at a + * specified column. (Any row offset needed will be applied to the array + * pointer before it is passed to the FDCT code.) + * Note that the number of samples fetched by the FDCT routine is + * DCT_h_scaled_size * DCT_v_scaled_size. + * The DCT outputs are returned scaled up by a factor of 8; they therefore + * have a range of +-8K for 8-bit data, +-128K for 12-bit data. This + * convention improves accuracy in integer implementations and saves some + * work in floating-point ones. + * Quantization of the output coefficients is done by jcdctmgr.c. + */ + +#if BITS_IN_JSAMPLE == 8 +typedef int DCTELEM; /* 16 or 32 bits is fine */ +#else +typedef INT32 DCTELEM; /* must have 32 bits */ +#endif + +typedef JMETHOD(void, forward_DCT_method_ptr, (DCTELEM * data, + JSAMPARRAY sample_data, + JDIMENSION start_col)); +typedef JMETHOD(void, float_DCT_method_ptr, (FAST_FLOAT * data, + JSAMPARRAY sample_data, + JDIMENSION start_col)); + + +/* + * An inverse DCT routine is given a pointer to the input JBLOCK and a pointer + * to an output sample array. The routine must dequantize the input data as + * well as perform the IDCT; for dequantization, it uses the multiplier table + * pointed to by compptr->dct_table. The output data is to be placed into the + * sample array starting at a specified column. (Any row offset needed will + * be applied to the array pointer before it is passed to the IDCT code.) + * Note that the number of samples emitted by the IDCT routine is + * DCT_h_scaled_size * DCT_v_scaled_size. + */ + +/* typedef inverse_DCT_method_ptr is declared in jpegint.h */ + +/* + * Each IDCT routine has its own ideas about the best dct_table element type. + */ + +typedef MULTIPLIER ISLOW_MULT_TYPE; /* short or int, whichever is faster */ +#if BITS_IN_JSAMPLE == 8 +typedef MULTIPLIER IFAST_MULT_TYPE; /* 16 bits is OK, use short if faster */ +#define IFAST_SCALE_BITS 2 /* fractional bits in scale factors */ +#else +typedef INT32 IFAST_MULT_TYPE; /* need 32 bits for scaled quantizers */ +#define IFAST_SCALE_BITS 13 /* fractional bits in scale factors */ +#endif +typedef FAST_FLOAT FLOAT_MULT_TYPE; /* preferred floating type */ + + +/* + * Each IDCT routine is responsible for range-limiting its results and + * converting them to unsigned form (0..MAXJSAMPLE). The raw outputs could + * be quite far out of range if the input data is corrupt, so a bulletproof + * range-limiting step is required. We use a mask-and-table-lookup method + * to do the combined operations quickly. See the comments with + * prepare_range_limit_table (in jdmaster.c) for more info. + */ + +#define IDCT_range_limit(cinfo) ((cinfo)->sample_range_limit + CENTERJSAMPLE) + +#define RANGE_MASK (MAXJSAMPLE * 4 + 3) /* 2 bits wider than legal samples */ + + +/* Short forms of external names for systems with brain-damaged linkers. */ + +#ifdef NEED_SHORT_EXTERNAL_NAMES +#define jpeg_fdct_islow jFDislow +#define jpeg_fdct_ifast jFDifast +#define jpeg_fdct_float jFDfloat +#define jpeg_fdct_7x7 jFD7x7 +#define jpeg_fdct_6x6 jFD6x6 +#define jpeg_fdct_5x5 jFD5x5 +#define jpeg_fdct_4x4 jFD4x4 +#define jpeg_fdct_3x3 jFD3x3 +#define jpeg_fdct_2x2 jFD2x2 +#define jpeg_fdct_1x1 jFD1x1 +#define jpeg_fdct_9x9 jFD9x9 +#define jpeg_fdct_10x10 jFD10x10 +#define jpeg_fdct_11x11 jFD11x11 +#define jpeg_fdct_12x12 jFD12x12 +#define jpeg_fdct_13x13 jFD13x13 +#define jpeg_fdct_14x14 jFD14x14 +#define jpeg_fdct_15x15 jFD15x15 +#define jpeg_fdct_16x16 jFD16x16 +#define jpeg_fdct_16x8 jFD16x8 +#define jpeg_fdct_14x7 jFD14x7 +#define jpeg_fdct_12x6 jFD12x6 +#define jpeg_fdct_10x5 jFD10x5 +#define jpeg_fdct_8x4 jFD8x4 +#define jpeg_fdct_6x3 jFD6x3 +#define jpeg_fdct_4x2 jFD4x2 +#define jpeg_fdct_2x1 jFD2x1 +#define jpeg_fdct_8x16 jFD8x16 +#define jpeg_fdct_7x14 jFD7x14 +#define jpeg_fdct_6x12 jFD6x12 +#define jpeg_fdct_5x10 jFD5x10 +#define jpeg_fdct_4x8 jFD4x8 +#define jpeg_fdct_3x6 jFD3x6 +#define jpeg_fdct_2x4 jFD2x4 +#define jpeg_fdct_1x2 jFD1x2 +#define jpeg_idct_islow jRDislow +#define jpeg_idct_ifast jRDifast +#define jpeg_idct_float jRDfloat +#define jpeg_idct_7x7 jRD7x7 +#define jpeg_idct_6x6 jRD6x6 +#define jpeg_idct_5x5 jRD5x5 +#define jpeg_idct_4x4 jRD4x4 +#define jpeg_idct_3x3 jRD3x3 +#define jpeg_idct_2x2 jRD2x2 +#define jpeg_idct_1x1 jRD1x1 +#define jpeg_idct_9x9 jRD9x9 +#define jpeg_idct_10x10 jRD10x10 +#define jpeg_idct_11x11 jRD11x11 +#define jpeg_idct_12x12 jRD12x12 +#define jpeg_idct_13x13 jRD13x13 +#define jpeg_idct_14x14 jRD14x14 +#define jpeg_idct_15x15 jRD15x15 +#define jpeg_idct_16x16 jRD16x16 +#define jpeg_idct_16x8 jRD16x8 +#define jpeg_idct_14x7 jRD14x7 +#define jpeg_idct_12x6 jRD12x6 +#define jpeg_idct_10x5 jRD10x5 +#define jpeg_idct_8x4 jRD8x4 +#define jpeg_idct_6x3 jRD6x3 +#define jpeg_idct_4x2 jRD4x2 +#define jpeg_idct_2x1 jRD2x1 +#define jpeg_idct_8x16 jRD8x16 +#define jpeg_idct_7x14 jRD7x14 +#define jpeg_idct_6x12 jRD6x12 +#define jpeg_idct_5x10 jRD5x10 +#define jpeg_idct_4x8 jRD4x8 +#define jpeg_idct_3x6 jRD3x8 +#define jpeg_idct_2x4 jRD2x4 +#define jpeg_idct_1x2 jRD1x2 +#endif /* NEED_SHORT_EXTERNAL_NAMES */ + +/* Extern declarations for the forward and inverse DCT routines. */ + +EXTERN(void) jpeg_fdct_islow + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_ifast + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_float + JPP((FAST_FLOAT * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_7x7 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_6x6 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_5x5 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_4x4 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_3x3 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_2x2 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_1x1 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_9x9 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_10x10 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_11x11 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_12x12 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_13x13 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_14x14 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_15x15 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_16x16 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_16x8 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_14x7 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_12x6 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_10x5 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_8x4 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_6x3 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_4x2 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_2x1 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_8x16 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_7x14 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_6x12 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_5x10 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_4x8 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_3x6 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_2x4 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); +EXTERN(void) jpeg_fdct_1x2 + JPP((DCTELEM * data, JSAMPARRAY sample_data, JDIMENSION start_col)); + +EXTERN(void) jpeg_idct_islow + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_ifast + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_float + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_7x7 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_6x6 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_5x5 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_4x4 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_3x3 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_2x2 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_1x1 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_9x9 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_10x10 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_11x11 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_12x12 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_13x13 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_14x14 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_15x15 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_16x16 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_16x8 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_14x7 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_12x6 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_10x5 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_8x4 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_6x3 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_4x2 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_2x1 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_8x16 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_7x14 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_6x12 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_5x10 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_4x8 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_3x6 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_2x4 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); +EXTERN(void) jpeg_idct_1x2 + JPP((j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, JSAMPARRAY output_buf, JDIMENSION output_col)); + + +/* + * Macros for handling fixed-point arithmetic; these are used by many + * but not all of the DCT/IDCT modules. + * + * All values are expected to be of type INT32. + * Fractional constants are scaled left by CONST_BITS bits. + * CONST_BITS is defined within each module using these macros, + * and may differ from one module to the next. + */ + +#define ONE ((INT32) 1) +#define CONST_SCALE (ONE << CONST_BITS) + +/* Convert a positive real constant to an integer scaled by CONST_SCALE. + * Caution: some C compilers fail to reduce "FIX(constant)" at compile time, + * thus causing a lot of useless floating-point operations at run time. + */ + +#define FIX(x) ((INT32) ((x) * CONST_SCALE + 0.5)) + +/* Descale and correctly round an INT32 value that's scaled by N bits. + * We assume RIGHT_SHIFT rounds towards minus infinity, so adding + * the fudge factor is correct for either sign of X. + */ + +#define DESCALE(x,n) RIGHT_SHIFT((x) + (ONE << ((n)-1)), n) + +/* Multiply an INT32 variable by an INT32 constant to yield an INT32 result. + * This macro is used only when the two inputs will actually be no more than + * 16 bits wide, so that a 16x16->32 bit multiply can be used instead of a + * full 32x32 multiply. This provides a useful speedup on many machines. + * Unfortunately there is no way to specify a 16x16->32 multiply portably + * in C, but some C compilers will do the right thing if you provide the + * correct combination of casts. + */ + +#ifdef SHORTxSHORT_32 /* may work if 'int' is 32 bits */ +#define MULTIPLY16C16(var,const) (((INT16) (var)) * ((INT16) (const))) +#endif +#ifdef SHORTxLCONST_32 /* known to work with Microsoft C 6.0 */ +#define MULTIPLY16C16(var,const) (((INT16) (var)) * ((INT32) (const))) +#endif + +#ifndef MULTIPLY16C16 /* default definition */ +#define MULTIPLY16C16(var,const) ((var) * (const)) +#endif + +/* Same except both inputs are variables. */ + +#ifdef SHORTxSHORT_32 /* may work if 'int' is 32 bits */ +#define MULTIPLY16V16(var1,var2) (((INT16) (var1)) * ((INT16) (var2))) +#endif + +#ifndef MULTIPLY16V16 /* default definition */ +#define MULTIPLY16V16(var1,var2) ((var1) * (var2)) +#endif diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jerror.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jerror.h new file mode 100644 index 0000000..1cfb2b1 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jerror.h @@ -0,0 +1,304 @@ +/* + * jerror.h + * + * Copyright (C) 1994-1997, Thomas G. Lane. + * Modified 1997-2009 by Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file defines the error and message codes for the JPEG library. + * Edit this file to add new codes, or to translate the message strings to + * some other language. + * A set of error-reporting macros are defined too. Some applications using + * the JPEG library may wish to include this file to get the error codes + * and/or the macros. + */ + +/* + * To define the enum list of message codes, include this file without + * defining macro JMESSAGE. To create a message string table, include it + * again with a suitable JMESSAGE definition (see jerror.c for an example). + */ +#ifndef JMESSAGE +#ifndef JERROR_H +/* First time through, define the enum list */ +#define JMAKE_ENUM_LIST +#else +/* Repeated inclusions of this file are no-ops unless JMESSAGE is defined */ +#define JMESSAGE(code,string) +#endif /* JERROR_H */ +#endif /* JMESSAGE */ + +#ifdef JMAKE_ENUM_LIST + +typedef enum { + +#define JMESSAGE(code,string) code , + +#endif /* JMAKE_ENUM_LIST */ + +JMESSAGE(JMSG_NOMESSAGE, "Bogus message code %d") /* Must be first entry! */ + +/* For maintenance convenience, list is alphabetical by message code name */ +JMESSAGE(JERR_BAD_ALIGN_TYPE, "ALIGN_TYPE is wrong, please fix") +JMESSAGE(JERR_BAD_ALLOC_CHUNK, "MAX_ALLOC_CHUNK is wrong, please fix") +JMESSAGE(JERR_BAD_BUFFER_MODE, "Bogus buffer control mode") +JMESSAGE(JERR_BAD_COMPONENT_ID, "Invalid component ID %d in SOS") +JMESSAGE(JERR_BAD_CROP_SPEC, "Invalid crop request") +JMESSAGE(JERR_BAD_DCT_COEF, "DCT coefficient out of range") +JMESSAGE(JERR_BAD_DCTSIZE, "DCT scaled block size %dx%d not supported") +JMESSAGE(JERR_BAD_DROP_SAMPLING, + "Component index %d: mismatching sampling ratio %d:%d, %d:%d, %c") +JMESSAGE(JERR_BAD_HUFF_TABLE, "Bogus Huffman table definition") +JMESSAGE(JERR_BAD_IN_COLORSPACE, "Bogus input colorspace") +JMESSAGE(JERR_BAD_J_COLORSPACE, "Bogus JPEG colorspace") +JMESSAGE(JERR_BAD_LENGTH, "Bogus marker length") +JMESSAGE(JERR_BAD_LIB_VERSION, + "Wrong JPEG library version: library is %d, caller expects %d") +JMESSAGE(JERR_BAD_MCU_SIZE, "Sampling factors too large for interleaved scan") +JMESSAGE(JERR_BAD_POOL_ID, "Invalid memory pool code %d") +JMESSAGE(JERR_BAD_PRECISION, "Unsupported JPEG data precision %d") +JMESSAGE(JERR_BAD_PROGRESSION, + "Invalid progressive parameters Ss=%d Se=%d Ah=%d Al=%d") +JMESSAGE(JERR_BAD_PROG_SCRIPT, + "Invalid progressive parameters at scan script entry %d") +JMESSAGE(JERR_BAD_SAMPLING, "Bogus sampling factors") +JMESSAGE(JERR_BAD_SCAN_SCRIPT, "Invalid scan script at entry %d") +JMESSAGE(JERR_BAD_STATE, "Improper call to JPEG library in state %d") +JMESSAGE(JERR_BAD_STRUCT_SIZE, + "JPEG parameter struct mismatch: library thinks size is %u, caller expects %u") +JMESSAGE(JERR_BAD_VIRTUAL_ACCESS, "Bogus virtual array access") +JMESSAGE(JERR_BUFFER_SIZE, "Buffer passed to JPEG library is too small") +JMESSAGE(JERR_CANT_SUSPEND, "Suspension not allowed here") +JMESSAGE(JERR_CCIR601_NOTIMPL, "CCIR601 sampling not implemented yet") +JMESSAGE(JERR_COMPONENT_COUNT, "Too many color components: %d, max %d") +JMESSAGE(JERR_CONVERSION_NOTIMPL, "Unsupported color conversion request") +JMESSAGE(JERR_DAC_INDEX, "Bogus DAC index %d") +JMESSAGE(JERR_DAC_VALUE, "Bogus DAC value 0x%x") +JMESSAGE(JERR_DHT_INDEX, "Bogus DHT index %d") +JMESSAGE(JERR_DQT_INDEX, "Bogus DQT index %d") +JMESSAGE(JERR_EMPTY_IMAGE, "Empty JPEG image (DNL not supported)") +JMESSAGE(JERR_EMS_READ, "Read from EMS failed") +JMESSAGE(JERR_EMS_WRITE, "Write to EMS failed") +JMESSAGE(JERR_EOI_EXPECTED, "Didn't expect more than one scan") +JMESSAGE(JERR_FILE_READ, "Input file read error") +JMESSAGE(JERR_FILE_WRITE, "Output file write error --- out of disk space?") +JMESSAGE(JERR_FRACT_SAMPLE_NOTIMPL, "Fractional sampling not implemented yet") +JMESSAGE(JERR_HUFF_CLEN_OVERFLOW, "Huffman code size table overflow") +JMESSAGE(JERR_HUFF_MISSING_CODE, "Missing Huffman code table entry") +JMESSAGE(JERR_IMAGE_TOO_BIG, "Maximum supported image dimension is %u pixels") +JMESSAGE(JERR_INPUT_EMPTY, "Empty input file") +JMESSAGE(JERR_INPUT_EOF, "Premature end of input file") +JMESSAGE(JERR_MISMATCHED_QUANT_TABLE, + "Cannot transcode due to multiple use of quantization table %d") +JMESSAGE(JERR_MISSING_DATA, "Scan script does not transmit all data") +JMESSAGE(JERR_MODE_CHANGE, "Invalid color quantization mode change") +JMESSAGE(JERR_NOTIMPL, "Not implemented yet") +JMESSAGE(JERR_NOT_COMPILED, "Requested feature was omitted at compile time") +JMESSAGE(JERR_NO_ARITH_TABLE, "Arithmetic table 0x%02x was not defined") +JMESSAGE(JERR_NO_BACKING_STORE, "Backing store not supported") +JMESSAGE(JERR_NO_HUFF_TABLE, "Huffman table 0x%02x was not defined") +JMESSAGE(JERR_NO_IMAGE, "JPEG datastream contains no image") +JMESSAGE(JERR_NO_QUANT_TABLE, "Quantization table 0x%02x was not defined") +JMESSAGE(JERR_NO_SOI, "Not a JPEG file: starts with 0x%02x 0x%02x") +JMESSAGE(JERR_OUT_OF_MEMORY, "Insufficient memory (case %d)") +JMESSAGE(JERR_QUANT_COMPONENTS, + "Cannot quantize more than %d color components") +JMESSAGE(JERR_QUANT_FEW_COLORS, "Cannot quantize to fewer than %d colors") +JMESSAGE(JERR_QUANT_MANY_COLORS, "Cannot quantize to more than %d colors") +JMESSAGE(JERR_SOF_DUPLICATE, "Invalid JPEG file structure: two SOF markers") +JMESSAGE(JERR_SOF_NO_SOS, "Invalid JPEG file structure: missing SOS marker") +JMESSAGE(JERR_SOF_UNSUPPORTED, "Unsupported JPEG process: SOF type 0x%02x") +JMESSAGE(JERR_SOI_DUPLICATE, "Invalid JPEG file structure: two SOI markers") +JMESSAGE(JERR_SOS_NO_SOF, "Invalid JPEG file structure: SOS before SOF") +JMESSAGE(JERR_TFILE_CREATE, "Failed to create temporary file %s") +JMESSAGE(JERR_TFILE_READ, "Read failed on temporary file") +JMESSAGE(JERR_TFILE_SEEK, "Seek failed on temporary file") +JMESSAGE(JERR_TFILE_WRITE, + "Write failed on temporary file --- out of disk space?") +JMESSAGE(JERR_TOO_LITTLE_DATA, "Application transferred too few scanlines") +JMESSAGE(JERR_UNKNOWN_MARKER, "Unsupported marker type 0x%02x") +JMESSAGE(JERR_VIRTUAL_BUG, "Virtual array controller messed up") +JMESSAGE(JERR_WIDTH_OVERFLOW, "Image too wide for this implementation") +JMESSAGE(JERR_XMS_READ, "Read from XMS failed") +JMESSAGE(JERR_XMS_WRITE, "Write to XMS failed") +JMESSAGE(JMSG_COPYRIGHT, JCOPYRIGHT) +JMESSAGE(JMSG_VERSION, JVERSION) +JMESSAGE(JTRC_16BIT_TABLES, + "Caution: quantization tables are too coarse for baseline JPEG") +JMESSAGE(JTRC_ADOBE, + "Adobe APP14 marker: version %d, flags 0x%04x 0x%04x, transform %d") +JMESSAGE(JTRC_APP0, "Unknown APP0 marker (not JFIF), length %u") +JMESSAGE(JTRC_APP14, "Unknown APP14 marker (not Adobe), length %u") +JMESSAGE(JTRC_DAC, "Define Arithmetic Table 0x%02x: 0x%02x") +JMESSAGE(JTRC_DHT, "Define Huffman Table 0x%02x") +JMESSAGE(JTRC_DQT, "Define Quantization Table %d precision %d") +JMESSAGE(JTRC_DRI, "Define Restart Interval %u") +JMESSAGE(JTRC_EMS_CLOSE, "Freed EMS handle %u") +JMESSAGE(JTRC_EMS_OPEN, "Obtained EMS handle %u") +JMESSAGE(JTRC_EOI, "End Of Image") +JMESSAGE(JTRC_HUFFBITS, " %3d %3d %3d %3d %3d %3d %3d %3d") +JMESSAGE(JTRC_JFIF, "JFIF APP0 marker: version %d.%02d, density %dx%d %d") +JMESSAGE(JTRC_JFIF_BADTHUMBNAILSIZE, + "Warning: thumbnail image size does not match data length %u") +JMESSAGE(JTRC_JFIF_EXTENSION, + "JFIF extension marker: type 0x%02x, length %u") +JMESSAGE(JTRC_JFIF_THUMBNAIL, " with %d x %d thumbnail image") +JMESSAGE(JTRC_MISC_MARKER, "Miscellaneous marker 0x%02x, length %u") +JMESSAGE(JTRC_PARMLESS_MARKER, "Unexpected marker 0x%02x") +JMESSAGE(JTRC_QUANTVALS, " %4u %4u %4u %4u %4u %4u %4u %4u") +JMESSAGE(JTRC_QUANT_3_NCOLORS, "Quantizing to %d = %d*%d*%d colors") +JMESSAGE(JTRC_QUANT_NCOLORS, "Quantizing to %d colors") +JMESSAGE(JTRC_QUANT_SELECTED, "Selected %d colors for quantization") +JMESSAGE(JTRC_RECOVERY_ACTION, "At marker 0x%02x, recovery action %d") +JMESSAGE(JTRC_RST, "RST%d") +JMESSAGE(JTRC_SMOOTH_NOTIMPL, + "Smoothing not supported with nonstandard sampling ratios") +JMESSAGE(JTRC_SOF, "Start Of Frame 0x%02x: width=%u, height=%u, components=%d") +JMESSAGE(JTRC_SOF_COMPONENT, " Component %d: %dhx%dv q=%d") +JMESSAGE(JTRC_SOI, "Start of Image") +JMESSAGE(JTRC_SOS, "Start Of Scan: %d components") +JMESSAGE(JTRC_SOS_COMPONENT, " Component %d: dc=%d ac=%d") +JMESSAGE(JTRC_SOS_PARAMS, " Ss=%d, Se=%d, Ah=%d, Al=%d") +JMESSAGE(JTRC_TFILE_CLOSE, "Closed temporary file %s") +JMESSAGE(JTRC_TFILE_OPEN, "Opened temporary file %s") +JMESSAGE(JTRC_THUMB_JPEG, + "JFIF extension marker: JPEG-compressed thumbnail image, length %u") +JMESSAGE(JTRC_THUMB_PALETTE, + "JFIF extension marker: palette thumbnail image, length %u") +JMESSAGE(JTRC_THUMB_RGB, + "JFIF extension marker: RGB thumbnail image, length %u") +JMESSAGE(JTRC_UNKNOWN_IDS, + "Unrecognized component IDs %d %d %d, assuming YCbCr") +JMESSAGE(JTRC_XMS_CLOSE, "Freed XMS handle %u") +JMESSAGE(JTRC_XMS_OPEN, "Obtained XMS handle %u") +JMESSAGE(JWRN_ADOBE_XFORM, "Unknown Adobe color transform code %d") +JMESSAGE(JWRN_ARITH_BAD_CODE, "Corrupt JPEG data: bad arithmetic code") +JMESSAGE(JWRN_BOGUS_PROGRESSION, + "Inconsistent progression sequence for component %d coefficient %d") +JMESSAGE(JWRN_EXTRANEOUS_DATA, + "Corrupt JPEG data: %u extraneous bytes before marker 0x%02x") +JMESSAGE(JWRN_HIT_MARKER, "Corrupt JPEG data: premature end of data segment") +JMESSAGE(JWRN_HUFF_BAD_CODE, "Corrupt JPEG data: bad Huffman code") +JMESSAGE(JWRN_JFIF_MAJOR, "Warning: unknown JFIF revision number %d.%02d") +JMESSAGE(JWRN_JPEG_EOF, "Premature end of JPEG file") +JMESSAGE(JWRN_MUST_RESYNC, + "Corrupt JPEG data: found marker 0x%02x instead of RST%d") +JMESSAGE(JWRN_NOT_SEQUENTIAL, "Invalid SOS parameters for sequential JPEG") +JMESSAGE(JWRN_TOO_MUCH_DATA, "Application transferred too many scanlines") + +#ifdef JMAKE_ENUM_LIST + + JMSG_LASTMSGCODE +} J_MESSAGE_CODE; + +#undef JMAKE_ENUM_LIST +#endif /* JMAKE_ENUM_LIST */ + +/* Zap JMESSAGE macro so that future re-inclusions do nothing by default */ +#undef JMESSAGE + + +#ifndef JERROR_H +#define JERROR_H + +/* Macros to simplify using the error and trace message stuff */ +/* The first parameter is either type of cinfo pointer */ + +/* Fatal errors (print message and exit) */ +#define ERREXIT(cinfo,code) \ + ((cinfo)->err->msg_code = (code), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) +#define ERREXIT1(cinfo,code,p1) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) +#define ERREXIT2(cinfo,code,p1,p2) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (cinfo)->err->msg_parm.i[1] = (p2), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) +#define ERREXIT3(cinfo,code,p1,p2,p3) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (cinfo)->err->msg_parm.i[1] = (p2), \ + (cinfo)->err->msg_parm.i[2] = (p3), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) +#define ERREXIT4(cinfo,code,p1,p2,p3,p4) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (cinfo)->err->msg_parm.i[1] = (p2), \ + (cinfo)->err->msg_parm.i[2] = (p3), \ + (cinfo)->err->msg_parm.i[3] = (p4), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) +#define ERREXIT6(cinfo,code,p1,p2,p3,p4,p5,p6) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (cinfo)->err->msg_parm.i[1] = (p2), \ + (cinfo)->err->msg_parm.i[2] = (p3), \ + (cinfo)->err->msg_parm.i[3] = (p4), \ + (cinfo)->err->msg_parm.i[4] = (p5), \ + (cinfo)->err->msg_parm.i[5] = (p6), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) +#define ERREXITS(cinfo,code,str) \ + ((cinfo)->err->msg_code = (code), \ + strncpy((cinfo)->err->msg_parm.s, (str), JMSG_STR_PARM_MAX), \ + (*(cinfo)->err->error_exit) ((j_common_ptr) (cinfo))) + +#define MAKESTMT(stuff) do { stuff } while (0) + +/* Nonfatal errors (we can keep going, but the data is probably corrupt) */ +#define WARNMS(cinfo,code) \ + ((cinfo)->err->msg_code = (code), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), -1)) +#define WARNMS1(cinfo,code,p1) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), -1)) +#define WARNMS2(cinfo,code,p1,p2) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (cinfo)->err->msg_parm.i[1] = (p2), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), -1)) + +/* Informational/debugging messages */ +#define TRACEMS(cinfo,lvl,code) \ + ((cinfo)->err->msg_code = (code), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl))) +#define TRACEMS1(cinfo,lvl,code,p1) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl))) +#define TRACEMS2(cinfo,lvl,code,p1,p2) \ + ((cinfo)->err->msg_code = (code), \ + (cinfo)->err->msg_parm.i[0] = (p1), \ + (cinfo)->err->msg_parm.i[1] = (p2), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl))) +#define TRACEMS3(cinfo,lvl,code,p1,p2,p3) \ + MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; \ + _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); \ + (cinfo)->err->msg_code = (code); \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); ) +#define TRACEMS4(cinfo,lvl,code,p1,p2,p3,p4) \ + MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; \ + _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); _mp[3] = (p4); \ + (cinfo)->err->msg_code = (code); \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); ) +#define TRACEMS5(cinfo,lvl,code,p1,p2,p3,p4,p5) \ + MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; \ + _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); _mp[3] = (p4); \ + _mp[4] = (p5); \ + (cinfo)->err->msg_code = (code); \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); ) +#define TRACEMS8(cinfo,lvl,code,p1,p2,p3,p4,p5,p6,p7,p8) \ + MAKESTMT(int * _mp = (cinfo)->err->msg_parm.i; \ + _mp[0] = (p1); _mp[1] = (p2); _mp[2] = (p3); _mp[3] = (p4); \ + _mp[4] = (p5); _mp[5] = (p6); _mp[6] = (p7); _mp[7] = (p8); \ + (cinfo)->err->msg_code = (code); \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl)); ) +#define TRACEMSS(cinfo,lvl,code,str) \ + ((cinfo)->err->msg_code = (code), \ + strncpy((cinfo)->err->msg_parm.s, (str), JMSG_STR_PARM_MAX), \ + (*(cinfo)->err->emit_message) ((j_common_ptr) (cinfo), (lvl))) + +#endif /* JERROR_H */ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jinclude.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jinclude.h new file mode 100644 index 0000000..0a4f151 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jinclude.h @@ -0,0 +1,91 @@ +/* + * jinclude.h + * + * Copyright (C) 1991-1994, Thomas G. Lane. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file exists to provide a single place to fix any problems with + * including the wrong system include files. (Common problems are taken + * care of by the standard jconfig symbols, but on really weird systems + * you may have to edit this file.) + * + * NOTE: this file is NOT intended to be included by applications using the + * JPEG library. Most applications need only include jpeglib.h. + */ + + +/* Include auto-config file to find out which system include files we need. */ + +#include "jconfig.h" /* auto configuration options */ +#define JCONFIG_INCLUDED /* so that jpeglib.h doesn't do it again */ + +/* + * We need the NULL macro and size_t typedef. + * On an ANSI-conforming system it is sufficient to include . + * Otherwise, we get them from or ; we may have to + * pull in as well. + * Note that the core JPEG library does not require ; + * only the default error handler and data source/destination modules do. + * But we must pull it in because of the references to FILE in jpeglib.h. + * You can remove those references if you want to compile without . + */ + +#ifdef HAVE_STDDEF_H +#include +#endif + +#ifdef HAVE_STDLIB_H +#include +#endif + +#ifdef NEED_SYS_TYPES_H +#include +#endif + +#include + +/* + * We need memory copying and zeroing functions, plus strncpy(). + * ANSI and System V implementations declare these in . + * BSD doesn't have the mem() functions, but it does have bcopy()/bzero(). + * Some systems may declare memset and memcpy in . + * + * NOTE: we assume the size parameters to these functions are of type size_t. + * Change the casts in these macros if not! + */ + +#ifdef NEED_BSD_STRINGS + +#include +#define MEMZERO(target,size) bzero((void *)(target), (size_t)(size)) +#define MEMCOPY(dest,src,size) bcopy((const void *)(src), (void *)(dest), (size_t)(size)) + +#else /* not BSD, assume ANSI/SysV string lib */ + +#include +#define MEMZERO(target,size) memset((void *)(target), 0, (size_t)(size)) +#define MEMCOPY(dest,src,size) memcpy((void *)(dest), (const void *)(src), (size_t)(size)) + +#endif + +/* + * In ANSI C, and indeed any rational implementation, size_t is also the + * type returned by sizeof(). However, it seems there are some irrational + * implementations out there, in which sizeof() returns an int even though + * size_t is defined as long or unsigned long. To ensure consistent results + * we always use this SIZEOF() macro in place of using sizeof() directly. + */ + +#define SIZEOF(object) ((size_t) sizeof(object)) + +/* + * The modules that use fread() and fwrite() always invoke them through + * these macros. On some systems you may need to twiddle the argument casts. + * CAUTION: argument order is different from underlying functions! + */ + +#define JFREAD(file,buf,sizeofbuf) \ + ((size_t) fread((void *) (buf), (size_t) 1, (size_t) (sizeofbuf), (file))) +#define JFWRITE(file,buf,sizeofbuf) \ + ((size_t) fwrite((const void *) (buf), (size_t) 1, (size_t) (sizeofbuf), (file))) diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jmemsys.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jmemsys.h new file mode 100644 index 0000000..6c3c6d3 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jmemsys.h @@ -0,0 +1,198 @@ +/* + * jmemsys.h + * + * Copyright (C) 1992-1997, Thomas G. Lane. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This include file defines the interface between the system-independent + * and system-dependent portions of the JPEG memory manager. No other + * modules need include it. (The system-independent portion is jmemmgr.c; + * there are several different versions of the system-dependent portion.) + * + * This file works as-is for the system-dependent memory managers supplied + * in the IJG distribution. You may need to modify it if you write a + * custom memory manager. If system-dependent changes are needed in + * this file, the best method is to #ifdef them based on a configuration + * symbol supplied in jconfig.h, as we have done with USE_MSDOS_MEMMGR + * and USE_MAC_MEMMGR. + */ + + +/* Short forms of external names for systems with brain-damaged linkers. */ + +#ifdef NEED_SHORT_EXTERNAL_NAMES +#define jpeg_get_small jGetSmall +#define jpeg_free_small jFreeSmall +#define jpeg_get_large jGetLarge +#define jpeg_free_large jFreeLarge +#define jpeg_mem_available jMemAvail +#define jpeg_open_backing_store jOpenBackStore +#define jpeg_mem_init jMemInit +#define jpeg_mem_term jMemTerm +#endif /* NEED_SHORT_EXTERNAL_NAMES */ + + +/* + * These two functions are used to allocate and release small chunks of + * memory. (Typically the total amount requested through jpeg_get_small is + * no more than 20K or so; this will be requested in chunks of a few K each.) + * Behavior should be the same as for the standard library functions malloc + * and free; in particular, jpeg_get_small must return NULL on failure. + * On most systems, these ARE malloc and free. jpeg_free_small is passed the + * size of the object being freed, just in case it's needed. + * On an 80x86 machine using small-data memory model, these manage near heap. + */ + +EXTERN(void *) jpeg_get_small JPP((j_common_ptr cinfo, size_t sizeofobject)); +EXTERN(void) jpeg_free_small JPP((j_common_ptr cinfo, void * object, + size_t sizeofobject)); + +/* + * These two functions are used to allocate and release large chunks of + * memory (up to the total free space designated by jpeg_mem_available). + * The interface is the same as above, except that on an 80x86 machine, + * far pointers are used. On most other machines these are identical to + * the jpeg_get/free_small routines; but we keep them separate anyway, + * in case a different allocation strategy is desirable for large chunks. + */ + +EXTERN(void FAR *) jpeg_get_large JPP((j_common_ptr cinfo, + size_t sizeofobject)); +EXTERN(void) jpeg_free_large JPP((j_common_ptr cinfo, void FAR * object, + size_t sizeofobject)); + +/* + * The macro MAX_ALLOC_CHUNK designates the maximum number of bytes that may + * be requested in a single call to jpeg_get_large (and jpeg_get_small for that + * matter, but that case should never come into play). This macro is needed + * to model the 64Kb-segment-size limit of far addressing on 80x86 machines. + * On those machines, we expect that jconfig.h will provide a proper value. + * On machines with 32-bit flat address spaces, any large constant may be used. + * + * NB: jmemmgr.c expects that MAX_ALLOC_CHUNK will be representable as type + * size_t and will be a multiple of sizeof(align_type). + */ + +#ifndef MAX_ALLOC_CHUNK /* may be overridden in jconfig.h */ +#define MAX_ALLOC_CHUNK 1000000000L +#endif + +/* + * This routine computes the total space still available for allocation by + * jpeg_get_large. If more space than this is needed, backing store will be + * used. NOTE: any memory already allocated must not be counted. + * + * There is a minimum space requirement, corresponding to the minimum + * feasible buffer sizes; jmemmgr.c will request that much space even if + * jpeg_mem_available returns zero. The maximum space needed, enough to hold + * all working storage in memory, is also passed in case it is useful. + * Finally, the total space already allocated is passed. If no better + * method is available, cinfo->mem->max_memory_to_use - already_allocated + * is often a suitable calculation. + * + * It is OK for jpeg_mem_available to underestimate the space available + * (that'll just lead to more backing-store access than is really necessary). + * However, an overestimate will lead to failure. Hence it's wise to subtract + * a slop factor from the true available space. 5% should be enough. + * + * On machines with lots of virtual memory, any large constant may be returned. + * Conversely, zero may be returned to always use the minimum amount of memory. + */ + +EXTERN(long) jpeg_mem_available JPP((j_common_ptr cinfo, + long min_bytes_needed, + long max_bytes_needed, + long already_allocated)); + + +/* + * This structure holds whatever state is needed to access a single + * backing-store object. The read/write/close method pointers are called + * by jmemmgr.c to manipulate the backing-store object; all other fields + * are private to the system-dependent backing store routines. + */ + +#define TEMP_NAME_LENGTH 64 /* max length of a temporary file's name */ + + +#ifdef USE_MSDOS_MEMMGR /* DOS-specific junk */ + +typedef unsigned short XMSH; /* type of extended-memory handles */ +typedef unsigned short EMSH; /* type of expanded-memory handles */ + +typedef union { + short file_handle; /* DOS file handle if it's a temp file */ + XMSH xms_handle; /* handle if it's a chunk of XMS */ + EMSH ems_handle; /* handle if it's a chunk of EMS */ +} handle_union; + +#endif /* USE_MSDOS_MEMMGR */ + +#ifdef USE_MAC_MEMMGR /* Mac-specific junk */ +#include +#endif /* USE_MAC_MEMMGR */ + + +typedef struct backing_store_struct * backing_store_ptr; + +typedef struct backing_store_struct { + /* Methods for reading/writing/closing this backing-store object */ + JMETHOD(void, read_backing_store, (j_common_ptr cinfo, + backing_store_ptr info, + void FAR * buffer_address, + long file_offset, long byte_count)); + JMETHOD(void, write_backing_store, (j_common_ptr cinfo, + backing_store_ptr info, + void FAR * buffer_address, + long file_offset, long byte_count)); + JMETHOD(void, close_backing_store, (j_common_ptr cinfo, + backing_store_ptr info)); + + /* Private fields for system-dependent backing-store management */ +#ifdef USE_MSDOS_MEMMGR + /* For the MS-DOS manager (jmemdos.c), we need: */ + handle_union handle; /* reference to backing-store storage object */ + char temp_name[TEMP_NAME_LENGTH]; /* name if it's a file */ +#else +#ifdef USE_MAC_MEMMGR + /* For the Mac manager (jmemmac.c), we need: */ + short temp_file; /* file reference number to temp file */ + FSSpec tempSpec; /* the FSSpec for the temp file */ + char temp_name[TEMP_NAME_LENGTH]; /* name if it's a file */ +#else + /* For a typical implementation with temp files, we need: */ + FILE * temp_file; /* stdio reference to temp file */ + char temp_name[TEMP_NAME_LENGTH]; /* name of temp file */ +#endif +#endif +} backing_store_info; + + +/* + * Initial opening of a backing-store object. This must fill in the + * read/write/close pointers in the object. The read/write routines + * may take an error exit if the specified maximum file size is exceeded. + * (If jpeg_mem_available always returns a large value, this routine can + * just take an error exit.) + */ + +EXTERN(void) jpeg_open_backing_store JPP((j_common_ptr cinfo, + backing_store_ptr info, + long total_bytes_needed)); + + +/* + * These routines take care of any system-dependent initialization and + * cleanup required. jpeg_mem_init will be called before anything is + * allocated (and, therefore, nothing in cinfo is of use except the error + * manager pointer). It should return a suitable default value for + * max_memory_to_use; this may subsequently be overridden by the surrounding + * application. (Note that max_memory_to_use is only important if + * jpeg_mem_available chooses to consult it ... no one else will.) + * jpeg_mem_term may assume that all requested memory has been freed and that + * all opened backing-store objects have been closed. + */ + +EXTERN(long) jpeg_mem_init JPP((j_common_ptr cinfo)); +EXTERN(void) jpeg_mem_term JPP((j_common_ptr cinfo)); diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jmorecfg.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jmorecfg.h new file mode 100644 index 0000000..1e6ffbf --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jmorecfg.h @@ -0,0 +1,369 @@ +/* + * jmorecfg.h + * + * Copyright (C) 1991-1997, Thomas G. Lane. + * Modified 1997-2011 by Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file contains additional configuration options that customize the + * JPEG software for special applications or support machine-dependent + * optimizations. Most users will not need to touch this file. + */ + + +/* + * Define BITS_IN_JSAMPLE as either + * 8 for 8-bit sample values (the usual setting) + * 12 for 12-bit sample values + * Only 8 and 12 are legal data precisions for lossy JPEG according to the + * JPEG standard, and the IJG code does not support anything else! + * We do not support run-time selection of data precision, sorry. + */ + +#define BITS_IN_JSAMPLE 8 /* use 8 or 12 */ + + +/* + * Maximum number of components (color channels) allowed in JPEG image. + * To meet the letter of the JPEG spec, set this to 255. However, darn + * few applications need more than 4 channels (maybe 5 for CMYK + alpha + * mask). We recommend 10 as a reasonable compromise; use 4 if you are + * really short on memory. (Each allowed component costs a hundred or so + * bytes of storage, whether actually used in an image or not.) + */ + +#define MAX_COMPONENTS 10 /* maximum number of image components */ + + +/* + * Basic data types. + * You may need to change these if you have a machine with unusual data + * type sizes; for example, "char" not 8 bits, "short" not 16 bits, + * or "long" not 32 bits. We don't care whether "int" is 16 or 32 bits, + * but it had better be at least 16. + */ + +/* Representation of a single sample (pixel element value). + * We frequently allocate large arrays of these, so it's important to keep + * them small. But if you have memory to burn and access to char or short + * arrays is very slow on your hardware, you might want to change these. + */ + +#if BITS_IN_JSAMPLE == 8 +/* JSAMPLE should be the smallest type that will hold the values 0..255. + * You can use a signed char by having GETJSAMPLE mask it with 0xFF. + */ + +#ifdef HAVE_UNSIGNED_CHAR + +typedef unsigned char JSAMPLE; +#define GETJSAMPLE(value) ((int) (value)) + +#else /* not HAVE_UNSIGNED_CHAR */ + +typedef char JSAMPLE; +#ifdef CHAR_IS_UNSIGNED +#define GETJSAMPLE(value) ((int) (value)) +#else +#define GETJSAMPLE(value) ((int) (value) & 0xFF) +#endif /* CHAR_IS_UNSIGNED */ + +#endif /* HAVE_UNSIGNED_CHAR */ + +#define MAXJSAMPLE 255 +#define CENTERJSAMPLE 128 + +#endif /* BITS_IN_JSAMPLE == 8 */ + + +#if BITS_IN_JSAMPLE == 12 +/* JSAMPLE should be the smallest type that will hold the values 0..4095. + * On nearly all machines "short" will do nicely. + */ + +typedef short JSAMPLE; +#define GETJSAMPLE(value) ((int) (value)) + +#define MAXJSAMPLE 4095 +#define CENTERJSAMPLE 2048 + +#endif /* BITS_IN_JSAMPLE == 12 */ + + +/* Representation of a DCT frequency coefficient. + * This should be a signed value of at least 16 bits; "short" is usually OK. + * Again, we allocate large arrays of these, but you can change to int + * if you have memory to burn and "short" is really slow. + */ + +typedef short JCOEF; + + +/* Compressed datastreams are represented as arrays of JOCTET. + * These must be EXACTLY 8 bits wide, at least once they are written to + * external storage. Note that when using the stdio data source/destination + * managers, this is also the data type passed to fread/fwrite. + */ + +#ifdef HAVE_UNSIGNED_CHAR + +typedef unsigned char JOCTET; +#define GETJOCTET(value) (value) + +#else /* not HAVE_UNSIGNED_CHAR */ + +typedef char JOCTET; +#ifdef CHAR_IS_UNSIGNED +#define GETJOCTET(value) (value) +#else +#define GETJOCTET(value) ((value) & 0xFF) +#endif /* CHAR_IS_UNSIGNED */ + +#endif /* HAVE_UNSIGNED_CHAR */ + + +/* These typedefs are used for various table entries and so forth. + * They must be at least as wide as specified; but making them too big + * won't cost a huge amount of memory, so we don't provide special + * extraction code like we did for JSAMPLE. (In other words, these + * typedefs live at a different point on the speed/space tradeoff curve.) + */ + +/* UINT8 must hold at least the values 0..255. */ + +#ifdef HAVE_UNSIGNED_CHAR +typedef unsigned char UINT8; +#else /* not HAVE_UNSIGNED_CHAR */ +#ifdef CHAR_IS_UNSIGNED +typedef char UINT8; +#else /* not CHAR_IS_UNSIGNED */ +typedef short UINT8; +#endif /* CHAR_IS_UNSIGNED */ +#endif /* HAVE_UNSIGNED_CHAR */ + +/* UINT16 must hold at least the values 0..65535. */ + +#ifdef HAVE_UNSIGNED_SHORT +typedef unsigned short UINT16; +#else /* not HAVE_UNSIGNED_SHORT */ +typedef unsigned int UINT16; +#endif /* HAVE_UNSIGNED_SHORT */ + +/* INT16 must hold at least the values -32768..32767. */ + +#ifndef XMD_H /* X11/xmd.h correctly defines INT16 */ +typedef short INT16; +#endif + +/* INT32 must hold at least signed 32-bit values. */ + +#ifndef XMD_H /* X11/xmd.h correctly defines INT32 */ +#ifndef _BASETSD_H_ /* Microsoft defines it in basetsd.h */ +#ifndef _BASETSD_H /* MinGW is slightly different */ +#ifndef QGLOBAL_H /* Qt defines it in qglobal.h */ +typedef long INT32; +#endif +#endif +#endif +#endif + +/* Datatype used for image dimensions. The JPEG standard only supports + * images up to 64K*64K due to 16-bit fields in SOF markers. Therefore + * "unsigned int" is sufficient on all machines. However, if you need to + * handle larger images and you don't mind deviating from the spec, you + * can change this datatype. + */ + +typedef unsigned int JDIMENSION; + +#define JPEG_MAX_DIMENSION 65500L /* a tad under 64K to prevent overflows */ + + +/* These macros are used in all function definitions and extern declarations. + * You could modify them if you need to change function linkage conventions; + * in particular, you'll need to do that to make the library a Windows DLL. + * Another application is to make all functions global for use with debuggers + * or code profilers that require it. + */ + +/* a function called through method pointers: */ +#define METHODDEF(type) static type +/* a function used only in its module: */ +#define LOCAL(type) static type +/* a function referenced thru EXTERNs: */ +#define GLOBAL(type) type +/* a reference to a GLOBAL function: */ +#define EXTERN(type) extern type + + +/* This macro is used to declare a "method", that is, a function pointer. + * We want to supply prototype parameters if the compiler can cope. + * Note that the arglist parameter must be parenthesized! + * Again, you can customize this if you need special linkage keywords. + */ + +#ifdef HAVE_PROTOTYPES +#define JMETHOD(type,methodname,arglist) type (*methodname) arglist +#else +#define JMETHOD(type,methodname,arglist) type (*methodname) () +#endif + + +/* Here is the pseudo-keyword for declaring pointers that must be "far" + * on 80x86 machines. Most of the specialized coding for 80x86 is handled + * by just saying "FAR *" where such a pointer is needed. In a few places + * explicit coding is needed; see uses of the NEED_FAR_POINTERS symbol. + */ + +#ifndef FAR +#ifdef NEED_FAR_POINTERS +#define FAR far +#else +#define FAR +#endif +#endif + + +/* + * On a few systems, type boolean and/or its values FALSE, TRUE may appear + * in standard header files. Or you may have conflicts with application- + * specific header files that you want to include together with these files. + * Defining HAVE_BOOLEAN before including jpeglib.h should make it work. + */ + +#ifndef HAVE_BOOLEAN +typedef int boolean; +#endif +#ifndef FALSE /* in case these macros already exist */ +#define FALSE 0 /* values of boolean */ +#endif +#ifndef TRUE +#define TRUE 1 +#endif + + +/* + * The remaining options affect code selection within the JPEG library, + * but they don't need to be visible to most applications using the library. + * To minimize application namespace pollution, the symbols won't be + * defined unless JPEG_INTERNALS or JPEG_INTERNAL_OPTIONS has been defined. + */ + +#ifdef JPEG_INTERNALS +#define JPEG_INTERNAL_OPTIONS +#endif + +#ifdef JPEG_INTERNAL_OPTIONS + + +/* + * These defines indicate whether to include various optional functions. + * Undefining some of these symbols will produce a smaller but less capable + * library. Note that you can leave certain source files out of the + * compilation/linking process if you've #undef'd the corresponding symbols. + * (You may HAVE to do that if your compiler doesn't like null source files.) + */ + +/* Capability options common to encoder and decoder: */ + +#define DCT_ISLOW_SUPPORTED /* slow but accurate integer algorithm */ +#define DCT_IFAST_SUPPORTED /* faster, less accurate integer method */ +#define DCT_FLOAT_SUPPORTED /* floating-point: accurate, fast on fast HW */ + +/* Encoder capability options: */ + +#define C_ARITH_CODING_SUPPORTED /* Arithmetic coding back end? */ +#define C_MULTISCAN_FILES_SUPPORTED /* Multiple-scan JPEG files? */ +#define C_PROGRESSIVE_SUPPORTED /* Progressive JPEG? (Requires MULTISCAN)*/ +#define DCT_SCALING_SUPPORTED /* Input rescaling via DCT? (Requires DCT_ISLOW)*/ +#define ENTROPY_OPT_SUPPORTED /* Optimization of entropy coding parms? */ +/* Note: if you selected 12-bit data precision, it is dangerous to turn off + * ENTROPY_OPT_SUPPORTED. The standard Huffman tables are only good for 8-bit + * precision, so jchuff.c normally uses entropy optimization to compute + * usable tables for higher precision. If you don't want to do optimization, + * you'll have to supply different default Huffman tables. + * The exact same statements apply for progressive JPEG: the default tables + * don't work for progressive mode. (This may get fixed, however.) + */ +#define INPUT_SMOOTHING_SUPPORTED /* Input image smoothing option? */ + +/* Decoder capability options: */ + +#define D_ARITH_CODING_SUPPORTED /* Arithmetic coding back end? */ +#define D_MULTISCAN_FILES_SUPPORTED /* Multiple-scan JPEG files? */ +#define D_PROGRESSIVE_SUPPORTED /* Progressive JPEG? (Requires MULTISCAN)*/ +#define IDCT_SCALING_SUPPORTED /* Output rescaling via IDCT? */ +#define SAVE_MARKERS_SUPPORTED /* jpeg_save_markers() needed? */ +#define BLOCK_SMOOTHING_SUPPORTED /* Block smoothing? (Progressive only) */ +#undef UPSAMPLE_SCALING_SUPPORTED /* Output rescaling at upsample stage? */ +#define UPSAMPLE_MERGING_SUPPORTED /* Fast path for sloppy upsampling? */ +#define QUANT_1PASS_SUPPORTED /* 1-pass color quantization? */ +#define QUANT_2PASS_SUPPORTED /* 2-pass color quantization? */ + +/* more capability options later, no doubt */ + + +/* + * Ordering of RGB data in scanlines passed to or from the application. + * If your application wants to deal with data in the order B,G,R, just + * change these macros. You can also deal with formats such as R,G,B,X + * (one extra byte per pixel) by changing RGB_PIXELSIZE. Note that changing + * the offsets will also change the order in which colormap data is organized. + * RESTRICTIONS: + * 1. The sample applications cjpeg,djpeg do NOT support modified RGB formats. + * 2. The color quantizer modules will not behave desirably if RGB_PIXELSIZE + * is not 3 (they don't understand about dummy color components!). So you + * can't use color quantization if you change that value. + */ + +#define RGB_RED 2 /* Offset of Red in an RGB scanline element */ +#define RGB_GREEN 1 /* Offset of Green */ +#define RGB_BLUE 0 /* Offset of Blue */ +#define RGB_PIXELSIZE 3 /* JSAMPLEs per RGB scanline element */ + + +/* Definitions for speed-related optimizations. */ + + +/* If your compiler supports inline functions, define INLINE + * as the inline keyword; otherwise define it as empty. + */ + +#ifndef INLINE +#ifdef __GNUC__ /* for instance, GNU C knows about inline */ +#define INLINE __inline__ +#endif +#ifndef INLINE +#define INLINE /* default is to define it as empty */ +#endif +#endif + + +/* On some machines (notably 68000 series) "int" is 32 bits, but multiplying + * two 16-bit shorts is faster than multiplying two ints. Define MULTIPLIER + * as short on such a machine. MULTIPLIER must be at least 16 bits wide. + */ + +#ifndef MULTIPLIER +#define MULTIPLIER int /* type for fastest integer multiply */ +#endif + + +/* FAST_FLOAT should be either float or double, whichever is done faster + * by your compiler. (Note that this type is only used in the floating point + * DCT routines, so it only matters if you've defined DCT_FLOAT_SUPPORTED.) + * Typically, float is faster in ANSI C compilers, while double is faster in + * pre-ANSI compilers (because they insist on converting to double anyway). + * The code below therefore chooses float if we have ANSI-style prototypes. + */ + +#ifndef FAST_FLOAT +#ifdef HAVE_PROTOTYPES +#define FAST_FLOAT float +#else +#define FAST_FLOAT double +#endif +#endif + +#endif /* JPEG_INTERNAL_OPTIONS */ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jpegint.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jpegint.h new file mode 100644 index 0000000..c0d5c14 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jpegint.h @@ -0,0 +1,426 @@ +/* + * jpegint.h + * + * Copyright (C) 1991-1997, Thomas G. Lane. + * Modified 1997-2011 by Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file provides common declarations for the various JPEG modules. + * These declarations are considered internal to the JPEG library; most + * applications using the library shouldn't need to include this file. + */ + + +/* Declarations for both compression & decompression */ + +typedef enum { /* Operating modes for buffer controllers */ + JBUF_PASS_THRU, /* Plain stripwise operation */ + /* Remaining modes require a full-image buffer to have been created */ + JBUF_SAVE_SOURCE, /* Run source subobject only, save output */ + JBUF_CRANK_DEST, /* Run dest subobject only, using saved data */ + JBUF_SAVE_AND_PASS /* Run both subobjects, save output */ +} J_BUF_MODE; + +/* Values of global_state field (jdapi.c has some dependencies on ordering!) */ +#define CSTATE_START 100 /* after create_compress */ +#define CSTATE_SCANNING 101 /* start_compress done, write_scanlines OK */ +#define CSTATE_RAW_OK 102 /* start_compress done, write_raw_data OK */ +#define CSTATE_WRCOEFS 103 /* jpeg_write_coefficients done */ +#define DSTATE_START 200 /* after create_decompress */ +#define DSTATE_INHEADER 201 /* reading header markers, no SOS yet */ +#define DSTATE_READY 202 /* found SOS, ready for start_decompress */ +#define DSTATE_PRELOAD 203 /* reading multiscan file in start_decompress*/ +#define DSTATE_PRESCAN 204 /* performing dummy pass for 2-pass quant */ +#define DSTATE_SCANNING 205 /* start_decompress done, read_scanlines OK */ +#define DSTATE_RAW_OK 206 /* start_decompress done, read_raw_data OK */ +#define DSTATE_BUFIMAGE 207 /* expecting jpeg_start_output */ +#define DSTATE_BUFPOST 208 /* looking for SOS/EOI in jpeg_finish_output */ +#define DSTATE_RDCOEFS 209 /* reading file in jpeg_read_coefficients */ +#define DSTATE_STOPPING 210 /* looking for EOI in jpeg_finish_decompress */ + + +/* Declarations for compression modules */ + +/* Master control module */ +struct jpeg_comp_master { + JMETHOD(void, prepare_for_pass, (j_compress_ptr cinfo)); + JMETHOD(void, pass_startup, (j_compress_ptr cinfo)); + JMETHOD(void, finish_pass, (j_compress_ptr cinfo)); + + /* State variables made visible to other modules */ + boolean call_pass_startup; /* True if pass_startup must be called */ + boolean is_last_pass; /* True during last pass */ +}; + +/* Main buffer control (downsampled-data buffer) */ +struct jpeg_c_main_controller { + JMETHOD(void, start_pass, (j_compress_ptr cinfo, J_BUF_MODE pass_mode)); + JMETHOD(void, process_data, (j_compress_ptr cinfo, + JSAMPARRAY input_buf, JDIMENSION *in_row_ctr, + JDIMENSION in_rows_avail)); +}; + +/* Compression preprocessing (downsampling input buffer control) */ +struct jpeg_c_prep_controller { + JMETHOD(void, start_pass, (j_compress_ptr cinfo, J_BUF_MODE pass_mode)); + JMETHOD(void, pre_process_data, (j_compress_ptr cinfo, + JSAMPARRAY input_buf, + JDIMENSION *in_row_ctr, + JDIMENSION in_rows_avail, + JSAMPIMAGE output_buf, + JDIMENSION *out_row_group_ctr, + JDIMENSION out_row_groups_avail)); +}; + +/* Coefficient buffer control */ +struct jpeg_c_coef_controller { + JMETHOD(void, start_pass, (j_compress_ptr cinfo, J_BUF_MODE pass_mode)); + JMETHOD(boolean, compress_data, (j_compress_ptr cinfo, + JSAMPIMAGE input_buf)); +}; + +/* Colorspace conversion */ +struct jpeg_color_converter { + JMETHOD(void, start_pass, (j_compress_ptr cinfo)); + JMETHOD(void, color_convert, (j_compress_ptr cinfo, + JSAMPARRAY input_buf, JSAMPIMAGE output_buf, + JDIMENSION output_row, int num_rows)); +}; + +/* Downsampling */ +struct jpeg_downsampler { + JMETHOD(void, start_pass, (j_compress_ptr cinfo)); + JMETHOD(void, downsample, (j_compress_ptr cinfo, + JSAMPIMAGE input_buf, JDIMENSION in_row_index, + JSAMPIMAGE output_buf, + JDIMENSION out_row_group_index)); + + boolean need_context_rows; /* TRUE if need rows above & below */ +}; + +/* Forward DCT (also controls coefficient quantization) */ +typedef JMETHOD(void, forward_DCT_ptr, + (j_compress_ptr cinfo, jpeg_component_info * compptr, + JSAMPARRAY sample_data, JBLOCKROW coef_blocks, + JDIMENSION start_row, JDIMENSION start_col, + JDIMENSION num_blocks)); + +struct jpeg_forward_dct { + JMETHOD(void, start_pass, (j_compress_ptr cinfo)); + /* It is useful to allow each component to have a separate FDCT method. */ + forward_DCT_ptr forward_DCT[MAX_COMPONENTS]; +}; + +/* Entropy encoding */ +struct jpeg_entropy_encoder { + JMETHOD(void, start_pass, (j_compress_ptr cinfo, boolean gather_statistics)); + JMETHOD(boolean, encode_mcu, (j_compress_ptr cinfo, JBLOCKROW *MCU_data)); + JMETHOD(void, finish_pass, (j_compress_ptr cinfo)); +}; + +/* Marker writing */ +struct jpeg_marker_writer { + JMETHOD(void, write_file_header, (j_compress_ptr cinfo)); + JMETHOD(void, write_frame_header, (j_compress_ptr cinfo)); + JMETHOD(void, write_scan_header, (j_compress_ptr cinfo)); + JMETHOD(void, write_file_trailer, (j_compress_ptr cinfo)); + JMETHOD(void, write_tables_only, (j_compress_ptr cinfo)); + /* These routines are exported to allow insertion of extra markers */ + /* Probably only COM and APPn markers should be written this way */ + JMETHOD(void, write_marker_header, (j_compress_ptr cinfo, int marker, + unsigned int datalen)); + JMETHOD(void, write_marker_byte, (j_compress_ptr cinfo, int val)); +}; + + +/* Declarations for decompression modules */ + +/* Master control module */ +struct jpeg_decomp_master { + JMETHOD(void, prepare_for_output_pass, (j_decompress_ptr cinfo)); + JMETHOD(void, finish_output_pass, (j_decompress_ptr cinfo)); + + /* State variables made visible to other modules */ + boolean is_dummy_pass; /* True during 1st pass for 2-pass quant */ +}; + +/* Input control module */ +struct jpeg_input_controller { + JMETHOD(int, consume_input, (j_decompress_ptr cinfo)); + JMETHOD(void, reset_input_controller, (j_decompress_ptr cinfo)); + JMETHOD(void, start_input_pass, (j_decompress_ptr cinfo)); + JMETHOD(void, finish_input_pass, (j_decompress_ptr cinfo)); + + /* State variables made visible to other modules */ + boolean has_multiple_scans; /* True if file has multiple scans */ + boolean eoi_reached; /* True when EOI has been consumed */ +}; + +/* Main buffer control (downsampled-data buffer) */ +struct jpeg_d_main_controller { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo, J_BUF_MODE pass_mode)); + JMETHOD(void, process_data, (j_decompress_ptr cinfo, + JSAMPARRAY output_buf, JDIMENSION *out_row_ctr, + JDIMENSION out_rows_avail)); +}; + +/* Coefficient buffer control */ +struct jpeg_d_coef_controller { + JMETHOD(void, start_input_pass, (j_decompress_ptr cinfo)); + JMETHOD(int, consume_data, (j_decompress_ptr cinfo)); + JMETHOD(void, start_output_pass, (j_decompress_ptr cinfo)); + JMETHOD(int, decompress_data, (j_decompress_ptr cinfo, + JSAMPIMAGE output_buf)); + /* Pointer to array of coefficient virtual arrays, or NULL if none */ + jvirt_barray_ptr *coef_arrays; +}; + +/* Decompression postprocessing (color quantization buffer control) */ +struct jpeg_d_post_controller { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo, J_BUF_MODE pass_mode)); + JMETHOD(void, post_process_data, (j_decompress_ptr cinfo, + JSAMPIMAGE input_buf, + JDIMENSION *in_row_group_ctr, + JDIMENSION in_row_groups_avail, + JSAMPARRAY output_buf, + JDIMENSION *out_row_ctr, + JDIMENSION out_rows_avail)); +}; + +/* Marker reading & parsing */ +struct jpeg_marker_reader { + JMETHOD(void, reset_marker_reader, (j_decompress_ptr cinfo)); + /* Read markers until SOS or EOI. + * Returns same codes as are defined for jpeg_consume_input: + * JPEG_SUSPENDED, JPEG_REACHED_SOS, or JPEG_REACHED_EOI. + */ + JMETHOD(int, read_markers, (j_decompress_ptr cinfo)); + /* Read a restart marker --- exported for use by entropy decoder only */ + jpeg_marker_parser_method read_restart_marker; + + /* State of marker reader --- nominally internal, but applications + * supplying COM or APPn handlers might like to know the state. + */ + boolean saw_SOI; /* found SOI? */ + boolean saw_SOF; /* found SOF? */ + int next_restart_num; /* next restart number expected (0-7) */ + unsigned int discarded_bytes; /* # of bytes skipped looking for a marker */ +}; + +/* Entropy decoding */ +struct jpeg_entropy_decoder { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo)); + JMETHOD(boolean, decode_mcu, (j_decompress_ptr cinfo, + JBLOCKROW *MCU_data)); +}; + +/* Inverse DCT (also performs dequantization) */ +typedef JMETHOD(void, inverse_DCT_method_ptr, + (j_decompress_ptr cinfo, jpeg_component_info * compptr, + JCOEFPTR coef_block, + JSAMPARRAY output_buf, JDIMENSION output_col)); + +struct jpeg_inverse_dct { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo)); + /* It is useful to allow each component to have a separate IDCT method. */ + inverse_DCT_method_ptr inverse_DCT[MAX_COMPONENTS]; +}; + +/* Upsampling (note that upsampler must also call color converter) */ +struct jpeg_upsampler { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo)); + JMETHOD(void, upsample, (j_decompress_ptr cinfo, + JSAMPIMAGE input_buf, + JDIMENSION *in_row_group_ctr, + JDIMENSION in_row_groups_avail, + JSAMPARRAY output_buf, + JDIMENSION *out_row_ctr, + JDIMENSION out_rows_avail)); + + boolean need_context_rows; /* TRUE if need rows above & below */ +}; + +/* Colorspace conversion */ +struct jpeg_color_deconverter { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo)); + JMETHOD(void, color_convert, (j_decompress_ptr cinfo, + JSAMPIMAGE input_buf, JDIMENSION input_row, + JSAMPARRAY output_buf, int num_rows)); +}; + +/* Color quantization or color precision reduction */ +struct jpeg_color_quantizer { + JMETHOD(void, start_pass, (j_decompress_ptr cinfo, boolean is_pre_scan)); + JMETHOD(void, color_quantize, (j_decompress_ptr cinfo, + JSAMPARRAY input_buf, JSAMPARRAY output_buf, + int num_rows)); + JMETHOD(void, finish_pass, (j_decompress_ptr cinfo)); + JMETHOD(void, new_color_map, (j_decompress_ptr cinfo)); +}; + + +/* Miscellaneous useful macros */ + +#undef MAX +#define MAX(a,b) ((a) > (b) ? (a) : (b)) +#undef MIN +#define MIN(a,b) ((a) < (b) ? (a) : (b)) + + +/* We assume that right shift corresponds to signed division by 2 with + * rounding towards minus infinity. This is correct for typical "arithmetic + * shift" instructions that shift in copies of the sign bit. But some + * C compilers implement >> with an unsigned shift. For these machines you + * must define RIGHT_SHIFT_IS_UNSIGNED. + * RIGHT_SHIFT provides a proper signed right shift of an INT32 quantity. + * It is only applied with constant shift counts. SHIFT_TEMPS must be + * included in the variables of any routine using RIGHT_SHIFT. + */ + +#ifdef RIGHT_SHIFT_IS_UNSIGNED +#define SHIFT_TEMPS INT32 shift_temp; +#define RIGHT_SHIFT(x,shft) \ + ((shift_temp = (x)) < 0 ? \ + (shift_temp >> (shft)) | ((~((INT32) 0)) << (32-(shft))) : \ + (shift_temp >> (shft))) +#else +#define SHIFT_TEMPS +#define RIGHT_SHIFT(x,shft) ((x) >> (shft)) +#endif + + +/* Short forms of external names for systems with brain-damaged linkers. */ + +#ifdef NEED_SHORT_EXTERNAL_NAMES +#define jinit_compress_master jICompress +#define jinit_c_master_control jICMaster +#define jinit_c_main_controller jICMainC +#define jinit_c_prep_controller jICPrepC +#define jinit_c_coef_controller jICCoefC +#define jinit_color_converter jICColor +#define jinit_downsampler jIDownsampler +#define jinit_forward_dct jIFDCT +#define jinit_huff_encoder jIHEncoder +#define jinit_arith_encoder jIAEncoder +#define jinit_marker_writer jIMWriter +#define jinit_master_decompress jIDMaster +#define jinit_d_main_controller jIDMainC +#define jinit_d_coef_controller jIDCoefC +#define jinit_d_post_controller jIDPostC +#define jinit_input_controller jIInCtlr +#define jinit_marker_reader jIMReader +#define jinit_huff_decoder jIHDecoder +#define jinit_arith_decoder jIADecoder +#define jinit_inverse_dct jIIDCT +#define jinit_upsampler jIUpsampler +#define jinit_color_deconverter jIDColor +#define jinit_1pass_quantizer jI1Quant +#define jinit_2pass_quantizer jI2Quant +#define jinit_merged_upsampler jIMUpsampler +#define jinit_memory_mgr jIMemMgr +#define jdiv_round_up jDivRound +#define jround_up jRound +#define jzero_far jZeroFar +#define jcopy_sample_rows jCopySamples +#define jcopy_block_row jCopyBlocks +#define jpeg_zigzag_order jZIGTable +#define jpeg_natural_order jZAGTable +#define jpeg_natural_order7 jZAG7Table +#define jpeg_natural_order6 jZAG6Table +#define jpeg_natural_order5 jZAG5Table +#define jpeg_natural_order4 jZAG4Table +#define jpeg_natural_order3 jZAG3Table +#define jpeg_natural_order2 jZAG2Table +#define jpeg_aritab jAriTab +#endif /* NEED_SHORT_EXTERNAL_NAMES */ + + +/* On normal machines we can apply MEMCOPY() and MEMZERO() to sample arrays + * and coefficient-block arrays. This won't work on 80x86 because the arrays + * are FAR and we're assuming a small-pointer memory model. However, some + * DOS compilers provide far-pointer versions of memcpy() and memset() even + * in the small-model libraries. These will be used if USE_FMEM is defined. + * Otherwise, the routines in jutils.c do it the hard way. + */ + +#ifndef NEED_FAR_POINTERS /* normal case, same as regular macro */ +#define FMEMZERO(target,size) MEMZERO(target,size) +#else /* 80x86 case */ +#ifdef USE_FMEM +#define FMEMZERO(target,size) _fmemset((void FAR *)(target), 0, (size_t)(size)) +#else +EXTERN(void) jzero_far JPP((void FAR * target, size_t bytestozero)); +#define FMEMZERO(target,size) jzero_far(target, size) +#endif +#endif + + +/* Compression module initialization routines */ +EXTERN(void) jinit_compress_master JPP((j_compress_ptr cinfo)); +EXTERN(void) jinit_c_master_control JPP((j_compress_ptr cinfo, + boolean transcode_only)); +EXTERN(void) jinit_c_main_controller JPP((j_compress_ptr cinfo, + boolean need_full_buffer)); +EXTERN(void) jinit_c_prep_controller JPP((j_compress_ptr cinfo, + boolean need_full_buffer)); +EXTERN(void) jinit_c_coef_controller JPP((j_compress_ptr cinfo, + boolean need_full_buffer)); +EXTERN(void) jinit_color_converter JPP((j_compress_ptr cinfo)); +EXTERN(void) jinit_downsampler JPP((j_compress_ptr cinfo)); +EXTERN(void) jinit_forward_dct JPP((j_compress_ptr cinfo)); +EXTERN(void) jinit_huff_encoder JPP((j_compress_ptr cinfo)); +EXTERN(void) jinit_arith_encoder JPP((j_compress_ptr cinfo)); +EXTERN(void) jinit_marker_writer JPP((j_compress_ptr cinfo)); +/* Decompression module initialization routines */ +EXTERN(void) jinit_master_decompress JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_d_main_controller JPP((j_decompress_ptr cinfo, + boolean need_full_buffer)); +EXTERN(void) jinit_d_coef_controller JPP((j_decompress_ptr cinfo, + boolean need_full_buffer)); +EXTERN(void) jinit_d_post_controller JPP((j_decompress_ptr cinfo, + boolean need_full_buffer)); +EXTERN(void) jinit_input_controller JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_marker_reader JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_huff_decoder JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_arith_decoder JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_inverse_dct JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_upsampler JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_color_deconverter JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_1pass_quantizer JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_2pass_quantizer JPP((j_decompress_ptr cinfo)); +EXTERN(void) jinit_merged_upsampler JPP((j_decompress_ptr cinfo)); +/* Memory manager initialization */ +EXTERN(void) jinit_memory_mgr JPP((j_common_ptr cinfo)); + +/* Utility routines in jutils.c */ +EXTERN(long) jdiv_round_up JPP((long a, long b)); +EXTERN(long) jround_up JPP((long a, long b)); +EXTERN(void) jcopy_sample_rows JPP((JSAMPARRAY input_array, int source_row, + JSAMPARRAY output_array, int dest_row, + int num_rows, JDIMENSION num_cols)); +EXTERN(void) jcopy_block_row JPP((JBLOCKROW input_row, JBLOCKROW output_row, + JDIMENSION num_blocks)); +/* Constant tables in jutils.c */ +#if 0 /* This table is not actually needed in v6a */ +extern const int jpeg_zigzag_order[]; /* natural coef order to zigzag order */ +#endif +extern const int jpeg_natural_order[]; /* zigzag coef order to natural order */ +extern const int jpeg_natural_order7[]; /* zz to natural order for 7x7 block */ +extern const int jpeg_natural_order6[]; /* zz to natural order for 6x6 block */ +extern const int jpeg_natural_order5[]; /* zz to natural order for 5x5 block */ +extern const int jpeg_natural_order4[]; /* zz to natural order for 4x4 block */ +extern const int jpeg_natural_order3[]; /* zz to natural order for 3x3 block */ +extern const int jpeg_natural_order2[]; /* zz to natural order for 2x2 block */ + +/* Arithmetic coding probability estimation tables in jaricom.c */ +extern const INT32 jpeg_aritab[]; + +/* Suppress undefined-structure complaints if necessary. */ + +#ifdef INCOMPLETE_TYPES_BROKEN +#ifndef AM_MEMORY_MANAGER /* only jmemmgr.c defines these */ +struct jvirt_sarray_control { long dummy; }; +struct jvirt_barray_control { long dummy; }; +#endif +#endif /* INCOMPLETE_TYPES_BROKEN */ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jpeglib.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jpeglib.h new file mode 100644 index 0000000..1327cff --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jpeglib.h @@ -0,0 +1,1160 @@ +/* + * jpeglib.h + * + * Copyright (C) 1991-1998, Thomas G. Lane. + * Modified 2002-2011 by Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file defines the application interface for the JPEG library. + * Most applications using the library need only include this file, + * and perhaps jerror.h if they want to know the exact error codes. + */ + +#ifndef JPEGLIB_H +#define JPEGLIB_H + +/* + * First we include the configuration files that record how this + * installation of the JPEG library is set up. jconfig.h can be + * generated automatically for many systems. jmorecfg.h contains + * manual configuration options that most people need not worry about. + */ + +#ifndef JCONFIG_INCLUDED /* in case jinclude.h already did */ +#include "jconfig.h" /* widely used configuration options */ +#endif +#include "jmorecfg.h" /* seldom changed options */ + + +#ifdef __cplusplus +#ifndef DONT_USE_EXTERN_C +extern "C" { +#endif +#endif + +/* Version IDs for the JPEG library. + * Might be useful for tests like "#if JPEG_LIB_VERSION >= 80". + */ + +#define JPEG_LIB_VERSION 80 /* Compatibility version 8.0 */ +#define JPEG_LIB_VERSION_MAJOR 8 +#define JPEG_LIB_VERSION_MINOR 4 + + +/* Various constants determining the sizes of things. + * All of these are specified by the JPEG standard, so don't change them + * if you want to be compatible. + */ + +#define DCTSIZE 8 /* The basic DCT block is 8x8 coefficients */ +#define DCTSIZE2 64 /* DCTSIZE squared; # of elements in a block */ +#define NUM_QUANT_TBLS 4 /* Quantization tables are numbered 0..3 */ +#define NUM_HUFF_TBLS 4 /* Huffman tables are numbered 0..3 */ +#define NUM_ARITH_TBLS 16 /* Arith-coding tables are numbered 0..15 */ +#define MAX_COMPS_IN_SCAN 4 /* JPEG limit on # of components in one scan */ +#define MAX_SAMP_FACTOR 4 /* JPEG limit on sampling factors */ +/* Unfortunately, some bozo at Adobe saw no reason to be bound by the standard; + * the PostScript DCT filter can emit files with many more than 10 blocks/MCU. + * If you happen to run across such a file, you can up D_MAX_BLOCKS_IN_MCU + * to handle it. We even let you do this from the jconfig.h file. However, + * we strongly discourage changing C_MAX_BLOCKS_IN_MCU; just because Adobe + * sometimes emits noncompliant files doesn't mean you should too. + */ +#define C_MAX_BLOCKS_IN_MCU 10 /* compressor's limit on blocks per MCU */ +#ifndef D_MAX_BLOCKS_IN_MCU +#define D_MAX_BLOCKS_IN_MCU 10 /* decompressor's limit on blocks per MCU */ +#endif + + +/* Data structures for images (arrays of samples and of DCT coefficients). + * On 80x86 machines, the image arrays are too big for near pointers, + * but the pointer arrays can fit in near memory. + */ + +typedef JSAMPLE FAR *JSAMPROW; /* ptr to one image row of pixel samples. */ +typedef JSAMPROW *JSAMPARRAY; /* ptr to some rows (a 2-D sample array) */ +typedef JSAMPARRAY *JSAMPIMAGE; /* a 3-D sample array: top index is color */ + +typedef JCOEF JBLOCK[DCTSIZE2]; /* one block of coefficients */ +typedef JBLOCK FAR *JBLOCKROW; /* pointer to one row of coefficient blocks */ +typedef JBLOCKROW *JBLOCKARRAY; /* a 2-D array of coefficient blocks */ +typedef JBLOCKARRAY *JBLOCKIMAGE; /* a 3-D array of coefficient blocks */ + +typedef JCOEF FAR *JCOEFPTR; /* useful in a couple of places */ + + +/* Types for JPEG compression parameters and working tables. */ + + +/* DCT coefficient quantization tables. */ + +typedef struct { + /* This array gives the coefficient quantizers in natural array order + * (not the zigzag order in which they are stored in a JPEG DQT marker). + * CAUTION: IJG versions prior to v6a kept this array in zigzag order. + */ + UINT16 quantval[DCTSIZE2]; /* quantization step for each coefficient */ + /* This field is used only during compression. It's initialized FALSE when + * the table is created, and set TRUE when it's been output to the file. + * You could suppress output of a table by setting this to TRUE. + * (See jpeg_suppress_tables for an example.) + */ + boolean sent_table; /* TRUE when table has been output */ +} JQUANT_TBL; + + +/* Huffman coding tables. */ + +typedef struct { + /* These two fields directly represent the contents of a JPEG DHT marker */ + UINT8 bits[17]; /* bits[k] = # of symbols with codes of */ + /* length k bits; bits[0] is unused */ + UINT8 huffval[256]; /* The symbols, in order of incr code length */ + /* This field is used only during compression. It's initialized FALSE when + * the table is created, and set TRUE when it's been output to the file. + * You could suppress output of a table by setting this to TRUE. + * (See jpeg_suppress_tables for an example.) + */ + boolean sent_table; /* TRUE when table has been output */ +} JHUFF_TBL; + + +/* Basic info about one component (color channel). */ + +typedef struct { + /* These values are fixed over the whole image. */ + /* For compression, they must be supplied by parameter setup; */ + /* for decompression, they are read from the SOF marker. */ + int component_id; /* identifier for this component (0..255) */ + int component_index; /* its index in SOF or cinfo->comp_info[] */ + int h_samp_factor; /* horizontal sampling factor (1..4) */ + int v_samp_factor; /* vertical sampling factor (1..4) */ + int quant_tbl_no; /* quantization table selector (0..3) */ + /* These values may vary between scans. */ + /* For compression, they must be supplied by parameter setup; */ + /* for decompression, they are read from the SOS marker. */ + /* The decompressor output side may not use these variables. */ + int dc_tbl_no; /* DC entropy table selector (0..3) */ + int ac_tbl_no; /* AC entropy table selector (0..3) */ + + /* Remaining fields should be treated as private by applications. */ + + /* These values are computed during compression or decompression startup: */ + /* Component's size in DCT blocks. + * Any dummy blocks added to complete an MCU are not counted; therefore + * these values do not depend on whether a scan is interleaved or not. + */ + JDIMENSION width_in_blocks; + JDIMENSION height_in_blocks; + /* Size of a DCT block in samples, + * reflecting any scaling we choose to apply during the DCT step. + * Values from 1 to 16 are supported. + * Note that different components may receive different DCT scalings. + */ + int DCT_h_scaled_size; + int DCT_v_scaled_size; + /* The downsampled dimensions are the component's actual, unpadded number + * of samples at the main buffer (preprocessing/compression interface); + * DCT scaling is included, so + * downsampled_width = ceil(image_width * Hi/Hmax * DCT_h_scaled_size/DCTSIZE) + * and similarly for height. + */ + JDIMENSION downsampled_width; /* actual width in samples */ + JDIMENSION downsampled_height; /* actual height in samples */ + /* This flag is used only for decompression. In cases where some of the + * components will be ignored (eg grayscale output from YCbCr image), + * we can skip most computations for the unused components. + */ + boolean component_needed; /* do we need the value of this component? */ + + /* These values are computed before starting a scan of the component. */ + /* The decompressor output side may not use these variables. */ + int MCU_width; /* number of blocks per MCU, horizontally */ + int MCU_height; /* number of blocks per MCU, vertically */ + int MCU_blocks; /* MCU_width * MCU_height */ + int MCU_sample_width; /* MCU width in samples: MCU_width * DCT_h_scaled_size */ + int last_col_width; /* # of non-dummy blocks across in last MCU */ + int last_row_height; /* # of non-dummy blocks down in last MCU */ + + /* Saved quantization table for component; NULL if none yet saved. + * See jdinput.c comments about the need for this information. + * This field is currently used only for decompression. + */ + JQUANT_TBL * quant_table; + + /* Private per-component storage for DCT or IDCT subsystem. */ + void * dct_table; +} jpeg_component_info; + + +/* The script for encoding a multiple-scan file is an array of these: */ + +typedef struct { + int comps_in_scan; /* number of components encoded in this scan */ + int component_index[MAX_COMPS_IN_SCAN]; /* their SOF/comp_info[] indexes */ + int Ss, Se; /* progressive JPEG spectral selection parms */ + int Ah, Al; /* progressive JPEG successive approx. parms */ +} jpeg_scan_info; + +/* The decompressor can save APPn and COM markers in a list of these: */ + +typedef struct jpeg_marker_struct FAR * jpeg_saved_marker_ptr; + +struct jpeg_marker_struct { + jpeg_saved_marker_ptr next; /* next in list, or NULL */ + UINT8 marker; /* marker code: JPEG_COM, or JPEG_APP0+n */ + unsigned int original_length; /* # bytes of data in the file */ + unsigned int data_length; /* # bytes of data saved at data[] */ + JOCTET FAR * data; /* the data contained in the marker */ + /* the marker length word is not counted in data_length or original_length */ +}; + +/* Known color spaces. */ + +typedef enum { + JCS_UNKNOWN, /* error/unspecified */ + JCS_GRAYSCALE, /* monochrome */ + JCS_RGB, /* red/green/blue */ + JCS_YCbCr, /* Y/Cb/Cr (also known as YUV) */ + JCS_CMYK, /* C/M/Y/K */ + JCS_YCCK /* Y/Cb/Cr/K */ +} J_COLOR_SPACE; + +/* DCT/IDCT algorithm options. */ + +typedef enum { + JDCT_ISLOW, /* slow but accurate integer algorithm */ + JDCT_IFAST, /* faster, less accurate integer method */ + JDCT_FLOAT /* floating-point: accurate, fast on fast HW */ +} J_DCT_METHOD; + +#ifndef JDCT_DEFAULT /* may be overridden in jconfig.h */ +#define JDCT_DEFAULT JDCT_ISLOW +#endif +#ifndef JDCT_FASTEST /* may be overridden in jconfig.h */ +#define JDCT_FASTEST JDCT_IFAST +#endif + +/* Dithering options for decompression. */ + +typedef enum { + JDITHER_NONE, /* no dithering */ + JDITHER_ORDERED, /* simple ordered dither */ + JDITHER_FS /* Floyd-Steinberg error diffusion dither */ +} J_DITHER_MODE; + + +/* Common fields between JPEG compression and decompression master structs. */ + +#define jpeg_common_fields \ + struct jpeg_error_mgr * err; /* Error handler module */\ + struct jpeg_memory_mgr * mem; /* Memory manager module */\ + struct jpeg_progress_mgr * progress; /* Progress monitor, or NULL if none */\ + void * client_data; /* Available for use by application */\ + boolean is_decompressor; /* So common code can tell which is which */\ + int global_state /* For checking call sequence validity */ + +/* Routines that are to be used by both halves of the library are declared + * to receive a pointer to this structure. There are no actual instances of + * jpeg_common_struct, only of jpeg_compress_struct and jpeg_decompress_struct. + */ +struct jpeg_common_struct { + jpeg_common_fields; /* Fields common to both master struct types */ + /* Additional fields follow in an actual jpeg_compress_struct or + * jpeg_decompress_struct. All three structs must agree on these + * initial fields! (This would be a lot cleaner in C++.) + */ +}; + +typedef struct jpeg_common_struct * j_common_ptr; +typedef struct jpeg_compress_struct * j_compress_ptr; +typedef struct jpeg_decompress_struct * j_decompress_ptr; + + +/* Master record for a compression instance */ + +struct jpeg_compress_struct { + jpeg_common_fields; /* Fields shared with jpeg_decompress_struct */ + + /* Destination for compressed data */ + struct jpeg_destination_mgr * dest; + + /* Description of source image --- these fields must be filled in by + * outer application before starting compression. in_color_space must + * be correct before you can even call jpeg_set_defaults(). + */ + + JDIMENSION image_width; /* input image width */ + JDIMENSION image_height; /* input image height */ + int input_components; /* # of color components in input image */ + J_COLOR_SPACE in_color_space; /* colorspace of input image */ + + double input_gamma; /* image gamma of input image */ + + /* Compression parameters --- these fields must be set before calling + * jpeg_start_compress(). We recommend calling jpeg_set_defaults() to + * initialize everything to reasonable defaults, then changing anything + * the application specifically wants to change. That way you won't get + * burnt when new parameters are added. Also note that there are several + * helper routines to simplify changing parameters. + */ + + unsigned int scale_num, scale_denom; /* fraction by which to scale image */ + + JDIMENSION jpeg_width; /* scaled JPEG image width */ + JDIMENSION jpeg_height; /* scaled JPEG image height */ + /* Dimensions of actual JPEG image that will be written to file, + * derived from input dimensions by scaling factors above. + * These fields are computed by jpeg_start_compress(). + * You can also use jpeg_calc_jpeg_dimensions() to determine these values + * in advance of calling jpeg_start_compress(). + */ + + int data_precision; /* bits of precision in image data */ + + int num_components; /* # of color components in JPEG image */ + J_COLOR_SPACE jpeg_color_space; /* colorspace of JPEG image */ + + jpeg_component_info * comp_info; + /* comp_info[i] describes component that appears i'th in SOF */ + + JQUANT_TBL * quant_tbl_ptrs[NUM_QUANT_TBLS]; + int q_scale_factor[NUM_QUANT_TBLS]; + /* ptrs to coefficient quantization tables, or NULL if not defined, + * and corresponding scale factors (percentage, initialized 100). + */ + + JHUFF_TBL * dc_huff_tbl_ptrs[NUM_HUFF_TBLS]; + JHUFF_TBL * ac_huff_tbl_ptrs[NUM_HUFF_TBLS]; + /* ptrs to Huffman coding tables, or NULL if not defined */ + + UINT8 arith_dc_L[NUM_ARITH_TBLS]; /* L values for DC arith-coding tables */ + UINT8 arith_dc_U[NUM_ARITH_TBLS]; /* U values for DC arith-coding tables */ + UINT8 arith_ac_K[NUM_ARITH_TBLS]; /* Kx values for AC arith-coding tables */ + + int num_scans; /* # of entries in scan_info array */ + const jpeg_scan_info * scan_info; /* script for multi-scan file, or NULL */ + /* The default value of scan_info is NULL, which causes a single-scan + * sequential JPEG file to be emitted. To create a multi-scan file, + * set num_scans and scan_info to point to an array of scan definitions. + */ + + boolean raw_data_in; /* TRUE=caller supplies downsampled data */ + boolean arith_code; /* TRUE=arithmetic coding, FALSE=Huffman */ + boolean optimize_coding; /* TRUE=optimize entropy encoding parms */ + boolean CCIR601_sampling; /* TRUE=first samples are cosited */ + boolean do_fancy_downsampling; /* TRUE=apply fancy downsampling */ + int smoothing_factor; /* 1..100, or 0 for no input smoothing */ + J_DCT_METHOD dct_method; /* DCT algorithm selector */ + + /* The restart interval can be specified in absolute MCUs by setting + * restart_interval, or in MCU rows by setting restart_in_rows + * (in which case the correct restart_interval will be figured + * for each scan). + */ + unsigned int restart_interval; /* MCUs per restart, or 0 for no restart */ + int restart_in_rows; /* if > 0, MCU rows per restart interval */ + + /* Parameters controlling emission of special markers. */ + + boolean write_JFIF_header; /* should a JFIF marker be written? */ + UINT8 JFIF_major_version; /* What to write for the JFIF version number */ + UINT8 JFIF_minor_version; + /* These three values are not used by the JPEG code, merely copied */ + /* into the JFIF APP0 marker. density_unit can be 0 for unknown, */ + /* 1 for dots/inch, or 2 for dots/cm. Note that the pixel aspect */ + /* ratio is defined by X_density/Y_density even when density_unit=0. */ + UINT8 density_unit; /* JFIF code for pixel size units */ + UINT16 X_density; /* Horizontal pixel density */ + UINT16 Y_density; /* Vertical pixel density */ + boolean write_Adobe_marker; /* should an Adobe marker be written? */ + + /* State variable: index of next scanline to be written to + * jpeg_write_scanlines(). Application may use this to control its + * processing loop, e.g., "while (next_scanline < image_height)". + */ + + JDIMENSION next_scanline; /* 0 .. image_height-1 */ + + /* Remaining fields are known throughout compressor, but generally + * should not be touched by a surrounding application. + */ + + /* + * These fields are computed during compression startup + */ + boolean progressive_mode; /* TRUE if scan script uses progressive mode */ + int max_h_samp_factor; /* largest h_samp_factor */ + int max_v_samp_factor; /* largest v_samp_factor */ + + int min_DCT_h_scaled_size; /* smallest DCT_h_scaled_size of any component */ + int min_DCT_v_scaled_size; /* smallest DCT_v_scaled_size of any component */ + + JDIMENSION total_iMCU_rows; /* # of iMCU rows to be input to coef ctlr */ + /* The coefficient controller receives data in units of MCU rows as defined + * for fully interleaved scans (whether the JPEG file is interleaved or not). + * There are v_samp_factor * DCTSIZE sample rows of each component in an + * "iMCU" (interleaved MCU) row. + */ + + /* + * These fields are valid during any one scan. + * They describe the components and MCUs actually appearing in the scan. + */ + int comps_in_scan; /* # of JPEG components in this scan */ + jpeg_component_info * cur_comp_info[MAX_COMPS_IN_SCAN]; + /* *cur_comp_info[i] describes component that appears i'th in SOS */ + + JDIMENSION MCUs_per_row; /* # of MCUs across the image */ + JDIMENSION MCU_rows_in_scan; /* # of MCU rows in the image */ + + int blocks_in_MCU; /* # of DCT blocks per MCU */ + int MCU_membership[C_MAX_BLOCKS_IN_MCU]; + /* MCU_membership[i] is index in cur_comp_info of component owning */ + /* i'th block in an MCU */ + + int Ss, Se, Ah, Al; /* progressive JPEG parameters for scan */ + + int block_size; /* the basic DCT block size: 1..16 */ + const int * natural_order; /* natural-order position array */ + int lim_Se; /* min( Se, DCTSIZE2-1 ) */ + + /* + * Links to compression subobjects (methods and private variables of modules) + */ + struct jpeg_comp_master * master; + struct jpeg_c_main_controller * main; + struct jpeg_c_prep_controller * prep; + struct jpeg_c_coef_controller * coef; + struct jpeg_marker_writer * marker; + struct jpeg_color_converter * cconvert; + struct jpeg_downsampler * downsample; + struct jpeg_forward_dct * fdct; + struct jpeg_entropy_encoder * entropy; + jpeg_scan_info * script_space; /* workspace for jpeg_simple_progression */ + int script_space_size; +}; + + +/* Master record for a decompression instance */ + +struct jpeg_decompress_struct { + jpeg_common_fields; /* Fields shared with jpeg_compress_struct */ + + /* Source of compressed data */ + struct jpeg_source_mgr * src; + + /* Basic description of image --- filled in by jpeg_read_header(). */ + /* Application may inspect these values to decide how to process image. */ + + JDIMENSION image_width; /* nominal image width (from SOF marker) */ + JDIMENSION image_height; /* nominal image height */ + int num_components; /* # of color components in JPEG image */ + J_COLOR_SPACE jpeg_color_space; /* colorspace of JPEG image */ + + /* Decompression processing parameters --- these fields must be set before + * calling jpeg_start_decompress(). Note that jpeg_read_header() initializes + * them to default values. + */ + + J_COLOR_SPACE out_color_space; /* colorspace for output */ + + unsigned int scale_num, scale_denom; /* fraction by which to scale image */ + + double output_gamma; /* image gamma wanted in output */ + + boolean buffered_image; /* TRUE=multiple output passes */ + boolean raw_data_out; /* TRUE=downsampled data wanted */ + + J_DCT_METHOD dct_method; /* IDCT algorithm selector */ + boolean do_fancy_upsampling; /* TRUE=apply fancy upsampling */ + boolean do_block_smoothing; /* TRUE=apply interblock smoothing */ + + boolean quantize_colors; /* TRUE=colormapped output wanted */ + /* the following are ignored if not quantize_colors: */ + J_DITHER_MODE dither_mode; /* type of color dithering to use */ + boolean two_pass_quantize; /* TRUE=use two-pass color quantization */ + int desired_number_of_colors; /* max # colors to use in created colormap */ + /* these are significant only in buffered-image mode: */ + boolean enable_1pass_quant; /* enable future use of 1-pass quantizer */ + boolean enable_external_quant;/* enable future use of external colormap */ + boolean enable_2pass_quant; /* enable future use of 2-pass quantizer */ + + /* Description of actual output image that will be returned to application. + * These fields are computed by jpeg_start_decompress(). + * You can also use jpeg_calc_output_dimensions() to determine these values + * in advance of calling jpeg_start_decompress(). + */ + + JDIMENSION output_width; /* scaled image width */ + JDIMENSION output_height; /* scaled image height */ + int out_color_components; /* # of color components in out_color_space */ + int output_components; /* # of color components returned */ + /* output_components is 1 (a colormap index) when quantizing colors; + * otherwise it equals out_color_components. + */ + int rec_outbuf_height; /* min recommended height of scanline buffer */ + /* If the buffer passed to jpeg_read_scanlines() is less than this many rows + * high, space and time will be wasted due to unnecessary data copying. + * Usually rec_outbuf_height will be 1 or 2, at most 4. + */ + + /* When quantizing colors, the output colormap is described by these fields. + * The application can supply a colormap by setting colormap non-NULL before + * calling jpeg_start_decompress; otherwise a colormap is created during + * jpeg_start_decompress or jpeg_start_output. + * The map has out_color_components rows and actual_number_of_colors columns. + */ + int actual_number_of_colors; /* number of entries in use */ + JSAMPARRAY colormap; /* The color map as a 2-D pixel array */ + + /* State variables: these variables indicate the progress of decompression. + * The application may examine these but must not modify them. + */ + + /* Row index of next scanline to be read from jpeg_read_scanlines(). + * Application may use this to control its processing loop, e.g., + * "while (output_scanline < output_height)". + */ + JDIMENSION output_scanline; /* 0 .. output_height-1 */ + + /* Current input scan number and number of iMCU rows completed in scan. + * These indicate the progress of the decompressor input side. + */ + int input_scan_number; /* Number of SOS markers seen so far */ + JDIMENSION input_iMCU_row; /* Number of iMCU rows completed */ + + /* The "output scan number" is the notional scan being displayed by the + * output side. The decompressor will not allow output scan/row number + * to get ahead of input scan/row, but it can fall arbitrarily far behind. + */ + int output_scan_number; /* Nominal scan number being displayed */ + JDIMENSION output_iMCU_row; /* Number of iMCU rows read */ + + /* Current progression status. coef_bits[c][i] indicates the precision + * with which component c's DCT coefficient i (in zigzag order) is known. + * It is -1 when no data has yet been received, otherwise it is the point + * transform (shift) value for the most recent scan of the coefficient + * (thus, 0 at completion of the progression). + * This pointer is NULL when reading a non-progressive file. + */ + int (*coef_bits)[DCTSIZE2]; /* -1 or current Al value for each coef */ + + /* Internal JPEG parameters --- the application usually need not look at + * these fields. Note that the decompressor output side may not use + * any parameters that can change between scans. + */ + + /* Quantization and Huffman tables are carried forward across input + * datastreams when processing abbreviated JPEG datastreams. + */ + + JQUANT_TBL * quant_tbl_ptrs[NUM_QUANT_TBLS]; + /* ptrs to coefficient quantization tables, or NULL if not defined */ + + JHUFF_TBL * dc_huff_tbl_ptrs[NUM_HUFF_TBLS]; + JHUFF_TBL * ac_huff_tbl_ptrs[NUM_HUFF_TBLS]; + /* ptrs to Huffman coding tables, or NULL if not defined */ + + /* These parameters are never carried across datastreams, since they + * are given in SOF/SOS markers or defined to be reset by SOI. + */ + + int data_precision; /* bits of precision in image data */ + + jpeg_component_info * comp_info; + /* comp_info[i] describes component that appears i'th in SOF */ + + boolean is_baseline; /* TRUE if Baseline SOF0 encountered */ + boolean progressive_mode; /* TRUE if SOFn specifies progressive mode */ + boolean arith_code; /* TRUE=arithmetic coding, FALSE=Huffman */ + + UINT8 arith_dc_L[NUM_ARITH_TBLS]; /* L values for DC arith-coding tables */ + UINT8 arith_dc_U[NUM_ARITH_TBLS]; /* U values for DC arith-coding tables */ + UINT8 arith_ac_K[NUM_ARITH_TBLS]; /* Kx values for AC arith-coding tables */ + + unsigned int restart_interval; /* MCUs per restart interval, or 0 for no restart */ + + /* These fields record data obtained from optional markers recognized by + * the JPEG library. + */ + boolean saw_JFIF_marker; /* TRUE iff a JFIF APP0 marker was found */ + /* Data copied from JFIF marker; only valid if saw_JFIF_marker is TRUE: */ + UINT8 JFIF_major_version; /* JFIF version number */ + UINT8 JFIF_minor_version; + UINT8 density_unit; /* JFIF code for pixel size units */ + UINT16 X_density; /* Horizontal pixel density */ + UINT16 Y_density; /* Vertical pixel density */ + boolean saw_Adobe_marker; /* TRUE iff an Adobe APP14 marker was found */ + UINT8 Adobe_transform; /* Color transform code from Adobe marker */ + + boolean CCIR601_sampling; /* TRUE=first samples are cosited */ + + /* Aside from the specific data retained from APPn markers known to the + * library, the uninterpreted contents of any or all APPn and COM markers + * can be saved in a list for examination by the application. + */ + jpeg_saved_marker_ptr marker_list; /* Head of list of saved markers */ + + /* Remaining fields are known throughout decompressor, but generally + * should not be touched by a surrounding application. + */ + + /* + * These fields are computed during decompression startup + */ + int max_h_samp_factor; /* largest h_samp_factor */ + int max_v_samp_factor; /* largest v_samp_factor */ + + int min_DCT_h_scaled_size; /* smallest DCT_h_scaled_size of any component */ + int min_DCT_v_scaled_size; /* smallest DCT_v_scaled_size of any component */ + + JDIMENSION total_iMCU_rows; /* # of iMCU rows in image */ + /* The coefficient controller's input and output progress is measured in + * units of "iMCU" (interleaved MCU) rows. These are the same as MCU rows + * in fully interleaved JPEG scans, but are used whether the scan is + * interleaved or not. We define an iMCU row as v_samp_factor DCT block + * rows of each component. Therefore, the IDCT output contains + * v_samp_factor*DCT_v_scaled_size sample rows of a component per iMCU row. + */ + + JSAMPLE * sample_range_limit; /* table for fast range-limiting */ + + /* + * These fields are valid during any one scan. + * They describe the components and MCUs actually appearing in the scan. + * Note that the decompressor output side must not use these fields. + */ + int comps_in_scan; /* # of JPEG components in this scan */ + jpeg_component_info * cur_comp_info[MAX_COMPS_IN_SCAN]; + /* *cur_comp_info[i] describes component that appears i'th in SOS */ + + JDIMENSION MCUs_per_row; /* # of MCUs across the image */ + JDIMENSION MCU_rows_in_scan; /* # of MCU rows in the image */ + + int blocks_in_MCU; /* # of DCT blocks per MCU */ + int MCU_membership[D_MAX_BLOCKS_IN_MCU]; + /* MCU_membership[i] is index in cur_comp_info of component owning */ + /* i'th block in an MCU */ + + int Ss, Se, Ah, Al; /* progressive JPEG parameters for scan */ + + /* These fields are derived from Se of first SOS marker. + */ + int block_size; /* the basic DCT block size: 1..16 */ + const int * natural_order; /* natural-order position array for entropy decode */ + int lim_Se; /* min( Se, DCTSIZE2-1 ) for entropy decode */ + + /* This field is shared between entropy decoder and marker parser. + * It is either zero or the code of a JPEG marker that has been + * read from the data source, but has not yet been processed. + */ + int unread_marker; + + /* + * Links to decompression subobjects (methods, private variables of modules) + */ + struct jpeg_decomp_master * master; + struct jpeg_d_main_controller * main; + struct jpeg_d_coef_controller * coef; + struct jpeg_d_post_controller * post; + struct jpeg_input_controller * inputctl; + struct jpeg_marker_reader * marker; + struct jpeg_entropy_decoder * entropy; + struct jpeg_inverse_dct * idct; + struct jpeg_upsampler * upsample; + struct jpeg_color_deconverter * cconvert; + struct jpeg_color_quantizer * cquantize; +}; + + +/* "Object" declarations for JPEG modules that may be supplied or called + * directly by the surrounding application. + * As with all objects in the JPEG library, these structs only define the + * publicly visible methods and state variables of a module. Additional + * private fields may exist after the public ones. + */ + + +/* Error handler object */ + +struct jpeg_error_mgr { + /* Error exit handler: does not return to caller */ + JMETHOD(void, error_exit, (j_common_ptr cinfo)); + /* Conditionally emit a trace or warning message */ + JMETHOD(void, emit_message, (j_common_ptr cinfo, int msg_level)); + /* Routine that actually outputs a trace or error message */ + JMETHOD(void, output_message, (j_common_ptr cinfo)); + /* Format a message string for the most recent JPEG error or message */ + JMETHOD(void, format_message, (j_common_ptr cinfo, char * buffer)); +#define JMSG_LENGTH_MAX 200 /* recommended size of format_message buffer */ + /* Reset error state variables at start of a new image */ + JMETHOD(void, reset_error_mgr, (j_common_ptr cinfo)); + + /* The message ID code and any parameters are saved here. + * A message can have one string parameter or up to 8 int parameters. + */ + int msg_code; +#define JMSG_STR_PARM_MAX 80 + union { + int i[8]; + char s[JMSG_STR_PARM_MAX]; + } msg_parm; + + /* Standard state variables for error facility */ + + int trace_level; /* max msg_level that will be displayed */ + + /* For recoverable corrupt-data errors, we emit a warning message, + * but keep going unless emit_message chooses to abort. emit_message + * should count warnings in num_warnings. The surrounding application + * can check for bad data by seeing if num_warnings is nonzero at the + * end of processing. + */ + long num_warnings; /* number of corrupt-data warnings */ + + /* These fields point to the table(s) of error message strings. + * An application can change the table pointer to switch to a different + * message list (typically, to change the language in which errors are + * reported). Some applications may wish to add additional error codes + * that will be handled by the JPEG library error mechanism; the second + * table pointer is used for this purpose. + * + * First table includes all errors generated by JPEG library itself. + * Error code 0 is reserved for a "no such error string" message. + */ + const char * const * jpeg_message_table; /* Library errors */ + int last_jpeg_message; /* Table contains strings 0..last_jpeg_message */ + /* Second table can be added by application (see cjpeg/djpeg for example). + * It contains strings numbered first_addon_message..last_addon_message. + */ + const char * const * addon_message_table; /* Non-library errors */ + int first_addon_message; /* code for first string in addon table */ + int last_addon_message; /* code for last string in addon table */ +}; + + +/* Progress monitor object */ + +struct jpeg_progress_mgr { + JMETHOD(void, progress_monitor, (j_common_ptr cinfo)); + + long pass_counter; /* work units completed in this pass */ + long pass_limit; /* total number of work units in this pass */ + int completed_passes; /* passes completed so far */ + int total_passes; /* total number of passes expected */ +}; + + +/* Data destination object for compression */ + +struct jpeg_destination_mgr { + JOCTET * next_output_byte; /* => next byte to write in buffer */ + size_t free_in_buffer; /* # of byte spaces remaining in buffer */ + + JMETHOD(void, init_destination, (j_compress_ptr cinfo)); + JMETHOD(boolean, empty_output_buffer, (j_compress_ptr cinfo)); + JMETHOD(void, term_destination, (j_compress_ptr cinfo)); +}; + + +/* Data source object for decompression */ + +struct jpeg_source_mgr { + const JOCTET * next_input_byte; /* => next byte to read from buffer */ + size_t bytes_in_buffer; /* # of bytes remaining in buffer */ + + JMETHOD(void, init_source, (j_decompress_ptr cinfo)); + JMETHOD(boolean, fill_input_buffer, (j_decompress_ptr cinfo)); + JMETHOD(void, skip_input_data, (j_decompress_ptr cinfo, long num_bytes)); + JMETHOD(boolean, resync_to_restart, (j_decompress_ptr cinfo, int desired)); + JMETHOD(void, term_source, (j_decompress_ptr cinfo)); +}; + + +/* Memory manager object. + * Allocates "small" objects (a few K total), "large" objects (tens of K), + * and "really big" objects (virtual arrays with backing store if needed). + * The memory manager does not allow individual objects to be freed; rather, + * each created object is assigned to a pool, and whole pools can be freed + * at once. This is faster and more convenient than remembering exactly what + * to free, especially where malloc()/free() are not too speedy. + * NB: alloc routines never return NULL. They exit to error_exit if not + * successful. + */ + +#define JPOOL_PERMANENT 0 /* lasts until master record is destroyed */ +#define JPOOL_IMAGE 1 /* lasts until done with image/datastream */ +#define JPOOL_NUMPOOLS 2 + +typedef struct jvirt_sarray_control * jvirt_sarray_ptr; +typedef struct jvirt_barray_control * jvirt_barray_ptr; + + +struct jpeg_memory_mgr { + /* Method pointers */ + JMETHOD(void *, alloc_small, (j_common_ptr cinfo, int pool_id, + size_t sizeofobject)); + JMETHOD(void FAR *, alloc_large, (j_common_ptr cinfo, int pool_id, + size_t sizeofobject)); + JMETHOD(JSAMPARRAY, alloc_sarray, (j_common_ptr cinfo, int pool_id, + JDIMENSION samplesperrow, + JDIMENSION numrows)); + JMETHOD(JBLOCKARRAY, alloc_barray, (j_common_ptr cinfo, int pool_id, + JDIMENSION blocksperrow, + JDIMENSION numrows)); + JMETHOD(jvirt_sarray_ptr, request_virt_sarray, (j_common_ptr cinfo, + int pool_id, + boolean pre_zero, + JDIMENSION samplesperrow, + JDIMENSION numrows, + JDIMENSION maxaccess)); + JMETHOD(jvirt_barray_ptr, request_virt_barray, (j_common_ptr cinfo, + int pool_id, + boolean pre_zero, + JDIMENSION blocksperrow, + JDIMENSION numrows, + JDIMENSION maxaccess)); + JMETHOD(void, realize_virt_arrays, (j_common_ptr cinfo)); + JMETHOD(JSAMPARRAY, access_virt_sarray, (j_common_ptr cinfo, + jvirt_sarray_ptr ptr, + JDIMENSION start_row, + JDIMENSION num_rows, + boolean writable)); + JMETHOD(JBLOCKARRAY, access_virt_barray, (j_common_ptr cinfo, + jvirt_barray_ptr ptr, + JDIMENSION start_row, + JDIMENSION num_rows, + boolean writable)); + JMETHOD(void, free_pool, (j_common_ptr cinfo, int pool_id)); + JMETHOD(void, self_destruct, (j_common_ptr cinfo)); + + /* Limit on memory allocation for this JPEG object. (Note that this is + * merely advisory, not a guaranteed maximum; it only affects the space + * used for virtual-array buffers.) May be changed by outer application + * after creating the JPEG object. + */ + long max_memory_to_use; + + /* Maximum allocation request accepted by alloc_large. */ + long max_alloc_chunk; +}; + + +/* Routine signature for application-supplied marker processing methods. + * Need not pass marker code since it is stored in cinfo->unread_marker. + */ +typedef JMETHOD(boolean, jpeg_marker_parser_method, (j_decompress_ptr cinfo)); + + +/* Declarations for routines called by application. + * The JPP macro hides prototype parameters from compilers that can't cope. + * Note JPP requires double parentheses. + */ + +#ifdef HAVE_PROTOTYPES +#define JPP(arglist) arglist +#else +#define JPP(arglist) () +#endif + + +/* Short forms of external names for systems with brain-damaged linkers. + * We shorten external names to be unique in the first six letters, which + * is good enough for all known systems. + * (If your compiler itself needs names to be unique in less than 15 + * characters, you are out of luck. Get a better compiler.) + */ + +#ifdef NEED_SHORT_EXTERNAL_NAMES +#define jpeg_std_error jStdError +#define jpeg_CreateCompress jCreaCompress +#define jpeg_CreateDecompress jCreaDecompress +#define jpeg_destroy_compress jDestCompress +#define jpeg_destroy_decompress jDestDecompress +#define jpeg_stdio_dest jStdDest +#define jpeg_stdio_src jStdSrc +#define jpeg_mem_dest jMemDest +#define jpeg_mem_src jMemSrc +#define jpeg_set_defaults jSetDefaults +#define jpeg_set_colorspace jSetColorspace +#define jpeg_default_colorspace jDefColorspace +#define jpeg_set_quality jSetQuality +#define jpeg_set_linear_quality jSetLQuality +#define jpeg_default_qtables jDefQTables +#define jpeg_add_quant_table jAddQuantTable +#define jpeg_quality_scaling jQualityScaling +#define jpeg_simple_progression jSimProgress +#define jpeg_suppress_tables jSuppressTables +#define jpeg_alloc_quant_table jAlcQTable +#define jpeg_alloc_huff_table jAlcHTable +#define jpeg_start_compress jStrtCompress +#define jpeg_write_scanlines jWrtScanlines +#define jpeg_finish_compress jFinCompress +#define jpeg_calc_jpeg_dimensions jCjpegDimensions +#define jpeg_write_raw_data jWrtRawData +#define jpeg_write_marker jWrtMarker +#define jpeg_write_m_header jWrtMHeader +#define jpeg_write_m_byte jWrtMByte +#define jpeg_write_tables jWrtTables +#define jpeg_read_header jReadHeader +#define jpeg_start_decompress jStrtDecompress +#define jpeg_read_scanlines jReadScanlines +#define jpeg_finish_decompress jFinDecompress +#define jpeg_read_raw_data jReadRawData +#define jpeg_has_multiple_scans jHasMultScn +#define jpeg_start_output jStrtOutput +#define jpeg_finish_output jFinOutput +#define jpeg_input_complete jInComplete +#define jpeg_new_colormap jNewCMap +#define jpeg_consume_input jConsumeInput +#define jpeg_core_output_dimensions jCoreDimensions +#define jpeg_calc_output_dimensions jCalcDimensions +#define jpeg_save_markers jSaveMarkers +#define jpeg_set_marker_processor jSetMarker +#define jpeg_read_coefficients jReadCoefs +#define jpeg_write_coefficients jWrtCoefs +#define jpeg_copy_critical_parameters jCopyCrit +#define jpeg_abort_compress jAbrtCompress +#define jpeg_abort_decompress jAbrtDecompress +#define jpeg_abort jAbort +#define jpeg_destroy jDestroy +#define jpeg_resync_to_restart jResyncRestart +#endif /* NEED_SHORT_EXTERNAL_NAMES */ + + +/* Default error-management setup */ +EXTERN(struct jpeg_error_mgr *) jpeg_std_error + JPP((struct jpeg_error_mgr * err)); + +/* Initialization of JPEG compression objects. + * jpeg_create_compress() and jpeg_create_decompress() are the exported + * names that applications should call. These expand to calls on + * jpeg_CreateCompress and jpeg_CreateDecompress with additional information + * passed for version mismatch checking. + * NB: you must set up the error-manager BEFORE calling jpeg_create_xxx. + */ +#define jpeg_create_compress(cinfo) \ + jpeg_CreateCompress((cinfo), JPEG_LIB_VERSION, \ + (size_t) sizeof(struct jpeg_compress_struct)) +#define jpeg_create_decompress(cinfo) \ + jpeg_CreateDecompress((cinfo), JPEG_LIB_VERSION, \ + (size_t) sizeof(struct jpeg_decompress_struct)) +EXTERN(void) jpeg_CreateCompress JPP((j_compress_ptr cinfo, + int version, size_t structsize)); +EXTERN(void) jpeg_CreateDecompress JPP((j_decompress_ptr cinfo, + int version, size_t structsize)); +/* Destruction of JPEG compression objects */ +EXTERN(void) jpeg_destroy_compress JPP((j_compress_ptr cinfo)); +EXTERN(void) jpeg_destroy_decompress JPP((j_decompress_ptr cinfo)); + +/* Standard data source and destination managers: stdio streams. */ +/* Caller is responsible for opening the file before and closing after. */ +EXTERN(void) jpeg_stdio_dest JPP((j_compress_ptr cinfo, FILE * outfile)); +EXTERN(void) jpeg_stdio_src JPP((j_decompress_ptr cinfo, FILE * infile)); + +/* Data source and destination managers: memory buffers. */ +EXTERN(void) jpeg_mem_dest JPP((j_compress_ptr cinfo, + unsigned char ** outbuffer, + unsigned long * outsize)); +EXTERN(void) jpeg_mem_src JPP((j_decompress_ptr cinfo, + unsigned char * inbuffer, + unsigned long insize)); + +/* Default parameter setup for compression */ +EXTERN(void) jpeg_set_defaults JPP((j_compress_ptr cinfo)); +/* Compression parameter setup aids */ +EXTERN(void) jpeg_set_colorspace JPP((j_compress_ptr cinfo, + J_COLOR_SPACE colorspace)); +EXTERN(void) jpeg_default_colorspace JPP((j_compress_ptr cinfo)); +EXTERN(void) jpeg_set_quality JPP((j_compress_ptr cinfo, int quality, + boolean force_baseline)); +EXTERN(void) jpeg_set_linear_quality JPP((j_compress_ptr cinfo, + int scale_factor, + boolean force_baseline)); +EXTERN(void) jpeg_default_qtables JPP((j_compress_ptr cinfo, + boolean force_baseline)); +EXTERN(void) jpeg_add_quant_table JPP((j_compress_ptr cinfo, int which_tbl, + const unsigned int *basic_table, + int scale_factor, + boolean force_baseline)); +EXTERN(int) jpeg_quality_scaling JPP((int quality)); +EXTERN(void) jpeg_simple_progression JPP((j_compress_ptr cinfo)); +EXTERN(void) jpeg_suppress_tables JPP((j_compress_ptr cinfo, + boolean suppress)); +EXTERN(JQUANT_TBL *) jpeg_alloc_quant_table JPP((j_common_ptr cinfo)); +EXTERN(JHUFF_TBL *) jpeg_alloc_huff_table JPP((j_common_ptr cinfo)); + +/* Main entry points for compression */ +EXTERN(void) jpeg_start_compress JPP((j_compress_ptr cinfo, + boolean write_all_tables)); +EXTERN(JDIMENSION) jpeg_write_scanlines JPP((j_compress_ptr cinfo, + JSAMPARRAY scanlines, + JDIMENSION num_lines)); +EXTERN(void) jpeg_finish_compress JPP((j_compress_ptr cinfo)); + +/* Precalculate JPEG dimensions for current compression parameters. */ +EXTERN(void) jpeg_calc_jpeg_dimensions JPP((j_compress_ptr cinfo)); + +/* Replaces jpeg_write_scanlines when writing raw downsampled data. */ +EXTERN(JDIMENSION) jpeg_write_raw_data JPP((j_compress_ptr cinfo, + JSAMPIMAGE data, + JDIMENSION num_lines)); + +/* Write a special marker. See libjpeg.txt concerning safe usage. */ +EXTERN(void) jpeg_write_marker + JPP((j_compress_ptr cinfo, int marker, + const JOCTET * dataptr, unsigned int datalen)); +/* Same, but piecemeal. */ +EXTERN(void) jpeg_write_m_header + JPP((j_compress_ptr cinfo, int marker, unsigned int datalen)); +EXTERN(void) jpeg_write_m_byte + JPP((j_compress_ptr cinfo, int val)); + +/* Alternate compression function: just write an abbreviated table file */ +EXTERN(void) jpeg_write_tables JPP((j_compress_ptr cinfo)); + +/* Decompression startup: read start of JPEG datastream to see what's there */ +EXTERN(int) jpeg_read_header JPP((j_decompress_ptr cinfo, + boolean require_image)); +/* Return value is one of: */ +#define JPEG_SUSPENDED 0 /* Suspended due to lack of input data */ +#define JPEG_HEADER_OK 1 /* Found valid image datastream */ +#define JPEG_HEADER_TABLES_ONLY 2 /* Found valid table-specs-only datastream */ +/* If you pass require_image = TRUE (normal case), you need not check for + * a TABLES_ONLY return code; an abbreviated file will cause an error exit. + * JPEG_SUSPENDED is only possible if you use a data source module that can + * give a suspension return (the stdio source module doesn't). + */ + +/* Main entry points for decompression */ +EXTERN(boolean) jpeg_start_decompress JPP((j_decompress_ptr cinfo)); +EXTERN(JDIMENSION) jpeg_read_scanlines JPP((j_decompress_ptr cinfo, + JSAMPARRAY scanlines, + JDIMENSION max_lines)); +EXTERN(boolean) jpeg_finish_decompress JPP((j_decompress_ptr cinfo)); + +/* Replaces jpeg_read_scanlines when reading raw downsampled data. */ +EXTERN(JDIMENSION) jpeg_read_raw_data JPP((j_decompress_ptr cinfo, + JSAMPIMAGE data, + JDIMENSION max_lines)); + +/* Additional entry points for buffered-image mode. */ +EXTERN(boolean) jpeg_has_multiple_scans JPP((j_decompress_ptr cinfo)); +EXTERN(boolean) jpeg_start_output JPP((j_decompress_ptr cinfo, + int scan_number)); +EXTERN(boolean) jpeg_finish_output JPP((j_decompress_ptr cinfo)); +EXTERN(boolean) jpeg_input_complete JPP((j_decompress_ptr cinfo)); +EXTERN(void) jpeg_new_colormap JPP((j_decompress_ptr cinfo)); +EXTERN(int) jpeg_consume_input JPP((j_decompress_ptr cinfo)); +/* Return value is one of: */ +/* #define JPEG_SUSPENDED 0 Suspended due to lack of input data */ +#define JPEG_REACHED_SOS 1 /* Reached start of new scan */ +#define JPEG_REACHED_EOI 2 /* Reached end of image */ +#define JPEG_ROW_COMPLETED 3 /* Completed one iMCU row */ +#define JPEG_SCAN_COMPLETED 4 /* Completed last iMCU row of a scan */ + +/* Precalculate output dimensions for current decompression parameters. */ +EXTERN(void) jpeg_core_output_dimensions JPP((j_decompress_ptr cinfo)); +EXTERN(void) jpeg_calc_output_dimensions JPP((j_decompress_ptr cinfo)); + +/* Control saving of COM and APPn markers into marker_list. */ +EXTERN(void) jpeg_save_markers + JPP((j_decompress_ptr cinfo, int marker_code, + unsigned int length_limit)); + +/* Install a special processing method for COM or APPn markers. */ +EXTERN(void) jpeg_set_marker_processor + JPP((j_decompress_ptr cinfo, int marker_code, + jpeg_marker_parser_method routine)); + +/* Read or write raw DCT coefficients --- useful for lossless transcoding. */ +EXTERN(jvirt_barray_ptr *) jpeg_read_coefficients JPP((j_decompress_ptr cinfo)); +EXTERN(void) jpeg_write_coefficients JPP((j_compress_ptr cinfo, + jvirt_barray_ptr * coef_arrays)); +EXTERN(void) jpeg_copy_critical_parameters JPP((j_decompress_ptr srcinfo, + j_compress_ptr dstinfo)); + +/* If you choose to abort compression or decompression before completing + * jpeg_finish_(de)compress, then you need to clean up to release memory, + * temporary files, etc. You can just call jpeg_destroy_(de)compress + * if you're done with the JPEG object, but if you want to clean it up and + * reuse it, call this: + */ +EXTERN(void) jpeg_abort_compress JPP((j_compress_ptr cinfo)); +EXTERN(void) jpeg_abort_decompress JPP((j_decompress_ptr cinfo)); + +/* Generic versions of jpeg_abort and jpeg_destroy that work on either + * flavor of JPEG object. These may be more convenient in some places. + */ +EXTERN(void) jpeg_abort JPP((j_common_ptr cinfo)); +EXTERN(void) jpeg_destroy JPP((j_common_ptr cinfo)); + +/* Default restart-marker-resync procedure for use by data source modules */ +EXTERN(boolean) jpeg_resync_to_restart JPP((j_decompress_ptr cinfo, + int desired)); + + +/* These marker codes are exported since applications and data source modules + * are likely to want to use them. + */ + +#define JPEG_RST0 0xD0 /* RST0 marker code */ +#define JPEG_EOI 0xD9 /* EOI marker code */ +#define JPEG_APP0 0xE0 /* APP0 marker code */ +#define JPEG_COM 0xFE /* COM marker code */ + + +/* If we have a brain-damaged compiler that emits warnings (or worse, errors) + * for structure definitions that are never filled in, keep it quiet by + * supplying dummy definitions for the various substructures. + */ + +#ifdef INCOMPLETE_TYPES_BROKEN +#ifndef JPEG_INTERNALS /* will be defined in jpegint.h */ +struct jvirt_sarray_control { long dummy; }; +struct jvirt_barray_control { long dummy; }; +struct jpeg_comp_master { long dummy; }; +struct jpeg_c_main_controller { long dummy; }; +struct jpeg_c_prep_controller { long dummy; }; +struct jpeg_c_coef_controller { long dummy; }; +struct jpeg_marker_writer { long dummy; }; +struct jpeg_color_converter { long dummy; }; +struct jpeg_downsampler { long dummy; }; +struct jpeg_forward_dct { long dummy; }; +struct jpeg_entropy_encoder { long dummy; }; +struct jpeg_decomp_master { long dummy; }; +struct jpeg_d_main_controller { long dummy; }; +struct jpeg_d_coef_controller { long dummy; }; +struct jpeg_d_post_controller { long dummy; }; +struct jpeg_input_controller { long dummy; }; +struct jpeg_marker_reader { long dummy; }; +struct jpeg_entropy_decoder { long dummy; }; +struct jpeg_inverse_dct { long dummy; }; +struct jpeg_upsampler { long dummy; }; +struct jpeg_color_deconverter { long dummy; }; +struct jpeg_color_quantizer { long dummy; }; +#endif /* JPEG_INTERNALS */ +#endif /* INCOMPLETE_TYPES_BROKEN */ + + +/* + * The JPEG library modules define JPEG_INTERNALS before including this file. + * The internal structure declarations are read only when that is true. + * Applications using the library should not include jpegint.h, but may wish + * to include jerror.h. + */ + +#ifdef JPEG_INTERNALS +#include "jpegint.h" /* fetch private declarations */ +#include "jerror.h" /* fetch error codes too */ +#endif + +#ifdef __cplusplus +#ifndef DONT_USE_EXTERN_C +} +#endif +#endif + +#endif /* JPEGLIB_H */ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jversion.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jversion.h new file mode 100644 index 0000000..5d49151 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/jversion.h @@ -0,0 +1,14 @@ +/* + * jversion.h + * + * Copyright (C) 1991-2012, Thomas G. Lane, Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file contains software version identification. + */ + + +#define JVERSION "8d 15-Jan-2012" + +#define JCOPYRIGHT "Copyright (C) 2012, Thomas G. Lane, Guido Vollbeding" diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/transupp.h b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/transupp.h new file mode 100644 index 0000000..9aa0af3 --- /dev/null +++ b/Middlewares/ST/touchgfx/3rdparty/libjpeg/include/transupp.h @@ -0,0 +1,213 @@ +/* + * transupp.h + * + * Copyright (C) 1997-2011, Thomas G. Lane, Guido Vollbeding. + * This file is part of the Independent JPEG Group's software. + * For conditions of distribution and use, see the accompanying README file. + * + * This file contains declarations for image transformation routines and + * other utility code used by the jpegtran sample application. These are + * NOT part of the core JPEG library. But we keep these routines separate + * from jpegtran.c to ease the task of maintaining jpegtran-like programs + * that have other user interfaces. + * + * NOTE: all the routines declared here have very specific requirements + * about when they are to be executed during the reading and writing of the + * source and destination files. See the comments in transupp.c, or see + * jpegtran.c for an example of correct usage. + */ + +/* If you happen not to want the image transform support, disable it here */ +#ifndef TRANSFORMS_SUPPORTED +#define TRANSFORMS_SUPPORTED 1 /* 0 disables transform code */ +#endif + +/* + * Although rotating and flipping data expressed as DCT coefficients is not + * hard, there is an asymmetry in the JPEG format specification for images + * whose dimensions aren't multiples of the iMCU size. The right and bottom + * image edges are padded out to the next iMCU boundary with junk data; but + * no padding is possible at the top and left edges. If we were to flip + * the whole image including the pad data, then pad garbage would become + * visible at the top and/or left, and real pixels would disappear into the + * pad margins --- perhaps permanently, since encoders & decoders may not + * bother to preserve DCT blocks that appear to be completely outside the + * nominal image area. So, we have to exclude any partial iMCUs from the + * basic transformation. + * + * Transpose is the only transformation that can handle partial iMCUs at the + * right and bottom edges completely cleanly. flip_h can flip partial iMCUs + * at the bottom, but leaves any partial iMCUs at the right edge untouched. + * Similarly flip_v leaves any partial iMCUs at the bottom edge untouched. + * The other transforms are defined as combinations of these basic transforms + * and process edge blocks in a way that preserves the equivalence. + * + * The "trim" option causes untransformable partial iMCUs to be dropped; + * this is not strictly lossless, but it usually gives the best-looking + * result for odd-size images. Note that when this option is active, + * the expected mathematical equivalences between the transforms may not hold. + * (For example, -rot 270 -trim trims only the bottom edge, but -rot 90 -trim + * followed by -rot 180 -trim trims both edges.) + * + * We also offer a lossless-crop option, which discards data outside a given + * image region but losslessly preserves what is inside. Like the rotate and + * flip transforms, lossless crop is restricted by the JPEG format: the upper + * left corner of the selected region must fall on an iMCU boundary. If this + * does not hold for the given crop parameters, we silently move the upper left + * corner up and/or left to make it so, simultaneously increasing the region + * dimensions to keep the lower right crop corner unchanged. (Thus, the + * output image covers at least the requested region, but may cover more.) + * The adjustment of the region dimensions may be optionally disabled. + * + * We also provide a lossless-resize option, which is kind of a lossless-crop + * operation in the DCT coefficient block domain - it discards higher-order + * coefficients and losslessly preserves lower-order coefficients of a + * sub-block. + * + * Rotate/flip transform, resize, and crop can be requested together in a + * single invocation. The crop is applied last --- that is, the crop region + * is specified in terms of the destination image after transform/resize. + * + * We also offer a "force to grayscale" option, which simply discards the + * chrominance channels of a YCbCr image. This is lossless in the sense that + * the luminance channel is preserved exactly. It's not the same kind of + * thing as the rotate/flip transformations, but it's convenient to handle it + * as part of this package, mainly because the transformation routines have to + * be aware of the option to know how many components to work on. + */ + + +/* Short forms of external names for systems with brain-damaged linkers. */ + +#ifdef NEED_SHORT_EXTERNAL_NAMES +#define jtransform_parse_crop_spec jTrParCrop +#define jtransform_request_workspace jTrRequest +#define jtransform_adjust_parameters jTrAdjust +#define jtransform_execute_transform jTrExec +#define jtransform_perfect_transform jTrPerfect +#define jcopy_markers_setup jCMrkSetup +#define jcopy_markers_execute jCMrkExec +#endif /* NEED_SHORT_EXTERNAL_NAMES */ + + +/* + * Codes for supported types of image transformations. + */ + +typedef enum { + JXFORM_NONE, /* no transformation */ + JXFORM_FLIP_H, /* horizontal flip */ + JXFORM_FLIP_V, /* vertical flip */ + JXFORM_TRANSPOSE, /* transpose across UL-to-LR axis */ + JXFORM_TRANSVERSE, /* transpose across UR-to-LL axis */ + JXFORM_ROT_90, /* 90-degree clockwise rotation */ + JXFORM_ROT_180, /* 180-degree rotation */ + JXFORM_ROT_270 /* 270-degree clockwise (or 90 ccw) */ +} JXFORM_CODE; + +/* + * Codes for crop parameters, which can individually be unspecified, + * positive or negative for xoffset or yoffset, + * positive or forced for width or height. + */ + +typedef enum { + JCROP_UNSET, + JCROP_POS, + JCROP_NEG, + JCROP_FORCE +} JCROP_CODE; + +/* + * Transform parameters struct. + * NB: application must not change any elements of this struct after + * calling jtransform_request_workspace. + */ + +typedef struct { + /* Options: set by caller */ + JXFORM_CODE transform; /* image transform operator */ + boolean perfect; /* if TRUE, fail if partial MCUs are requested */ + boolean trim; /* if TRUE, trim partial MCUs as needed */ + boolean force_grayscale; /* if TRUE, convert color image to grayscale */ + boolean crop; /* if TRUE, crop source image */ + + /* Crop parameters: application need not set these unless crop is TRUE. + * These can be filled in by jtransform_parse_crop_spec(). + */ + JDIMENSION crop_width; /* Width of selected region */ + JCROP_CODE crop_width_set; /* (forced disables adjustment) */ + JDIMENSION crop_height; /* Height of selected region */ + JCROP_CODE crop_height_set; /* (forced disables adjustment) */ + JDIMENSION crop_xoffset; /* X offset of selected region */ + JCROP_CODE crop_xoffset_set; /* (negative measures from right edge) */ + JDIMENSION crop_yoffset; /* Y offset of selected region */ + JCROP_CODE crop_yoffset_set; /* (negative measures from bottom edge) */ + + /* Internal workspace: caller should not touch these */ + int num_components; /* # of components in workspace */ + jvirt_barray_ptr * workspace_coef_arrays; /* workspace for transformations */ + JDIMENSION output_width; /* cropped destination dimensions */ + JDIMENSION output_height; + JDIMENSION x_crop_offset; /* destination crop offsets measured in iMCUs */ + JDIMENSION y_crop_offset; + int iMCU_sample_width; /* destination iMCU size */ + int iMCU_sample_height; +} jpeg_transform_info; + + +#if TRANSFORMS_SUPPORTED + +/* Parse a crop specification (written in X11 geometry style) */ +EXTERN(boolean) jtransform_parse_crop_spec + JPP((jpeg_transform_info *info, const char *spec)); +/* Request any required workspace */ +EXTERN(boolean) jtransform_request_workspace + JPP((j_decompress_ptr srcinfo, jpeg_transform_info *info)); +/* Adjust output image parameters */ +EXTERN(jvirt_barray_ptr *) jtransform_adjust_parameters + JPP((j_decompress_ptr srcinfo, j_compress_ptr dstinfo, + jvirt_barray_ptr *src_coef_arrays, + jpeg_transform_info *info)); +/* Execute the actual transformation, if any */ +EXTERN(void) jtransform_execute_transform + JPP((j_decompress_ptr srcinfo, j_compress_ptr dstinfo, + jvirt_barray_ptr *src_coef_arrays, + jpeg_transform_info *info)); +/* Determine whether lossless transformation is perfectly + * possible for a specified image and transformation. + */ +EXTERN(boolean) jtransform_perfect_transform + JPP((JDIMENSION image_width, JDIMENSION image_height, + int MCU_width, int MCU_height, + JXFORM_CODE transform)); + +/* jtransform_execute_transform used to be called + * jtransform_execute_transformation, but some compilers complain about + * routine names that long. This macro is here to avoid breaking any + * old source code that uses the original name... + */ +#define jtransform_execute_transformation jtransform_execute_transform + +#endif /* TRANSFORMS_SUPPORTED */ + + +/* + * Support for copying optional markers from source to destination file. + */ + +typedef enum { + JCOPYOPT_NONE, /* copy no optional markers */ + JCOPYOPT_COMMENTS, /* copy only comment (COM) markers */ + JCOPYOPT_ALL /* copy all optional markers */ +} JCOPY_OPTION; + +#define JCOPYOPT_DEFAULT JCOPYOPT_COMMENTS /* recommended default */ + +/* Setup decompression object to save desired markers in memory */ +EXTERN(void) jcopy_markers_setup + JPP((j_decompress_ptr srcinfo, JCOPY_OPTION option)); +/* Copy markers saved in the given source object to the destination object */ +EXTERN(void) jcopy_markers_execute + JPP((j_decompress_ptr srcinfo, j_compress_ptr dstinfo, + JCOPY_OPTION option)); diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/linux/libjpeg.a b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/linux/libjpeg.a new file mode 100644 index 0000000..f8de481 Binary files /dev/null and b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/linux/libjpeg.a differ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.a b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.a new file mode 100644 index 0000000..3e4692c Binary files /dev/null and b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.a differ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.dll b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.dll new file mode 100644 index 0000000..0cce66b Binary files /dev/null and b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.dll differ diff --git a/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.lib b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.lib new file mode 100644 index 0000000..eb328e7 Binary files /dev/null and b/Middlewares/ST/touchgfx/3rdparty/libjpeg/lib/win32/libjpeg-8.lib differ diff --git a/Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp b/Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp new file mode 100644 index 0000000..90f7bc3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/common/AbstractPartition.hpp @@ -0,0 +1,224 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file common/AbstractPartition.hpp + * + * Declares the touchgfx::AbstractPartition class. + */ +#ifndef TOUCHGFX_ABSTRACTPARTITION_HPP +#define TOUCHGFX_ABSTRACTPARTITION_HPP + +#include + +namespace touchgfx +{ +/** + * This type defines an abstract interface to a storage partition for allocating memory slots of + * equal size. The "partition" is not aware of the actual types stored in the partition + * memory, hence it provides no mechanism for deleting C++ objects when clear()'ed. + */ +class AbstractPartition +{ +public: + /** Finalizes an instance of the AbstractPartition class. */ + virtual ~AbstractPartition(); + + /** + * Gets the address of the next available storage slot. The slot size is compared with + * the specified size. + * + * @param size The size. + * + * @return The address of an empty storage slot which contains minimum 'size' bytes. + * + * @note Asserts if 'size' is too large, or the storage is depleted. + */ + virtual void* allocate(uint16_t size); + + /** + * Gets the address of the specified index. + * + * @param index Zero-based index of the. + * @param size The size. + * + * @return The address of the appropriate storage slot which contains minimum 'size' + * bytes. + * + * @note Asserts if 'size' is too large. + */ + virtual void* allocateAt(uint16_t index, uint16_t size); + + /** + * Gets allocation count. + * + * @return The currently allocated storage slots. + */ + virtual uint16_t getAllocationCount() const; + + /** + * Determines index of previously allocated location. Since the Partition concept is + * loosely typed this method shall be used with care. The method does not guarantee that + * the found object at the returned index is a valid object. It only tests whether or + * not the object is within the bounds of the current partition allocations. + * + * @param address The location address to lookup. + * + * @return An uint16_t. + */ + virtual uint16_t indexOf(const void* address); + + /** + * Prepares the Partition for new allocations. Any objects present in the Partition + * shall not be used after invoking this method. + */ + virtual void clear(); + + /** + * Gets the capacity, i.e. the maximum allocation count. + * + * @return The maximum allocation count. + */ + virtual uint16_t capacity() const = 0; + + /** + * Gets the address of the next available storage slot. The slot size is determined from + * the size of type T. + * + * @tparam T Generic type parameter. + * + * @return The address of an empty storage slot. + * + * @note Asserts if T is too large, or the storage is depleted. + */ + template + void* allocate() + { + return allocate(static_cast(sizeof(T))); + } + + /** + * Gets the address of the specified storage slot. The slot size is determined from the + * size of type T. + * + * @tparam T Generic type parameter. + * @param index Zero-based index of the. + * + * @return The address of the appropriate storage slot. + * + * @note Asserts if T is too large. + */ + template + void* allocateAt(uint16_t index) + { + return allocateAt(index, static_cast(sizeof(T))); + } + + /** + * Gets the object at the specified index. + * + * @tparam T Generic type parameter. + * @param index The index into the Partition storage where the returned object is located. + * + * @return A typed reference to the object at the specified index. + */ + template + T& at(const uint16_t index) + { + return *static_cast(element(index)); + } + + /** + * const version of at(). + * + * @tparam T Generic type parameter. + * @param index Zero-based index of the. + * + * @return A T& + */ + template + const T& at(const uint16_t index) const + { + return *static_cast(element(index)); + } + + /** + * Determines if the specified object could have been previously allocated in the + * partition. Since the Partition concept is loosely typed this method shall be used + * with care. The method does not guarantee that the found object at the returned index + * is a valid object. It only tests whether or not the object is within the bounds of + * the current partition allocations. + * + * @tparam T Generic type parameter. + * @param pT Pointer to the object to look up. + * + * @return If the object seems to be allocated in the Partition, a Pair object + * containing a typed pointer to the object and an index into the Partition + * storage is returned. Otherwise, a Pair<0, 0> is returned. + */ + template + Pair find(const void* pT) + { + uint16_t index = indexOf(pT); + if (0 < getAllocationCount() && index < getAllocationCount()) + { + return Pair(&at(index), index); + } + + return Pair(0, (uint16_t)-1); + } + + /** Decreases number of allocations. */ + void dec() + { + if (allocations) + { + allocations--; + } + } + + /** + * Access to concrete element-size. Used internally. + * + * @return An uint32_t. + */ + virtual uint32_t element_size() = 0; + +protected: + /** + * Access to stored element. Used internally. + * + * @param index Zero-based index of the. + * + * @return null if it fails, else a void*. + */ + virtual void* element(uint16_t index) = 0; + + /** + * Access to stored element, const version. + * + * @param index Zero-based index of the. + * + * @return null if it fails, else a void*. + */ + virtual const void* element(uint16_t index) const = 0; + + /** Initializes a new instance of the AbstractPartition class. */ + AbstractPartition(); + +private: + uint16_t allocations; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPARTITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/common/Meta.hpp b/Middlewares/ST/touchgfx/framework/include/common/Meta.hpp new file mode 100644 index 0000000..870982e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/common/Meta.hpp @@ -0,0 +1,158 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file common/Meta.hpp + * + * Declares the touchgfx::meta namespace. + */ +#ifndef TOUCHGFX_META_HPP +#define TOUCHGFX_META_HPP + +namespace touchgfx +{ +/** + * Template meta-programming tools are grouped in this namespace + */ +namespace meta +{ +/** Nil-type, indicates the end of a TypeList. */ +struct Nil +{ +}; + +/** + * TypeList, used for generating compile-time lists of types. + * + * @tparam First Type of the first. + * @tparam Next Type of the next. + */ +template +struct TypeList +{ + typedef First first; ///< The first element in the TypeList + typedef Next next; ///< Remainder of the TypeList +}; + +/** + * Meta-function, selects the "maximum" type, i.e. the largest type. + * + * @tparam T1 Generic type parameter. + * @tparam T2 Generic type parameter. + * @tparam choose1 True if sizeof(T1) is larger than sizeof(T2). + * @param parameter1 The first parameter. + */ +template sizeof(T2))> +struct type_max +{ + typedef T1 type; ///< The resulting type (default case: sizeof(T1)>sizeof(T2)) +}; + +/** + * Specialization for the case where sizeof(T2) >= sizeof(T1). + * + * @tparam T1 Generic type parameter. + * @tparam T2 Generic type parameter. + */ +template +struct type_max +{ + typedef T2 type; ///< The resulting type (default case: sizeof(T2)>=sizeof(T1)) +}; + +/** + * Meta-function signature, selects maximum type from TypeList. + * + * @tparam T Generic type parameter. + */ +template +struct select_type_maxsize; + +/** + * Specialization to dive into the list (inherits result from type_max). + * + * @tparam First Type of the first. + * @tparam Next Type of the next. + */ +template +struct select_type_maxsize > : public type_max::type> +{ +}; + +/** + * Specialization for loop termination (when type Nil encountered). + * + * @tparam First Type of the first. + */ +template +struct select_type_maxsize > +{ + typedef First type; +}; + +/** + * Meta-function signature, joins typelist with type (or another typelist). + * + * @tparam TList Type of the list. + * @tparam T Generic type parameter. + */ +template +struct list_join; + +/** Specialization for termination. */ +template <> +struct list_join +{ + typedef Nil result; +}; + +/** + * Specialization for "end-of-LHS", with RHS as type. + * + * @tparam T Generic type parameter. + */ +template +struct list_join +{ + typedef TypeList result; +}; + +/** + * Specialization for "end-of-LHS", with RHS as a TypeList. + * + * @tparam First Type of the first. + * @tparam Next Type of the next. + */ +template +struct list_join > +{ + typedef TypeList result; +}; + +/** + * Recursively joins a typelist (LHS) with a type or a type-list (RHS). + * + * @tparam First Type of the first. + * @tparam Next Type of the next. + * @tparam T Generic type parameter. + */ +template +struct list_join, T> +{ + typedef TypeList::result> result; +}; + +} // namespace meta + +} // namespace touchgfx + +#endif // TOUCHGFX_META_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/common/Partition.hpp b/Middlewares/ST/touchgfx/framework/include/common/Partition.hpp new file mode 100644 index 0000000..f839645 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/common/Partition.hpp @@ -0,0 +1,91 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file common/Partition.hpp + * + * Declares the touchgfx::Partition class. + */ +#ifndef TOUCHGFX_PARTITION_HPP +#define TOUCHGFX_PARTITION_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * This type provides a concrete Partition of memory-slots capable of holding any of the + * specified list of types. + * + * The Partition is not aware of the types stored in the Partition memory, hence it + * provides no mechanism for deleting C++ objects when the Partition is clear()'ed. + * + * This class implements AbstractPartition. + * + * @tparam ListOfTypes Type of the list of types. + * @tparam NUMBER_OF_ELEMENTS Type of the number of elements. + * + * @see AbstractPartition + */ +template +class Partition : public AbstractPartition +{ +public: + /** Provides a generic public type containing the list of supported types. */ + typedef ListOfTypes SupportedTypesList; + + /** + * Compile-time generated constants specifying the "element" or "slot" size used by this + * partition. + */ + enum + { + INTS_PR_ELEMENT = (sizeof(typename meta::select_type_maxsize::type) + sizeof(int) - 1) / sizeof(int), + SIZE_OF_ELEMENT = INTS_PR_ELEMENT * sizeof(int) + }; + + virtual uint16_t capacity() const + { + return NUMBER_OF_ELEMENTS; + } + + virtual uint32_t element_size() + { + return sizeof(stBlocks[0]); + } + +protected: + virtual void* element(uint16_t index) + { + return &stBlocks[index]; + } + + virtual const void* element(uint16_t index) const + { + return &stBlocks[index]; + } + +private: + /** Internal type used for storage, in order to ensure "natural" alignment of elements. */ + struct Block + { + int filler[INTS_PR_ELEMENT]; + }; + + Block stBlocks[NUMBER_OF_ELEMENTS]; ///< Actual memory storage +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PARTITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/common/TouchGFXInit.hpp b/Middlewares/ST/touchgfx/framework/include/common/TouchGFXInit.hpp new file mode 100644 index 0000000..e34e212 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/common/TouchGFXInit.hpp @@ -0,0 +1,114 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file common/TouchGFXInit.hpp + * + * Declares the touch graphics generic initialization function. + */ +#ifndef TOUCHGFX_TOUCHGFXINIT_HPP +#define TOUCHGFX_TOUCHGFXINIT_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +static ApplicationFontProvider fontProvider; ///< The font provider + +/** + * The global touchgfx namespace. All TouchGFX framework classes and global functions are placed in this namespace. + */ +namespace touchgfx +{ +/// @cond + +static Texts texts; ///< The texts + +template +HAL& getHAL(DMA_Interface& dma, LCD& display, TouchController& tc, int16_t width, int16_t height) +{ + static T hal(dma, display, tc, width, height); + return hal; +} +/// @endcond + +/** + * @globalfn + */ + +/** + * TouchGFX generic initialize. + * + * @tparam HALType The class type of the HAL subclass used for this port. + * @param [in] dma Reference to the DMA implementation object to use. Can be of + * type NoDMA to disable the use of DMA for rendering. + * @param [in] display Reference to the LCD renderer implementation (subclass of + * LCD). Could be either LCD16bpp for RGB565 UIs, or + * LCD1bpp for monochrome UIs or LCD24bpp for 24bit + * displays using RGB888 UIs. + * @param [in] tc Reference to the touch controller driver (or + * NoTouchController to disable touch input). + * @param width The \a native display width of the actual display, in pixels. + * This value is irrespective of whether the concrete UI + * should be portrait or landscape mode. It must match + * what the display itself is configured as. + * @param height The \a native display height of the actual display, in + * pixels. This value is irrespective of whether the + * concrete UI should be portrait or landscape mode. It + * must match what the display itself is configured as. + * @param [in] bitmapCache Optional pointer to starting address of a memory region in + * which to place the bitmap cache. Usually in external + * RAM. Pass 0 if bitmap caching is not used. + * @param bitmapCacheSize Size of bitmap cache in bytes. Pass 0 if bitmap cache is not + * used. + * @param numberOfDynamicBitmaps (Optional) Number of dynamic bitmaps. + * + * @return A reference to the allocated (and initialized) HAL object. + */ +template +HAL& touchgfx_generic_init(DMA_Interface& dma, LCD& display, TouchController& tc, int16_t width, int16_t height, + uint16_t* bitmapCache, uint32_t bitmapCacheSize, uint32_t numberOfDynamicBitmaps = 0) +{ + HAL& hal = getHAL(dma, display, tc, width, height); + hal.initialize(); + + Bitmap::registerBitmapDatabase(BitmapDatabase::getInstance(), + BitmapDatabase::getInstanceSize(), + bitmapCache, + bitmapCacheSize, + numberOfDynamicBitmaps); + + TypedText::registerTexts(&texts); + Texts::setLanguage(0); + + FontManager::setFontProvider(&fontProvider); + + FrontendHeap::getInstance(); // We need to initialize the frontend heap. + + hal.registerEventListener(*(Application::getInstance())); + + return hal; +} + +} // namespace touchgfx + +#endif // TOUCHGFX_TOUCHGFXINIT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp b/Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp new file mode 100644 index 0000000..2d080d7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/mvp/MVPApplication.hpp @@ -0,0 +1,186 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file mvp/MVPApplication.hpp + * + * Declares the touchgfx::MVPApplication class. + */ +#ifndef TOUCHGFX_MVPAPPLICATION_HPP +#define TOUCHGFX_MVPAPPLICATION_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +class Presenter; + +/** + * A specialization of the TouchGFX Application class that provides the necessary glue for + * transitioning between presenter/view pairs. + * + * It maintains a callback for transitioning and evaluates this at each tick. + * + * @see Application + */ +class MVPApplication : public Application +{ +public: + /** Initializes a new instance of the MVPApplication class. */ + MVPApplication() + : currentPresenter(0), + pendingScreenTransitionCallback(0) + { + instance = this; + } + + /** + * Handles the pending screen transition. + * + * Delegates the work to evaluatePendingScreenTransition() + */ + virtual void handlePendingScreenTransition() + { + evaluatePendingScreenTransition(); + } + +protected: + Presenter* currentPresenter; ///< Pointer to the currently active presenter. + + GenericCallback<>* pendingScreenTransitionCallback; ///< Callback for screen transitions. Will be set to something valid when a transition request is made. + + /** + * Evaluates the pending Callback instances. If a callback is valid, it is executed and + * a Screen transition is executed. + */ + void evaluatePendingScreenTransition() + { + if (pendingScreenTransitionCallback && pendingScreenTransitionCallback->isValid()) + { + pendingScreenTransitionCallback->execute(); + pendingScreenTransitionCallback = 0; + } + } +}; + +/** + * Prepare screen transition. Private helper function for makeTransition. Do not use. + * + * @param [in] currentScreen If non-null, the current screen. + * @param [in] currentPresenter If non-null, the current presenter. + * @param [in] currentTrans If non-null, the current transaction. + */ +FORCE_INLINE_FUNCTION static void prepareTransition(Screen** currentScreen, Presenter** currentPresenter, Transition** currentTrans) +{ + Application::getInstance()->clearAllTimerWidgets(); + + if (*currentTrans) + { + (*currentTrans)->tearDown(); + } + if (*currentTrans) + { + (*currentTrans)->~Transition(); + } + if (*currentScreen) + { + (*currentScreen)->tearDownScreen(); + } + if (*currentPresenter) + { + (*currentPresenter)->deactivate(); + } + if (*currentScreen) + { + (*currentScreen)->~Screen(); + } + if (*currentPresenter) + { + (*currentPresenter)->~Presenter(); + } +} + +/** + * Finalize screen transition. Private helper function for makeTransition. Do not use. + * + * @param [in] newScreen If non-null, the new screen. + * @param [in] newPresenter If non-null, the new presenter. + * @param [in] newTransition If non-null, the new transition. + */ +FORCE_INLINE_FUNCTION static void finalizeTransition(Screen* newScreen, Presenter* newPresenter, Transition* newTransition) +{ + newScreen->setupScreen(); + newPresenter->activate(); + newScreen->bindTransition(*newTransition); + newTransition->init(); + newTransition->invalidate(); +} + +/** + * Function for effectuating a screen transition (i.e. makes the requested new presenter/view + * pair active). Once this function has returned, the new screen has been transitioned + * to. Due to the memory allocation strategy of using the same memory area for all + * screens, the old view/presenter will no longer exist when this function returns. + * + * Will properly clean up old screen (tearDownScreen, Presenter::deactivate) and call + * setupScreen/activate on new view/presenter pair. Will also make sure the view, + * presenter and model are correctly bound to each other. + * + * @tparam ScreenType Class type for the View. + * @tparam PresenterType Class type for the Presenter. + * @tparam TransType Class type for the Transition. + * @tparam ModelType Class type for the Model. + * @param [in] currentScreen Pointer to pointer to the current view. + * @param [in] currentPresenter Pointer to pointer to the current presenter. + * @param [in] heap Reference to the heap containing the memory storage in which + * to allocate. + * @param [in] currentTrans Pointer to pointer to the current transition. + * @param [in] model Pointer to model. + * + * @return Pointer to the new Presenter of the requested type. Incidentally it will be the same + * value as the old presenter due to memory reuse. + */ +template +PresenterType* makeTransition(Screen** currentScreen, Presenter** currentPresenter, MVPHeap& heap, Transition** currentTrans, ModelType* model) +{ + assert(sizeof(ScreenType) <= heap.screenStorage.element_size() && "View allocation error: Check that all views are added to FrontendHeap::ViewTypes"); + assert(sizeof(PresenterType) <= heap.presenterStorage.element_size() && "Presenter allocation error: Check that all presenters are added to FrontendHeap::PresenterTypes"); + assert(sizeof(TransType) <= heap.transitionStorage.element_size() && "Transition allocation error: Check that all transitions are added to FrontendHeap::TransitionTypes"); + + prepareTransition(currentScreen, currentPresenter, currentTrans); + + TransType* newTransition = new (&heap.transitionStorage.at(0)) TransType; + ScreenType* newScreen = new (&heap.screenStorage.at(0)) ScreenType; + PresenterType* newPresenter = new (&heap.presenterStorage.at(0)) PresenterType(*newScreen); + *currentTrans = newTransition; + *currentPresenter = newPresenter; + *currentScreen = newScreen; + model->bind(newPresenter); + newPresenter->bind(model); + newScreen->bind(*newPresenter); + + finalizeTransition((Screen*)newScreen, (Presenter*)newPresenter, (Transition*)newTransition); + + return newPresenter; +} + +} // namespace touchgfx + +#endif // TOUCHGFX_MVPAPPLICATION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp b/Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp new file mode 100644 index 0000000..6c37e6e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/mvp/MVPHeap.hpp @@ -0,0 +1,72 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file mvp/MVPHeap.hpp + * + * Declares the touchgfx::MVPHeap class. + */ +#ifndef TOUCHGFX_MVPHEAP_HPP +#define TOUCHGFX_MVPHEAP_HPP + +#include "common/AbstractPartition.hpp" + +namespace touchgfx +{ +class AbstractPartition; +class MVPApplication; + +/** + * Generic heap class for MVP applications. Serves as a way of obtaining the memory storage + * areas for presenters, screens, transitions and the concrete application. + * + * Subclassed by an application-specific heap which provides the actual storage areas. + * This generic interface is used only in makeTransition. + */ +class MVPHeap +{ +public: + /** + * Initializes a new instance of the MVPHeap class. + * + * @param [in] pres A memory partition containing enough memory to hold the largest + * presenter. + * @param [in] scr A memory partition containing enough memory to hold the largest view. + * @param [in] tra A memory partition containing enough memory to hold the largest + * transition. + * @param [in] app A reference to the MVPApplication instance. + */ + MVPHeap(AbstractPartition& pres, + AbstractPartition& scr, + AbstractPartition& tra, + MVPApplication& app) + : presenterStorage(pres), + screenStorage(scr), + transitionStorage(tra), + frontendApplication(app) + { + } + + /** Finalizes an instance of the MVPHeap class. */ + virtual ~MVPHeap() + { + } + + AbstractPartition& presenterStorage; ///< A memory partition containing enough memory to hold the largest presenter. + AbstractPartition& screenStorage; ///< A memory partition containing enough memory to hold the largest view. + AbstractPartition& transitionStorage; ///< A memory partition containing enough memory to hold the largest transition. + MVPApplication& frontendApplication; ///< A reference to the MVPApplication instance. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_MVPHEAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp b/Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp new file mode 100644 index 0000000..81d6736 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/mvp/Presenter.hpp @@ -0,0 +1,65 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file mvp/Presenter.hpp + * + * Declares the touchgfx::Presenter class. + */ +#ifndef TOUCHGFX_PRESENTER_HPP +#define TOUCHGFX_PRESENTER_HPP + +namespace touchgfx +{ +/** + * The Presenter base class that all application-specific presenters should derive from. Only + * contains activate and deactivate virtual functions which are called automatically + * during screen transition. + */ +class Presenter +{ +public: + /** + * Place initialization code for the Presenter here. + * + * The activate function is called automatically when a screen transition causes this + * Presenter to become active. Place initialization code for the Presenter here. + */ + virtual void activate() + { + } + + /** + * Place cleanup code for the Presenter here. + * + * The deactivate function is called automatically when a screen transition causes this + * Presenter to become inactive. Place cleanup code for the Presenter here. + */ + virtual void deactivate() + { + } + + /** Finalizes an instance of the Presenter class. */ + virtual ~Presenter() + { + } + +protected: + /** Initializes a new instance of the Presenter class. */ + Presenter() + { + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PRESENTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/mvp/View.hpp b/Middlewares/ST/touchgfx/framework/include/mvp/View.hpp new file mode 100644 index 0000000..ec4b7b6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/mvp/View.hpp @@ -0,0 +1,61 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file mvp/View.hpp + * + * Declares the touchgfx::View class. + */ +#ifndef TOUCHGFX_VIEW_HPP +#define TOUCHGFX_VIEW_HPP + +#include + +namespace touchgfx +{ +/** + * This is a generic touchgfx::Screen specialization for normal applications. It provides a link + * to the Presenter class. + * + * @tparam T The type of Presenter associated with this view. + * + * @see Screen + * + * @note All views in the application must be a subclass of this type. + */ +template +class View : public Screen +{ +public: + View() + : presenter(0) + { + } + + /** + * Binds an instance of a specific Presenter type (subclass) to the View instance. This + * function is called automatically when a new presenter/view pair is activated. + * + * @param [in] presenter The specific Presenter to be associated with the View. + */ + void bind(T& presenter) + { + this->presenter = &presenter; + } + +protected: + T* presenter; ///< Pointer to the Presenter associated with this view. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_VIEW_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp b/Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp new file mode 100644 index 0000000..7228e81 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/core/MCUInstrumentation.hpp @@ -0,0 +1,107 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/core/MCUInstrumentation.hpp + * + * Declares the touchgfx::MCUInstrumentation interface class. + */ +#ifndef TOUCHGFX_MCUINSTRUMENTATION_HPP +#define TOUCHGFX_MCUINSTRUMENTATION_HPP + +#include + +namespace touchgfx +{ +/** Interface for instrumenting processors to measure MCU load via measured CPU cycles. */ +class MCUInstrumentation +{ +public: + /** Initializes a new instance of the MCUInstrumentation class. */ + MCUInstrumentation() + : cc_consumed(0), + cc_in(0) + { + } + + /** Initialize. */ + virtual void init() = 0; + + /** Finalizes an instance of the MCUInstrumentation class. */ + virtual ~MCUInstrumentation() + { + } + + /** + * Gets elapsed microseconds based on clock frequency. + * + * @param start Start time. + * @param now Current time. + * @param clockfrequency Clock frequency of the system expressed in MHz. + * + * @return Elapsed microseconds start and now. + */ + virtual unsigned int getElapsedUS(unsigned int start, unsigned int now, unsigned int clockfrequency) = 0; + + /** + * Gets CPU cycles from register. + * + * @return CPU cycles. + */ + virtual unsigned int getCPUCycles(void) = 0; + + /** + * Sets MCU activity high. + * + * @param active if True, inactive otherwise. + */ + virtual void setMCUActive(bool active) + { + if (active) // Idle task sched out + { + uint32_t cc_temp = getCPUCycles() - cc_in; + cc_consumed += cc_temp; + } + else // Idle task sched in + { + cc_in = getCPUCycles(); + } + } + + /** + * Gets number of consumed clock cycles. + * + * @return clock cycles. + */ + virtual uint32_t getCCConsumed() + { + return cc_consumed; + } + + /** + * Sets number of consumed clock cycles. + * + * @param val number of clock cycles. + */ + virtual void setCCConsumed(uint32_t val) + { + cc_consumed = val; + } + +protected: + volatile uint32_t cc_consumed; ///< Amount of consumed CPU cycles. + volatile uint32_t cc_in; ///< Current CPU cycles. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_MCUINSTRUMENTATION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp new file mode 100644 index 0000000..32cc208 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/button/ButtonController.hpp @@ -0,0 +1,55 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/button/ButtonController.hpp + * + * Declares the touchgfx::ButtonController interface class. + */ +#ifndef TOUCHGFX_BUTTONCONTROLLER_HPP +#define TOUCHGFX_BUTTONCONTROLLER_HPP + +#include + +namespace touchgfx +{ +/** Interface for sampling external key events. */ +class ButtonController +{ +public: + /** Finalizes an instance of the ButtonController class. */ + virtual ~ButtonController() + { + } + + /** Initializes button controller. */ + virtual void init() = 0; + + /** + * Sample external key events. + * + * @param [out] key Output parameter that will be set to the key value if a keypress was + * detected. + * + * @return True if a keypress was detected and the "key" parameter is set to a value. + */ + virtual bool sample(uint8_t& key) = 0; + + /** Resets button controller. Does nothing in the default implementation. */ + virtual void reset() + { + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BUTTONCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/i2c/I2C.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/i2c/I2C.hpp new file mode 100644 index 0000000..3794669 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/i2c/I2C.hpp @@ -0,0 +1,77 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/i2c/I2C.hpp + * + * Declares the touchfgx::I2C interface class. + */ +#ifndef TOUCHGFX_I2C_HPP +#define TOUCHGFX_I2C_HPP + +#include + +namespace touchgfx +{ +/** Platform independent interface for I2C drivers. */ +class I2C +{ +public: + /** + * Initializes a new instance of the I2C class. Stores the channel of the I2C bus to be + * configured. + * + * @param ch I2C channel. + */ + I2C(uint8_t ch) + : channel(ch) + { + } + + /** Finalizes an instance of the I2C class. */ + virtual ~I2C() + { + } + + /** Initializes the I2C driver. */ + virtual void init() = 0; + + /** + * Reads the specified register on the device with the specified address. + * + * @param addr The I2C device address. + * @param reg The register. + * @param [out] data Pointer to buffer in which to place the result. + * @param cnt Size of buffer in bytes. + * + * @return true on success, false otherwise. + */ + virtual bool readRegister(uint8_t addr, uint8_t reg, uint8_t* data, uint32_t cnt) = 0; + + /** + * Writes the specified value in a register. + * + * @param addr The I2C device address. + * @param reg The register. + * @param val The new value. + * + * @return true on success, false otherwise. + */ + virtual bool writeRegister(uint8_t addr, uint8_t reg, uint8_t val) = 0; + +protected: + uint8_t channel; ///< I2c channel is stored in order to initialize and recover a specific I2C channel +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_I2C_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD16bpp.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD16bpp.hpp new file mode 100644 index 0000000..f88cbb1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD16bpp.hpp @@ -0,0 +1,844 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD16bpp.hpp + * + * Declares the touchgfx::LCD16bpp class. + */ +#ifndef TOUCHGFX_LCD16BPP_HPP +#define TOUCHGFX_LCD16BPP_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +struct GlyphNode; + +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD16bpp : public LCD +{ +public: + LCD16bpp(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 16; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::RGB565; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH * 2; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint16_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return ((red << 8) & 0xF800) | ((green << 3) & 0x07E0) | ((blue >> 3) & 0x001F); + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint16_t getNativeColor(colortype color) + { + return ((color >> 8) & 0xF800) | ((color >> 5) & 0x07E0) | ((color >> 3) & 0x001F); + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB565_BilinearInterpolation, + * enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_BilinearInterpolation + */ + void enableTextureMapperL8_RGB565_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB888_BilinearInterpolation, + * enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_BilinearInterpolation + */ + void enableTextureMapperL8_RGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_ARGB8888_BilinearInterpolation, + * enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_BilinearInterpolation + */ + void enableTextureMapperL8_ARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB565 image format. This allows drawing RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperRGB565_Opaque_BilinearInterpolation, + * enableTextureMapperRGB565_Opaque_NearestNeighbor, + * enableTextureMapperRGB565_NonOpaque_BilinearInterpolation, + * enableTextureMapperRGB565_NonOpaque_NearestNeighbor + */ + void enableTextureMapperRGB565(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_Opaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_NonOpaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_Opaque_NearestNeighbor(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_NonOpaque_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified. If ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32 bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D source-array to the framebuffer never performing alpha-blending per pixel as + * because it is assumed that all pixels in the bitmap are solid (i.e. alpha for each pixel is + * 255). + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32 bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + */ + void blitCopyARGB8888Solid(const uint32_t* sourceData, const Rect& source, const Rect& blitRect) const; + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as specified. + * If RGB888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 24 bits RGB888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyRGB888(const uint8_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if indexed format is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_ARGB8888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (ARGB8888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_ARGB8888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB565 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 16- + * bits (RGB565) format. If the source have per pixel alpha + * channel, then alpha channel data will be following the clut + * entries data. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB565(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (ARGB8888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified. Always performs a software blend. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 16- bits RGB565 values. + * @param alphaData The alpha channel array pointer (points to the beginning of the data) + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData, const uint8_t* alphaData, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_NoGA; + + FORCE_INLINE_FUNCTION static uint32_t expandRgb565(uint16_t c) + { + return ((c & 0x07E0) << 16) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t compactRgb565(uint32_t c) + { + return ((c >> 16) & 0x07E0) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint16_t c01, uint16_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + uint32_t a01 = expandRgb565(c01); + uint32_t a11 = expandRgb565(c11); + + uint8_t xy = (x * y) >> 3; + return compactRgb565((a00 * (32 - 2 * y - 2 * x + xy) + a10 * (2 * x - xy) + a01 * (2 * y - xy) + a11 * xy) >> 5); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint8_t x) + { + assert(x < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + + return compactRgb565((a00 * (32 - 2 * x) + a10 * (2 * x)) >> 5); + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint32_t div31rb(uint16_t val, uint8_t factor) + { + uint32_t val32 = (val & 0xF81F) * (factor >> 3); + return ((val32 + 0x0801 + ((val32 >> 5) & 0xF81F)) >> 5) & 0xF81F; + } + + FORCE_INLINE_FUNCTION static uint32_t div31g(uint16_t val, uint8_t factor) + { + uint32_t val32 = (val & 0x07E0) * factor; + return ((val32 + 0x0020 + (val32 >> 8)) >> 8) & 0x07E0; + } + + FORCE_INLINE_FUNCTION static uint32_t div255_565(uint16_t val, uint8_t factor) + { + return div31rb(val, factor) | div31g(val, factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_565_FFcheck(uint16_t val, uint8_t factor) + { + return factor < 0xFF ? div31rb(val, factor) | div31g(val, factor) : val; + } + + class DrawTextureMapScanLineBase16 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint16_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint16_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const alphaBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const alphaBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t a) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint32_t offset, const int16_t bitmapStride, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint32_t offset, const int16_t bitmapStride, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD16BPP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD16bppSerialFlash.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD16bppSerialFlash.hpp new file mode 100644 index 0000000..136bbd0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD16bppSerialFlash.hpp @@ -0,0 +1,819 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD16bppSerialFlash.hpp + * + * Declares the touchgfx::LCD16bppSerialFlash class. + */ +#ifndef TOUCHGFX_LCD16BPPSERIALFLASH_HPP +#define TOUCHGFX_LCD16BPPSERIALFLASH_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD16bppSerialFlash : public LCD +{ +public: + /** + * Creates a LCD16bppSerialFlash object. The FlashDataReader object is used to fetch + * data from the external flash. + * + * @param [in] flashReader Reference to a FlashDataReader object. + */ + LCD16bppSerialFlash(FlashDataReader& flashReader); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 16; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::RGB565; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH * 2; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint16_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return ((red << 8) & 0xF800) | ((green << 3) & 0x07E0) | ((blue >> 3) & 0x001F); + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint16_t getNativeColor(colortype color) + { + return ((color >> 8) & 0xF800) | ((color >> 5) & 0x07E0) | ((color >> 3) & 0x001F); + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB565_BilinearInterpolation, + * enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_BilinearInterpolation + */ + void enableTextureMapperL8_RGB565_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation and NearestNeighbor algorithms. + * + * @see enableTextureMapperL8_RGB888_BilinearInterpolation, + * enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_BilinearInterpolation + */ + void enableTextureMapperL8_RGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_ARGB8888_BilinearInterpolation, + * enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_BilinearInterpolation + */ + void enableTextureMapperL8_ARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB565 image format. This allows drawing RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperRGB565_Opaque_BilinearInterpolation, + * enableTextureMapperRGB565_Opaque_NearestNeighbor, + * enableTextureMapperRGB565_NonOpaque_BilinearInterpolation, + * enableTextureMapperRGB565_NonOpaque_NearestNeighbor + */ + void enableTextureMapperRGB565(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_Opaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_NonOpaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_Opaque_NearestNeighbor(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565 + */ + void enableTextureMapperRGB565_NonOpaque_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + FlashDataReader& flashReader; ///< Flash reader. Used by routines to read pixel data from the flash. + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as specified. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32 bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D source-array to the framebuffer never performing alpha-blending per pixel as + * because it is assumed that all pixels in the bitmap are solid (i.e. alpha for each pixel is + * 255). + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32 bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + */ + void blitCopyARGB8888Solid(const uint32_t* sourceData, const Rect& source, const Rect& blitRect); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as specified. + * If ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 24 bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + void blitCopyRGB888(const uint8_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if indexed format is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + void blitCopyL8(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_ARGB8888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (ARGB8888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + void blitCopyL8_ARGB8888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB565 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 16- + * bits (RGB565) format. If the source have per pixel alpha + * channel, then alpha channel data will be following the clut + * entries data. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + void blitCopyL8_RGB565(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_NoGA; + + FORCE_INLINE_FUNCTION static uint32_t expandRgb565(uint16_t c) + { + return ((c & 0x07E0) << 16) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t compactRgb565(uint32_t c) + { + return ((c >> 16) & 0x07E0) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint16_t c01, uint16_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + uint32_t a01 = expandRgb565(c01); + uint32_t a11 = expandRgb565(c11); + + uint8_t xy = (x * y) >> 3; + return compactRgb565((a00 * (32 - 2 * y - 2 * x + xy) + a10 * (2 * x - xy) + a01 * (2 * y - xy) + a11 * xy) >> 5); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint8_t x) + { + assert(x < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + + return compactRgb565((a00 * (32 - 2 * x) + a10 * (2 * x)) >> 5); + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint32_t div31rb(uint16_t val, uint8_t factor) + { + uint32_t val32 = (val & 0xF81F) * (factor >> 3); + return ((val32 + 0x0801 + ((val32 >> 5) & 0xF81F)) >> 5) & 0xF81F; + } + + FORCE_INLINE_FUNCTION static uint32_t div31g(uint16_t val, uint8_t factor) + { + uint32_t val32 = (val & 0x07E0) * factor; + return ((val32 + 0x0020 + (val32 >> 8)) >> 8) & 0x07E0; + } + + FORCE_INLINE_FUNCTION static uint32_t div255_565(uint16_t val, uint8_t factor) + { + return div31rb(val, factor) | div31g(val, factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_565_FFcheck(uint16_t val, uint8_t factor) + { + return factor < 0xFF ? div31rb(val, factor) | div31g(val, factor) : val; + } + + class DrawTextureMapScanLineBase16 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint16_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint16_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t* const alphaBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint8_t* const alphaBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint8_t a) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint32_t offset, const int16_t bitmapWidth, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase16 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destBits, const uint16_t* const textureBits, const uint32_t offset, const int16_t bitmapWidth, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint16_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD16BPPSERIALFLASH_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD1bpp.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD1bpp.hpp new file mode 100644 index 0000000..de61b56 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD1bpp.hpp @@ -0,0 +1,284 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD1bpp.hpp + * + * Declares the touchfgx::LCD1bpp class. + */ +#ifndef TOUCHGFX_LCD1BPP_HPP +#define TOUCHGFX_LCD1BPP_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +struct GlyphNode; + +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 1 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD1bpp : public LCD +{ +public: + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 1; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::BW; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return (HAL::FRAME_BUFFER_WIDTH + 7) / 8; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + // Find the GRAY value (http://en.wikipedia.org/wiki/Luma_%28video%29) rounded to nearest integer + return (red * 54 + green * 183 + blue * 19) >> 15; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return getNativeColorFromRGB(Color::getRed(color), Color::getGreen(color), Color::getBlue(color)); + } + + /** + * Enables the texture mappers for all image formats. Currently texture mapping is not + * supported on 1bpp displays, so this function does not do anything. It is merely + * included to allow function enableTextureMapperAll() to be called on any subclass of + * LCD. + */ + void enableTextureMapperAll() const; + +protected: + virtual void drawTextureMapScanLine(const DrawingSurface& dest, const Gradients& gradients, const Edge* leftEdge, const Edge* rightEdge, const TextureSurface& texture, const Rect& absoluteRect, const Rect& dirtyAreaAbsolute, RenderingVariant renderVariant, uint8_t alpha, uint16_t subDivisionSize) + { + assert(0 && "Texture mapping not supported for 1bpp"); + } + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Fill memory efficiently. Try to get 32bit aligned or 16bit aligned and then copy as + * quickly as possible. + * + * @param [out] dst Pointer to memory to fill. + * @param color Color to write to memory, either 0 => 0x00000000 or 1 => + * 0xFFFFFFFF. + * @param bytesToFill Number of bytes to fill. + */ + static void fillMemory(void* RESTRICT dst, colortype color, uint16_t bytesToFill); + + /** + * Blits a run-length encoded2D source-array to the framebuffer if alpha > zero. + * + * @param _sourceData The source-array pointer (points to the beginning of the data). Data + * stored in RLE format, where each byte indicates number of + * pixels with certain color, alternating between black and + * white. First byte represents black. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending (0 = invisible, otherwise solid). + */ + virtual void blitCopyRLE(const uint16_t* _sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Copies a rectangular area from the framebuffer til a givene memory address, which is + * typically in the animation storage or a dynamic bitmap. + * + * @param srcAddress Source address (byte address). + * @param srcStride Source stride (number of bytes to advance to next line). + * @param srcPixelOffset Source pixel offset (first pixel in first source byte). + * @param [in] dstAddress If destination address (byte address). + * @param dstStride Destination stride (number of bytes to advance to next line). + * @param dstPixelOffset Destination pixel offset (first pixel in destination byte). + * @param width The width of area (in pixels). + * @param height The height of area (in pixels). + */ + void copyRect(const uint8_t* srcAddress, uint16_t srcStride, uint8_t srcPixelOffset, uint8_t* RESTRICT dstAddress, uint16_t dstStride, uint8_t dstPixelOffset, uint16_t width, uint16_t height) const; + +private: + class bwRLEdata + { + public: + bwRLEdata(const uint8_t* src = 0) + : data(src), thisHalfByte(0), nextHalfByte(0), rleByte(0), firstHalfByte(true), color(0), length(0) + { + init(src); + } + void init(const uint8_t* src) + { + data = src; + rleByte = 0; + firstHalfByte = true; + color = ~0; // Will be flipped to 0 by first call to getNextLength() below + if (src != 0) + { + // Read two half-bytes ahead + thisHalfByte = getNextHalfByte(); + nextHalfByte = getNextHalfByte(); + getNextLength(); + } + } + void skipNext(uint32_t skip) + { + for (;;) + { + if (length > skip) // Is the current length enough? + { + length -= skip; // Reduce the length + skip = 0; // No more to skip + break; // Done! + } + else + { + skip -= length; // Skip the entire run + getNextLength(); // Swap colors and Read length of next run + } + } + } + uint8_t getColor() const + { + return color; + } + uint32_t getLength() const + { + return length; + } + + private: + void getNextLength() + { + length = thisHalfByte; // Length is the next byte + // Update read ahead buffer + thisHalfByte = nextHalfByte; + nextHalfByte = getNextHalfByte(); + color = ~color; // Update the color of next run + // If number after 'length' is 0 + while (thisHalfByte == 0) + { + length <<= 4; // Multiply length by 16 and + length += nextHalfByte; // add the number after 0 + // We have used the next two half bytes, read two new ones + thisHalfByte = getNextHalfByte(); + nextHalfByte = getNextHalfByte(); + } + if (length == 0) + { + getNextLength(); + } + } + uint8_t getNextHalfByte() + { + if (firstHalfByte) // Start of new byte, read data from BW_RLE stream + { + rleByte = *data++; + } + uint8_t length = rleByte & 0xF; // Read lower half + rleByte >>= 4; // Shift upper half down to make it ready + firstHalfByte = !firstHalfByte; // Toggle 'start of byte' + return length; + } + const uint8_t* data; // Pointer to compressed data (BW_RLE) + uint8_t thisHalfByte; // The next half byte from the input + uint8_t nextHalfByte; // The next half byte after 'thisHalfByte' + uint8_t rleByte; // Byte read from compressed data + bool firstHalfByte; // Are we about to process first half byte of rleByte? + uint8_t color; // Current color + uint32_t length; // Number of pixels with the given color + }; + + friend class PainterBWBitmap; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD1BPP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp new file mode 100644 index 0000000..f37f725 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD24bpp.hpp @@ -0,0 +1,587 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD24bpp.hpp + * + * Declares the touchgfx::LCD24bpp class. + */ +#ifndef TOUCHGFX_LCD24BPP_HPP +#define TOUCHGFX_LCD24BPP_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD24bpp : public LCD +{ +public: + LCD24bpp(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 24; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::RGB888; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH * 3; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB888_BilinearInterpolation, + * enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_BilinearInterpolation + */ + void enableTextureMapperL8_RGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_ARGB8888_BilinearInterpolation, + * enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_BilinearInterpolation + */ + void enableTextureMapperL8_ARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperRGB888_BilinearInterpolation, + * enableTextureMapperRGB888_NearestNeighbor + */ + void enableTextureMapperRGB888(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB888, enableTextureMapperRGB888_NearestNeighbor + */ + void enableTextureMapperRGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB888, enableTextureMapperRGB888_BilinearInterpolation + */ + void enableTextureMapperRGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blits a 2D source-array to the framebuffer. Per pixel alpha is not supported, only + * global alpha. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 16- bits RGB565 values. + * @param source The location and dimension of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyRGB565(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified if ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32- bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if indexed format is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_ARGB8888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (ARGB8888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_ARGB8888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (RGB888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_NoGA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + return (c00 * (16 - x) + c10 * x) >> 4; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint8_t x) + { + assert(x < 16); + const uint16_t xy00 = 16 - x; + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * x) >> 4) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * x) >> 4) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + class DrawTextureMapScanLineBase24 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const uint8_t* const palette, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const uint8_t* const palette, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const uint8_t* const palette, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const uint8_t* const palette, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t a4) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase24 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD24BPP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD2bpp.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD2bpp.hpp new file mode 100644 index 0000000..d57ba64 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD2bpp.hpp @@ -0,0 +1,368 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD2bpp.hpp + * + * Declares the touchgfx::LCD2bpp class. + */ +#ifndef TOUCHGFX_LCD2BPP_HPP +#define TOUCHGFX_LCD2BPP_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +#define USE_LSB + +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 2 bits per pixel gray scale displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD2bpp : public LCD +{ +public: + LCD2bpp(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 2; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::GRAY2; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return (HAL::FRAME_BUFFER_WIDTH + 3) / 4; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + // Find the GRAY value (http://en.wikipedia.org/wiki/Luma_%28video%29) rounded to nearest integer + return (red * 54 + green * 183 + blue * 19) >> 14; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return getNativeColorFromRGB(Color::getRed(color), Color::getGreen(color), Color::getBlue(color)); + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for GRAY2 image format. This allows drawing GRAY2 images + * using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperGRAY2_BilinearInterpolation, + * enableTextureMapperGRAY2_NearestNeighbor + */ + void enableTextureMapperGRAY2(); + + /** + * Enables the texture mappers for GRAY2 image format. This allows drawing GRAY2 images + * using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperGRAY2, enableTextureMapperGRAY2_NearestNeighbor + */ + void enableTextureMapperGRAY2_BilinearInterpolation(); + + /** + * Enables the texture mappers for GRAY2 image format. This allows drawing GRAY2 images + * using Nearest Neighbor algorithm. + * + * @see enableTextureMapperGRAY2, enableTextureMapperGRAY2_BilinearInterpolation + */ + void enableTextureMapperGRAY2_NearestNeighbor(); + + /** + * Shift value to get the right pixel in a byte. + * + * @param offset The offset. + * + * @return The shift value. + */ + FORCE_INLINE_FUNCTION static int shiftVal(int offset) + { +#ifdef USE_LSB + return (offset & 3) << 1; +#else + return (3 - (offset & 3)) << 1; +#endif + } + + /** + * Get pixel from buffer/image. + * + * @param addr The address. + * @param offset The offset. + * + * @return The pixel value. + */ + FORCE_INLINE_FUNCTION static uint8_t getPixel(const uint8_t* addr, int offset) + { + return (addr[offset >> 2] >> shiftVal(offset)) & 3; + } + + /** + * Get pixel from buffer/image. + * + * @param addr The address. + * @param offset The offset. + * + * @return The pixel value. + */ + FORCE_INLINE_FUNCTION static uint8_t getPixel(const uint16_t* addr, int offset) + { + return getPixel(reinterpret_cast(addr), offset); + } + + /** + * Set pixel in buffer. + * + * @param [in] addr The address. + * @param offset The offset. + * @param value The value. + */ + FORCE_INLINE_FUNCTION static void setPixel(uint8_t* addr, int offset, uint8_t value) + { + int shift = shiftVal(offset); + addr[offset >> 2] = (addr[offset >> 2] & ~(3 << shift)) | ((value & 3) << shift); + } + + /** + * Set pixel in buffer. + * + * @param [in] addr The address. + * @param offset The offset. + * @param value The value. + */ + FORCE_INLINE_FUNCTION static void setPixel(uint16_t* addr, int offset, uint8_t value) + { + setPixel(reinterpret_cast(addr), offset, value); + } + +protected: + static const uint8_t alphaBlend[16][4][4]; ///< The alpha lookup table to avoid arithmetics when alpha blending + + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified Performs always a software blend. + * + * @param sourceData16 The source-array pointer (points to the beginning of the + * data). The sourceData must be stored as 2bpp GRAY2 values. + * @param sourceAlphaData The alpha channel array pointer (points to the beginning of + * the data) + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole + * image (255 = solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData16, const uint8_t* sourceAlphaData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Copies a rectangular area. + * + * @param srcAddress Source address (byte address). + * @param srcStride Source stride (number of bytes to advance to next line). + * @param srcPixelOffset Source pixel offset (first pixel in first source byte). + * @param [in] dstAddress If destination address (byte address). + * @param dstStride Destination stride (number of bytes to advance to next line). + * @param dstPixelOffset Destination pixel offset (first pixel in destination byte). + * @param width The width of area (in pixels). + * @param height The height of area (in pixels). + */ + void copyRect(const uint8_t* srcAddress, uint16_t srcStride, uint8_t srcPixelOffset, uint8_t* RESTRICT dstAddress, uint16_t dstStride, uint8_t dstPixelOffset, uint16_t width, uint16_t height) const; + +private: + DrawTextureMapScanLineBase* textureMapper_GRAY2_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_GRAY2_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_GRAY2_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_GRAY2_Opaque_BilinearInterpolation_GA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t div255_2(uint16_t value) + { + return div255(value * 0x55) >> 6; + } + + class DrawTextureMapScanLineBase2 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint32_t& destOffset, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint32_t& destOffset, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_GRAY2_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase2 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_GRAY2_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase2 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_GRAY2_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase2 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_GRAY2_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase2 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase2 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destAddress, const uint32_t destOffset, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase2 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destAddress, const uint32_t destOffset, const uint16_t* const textureBits, const uint32_t offset, const int16_t bitmapStride, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destAddress, const uint32_t destOffset, const uint16_t* const textureBits, const uint16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD2BPP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD32bpp.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD32bpp.hpp new file mode 100644 index 0000000..ccd5555 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD32bpp.hpp @@ -0,0 +1,904 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD32bpp.hpp + * + * Declares the touchgfx::LCD32bpp class. + */ +#ifndef TOUCHGFX_LCD32BPP_HPP +#define TOUCHGFX_LCD32BPP_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +struct GlyphNode; + +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD32bpp : public LCD +{ +public: + LCD32bpp(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 32; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::ARGB8888; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH * 4; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB565_BilinearInterpolation, + * enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_BilinearInterpolation + */ + void enableTextureMapperL8_RGB565_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB888_BilinearInterpolation, + * enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_BilinearInterpolation + */ + void enableTextureMapperL8_RGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_ARGB8888_BilinearInterpolation, + * enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_BilinearInterpolation + */ + void enableTextureMapperL8_ARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB565 image format. This allows drawing RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + */ + void enableTextureMapperRGB565(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_NonOpaque_BilinearInterpolation + */ + void enableTextureMapperRGB565_Opaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_Opaque_BilinearInterpolation + */ + void enableTextureMapperRGB565_NonOpaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_NonOpaque_NearestNeighbor + */ + void enableTextureMapperRGB565_Opaque_NearestNeighbor(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_Opaque_NearestNeighbor + */ + void enableTextureMapperRGB565_NonOpaque_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperRGB888_BilinearInterpolation, + * enableTextureMapperRGB888_NearestNeighbor + */ + void enableTextureMapperRGB888(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB888, enableTextureMapperRGB888_NearestNeighbor + */ + void enableTextureMapperRGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB888, enableTextureMapperRGB888_BilinearInterpolation + */ + void enableTextureMapperRGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified. If RGB888 is not supported by the DMA a software blend is performed. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 24- bits RGB888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyRGB888(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified. If! RGB565 is not supported by the DMA a software blend is performed. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 16- bits RGB565 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyRGB565(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if indexed format is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_ARGB8888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (ARGB8888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_ARGB8888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (RGB888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB565 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 16- + * bits (RGB565) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB565(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_NoGA; + + FORCE_INLINE_FUNCTION static uint32_t expandRgb565(uint16_t c) + { + return ((c & 0x07E0) << 16) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t compactRgb565(uint32_t c) + { + return ((c >> 16) & 0x07E0) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint32_t convertRgb565toArgb8888(uint16_t rgb565) + { + uint8_t r = (rgb565 & 0xF800) >> 8; + r |= r >> 5; + uint8_t g = (rgb565 & 0x07E0) >> 3; + g |= g >> 6; + uint8_t b = rgb565 << 3; + b |= b >> 5; + return (r << 16) | (g << 8) | b; + } + + FORCE_INLINE_FUNCTION static void copy888(const uint8_t* const rgb888, uint8_t* const destBits) + { + destBits[0] = rgb888[0]; + destBits[1] = rgb888[1]; + destBits[2] = rgb888[2]; + } + + FORCE_INLINE_FUNCTION static uint8_t cap_byte_value(int value) + { + return (value > 255) ? (255) : (value >= 0 ? value : 0); + } + + FORCE_INLINE_FUNCTION static void alphaBlend888_premul(const uint8_t redFg, const uint8_t greenFg, const uint8_t blueFg, const uint8_t alpha, const uint8_t alphaFg, uint8_t* const destBits) + { + if (alphaFg == 255) + { + destBits[0] = blueFg; + destBits[1] = greenFg; + destBits[2] = redFg; + destBits[3] = 255; + } + else if (alphaFg > 0) + { + const uint8_t alphaBg = destBits[3]; + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = destBits[0]; + destBits[0] = cap_byte_value((blueFg * alpha + blueBg * (alphaBg - alphaMult)) / alphaOut); + const uint8_t greenBg = destBits[1]; + destBits[1] = cap_byte_value((greenFg * alpha + greenBg * (alphaBg - alphaMult)) / alphaOut); + const uint8_t redBg = destBits[2]; + destBits[2] = cap_byte_value((redFg * alpha + redBg * (alphaBg - alphaMult)) / alphaOut); + destBits[3] = alphaOut; + } + } + + FORCE_INLINE_FUNCTION static void alphaBlend888_premul(const uint8_t* const rgb888, const uint8_t alpha, const uint8_t alphaFg, uint8_t* const destBits) + { + alphaBlend888_premul(rgb888[2], rgb888[1], rgb888[0], alpha, alphaFg, destBits); + } + + FORCE_INLINE_FUNCTION static void alphaBlend888(const uint8_t redFg, const uint8_t greenFg, const uint8_t blueFg, const uint8_t alphaFg, uint8_t* const destBits) + { + if (alphaFg == 255) + { + destBits[0] = blueFg; + destBits[1] = greenFg; + destBits[2] = redFg; + destBits[3] = 0xFF; + } + else if (alphaFg > 0) + { + const uint8_t alphaBg = destBits[3]; + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = destBits[0]; + destBits[0] = (blueFg * alphaFg + blueBg * (alphaBg - alphaMult)) / alphaOut; + const uint8_t greenBg = destBits[1]; + destBits[1] = (greenFg * alphaFg + greenBg * (alphaBg - alphaMult)) / alphaOut; + const uint8_t redBg = destBits[2]; + destBits[2] = (redFg * alphaFg + redBg * (alphaBg - alphaMult)) / alphaOut; + destBits[3] = alphaOut; + } + } + + FORCE_INLINE_FUNCTION static void alphaBlend888(const uint8_t* const rgb888, const uint8_t alphaFg, uint8_t* const destBits) + { + alphaBlend888(rgb888[2], rgb888[1], rgb888[0], alphaFg, destBits); + } + + FORCE_INLINE_FUNCTION static void alphaBlend565_premul(const uint16_t rgb565, const uint8_t alpha, const uint8_t alphaFg, uint8_t* const destBits) + { + alphaBlend888_premul(Color::getRedFromRGB565(rgb565), Color::getGreenFromRGB565(rgb565), Color::getBlueFromRGB565(rgb565), alpha, alphaFg, destBits); + } + + FORCE_INLINE_FUNCTION static void alphaBlend565(const uint16_t rgb565, const uint8_t alphaFg, uint8_t* const destBits) + { + alphaBlend888(Color::getRedFromRGB565(rgb565), Color::getGreenFromRGB565(rgb565), Color::getBlueFromRGB565(rgb565), alphaFg, destBits); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint16_t c01, uint16_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + uint32_t a01 = expandRgb565(c01); + uint32_t a11 = expandRgb565(c11); + + uint8_t xy = (x * y) >> 3; + return compactRgb565((a00 * (32 - 2 * y - 2 * x + xy) + a10 * (2 * x - xy) + a01 * (2 * y - xy) + a11 * xy) >> 5); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint8_t x) + { + assert(x < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + + return compactRgb565((a00 * (32 - 2 * x) + a10 * (2 * x)) >> 5); + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint32_t div31rb(uint16_t val, uint8_t factor) + { + uint32_t val32 = (val & 0xF81F) * (factor >> 3); + return ((val32 + 0x0801 + ((val32 >> 5) & 0xF81F)) >> 5) & 0xF81F; + } + + FORCE_INLINE_FUNCTION static uint32_t div31g(uint16_t val, uint8_t factor) + { + uint32_t val32 = (val & 0x07E0) * factor; + return ((val32 + 0x0020 + (val32 >> 8)) >> 8) & 0x07E0; + } + + FORCE_INLINE_FUNCTION static uint32_t div255_565(uint16_t val, uint8_t factor) + { + return div31rb(val, factor) | div31g(val, factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_565_FFcheck(uint16_t val, uint8_t factor) + { + return factor < 0xFF ? div31rb(val, factor) | div31g(val, factor) : val; + } + + class DrawTextureMapScanLineBase32 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint32_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint32_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t a4) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD32BPP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD32bpp_XRGB8888.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD32bpp_XRGB8888.hpp new file mode 100644 index 0000000..3971f5d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD32bpp_XRGB8888.hpp @@ -0,0 +1,951 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD32bpp_XRGB8888.hpp + * + * Declares the touchgfx::LCD32bpp_XRGB8888 and touchgfx::LCD32DebugPrinter classes. + */ +#ifndef TOUCHGFX_LCD32BPP_XRGB8888_HPP +#define TOUCHGFX_LCD32BPP_XRGB8888_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD32bpp_XRGB8888 : public LCD +{ +public: + LCD32bpp_XRGB8888(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 32; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::ARGB8888; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + virtual bool supportDynamicBitmapDrawing(const Bitmap::BitmapFormat format) + { + // DynamicBitmap drawing is not supported by LCD32XRGB + return false; + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH * 4; + } + +#if 0 + virtual colortype getColorFrom24BitRGB(uint8_t red, uint8_t green, uint8_t blue) const + { + return getColorFromRGB(red, green, blue); + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color from RGB. + */ + FORCE_INLINE_FUNCTION static colortype getColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return 0xFF000000 | (red << 16) | (green << 8) | (blue); + } + + virtual uint8_t getRedColor(colortype color) const + { + return getRedFromColor(color); + } + + /** + * Gets red from color. + * + * @param color The color. + * + * @return The red from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRedFromColor(colortype color) + { + return (color >> 16) & 0xFF; + } + + virtual uint8_t getGreenColor(colortype color) const + { + return getGreenFromColor(color); + } + + /** + * Gets green from color. + * + * @param color The color. + * + * @return The green from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenFromColor(colortype color) + { + return (color >> 8) & 0xFF; + } + + virtual uint8_t getBlueColor(colortype color) const + { + return getBlueFromColor(color); + } +#endif + + /** + * Gets blue from color. + * + * @param color The color. + * + * @return The blue from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueFromColor(colortype color) + { + return color & 0xFF; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB565_BilinearInterpolation, + * enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_NearestNeighbor + */ + void enableTextureMapperL8_RGB565_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB565 image format. This allows drawing L8_RGB565 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB565, enableTextureMapperL8_RGB565_BilinearInterpolation + */ + void enableTextureMapperL8_RGB565_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_RGB888_BilinearInterpolation, + * enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_NearestNeighbor + */ + void enableTextureMapperL8_RGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_RGB888 image format. This allows drawing L8_RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_RGB888, enableTextureMapperL8_RGB888_BilinearInterpolation + */ + void enableTextureMapperL8_RGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperL8_ARGB8888_BilinearInterpolation, + * enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_NearestNeighbor + */ + void enableTextureMapperL8_ARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for L8_ARGB8888 image format. This allows drawing + * L8_ARGB8888 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperL8_ARGB8888, enableTextureMapperL8_ARGB8888_BilinearInterpolation + */ + void enableTextureMapperL8_ARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB565 image format. This allows drawing RGB565 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + */ + void enableTextureMapperRGB565(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_NonOpaque_BilinearInterpolation + */ + void enableTextureMapperRGB565_Opaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_Opaque_BilinearInterpolation + */ + void enableTextureMapperRGB565_NonOpaque_BilinearInterpolation(); + + /** + * Enables the texture mappers for Opaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_NonOpaque_NearestNeighbor + */ + void enableTextureMapperRGB565_Opaque_NearestNeighbor(); + + /** + * Enables the texture mappers for NonOpaque RGB565 image format. This allows drawing + * RGB565 images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB565, enableTextureMapperRGB565_Opaque_NearestNeighbor + */ + void enableTextureMapperRGB565_NonOpaque_NearestNeighbor(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperRGB888_BilinearInterpolation, + * enableTextureMapperRGB888_NearestNeighbor + */ + void enableTextureMapperRGB888(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGB888, enableTextureMapperRGB888_NearestNeighbor + */ + void enableTextureMapperRGB888_BilinearInterpolation(); + + /** + * Enables the texture mappers for RGB888 image format. This allows drawing RGB888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGB888, enableTextureMapperRGB888_BilinearInterpolation + */ + void enableTextureMapperRGB888_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + + /** + * Copies the 24bit color (blue, green, red) to the given 32bit destination, setting alpha to + * zero. + * + * @param rgb888 A pointer to the three bytes. + * + * @return The 24bit RGB888 converted to a 32bit color value with zero alpha. + */ + FORCE_INLINE_FUNCTION static uint32_t rgb888toXrgb8888(const uint8_t* const rgb888) + { + return (rgb888[2] << 16) | (rgb888[1] << 8) | rgb888[0]; + } + + /** + * Alpha blend R,G,B with the 32bit color given in bgXRGB8888 using the provided fgAlpha (for R, + * G,B) and bgAlpha (for bgXRGB8888). The resulting color is returned. address. + * + * @param fgR The foreground blue. + * @param fgG The foreground green. + * @param fgB The foreground blue. + * @param bgXRGB8888 The background 32bit color. + * @param fgAlpha The foreground alpha. + * @param bgAlpha The background alpha. + * + * @return The blended value. + */ + FORCE_INLINE_FUNCTION static uint32_t blendRGBwithXrgb8888(const uint8_t fgR, const uint8_t fgG, const uint8_t fgB, const uint32_t bgXRGB8888, const uint8_t fgAlpha, const uint8_t bgAlpha) + { + const uint8_t b = div255(fgB * fgAlpha + (bgXRGB8888 & 0xFF) * bgAlpha); + const uint8_t g = div255(fgG * fgAlpha + ((bgXRGB8888 >> 8) & 0xFF) * bgAlpha); + const uint8_t r = div255(fgR * fgAlpha + ((bgXRGB8888 >> 16) & 0xFF) * bgAlpha); + return (r << 16) | (g << 8) | b; + } + + /** + * Alpha blend two 32bit colors using the provided fgAlpha (for fgXRGB8888) and bgAlpha (for + * bgXRGB8888). The resulting color is returned. + * + * @param fgXRGB8888 The foreground 32bit color. + * @param bgXRGB8888 The background 32bit color. + * @param fgAlpha The foreground alpha. + * @param bgAlpha The background alpha. + * + * @return The blended value. + */ + FORCE_INLINE_FUNCTION static uint32_t blendXrgb888withXrgb8888(const uint32_t fgXRGB8888, const uint32_t bgXRGB8888, const uint8_t fgAlpha, const uint8_t bgAlpha) + { + return blendRgb888withXrgb8888(reinterpret_cast(&fgXRGB8888), bgXRGB8888, fgAlpha, bgAlpha); + } + + /** + * Alpha blend a 24bit RGB888 with the 32bit color given in bgXRGB8888 using the provided + * fgAlpha (for fgRGB888) and bgAlpha (for bgXRGB8888). The resulting color is returned. address. + * + * @param fgRGB888 A pointer to the foreground 24bit RGB. + * @param bgXRGB8888 The background 32bit color. + * @param fgAlpha The foreground alpha. + * @param bgAlpha The background alpha. + * + * @return The blended value. + */ + FORCE_INLINE_FUNCTION static uint32_t blendRgb888withXrgb8888(const uint8_t* const fgRGB888, const uint32_t bgXRGB8888, const uint8_t fgAlpha, const uint8_t bgAlpha) + { + return blendRGBwithXrgb8888(fgRGB888[2], fgRGB888[1], fgRGB888[0], bgXRGB8888, fgAlpha, bgAlpha); + } + + /** + * Alpha blend a 16bit RGB565 color with the 32bit color given in bgXRGB8888 using the provided + * fgAlpha (for fgRGB565) and bgAlpha (for bgXRGB8888). The resulting color is returned. address. + * + * @param fgRGB565 A pointer to the foreground 24bit RGB. + * @param bgXRGB8888 The background 32bit color. + * @param fgAlpha The foreground alpha. + * @param bgAlpha The background alpha. + * + * @return The blended value. + */ + FORCE_INLINE_FUNCTION static uint32_t blendRgb565withXrgb8888(const uint16_t fgRGB565, const uint32_t bgXRGB8888, const uint8_t fgAlpha, const uint8_t bgAlpha) + { + const uint8_t r = (fgRGB565 & 0xF800) >> 8; + const uint8_t g = (fgRGB565 & 0x07E0) >> 3; + const uint8_t b = fgRGB565 << 3; + // return blendRGBwithXrgb8888(r, g, b, bgXRGB8888, fgAlpha, bgAlpha); + return blendRGBwithXrgb8888(r | (r >> 5), g | (g >> 6), b | (b >> 5), bgXRGB8888, fgAlpha, bgAlpha); + } + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified. If RGB888 is not supported by the DMA a software blend is performed. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 24- bits RGB888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyRGB888(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified. If! RGB565 is not supported by the DMA a software blend is performed. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 16- bits RGB565 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyRGB565(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if indexed format is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_ARGB8888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (ARGB8888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_ARGB8888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB888 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 32- + * bits (RGB888) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB888(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blits a 2D indexed 8-bit source to the framebuffer performing alpha-blending per + * pixel as specified if L8_RGB565 is not supported by the DMA a software blend is + * performed. + * + * @param sourceData The source-indexes pointer (points to the beginning of the data). The + * sourceData must be stored as 8- bits indexes. + * @param clutData The source-clut pointer (points to the beginning of the CLUT color + * format and size data followed by colors entries stored as 16- + * bits (RGB565) format. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyL8_RGB565(const uint8_t* sourceData, const uint8_t* clutData, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB565_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGB888_Opaque_BilinearInterpolation_NoGA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_NoGA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_NoGA; + + FORCE_INLINE_FUNCTION static uint32_t expandRgb565(uint16_t c) + { + return ((c & 0x07E0) << 16) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t compactRgb565(uint32_t c) + { + return ((c >> 16) & 0x07E0) | (c & ~0x07E0); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint16_t c01, uint16_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + uint32_t a01 = expandRgb565(c01); + uint32_t a11 = expandRgb565(c11); + + uint8_t xy = (x * y) >> 3; + return compactRgb565((a00 * (32 - 2 * y - 2 * x + xy) + a10 * (2 * x - xy) + a01 * (2 * y - xy) + a11 * xy) >> 5); + } + + FORCE_INLINE_FUNCTION static uint16_t bilinearInterpolate565(uint16_t c00, uint16_t c10, uint8_t x) + { + assert(x < 16); + uint32_t a00 = expandRgb565(c00); + uint32_t a10 = expandRgb565(c10); + + return compactRgb565((a00 * (32 - 2 * x) + a10 * (2 * x)) >> 5); + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + class DrawTextureMapScanLineBase32 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint32_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint32_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint16_t* const palette16, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_L8_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint8_t* const palette8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_L8_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const uint32_t* const palette32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_NonOpaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const uint8_t* alphaBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB565_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_RGB888_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGB888_Opaque_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt) const; + }; + + class TextureMapper_RGB888_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGB888_Opaque_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint8_t* const textureBits8, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint8_t a4) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_NoGA : public DrawTextureMapScanLineBase32 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + void writePixelOnEdge(uint32_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD32BPP_XRGB8888_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD4bpp.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD4bpp.hpp new file mode 100644 index 0000000..99f2827 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD4bpp.hpp @@ -0,0 +1,393 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD4bpp.hpp + * + * Declares the touchgfx::LCD4bpp class. + */ +#ifndef TOUCHGFX_LCD4BPP_HPP +#define TOUCHGFX_LCD4BPP_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +#define USE_LSB + +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 4 bits per pixel grayscale displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD4bpp : public LCD +{ +public: + LCD4bpp(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 4; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::GRAY4; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + virtual void setDefaultColor(colortype color) + { + LCD::setDefaultColor(color); + defaultColor4 = getNativeColor(color); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return (HAL::FRAME_BUFFER_WIDTH + 1) / 2; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + // Find the GRAY value (http://en.wikipedia.org/wiki/Luma_%28video%29) rounded to nearest integer + return (red * 54 + green * 183 + blue * 19) >> 12; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return getNativeColorFromRGB(Color::getRed(color), Color::getGreen(color), Color::getBlue(color)); + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for GRAY4 image format. This allows drawing GRAY4 images + * using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperGRAY4_BilinearInterpolation, + * enableTextureMapperGRAY4_NearestNeighbor + */ + void enableTextureMapperGRAY4(); + + /** + * Enables the texture mappers for GRAY4 image format. This allows drawing GRAY4 images + * using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperGRAY4, enableTextureMapperGRAY4_NearestNeighbor + */ + void enableTextureMapperGRAY4_BilinearInterpolation(); + + /** + * Enables the texture mappers for GRAY4 image format. This allows drawing GRAY4 images + * using Nearest Neighbor algorithm. + * + * @see enableTextureMapperGRAY4, enableTextureMapperGRAY4_BilinearInterpolation + */ + void enableTextureMapperGRAY4_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + + /** + * Get pixel from buffer/image. + * + * @param addr The address. + * @param offset The offset. + * + * @return The pixel value. + */ + FORCE_INLINE_FUNCTION static uint8_t getPixel(const uint8_t* addr, int offset) + { + uint8_t data = addr[offset / 2]; +#ifdef USE_LSB + return (offset & 1) ? data >> 4 : data & 0xF; +#else + return (offset & 1) ? data & 0xF : data >> 4; +#endif + } + + /** + * Get pixel from buffer/image. + * + * @param addr The address. + * @param offset The offset. + * + * @return The pixel value. + */ + FORCE_INLINE_FUNCTION static uint8_t getPixel(const uint16_t* addr, int offset) + { + return getPixel(reinterpret_cast(addr), offset); + } + + /** + * Set pixel in buffer. + * + * @param [in] addr The address. + * @param offset The offset. + * @param value The value. + */ + FORCE_INLINE_FUNCTION static void setPixel(uint8_t* addr, int offset, uint8_t value) + { + uint8_t data = addr[offset / 2]; +#ifdef USE_LSB + addr[offset / 2] = (offset & 1) ? (data & 0x0F) | (value << 4) : (data & 0xF0) | value; +#else + addr[offset / 2] = (offset & 1) ? (data & 0xF0) | value : (data & 0x0F) | (value << 4); +#endif + } + + /** + * Set pixel in buffer. + * + * @param [in] addr The address. + * @param offset The offset. + * @param value The value. + */ + FORCE_INLINE_FUNCTION static void setPixel(uint16_t* addr, int offset, uint8_t value) + { + setPixel(reinterpret_cast(addr), offset, value); + } + +protected: + static uint8_t defaultColor4; ///< Default Color to use when displaying transparency-only elements, e.g. A4 bitmaps + + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified Performs always a software blend. + * + * @param sourceData16 The source-array pointer (points to the beginning of the + * data). The sourceData must be stored as 4bpp GRAY4 values. + * @param sourceAlphaData The alpha channel array pointer (points to the beginning of + * the data) + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole + * image (255 = solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData16, const uint8_t* sourceAlphaData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Copies a rectangular area. + * + * @param srcAddress Source address (byte address). + * @param srcStride Source stride (number of bytes to advance to next line). + * @param srcPixelOffset Source pixel offset (first pixel in first source byte). + * @param [in] dstAddress If destination address (byte address). + * @param dstStride Destination stride (number of bytes to advance to next line). + * @param dstPixelOffset Destination pixel offset (first pixel in destination byte). + * @param width The width of area (in pixels). + * @param height The height of area (in pixels). + */ + void copyRect(const uint8_t* srcAddress, uint16_t srcStride, uint8_t srcPixelOffset, uint8_t* RESTRICT dstAddress, uint16_t dstStride, uint8_t dstPixelOffset, uint16_t width, uint16_t height) const; + +private: + DrawTextureMapScanLineBase* textureMapper_GRAY4_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_GRAY4_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_GRAY4_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_GRAY4_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + uint16_t xy10 = 16 * x; + uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + uint16_t xy11 = x * y; + uint16_t xy10 = 16 * x - xy11; + uint16_t xy01 = 16 * y - xy11; + uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t div255_4(uint16_t value) + { + return div255(value * 0x11) >> 4; + } + + class DrawTextureMapScanLineBase4 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint32_t& destOffset, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint32_t& destOffset, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_GRAY4_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase4 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_GRAY4_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase4 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_GRAY4_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase4 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const uint8_t* const alphaBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_GRAY4_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase4 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* destAddress, uint32_t const destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase4 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destAddress, const uint32_t destOffset, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase4 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint16_t* const destAddress, const uint32_t destOffset, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint16_t* const destAddress, const uint32_t destOffset, const uint16_t* const textureBits, const uint16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD4BPP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_ABGR2222.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_ABGR2222.hpp new file mode 100644 index 0000000..02afd3b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_ABGR2222.hpp @@ -0,0 +1,452 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD8bpp_ABGR2222.hpp + * + * Declares the touchgfx::LCD8bpp_ABGR2222 class. + */ +#ifndef TOUCHGFX_LCD8BPP_ABGR2222_HPP +#define TOUCHGFX_LCD8BPP_ABGR2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD8bpp_ABGR2222 : public LCD +{ +public: + LCD8bpp_ABGR2222(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 8; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::ABGR2222; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH; + } + + /** + * Gets color from RGB. + * + * @param red The red. + * @param green The green. + * @param blue The blue. + * + * @return The color from RGB. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return 0xC0 | ((blue & 0xC0) >> 2) | ((green & 0xC0) >> 4) | ((red & 0xC0) >> 6); + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return 0xC0 | ((color >> 22) & 0x03) | ((color >> 12) & 0x0C) | ((color >> 2) & 0x30); + } + + /** + * Gets red from color. + * + * @param color The color. + * + * @return The red from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRedFromNativeColor(uint8_t color) + { + return (color & 0x03) * 0x55; + } + + /** + * Gets green from color. + * + * @param color The color. + * + * @return The green from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenFromNativeColor(uint8_t color) + { + return ((color >> 2) & 0x03) * 0x55; + } + + /** + * Gets blue from color. + * + * @param color The color. + * + * @return The blue from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueFromNativeColor(uint8_t color) + { + return ((color >> 4) & 0x03) * 0x55; + } + + /** + * Gets alpha from color. + * + * @param color The color. + * + * @return The alpha from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getAlphaFromNativeColor(uint8_t color) + { + return ((color >> 6) & 0x03) * 0x55; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for ABGR2222 image format. This allows drawing ABGR2222 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperABGR2222_BilinearInterpolation, + * enableTextureMapperABGR2222_NearestNeighbor + */ + void enableTextureMapperABGR2222(); + + /** + * Enables the texture mappers for ABGR2222 image format. This allows drawing ABGR2222 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperABGR2222, enableTextureMapperABGR2222_NearestNeighbor + */ + void enableTextureMapperABGR2222_BilinearInterpolation(); + + /** + * Enables the texture mappers for ABGR2222 image format. This allows drawing ABGR2222 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperABGR2222, enableTextureMapperABGR2222_BilinearInterpolation + */ + void enableTextureMapperABGR2222_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified if ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32- bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified Performs always a software blend. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 8-bits ABGR2222 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_ABGR2222_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ABGR2222_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ABGR2222_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ABGR2222_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + const uint16_t xy10 = 16 * x; + const uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION uint32_t convertABGR2222toARGB8888(colortype col) const + { + return (((col & 0xC0) << 18) | ((col & 0x03) << 16) | ((col & 0x0C) << 6) | ((col & 0x30) >> 4)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint32_t convertABGR2222toRGB888(uint8_t val) + { + return (((val & 0x03) << 16) | ((val & 0x0C) << 6) | ((val & 0x30) >> 4)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint8_t convertRGB888toXBGR2222(uint32_t val) + { + val &= 0xC0C0C0; + return (val >> 2) | (val >> 12) | (val >> 22); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint8_t alphaBlend(const uint8_t r, const uint8_t g, const uint8_t b, const uint8_t alpha, const uint8_t fbr, const uint8_t fbg, const uint8_t fbb, const uint8_t ialpha) + { + return getNativeColorFromRGB(div255(r * alpha + fbr * ialpha), div255(g * alpha + fbg * ialpha), div255(b * alpha + fbb * ialpha)); + } + + class DrawTextureMapScanLineBase8 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_ABGR2222_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ABGR2222_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ABGR2222_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ABGR2222_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8BPP_ABGR2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_ARGB2222.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_ARGB2222.hpp new file mode 100644 index 0000000..ae50804 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_ARGB2222.hpp @@ -0,0 +1,452 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD8bpp_ARGB2222.hpp + * + * Declares the touchgfx::LCD8bpp_ARGB2222 class. + */ +#ifndef TOUCHGFX_LCD8BPP_ARGB2222_HPP +#define TOUCHGFX_LCD8BPP_ARGB2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD8bpp_ARGB2222 : public LCD +{ +public: + LCD8bpp_ARGB2222(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 8; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::ARGB2222; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH; + } + + /** + * Gets color from RGB. + * + * @param red The red. + * @param green The green. + * @param blue The blue. + * + * @return The color from RGB. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return 0xC0 | ((red & 0xC0) >> 2) | ((green & 0xC0) >> 4) | ((blue & 0xC0) >> 6); + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return 0xC0 | ((color >> 18) & 0x30) | ((color >> 12) & 0x0C) | ((color >> 6) & 0x03); + } + + /** + * Gets red from color. + * + * @param color The color. + * + * @return The red from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRedFromNativeColor(uint8_t color) + { + return ((color >> 4) & 0x03) * 0x55; + } + + /** + * Gets green from color. + * + * @param color The color. + * + * @return The green from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenFromNativeColor(uint8_t color) + { + return ((color >> 2) & 0x03) * 0x55; + } + + /** + * Gets blue from color. + * + * @param color The color. + * + * @return The blue from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueFromNativeColor(uint8_t color) + { + return (color & 0x03) * 0x55; + } + + /** + * Gets alpha from color. + * + * @param color The color. + * + * @return The alpha from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getAlphaFromNativeColor(uint8_t color) + { + return ((color >> 6) & 0x03) * 0x55; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for ARGB2222 image format. This allows drawing ARGB2222 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB2222_BilinearInterpolation, + * enableTextureMapperARGB2222_NearestNeighbor + */ + void enableTextureMapperARGB2222(); + + /** + * Enables the texture mappers for ARGB2222 image format. This allows drawing ARGB2222 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB2222, enableTextureMapperARGB2222_NearestNeighbor + */ + void enableTextureMapperARGB2222_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB2222 image format. This allows drawing ARGB2222 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB2222, enableTextureMapperARGB2222_BilinearInterpolation + */ + void enableTextureMapperARGB2222_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified if ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32- bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified Performs always a software blend. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 8-bits ARGB2222 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_ARGB2222_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB2222_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB2222_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB2222_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + const uint16_t xy10 = 16 * x; + const uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION uint32_t convertARGB2222toARGB8888(colortype col) const + { + return (((col & 0xC0) << 18) | ((col & 0x30) << 12) | ((col & 0x0C) << 6) | (col & 0x03)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint32_t convertARGB2222toRGB888(uint8_t val) + { + return (((val & 0x30) << 12) | ((val & 0x0C) << 6) | (val & 0x03)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint8_t convertRGB888toXRGB2222(uint32_t val) + { + val &= 0xC0C0C0; + return (val >> 6) | (val >> 12) | (val >> 18); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint8_t alphaBlend(const uint8_t r, const uint8_t g, const uint8_t b, const uint8_t alpha, const uint8_t fbr, const uint8_t fbg, const uint8_t fbb, const uint8_t ialpha) + { + return getNativeColorFromRGB(div255(r * alpha + fbr * ialpha), div255(g * alpha + fbg * ialpha), div255(b * alpha + fbb * ialpha)); + } + + class DrawTextureMapScanLineBase8 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_ARGB2222_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB2222_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB2222_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB2222_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8BPP_ARGB2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_BGRA2222.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_BGRA2222.hpp new file mode 100644 index 0000000..a0c7c51 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_BGRA2222.hpp @@ -0,0 +1,453 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD8bpp_BGRA2222.hpp + * + * Declares the touchgfx::LCD8bpp_BGRA2222 class. + */ +#ifndef TOUCHGFX_LCD8BPP_BGRA2222_HPP +#define TOUCHGFX_LCD8BPP_BGRA2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD8bpp_BGRA2222 : public LCD +{ +public: + LCD8bpp_BGRA2222(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 8; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::BGRA2222; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH; + } + + /** + * Gets color from RGB. + * + * @param red The red. + * @param green The green. + * @param blue The blue. + * + * @return The color from RGB. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return (blue & 0xC0) | ((green & 0xC0) >> 2) | ((red & 0xC0) >> 4) | 0x03; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return ((color >> 20) & 0x0C) | ((color >> 10) & 0x30) | (color & 0xC0) | 0x03; + } + + /** + * Gets red from color. + * + * @param color The color. + * + * @return The red from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRedFromNativeColor(uint8_t color) + { + return ((color >> 2) & 0x03) * 0x55; + } + + /** + * Gets green from color. + * + * @param color The color. + * + * @return The green from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenFromNativeColor(uint8_t color) + { + return ((color >> 4) & 0x03) * 0x55; + } + + /** + * Gets blue from color. + * + * @param color The color. + * + * @return The blue from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueFromNativeColor(uint8_t color) + { + return ((color >> 6) & 0x03) * 0x55; + } + + /** + * Gets alpha from color. + * + * @param color The color. + * + * @return The alpha from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getAlphaFromNativeColor(uint8_t color) + { + return (color & 0x03) * 0x55; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for BGRA2222 image format. This allows drawing BGRA2222 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperBGRA2222_BilinearInterpolation, + * enableTextureMapperBGRA2222_NearestNeighbor + */ + void enableTextureMapperBGRA2222(); + + /** + * Enables the texture mappers for BGRA2222 image format. This allows drawing BGRA2222 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperBGRA2222, enableTextureMapperBGRA2222_NearestNeighbor + */ + void enableTextureMapperBGRA2222_BilinearInterpolation(); + + /** + * Enables the texture mappers for BGRA2222 image format. This allows drawing BGRA2222 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperBGRA2222, enableTextureMapperBGRA2222_BilinearInterpolation + */ + void enableTextureMapperBGRA2222_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified if ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32- bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified Performs always a software blend. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 8-bits BGRA2222 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_BGRA2222_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_BGRA2222_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_BGRA2222_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_BGRA2222_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + const uint16_t xy10 = 16 * x; + const uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION uint32_t convertBGRA2222toARGB8888(colortype col) const + { + return (((col & 0x03) << 24) | ((col & 0x0C) << 14) | ((col & 0x30) << 4) | ((col & 0xC0) >> 6)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint32_t convertBGRA2222toRGB888(uint8_t val) + { + return (((val & 0x0C) << 14) | ((val & 0x30) << 4) | ((val & 0xC0) >> 6)) * 0x55; + ; + } + + FORCE_INLINE_FUNCTION static uint8_t convertRGB888toBGRX2222(uint32_t val) + { + val &= 0xC0C0C0; + return (val) | (val >> 10) | (val >> 20); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint8_t alphaBlend(const uint8_t r, const uint8_t g, const uint8_t b, const uint8_t alpha, const uint8_t fbr, const uint8_t fbg, const uint8_t fbb, const uint8_t ialpha) + { + return getNativeColorFromRGB(div255(r * alpha + fbr * ialpha), div255(g * alpha + fbg * ialpha), div255(b * alpha + fbb * ialpha)); + } + + class DrawTextureMapScanLineBase8 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_BGRA2222_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_BGRA2222_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_BGRA2222_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_BGRA2222_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8BPP_BGRA2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_RGBA2222.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_RGBA2222.hpp new file mode 100644 index 0000000..2eeafbd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/lcd/LCD8bpp_RGBA2222.hpp @@ -0,0 +1,452 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/lcd/LCD8bpp_RGBA2222.hpp + * + * Declares the touchgfx::LCD8bppRGBA2222 class. + */ +#ifndef TOUCHGFX_LCD8BPP_RGBA2222_HPP +#define TOUCHGFX_LCD8BPP_RGBA2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles on 16 bits per pixel displays. + * + * @see LCD + * + * @note All coordinates are expected to be in absolute coordinates! + */ +class LCD8bpp_RGBA2222 : public LCD +{ +public: + LCD8bpp_RGBA2222(); + + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true); + + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels); + + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId); + + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight); + + virtual void copyAreaFromTFTToClientBuffer(const Rect& region); + + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255); + + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha); + + virtual uint8_t bitDepth() const + { + return 8; + } + + virtual Bitmap::BitmapFormat framebufferFormat() const + { + return Bitmap::RGBA2222; + } + + virtual uint16_t framebufferStride() const + { + return getFramebufferStride(); + } + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + FORCE_INLINE_FUNCTION static uint16_t getFramebufferStride() + { + assert(HAL::FRAME_BUFFER_WIDTH > 0 && "HAL has not been initialized yet"); + return HAL::FRAME_BUFFER_WIDTH; + } + + /** + * Gets color from RGB. + * + * @param red The red. + * @param green The green. + * @param blue The blue. + * + * @return The color from RGB. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return (red & 0xC0) | ((green & 0xC0) >> 2) | ((blue & 0xC0) >> 4) | 0x03; + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param color The color. + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static uint8_t getNativeColor(colortype color) + { + return ((color >> 16) & 0xC0) | ((color >> 10) & 0x30) | ((color >> 4) & 0x0C) | 0x03; + } + + /** + * Gets red from color. + * + * @param color The color. + * + * @return The red from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRedFromNativeColor(uint8_t color) + { + return ((color >> 6) & 0x03) * 0x55; + } + + /** + * Gets green from color. + * + * @param color The color. + * + * @return The green from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenFromNativeColor(uint8_t color) + { + return ((color >> 4) & 0x03) * 0x55; + } + + /** + * Gets blue from color. + * + * @param color The color. + * + * @return The blue from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueFromNativeColor(uint8_t color) + { + return ((color >> 2) & 0x03) * 0x55; + } + + /** + * Gets alpha from color. + * + * @param color The color. + * + * @return The alpha from color. + */ + FORCE_INLINE_FUNCTION static uint8_t getAlphaFromNativeColor(uint8_t color) + { + return (color & 0x03) * 0x55; + } + + /** + * Enables the texture mappers for all image formats. This allows drawing any image + * using Bilinear Interpolation and Nearest Neighbor algorithms, but might use a lot of + * memory for the drawing algorithms. + */ + void enableTextureMapperAll(); + + /** + * Enables the texture mappers for RGBA2222 image format. This allows drawing RGBA2222 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperRGBA2222_BilinearInterpolation, + * enableTextureMapperRGBA2222_NearestNeighbor + */ + void enableTextureMapperRGBA2222(); + + /** + * Enables the texture mappers for RGBA2222 image format. This allows drawing RGBA2222 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperRGBA2222, enableTextureMapperRGBA2222_NearestNeighbor + */ + void enableTextureMapperRGBA2222_BilinearInterpolation(); + + /** + * Enables the texture mappers for RGBA2222 image format. This allows drawing RGBA2222 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperRGBA2222, enableTextureMapperRGBA2222_BilinearInterpolation + */ + void enableTextureMapperRGBA2222_NearestNeighbor(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperARGB8888_BilinearInterpolation, + * enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Bilinear Interpolation algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_NearestNeighbor + */ + void enableTextureMapperARGB8888_BilinearInterpolation(); + + /** + * Enables the texture mappers for ARGB8888 image format. This allows drawing ARGB8888 + * images using Nearest Neighbor algorithm. + * + * @see enableTextureMapperARGB8888, enableTextureMapperARGB8888_BilinearInterpolation + */ + void enableTextureMapperARGB8888_NearestNeighbor(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation and Nearest Neighbor algorithms. + * + * @see enableTextureMapperA4_BilinearInterpolation, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Bilinear Interpolation algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_NearestNeighbor + */ + void enableTextureMapperA4_BilinearInterpolation(); + + /** + * Enables the texture mappers for A4 image format. This allows drawing A4 images using + * Nearest Neighbor algorithm. + * + * @see enableTextureMapperA4, enableTextureMapperA4_BilinearInterpolation + */ + void enableTextureMapperA4_NearestNeighbor(); + +protected: + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Find out how much to advance in the display buffer to get to the next pixel. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next pixel. + */ + static int nextPixel(bool rotatedDisplay, TextRotation textRotation); + + /** + * Find out how much to advance in the display buffer to get to the next line. + * + * @param rotatedDisplay Is the display running in portrait mode? + * @param textRotation Rotation to perform. + * + * @return How much to advance to get to the next line. + */ + static int nextLine(bool rotatedDisplay, TextRotation textRotation); + + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified if ARGB8888 is not supported by the DMA a software blend is performed. + * + * @param sourceData The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 32- bits ARGB8888 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyARGB8888(const uint32_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha); + + /** + * Blit a 2D source-array to the framebuffer performing alpha-blending per pixel as + * specified Performs always a software blend. + * + * @param sourceData16 The source-array pointer (points to the beginning of the data). The + * sourceData must be stored as 8-bit RGBA2222 values. + * @param source The location and dimensions of the source. + * @param blitRect A rectangle describing what region is to be drawn. + * @param alpha The alpha value to use for blending applied to the whole image (255 = + * solid, no blending) + */ + static void blitCopyAlphaPerPixel(const uint16_t* sourceData16, const Rect& source, const Rect& blitRect, uint8_t alpha); + +private: + DrawTextureMapScanLineBase* textureMapper_RGBA2222_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGBA2222_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_RGBA2222_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_RGBA2222_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_ARGB8888_Opaque_BilinearInterpolation_GA; + DrawTextureMapScanLineBase* textureMapper_A4_NearestNeighbor_GA; + DrawTextureMapScanLineBase* textureMapper_A4_BilinearInterpolation_GA; + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t x) + { + assert(x < 16); + const uint16_t xy10 = 16 * x; + const uint16_t xy00 = 256 - xy10; + + return (c00 * xy00 + c10 * xy10) >> 8; + } + + FORCE_INLINE_FUNCTION static uint8_t bilinearInterpolate8(uint8_t c00, uint8_t c10, uint8_t c01, uint8_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return (c00 * xy00 + c10 * xy10 + c01 * xy01 + c11 * xy11) >> 8; + } + + FORCE_INLINE_FUNCTION uint32_t convertRGBA2222toARGB8888(colortype col) const + { + return (((col & 0x03) << 24) | ((col & 0xC0) << 10) | ((col & 0x30) << 4) | ((col & 0x0C) >> 2)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint32_t convertRGBA2222toRGB888(uint8_t val) + { + return (((val & 0xC0) << 10) | ((val & 0x30) << 4) | ((val & 0x0C) >> 2)) * 0x55; + } + + FORCE_INLINE_FUNCTION static uint8_t convertRGB888toRGBX2222(uint32_t val) + { + val &= 0xC0C0C0; + return (val >> 4) | (val >> 10) | (val >> 16); + } + + FORCE_INLINE_FUNCTION static uint32_t bilinearInterpolate888(uint32_t c00, uint32_t c10, uint32_t c01, uint32_t c11, uint8_t x, uint8_t y) + { + assert(x < 16 && y < 16); + const uint16_t xy11 = x * y; + const uint16_t xy10 = 16 * x - xy11; + const uint16_t xy01 = 16 * y - xy11; + const uint16_t xy00 = 256 - (xy11 + xy10 + xy01); + + return ((((c00 & 0xFF00FF) * xy00 + (c10 & 0xFF00FF) * xy10 + (c01 & 0xFF00FF) * xy01 + (c11 & 0xFF00FF) * xy11) >> 8) & 0xFF00FF) | + ((((c00 & 0x00FF00) * xy00 + (c10 & 0x00FF00) * xy10 + (c01 & 0x00FF00) * xy01 + (c11 & 0x00FF00) * xy11) >> 8) & 0x00FF00); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888(uint32_t val, uint8_t factor) + { + return div255rb((val & 0xFF00FF) * factor) | div255g((val & 0x00FF00) * factor); + } + + FORCE_INLINE_FUNCTION static uint32_t div255_888_FFcheck(uint32_t val, uint8_t factor) + { + return factor < 0xFF ? div255_888(val, factor) : val; + } + + FORCE_INLINE_FUNCTION static uint8_t alphaBlend(const uint8_t r, const uint8_t g, const uint8_t b, const uint8_t alpha, const uint8_t fbr, const uint8_t fbg, const uint8_t fbb, const uint8_t ialpha) + { + return getNativeColorFromRGB(div255(r * alpha + fbr * ialpha), div255(g * alpha + fbg * ialpha), div255(b * alpha + fbb * ialpha)); + } + + class DrawTextureMapScanLineBase8 : public DrawTextureMapScanLineBase + { + protected: + FORCE_INLINE_FUNCTION bool overrunCheckNearestNeighbor(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + FORCE_INLINE_FUNCTION bool overrunCheckBilinearInterpolation(uint8_t*& destBits, int& pixelsToDraw, fixed16_16& U, fixed16_16& V, fixed16_16 deltaU, fixed16_16 deltaV, const int16_t maxWidth, const int16_t maxHeight) const; + }; + + class TextureMapper_RGBA2222_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGBA2222_Opaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_RGBA2222_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_RGBA2222_Opaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint8_t* const textureBits, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t alpha) const; + }; + + class TextureMapper_ARGB8888_NonOpaque_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint32_t* const textureBits32, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; + + class TextureMapper_A4_NearestNeighbor_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint8_t a4, const uint8_t alpha) const; + }; + + class TextureMapper_A4_BilinearInterpolation_GA : public DrawTextureMapScanLineBase8 + { + public: + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff); + + private: + FORCE_INLINE_FUNCTION void writePixel(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + void writePixelOnEdge(uint8_t* const destBits, const uint16_t* const textureBits, const int16_t bitmapStride, const int16_t bitmapWidth, const int16_t bitmapHeight, const int UInt, const int VInt, const uint8_t UFrac, const uint8_t VFrac, const uint8_t alpha) const; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8BPP_RGBA2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/I2CTouchController.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/I2CTouchController.hpp new file mode 100644 index 0000000..3c80e6f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/I2CTouchController.hpp @@ -0,0 +1,60 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/touch/I2CTouchController.hpp + * + * Declares the touchgfx::I2CTouchController interface class. + */ +#ifndef TOUCHGFX_I2CTOUCHCONTROLLER_HPP +#define TOUCHGFX_I2CTOUCHCONTROLLER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Specific I2C-enabled type of Touch Controller. + * + * @see TouchController + */ +class I2CTouchController : public TouchController +{ +public: + /** + * Constructor. Initializes I2C driver. + * + * @param [in] i2c I2C driver. + */ + I2CTouchController(I2C& i2c) + : i2c(i2c) + { + i2c.init(); + } + + virtual ~I2CTouchController() + { + } + + virtual void init() = 0; + + virtual bool sampleTouch(int32_t& x, int32_t& y) = 0; + +protected: + I2C& i2c; ///< I2C driver +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_I2CTOUCHCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/NoTouchController.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/NoTouchController.hpp new file mode 100644 index 0000000..6fc2f72 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/NoTouchController.hpp @@ -0,0 +1,45 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/touch/NoTouchController.hpp + * + * Declares the touchgfx::NoTouchController class. + */ +#ifndef TOUCHGFX_NOTOUCHCONTROLLER_HPP +#define TOUCHGFX_NOTOUCHCONTROLLER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * Empty TouchController implementation which does nothing. Use this if your display does not + * have touch input capabilities. + */ +class NoTouchController : public TouchController +{ +public: + virtual void init() + { + } + + virtual bool sampleTouch(int32_t& x, int32_t& y) + { + return false; + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_NOTOUCHCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/SDL2TouchController.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/SDL2TouchController.hpp new file mode 100644 index 0000000..dc2377c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/SDL2TouchController.hpp @@ -0,0 +1,41 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/touch/SDL2TouchController.hpp + * + * Declares the touchgfx::SDL2TouchController class. + */ +#ifndef TOUCHGFX_SDL2TOUCHCONTROLLER_HPP +#define TOUCHGFX_SDL2TOUCHCONTROLLER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * TouchController for the simulator. + * + * @see TouchController + */ +class SDL2TouchController : public TouchController +{ +public: + virtual void init(); + + virtual bool sampleTouch(int32_t& x, int32_t& y); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SDL2TOUCHCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/SDLTouchController.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/SDLTouchController.hpp new file mode 100644 index 0000000..429ced1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/SDLTouchController.hpp @@ -0,0 +1,43 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/touch/SDLTouchController.hpp + * + * Declares the touchgfx::SDLTouchController class. + */ +#ifndef TOUCHGFX_SDLTOUCHCONTROLLER_HPP +#define TOUCHGFX_SDLTOUCHCONTROLLER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * TouchController for the simulator. + * + * @see TouchController + * + * @deprecated Use SDL2TouchController + */ +class SDLTouchController : public TouchController +{ +public: + virtual void init(); + + virtual bool sampleTouch(int32_t& x, int32_t& y); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SDLTOUCHCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp new file mode 100644 index 0000000..d52e456 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/driver/touch/TouchController.hpp @@ -0,0 +1,50 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/driver/touch/TouchController.hpp + * + * Declares the touchgfx::TouchController interface class. + */ +#ifndef TOUCHGFX_TOUCHCONTROLLER_HPP +#define TOUCHGFX_TOUCHCONTROLLER_HPP + +#include + +namespace touchgfx +{ +/** Basic Touch Controller interface. */ +class TouchController +{ +public: + /** Finalizes an instance of the TouchController class. */ + virtual ~TouchController() + { + } + + /** Initializes touch controller. */ + virtual void init() = 0; + + /** + * Checks whether the touch screen is being touched, and if so, what coordinates. + * + * @param [out] x The x position of the touch. + * @param [out] y The y position of the touch. + * + * @return True if a touch has been detected, otherwise false. + */ + virtual bool sampleTouch(int32_t& x, int32_t& y) = 0; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TOUCHCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/HALSDL2.hpp b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/HALSDL2.hpp new file mode 100644 index 0000000..cb86c6e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/HALSDL2.hpp @@ -0,0 +1,505 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file platform/hal/simulator/sdl2/HALSDL2.hpp + * + * Declares the touchgfx::HALSDL2 class. + */ +#ifndef TOUCHGFX_HALSDL2_HPP +#define TOUCHGFX_HALSDL2_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** Simulator enable stdio. */ +void simulator_enable_stdio(); + +/** + * Simulator printf. + * + * @param format Describes the format to use. + * @param pArg The argument list. + */ +void simulator_printf(const char* format, va_list pArg); + +/** + * HAL implementation for the TouchGFX simulator. This particular simulator HAL implementation + * uses SDL2 to show the content of the framebuffer in a window. + * + * @see HAL + */ +class HALSDL2 : public HAL +{ +public: + /** + * Initializes a new instance of the HALSDL2 class. + * + * @param [in] dma Reference to DMA interface. + * @param [in] lcd Reference to the LCD. + * @param [in] touchCtrl Reference to Touch Controller driver. + * @param width Width of the display. + * @param height Height of the display. + */ + HALSDL2(DMA_Interface& dma, LCD& lcd, TouchController& touchCtrl, uint16_t width, uint16_t height) + : HAL(dma, lcd, touchCtrl, width, height), + portraitSkin(), + landscapeSkin(), + currentSkin(0), + isSkinActive(true), + isWindowBorderless(false), + isWindowVisible(true), + isConsoleVisible(true), + printFile(0), + windowDrag(false) + { + setVsyncInterval(30.f); // Simulate 20Hz per default for backward compatibility + updateCurrentSkin(); + } + + /** + * Main event loop. Will wait for VSYNC signal, and then process next frame. Call this + * function from your GUI task. + * + * @note This function never returns! + */ + virtual void taskEntry(); + + /** + * Sample key event from keyboard. + * + * @param [out] key Output parameter that will be set to the key value if a key press was + * detected. + * + * @return True if a key press was detected and the "key" parameter is set to a value. + */ + virtual bool sampleKey(uint8_t& key); + + /** + * This function is called whenever the framework has performed a complete draw. + * + * On some platforms, a local framebuffer needs to be pushed to the display through a + * SPI channel or similar. Implement that functionality here. This function is called + * whenever the framework has performed a complete draw. + */ + virtual void flushFrameBuffer(); + + /** + * This function is called whenever the framework has performed a partial draw. + * + * @param rect The area of the screen that has been drawn, expressed in absolute coordinates. + */ + virtual void flushFrameBuffer(const Rect& rect); + + /** + * Sets vsync interval for simulating same tick speed as the real hardware. Due to + * limitations in the granularity of SDL, the generated ticks in the simulator might not + * occur at the exact time, but accumulated over several ticks, the precision is very + * good. + * + * @param ms The milliseconds between ticks. + * + * @note That you can also use HAL::setFrameRateCompensation() in the simulator. The effect of + * this can easily be demonstrated by dragging the console output window of the + * simulator (when running from Visual Studio) as this will pause the SDL and + * generate a lot of ticks when the console window is released. Beware that + * since the missed vsyncs are accumulated in an 8 bit counter, only up to 255 + * ticks may be missed, so at VsyncInterval = 16.6667, dragging the windows for + * more than 255 * 16.6667ms = 4250ms + * = 4.25s will not generate all the ticks that were actually missed. This + * situation is, however, not very realistic, as normally just a couple of + * vsyncs are skipped. + */ + void setVsyncInterval(float ms); + + /** + * Samples the position of the mouse cursor. + * + * @param [out] x The x coordinate. + * @param [out] y The y coordinate. + * + * @return True if touch detected, false otherwise. + */ + bool doSampleTouch(int32_t& x, int32_t& y) const; + + virtual void setFrameBufferSize(uint16_t width, uint16_t height); + + /** + * Initializes SDL. + * + * @param argcount Number of arguments. + * @param [in] args Arguments. + * + * @return True if init went well, false otherwise. + */ + virtual bool sdl_init(int argcount, char** args); + + /** + * Sets window title. + * + * Sets window title of the TouchGFX simulator. + * + * @param title The title, if null the original "TouchGFX simulator" will be used. + * + * @see getWindowTitle + */ + static void setWindowTitle(const char* title); + + /** + * Gets window title. + * + * @return null "TouchGFX simulator" unless set to something else using setWindowTitle(). + * + * @see setWindowTitle + */ + static const char* getWindowTitle(); + + /** + * Loads a skin for a given display orientation that will be rendered in the simulator + * window with the the TouchGFX framebuffer placed inside the bitmap at the given + * coordinates. Different bitmaps can be loaded in landscape and portrait mode. If the + * provided bitmap cannot be loaded, the TouchGFX framebuffer will be displayed as + * normal. If the png files contain areas with alpha + * < 255, this will be used to create a shaped window. + * + * @param orientation The orientation. + * @param x The x coordinate. + * @param y The y coordinate. + * + * @note The skins must be named "portrait.png" and "landscape.png" and placed inside the + * "simulator/" folder. The build process of the simulator will automatically + * copy the skins to the folder where the executable simulator is generated. + * @note When as skin is set, the entire framebuffer is rendered through SDL whenever there is + * a change. Without a skin, only the areas with changes is rendered through SDL. + */ + void loadSkin(DisplayOrientation orientation, int x, int y); + + /** Saves a screenshot to the default folder and default filename. */ + void saveScreenshot(); + + /** + * Copy the next N screenshots to disk. On each screen update, the new screen is saved + * to disk. + * + * @param n Number of screenshots to save. These are added to any ongoing amount of + * screenshots in queue. + */ + virtual void saveNextScreenshots(int n); + + /** + * Saves a screenshot. + * + * @param [in] folder Folder name to place the screenshot in. + * @param [in] filename Filename to save the screenshot to. + */ + virtual void saveScreenshot(char* folder, char* filename); + + /** Copies the screenshot to clipboard. */ + virtual void copyScreenshotToClipboard(); + + /** + * Flash invalidated areas on/off. The area that needs to be redrawn is flashed in grey to help + * identify performance bottle necks. + * + * @param flash (Optional) True to flash the screen when updating. + */ + virtual void setFlashInvalidatedAreas(bool flash = true); + + /** + * Single stepping enable/disable. When single stepping is enabled, F10 will execute one + * tick and F9 will disable single stepping. + * + * @param singleStepping (Optional) True to pause the simulation and start single stepping. + * + * @see isSingleStepping + */ + static void setSingleStepping(bool singleStepping = true); + + /** + * Is single stepping. + * + * @return True if single stepping, false if not. + * + * @see setSingleStepping + */ + static bool isSingleStepping(); + + /** + * Single step a number of steps. Only works if single stepping is already enabled. + * + * @param steps (Optional) The steps Default is 1 step. + * + * @see setSingleStepping, isSingleStepping + */ + static void singleStep(uint16_t steps = 1); + +#ifndef __linux__ + /** + * Gets the argc and argv for a Windows program. + * + * @param [in,out] argc Pointer to where to store number of arguments. + * + * @return The argv list of arguments. + */ + static char** getArgv(int* argc); +#endif + + /** + * Scale framebuffer to 24bpp. The format of the framebuffer (src) is given in parameter + * format. The result is placed in the pre-allocated memory pointed to by parameter dst. + * If the framebuffer is in format Bitmap::RGB888, parameter dst is not used and the + * parameter src is simply returned. + * + * @param [in] src The framebuffer. + * @param format Describes the format of the framebuffer (lcd().framebufferFormat()). + * + * @return Null if it fails, else a pointer to an uint8_t. + */ + static uint8_t* scaleTo24bpp(uint16_t* src, Bitmap::BitmapFormat format); + + /** + * Rotates a framebuffer if the display is rotated. + * + * @param [in] src The framebuffer. + * + * @return Null if it fails, else a pointer to an uint8_t. + */ + static uint8_t* doRotate(uint8_t* src); + + /** + * Change visibility of window (hidden vs. shown) as well as (due to + * backward compatibility) the visibility of the console window. + * + * @param visible Should the window be visible? + * @param redrawWindow (Optional) Should the window be redrawn? Default is true. + * + * @see getWindowVisible, setConsoleVisible + */ + void setWindowVisible(bool visible, bool redrawWindow = true) + { + isWindowVisible = visible; + isConsoleVisible = visible; + if (redrawWindow) + { + recreateWindow(); + simulator_enable_stdio(); + } + } + + /** + * Is the window visible? + * + * @return True if it is visible, false if it is hidden. + * + * @see setWindowVisible, getConsoleVisible + */ + bool getWindowVisible() const + { + return isWindowVisible; + } + + /** + * Change visibility of console window (hidden vs. shown). + * + * @param visible Should the window be visible? + * @param redrawWindow (Optional) Should the window be redrawn? Default is true. + * + * @see setWindowVisible, getConsoleVisible + */ + void setConsoleVisible(bool visible, bool redrawWindow = true) + { + isConsoleVisible = visible; + if (redrawWindow) + { + recreateWindow(); + touchgfx::simulator_enable_stdio(); + } + } + + /** + * Is console window visible? + * + * @return True if it is visible, false if it is hidden. + * + * @see setConsoleVisible, getWindowVisible + */ + bool getConsoleVisible() const + { + return isConsoleVisible; + } + + /** + * Also write touchgfx_printf() to a file. The file will be generated (no appended to). + * + * @param filename The name of the file to write to (or null to stop writing to a file). + * + * @return True if the operation succeeds, false otherwise. + */ + bool printToFile(const char* filename); + + /** + * Get file handle to output file (if set). + * + * @return A file handle to the file where output is copied to. + * + * @see printToFile + */ + FILE* getPrintFile() const + { + return printFile; + } + + /** + * Generate name of file placed next to the simulator. + * + * @param [in] buffer If the buffer to fill with the local filename. Must be at least + * 300+length of filename parameter. + * @param buffer_size The size of the buffer in bytes. + * @param [in] filename The filename relative to the simulator executable. + * + * @return The filled buffer. + */ + char* localFileName(char* buffer, size_t buffer_size, const char* filename); + +protected: + /** + * Gets TFT framebuffer. + * + * @return null if it fails, else the TFT framebuffer. + */ + virtual uint16_t* getTFTFrameBuffer() const; + + /** + * Sets TFT framebuffer. + * + * @param [in] addr The address of the TFT framebuffer. + */ + void setTFTFrameBuffer(uint16_t* addr); + + /** + * Update framebuffer using an SDL Surface. + * + * @param _rectToUpdate Area to update. + * @param [in] frameBuffer Target framebuffer. + */ + virtual void renderLCD_FrameBufferToMemory(const Rect& _rectToUpdate, uint8_t* frameBuffer); + + /** Disables the DMA and LCD interrupts. */ + virtual void disableInterrupts() + { + } + + /** Enables the DMA and LCD interrupts. */ + virtual void enableInterrupts() + { + } + + /** Configures LCD interrupt. */ + virtual void configureLCDInterrupt() + { + } + + /** Enables the LCD interrupt. */ + virtual void enableLCDControllerInterrupt() + { + } + + /** + * Configures the interrupts relevant for TouchGFX. This primarily entails setting the + * interrupt priorities for the DMA and LCD interrupts. + */ + virtual void configureInterrupts() + { + } + + /** Perform the actual display orientation change. */ + void performDisplayOrientationChange(); + +private: + void recreateWindow(bool updateContent = true); + void pushTouch(bool down) const; + bool popTouch() const; + static void updateTitle(); + void alphaChannelCheck(SDL_Surface* surface, bool& isOpaque, bool& hasSemiTransparency); + void updateCurrentSkin(); + int getCurrentSkinX() const; + int getCurrentSkinY() const; + + static bool debugInfoEnabled; + + float msBetweenTicks; + float msPassed; + + static uint16_t icon[]; + static const char* customTitle; + + class SkinInfo + { + public: + SDL_Surface* surface; + bool isOpaque; + bool hasSemiTransparency; + int offsetX; + int offsetY; + SkinInfo() + : surface(0), isOpaque(true), hasSemiTransparency(false), offsetX(0), offsetY(0) + { + } + virtual ~SkinInfo() + { + } + }; + + char programPath[300]; + SkinInfo portraitSkin; + SkinInfo landscapeSkin; + SkinInfo* currentSkin; + bool isSkinActive; + bool isWindowBorderless; + bool isWindowVisible; + bool isConsoleVisible; + FILE* printFile; + static bool flashInvalidatedRect; + + bool windowDrag; + int windowDragX; + int windowDragY; + + static int32_t _xMouse; + static int32_t _yMouse; + static int32_t _x; + static int32_t _y; + static bool isWindowBeingDragged; + static int initialWindowX; + static int initialWindowY; + static int initialMouseX; + static int initialMouseY; + static bool _lastTouch; + static bool _touches[5]; + static int _numTouches; + + static uint8_t keyPressed; + + static bool singleSteppingEnabled; + static uint16_t singleSteppingSteps; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_HALSDL2_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL.h new file mode 100644 index 0000000..7647b51 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL.h @@ -0,0 +1,132 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL.h + * + * Main include header for the SDL library + */ + + +#ifndef _SDL_H +#define _SDL_H + +#include "SDL_main.h" +#include "SDL_stdinc.h" +#include "SDL_assert.h" +#include "SDL_atomic.h" +#include "SDL_audio.h" +#include "SDL_clipboard.h" +#include "SDL_cpuinfo.h" +#include "SDL_endian.h" +#include "SDL_error.h" +#include "SDL_events.h" +#include "SDL_filesystem.h" +#include "SDL_joystick.h" +#include "SDL_gamecontroller.h" +#include "SDL_haptic.h" +#include "SDL_hints.h" +#include "SDL_loadso.h" +#include "SDL_log.h" +#include "SDL_messagebox.h" +#include "SDL_mutex.h" +#include "SDL_power.h" +#include "SDL_render.h" +#include "SDL_rwops.h" +#include "SDL_system.h" +#include "SDL_thread.h" +#include "SDL_timer.h" +#include "SDL_version.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* As of version 0.5, SDL is loaded dynamically into the application */ + +/** + * \name SDL_INIT_* + * + * These are the flags which may be passed to SDL_Init(). You should + * specify the subsystems which you will be using in your application. + */ +/* @{ */ +#define SDL_INIT_TIMER 0x00000001 +#define SDL_INIT_AUDIO 0x00000010 +#define SDL_INIT_VIDEO 0x00000020 /**< SDL_INIT_VIDEO implies SDL_INIT_EVENTS */ +#define SDL_INIT_JOYSTICK 0x00000200 /**< SDL_INIT_JOYSTICK implies SDL_INIT_EVENTS */ +#define SDL_INIT_HAPTIC 0x00001000 +#define SDL_INIT_GAMECONTROLLER 0x00002000 /**< SDL_INIT_GAMECONTROLLER implies SDL_INIT_JOYSTICK */ +#define SDL_INIT_EVENTS 0x00004000 +#define SDL_INIT_NOPARACHUTE 0x00100000 /**< compatibility; this flag is ignored. */ +#define SDL_INIT_EVERYTHING ( \ + SDL_INIT_TIMER | SDL_INIT_AUDIO | SDL_INIT_VIDEO | SDL_INIT_EVENTS | \ + SDL_INIT_JOYSTICK | SDL_INIT_HAPTIC | SDL_INIT_GAMECONTROLLER \ + ) +/* @} */ + +/** + * This function initializes the subsystems specified by \c flags + */ +extern DECLSPEC int SDLCALL SDL_Init(Uint32 flags); + +/** + * This function initializes specific SDL subsystems + * + * Subsystem initialization is ref-counted, you must call + * SDL_QuitSubSystem for each SDL_InitSubSystem to correctly + * shutdown a subsystem manually (or call SDL_Quit to force shutdown). + * If a subsystem is already loaded then this call will + * increase the ref-count and return. + */ +extern DECLSPEC int SDLCALL SDL_InitSubSystem(Uint32 flags); + +/** + * This function cleans up specific SDL subsystems + */ +extern DECLSPEC void SDLCALL SDL_QuitSubSystem(Uint32 flags); + +/** + * This function returns a mask of the specified subsystems which have + * previously been initialized. + * + * If \c flags is 0, it returns a mask of all initialized subsystems. + */ +extern DECLSPEC Uint32 SDLCALL SDL_WasInit(Uint32 flags); + +/** + * This function cleans up all initialized subsystems. You should + * call it upon all exit conditions. + */ +extern DECLSPEC void SDLCALL SDL_Quit(void); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_H */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_assert.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_assert.h new file mode 100644 index 0000000..402981f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_assert.h @@ -0,0 +1,289 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_assert_h +#define _SDL_assert_h + +#include "SDL_config.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +#ifndef SDL_ASSERT_LEVEL +#ifdef SDL_DEFAULT_ASSERT_LEVEL +#define SDL_ASSERT_LEVEL SDL_DEFAULT_ASSERT_LEVEL +#elif defined(_DEBUG) || defined(DEBUG) || \ + (defined(__GNUC__) && !defined(__OPTIMIZE__)) +#define SDL_ASSERT_LEVEL 2 +#else +#define SDL_ASSERT_LEVEL 1 +#endif +#endif /* SDL_ASSERT_LEVEL */ + +/* +These are macros and not first class functions so that the debugger breaks +on the assertion line and not in some random guts of SDL, and so each +assert can have unique static variables associated with it. +*/ + +#if defined(_MSC_VER) +/* Don't include intrin.h here because it contains C++ code */ + extern void __cdecl __debugbreak(void); + #define SDL_TriggerBreakpoint() __debugbreak() +#elif (!defined(__NACL__) && defined(__GNUC__) && (defined(__i386__) || defined(__x86_64__))) + #define SDL_TriggerBreakpoint() __asm__ __volatile__ ( "int $3\n\t" ) +#elif defined(HAVE_SIGNAL_H) + #include + #define SDL_TriggerBreakpoint() raise(SIGTRAP) +#else + /* How do we trigger breakpoints on this platform? */ + #define SDL_TriggerBreakpoint() +#endif + +#if defined(__STDC_VERSION__) && (__STDC_VERSION__ >= 199901L) /* C99 supports __func__ as a standard. */ +# define SDL_FUNCTION __func__ +#elif ((__GNUC__ >= 2) || defined(_MSC_VER)) +# define SDL_FUNCTION __FUNCTION__ +#else +# define SDL_FUNCTION "???" +#endif +#define SDL_FILE __FILE__ +#define SDL_LINE __LINE__ + +/* +sizeof (x) makes the compiler still parse the expression even without +assertions enabled, so the code is always checked at compile time, but +doesn't actually generate code for it, so there are no side effects or +expensive checks at run time, just the constant size of what x WOULD be, +which presumably gets optimized out as unused. +This also solves the problem of... + + int somevalue = blah(); + SDL_assert(somevalue == 1); + +...which would cause compiles to complain that somevalue is unused if we +disable assertions. +*/ + +/* "while (0,0)" fools Microsoft's compiler's /W4 warning level into thinking + this condition isn't constant. And looks like an owl's face! */ +#ifdef _MSC_VER /* stupid /W4 warnings. */ +#define SDL_NULL_WHILE_LOOP_CONDITION (0,0) +#else +#define SDL_NULL_WHILE_LOOP_CONDITION (0) +#endif + +#define SDL_disabled_assert(condition) \ + do { (void) sizeof ((condition)); } while (SDL_NULL_WHILE_LOOP_CONDITION) + +typedef enum +{ + SDL_ASSERTION_RETRY, /**< Retry the assert immediately. */ + SDL_ASSERTION_BREAK, /**< Make the debugger trigger a breakpoint. */ + SDL_ASSERTION_ABORT, /**< Terminate the program. */ + SDL_ASSERTION_IGNORE, /**< Ignore the assert. */ + SDL_ASSERTION_ALWAYS_IGNORE /**< Ignore the assert from now on. */ +} SDL_AssertState; + +typedef struct SDL_AssertData +{ + int always_ignore; + unsigned int trigger_count; + const char *condition; + const char *filename; + int linenum; + const char *function; + const struct SDL_AssertData *next; +} SDL_AssertData; + +#if (SDL_ASSERT_LEVEL > 0) + +/* Never call this directly. Use the SDL_assert* macros. */ +extern DECLSPEC SDL_AssertState SDLCALL SDL_ReportAssertion(SDL_AssertData *, + const char *, + const char *, int) +#if defined(__clang__) +#if __has_feature(attribute_analyzer_noreturn) +/* this tells Clang's static analysis that we're a custom assert function, + and that the analyzer should assume the condition was always true past this + SDL_assert test. */ + __attribute__((analyzer_noreturn)) +#endif +#endif +; + +/* the do {} while(0) avoids dangling else problems: + if (x) SDL_assert(y); else blah(); + ... without the do/while, the "else" could attach to this macro's "if". + We try to handle just the minimum we need here in a macro...the loop, + the static vars, and break points. The heavy lifting is handled in + SDL_ReportAssertion(), in SDL_assert.c. +*/ +#define SDL_enabled_assert(condition) \ + do { \ + while ( !(condition) ) { \ + static struct SDL_AssertData sdl_assert_data = { \ + 0, 0, #condition, 0, 0, 0, 0 \ + }; \ + const SDL_AssertState sdl_assert_state = SDL_ReportAssertion(&sdl_assert_data, SDL_FUNCTION, SDL_FILE, SDL_LINE); \ + if (sdl_assert_state == SDL_ASSERTION_RETRY) { \ + continue; /* go again. */ \ + } else if (sdl_assert_state == SDL_ASSERTION_BREAK) { \ + SDL_TriggerBreakpoint(); \ + } \ + break; /* not retrying. */ \ + } \ + } while (SDL_NULL_WHILE_LOOP_CONDITION) + +#endif /* enabled assertions support code */ + +/* Enable various levels of assertions. */ +#if SDL_ASSERT_LEVEL == 0 /* assertions disabled */ +# define SDL_assert(condition) SDL_disabled_assert(condition) +# define SDL_assert_release(condition) SDL_disabled_assert(condition) +# define SDL_assert_paranoid(condition) SDL_disabled_assert(condition) +#elif SDL_ASSERT_LEVEL == 1 /* release settings. */ +# define SDL_assert(condition) SDL_disabled_assert(condition) +# define SDL_assert_release(condition) SDL_enabled_assert(condition) +# define SDL_assert_paranoid(condition) SDL_disabled_assert(condition) +#elif SDL_ASSERT_LEVEL == 2 /* normal settings. */ +# define SDL_assert(condition) SDL_enabled_assert(condition) +# define SDL_assert_release(condition) SDL_enabled_assert(condition) +# define SDL_assert_paranoid(condition) SDL_disabled_assert(condition) +#elif SDL_ASSERT_LEVEL == 3 /* paranoid settings. */ +# define SDL_assert(condition) SDL_enabled_assert(condition) +# define SDL_assert_release(condition) SDL_enabled_assert(condition) +# define SDL_assert_paranoid(condition) SDL_enabled_assert(condition) +#else +# error Unknown assertion level. +#endif + +/* this assertion is never disabled at any level. */ +#define SDL_assert_always(condition) SDL_enabled_assert(condition) + + +typedef SDL_AssertState (SDLCALL *SDL_AssertionHandler)( + const SDL_AssertData* data, void* userdata); + +/** + * \brief Set an application-defined assertion handler. + * + * This allows an app to show its own assertion UI and/or force the + * response to an assertion failure. If the app doesn't provide this, SDL + * will try to do the right thing, popping up a system-specific GUI dialog, + * and probably minimizing any fullscreen windows. + * + * This callback may fire from any thread, but it runs wrapped in a mutex, so + * it will only fire from one thread at a time. + * + * Setting the callback to NULL restores SDL's original internal handler. + * + * This callback is NOT reset to SDL's internal handler upon SDL_Quit()! + * + * \return SDL_AssertState value of how to handle the assertion failure. + * + * \param handler Callback function, called when an assertion fails. + * \param userdata A pointer passed to the callback as-is. + */ +extern DECLSPEC void SDLCALL SDL_SetAssertionHandler( + SDL_AssertionHandler handler, + void *userdata); + +/** + * \brief Get the default assertion handler. + * + * This returns the function pointer that is called by default when an + * assertion is triggered. This is an internal function provided by SDL, + * that is used for assertions when SDL_SetAssertionHandler() hasn't been + * used to provide a different function. + * + * \return The default SDL_AssertionHandler that is called when an assert triggers. + */ +extern DECLSPEC SDL_AssertionHandler SDLCALL SDL_GetDefaultAssertionHandler(void); + +/** + * \brief Get the current assertion handler. + * + * This returns the function pointer that is called when an assertion is + * triggered. This is either the value last passed to + * SDL_SetAssertionHandler(), or if no application-specified function is + * set, is equivalent to calling SDL_GetDefaultAssertionHandler(). + * + * \param puserdata Pointer to a void*, which will store the "userdata" + * pointer that was passed to SDL_SetAssertionHandler(). + * This value will always be NULL for the default handler. + * If you don't care about this data, it is safe to pass + * a NULL pointer to this function to ignore it. + * \return The SDL_AssertionHandler that is called when an assert triggers. + */ +extern DECLSPEC SDL_AssertionHandler SDLCALL SDL_GetAssertionHandler(void **puserdata); + +/** + * \brief Get a list of all assertion failures. + * + * Get all assertions triggered since last call to SDL_ResetAssertionReport(), + * or the start of the program. + * + * The proper way to examine this data looks something like this: + * + * + * const SDL_AssertData *item = SDL_GetAssertionReport(); + * while (item) { + * printf("'%s', %s (%s:%d), triggered %u times, always ignore: %s.\n", + * item->condition, item->function, item->filename, + * item->linenum, item->trigger_count, + * item->always_ignore ? "yes" : "no"); + * item = item->next; + * } + * + * + * \return List of all assertions. + * \sa SDL_ResetAssertionReport + */ +extern DECLSPEC const SDL_AssertData * SDLCALL SDL_GetAssertionReport(void); + +/** + * \brief Reset the list of all assertion failures. + * + * Reset list of all assertions triggered. + * + * \sa SDL_GetAssertionReport + */ +extern DECLSPEC void SDLCALL SDL_ResetAssertionReport(void); + + +/* these had wrong naming conventions until 2.0.4. Please update your app! */ +#define SDL_assert_state SDL_AssertState +#define SDL_assert_data SDL_AssertData + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_assert_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_atomic.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_atomic.h new file mode 100644 index 0000000..56aa81d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_atomic.h @@ -0,0 +1,268 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_atomic.h + * + * Atomic operations. + * + * IMPORTANT: + * If you are not an expert in concurrent lockless programming, you should + * only be using the atomic lock and reference counting functions in this + * file. In all other cases you should be protecting your data structures + * with full mutexes. + * + * The list of "safe" functions to use are: + * SDL_AtomicLock() + * SDL_AtomicUnlock() + * SDL_AtomicIncRef() + * SDL_AtomicDecRef() + * + * Seriously, here be dragons! + * ^^^^^^^^^^^^^^^^^^^^^^^^^^^ + * + * You can find out a little more about lockless programming and the + * subtle issues that can arise here: + * http://msdn.microsoft.com/en-us/library/ee418650%28v=vs.85%29.aspx + * + * There's also lots of good information here: + * http://www.1024cores.net/home/lock-free-algorithms + * http://preshing.com/ + * + * These operations may or may not actually be implemented using + * processor specific atomic operations. When possible they are + * implemented as true processor specific atomic operations. When that + * is not possible the are implemented using locks that *do* use the + * available atomic operations. + * + * All of the atomic operations that modify memory are full memory barriers. + */ + +#ifndef _SDL_atomic_h_ +#define _SDL_atomic_h_ + +#include "SDL_stdinc.h" +#include "SDL_platform.h" + +#include "begin_code.h" + +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \name SDL AtomicLock + * + * The atomic locks are efficient spinlocks using CPU instructions, + * but are vulnerable to starvation and can spin forever if a thread + * holding a lock has been terminated. For this reason you should + * minimize the code executed inside an atomic lock and never do + * expensive things like API or system calls while holding them. + * + * The atomic locks are not safe to lock recursively. + * + * Porting Note: + * The spin lock functions and type are required and can not be + * emulated because they are used in the atomic emulation code. + */ +/* @{ */ + +typedef int SDL_SpinLock; + +/** + * \brief Try to lock a spin lock by setting it to a non-zero value. + * + * \param lock Points to the lock. + * + * \return SDL_TRUE if the lock succeeded, SDL_FALSE if the lock is already held. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_AtomicTryLock(SDL_SpinLock *lock); + +/** + * \brief Lock a spin lock by setting it to a non-zero value. + * + * \param lock Points to the lock. + */ +extern DECLSPEC void SDLCALL SDL_AtomicLock(SDL_SpinLock *lock); + +/** + * \brief Unlock a spin lock by setting it to 0. Always returns immediately + * + * \param lock Points to the lock. + */ +extern DECLSPEC void SDLCALL SDL_AtomicUnlock(SDL_SpinLock *lock); + +/* @} *//* SDL AtomicLock */ + + +/** + * The compiler barrier prevents the compiler from reordering + * reads and writes to globally visible variables across the call. + */ +#if defined(_MSC_VER) && (_MSC_VER > 1200) +void _ReadWriteBarrier(void); +#pragma intrinsic(_ReadWriteBarrier) +#define SDL_CompilerBarrier() _ReadWriteBarrier() +#elif (defined(__GNUC__) && !defined(__EMSCRIPTEN__)) || (defined(__SUNPRO_C) && (__SUNPRO_C >= 0x5120)) +/* This is correct for all CPUs when using GCC or Solaris Studio 12.1+. */ +#define SDL_CompilerBarrier() __asm__ __volatile__ ("" : : : "memory") +#else +#define SDL_CompilerBarrier() \ +{ SDL_SpinLock _tmp = 0; SDL_AtomicLock(&_tmp); SDL_AtomicUnlock(&_tmp); } +#endif + +/** + * Memory barriers are designed to prevent reads and writes from being + * reordered by the compiler and being seen out of order on multi-core CPUs. + * + * A typical pattern would be for thread A to write some data and a flag, + * and for thread B to read the flag and get the data. In this case you + * would insert a release barrier between writing the data and the flag, + * guaranteeing that the data write completes no later than the flag is + * written, and you would insert an acquire barrier between reading the + * flag and reading the data, to ensure that all the reads associated + * with the flag have completed. + * + * In this pattern you should always see a release barrier paired with + * an acquire barrier and you should gate the data reads/writes with a + * single flag variable. + * + * For more information on these semantics, take a look at the blog post: + * http://preshing.com/20120913/acquire-and-release-semantics + */ +#if defined(__GNUC__) && (defined(__powerpc__) || defined(__ppc__)) +#define SDL_MemoryBarrierRelease() __asm__ __volatile__ ("lwsync" : : : "memory") +#define SDL_MemoryBarrierAcquire() __asm__ __volatile__ ("lwsync" : : : "memory") +#elif defined(__GNUC__) && defined(__arm__) +#if defined(__ARM_ARCH_7__) || defined(__ARM_ARCH_7A__) || defined(__ARM_ARCH_7EM__) || defined(__ARM_ARCH_7R__) || defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7S__) +#define SDL_MemoryBarrierRelease() __asm__ __volatile__ ("dmb ish" : : : "memory") +#define SDL_MemoryBarrierAcquire() __asm__ __volatile__ ("dmb ish" : : : "memory") +#elif defined(__ARM_ARCH_6__) || defined(__ARM_ARCH_6J__) || defined(__ARM_ARCH_6K__) || defined(__ARM_ARCH_6T2__) || defined(__ARM_ARCH_6Z__) || defined(__ARM_ARCH_6ZK__) +#ifdef __thumb__ +/* The mcr instruction isn't available in thumb mode, use real functions */ +extern DECLSPEC void SDLCALL SDL_MemoryBarrierRelease(); +extern DECLSPEC void SDLCALL SDL_MemoryBarrierAcquire(); +#else +#define SDL_MemoryBarrierRelease() __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 5" : : "r"(0) : "memory") +#define SDL_MemoryBarrierAcquire() __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 5" : : "r"(0) : "memory") +#endif /* __thumb__ */ +#else +#define SDL_MemoryBarrierRelease() __asm__ __volatile__ ("" : : : "memory") +#define SDL_MemoryBarrierAcquire() __asm__ __volatile__ ("" : : : "memory") +#endif /* __GNUC__ && __arm__ */ +#else +#if (defined(__SUNPRO_C) && (__SUNPRO_C >= 0x5120)) +/* This is correct for all CPUs on Solaris when using Solaris Studio 12.1+. */ +#include +#define SDL_MemoryBarrierRelease() __machine_rel_barrier() +#define SDL_MemoryBarrierAcquire() __machine_acq_barrier() +#else +/* This is correct for the x86 and x64 CPUs, and we'll expand this over time. */ +#define SDL_MemoryBarrierRelease() SDL_CompilerBarrier() +#define SDL_MemoryBarrierAcquire() SDL_CompilerBarrier() +#endif +#endif + +/** + * \brief A type representing an atomic integer value. It is a struct + * so people don't accidentally use numeric operations on it. + */ +typedef struct { int value; } SDL_atomic_t; + +/** + * \brief Set an atomic variable to a new value if it is currently an old value. + * + * \return SDL_TRUE if the atomic variable was set, SDL_FALSE otherwise. + * + * \note If you don't know what this function is for, you shouldn't use it! +*/ +extern DECLSPEC SDL_bool SDLCALL SDL_AtomicCAS(SDL_atomic_t *a, int oldval, int newval); + +/** + * \brief Set an atomic variable to a value. + * + * \return The previous value of the atomic variable. + */ +extern DECLSPEC int SDLCALL SDL_AtomicSet(SDL_atomic_t *a, int v); + +/** + * \brief Get the value of an atomic variable + */ +extern DECLSPEC int SDLCALL SDL_AtomicGet(SDL_atomic_t *a); + +/** + * \brief Add to an atomic variable. + * + * \return The previous value of the atomic variable. + * + * \note This same style can be used for any number operation + */ +extern DECLSPEC int SDLCALL SDL_AtomicAdd(SDL_atomic_t *a, int v); + +/** + * \brief Increment an atomic variable used as a reference count. + */ +#ifndef SDL_AtomicIncRef +#define SDL_AtomicIncRef(a) SDL_AtomicAdd(a, 1) +#endif + +/** + * \brief Decrement an atomic variable used as a reference count. + * + * \return SDL_TRUE if the variable reached zero after decrementing, + * SDL_FALSE otherwise + */ +#ifndef SDL_AtomicDecRef +#define SDL_AtomicDecRef(a) (SDL_AtomicAdd(a, -1) == 1) +#endif + +/** + * \brief Set a pointer to a new value if it is currently an old value. + * + * \return SDL_TRUE if the pointer was set, SDL_FALSE otherwise. + * + * \note If you don't know what this function is for, you shouldn't use it! +*/ +extern DECLSPEC SDL_bool SDLCALL SDL_AtomicCASPtr(void **a, void *oldval, void *newval); + +/** + * \brief Set a pointer to a value atomically. + * + * \return The previous value of the pointer. + */ +extern DECLSPEC void* SDLCALL SDL_AtomicSetPtr(void **a, void* v); + +/** + * \brief Get the value of a pointer atomically. + */ +extern DECLSPEC void* SDLCALL SDL_AtomicGetPtr(void **a); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif + +#include "close_code.h" + +#endif /* _SDL_atomic_h_ */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_audio.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_audio.h new file mode 100644 index 0000000..4f65521 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_audio.h @@ -0,0 +1,605 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_audio.h + * + * Access to the raw audio mixing buffer for the SDL library. + */ + +#ifndef _SDL_audio_h +#define _SDL_audio_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_endian.h" +#include "SDL_mutex.h" +#include "SDL_thread.h" +#include "SDL_rwops.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Audio format flags. + * + * These are what the 16 bits in SDL_AudioFormat currently mean... + * (Unspecified bits are always zero). + * + * \verbatim + ++-----------------------sample is signed if set + || + || ++-----------sample is bigendian if set + || || + || || ++---sample is float if set + || || || + || || || +---sample bit size---+ + || || || | | + 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 + \endverbatim + * + * There are macros in SDL 2.0 and later to query these bits. + */ +typedef Uint16 SDL_AudioFormat; + +/** + * \name Audio flags + */ +/* @{ */ + +#define SDL_AUDIO_MASK_BITSIZE (0xFF) +#define SDL_AUDIO_MASK_DATATYPE (1<<8) +#define SDL_AUDIO_MASK_ENDIAN (1<<12) +#define SDL_AUDIO_MASK_SIGNED (1<<15) +#define SDL_AUDIO_BITSIZE(x) (x & SDL_AUDIO_MASK_BITSIZE) +#define SDL_AUDIO_ISFLOAT(x) (x & SDL_AUDIO_MASK_DATATYPE) +#define SDL_AUDIO_ISBIGENDIAN(x) (x & SDL_AUDIO_MASK_ENDIAN) +#define SDL_AUDIO_ISSIGNED(x) (x & SDL_AUDIO_MASK_SIGNED) +#define SDL_AUDIO_ISINT(x) (!SDL_AUDIO_ISFLOAT(x)) +#define SDL_AUDIO_ISLITTLEENDIAN(x) (!SDL_AUDIO_ISBIGENDIAN(x)) +#define SDL_AUDIO_ISUNSIGNED(x) (!SDL_AUDIO_ISSIGNED(x)) + +/** + * \name Audio format flags + * + * Defaults to LSB byte order. + */ +/* @{ */ +#define AUDIO_U8 0x0008 /**< Unsigned 8-bit samples */ +#define AUDIO_S8 0x8008 /**< Signed 8-bit samples */ +#define AUDIO_U16LSB 0x0010 /**< Unsigned 16-bit samples */ +#define AUDIO_S16LSB 0x8010 /**< Signed 16-bit samples */ +#define AUDIO_U16MSB 0x1010 /**< As above, but big-endian byte order */ +#define AUDIO_S16MSB 0x9010 /**< As above, but big-endian byte order */ +#define AUDIO_U16 AUDIO_U16LSB +#define AUDIO_S16 AUDIO_S16LSB +/* @} */ + +/** + * \name int32 support + */ +/* @{ */ +#define AUDIO_S32LSB 0x8020 /**< 32-bit integer samples */ +#define AUDIO_S32MSB 0x9020 /**< As above, but big-endian byte order */ +#define AUDIO_S32 AUDIO_S32LSB +/* @} */ + +/** + * \name float32 support + */ +/* @{ */ +#define AUDIO_F32LSB 0x8120 /**< 32-bit floating point samples */ +#define AUDIO_F32MSB 0x9120 /**< As above, but big-endian byte order */ +#define AUDIO_F32 AUDIO_F32LSB +/* @} */ + +/** + * \name Native audio byte ordering + */ +/* @{ */ +#if SDL_BYTEORDER == SDL_LIL_ENDIAN +#define AUDIO_U16SYS AUDIO_U16LSB +#define AUDIO_S16SYS AUDIO_S16LSB +#define AUDIO_S32SYS AUDIO_S32LSB +#define AUDIO_F32SYS AUDIO_F32LSB +#else +#define AUDIO_U16SYS AUDIO_U16MSB +#define AUDIO_S16SYS AUDIO_S16MSB +#define AUDIO_S32SYS AUDIO_S32MSB +#define AUDIO_F32SYS AUDIO_F32MSB +#endif +/* @} */ + +/** + * \name Allow change flags + * + * Which audio format changes are allowed when opening a device. + */ +/* @{ */ +#define SDL_AUDIO_ALLOW_FREQUENCY_CHANGE 0x00000001 +#define SDL_AUDIO_ALLOW_FORMAT_CHANGE 0x00000002 +#define SDL_AUDIO_ALLOW_CHANNELS_CHANGE 0x00000004 +#define SDL_AUDIO_ALLOW_ANY_CHANGE (SDL_AUDIO_ALLOW_FREQUENCY_CHANGE|SDL_AUDIO_ALLOW_FORMAT_CHANGE|SDL_AUDIO_ALLOW_CHANNELS_CHANGE) +/* @} */ + +/* @} *//* Audio flags */ + +/** + * This function is called when the audio device needs more data. + * + * \param userdata An application-specific parameter saved in + * the SDL_AudioSpec structure + * \param stream A pointer to the audio data buffer. + * \param len The length of that buffer in bytes. + * + * Once the callback returns, the buffer will no longer be valid. + * Stereo samples are stored in a LRLRLR ordering. + * + * You can choose to avoid callbacks and use SDL_QueueAudio() instead, if + * you like. Just open your audio device with a NULL callback. + */ +typedef void (SDLCALL * SDL_AudioCallback) (void *userdata, Uint8 * stream, + int len); + +/** + * The calculated values in this structure are calculated by SDL_OpenAudio(). + */ +typedef struct SDL_AudioSpec +{ + int freq; /**< DSP frequency -- samples per second */ + SDL_AudioFormat format; /**< Audio data format */ + Uint8 channels; /**< Number of channels: 1 mono, 2 stereo */ + Uint8 silence; /**< Audio buffer silence value (calculated) */ + Uint16 samples; /**< Audio buffer size in samples (power of 2) */ + Uint16 padding; /**< Necessary for some compile environments */ + Uint32 size; /**< Audio buffer size in bytes (calculated) */ + SDL_AudioCallback callback; /**< Callback that feeds the audio device (NULL to use SDL_QueueAudio()). */ + void *userdata; /**< Userdata passed to callback (ignored for NULL callbacks). */ +} SDL_AudioSpec; + + +struct SDL_AudioCVT; +typedef void (SDLCALL * SDL_AudioFilter) (struct SDL_AudioCVT * cvt, + SDL_AudioFormat format); + +/** + * A structure to hold a set of audio conversion filters and buffers. + */ +#ifdef __GNUC__ +/* This structure is 84 bytes on 32-bit architectures, make sure GCC doesn't + pad it out to 88 bytes to guarantee ABI compatibility between compilers. + vvv + The next time we rev the ABI, make sure to size the ints and add padding. +*/ +#define SDL_AUDIOCVT_PACKED __attribute__((packed)) +#else +#define SDL_AUDIOCVT_PACKED +#endif +/* */ +typedef struct SDL_AudioCVT +{ + int needed; /**< Set to 1 if conversion possible */ + SDL_AudioFormat src_format; /**< Source audio format */ + SDL_AudioFormat dst_format; /**< Target audio format */ + double rate_incr; /**< Rate conversion increment */ + Uint8 *buf; /**< Buffer to hold entire audio data */ + int len; /**< Length of original audio buffer */ + int len_cvt; /**< Length of converted audio buffer */ + int len_mult; /**< buffer must be len*len_mult big */ + double len_ratio; /**< Given len, final size is len*len_ratio */ + SDL_AudioFilter filters[10]; /**< Filter list */ + int filter_index; /**< Current audio conversion function */ +} SDL_AUDIOCVT_PACKED SDL_AudioCVT; + + +/* Function prototypes */ + +/** + * \name Driver discovery functions + * + * These functions return the list of built in audio drivers, in the + * order that they are normally initialized by default. + */ +/* @{ */ +extern DECLSPEC int SDLCALL SDL_GetNumAudioDrivers(void); +extern DECLSPEC const char *SDLCALL SDL_GetAudioDriver(int index); +/* @} */ + +/** + * \name Initialization and cleanup + * + * \internal These functions are used internally, and should not be used unless + * you have a specific need to specify the audio driver you want to + * use. You should normally use SDL_Init() or SDL_InitSubSystem(). + */ +/* @{ */ +extern DECLSPEC int SDLCALL SDL_AudioInit(const char *driver_name); +extern DECLSPEC void SDLCALL SDL_AudioQuit(void); +/* @} */ + +/** + * This function returns the name of the current audio driver, or NULL + * if no driver has been initialized. + */ +extern DECLSPEC const char *SDLCALL SDL_GetCurrentAudioDriver(void); + +/** + * This function opens the audio device with the desired parameters, and + * returns 0 if successful, placing the actual hardware parameters in the + * structure pointed to by \c obtained. If \c obtained is NULL, the audio + * data passed to the callback function will be guaranteed to be in the + * requested format, and will be automatically converted to the hardware + * audio format if necessary. This function returns -1 if it failed + * to open the audio device, or couldn't set up the audio thread. + * + * When filling in the desired audio spec structure, + * - \c desired->freq should be the desired audio frequency in samples-per- + * second. + * - \c desired->format should be the desired audio format. + * - \c desired->samples is the desired size of the audio buffer, in + * samples. This number should be a power of two, and may be adjusted by + * the audio driver to a value more suitable for the hardware. Good values + * seem to range between 512 and 8096 inclusive, depending on the + * application and CPU speed. Smaller values yield faster response time, + * but can lead to underflow if the application is doing heavy processing + * and cannot fill the audio buffer in time. A stereo sample consists of + * both right and left channels in LR ordering. + * Note that the number of samples is directly related to time by the + * following formula: \code ms = (samples*1000)/freq \endcode + * - \c desired->size is the size in bytes of the audio buffer, and is + * calculated by SDL_OpenAudio(). + * - \c desired->silence is the value used to set the buffer to silence, + * and is calculated by SDL_OpenAudio(). + * - \c desired->callback should be set to a function that will be called + * when the audio device is ready for more data. It is passed a pointer + * to the audio buffer, and the length in bytes of the audio buffer. + * This function usually runs in a separate thread, and so you should + * protect data structures that it accesses by calling SDL_LockAudio() + * and SDL_UnlockAudio() in your code. Alternately, you may pass a NULL + * pointer here, and call SDL_QueueAudio() with some frequency, to queue + * more audio samples to be played. + * - \c desired->userdata is passed as the first parameter to your callback + * function. If you passed a NULL callback, this value is ignored. + * + * The audio device starts out playing silence when it's opened, and should + * be enabled for playing by calling \c SDL_PauseAudio(0) when you are ready + * for your audio callback function to be called. Since the audio driver + * may modify the requested size of the audio buffer, you should allocate + * any local mixing buffers after you open the audio device. + */ +extern DECLSPEC int SDLCALL SDL_OpenAudio(SDL_AudioSpec * desired, + SDL_AudioSpec * obtained); + +/** + * SDL Audio Device IDs. + * + * A successful call to SDL_OpenAudio() is always device id 1, and legacy + * SDL audio APIs assume you want this device ID. SDL_OpenAudioDevice() calls + * always returns devices >= 2 on success. The legacy calls are good both + * for backwards compatibility and when you don't care about multiple, + * specific, or capture devices. + */ +typedef Uint32 SDL_AudioDeviceID; + +/** + * Get the number of available devices exposed by the current driver. + * Only valid after a successfully initializing the audio subsystem. + * Returns -1 if an explicit list of devices can't be determined; this is + * not an error. For example, if SDL is set up to talk to a remote audio + * server, it can't list every one available on the Internet, but it will + * still allow a specific host to be specified to SDL_OpenAudioDevice(). + * + * In many common cases, when this function returns a value <= 0, it can still + * successfully open the default device (NULL for first argument of + * SDL_OpenAudioDevice()). + */ +extern DECLSPEC int SDLCALL SDL_GetNumAudioDevices(int iscapture); + +/** + * Get the human-readable name of a specific audio device. + * Must be a value between 0 and (number of audio devices-1). + * Only valid after a successfully initializing the audio subsystem. + * The values returned by this function reflect the latest call to + * SDL_GetNumAudioDevices(); recall that function to redetect available + * hardware. + * + * The string returned by this function is UTF-8 encoded, read-only, and + * managed internally. You are not to free it. If you need to keep the + * string for any length of time, you should make your own copy of it, as it + * will be invalid next time any of several other SDL functions is called. + */ +extern DECLSPEC const char *SDLCALL SDL_GetAudioDeviceName(int index, + int iscapture); + + +/** + * Open a specific audio device. Passing in a device name of NULL requests + * the most reasonable default (and is equivalent to calling SDL_OpenAudio()). + * + * The device name is a UTF-8 string reported by SDL_GetAudioDeviceName(), but + * some drivers allow arbitrary and driver-specific strings, such as a + * hostname/IP address for a remote audio server, or a filename in the + * diskaudio driver. + * + * \return 0 on error, a valid device ID that is >= 2 on success. + * + * SDL_OpenAudio(), unlike this function, always acts on device ID 1. + */ +extern DECLSPEC SDL_AudioDeviceID SDLCALL SDL_OpenAudioDevice(const char + *device, + int iscapture, + const + SDL_AudioSpec * + desired, + SDL_AudioSpec * + obtained, + int + allowed_changes); + + + +/** + * \name Audio state + * + * Get the current audio state. + */ +/* @{ */ +typedef enum +{ + SDL_AUDIO_STOPPED = 0, + SDL_AUDIO_PLAYING, + SDL_AUDIO_PAUSED +} SDL_AudioStatus; +extern DECLSPEC SDL_AudioStatus SDLCALL SDL_GetAudioStatus(void); + +extern DECLSPEC SDL_AudioStatus SDLCALL +SDL_GetAudioDeviceStatus(SDL_AudioDeviceID dev); +/* @} *//* Audio State */ + +/** + * \name Pause audio functions + * + * These functions pause and unpause the audio callback processing. + * They should be called with a parameter of 0 after opening the audio + * device to start playing sound. This is so you can safely initialize + * data for your callback function after opening the audio device. + * Silence will be written to the audio device during the pause. + */ +/* @{ */ +extern DECLSPEC void SDLCALL SDL_PauseAudio(int pause_on); +extern DECLSPEC void SDLCALL SDL_PauseAudioDevice(SDL_AudioDeviceID dev, + int pause_on); +/* @} *//* Pause audio functions */ + +/** + * This function loads a WAVE from the data source, automatically freeing + * that source if \c freesrc is non-zero. For example, to load a WAVE file, + * you could do: + * \code + * SDL_LoadWAV_RW(SDL_RWFromFile("sample.wav", "rb"), 1, ...); + * \endcode + * + * If this function succeeds, it returns the given SDL_AudioSpec, + * filled with the audio data format of the wave data, and sets + * \c *audio_buf to a malloc()'d buffer containing the audio data, + * and sets \c *audio_len to the length of that audio buffer, in bytes. + * You need to free the audio buffer with SDL_FreeWAV() when you are + * done with it. + * + * This function returns NULL and sets the SDL error message if the + * wave file cannot be opened, uses an unknown data format, or is + * corrupt. Currently raw and MS-ADPCM WAVE files are supported. + */ +extern DECLSPEC SDL_AudioSpec *SDLCALL SDL_LoadWAV_RW(SDL_RWops * src, + int freesrc, + SDL_AudioSpec * spec, + Uint8 ** audio_buf, + Uint32 * audio_len); + +/** + * Loads a WAV from a file. + * Compatibility convenience function. + */ +#define SDL_LoadWAV(file, spec, audio_buf, audio_len) \ + SDL_LoadWAV_RW(SDL_RWFromFile(file, "rb"),1, spec,audio_buf,audio_len) + +/** + * This function frees data previously allocated with SDL_LoadWAV_RW() + */ +extern DECLSPEC void SDLCALL SDL_FreeWAV(Uint8 * audio_buf); + +/** + * This function takes a source format and rate and a destination format + * and rate, and initializes the \c cvt structure with information needed + * by SDL_ConvertAudio() to convert a buffer of audio data from one format + * to the other. + * + * \return -1 if the format conversion is not supported, 0 if there's + * no conversion needed, or 1 if the audio filter is set up. + */ +extern DECLSPEC int SDLCALL SDL_BuildAudioCVT(SDL_AudioCVT * cvt, + SDL_AudioFormat src_format, + Uint8 src_channels, + int src_rate, + SDL_AudioFormat dst_format, + Uint8 dst_channels, + int dst_rate); + +/** + * Once you have initialized the \c cvt structure using SDL_BuildAudioCVT(), + * created an audio buffer \c cvt->buf, and filled it with \c cvt->len bytes of + * audio data in the source format, this function will convert it in-place + * to the desired format. + * + * The data conversion may expand the size of the audio data, so the buffer + * \c cvt->buf should be allocated after the \c cvt structure is initialized by + * SDL_BuildAudioCVT(), and should be \c cvt->len*cvt->len_mult bytes long. + */ +extern DECLSPEC int SDLCALL SDL_ConvertAudio(SDL_AudioCVT * cvt); + +#define SDL_MIX_MAXVOLUME 128 +/** + * This takes two audio buffers of the playing audio format and mixes + * them, performing addition, volume adjustment, and overflow clipping. + * The volume ranges from 0 - 128, and should be set to ::SDL_MIX_MAXVOLUME + * for full audio volume. Note this does not change hardware volume. + * This is provided for convenience -- you can mix your own audio data. + */ +extern DECLSPEC void SDLCALL SDL_MixAudio(Uint8 * dst, const Uint8 * src, + Uint32 len, int volume); + +/** + * This works like SDL_MixAudio(), but you specify the audio format instead of + * using the format of audio device 1. Thus it can be used when no audio + * device is open at all. + */ +extern DECLSPEC void SDLCALL SDL_MixAudioFormat(Uint8 * dst, + const Uint8 * src, + SDL_AudioFormat format, + Uint32 len, int volume); + +/** + * Queue more audio on non-callback devices. + * + * SDL offers two ways to feed audio to the device: you can either supply a + * callback that SDL triggers with some frequency to obtain more audio + * (pull method), or you can supply no callback, and then SDL will expect + * you to supply data at regular intervals (push method) with this function. + * + * There are no limits on the amount of data you can queue, short of + * exhaustion of address space. Queued data will drain to the device as + * necessary without further intervention from you. If the device needs + * audio but there is not enough queued, it will play silence to make up + * the difference. This means you will have skips in your audio playback + * if you aren't routinely queueing sufficient data. + * + * This function copies the supplied data, so you are safe to free it when + * the function returns. This function is thread-safe, but queueing to the + * same device from two threads at once does not promise which buffer will + * be queued first. + * + * You may not queue audio on a device that is using an application-supplied + * callback; doing so returns an error. You have to use the audio callback + * or queue audio with this function, but not both. + * + * You should not call SDL_LockAudio() on the device before queueing; SDL + * handles locking internally for this function. + * + * \param dev The device ID to which we will queue audio. + * \param data The data to queue to the device for later playback. + * \param len The number of bytes (not samples!) to which (data) points. + * \return zero on success, -1 on error. + * + * \sa SDL_GetQueuedAudioSize + * \sa SDL_ClearQueuedAudio + */ +extern DECLSPEC int SDLCALL SDL_QueueAudio(SDL_AudioDeviceID dev, const void *data, Uint32 len); + +/** + * Get the number of bytes of still-queued audio. + * + * This is the number of bytes that have been queued for playback with + * SDL_QueueAudio(), but have not yet been sent to the hardware. + * + * Once we've sent it to the hardware, this function can not decide the exact + * byte boundary of what has been played. It's possible that we just gave the + * hardware several kilobytes right before you called this function, but it + * hasn't played any of it yet, or maybe half of it, etc. + * + * You may not queue audio on a device that is using an application-supplied + * callback; calling this function on such a device always returns 0. + * You have to use the audio callback or queue audio with SDL_QueueAudio(), + * but not both. + * + * You should not call SDL_LockAudio() on the device before querying; SDL + * handles locking internally for this function. + * + * \param dev The device ID of which we will query queued audio size. + * \return Number of bytes (not samples!) of queued audio. + * + * \sa SDL_QueueAudio + * \sa SDL_ClearQueuedAudio + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetQueuedAudioSize(SDL_AudioDeviceID dev); + +/** + * Drop any queued audio data waiting to be sent to the hardware. + * + * Immediately after this call, SDL_GetQueuedAudioSize() will return 0 and + * the hardware will start playing silence if more audio isn't queued. + * + * This will not prevent playback of queued audio that's already been sent + * to the hardware, as we can not undo that, so expect there to be some + * fraction of a second of audio that might still be heard. This can be + * useful if you want to, say, drop any pending music during a level change + * in your game. + * + * You may not queue audio on a device that is using an application-supplied + * callback; calling this function on such a device is always a no-op. + * You have to use the audio callback or queue audio with SDL_QueueAudio(), + * but not both. + * + * You should not call SDL_LockAudio() on the device before clearing the + * queue; SDL handles locking internally for this function. + * + * This function always succeeds and thus returns void. + * + * \param dev The device ID of which to clear the audio queue. + * + * \sa SDL_QueueAudio + * \sa SDL_GetQueuedAudioSize + */ +extern DECLSPEC void SDLCALL SDL_ClearQueuedAudio(SDL_AudioDeviceID dev); + + +/** + * \name Audio lock functions + * + * The lock manipulated by these functions protects the callback function. + * During a SDL_LockAudio()/SDL_UnlockAudio() pair, you can be guaranteed that + * the callback function is not running. Do not call these from the callback + * function or you will cause deadlock. + */ +/* @{ */ +extern DECLSPEC void SDLCALL SDL_LockAudio(void); +extern DECLSPEC void SDLCALL SDL_LockAudioDevice(SDL_AudioDeviceID dev); +extern DECLSPEC void SDLCALL SDL_UnlockAudio(void); +extern DECLSPEC void SDLCALL SDL_UnlockAudioDevice(SDL_AudioDeviceID dev); +/* @} *//* Audio lock functions */ + +/** + * This function shuts down audio processing and closes the audio device. + */ +extern DECLSPEC void SDLCALL SDL_CloseAudio(void); +extern DECLSPEC void SDLCALL SDL_CloseAudioDevice(SDL_AudioDeviceID dev); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_audio_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_bits.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_bits.h new file mode 100644 index 0000000..528da2e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_bits.h @@ -0,0 +1,97 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_bits.h + * + * Functions for fiddling with bits and bitmasks. + */ + +#ifndef _SDL_bits_h +#define _SDL_bits_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \file SDL_bits.h + */ + +/** + * Get the index of the most significant bit. Result is undefined when called + * with 0. This operation can also be stated as "count leading zeroes" and + * "log base 2". + * + * \return Index of the most significant bit, or -1 if the value is 0. + */ +SDL_FORCE_INLINE int +SDL_MostSignificantBitIndex32(Uint32 x) +{ +#if defined(__GNUC__) && __GNUC__ >= 4 + /* Count Leading Zeroes builtin in GCC. + * http://gcc.gnu.org/onlinedocs/gcc-4.3.4/gcc/Other-Builtins.html + */ + if (x == 0) { + return -1; + } + return 31 - __builtin_clz(x); +#else + /* Based off of Bit Twiddling Hacks by Sean Eron Anderson + * , released in the public domain. + * http://graphics.stanford.edu/~seander/bithacks.html#IntegerLog + */ + const Uint32 b[] = {0x2, 0xC, 0xF0, 0xFF00, 0xFFFF0000}; + const int S[] = {1, 2, 4, 8, 16}; + + int msbIndex = 0; + int i; + + if (x == 0) { + return -1; + } + + for (i = 4; i >= 0; i--) + { + if (x & b[i]) + { + x >>= S[i]; + msbIndex |= S[i]; + } + } + + return msbIndex; +#endif +} + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_bits_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_blendmode.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_blendmode.h new file mode 100644 index 0000000..56d8ad6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_blendmode.h @@ -0,0 +1,63 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_blendmode.h + * + * Header file declaring the SDL_BlendMode enumeration + */ + +#ifndef _SDL_blendmode_h +#define _SDL_blendmode_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief The blend mode used in SDL_RenderCopy() and drawing operations. + */ +typedef enum +{ + SDL_BLENDMODE_NONE = 0x00000000, /**< no blending + dstRGBA = srcRGBA */ + SDL_BLENDMODE_BLEND = 0x00000001, /**< alpha blending + dstRGB = (srcRGB * srcA) + (dstRGB * (1-srcA)) + dstA = srcA + (dstA * (1-srcA)) */ + SDL_BLENDMODE_ADD = 0x00000002, /**< additive blending + dstRGB = (srcRGB * srcA) + dstRGB + dstA = dstA */ + SDL_BLENDMODE_MOD = 0x00000004 /**< color modulate + dstRGB = srcRGB * dstRGB + dstA = dstA */ +} SDL_BlendMode; + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_blendmode_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_clipboard.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_clipboard.h new file mode 100644 index 0000000..a5556f2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_clipboard.h @@ -0,0 +1,71 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_clipboard.h + * + * Include file for SDL clipboard handling + */ + +#ifndef _SDL_clipboard_h +#define _SDL_clipboard_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* Function prototypes */ + +/** + * \brief Put UTF-8 text into the clipboard + * + * \sa SDL_GetClipboardText() + */ +extern DECLSPEC int SDLCALL SDL_SetClipboardText(const char *text); + +/** + * \brief Get UTF-8 text from the clipboard, which must be freed with SDL_free() + * + * \sa SDL_SetClipboardText() + */ +extern DECLSPEC char * SDLCALL SDL_GetClipboardText(void); + +/** + * \brief Returns a flag indicating whether the clipboard exists and contains a text string that is non-empty + * + * \sa SDL_GetClipboardText() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasClipboardText(void); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_clipboard_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h new file mode 100644 index 0000000..4270c78 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h @@ -0,0 +1,55 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_h +#define _SDL_config_h + +#include "SDL_platform.h" + +/** + * \file SDL_config.h + */ + +/* Add any platform that doesn't build using the configure system. */ +#ifdef USING_PREMAKE_CONFIG_H +#include "SDL_config_premake.h" +#elif defined(__WIN32__) +#include "SDL_config_windows.h" +#elif defined(__WINRT__) +#include "SDL_config_winrt.h" +#elif defined(__MACOSX__) +#include "SDL_config_macosx.h" +#elif defined(__IPHONEOS__) +#include "SDL_config_iphoneos.h" +#elif defined(__ANDROID__) +#include "SDL_config_android.h" +#elif defined(__PSP__) +#include "SDL_config_psp.h" +#else +/* This is a minimal configuration just to get SDL running on new platforms */ +#include "SDL_config_minimal.h" +#endif /* platform config */ + +#ifdef USING_GENERATED_CONFIG_H +#error Wrong SDL_config.h, check your include path? +#endif + +#endif /* _SDL_config_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h.cmake b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h.cmake new file mode 100644 index 0000000..44173a0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h.cmake @@ -0,0 +1,419 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_h +#define _SDL_config_h + +/** + * \file SDL_config.h.in + * + * This is a set of defines to configure the SDL features + */ + +/* General platform specific identifiers */ +#include "SDL_platform.h" + +/* C language features */ +#cmakedefine const @HAVE_CONST@ +#cmakedefine inline @HAVE_INLINE@ +#cmakedefine volatile @HAVE_VOLATILE@ + +/* C datatypes */ +/* Define SIZEOF_VOIDP for 64/32 architectures */ +#ifdef __LP64__ +#define SIZEOF_VOIDP 8 +#else +#define SIZEOF_VOIDP 4 +#endif + +#cmakedefine HAVE_GCC_ATOMICS @HAVE_GCC_ATOMICS@ +#cmakedefine HAVE_GCC_SYNC_LOCK_TEST_AND_SET @HAVE_GCC_SYNC_LOCK_TEST_AND_SET@ + +#cmakedefine HAVE_D3D_H @HAVE_D3D_H@ +#cmakedefine HAVE_D3D11_H @HAVE_D3D11_H@ +#cmakedefine HAVE_DDRAW_H @HAVE_DDRAW_H@ +#cmakedefine HAVE_DSOUND_H @HAVE_DSOUND_H@ +#cmakedefine HAVE_DINPUT_H @HAVE_DINPUT_H@ +#cmakedefine HAVE_XAUDIO2_H @HAVE_XAUDIO2_H@ +#cmakedefine HAVE_XINPUT_H @HAVE_XINPUT_H@ +#cmakedefine HAVE_DXGI_H @HAVE_DXGI_H@ + +/* Comment this if you want to build without any C library requirements */ +#cmakedefine HAVE_LIBC 1 +#if HAVE_LIBC + +/* Useful headers */ +#cmakedefine HAVE_ALLOCA_H 1 +#cmakedefine HAVE_SYS_TYPES_H 1 +#cmakedefine HAVE_STDIO_H 1 +#cmakedefine STDC_HEADERS 1 +#cmakedefine HAVE_STDLIB_H 1 +#cmakedefine HAVE_STDARG_H 1 +#cmakedefine HAVE_MALLOC_H 1 +#cmakedefine HAVE_MEMORY_H 1 +#cmakedefine HAVE_STRING_H 1 +#cmakedefine HAVE_STRINGS_H 1 +#cmakedefine HAVE_INTTYPES_H 1 +#cmakedefine HAVE_STDINT_H 1 +#cmakedefine HAVE_CTYPE_H 1 +#cmakedefine HAVE_MATH_H 1 +#cmakedefine HAVE_ICONV_H 1 +#cmakedefine HAVE_SIGNAL_H 1 +#cmakedefine HAVE_ALTIVEC_H 1 +#cmakedefine HAVE_PTHREAD_NP_H 1 +#cmakedefine HAVE_LIBUDEV_H 1 +#cmakedefine HAVE_DBUS_DBUS_H 1 + +/* C library functions */ +#cmakedefine HAVE_MALLOC 1 +#cmakedefine HAVE_CALLOC 1 +#cmakedefine HAVE_REALLOC 1 +#cmakedefine HAVE_FREE 1 +#cmakedefine HAVE_ALLOCA 1 +#ifndef __WIN32__ /* Don't use C runtime versions of these on Windows */ +#cmakedefine HAVE_GETENV 1 +#cmakedefine HAVE_SETENV 1 +#cmakedefine HAVE_PUTENV 1 +#cmakedefine HAVE_UNSETENV 1 +#endif +#cmakedefine HAVE_QSORT 1 +#cmakedefine HAVE_ABS 1 +#cmakedefine HAVE_BCOPY 1 +#cmakedefine HAVE_MEMSET 1 +#cmakedefine HAVE_MEMCPY 1 +#cmakedefine HAVE_MEMMOVE 1 +#cmakedefine HAVE_MEMCMP 1 +#cmakedefine HAVE_STRLEN 1 +#cmakedefine HAVE_STRLCPY 1 +#cmakedefine HAVE_STRLCAT 1 +#cmakedefine HAVE_STRDUP 1 +#cmakedefine HAVE__STRREV 1 +#cmakedefine HAVE__STRUPR 1 +#cmakedefine HAVE__STRLWR 1 +#cmakedefine HAVE_INDEX 1 +#cmakedefine HAVE_RINDEX 1 +#cmakedefine HAVE_STRCHR 1 +#cmakedefine HAVE_STRRCHR 1 +#cmakedefine HAVE_STRSTR 1 +#cmakedefine HAVE_ITOA 1 +#cmakedefine HAVE__LTOA 1 +#cmakedefine HAVE__UITOA 1 +#cmakedefine HAVE__ULTOA 1 +#cmakedefine HAVE_STRTOL 1 +#cmakedefine HAVE_STRTOUL 1 +#cmakedefine HAVE__I64TOA 1 +#cmakedefine HAVE__UI64TOA 1 +#cmakedefine HAVE_STRTOLL 1 +#cmakedefine HAVE_STRTOULL 1 +#cmakedefine HAVE_STRTOD 1 +#cmakedefine HAVE_ATOI 1 +#cmakedefine HAVE_ATOF 1 +#cmakedefine HAVE_STRCMP 1 +#cmakedefine HAVE_STRNCMP 1 +#cmakedefine HAVE__STRICMP 1 +#cmakedefine HAVE_STRCASECMP 1 +#cmakedefine HAVE__STRNICMP 1 +#cmakedefine HAVE_STRNCASECMP 1 +#cmakedefine HAVE_VSSCANF 1 +#cmakedefine HAVE_VSNPRINTF 1 +#cmakedefine HAVE_M_PI 1 +#cmakedefine HAVE_ATAN 1 +#cmakedefine HAVE_ATAN2 1 +#cmakedefine HAVE_ACOS 1 +#cmakedefine HAVE_ASIN 1 +#cmakedefine HAVE_CEIL 1 +#cmakedefine HAVE_COPYSIGN 1 +#cmakedefine HAVE_COS 1 +#cmakedefine HAVE_COSF 1 +#cmakedefine HAVE_FABS 1 +#cmakedefine HAVE_FLOOR 1 +#cmakedefine HAVE_LOG 1 +#cmakedefine HAVE_POW 1 +#cmakedefine HAVE_SCALBN 1 +#cmakedefine HAVE_SIN 1 +#cmakedefine HAVE_SINF 1 +#cmakedefine HAVE_SQRT 1 +#cmakedefine HAVE_SQRTF 1 +#cmakedefine HAVE_TAN 1 +#cmakedefine HAVE_TANF 1 +#cmakedefine HAVE_FSEEKO 1 +#cmakedefine HAVE_FSEEKO64 1 +#cmakedefine HAVE_SIGACTION 1 +#cmakedefine HAVE_SA_SIGACTION 1 +#cmakedefine HAVE_SETJMP 1 +#cmakedefine HAVE_NANOSLEEP 1 +#cmakedefine HAVE_SYSCONF 1 +#cmakedefine HAVE_SYSCTLBYNAME 1 +#cmakedefine HAVE_CLOCK_GETTIME 1 +#cmakedefine HAVE_GETPAGESIZE 1 +#cmakedefine HAVE_MPROTECT 1 +#cmakedefine HAVE_ICONV 1 +#cmakedefine HAVE_PTHREAD_SETNAME_NP 1 +#cmakedefine HAVE_PTHREAD_SET_NAME_NP 1 +#cmakedefine HAVE_SEM_TIMEDWAIT 1 +#elif __WIN32__ +#cmakedefine HAVE_STDARG_H 1 +#cmakedefine HAVE_STDDEF_H 1 +#else +/* We may need some replacement for stdarg.h here */ +#include +#endif /* HAVE_LIBC */ + +/* SDL internal assertion support */ +#cmakedefine SDL_DEFAULT_ASSERT_LEVEL @SDL_DEFAULT_ASSERT_LEVEL@ + +/* Allow disabling of core subsystems */ +#cmakedefine SDL_ATOMIC_DISABLED @SDL_ATOMIC_DISABLED@ +#cmakedefine SDL_AUDIO_DISABLED @SDL_AUDIO_DISABLED@ +#cmakedefine SDL_CPUINFO_DISABLED @SDL_CPUINFO_DISABLED@ +#cmakedefine SDL_EVENTS_DISABLED @SDL_EVENTS_DISABLED@ +#cmakedefine SDL_FILE_DISABLED @SDL_FILE_DISABLED@ +#cmakedefine SDL_JOYSTICK_DISABLED @SDL_JOYSTICK_DISABLED@ +#cmakedefine SDL_HAPTIC_DISABLED @SDL_HAPTIC_DISABLED@ +#cmakedefine SDL_LOADSO_DISABLED @SDL_LOADSO_DISABLED@ +#cmakedefine SDL_RENDER_DISABLED @SDL_RENDER_DISABLED@ +#cmakedefine SDL_THREADS_DISABLED @SDL_THREADS_DISABLED@ +#cmakedefine SDL_TIMERS_DISABLED @SDL_TIMERS_DISABLED@ +#cmakedefine SDL_VIDEO_DISABLED @SDL_VIDEO_DISABLED@ +#cmakedefine SDL_POWER_DISABLED @SDL_POWER_DISABLED@ +#cmakedefine SDL_FILESYSTEM_DISABLED @SDL_FILESYSTEM_DISABLED@ + +/* Enable various audio drivers */ +#cmakedefine SDL_AUDIO_DRIVER_ANDROID @SDL_AUDIO_DRIVER_ANDROID@ +#cmakedefine SDL_AUDIO_DRIVER_ALSA @SDL_AUDIO_DRIVER_ALSA@ +#cmakedefine SDL_AUDIO_DRIVER_ALSA_DYNAMIC @SDL_AUDIO_DRIVER_ALSA_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_ARTS @SDL_AUDIO_DRIVER_ARTS@ +#cmakedefine SDL_AUDIO_DRIVER_ARTS_DYNAMIC @SDL_AUDIO_DRIVER_ARTS_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_PULSEAUDIO @SDL_AUDIO_DRIVER_PULSEAUDIO@ +#cmakedefine SDL_AUDIO_DRIVER_PULSEAUDIO_DYNAMIC @SDL_AUDIO_DRIVER_PULSEAUDIO_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_HAIKU @SDL_AUDIO_DRIVER_HAIKU@ +#cmakedefine SDL_AUDIO_DRIVER_BSD @SDL_AUDIO_DRIVER_BSD@ +#cmakedefine SDL_AUDIO_DRIVER_COREAUDIO @SDL_AUDIO_DRIVER_COREAUDIO@ +#cmakedefine SDL_AUDIO_DRIVER_DISK @SDL_AUDIO_DRIVER_DISK@ +#cmakedefine SDL_AUDIO_DRIVER_DUMMY @SDL_AUDIO_DRIVER_DUMMY@ +#cmakedefine SDL_AUDIO_DRIVER_XAUDIO2 @SDL_AUDIO_DRIVER_XAUDIO2@ +#cmakedefine SDL_AUDIO_DRIVER_DSOUND @SDL_AUDIO_DRIVER_DSOUND@ +#cmakedefine SDL_AUDIO_DRIVER_ESD @SDL_AUDIO_DRIVER_ESD@ +#cmakedefine SDL_AUDIO_DRIVER_ESD_DYNAMIC @SDL_AUDIO_DRIVER_ESD_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_NAS @SDL_AUDIO_DRIVER_NAS@ +#cmakedefine SDL_AUDIO_DRIVER_NAS_DYNAMIC @SDL_AUDIO_DRIVER_NAS_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_SNDIO @SDL_AUDIO_DRIVER_SNDIO@ +#cmakedefine SDL_AUDIO_DRIVER_SNDIO_DYNAMIC @SDL_AUDIO_DRIVER_SNDIO_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_OSS @SDL_AUDIO_DRIVER_OSS@ +#cmakedefine SDL_AUDIO_DRIVER_OSS_SOUNDCARD_H @SDL_AUDIO_DRIVER_OSS_SOUNDCARD_H@ +#cmakedefine SDL_AUDIO_DRIVER_PAUDIO @SDL_AUDIO_DRIVER_PAUDIO@ +#cmakedefine SDL_AUDIO_DRIVER_QSA @SDL_AUDIO_DRIVER_QSA@ +#cmakedefine SDL_AUDIO_DRIVER_SUNAUDIO @SDL_AUDIO_DRIVER_SUNAUDIO@ +#cmakedefine SDL_AUDIO_DRIVER_WINMM @SDL_AUDIO_DRIVER_WINMM@ +#cmakedefine SDL_AUDIO_DRIVER_FUSIONSOUND @SDL_AUDIO_DRIVER_FUSIONSOUND@ +#cmakedefine SDL_AUDIO_DRIVER_FUSIONSOUND_DYNAMIC @SDL_AUDIO_DRIVER_FUSIONSOUND_DYNAMIC@ +#cmakedefine SDL_AUDIO_DRIVER_EMSCRIPTEN @SDL_AUDIO_DRIVER_EMSCRIPTEN@ + +/* Enable various input drivers */ +#cmakedefine SDL_INPUT_LINUXEV @SDL_INPUT_LINUXEV@ +#cmakedefine SDL_INPUT_LINUXKD @SDL_INPUT_LINUXKD@ +#cmakedefine SDL_INPUT_TSLIB @SDL_INPUT_TSLIB@ +#cmakedefine SDL_JOYSTICK_ANDROID @SDL_JOYSTICK_ANDROID@ +#cmakedefine SDL_JOYSTICK_HAIKU @SDL_JOYSTICK_HAIKU@ +#cmakedefine SDL_JOYSTICK_DINPUT @SDL_JOYSTICK_DINPUT@ +#cmakedefine SDL_JOYSTICK_XINPUT @SDL_JOYSTICK_XINPUT@ +#cmakedefine SDL_JOYSTICK_DUMMY @SDL_JOYSTICK_DUMMY@ +#cmakedefine SDL_JOYSTICK_IOKIT @SDL_JOYSTICK_IOKIT@ +#cmakedefine SDL_JOYSTICK_MFI @SDL_JOYSTICK_MFI@ +#cmakedefine SDL_JOYSTICK_LINUX @SDL_JOYSTICK_LINUX@ +#cmakedefine SDL_JOYSTICK_WINMM @SDL_JOYSTICK_WINMM@ +#cmakedefine SDL_JOYSTICK_USBHID @SDL_JOYSTICK_USBHID@ +#cmakedefine SDL_JOYSTICK_USBHID_MACHINE_JOYSTICK_H @SDL_JOYSTICK_USBHID_MACHINE_JOYSTICK_H@ +#cmakedefine SDL_JOYSTICK_EMSCRIPTEN @SDL_JOYSTICK_EMSCRIPTEN@ +#cmakedefine SDL_HAPTIC_DUMMY @SDL_HAPTIC_DUMMY@ +#cmakedefine SDL_HAPTIC_LINUX @SDL_HAPTIC_LINUX@ +#cmakedefine SDL_HAPTIC_IOKIT @SDL_HAPTIC_IOKIT@ +#cmakedefine SDL_HAPTIC_DINPUT @SDL_HAPTIC_DINPUT@ +#cmakedefine SDL_HAPTIC_XINPUT @SDL_HAPTIC_XINPUT@ + +/* Enable various shared object loading systems */ +#cmakedefine SDL_LOADSO_HAIKU @SDL_LOADSO_HAIKU@ +#cmakedefine SDL_LOADSO_DLOPEN @SDL_LOADSO_DLOPEN@ +#cmakedefine SDL_LOADSO_DUMMY @SDL_LOADSO_DUMMY@ +#cmakedefine SDL_LOADSO_LDG @SDL_LOADSO_LDG@ +#cmakedefine SDL_LOADSO_WINDOWS @SDL_LOADSO_WINDOWS@ + +/* Enable various threading systems */ +#cmakedefine SDL_THREAD_PTHREAD @SDL_THREAD_PTHREAD@ +#cmakedefine SDL_THREAD_PTHREAD_RECURSIVE_MUTEX @SDL_THREAD_PTHREAD_RECURSIVE_MUTEX@ +#cmakedefine SDL_THREAD_PTHREAD_RECURSIVE_MUTEX_NP @SDL_THREAD_PTHREAD_RECURSIVE_MUTEX_NP@ +#cmakedefine SDL_THREAD_WINDOWS @SDL_THREAD_WINDOWS@ + +/* Enable various timer systems */ +#cmakedefine SDL_TIMER_HAIKU @SDL_TIMER_HAIKU@ +#cmakedefine SDL_TIMER_DUMMY @SDL_TIMER_DUMMY@ +#cmakedefine SDL_TIMER_UNIX @SDL_TIMER_UNIX@ +#cmakedefine SDL_TIMER_WINDOWS @SDL_TIMER_WINDOWS@ +#cmakedefine SDL_TIMER_WINCE @SDL_TIMER_WINCE@ + +/* Enable various video drivers */ +#cmakedefine SDL_VIDEO_DRIVER_ANDROID @SDL_VIDEO_DRIVER_ANDROID@ +#cmakedefine SDL_VIDEO_DRIVER_HAIKU @SDL_VIDEO_DRIVER_HAIKU@ +#cmakedefine SDL_VIDEO_DRIVER_COCOA @SDL_VIDEO_DRIVER_COCOA@ +#cmakedefine SDL_VIDEO_DRIVER_DIRECTFB @SDL_VIDEO_DRIVER_DIRECTFB@ +#cmakedefine SDL_VIDEO_DRIVER_DIRECTFB_DYNAMIC @SDL_VIDEO_DRIVER_DIRECTFB_DYNAMIC@ +#cmakedefine SDL_VIDEO_DRIVER_DUMMY @SDL_VIDEO_DRIVER_DUMMY@ +#cmakedefine SDL_VIDEO_DRIVER_WINDOWS @SDL_VIDEO_DRIVER_WINDOWS@ +#cmakedefine SDL_VIDEO_DRIVER_WAYLAND @SDL_VIDEO_DRIVER_WAYLAND@ +#cmakedefine SDL_VIDEO_DRIVER_RPI @SDL_VIDEO_DRIVER_RPI@ +#cmakedefine SDL_VIDEO_DRIVER_VIVANTE @SDL_VIDEO_DRIVER_VIVANTE@ +#cmakedefine SDL_VIDEO_DRIVER_VIVANTE_VDK @SDL_VIDEO_DRIVER_VIVANTE_VDK@ + +#cmakedefine SDL_VIDEO_DRIVER_WAYLAND_QT_TOUCH @SDL_VIDEO_DRIVER_WAYLAND_QT_TOUCH@ +#cmakedefine SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC @SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC@ +#cmakedefine SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_EGL @SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_EGL@ +#cmakedefine SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_CURSOR @SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_CURSOR@ +#cmakedefine SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_XKBCOMMON @SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_XKBCOMMON@ + +#cmakedefine SDL_VIDEO_DRIVER_MIR @SDL_VIDEO_DRIVER_MIR@ +#cmakedefine SDL_VIDEO_DRIVER_MIR_DYNAMIC @SDL_VIDEO_DRIVER_MIR_DYNAMIC@ +#cmakedefine SDL_VIDEO_DRIVER_MIR_DYNAMIC_XKBCOMMON @SDL_VIDEO_DRIVER_MIR_DYNAMIC_XKBCOMMON@ +#cmakedefine SDL_VIDEO_DRIVER_EMSCRIPTEN @SDL_VIDEO_DRIVER_EMSCRIPTEN@ +#cmakedefine SDL_VIDEO_DRIVER_X11 @SDL_VIDEO_DRIVER_X11@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC @SDL_VIDEO_DRIVER_X11_DYNAMIC@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XEXT @SDL_VIDEO_DRIVER_X11_DYNAMIC_XEXT@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XCURSOR @SDL_VIDEO_DRIVER_X11_DYNAMIC_XCURSOR@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XINERAMA @SDL_VIDEO_DRIVER_X11_DYNAMIC_XINERAMA@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XINPUT2 @SDL_VIDEO_DRIVER_X11_DYNAMIC_XINPUT2@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XRANDR @SDL_VIDEO_DRIVER_X11_DYNAMIC_XRANDR@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XSS @SDL_VIDEO_DRIVER_X11_DYNAMIC_XSS@ +#cmakedefine SDL_VIDEO_DRIVER_X11_DYNAMIC_XVIDMODE @SDL_VIDEO_DRIVER_X11_DYNAMIC_XVIDMODE@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XCURSOR @SDL_VIDEO_DRIVER_X11_XCURSOR@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XDBE @SDL_VIDEO_DRIVER_X11_XDBE@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XINERAMA @SDL_VIDEO_DRIVER_X11_XINERAMA@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XINPUT2 @SDL_VIDEO_DRIVER_X11_XINPUT2@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XINPUT2_SUPPORTS_MULTITOUCH @SDL_VIDEO_DRIVER_X11_XINPUT2_SUPPORTS_MULTITOUCH@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XRANDR @SDL_VIDEO_DRIVER_X11_XRANDR@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XSCRNSAVER @SDL_VIDEO_DRIVER_X11_XSCRNSAVER@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XSHAPE @SDL_VIDEO_DRIVER_X11_XSHAPE@ +#cmakedefine SDL_VIDEO_DRIVER_X11_XVIDMODE @SDL_VIDEO_DRIVER_X11_XVIDMODE@ +#cmakedefine SDL_VIDEO_DRIVER_X11_SUPPORTS_GENERIC_EVENTS @SDL_VIDEO_DRIVER_X11_SUPPORTS_GENERIC_EVENTS@ +#cmakedefine SDL_VIDEO_DRIVER_X11_CONST_PARAM_XEXTADDDISPLAY @SDL_VIDEO_DRIVER_X11_CONST_PARAM_XEXTADDDISPLAY@ +#cmakedefine SDL_VIDEO_DRIVER_X11_HAS_XKBKEYCODETOKEYSYM @SDL_VIDEO_DRIVER_X11_HAS_XKBKEYCODETOKEYSYM@ + +#cmakedefine SDL_VIDEO_RENDER_D3D @SDL_VIDEO_RENDER_D3D@ +#cmakedefine SDL_VIDEO_RENDER_D3D11 @SDL_VIDEO_RENDER_D3D11@ +#cmakedefine SDL_VIDEO_RENDER_OGL @SDL_VIDEO_RENDER_OGL@ +#cmakedefine SDL_VIDEO_RENDER_OGL_ES @SDL_VIDEO_RENDER_OGL_ES@ +#cmakedefine SDL_VIDEO_RENDER_OGL_ES2 @SDL_VIDEO_RENDER_OGL_ES2@ +#cmakedefine SDL_VIDEO_RENDER_DIRECTFB @SDL_VIDEO_RENDER_DIRECTFB@ + +/* Enable OpenGL support */ +#cmakedefine SDL_VIDEO_OPENGL @SDL_VIDEO_OPENGL@ +#cmakedefine SDL_VIDEO_OPENGL_ES @SDL_VIDEO_OPENGL_ES@ +#cmakedefine SDL_VIDEO_OPENGL_ES2 @SDL_VIDEO_OPENGL_ES2@ +#cmakedefine SDL_VIDEO_OPENGL_BGL @SDL_VIDEO_OPENGL_BGL@ +#cmakedefine SDL_VIDEO_OPENGL_CGL @SDL_VIDEO_OPENGL_CGL@ +#cmakedefine SDL_VIDEO_OPENGL_GLX @SDL_VIDEO_OPENGL_GLX@ +#cmakedefine SDL_VIDEO_OPENGL_WGL @SDL_VIDEO_OPENGL_WGL@ +#cmakedefine SDL_VIDEO_OPENGL_EGL @SDL_VIDEO_OPENGL_EGL@ +#cmakedefine SDL_VIDEO_OPENGL_OSMESA @SDL_VIDEO_OPENGL_OSMESA@ +#cmakedefine SDL_VIDEO_OPENGL_OSMESA_DYNAMIC @SDL_VIDEO_OPENGL_OSMESA_DYNAMIC@ + +/* Enable system power support */ +#cmakedefine SDL_POWER_ANDROID @SDL_POWER_ANDROID@ +#cmakedefine SDL_POWER_LINUX @SDL_POWER_LINUX@ +#cmakedefine SDL_POWER_WINDOWS @SDL_POWER_WINDOWS@ +#cmakedefine SDL_POWER_MACOSX @SDL_POWER_MACOSX@ +#cmakedefine SDL_POWER_HAIKU @SDL_POWER_HAIKU@ +#cmakedefine SDL_POWER_EMSCRIPTEN @SDL_POWER_EMSCRIPTEN@ +#cmakedefine SDL_POWER_HARDWIRED @SDL_POWER_HARDWIRED@ + +/* Enable system filesystem support */ +#cmakedefine SDL_FILESYSTEM_ANDROID @SDL_FILESYSTEM_ANDROID@ +#cmakedefine SDL_FILESYSTEM_HAIKU @SDL_FILESYSTEM_HAIKU@ +#cmakedefine SDL_FILESYSTEM_COCOA @SDL_FILESYSTEM_COCOA@ +#cmakedefine SDL_FILESYSTEM_DUMMY @SDL_FILESYSTEM_DUMMY@ +#cmakedefine SDL_FILESYSTEM_UNIX @SDL_FILESYSTEM_UNIX@ +#cmakedefine SDL_FILESYSTEM_WINDOWS @SDL_FILESYSTEM_WINDOWS@ +#cmakedefine SDL_FILESYSTEM_EMSCRIPTEN @SDL_FILESYSTEM_EMSCRIPTEN@ + +/* Enable assembly routines */ +#cmakedefine SDL_ASSEMBLY_ROUTINES @SDL_ASSEMBLY_ROUTINES@ +#cmakedefine SDL_ALTIVEC_BLITTERS @SDL_ALTIVEC_BLITTERS@ + + +/* Platform specific definitions */ +#if !defined(__WIN32__) +# if !defined(_STDINT_H_) && !defined(_STDINT_H) && !defined(HAVE_STDINT_H) && !defined(_HAVE_STDINT_H) +typedef unsigned int size_t; +typedef signed char int8_t; +typedef unsigned char uint8_t; +typedef signed short int16_t; +typedef unsigned short uint16_t; +typedef signed int int32_t; +typedef unsigned int uint32_t; +typedef signed long long int64_t; +typedef unsigned long long uint64_t; +typedef unsigned long uintptr_t; +# endif /* if (stdint.h isn't available) */ +#else /* __WIN32__ */ +# if !defined(_STDINT_H_) && !defined(HAVE_STDINT_H) && !defined(_HAVE_STDINT_H) +# if defined(__GNUC__) || defined(__DMC__) || defined(__WATCOMC__) +#define HAVE_STDINT_H 1 +# elif defined(_MSC_VER) +typedef signed __int8 int8_t; +typedef unsigned __int8 uint8_t; +typedef signed __int16 int16_t; +typedef unsigned __int16 uint16_t; +typedef signed __int32 int32_t; +typedef unsigned __int32 uint32_t; +typedef signed __int64 int64_t; +typedef unsigned __int64 uint64_t; +# ifndef _UINTPTR_T_DEFINED +# ifdef _WIN64 +typedef unsigned __int64 uintptr_t; +# else +typedef unsigned int uintptr_t; +# endif +#define _UINTPTR_T_DEFINED +# endif +/* Older Visual C++ headers don't have the Win64-compatible typedefs... */ +# if ((_MSC_VER <= 1200) && (!defined(DWORD_PTR))) +#define DWORD_PTR DWORD +# endif +# if ((_MSC_VER <= 1200) && (!defined(LONG_PTR))) +#define LONG_PTR LONG +# endif +# else /* !__GNUC__ && !_MSC_VER */ +typedef signed char int8_t; +typedef unsigned char uint8_t; +typedef signed short int16_t; +typedef unsigned short uint16_t; +typedef signed int int32_t; +typedef unsigned int uint32_t; +typedef signed long long int64_t; +typedef unsigned long long uint64_t; +# ifndef _SIZE_T_DEFINED_ +#define _SIZE_T_DEFINED_ +typedef unsigned int size_t; +# endif +typedef unsigned int uintptr_t; +# endif /* __GNUC__ || _MSC_VER */ +# endif /* !_STDINT_H_ && !HAVE_STDINT_H */ +#endif /* __WIN32__ */ + +#endif /* _SDL_config_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h.in b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h.in new file mode 100644 index 0000000..2071be4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config.h.in @@ -0,0 +1,359 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_h +#define _SDL_config_h + +/** + * \file SDL_config.h.in + * + * This is a set of defines to configure the SDL features + */ + +/* General platform specific identifiers */ +#include "SDL_platform.h" + +/* Make sure that this isn't included by Visual C++ */ +#ifdef _MSC_VER +#error You should run hg revert SDL_config.h +#endif + +/* C language features */ +#undef const +#undef inline +#undef volatile + +/* C datatypes */ +#ifdef __LP64__ +#define SIZEOF_VOIDP 8 +#else +#define SIZEOF_VOIDP 4 +#endif +#undef HAVE_GCC_ATOMICS +#undef HAVE_GCC_SYNC_LOCK_TEST_AND_SET + +#undef HAVE_DDRAW_H +#undef HAVE_DINPUT_H +#undef HAVE_DSOUND_H +#undef HAVE_DXGI_H +#undef HAVE_XINPUT_H + +/* Comment this if you want to build without any C library requirements */ +#undef HAVE_LIBC +#if HAVE_LIBC + +/* Useful headers */ +#undef HAVE_ALLOCA_H +#undef HAVE_SYS_TYPES_H +#undef HAVE_STDIO_H +#undef STDC_HEADERS +#undef HAVE_STDLIB_H +#undef HAVE_STDARG_H +#undef HAVE_MALLOC_H +#undef HAVE_MEMORY_H +#undef HAVE_STRING_H +#undef HAVE_STRINGS_H +#undef HAVE_INTTYPES_H +#undef HAVE_STDINT_H +#undef HAVE_CTYPE_H +#undef HAVE_MATH_H +#undef HAVE_ICONV_H +#undef HAVE_SIGNAL_H +#undef HAVE_ALTIVEC_H +#undef HAVE_PTHREAD_NP_H +#undef HAVE_LIBUDEV_H +#undef HAVE_DBUS_DBUS_H +#undef HAVE_IBUS_IBUS_H + +/* C library functions */ +#undef HAVE_MALLOC +#undef HAVE_CALLOC +#undef HAVE_REALLOC +#undef HAVE_FREE +#undef HAVE_ALLOCA +#ifndef __WIN32__ /* Don't use C runtime versions of these on Windows */ +#undef HAVE_GETENV +#undef HAVE_SETENV +#undef HAVE_PUTENV +#undef HAVE_UNSETENV +#endif +#undef HAVE_QSORT +#undef HAVE_ABS +#undef HAVE_BCOPY +#undef HAVE_MEMSET +#undef HAVE_MEMCPY +#undef HAVE_MEMMOVE +#undef HAVE_MEMCMP +#undef HAVE_STRLEN +#undef HAVE_STRLCPY +#undef HAVE_STRLCAT +#undef HAVE_STRDUP +#undef HAVE__STRREV +#undef HAVE__STRUPR +#undef HAVE__STRLWR +#undef HAVE_INDEX +#undef HAVE_RINDEX +#undef HAVE_STRCHR +#undef HAVE_STRRCHR +#undef HAVE_STRSTR +#undef HAVE_ITOA +#undef HAVE__LTOA +#undef HAVE__UITOA +#undef HAVE__ULTOA +#undef HAVE_STRTOL +#undef HAVE_STRTOUL +#undef HAVE__I64TOA +#undef HAVE__UI64TOA +#undef HAVE_STRTOLL +#undef HAVE_STRTOULL +#undef HAVE_STRTOD +#undef HAVE_ATOI +#undef HAVE_ATOF +#undef HAVE_STRCMP +#undef HAVE_STRNCMP +#undef HAVE__STRICMP +#undef HAVE_STRCASECMP +#undef HAVE__STRNICMP +#undef HAVE_STRNCASECMP +#undef HAVE_SSCANF +#undef HAVE_VSSCANF +#undef HAVE_SNPRINTF +#undef HAVE_VSNPRINTF +#undef HAVE_M_PI +#undef HAVE_ATAN +#undef HAVE_ATAN2 +#undef HAVE_ACOS +#undef HAVE_ASIN +#undef HAVE_CEIL +#undef HAVE_COPYSIGN +#undef HAVE_COS +#undef HAVE_COSF +#undef HAVE_FABS +#undef HAVE_FLOOR +#undef HAVE_LOG +#undef HAVE_POW +#undef HAVE_SCALBN +#undef HAVE_SIN +#undef HAVE_SINF +#undef HAVE_SQRT +#undef HAVE_SQRTF +#undef HAVE_TAN +#undef HAVE_TANF +#undef HAVE_FSEEKO +#undef HAVE_FSEEKO64 +#undef HAVE_SIGACTION +#undef HAVE_SA_SIGACTION +#undef HAVE_SETJMP +#undef HAVE_NANOSLEEP +#undef HAVE_SYSCONF +#undef HAVE_SYSCTLBYNAME +#undef HAVE_CLOCK_GETTIME +#undef HAVE_GETPAGESIZE +#undef HAVE_MPROTECT +#undef HAVE_ICONV +#undef HAVE_PTHREAD_SETNAME_NP +#undef HAVE_PTHREAD_SET_NAME_NP +#undef HAVE_SEM_TIMEDWAIT + +#else +#define HAVE_STDARG_H 1 +#define HAVE_STDDEF_H 1 +#define HAVE_STDINT_H 1 +#endif /* HAVE_LIBC */ + +/* SDL internal assertion support */ +#undef SDL_DEFAULT_ASSERT_LEVEL + +/* Allow disabling of core subsystems */ +#undef SDL_ATOMIC_DISABLED +#undef SDL_AUDIO_DISABLED +#undef SDL_CPUINFO_DISABLED +#undef SDL_EVENTS_DISABLED +#undef SDL_FILE_DISABLED +#undef SDL_JOYSTICK_DISABLED +#undef SDL_HAPTIC_DISABLED +#undef SDL_LOADSO_DISABLED +#undef SDL_RENDER_DISABLED +#undef SDL_THREADS_DISABLED +#undef SDL_TIMERS_DISABLED +#undef SDL_VIDEO_DISABLED +#undef SDL_POWER_DISABLED +#undef SDL_FILESYSTEM_DISABLED + +/* Enable various audio drivers */ +#undef SDL_AUDIO_DRIVER_ALSA +#undef SDL_AUDIO_DRIVER_ALSA_DYNAMIC +#undef SDL_AUDIO_DRIVER_ARTS +#undef SDL_AUDIO_DRIVER_ARTS_DYNAMIC +#undef SDL_AUDIO_DRIVER_PULSEAUDIO +#undef SDL_AUDIO_DRIVER_PULSEAUDIO_DYNAMIC +#undef SDL_AUDIO_DRIVER_HAIKU +#undef SDL_AUDIO_DRIVER_BSD +#undef SDL_AUDIO_DRIVER_COREAUDIO +#undef SDL_AUDIO_DRIVER_DISK +#undef SDL_AUDIO_DRIVER_DUMMY +#undef SDL_AUDIO_DRIVER_ANDROID +#undef SDL_AUDIO_DRIVER_XAUDIO2 +#undef SDL_AUDIO_DRIVER_DSOUND +#undef SDL_AUDIO_DRIVER_ESD +#undef SDL_AUDIO_DRIVER_ESD_DYNAMIC +#undef SDL_AUDIO_DRIVER_NACL +#undef SDL_AUDIO_DRIVER_NAS +#undef SDL_AUDIO_DRIVER_NAS_DYNAMIC +#undef SDL_AUDIO_DRIVER_SNDIO +#undef SDL_AUDIO_DRIVER_SNDIO_DYNAMIC +#undef SDL_AUDIO_DRIVER_OSS +#undef SDL_AUDIO_DRIVER_OSS_SOUNDCARD_H +#undef SDL_AUDIO_DRIVER_PAUDIO +#undef SDL_AUDIO_DRIVER_QSA +#undef SDL_AUDIO_DRIVER_SUNAUDIO +#undef SDL_AUDIO_DRIVER_WINMM +#undef SDL_AUDIO_DRIVER_FUSIONSOUND +#undef SDL_AUDIO_DRIVER_FUSIONSOUND_DYNAMIC +#undef SDL_AUDIO_DRIVER_EMSCRIPTEN + +/* Enable various input drivers */ +#undef SDL_INPUT_LINUXEV +#undef SDL_INPUT_LINUXKD +#undef SDL_INPUT_TSLIB +#undef SDL_JOYSTICK_HAIKU +#undef SDL_JOYSTICK_DINPUT +#undef SDL_JOYSTICK_XINPUT +#undef SDL_JOYSTICK_DUMMY +#undef SDL_JOYSTICK_IOKIT +#undef SDL_JOYSTICK_LINUX +#undef SDL_JOYSTICK_ANDROID +#undef SDL_JOYSTICK_WINMM +#undef SDL_JOYSTICK_USBHID +#undef SDL_JOYSTICK_USBHID_MACHINE_JOYSTICK_H +#undef SDL_JOYSTICK_EMSCRIPTEN +#undef SDL_HAPTIC_DUMMY +#undef SDL_HAPTIC_LINUX +#undef SDL_HAPTIC_IOKIT +#undef SDL_HAPTIC_DINPUT +#undef SDL_HAPTIC_XINPUT + +/* Enable various shared object loading systems */ +#undef SDL_LOADSO_HAIKU +#undef SDL_LOADSO_DLOPEN +#undef SDL_LOADSO_DUMMY +#undef SDL_LOADSO_LDG +#undef SDL_LOADSO_WINDOWS + +/* Enable various threading systems */ +#undef SDL_THREAD_PTHREAD +#undef SDL_THREAD_PTHREAD_RECURSIVE_MUTEX +#undef SDL_THREAD_PTHREAD_RECURSIVE_MUTEX_NP +#undef SDL_THREAD_WINDOWS + +/* Enable various timer systems */ +#undef SDL_TIMER_HAIKU +#undef SDL_TIMER_DUMMY +#undef SDL_TIMER_UNIX +#undef SDL_TIMER_WINDOWS + +/* Enable various video drivers */ +#undef SDL_VIDEO_DRIVER_HAIKU +#undef SDL_VIDEO_DRIVER_COCOA +#undef SDL_VIDEO_DRIVER_DIRECTFB +#undef SDL_VIDEO_DRIVER_DIRECTFB_DYNAMIC +#undef SDL_VIDEO_DRIVER_DUMMY +#undef SDL_VIDEO_DRIVER_WINDOWS +#undef SDL_VIDEO_DRIVER_WAYLAND +#undef SDL_VIDEO_DRIVER_WAYLAND_QT_TOUCH +#undef SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC +#undef SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_EGL +#undef SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_CURSOR +#undef SDL_VIDEO_DRIVER_WAYLAND_DYNAMIC_XKBCOMMON +#undef SDL_VIDEO_DRIVER_MIR +#undef SDL_VIDEO_DRIVER_MIR_DYNAMIC +#undef SDL_VIDEO_DRIVER_MIR_DYNAMIC_XKBCOMMON +#undef SDL_VIDEO_DRIVER_X11 +#undef SDL_VIDEO_DRIVER_RPI +#undef SDL_VIDEO_DRIVER_ANDROID +#undef SDL_VIDEO_DRIVER_EMSCRIPTEN +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XEXT +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XCURSOR +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XINERAMA +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XINPUT2 +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XRANDR +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XSS +#undef SDL_VIDEO_DRIVER_X11_DYNAMIC_XVIDMODE +#undef SDL_VIDEO_DRIVER_X11_XCURSOR +#undef SDL_VIDEO_DRIVER_X11_XDBE +#undef SDL_VIDEO_DRIVER_X11_XINERAMA +#undef SDL_VIDEO_DRIVER_X11_XINPUT2 +#undef SDL_VIDEO_DRIVER_X11_XINPUT2_SUPPORTS_MULTITOUCH +#undef SDL_VIDEO_DRIVER_X11_XRANDR +#undef SDL_VIDEO_DRIVER_X11_XSCRNSAVER +#undef SDL_VIDEO_DRIVER_X11_XSHAPE +#undef SDL_VIDEO_DRIVER_X11_XVIDMODE +#undef SDL_VIDEO_DRIVER_X11_SUPPORTS_GENERIC_EVENTS +#undef SDL_VIDEO_DRIVER_X11_CONST_PARAM_XEXTADDDISPLAY +#undef SDL_VIDEO_DRIVER_X11_HAS_XKBKEYCODETOKEYSYM +#undef SDL_VIDEO_DRIVER_NACL +#undef SDL_VIDEO_DRIVER_VIVANTE +#undef SDL_VIDEO_DRIVER_VIVANTE_VDK + +#undef SDL_VIDEO_RENDER_D3D +#undef SDL_VIDEO_RENDER_D3D11 +#undef SDL_VIDEO_RENDER_OGL +#undef SDL_VIDEO_RENDER_OGL_ES +#undef SDL_VIDEO_RENDER_OGL_ES2 +#undef SDL_VIDEO_RENDER_DIRECTFB + +/* Enable OpenGL support */ +#undef SDL_VIDEO_OPENGL +#undef SDL_VIDEO_OPENGL_ES +#undef SDL_VIDEO_OPENGL_ES2 +#undef SDL_VIDEO_OPENGL_BGL +#undef SDL_VIDEO_OPENGL_CGL +#undef SDL_VIDEO_OPENGL_EGL +#undef SDL_VIDEO_OPENGL_GLX +#undef SDL_VIDEO_OPENGL_WGL +#undef SDL_VIDEO_OPENGL_OSMESA +#undef SDL_VIDEO_OPENGL_OSMESA_DYNAMIC + +/* Enable system power support */ +#undef SDL_POWER_LINUX +#undef SDL_POWER_WINDOWS +#undef SDL_POWER_MACOSX +#undef SDL_POWER_HAIKU +#undef SDL_POWER_ANDROID +#undef SDL_POWER_EMSCRIPTEN +#undef SDL_POWER_HARDWIRED + +/* Enable system filesystem support */ +#undef SDL_FILESYSTEM_HAIKU +#undef SDL_FILESYSTEM_COCOA +#undef SDL_FILESYSTEM_DUMMY +#undef SDL_FILESYSTEM_UNIX +#undef SDL_FILESYSTEM_WINDOWS +#undef SDL_FILESYSTEM_NACL +#undef SDL_FILESYSTEM_ANDROID +#undef SDL_FILESYSTEM_EMSCRIPTEN + +/* Enable assembly routines */ +#undef SDL_ASSEMBLY_ROUTINES +#undef SDL_ALTIVEC_BLITTERS + +#endif /* _SDL_config_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_android.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_android.h new file mode 100644 index 0000000..a388ba8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_android.h @@ -0,0 +1,145 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_android_h +#define _SDL_config_android_h + +#include "SDL_platform.h" + +/** + * \file SDL_config_android.h + * + * This is a configuration that can be used to build SDL for Android + */ + +#include + +#define HAVE_GCC_ATOMICS 1 + +#define HAVE_ALLOCA_H 1 +#define HAVE_SYS_TYPES_H 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STRING_H 1 +#define HAVE_INTTYPES_H 1 +#define HAVE_STDINT_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 + +/* C library functions */ +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_GETENV 1 +#define HAVE_SETENV 1 +#define HAVE_PUTENV 1 +#define HAVE_SETENV 1 +#define HAVE_UNSETENV 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_BCOPY 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_MEMCMP 1 +#define HAVE_STRLEN 1 +#define HAVE_STRLCPY 1 +#define HAVE_STRLCAT 1 +#define HAVE_STRDUP 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOLL 1 +#define HAVE_STRTOULL 1 +#define HAVE_STRTOD 1 +#define HAVE_ATOI 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE_STRCASECMP 1 +#define HAVE_STRNCASECMP 1 +#define HAVE_VSSCANF 1 +#define HAVE_VSNPRINTF 1 +#define HAVE_M_PI 1 +#define HAVE_ATAN 1 +#define HAVE_ATAN2 1 +#define HAVE_ACOS 1 +#define HAVE_ASIN 1 +#define HAVE_CEIL 1 +#define HAVE_COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_POW 1 +#define HAVE_SCALBN 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE_SETJMP 1 +#define HAVE_NANOSLEEP 1 +#define HAVE_SYSCONF 1 +#define HAVE_CLOCK_GETTIME 1 + +#define SIZEOF_VOIDP 4 + +/* Enable various audio drivers */ +#define SDL_AUDIO_DRIVER_ANDROID 1 +#define SDL_AUDIO_DRIVER_DUMMY 1 + +/* Enable various input drivers */ +#define SDL_JOYSTICK_ANDROID 1 +#define SDL_HAPTIC_DUMMY 1 + +/* Enable various shared object loading systems */ +#define SDL_LOADSO_DLOPEN 1 + +/* Enable various threading systems */ +#define SDL_THREAD_PTHREAD 1 +#define SDL_THREAD_PTHREAD_RECURSIVE_MUTEX 1 + +/* Enable various timer systems */ +#define SDL_TIMER_UNIX 1 + +/* Enable various video drivers */ +#define SDL_VIDEO_DRIVER_ANDROID 1 + +/* Enable OpenGL ES */ +#define SDL_VIDEO_OPENGL_ES 1 +#define SDL_VIDEO_OPENGL_ES2 1 +#define SDL_VIDEO_OPENGL_EGL 1 +#define SDL_VIDEO_RENDER_OGL_ES 1 +#define SDL_VIDEO_RENDER_OGL_ES2 1 + +/* Enable system power support */ +#define SDL_POWER_ANDROID 1 + +/* Enable the filesystem driver */ +#define SDL_FILESYSTEM_ANDROID 1 + +#endif /* _SDL_config_android_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_iphoneos.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_iphoneos.h new file mode 100644 index 0000000..304c892 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_iphoneos.h @@ -0,0 +1,162 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_iphoneos_h +#define _SDL_config_iphoneos_h + +#include "SDL_platform.h" + +#ifdef __LP64__ +#define SIZEOF_VOIDP 8 +#else +#define SIZEOF_VOIDP 4 +#endif + +#define HAVE_GCC_ATOMICS 1 + +#define HAVE_ALLOCA_H 1 +#define HAVE_SYS_TYPES_H 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STRING_H 1 +#define HAVE_INTTYPES_H 1 +#define HAVE_STDINT_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_SIGNAL_H 1 + +/* C library functions */ +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_GETENV 1 +#define HAVE_SETENV 1 +#define HAVE_PUTENV 1 +#define HAVE_SETENV 1 +#define HAVE_UNSETENV 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_BCOPY 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_MEMCMP 1 +#define HAVE_STRLEN 1 +#define HAVE_STRLCPY 1 +#define HAVE_STRLCAT 1 +#define HAVE_STRDUP 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOLL 1 +#define HAVE_STRTOULL 1 +#define HAVE_STRTOD 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE_STRCASECMP 1 +#define HAVE_STRNCASECMP 1 +#define HAVE_VSSCANF 1 +#define HAVE_VSNPRINTF 1 +#define HAVE_M_PI 1 +#define HAVE_ATAN 1 +#define HAVE_ATAN2 1 +#define HAVE_ACOS 1 +#define HAVE_ASIN 1 +#define HAVE_CEIL 1 +#define HAVE_COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_POW 1 +#define HAVE_SCALBN 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE_SIGACTION 1 +#define HAVE_SETJMP 1 +#define HAVE_NANOSLEEP 1 +#define HAVE_SYSCONF 1 +#define HAVE_SYSCTLBYNAME 1 + +/* enable iPhone version of Core Audio driver */ +#define SDL_AUDIO_DRIVER_COREAUDIO 1 +/* Enable the dummy audio driver (src/audio/dummy/\*.c) */ +#define SDL_AUDIO_DRIVER_DUMMY 1 + +/* Enable the stub haptic driver (src/haptic/dummy/\*.c) */ +#define SDL_HAPTIC_DUMMY 1 + +/* Enable MFi joystick support */ +#define SDL_JOYSTICK_MFI 1 + +/* Enable Unix style SO loading */ +/* Technically this works, but violates the iOS dev agreement prior to iOS 8 */ +/* #define SDL_LOADSO_DLOPEN 1 */ + +/* Enable the stub shared object loader (src/loadso/dummy/\*.c) */ +#define SDL_LOADSO_DISABLED 1 + +/* Enable various threading systems */ +#define SDL_THREAD_PTHREAD 1 +#define SDL_THREAD_PTHREAD_RECURSIVE_MUTEX 1 + +/* Enable various timer systems */ +#define SDL_TIMER_UNIX 1 + +/* Supported video drivers */ +#define SDL_VIDEO_DRIVER_UIKIT 1 +#define SDL_VIDEO_DRIVER_DUMMY 1 + +/* enable OpenGL ES */ +#define SDL_VIDEO_OPENGL_ES2 1 +#define SDL_VIDEO_OPENGL_ES 1 +#define SDL_VIDEO_RENDER_OGL_ES 1 +#define SDL_VIDEO_RENDER_OGL_ES2 1 + +/* Enable system power support */ +#define SDL_POWER_UIKIT 1 + +/* enable iPhone keyboard support */ +#define SDL_IPHONE_KEYBOARD 1 + +/* enable iOS extended launch screen */ +#define SDL_IPHONE_LAUNCHSCREEN 1 + +/* Set max recognized G-force from accelerometer + See src/joystick/uikit/SDL_sysjoystick.m for notes on why this is needed + */ +#define SDL_IPHONE_MAX_GFORCE 5.0 + +/* enable filesystem support */ +#define SDL_FILESYSTEM_COCOA 1 + +#endif /* _SDL_config_iphoneos_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_macosx.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_macosx.h new file mode 100644 index 0000000..5c8b7e0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_macosx.h @@ -0,0 +1,188 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_macosx_h +#define _SDL_config_macosx_h + +#include "SDL_platform.h" + +/* This gets us MAC_OS_X_VERSION_MIN_REQUIRED... */ +#include + +/* This is a set of defines to configure the SDL features */ + +#ifdef __LP64__ + #define SIZEOF_VOIDP 8 +#else + #define SIZEOF_VOIDP 4 +#endif + +/* Useful headers */ +#define HAVE_ALLOCA_H 1 +#define HAVE_SYS_TYPES_H 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STRING_H 1 +#define HAVE_INTTYPES_H 1 +#define HAVE_STDINT_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_SIGNAL_H 1 + +/* C library functions */ +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_GETENV 1 +#define HAVE_SETENV 1 +#define HAVE_PUTENV 1 +#define HAVE_UNSETENV 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_BCOPY 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_MEMCMP 1 +#define HAVE_STRLEN 1 +#define HAVE_STRLCPY 1 +#define HAVE_STRLCAT 1 +#define HAVE_STRDUP 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOLL 1 +#define HAVE_STRTOULL 1 +#define HAVE_STRTOD 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE_STRCASECMP 1 +#define HAVE_STRNCASECMP 1 +#define HAVE_VSSCANF 1 +#define HAVE_VSNPRINTF 1 +#define HAVE_CEIL 1 +#define HAVE_COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_POW 1 +#define HAVE_SCALBN 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE_SIGACTION 1 +#define HAVE_SETJMP 1 +#define HAVE_NANOSLEEP 1 +#define HAVE_SYSCONF 1 +#define HAVE_SYSCTLBYNAME 1 +#define HAVE_ATAN 1 +#define HAVE_ATAN2 1 +#define HAVE_ACOS 1 +#define HAVE_ASIN 1 + +/* Enable various audio drivers */ +#define SDL_AUDIO_DRIVER_COREAUDIO 1 +#define SDL_AUDIO_DRIVER_DISK 1 +#define SDL_AUDIO_DRIVER_DUMMY 1 + +/* Enable various input drivers */ +#define SDL_JOYSTICK_IOKIT 1 +#define SDL_HAPTIC_IOKIT 1 + +/* Enable various shared object loading systems */ +#define SDL_LOADSO_DLOPEN 1 + +/* Enable various threading systems */ +#define SDL_THREAD_PTHREAD 1 +#define SDL_THREAD_PTHREAD_RECURSIVE_MUTEX 1 + +/* Enable various timer systems */ +#define SDL_TIMER_UNIX 1 + +/* Enable various video drivers */ +#define SDL_VIDEO_DRIVER_COCOA 1 +#define SDL_VIDEO_DRIVER_DUMMY 1 +#undef SDL_VIDEO_DRIVER_X11 +#define SDL_VIDEO_DRIVER_X11_DYNAMIC "/usr/X11R6/lib/libX11.6.dylib" +#define SDL_VIDEO_DRIVER_X11_DYNAMIC_XEXT "/usr/X11R6/lib/libXext.6.dylib" +#define SDL_VIDEO_DRIVER_X11_DYNAMIC_XINERAMA "/usr/X11R6/lib/libXinerama.1.dylib" +#define SDL_VIDEO_DRIVER_X11_DYNAMIC_XINPUT2 "/usr/X11R6/lib/libXi.6.dylib" +#define SDL_VIDEO_DRIVER_X11_DYNAMIC_XRANDR "/usr/X11R6/lib/libXrandr.2.dylib" +#define SDL_VIDEO_DRIVER_X11_DYNAMIC_XSS "/usr/X11R6/lib/libXss.1.dylib" +#define SDL_VIDEO_DRIVER_X11_DYNAMIC_XVIDMODE "/usr/X11R6/lib/libXxf86vm.1.dylib" +#define SDL_VIDEO_DRIVER_X11_XDBE 1 +#define SDL_VIDEO_DRIVER_X11_XINERAMA 1 +#define SDL_VIDEO_DRIVER_X11_XRANDR 1 +#define SDL_VIDEO_DRIVER_X11_XSCRNSAVER 1 +#define SDL_VIDEO_DRIVER_X11_XSHAPE 1 +#define SDL_VIDEO_DRIVER_X11_XVIDMODE 1 +#define SDL_VIDEO_DRIVER_X11_HAS_XKBKEYCODETOKEYSYM 1 + +#ifdef MAC_OS_X_VERSION_10_8 +/* + * No matter the versions targeted, this is the 10.8 or later SDK, so you have + * to use the external Xquartz, which is a more modern Xlib. Previous SDKs + * used an older Xlib. + */ +#define SDL_VIDEO_DRIVER_X11_XINPUT2 1 +#define SDL_VIDEO_DRIVER_X11_SUPPORTS_GENERIC_EVENTS 1 +#define SDL_VIDEO_DRIVER_X11_CONST_PARAM_XEXTADDDISPLAY 1 +#endif + +#ifndef SDL_VIDEO_RENDER_OGL +#define SDL_VIDEO_RENDER_OGL 1 +#endif + +/* Enable OpenGL support */ +#ifndef SDL_VIDEO_OPENGL +#define SDL_VIDEO_OPENGL 1 +#endif +#ifndef SDL_VIDEO_OPENGL_CGL +#define SDL_VIDEO_OPENGL_CGL 1 +#endif +#ifndef SDL_VIDEO_OPENGL_GLX +#define SDL_VIDEO_OPENGL_GLX 1 +#endif + +/* Enable system power support */ +#define SDL_POWER_MACOSX 1 + +/* enable filesystem support */ +#define SDL_FILESYSTEM_COCOA 1 + +/* Enable assembly routines */ +#define SDL_ASSEMBLY_ROUTINES 1 +#ifdef __ppc__ +#define SDL_ALTIVEC_BLITTERS 1 +#endif + +#endif /* _SDL_config_macosx_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_minimal.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_minimal.h new file mode 100644 index 0000000..3c9d09a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_minimal.h @@ -0,0 +1,81 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_minimal_h +#define _SDL_config_minimal_h + +#include "SDL_platform.h" + +/** + * \file SDL_config_minimal.h + * + * This is the minimal configuration that can be used to build SDL. + */ + +#define HAVE_STDARG_H 1 +#define HAVE_STDDEF_H 1 + +/* Most everything except Visual Studio 2008 and earlier has stdint.h now */ +#if defined(_MSC_VER) && (_MSC_VER < 1600) +/* Here are some reasonable defaults */ +typedef unsigned int size_t; +typedef signed char int8_t; +typedef unsigned char uint8_t; +typedef signed short int16_t; +typedef unsigned short uint16_t; +typedef signed int int32_t; +typedef unsigned int uint32_t; +typedef signed long long int64_t; +typedef unsigned long long uint64_t; +typedef unsigned long uintptr_t; +#else +#define HAVE_STDINT_H 1 +#endif /* Visual Studio 2008 */ + +#ifdef __GNUC__ +#define HAVE_GCC_SYNC_LOCK_TEST_AND_SET 1 +#endif + +/* Enable the dummy audio driver (src/audio/dummy/\*.c) */ +#define SDL_AUDIO_DRIVER_DUMMY 1 + +/* Enable the stub joystick driver (src/joystick/dummy/\*.c) */ +#define SDL_JOYSTICK_DISABLED 1 + +/* Enable the stub haptic driver (src/haptic/dummy/\*.c) */ +#define SDL_HAPTIC_DISABLED 1 + +/* Enable the stub shared object loader (src/loadso/dummy/\*.c) */ +#define SDL_LOADSO_DISABLED 1 + +/* Enable the stub thread support (src/thread/generic/\*.c) */ +#define SDL_THREADS_DISABLED 1 + +/* Enable the stub timer support (src/timer/dummy/\*.c) */ +#define SDL_TIMERS_DISABLED 1 + +/* Enable the dummy video driver (src/video/dummy/\*.c) */ +#define SDL_VIDEO_DRIVER_DUMMY 1 + +/* Enable the dummy filesystem driver (src/filesystem/dummy/\*.c) */ +#define SDL_FILESYSTEM_DUMMY 1 + +#endif /* _SDL_config_minimal_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_pandora.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_pandora.h new file mode 100644 index 0000000..7b51e57 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_pandora.h @@ -0,0 +1,127 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_h +#define _SDL_config_h + +/* This is a set of defines to configure the SDL features */ + +/* General platform specific identifiers */ +#include "SDL_platform.h" + +#ifdef __LP64__ +#define SIZEOF_VOIDP 8 +#else +#define SIZEOF_VOIDP 4 +#endif + +#define SDL_BYTEORDER 1234 + +#define HAVE_ALLOCA_H 1 +#define HAVE_SYS_TYPES_H 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STDLIB_H 1 +#define HAVE_STDARG_H 1 +#define HAVE_MALLOC_H 1 +#define HAVE_MEMORY_H 1 +#define HAVE_STRING_H 1 +#define HAVE_STRINGS_H 1 +#define HAVE_INTTYPES_H 1 +#define HAVE_STDINT_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_ICONV_H 1 +#define HAVE_SIGNAL_H 1 +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_GETENV 1 +#define HAVE_SETENV 1 +#define HAVE_PUTENV 1 +#define HAVE_UNSETENV 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_BCOPY 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_STRLEN 1 +#define HAVE_STRDUP 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOLL 1 +#define HAVE_STRTOULL 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE_STRCASECMP 1 +#define HAVE_STRNCASECMP 1 +#define HAVE_VSSCANF 1 +#define HAVE_VSNPRINTF 1 +#define HAVE_M_PI 1 +#define HAVE_CEIL 1 +#define HAVE_COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_SCALBN 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE_SIGACTION 1 +#define HAVE_SETJMP 1 +#define HAVE_NANOSLEEP 1 + +#define SDL_AUDIO_DRIVER_DUMMY 1 +#define SDL_AUDIO_DRIVER_OSS 1 + +#define SDL_INPUT_LINUXEV 1 +#define SDL_INPUT_TSLIB 1 +#define SDL_JOYSTICK_LINUX 1 +#define SDL_HAPTIC_LINUX 1 + +#define SDL_LOADSO_DLOPEN 1 + +#define SDL_THREAD_PTHREAD 1 +#define SDL_THREAD_PTHREAD_RECURSIVE_MUTEX_NP 1 + +#define SDL_TIMER_UNIX 1 +#define SDL_FILESYSTEM_UNIX 1 + +#define SDL_VIDEO_DRIVER_DUMMY 1 +#define SDL_VIDEO_DRIVER_X11 1 +#define SDL_VIDEO_DRIVER_PANDORA 1 +#define SDL_VIDEO_RENDER_OGL_ES 1 +#define SDL_VIDEO_OPENGL_ES 1 + +#endif /* _SDL_config_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_psp.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_psp.h new file mode 100644 index 0000000..a6e4960 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_psp.h @@ -0,0 +1,143 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_psp_h +#define _SDL_config_psp_h + +#include "SDL_platform.h" + + + +#ifdef __GNUC__ +#define HAVE_GCC_SYNC_LOCK_TEST_AND_SET 1 +#endif + +#define HAVE_GCC_ATOMICS 1 + +#define HAVE_ALLOCA_H 1 +#define HAVE_SYS_TYPES_H 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STRING_H 1 +#define HAVE_INTTYPES_H 1 +#define HAVE_STDINT_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_SIGNAL_H 1 + +/* C library functions */ +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_GETENV 1 +#define HAVE_SETENV 1 +#define HAVE_PUTENV 1 +#define HAVE_SETENV 1 +#define HAVE_UNSETENV 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_BCOPY 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_MEMCMP 1 +#define HAVE_STRLEN 1 +#define HAVE_STRLCPY 1 +#define HAVE_STRLCAT 1 +#define HAVE_STRDUP 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOLL 1 +#define HAVE_STRTOULL 1 +#define HAVE_STRTOD 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE_STRCASECMP 1 +#define HAVE_STRNCASECMP 1 +#define HAVE_VSSCANF 1 +#define HAVE_VSNPRINTF 1 +#define HAVE_M_PI 1 +#define HAVE_ATAN 1 +#define HAVE_ATAN2 1 +#define HAVE_ACOS 1 +#define HAVE_ASIN 1 +#define HAVE_CEIL 1 +#define HAVE_COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_POW 1 +#define HAVE_SCALBN 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE_SETJMP 1 +#define HAVE_NANOSLEEP 1 +/* #define HAVE_SYSCONF 1 */ +/* #define HAVE_SIGACTION 1 */ + + +/* PSP isn't that sophisticated */ +#define LACKS_SYS_MMAN_H 1 + +/* Enable the stub thread support (src/thread/psp/\*.c) */ +#define SDL_THREAD_PSP 1 + +/* Enable the stub timer support (src/timer/psp/\*.c) */ +#define SDL_TIMERS_PSP 1 + +/* Enable the stub joystick driver (src/joystick/psp/\*.c) */ +#define SDL_JOYSTICK_PSP 1 + +/* Enable the stub audio driver (src/audio/psp/\*.c) */ +#define SDL_AUDIO_DRIVER_PSP 1 + +/* PSP video dirver */ +#define SDL_VIDEO_DRIVER_PSP 1 + +/* PSP render dirver */ +#define SDL_VIDEO_RENDER_PSP 1 + +#define SDL_POWER_PSP 1 + +/* !!! FIXME: what does PSP do for filesystem stuff? */ +#define SDL_FILESYSTEM_DUMMY 1 + +/* PSP doesn't have haptic device (src/haptic/dummy/\*.c) */ +#define SDL_HAPTIC_DISABLED 1 + +/* PSP can't load shared object (src/loadso/dummy/\*.c) */ +#define SDL_LOADSO_DISABLED 1 + + +#endif /* _SDL_config_psp_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_windows.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_windows.h new file mode 100644 index 0000000..890986c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_windows.h @@ -0,0 +1,221 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_windows_h +#define _SDL_config_windows_h + +#include "SDL_platform.h" + +/* This is a set of defines to configure the SDL features */ + +#if !defined(_STDINT_H_) && (!defined(HAVE_STDINT_H) || !_HAVE_STDINT_H) +#if defined(__GNUC__) || defined(__DMC__) || defined(__WATCOMC__) +#define HAVE_STDINT_H 1 +#elif defined(_MSC_VER) +typedef signed __int8 int8_t; +typedef unsigned __int8 uint8_t; +typedef signed __int16 int16_t; +typedef unsigned __int16 uint16_t; +typedef signed __int32 int32_t; +typedef unsigned __int32 uint32_t; +typedef signed __int64 int64_t; +typedef unsigned __int64 uint64_t; +#ifndef _UINTPTR_T_DEFINED +#ifdef _WIN64 +typedef unsigned __int64 uintptr_t; +#else +typedef unsigned int uintptr_t; +#endif +#define _UINTPTR_T_DEFINED +#endif +/* Older Visual C++ headers don't have the Win64-compatible typedefs... */ +#if ((_MSC_VER <= 1200) && (!defined(DWORD_PTR))) +#define DWORD_PTR DWORD +#endif +#if ((_MSC_VER <= 1200) && (!defined(LONG_PTR))) +#define LONG_PTR LONG +#endif +#else /* !__GNUC__ && !_MSC_VER */ +typedef signed char int8_t; +typedef unsigned char uint8_t; +typedef signed short int16_t; +typedef unsigned short uint16_t; +typedef signed int int32_t; +typedef unsigned int uint32_t; +typedef signed long long int64_t; +typedef unsigned long long uint64_t; +#ifndef _SIZE_T_DEFINED_ +#define _SIZE_T_DEFINED_ +typedef unsigned int size_t; +#endif +typedef unsigned int uintptr_t; +#endif /* __GNUC__ || _MSC_VER */ +#endif /* !_STDINT_H_ && !HAVE_STDINT_H */ + +#ifdef _WIN64 +# define SIZEOF_VOIDP 8 +#else +# define SIZEOF_VOIDP 4 +#endif + +#define HAVE_DDRAW_H 1 +#define HAVE_DINPUT_H 1 +#define HAVE_DSOUND_H 1 +#define HAVE_DXGI_H 1 +#define HAVE_XINPUT_H 1 + +/* This is disabled by default to avoid C runtime dependencies and manifest requirements */ +#ifdef HAVE_LIBC +/* Useful headers */ +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STRING_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_SIGNAL_H 1 + +/* C library functions */ +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_MEMCMP 1 +#define HAVE_STRLEN 1 +#define HAVE__STRREV 1 +#define HAVE__STRUPR 1 +#define HAVE__STRLWR 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE__LTOA 1 +#define HAVE__ULTOA 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOD 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE__STRICMP 1 +#define HAVE__STRNICMP 1 +#define HAVE_ATAN 1 +#define HAVE_ATAN2 1 +#define HAVE_ACOS 1 +#define HAVE_ASIN 1 +#define HAVE_CEIL 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_POW 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#if _MSC_VER >= 1800 +#define HAVE_STRTOLL 1 +#define HAVE_VSSCANF 1 +#define HAVE_COPYSIGN 1 +#define HAVE_SCALBN 1 +#endif +#if !defined(_MSC_VER) || defined(_USE_MATH_DEFINES) +#define HAVE_M_PI 1 +#endif +#else +#define HAVE_STDARG_H 1 +#define HAVE_STDDEF_H 1 +#endif + +/* Enable various audio drivers */ +#define SDL_AUDIO_DRIVER_DSOUND 1 +#define SDL_AUDIO_DRIVER_XAUDIO2 1 +#define SDL_AUDIO_DRIVER_WINMM 1 +#define SDL_AUDIO_DRIVER_DISK 1 +#define SDL_AUDIO_DRIVER_DUMMY 1 + +/* Enable various input drivers */ +#define SDL_JOYSTICK_DINPUT 1 +#define SDL_JOYSTICK_XINPUT 1 +#define SDL_HAPTIC_DINPUT 1 +#define SDL_HAPTIC_XINPUT 1 + +/* Enable various shared object loading systems */ +#define SDL_LOADSO_WINDOWS 1 + +/* Enable various threading systems */ +#define SDL_THREAD_WINDOWS 1 + +/* Enable various timer systems */ +#define SDL_TIMER_WINDOWS 1 + +/* Enable various video drivers */ +#define SDL_VIDEO_DRIVER_DUMMY 1 +#define SDL_VIDEO_DRIVER_WINDOWS 1 + +#ifndef SDL_VIDEO_RENDER_D3D +#define SDL_VIDEO_RENDER_D3D 1 +#endif +#ifndef SDL_VIDEO_RENDER_D3D11 +#define SDL_VIDEO_RENDER_D3D11 0 +#endif + +/* Enable OpenGL support */ +#ifndef SDL_VIDEO_OPENGL +#define SDL_VIDEO_OPENGL 1 +#endif +#ifndef SDL_VIDEO_OPENGL_WGL +#define SDL_VIDEO_OPENGL_WGL 1 +#endif +#ifndef SDL_VIDEO_RENDER_OGL +#define SDL_VIDEO_RENDER_OGL 1 +#endif +#ifndef SDL_VIDEO_RENDER_OGL_ES2 +#define SDL_VIDEO_RENDER_OGL_ES2 1 +#endif +#ifndef SDL_VIDEO_OPENGL_ES2 +#define SDL_VIDEO_OPENGL_ES2 1 +#endif +#ifndef SDL_VIDEO_OPENGL_EGL +#define SDL_VIDEO_OPENGL_EGL 1 +#endif + + +/* Enable system power support */ +#define SDL_POWER_WINDOWS 1 + +/* Enable filesystem support */ +#define SDL_FILESYSTEM_WINDOWS 1 + +/* Enable assembly routines (Win64 doesn't have inline asm) */ +#ifndef _WIN64 +#define SDL_ASSEMBLY_ROUTINES 1 +#endif + +#endif /* _SDL_config_windows_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_winrt.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_winrt.h new file mode 100644 index 0000000..e392f77 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_winrt.h @@ -0,0 +1,214 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_winrt_h +#define _SDL_config_winrt_h + +#include "SDL_platform.h" + +/* Make sure the Windows SDK's NTDDI_VERSION macro gets defined. This is used + by SDL to determine which version of the Windows SDK is being used. +*/ +#include + +/* Define possibly-undefined NTDDI values (used when compiling SDL against + older versions of the Windows SDK. +*/ +#ifndef NTDDI_WINBLUE +#define NTDDI_WINBLUE 0x06030000 +#endif +#ifndef NTDDI_WIN10 +#define NTDDI_WIN10 0x0A000000 +#endif + +/* This is a set of defines to configure the SDL features */ + +#if !defined(_STDINT_H_) && (!defined(HAVE_STDINT_H) || !_HAVE_STDINT_H) +#if defined(__GNUC__) || defined(__DMC__) || defined(__WATCOMC__) +#define HAVE_STDINT_H 1 +#elif defined(_MSC_VER) +typedef signed __int8 int8_t; +typedef unsigned __int8 uint8_t; +typedef signed __int16 int16_t; +typedef unsigned __int16 uint16_t; +typedef signed __int32 int32_t; +typedef unsigned __int32 uint32_t; +typedef signed __int64 int64_t; +typedef unsigned __int64 uint64_t; +#ifndef _UINTPTR_T_DEFINED +#ifdef _WIN64 +typedef unsigned __int64 uintptr_t; +#else +typedef unsigned int uintptr_t; +#endif +#define _UINTPTR_T_DEFINED +#endif +/* Older Visual C++ headers don't have the Win64-compatible typedefs... */ +#if ((_MSC_VER <= 1200) && (!defined(DWORD_PTR))) +#define DWORD_PTR DWORD +#endif +#if ((_MSC_VER <= 1200) && (!defined(LONG_PTR))) +#define LONG_PTR LONG +#endif +#else /* !__GNUC__ && !_MSC_VER */ +typedef signed char int8_t; +typedef unsigned char uint8_t; +typedef signed short int16_t; +typedef unsigned short uint16_t; +typedef signed int int32_t; +typedef unsigned int uint32_t; +typedef signed long long int64_t; +typedef unsigned long long uint64_t; +#ifndef _SIZE_T_DEFINED_ +#define _SIZE_T_DEFINED_ +typedef unsigned int size_t; +#endif +typedef unsigned int uintptr_t; +#endif /* __GNUC__ || _MSC_VER */ +#endif /* !_STDINT_H_ && !HAVE_STDINT_H */ + +#ifdef _WIN64 +# define SIZEOF_VOIDP 8 +#else +# define SIZEOF_VOIDP 4 +#endif + +/* Useful headers */ +#define HAVE_DXGI_H 1 +#if WINAPI_FAMILY != WINAPI_FAMILY_PHONE_APP +#define HAVE_XINPUT_H 1 +#endif +#define HAVE_LIBC 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STRING_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_FLOAT_H 1 +#define HAVE_SIGNAL_H 1 + +/* C library functions */ +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_MEMCMP 1 +#define HAVE_STRLEN 1 +#define HAVE__STRREV 1 +#define HAVE__STRUPR 1 +//#define HAVE__STRLWR 1 // TODO, WinRT: consider using _strlwr_s instead +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +//#define HAVE_ITOA 1 // TODO, WinRT: consider using _itoa_s instead +//#define HAVE__LTOA 1 // TODO, WinRT: consider using _ltoa_s instead +//#define HAVE__ULTOA 1 // TODO, WinRT: consider using _ultoa_s instead +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +//#define HAVE_STRTOLL 1 +#define HAVE_STRTOD 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE__STRICMP 1 +#define HAVE__STRNICMP 1 +#define HAVE_VSNPRINTF 1 +//#define HAVE_SSCANF 1 // TODO, WinRT: consider using sscanf_s instead +#define HAVE_M_PI 1 +#define HAVE_ATAN 1 +#define HAVE_ATAN2 1 +#define HAVE_CEIL 1 +#define HAVE__COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_POW 1 +//#define HAVE_SCALBN 1 +#define HAVE__SCALB 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE__FSEEKI64 1 + +/* Enable various audio drivers */ +#define SDL_AUDIO_DRIVER_XAUDIO2 1 +#define SDL_AUDIO_DRIVER_DISK 1 +#define SDL_AUDIO_DRIVER_DUMMY 1 + +/* Enable various input drivers */ +#if WINAPI_FAMILY == WINAPI_FAMILY_PHONE_APP +#define SDL_JOYSTICK_DISABLED 1 +#define SDL_HAPTIC_DISABLED 1 +#else +#define SDL_JOYSTICK_XINPUT 1 +#define SDL_HAPTIC_XINPUT 1 +#endif + +/* Enable various shared object loading systems */ +#define SDL_LOADSO_WINDOWS 1 + +/* Enable various threading systems */ +#if (NTDDI_VERSION >= NTDDI_WINBLUE) +#define SDL_THREAD_WINDOWS 1 +#else +/* WinRT on Windows 8.0 and Windows Phone 8.0 don't support CreateThread() */ +#define SDL_THREAD_STDCPP 1 +#endif + +/* Enable various timer systems */ +#define SDL_TIMER_WINDOWS 1 + +/* Enable various video drivers */ +#define SDL_VIDEO_DRIVER_WINRT 1 +#define SDL_VIDEO_DRIVER_DUMMY 1 + +/* Enable OpenGL ES 2.0 (via a modified ANGLE library) */ +#define SDL_VIDEO_OPENGL_ES2 1 +#define SDL_VIDEO_OPENGL_EGL 1 + +/* Enable appropriate renderer(s) */ +#define SDL_VIDEO_RENDER_D3D11 1 + +#if SDL_VIDEO_OPENGL_ES2 +#define SDL_VIDEO_RENDER_OGL_ES2 1 +#endif + +/* Enable system power support */ +#define SDL_POWER_WINRT 1 + +/* Enable assembly routines (Win64 doesn't have inline asm) */ +#ifndef _WIN64 +#define SDL_ASSEMBLY_ROUTINES 1 +#endif + +#endif /* _SDL_config_winrt_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_wiz.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_wiz.h new file mode 100644 index 0000000..e090a1a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_config_wiz.h @@ -0,0 +1,120 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_config_h +#define _SDL_config_h + +/* This is a set of defines to configure the SDL features */ + +/* General platform specific identifiers */ +#include "SDL_platform.h" + +#define SDL_BYTEORDER 1234 + +#define HAVE_ALLOCA_H 1 +#define HAVE_SYS_TYPES_H 1 +#define HAVE_STDIO_H 1 +#define STDC_HEADERS 1 +#define HAVE_STDLIB_H 1 +#define HAVE_STDARG_H 1 +#define HAVE_MALLOC_H 1 +#define HAVE_MEMORY_H 1 +#define HAVE_STRING_H 1 +#define HAVE_STRINGS_H 1 +#define HAVE_INTTYPES_H 1 +#define HAVE_STDINT_H 1 +#define HAVE_CTYPE_H 1 +#define HAVE_MATH_H 1 +#define HAVE_ICONV_H 1 +#define HAVE_SIGNAL_H 1 +#define HAVE_MALLOC 1 +#define HAVE_CALLOC 1 +#define HAVE_REALLOC 1 +#define HAVE_FREE 1 +#define HAVE_ALLOCA 1 +#define HAVE_GETENV 1 +#define HAVE_SETENV 1 +#define HAVE_PUTENV 1 +#define HAVE_UNSETENV 1 +#define HAVE_QSORT 1 +#define HAVE_ABS 1 +#define HAVE_BCOPY 1 +#define HAVE_MEMSET 1 +#define HAVE_MEMCPY 1 +#define HAVE_MEMMOVE 1 +#define HAVE_STRLEN 1 +#define HAVE_STRDUP 1 +#define HAVE_STRCHR 1 +#define HAVE_STRRCHR 1 +#define HAVE_STRSTR 1 +#define HAVE_STRTOL 1 +#define HAVE_STRTOUL 1 +#define HAVE_STRTOLL 1 +#define HAVE_STRTOULL 1 +#define HAVE_ATOI 1 +#define HAVE_ATOF 1 +#define HAVE_STRCMP 1 +#define HAVE_STRNCMP 1 +#define HAVE_STRCASECMP 1 +#define HAVE_STRNCASECMP 1 +#define HAVE_VSSCANF 1 +#define HAVE_VSNPRINTF 1 +#define HAVE_M_PI 1 +#define HAVE_CEIL 1 +#define HAVE_COPYSIGN 1 +#define HAVE_COS 1 +#define HAVE_COSF 1 +#define HAVE_FABS 1 +#define HAVE_FLOOR 1 +#define HAVE_LOG 1 +#define HAVE_SCALBN 1 +#define HAVE_SIN 1 +#define HAVE_SINF 1 +#define HAVE_SQRT 1 +#define HAVE_SQRTF 1 +#define HAVE_TAN 1 +#define HAVE_TANF 1 +#define HAVE_SIGACTION 1 +#define HAVE_SETJMP 1 +#define HAVE_NANOSLEEP 1 +#define HAVE_POW 1 + +#define SDL_AUDIO_DRIVER_DUMMY 1 +#define SDL_AUDIO_DRIVER_OSS 1 + +#define SDL_INPUT_LINUXEV 1 +#define SDL_INPUT_TSLIB 1 +#define SDL_JOYSTICK_LINUX 1 +#define SDL_HAPTIC_LINUX 1 + +#define SDL_LOADSO_DLOPEN 1 + +#define SDL_THREAD_PTHREAD 1 +#define SDL_THREAD_PTHREAD_RECURSIVE_MUTEX_NP 1 + +#define SDL_TIMER_UNIX 1 + +#define SDL_VIDEO_DRIVER_DUMMY 1 +#define SDL_VIDEO_DRIVER_PANDORA 1 +#define SDL_VIDEO_RENDER_OGL_ES 1 +#define SDL_VIDEO_OPENGL_ES 1 + +#endif /* _SDL_config_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_copying.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_copying.h new file mode 100644 index 0000000..212da0e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_copying.h @@ -0,0 +1,20 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_cpuinfo.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_cpuinfo.h new file mode 100644 index 0000000..d0ba47b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_cpuinfo.h @@ -0,0 +1,161 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_cpuinfo.h + * + * CPU feature detection for SDL. + */ + +#ifndef _SDL_cpuinfo_h +#define _SDL_cpuinfo_h + +#include "SDL_stdinc.h" + +/* Need to do this here because intrin.h has C++ code in it */ +/* Visual Studio 2005 has a bug where intrin.h conflicts with winnt.h */ +#if defined(_MSC_VER) && (_MSC_VER >= 1500) && (defined(_M_IX86) || defined(_M_X64)) +#include +#ifndef _WIN64 +#define __MMX__ +#define __3dNOW__ +#endif +#define __SSE__ +#define __SSE2__ +#elif defined(__MINGW64_VERSION_MAJOR) +#include +#else +#ifdef __ALTIVEC__ +#if HAVE_ALTIVEC_H && !defined(__APPLE_ALTIVEC__) +#include +#undef pixel +#endif +#endif +#ifdef __MMX__ +#include +#endif +#ifdef __3dNOW__ +#include +#endif +#ifdef __SSE__ +#include +#endif +#ifdef __SSE2__ +#include +#endif +#endif + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* This is a guess for the cacheline size used for padding. + * Most x86 processors have a 64 byte cache line. + * The 64-bit PowerPC processors have a 128 byte cache line. + * We'll use the larger value to be generally safe. + */ +#define SDL_CACHELINE_SIZE 128 + +/** + * This function returns the number of CPU cores available. + */ +extern DECLSPEC int SDLCALL SDL_GetCPUCount(void); + +/** + * This function returns the L1 cache line size of the CPU + * + * This is useful for determining multi-threaded structure padding + * or SIMD prefetch sizes. + */ +extern DECLSPEC int SDLCALL SDL_GetCPUCacheLineSize(void); + +/** + * This function returns true if the CPU has the RDTSC instruction. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasRDTSC(void); + +/** + * This function returns true if the CPU has AltiVec features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasAltiVec(void); + +/** + * This function returns true if the CPU has MMX features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasMMX(void); + +/** + * This function returns true if the CPU has 3DNow! features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_Has3DNow(void); + +/** + * This function returns true if the CPU has SSE features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasSSE(void); + +/** + * This function returns true if the CPU has SSE2 features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasSSE2(void); + +/** + * This function returns true if the CPU has SSE3 features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasSSE3(void); + +/** + * This function returns true if the CPU has SSE4.1 features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasSSE41(void); + +/** + * This function returns true if the CPU has SSE4.2 features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasSSE42(void); + +/** + * This function returns true if the CPU has AVX features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasAVX(void); + +/** + * This function returns true if the CPU has AVX2 features. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasAVX2(void); + +/** + * This function returns the amount of RAM configured in the system, in MB. + */ +extern DECLSPEC int SDLCALL SDL_GetSystemRAM(void); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_cpuinfo_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_egl.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_egl.h new file mode 100644 index 0000000..bea2a6c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_egl.h @@ -0,0 +1,1673 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_egl.h + * + * This is a simple file to encapsulate the EGL API headers. + */ +#ifndef _MSC_VER + +#include +#include + +#else /* _MSC_VER */ + +/* EGL headers for Visual Studio */ + +#ifndef __khrplatform_h_ +#define __khrplatform_h_ + +/* +** Copyright (c) 2008-2009 The Khronos Group Inc. +** +** Permission is hereby granted, free of charge, to any person obtaining a +** copy of this software and/or associated documentation files (the +** "Materials"), to deal in the Materials without restriction, including +** without limitation the rights to use, copy, modify, merge, publish, +** distribute, sublicense, and/or sell copies of the Materials, and to +** permit persons to whom the Materials are furnished to do so, subject to +** the following conditions: +** +** The above copyright notice and this permission notice shall be included +** in all copies or substantial portions of the Materials. +** +** THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +** MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +** CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +** TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +** MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS. +*/ + +/* Khronos platform-specific types and definitions. +* +* $Revision: 23298 $ on $Date: 2013-09-30 17:07:13 -0700 (Mon, 30 Sep 2013) $ +* +* Adopters may modify this file to suit their platform. Adopters are +* encouraged to submit platform specific modifications to the Khronos +* group so that they can be included in future versions of this file. +* Please submit changes by sending them to the public Khronos Bugzilla +* (http://khronos.org/bugzilla) by filing a bug against product +* "Khronos (general)" component "Registry". +* +* A predefined template which fills in some of the bug fields can be +* reached using http://tinyurl.com/khrplatform-h-bugreport, but you +* must create a Bugzilla login first. +* +* +* See the Implementer's Guidelines for information about where this file +* should be located on your system and for more details of its use: +* http://www.khronos.org/registry/implementers_guide.pdf +* +* This file should be included as +* #include +* by Khronos client API header files that use its types and defines. +* +* The types in khrplatform.h should only be used to define API-specific types. +* +* Types defined in khrplatform.h: +* khronos_int8_t signed 8 bit +* khronos_uint8_t unsigned 8 bit +* khronos_int16_t signed 16 bit +* khronos_uint16_t unsigned 16 bit +* khronos_int32_t signed 32 bit +* khronos_uint32_t unsigned 32 bit +* khronos_int64_t signed 64 bit +* khronos_uint64_t unsigned 64 bit +* khronos_intptr_t signed same number of bits as a pointer +* khronos_uintptr_t unsigned same number of bits as a pointer +* khronos_ssize_t signed size +* khronos_usize_t unsigned size +* khronos_float_t signed 32 bit floating point +* khronos_time_ns_t unsigned 64 bit time in nanoseconds +* khronos_utime_nanoseconds_t unsigned time interval or absolute time in +* nanoseconds +* khronos_stime_nanoseconds_t signed time interval in nanoseconds +* khronos_boolean_enum_t enumerated boolean type. This should +* only be used as a base type when a client API's boolean type is +* an enum. Client APIs which use an integer or other type for +* booleans cannot use this as the base type for their boolean. +* +* Tokens defined in khrplatform.h: +* +* KHRONOS_FALSE, KHRONOS_TRUE Enumerated boolean false/true values. +* +* KHRONOS_SUPPORT_INT64 is 1 if 64 bit integers are supported; otherwise 0. +* KHRONOS_SUPPORT_FLOAT is 1 if floats are supported; otherwise 0. +* +* Calling convention macros defined in this file: +* KHRONOS_APICALL +* KHRONOS_APIENTRY +* KHRONOS_APIATTRIBUTES +* +* These may be used in function prototypes as: +* +* KHRONOS_APICALL void KHRONOS_APIENTRY funcname( +* int arg1, +* int arg2) KHRONOS_APIATTRIBUTES; +*/ + +/*------------------------------------------------------------------------- +* Definition of KHRONOS_APICALL +*------------------------------------------------------------------------- +* This precedes the return type of the function in the function prototype. +*/ +#if defined(_WIN32) && !defined(__SCITECH_SNAP__) +# define KHRONOS_APICALL __declspec(dllimport) +#elif defined (__SYMBIAN32__) +# define KHRONOS_APICALL IMPORT_C +#else +# define KHRONOS_APICALL +#endif + +/*------------------------------------------------------------------------- +* Definition of KHRONOS_APIENTRY +*------------------------------------------------------------------------- +* This follows the return type of the function and precedes the function +* name in the function prototype. +*/ +#if defined(_WIN32) && !defined(_WIN32_WCE) && !defined(__SCITECH_SNAP__) +/* Win32 but not WinCE */ +# define KHRONOS_APIENTRY __stdcall +#else +# define KHRONOS_APIENTRY +#endif + +/*------------------------------------------------------------------------- +* Definition of KHRONOS_APIATTRIBUTES +*------------------------------------------------------------------------- +* This follows the closing parenthesis of the function prototype arguments. +*/ +#if defined (__ARMCC_2__) +#define KHRONOS_APIATTRIBUTES __softfp +#else +#define KHRONOS_APIATTRIBUTES +#endif + +/*------------------------------------------------------------------------- +* basic type definitions +*-----------------------------------------------------------------------*/ +#if (defined(__STDC_VERSION__) && __STDC_VERSION__ >= 199901L) || defined(__GNUC__) || defined(__SCO__) || defined(__USLC__) + + +/* +* Using +*/ +#include +typedef int32_t khronos_int32_t; +typedef uint32_t khronos_uint32_t; +typedef int64_t khronos_int64_t; +typedef uint64_t khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif defined(__VMS ) || defined(__sgi) + +/* +* Using +*/ +#include +typedef int32_t khronos_int32_t; +typedef uint32_t khronos_uint32_t; +typedef int64_t khronos_int64_t; +typedef uint64_t khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif defined(_WIN32) && !defined(__SCITECH_SNAP__) + +/* +* Win32 +*/ +typedef __int32 khronos_int32_t; +typedef unsigned __int32 khronos_uint32_t; +typedef __int64 khronos_int64_t; +typedef unsigned __int64 khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif defined(__sun__) || defined(__digital__) + +/* +* Sun or Digital +*/ +typedef int khronos_int32_t; +typedef unsigned int khronos_uint32_t; +#if defined(__arch64__) || defined(_LP64) +typedef long int khronos_int64_t; +typedef unsigned long int khronos_uint64_t; +#else +typedef long long int khronos_int64_t; +typedef unsigned long long int khronos_uint64_t; +#endif /* __arch64__ */ +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif 0 + +/* +* Hypothetical platform with no float or int64 support +*/ +typedef int khronos_int32_t; +typedef unsigned int khronos_uint32_t; +#define KHRONOS_SUPPORT_INT64 0 +#define KHRONOS_SUPPORT_FLOAT 0 + +#else + +/* +* Generic fallback +*/ +#include +typedef int32_t khronos_int32_t; +typedef uint32_t khronos_uint32_t; +typedef int64_t khronos_int64_t; +typedef uint64_t khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#endif + + +/* +* Types that are (so far) the same on all platforms +*/ +typedef signed char khronos_int8_t; +typedef unsigned char khronos_uint8_t; +typedef signed short int khronos_int16_t; +typedef unsigned short int khronos_uint16_t; + +/* +* Types that differ between LLP64 and LP64 architectures - in LLP64, +* pointers are 64 bits, but 'long' is still 32 bits. Win64 appears +* to be the only LLP64 architecture in current use. +*/ +#ifdef _WIN64 +typedef signed long long int khronos_intptr_t; +typedef unsigned long long int khronos_uintptr_t; +typedef signed long long int khronos_ssize_t; +typedef unsigned long long int khronos_usize_t; +#else +typedef signed long int khronos_intptr_t; +typedef unsigned long int khronos_uintptr_t; +typedef signed long int khronos_ssize_t; +typedef unsigned long int khronos_usize_t; +#endif + +#if KHRONOS_SUPPORT_FLOAT +/* +* Float type +*/ +typedef float khronos_float_t; +#endif + +#if KHRONOS_SUPPORT_INT64 +/* Time types +* +* These types can be used to represent a time interval in nanoseconds or +* an absolute Unadjusted System Time. Unadjusted System Time is the number +* of nanoseconds since some arbitrary system event (e.g. since the last +* time the system booted). The Unadjusted System Time is an unsigned +* 64 bit value that wraps back to 0 every 584 years. Time intervals +* may be either signed or unsigned. +*/ +typedef khronos_uint64_t khronos_utime_nanoseconds_t; +typedef khronos_int64_t khronos_stime_nanoseconds_t; +#endif + +/* +* Dummy value used to pad enum types to 32 bits. +*/ +#ifndef KHRONOS_MAX_ENUM +#define KHRONOS_MAX_ENUM 0x7FFFFFFF +#endif + +/* +* Enumerated boolean type +* +* Values other than zero should be considered to be true. Therefore +* comparisons should not be made against KHRONOS_TRUE. +*/ +typedef enum { + KHRONOS_FALSE = 0, + KHRONOS_TRUE = 1, + KHRONOS_BOOLEAN_ENUM_FORCE_SIZE = KHRONOS_MAX_ENUM +} khronos_boolean_enum_t; + +#endif /* __khrplatform_h_ */ + + +#ifndef __eglplatform_h_ +#define __eglplatform_h_ + +/* +** Copyright (c) 2007-2009 The Khronos Group Inc. +** +** Permission is hereby granted, free of charge, to any person obtaining a +** copy of this software and/or associated documentation files (the +** "Materials"), to deal in the Materials without restriction, including +** without limitation the rights to use, copy, modify, merge, publish, +** distribute, sublicense, and/or sell copies of the Materials, and to +** permit persons to whom the Materials are furnished to do so, subject to +** the following conditions: +** +** The above copyright notice and this permission notice shall be included +** in all copies or substantial portions of the Materials. +** +** THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +** MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +** CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +** TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +** MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS. +*/ + +/* Platform-specific types and definitions for egl.h +* $Revision: 12306 $ on $Date: 2010-08-25 09:51:28 -0700 (Wed, 25 Aug 2010) $ +* +* Adopters may modify khrplatform.h and this file to suit their platform. +* You are encouraged to submit all modifications to the Khronos group so that +* they can be included in future versions of this file. Please submit changes +* by sending them to the public Khronos Bugzilla (http://khronos.org/bugzilla) +* by filing a bug against product "EGL" component "Registry". +*/ + +/*#include */ + +/* Macros used in EGL function prototype declarations. +* +* EGL functions should be prototyped as: +* +* EGLAPI return-type EGLAPIENTRY eglFunction(arguments); +* typedef return-type (EXPAPIENTRYP PFNEGLFUNCTIONPROC) (arguments); +* +* KHRONOS_APICALL and KHRONOS_APIENTRY are defined in KHR/khrplatform.h +*/ + +#ifndef EGLAPI +#define EGLAPI KHRONOS_APICALL +#endif + +#ifndef EGLAPIENTRY +#define EGLAPIENTRY KHRONOS_APIENTRY +#endif +#define EGLAPIENTRYP EGLAPIENTRY* + +/* The types NativeDisplayType, NativeWindowType, and NativePixmapType +* are aliases of window-system-dependent types, such as X Display * or +* Windows Device Context. They must be defined in platform-specific +* code below. The EGL-prefixed versions of Native*Type are the same +* types, renamed in EGL 1.3 so all types in the API start with "EGL". +* +* Khronos STRONGLY RECOMMENDS that you use the default definitions +* provided below, since these changes affect both binary and source +* portability of applications using EGL running on different EGL +* implementations. +*/ + +#if defined(_WIN32) || defined(__VC32__) && !defined(__CYGWIN__) && !defined(__SCITECH_SNAP__) /* Win32 and WinCE */ +#ifndef WIN32_LEAN_AND_MEAN +#define WIN32_LEAN_AND_MEAN 1 +#endif +#include + +#if __WINRT__ +#include +typedef IUnknown * EGLNativeWindowType; +typedef IUnknown * EGLNativePixmapType; +typedef IUnknown * EGLNativeDisplayType; +#else +typedef HDC EGLNativeDisplayType; +typedef HBITMAP EGLNativePixmapType; +typedef HWND EGLNativeWindowType; +#endif + +#elif defined(__WINSCW__) || defined(__SYMBIAN32__) /* Symbian */ + +typedef int EGLNativeDisplayType; +typedef void *EGLNativeWindowType; +typedef void *EGLNativePixmapType; + +#elif defined(WL_EGL_PLATFORM) + +typedef struct wl_display *EGLNativeDisplayType; +typedef struct wl_egl_pixmap *EGLNativePixmapType; +typedef struct wl_egl_window *EGLNativeWindowType; + +#elif defined(__GBM__) + +typedef struct gbm_device *EGLNativeDisplayType; +typedef struct gbm_bo *EGLNativePixmapType; +typedef void *EGLNativeWindowType; + +#elif defined(__ANDROID__) /* Android */ + +struct ANativeWindow; +struct egl_native_pixmap_t; + +typedef struct ANativeWindow *EGLNativeWindowType; +typedef struct egl_native_pixmap_t *EGLNativePixmapType; +typedef void *EGLNativeDisplayType; + +#elif defined(MIR_EGL_PLATFORM) + +#include +typedef MirEGLNativeDisplayType EGLNativeDisplayType; +typedef void *EGLNativePixmapType; +typedef MirEGLNativeWindowType EGLNativeWindowType; + +#elif defined(__unix__) + +#ifdef MESA_EGL_NO_X11_HEADERS + +typedef void *EGLNativeDisplayType; +typedef khronos_uintptr_t EGLNativePixmapType; +typedef khronos_uintptr_t EGLNativeWindowType; + +#else + +/* X11 (tentative) */ +#include +#include + +typedef Display *EGLNativeDisplayType; +typedef Pixmap EGLNativePixmapType; +typedef Window EGLNativeWindowType; + +#endif /* MESA_EGL_NO_X11_HEADERS */ + +#else +#error "Platform not recognized" +#endif + +/* EGL 1.2 types, renamed for consistency in EGL 1.3 */ +typedef EGLNativeDisplayType NativeDisplayType; +typedef EGLNativePixmapType NativePixmapType; +typedef EGLNativeWindowType NativeWindowType; + + +/* Define EGLint. This must be a signed integral type large enough to contain +* all legal attribute names and values passed into and out of EGL, whether +* their type is boolean, bitmask, enumerant (symbolic constant), integer, +* handle, or other. While in general a 32-bit integer will suffice, if +* handles are 64 bit types, then EGLint should be defined as a signed 64-bit +* integer type. +*/ +typedef khronos_int32_t EGLint; + +#endif /* __eglplatform_h */ + +#ifndef __egl_h_ +#define __egl_h_ 1 + +#ifdef __cplusplus +extern "C" { +#endif + +/* +** Copyright (c) 2013-2015 The Khronos Group Inc. +** +** Permission is hereby granted, free of charge, to any person obtaining a +** copy of this software and/or associated documentation files (the +** "Materials"), to deal in the Materials without restriction, including +** without limitation the rights to use, copy, modify, merge, publish, +** distribute, sublicense, and/or sell copies of the Materials, and to +** permit persons to whom the Materials are furnished to do so, subject to +** the following conditions: +** +** The above copyright notice and this permission notice shall be included +** in all copies or substantial portions of the Materials. +** +** THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +** MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +** CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +** TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +** MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS. +*/ +/* +** This header is generated from the Khronos OpenGL / OpenGL ES XML +** API Registry. The current version of the Registry, generator scripts +** used to make the header, and the header can be found at +** http://www.opengl.org/registry/ +** +** Khronos $Revision: 31566 $ on $Date: 2015-06-23 08:48:48 -0700 (Tue, 23 Jun 2015) $ +*/ + +/*#include */ + +/* Generated on date 20150623 */ + +/* Generated C header for: + * API: egl + * Versions considered: .* + * Versions emitted: .* + * Default extensions included: None + * Additional extensions included: _nomatch_^ + * Extensions removed: _nomatch_^ + */ + +#ifndef EGL_VERSION_1_0 +#define EGL_VERSION_1_0 1 +typedef unsigned int EGLBoolean; +typedef void *EGLDisplay; +typedef void *EGLConfig; +typedef void *EGLSurface; +typedef void *EGLContext; +typedef void (*__eglMustCastToProperFunctionPointerType)(void); +#define EGL_ALPHA_SIZE 0x3021 +#define EGL_BAD_ACCESS 0x3002 +#define EGL_BAD_ALLOC 0x3003 +#define EGL_BAD_ATTRIBUTE 0x3004 +#define EGL_BAD_CONFIG 0x3005 +#define EGL_BAD_CONTEXT 0x3006 +#define EGL_BAD_CURRENT_SURFACE 0x3007 +#define EGL_BAD_DISPLAY 0x3008 +#define EGL_BAD_MATCH 0x3009 +#define EGL_BAD_NATIVE_PIXMAP 0x300A +#define EGL_BAD_NATIVE_WINDOW 0x300B +#define EGL_BAD_PARAMETER 0x300C +#define EGL_BAD_SURFACE 0x300D +#define EGL_BLUE_SIZE 0x3022 +#define EGL_BUFFER_SIZE 0x3020 +#define EGL_CONFIG_CAVEAT 0x3027 +#define EGL_CONFIG_ID 0x3028 +#define EGL_CORE_NATIVE_ENGINE 0x305B +#define EGL_DEPTH_SIZE 0x3025 +#define EGL_DONT_CARE ((EGLint)-1) +#define EGL_DRAW 0x3059 +#define EGL_EXTENSIONS 0x3055 +#define EGL_FALSE 0 +#define EGL_GREEN_SIZE 0x3023 +#define EGL_HEIGHT 0x3056 +#define EGL_LARGEST_PBUFFER 0x3058 +#define EGL_LEVEL 0x3029 +#define EGL_MAX_PBUFFER_HEIGHT 0x302A +#define EGL_MAX_PBUFFER_PIXELS 0x302B +#define EGL_MAX_PBUFFER_WIDTH 0x302C +#define EGL_NATIVE_RENDERABLE 0x302D +#define EGL_NATIVE_VISUAL_ID 0x302E +#define EGL_NATIVE_VISUAL_TYPE 0x302F +#define EGL_NONE 0x3038 +#define EGL_NON_CONFORMANT_CONFIG 0x3051 +#define EGL_NOT_INITIALIZED 0x3001 +#define EGL_NO_CONTEXT ((EGLContext)0) +#define EGL_NO_DISPLAY ((EGLDisplay)0) +#define EGL_NO_SURFACE ((EGLSurface)0) +#define EGL_PBUFFER_BIT 0x0001 +#define EGL_PIXMAP_BIT 0x0002 +#define EGL_READ 0x305A +#define EGL_RED_SIZE 0x3024 +#define EGL_SAMPLES 0x3031 +#define EGL_SAMPLE_BUFFERS 0x3032 +#define EGL_SLOW_CONFIG 0x3050 +#define EGL_STENCIL_SIZE 0x3026 +#define EGL_SUCCESS 0x3000 +#define EGL_SURFACE_TYPE 0x3033 +#define EGL_TRANSPARENT_BLUE_VALUE 0x3035 +#define EGL_TRANSPARENT_GREEN_VALUE 0x3036 +#define EGL_TRANSPARENT_RED_VALUE 0x3037 +#define EGL_TRANSPARENT_RGB 0x3052 +#define EGL_TRANSPARENT_TYPE 0x3034 +#define EGL_TRUE 1 +#define EGL_VENDOR 0x3053 +#define EGL_VERSION 0x3054 +#define EGL_WIDTH 0x3057 +#define EGL_WINDOW_BIT 0x0004 +EGLAPI EGLBoolean EGLAPIENTRY eglChooseConfig (EGLDisplay dpy, const EGLint *attrib_list, EGLConfig *configs, EGLint config_size, EGLint *num_config); +EGLAPI EGLBoolean EGLAPIENTRY eglCopyBuffers (EGLDisplay dpy, EGLSurface surface, EGLNativePixmapType target); +EGLAPI EGLContext EGLAPIENTRY eglCreateContext (EGLDisplay dpy, EGLConfig config, EGLContext share_context, const EGLint *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePbufferSurface (EGLDisplay dpy, EGLConfig config, const EGLint *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePixmapSurface (EGLDisplay dpy, EGLConfig config, EGLNativePixmapType pixmap, const EGLint *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreateWindowSurface (EGLDisplay dpy, EGLConfig config, EGLNativeWindowType win, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroyContext (EGLDisplay dpy, EGLContext ctx); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroySurface (EGLDisplay dpy, EGLSurface surface); +EGLAPI EGLBoolean EGLAPIENTRY eglGetConfigAttrib (EGLDisplay dpy, EGLConfig config, EGLint attribute, EGLint *value); +EGLAPI EGLBoolean EGLAPIENTRY eglGetConfigs (EGLDisplay dpy, EGLConfig *configs, EGLint config_size, EGLint *num_config); +EGLAPI EGLDisplay EGLAPIENTRY eglGetCurrentDisplay (void); +EGLAPI EGLSurface EGLAPIENTRY eglGetCurrentSurface (EGLint readdraw); +EGLAPI EGLDisplay EGLAPIENTRY eglGetDisplay (EGLNativeDisplayType display_id); +EGLAPI EGLint EGLAPIENTRY eglGetError (void); +EGLAPI __eglMustCastToProperFunctionPointerType EGLAPIENTRY eglGetProcAddress (const char *procname); +EGLAPI EGLBoolean EGLAPIENTRY eglInitialize (EGLDisplay dpy, EGLint *major, EGLint *minor); +EGLAPI EGLBoolean EGLAPIENTRY eglMakeCurrent (EGLDisplay dpy, EGLSurface draw, EGLSurface read, EGLContext ctx); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryContext (EGLDisplay dpy, EGLContext ctx, EGLint attribute, EGLint *value); +EGLAPI const char *EGLAPIENTRY eglQueryString (EGLDisplay dpy, EGLint name); +EGLAPI EGLBoolean EGLAPIENTRY eglQuerySurface (EGLDisplay dpy, EGLSurface surface, EGLint attribute, EGLint *value); +EGLAPI EGLBoolean EGLAPIENTRY eglSwapBuffers (EGLDisplay dpy, EGLSurface surface); +EGLAPI EGLBoolean EGLAPIENTRY eglTerminate (EGLDisplay dpy); +EGLAPI EGLBoolean EGLAPIENTRY eglWaitGL (void); +EGLAPI EGLBoolean EGLAPIENTRY eglWaitNative (EGLint engine); +#endif /* EGL_VERSION_1_0 */ + +#ifndef EGL_VERSION_1_1 +#define EGL_VERSION_1_1 1 +#define EGL_BACK_BUFFER 0x3084 +#define EGL_BIND_TO_TEXTURE_RGB 0x3039 +#define EGL_BIND_TO_TEXTURE_RGBA 0x303A +#define EGL_CONTEXT_LOST 0x300E +#define EGL_MIN_SWAP_INTERVAL 0x303B +#define EGL_MAX_SWAP_INTERVAL 0x303C +#define EGL_MIPMAP_TEXTURE 0x3082 +#define EGL_MIPMAP_LEVEL 0x3083 +#define EGL_NO_TEXTURE 0x305C +#define EGL_TEXTURE_2D 0x305F +#define EGL_TEXTURE_FORMAT 0x3080 +#define EGL_TEXTURE_RGB 0x305D +#define EGL_TEXTURE_RGBA 0x305E +#define EGL_TEXTURE_TARGET 0x3081 +EGLAPI EGLBoolean EGLAPIENTRY eglBindTexImage (EGLDisplay dpy, EGLSurface surface, EGLint buffer); +EGLAPI EGLBoolean EGLAPIENTRY eglReleaseTexImage (EGLDisplay dpy, EGLSurface surface, EGLint buffer); +EGLAPI EGLBoolean EGLAPIENTRY eglSurfaceAttrib (EGLDisplay dpy, EGLSurface surface, EGLint attribute, EGLint value); +EGLAPI EGLBoolean EGLAPIENTRY eglSwapInterval (EGLDisplay dpy, EGLint interval); +#endif /* EGL_VERSION_1_1 */ + +#ifndef EGL_VERSION_1_2 +#define EGL_VERSION_1_2 1 +typedef unsigned int EGLenum; +typedef void *EGLClientBuffer; +#define EGL_ALPHA_FORMAT 0x3088 +#define EGL_ALPHA_FORMAT_NONPRE 0x308B +#define EGL_ALPHA_FORMAT_PRE 0x308C +#define EGL_ALPHA_MASK_SIZE 0x303E +#define EGL_BUFFER_PRESERVED 0x3094 +#define EGL_BUFFER_DESTROYED 0x3095 +#define EGL_CLIENT_APIS 0x308D +#define EGL_COLORSPACE 0x3087 +#define EGL_COLORSPACE_sRGB 0x3089 +#define EGL_COLORSPACE_LINEAR 0x308A +#define EGL_COLOR_BUFFER_TYPE 0x303F +#define EGL_CONTEXT_CLIENT_TYPE 0x3097 +#define EGL_DISPLAY_SCALING 10000 +#define EGL_HORIZONTAL_RESOLUTION 0x3090 +#define EGL_LUMINANCE_BUFFER 0x308F +#define EGL_LUMINANCE_SIZE 0x303D +#define EGL_OPENGL_ES_BIT 0x0001 +#define EGL_OPENVG_BIT 0x0002 +#define EGL_OPENGL_ES_API 0x30A0 +#define EGL_OPENVG_API 0x30A1 +#define EGL_OPENVG_IMAGE 0x3096 +#define EGL_PIXEL_ASPECT_RATIO 0x3092 +#define EGL_RENDERABLE_TYPE 0x3040 +#define EGL_RENDER_BUFFER 0x3086 +#define EGL_RGB_BUFFER 0x308E +#define EGL_SINGLE_BUFFER 0x3085 +#define EGL_SWAP_BEHAVIOR 0x3093 +#define EGL_UNKNOWN ((EGLint)-1) +#define EGL_VERTICAL_RESOLUTION 0x3091 +EGLAPI EGLBoolean EGLAPIENTRY eglBindAPI (EGLenum api); +EGLAPI EGLenum EGLAPIENTRY eglQueryAPI (void); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePbufferFromClientBuffer (EGLDisplay dpy, EGLenum buftype, EGLClientBuffer buffer, EGLConfig config, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglReleaseThread (void); +EGLAPI EGLBoolean EGLAPIENTRY eglWaitClient (void); +#endif /* EGL_VERSION_1_2 */ + +#ifndef EGL_VERSION_1_3 +#define EGL_VERSION_1_3 1 +#define EGL_CONFORMANT 0x3042 +#define EGL_CONTEXT_CLIENT_VERSION 0x3098 +#define EGL_MATCH_NATIVE_PIXMAP 0x3041 +#define EGL_OPENGL_ES2_BIT 0x0004 +#define EGL_VG_ALPHA_FORMAT 0x3088 +#define EGL_VG_ALPHA_FORMAT_NONPRE 0x308B +#define EGL_VG_ALPHA_FORMAT_PRE 0x308C +#define EGL_VG_ALPHA_FORMAT_PRE_BIT 0x0040 +#define EGL_VG_COLORSPACE 0x3087 +#define EGL_VG_COLORSPACE_sRGB 0x3089 +#define EGL_VG_COLORSPACE_LINEAR 0x308A +#define EGL_VG_COLORSPACE_LINEAR_BIT 0x0020 +#endif /* EGL_VERSION_1_3 */ + +#ifndef EGL_VERSION_1_4 +#define EGL_VERSION_1_4 1 +#define EGL_DEFAULT_DISPLAY ((EGLNativeDisplayType)0) +#define EGL_MULTISAMPLE_RESOLVE_BOX_BIT 0x0200 +#define EGL_MULTISAMPLE_RESOLVE 0x3099 +#define EGL_MULTISAMPLE_RESOLVE_DEFAULT 0x309A +#define EGL_MULTISAMPLE_RESOLVE_BOX 0x309B +#define EGL_OPENGL_API 0x30A2 +#define EGL_OPENGL_BIT 0x0008 +#define EGL_SWAP_BEHAVIOR_PRESERVED_BIT 0x0400 +EGLAPI EGLContext EGLAPIENTRY eglGetCurrentContext (void); +#endif /* EGL_VERSION_1_4 */ + +#ifndef EGL_VERSION_1_5 +#define EGL_VERSION_1_5 1 +typedef void *EGLSync; +typedef intptr_t EGLAttrib; +typedef khronos_utime_nanoseconds_t EGLTime; +typedef void *EGLImage; +#define EGL_CONTEXT_MAJOR_VERSION 0x3098 +#define EGL_CONTEXT_MINOR_VERSION 0x30FB +#define EGL_CONTEXT_OPENGL_PROFILE_MASK 0x30FD +#define EGL_CONTEXT_OPENGL_RESET_NOTIFICATION_STRATEGY 0x31BD +#define EGL_NO_RESET_NOTIFICATION 0x31BE +#define EGL_LOSE_CONTEXT_ON_RESET 0x31BF +#define EGL_CONTEXT_OPENGL_CORE_PROFILE_BIT 0x00000001 +#define EGL_CONTEXT_OPENGL_COMPATIBILITY_PROFILE_BIT 0x00000002 +#define EGL_CONTEXT_OPENGL_DEBUG 0x31B0 +#define EGL_CONTEXT_OPENGL_FORWARD_COMPATIBLE 0x31B1 +#define EGL_CONTEXT_OPENGL_ROBUST_ACCESS 0x31B2 +#define EGL_OPENGL_ES3_BIT 0x00000040 +#define EGL_CL_EVENT_HANDLE 0x309C +#define EGL_SYNC_CL_EVENT 0x30FE +#define EGL_SYNC_CL_EVENT_COMPLETE 0x30FF +#define EGL_SYNC_PRIOR_COMMANDS_COMPLETE 0x30F0 +#define EGL_SYNC_TYPE 0x30F7 +#define EGL_SYNC_STATUS 0x30F1 +#define EGL_SYNC_CONDITION 0x30F8 +#define EGL_SIGNALED 0x30F2 +#define EGL_UNSIGNALED 0x30F3 +#define EGL_SYNC_FLUSH_COMMANDS_BIT 0x0001 +#define EGL_FOREVER 0xFFFFFFFFFFFFFFFFull +#define EGL_TIMEOUT_EXPIRED 0x30F5 +#define EGL_CONDITION_SATISFIED 0x30F6 +#define EGL_NO_SYNC ((EGLSync)0) +#define EGL_SYNC_FENCE 0x30F9 +#define EGL_GL_COLORSPACE 0x309D +#define EGL_GL_COLORSPACE_SRGB 0x3089 +#define EGL_GL_COLORSPACE_LINEAR 0x308A +#define EGL_GL_RENDERBUFFER 0x30B9 +#define EGL_GL_TEXTURE_2D 0x30B1 +#define EGL_GL_TEXTURE_LEVEL 0x30BC +#define EGL_GL_TEXTURE_3D 0x30B2 +#define EGL_GL_TEXTURE_ZOFFSET 0x30BD +#define EGL_GL_TEXTURE_CUBE_MAP_POSITIVE_X 0x30B3 +#define EGL_GL_TEXTURE_CUBE_MAP_NEGATIVE_X 0x30B4 +#define EGL_GL_TEXTURE_CUBE_MAP_POSITIVE_Y 0x30B5 +#define EGL_GL_TEXTURE_CUBE_MAP_NEGATIVE_Y 0x30B6 +#define EGL_GL_TEXTURE_CUBE_MAP_POSITIVE_Z 0x30B7 +#define EGL_GL_TEXTURE_CUBE_MAP_NEGATIVE_Z 0x30B8 +#define EGL_IMAGE_PRESERVED 0x30D2 +#define EGL_NO_IMAGE ((EGLImage)0) +EGLAPI EGLSync EGLAPIENTRY eglCreateSync (EGLDisplay dpy, EGLenum type, const EGLAttrib *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroySync (EGLDisplay dpy, EGLSync sync); +EGLAPI EGLint EGLAPIENTRY eglClientWaitSync (EGLDisplay dpy, EGLSync sync, EGLint flags, EGLTime timeout); +EGLAPI EGLBoolean EGLAPIENTRY eglGetSyncAttrib (EGLDisplay dpy, EGLSync sync, EGLint attribute, EGLAttrib *value); +EGLAPI EGLImage EGLAPIENTRY eglCreateImage (EGLDisplay dpy, EGLContext ctx, EGLenum target, EGLClientBuffer buffer, const EGLAttrib *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroyImage (EGLDisplay dpy, EGLImage image); +EGLAPI EGLDisplay EGLAPIENTRY eglGetPlatformDisplay (EGLenum platform, void *native_display, const EGLAttrib *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePlatformWindowSurface (EGLDisplay dpy, EGLConfig config, void *native_window, const EGLAttrib *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePlatformPixmapSurface (EGLDisplay dpy, EGLConfig config, void *native_pixmap, const EGLAttrib *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglWaitSync (EGLDisplay dpy, EGLSync sync, EGLint flags); +#endif /* EGL_VERSION_1_5 */ + +#ifdef __cplusplus +} +#endif + +#endif /* __egl_h_ */ + + + +#ifndef __eglext_h_ +#define __eglext_h_ 1 + +#ifdef __cplusplus +extern "C" { +#endif + +/* +** Copyright (c) 2013-2015 The Khronos Group Inc. +** +** Permission is hereby granted, free of charge, to any person obtaining a +** copy of this software and/or associated documentation files (the +** "Materials"), to deal in the Materials without restriction, including +** without limitation the rights to use, copy, modify, merge, publish, +** distribute, sublicense, and/or sell copies of the Materials, and to +** permit persons to whom the Materials are furnished to do so, subject to +** the following conditions: +** +** The above copyright notice and this permission notice shall be included +** in all copies or substantial portions of the Materials. +** +** THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +** MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +** CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +** TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +** MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS. +*/ +/* +** This header is generated from the Khronos OpenGL / OpenGL ES XML +** API Registry. The current version of the Registry, generator scripts +** used to make the header, and the header can be found at +** http://www.opengl.org/registry/ +** +** Khronos $Revision: 31566 $ on $Date: 2015-06-23 08:48:48 -0700 (Tue, 23 Jun 2015) $ +*/ + +/*#include */ + +#define EGL_EGLEXT_VERSION 20150623 + +/* Generated C header for: + * API: egl + * Versions considered: .* + * Versions emitted: _nomatch_^ + * Default extensions included: egl + * Additional extensions included: _nomatch_^ + * Extensions removed: _nomatch_^ + */ + +#ifndef EGL_KHR_cl_event +#define EGL_KHR_cl_event 1 +#define EGL_CL_EVENT_HANDLE_KHR 0x309C +#define EGL_SYNC_CL_EVENT_KHR 0x30FE +#define EGL_SYNC_CL_EVENT_COMPLETE_KHR 0x30FF +#endif /* EGL_KHR_cl_event */ + +#ifndef EGL_KHR_cl_event2 +#define EGL_KHR_cl_event2 1 +typedef void *EGLSyncKHR; +typedef intptr_t EGLAttribKHR; +typedef EGLSyncKHR (EGLAPIENTRYP PFNEGLCREATESYNC64KHRPROC) (EGLDisplay dpy, EGLenum type, const EGLAttribKHR *attrib_list); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLSyncKHR EGLAPIENTRY eglCreateSync64KHR (EGLDisplay dpy, EGLenum type, const EGLAttribKHR *attrib_list); +#endif +#endif /* EGL_KHR_cl_event2 */ + +#ifndef EGL_KHR_client_get_all_proc_addresses +#define EGL_KHR_client_get_all_proc_addresses 1 +#endif /* EGL_KHR_client_get_all_proc_addresses */ + +#ifndef EGL_KHR_config_attribs +#define EGL_KHR_config_attribs 1 +#define EGL_CONFORMANT_KHR 0x3042 +#define EGL_VG_COLORSPACE_LINEAR_BIT_KHR 0x0020 +#define EGL_VG_ALPHA_FORMAT_PRE_BIT_KHR 0x0040 +#endif /* EGL_KHR_config_attribs */ + +#ifndef EGL_KHR_create_context +#define EGL_KHR_create_context 1 +#define EGL_CONTEXT_MAJOR_VERSION_KHR 0x3098 +#define EGL_CONTEXT_MINOR_VERSION_KHR 0x30FB +#define EGL_CONTEXT_FLAGS_KHR 0x30FC +#define EGL_CONTEXT_OPENGL_PROFILE_MASK_KHR 0x30FD +#define EGL_CONTEXT_OPENGL_RESET_NOTIFICATION_STRATEGY_KHR 0x31BD +#define EGL_NO_RESET_NOTIFICATION_KHR 0x31BE +#define EGL_LOSE_CONTEXT_ON_RESET_KHR 0x31BF +#define EGL_CONTEXT_OPENGL_DEBUG_BIT_KHR 0x00000001 +#define EGL_CONTEXT_OPENGL_FORWARD_COMPATIBLE_BIT_KHR 0x00000002 +#define EGL_CONTEXT_OPENGL_ROBUST_ACCESS_BIT_KHR 0x00000004 +#define EGL_CONTEXT_OPENGL_CORE_PROFILE_BIT_KHR 0x00000001 +#define EGL_CONTEXT_OPENGL_COMPATIBILITY_PROFILE_BIT_KHR 0x00000002 +#define EGL_OPENGL_ES3_BIT_KHR 0x00000040 +#endif /* EGL_KHR_create_context */ + +#ifndef EGL_KHR_create_context_no_error +#define EGL_KHR_create_context_no_error 1 +#define EGL_CONTEXT_OPENGL_NO_ERROR_KHR 0x31B3 +#endif /* EGL_KHR_create_context_no_error */ + +#ifndef EGL_KHR_fence_sync +#define EGL_KHR_fence_sync 1 +typedef khronos_utime_nanoseconds_t EGLTimeKHR; +#ifdef KHRONOS_SUPPORT_INT64 +#define EGL_SYNC_PRIOR_COMMANDS_COMPLETE_KHR 0x30F0 +#define EGL_SYNC_CONDITION_KHR 0x30F8 +#define EGL_SYNC_FENCE_KHR 0x30F9 +typedef EGLSyncKHR (EGLAPIENTRYP PFNEGLCREATESYNCKHRPROC) (EGLDisplay dpy, EGLenum type, const EGLint *attrib_list); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLDESTROYSYNCKHRPROC) (EGLDisplay dpy, EGLSyncKHR sync); +typedef EGLint (EGLAPIENTRYP PFNEGLCLIENTWAITSYNCKHRPROC) (EGLDisplay dpy, EGLSyncKHR sync, EGLint flags, EGLTimeKHR timeout); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLGETSYNCATTRIBKHRPROC) (EGLDisplay dpy, EGLSyncKHR sync, EGLint attribute, EGLint *value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLSyncKHR EGLAPIENTRY eglCreateSyncKHR (EGLDisplay dpy, EGLenum type, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroySyncKHR (EGLDisplay dpy, EGLSyncKHR sync); +EGLAPI EGLint EGLAPIENTRY eglClientWaitSyncKHR (EGLDisplay dpy, EGLSyncKHR sync, EGLint flags, EGLTimeKHR timeout); +EGLAPI EGLBoolean EGLAPIENTRY eglGetSyncAttribKHR (EGLDisplay dpy, EGLSyncKHR sync, EGLint attribute, EGLint *value); +#endif +#endif /* KHRONOS_SUPPORT_INT64 */ +#endif /* EGL_KHR_fence_sync */ + +#ifndef EGL_KHR_get_all_proc_addresses +#define EGL_KHR_get_all_proc_addresses 1 +#endif /* EGL_KHR_get_all_proc_addresses */ + +#ifndef EGL_KHR_gl_colorspace +#define EGL_KHR_gl_colorspace 1 +#define EGL_GL_COLORSPACE_KHR 0x309D +#define EGL_GL_COLORSPACE_SRGB_KHR 0x3089 +#define EGL_GL_COLORSPACE_LINEAR_KHR 0x308A +#endif /* EGL_KHR_gl_colorspace */ + +#ifndef EGL_KHR_gl_renderbuffer_image +#define EGL_KHR_gl_renderbuffer_image 1 +#define EGL_GL_RENDERBUFFER_KHR 0x30B9 +#endif /* EGL_KHR_gl_renderbuffer_image */ + +#ifndef EGL_KHR_gl_texture_2D_image +#define EGL_KHR_gl_texture_2D_image 1 +#define EGL_GL_TEXTURE_2D_KHR 0x30B1 +#define EGL_GL_TEXTURE_LEVEL_KHR 0x30BC +#endif /* EGL_KHR_gl_texture_2D_image */ + +#ifndef EGL_KHR_gl_texture_3D_image +#define EGL_KHR_gl_texture_3D_image 1 +#define EGL_GL_TEXTURE_3D_KHR 0x30B2 +#define EGL_GL_TEXTURE_ZOFFSET_KHR 0x30BD +#endif /* EGL_KHR_gl_texture_3D_image */ + +#ifndef EGL_KHR_gl_texture_cubemap_image +#define EGL_KHR_gl_texture_cubemap_image 1 +#define EGL_GL_TEXTURE_CUBE_MAP_POSITIVE_X_KHR 0x30B3 +#define EGL_GL_TEXTURE_CUBE_MAP_NEGATIVE_X_KHR 0x30B4 +#define EGL_GL_TEXTURE_CUBE_MAP_POSITIVE_Y_KHR 0x30B5 +#define EGL_GL_TEXTURE_CUBE_MAP_NEGATIVE_Y_KHR 0x30B6 +#define EGL_GL_TEXTURE_CUBE_MAP_POSITIVE_Z_KHR 0x30B7 +#define EGL_GL_TEXTURE_CUBE_MAP_NEGATIVE_Z_KHR 0x30B8 +#endif /* EGL_KHR_gl_texture_cubemap_image */ + +#ifndef EGL_KHR_image +#define EGL_KHR_image 1 +typedef void *EGLImageKHR; +#define EGL_NATIVE_PIXMAP_KHR 0x30B0 +#define EGL_NO_IMAGE_KHR ((EGLImageKHR)0) +typedef EGLImageKHR (EGLAPIENTRYP PFNEGLCREATEIMAGEKHRPROC) (EGLDisplay dpy, EGLContext ctx, EGLenum target, EGLClientBuffer buffer, const EGLint *attrib_list); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLDESTROYIMAGEKHRPROC) (EGLDisplay dpy, EGLImageKHR image); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLImageKHR EGLAPIENTRY eglCreateImageKHR (EGLDisplay dpy, EGLContext ctx, EGLenum target, EGLClientBuffer buffer, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroyImageKHR (EGLDisplay dpy, EGLImageKHR image); +#endif +#endif /* EGL_KHR_image */ + +#ifndef EGL_KHR_image_base +#define EGL_KHR_image_base 1 +#define EGL_IMAGE_PRESERVED_KHR 0x30D2 +#endif /* EGL_KHR_image_base */ + +#ifndef EGL_KHR_image_pixmap +#define EGL_KHR_image_pixmap 1 +#endif /* EGL_KHR_image_pixmap */ + +#ifndef EGL_KHR_lock_surface +#define EGL_KHR_lock_surface 1 +#define EGL_READ_SURFACE_BIT_KHR 0x0001 +#define EGL_WRITE_SURFACE_BIT_KHR 0x0002 +#define EGL_LOCK_SURFACE_BIT_KHR 0x0080 +#define EGL_OPTIMAL_FORMAT_BIT_KHR 0x0100 +#define EGL_MATCH_FORMAT_KHR 0x3043 +#define EGL_FORMAT_RGB_565_EXACT_KHR 0x30C0 +#define EGL_FORMAT_RGB_565_KHR 0x30C1 +#define EGL_FORMAT_RGBA_8888_EXACT_KHR 0x30C2 +#define EGL_FORMAT_RGBA_8888_KHR 0x30C3 +#define EGL_MAP_PRESERVE_PIXELS_KHR 0x30C4 +#define EGL_LOCK_USAGE_HINT_KHR 0x30C5 +#define EGL_BITMAP_POINTER_KHR 0x30C6 +#define EGL_BITMAP_PITCH_KHR 0x30C7 +#define EGL_BITMAP_ORIGIN_KHR 0x30C8 +#define EGL_BITMAP_PIXEL_RED_OFFSET_KHR 0x30C9 +#define EGL_BITMAP_PIXEL_GREEN_OFFSET_KHR 0x30CA +#define EGL_BITMAP_PIXEL_BLUE_OFFSET_KHR 0x30CB +#define EGL_BITMAP_PIXEL_ALPHA_OFFSET_KHR 0x30CC +#define EGL_BITMAP_PIXEL_LUMINANCE_OFFSET_KHR 0x30CD +#define EGL_LOWER_LEFT_KHR 0x30CE +#define EGL_UPPER_LEFT_KHR 0x30CF +typedef EGLBoolean (EGLAPIENTRYP PFNEGLLOCKSURFACEKHRPROC) (EGLDisplay dpy, EGLSurface surface, const EGLint *attrib_list); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLUNLOCKSURFACEKHRPROC) (EGLDisplay dpy, EGLSurface surface); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglLockSurfaceKHR (EGLDisplay dpy, EGLSurface surface, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglUnlockSurfaceKHR (EGLDisplay dpy, EGLSurface surface); +#endif +#endif /* EGL_KHR_lock_surface */ + +#ifndef EGL_KHR_lock_surface2 +#define EGL_KHR_lock_surface2 1 +#define EGL_BITMAP_PIXEL_SIZE_KHR 0x3110 +#endif /* EGL_KHR_lock_surface2 */ + +#ifndef EGL_KHR_lock_surface3 +#define EGL_KHR_lock_surface3 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYSURFACE64KHRPROC) (EGLDisplay dpy, EGLSurface surface, EGLint attribute, EGLAttribKHR *value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglQuerySurface64KHR (EGLDisplay dpy, EGLSurface surface, EGLint attribute, EGLAttribKHR *value); +#endif +#endif /* EGL_KHR_lock_surface3 */ + +#ifndef EGL_KHR_partial_update +#define EGL_KHR_partial_update 1 +#define EGL_BUFFER_AGE_KHR 0x313D +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSETDAMAGEREGIONKHRPROC) (EGLDisplay dpy, EGLSurface surface, EGLint *rects, EGLint n_rects); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglSetDamageRegionKHR (EGLDisplay dpy, EGLSurface surface, EGLint *rects, EGLint n_rects); +#endif +#endif /* EGL_KHR_partial_update */ + +#ifndef EGL_KHR_platform_android +#define EGL_KHR_platform_android 1 +#define EGL_PLATFORM_ANDROID_KHR 0x3141 +#endif /* EGL_KHR_platform_android */ + +#ifndef EGL_KHR_platform_gbm +#define EGL_KHR_platform_gbm 1 +#define EGL_PLATFORM_GBM_KHR 0x31D7 +#endif /* EGL_KHR_platform_gbm */ + +#ifndef EGL_KHR_platform_wayland +#define EGL_KHR_platform_wayland 1 +#define EGL_PLATFORM_WAYLAND_KHR 0x31D8 +#endif /* EGL_KHR_platform_wayland */ + +#ifndef EGL_KHR_platform_x11 +#define EGL_KHR_platform_x11 1 +#define EGL_PLATFORM_X11_KHR 0x31D5 +#define EGL_PLATFORM_X11_SCREEN_KHR 0x31D6 +#endif /* EGL_KHR_platform_x11 */ + +#ifndef EGL_KHR_reusable_sync +#define EGL_KHR_reusable_sync 1 +#ifdef KHRONOS_SUPPORT_INT64 +#define EGL_SYNC_STATUS_KHR 0x30F1 +#define EGL_SIGNALED_KHR 0x30F2 +#define EGL_UNSIGNALED_KHR 0x30F3 +#define EGL_TIMEOUT_EXPIRED_KHR 0x30F5 +#define EGL_CONDITION_SATISFIED_KHR 0x30F6 +#define EGL_SYNC_TYPE_KHR 0x30F7 +#define EGL_SYNC_REUSABLE_KHR 0x30FA +#define EGL_SYNC_FLUSH_COMMANDS_BIT_KHR 0x0001 +#define EGL_FOREVER_KHR 0xFFFFFFFFFFFFFFFFull +#define EGL_NO_SYNC_KHR ((EGLSyncKHR)0) +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSIGNALSYNCKHRPROC) (EGLDisplay dpy, EGLSyncKHR sync, EGLenum mode); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglSignalSyncKHR (EGLDisplay dpy, EGLSyncKHR sync, EGLenum mode); +#endif +#endif /* KHRONOS_SUPPORT_INT64 */ +#endif /* EGL_KHR_reusable_sync */ + +#ifndef EGL_KHR_stream +#define EGL_KHR_stream 1 +typedef void *EGLStreamKHR; +typedef khronos_uint64_t EGLuint64KHR; +#ifdef KHRONOS_SUPPORT_INT64 +#define EGL_NO_STREAM_KHR ((EGLStreamKHR)0) +#define EGL_CONSUMER_LATENCY_USEC_KHR 0x3210 +#define EGL_PRODUCER_FRAME_KHR 0x3212 +#define EGL_CONSUMER_FRAME_KHR 0x3213 +#define EGL_STREAM_STATE_KHR 0x3214 +#define EGL_STREAM_STATE_CREATED_KHR 0x3215 +#define EGL_STREAM_STATE_CONNECTING_KHR 0x3216 +#define EGL_STREAM_STATE_EMPTY_KHR 0x3217 +#define EGL_STREAM_STATE_NEW_FRAME_AVAILABLE_KHR 0x3218 +#define EGL_STREAM_STATE_OLD_FRAME_AVAILABLE_KHR 0x3219 +#define EGL_STREAM_STATE_DISCONNECTED_KHR 0x321A +#define EGL_BAD_STREAM_KHR 0x321B +#define EGL_BAD_STATE_KHR 0x321C +typedef EGLStreamKHR (EGLAPIENTRYP PFNEGLCREATESTREAMKHRPROC) (EGLDisplay dpy, const EGLint *attrib_list); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLDESTROYSTREAMKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSTREAMATTRIBKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLint value); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYSTREAMKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLint *value); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYSTREAMU64KHRPROC) (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLuint64KHR *value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLStreamKHR EGLAPIENTRY eglCreateStreamKHR (EGLDisplay dpy, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroyStreamKHR (EGLDisplay dpy, EGLStreamKHR stream); +EGLAPI EGLBoolean EGLAPIENTRY eglStreamAttribKHR (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLint value); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryStreamKHR (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLint *value); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryStreamu64KHR (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLuint64KHR *value); +#endif +#endif /* KHRONOS_SUPPORT_INT64 */ +#endif /* EGL_KHR_stream */ + +#ifndef EGL_KHR_stream_consumer_gltexture +#define EGL_KHR_stream_consumer_gltexture 1 +#ifdef EGL_KHR_stream +#define EGL_CONSUMER_ACQUIRE_TIMEOUT_USEC_KHR 0x321E +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSTREAMCONSUMERGLTEXTUREEXTERNALKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSTREAMCONSUMERACQUIREKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSTREAMCONSUMERRELEASEKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglStreamConsumerGLTextureExternalKHR (EGLDisplay dpy, EGLStreamKHR stream); +EGLAPI EGLBoolean EGLAPIENTRY eglStreamConsumerAcquireKHR (EGLDisplay dpy, EGLStreamKHR stream); +EGLAPI EGLBoolean EGLAPIENTRY eglStreamConsumerReleaseKHR (EGLDisplay dpy, EGLStreamKHR stream); +#endif +#endif /* EGL_KHR_stream */ +#endif /* EGL_KHR_stream_consumer_gltexture */ + +#ifndef EGL_KHR_stream_cross_process_fd +#define EGL_KHR_stream_cross_process_fd 1 +typedef int EGLNativeFileDescriptorKHR; +#ifdef EGL_KHR_stream +#define EGL_NO_FILE_DESCRIPTOR_KHR ((EGLNativeFileDescriptorKHR)(-1)) +typedef EGLNativeFileDescriptorKHR (EGLAPIENTRYP PFNEGLGETSTREAMFILEDESCRIPTORKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream); +typedef EGLStreamKHR (EGLAPIENTRYP PFNEGLCREATESTREAMFROMFILEDESCRIPTORKHRPROC) (EGLDisplay dpy, EGLNativeFileDescriptorKHR file_descriptor); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLNativeFileDescriptorKHR EGLAPIENTRY eglGetStreamFileDescriptorKHR (EGLDisplay dpy, EGLStreamKHR stream); +EGLAPI EGLStreamKHR EGLAPIENTRY eglCreateStreamFromFileDescriptorKHR (EGLDisplay dpy, EGLNativeFileDescriptorKHR file_descriptor); +#endif +#endif /* EGL_KHR_stream */ +#endif /* EGL_KHR_stream_cross_process_fd */ + +#ifndef EGL_KHR_stream_fifo +#define EGL_KHR_stream_fifo 1 +#ifdef EGL_KHR_stream +#define EGL_STREAM_FIFO_LENGTH_KHR 0x31FC +#define EGL_STREAM_TIME_NOW_KHR 0x31FD +#define EGL_STREAM_TIME_CONSUMER_KHR 0x31FE +#define EGL_STREAM_TIME_PRODUCER_KHR 0x31FF +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYSTREAMTIMEKHRPROC) (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLTimeKHR *value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglQueryStreamTimeKHR (EGLDisplay dpy, EGLStreamKHR stream, EGLenum attribute, EGLTimeKHR *value); +#endif +#endif /* EGL_KHR_stream */ +#endif /* EGL_KHR_stream_fifo */ + +#ifndef EGL_KHR_stream_producer_aldatalocator +#define EGL_KHR_stream_producer_aldatalocator 1 +#ifdef EGL_KHR_stream +#endif /* EGL_KHR_stream */ +#endif /* EGL_KHR_stream_producer_aldatalocator */ + +#ifndef EGL_KHR_stream_producer_eglsurface +#define EGL_KHR_stream_producer_eglsurface 1 +#ifdef EGL_KHR_stream +#define EGL_STREAM_BIT_KHR 0x0800 +typedef EGLSurface (EGLAPIENTRYP PFNEGLCREATESTREAMPRODUCERSURFACEKHRPROC) (EGLDisplay dpy, EGLConfig config, EGLStreamKHR stream, const EGLint *attrib_list); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLSurface EGLAPIENTRY eglCreateStreamProducerSurfaceKHR (EGLDisplay dpy, EGLConfig config, EGLStreamKHR stream, const EGLint *attrib_list); +#endif +#endif /* EGL_KHR_stream */ +#endif /* EGL_KHR_stream_producer_eglsurface */ + +#ifndef EGL_KHR_surfaceless_context +#define EGL_KHR_surfaceless_context 1 +#endif /* EGL_KHR_surfaceless_context */ + +#ifndef EGL_KHR_swap_buffers_with_damage +#define EGL_KHR_swap_buffers_with_damage 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSWAPBUFFERSWITHDAMAGEKHRPROC) (EGLDisplay dpy, EGLSurface surface, EGLint *rects, EGLint n_rects); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglSwapBuffersWithDamageKHR (EGLDisplay dpy, EGLSurface surface, EGLint *rects, EGLint n_rects); +#endif +#endif /* EGL_KHR_swap_buffers_with_damage */ + +#ifndef EGL_KHR_vg_parent_image +#define EGL_KHR_vg_parent_image 1 +#define EGL_VG_PARENT_IMAGE_KHR 0x30BA +#endif /* EGL_KHR_vg_parent_image */ + +#ifndef EGL_KHR_wait_sync +#define EGL_KHR_wait_sync 1 +typedef EGLint (EGLAPIENTRYP PFNEGLWAITSYNCKHRPROC) (EGLDisplay dpy, EGLSyncKHR sync, EGLint flags); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLint EGLAPIENTRY eglWaitSyncKHR (EGLDisplay dpy, EGLSyncKHR sync, EGLint flags); +#endif +#endif /* EGL_KHR_wait_sync */ + +#ifndef EGL_ANDROID_blob_cache +#define EGL_ANDROID_blob_cache 1 +typedef khronos_ssize_t EGLsizeiANDROID; +typedef void (*EGLSetBlobFuncANDROID) (const void *key, EGLsizeiANDROID keySize, const void *value, EGLsizeiANDROID valueSize); +typedef EGLsizeiANDROID (*EGLGetBlobFuncANDROID) (const void *key, EGLsizeiANDROID keySize, void *value, EGLsizeiANDROID valueSize); +typedef void (EGLAPIENTRYP PFNEGLSETBLOBCACHEFUNCSANDROIDPROC) (EGLDisplay dpy, EGLSetBlobFuncANDROID set, EGLGetBlobFuncANDROID get); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI void EGLAPIENTRY eglSetBlobCacheFuncsANDROID (EGLDisplay dpy, EGLSetBlobFuncANDROID set, EGLGetBlobFuncANDROID get); +#endif +#endif /* EGL_ANDROID_blob_cache */ + +#ifndef EGL_ANDROID_framebuffer_target +#define EGL_ANDROID_framebuffer_target 1 +#define EGL_FRAMEBUFFER_TARGET_ANDROID 0x3147 +#endif /* EGL_ANDROID_framebuffer_target */ + +#ifndef EGL_ANDROID_image_native_buffer +#define EGL_ANDROID_image_native_buffer 1 +#define EGL_NATIVE_BUFFER_ANDROID 0x3140 +#endif /* EGL_ANDROID_image_native_buffer */ + +#ifndef EGL_ANDROID_native_fence_sync +#define EGL_ANDROID_native_fence_sync 1 +#define EGL_SYNC_NATIVE_FENCE_ANDROID 0x3144 +#define EGL_SYNC_NATIVE_FENCE_FD_ANDROID 0x3145 +#define EGL_SYNC_NATIVE_FENCE_SIGNALED_ANDROID 0x3146 +#define EGL_NO_NATIVE_FENCE_FD_ANDROID -1 +typedef EGLint (EGLAPIENTRYP PFNEGLDUPNATIVEFENCEFDANDROIDPROC) (EGLDisplay dpy, EGLSyncKHR sync); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLint EGLAPIENTRY eglDupNativeFenceFDANDROID (EGLDisplay dpy, EGLSyncKHR sync); +#endif +#endif /* EGL_ANDROID_native_fence_sync */ + +#ifndef EGL_ANDROID_recordable +#define EGL_ANDROID_recordable 1 +#define EGL_RECORDABLE_ANDROID 0x3142 +#endif /* EGL_ANDROID_recordable */ + +#ifndef EGL_ANGLE_d3d_share_handle_client_buffer +#define EGL_ANGLE_d3d_share_handle_client_buffer 1 +#define EGL_D3D_TEXTURE_2D_SHARE_HANDLE_ANGLE 0x3200 +#endif /* EGL_ANGLE_d3d_share_handle_client_buffer */ + +#ifndef EGL_ANGLE_device_d3d +#define EGL_ANGLE_device_d3d 1 +#define EGL_D3D9_DEVICE_ANGLE 0x33A0 +#define EGL_D3D11_DEVICE_ANGLE 0x33A1 +#endif /* EGL_ANGLE_device_d3d */ + +#ifndef EGL_ANGLE_query_surface_pointer +#define EGL_ANGLE_query_surface_pointer 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYSURFACEPOINTERANGLEPROC) (EGLDisplay dpy, EGLSurface surface, EGLint attribute, void **value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglQuerySurfacePointerANGLE (EGLDisplay dpy, EGLSurface surface, EGLint attribute, void **value); +#endif +#endif /* EGL_ANGLE_query_surface_pointer */ + +#ifndef EGL_ANGLE_surface_d3d_texture_2d_share_handle +#define EGL_ANGLE_surface_d3d_texture_2d_share_handle 1 +#endif /* EGL_ANGLE_surface_d3d_texture_2d_share_handle */ + +#ifndef EGL_ANGLE_window_fixed_size +#define EGL_ANGLE_window_fixed_size 1 +#define EGL_FIXED_SIZE_ANGLE 0x3201 +#endif /* EGL_ANGLE_window_fixed_size */ + +#ifndef EGL_ARM_pixmap_multisample_discard +#define EGL_ARM_pixmap_multisample_discard 1 +#define EGL_DISCARD_SAMPLES_ARM 0x3286 +#endif /* EGL_ARM_pixmap_multisample_discard */ + +#ifndef EGL_EXT_buffer_age +#define EGL_EXT_buffer_age 1 +#define EGL_BUFFER_AGE_EXT 0x313D +#endif /* EGL_EXT_buffer_age */ + +#ifndef EGL_EXT_client_extensions +#define EGL_EXT_client_extensions 1 +#endif /* EGL_EXT_client_extensions */ + +#ifndef EGL_EXT_create_context_robustness +#define EGL_EXT_create_context_robustness 1 +#define EGL_CONTEXT_OPENGL_ROBUST_ACCESS_EXT 0x30BF +#define EGL_CONTEXT_OPENGL_RESET_NOTIFICATION_STRATEGY_EXT 0x3138 +#define EGL_NO_RESET_NOTIFICATION_EXT 0x31BE +#define EGL_LOSE_CONTEXT_ON_RESET_EXT 0x31BF +#endif /* EGL_EXT_create_context_robustness */ + +#ifndef EGL_EXT_device_base +#define EGL_EXT_device_base 1 +typedef void *EGLDeviceEXT; +#define EGL_NO_DEVICE_EXT ((EGLDeviceEXT)(0)) +#define EGL_BAD_DEVICE_EXT 0x322B +#define EGL_DEVICE_EXT 0x322C +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYDEVICEATTRIBEXTPROC) (EGLDeviceEXT device, EGLint attribute, EGLAttrib *value); +typedef const char *(EGLAPIENTRYP PFNEGLQUERYDEVICESTRINGEXTPROC) (EGLDeviceEXT device, EGLint name); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYDEVICESEXTPROC) (EGLint max_devices, EGLDeviceEXT *devices, EGLint *num_devices); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYDISPLAYATTRIBEXTPROC) (EGLDisplay dpy, EGLint attribute, EGLAttrib *value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglQueryDeviceAttribEXT (EGLDeviceEXT device, EGLint attribute, EGLAttrib *value); +EGLAPI const char *EGLAPIENTRY eglQueryDeviceStringEXT (EGLDeviceEXT device, EGLint name); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryDevicesEXT (EGLint max_devices, EGLDeviceEXT *devices, EGLint *num_devices); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryDisplayAttribEXT (EGLDisplay dpy, EGLint attribute, EGLAttrib *value); +#endif +#endif /* EGL_EXT_device_base */ + +#ifndef EGL_EXT_device_drm +#define EGL_EXT_device_drm 1 +#define EGL_DRM_DEVICE_FILE_EXT 0x3233 +#endif /* EGL_EXT_device_drm */ + +#ifndef EGL_EXT_device_enumeration +#define EGL_EXT_device_enumeration 1 +#endif /* EGL_EXT_device_enumeration */ + +#ifndef EGL_EXT_device_openwf +#define EGL_EXT_device_openwf 1 +#define EGL_OPENWF_DEVICE_ID_EXT 0x3237 +#endif /* EGL_EXT_device_openwf */ + +#ifndef EGL_EXT_device_query +#define EGL_EXT_device_query 1 +#endif /* EGL_EXT_device_query */ + +#ifndef EGL_EXT_image_dma_buf_import +#define EGL_EXT_image_dma_buf_import 1 +#define EGL_LINUX_DMA_BUF_EXT 0x3270 +#define EGL_LINUX_DRM_FOURCC_EXT 0x3271 +#define EGL_DMA_BUF_PLANE0_FD_EXT 0x3272 +#define EGL_DMA_BUF_PLANE0_OFFSET_EXT 0x3273 +#define EGL_DMA_BUF_PLANE0_PITCH_EXT 0x3274 +#define EGL_DMA_BUF_PLANE1_FD_EXT 0x3275 +#define EGL_DMA_BUF_PLANE1_OFFSET_EXT 0x3276 +#define EGL_DMA_BUF_PLANE1_PITCH_EXT 0x3277 +#define EGL_DMA_BUF_PLANE2_FD_EXT 0x3278 +#define EGL_DMA_BUF_PLANE2_OFFSET_EXT 0x3279 +#define EGL_DMA_BUF_PLANE2_PITCH_EXT 0x327A +#define EGL_YUV_COLOR_SPACE_HINT_EXT 0x327B +#define EGL_SAMPLE_RANGE_HINT_EXT 0x327C +#define EGL_YUV_CHROMA_HORIZONTAL_SITING_HINT_EXT 0x327D +#define EGL_YUV_CHROMA_VERTICAL_SITING_HINT_EXT 0x327E +#define EGL_ITU_REC601_EXT 0x327F +#define EGL_ITU_REC709_EXT 0x3280 +#define EGL_ITU_REC2020_EXT 0x3281 +#define EGL_YUV_FULL_RANGE_EXT 0x3282 +#define EGL_YUV_NARROW_RANGE_EXT 0x3283 +#define EGL_YUV_CHROMA_SITING_0_EXT 0x3284 +#define EGL_YUV_CHROMA_SITING_0_5_EXT 0x3285 +#endif /* EGL_EXT_image_dma_buf_import */ + +#ifndef EGL_EXT_multiview_window +#define EGL_EXT_multiview_window 1 +#define EGL_MULTIVIEW_VIEW_COUNT_EXT 0x3134 +#endif /* EGL_EXT_multiview_window */ + +#ifndef EGL_EXT_output_base +#define EGL_EXT_output_base 1 +typedef void *EGLOutputLayerEXT; +typedef void *EGLOutputPortEXT; +#define EGL_NO_OUTPUT_LAYER_EXT ((EGLOutputLayerEXT)0) +#define EGL_NO_OUTPUT_PORT_EXT ((EGLOutputPortEXT)0) +#define EGL_BAD_OUTPUT_LAYER_EXT 0x322D +#define EGL_BAD_OUTPUT_PORT_EXT 0x322E +#define EGL_SWAP_INTERVAL_EXT 0x322F +typedef EGLBoolean (EGLAPIENTRYP PFNEGLGETOUTPUTLAYERSEXTPROC) (EGLDisplay dpy, const EGLAttrib *attrib_list, EGLOutputLayerEXT *layers, EGLint max_layers, EGLint *num_layers); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLGETOUTPUTPORTSEXTPROC) (EGLDisplay dpy, const EGLAttrib *attrib_list, EGLOutputPortEXT *ports, EGLint max_ports, EGLint *num_ports); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLOUTPUTLAYERATTRIBEXTPROC) (EGLDisplay dpy, EGLOutputLayerEXT layer, EGLint attribute, EGLAttrib value); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYOUTPUTLAYERATTRIBEXTPROC) (EGLDisplay dpy, EGLOutputLayerEXT layer, EGLint attribute, EGLAttrib *value); +typedef const char *(EGLAPIENTRYP PFNEGLQUERYOUTPUTLAYERSTRINGEXTPROC) (EGLDisplay dpy, EGLOutputLayerEXT layer, EGLint name); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLOUTPUTPORTATTRIBEXTPROC) (EGLDisplay dpy, EGLOutputPortEXT port, EGLint attribute, EGLAttrib value); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYOUTPUTPORTATTRIBEXTPROC) (EGLDisplay dpy, EGLOutputPortEXT port, EGLint attribute, EGLAttrib *value); +typedef const char *(EGLAPIENTRYP PFNEGLQUERYOUTPUTPORTSTRINGEXTPROC) (EGLDisplay dpy, EGLOutputPortEXT port, EGLint name); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglGetOutputLayersEXT (EGLDisplay dpy, const EGLAttrib *attrib_list, EGLOutputLayerEXT *layers, EGLint max_layers, EGLint *num_layers); +EGLAPI EGLBoolean EGLAPIENTRY eglGetOutputPortsEXT (EGLDisplay dpy, const EGLAttrib *attrib_list, EGLOutputPortEXT *ports, EGLint max_ports, EGLint *num_ports); +EGLAPI EGLBoolean EGLAPIENTRY eglOutputLayerAttribEXT (EGLDisplay dpy, EGLOutputLayerEXT layer, EGLint attribute, EGLAttrib value); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryOutputLayerAttribEXT (EGLDisplay dpy, EGLOutputLayerEXT layer, EGLint attribute, EGLAttrib *value); +EGLAPI const char *EGLAPIENTRY eglQueryOutputLayerStringEXT (EGLDisplay dpy, EGLOutputLayerEXT layer, EGLint name); +EGLAPI EGLBoolean EGLAPIENTRY eglOutputPortAttribEXT (EGLDisplay dpy, EGLOutputPortEXT port, EGLint attribute, EGLAttrib value); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryOutputPortAttribEXT (EGLDisplay dpy, EGLOutputPortEXT port, EGLint attribute, EGLAttrib *value); +EGLAPI const char *EGLAPIENTRY eglQueryOutputPortStringEXT (EGLDisplay dpy, EGLOutputPortEXT port, EGLint name); +#endif +#endif /* EGL_EXT_output_base */ + +#ifndef EGL_EXT_output_drm +#define EGL_EXT_output_drm 1 +#define EGL_DRM_CRTC_EXT 0x3234 +#define EGL_DRM_PLANE_EXT 0x3235 +#define EGL_DRM_CONNECTOR_EXT 0x3236 +#endif /* EGL_EXT_output_drm */ + +#ifndef EGL_EXT_output_openwf +#define EGL_EXT_output_openwf 1 +#define EGL_OPENWF_PIPELINE_ID_EXT 0x3238 +#define EGL_OPENWF_PORT_ID_EXT 0x3239 +#endif /* EGL_EXT_output_openwf */ + +#ifndef EGL_EXT_platform_base +#define EGL_EXT_platform_base 1 +typedef EGLDisplay (EGLAPIENTRYP PFNEGLGETPLATFORMDISPLAYEXTPROC) (EGLenum platform, void *native_display, const EGLint *attrib_list); +typedef EGLSurface (EGLAPIENTRYP PFNEGLCREATEPLATFORMWINDOWSURFACEEXTPROC) (EGLDisplay dpy, EGLConfig config, void *native_window, const EGLint *attrib_list); +typedef EGLSurface (EGLAPIENTRYP PFNEGLCREATEPLATFORMPIXMAPSURFACEEXTPROC) (EGLDisplay dpy, EGLConfig config, void *native_pixmap, const EGLint *attrib_list); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLDisplay EGLAPIENTRY eglGetPlatformDisplayEXT (EGLenum platform, void *native_display, const EGLint *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePlatformWindowSurfaceEXT (EGLDisplay dpy, EGLConfig config, void *native_window, const EGLint *attrib_list); +EGLAPI EGLSurface EGLAPIENTRY eglCreatePlatformPixmapSurfaceEXT (EGLDisplay dpy, EGLConfig config, void *native_pixmap, const EGLint *attrib_list); +#endif +#endif /* EGL_EXT_platform_base */ + +#ifndef EGL_EXT_platform_device +#define EGL_EXT_platform_device 1 +#define EGL_PLATFORM_DEVICE_EXT 0x313F +#endif /* EGL_EXT_platform_device */ + +#ifndef EGL_EXT_platform_wayland +#define EGL_EXT_platform_wayland 1 +#define EGL_PLATFORM_WAYLAND_EXT 0x31D8 +#endif /* EGL_EXT_platform_wayland */ + +#ifndef EGL_EXT_platform_x11 +#define EGL_EXT_platform_x11 1 +#define EGL_PLATFORM_X11_EXT 0x31D5 +#define EGL_PLATFORM_X11_SCREEN_EXT 0x31D6 +#endif /* EGL_EXT_platform_x11 */ + +#ifndef EGL_EXT_protected_surface +#define EGL_EXT_protected_surface 1 +#define EGL_PROTECTED_CONTENT_EXT 0x32C0 +#endif /* EGL_EXT_protected_surface */ + +#ifndef EGL_EXT_stream_consumer_egloutput +#define EGL_EXT_stream_consumer_egloutput 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSTREAMCONSUMEROUTPUTEXTPROC) (EGLDisplay dpy, EGLStreamKHR stream, EGLOutputLayerEXT layer); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglStreamConsumerOutputEXT (EGLDisplay dpy, EGLStreamKHR stream, EGLOutputLayerEXT layer); +#endif +#endif /* EGL_EXT_stream_consumer_egloutput */ + +#ifndef EGL_EXT_swap_buffers_with_damage +#define EGL_EXT_swap_buffers_with_damage 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSWAPBUFFERSWITHDAMAGEEXTPROC) (EGLDisplay dpy, EGLSurface surface, EGLint *rects, EGLint n_rects); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglSwapBuffersWithDamageEXT (EGLDisplay dpy, EGLSurface surface, EGLint *rects, EGLint n_rects); +#endif +#endif /* EGL_EXT_swap_buffers_with_damage */ + +#ifndef EGL_EXT_yuv_surface +#define EGL_EXT_yuv_surface 1 +#define EGL_YUV_ORDER_EXT 0x3301 +#define EGL_YUV_NUMBER_OF_PLANES_EXT 0x3311 +#define EGL_YUV_SUBSAMPLE_EXT 0x3312 +#define EGL_YUV_DEPTH_RANGE_EXT 0x3317 +#define EGL_YUV_CSC_STANDARD_EXT 0x330A +#define EGL_YUV_PLANE_BPP_EXT 0x331A +#define EGL_YUV_BUFFER_EXT 0x3300 +#define EGL_YUV_ORDER_YUV_EXT 0x3302 +#define EGL_YUV_ORDER_YVU_EXT 0x3303 +#define EGL_YUV_ORDER_YUYV_EXT 0x3304 +#define EGL_YUV_ORDER_UYVY_EXT 0x3305 +#define EGL_YUV_ORDER_YVYU_EXT 0x3306 +#define EGL_YUV_ORDER_VYUY_EXT 0x3307 +#define EGL_YUV_ORDER_AYUV_EXT 0x3308 +#define EGL_YUV_SUBSAMPLE_4_2_0_EXT 0x3313 +#define EGL_YUV_SUBSAMPLE_4_2_2_EXT 0x3314 +#define EGL_YUV_SUBSAMPLE_4_4_4_EXT 0x3315 +#define EGL_YUV_DEPTH_RANGE_LIMITED_EXT 0x3318 +#define EGL_YUV_DEPTH_RANGE_FULL_EXT 0x3319 +#define EGL_YUV_CSC_STANDARD_601_EXT 0x330B +#define EGL_YUV_CSC_STANDARD_709_EXT 0x330C +#define EGL_YUV_CSC_STANDARD_2020_EXT 0x330D +#define EGL_YUV_PLANE_BPP_0_EXT 0x331B +#define EGL_YUV_PLANE_BPP_8_EXT 0x331C +#define EGL_YUV_PLANE_BPP_10_EXT 0x331D +#endif /* EGL_EXT_yuv_surface */ + +#ifndef EGL_HI_clientpixmap +#define EGL_HI_clientpixmap 1 +struct EGLClientPixmapHI { + void *pData; + EGLint iWidth; + EGLint iHeight; + EGLint iStride; +}; +#define EGL_CLIENT_PIXMAP_POINTER_HI 0x8F74 +typedef EGLSurface (EGLAPIENTRYP PFNEGLCREATEPIXMAPSURFACEHIPROC) (EGLDisplay dpy, EGLConfig config, struct EGLClientPixmapHI *pixmap); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLSurface EGLAPIENTRY eglCreatePixmapSurfaceHI (EGLDisplay dpy, EGLConfig config, struct EGLClientPixmapHI *pixmap); +#endif +#endif /* EGL_HI_clientpixmap */ + +#ifndef EGL_HI_colorformats +#define EGL_HI_colorformats 1 +#define EGL_COLOR_FORMAT_HI 0x8F70 +#define EGL_COLOR_RGB_HI 0x8F71 +#define EGL_COLOR_RGBA_HI 0x8F72 +#define EGL_COLOR_ARGB_HI 0x8F73 +#endif /* EGL_HI_colorformats */ + +#ifndef EGL_IMG_context_priority +#define EGL_IMG_context_priority 1 +#define EGL_CONTEXT_PRIORITY_LEVEL_IMG 0x3100 +#define EGL_CONTEXT_PRIORITY_HIGH_IMG 0x3101 +#define EGL_CONTEXT_PRIORITY_MEDIUM_IMG 0x3102 +#define EGL_CONTEXT_PRIORITY_LOW_IMG 0x3103 +#endif /* EGL_IMG_context_priority */ + +#ifndef EGL_MESA_drm_image +#define EGL_MESA_drm_image 1 +#define EGL_DRM_BUFFER_FORMAT_MESA 0x31D0 +#define EGL_DRM_BUFFER_USE_MESA 0x31D1 +#define EGL_DRM_BUFFER_FORMAT_ARGB32_MESA 0x31D2 +#define EGL_DRM_BUFFER_MESA 0x31D3 +#define EGL_DRM_BUFFER_STRIDE_MESA 0x31D4 +#define EGL_DRM_BUFFER_USE_SCANOUT_MESA 0x00000001 +#define EGL_DRM_BUFFER_USE_SHARE_MESA 0x00000002 +typedef EGLImageKHR (EGLAPIENTRYP PFNEGLCREATEDRMIMAGEMESAPROC) (EGLDisplay dpy, const EGLint *attrib_list); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLEXPORTDRMIMAGEMESAPROC) (EGLDisplay dpy, EGLImageKHR image, EGLint *name, EGLint *handle, EGLint *stride); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLImageKHR EGLAPIENTRY eglCreateDRMImageMESA (EGLDisplay dpy, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglExportDRMImageMESA (EGLDisplay dpy, EGLImageKHR image, EGLint *name, EGLint *handle, EGLint *stride); +#endif +#endif /* EGL_MESA_drm_image */ + +#ifndef EGL_MESA_image_dma_buf_export +#define EGL_MESA_image_dma_buf_export 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLEXPORTDMABUFIMAGEQUERYMESAPROC) (EGLDisplay dpy, EGLImageKHR image, int *fourcc, int *num_planes, EGLuint64KHR *modifiers); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLEXPORTDMABUFIMAGEMESAPROC) (EGLDisplay dpy, EGLImageKHR image, int *fds, EGLint *strides, EGLint *offsets); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglExportDMABUFImageQueryMESA (EGLDisplay dpy, EGLImageKHR image, int *fourcc, int *num_planes, EGLuint64KHR *modifiers); +EGLAPI EGLBoolean EGLAPIENTRY eglExportDMABUFImageMESA (EGLDisplay dpy, EGLImageKHR image, int *fds, EGLint *strides, EGLint *offsets); +#endif +#endif /* EGL_MESA_image_dma_buf_export */ + +#ifndef EGL_MESA_platform_gbm +#define EGL_MESA_platform_gbm 1 +#define EGL_PLATFORM_GBM_MESA 0x31D7 +#endif /* EGL_MESA_platform_gbm */ + +#ifndef EGL_NOK_swap_region +#define EGL_NOK_swap_region 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSWAPBUFFERSREGIONNOKPROC) (EGLDisplay dpy, EGLSurface surface, EGLint numRects, const EGLint *rects); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglSwapBuffersRegionNOK (EGLDisplay dpy, EGLSurface surface, EGLint numRects, const EGLint *rects); +#endif +#endif /* EGL_NOK_swap_region */ + +#ifndef EGL_NOK_swap_region2 +#define EGL_NOK_swap_region2 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSWAPBUFFERSREGION2NOKPROC) (EGLDisplay dpy, EGLSurface surface, EGLint numRects, const EGLint *rects); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglSwapBuffersRegion2NOK (EGLDisplay dpy, EGLSurface surface, EGLint numRects, const EGLint *rects); +#endif +#endif /* EGL_NOK_swap_region2 */ + +#ifndef EGL_NOK_texture_from_pixmap +#define EGL_NOK_texture_from_pixmap 1 +#define EGL_Y_INVERTED_NOK 0x307F +#endif /* EGL_NOK_texture_from_pixmap */ + +#ifndef EGL_NV_3dvision_surface +#define EGL_NV_3dvision_surface 1 +#define EGL_AUTO_STEREO_NV 0x3136 +#endif /* EGL_NV_3dvision_surface */ + +#ifndef EGL_NV_coverage_sample +#define EGL_NV_coverage_sample 1 +#define EGL_COVERAGE_BUFFERS_NV 0x30E0 +#define EGL_COVERAGE_SAMPLES_NV 0x30E1 +#endif /* EGL_NV_coverage_sample */ + +#ifndef EGL_NV_coverage_sample_resolve +#define EGL_NV_coverage_sample_resolve 1 +#define EGL_COVERAGE_SAMPLE_RESOLVE_NV 0x3131 +#define EGL_COVERAGE_SAMPLE_RESOLVE_DEFAULT_NV 0x3132 +#define EGL_COVERAGE_SAMPLE_RESOLVE_NONE_NV 0x3133 +#endif /* EGL_NV_coverage_sample_resolve */ + +#ifndef EGL_NV_cuda_event +#define EGL_NV_cuda_event 1 +#define EGL_CUDA_EVENT_HANDLE_NV 0x323B +#define EGL_SYNC_CUDA_EVENT_NV 0x323C +#define EGL_SYNC_CUDA_EVENT_COMPLETE_NV 0x323D +#endif /* EGL_NV_cuda_event */ + +#ifndef EGL_NV_depth_nonlinear +#define EGL_NV_depth_nonlinear 1 +#define EGL_DEPTH_ENCODING_NV 0x30E2 +#define EGL_DEPTH_ENCODING_NONE_NV 0 +#define EGL_DEPTH_ENCODING_NONLINEAR_NV 0x30E3 +#endif /* EGL_NV_depth_nonlinear */ + +#ifndef EGL_NV_device_cuda +#define EGL_NV_device_cuda 1 +#define EGL_CUDA_DEVICE_NV 0x323A +#endif /* EGL_NV_device_cuda */ + +#ifndef EGL_NV_native_query +#define EGL_NV_native_query 1 +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYNATIVEDISPLAYNVPROC) (EGLDisplay dpy, EGLNativeDisplayType *display_id); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYNATIVEWINDOWNVPROC) (EGLDisplay dpy, EGLSurface surf, EGLNativeWindowType *window); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLQUERYNATIVEPIXMAPNVPROC) (EGLDisplay dpy, EGLSurface surf, EGLNativePixmapType *pixmap); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglQueryNativeDisplayNV (EGLDisplay dpy, EGLNativeDisplayType *display_id); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryNativeWindowNV (EGLDisplay dpy, EGLSurface surf, EGLNativeWindowType *window); +EGLAPI EGLBoolean EGLAPIENTRY eglQueryNativePixmapNV (EGLDisplay dpy, EGLSurface surf, EGLNativePixmapType *pixmap); +#endif +#endif /* EGL_NV_native_query */ + +#ifndef EGL_NV_post_convert_rounding +#define EGL_NV_post_convert_rounding 1 +#endif /* EGL_NV_post_convert_rounding */ + +#ifndef EGL_NV_post_sub_buffer +#define EGL_NV_post_sub_buffer 1 +#define EGL_POST_SUB_BUFFER_SUPPORTED_NV 0x30BE +typedef EGLBoolean (EGLAPIENTRYP PFNEGLPOSTSUBBUFFERNVPROC) (EGLDisplay dpy, EGLSurface surface, EGLint x, EGLint y, EGLint width, EGLint height); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLBoolean EGLAPIENTRY eglPostSubBufferNV (EGLDisplay dpy, EGLSurface surface, EGLint x, EGLint y, EGLint width, EGLint height); +#endif +#endif /* EGL_NV_post_sub_buffer */ + +#ifndef EGL_NV_stream_sync +#define EGL_NV_stream_sync 1 +#define EGL_SYNC_NEW_FRAME_NV 0x321F +typedef EGLSyncKHR (EGLAPIENTRYP PFNEGLCREATESTREAMSYNCNVPROC) (EGLDisplay dpy, EGLStreamKHR stream, EGLenum type, const EGLint *attrib_list); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLSyncKHR EGLAPIENTRY eglCreateStreamSyncNV (EGLDisplay dpy, EGLStreamKHR stream, EGLenum type, const EGLint *attrib_list); +#endif +#endif /* EGL_NV_stream_sync */ + +#ifndef EGL_NV_sync +#define EGL_NV_sync 1 +typedef void *EGLSyncNV; +typedef khronos_utime_nanoseconds_t EGLTimeNV; +#ifdef KHRONOS_SUPPORT_INT64 +#define EGL_SYNC_PRIOR_COMMANDS_COMPLETE_NV 0x30E6 +#define EGL_SYNC_STATUS_NV 0x30E7 +#define EGL_SIGNALED_NV 0x30E8 +#define EGL_UNSIGNALED_NV 0x30E9 +#define EGL_SYNC_FLUSH_COMMANDS_BIT_NV 0x0001 +#define EGL_FOREVER_NV 0xFFFFFFFFFFFFFFFFull +#define EGL_ALREADY_SIGNALED_NV 0x30EA +#define EGL_TIMEOUT_EXPIRED_NV 0x30EB +#define EGL_CONDITION_SATISFIED_NV 0x30EC +#define EGL_SYNC_TYPE_NV 0x30ED +#define EGL_SYNC_CONDITION_NV 0x30EE +#define EGL_SYNC_FENCE_NV 0x30EF +#define EGL_NO_SYNC_NV ((EGLSyncNV)0) +typedef EGLSyncNV (EGLAPIENTRYP PFNEGLCREATEFENCESYNCNVPROC) (EGLDisplay dpy, EGLenum condition, const EGLint *attrib_list); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLDESTROYSYNCNVPROC) (EGLSyncNV sync); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLFENCENVPROC) (EGLSyncNV sync); +typedef EGLint (EGLAPIENTRYP PFNEGLCLIENTWAITSYNCNVPROC) (EGLSyncNV sync, EGLint flags, EGLTimeNV timeout); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLSIGNALSYNCNVPROC) (EGLSyncNV sync, EGLenum mode); +typedef EGLBoolean (EGLAPIENTRYP PFNEGLGETSYNCATTRIBNVPROC) (EGLSyncNV sync, EGLint attribute, EGLint *value); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLSyncNV EGLAPIENTRY eglCreateFenceSyncNV (EGLDisplay dpy, EGLenum condition, const EGLint *attrib_list); +EGLAPI EGLBoolean EGLAPIENTRY eglDestroySyncNV (EGLSyncNV sync); +EGLAPI EGLBoolean EGLAPIENTRY eglFenceNV (EGLSyncNV sync); +EGLAPI EGLint EGLAPIENTRY eglClientWaitSyncNV (EGLSyncNV sync, EGLint flags, EGLTimeNV timeout); +EGLAPI EGLBoolean EGLAPIENTRY eglSignalSyncNV (EGLSyncNV sync, EGLenum mode); +EGLAPI EGLBoolean EGLAPIENTRY eglGetSyncAttribNV (EGLSyncNV sync, EGLint attribute, EGLint *value); +#endif +#endif /* KHRONOS_SUPPORT_INT64 */ +#endif /* EGL_NV_sync */ + +#ifndef EGL_NV_system_time +#define EGL_NV_system_time 1 +typedef khronos_utime_nanoseconds_t EGLuint64NV; +#ifdef KHRONOS_SUPPORT_INT64 +typedef EGLuint64NV (EGLAPIENTRYP PFNEGLGETSYSTEMTIMEFREQUENCYNVPROC) (void); +typedef EGLuint64NV (EGLAPIENTRYP PFNEGLGETSYSTEMTIMENVPROC) (void); +#ifdef EGL_EGLEXT_PROTOTYPES +EGLAPI EGLuint64NV EGLAPIENTRY eglGetSystemTimeFrequencyNV (void); +EGLAPI EGLuint64NV EGLAPIENTRY eglGetSystemTimeNV (void); +#endif +#endif /* KHRONOS_SUPPORT_INT64 */ +#endif /* EGL_NV_system_time */ + +#ifndef EGL_TIZEN_image_native_buffer +#define EGL_TIZEN_image_native_buffer 1 +#define EGL_NATIVE_BUFFER_TIZEN 0x32A0 +#endif /* EGL_TIZEN_image_native_buffer */ + +#ifndef EGL_TIZEN_image_native_surface +#define EGL_TIZEN_image_native_surface 1 +#define EGL_NATIVE_SURFACE_TIZEN 0x32A1 +#endif /* EGL_TIZEN_image_native_surface */ + +#ifdef __cplusplus +} +#endif + +#endif /* __eglext_h_ */ + + +#endif /* _MSC_VER */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_endian.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_endian.h new file mode 100644 index 0000000..9100b10 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_endian.h @@ -0,0 +1,239 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_endian.h + * + * Functions for reading and writing endian-specific values + */ + +#ifndef _SDL_endian_h +#define _SDL_endian_h + +#include "SDL_stdinc.h" + +/** + * \name The two types of endianness + */ +/* @{ */ +#define SDL_LIL_ENDIAN 1234 +#define SDL_BIG_ENDIAN 4321 +/* @} */ + +#ifndef SDL_BYTEORDER /* Not defined in SDL_config.h? */ +#ifdef __linux__ +#include +#define SDL_BYTEORDER __BYTE_ORDER +#else /* __linux__ */ +#if defined(__hppa__) || \ + defined(__m68k__) || defined(mc68000) || defined(_M_M68K) || \ + (defined(__MIPS__) && defined(__MISPEB__)) || \ + defined(__ppc__) || defined(__POWERPC__) || defined(_M_PPC) || \ + defined(__sparc__) +#define SDL_BYTEORDER SDL_BIG_ENDIAN +#else +#define SDL_BYTEORDER SDL_LIL_ENDIAN +#endif +#endif /* __linux__ */ +#endif /* !SDL_BYTEORDER */ + + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \file SDL_endian.h + */ +#if defined(__GNUC__) && defined(__i386__) && \ + !(__GNUC__ == 2 && __GNUC_MINOR__ == 95 /* broken gcc version */) +SDL_FORCE_INLINE Uint16 +SDL_Swap16(Uint16 x) +{ + __asm__("xchgb %b0,%h0": "=q"(x):"0"(x)); + return x; +} +#elif defined(__GNUC__) && defined(__x86_64__) +SDL_FORCE_INLINE Uint16 +SDL_Swap16(Uint16 x) +{ + __asm__("xchgb %b0,%h0": "=Q"(x):"0"(x)); + return x; +} +#elif defined(__GNUC__) && (defined(__powerpc__) || defined(__ppc__)) +SDL_FORCE_INLINE Uint16 +SDL_Swap16(Uint16 x) +{ + int result; + + __asm__("rlwimi %0,%2,8,16,23": "=&r"(result):"0"(x >> 8), "r"(x)); + return (Uint16)result; +} +#elif defined(__GNUC__) && (defined(__M68000__) || defined(__M68020__)) && !defined(__mcoldfire__) +SDL_FORCE_INLINE Uint16 +SDL_Swap16(Uint16 x) +{ + __asm__("rorw #8,%0": "=d"(x): "0"(x):"cc"); + return x; +} +#else +SDL_FORCE_INLINE Uint16 +SDL_Swap16(Uint16 x) +{ + return SDL_static_cast(Uint16, ((x << 8) | (x >> 8))); +} +#endif + +#if defined(__GNUC__) && defined(__i386__) +SDL_FORCE_INLINE Uint32 +SDL_Swap32(Uint32 x) +{ + __asm__("bswap %0": "=r"(x):"0"(x)); + return x; +} +#elif defined(__GNUC__) && defined(__x86_64__) +SDL_FORCE_INLINE Uint32 +SDL_Swap32(Uint32 x) +{ + __asm__("bswapl %0": "=r"(x):"0"(x)); + return x; +} +#elif defined(__GNUC__) && (defined(__powerpc__) || defined(__ppc__)) +SDL_FORCE_INLINE Uint32 +SDL_Swap32(Uint32 x) +{ + Uint32 result; + + __asm__("rlwimi %0,%2,24,16,23": "=&r"(result):"0"(x >> 24), "r"(x)); + __asm__("rlwimi %0,%2,8,8,15": "=&r"(result):"0"(result), "r"(x)); + __asm__("rlwimi %0,%2,24,0,7": "=&r"(result):"0"(result), "r"(x)); + return result; +} +#elif defined(__GNUC__) && (defined(__M68000__) || defined(__M68020__)) && !defined(__mcoldfire__) +SDL_FORCE_INLINE Uint32 +SDL_Swap32(Uint32 x) +{ + __asm__("rorw #8,%0\n\tswap %0\n\trorw #8,%0": "=d"(x): "0"(x):"cc"); + return x; +} +#else +SDL_FORCE_INLINE Uint32 +SDL_Swap32(Uint32 x) +{ + return SDL_static_cast(Uint32, ((x << 24) | ((x << 8) & 0x00FF0000) | + ((x >> 8) & 0x0000FF00) | (x >> 24))); +} +#endif + +#if defined(__GNUC__) && defined(__i386__) +SDL_FORCE_INLINE Uint64 +SDL_Swap64(Uint64 x) +{ + union + { + struct + { + Uint32 a, b; + } s; + Uint64 u; + } v; + v.u = x; + __asm__("bswapl %0 ; bswapl %1 ; xchgl %0,%1": "=r"(v.s.a), "=r"(v.s.b):"0"(v.s.a), + "1"(v.s. + b)); + return v.u; +} +#elif defined(__GNUC__) && defined(__x86_64__) +SDL_FORCE_INLINE Uint64 +SDL_Swap64(Uint64 x) +{ + __asm__("bswapq %0": "=r"(x):"0"(x)); + return x; +} +#else +SDL_FORCE_INLINE Uint64 +SDL_Swap64(Uint64 x) +{ + Uint32 hi, lo; + + /* Separate into high and low 32-bit values and swap them */ + lo = SDL_static_cast(Uint32, x & 0xFFFFFFFF); + x >>= 32; + hi = SDL_static_cast(Uint32, x & 0xFFFFFFFF); + x = SDL_Swap32(lo); + x <<= 32; + x |= SDL_Swap32(hi); + return (x); +} +#endif + + +SDL_FORCE_INLINE float +SDL_SwapFloat(float x) +{ + union + { + float f; + Uint32 ui32; + } swapper; + swapper.f = x; + swapper.ui32 = SDL_Swap32(swapper.ui32); + return swapper.f; +} + + +/** + * \name Swap to native + * Byteswap item from the specified endianness to the native endianness. + */ +/* @{ */ +#if SDL_BYTEORDER == SDL_LIL_ENDIAN +#define SDL_SwapLE16(X) (X) +#define SDL_SwapLE32(X) (X) +#define SDL_SwapLE64(X) (X) +#define SDL_SwapFloatLE(X) (X) +#define SDL_SwapBE16(X) SDL_Swap16(X) +#define SDL_SwapBE32(X) SDL_Swap32(X) +#define SDL_SwapBE64(X) SDL_Swap64(X) +#define SDL_SwapFloatBE(X) SDL_SwapFloat(X) +#else +#define SDL_SwapLE16(X) SDL_Swap16(X) +#define SDL_SwapLE32(X) SDL_Swap32(X) +#define SDL_SwapLE64(X) SDL_Swap64(X) +#define SDL_SwapFloatLE(X) SDL_SwapFloat(X) +#define SDL_SwapBE16(X) (X) +#define SDL_SwapBE32(X) (X) +#define SDL_SwapBE64(X) (X) +#define SDL_SwapFloatBE(X) (X) +#endif +/* @} *//* Swap to native */ + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_endian_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_error.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_error.h new file mode 100644 index 0000000..2f3b4b5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_error.h @@ -0,0 +1,76 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_error.h + * + * Simple error message routines for SDL. + */ + +#ifndef _SDL_error_h +#define _SDL_error_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* Public functions */ +/* SDL_SetError() unconditionally returns -1. */ +extern DECLSPEC int SDLCALL SDL_SetError(SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(1); +extern DECLSPEC const char *SDLCALL SDL_GetError(void); +extern DECLSPEC void SDLCALL SDL_ClearError(void); + +/** + * \name Internal error functions + * + * \internal + * Private error reporting function - used internally. + */ +/* @{ */ +#define SDL_OutOfMemory() SDL_Error(SDL_ENOMEM) +#define SDL_Unsupported() SDL_Error(SDL_UNSUPPORTED) +#define SDL_InvalidParamError(param) SDL_SetError("Parameter '%s' is invalid", (param)) +typedef enum +{ + SDL_ENOMEM, + SDL_EFREAD, + SDL_EFWRITE, + SDL_EFSEEK, + SDL_UNSUPPORTED, + SDL_LASTERROR +} SDL_errorcode; +/* SDL_Error() unconditionally returns -1. */ +extern DECLSPEC int SDLCALL SDL_Error(SDL_errorcode code); +/* @} *//* Internal error functions */ + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_error_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_events.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_events.h new file mode 100644 index 0000000..1437f4c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_events.h @@ -0,0 +1,750 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_events.h + * + * Include file for SDL event handling. + */ + +#ifndef _SDL_events_h +#define _SDL_events_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_video.h" +#include "SDL_keyboard.h" +#include "SDL_mouse.h" +#include "SDL_joystick.h" +#include "SDL_gamecontroller.h" +#include "SDL_quit.h" +#include "SDL_gesture.h" +#include "SDL_touch.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* General keyboard/mouse state definitions */ +#define SDL_RELEASED 0 +#define SDL_PRESSED 1 + +/** + * \brief The types of events that can be delivered. + */ +typedef enum +{ + SDL_FIRSTEVENT = 0, /**< Unused (do not remove) */ + + /* Application events */ + SDL_QUIT = 0x100, /**< User-requested quit */ + + /* These application events have special meaning on iOS, see README-ios.md for details */ + SDL_APP_TERMINATING, /**< The application is being terminated by the OS + Called on iOS in applicationWillTerminate() + Called on Android in onDestroy() + */ + SDL_APP_LOWMEMORY, /**< The application is low on memory, free memory if possible. + Called on iOS in applicationDidReceiveMemoryWarning() + Called on Android in onLowMemory() + */ + SDL_APP_WILLENTERBACKGROUND, /**< The application is about to enter the background + Called on iOS in applicationWillResignActive() + Called on Android in onPause() + */ + SDL_APP_DIDENTERBACKGROUND, /**< The application did enter the background and may not get CPU for some time + Called on iOS in applicationDidEnterBackground() + Called on Android in onPause() + */ + SDL_APP_WILLENTERFOREGROUND, /**< The application is about to enter the foreground + Called on iOS in applicationWillEnterForeground() + Called on Android in onResume() + */ + SDL_APP_DIDENTERFOREGROUND, /**< The application is now interactive + Called on iOS in applicationDidBecomeActive() + Called on Android in onResume() + */ + + /* Window events */ + SDL_WINDOWEVENT = 0x200, /**< Window state change */ + SDL_SYSWMEVENT, /**< System specific event */ + + /* Keyboard events */ + SDL_KEYDOWN = 0x300, /**< Key pressed */ + SDL_KEYUP, /**< Key released */ + SDL_TEXTEDITING, /**< Keyboard text editing (composition) */ + SDL_TEXTINPUT, /**< Keyboard text input */ + SDL_KEYMAPCHANGED, /**< Keymap changed due to a system event such as an + input language or keyboard layout change. + */ + + /* Mouse events */ + SDL_MOUSEMOTION = 0x400, /**< Mouse moved */ + SDL_MOUSEBUTTONDOWN, /**< Mouse button pressed */ + SDL_MOUSEBUTTONUP, /**< Mouse button released */ + SDL_MOUSEWHEEL, /**< Mouse wheel motion */ + + /* Joystick events */ + SDL_JOYAXISMOTION = 0x600, /**< Joystick axis motion */ + SDL_JOYBALLMOTION, /**< Joystick trackball motion */ + SDL_JOYHATMOTION, /**< Joystick hat position change */ + SDL_JOYBUTTONDOWN, /**< Joystick button pressed */ + SDL_JOYBUTTONUP, /**< Joystick button released */ + SDL_JOYDEVICEADDED, /**< A new joystick has been inserted into the system */ + SDL_JOYDEVICEREMOVED, /**< An opened joystick has been removed */ + + /* Game controller events */ + SDL_CONTROLLERAXISMOTION = 0x650, /**< Game controller axis motion */ + SDL_CONTROLLERBUTTONDOWN, /**< Game controller button pressed */ + SDL_CONTROLLERBUTTONUP, /**< Game controller button released */ + SDL_CONTROLLERDEVICEADDED, /**< A new Game controller has been inserted into the system */ + SDL_CONTROLLERDEVICEREMOVED, /**< An opened Game controller has been removed */ + SDL_CONTROLLERDEVICEREMAPPED, /**< The controller mapping was updated */ + + /* Touch events */ + SDL_FINGERDOWN = 0x700, + SDL_FINGERUP, + SDL_FINGERMOTION, + + /* Gesture events */ + SDL_DOLLARGESTURE = 0x800, + SDL_DOLLARRECORD, + SDL_MULTIGESTURE, + + /* Clipboard events */ + SDL_CLIPBOARDUPDATE = 0x900, /**< The clipboard changed */ + + /* Drag and drop events */ + SDL_DROPFILE = 0x1000, /**< The system requests a file open */ + + /* Audio hotplug events */ + SDL_AUDIODEVICEADDED = 0x1100, /**< A new audio device is available */ + SDL_AUDIODEVICEREMOVED, /**< An audio device has been removed. */ + + /* Render events */ + SDL_RENDER_TARGETS_RESET = 0x2000, /**< The render targets have been reset and their contents need to be updated */ + SDL_RENDER_DEVICE_RESET, /**< The device has been reset and all textures need to be recreated */ + + /** Events ::SDL_USEREVENT through ::SDL_LASTEVENT are for your use, + * and should be allocated with SDL_RegisterEvents() + */ + SDL_USEREVENT = 0x8000, + + /** + * This last event is only for bounding internal arrays + */ + SDL_LASTEVENT = 0xFFFF +} SDL_EventType; + +/** + * \brief Fields shared by every event + */ +typedef struct SDL_CommonEvent +{ + Uint32 type; + Uint32 timestamp; +} SDL_CommonEvent; + +/** + * \brief Window state change event data (event.window.*) + */ +typedef struct SDL_WindowEvent +{ + Uint32 type; /**< ::SDL_WINDOWEVENT */ + Uint32 timestamp; + Uint32 windowID; /**< The associated window */ + Uint8 event; /**< ::SDL_WindowEventID */ + Uint8 padding1; + Uint8 padding2; + Uint8 padding3; + Sint32 data1; /**< event dependent data */ + Sint32 data2; /**< event dependent data */ +} SDL_WindowEvent; + +/** + * \brief Keyboard button event structure (event.key.*) + */ +typedef struct SDL_KeyboardEvent +{ + Uint32 type; /**< ::SDL_KEYDOWN or ::SDL_KEYUP */ + Uint32 timestamp; + Uint32 windowID; /**< The window with keyboard focus, if any */ + Uint8 state; /**< ::SDL_PRESSED or ::SDL_RELEASED */ + Uint8 repeat; /**< Non-zero if this is a key repeat */ + Uint8 padding2; + Uint8 padding3; + SDL_Keysym keysym; /**< The key that was pressed or released */ +} SDL_KeyboardEvent; + +#define SDL_TEXTEDITINGEVENT_TEXT_SIZE (32) +/** + * \brief Keyboard text editing event structure (event.edit.*) + */ +typedef struct SDL_TextEditingEvent +{ + Uint32 type; /**< ::SDL_TEXTEDITING */ + Uint32 timestamp; + Uint32 windowID; /**< The window with keyboard focus, if any */ + char text[SDL_TEXTEDITINGEVENT_TEXT_SIZE]; /**< The editing text */ + Sint32 start; /**< The start cursor of selected editing text */ + Sint32 length; /**< The length of selected editing text */ +} SDL_TextEditingEvent; + + +#define SDL_TEXTINPUTEVENT_TEXT_SIZE (32) +/** + * \brief Keyboard text input event structure (event.text.*) + */ +typedef struct SDL_TextInputEvent +{ + Uint32 type; /**< ::SDL_TEXTINPUT */ + Uint32 timestamp; + Uint32 windowID; /**< The window with keyboard focus, if any */ + char text[SDL_TEXTINPUTEVENT_TEXT_SIZE]; /**< The input text */ +} SDL_TextInputEvent; + +/** + * \brief Mouse motion event structure (event.motion.*) + */ +typedef struct SDL_MouseMotionEvent +{ + Uint32 type; /**< ::SDL_MOUSEMOTION */ + Uint32 timestamp; + Uint32 windowID; /**< The window with mouse focus, if any */ + Uint32 which; /**< The mouse instance id, or SDL_TOUCH_MOUSEID */ + Uint32 state; /**< The current button state */ + Sint32 x; /**< X coordinate, relative to window */ + Sint32 y; /**< Y coordinate, relative to window */ + Sint32 xrel; /**< The relative motion in the X direction */ + Sint32 yrel; /**< The relative motion in the Y direction */ +} SDL_MouseMotionEvent; + +/** + * \brief Mouse button event structure (event.button.*) + */ +typedef struct SDL_MouseButtonEvent +{ + Uint32 type; /**< ::SDL_MOUSEBUTTONDOWN or ::SDL_MOUSEBUTTONUP */ + Uint32 timestamp; + Uint32 windowID; /**< The window with mouse focus, if any */ + Uint32 which; /**< The mouse instance id, or SDL_TOUCH_MOUSEID */ + Uint8 button; /**< The mouse button index */ + Uint8 state; /**< ::SDL_PRESSED or ::SDL_RELEASED */ + Uint8 clicks; /**< 1 for single-click, 2 for double-click, etc. */ + Uint8 padding1; + Sint32 x; /**< X coordinate, relative to window */ + Sint32 y; /**< Y coordinate, relative to window */ +} SDL_MouseButtonEvent; + +/** + * \brief Mouse wheel event structure (event.wheel.*) + */ +typedef struct SDL_MouseWheelEvent +{ + Uint32 type; /**< ::SDL_MOUSEWHEEL */ + Uint32 timestamp; + Uint32 windowID; /**< The window with mouse focus, if any */ + Uint32 which; /**< The mouse instance id, or SDL_TOUCH_MOUSEID */ + Sint32 x; /**< The amount scrolled horizontally, positive to the right and negative to the left */ + Sint32 y; /**< The amount scrolled vertically, positive away from the user and negative toward the user */ + Uint32 direction; /**< Set to one of the SDL_MOUSEWHEEL_* defines. When FLIPPED the values in X and Y will be opposite. Multiply by -1 to change them back */ +} SDL_MouseWheelEvent; + +/** + * \brief Joystick axis motion event structure (event.jaxis.*) + */ +typedef struct SDL_JoyAxisEvent +{ + Uint32 type; /**< ::SDL_JOYAXISMOTION */ + Uint32 timestamp; + SDL_JoystickID which; /**< The joystick instance id */ + Uint8 axis; /**< The joystick axis index */ + Uint8 padding1; + Uint8 padding2; + Uint8 padding3; + Sint16 value; /**< The axis value (range: -32768 to 32767) */ + Uint16 padding4; +} SDL_JoyAxisEvent; + +/** + * \brief Joystick trackball motion event structure (event.jball.*) + */ +typedef struct SDL_JoyBallEvent +{ + Uint32 type; /**< ::SDL_JOYBALLMOTION */ + Uint32 timestamp; + SDL_JoystickID which; /**< The joystick instance id */ + Uint8 ball; /**< The joystick trackball index */ + Uint8 padding1; + Uint8 padding2; + Uint8 padding3; + Sint16 xrel; /**< The relative motion in the X direction */ + Sint16 yrel; /**< The relative motion in the Y direction */ +} SDL_JoyBallEvent; + +/** + * \brief Joystick hat position change event structure (event.jhat.*) + */ +typedef struct SDL_JoyHatEvent +{ + Uint32 type; /**< ::SDL_JOYHATMOTION */ + Uint32 timestamp; + SDL_JoystickID which; /**< The joystick instance id */ + Uint8 hat; /**< The joystick hat index */ + Uint8 value; /**< The hat position value. + * \sa ::SDL_HAT_LEFTUP ::SDL_HAT_UP ::SDL_HAT_RIGHTUP + * \sa ::SDL_HAT_LEFT ::SDL_HAT_CENTERED ::SDL_HAT_RIGHT + * \sa ::SDL_HAT_LEFTDOWN ::SDL_HAT_DOWN ::SDL_HAT_RIGHTDOWN + * + * Note that zero means the POV is centered. + */ + Uint8 padding1; + Uint8 padding2; +} SDL_JoyHatEvent; + +/** + * \brief Joystick button event structure (event.jbutton.*) + */ +typedef struct SDL_JoyButtonEvent +{ + Uint32 type; /**< ::SDL_JOYBUTTONDOWN or ::SDL_JOYBUTTONUP */ + Uint32 timestamp; + SDL_JoystickID which; /**< The joystick instance id */ + Uint8 button; /**< The joystick button index */ + Uint8 state; /**< ::SDL_PRESSED or ::SDL_RELEASED */ + Uint8 padding1; + Uint8 padding2; +} SDL_JoyButtonEvent; + +/** + * \brief Joystick device event structure (event.jdevice.*) + */ +typedef struct SDL_JoyDeviceEvent +{ + Uint32 type; /**< ::SDL_JOYDEVICEADDED or ::SDL_JOYDEVICEREMOVED */ + Uint32 timestamp; + Sint32 which; /**< The joystick device index for the ADDED event, instance id for the REMOVED event */ +} SDL_JoyDeviceEvent; + + +/** + * \brief Game controller axis motion event structure (event.caxis.*) + */ +typedef struct SDL_ControllerAxisEvent +{ + Uint32 type; /**< ::SDL_CONTROLLERAXISMOTION */ + Uint32 timestamp; + SDL_JoystickID which; /**< The joystick instance id */ + Uint8 axis; /**< The controller axis (SDL_GameControllerAxis) */ + Uint8 padding1; + Uint8 padding2; + Uint8 padding3; + Sint16 value; /**< The axis value (range: -32768 to 32767) */ + Uint16 padding4; +} SDL_ControllerAxisEvent; + + +/** + * \brief Game controller button event structure (event.cbutton.*) + */ +typedef struct SDL_ControllerButtonEvent +{ + Uint32 type; /**< ::SDL_CONTROLLERBUTTONDOWN or ::SDL_CONTROLLERBUTTONUP */ + Uint32 timestamp; + SDL_JoystickID which; /**< The joystick instance id */ + Uint8 button; /**< The controller button (SDL_GameControllerButton) */ + Uint8 state; /**< ::SDL_PRESSED or ::SDL_RELEASED */ + Uint8 padding1; + Uint8 padding2; +} SDL_ControllerButtonEvent; + + +/** + * \brief Controller device event structure (event.cdevice.*) + */ +typedef struct SDL_ControllerDeviceEvent +{ + Uint32 type; /**< ::SDL_CONTROLLERDEVICEADDED, ::SDL_CONTROLLERDEVICEREMOVED, or ::SDL_CONTROLLERDEVICEREMAPPED */ + Uint32 timestamp; + Sint32 which; /**< The joystick device index for the ADDED event, instance id for the REMOVED or REMAPPED event */ +} SDL_ControllerDeviceEvent; + +/** + * \brief Audio device event structure (event.adevice.*) + */ +typedef struct SDL_AudioDeviceEvent +{ + Uint32 type; /**< ::SDL_AUDIODEVICEADDED, or ::SDL_AUDIODEVICEREMOVED */ + Uint32 timestamp; + Uint32 which; /**< The audio device index for the ADDED event (valid until next SDL_GetNumAudioDevices() call), SDL_AudioDeviceID for the REMOVED event */ + Uint8 iscapture; /**< zero if an output device, non-zero if a capture device. */ + Uint8 padding1; + Uint8 padding2; + Uint8 padding3; +} SDL_AudioDeviceEvent; + + +/** + * \brief Touch finger event structure (event.tfinger.*) + */ +typedef struct SDL_TouchFingerEvent +{ + Uint32 type; /**< ::SDL_FINGERMOTION or ::SDL_FINGERDOWN or ::SDL_FINGERUP */ + Uint32 timestamp; + SDL_TouchID touchId; /**< The touch device id */ + SDL_FingerID fingerId; + float x; /**< Normalized in the range 0...1 */ + float y; /**< Normalized in the range 0...1 */ + float dx; /**< Normalized in the range -1...1 */ + float dy; /**< Normalized in the range -1...1 */ + float pressure; /**< Normalized in the range 0...1 */ +} SDL_TouchFingerEvent; + + +/** + * \brief Multiple Finger Gesture Event (event.mgesture.*) + */ +typedef struct SDL_MultiGestureEvent +{ + Uint32 type; /**< ::SDL_MULTIGESTURE */ + Uint32 timestamp; + SDL_TouchID touchId; /**< The touch device index */ + float dTheta; + float dDist; + float x; + float y; + Uint16 numFingers; + Uint16 padding; +} SDL_MultiGestureEvent; + + +/** + * \brief Dollar Gesture Event (event.dgesture.*) + */ +typedef struct SDL_DollarGestureEvent +{ + Uint32 type; /**< ::SDL_DOLLARGESTURE or ::SDL_DOLLARRECORD */ + Uint32 timestamp; + SDL_TouchID touchId; /**< The touch device id */ + SDL_GestureID gestureId; + Uint32 numFingers; + float error; + float x; /**< Normalized center of gesture */ + float y; /**< Normalized center of gesture */ +} SDL_DollarGestureEvent; + + +/** + * \brief An event used to request a file open by the system (event.drop.*) + * This event is enabled by default, you can disable it with SDL_EventState(). + * \note If this event is enabled, you must free the filename in the event. + */ +typedef struct SDL_DropEvent +{ + Uint32 type; /**< ::SDL_DROPFILE */ + Uint32 timestamp; + char *file; /**< The file name, which should be freed with SDL_free() */ +} SDL_DropEvent; + + +/** + * \brief The "quit requested" event + */ +typedef struct SDL_QuitEvent +{ + Uint32 type; /**< ::SDL_QUIT */ + Uint32 timestamp; +} SDL_QuitEvent; + +/** + * \brief OS Specific event + */ +typedef struct SDL_OSEvent +{ + Uint32 type; /**< ::SDL_QUIT */ + Uint32 timestamp; +} SDL_OSEvent; + +/** + * \brief A user-defined event type (event.user.*) + */ +typedef struct SDL_UserEvent +{ + Uint32 type; /**< ::SDL_USEREVENT through ::SDL_LASTEVENT-1 */ + Uint32 timestamp; + Uint32 windowID; /**< The associated window if any */ + Sint32 code; /**< User defined event code */ + void *data1; /**< User defined data pointer */ + void *data2; /**< User defined data pointer */ +} SDL_UserEvent; + + +struct SDL_SysWMmsg; +typedef struct SDL_SysWMmsg SDL_SysWMmsg; + +/** + * \brief A video driver dependent system event (event.syswm.*) + * This event is disabled by default, you can enable it with SDL_EventState() + * + * \note If you want to use this event, you should include SDL_syswm.h. + */ +typedef struct SDL_SysWMEvent +{ + Uint32 type; /**< ::SDL_SYSWMEVENT */ + Uint32 timestamp; + SDL_SysWMmsg *msg; /**< driver dependent data, defined in SDL_syswm.h */ +} SDL_SysWMEvent; + +/** + * \brief General event structure + */ +typedef union SDL_Event +{ + Uint32 type; /**< Event type, shared with all events */ + SDL_CommonEvent common; /**< Common event data */ + SDL_WindowEvent window; /**< Window event data */ + SDL_KeyboardEvent key; /**< Keyboard event data */ + SDL_TextEditingEvent edit; /**< Text editing event data */ + SDL_TextInputEvent text; /**< Text input event data */ + SDL_MouseMotionEvent motion; /**< Mouse motion event data */ + SDL_MouseButtonEvent button; /**< Mouse button event data */ + SDL_MouseWheelEvent wheel; /**< Mouse wheel event data */ + SDL_JoyAxisEvent jaxis; /**< Joystick axis event data */ + SDL_JoyBallEvent jball; /**< Joystick ball event data */ + SDL_JoyHatEvent jhat; /**< Joystick hat event data */ + SDL_JoyButtonEvent jbutton; /**< Joystick button event data */ + SDL_JoyDeviceEvent jdevice; /**< Joystick device change event data */ + SDL_ControllerAxisEvent caxis; /**< Game Controller axis event data */ + SDL_ControllerButtonEvent cbutton; /**< Game Controller button event data */ + SDL_ControllerDeviceEvent cdevice; /**< Game Controller device event data */ + SDL_AudioDeviceEvent adevice; /**< Audio device event data */ + SDL_QuitEvent quit; /**< Quit request event data */ + SDL_UserEvent user; /**< Custom event data */ + SDL_SysWMEvent syswm; /**< System dependent window event data */ + SDL_TouchFingerEvent tfinger; /**< Touch finger event data */ + SDL_MultiGestureEvent mgesture; /**< Gesture event data */ + SDL_DollarGestureEvent dgesture; /**< Gesture event data */ + SDL_DropEvent drop; /**< Drag and drop event data */ + + /* This is necessary for ABI compatibility between Visual C++ and GCC + Visual C++ will respect the push pack pragma and use 52 bytes for + this structure, and GCC will use the alignment of the largest datatype + within the union, which is 8 bytes. + + So... we'll add padding to force the size to be 56 bytes for both. + */ + Uint8 padding[56]; +} SDL_Event; + + +/* Function prototypes */ + +/** + * Pumps the event loop, gathering events from the input devices. + * + * This function updates the event queue and internal input device state. + * + * This should only be run in the thread that sets the video mode. + */ +extern DECLSPEC void SDLCALL SDL_PumpEvents(void); + +/* @{ */ +typedef enum +{ + SDL_ADDEVENT, + SDL_PEEKEVENT, + SDL_GETEVENT +} SDL_eventaction; + +/** + * Checks the event queue for messages and optionally returns them. + * + * If \c action is ::SDL_ADDEVENT, up to \c numevents events will be added to + * the back of the event queue. + * + * If \c action is ::SDL_PEEKEVENT, up to \c numevents events at the front + * of the event queue, within the specified minimum and maximum type, + * will be returned and will not be removed from the queue. + * + * If \c action is ::SDL_GETEVENT, up to \c numevents events at the front + * of the event queue, within the specified minimum and maximum type, + * will be returned and will be removed from the queue. + * + * \return The number of events actually stored, or -1 if there was an error. + * + * This function is thread-safe. + */ +extern DECLSPEC int SDLCALL SDL_PeepEvents(SDL_Event * events, int numevents, + SDL_eventaction action, + Uint32 minType, Uint32 maxType); +/* @} */ + +/** + * Checks to see if certain event types are in the event queue. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasEvent(Uint32 type); +extern DECLSPEC SDL_bool SDLCALL SDL_HasEvents(Uint32 minType, Uint32 maxType); + +/** + * This function clears events from the event queue + * This function only affects currently queued events. If you want to make + * sure that all pending OS events are flushed, you can call SDL_PumpEvents() + * on the main thread immediately before the flush call. + */ +extern DECLSPEC void SDLCALL SDL_FlushEvent(Uint32 type); +extern DECLSPEC void SDLCALL SDL_FlushEvents(Uint32 minType, Uint32 maxType); + +/** + * \brief Polls for currently pending events. + * + * \return 1 if there are any pending events, or 0 if there are none available. + * + * \param event If not NULL, the next event is removed from the queue and + * stored in that area. + */ +extern DECLSPEC int SDLCALL SDL_PollEvent(SDL_Event * event); + +/** + * \brief Waits indefinitely for the next available event. + * + * \return 1, or 0 if there was an error while waiting for events. + * + * \param event If not NULL, the next event is removed from the queue and + * stored in that area. + */ +extern DECLSPEC int SDLCALL SDL_WaitEvent(SDL_Event * event); + +/** + * \brief Waits until the specified timeout (in milliseconds) for the next + * available event. + * + * \return 1, or 0 if there was an error while waiting for events. + * + * \param event If not NULL, the next event is removed from the queue and + * stored in that area. + * \param timeout The timeout (in milliseconds) to wait for next event. + */ +extern DECLSPEC int SDLCALL SDL_WaitEventTimeout(SDL_Event * event, + int timeout); + +/** + * \brief Add an event to the event queue. + * + * \return 1 on success, 0 if the event was filtered, or -1 if the event queue + * was full or there was some other error. + */ +extern DECLSPEC int SDLCALL SDL_PushEvent(SDL_Event * event); + +typedef int (SDLCALL * SDL_EventFilter) (void *userdata, SDL_Event * event); + +/** + * Sets up a filter to process all events before they change internal state and + * are posted to the internal event queue. + * + * The filter is prototyped as: + * \code + * int SDL_EventFilter(void *userdata, SDL_Event * event); + * \endcode + * + * If the filter returns 1, then the event will be added to the internal queue. + * If it returns 0, then the event will be dropped from the queue, but the + * internal state will still be updated. This allows selective filtering of + * dynamically arriving events. + * + * \warning Be very careful of what you do in the event filter function, as + * it may run in a different thread! + * + * There is one caveat when dealing with the ::SDL_QuitEvent event type. The + * event filter is only called when the window manager desires to close the + * application window. If the event filter returns 1, then the window will + * be closed, otherwise the window will remain open if possible. + * + * If the quit event is generated by an interrupt signal, it will bypass the + * internal queue and be delivered to the application at the next event poll. + */ +extern DECLSPEC void SDLCALL SDL_SetEventFilter(SDL_EventFilter filter, + void *userdata); + +/** + * Return the current event filter - can be used to "chain" filters. + * If there is no event filter set, this function returns SDL_FALSE. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_GetEventFilter(SDL_EventFilter * filter, + void **userdata); + +/** + * Add a function which is called when an event is added to the queue. + */ +extern DECLSPEC void SDLCALL SDL_AddEventWatch(SDL_EventFilter filter, + void *userdata); + +/** + * Remove an event watch function added with SDL_AddEventWatch() + */ +extern DECLSPEC void SDLCALL SDL_DelEventWatch(SDL_EventFilter filter, + void *userdata); + +/** + * Run the filter function on the current event queue, removing any + * events for which the filter returns 0. + */ +extern DECLSPEC void SDLCALL SDL_FilterEvents(SDL_EventFilter filter, + void *userdata); + +/* @{ */ +#define SDL_QUERY -1 +#define SDL_IGNORE 0 +#define SDL_DISABLE 0 +#define SDL_ENABLE 1 + +/** + * This function allows you to set the state of processing certain events. + * - If \c state is set to ::SDL_IGNORE, that event will be automatically + * dropped from the event queue and will not event be filtered. + * - If \c state is set to ::SDL_ENABLE, that event will be processed + * normally. + * - If \c state is set to ::SDL_QUERY, SDL_EventState() will return the + * current processing state of the specified event. + */ +extern DECLSPEC Uint8 SDLCALL SDL_EventState(Uint32 type, int state); +/* @} */ +#define SDL_GetEventState(type) SDL_EventState(type, SDL_QUERY) + +/** + * This function allocates a set of user-defined events, and returns + * the beginning event number for that set of events. + * + * If there aren't enough user-defined events left, this function + * returns (Uint32)-1 + */ +extern DECLSPEC Uint32 SDLCALL SDL_RegisterEvents(int numevents); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_events_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_filesystem.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_filesystem.h new file mode 100644 index 0000000..02999ed --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_filesystem.h @@ -0,0 +1,136 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_filesystem.h + * + * \brief Include file for filesystem SDL API functions + */ + +#ifndef _SDL_filesystem_h +#define _SDL_filesystem_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" + +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Get the path where the application resides. + * + * Get the "base path". This is the directory where the application was run + * from, which is probably the installation directory, and may or may not + * be the process's current working directory. + * + * This returns an absolute path in UTF-8 encoding, and is guaranteed to + * end with a path separator ('\\' on Windows, '/' most other places). + * + * The pointer returned by this function is owned by you. Please call + * SDL_free() on the pointer when you are done with it, or it will be a + * memory leak. This is not necessarily a fast call, though, so you should + * call this once near startup and save the string if you need it. + * + * Some platforms can't determine the application's path, and on other + * platforms, this might be meaningless. In such cases, this function will + * return NULL. + * + * \return String of base dir in UTF-8 encoding, or NULL on error. + * + * \sa SDL_GetPrefPath + */ +extern DECLSPEC char *SDLCALL SDL_GetBasePath(void); + +/** + * \brief Get the user-and-app-specific path where files can be written. + * + * Get the "pref dir". This is meant to be where users can write personal + * files (preferences and save games, etc) that are specific to your + * application. This directory is unique per user, per application. + * + * This function will decide the appropriate location in the native filesystem, + * create the directory if necessary, and return a string of the absolute + * path to the directory in UTF-8 encoding. + * + * On Windows, the string might look like: + * "C:\\Users\\bob\\AppData\\Roaming\\My Company\\My Program Name\\" + * + * On Linux, the string might look like: + * "/home/bob/.local/share/My Program Name/" + * + * On Mac OS X, the string might look like: + * "/Users/bob/Library/Application Support/My Program Name/" + * + * (etc.) + * + * You specify the name of your organization (if it's not a real organization, + * your name or an Internet domain you own might do) and the name of your + * application. These should be untranslated proper names. + * + * Both the org and app strings may become part of a directory name, so + * please follow these rules: + * + * - Try to use the same org string (including case-sensitivity) for + * all your applications that use this function. + * - Always use a unique app string for each one, and make sure it never + * changes for an app once you've decided on it. + * - Unicode characters are legal, as long as it's UTF-8 encoded, but... + * - ...only use letters, numbers, and spaces. Avoid punctuation like + * "Game Name 2: Bad Guy's Revenge!" ... "Game Name 2" is sufficient. + * + * This returns an absolute path in UTF-8 encoding, and is guaranteed to + * end with a path separator ('\\' on Windows, '/' most other places). + * + * The pointer returned by this function is owned by you. Please call + * SDL_free() on the pointer when you are done with it, or it will be a + * memory leak. This is not necessarily a fast call, though, so you should + * call this once near startup and save the string if you need it. + * + * You should assume the path returned by this function is the only safe + * place to write files (and that SDL_GetBasePath(), while it might be + * writable, or even the parent of the returned path, aren't where you + * should be writing things). + * + * Some platforms can't determine the pref path, and on other + * platforms, this might be meaningless. In such cases, this function will + * return NULL. + * + * \param org The name of your organization. + * \param app The name of your application. + * \return UTF-8 string of user dir in platform-dependent notation. NULL + * if there's a problem (creating directory failed, etc). + * + * \sa SDL_GetBasePath + */ +extern DECLSPEC char *SDLCALL SDL_GetPrefPath(const char *org, const char *app); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_filesystem_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_gamecontroller.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_gamecontroller.h new file mode 100644 index 0000000..42087ee --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_gamecontroller.h @@ -0,0 +1,323 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_gamecontroller.h + * + * Include file for SDL game controller event handling + */ + +#ifndef _SDL_gamecontroller_h +#define _SDL_gamecontroller_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_rwops.h" +#include "SDL_joystick.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \file SDL_gamecontroller.h + * + * In order to use these functions, SDL_Init() must have been called + * with the ::SDL_INIT_GAMECONTROLLER flag. This causes SDL to scan the system + * for game controllers, and load appropriate drivers. + * + * If you would like to receive controller updates while the application + * is in the background, you should set the following hint before calling + * SDL_Init(): SDL_HINT_JOYSTICK_ALLOW_BACKGROUND_EVENTS + */ + +/* The gamecontroller structure used to identify an SDL game controller */ +struct _SDL_GameController; +typedef struct _SDL_GameController SDL_GameController; + + +typedef enum +{ + SDL_CONTROLLER_BINDTYPE_NONE = 0, + SDL_CONTROLLER_BINDTYPE_BUTTON, + SDL_CONTROLLER_BINDTYPE_AXIS, + SDL_CONTROLLER_BINDTYPE_HAT +} SDL_GameControllerBindType; + +/** + * Get the SDL joystick layer binding for this controller button/axis mapping + */ +typedef struct SDL_GameControllerButtonBind +{ + SDL_GameControllerBindType bindType; + union + { + int button; + int axis; + struct { + int hat; + int hat_mask; + } hat; + } value; + +} SDL_GameControllerButtonBind; + + +/** + * To count the number of game controllers in the system for the following: + * int nJoysticks = SDL_NumJoysticks(); + * int nGameControllers = 0; + * for ( int i = 0; i < nJoysticks; i++ ) { + * if ( SDL_IsGameController(i) ) { + * nGameControllers++; + * } + * } + * + * Using the SDL_HINT_GAMECONTROLLERCONFIG hint or the SDL_GameControllerAddMapping you can add support for controllers SDL is unaware of or cause an existing controller to have a different binding. The format is: + * guid,name,mappings + * + * Where GUID is the string value from SDL_JoystickGetGUIDString(), name is the human readable string for the device and mappings are controller mappings to joystick ones. + * Under Windows there is a reserved GUID of "xinput" that covers any XInput devices. + * The mapping format for joystick is: + * bX - a joystick button, index X + * hX.Y - hat X with value Y + * aX - axis X of the joystick + * Buttons can be used as a controller axis and vice versa. + * + * This string shows an example of a valid mapping for a controller + * "341a3608000000000000504944564944,Afterglow PS3 Controller,a:b1,b:b2,y:b3,x:b0,start:b9,guide:b12,back:b8,dpup:h0.1,dpleft:h0.8,dpdown:h0.4,dpright:h0.2,leftshoulder:b4,rightshoulder:b5,leftstick:b10,rightstick:b11,leftx:a0,lefty:a1,rightx:a2,righty:a3,lefttrigger:b6,righttrigger:b7", + * + */ + +/** + * Load a set of mappings from a seekable SDL data stream (memory or file), filtered by the current SDL_GetPlatform() + * A community sourced database of controllers is available at https://raw.github.com/gabomdq/SDL_GameControllerDB/master/gamecontrollerdb.txt + * + * If \c freerw is non-zero, the stream will be closed after being read. + * + * \return number of mappings added, -1 on error + */ +extern DECLSPEC int SDLCALL SDL_GameControllerAddMappingsFromRW( SDL_RWops * rw, int freerw ); + +/** + * Load a set of mappings from a file, filtered by the current SDL_GetPlatform() + * + * Convenience macro. + */ +#define SDL_GameControllerAddMappingsFromFile(file) SDL_GameControllerAddMappingsFromRW(SDL_RWFromFile(file, "rb"), 1) + +/** + * Add or update an existing mapping configuration + * + * \return 1 if mapping is added, 0 if updated, -1 on error + */ +extern DECLSPEC int SDLCALL SDL_GameControllerAddMapping( const char* mappingString ); + +/** + * Get a mapping string for a GUID + * + * \return the mapping string. Must be freed with SDL_free. Returns NULL if no mapping is available + */ +extern DECLSPEC char * SDLCALL SDL_GameControllerMappingForGUID( SDL_JoystickGUID guid ); + +/** + * Get a mapping string for an open GameController + * + * \return the mapping string. Must be freed with SDL_free. Returns NULL if no mapping is available + */ +extern DECLSPEC char * SDLCALL SDL_GameControllerMapping( SDL_GameController * gamecontroller ); + +/** + * Is the joystick on this index supported by the game controller interface? + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IsGameController(int joystick_index); + + +/** + * Get the implementation dependent name of a game controller. + * This can be called before any controllers are opened. + * If no name can be found, this function returns NULL. + */ +extern DECLSPEC const char *SDLCALL SDL_GameControllerNameForIndex(int joystick_index); + +/** + * Open a game controller for use. + * The index passed as an argument refers to the N'th game controller on the system. + * This index is not the value which will identify this controller in future + * controller events. The joystick's instance id (::SDL_JoystickID) will be + * used there instead. + * + * \return A controller identifier, or NULL if an error occurred. + */ +extern DECLSPEC SDL_GameController *SDLCALL SDL_GameControllerOpen(int joystick_index); + +/** + * Return the SDL_GameController associated with an instance id. + */ +extern DECLSPEC SDL_GameController *SDLCALL SDL_GameControllerFromInstanceID(SDL_JoystickID joyid); + +/** + * Return the name for this currently opened controller + */ +extern DECLSPEC const char *SDLCALL SDL_GameControllerName(SDL_GameController *gamecontroller); + +/** + * Returns SDL_TRUE if the controller has been opened and currently connected, + * or SDL_FALSE if it has not. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_GameControllerGetAttached(SDL_GameController *gamecontroller); + +/** + * Get the underlying joystick object used by a controller + */ +extern DECLSPEC SDL_Joystick *SDLCALL SDL_GameControllerGetJoystick(SDL_GameController *gamecontroller); + +/** + * Enable/disable controller event polling. + * + * If controller events are disabled, you must call SDL_GameControllerUpdate() + * yourself and check the state of the controller when you want controller + * information. + * + * The state can be one of ::SDL_QUERY, ::SDL_ENABLE or ::SDL_IGNORE. + */ +extern DECLSPEC int SDLCALL SDL_GameControllerEventState(int state); + +/** + * Update the current state of the open game controllers. + * + * This is called automatically by the event loop if any game controller + * events are enabled. + */ +extern DECLSPEC void SDLCALL SDL_GameControllerUpdate(void); + + +/** + * The list of axes available from a controller + */ +typedef enum +{ + SDL_CONTROLLER_AXIS_INVALID = -1, + SDL_CONTROLLER_AXIS_LEFTX, + SDL_CONTROLLER_AXIS_LEFTY, + SDL_CONTROLLER_AXIS_RIGHTX, + SDL_CONTROLLER_AXIS_RIGHTY, + SDL_CONTROLLER_AXIS_TRIGGERLEFT, + SDL_CONTROLLER_AXIS_TRIGGERRIGHT, + SDL_CONTROLLER_AXIS_MAX +} SDL_GameControllerAxis; + +/** + * turn this string into a axis mapping + */ +extern DECLSPEC SDL_GameControllerAxis SDLCALL SDL_GameControllerGetAxisFromString(const char *pchString); + +/** + * turn this axis enum into a string mapping + */ +extern DECLSPEC const char* SDLCALL SDL_GameControllerGetStringForAxis(SDL_GameControllerAxis axis); + +/** + * Get the SDL joystick layer binding for this controller button mapping + */ +extern DECLSPEC SDL_GameControllerButtonBind SDLCALL +SDL_GameControllerGetBindForAxis(SDL_GameController *gamecontroller, + SDL_GameControllerAxis axis); + +/** + * Get the current state of an axis control on a game controller. + * + * The state is a value ranging from -32768 to 32767 (except for the triggers, + * which range from 0 to 32767). + * + * The axis indices start at index 0. + */ +extern DECLSPEC Sint16 SDLCALL +SDL_GameControllerGetAxis(SDL_GameController *gamecontroller, + SDL_GameControllerAxis axis); + +/** + * The list of buttons available from a controller + */ +typedef enum +{ + SDL_CONTROLLER_BUTTON_INVALID = -1, + SDL_CONTROLLER_BUTTON_A, + SDL_CONTROLLER_BUTTON_B, + SDL_CONTROLLER_BUTTON_X, + SDL_CONTROLLER_BUTTON_Y, + SDL_CONTROLLER_BUTTON_BACK, + SDL_CONTROLLER_BUTTON_GUIDE, + SDL_CONTROLLER_BUTTON_START, + SDL_CONTROLLER_BUTTON_LEFTSTICK, + SDL_CONTROLLER_BUTTON_RIGHTSTICK, + SDL_CONTROLLER_BUTTON_LEFTSHOULDER, + SDL_CONTROLLER_BUTTON_RIGHTSHOULDER, + SDL_CONTROLLER_BUTTON_DPAD_UP, + SDL_CONTROLLER_BUTTON_DPAD_DOWN, + SDL_CONTROLLER_BUTTON_DPAD_LEFT, + SDL_CONTROLLER_BUTTON_DPAD_RIGHT, + SDL_CONTROLLER_BUTTON_MAX +} SDL_GameControllerButton; + +/** + * turn this string into a button mapping + */ +extern DECLSPEC SDL_GameControllerButton SDLCALL SDL_GameControllerGetButtonFromString(const char *pchString); + +/** + * turn this button enum into a string mapping + */ +extern DECLSPEC const char* SDLCALL SDL_GameControllerGetStringForButton(SDL_GameControllerButton button); + +/** + * Get the SDL joystick layer binding for this controller button mapping + */ +extern DECLSPEC SDL_GameControllerButtonBind SDLCALL +SDL_GameControllerGetBindForButton(SDL_GameController *gamecontroller, + SDL_GameControllerButton button); + + +/** + * Get the current state of a button on a game controller. + * + * The button indices start at index 0. + */ +extern DECLSPEC Uint8 SDLCALL SDL_GameControllerGetButton(SDL_GameController *gamecontroller, + SDL_GameControllerButton button); + +/** + * Close a controller previously opened with SDL_GameControllerOpen(). + */ +extern DECLSPEC void SDLCALL SDL_GameControllerClose(SDL_GameController *gamecontroller); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_gamecontroller_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_gesture.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_gesture.h new file mode 100644 index 0000000..3c29ca7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_gesture.h @@ -0,0 +1,87 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_gesture.h + * + * Include file for SDL gesture event handling. + */ + +#ifndef _SDL_gesture_h +#define _SDL_gesture_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_video.h" + +#include "SDL_touch.h" + + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +typedef Sint64 SDL_GestureID; + +/* Function prototypes */ + +/** + * \brief Begin Recording a gesture on the specified touch, or all touches (-1) + * + * + */ +extern DECLSPEC int SDLCALL SDL_RecordGesture(SDL_TouchID touchId); + + +/** + * \brief Save all currently loaded Dollar Gesture templates + * + * + */ +extern DECLSPEC int SDLCALL SDL_SaveAllDollarTemplates(SDL_RWops *dst); + +/** + * \brief Save a currently loaded Dollar Gesture template + * + * + */ +extern DECLSPEC int SDLCALL SDL_SaveDollarTemplate(SDL_GestureID gestureId,SDL_RWops *dst); + + +/** + * \brief Load Dollar Gesture templates from a file + * + * + */ +extern DECLSPEC int SDLCALL SDL_LoadDollarTemplates(SDL_TouchID touchId, SDL_RWops *src); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_gesture_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_haptic.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_haptic.h new file mode 100644 index 0000000..b36d78b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_haptic.h @@ -0,0 +1,1223 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_haptic.h + * + * \brief The SDL Haptic subsystem allows you to control haptic (force feedback) + * devices. + * + * The basic usage is as follows: + * - Initialize the Subsystem (::SDL_INIT_HAPTIC). + * - Open a Haptic Device. + * - SDL_HapticOpen() to open from index. + * - SDL_HapticOpenFromJoystick() to open from an existing joystick. + * - Create an effect (::SDL_HapticEffect). + * - Upload the effect with SDL_HapticNewEffect(). + * - Run the effect with SDL_HapticRunEffect(). + * - (optional) Free the effect with SDL_HapticDestroyEffect(). + * - Close the haptic device with SDL_HapticClose(). + * + * \par Simple rumble example: + * \code + * SDL_Haptic *haptic; + * + * // Open the device + * haptic = SDL_HapticOpen( 0 ); + * if (haptic == NULL) + * return -1; + * + * // Initialize simple rumble + * if (SDL_HapticRumbleInit( haptic ) != 0) + * return -1; + * + * // Play effect at 50% strength for 2 seconds + * if (SDL_HapticRumblePlay( haptic, 0.5, 2000 ) != 0) + * return -1; + * SDL_Delay( 2000 ); + * + * // Clean up + * SDL_HapticClose( haptic ); + * \endcode + * + * \par Complete example: + * \code + * int test_haptic( SDL_Joystick * joystick ) { + * SDL_Haptic *haptic; + * SDL_HapticEffect effect; + * int effect_id; + * + * // Open the device + * haptic = SDL_HapticOpenFromJoystick( joystick ); + * if (haptic == NULL) return -1; // Most likely joystick isn't haptic + * + * // See if it can do sine waves + * if ((SDL_HapticQuery(haptic) & SDL_HAPTIC_SINE)==0) { + * SDL_HapticClose(haptic); // No sine effect + * return -1; + * } + * + * // Create the effect + * memset( &effect, 0, sizeof(SDL_HapticEffect) ); // 0 is safe default + * effect.type = SDL_HAPTIC_SINE; + * effect.periodic.direction.type = SDL_HAPTIC_POLAR; // Polar coordinates + * effect.periodic.direction.dir[0] = 18000; // Force comes from south + * effect.periodic.period = 1000; // 1000 ms + * effect.periodic.magnitude = 20000; // 20000/32767 strength + * effect.periodic.length = 5000; // 5 seconds long + * effect.periodic.attack_length = 1000; // Takes 1 second to get max strength + * effect.periodic.fade_length = 1000; // Takes 1 second to fade away + * + * // Upload the effect + * effect_id = SDL_HapticNewEffect( haptic, &effect ); + * + * // Test the effect + * SDL_HapticRunEffect( haptic, effect_id, 1 ); + * SDL_Delay( 5000); // Wait for the effect to finish + * + * // We destroy the effect, although closing the device also does this + * SDL_HapticDestroyEffect( haptic, effect_id ); + * + * // Close the device + * SDL_HapticClose(haptic); + * + * return 0; // Success + * } + * \endcode + */ + +#ifndef _SDL_haptic_h +#define _SDL_haptic_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_joystick.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/** + * \typedef SDL_Haptic + * + * \brief The haptic structure used to identify an SDL haptic. + * + * \sa SDL_HapticOpen + * \sa SDL_HapticOpenFromJoystick + * \sa SDL_HapticClose + */ +struct _SDL_Haptic; +typedef struct _SDL_Haptic SDL_Haptic; + + +/** + * \name Haptic features + * + * Different haptic features a device can have. + */ +/* @{ */ + +/** + * \name Haptic effects + */ +/* @{ */ + +/** + * \brief Constant effect supported. + * + * Constant haptic effect. + * + * \sa SDL_HapticCondition + */ +#define SDL_HAPTIC_CONSTANT (1<<0) + +/** + * \brief Sine wave effect supported. + * + * Periodic haptic effect that simulates sine waves. + * + * \sa SDL_HapticPeriodic + */ +#define SDL_HAPTIC_SINE (1<<1) + +/** + * \brief Left/Right effect supported. + * + * Haptic effect for direct control over high/low frequency motors. + * + * \sa SDL_HapticLeftRight + * \warning this value was SDL_HAPTIC_SQUARE right before 2.0.0 shipped. Sorry, + * we ran out of bits, and this is important for XInput devices. + */ +#define SDL_HAPTIC_LEFTRIGHT (1<<2) + +/* !!! FIXME: put this back when we have more bits in 2.1 */ +/* #define SDL_HAPTIC_SQUARE (1<<2) */ + +/** + * \brief Triangle wave effect supported. + * + * Periodic haptic effect that simulates triangular waves. + * + * \sa SDL_HapticPeriodic + */ +#define SDL_HAPTIC_TRIANGLE (1<<3) + +/** + * \brief Sawtoothup wave effect supported. + * + * Periodic haptic effect that simulates saw tooth up waves. + * + * \sa SDL_HapticPeriodic + */ +#define SDL_HAPTIC_SAWTOOTHUP (1<<4) + +/** + * \brief Sawtoothdown wave effect supported. + * + * Periodic haptic effect that simulates saw tooth down waves. + * + * \sa SDL_HapticPeriodic + */ +#define SDL_HAPTIC_SAWTOOTHDOWN (1<<5) + +/** + * \brief Ramp effect supported. + * + * Ramp haptic effect. + * + * \sa SDL_HapticRamp + */ +#define SDL_HAPTIC_RAMP (1<<6) + +/** + * \brief Spring effect supported - uses axes position. + * + * Condition haptic effect that simulates a spring. Effect is based on the + * axes position. + * + * \sa SDL_HapticCondition + */ +#define SDL_HAPTIC_SPRING (1<<7) + +/** + * \brief Damper effect supported - uses axes velocity. + * + * Condition haptic effect that simulates dampening. Effect is based on the + * axes velocity. + * + * \sa SDL_HapticCondition + */ +#define SDL_HAPTIC_DAMPER (1<<8) + +/** + * \brief Inertia effect supported - uses axes acceleration. + * + * Condition haptic effect that simulates inertia. Effect is based on the axes + * acceleration. + * + * \sa SDL_HapticCondition + */ +#define SDL_HAPTIC_INERTIA (1<<9) + +/** + * \brief Friction effect supported - uses axes movement. + * + * Condition haptic effect that simulates friction. Effect is based on the + * axes movement. + * + * \sa SDL_HapticCondition + */ +#define SDL_HAPTIC_FRICTION (1<<10) + +/** + * \brief Custom effect is supported. + * + * User defined custom haptic effect. + */ +#define SDL_HAPTIC_CUSTOM (1<<11) + +/* @} *//* Haptic effects */ + +/* These last few are features the device has, not effects */ + +/** + * \brief Device can set global gain. + * + * Device supports setting the global gain. + * + * \sa SDL_HapticSetGain + */ +#define SDL_HAPTIC_GAIN (1<<12) + +/** + * \brief Device can set autocenter. + * + * Device supports setting autocenter. + * + * \sa SDL_HapticSetAutocenter + */ +#define SDL_HAPTIC_AUTOCENTER (1<<13) + +/** + * \brief Device can be queried for effect status. + * + * Device can be queried for effect status. + * + * \sa SDL_HapticGetEffectStatus + */ +#define SDL_HAPTIC_STATUS (1<<14) + +/** + * \brief Device can be paused. + * + * \sa SDL_HapticPause + * \sa SDL_HapticUnpause + */ +#define SDL_HAPTIC_PAUSE (1<<15) + + +/** + * \name Direction encodings + */ +/* @{ */ + +/** + * \brief Uses polar coordinates for the direction. + * + * \sa SDL_HapticDirection + */ +#define SDL_HAPTIC_POLAR 0 + +/** + * \brief Uses cartesian coordinates for the direction. + * + * \sa SDL_HapticDirection + */ +#define SDL_HAPTIC_CARTESIAN 1 + +/** + * \brief Uses spherical coordinates for the direction. + * + * \sa SDL_HapticDirection + */ +#define SDL_HAPTIC_SPHERICAL 2 + +/* @} *//* Direction encodings */ + +/* @} *//* Haptic features */ + +/* + * Misc defines. + */ + +/** + * \brief Used to play a device an infinite number of times. + * + * \sa SDL_HapticRunEffect + */ +#define SDL_HAPTIC_INFINITY 4294967295U + + +/** + * \brief Structure that represents a haptic direction. + * + * This is the direction where the force comes from, + * instead of the direction in which the force is exerted. + * + * Directions can be specified by: + * - ::SDL_HAPTIC_POLAR : Specified by polar coordinates. + * - ::SDL_HAPTIC_CARTESIAN : Specified by cartesian coordinates. + * - ::SDL_HAPTIC_SPHERICAL : Specified by spherical coordinates. + * + * Cardinal directions of the haptic device are relative to the positioning + * of the device. North is considered to be away from the user. + * + * The following diagram represents the cardinal directions: + * \verbatim + .--. + |__| .-------. + |=.| |.-----.| + |--| || || + | | |'-----'| + |__|~')_____(' + [ COMPUTER ] + + + North (0,-1) + ^ + | + | + (-1,0) West <----[ HAPTIC ]----> East (1,0) + | + | + v + South (0,1) + + + [ USER ] + \|||/ + (o o) + ---ooO-(_)-Ooo--- + \endverbatim + * + * If type is ::SDL_HAPTIC_POLAR, direction is encoded by hundredths of a + * degree starting north and turning clockwise. ::SDL_HAPTIC_POLAR only uses + * the first \c dir parameter. The cardinal directions would be: + * - North: 0 (0 degrees) + * - East: 9000 (90 degrees) + * - South: 18000 (180 degrees) + * - West: 27000 (270 degrees) + * + * If type is ::SDL_HAPTIC_CARTESIAN, direction is encoded by three positions + * (X axis, Y axis and Z axis (with 3 axes)). ::SDL_HAPTIC_CARTESIAN uses + * the first three \c dir parameters. The cardinal directions would be: + * - North: 0,-1, 0 + * - East: 1, 0, 0 + * - South: 0, 1, 0 + * - West: -1, 0, 0 + * + * The Z axis represents the height of the effect if supported, otherwise + * it's unused. In cartesian encoding (1, 2) would be the same as (2, 4), you + * can use any multiple you want, only the direction matters. + * + * If type is ::SDL_HAPTIC_SPHERICAL, direction is encoded by two rotations. + * The first two \c dir parameters are used. The \c dir parameters are as + * follows (all values are in hundredths of degrees): + * - Degrees from (1, 0) rotated towards (0, 1). + * - Degrees towards (0, 0, 1) (device needs at least 3 axes). + * + * + * Example of force coming from the south with all encodings (force coming + * from the south means the user will have to pull the stick to counteract): + * \code + * SDL_HapticDirection direction; + * + * // Cartesian directions + * direction.type = SDL_HAPTIC_CARTESIAN; // Using cartesian direction encoding. + * direction.dir[0] = 0; // X position + * direction.dir[1] = 1; // Y position + * // Assuming the device has 2 axes, we don't need to specify third parameter. + * + * // Polar directions + * direction.type = SDL_HAPTIC_POLAR; // We'll be using polar direction encoding. + * direction.dir[0] = 18000; // Polar only uses first parameter + * + * // Spherical coordinates + * direction.type = SDL_HAPTIC_SPHERICAL; // Spherical encoding + * direction.dir[0] = 9000; // Since we only have two axes we don't need more parameters. + * \endcode + * + * \sa SDL_HAPTIC_POLAR + * \sa SDL_HAPTIC_CARTESIAN + * \sa SDL_HAPTIC_SPHERICAL + * \sa SDL_HapticEffect + * \sa SDL_HapticNumAxes + */ +typedef struct SDL_HapticDirection +{ + Uint8 type; /**< The type of encoding. */ + Sint32 dir[3]; /**< The encoded direction. */ +} SDL_HapticDirection; + + +/** + * \brief A structure containing a template for a Constant effect. + * + * The struct is exclusive to the ::SDL_HAPTIC_CONSTANT effect. + * + * A constant effect applies a constant force in the specified direction + * to the joystick. + * + * \sa SDL_HAPTIC_CONSTANT + * \sa SDL_HapticEffect + */ +typedef struct SDL_HapticConstant +{ + /* Header */ + Uint16 type; /**< ::SDL_HAPTIC_CONSTANT */ + SDL_HapticDirection direction; /**< Direction of the effect. */ + + /* Replay */ + Uint32 length; /**< Duration of the effect. */ + Uint16 delay; /**< Delay before starting the effect. */ + + /* Trigger */ + Uint16 button; /**< Button that triggers the effect. */ + Uint16 interval; /**< How soon it can be triggered again after button. */ + + /* Constant */ + Sint16 level; /**< Strength of the constant effect. */ + + /* Envelope */ + Uint16 attack_length; /**< Duration of the attack. */ + Uint16 attack_level; /**< Level at the start of the attack. */ + Uint16 fade_length; /**< Duration of the fade. */ + Uint16 fade_level; /**< Level at the end of the fade. */ +} SDL_HapticConstant; + +/** + * \brief A structure containing a template for a Periodic effect. + * + * The struct handles the following effects: + * - ::SDL_HAPTIC_SINE + * - ::SDL_HAPTIC_LEFTRIGHT + * - ::SDL_HAPTIC_TRIANGLE + * - ::SDL_HAPTIC_SAWTOOTHUP + * - ::SDL_HAPTIC_SAWTOOTHDOWN + * + * A periodic effect consists in a wave-shaped effect that repeats itself + * over time. The type determines the shape of the wave and the parameters + * determine the dimensions of the wave. + * + * Phase is given by hundredth of a degree meaning that giving the phase a value + * of 9000 will displace it 25% of its period. Here are sample values: + * - 0: No phase displacement. + * - 9000: Displaced 25% of its period. + * - 18000: Displaced 50% of its period. + * - 27000: Displaced 75% of its period. + * - 36000: Displaced 100% of its period, same as 0, but 0 is preferred. + * + * Examples: + * \verbatim + SDL_HAPTIC_SINE + __ __ __ __ + / \ / \ / \ / + / \__/ \__/ \__/ + + SDL_HAPTIC_SQUARE + __ __ __ __ __ + | | | | | | | | | | + | |__| |__| |__| |__| | + + SDL_HAPTIC_TRIANGLE + /\ /\ /\ /\ /\ + / \ / \ / \ / \ / + / \/ \/ \/ \/ + + SDL_HAPTIC_SAWTOOTHUP + /| /| /| /| /| /| /| + / | / | / | / | / | / | / | + / |/ |/ |/ |/ |/ |/ | + + SDL_HAPTIC_SAWTOOTHDOWN + \ |\ |\ |\ |\ |\ |\ | + \ | \ | \ | \ | \ | \ | \ | + \| \| \| \| \| \| \| + \endverbatim + * + * \sa SDL_HAPTIC_SINE + * \sa SDL_HAPTIC_LEFTRIGHT + * \sa SDL_HAPTIC_TRIANGLE + * \sa SDL_HAPTIC_SAWTOOTHUP + * \sa SDL_HAPTIC_SAWTOOTHDOWN + * \sa SDL_HapticEffect + */ +typedef struct SDL_HapticPeriodic +{ + /* Header */ + Uint16 type; /**< ::SDL_HAPTIC_SINE, ::SDL_HAPTIC_LEFTRIGHT, + ::SDL_HAPTIC_TRIANGLE, ::SDL_HAPTIC_SAWTOOTHUP or + ::SDL_HAPTIC_SAWTOOTHDOWN */ + SDL_HapticDirection direction; /**< Direction of the effect. */ + + /* Replay */ + Uint32 length; /**< Duration of the effect. */ + Uint16 delay; /**< Delay before starting the effect. */ + + /* Trigger */ + Uint16 button; /**< Button that triggers the effect. */ + Uint16 interval; /**< How soon it can be triggered again after button. */ + + /* Periodic */ + Uint16 period; /**< Period of the wave. */ + Sint16 magnitude; /**< Peak value; if negative, equivalent to 180 degrees extra phase shift. */ + Sint16 offset; /**< Mean value of the wave. */ + Uint16 phase; /**< Positive phase shift given by hundredth of a degree. */ + + /* Envelope */ + Uint16 attack_length; /**< Duration of the attack. */ + Uint16 attack_level; /**< Level at the start of the attack. */ + Uint16 fade_length; /**< Duration of the fade. */ + Uint16 fade_level; /**< Level at the end of the fade. */ +} SDL_HapticPeriodic; + +/** + * \brief A structure containing a template for a Condition effect. + * + * The struct handles the following effects: + * - ::SDL_HAPTIC_SPRING: Effect based on axes position. + * - ::SDL_HAPTIC_DAMPER: Effect based on axes velocity. + * - ::SDL_HAPTIC_INERTIA: Effect based on axes acceleration. + * - ::SDL_HAPTIC_FRICTION: Effect based on axes movement. + * + * Direction is handled by condition internals instead of a direction member. + * The condition effect specific members have three parameters. The first + * refers to the X axis, the second refers to the Y axis and the third + * refers to the Z axis. The right terms refer to the positive side of the + * axis and the left terms refer to the negative side of the axis. Please + * refer to the ::SDL_HapticDirection diagram for which side is positive and + * which is negative. + * + * \sa SDL_HapticDirection + * \sa SDL_HAPTIC_SPRING + * \sa SDL_HAPTIC_DAMPER + * \sa SDL_HAPTIC_INERTIA + * \sa SDL_HAPTIC_FRICTION + * \sa SDL_HapticEffect + */ +typedef struct SDL_HapticCondition +{ + /* Header */ + Uint16 type; /**< ::SDL_HAPTIC_SPRING, ::SDL_HAPTIC_DAMPER, + ::SDL_HAPTIC_INERTIA or ::SDL_HAPTIC_FRICTION */ + SDL_HapticDirection direction; /**< Direction of the effect - Not used ATM. */ + + /* Replay */ + Uint32 length; /**< Duration of the effect. */ + Uint16 delay; /**< Delay before starting the effect. */ + + /* Trigger */ + Uint16 button; /**< Button that triggers the effect. */ + Uint16 interval; /**< How soon it can be triggered again after button. */ + + /* Condition */ + Uint16 right_sat[3]; /**< Level when joystick is to the positive side; max 0xFFFF. */ + Uint16 left_sat[3]; /**< Level when joystick is to the negative side; max 0xFFFF. */ + Sint16 right_coeff[3]; /**< How fast to increase the force towards the positive side. */ + Sint16 left_coeff[3]; /**< How fast to increase the force towards the negative side. */ + Uint16 deadband[3]; /**< Size of the dead zone; max 0xFFFF: whole axis-range when 0-centered. */ + Sint16 center[3]; /**< Position of the dead zone. */ +} SDL_HapticCondition; + +/** + * \brief A structure containing a template for a Ramp effect. + * + * This struct is exclusively for the ::SDL_HAPTIC_RAMP effect. + * + * The ramp effect starts at start strength and ends at end strength. + * It augments in linear fashion. If you use attack and fade with a ramp + * the effects get added to the ramp effect making the effect become + * quadratic instead of linear. + * + * \sa SDL_HAPTIC_RAMP + * \sa SDL_HapticEffect + */ +typedef struct SDL_HapticRamp +{ + /* Header */ + Uint16 type; /**< ::SDL_HAPTIC_RAMP */ + SDL_HapticDirection direction; /**< Direction of the effect. */ + + /* Replay */ + Uint32 length; /**< Duration of the effect. */ + Uint16 delay; /**< Delay before starting the effect. */ + + /* Trigger */ + Uint16 button; /**< Button that triggers the effect. */ + Uint16 interval; /**< How soon it can be triggered again after button. */ + + /* Ramp */ + Sint16 start; /**< Beginning strength level. */ + Sint16 end; /**< Ending strength level. */ + + /* Envelope */ + Uint16 attack_length; /**< Duration of the attack. */ + Uint16 attack_level; /**< Level at the start of the attack. */ + Uint16 fade_length; /**< Duration of the fade. */ + Uint16 fade_level; /**< Level at the end of the fade. */ +} SDL_HapticRamp; + +/** + * \brief A structure containing a template for a Left/Right effect. + * + * This struct is exclusively for the ::SDL_HAPTIC_LEFTRIGHT effect. + * + * The Left/Right effect is used to explicitly control the large and small + * motors, commonly found in modern game controllers. One motor is high + * frequency, the other is low frequency. + * + * \sa SDL_HAPTIC_LEFTRIGHT + * \sa SDL_HapticEffect + */ +typedef struct SDL_HapticLeftRight +{ + /* Header */ + Uint16 type; /**< ::SDL_HAPTIC_LEFTRIGHT */ + + /* Replay */ + Uint32 length; /**< Duration of the effect. */ + + /* Rumble */ + Uint16 large_magnitude; /**< Control of the large controller motor. */ + Uint16 small_magnitude; /**< Control of the small controller motor. */ +} SDL_HapticLeftRight; + +/** + * \brief A structure containing a template for the ::SDL_HAPTIC_CUSTOM effect. + * + * A custom force feedback effect is much like a periodic effect, where the + * application can define its exact shape. You will have to allocate the + * data yourself. Data should consist of channels * samples Uint16 samples. + * + * If channels is one, the effect is rotated using the defined direction. + * Otherwise it uses the samples in data for the different axes. + * + * \sa SDL_HAPTIC_CUSTOM + * \sa SDL_HapticEffect + */ +typedef struct SDL_HapticCustom +{ + /* Header */ + Uint16 type; /**< ::SDL_HAPTIC_CUSTOM */ + SDL_HapticDirection direction; /**< Direction of the effect. */ + + /* Replay */ + Uint32 length; /**< Duration of the effect. */ + Uint16 delay; /**< Delay before starting the effect. */ + + /* Trigger */ + Uint16 button; /**< Button that triggers the effect. */ + Uint16 interval; /**< How soon it can be triggered again after button. */ + + /* Custom */ + Uint8 channels; /**< Axes to use, minimum of one. */ + Uint16 period; /**< Sample periods. */ + Uint16 samples; /**< Amount of samples. */ + Uint16 *data; /**< Should contain channels*samples items. */ + + /* Envelope */ + Uint16 attack_length; /**< Duration of the attack. */ + Uint16 attack_level; /**< Level at the start of the attack. */ + Uint16 fade_length; /**< Duration of the fade. */ + Uint16 fade_level; /**< Level at the end of the fade. */ +} SDL_HapticCustom; + +/** + * \brief The generic template for any haptic effect. + * + * All values max at 32767 (0x7FFF). Signed values also can be negative. + * Time values unless specified otherwise are in milliseconds. + * + * You can also pass ::SDL_HAPTIC_INFINITY to length instead of a 0-32767 + * value. Neither delay, interval, attack_length nor fade_length support + * ::SDL_HAPTIC_INFINITY. Fade will also not be used since effect never ends. + * + * Additionally, the ::SDL_HAPTIC_RAMP effect does not support a duration of + * ::SDL_HAPTIC_INFINITY. + * + * Button triggers may not be supported on all devices, it is advised to not + * use them if possible. Buttons start at index 1 instead of index 0 like + * the joystick. + * + * If both attack_length and fade_level are 0, the envelope is not used, + * otherwise both values are used. + * + * Common parts: + * \code + * // Replay - All effects have this + * Uint32 length; // Duration of effect (ms). + * Uint16 delay; // Delay before starting effect. + * + * // Trigger - All effects have this + * Uint16 button; // Button that triggers effect. + * Uint16 interval; // How soon before effect can be triggered again. + * + * // Envelope - All effects except condition effects have this + * Uint16 attack_length; // Duration of the attack (ms). + * Uint16 attack_level; // Level at the start of the attack. + * Uint16 fade_length; // Duration of the fade out (ms). + * Uint16 fade_level; // Level at the end of the fade. + * \endcode + * + * + * Here we have an example of a constant effect evolution in time: + * \verbatim + Strength + ^ + | + | effect level --> _________________ + | / \ + | / \ + | / \ + | / \ + | attack_level --> | \ + | | | <--- fade_level + | + +--------------------------------------------------> Time + [--] [---] + attack_length fade_length + + [------------------][-----------------------] + delay length + \endverbatim + * + * Note either the attack_level or the fade_level may be above the actual + * effect level. + * + * \sa SDL_HapticConstant + * \sa SDL_HapticPeriodic + * \sa SDL_HapticCondition + * \sa SDL_HapticRamp + * \sa SDL_HapticLeftRight + * \sa SDL_HapticCustom + */ +typedef union SDL_HapticEffect +{ + /* Common for all force feedback effects */ + Uint16 type; /**< Effect type. */ + SDL_HapticConstant constant; /**< Constant effect. */ + SDL_HapticPeriodic periodic; /**< Periodic effect. */ + SDL_HapticCondition condition; /**< Condition effect. */ + SDL_HapticRamp ramp; /**< Ramp effect. */ + SDL_HapticLeftRight leftright; /**< Left/Right effect. */ + SDL_HapticCustom custom; /**< Custom effect. */ +} SDL_HapticEffect; + + +/* Function prototypes */ +/** + * \brief Count the number of haptic devices attached to the system. + * + * \return Number of haptic devices detected on the system. + */ +extern DECLSPEC int SDLCALL SDL_NumHaptics(void); + +/** + * \brief Get the implementation dependent name of a Haptic device. + * + * This can be called before any joysticks are opened. + * If no name can be found, this function returns NULL. + * + * \param device_index Index of the device to get its name. + * \return Name of the device or NULL on error. + * + * \sa SDL_NumHaptics + */ +extern DECLSPEC const char *SDLCALL SDL_HapticName(int device_index); + +/** + * \brief Opens a Haptic device for usage. + * + * The index passed as an argument refers to the N'th Haptic device on this + * system. + * + * When opening a haptic device, its gain will be set to maximum and + * autocenter will be disabled. To modify these values use + * SDL_HapticSetGain() and SDL_HapticSetAutocenter(). + * + * \param device_index Index of the device to open. + * \return Device identifier or NULL on error. + * + * \sa SDL_HapticIndex + * \sa SDL_HapticOpenFromMouse + * \sa SDL_HapticOpenFromJoystick + * \sa SDL_HapticClose + * \sa SDL_HapticSetGain + * \sa SDL_HapticSetAutocenter + * \sa SDL_HapticPause + * \sa SDL_HapticStopAll + */ +extern DECLSPEC SDL_Haptic *SDLCALL SDL_HapticOpen(int device_index); + +/** + * \brief Checks if the haptic device at index has been opened. + * + * \param device_index Index to check to see if it has been opened. + * \return 1 if it has been opened or 0 if it hasn't. + * + * \sa SDL_HapticOpen + * \sa SDL_HapticIndex + */ +extern DECLSPEC int SDLCALL SDL_HapticOpened(int device_index); + +/** + * \brief Gets the index of a haptic device. + * + * \param haptic Haptic device to get the index of. + * \return The index of the haptic device or -1 on error. + * + * \sa SDL_HapticOpen + * \sa SDL_HapticOpened + */ +extern DECLSPEC int SDLCALL SDL_HapticIndex(SDL_Haptic * haptic); + +/** + * \brief Gets whether or not the current mouse has haptic capabilities. + * + * \return SDL_TRUE if the mouse is haptic, SDL_FALSE if it isn't. + * + * \sa SDL_HapticOpenFromMouse + */ +extern DECLSPEC int SDLCALL SDL_MouseIsHaptic(void); + +/** + * \brief Tries to open a haptic device from the current mouse. + * + * \return The haptic device identifier or NULL on error. + * + * \sa SDL_MouseIsHaptic + * \sa SDL_HapticOpen + */ +extern DECLSPEC SDL_Haptic *SDLCALL SDL_HapticOpenFromMouse(void); + +/** + * \brief Checks to see if a joystick has haptic features. + * + * \param joystick Joystick to test for haptic capabilities. + * \return 1 if the joystick is haptic, 0 if it isn't + * or -1 if an error ocurred. + * + * \sa SDL_HapticOpenFromJoystick + */ +extern DECLSPEC int SDLCALL SDL_JoystickIsHaptic(SDL_Joystick * joystick); + +/** + * \brief Opens a Haptic device for usage from a Joystick device. + * + * You must still close the haptic device separately. It will not be closed + * with the joystick. + * + * When opening from a joystick you should first close the haptic device before + * closing the joystick device. If not, on some implementations the haptic + * device will also get unallocated and you'll be unable to use force feedback + * on that device. + * + * \param joystick Joystick to create a haptic device from. + * \return A valid haptic device identifier on success or NULL on error. + * + * \sa SDL_HapticOpen + * \sa SDL_HapticClose + */ +extern DECLSPEC SDL_Haptic *SDLCALL SDL_HapticOpenFromJoystick(SDL_Joystick * + joystick); + +/** + * \brief Closes a Haptic device previously opened with SDL_HapticOpen(). + * + * \param haptic Haptic device to close. + */ +extern DECLSPEC void SDLCALL SDL_HapticClose(SDL_Haptic * haptic); + +/** + * \brief Returns the number of effects a haptic device can store. + * + * On some platforms this isn't fully supported, and therefore is an + * approximation. Always check to see if your created effect was actually + * created and do not rely solely on SDL_HapticNumEffects(). + * + * \param haptic The haptic device to query effect max. + * \return The number of effects the haptic device can store or + * -1 on error. + * + * \sa SDL_HapticNumEffectsPlaying + * \sa SDL_HapticQuery + */ +extern DECLSPEC int SDLCALL SDL_HapticNumEffects(SDL_Haptic * haptic); + +/** + * \brief Returns the number of effects a haptic device can play at the same + * time. + * + * This is not supported on all platforms, but will always return a value. + * Added here for the sake of completeness. + * + * \param haptic The haptic device to query maximum playing effects. + * \return The number of effects the haptic device can play at the same time + * or -1 on error. + * + * \sa SDL_HapticNumEffects + * \sa SDL_HapticQuery + */ +extern DECLSPEC int SDLCALL SDL_HapticNumEffectsPlaying(SDL_Haptic * haptic); + +/** + * \brief Gets the haptic device's supported features in bitwise manner. + * + * Example: + * \code + * if (SDL_HapticQuery(haptic) & SDL_HAPTIC_CONSTANT) { + * printf("We have constant haptic effect!"); + * } + * \endcode + * + * \param haptic The haptic device to query. + * \return Haptic features in bitwise manner (OR'd). + * + * \sa SDL_HapticNumEffects + * \sa SDL_HapticEffectSupported + */ +extern DECLSPEC unsigned int SDLCALL SDL_HapticQuery(SDL_Haptic * haptic); + + +/** + * \brief Gets the number of haptic axes the device has. + * + * \sa SDL_HapticDirection + */ +extern DECLSPEC int SDLCALL SDL_HapticNumAxes(SDL_Haptic * haptic); + +/** + * \brief Checks to see if effect is supported by haptic. + * + * \param haptic Haptic device to check on. + * \param effect Effect to check to see if it is supported. + * \return SDL_TRUE if effect is supported, SDL_FALSE if it isn't or -1 on error. + * + * \sa SDL_HapticQuery + * \sa SDL_HapticNewEffect + */ +extern DECLSPEC int SDLCALL SDL_HapticEffectSupported(SDL_Haptic * haptic, + SDL_HapticEffect * + effect); + +/** + * \brief Creates a new haptic effect on the device. + * + * \param haptic Haptic device to create the effect on. + * \param effect Properties of the effect to create. + * \return The id of the effect on success or -1 on error. + * + * \sa SDL_HapticUpdateEffect + * \sa SDL_HapticRunEffect + * \sa SDL_HapticDestroyEffect + */ +extern DECLSPEC int SDLCALL SDL_HapticNewEffect(SDL_Haptic * haptic, + SDL_HapticEffect * effect); + +/** + * \brief Updates the properties of an effect. + * + * Can be used dynamically, although behaviour when dynamically changing + * direction may be strange. Specifically the effect may reupload itself + * and start playing from the start. You cannot change the type either when + * running SDL_HapticUpdateEffect(). + * + * \param haptic Haptic device that has the effect. + * \param effect Effect to update. + * \param data New effect properties to use. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticNewEffect + * \sa SDL_HapticRunEffect + * \sa SDL_HapticDestroyEffect + */ +extern DECLSPEC int SDLCALL SDL_HapticUpdateEffect(SDL_Haptic * haptic, + int effect, + SDL_HapticEffect * data); + +/** + * \brief Runs the haptic effect on its associated haptic device. + * + * If iterations are ::SDL_HAPTIC_INFINITY, it'll run the effect over and over + * repeating the envelope (attack and fade) every time. If you only want the + * effect to last forever, set ::SDL_HAPTIC_INFINITY in the effect's length + * parameter. + * + * \param haptic Haptic device to run the effect on. + * \param effect Identifier of the haptic effect to run. + * \param iterations Number of iterations to run the effect. Use + * ::SDL_HAPTIC_INFINITY for infinity. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticStopEffect + * \sa SDL_HapticDestroyEffect + * \sa SDL_HapticGetEffectStatus + */ +extern DECLSPEC int SDLCALL SDL_HapticRunEffect(SDL_Haptic * haptic, + int effect, + Uint32 iterations); + +/** + * \brief Stops the haptic effect on its associated haptic device. + * + * \param haptic Haptic device to stop the effect on. + * \param effect Identifier of the effect to stop. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticRunEffect + * \sa SDL_HapticDestroyEffect + */ +extern DECLSPEC int SDLCALL SDL_HapticStopEffect(SDL_Haptic * haptic, + int effect); + +/** + * \brief Destroys a haptic effect on the device. + * + * This will stop the effect if it's running. Effects are automatically + * destroyed when the device is closed. + * + * \param haptic Device to destroy the effect on. + * \param effect Identifier of the effect to destroy. + * + * \sa SDL_HapticNewEffect + */ +extern DECLSPEC void SDLCALL SDL_HapticDestroyEffect(SDL_Haptic * haptic, + int effect); + +/** + * \brief Gets the status of the current effect on the haptic device. + * + * Device must support the ::SDL_HAPTIC_STATUS feature. + * + * \param haptic Haptic device to query the effect status on. + * \param effect Identifier of the effect to query its status. + * \return 0 if it isn't playing, 1 if it is playing or -1 on error. + * + * \sa SDL_HapticRunEffect + * \sa SDL_HapticStopEffect + */ +extern DECLSPEC int SDLCALL SDL_HapticGetEffectStatus(SDL_Haptic * haptic, + int effect); + +/** + * \brief Sets the global gain of the device. + * + * Device must support the ::SDL_HAPTIC_GAIN feature. + * + * The user may specify the maximum gain by setting the environment variable + * SDL_HAPTIC_GAIN_MAX which should be between 0 and 100. All calls to + * SDL_HapticSetGain() will scale linearly using SDL_HAPTIC_GAIN_MAX as the + * maximum. + * + * \param haptic Haptic device to set the gain on. + * \param gain Value to set the gain to, should be between 0 and 100. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticQuery + */ +extern DECLSPEC int SDLCALL SDL_HapticSetGain(SDL_Haptic * haptic, int gain); + +/** + * \brief Sets the global autocenter of the device. + * + * Autocenter should be between 0 and 100. Setting it to 0 will disable + * autocentering. + * + * Device must support the ::SDL_HAPTIC_AUTOCENTER feature. + * + * \param haptic Haptic device to set autocentering on. + * \param autocenter Value to set autocenter to, 0 disables autocentering. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticQuery + */ +extern DECLSPEC int SDLCALL SDL_HapticSetAutocenter(SDL_Haptic * haptic, + int autocenter); + +/** + * \brief Pauses a haptic device. + * + * Device must support the ::SDL_HAPTIC_PAUSE feature. Call + * SDL_HapticUnpause() to resume playback. + * + * Do not modify the effects nor add new ones while the device is paused. + * That can cause all sorts of weird errors. + * + * \param haptic Haptic device to pause. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticUnpause + */ +extern DECLSPEC int SDLCALL SDL_HapticPause(SDL_Haptic * haptic); + +/** + * \brief Unpauses a haptic device. + * + * Call to unpause after SDL_HapticPause(). + * + * \param haptic Haptic device to unpause. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticPause + */ +extern DECLSPEC int SDLCALL SDL_HapticUnpause(SDL_Haptic * haptic); + +/** + * \brief Stops all the currently playing effects on a haptic device. + * + * \param haptic Haptic device to stop. + * \return 0 on success or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_HapticStopAll(SDL_Haptic * haptic); + +/** + * \brief Checks to see if rumble is supported on a haptic device. + * + * \param haptic Haptic device to check to see if it supports rumble. + * \return SDL_TRUE if effect is supported, SDL_FALSE if it isn't or -1 on error. + * + * \sa SDL_HapticRumbleInit + * \sa SDL_HapticRumblePlay + * \sa SDL_HapticRumbleStop + */ +extern DECLSPEC int SDLCALL SDL_HapticRumbleSupported(SDL_Haptic * haptic); + +/** + * \brief Initializes the haptic device for simple rumble playback. + * + * \param haptic Haptic device to initialize for simple rumble playback. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticOpen + * \sa SDL_HapticRumbleSupported + * \sa SDL_HapticRumblePlay + * \sa SDL_HapticRumbleStop + */ +extern DECLSPEC int SDLCALL SDL_HapticRumbleInit(SDL_Haptic * haptic); + +/** + * \brief Runs simple rumble on a haptic device + * + * \param haptic Haptic device to play rumble effect on. + * \param strength Strength of the rumble to play as a 0-1 float value. + * \param length Length of the rumble to play in milliseconds. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticRumbleSupported + * \sa SDL_HapticRumbleInit + * \sa SDL_HapticRumbleStop + */ +extern DECLSPEC int SDLCALL SDL_HapticRumblePlay(SDL_Haptic * haptic, float strength, Uint32 length ); + +/** + * \brief Stops the simple rumble on a haptic device. + * + * \param haptic Haptic to stop the rumble on. + * \return 0 on success or -1 on error. + * + * \sa SDL_HapticRumbleSupported + * \sa SDL_HapticRumbleInit + * \sa SDL_HapticRumblePlay + */ +extern DECLSPEC int SDLCALL SDL_HapticRumbleStop(SDL_Haptic * haptic); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_haptic_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_hints.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_hints.h new file mode 100644 index 0000000..3bd5435 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_hints.h @@ -0,0 +1,711 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_hints.h + * + * Official documentation for SDL configuration variables + * + * This file contains functions to set and get configuration hints, + * as well as listing each of them alphabetically. + * + * The convention for naming hints is SDL_HINT_X, where "SDL_X" is + * the environment variable that can be used to override the default. + * + * In general these hints are just that - they may or may not be + * supported or applicable on any given platform, but they provide + * a way for an application or user to give the library a hint as + * to how they would like the library to work. + */ + +#ifndef _SDL_hints_h +#define _SDL_hints_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief A variable controlling how 3D acceleration is used to accelerate the SDL screen surface. + * + * SDL can try to accelerate the SDL screen surface by using streaming + * textures with a 3D rendering engine. This variable controls whether and + * how this is done. + * + * This variable can be set to the following values: + * "0" - Disable 3D acceleration + * "1" - Enable 3D acceleration, using the default renderer. + * "X" - Enable 3D acceleration, using X where X is one of the valid rendering drivers. (e.g. "direct3d", "opengl", etc.) + * + * By default SDL tries to make a best guess for each platform whether + * to use acceleration or not. + */ +#define SDL_HINT_FRAMEBUFFER_ACCELERATION "SDL_FRAMEBUFFER_ACCELERATION" + +/** + * \brief A variable specifying which render driver to use. + * + * If the application doesn't pick a specific renderer to use, this variable + * specifies the name of the preferred renderer. If the preferred renderer + * can't be initialized, the normal default renderer is used. + * + * This variable is case insensitive and can be set to the following values: + * "direct3d" + * "opengl" + * "opengles2" + * "opengles" + * "software" + * + * The default varies by platform, but it's the first one in the list that + * is available on the current platform. + */ +#define SDL_HINT_RENDER_DRIVER "SDL_RENDER_DRIVER" + +/** + * \brief A variable controlling whether the OpenGL render driver uses shaders if they are available. + * + * This variable can be set to the following values: + * "0" - Disable shaders + * "1" - Enable shaders + * + * By default shaders are used if OpenGL supports them. + */ +#define SDL_HINT_RENDER_OPENGL_SHADERS "SDL_RENDER_OPENGL_SHADERS" + +/** + * \brief A variable controlling whether the Direct3D device is initialized for thread-safe operations. + * + * This variable can be set to the following values: + * "0" - Thread-safety is not enabled (faster) + * "1" - Thread-safety is enabled + * + * By default the Direct3D device is created with thread-safety disabled. + */ +#define SDL_HINT_RENDER_DIRECT3D_THREADSAFE "SDL_RENDER_DIRECT3D_THREADSAFE" + +/** + * \brief A variable controlling whether to enable Direct3D 11+'s Debug Layer. + * + * This variable does not have any effect on the Direct3D 9 based renderer. + * + * This variable can be set to the following values: + * "0" - Disable Debug Layer use + * "1" - Enable Debug Layer use + * + * By default, SDL does not use Direct3D Debug Layer. + */ +#define SDL_HINT_RENDER_DIRECT3D11_DEBUG "SDL_RENDER_DIRECT3D11_DEBUG" + +/** + * \brief A variable controlling the scaling quality + * + * This variable can be set to the following values: + * "0" or "nearest" - Nearest pixel sampling + * "1" or "linear" - Linear filtering (supported by OpenGL and Direct3D) + * "2" or "best" - Currently this is the same as "linear" + * + * By default nearest pixel sampling is used + */ +#define SDL_HINT_RENDER_SCALE_QUALITY "SDL_RENDER_SCALE_QUALITY" + +/** + * \brief A variable controlling whether updates to the SDL screen surface should be synchronized with the vertical refresh, to avoid tearing. + * + * This variable can be set to the following values: + * "0" - Disable vsync + * "1" - Enable vsync + * + * By default SDL does not sync screen surface updates with vertical refresh. + */ +#define SDL_HINT_RENDER_VSYNC "SDL_RENDER_VSYNC" + +/** + * \brief A variable controlling whether the screensaver is enabled. + * + * This variable can be set to the following values: + * "0" - Disable screensaver + * "1" - Enable screensaver + * + * By default SDL will disable the screensaver. + */ +#define SDL_HINT_VIDEO_ALLOW_SCREENSAVER "SDL_VIDEO_ALLOW_SCREENSAVER" + +/** + * \brief A variable controlling whether the X11 VidMode extension should be used. + * + * This variable can be set to the following values: + * "0" - Disable XVidMode + * "1" - Enable XVidMode + * + * By default SDL will use XVidMode if it is available. + */ +#define SDL_HINT_VIDEO_X11_XVIDMODE "SDL_VIDEO_X11_XVIDMODE" + +/** + * \brief A variable controlling whether the X11 Xinerama extension should be used. + * + * This variable can be set to the following values: + * "0" - Disable Xinerama + * "1" - Enable Xinerama + * + * By default SDL will use Xinerama if it is available. + */ +#define SDL_HINT_VIDEO_X11_XINERAMA "SDL_VIDEO_X11_XINERAMA" + +/** + * \brief A variable controlling whether the X11 XRandR extension should be used. + * + * This variable can be set to the following values: + * "0" - Disable XRandR + * "1" - Enable XRandR + * + * By default SDL will not use XRandR because of window manager issues. + */ +#define SDL_HINT_VIDEO_X11_XRANDR "SDL_VIDEO_X11_XRANDR" + +/** + * \brief A variable controlling whether the X11 _NET_WM_PING protocol should be supported. + * + * This variable can be set to the following values: + * "0" - Disable _NET_WM_PING + * "1" - Enable _NET_WM_PING + * + * By default SDL will use _NET_WM_PING, but for applications that know they + * will not always be able to respond to ping requests in a timely manner they can + * turn it off to avoid the window manager thinking the app is hung. + * The hint is checked in CreateWindow. + */ +#define SDL_HINT_VIDEO_X11_NET_WM_PING "SDL_VIDEO_X11_NET_WM_PING" + +/** + * \brief A variable controlling whether the window frame and title bar are interactive when the cursor is hidden + * + * This variable can be set to the following values: + * "0" - The window frame is not interactive when the cursor is hidden (no move, resize, etc) + * "1" - The window frame is interactive when the cursor is hidden + * + * By default SDL will allow interaction with the window frame when the cursor is hidden + */ +#define SDL_HINT_WINDOW_FRAME_USABLE_WHILE_CURSOR_HIDDEN "SDL_WINDOW_FRAME_USABLE_WHILE_CURSOR_HIDDEN" + +/** + * \brief A variable controlling whether the windows message loop is processed by SDL + * + * This variable can be set to the following values: + * "0" - The window message loop is not run + * "1" - The window message loop is processed in SDL_PumpEvents() + * + * By default SDL will process the windows message loop + */ +#define SDL_HINT_WINDOWS_ENABLE_MESSAGELOOP "SDL_WINDOWS_ENABLE_MESSAGELOOP" + +/** + * \brief A variable controlling whether grabbing input grabs the keyboard + * + * This variable can be set to the following values: + * "0" - Grab will affect only the mouse + * "1" - Grab will affect mouse and keyboard + * + * By default SDL will not grab the keyboard so system shortcuts still work. + */ +#define SDL_HINT_GRAB_KEYBOARD "SDL_GRAB_KEYBOARD" + +/** +* \brief A variable controlling whether relative mouse mode is implemented using mouse warping +* +* This variable can be set to the following values: +* "0" - Relative mouse mode uses raw input +* "1" - Relative mouse mode uses mouse warping +* +* By default SDL will use raw input for relative mouse mode +*/ +#define SDL_HINT_MOUSE_RELATIVE_MODE_WARP "SDL_MOUSE_RELATIVE_MODE_WARP" + +/** + * \brief Minimize your SDL_Window if it loses key focus when in fullscreen mode. Defaults to true. + * + */ +#define SDL_HINT_VIDEO_MINIMIZE_ON_FOCUS_LOSS "SDL_VIDEO_MINIMIZE_ON_FOCUS_LOSS" + +/** + * \brief A variable controlling whether the idle timer is disabled on iOS. + * + * When an iOS app does not receive touches for some time, the screen is + * dimmed automatically. For games where the accelerometer is the only input + * this is problematic. This functionality can be disabled by setting this + * hint. + * + * As of SDL 2.0.4, SDL_EnableScreenSaver and SDL_DisableScreenSaver accomplish + * the same thing on iOS. They should be preferred over this hint. + * + * This variable can be set to the following values: + * "0" - Enable idle timer + * "1" - Disable idle timer + */ +#define SDL_HINT_IDLE_TIMER_DISABLED "SDL_IOS_IDLE_TIMER_DISABLED" + +/** + * \brief A variable controlling which orientations are allowed on iOS. + * + * In some circumstances it is necessary to be able to explicitly control + * which UI orientations are allowed. + * + * This variable is a space delimited list of the following values: + * "LandscapeLeft", "LandscapeRight", "Portrait" "PortraitUpsideDown" + */ +#define SDL_HINT_ORIENTATIONS "SDL_IOS_ORIENTATIONS" + +/** + * \brief A variable controlling whether the Android / iOS built-in + * accelerometer should be listed as a joystick device, rather than listing + * actual joysticks only. + * + * This variable can be set to the following values: + * "0" - List only real joysticks and accept input from them + * "1" - List real joysticks along with the accelerometer as if it were a 3 axis joystick (the default). + */ +#define SDL_HINT_ACCELEROMETER_AS_JOYSTICK "SDL_ACCELEROMETER_AS_JOYSTICK" + + +/** + * \brief A variable that lets you disable the detection and use of Xinput gamepad devices + * + * The variable can be set to the following values: + * "0" - Disable XInput detection (only uses direct input) + * "1" - Enable XInput detection (the default) + */ +#define SDL_HINT_XINPUT_ENABLED "SDL_XINPUT_ENABLED" + + +/** + * \brief A variable that causes SDL to use the old axis and button mapping for XInput devices. + * + * This hint is for backwards compatibility only and will be removed in SDL 2.1 + * + * The default value is "0". This hint must be set before SDL_Init() + */ +#define SDL_HINT_XINPUT_USE_OLD_JOYSTICK_MAPPING "SDL_XINPUT_USE_OLD_JOYSTICK_MAPPING" + + +/** + * \brief A variable that lets you manually hint extra gamecontroller db entries + * + * The variable should be newline delimited rows of gamecontroller config data, see SDL_gamecontroller.h + * + * This hint must be set before calling SDL_Init(SDL_INIT_GAMECONTROLLER) + * You can update mappings after the system is initialized with SDL_GameControllerMappingForGUID() and SDL_GameControllerAddMapping() + */ +#define SDL_HINT_GAMECONTROLLERCONFIG "SDL_GAMECONTROLLERCONFIG" + + +/** + * \brief A variable that lets you enable joystick (and gamecontroller) events even when your app is in the background. + * + * The variable can be set to the following values: + * "0" - Disable joystick & gamecontroller input events when the + * application is in the background. + * "1" - Enable joystick & gamecontroller input events when the + * application is in the background. + * + * The default value is "0". This hint may be set at any time. + */ +#define SDL_HINT_JOYSTICK_ALLOW_BACKGROUND_EVENTS "SDL_JOYSTICK_ALLOW_BACKGROUND_EVENTS" + + +/** + * \brief If set to "0" then never set the top most bit on a SDL Window, even if the video mode expects it. + * This is a debugging aid for developers and not expected to be used by end users. The default is "1" + * + * This variable can be set to the following values: + * "0" - don't allow topmost + * "1" - allow topmost + */ +#define SDL_HINT_ALLOW_TOPMOST "SDL_ALLOW_TOPMOST" + + +/** + * \brief A variable that controls the timer resolution, in milliseconds. + * + * The higher resolution the timer, the more frequently the CPU services + * timer interrupts, and the more precise delays are, but this takes up + * power and CPU time. This hint is only used on Windows 7 and earlier. + * + * See this blog post for more information: + * http://randomascii.wordpress.com/2013/07/08/windows-timer-resolution-megawatts-wasted/ + * + * If this variable is set to "0", the system timer resolution is not set. + * + * The default value is "1". This hint may be set at any time. + */ +#define SDL_HINT_TIMER_RESOLUTION "SDL_TIMER_RESOLUTION" + + + +/** +* \brief A string specifying SDL's threads stack size in bytes or "0" for the backend's default size +* +* Use this hint in case you need to set SDL's threads stack size to other than the default. +* This is specially useful if you build SDL against a non glibc libc library (such as musl) which +* provides a relatively small default thread stack size (a few kilobytes versus the default 8MB glibc uses). +* Support for this hint is currently available only in the pthread backend. +*/ +#define SDL_HINT_THREAD_STACK_SIZE "SDL_THREAD_STACK_SIZE" + +/** + * \brief If set to 1, then do not allow high-DPI windows. ("Retina" on Mac and iOS) + */ +#define SDL_HINT_VIDEO_HIGHDPI_DISABLED "SDL_VIDEO_HIGHDPI_DISABLED" + +/** + * \brief A variable that determines whether ctrl+click should generate a right-click event on Mac + * + * If present, holding ctrl while left clicking will generate a right click + * event when on Mac. + */ +#define SDL_HINT_MAC_CTRL_CLICK_EMULATE_RIGHT_CLICK "SDL_MAC_CTRL_CLICK_EMULATE_RIGHT_CLICK" + +/** +* \brief A variable specifying which shader compiler to preload when using the Chrome ANGLE binaries +* +* SDL has EGL and OpenGL ES2 support on Windows via the ANGLE project. It +* can use two different sets of binaries, those compiled by the user from source +* or those provided by the Chrome browser. In the later case, these binaries require +* that SDL loads a DLL providing the shader compiler. +* +* This variable can be set to the following values: +* "d3dcompiler_46.dll" - default, best for Vista or later. +* "d3dcompiler_43.dll" - for XP support. +* "none" - do not load any library, useful if you compiled ANGLE from source and included the compiler in your binaries. +* +*/ +#define SDL_HINT_VIDEO_WIN_D3DCOMPILER "SDL_VIDEO_WIN_D3DCOMPILER" + +/** +* \brief A variable that is the address of another SDL_Window* (as a hex string formatted with "%p"). +* +* If this hint is set before SDL_CreateWindowFrom() and the SDL_Window* it is set to has +* SDL_WINDOW_OPENGL set (and running on WGL only, currently), then two things will occur on the newly +* created SDL_Window: +* +* 1. Its pixel format will be set to the same pixel format as this SDL_Window. This is +* needed for example when sharing an OpenGL context across multiple windows. +* +* 2. The flag SDL_WINDOW_OPENGL will be set on the new window so it can be used for +* OpenGL rendering. +* +* This variable can be set to the following values: +* The address (as a string "%p") of the SDL_Window* that new windows created with SDL_CreateWindowFrom() should +* share a pixel format with. +*/ +#define SDL_HINT_VIDEO_WINDOW_SHARE_PIXEL_FORMAT "SDL_VIDEO_WINDOW_SHARE_PIXEL_FORMAT" + +/** + * \brief A URL to a WinRT app's privacy policy + * + * All network-enabled WinRT apps must make a privacy policy available to its + * users. On Windows 8, 8.1, and RT, Microsoft mandates that this policy be + * be available in the Windows Settings charm, as accessed from within the app. + * SDL provides code to add a URL-based link there, which can point to the app's + * privacy policy. + * + * To setup a URL to an app's privacy policy, set SDL_HINT_WINRT_PRIVACY_POLICY_URL + * before calling any SDL_Init functions. The contents of the hint should + * be a valid URL. For example, "http://www.example.com". + * + * The default value is "", which will prevent SDL from adding a privacy policy + * link to the Settings charm. This hint should only be set during app init. + * + * The label text of an app's "Privacy Policy" link may be customized via another + * hint, SDL_HINT_WINRT_PRIVACY_POLICY_LABEL. + * + * Please note that on Windows Phone, Microsoft does not provide standard UI + * for displaying a privacy policy link, and as such, SDL_HINT_WINRT_PRIVACY_POLICY_URL + * will not get used on that platform. Network-enabled phone apps should display + * their privacy policy through some other, in-app means. + */ +#define SDL_HINT_WINRT_PRIVACY_POLICY_URL "SDL_WINRT_PRIVACY_POLICY_URL" + +/** \brief Label text for a WinRT app's privacy policy link + * + * Network-enabled WinRT apps must include a privacy policy. On Windows 8, 8.1, and RT, + * Microsoft mandates that this policy be available via the Windows Settings charm. + * SDL provides code to add a link there, with its label text being set via the + * optional hint, SDL_HINT_WINRT_PRIVACY_POLICY_LABEL. + * + * Please note that a privacy policy's contents are not set via this hint. A separate + * hint, SDL_HINT_WINRT_PRIVACY_POLICY_URL, is used to link to the actual text of the + * policy. + * + * The contents of this hint should be encoded as a UTF8 string. + * + * The default value is "Privacy Policy". This hint should only be set during app + * initialization, preferably before any calls to SDL_Init. + * + * For additional information on linking to a privacy policy, see the documentation for + * SDL_HINT_WINRT_PRIVACY_POLICY_URL. + */ +#define SDL_HINT_WINRT_PRIVACY_POLICY_LABEL "SDL_WINRT_PRIVACY_POLICY_LABEL" + +/** \brief Allows back-button-press events on Windows Phone to be marked as handled + * + * Windows Phone devices typically feature a Back button. When pressed, + * the OS will emit back-button-press events, which apps are expected to + * handle in an appropriate manner. If apps do not explicitly mark these + * events as 'Handled', then the OS will invoke its default behavior for + * unhandled back-button-press events, which on Windows Phone 8 and 8.1 is to + * terminate the app (and attempt to switch to the previous app, or to the + * device's home screen). + * + * Setting the SDL_HINT_WINRT_HANDLE_BACK_BUTTON hint to "1" will cause SDL + * to mark back-button-press events as Handled, if and when one is sent to + * the app. + * + * Internally, Windows Phone sends back button events as parameters to + * special back-button-press callback functions. Apps that need to respond + * to back-button-press events are expected to register one or more + * callback functions for such, shortly after being launched (during the + * app's initialization phase). After the back button is pressed, the OS + * will invoke these callbacks. If the app's callback(s) do not explicitly + * mark the event as handled by the time they return, or if the app never + * registers one of these callback, the OS will consider the event + * un-handled, and it will apply its default back button behavior (terminate + * the app). + * + * SDL registers its own back-button-press callback with the Windows Phone + * OS. This callback will emit a pair of SDL key-press events (SDL_KEYDOWN + * and SDL_KEYUP), each with a scancode of SDL_SCANCODE_AC_BACK, after which + * it will check the contents of the hint, SDL_HINT_WINRT_HANDLE_BACK_BUTTON. + * If the hint's value is set to "1", the back button event's Handled + * property will get set to 'true'. If the hint's value is set to something + * else, or if it is unset, SDL will leave the event's Handled property + * alone. (By default, the OS sets this property to 'false', to note.) + * + * SDL apps can either set SDL_HINT_WINRT_HANDLE_BACK_BUTTON well before a + * back button is pressed, or can set it in direct-response to a back button + * being pressed. + * + * In order to get notified when a back button is pressed, SDL apps should + * register a callback function with SDL_AddEventWatch(), and have it listen + * for SDL_KEYDOWN events that have a scancode of SDL_SCANCODE_AC_BACK. + * (Alternatively, SDL_KEYUP events can be listened-for. Listening for + * either event type is suitable.) Any value of SDL_HINT_WINRT_HANDLE_BACK_BUTTON + * set by such a callback, will be applied to the OS' current + * back-button-press event. + * + * More details on back button behavior in Windows Phone apps can be found + * at the following page, on Microsoft's developer site: + * http://msdn.microsoft.com/en-us/library/windowsphone/develop/jj247550(v=vs.105).aspx + */ +#define SDL_HINT_WINRT_HANDLE_BACK_BUTTON "SDL_WINRT_HANDLE_BACK_BUTTON" + +/** + * \brief A variable that dictates policy for fullscreen Spaces on Mac OS X. + * + * This hint only applies to Mac OS X. + * + * The variable can be set to the following values: + * "0" - Disable Spaces support (FULLSCREEN_DESKTOP won't use them and + * SDL_WINDOW_RESIZABLE windows won't offer the "fullscreen" + * button on their titlebars). + * "1" - Enable Spaces support (FULLSCREEN_DESKTOP will use them and + * SDL_WINDOW_RESIZABLE windows will offer the "fullscreen" + * button on their titlebars). + * + * The default value is "1". Spaces are disabled regardless of this hint if + * the OS isn't at least Mac OS X Lion (10.7). This hint must be set before + * any windows are created. + */ +#define SDL_HINT_VIDEO_MAC_FULLSCREEN_SPACES "SDL_VIDEO_MAC_FULLSCREEN_SPACES" + +/** +* \brief When set don't force the SDL app to become a foreground process +* +* This hint only applies to Mac OS X. +* +*/ +#define SDL_HINT_MAC_BACKGROUND_APP "SDL_MAC_BACKGROUND_APP" + +/** + * \brief Android APK expansion main file version. Should be a string number like "1", "2" etc. + * + * Must be set together with SDL_HINT_ANDROID_APK_EXPANSION_PATCH_FILE_VERSION. + * + * If both hints were set then SDL_RWFromFile() will look into expansion files + * after a given relative path was not found in the internal storage and assets. + * + * By default this hint is not set and the APK expansion files are not searched. + */ +#define SDL_HINT_ANDROID_APK_EXPANSION_MAIN_FILE_VERSION "SDL_ANDROID_APK_EXPANSION_MAIN_FILE_VERSION" + +/** + * \brief Android APK expansion patch file version. Should be a string number like "1", "2" etc. + * + * Must be set together with SDL_HINT_ANDROID_APK_EXPANSION_MAIN_FILE_VERSION. + * + * If both hints were set then SDL_RWFromFile() will look into expansion files + * after a given relative path was not found in the internal storage and assets. + * + * By default this hint is not set and the APK expansion files are not searched. + */ +#define SDL_HINT_ANDROID_APK_EXPANSION_PATCH_FILE_VERSION "SDL_ANDROID_APK_EXPANSION_PATCH_FILE_VERSION" + +/** + * \brief A variable to control whether certain IMEs should handle text editing internally instead of sending SDL_TEXTEDITING events. + * + * The variable can be set to the following values: + * "0" - SDL_TEXTEDITING events are sent, and it is the application's + * responsibility to render the text from these events and + * differentiate it somehow from committed text. (default) + * "1" - If supported by the IME then SDL_TEXTEDITING events are not sent, + * and text that is being composed will be rendered in its own UI. + */ +#define SDL_HINT_IME_INTERNAL_EDITING "SDL_IME_INTERNAL_EDITING" + + /** + * \brief A variable to control whether mouse and touch events are to be treated together or separately + * + * The variable can be set to the following values: + * "0" - Mouse events will be handled as touch events, and touch will raise fake mouse + * events. This is the behaviour of SDL <= 2.0.3. (default) + * "1" - Mouse events will be handled separately from pure touch events. + * + * The value of this hint is used at runtime, so it can be changed at any time. + */ +#define SDL_HINT_ANDROID_SEPARATE_MOUSE_AND_TOUCH "SDL_ANDROID_SEPARATE_MOUSE_AND_TOUCH" + +/** + * \brief override the binding element for keyboard inputs for Emscripten builds + * + * This hint only applies to the emscripten platform + * + * The variable can be one of + * "#window" - The javascript window object (this is the default) + * "#document" - The javascript document object + * "#screen" - the javascript window.screen object + * "#canvas" - the WebGL canvas element + * any other string without a leading # sign applies to the element on the page with that ID. + */ +#define SDL_HINT_EMSCRIPTEN_KEYBOARD_ELEMENT "SDL_EMSCRIPTEN_KEYBOARD_ELEMENT" + +/** + * \brief Tell SDL not to catch the SIGINT or SIGTERM signals. + * + * This hint only applies to Unix-like platforms. + * + * The variable can be set to the following values: + * "0" - SDL will install a SIGINT and SIGTERM handler, and when it + * catches a signal, convert it into an SDL_QUIT event. + * "1" - SDL will not install a signal handler at all. + */ +#define SDL_HINT_NO_SIGNAL_HANDLERS "SDL_NO_SIGNAL_HANDLERS" + +/** + * \brief Tell SDL not to generate window-close events for Alt+F4 on Windows. + * + * The variable can be set to the following values: + * "0" - SDL will generate a window-close event when it sees Alt+F4. + * "1" - SDL will only do normal key handling for Alt+F4. + */ +#define SDL_HINT_WINDOWS_NO_CLOSE_ON_ALT_F4 "SDL_WINDOWS_NO_CLOSE_ON_ALT_F4" + +/** + * \brief An enumeration of hint priorities + */ +typedef enum +{ + SDL_HINT_DEFAULT, + SDL_HINT_NORMAL, + SDL_HINT_OVERRIDE +} SDL_HintPriority; + + +/** + * \brief Set a hint with a specific priority + * + * The priority controls the behavior when setting a hint that already + * has a value. Hints will replace existing hints of their priority and + * lower. Environment variables are considered to have override priority. + * + * \return SDL_TRUE if the hint was set, SDL_FALSE otherwise + */ +extern DECLSPEC SDL_bool SDLCALL SDL_SetHintWithPriority(const char *name, + const char *value, + SDL_HintPriority priority); + +/** + * \brief Set a hint with normal priority + * + * \return SDL_TRUE if the hint was set, SDL_FALSE otherwise + */ +extern DECLSPEC SDL_bool SDLCALL SDL_SetHint(const char *name, + const char *value); + +/** + * \brief Get a hint + * + * \return The string value of a hint variable. + */ +extern DECLSPEC const char * SDLCALL SDL_GetHint(const char *name); + +/** + * \brief Add a function to watch a particular hint + * + * \param name The hint to watch + * \param callback The function to call when the hint value changes + * \param userdata A pointer to pass to the callback function + */ +typedef void (*SDL_HintCallback)(void *userdata, const char *name, const char *oldValue, const char *newValue); +extern DECLSPEC void SDLCALL SDL_AddHintCallback(const char *name, + SDL_HintCallback callback, + void *userdata); + +/** + * \brief Remove a function watching a particular hint + * + * \param name The hint being watched + * \param callback The function being called when the hint value changes + * \param userdata A pointer being passed to the callback function + */ +extern DECLSPEC void SDLCALL SDL_DelHintCallback(const char *name, + SDL_HintCallback callback, + void *userdata); + +/** + * \brief Clear all hints + * + * This function is called during SDL_Quit() to free stored hints. + */ +extern DECLSPEC void SDLCALL SDL_ClearHints(void); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_hints_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_image.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_image.h new file mode 100644 index 0000000..f654483 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_image.h @@ -0,0 +1,145 @@ +/* + SDL_image: An example image loading library for use with SDL + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/* A simple library to load images of various formats as SDL surfaces */ + +#ifndef _SDL_IMAGE_H +#define _SDL_IMAGE_H + +#include "SDL.h" +#include "SDL_version.h" +#include "begin_code.h" + +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* Printable format: "%d.%d.%d", MAJOR, MINOR, PATCHLEVEL +*/ +#define SDL_IMAGE_MAJOR_VERSION 2 +#define SDL_IMAGE_MINOR_VERSION 0 +#define SDL_IMAGE_PATCHLEVEL 1 + +/* This macro can be used to fill a version structure with the compile-time + * version of the SDL_image library. + */ +#define SDL_IMAGE_VERSION(X) \ +{ \ + (X)->major = SDL_IMAGE_MAJOR_VERSION; \ + (X)->minor = SDL_IMAGE_MINOR_VERSION; \ + (X)->patch = SDL_IMAGE_PATCHLEVEL; \ +} + +/* This function gets the version of the dynamically linked SDL_image library. + it should NOT be used to fill a version structure, instead you should + use the SDL_IMAGE_VERSION() macro. + */ +extern DECLSPEC const SDL_version * SDLCALL IMG_Linked_Version(void); + +typedef enum +{ + IMG_INIT_JPG = 0x00000001, + IMG_INIT_PNG = 0x00000002, + IMG_INIT_TIF = 0x00000004, + IMG_INIT_WEBP = 0x00000008 +} IMG_InitFlags; + +/* Loads dynamic libraries and prepares them for use. Flags should be + one or more flags from IMG_InitFlags OR'd together. + It returns the flags successfully initialized, or 0 on failure. + */ +extern DECLSPEC int SDLCALL IMG_Init(int flags); + +/* Unloads libraries loaded with IMG_Init */ +extern DECLSPEC void SDLCALL IMG_Quit(void); + +/* Load an image from an SDL data source. + The 'type' may be one of: "BMP", "GIF", "PNG", etc. + + If the image format supports a transparent pixel, SDL will set the + colorkey for the surface. You can enable RLE acceleration on the + surface afterwards by calling: + SDL_SetColorKey(image, SDL_RLEACCEL, image->format->colorkey); + */ +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadTyped_RW(SDL_RWops *src, int freesrc, const char *type); +/* Convenience functions */ +extern DECLSPEC SDL_Surface * SDLCALL IMG_Load(const char *file); +extern DECLSPEC SDL_Surface * SDLCALL IMG_Load_RW(SDL_RWops *src, int freesrc); + +#if SDL_VERSION_ATLEAST(2,0,0) +/* Load an image directly into a render texture. + */ +extern DECLSPEC SDL_Texture * SDLCALL IMG_LoadTexture(SDL_Renderer *renderer, const char *file); +extern DECLSPEC SDL_Texture * SDLCALL IMG_LoadTexture_RW(SDL_Renderer *renderer, SDL_RWops *src, int freesrc); +extern DECLSPEC SDL_Texture * SDLCALL IMG_LoadTextureTyped_RW(SDL_Renderer *renderer, SDL_RWops *src, int freesrc, const char *type); +#endif /* SDL 2.0 */ + +/* Functions to detect a file type, given a seekable source */ +extern DECLSPEC int SDLCALL IMG_isICO(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isCUR(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isBMP(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isGIF(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isJPG(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isLBM(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isPCX(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isPNG(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isPNM(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isTIF(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isXCF(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isXPM(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isXV(SDL_RWops *src); +extern DECLSPEC int SDLCALL IMG_isWEBP(SDL_RWops *src); + +/* Individual loading functions */ +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadICO_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadCUR_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadBMP_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadGIF_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadJPG_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadLBM_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadPCX_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadPNG_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadPNM_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadTGA_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadTIF_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadXCF_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadXPM_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadXV_RW(SDL_RWops *src); +extern DECLSPEC SDL_Surface * SDLCALL IMG_LoadWEBP_RW(SDL_RWops *src); + +extern DECLSPEC SDL_Surface * SDLCALL IMG_ReadXPMFromArray(char **xpm); + +/* Individual saving functions */ +extern DECLSPEC int SDLCALL IMG_SavePNG(SDL_Surface *surface, const char *file); +extern DECLSPEC int SDLCALL IMG_SavePNG_RW(SDL_Surface *surface, SDL_RWops *dst, int freedst); + +/* We'll use SDL for reporting errors */ +#define IMG_SetError SDL_SetError +#define IMG_GetError SDL_GetError + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_IMAGE_H */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_joystick.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_joystick.h new file mode 100644 index 0000000..266f3b3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_joystick.h @@ -0,0 +1,273 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_joystick.h + * + * Include file for SDL joystick event handling + * + * The term "device_index" identifies currently plugged in joystick devices between 0 and SDL_NumJoysticks, with the exact joystick + * behind a device_index changing as joysticks are plugged and unplugged. + * + * The term "instance_id" is the current instantiation of a joystick device in the system, if the joystick is removed and then re-inserted + * then it will get a new instance_id, instance_id's are monotonically increasing identifiers of a joystick plugged in. + * + * The term JoystickGUID is a stable 128-bit identifier for a joystick device that does not change over time, it identifies class of + * the device (a X360 wired controller for example). This identifier is platform dependent. + * + * + */ + +#ifndef _SDL_joystick_h +#define _SDL_joystick_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \file SDL_joystick.h + * + * In order to use these functions, SDL_Init() must have been called + * with the ::SDL_INIT_JOYSTICK flag. This causes SDL to scan the system + * for joysticks, and load appropriate drivers. + * + * If you would like to receive joystick updates while the application + * is in the background, you should set the following hint before calling + * SDL_Init(): SDL_HINT_JOYSTICK_ALLOW_BACKGROUND_EVENTS + */ + +/* The joystick structure used to identify an SDL joystick */ +struct _SDL_Joystick; +typedef struct _SDL_Joystick SDL_Joystick; + +/* A structure that encodes the stable unique id for a joystick device */ +typedef struct { + Uint8 data[16]; +} SDL_JoystickGUID; + +typedef Sint32 SDL_JoystickID; + +typedef enum +{ + SDL_JOYSTICK_POWER_UNKNOWN = -1, + SDL_JOYSTICK_POWER_EMPTY, + SDL_JOYSTICK_POWER_LOW, + SDL_JOYSTICK_POWER_MEDIUM, + SDL_JOYSTICK_POWER_FULL, + SDL_JOYSTICK_POWER_WIRED, + SDL_JOYSTICK_POWER_MAX +} SDL_JoystickPowerLevel; + +/* Function prototypes */ +/** + * Count the number of joysticks attached to the system right now + */ +extern DECLSPEC int SDLCALL SDL_NumJoysticks(void); + +/** + * Get the implementation dependent name of a joystick. + * This can be called before any joysticks are opened. + * If no name can be found, this function returns NULL. + */ +extern DECLSPEC const char *SDLCALL SDL_JoystickNameForIndex(int device_index); + +/** + * Open a joystick for use. + * The index passed as an argument refers to the N'th joystick on the system. + * This index is not the value which will identify this joystick in future + * joystick events. The joystick's instance id (::SDL_JoystickID) will be used + * there instead. + * + * \return A joystick identifier, or NULL if an error occurred. + */ +extern DECLSPEC SDL_Joystick *SDLCALL SDL_JoystickOpen(int device_index); + +/** + * Return the SDL_Joystick associated with an instance id. + */ +extern DECLSPEC SDL_Joystick *SDLCALL SDL_JoystickFromInstanceID(SDL_JoystickID joyid); + +/** + * Return the name for this currently opened joystick. + * If no name can be found, this function returns NULL. + */ +extern DECLSPEC const char *SDLCALL SDL_JoystickName(SDL_Joystick * joystick); + +/** + * Return the GUID for the joystick at this index + */ +extern DECLSPEC SDL_JoystickGUID SDLCALL SDL_JoystickGetDeviceGUID(int device_index); + +/** + * Return the GUID for this opened joystick + */ +extern DECLSPEC SDL_JoystickGUID SDLCALL SDL_JoystickGetGUID(SDL_Joystick * joystick); + +/** + * Return a string representation for this guid. pszGUID must point to at least 33 bytes + * (32 for the string plus a NULL terminator). + */ +extern DECLSPEC void SDLCALL SDL_JoystickGetGUIDString(SDL_JoystickGUID guid, char *pszGUID, int cbGUID); + +/** + * convert a string into a joystick formatted guid + */ +extern DECLSPEC SDL_JoystickGUID SDLCALL SDL_JoystickGetGUIDFromString(const char *pchGUID); + +/** + * Returns SDL_TRUE if the joystick has been opened and currently connected, or SDL_FALSE if it has not. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_JoystickGetAttached(SDL_Joystick * joystick); + +/** + * Get the instance ID of an opened joystick or -1 if the joystick is invalid. + */ +extern DECLSPEC SDL_JoystickID SDLCALL SDL_JoystickInstanceID(SDL_Joystick * joystick); + +/** + * Get the number of general axis controls on a joystick. + */ +extern DECLSPEC int SDLCALL SDL_JoystickNumAxes(SDL_Joystick * joystick); + +/** + * Get the number of trackballs on a joystick. + * + * Joystick trackballs have only relative motion events associated + * with them and their state cannot be polled. + */ +extern DECLSPEC int SDLCALL SDL_JoystickNumBalls(SDL_Joystick * joystick); + +/** + * Get the number of POV hats on a joystick. + */ +extern DECLSPEC int SDLCALL SDL_JoystickNumHats(SDL_Joystick * joystick); + +/** + * Get the number of buttons on a joystick. + */ +extern DECLSPEC int SDLCALL SDL_JoystickNumButtons(SDL_Joystick * joystick); + +/** + * Update the current state of the open joysticks. + * + * This is called automatically by the event loop if any joystick + * events are enabled. + */ +extern DECLSPEC void SDLCALL SDL_JoystickUpdate(void); + +/** + * Enable/disable joystick event polling. + * + * If joystick events are disabled, you must call SDL_JoystickUpdate() + * yourself and check the state of the joystick when you want joystick + * information. + * + * The state can be one of ::SDL_QUERY, ::SDL_ENABLE or ::SDL_IGNORE. + */ +extern DECLSPEC int SDLCALL SDL_JoystickEventState(int state); + +/** + * Get the current state of an axis control on a joystick. + * + * The state is a value ranging from -32768 to 32767. + * + * The axis indices start at index 0. + */ +extern DECLSPEC Sint16 SDLCALL SDL_JoystickGetAxis(SDL_Joystick * joystick, + int axis); + +/** + * \name Hat positions + */ +/* @{ */ +#define SDL_HAT_CENTERED 0x00 +#define SDL_HAT_UP 0x01 +#define SDL_HAT_RIGHT 0x02 +#define SDL_HAT_DOWN 0x04 +#define SDL_HAT_LEFT 0x08 +#define SDL_HAT_RIGHTUP (SDL_HAT_RIGHT|SDL_HAT_UP) +#define SDL_HAT_RIGHTDOWN (SDL_HAT_RIGHT|SDL_HAT_DOWN) +#define SDL_HAT_LEFTUP (SDL_HAT_LEFT|SDL_HAT_UP) +#define SDL_HAT_LEFTDOWN (SDL_HAT_LEFT|SDL_HAT_DOWN) +/* @} */ + +/** + * Get the current state of a POV hat on a joystick. + * + * The hat indices start at index 0. + * + * \return The return value is one of the following positions: + * - ::SDL_HAT_CENTERED + * - ::SDL_HAT_UP + * - ::SDL_HAT_RIGHT + * - ::SDL_HAT_DOWN + * - ::SDL_HAT_LEFT + * - ::SDL_HAT_RIGHTUP + * - ::SDL_HAT_RIGHTDOWN + * - ::SDL_HAT_LEFTUP + * - ::SDL_HAT_LEFTDOWN + */ +extern DECLSPEC Uint8 SDLCALL SDL_JoystickGetHat(SDL_Joystick * joystick, + int hat); + +/** + * Get the ball axis change since the last poll. + * + * \return 0, or -1 if you passed it invalid parameters. + * + * The ball indices start at index 0. + */ +extern DECLSPEC int SDLCALL SDL_JoystickGetBall(SDL_Joystick * joystick, + int ball, int *dx, int *dy); + +/** + * Get the current state of a button on a joystick. + * + * The button indices start at index 0. + */ +extern DECLSPEC Uint8 SDLCALL SDL_JoystickGetButton(SDL_Joystick * joystick, + int button); + +/** + * Close a joystick previously opened with SDL_JoystickOpen(). + */ +extern DECLSPEC void SDLCALL SDL_JoystickClose(SDL_Joystick * joystick); + +/** + * Return the battery level of this joystick + */ +extern DECLSPEC SDL_JoystickPowerLevel SDLCALL SDL_JoystickCurrentPowerLevel(SDL_Joystick * joystick); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_joystick_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_keyboard.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_keyboard.h new file mode 100644 index 0000000..bbba0f0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_keyboard.h @@ -0,0 +1,217 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_keyboard.h + * + * Include file for SDL keyboard event handling + */ + +#ifndef _SDL_keyboard_h +#define _SDL_keyboard_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_keycode.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief The SDL keysym structure, used in key events. + * + * \note If you are looking for translated character input, see the ::SDL_TEXTINPUT event. + */ +typedef struct SDL_Keysym +{ + SDL_Scancode scancode; /**< SDL physical key code - see ::SDL_Scancode for details */ + SDL_Keycode sym; /**< SDL virtual key code - see ::SDL_Keycode for details */ + Uint16 mod; /**< current key modifiers */ + Uint32 unused; +} SDL_Keysym; + +/* Function prototypes */ + +/** + * \brief Get the window which currently has keyboard focus. + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_GetKeyboardFocus(void); + +/** + * \brief Get a snapshot of the current state of the keyboard. + * + * \param numkeys if non-NULL, receives the length of the returned array. + * + * \return An array of key states. Indexes into this array are obtained by using ::SDL_Scancode values. + * + * \b Example: + * \code + * const Uint8 *state = SDL_GetKeyboardState(NULL); + * if ( state[SDL_SCANCODE_RETURN] ) { + * printf(" is pressed.\n"); + * } + * \endcode + */ +extern DECLSPEC const Uint8 *SDLCALL SDL_GetKeyboardState(int *numkeys); + +/** + * \brief Get the current key modifier state for the keyboard. + */ +extern DECLSPEC SDL_Keymod SDLCALL SDL_GetModState(void); + +/** + * \brief Set the current key modifier state for the keyboard. + * + * \note This does not change the keyboard state, only the key modifier flags. + */ +extern DECLSPEC void SDLCALL SDL_SetModState(SDL_Keymod modstate); + +/** + * \brief Get the key code corresponding to the given scancode according + * to the current keyboard layout. + * + * See ::SDL_Keycode for details. + * + * \sa SDL_GetKeyName() + */ +extern DECLSPEC SDL_Keycode SDLCALL SDL_GetKeyFromScancode(SDL_Scancode scancode); + +/** + * \brief Get the scancode corresponding to the given key code according to the + * current keyboard layout. + * + * See ::SDL_Scancode for details. + * + * \sa SDL_GetScancodeName() + */ +extern DECLSPEC SDL_Scancode SDLCALL SDL_GetScancodeFromKey(SDL_Keycode key); + +/** + * \brief Get a human-readable name for a scancode. + * + * \return A pointer to the name for the scancode. + * If the scancode doesn't have a name, this function returns + * an empty string (""). + * + * \sa SDL_Scancode + */ +extern DECLSPEC const char *SDLCALL SDL_GetScancodeName(SDL_Scancode scancode); + +/** + * \brief Get a scancode from a human-readable name + * + * \return scancode, or SDL_SCANCODE_UNKNOWN if the name wasn't recognized + * + * \sa SDL_Scancode + */ +extern DECLSPEC SDL_Scancode SDLCALL SDL_GetScancodeFromName(const char *name); + +/** + * \brief Get a human-readable name for a key. + * + * \return A pointer to a UTF-8 string that stays valid at least until the next + * call to this function. If you need it around any longer, you must + * copy it. If the key doesn't have a name, this function returns an + * empty string (""). + * + * \sa SDL_Key + */ +extern DECLSPEC const char *SDLCALL SDL_GetKeyName(SDL_Keycode key); + +/** + * \brief Get a key code from a human-readable name + * + * \return key code, or SDLK_UNKNOWN if the name wasn't recognized + * + * \sa SDL_Keycode + */ +extern DECLSPEC SDL_Keycode SDLCALL SDL_GetKeyFromName(const char *name); + +/** + * \brief Start accepting Unicode text input events. + * This function will show the on-screen keyboard if supported. + * + * \sa SDL_StopTextInput() + * \sa SDL_SetTextInputRect() + * \sa SDL_HasScreenKeyboardSupport() + */ +extern DECLSPEC void SDLCALL SDL_StartTextInput(void); + +/** + * \brief Return whether or not Unicode text input events are enabled. + * + * \sa SDL_StartTextInput() + * \sa SDL_StopTextInput() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IsTextInputActive(void); + +/** + * \brief Stop receiving any text input events. + * This function will hide the on-screen keyboard if supported. + * + * \sa SDL_StartTextInput() + * \sa SDL_HasScreenKeyboardSupport() + */ +extern DECLSPEC void SDLCALL SDL_StopTextInput(void); + +/** + * \brief Set the rectangle used to type Unicode text inputs. + * This is used as a hint for IME and on-screen keyboard placement. + * + * \sa SDL_StartTextInput() + */ +extern DECLSPEC void SDLCALL SDL_SetTextInputRect(SDL_Rect *rect); + +/** + * \brief Returns whether the platform has some screen keyboard support. + * + * \return SDL_TRUE if some keyboard support is available else SDL_FALSE. + * + * \note Not all screen keyboard functions are supported on all platforms. + * + * \sa SDL_IsScreenKeyboardShown() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasScreenKeyboardSupport(void); + +/** + * \brief Returns whether the screen keyboard is shown for given window. + * + * \param window The window for which screen keyboard should be queried. + * + * \return SDL_TRUE if screen keyboard is shown else SDL_FALSE. + * + * \sa SDL_HasScreenKeyboardSupport() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IsScreenKeyboardShown(SDL_Window *window); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_keyboard_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_keycode.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_keycode.h new file mode 100644 index 0000000..7be9635 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_keycode.h @@ -0,0 +1,341 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_keycode.h + * + * Defines constants which identify keyboard keys and modifiers. + */ + +#ifndef _SDL_keycode_h +#define _SDL_keycode_h + +#include "SDL_stdinc.h" +#include "SDL_scancode.h" + +/** + * \brief The SDL virtual key representation. + * + * Values of this type are used to represent keyboard keys using the current + * layout of the keyboard. These values include Unicode values representing + * the unmodified character that would be generated by pressing the key, or + * an SDLK_* constant for those keys that do not generate characters. + */ +typedef Sint32 SDL_Keycode; + +#define SDLK_SCANCODE_MASK (1<<30) +#define SDL_SCANCODE_TO_KEYCODE(X) (X | SDLK_SCANCODE_MASK) + +enum +{ + SDLK_UNKNOWN = 0, + + SDLK_RETURN = '\r', + SDLK_ESCAPE = '\033', + SDLK_BACKSPACE = '\b', + SDLK_TAB = '\t', + SDLK_SPACE = ' ', + SDLK_EXCLAIM = '!', + SDLK_QUOTEDBL = '"', + SDLK_HASH = '#', + SDLK_PERCENT = '%', + SDLK_DOLLAR = '$', + SDLK_AMPERSAND = '&', + SDLK_QUOTE = '\'', + SDLK_LEFTPAREN = '(', + SDLK_RIGHTPAREN = ')', + SDLK_ASTERISK = '*', + SDLK_PLUS = '+', + SDLK_COMMA = ',', + SDLK_MINUS = '-', + SDLK_PERIOD = '.', + SDLK_SLASH = '/', + SDLK_0 = '0', + SDLK_1 = '1', + SDLK_2 = '2', + SDLK_3 = '3', + SDLK_4 = '4', + SDLK_5 = '5', + SDLK_6 = '6', + SDLK_7 = '7', + SDLK_8 = '8', + SDLK_9 = '9', + SDLK_COLON = ':', + SDLK_SEMICOLON = ';', + SDLK_LESS = '<', + SDLK_EQUALS = '=', + SDLK_GREATER = '>', + SDLK_QUESTION = '?', + SDLK_AT = '@', + /* + Skip uppercase letters + */ + SDLK_LEFTBRACKET = '[', + SDLK_BACKSLASH = '\\', + SDLK_RIGHTBRACKET = ']', + SDLK_CARET = '^', + SDLK_UNDERSCORE = '_', + SDLK_BACKQUOTE = '`', + SDLK_a = 'a', + SDLK_b = 'b', + SDLK_c = 'c', + SDLK_d = 'd', + SDLK_e = 'e', + SDLK_f = 'f', + SDLK_g = 'g', + SDLK_h = 'h', + SDLK_i = 'i', + SDLK_j = 'j', + SDLK_k = 'k', + SDLK_l = 'l', + SDLK_m = 'm', + SDLK_n = 'n', + SDLK_o = 'o', + SDLK_p = 'p', + SDLK_q = 'q', + SDLK_r = 'r', + SDLK_s = 's', + SDLK_t = 't', + SDLK_u = 'u', + SDLK_v = 'v', + SDLK_w = 'w', + SDLK_x = 'x', + SDLK_y = 'y', + SDLK_z = 'z', + + SDLK_CAPSLOCK = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CAPSLOCK), + + SDLK_F1 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F1), + SDLK_F2 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F2), + SDLK_F3 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F3), + SDLK_F4 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F4), + SDLK_F5 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F5), + SDLK_F6 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F6), + SDLK_F7 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F7), + SDLK_F8 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F8), + SDLK_F9 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F9), + SDLK_F10 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F10), + SDLK_F11 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F11), + SDLK_F12 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F12), + + SDLK_PRINTSCREEN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_PRINTSCREEN), + SDLK_SCROLLLOCK = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_SCROLLLOCK), + SDLK_PAUSE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_PAUSE), + SDLK_INSERT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_INSERT), + SDLK_HOME = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_HOME), + SDLK_PAGEUP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_PAGEUP), + SDLK_DELETE = '\177', + SDLK_END = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_END), + SDLK_PAGEDOWN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_PAGEDOWN), + SDLK_RIGHT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_RIGHT), + SDLK_LEFT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_LEFT), + SDLK_DOWN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_DOWN), + SDLK_UP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_UP), + + SDLK_NUMLOCKCLEAR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_NUMLOCKCLEAR), + SDLK_KP_DIVIDE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_DIVIDE), + SDLK_KP_MULTIPLY = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MULTIPLY), + SDLK_KP_MINUS = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MINUS), + SDLK_KP_PLUS = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_PLUS), + SDLK_KP_ENTER = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_ENTER), + SDLK_KP_1 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_1), + SDLK_KP_2 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_2), + SDLK_KP_3 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_3), + SDLK_KP_4 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_4), + SDLK_KP_5 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_5), + SDLK_KP_6 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_6), + SDLK_KP_7 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_7), + SDLK_KP_8 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_8), + SDLK_KP_9 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_9), + SDLK_KP_0 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_0), + SDLK_KP_PERIOD = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_PERIOD), + + SDLK_APPLICATION = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_APPLICATION), + SDLK_POWER = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_POWER), + SDLK_KP_EQUALS = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_EQUALS), + SDLK_F13 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F13), + SDLK_F14 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F14), + SDLK_F15 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F15), + SDLK_F16 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F16), + SDLK_F17 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F17), + SDLK_F18 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F18), + SDLK_F19 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F19), + SDLK_F20 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F20), + SDLK_F21 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F21), + SDLK_F22 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F22), + SDLK_F23 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F23), + SDLK_F24 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_F24), + SDLK_EXECUTE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_EXECUTE), + SDLK_HELP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_HELP), + SDLK_MENU = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_MENU), + SDLK_SELECT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_SELECT), + SDLK_STOP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_STOP), + SDLK_AGAIN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AGAIN), + SDLK_UNDO = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_UNDO), + SDLK_CUT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CUT), + SDLK_COPY = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_COPY), + SDLK_PASTE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_PASTE), + SDLK_FIND = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_FIND), + SDLK_MUTE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_MUTE), + SDLK_VOLUMEUP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_VOLUMEUP), + SDLK_VOLUMEDOWN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_VOLUMEDOWN), + SDLK_KP_COMMA = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_COMMA), + SDLK_KP_EQUALSAS400 = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_EQUALSAS400), + + SDLK_ALTERASE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_ALTERASE), + SDLK_SYSREQ = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_SYSREQ), + SDLK_CANCEL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CANCEL), + SDLK_CLEAR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CLEAR), + SDLK_PRIOR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_PRIOR), + SDLK_RETURN2 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_RETURN2), + SDLK_SEPARATOR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_SEPARATOR), + SDLK_OUT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_OUT), + SDLK_OPER = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_OPER), + SDLK_CLEARAGAIN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CLEARAGAIN), + SDLK_CRSEL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CRSEL), + SDLK_EXSEL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_EXSEL), + + SDLK_KP_00 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_00), + SDLK_KP_000 = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_000), + SDLK_THOUSANDSSEPARATOR = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_THOUSANDSSEPARATOR), + SDLK_DECIMALSEPARATOR = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_DECIMALSEPARATOR), + SDLK_CURRENCYUNIT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CURRENCYUNIT), + SDLK_CURRENCYSUBUNIT = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CURRENCYSUBUNIT), + SDLK_KP_LEFTPAREN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_LEFTPAREN), + SDLK_KP_RIGHTPAREN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_RIGHTPAREN), + SDLK_KP_LEFTBRACE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_LEFTBRACE), + SDLK_KP_RIGHTBRACE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_RIGHTBRACE), + SDLK_KP_TAB = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_TAB), + SDLK_KP_BACKSPACE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_BACKSPACE), + SDLK_KP_A = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_A), + SDLK_KP_B = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_B), + SDLK_KP_C = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_C), + SDLK_KP_D = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_D), + SDLK_KP_E = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_E), + SDLK_KP_F = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_F), + SDLK_KP_XOR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_XOR), + SDLK_KP_POWER = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_POWER), + SDLK_KP_PERCENT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_PERCENT), + SDLK_KP_LESS = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_LESS), + SDLK_KP_GREATER = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_GREATER), + SDLK_KP_AMPERSAND = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_AMPERSAND), + SDLK_KP_DBLAMPERSAND = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_DBLAMPERSAND), + SDLK_KP_VERTICALBAR = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_VERTICALBAR), + SDLK_KP_DBLVERTICALBAR = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_DBLVERTICALBAR), + SDLK_KP_COLON = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_COLON), + SDLK_KP_HASH = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_HASH), + SDLK_KP_SPACE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_SPACE), + SDLK_KP_AT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_AT), + SDLK_KP_EXCLAM = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_EXCLAM), + SDLK_KP_MEMSTORE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMSTORE), + SDLK_KP_MEMRECALL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMRECALL), + SDLK_KP_MEMCLEAR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMCLEAR), + SDLK_KP_MEMADD = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMADD), + SDLK_KP_MEMSUBTRACT = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMSUBTRACT), + SDLK_KP_MEMMULTIPLY = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMMULTIPLY), + SDLK_KP_MEMDIVIDE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_MEMDIVIDE), + SDLK_KP_PLUSMINUS = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_PLUSMINUS), + SDLK_KP_CLEAR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_CLEAR), + SDLK_KP_CLEARENTRY = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_CLEARENTRY), + SDLK_KP_BINARY = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_BINARY), + SDLK_KP_OCTAL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_OCTAL), + SDLK_KP_DECIMAL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_DECIMAL), + SDLK_KP_HEXADECIMAL = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KP_HEXADECIMAL), + + SDLK_LCTRL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_LCTRL), + SDLK_LSHIFT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_LSHIFT), + SDLK_LALT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_LALT), + SDLK_LGUI = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_LGUI), + SDLK_RCTRL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_RCTRL), + SDLK_RSHIFT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_RSHIFT), + SDLK_RALT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_RALT), + SDLK_RGUI = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_RGUI), + + SDLK_MODE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_MODE), + + SDLK_AUDIONEXT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AUDIONEXT), + SDLK_AUDIOPREV = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AUDIOPREV), + SDLK_AUDIOSTOP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AUDIOSTOP), + SDLK_AUDIOPLAY = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AUDIOPLAY), + SDLK_AUDIOMUTE = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AUDIOMUTE), + SDLK_MEDIASELECT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_MEDIASELECT), + SDLK_WWW = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_WWW), + SDLK_MAIL = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_MAIL), + SDLK_CALCULATOR = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_CALCULATOR), + SDLK_COMPUTER = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_COMPUTER), + SDLK_AC_SEARCH = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_SEARCH), + SDLK_AC_HOME = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_HOME), + SDLK_AC_BACK = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_BACK), + SDLK_AC_FORWARD = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_FORWARD), + SDLK_AC_STOP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_STOP), + SDLK_AC_REFRESH = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_REFRESH), + SDLK_AC_BOOKMARKS = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_AC_BOOKMARKS), + + SDLK_BRIGHTNESSDOWN = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_BRIGHTNESSDOWN), + SDLK_BRIGHTNESSUP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_BRIGHTNESSUP), + SDLK_DISPLAYSWITCH = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_DISPLAYSWITCH), + SDLK_KBDILLUMTOGGLE = + SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KBDILLUMTOGGLE), + SDLK_KBDILLUMDOWN = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KBDILLUMDOWN), + SDLK_KBDILLUMUP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_KBDILLUMUP), + SDLK_EJECT = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_EJECT), + SDLK_SLEEP = SDL_SCANCODE_TO_KEYCODE(SDL_SCANCODE_SLEEP) +}; + +/** + * \brief Enumeration of valid key mods (possibly OR'd together). + */ +typedef enum +{ + KMOD_NONE = 0x0000, + KMOD_LSHIFT = 0x0001, + KMOD_RSHIFT = 0x0002, + KMOD_LCTRL = 0x0040, + KMOD_RCTRL = 0x0080, + KMOD_LALT = 0x0100, + KMOD_RALT = 0x0200, + KMOD_LGUI = 0x0400, + KMOD_RGUI = 0x0800, + KMOD_NUM = 0x1000, + KMOD_CAPS = 0x2000, + KMOD_MODE = 0x4000, + KMOD_RESERVED = 0x8000 +} SDL_Keymod; + +#define KMOD_CTRL (KMOD_LCTRL|KMOD_RCTRL) +#define KMOD_SHIFT (KMOD_LSHIFT|KMOD_RSHIFT) +#define KMOD_ALT (KMOD_LALT|KMOD_RALT) +#define KMOD_GUI (KMOD_LGUI|KMOD_RGUI) + +#endif /* _SDL_keycode_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_loadso.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_loadso.h new file mode 100644 index 0000000..3d540bd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_loadso.h @@ -0,0 +1,81 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_loadso.h + * + * System dependent library loading routines + * + * Some things to keep in mind: + * \li These functions only work on C function names. Other languages may + * have name mangling and intrinsic language support that varies from + * compiler to compiler. + * \li Make sure you declare your function pointers with the same calling + * convention as the actual library function. Your code will crash + * mysteriously if you do not do this. + * \li Avoid namespace collisions. If you load a symbol from the library, + * it is not defined whether or not it goes into the global symbol + * namespace for the application. If it does and it conflicts with + * symbols in your code or other shared libraries, you will not get + * the results you expect. :) + */ + +#ifndef _SDL_loadso_h +#define _SDL_loadso_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * This function dynamically loads a shared object and returns a pointer + * to the object handle (or NULL if there was an error). + * The 'sofile' parameter is a system dependent name of the object file. + */ +extern DECLSPEC void *SDLCALL SDL_LoadObject(const char *sofile); + +/** + * Given an object handle, this function looks up the address of the + * named function in the shared object and returns it. This address + * is no longer valid after calling SDL_UnloadObject(). + */ +extern DECLSPEC void *SDLCALL SDL_LoadFunction(void *handle, + const char *name); + +/** + * Unload a shared object from memory. + */ +extern DECLSPEC void SDLCALL SDL_UnloadObject(void *handle); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_loadso_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_log.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_log.h new file mode 100644 index 0000000..09be110 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_log.h @@ -0,0 +1,211 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_log.h + * + * Simple log messages with categories and priorities. + * + * By default logs are quiet, but if you're debugging SDL you might want: + * + * SDL_LogSetAllPriority(SDL_LOG_PRIORITY_WARN); + * + * Here's where the messages go on different platforms: + * Windows: debug output stream + * Android: log output + * Others: standard error output (stderr) + */ + +#ifndef _SDL_log_h +#define _SDL_log_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + + +/** + * \brief The maximum size of a log message + * + * Messages longer than the maximum size will be truncated + */ +#define SDL_MAX_LOG_MESSAGE 4096 + +/** + * \brief The predefined log categories + * + * By default the application category is enabled at the INFO level, + * the assert category is enabled at the WARN level, test is enabled + * at the VERBOSE level and all other categories are enabled at the + * CRITICAL level. + */ +enum +{ + SDL_LOG_CATEGORY_APPLICATION, + SDL_LOG_CATEGORY_ERROR, + SDL_LOG_CATEGORY_ASSERT, + SDL_LOG_CATEGORY_SYSTEM, + SDL_LOG_CATEGORY_AUDIO, + SDL_LOG_CATEGORY_VIDEO, + SDL_LOG_CATEGORY_RENDER, + SDL_LOG_CATEGORY_INPUT, + SDL_LOG_CATEGORY_TEST, + + /* Reserved for future SDL library use */ + SDL_LOG_CATEGORY_RESERVED1, + SDL_LOG_CATEGORY_RESERVED2, + SDL_LOG_CATEGORY_RESERVED3, + SDL_LOG_CATEGORY_RESERVED4, + SDL_LOG_CATEGORY_RESERVED5, + SDL_LOG_CATEGORY_RESERVED6, + SDL_LOG_CATEGORY_RESERVED7, + SDL_LOG_CATEGORY_RESERVED8, + SDL_LOG_CATEGORY_RESERVED9, + SDL_LOG_CATEGORY_RESERVED10, + + /* Beyond this point is reserved for application use, e.g. + enum { + MYAPP_CATEGORY_AWESOME1 = SDL_LOG_CATEGORY_CUSTOM, + MYAPP_CATEGORY_AWESOME2, + MYAPP_CATEGORY_AWESOME3, + ... + }; + */ + SDL_LOG_CATEGORY_CUSTOM +}; + +/** + * \brief The predefined log priorities + */ +typedef enum +{ + SDL_LOG_PRIORITY_VERBOSE = 1, + SDL_LOG_PRIORITY_DEBUG, + SDL_LOG_PRIORITY_INFO, + SDL_LOG_PRIORITY_WARN, + SDL_LOG_PRIORITY_ERROR, + SDL_LOG_PRIORITY_CRITICAL, + SDL_NUM_LOG_PRIORITIES +} SDL_LogPriority; + + +/** + * \brief Set the priority of all log categories + */ +extern DECLSPEC void SDLCALL SDL_LogSetAllPriority(SDL_LogPriority priority); + +/** + * \brief Set the priority of a particular log category + */ +extern DECLSPEC void SDLCALL SDL_LogSetPriority(int category, + SDL_LogPriority priority); + +/** + * \brief Get the priority of a particular log category + */ +extern DECLSPEC SDL_LogPriority SDLCALL SDL_LogGetPriority(int category); + +/** + * \brief Reset all priorities to default. + * + * \note This is called in SDL_Quit(). + */ +extern DECLSPEC void SDLCALL SDL_LogResetPriorities(void); + +/** + * \brief Log a message with SDL_LOG_CATEGORY_APPLICATION and SDL_LOG_PRIORITY_INFO + */ +extern DECLSPEC void SDLCALL SDL_Log(SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(1); + +/** + * \brief Log a message with SDL_LOG_PRIORITY_VERBOSE + */ +extern DECLSPEC void SDLCALL SDL_LogVerbose(int category, SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Log a message with SDL_LOG_PRIORITY_DEBUG + */ +extern DECLSPEC void SDLCALL SDL_LogDebug(int category, SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Log a message with SDL_LOG_PRIORITY_INFO + */ +extern DECLSPEC void SDLCALL SDL_LogInfo(int category, SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Log a message with SDL_LOG_PRIORITY_WARN + */ +extern DECLSPEC void SDLCALL SDL_LogWarn(int category, SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Log a message with SDL_LOG_PRIORITY_ERROR + */ +extern DECLSPEC void SDLCALL SDL_LogError(int category, SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Log a message with SDL_LOG_PRIORITY_CRITICAL + */ +extern DECLSPEC void SDLCALL SDL_LogCritical(int category, SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Log a message with the specified category and priority. + */ +extern DECLSPEC void SDLCALL SDL_LogMessage(int category, + SDL_LogPriority priority, + SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(3); + +/** + * \brief Log a message with the specified category and priority. + */ +extern DECLSPEC void SDLCALL SDL_LogMessageV(int category, + SDL_LogPriority priority, + const char *fmt, va_list ap); + +/** + * \brief The prototype for the log output function + */ +typedef void (*SDL_LogOutputFunction)(void *userdata, int category, SDL_LogPriority priority, const char *message); + +/** + * \brief Get the current log output function. + */ +extern DECLSPEC void SDLCALL SDL_LogGetOutputFunction(SDL_LogOutputFunction *callback, void **userdata); + +/** + * \brief This function allows you to replace the default log output + * function with one of your own. + */ +extern DECLSPEC void SDLCALL SDL_LogSetOutputFunction(SDL_LogOutputFunction callback, void *userdata); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_log_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_main.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_main.h new file mode 100644 index 0000000..9ce3754 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_main.h @@ -0,0 +1,161 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_main_h +#define _SDL_main_h + +#include "SDL_stdinc.h" + +/** + * \file SDL_main.h + * + * Redefine main() on some platforms so that it is called by SDL. + */ + +#ifndef SDL_MAIN_HANDLED +#if defined(__WIN32__) +/* On Windows SDL provides WinMain(), which parses the command line and passes + the arguments to your main function. + + If you provide your own WinMain(), you may define SDL_MAIN_HANDLED + */ +#define SDL_MAIN_AVAILABLE + +#elif defined(__WINRT__) +/* On WinRT, SDL provides a main function that initializes CoreApplication, + creating an instance of IFrameworkView in the process. + + Please note that #include'ing SDL_main.h is not enough to get a main() + function working. In non-XAML apps, the file, + src/main/winrt/SDL_WinRT_main_NonXAML.cpp, or a copy of it, must be compiled + into the app itself. In XAML apps, the function, SDL_WinRTRunApp must be + called, with a pointer to the Direct3D-hosted XAML control passed in. +*/ +#define SDL_MAIN_NEEDED + +#elif defined(__IPHONEOS__) +/* On iOS SDL provides a main function that creates an application delegate + and starts the iOS application run loop. + + See src/video/uikit/SDL_uikitappdelegate.m for more details. + */ +#define SDL_MAIN_NEEDED + +#elif defined(__ANDROID__) +/* On Android SDL provides a Java class in SDLActivity.java that is the + main activity entry point. + + See README-android.txt for more details on extending that class. + */ +#define SDL_MAIN_NEEDED + +#elif defined(__NACL__) +/* On NACL we use ppapi_simple to set up the application helper code, + then wait for the first PSE_INSTANCE_DIDCHANGEVIEW event before + starting the user main function. + All user code is run in a separate thread by ppapi_simple, thus + allowing for blocking io to take place via nacl_io +*/ +#define SDL_MAIN_NEEDED + +#endif +#endif /* SDL_MAIN_HANDLED */ + +#ifdef __cplusplus +#define C_LINKAGE "C" +#else +#define C_LINKAGE +#endif /* __cplusplus */ + +/** + * \file SDL_main.h + * + * The application's main() function must be called with C linkage, + * and should be declared like this: + * \code + * #ifdef __cplusplus + * extern "C" + * #endif + * int main(int argc, char *argv[]) + * { + * } + * \endcode + */ + +#if defined(SDL_MAIN_NEEDED) || defined(SDL_MAIN_AVAILABLE) +#define main SDL_main +#endif + +/** + * The prototype for the application's main() function + */ +extern C_LINKAGE int SDL_main(int argc, char *argv[]); + + +#include "begin_code.h" +#ifdef __cplusplus +extern "C" { +#endif + +/** + * This is called by the real SDL main function to let the rest of the + * library know that initialization was done properly. + * + * Calling this yourself without knowing what you're doing can cause + * crashes and hard to diagnose problems with your application. + */ +extern DECLSPEC void SDLCALL SDL_SetMainReady(void); + +#ifdef __WIN32__ + +/** + * This can be called to set the application class at startup + */ +extern DECLSPEC int SDLCALL SDL_RegisterApp(char *name, Uint32 style, + void *hInst); +extern DECLSPEC void SDLCALL SDL_UnregisterApp(void); + +#endif /* __WIN32__ */ + + +#ifdef __WINRT__ + +/** + * \brief Initializes and launches an SDL/WinRT application. + * + * \param mainFunction The SDL app's C-style main(). + * \param reserved Reserved for future use; should be NULL + * \return 0 on success, -1 on failure. On failure, use SDL_GetError to retrieve more + * information on the failure. + */ +extern DECLSPEC int SDLCALL SDL_WinRTRunApp(int (*mainFunction)(int, char **), void * reserved); + +#endif /* __WINRT__ */ + + +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_main_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_messagebox.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_messagebox.h new file mode 100644 index 0000000..ec370db --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_messagebox.h @@ -0,0 +1,144 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_messagebox_h +#define _SDL_messagebox_h + +#include "SDL_stdinc.h" +#include "SDL_video.h" /* For SDL_Window */ + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief SDL_MessageBox flags. If supported will display warning icon, etc. + */ +typedef enum +{ + SDL_MESSAGEBOX_ERROR = 0x00000010, /**< error dialog */ + SDL_MESSAGEBOX_WARNING = 0x00000020, /**< warning dialog */ + SDL_MESSAGEBOX_INFORMATION = 0x00000040 /**< informational dialog */ +} SDL_MessageBoxFlags; + +/** + * \brief Flags for SDL_MessageBoxButtonData. + */ +typedef enum +{ + SDL_MESSAGEBOX_BUTTON_RETURNKEY_DEFAULT = 0x00000001, /**< Marks the default button when return is hit */ + SDL_MESSAGEBOX_BUTTON_ESCAPEKEY_DEFAULT = 0x00000002 /**< Marks the default button when escape is hit */ +} SDL_MessageBoxButtonFlags; + +/** + * \brief Individual button data. + */ +typedef struct +{ + Uint32 flags; /**< ::SDL_MessageBoxButtonFlags */ + int buttonid; /**< User defined button id (value returned via SDL_ShowMessageBox) */ + const char * text; /**< The UTF-8 button text */ +} SDL_MessageBoxButtonData; + +/** + * \brief RGB value used in a message box color scheme + */ +typedef struct +{ + Uint8 r, g, b; +} SDL_MessageBoxColor; + +typedef enum +{ + SDL_MESSAGEBOX_COLOR_BACKGROUND, + SDL_MESSAGEBOX_COLOR_TEXT, + SDL_MESSAGEBOX_COLOR_BUTTON_BORDER, + SDL_MESSAGEBOX_COLOR_BUTTON_BACKGROUND, + SDL_MESSAGEBOX_COLOR_BUTTON_SELECTED, + SDL_MESSAGEBOX_COLOR_MAX +} SDL_MessageBoxColorType; + +/** + * \brief A set of colors to use for message box dialogs + */ +typedef struct +{ + SDL_MessageBoxColor colors[SDL_MESSAGEBOX_COLOR_MAX]; +} SDL_MessageBoxColorScheme; + +/** + * \brief MessageBox structure containing title, text, window, etc. + */ +typedef struct +{ + Uint32 flags; /**< ::SDL_MessageBoxFlags */ + SDL_Window *window; /**< Parent window, can be NULL */ + const char *title; /**< UTF-8 title */ + const char *message; /**< UTF-8 message text */ + + int numbuttons; + const SDL_MessageBoxButtonData *buttons; + + const SDL_MessageBoxColorScheme *colorScheme; /**< ::SDL_MessageBoxColorScheme, can be NULL to use system settings */ +} SDL_MessageBoxData; + +/** + * \brief Create a modal message box. + * + * \param messageboxdata The SDL_MessageBoxData structure with title, text, etc. + * \param buttonid The pointer to which user id of hit button should be copied. + * + * \return -1 on error, otherwise 0 and buttonid contains user id of button + * hit or -1 if dialog was closed. + * + * \note This function should be called on the thread that created the parent + * window, or on the main thread if the messagebox has no parent. It will + * block execution of that thread until the user clicks a button or + * closes the messagebox. + */ +extern DECLSPEC int SDLCALL SDL_ShowMessageBox(const SDL_MessageBoxData *messageboxdata, int *buttonid); + +/** + * \brief Create a simple modal message box + * + * \param flags ::SDL_MessageBoxFlags + * \param title UTF-8 title text + * \param message UTF-8 message text + * \param window The parent window, or NULL for no parent + * + * \return 0 on success, -1 on error + * + * \sa SDL_ShowMessageBox + */ +extern DECLSPEC int SDLCALL SDL_ShowSimpleMessageBox(Uint32 flags, const char *title, const char *message, SDL_Window *window); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_messagebox_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_mouse.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_mouse.h new file mode 100644 index 0000000..ea9622f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_mouse.h @@ -0,0 +1,300 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_mouse.h + * + * Include file for SDL mouse event handling. + */ + +#ifndef _SDL_mouse_h +#define _SDL_mouse_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +typedef struct SDL_Cursor SDL_Cursor; /* Implementation dependent */ + +/** + * \brief Cursor types for SDL_CreateSystemCursor. + */ +typedef enum +{ + SDL_SYSTEM_CURSOR_ARROW, /**< Arrow */ + SDL_SYSTEM_CURSOR_IBEAM, /**< I-beam */ + SDL_SYSTEM_CURSOR_WAIT, /**< Wait */ + SDL_SYSTEM_CURSOR_CROSSHAIR, /**< Crosshair */ + SDL_SYSTEM_CURSOR_WAITARROW, /**< Small wait cursor (or Wait if not available) */ + SDL_SYSTEM_CURSOR_SIZENWSE, /**< Double arrow pointing northwest and southeast */ + SDL_SYSTEM_CURSOR_SIZENESW, /**< Double arrow pointing northeast and southwest */ + SDL_SYSTEM_CURSOR_SIZEWE, /**< Double arrow pointing west and east */ + SDL_SYSTEM_CURSOR_SIZENS, /**< Double arrow pointing north and south */ + SDL_SYSTEM_CURSOR_SIZEALL, /**< Four pointed arrow pointing north, south, east, and west */ + SDL_SYSTEM_CURSOR_NO, /**< Slashed circle or crossbones */ + SDL_SYSTEM_CURSOR_HAND, /**< Hand */ + SDL_NUM_SYSTEM_CURSORS +} SDL_SystemCursor; + +/** + * \brief Scroll direction types for the Scroll event + */ +typedef enum +{ + SDL_MOUSEWHEEL_NORMAL, /**< The scroll direction is normal */ + SDL_MOUSEWHEEL_FLIPPED /**< The scroll direction is flipped / natural */ +} SDL_MouseWheelDirection; + +/* Function prototypes */ + +/** + * \brief Get the window which currently has mouse focus. + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_GetMouseFocus(void); + +/** + * \brief Retrieve the current state of the mouse. + * + * The current button state is returned as a button bitmask, which can + * be tested using the SDL_BUTTON(X) macros, and x and y are set to the + * mouse cursor position relative to the focus window for the currently + * selected mouse. You can pass NULL for either x or y. + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetMouseState(int *x, int *y); + +/** + * \brief Get the current state of the mouse, in relation to the desktop + * + * This works just like SDL_GetMouseState(), but the coordinates will be + * reported relative to the top-left of the desktop. This can be useful if + * you need to track the mouse outside of a specific window and + * SDL_CaptureMouse() doesn't fit your needs. For example, it could be + * useful if you need to track the mouse while dragging a window, where + * coordinates relative to a window might not be in sync at all times. + * + * \note SDL_GetMouseState() returns the mouse position as SDL understands + * it from the last pump of the event queue. This function, however, + * queries the OS for the current mouse position, and as such, might + * be a slightly less efficient function. Unless you know what you're + * doing and have a good reason to use this function, you probably want + * SDL_GetMouseState() instead. + * + * \param x Returns the current X coord, relative to the desktop. Can be NULL. + * \param y Returns the current Y coord, relative to the desktop. Can be NULL. + * \return The current button state as a bitmask, which can be tested using the SDL_BUTTON(X) macros. + * + * \sa SDL_GetMouseState + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetGlobalMouseState(int *x, int *y); + +/** + * \brief Retrieve the relative state of the mouse. + * + * The current button state is returned as a button bitmask, which can + * be tested using the SDL_BUTTON(X) macros, and x and y are set to the + * mouse deltas since the last call to SDL_GetRelativeMouseState(). + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetRelativeMouseState(int *x, int *y); + +/** + * \brief Moves the mouse to the given position within the window. + * + * \param window The window to move the mouse into, or NULL for the current mouse focus + * \param x The x coordinate within the window + * \param y The y coordinate within the window + * + * \note This function generates a mouse motion event + */ +extern DECLSPEC void SDLCALL SDL_WarpMouseInWindow(SDL_Window * window, + int x, int y); + +/** + * \brief Moves the mouse to the given position in global screen space. + * + * \param x The x coordinate + * \param y The y coordinate + * \return 0 on success, -1 on error (usually: unsupported by a platform). + * + * \note This function generates a mouse motion event + */ +extern DECLSPEC int SDLCALL SDL_WarpMouseGlobal(int x, int y); + +/** + * \brief Set relative mouse mode. + * + * \param enabled Whether or not to enable relative mode + * + * \return 0 on success, or -1 if relative mode is not supported. + * + * While the mouse is in relative mode, the cursor is hidden, and the + * driver will try to report continuous motion in the current window. + * Only relative motion events will be delivered, the mouse position + * will not change. + * + * \note This function will flush any pending mouse motion. + * + * \sa SDL_GetRelativeMouseMode() + */ +extern DECLSPEC int SDLCALL SDL_SetRelativeMouseMode(SDL_bool enabled); + +/** + * \brief Capture the mouse, to track input outside an SDL window. + * + * \param enabled Whether or not to enable capturing + * + * Capturing enables your app to obtain mouse events globally, instead of + * just within your window. Not all video targets support this function. + * When capturing is enabled, the current window will get all mouse events, + * but unlike relative mode, no change is made to the cursor and it is + * not restrained to your window. + * + * This function may also deny mouse input to other windows--both those in + * your application and others on the system--so you should use this + * function sparingly, and in small bursts. For example, you might want to + * track the mouse while the user is dragging something, until the user + * releases a mouse button. It is not recommended that you capture the mouse + * for long periods of time, such as the entire time your app is running. + * + * While captured, mouse events still report coordinates relative to the + * current (foreground) window, but those coordinates may be outside the + * bounds of the window (including negative values). Capturing is only + * allowed for the foreground window. If the window loses focus while + * capturing, the capture will be disabled automatically. + * + * While capturing is enabled, the current window will have the + * SDL_WINDOW_MOUSE_CAPTURE flag set. + * + * \return 0 on success, or -1 if not supported. + */ +extern DECLSPEC int SDLCALL SDL_CaptureMouse(SDL_bool enabled); + +/** + * \brief Query whether relative mouse mode is enabled. + * + * \sa SDL_SetRelativeMouseMode() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_GetRelativeMouseMode(void); + +/** + * \brief Create a cursor, using the specified bitmap data and + * mask (in MSB format). + * + * The cursor width must be a multiple of 8 bits. + * + * The cursor is created in black and white according to the following: + * + * + * + * + * + * + *
data mask resulting pixel on screen
0 1 White
1 1 Black
0 0 Transparent
1 0 Inverted color if possible, black + * if not.
+ * + * \sa SDL_FreeCursor() + */ +extern DECLSPEC SDL_Cursor *SDLCALL SDL_CreateCursor(const Uint8 * data, + const Uint8 * mask, + int w, int h, int hot_x, + int hot_y); + +/** + * \brief Create a color cursor. + * + * \sa SDL_FreeCursor() + */ +extern DECLSPEC SDL_Cursor *SDLCALL SDL_CreateColorCursor(SDL_Surface *surface, + int hot_x, + int hot_y); + +/** + * \brief Create a system cursor. + * + * \sa SDL_FreeCursor() + */ +extern DECLSPEC SDL_Cursor *SDLCALL SDL_CreateSystemCursor(SDL_SystemCursor id); + +/** + * \brief Set the active cursor. + */ +extern DECLSPEC void SDLCALL SDL_SetCursor(SDL_Cursor * cursor); + +/** + * \brief Return the active cursor. + */ +extern DECLSPEC SDL_Cursor *SDLCALL SDL_GetCursor(void); + +/** + * \brief Return the default cursor. + */ +extern DECLSPEC SDL_Cursor *SDLCALL SDL_GetDefaultCursor(void); + +/** + * \brief Frees a cursor created with SDL_CreateCursor(). + * + * \sa SDL_CreateCursor() + */ +extern DECLSPEC void SDLCALL SDL_FreeCursor(SDL_Cursor * cursor); + +/** + * \brief Toggle whether or not the cursor is shown. + * + * \param toggle 1 to show the cursor, 0 to hide it, -1 to query the current + * state. + * + * \return 1 if the cursor is shown, or 0 if the cursor is hidden. + */ +extern DECLSPEC int SDLCALL SDL_ShowCursor(int toggle); + +/** + * Used as a mask when testing buttons in buttonstate. + * - Button 1: Left mouse button + * - Button 2: Middle mouse button + * - Button 3: Right mouse button + */ +#define SDL_BUTTON(X) (1 << ((X)-1)) +#define SDL_BUTTON_LEFT 1 +#define SDL_BUTTON_MIDDLE 2 +#define SDL_BUTTON_RIGHT 3 +#define SDL_BUTTON_X1 4 +#define SDL_BUTTON_X2 5 +#define SDL_BUTTON_LMASK SDL_BUTTON(SDL_BUTTON_LEFT) +#define SDL_BUTTON_MMASK SDL_BUTTON(SDL_BUTTON_MIDDLE) +#define SDL_BUTTON_RMASK SDL_BUTTON(SDL_BUTTON_RIGHT) +#define SDL_BUTTON_X1MASK SDL_BUTTON(SDL_BUTTON_X1) +#define SDL_BUTTON_X2MASK SDL_BUTTON(SDL_BUTTON_X2) + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_mouse_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_mutex.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_mutex.h new file mode 100644 index 0000000..b7e3973 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_mutex.h @@ -0,0 +1,251 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_mutex_h +#define _SDL_mutex_h + +/** + * \file SDL_mutex.h + * + * Functions to provide thread synchronization primitives. + */ + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * Synchronization functions which can time out return this value + * if they time out. + */ +#define SDL_MUTEX_TIMEDOUT 1 + +/** + * This is the timeout value which corresponds to never time out. + */ +#define SDL_MUTEX_MAXWAIT (~(Uint32)0) + + +/** + * \name Mutex functions + */ +/* @{ */ + +/* The SDL mutex structure, defined in SDL_sysmutex.c */ +struct SDL_mutex; +typedef struct SDL_mutex SDL_mutex; + +/** + * Create a mutex, initialized unlocked. + */ +extern DECLSPEC SDL_mutex *SDLCALL SDL_CreateMutex(void); + +/** + * Lock the mutex. + * + * \return 0, or -1 on error. + */ +#define SDL_mutexP(m) SDL_LockMutex(m) +extern DECLSPEC int SDLCALL SDL_LockMutex(SDL_mutex * mutex); + +/** + * Try to lock the mutex + * + * \return 0, SDL_MUTEX_TIMEDOUT, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_TryLockMutex(SDL_mutex * mutex); + +/** + * Unlock the mutex. + * + * \return 0, or -1 on error. + * + * \warning It is an error to unlock a mutex that has not been locked by + * the current thread, and doing so results in undefined behavior. + */ +#define SDL_mutexV(m) SDL_UnlockMutex(m) +extern DECLSPEC int SDLCALL SDL_UnlockMutex(SDL_mutex * mutex); + +/** + * Destroy a mutex. + */ +extern DECLSPEC void SDLCALL SDL_DestroyMutex(SDL_mutex * mutex); + +/* @} *//* Mutex functions */ + + +/** + * \name Semaphore functions + */ +/* @{ */ + +/* The SDL semaphore structure, defined in SDL_syssem.c */ +struct SDL_semaphore; +typedef struct SDL_semaphore SDL_sem; + +/** + * Create a semaphore, initialized with value, returns NULL on failure. + */ +extern DECLSPEC SDL_sem *SDLCALL SDL_CreateSemaphore(Uint32 initial_value); + +/** + * Destroy a semaphore. + */ +extern DECLSPEC void SDLCALL SDL_DestroySemaphore(SDL_sem * sem); + +/** + * This function suspends the calling thread until the semaphore pointed + * to by \c sem has a positive count. It then atomically decreases the + * semaphore count. + */ +extern DECLSPEC int SDLCALL SDL_SemWait(SDL_sem * sem); + +/** + * Non-blocking variant of SDL_SemWait(). + * + * \return 0 if the wait succeeds, ::SDL_MUTEX_TIMEDOUT if the wait would + * block, and -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_SemTryWait(SDL_sem * sem); + +/** + * Variant of SDL_SemWait() with a timeout in milliseconds. + * + * \return 0 if the wait succeeds, ::SDL_MUTEX_TIMEDOUT if the wait does not + * succeed in the allotted time, and -1 on error. + * + * \warning On some platforms this function is implemented by looping with a + * delay of 1 ms, and so should be avoided if possible. + */ +extern DECLSPEC int SDLCALL SDL_SemWaitTimeout(SDL_sem * sem, Uint32 ms); + +/** + * Atomically increases the semaphore's count (not blocking). + * + * \return 0, or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_SemPost(SDL_sem * sem); + +/** + * Returns the current count of the semaphore. + */ +extern DECLSPEC Uint32 SDLCALL SDL_SemValue(SDL_sem * sem); + +/* @} *//* Semaphore functions */ + + +/** + * \name Condition variable functions + */ +/* @{ */ + +/* The SDL condition variable structure, defined in SDL_syscond.c */ +struct SDL_cond; +typedef struct SDL_cond SDL_cond; + +/** + * Create a condition variable. + * + * Typical use of condition variables: + * + * Thread A: + * SDL_LockMutex(lock); + * while ( ! condition ) { + * SDL_CondWait(cond, lock); + * } + * SDL_UnlockMutex(lock); + * + * Thread B: + * SDL_LockMutex(lock); + * ... + * condition = true; + * ... + * SDL_CondSignal(cond); + * SDL_UnlockMutex(lock); + * + * There is some discussion whether to signal the condition variable + * with the mutex locked or not. There is some potential performance + * benefit to unlocking first on some platforms, but there are some + * potential race conditions depending on how your code is structured. + * + * In general it's safer to signal the condition variable while the + * mutex is locked. + */ +extern DECLSPEC SDL_cond *SDLCALL SDL_CreateCond(void); + +/** + * Destroy a condition variable. + */ +extern DECLSPEC void SDLCALL SDL_DestroyCond(SDL_cond * cond); + +/** + * Restart one of the threads that are waiting on the condition variable. + * + * \return 0 or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_CondSignal(SDL_cond * cond); + +/** + * Restart all threads that are waiting on the condition variable. + * + * \return 0 or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_CondBroadcast(SDL_cond * cond); + +/** + * Wait on the condition variable, unlocking the provided mutex. + * + * \warning The mutex must be locked before entering this function! + * + * The mutex is re-locked once the condition variable is signaled. + * + * \return 0 when it is signaled, or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_CondWait(SDL_cond * cond, SDL_mutex * mutex); + +/** + * Waits for at most \c ms milliseconds, and returns 0 if the condition + * variable is signaled, ::SDL_MUTEX_TIMEDOUT if the condition is not + * signaled in the allotted time, and -1 on error. + * + * \warning On some platforms this function is implemented by looping with a + * delay of 1 ms, and so should be avoided if possible. + */ +extern DECLSPEC int SDLCALL SDL_CondWaitTimeout(SDL_cond * cond, + SDL_mutex * mutex, Uint32 ms); + +/* @} *//* Condition variable functions */ + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_mutex_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_name.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_name.h new file mode 100644 index 0000000..06cd4a5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_name.h @@ -0,0 +1,33 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDLname_h_ +#define _SDLname_h_ + +#if defined(__STDC__) || defined(__cplusplus) +#define NeedFunctionPrototypes 1 +#endif + +#define SDL_NAME(X) SDL_##X + +#endif /* _SDLname_h_ */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengl.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengl.h new file mode 100644 index 0000000..780919b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengl.h @@ -0,0 +1,2176 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_opengl.h + * + * This is a simple file to encapsulate the OpenGL API headers. + */ + +/** + * \def NO_SDL_GLEXT + * + * Define this if you have your own version of glext.h and want to disable the + * version included in SDL_opengl.h. + */ + +#ifndef _SDL_opengl_h +#define _SDL_opengl_h + +#include "SDL_config.h" + +#ifndef __IPHONEOS__ /* No OpenGL on iOS. */ + +/* + * Mesa 3-D graphics library + * + * Copyright (C) 1999-2006 Brian Paul All Rights Reserved. + * Copyright (C) 2009 VMware, Inc. All Rights Reserved. + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included + * in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS + * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + + +#ifndef __gl_h_ +#define __gl_h_ + +#if defined(USE_MGL_NAMESPACE) +#include "gl_mangle.h" +#endif + + +/********************************************************************** + * Begin system-specific stuff. + */ + +#if defined(_WIN32) && !defined(__WIN32__) && !defined(__CYGWIN__) +#define __WIN32__ +#endif + +#if defined(__WIN32__) && !defined(__CYGWIN__) +# if (defined(_MSC_VER) || defined(__MINGW32__)) && defined(BUILD_GL32) /* tag specify we're building mesa as a DLL */ +# define GLAPI __declspec(dllexport) +# elif (defined(_MSC_VER) || defined(__MINGW32__)) && defined(_DLL) /* tag specifying we're building for DLL runtime support */ +# define GLAPI __declspec(dllimport) +# else /* for use with static link lib build of Win32 edition only */ +# define GLAPI extern +# endif /* _STATIC_MESA support */ +# if defined(__MINGW32__) && defined(GL_NO_STDCALL) || defined(UNDER_CE) /* The generated DLLs by MingW with STDCALL are not compatible with the ones done by Microsoft's compilers */ +# define GLAPIENTRY +# else +# define GLAPIENTRY __stdcall +# endif +#elif defined(__CYGWIN__) && defined(USE_OPENGL32) /* use native windows opengl32 */ +# define GLAPI extern +# define GLAPIENTRY __stdcall +#elif (defined(__GNUC__) && __GNUC__ >= 4) || (defined(__SUNPRO_C) && (__SUNPRO_C >= 0x590)) +# define GLAPI __attribute__((visibility("default"))) +# define GLAPIENTRY +#endif /* WIN32 && !CYGWIN */ + +/* + * WINDOWS: Include windows.h here to define APIENTRY. + * It is also useful when applications include this file by + * including only glut.h, since glut.h depends on windows.h. + * Applications needing to include windows.h with parms other + * than "WIN32_LEAN_AND_MEAN" may include windows.h before + * glut.h or gl.h. + */ +#if defined(_WIN32) && !defined(APIENTRY) && !defined(__CYGWIN__) +#ifndef WIN32_LEAN_AND_MEAN +#define WIN32_LEAN_AND_MEAN 1 +#endif +#ifndef NOMINMAX /* don't define min() and max(). */ +#define NOMINMAX +#endif +#include +#endif + +#ifndef GLAPI +#define GLAPI extern +#endif + +#ifndef GLAPIENTRY +#define GLAPIENTRY +#endif + +#ifndef APIENTRY +#define APIENTRY GLAPIENTRY +#endif + +/* "P" suffix to be used for a pointer to a function */ +#ifndef APIENTRYP +#define APIENTRYP APIENTRY * +#endif + +#ifndef GLAPIENTRYP +#define GLAPIENTRYP GLAPIENTRY * +#endif + +#if defined(PRAGMA_EXPORT_SUPPORTED) +#pragma export on +#endif + +/* + * End system-specific stuff. + **********************************************************************/ + + + +#ifdef __cplusplus +extern "C" { +#endif + + + +#define GL_VERSION_1_1 1 +#define GL_VERSION_1_2 1 +#define GL_VERSION_1_3 1 +#define GL_ARB_imaging 1 + + +/* + * Datatypes + */ +typedef unsigned int GLenum; +typedef unsigned char GLboolean; +typedef unsigned int GLbitfield; +typedef void GLvoid; +typedef signed char GLbyte; /* 1-byte signed */ +typedef short GLshort; /* 2-byte signed */ +typedef int GLint; /* 4-byte signed */ +typedef unsigned char GLubyte; /* 1-byte unsigned */ +typedef unsigned short GLushort; /* 2-byte unsigned */ +typedef unsigned int GLuint; /* 4-byte unsigned */ +typedef int GLsizei; /* 4-byte signed */ +typedef float GLfloat; /* single precision float */ +typedef float GLclampf; /* single precision float in [0,1] */ +typedef double GLdouble; /* double precision float */ +typedef double GLclampd; /* double precision float in [0,1] */ + + + +/* + * Constants + */ + +/* Boolean values */ +#define GL_FALSE 0 +#define GL_TRUE 1 + +/* Data types */ +#define GL_BYTE 0x1400 +#define GL_UNSIGNED_BYTE 0x1401 +#define GL_SHORT 0x1402 +#define GL_UNSIGNED_SHORT 0x1403 +#define GL_INT 0x1404 +#define GL_UNSIGNED_INT 0x1405 +#define GL_FLOAT 0x1406 +#define GL_2_BYTES 0x1407 +#define GL_3_BYTES 0x1408 +#define GL_4_BYTES 0x1409 +#define GL_DOUBLE 0x140A + +/* Primitives */ +#define GL_POINTS 0x0000 +#define GL_LINES 0x0001 +#define GL_LINE_LOOP 0x0002 +#define GL_LINE_STRIP 0x0003 +#define GL_TRIANGLES 0x0004 +#define GL_TRIANGLE_STRIP 0x0005 +#define GL_TRIANGLE_FAN 0x0006 +#define GL_QUADS 0x0007 +#define GL_QUAD_STRIP 0x0008 +#define GL_POLYGON 0x0009 + +/* Vertex Arrays */ +#define GL_VERTEX_ARRAY 0x8074 +#define GL_NORMAL_ARRAY 0x8075 +#define GL_COLOR_ARRAY 0x8076 +#define GL_INDEX_ARRAY 0x8077 +#define GL_TEXTURE_COORD_ARRAY 0x8078 +#define GL_EDGE_FLAG_ARRAY 0x8079 +#define GL_VERTEX_ARRAY_SIZE 0x807A +#define GL_VERTEX_ARRAY_TYPE 0x807B +#define GL_VERTEX_ARRAY_STRIDE 0x807C +#define GL_NORMAL_ARRAY_TYPE 0x807E +#define GL_NORMAL_ARRAY_STRIDE 0x807F +#define GL_COLOR_ARRAY_SIZE 0x8081 +#define GL_COLOR_ARRAY_TYPE 0x8082 +#define GL_COLOR_ARRAY_STRIDE 0x8083 +#define GL_INDEX_ARRAY_TYPE 0x8085 +#define GL_INDEX_ARRAY_STRIDE 0x8086 +#define GL_TEXTURE_COORD_ARRAY_SIZE 0x8088 +#define GL_TEXTURE_COORD_ARRAY_TYPE 0x8089 +#define GL_TEXTURE_COORD_ARRAY_STRIDE 0x808A +#define GL_EDGE_FLAG_ARRAY_STRIDE 0x808C +#define GL_VERTEX_ARRAY_POINTER 0x808E +#define GL_NORMAL_ARRAY_POINTER 0x808F +#define GL_COLOR_ARRAY_POINTER 0x8090 +#define GL_INDEX_ARRAY_POINTER 0x8091 +#define GL_TEXTURE_COORD_ARRAY_POINTER 0x8092 +#define GL_EDGE_FLAG_ARRAY_POINTER 0x8093 +#define GL_V2F 0x2A20 +#define GL_V3F 0x2A21 +#define GL_C4UB_V2F 0x2A22 +#define GL_C4UB_V3F 0x2A23 +#define GL_C3F_V3F 0x2A24 +#define GL_N3F_V3F 0x2A25 +#define GL_C4F_N3F_V3F 0x2A26 +#define GL_T2F_V3F 0x2A27 +#define GL_T4F_V4F 0x2A28 +#define GL_T2F_C4UB_V3F 0x2A29 +#define GL_T2F_C3F_V3F 0x2A2A +#define GL_T2F_N3F_V3F 0x2A2B +#define GL_T2F_C4F_N3F_V3F 0x2A2C +#define GL_T4F_C4F_N3F_V4F 0x2A2D + +/* Matrix Mode */ +#define GL_MATRIX_MODE 0x0BA0 +#define GL_MODELVIEW 0x1700 +#define GL_PROJECTION 0x1701 +#define GL_TEXTURE 0x1702 + +/* Points */ +#define GL_POINT_SMOOTH 0x0B10 +#define GL_POINT_SIZE 0x0B11 +#define GL_POINT_SIZE_GRANULARITY 0x0B13 +#define GL_POINT_SIZE_RANGE 0x0B12 + +/* Lines */ +#define GL_LINE_SMOOTH 0x0B20 +#define GL_LINE_STIPPLE 0x0B24 +#define GL_LINE_STIPPLE_PATTERN 0x0B25 +#define GL_LINE_STIPPLE_REPEAT 0x0B26 +#define GL_LINE_WIDTH 0x0B21 +#define GL_LINE_WIDTH_GRANULARITY 0x0B23 +#define GL_LINE_WIDTH_RANGE 0x0B22 + +/* Polygons */ +#define GL_POINT 0x1B00 +#define GL_LINE 0x1B01 +#define GL_FILL 0x1B02 +#define GL_CW 0x0900 +#define GL_CCW 0x0901 +#define GL_FRONT 0x0404 +#define GL_BACK 0x0405 +#define GL_POLYGON_MODE 0x0B40 +#define GL_POLYGON_SMOOTH 0x0B41 +#define GL_POLYGON_STIPPLE 0x0B42 +#define GL_EDGE_FLAG 0x0B43 +#define GL_CULL_FACE 0x0B44 +#define GL_CULL_FACE_MODE 0x0B45 +#define GL_FRONT_FACE 0x0B46 +#define GL_POLYGON_OFFSET_FACTOR 0x8038 +#define GL_POLYGON_OFFSET_UNITS 0x2A00 +#define GL_POLYGON_OFFSET_POINT 0x2A01 +#define GL_POLYGON_OFFSET_LINE 0x2A02 +#define GL_POLYGON_OFFSET_FILL 0x8037 + +/* Display Lists */ +#define GL_COMPILE 0x1300 +#define GL_COMPILE_AND_EXECUTE 0x1301 +#define GL_LIST_BASE 0x0B32 +#define GL_LIST_INDEX 0x0B33 +#define GL_LIST_MODE 0x0B30 + +/* Depth buffer */ +#define GL_NEVER 0x0200 +#define GL_LESS 0x0201 +#define GL_EQUAL 0x0202 +#define GL_LEQUAL 0x0203 +#define GL_GREATER 0x0204 +#define GL_NOTEQUAL 0x0205 +#define GL_GEQUAL 0x0206 +#define GL_ALWAYS 0x0207 +#define GL_DEPTH_TEST 0x0B71 +#define GL_DEPTH_BITS 0x0D56 +#define GL_DEPTH_CLEAR_VALUE 0x0B73 +#define GL_DEPTH_FUNC 0x0B74 +#define GL_DEPTH_RANGE 0x0B70 +#define GL_DEPTH_WRITEMASK 0x0B72 +#define GL_DEPTH_COMPONENT 0x1902 + +/* Lighting */ +#define GL_LIGHTING 0x0B50 +#define GL_LIGHT0 0x4000 +#define GL_LIGHT1 0x4001 +#define GL_LIGHT2 0x4002 +#define GL_LIGHT3 0x4003 +#define GL_LIGHT4 0x4004 +#define GL_LIGHT5 0x4005 +#define GL_LIGHT6 0x4006 +#define GL_LIGHT7 0x4007 +#define GL_SPOT_EXPONENT 0x1205 +#define GL_SPOT_CUTOFF 0x1206 +#define GL_CONSTANT_ATTENUATION 0x1207 +#define GL_LINEAR_ATTENUATION 0x1208 +#define GL_QUADRATIC_ATTENUATION 0x1209 +#define GL_AMBIENT 0x1200 +#define GL_DIFFUSE 0x1201 +#define GL_SPECULAR 0x1202 +#define GL_SHININESS 0x1601 +#define GL_EMISSION 0x1600 +#define GL_POSITION 0x1203 +#define GL_SPOT_DIRECTION 0x1204 +#define GL_AMBIENT_AND_DIFFUSE 0x1602 +#define GL_COLOR_INDEXES 0x1603 +#define GL_LIGHT_MODEL_TWO_SIDE 0x0B52 +#define GL_LIGHT_MODEL_LOCAL_VIEWER 0x0B51 +#define GL_LIGHT_MODEL_AMBIENT 0x0B53 +#define GL_FRONT_AND_BACK 0x0408 +#define GL_SHADE_MODEL 0x0B54 +#define GL_FLAT 0x1D00 +#define GL_SMOOTH 0x1D01 +#define GL_COLOR_MATERIAL 0x0B57 +#define GL_COLOR_MATERIAL_FACE 0x0B55 +#define GL_COLOR_MATERIAL_PARAMETER 0x0B56 +#define GL_NORMALIZE 0x0BA1 + +/* User clipping planes */ +#define GL_CLIP_PLANE0 0x3000 +#define GL_CLIP_PLANE1 0x3001 +#define GL_CLIP_PLANE2 0x3002 +#define GL_CLIP_PLANE3 0x3003 +#define GL_CLIP_PLANE4 0x3004 +#define GL_CLIP_PLANE5 0x3005 + +/* Accumulation buffer */ +#define GL_ACCUM_RED_BITS 0x0D58 +#define GL_ACCUM_GREEN_BITS 0x0D59 +#define GL_ACCUM_BLUE_BITS 0x0D5A +#define GL_ACCUM_ALPHA_BITS 0x0D5B +#define GL_ACCUM_CLEAR_VALUE 0x0B80 +#define GL_ACCUM 0x0100 +#define GL_ADD 0x0104 +#define GL_LOAD 0x0101 +#define GL_MULT 0x0103 +#define GL_RETURN 0x0102 + +/* Alpha testing */ +#define GL_ALPHA_TEST 0x0BC0 +#define GL_ALPHA_TEST_REF 0x0BC2 +#define GL_ALPHA_TEST_FUNC 0x0BC1 + +/* Blending */ +#define GL_BLEND 0x0BE2 +#define GL_BLEND_SRC 0x0BE1 +#define GL_BLEND_DST 0x0BE0 +#define GL_ZERO 0 +#define GL_ONE 1 +#define GL_SRC_COLOR 0x0300 +#define GL_ONE_MINUS_SRC_COLOR 0x0301 +#define GL_SRC_ALPHA 0x0302 +#define GL_ONE_MINUS_SRC_ALPHA 0x0303 +#define GL_DST_ALPHA 0x0304 +#define GL_ONE_MINUS_DST_ALPHA 0x0305 +#define GL_DST_COLOR 0x0306 +#define GL_ONE_MINUS_DST_COLOR 0x0307 +#define GL_SRC_ALPHA_SATURATE 0x0308 + +/* Render Mode */ +#define GL_FEEDBACK 0x1C01 +#define GL_RENDER 0x1C00 +#define GL_SELECT 0x1C02 + +/* Feedback */ +#define GL_2D 0x0600 +#define GL_3D 0x0601 +#define GL_3D_COLOR 0x0602 +#define GL_3D_COLOR_TEXTURE 0x0603 +#define GL_4D_COLOR_TEXTURE 0x0604 +#define GL_POINT_TOKEN 0x0701 +#define GL_LINE_TOKEN 0x0702 +#define GL_LINE_RESET_TOKEN 0x0707 +#define GL_POLYGON_TOKEN 0x0703 +#define GL_BITMAP_TOKEN 0x0704 +#define GL_DRAW_PIXEL_TOKEN 0x0705 +#define GL_COPY_PIXEL_TOKEN 0x0706 +#define GL_PASS_THROUGH_TOKEN 0x0700 +#define GL_FEEDBACK_BUFFER_POINTER 0x0DF0 +#define GL_FEEDBACK_BUFFER_SIZE 0x0DF1 +#define GL_FEEDBACK_BUFFER_TYPE 0x0DF2 + +/* Selection */ +#define GL_SELECTION_BUFFER_POINTER 0x0DF3 +#define GL_SELECTION_BUFFER_SIZE 0x0DF4 + +/* Fog */ +#define GL_FOG 0x0B60 +#define GL_FOG_MODE 0x0B65 +#define GL_FOG_DENSITY 0x0B62 +#define GL_FOG_COLOR 0x0B66 +#define GL_FOG_INDEX 0x0B61 +#define GL_FOG_START 0x0B63 +#define GL_FOG_END 0x0B64 +#define GL_LINEAR 0x2601 +#define GL_EXP 0x0800 +#define GL_EXP2 0x0801 + +/* Logic Ops */ +#define GL_LOGIC_OP 0x0BF1 +#define GL_INDEX_LOGIC_OP 0x0BF1 +#define GL_COLOR_LOGIC_OP 0x0BF2 +#define GL_LOGIC_OP_MODE 0x0BF0 +#define GL_CLEAR 0x1500 +#define GL_SET 0x150F +#define GL_COPY 0x1503 +#define GL_COPY_INVERTED 0x150C +#define GL_NOOP 0x1505 +#define GL_INVERT 0x150A +#define GL_AND 0x1501 +#define GL_NAND 0x150E +#define GL_OR 0x1507 +#define GL_NOR 0x1508 +#define GL_XOR 0x1506 +#define GL_EQUIV 0x1509 +#define GL_AND_REVERSE 0x1502 +#define GL_AND_INVERTED 0x1504 +#define GL_OR_REVERSE 0x150B +#define GL_OR_INVERTED 0x150D + +/* Stencil */ +#define GL_STENCIL_BITS 0x0D57 +#define GL_STENCIL_TEST 0x0B90 +#define GL_STENCIL_CLEAR_VALUE 0x0B91 +#define GL_STENCIL_FUNC 0x0B92 +#define GL_STENCIL_VALUE_MASK 0x0B93 +#define GL_STENCIL_FAIL 0x0B94 +#define GL_STENCIL_PASS_DEPTH_FAIL 0x0B95 +#define GL_STENCIL_PASS_DEPTH_PASS 0x0B96 +#define GL_STENCIL_REF 0x0B97 +#define GL_STENCIL_WRITEMASK 0x0B98 +#define GL_STENCIL_INDEX 0x1901 +#define GL_KEEP 0x1E00 +#define GL_REPLACE 0x1E01 +#define GL_INCR 0x1E02 +#define GL_DECR 0x1E03 + +/* Buffers, Pixel Drawing/Reading */ +#define GL_NONE 0 +#define GL_LEFT 0x0406 +#define GL_RIGHT 0x0407 +/*GL_FRONT 0x0404 */ +/*GL_BACK 0x0405 */ +/*GL_FRONT_AND_BACK 0x0408 */ +#define GL_FRONT_LEFT 0x0400 +#define GL_FRONT_RIGHT 0x0401 +#define GL_BACK_LEFT 0x0402 +#define GL_BACK_RIGHT 0x0403 +#define GL_AUX0 0x0409 +#define GL_AUX1 0x040A +#define GL_AUX2 0x040B +#define GL_AUX3 0x040C +#define GL_COLOR_INDEX 0x1900 +#define GL_RED 0x1903 +#define GL_GREEN 0x1904 +#define GL_BLUE 0x1905 +#define GL_ALPHA 0x1906 +#define GL_LUMINANCE 0x1909 +#define GL_LUMINANCE_ALPHA 0x190A +#define GL_ALPHA_BITS 0x0D55 +#define GL_RED_BITS 0x0D52 +#define GL_GREEN_BITS 0x0D53 +#define GL_BLUE_BITS 0x0D54 +#define GL_INDEX_BITS 0x0D51 +#define GL_SUBPIXEL_BITS 0x0D50 +#define GL_AUX_BUFFERS 0x0C00 +#define GL_READ_BUFFER 0x0C02 +#define GL_DRAW_BUFFER 0x0C01 +#define GL_DOUBLEBUFFER 0x0C32 +#define GL_STEREO 0x0C33 +#define GL_BITMAP 0x1A00 +#define GL_COLOR 0x1800 +#define GL_DEPTH 0x1801 +#define GL_STENCIL 0x1802 +#define GL_DITHER 0x0BD0 +#define GL_RGB 0x1907 +#define GL_RGBA 0x1908 + +/* Implementation limits */ +#define GL_MAX_LIST_NESTING 0x0B31 +#define GL_MAX_EVAL_ORDER 0x0D30 +#define GL_MAX_LIGHTS 0x0D31 +#define GL_MAX_CLIP_PLANES 0x0D32 +#define GL_MAX_TEXTURE_SIZE 0x0D33 +#define GL_MAX_PIXEL_MAP_TABLE 0x0D34 +#define GL_MAX_ATTRIB_STACK_DEPTH 0x0D35 +#define GL_MAX_MODELVIEW_STACK_DEPTH 0x0D36 +#define GL_MAX_NAME_STACK_DEPTH 0x0D37 +#define GL_MAX_PROJECTION_STACK_DEPTH 0x0D38 +#define GL_MAX_TEXTURE_STACK_DEPTH 0x0D39 +#define GL_MAX_VIEWPORT_DIMS 0x0D3A +#define GL_MAX_CLIENT_ATTRIB_STACK_DEPTH 0x0D3B + +/* Gets */ +#define GL_ATTRIB_STACK_DEPTH 0x0BB0 +#define GL_CLIENT_ATTRIB_STACK_DEPTH 0x0BB1 +#define GL_COLOR_CLEAR_VALUE 0x0C22 +#define GL_COLOR_WRITEMASK 0x0C23 +#define GL_CURRENT_INDEX 0x0B01 +#define GL_CURRENT_COLOR 0x0B00 +#define GL_CURRENT_NORMAL 0x0B02 +#define GL_CURRENT_RASTER_COLOR 0x0B04 +#define GL_CURRENT_RASTER_DISTANCE 0x0B09 +#define GL_CURRENT_RASTER_INDEX 0x0B05 +#define GL_CURRENT_RASTER_POSITION 0x0B07 +#define GL_CURRENT_RASTER_TEXTURE_COORDS 0x0B06 +#define GL_CURRENT_RASTER_POSITION_VALID 0x0B08 +#define GL_CURRENT_TEXTURE_COORDS 0x0B03 +#define GL_INDEX_CLEAR_VALUE 0x0C20 +#define GL_INDEX_MODE 0x0C30 +#define GL_INDEX_WRITEMASK 0x0C21 +#define GL_MODELVIEW_MATRIX 0x0BA6 +#define GL_MODELVIEW_STACK_DEPTH 0x0BA3 +#define GL_NAME_STACK_DEPTH 0x0D70 +#define GL_PROJECTION_MATRIX 0x0BA7 +#define GL_PROJECTION_STACK_DEPTH 0x0BA4 +#define GL_RENDER_MODE 0x0C40 +#define GL_RGBA_MODE 0x0C31 +#define GL_TEXTURE_MATRIX 0x0BA8 +#define GL_TEXTURE_STACK_DEPTH 0x0BA5 +#define GL_VIEWPORT 0x0BA2 + +/* Evaluators */ +#define GL_AUTO_NORMAL 0x0D80 +#define GL_MAP1_COLOR_4 0x0D90 +#define GL_MAP1_INDEX 0x0D91 +#define GL_MAP1_NORMAL 0x0D92 +#define GL_MAP1_TEXTURE_COORD_1 0x0D93 +#define GL_MAP1_TEXTURE_COORD_2 0x0D94 +#define GL_MAP1_TEXTURE_COORD_3 0x0D95 +#define GL_MAP1_TEXTURE_COORD_4 0x0D96 +#define GL_MAP1_VERTEX_3 0x0D97 +#define GL_MAP1_VERTEX_4 0x0D98 +#define GL_MAP2_COLOR_4 0x0DB0 +#define GL_MAP2_INDEX 0x0DB1 +#define GL_MAP2_NORMAL 0x0DB2 +#define GL_MAP2_TEXTURE_COORD_1 0x0DB3 +#define GL_MAP2_TEXTURE_COORD_2 0x0DB4 +#define GL_MAP2_TEXTURE_COORD_3 0x0DB5 +#define GL_MAP2_TEXTURE_COORD_4 0x0DB6 +#define GL_MAP2_VERTEX_3 0x0DB7 +#define GL_MAP2_VERTEX_4 0x0DB8 +#define GL_MAP1_GRID_DOMAIN 0x0DD0 +#define GL_MAP1_GRID_SEGMENTS 0x0DD1 +#define GL_MAP2_GRID_DOMAIN 0x0DD2 +#define GL_MAP2_GRID_SEGMENTS 0x0DD3 +#define GL_COEFF 0x0A00 +#define GL_ORDER 0x0A01 +#define GL_DOMAIN 0x0A02 + +/* Hints */ +#define GL_PERSPECTIVE_CORRECTION_HINT 0x0C50 +#define GL_POINT_SMOOTH_HINT 0x0C51 +#define GL_LINE_SMOOTH_HINT 0x0C52 +#define GL_POLYGON_SMOOTH_HINT 0x0C53 +#define GL_FOG_HINT 0x0C54 +#define GL_DONT_CARE 0x1100 +#define GL_FASTEST 0x1101 +#define GL_NICEST 0x1102 + +/* Scissor box */ +#define GL_SCISSOR_BOX 0x0C10 +#define GL_SCISSOR_TEST 0x0C11 + +/* Pixel Mode / Transfer */ +#define GL_MAP_COLOR 0x0D10 +#define GL_MAP_STENCIL 0x0D11 +#define GL_INDEX_SHIFT 0x0D12 +#define GL_INDEX_OFFSET 0x0D13 +#define GL_RED_SCALE 0x0D14 +#define GL_RED_BIAS 0x0D15 +#define GL_GREEN_SCALE 0x0D18 +#define GL_GREEN_BIAS 0x0D19 +#define GL_BLUE_SCALE 0x0D1A +#define GL_BLUE_BIAS 0x0D1B +#define GL_ALPHA_SCALE 0x0D1C +#define GL_ALPHA_BIAS 0x0D1D +#define GL_DEPTH_SCALE 0x0D1E +#define GL_DEPTH_BIAS 0x0D1F +#define GL_PIXEL_MAP_S_TO_S_SIZE 0x0CB1 +#define GL_PIXEL_MAP_I_TO_I_SIZE 0x0CB0 +#define GL_PIXEL_MAP_I_TO_R_SIZE 0x0CB2 +#define GL_PIXEL_MAP_I_TO_G_SIZE 0x0CB3 +#define GL_PIXEL_MAP_I_TO_B_SIZE 0x0CB4 +#define GL_PIXEL_MAP_I_TO_A_SIZE 0x0CB5 +#define GL_PIXEL_MAP_R_TO_R_SIZE 0x0CB6 +#define GL_PIXEL_MAP_G_TO_G_SIZE 0x0CB7 +#define GL_PIXEL_MAP_B_TO_B_SIZE 0x0CB8 +#define GL_PIXEL_MAP_A_TO_A_SIZE 0x0CB9 +#define GL_PIXEL_MAP_S_TO_S 0x0C71 +#define GL_PIXEL_MAP_I_TO_I 0x0C70 +#define GL_PIXEL_MAP_I_TO_R 0x0C72 +#define GL_PIXEL_MAP_I_TO_G 0x0C73 +#define GL_PIXEL_MAP_I_TO_B 0x0C74 +#define GL_PIXEL_MAP_I_TO_A 0x0C75 +#define GL_PIXEL_MAP_R_TO_R 0x0C76 +#define GL_PIXEL_MAP_G_TO_G 0x0C77 +#define GL_PIXEL_MAP_B_TO_B 0x0C78 +#define GL_PIXEL_MAP_A_TO_A 0x0C79 +#define GL_PACK_ALIGNMENT 0x0D05 +#define GL_PACK_LSB_FIRST 0x0D01 +#define GL_PACK_ROW_LENGTH 0x0D02 +#define GL_PACK_SKIP_PIXELS 0x0D04 +#define GL_PACK_SKIP_ROWS 0x0D03 +#define GL_PACK_SWAP_BYTES 0x0D00 +#define GL_UNPACK_ALIGNMENT 0x0CF5 +#define GL_UNPACK_LSB_FIRST 0x0CF1 +#define GL_UNPACK_ROW_LENGTH 0x0CF2 +#define GL_UNPACK_SKIP_PIXELS 0x0CF4 +#define GL_UNPACK_SKIP_ROWS 0x0CF3 +#define GL_UNPACK_SWAP_BYTES 0x0CF0 +#define GL_ZOOM_X 0x0D16 +#define GL_ZOOM_Y 0x0D17 + +/* Texture mapping */ +#define GL_TEXTURE_ENV 0x2300 +#define GL_TEXTURE_ENV_MODE 0x2200 +#define GL_TEXTURE_1D 0x0DE0 +#define GL_TEXTURE_2D 0x0DE1 +#define GL_TEXTURE_WRAP_S 0x2802 +#define GL_TEXTURE_WRAP_T 0x2803 +#define GL_TEXTURE_MAG_FILTER 0x2800 +#define GL_TEXTURE_MIN_FILTER 0x2801 +#define GL_TEXTURE_ENV_COLOR 0x2201 +#define GL_TEXTURE_GEN_S 0x0C60 +#define GL_TEXTURE_GEN_T 0x0C61 +#define GL_TEXTURE_GEN_R 0x0C62 +#define GL_TEXTURE_GEN_Q 0x0C63 +#define GL_TEXTURE_GEN_MODE 0x2500 +#define GL_TEXTURE_BORDER_COLOR 0x1004 +#define GL_TEXTURE_WIDTH 0x1000 +#define GL_TEXTURE_HEIGHT 0x1001 +#define GL_TEXTURE_BORDER 0x1005 +#define GL_TEXTURE_COMPONENTS 0x1003 +#define GL_TEXTURE_RED_SIZE 0x805C +#define GL_TEXTURE_GREEN_SIZE 0x805D +#define GL_TEXTURE_BLUE_SIZE 0x805E +#define GL_TEXTURE_ALPHA_SIZE 0x805F +#define GL_TEXTURE_LUMINANCE_SIZE 0x8060 +#define GL_TEXTURE_INTENSITY_SIZE 0x8061 +#define GL_NEAREST_MIPMAP_NEAREST 0x2700 +#define GL_NEAREST_MIPMAP_LINEAR 0x2702 +#define GL_LINEAR_MIPMAP_NEAREST 0x2701 +#define GL_LINEAR_MIPMAP_LINEAR 0x2703 +#define GL_OBJECT_LINEAR 0x2401 +#define GL_OBJECT_PLANE 0x2501 +#define GL_EYE_LINEAR 0x2400 +#define GL_EYE_PLANE 0x2502 +#define GL_SPHERE_MAP 0x2402 +#define GL_DECAL 0x2101 +#define GL_MODULATE 0x2100 +#define GL_NEAREST 0x2600 +#define GL_REPEAT 0x2901 +#define GL_CLAMP 0x2900 +#define GL_S 0x2000 +#define GL_T 0x2001 +#define GL_R 0x2002 +#define GL_Q 0x2003 + +/* Utility */ +#define GL_VENDOR 0x1F00 +#define GL_RENDERER 0x1F01 +#define GL_VERSION 0x1F02 +#define GL_EXTENSIONS 0x1F03 + +/* Errors */ +#define GL_NO_ERROR 0 +#define GL_INVALID_ENUM 0x0500 +#define GL_INVALID_VALUE 0x0501 +#define GL_INVALID_OPERATION 0x0502 +#define GL_STACK_OVERFLOW 0x0503 +#define GL_STACK_UNDERFLOW 0x0504 +#define GL_OUT_OF_MEMORY 0x0505 + +/* glPush/PopAttrib bits */ +#define GL_CURRENT_BIT 0x00000001 +#define GL_POINT_BIT 0x00000002 +#define GL_LINE_BIT 0x00000004 +#define GL_POLYGON_BIT 0x00000008 +#define GL_POLYGON_STIPPLE_BIT 0x00000010 +#define GL_PIXEL_MODE_BIT 0x00000020 +#define GL_LIGHTING_BIT 0x00000040 +#define GL_FOG_BIT 0x00000080 +#define GL_DEPTH_BUFFER_BIT 0x00000100 +#define GL_ACCUM_BUFFER_BIT 0x00000200 +#define GL_STENCIL_BUFFER_BIT 0x00000400 +#define GL_VIEWPORT_BIT 0x00000800 +#define GL_TRANSFORM_BIT 0x00001000 +#define GL_ENABLE_BIT 0x00002000 +#define GL_COLOR_BUFFER_BIT 0x00004000 +#define GL_HINT_BIT 0x00008000 +#define GL_EVAL_BIT 0x00010000 +#define GL_LIST_BIT 0x00020000 +#define GL_TEXTURE_BIT 0x00040000 +#define GL_SCISSOR_BIT 0x00080000 +#define GL_ALL_ATTRIB_BITS 0x000FFFFF + + +/* OpenGL 1.1 */ +#define GL_PROXY_TEXTURE_1D 0x8063 +#define GL_PROXY_TEXTURE_2D 0x8064 +#define GL_TEXTURE_PRIORITY 0x8066 +#define GL_TEXTURE_RESIDENT 0x8067 +#define GL_TEXTURE_BINDING_1D 0x8068 +#define GL_TEXTURE_BINDING_2D 0x8069 +#define GL_TEXTURE_INTERNAL_FORMAT 0x1003 +#define GL_ALPHA4 0x803B +#define GL_ALPHA8 0x803C +#define GL_ALPHA12 0x803D +#define GL_ALPHA16 0x803E +#define GL_LUMINANCE4 0x803F +#define GL_LUMINANCE8 0x8040 +#define GL_LUMINANCE12 0x8041 +#define GL_LUMINANCE16 0x8042 +#define GL_LUMINANCE4_ALPHA4 0x8043 +#define GL_LUMINANCE6_ALPHA2 0x8044 +#define GL_LUMINANCE8_ALPHA8 0x8045 +#define GL_LUMINANCE12_ALPHA4 0x8046 +#define GL_LUMINANCE12_ALPHA12 0x8047 +#define GL_LUMINANCE16_ALPHA16 0x8048 +#define GL_INTENSITY 0x8049 +#define GL_INTENSITY4 0x804A +#define GL_INTENSITY8 0x804B +#define GL_INTENSITY12 0x804C +#define GL_INTENSITY16 0x804D +#define GL_R3_G3_B2 0x2A10 +#define GL_RGB4 0x804F +#define GL_RGB5 0x8050 +#define GL_RGB8 0x8051 +#define GL_RGB10 0x8052 +#define GL_RGB12 0x8053 +#define GL_RGB16 0x8054 +#define GL_RGBA2 0x8055 +#define GL_RGBA4 0x8056 +#define GL_RGB5_A1 0x8057 +#define GL_RGBA8 0x8058 +#define GL_RGB10_A2 0x8059 +#define GL_RGBA12 0x805A +#define GL_RGBA16 0x805B +#define GL_CLIENT_PIXEL_STORE_BIT 0x00000001 +#define GL_CLIENT_VERTEX_ARRAY_BIT 0x00000002 +#define GL_ALL_CLIENT_ATTRIB_BITS 0xFFFFFFFF +#define GL_CLIENT_ALL_ATTRIB_BITS 0xFFFFFFFF + + + +/* + * Miscellaneous + */ + +GLAPI void GLAPIENTRY glClearIndex( GLfloat c ); + +GLAPI void GLAPIENTRY glClearColor( GLclampf red, GLclampf green, GLclampf blue, GLclampf alpha ); + +GLAPI void GLAPIENTRY glClear( GLbitfield mask ); + +GLAPI void GLAPIENTRY glIndexMask( GLuint mask ); + +GLAPI void GLAPIENTRY glColorMask( GLboolean red, GLboolean green, GLboolean blue, GLboolean alpha ); + +GLAPI void GLAPIENTRY glAlphaFunc( GLenum func, GLclampf ref ); + +GLAPI void GLAPIENTRY glBlendFunc( GLenum sfactor, GLenum dfactor ); + +GLAPI void GLAPIENTRY glLogicOp( GLenum opcode ); + +GLAPI void GLAPIENTRY glCullFace( GLenum mode ); + +GLAPI void GLAPIENTRY glFrontFace( GLenum mode ); + +GLAPI void GLAPIENTRY glPointSize( GLfloat size ); + +GLAPI void GLAPIENTRY glLineWidth( GLfloat width ); + +GLAPI void GLAPIENTRY glLineStipple( GLint factor, GLushort pattern ); + +GLAPI void GLAPIENTRY glPolygonMode( GLenum face, GLenum mode ); + +GLAPI void GLAPIENTRY glPolygonOffset( GLfloat factor, GLfloat units ); + +GLAPI void GLAPIENTRY glPolygonStipple( const GLubyte *mask ); + +GLAPI void GLAPIENTRY glGetPolygonStipple( GLubyte *mask ); + +GLAPI void GLAPIENTRY glEdgeFlag( GLboolean flag ); + +GLAPI void GLAPIENTRY glEdgeFlagv( const GLboolean *flag ); + +GLAPI void GLAPIENTRY glScissor( GLint x, GLint y, GLsizei width, GLsizei height); + +GLAPI void GLAPIENTRY glClipPlane( GLenum plane, const GLdouble *equation ); + +GLAPI void GLAPIENTRY glGetClipPlane( GLenum plane, GLdouble *equation ); + +GLAPI void GLAPIENTRY glDrawBuffer( GLenum mode ); + +GLAPI void GLAPIENTRY glReadBuffer( GLenum mode ); + +GLAPI void GLAPIENTRY glEnable( GLenum cap ); + +GLAPI void GLAPIENTRY glDisable( GLenum cap ); + +GLAPI GLboolean GLAPIENTRY glIsEnabled( GLenum cap ); + + +GLAPI void GLAPIENTRY glEnableClientState( GLenum cap ); /* 1.1 */ + +GLAPI void GLAPIENTRY glDisableClientState( GLenum cap ); /* 1.1 */ + + +GLAPI void GLAPIENTRY glGetBooleanv( GLenum pname, GLboolean *params ); + +GLAPI void GLAPIENTRY glGetDoublev( GLenum pname, GLdouble *params ); + +GLAPI void GLAPIENTRY glGetFloatv( GLenum pname, GLfloat *params ); + +GLAPI void GLAPIENTRY glGetIntegerv( GLenum pname, GLint *params ); + + +GLAPI void GLAPIENTRY glPushAttrib( GLbitfield mask ); + +GLAPI void GLAPIENTRY glPopAttrib( void ); + + +GLAPI void GLAPIENTRY glPushClientAttrib( GLbitfield mask ); /* 1.1 */ + +GLAPI void GLAPIENTRY glPopClientAttrib( void ); /* 1.1 */ + + +GLAPI GLint GLAPIENTRY glRenderMode( GLenum mode ); + +GLAPI GLenum GLAPIENTRY glGetError( void ); + +GLAPI const GLubyte * GLAPIENTRY glGetString( GLenum name ); + +GLAPI void GLAPIENTRY glFinish( void ); + +GLAPI void GLAPIENTRY glFlush( void ); + +GLAPI void GLAPIENTRY glHint( GLenum target, GLenum mode ); + + +/* + * Depth Buffer + */ + +GLAPI void GLAPIENTRY glClearDepth( GLclampd depth ); + +GLAPI void GLAPIENTRY glDepthFunc( GLenum func ); + +GLAPI void GLAPIENTRY glDepthMask( GLboolean flag ); + +GLAPI void GLAPIENTRY glDepthRange( GLclampd near_val, GLclampd far_val ); + + +/* + * Accumulation Buffer + */ + +GLAPI void GLAPIENTRY glClearAccum( GLfloat red, GLfloat green, GLfloat blue, GLfloat alpha ); + +GLAPI void GLAPIENTRY glAccum( GLenum op, GLfloat value ); + + +/* + * Transformation + */ + +GLAPI void GLAPIENTRY glMatrixMode( GLenum mode ); + +GLAPI void GLAPIENTRY glOrtho( GLdouble left, GLdouble right, + GLdouble bottom, GLdouble top, + GLdouble near_val, GLdouble far_val ); + +GLAPI void GLAPIENTRY glFrustum( GLdouble left, GLdouble right, + GLdouble bottom, GLdouble top, + GLdouble near_val, GLdouble far_val ); + +GLAPI void GLAPIENTRY glViewport( GLint x, GLint y, + GLsizei width, GLsizei height ); + +GLAPI void GLAPIENTRY glPushMatrix( void ); + +GLAPI void GLAPIENTRY glPopMatrix( void ); + +GLAPI void GLAPIENTRY glLoadIdentity( void ); + +GLAPI void GLAPIENTRY glLoadMatrixd( const GLdouble *m ); +GLAPI void GLAPIENTRY glLoadMatrixf( const GLfloat *m ); + +GLAPI void GLAPIENTRY glMultMatrixd( const GLdouble *m ); +GLAPI void GLAPIENTRY glMultMatrixf( const GLfloat *m ); + +GLAPI void GLAPIENTRY glRotated( GLdouble angle, + GLdouble x, GLdouble y, GLdouble z ); +GLAPI void GLAPIENTRY glRotatef( GLfloat angle, + GLfloat x, GLfloat y, GLfloat z ); + +GLAPI void GLAPIENTRY glScaled( GLdouble x, GLdouble y, GLdouble z ); +GLAPI void GLAPIENTRY glScalef( GLfloat x, GLfloat y, GLfloat z ); + +GLAPI void GLAPIENTRY glTranslated( GLdouble x, GLdouble y, GLdouble z ); +GLAPI void GLAPIENTRY glTranslatef( GLfloat x, GLfloat y, GLfloat z ); + + +/* + * Display Lists + */ + +GLAPI GLboolean GLAPIENTRY glIsList( GLuint list ); + +GLAPI void GLAPIENTRY glDeleteLists( GLuint list, GLsizei range ); + +GLAPI GLuint GLAPIENTRY glGenLists( GLsizei range ); + +GLAPI void GLAPIENTRY glNewList( GLuint list, GLenum mode ); + +GLAPI void GLAPIENTRY glEndList( void ); + +GLAPI void GLAPIENTRY glCallList( GLuint list ); + +GLAPI void GLAPIENTRY glCallLists( GLsizei n, GLenum type, + const GLvoid *lists ); + +GLAPI void GLAPIENTRY glListBase( GLuint base ); + + +/* + * Drawing Functions + */ + +GLAPI void GLAPIENTRY glBegin( GLenum mode ); + +GLAPI void GLAPIENTRY glEnd( void ); + + +GLAPI void GLAPIENTRY glVertex2d( GLdouble x, GLdouble y ); +GLAPI void GLAPIENTRY glVertex2f( GLfloat x, GLfloat y ); +GLAPI void GLAPIENTRY glVertex2i( GLint x, GLint y ); +GLAPI void GLAPIENTRY glVertex2s( GLshort x, GLshort y ); + +GLAPI void GLAPIENTRY glVertex3d( GLdouble x, GLdouble y, GLdouble z ); +GLAPI void GLAPIENTRY glVertex3f( GLfloat x, GLfloat y, GLfloat z ); +GLAPI void GLAPIENTRY glVertex3i( GLint x, GLint y, GLint z ); +GLAPI void GLAPIENTRY glVertex3s( GLshort x, GLshort y, GLshort z ); + +GLAPI void GLAPIENTRY glVertex4d( GLdouble x, GLdouble y, GLdouble z, GLdouble w ); +GLAPI void GLAPIENTRY glVertex4f( GLfloat x, GLfloat y, GLfloat z, GLfloat w ); +GLAPI void GLAPIENTRY glVertex4i( GLint x, GLint y, GLint z, GLint w ); +GLAPI void GLAPIENTRY glVertex4s( GLshort x, GLshort y, GLshort z, GLshort w ); + +GLAPI void GLAPIENTRY glVertex2dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glVertex2fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glVertex2iv( const GLint *v ); +GLAPI void GLAPIENTRY glVertex2sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glVertex3dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glVertex3fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glVertex3iv( const GLint *v ); +GLAPI void GLAPIENTRY glVertex3sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glVertex4dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glVertex4fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glVertex4iv( const GLint *v ); +GLAPI void GLAPIENTRY glVertex4sv( const GLshort *v ); + + +GLAPI void GLAPIENTRY glNormal3b( GLbyte nx, GLbyte ny, GLbyte nz ); +GLAPI void GLAPIENTRY glNormal3d( GLdouble nx, GLdouble ny, GLdouble nz ); +GLAPI void GLAPIENTRY glNormal3f( GLfloat nx, GLfloat ny, GLfloat nz ); +GLAPI void GLAPIENTRY glNormal3i( GLint nx, GLint ny, GLint nz ); +GLAPI void GLAPIENTRY glNormal3s( GLshort nx, GLshort ny, GLshort nz ); + +GLAPI void GLAPIENTRY glNormal3bv( const GLbyte *v ); +GLAPI void GLAPIENTRY glNormal3dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glNormal3fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glNormal3iv( const GLint *v ); +GLAPI void GLAPIENTRY glNormal3sv( const GLshort *v ); + + +GLAPI void GLAPIENTRY glIndexd( GLdouble c ); +GLAPI void GLAPIENTRY glIndexf( GLfloat c ); +GLAPI void GLAPIENTRY glIndexi( GLint c ); +GLAPI void GLAPIENTRY glIndexs( GLshort c ); +GLAPI void GLAPIENTRY glIndexub( GLubyte c ); /* 1.1 */ + +GLAPI void GLAPIENTRY glIndexdv( const GLdouble *c ); +GLAPI void GLAPIENTRY glIndexfv( const GLfloat *c ); +GLAPI void GLAPIENTRY glIndexiv( const GLint *c ); +GLAPI void GLAPIENTRY glIndexsv( const GLshort *c ); +GLAPI void GLAPIENTRY glIndexubv( const GLubyte *c ); /* 1.1 */ + +GLAPI void GLAPIENTRY glColor3b( GLbyte red, GLbyte green, GLbyte blue ); +GLAPI void GLAPIENTRY glColor3d( GLdouble red, GLdouble green, GLdouble blue ); +GLAPI void GLAPIENTRY glColor3f( GLfloat red, GLfloat green, GLfloat blue ); +GLAPI void GLAPIENTRY glColor3i( GLint red, GLint green, GLint blue ); +GLAPI void GLAPIENTRY glColor3s( GLshort red, GLshort green, GLshort blue ); +GLAPI void GLAPIENTRY glColor3ub( GLubyte red, GLubyte green, GLubyte blue ); +GLAPI void GLAPIENTRY glColor3ui( GLuint red, GLuint green, GLuint blue ); +GLAPI void GLAPIENTRY glColor3us( GLushort red, GLushort green, GLushort blue ); + +GLAPI void GLAPIENTRY glColor4b( GLbyte red, GLbyte green, + GLbyte blue, GLbyte alpha ); +GLAPI void GLAPIENTRY glColor4d( GLdouble red, GLdouble green, + GLdouble blue, GLdouble alpha ); +GLAPI void GLAPIENTRY glColor4f( GLfloat red, GLfloat green, + GLfloat blue, GLfloat alpha ); +GLAPI void GLAPIENTRY glColor4i( GLint red, GLint green, + GLint blue, GLint alpha ); +GLAPI void GLAPIENTRY glColor4s( GLshort red, GLshort green, + GLshort blue, GLshort alpha ); +GLAPI void GLAPIENTRY glColor4ub( GLubyte red, GLubyte green, + GLubyte blue, GLubyte alpha ); +GLAPI void GLAPIENTRY glColor4ui( GLuint red, GLuint green, + GLuint blue, GLuint alpha ); +GLAPI void GLAPIENTRY glColor4us( GLushort red, GLushort green, + GLushort blue, GLushort alpha ); + + +GLAPI void GLAPIENTRY glColor3bv( const GLbyte *v ); +GLAPI void GLAPIENTRY glColor3dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glColor3fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glColor3iv( const GLint *v ); +GLAPI void GLAPIENTRY glColor3sv( const GLshort *v ); +GLAPI void GLAPIENTRY glColor3ubv( const GLubyte *v ); +GLAPI void GLAPIENTRY glColor3uiv( const GLuint *v ); +GLAPI void GLAPIENTRY glColor3usv( const GLushort *v ); + +GLAPI void GLAPIENTRY glColor4bv( const GLbyte *v ); +GLAPI void GLAPIENTRY glColor4dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glColor4fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glColor4iv( const GLint *v ); +GLAPI void GLAPIENTRY glColor4sv( const GLshort *v ); +GLAPI void GLAPIENTRY glColor4ubv( const GLubyte *v ); +GLAPI void GLAPIENTRY glColor4uiv( const GLuint *v ); +GLAPI void GLAPIENTRY glColor4usv( const GLushort *v ); + + +GLAPI void GLAPIENTRY glTexCoord1d( GLdouble s ); +GLAPI void GLAPIENTRY glTexCoord1f( GLfloat s ); +GLAPI void GLAPIENTRY glTexCoord1i( GLint s ); +GLAPI void GLAPIENTRY glTexCoord1s( GLshort s ); + +GLAPI void GLAPIENTRY glTexCoord2d( GLdouble s, GLdouble t ); +GLAPI void GLAPIENTRY glTexCoord2f( GLfloat s, GLfloat t ); +GLAPI void GLAPIENTRY glTexCoord2i( GLint s, GLint t ); +GLAPI void GLAPIENTRY glTexCoord2s( GLshort s, GLshort t ); + +GLAPI void GLAPIENTRY glTexCoord3d( GLdouble s, GLdouble t, GLdouble r ); +GLAPI void GLAPIENTRY glTexCoord3f( GLfloat s, GLfloat t, GLfloat r ); +GLAPI void GLAPIENTRY glTexCoord3i( GLint s, GLint t, GLint r ); +GLAPI void GLAPIENTRY glTexCoord3s( GLshort s, GLshort t, GLshort r ); + +GLAPI void GLAPIENTRY glTexCoord4d( GLdouble s, GLdouble t, GLdouble r, GLdouble q ); +GLAPI void GLAPIENTRY glTexCoord4f( GLfloat s, GLfloat t, GLfloat r, GLfloat q ); +GLAPI void GLAPIENTRY glTexCoord4i( GLint s, GLint t, GLint r, GLint q ); +GLAPI void GLAPIENTRY glTexCoord4s( GLshort s, GLshort t, GLshort r, GLshort q ); + +GLAPI void GLAPIENTRY glTexCoord1dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glTexCoord1fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glTexCoord1iv( const GLint *v ); +GLAPI void GLAPIENTRY glTexCoord1sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glTexCoord2dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glTexCoord2fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glTexCoord2iv( const GLint *v ); +GLAPI void GLAPIENTRY glTexCoord2sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glTexCoord3dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glTexCoord3fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glTexCoord3iv( const GLint *v ); +GLAPI void GLAPIENTRY glTexCoord3sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glTexCoord4dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glTexCoord4fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glTexCoord4iv( const GLint *v ); +GLAPI void GLAPIENTRY glTexCoord4sv( const GLshort *v ); + + +GLAPI void GLAPIENTRY glRasterPos2d( GLdouble x, GLdouble y ); +GLAPI void GLAPIENTRY glRasterPos2f( GLfloat x, GLfloat y ); +GLAPI void GLAPIENTRY glRasterPos2i( GLint x, GLint y ); +GLAPI void GLAPIENTRY glRasterPos2s( GLshort x, GLshort y ); + +GLAPI void GLAPIENTRY glRasterPos3d( GLdouble x, GLdouble y, GLdouble z ); +GLAPI void GLAPIENTRY glRasterPos3f( GLfloat x, GLfloat y, GLfloat z ); +GLAPI void GLAPIENTRY glRasterPos3i( GLint x, GLint y, GLint z ); +GLAPI void GLAPIENTRY glRasterPos3s( GLshort x, GLshort y, GLshort z ); + +GLAPI void GLAPIENTRY glRasterPos4d( GLdouble x, GLdouble y, GLdouble z, GLdouble w ); +GLAPI void GLAPIENTRY glRasterPos4f( GLfloat x, GLfloat y, GLfloat z, GLfloat w ); +GLAPI void GLAPIENTRY glRasterPos4i( GLint x, GLint y, GLint z, GLint w ); +GLAPI void GLAPIENTRY glRasterPos4s( GLshort x, GLshort y, GLshort z, GLshort w ); + +GLAPI void GLAPIENTRY glRasterPos2dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glRasterPos2fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glRasterPos2iv( const GLint *v ); +GLAPI void GLAPIENTRY glRasterPos2sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glRasterPos3dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glRasterPos3fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glRasterPos3iv( const GLint *v ); +GLAPI void GLAPIENTRY glRasterPos3sv( const GLshort *v ); + +GLAPI void GLAPIENTRY glRasterPos4dv( const GLdouble *v ); +GLAPI void GLAPIENTRY glRasterPos4fv( const GLfloat *v ); +GLAPI void GLAPIENTRY glRasterPos4iv( const GLint *v ); +GLAPI void GLAPIENTRY glRasterPos4sv( const GLshort *v ); + + +GLAPI void GLAPIENTRY glRectd( GLdouble x1, GLdouble y1, GLdouble x2, GLdouble y2 ); +GLAPI void GLAPIENTRY glRectf( GLfloat x1, GLfloat y1, GLfloat x2, GLfloat y2 ); +GLAPI void GLAPIENTRY glRecti( GLint x1, GLint y1, GLint x2, GLint y2 ); +GLAPI void GLAPIENTRY glRects( GLshort x1, GLshort y1, GLshort x2, GLshort y2 ); + + +GLAPI void GLAPIENTRY glRectdv( const GLdouble *v1, const GLdouble *v2 ); +GLAPI void GLAPIENTRY glRectfv( const GLfloat *v1, const GLfloat *v2 ); +GLAPI void GLAPIENTRY glRectiv( const GLint *v1, const GLint *v2 ); +GLAPI void GLAPIENTRY glRectsv( const GLshort *v1, const GLshort *v2 ); + + +/* + * Vertex Arrays (1.1) + */ + +GLAPI void GLAPIENTRY glVertexPointer( GLint size, GLenum type, + GLsizei stride, const GLvoid *ptr ); + +GLAPI void GLAPIENTRY glNormalPointer( GLenum type, GLsizei stride, + const GLvoid *ptr ); + +GLAPI void GLAPIENTRY glColorPointer( GLint size, GLenum type, + GLsizei stride, const GLvoid *ptr ); + +GLAPI void GLAPIENTRY glIndexPointer( GLenum type, GLsizei stride, + const GLvoid *ptr ); + +GLAPI void GLAPIENTRY glTexCoordPointer( GLint size, GLenum type, + GLsizei stride, const GLvoid *ptr ); + +GLAPI void GLAPIENTRY glEdgeFlagPointer( GLsizei stride, const GLvoid *ptr ); + +GLAPI void GLAPIENTRY glGetPointerv( GLenum pname, GLvoid **params ); + +GLAPI void GLAPIENTRY glArrayElement( GLint i ); + +GLAPI void GLAPIENTRY glDrawArrays( GLenum mode, GLint first, GLsizei count ); + +GLAPI void GLAPIENTRY glDrawElements( GLenum mode, GLsizei count, + GLenum type, const GLvoid *indices ); + +GLAPI void GLAPIENTRY glInterleavedArrays( GLenum format, GLsizei stride, + const GLvoid *pointer ); + +/* + * Lighting + */ + +GLAPI void GLAPIENTRY glShadeModel( GLenum mode ); + +GLAPI void GLAPIENTRY glLightf( GLenum light, GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glLighti( GLenum light, GLenum pname, GLint param ); +GLAPI void GLAPIENTRY glLightfv( GLenum light, GLenum pname, + const GLfloat *params ); +GLAPI void GLAPIENTRY glLightiv( GLenum light, GLenum pname, + const GLint *params ); + +GLAPI void GLAPIENTRY glGetLightfv( GLenum light, GLenum pname, + GLfloat *params ); +GLAPI void GLAPIENTRY glGetLightiv( GLenum light, GLenum pname, + GLint *params ); + +GLAPI void GLAPIENTRY glLightModelf( GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glLightModeli( GLenum pname, GLint param ); +GLAPI void GLAPIENTRY glLightModelfv( GLenum pname, const GLfloat *params ); +GLAPI void GLAPIENTRY glLightModeliv( GLenum pname, const GLint *params ); + +GLAPI void GLAPIENTRY glMaterialf( GLenum face, GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glMateriali( GLenum face, GLenum pname, GLint param ); +GLAPI void GLAPIENTRY glMaterialfv( GLenum face, GLenum pname, const GLfloat *params ); +GLAPI void GLAPIENTRY glMaterialiv( GLenum face, GLenum pname, const GLint *params ); + +GLAPI void GLAPIENTRY glGetMaterialfv( GLenum face, GLenum pname, GLfloat *params ); +GLAPI void GLAPIENTRY glGetMaterialiv( GLenum face, GLenum pname, GLint *params ); + +GLAPI void GLAPIENTRY glColorMaterial( GLenum face, GLenum mode ); + + +/* + * Raster functions + */ + +GLAPI void GLAPIENTRY glPixelZoom( GLfloat xfactor, GLfloat yfactor ); + +GLAPI void GLAPIENTRY glPixelStoref( GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glPixelStorei( GLenum pname, GLint param ); + +GLAPI void GLAPIENTRY glPixelTransferf( GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glPixelTransferi( GLenum pname, GLint param ); + +GLAPI void GLAPIENTRY glPixelMapfv( GLenum map, GLsizei mapsize, + const GLfloat *values ); +GLAPI void GLAPIENTRY glPixelMapuiv( GLenum map, GLsizei mapsize, + const GLuint *values ); +GLAPI void GLAPIENTRY glPixelMapusv( GLenum map, GLsizei mapsize, + const GLushort *values ); + +GLAPI void GLAPIENTRY glGetPixelMapfv( GLenum map, GLfloat *values ); +GLAPI void GLAPIENTRY glGetPixelMapuiv( GLenum map, GLuint *values ); +GLAPI void GLAPIENTRY glGetPixelMapusv( GLenum map, GLushort *values ); + +GLAPI void GLAPIENTRY glBitmap( GLsizei width, GLsizei height, + GLfloat xorig, GLfloat yorig, + GLfloat xmove, GLfloat ymove, + const GLubyte *bitmap ); + +GLAPI void GLAPIENTRY glReadPixels( GLint x, GLint y, + GLsizei width, GLsizei height, + GLenum format, GLenum type, + GLvoid *pixels ); + +GLAPI void GLAPIENTRY glDrawPixels( GLsizei width, GLsizei height, + GLenum format, GLenum type, + const GLvoid *pixels ); + +GLAPI void GLAPIENTRY glCopyPixels( GLint x, GLint y, + GLsizei width, GLsizei height, + GLenum type ); + +/* + * Stenciling + */ + +GLAPI void GLAPIENTRY glStencilFunc( GLenum func, GLint ref, GLuint mask ); + +GLAPI void GLAPIENTRY glStencilMask( GLuint mask ); + +GLAPI void GLAPIENTRY glStencilOp( GLenum fail, GLenum zfail, GLenum zpass ); + +GLAPI void GLAPIENTRY glClearStencil( GLint s ); + + + +/* + * Texture mapping + */ + +GLAPI void GLAPIENTRY glTexGend( GLenum coord, GLenum pname, GLdouble param ); +GLAPI void GLAPIENTRY glTexGenf( GLenum coord, GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glTexGeni( GLenum coord, GLenum pname, GLint param ); + +GLAPI void GLAPIENTRY glTexGendv( GLenum coord, GLenum pname, const GLdouble *params ); +GLAPI void GLAPIENTRY glTexGenfv( GLenum coord, GLenum pname, const GLfloat *params ); +GLAPI void GLAPIENTRY glTexGeniv( GLenum coord, GLenum pname, const GLint *params ); + +GLAPI void GLAPIENTRY glGetTexGendv( GLenum coord, GLenum pname, GLdouble *params ); +GLAPI void GLAPIENTRY glGetTexGenfv( GLenum coord, GLenum pname, GLfloat *params ); +GLAPI void GLAPIENTRY glGetTexGeniv( GLenum coord, GLenum pname, GLint *params ); + + +GLAPI void GLAPIENTRY glTexEnvf( GLenum target, GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glTexEnvi( GLenum target, GLenum pname, GLint param ); + +GLAPI void GLAPIENTRY glTexEnvfv( GLenum target, GLenum pname, const GLfloat *params ); +GLAPI void GLAPIENTRY glTexEnviv( GLenum target, GLenum pname, const GLint *params ); + +GLAPI void GLAPIENTRY glGetTexEnvfv( GLenum target, GLenum pname, GLfloat *params ); +GLAPI void GLAPIENTRY glGetTexEnviv( GLenum target, GLenum pname, GLint *params ); + + +GLAPI void GLAPIENTRY glTexParameterf( GLenum target, GLenum pname, GLfloat param ); +GLAPI void GLAPIENTRY glTexParameteri( GLenum target, GLenum pname, GLint param ); + +GLAPI void GLAPIENTRY glTexParameterfv( GLenum target, GLenum pname, + const GLfloat *params ); +GLAPI void GLAPIENTRY glTexParameteriv( GLenum target, GLenum pname, + const GLint *params ); + +GLAPI void GLAPIENTRY glGetTexParameterfv( GLenum target, + GLenum pname, GLfloat *params); +GLAPI void GLAPIENTRY glGetTexParameteriv( GLenum target, + GLenum pname, GLint *params ); + +GLAPI void GLAPIENTRY glGetTexLevelParameterfv( GLenum target, GLint level, + GLenum pname, GLfloat *params ); +GLAPI void GLAPIENTRY glGetTexLevelParameteriv( GLenum target, GLint level, + GLenum pname, GLint *params ); + + +GLAPI void GLAPIENTRY glTexImage1D( GLenum target, GLint level, + GLint internalFormat, + GLsizei width, GLint border, + GLenum format, GLenum type, + const GLvoid *pixels ); + +GLAPI void GLAPIENTRY glTexImage2D( GLenum target, GLint level, + GLint internalFormat, + GLsizei width, GLsizei height, + GLint border, GLenum format, GLenum type, + const GLvoid *pixels ); + +GLAPI void GLAPIENTRY glGetTexImage( GLenum target, GLint level, + GLenum format, GLenum type, + GLvoid *pixels ); + + +/* 1.1 functions */ + +GLAPI void GLAPIENTRY glGenTextures( GLsizei n, GLuint *textures ); + +GLAPI void GLAPIENTRY glDeleteTextures( GLsizei n, const GLuint *textures); + +GLAPI void GLAPIENTRY glBindTexture( GLenum target, GLuint texture ); + +GLAPI void GLAPIENTRY glPrioritizeTextures( GLsizei n, + const GLuint *textures, + const GLclampf *priorities ); + +GLAPI GLboolean GLAPIENTRY glAreTexturesResident( GLsizei n, + const GLuint *textures, + GLboolean *residences ); + +GLAPI GLboolean GLAPIENTRY glIsTexture( GLuint texture ); + + +GLAPI void GLAPIENTRY glTexSubImage1D( GLenum target, GLint level, + GLint xoffset, + GLsizei width, GLenum format, + GLenum type, const GLvoid *pixels ); + + +GLAPI void GLAPIENTRY glTexSubImage2D( GLenum target, GLint level, + GLint xoffset, GLint yoffset, + GLsizei width, GLsizei height, + GLenum format, GLenum type, + const GLvoid *pixels ); + + +GLAPI void GLAPIENTRY glCopyTexImage1D( GLenum target, GLint level, + GLenum internalformat, + GLint x, GLint y, + GLsizei width, GLint border ); + + +GLAPI void GLAPIENTRY glCopyTexImage2D( GLenum target, GLint level, + GLenum internalformat, + GLint x, GLint y, + GLsizei width, GLsizei height, + GLint border ); + + +GLAPI void GLAPIENTRY glCopyTexSubImage1D( GLenum target, GLint level, + GLint xoffset, GLint x, GLint y, + GLsizei width ); + + +GLAPI void GLAPIENTRY glCopyTexSubImage2D( GLenum target, GLint level, + GLint xoffset, GLint yoffset, + GLint x, GLint y, + GLsizei width, GLsizei height ); + + +/* + * Evaluators + */ + +GLAPI void GLAPIENTRY glMap1d( GLenum target, GLdouble u1, GLdouble u2, + GLint stride, + GLint order, const GLdouble *points ); +GLAPI void GLAPIENTRY glMap1f( GLenum target, GLfloat u1, GLfloat u2, + GLint stride, + GLint order, const GLfloat *points ); + +GLAPI void GLAPIENTRY glMap2d( GLenum target, + GLdouble u1, GLdouble u2, GLint ustride, GLint uorder, + GLdouble v1, GLdouble v2, GLint vstride, GLint vorder, + const GLdouble *points ); +GLAPI void GLAPIENTRY glMap2f( GLenum target, + GLfloat u1, GLfloat u2, GLint ustride, GLint uorder, + GLfloat v1, GLfloat v2, GLint vstride, GLint vorder, + const GLfloat *points ); + +GLAPI void GLAPIENTRY glGetMapdv( GLenum target, GLenum query, GLdouble *v ); +GLAPI void GLAPIENTRY glGetMapfv( GLenum target, GLenum query, GLfloat *v ); +GLAPI void GLAPIENTRY glGetMapiv( GLenum target, GLenum query, GLint *v ); + +GLAPI void GLAPIENTRY glEvalCoord1d( GLdouble u ); +GLAPI void GLAPIENTRY glEvalCoord1f( GLfloat u ); + +GLAPI void GLAPIENTRY glEvalCoord1dv( const GLdouble *u ); +GLAPI void GLAPIENTRY glEvalCoord1fv( const GLfloat *u ); + +GLAPI void GLAPIENTRY glEvalCoord2d( GLdouble u, GLdouble v ); +GLAPI void GLAPIENTRY glEvalCoord2f( GLfloat u, GLfloat v ); + +GLAPI void GLAPIENTRY glEvalCoord2dv( const GLdouble *u ); +GLAPI void GLAPIENTRY glEvalCoord2fv( const GLfloat *u ); + +GLAPI void GLAPIENTRY glMapGrid1d( GLint un, GLdouble u1, GLdouble u2 ); +GLAPI void GLAPIENTRY glMapGrid1f( GLint un, GLfloat u1, GLfloat u2 ); + +GLAPI void GLAPIENTRY glMapGrid2d( GLint un, GLdouble u1, GLdouble u2, + GLint vn, GLdouble v1, GLdouble v2 ); +GLAPI void GLAPIENTRY glMapGrid2f( GLint un, GLfloat u1, GLfloat u2, + GLint vn, GLfloat v1, GLfloat v2 ); + +GLAPI void GLAPIENTRY glEvalPoint1( GLint i ); + +GLAPI void GLAPIENTRY glEvalPoint2( GLint i, GLint j ); + +GLAPI void GLAPIENTRY glEvalMesh1( GLenum mode, GLint i1, GLint i2 ); + +GLAPI void GLAPIENTRY glEvalMesh2( GLenum mode, GLint i1, GLint i2, GLint j1, GLint j2 ); + + +/* + * Fog + */ + +GLAPI void GLAPIENTRY glFogf( GLenum pname, GLfloat param ); + +GLAPI void GLAPIENTRY glFogi( GLenum pname, GLint param ); + +GLAPI void GLAPIENTRY glFogfv( GLenum pname, const GLfloat *params ); + +GLAPI void GLAPIENTRY glFogiv( GLenum pname, const GLint *params ); + + +/* + * Selection and Feedback + */ + +GLAPI void GLAPIENTRY glFeedbackBuffer( GLsizei size, GLenum type, GLfloat *buffer ); + +GLAPI void GLAPIENTRY glPassThrough( GLfloat token ); + +GLAPI void GLAPIENTRY glSelectBuffer( GLsizei size, GLuint *buffer ); + +GLAPI void GLAPIENTRY glInitNames( void ); + +GLAPI void GLAPIENTRY glLoadName( GLuint name ); + +GLAPI void GLAPIENTRY glPushName( GLuint name ); + +GLAPI void GLAPIENTRY glPopName( void ); + + + +/* + * OpenGL 1.2 + */ + +#define GL_RESCALE_NORMAL 0x803A +#define GL_CLAMP_TO_EDGE 0x812F +#define GL_MAX_ELEMENTS_VERTICES 0x80E8 +#define GL_MAX_ELEMENTS_INDICES 0x80E9 +#define GL_BGR 0x80E0 +#define GL_BGRA 0x80E1 +#define GL_UNSIGNED_BYTE_3_3_2 0x8032 +#define GL_UNSIGNED_BYTE_2_3_3_REV 0x8362 +#define GL_UNSIGNED_SHORT_5_6_5 0x8363 +#define GL_UNSIGNED_SHORT_5_6_5_REV 0x8364 +#define GL_UNSIGNED_SHORT_4_4_4_4 0x8033 +#define GL_UNSIGNED_SHORT_4_4_4_4_REV 0x8365 +#define GL_UNSIGNED_SHORT_5_5_5_1 0x8034 +#define GL_UNSIGNED_SHORT_1_5_5_5_REV 0x8366 +#define GL_UNSIGNED_INT_8_8_8_8 0x8035 +#define GL_UNSIGNED_INT_8_8_8_8_REV 0x8367 +#define GL_UNSIGNED_INT_10_10_10_2 0x8036 +#define GL_UNSIGNED_INT_2_10_10_10_REV 0x8368 +#define GL_LIGHT_MODEL_COLOR_CONTROL 0x81F8 +#define GL_SINGLE_COLOR 0x81F9 +#define GL_SEPARATE_SPECULAR_COLOR 0x81FA +#define GL_TEXTURE_MIN_LOD 0x813A +#define GL_TEXTURE_MAX_LOD 0x813B +#define GL_TEXTURE_BASE_LEVEL 0x813C +#define GL_TEXTURE_MAX_LEVEL 0x813D +#define GL_SMOOTH_POINT_SIZE_RANGE 0x0B12 +#define GL_SMOOTH_POINT_SIZE_GRANULARITY 0x0B13 +#define GL_SMOOTH_LINE_WIDTH_RANGE 0x0B22 +#define GL_SMOOTH_LINE_WIDTH_GRANULARITY 0x0B23 +#define GL_ALIASED_POINT_SIZE_RANGE 0x846D +#define GL_ALIASED_LINE_WIDTH_RANGE 0x846E +#define GL_PACK_SKIP_IMAGES 0x806B +#define GL_PACK_IMAGE_HEIGHT 0x806C +#define GL_UNPACK_SKIP_IMAGES 0x806D +#define GL_UNPACK_IMAGE_HEIGHT 0x806E +#define GL_TEXTURE_3D 0x806F +#define GL_PROXY_TEXTURE_3D 0x8070 +#define GL_TEXTURE_DEPTH 0x8071 +#define GL_TEXTURE_WRAP_R 0x8072 +#define GL_MAX_3D_TEXTURE_SIZE 0x8073 +#define GL_TEXTURE_BINDING_3D 0x806A + +GLAPI void GLAPIENTRY glDrawRangeElements( GLenum mode, GLuint start, + GLuint end, GLsizei count, GLenum type, const GLvoid *indices ); + +GLAPI void GLAPIENTRY glTexImage3D( GLenum target, GLint level, + GLint internalFormat, + GLsizei width, GLsizei height, + GLsizei depth, GLint border, + GLenum format, GLenum type, + const GLvoid *pixels ); + +GLAPI void GLAPIENTRY glTexSubImage3D( GLenum target, GLint level, + GLint xoffset, GLint yoffset, + GLint zoffset, GLsizei width, + GLsizei height, GLsizei depth, + GLenum format, + GLenum type, const GLvoid *pixels); + +GLAPI void GLAPIENTRY glCopyTexSubImage3D( GLenum target, GLint level, + GLint xoffset, GLint yoffset, + GLint zoffset, GLint x, + GLint y, GLsizei width, + GLsizei height ); + +typedef void (APIENTRYP PFNGLDRAWRANGEELEMENTSPROC) (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const GLvoid *indices); +typedef void (APIENTRYP PFNGLTEXIMAGE3DPROC) (GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const GLvoid *pixels); +typedef void (APIENTRYP PFNGLTEXSUBIMAGE3DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const GLvoid *pixels); +typedef void (APIENTRYP PFNGLCOPYTEXSUBIMAGE3DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); + + +/* + * GL_ARB_imaging + */ + +#define GL_CONSTANT_COLOR 0x8001 +#define GL_ONE_MINUS_CONSTANT_COLOR 0x8002 +#define GL_CONSTANT_ALPHA 0x8003 +#define GL_ONE_MINUS_CONSTANT_ALPHA 0x8004 +#define GL_COLOR_TABLE 0x80D0 +#define GL_POST_CONVOLUTION_COLOR_TABLE 0x80D1 +#define GL_POST_COLOR_MATRIX_COLOR_TABLE 0x80D2 +#define GL_PROXY_COLOR_TABLE 0x80D3 +#define GL_PROXY_POST_CONVOLUTION_COLOR_TABLE 0x80D4 +#define GL_PROXY_POST_COLOR_MATRIX_COLOR_TABLE 0x80D5 +#define GL_COLOR_TABLE_SCALE 0x80D6 +#define GL_COLOR_TABLE_BIAS 0x80D7 +#define GL_COLOR_TABLE_FORMAT 0x80D8 +#define GL_COLOR_TABLE_WIDTH 0x80D9 +#define GL_COLOR_TABLE_RED_SIZE 0x80DA +#define GL_COLOR_TABLE_GREEN_SIZE 0x80DB +#define GL_COLOR_TABLE_BLUE_SIZE 0x80DC +#define GL_COLOR_TABLE_ALPHA_SIZE 0x80DD +#define GL_COLOR_TABLE_LUMINANCE_SIZE 0x80DE +#define GL_COLOR_TABLE_INTENSITY_SIZE 0x80DF +#define GL_CONVOLUTION_1D 0x8010 +#define GL_CONVOLUTION_2D 0x8011 +#define GL_SEPARABLE_2D 0x8012 +#define GL_CONVOLUTION_BORDER_MODE 0x8013 +#define GL_CONVOLUTION_FILTER_SCALE 0x8014 +#define GL_CONVOLUTION_FILTER_BIAS 0x8015 +#define GL_REDUCE 0x8016 +#define GL_CONVOLUTION_FORMAT 0x8017 +#define GL_CONVOLUTION_WIDTH 0x8018 +#define GL_CONVOLUTION_HEIGHT 0x8019 +#define GL_MAX_CONVOLUTION_WIDTH 0x801A +#define GL_MAX_CONVOLUTION_HEIGHT 0x801B +#define GL_POST_CONVOLUTION_RED_SCALE 0x801C +#define GL_POST_CONVOLUTION_GREEN_SCALE 0x801D +#define GL_POST_CONVOLUTION_BLUE_SCALE 0x801E +#define GL_POST_CONVOLUTION_ALPHA_SCALE 0x801F +#define GL_POST_CONVOLUTION_RED_BIAS 0x8020 +#define GL_POST_CONVOLUTION_GREEN_BIAS 0x8021 +#define GL_POST_CONVOLUTION_BLUE_BIAS 0x8022 +#define GL_POST_CONVOLUTION_ALPHA_BIAS 0x8023 +#define GL_CONSTANT_BORDER 0x8151 +#define GL_REPLICATE_BORDER 0x8153 +#define GL_CONVOLUTION_BORDER_COLOR 0x8154 +#define GL_COLOR_MATRIX 0x80B1 +#define GL_COLOR_MATRIX_STACK_DEPTH 0x80B2 +#define GL_MAX_COLOR_MATRIX_STACK_DEPTH 0x80B3 +#define GL_POST_COLOR_MATRIX_RED_SCALE 0x80B4 +#define GL_POST_COLOR_MATRIX_GREEN_SCALE 0x80B5 +#define GL_POST_COLOR_MATRIX_BLUE_SCALE 0x80B6 +#define GL_POST_COLOR_MATRIX_ALPHA_SCALE 0x80B7 +#define GL_POST_COLOR_MATRIX_RED_BIAS 0x80B8 +#define GL_POST_COLOR_MATRIX_GREEN_BIAS 0x80B9 +#define GL_POST_COLOR_MATRIX_BLUE_BIAS 0x80BA +#define GL_POST_COLOR_MATRIX_ALPHA_BIAS 0x80BB +#define GL_HISTOGRAM 0x8024 +#define GL_PROXY_HISTOGRAM 0x8025 +#define GL_HISTOGRAM_WIDTH 0x8026 +#define GL_HISTOGRAM_FORMAT 0x8027 +#define GL_HISTOGRAM_RED_SIZE 0x8028 +#define GL_HISTOGRAM_GREEN_SIZE 0x8029 +#define GL_HISTOGRAM_BLUE_SIZE 0x802A +#define GL_HISTOGRAM_ALPHA_SIZE 0x802B +#define GL_HISTOGRAM_LUMINANCE_SIZE 0x802C +#define GL_HISTOGRAM_SINK 0x802D +#define GL_MINMAX 0x802E +#define GL_MINMAX_FORMAT 0x802F +#define GL_MINMAX_SINK 0x8030 +#define GL_TABLE_TOO_LARGE 0x8031 +#define GL_BLEND_EQUATION 0x8009 +#define GL_MIN 0x8007 +#define GL_MAX 0x8008 +#define GL_FUNC_ADD 0x8006 +#define GL_FUNC_SUBTRACT 0x800A +#define GL_FUNC_REVERSE_SUBTRACT 0x800B +#define GL_BLEND_COLOR 0x8005 + + +GLAPI void GLAPIENTRY glColorTable( GLenum target, GLenum internalformat, + GLsizei width, GLenum format, + GLenum type, const GLvoid *table ); + +GLAPI void GLAPIENTRY glColorSubTable( GLenum target, + GLsizei start, GLsizei count, + GLenum format, GLenum type, + const GLvoid *data ); + +GLAPI void GLAPIENTRY glColorTableParameteriv(GLenum target, GLenum pname, + const GLint *params); + +GLAPI void GLAPIENTRY glColorTableParameterfv(GLenum target, GLenum pname, + const GLfloat *params); + +GLAPI void GLAPIENTRY glCopyColorSubTable( GLenum target, GLsizei start, + GLint x, GLint y, GLsizei width ); + +GLAPI void GLAPIENTRY glCopyColorTable( GLenum target, GLenum internalformat, + GLint x, GLint y, GLsizei width ); + +GLAPI void GLAPIENTRY glGetColorTable( GLenum target, GLenum format, + GLenum type, GLvoid *table ); + +GLAPI void GLAPIENTRY glGetColorTableParameterfv( GLenum target, GLenum pname, + GLfloat *params ); + +GLAPI void GLAPIENTRY glGetColorTableParameteriv( GLenum target, GLenum pname, + GLint *params ); + +GLAPI void GLAPIENTRY glBlendEquation( GLenum mode ); + +GLAPI void GLAPIENTRY glBlendColor( GLclampf red, GLclampf green, + GLclampf blue, GLclampf alpha ); + +GLAPI void GLAPIENTRY glHistogram( GLenum target, GLsizei width, + GLenum internalformat, GLboolean sink ); + +GLAPI void GLAPIENTRY glResetHistogram( GLenum target ); + +GLAPI void GLAPIENTRY glGetHistogram( GLenum target, GLboolean reset, + GLenum format, GLenum type, + GLvoid *values ); + +GLAPI void GLAPIENTRY glGetHistogramParameterfv( GLenum target, GLenum pname, + GLfloat *params ); + +GLAPI void GLAPIENTRY glGetHistogramParameteriv( GLenum target, GLenum pname, + GLint *params ); + +GLAPI void GLAPIENTRY glMinmax( GLenum target, GLenum internalformat, + GLboolean sink ); + +GLAPI void GLAPIENTRY glResetMinmax( GLenum target ); + +GLAPI void GLAPIENTRY glGetMinmax( GLenum target, GLboolean reset, + GLenum format, GLenum types, + GLvoid *values ); + +GLAPI void GLAPIENTRY glGetMinmaxParameterfv( GLenum target, GLenum pname, + GLfloat *params ); + +GLAPI void GLAPIENTRY glGetMinmaxParameteriv( GLenum target, GLenum pname, + GLint *params ); + +GLAPI void GLAPIENTRY glConvolutionFilter1D( GLenum target, + GLenum internalformat, GLsizei width, GLenum format, GLenum type, + const GLvoid *image ); + +GLAPI void GLAPIENTRY glConvolutionFilter2D( GLenum target, + GLenum internalformat, GLsizei width, GLsizei height, GLenum format, + GLenum type, const GLvoid *image ); + +GLAPI void GLAPIENTRY glConvolutionParameterf( GLenum target, GLenum pname, + GLfloat params ); + +GLAPI void GLAPIENTRY glConvolutionParameterfv( GLenum target, GLenum pname, + const GLfloat *params ); + +GLAPI void GLAPIENTRY glConvolutionParameteri( GLenum target, GLenum pname, + GLint params ); + +GLAPI void GLAPIENTRY glConvolutionParameteriv( GLenum target, GLenum pname, + const GLint *params ); + +GLAPI void GLAPIENTRY glCopyConvolutionFilter1D( GLenum target, + GLenum internalformat, GLint x, GLint y, GLsizei width ); + +GLAPI void GLAPIENTRY glCopyConvolutionFilter2D( GLenum target, + GLenum internalformat, GLint x, GLint y, GLsizei width, + GLsizei height); + +GLAPI void GLAPIENTRY glGetConvolutionFilter( GLenum target, GLenum format, + GLenum type, GLvoid *image ); + +GLAPI void GLAPIENTRY glGetConvolutionParameterfv( GLenum target, GLenum pname, + GLfloat *params ); + +GLAPI void GLAPIENTRY glGetConvolutionParameteriv( GLenum target, GLenum pname, + GLint *params ); + +GLAPI void GLAPIENTRY glSeparableFilter2D( GLenum target, + GLenum internalformat, GLsizei width, GLsizei height, GLenum format, + GLenum type, const GLvoid *row, const GLvoid *column ); + +GLAPI void GLAPIENTRY glGetSeparableFilter( GLenum target, GLenum format, + GLenum type, GLvoid *row, GLvoid *column, GLvoid *span ); + + + + +/* + * OpenGL 1.3 + */ + +/* multitexture */ +#define GL_TEXTURE0 0x84C0 +#define GL_TEXTURE1 0x84C1 +#define GL_TEXTURE2 0x84C2 +#define GL_TEXTURE3 0x84C3 +#define GL_TEXTURE4 0x84C4 +#define GL_TEXTURE5 0x84C5 +#define GL_TEXTURE6 0x84C6 +#define GL_TEXTURE7 0x84C7 +#define GL_TEXTURE8 0x84C8 +#define GL_TEXTURE9 0x84C9 +#define GL_TEXTURE10 0x84CA +#define GL_TEXTURE11 0x84CB +#define GL_TEXTURE12 0x84CC +#define GL_TEXTURE13 0x84CD +#define GL_TEXTURE14 0x84CE +#define GL_TEXTURE15 0x84CF +#define GL_TEXTURE16 0x84D0 +#define GL_TEXTURE17 0x84D1 +#define GL_TEXTURE18 0x84D2 +#define GL_TEXTURE19 0x84D3 +#define GL_TEXTURE20 0x84D4 +#define GL_TEXTURE21 0x84D5 +#define GL_TEXTURE22 0x84D6 +#define GL_TEXTURE23 0x84D7 +#define GL_TEXTURE24 0x84D8 +#define GL_TEXTURE25 0x84D9 +#define GL_TEXTURE26 0x84DA +#define GL_TEXTURE27 0x84DB +#define GL_TEXTURE28 0x84DC +#define GL_TEXTURE29 0x84DD +#define GL_TEXTURE30 0x84DE +#define GL_TEXTURE31 0x84DF +#define GL_ACTIVE_TEXTURE 0x84E0 +#define GL_CLIENT_ACTIVE_TEXTURE 0x84E1 +#define GL_MAX_TEXTURE_UNITS 0x84E2 +/* texture_cube_map */ +#define GL_NORMAL_MAP 0x8511 +#define GL_REFLECTION_MAP 0x8512 +#define GL_TEXTURE_CUBE_MAP 0x8513 +#define GL_TEXTURE_BINDING_CUBE_MAP 0x8514 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_X 0x8515 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_X 0x8516 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Y 0x8517 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Y 0x8518 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Z 0x8519 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Z 0x851A +#define GL_PROXY_TEXTURE_CUBE_MAP 0x851B +#define GL_MAX_CUBE_MAP_TEXTURE_SIZE 0x851C +/* texture_compression */ +#define GL_COMPRESSED_ALPHA 0x84E9 +#define GL_COMPRESSED_LUMINANCE 0x84EA +#define GL_COMPRESSED_LUMINANCE_ALPHA 0x84EB +#define GL_COMPRESSED_INTENSITY 0x84EC +#define GL_COMPRESSED_RGB 0x84ED +#define GL_COMPRESSED_RGBA 0x84EE +#define GL_TEXTURE_COMPRESSION_HINT 0x84EF +#define GL_TEXTURE_COMPRESSED_IMAGE_SIZE 0x86A0 +#define GL_TEXTURE_COMPRESSED 0x86A1 +#define GL_NUM_COMPRESSED_TEXTURE_FORMATS 0x86A2 +#define GL_COMPRESSED_TEXTURE_FORMATS 0x86A3 +/* multisample */ +#define GL_MULTISAMPLE 0x809D +#define GL_SAMPLE_ALPHA_TO_COVERAGE 0x809E +#define GL_SAMPLE_ALPHA_TO_ONE 0x809F +#define GL_SAMPLE_COVERAGE 0x80A0 +#define GL_SAMPLE_BUFFERS 0x80A8 +#define GL_SAMPLES 0x80A9 +#define GL_SAMPLE_COVERAGE_VALUE 0x80AA +#define GL_SAMPLE_COVERAGE_INVERT 0x80AB +#define GL_MULTISAMPLE_BIT 0x20000000 +/* transpose_matrix */ +#define GL_TRANSPOSE_MODELVIEW_MATRIX 0x84E3 +#define GL_TRANSPOSE_PROJECTION_MATRIX 0x84E4 +#define GL_TRANSPOSE_TEXTURE_MATRIX 0x84E5 +#define GL_TRANSPOSE_COLOR_MATRIX 0x84E6 +/* texture_env_combine */ +#define GL_COMBINE 0x8570 +#define GL_COMBINE_RGB 0x8571 +#define GL_COMBINE_ALPHA 0x8572 +#define GL_SOURCE0_RGB 0x8580 +#define GL_SOURCE1_RGB 0x8581 +#define GL_SOURCE2_RGB 0x8582 +#define GL_SOURCE0_ALPHA 0x8588 +#define GL_SOURCE1_ALPHA 0x8589 +#define GL_SOURCE2_ALPHA 0x858A +#define GL_OPERAND0_RGB 0x8590 +#define GL_OPERAND1_RGB 0x8591 +#define GL_OPERAND2_RGB 0x8592 +#define GL_OPERAND0_ALPHA 0x8598 +#define GL_OPERAND1_ALPHA 0x8599 +#define GL_OPERAND2_ALPHA 0x859A +#define GL_RGB_SCALE 0x8573 +#define GL_ADD_SIGNED 0x8574 +#define GL_INTERPOLATE 0x8575 +#define GL_SUBTRACT 0x84E7 +#define GL_CONSTANT 0x8576 +#define GL_PRIMARY_COLOR 0x8577 +#define GL_PREVIOUS 0x8578 +/* texture_env_dot3 */ +#define GL_DOT3_RGB 0x86AE +#define GL_DOT3_RGBA 0x86AF +/* texture_border_clamp */ +#define GL_CLAMP_TO_BORDER 0x812D + +GLAPI void GLAPIENTRY glActiveTexture( GLenum texture ); + +GLAPI void GLAPIENTRY glClientActiveTexture( GLenum texture ); + +GLAPI void GLAPIENTRY glCompressedTexImage1D( GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const GLvoid *data ); + +GLAPI void GLAPIENTRY glCompressedTexImage2D( GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const GLvoid *data ); + +GLAPI void GLAPIENTRY glCompressedTexImage3D( GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const GLvoid *data ); + +GLAPI void GLAPIENTRY glCompressedTexSubImage1D( GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const GLvoid *data ); + +GLAPI void GLAPIENTRY glCompressedTexSubImage2D( GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const GLvoid *data ); + +GLAPI void GLAPIENTRY glCompressedTexSubImage3D( GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const GLvoid *data ); + +GLAPI void GLAPIENTRY glGetCompressedTexImage( GLenum target, GLint lod, GLvoid *img ); + +GLAPI void GLAPIENTRY glMultiTexCoord1d( GLenum target, GLdouble s ); + +GLAPI void GLAPIENTRY glMultiTexCoord1dv( GLenum target, const GLdouble *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord1f( GLenum target, GLfloat s ); + +GLAPI void GLAPIENTRY glMultiTexCoord1fv( GLenum target, const GLfloat *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord1i( GLenum target, GLint s ); + +GLAPI void GLAPIENTRY glMultiTexCoord1iv( GLenum target, const GLint *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord1s( GLenum target, GLshort s ); + +GLAPI void GLAPIENTRY glMultiTexCoord1sv( GLenum target, const GLshort *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord2d( GLenum target, GLdouble s, GLdouble t ); + +GLAPI void GLAPIENTRY glMultiTexCoord2dv( GLenum target, const GLdouble *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord2f( GLenum target, GLfloat s, GLfloat t ); + +GLAPI void GLAPIENTRY glMultiTexCoord2fv( GLenum target, const GLfloat *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord2i( GLenum target, GLint s, GLint t ); + +GLAPI void GLAPIENTRY glMultiTexCoord2iv( GLenum target, const GLint *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord2s( GLenum target, GLshort s, GLshort t ); + +GLAPI void GLAPIENTRY glMultiTexCoord2sv( GLenum target, const GLshort *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord3d( GLenum target, GLdouble s, GLdouble t, GLdouble r ); + +GLAPI void GLAPIENTRY glMultiTexCoord3dv( GLenum target, const GLdouble *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord3f( GLenum target, GLfloat s, GLfloat t, GLfloat r ); + +GLAPI void GLAPIENTRY glMultiTexCoord3fv( GLenum target, const GLfloat *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord3i( GLenum target, GLint s, GLint t, GLint r ); + +GLAPI void GLAPIENTRY glMultiTexCoord3iv( GLenum target, const GLint *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord3s( GLenum target, GLshort s, GLshort t, GLshort r ); + +GLAPI void GLAPIENTRY glMultiTexCoord3sv( GLenum target, const GLshort *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord4d( GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q ); + +GLAPI void GLAPIENTRY glMultiTexCoord4dv( GLenum target, const GLdouble *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord4f( GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q ); + +GLAPI void GLAPIENTRY glMultiTexCoord4fv( GLenum target, const GLfloat *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord4i( GLenum target, GLint s, GLint t, GLint r, GLint q ); + +GLAPI void GLAPIENTRY glMultiTexCoord4iv( GLenum target, const GLint *v ); + +GLAPI void GLAPIENTRY glMultiTexCoord4s( GLenum target, GLshort s, GLshort t, GLshort r, GLshort q ); + +GLAPI void GLAPIENTRY glMultiTexCoord4sv( GLenum target, const GLshort *v ); + + +GLAPI void GLAPIENTRY glLoadTransposeMatrixd( const GLdouble m[16] ); + +GLAPI void GLAPIENTRY glLoadTransposeMatrixf( const GLfloat m[16] ); + +GLAPI void GLAPIENTRY glMultTransposeMatrixd( const GLdouble m[16] ); + +GLAPI void GLAPIENTRY glMultTransposeMatrixf( const GLfloat m[16] ); + +GLAPI void GLAPIENTRY glSampleCoverage( GLclampf value, GLboolean invert ); + + +typedef void (APIENTRYP PFNGLACTIVETEXTUREPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLSAMPLECOVERAGEPROC) (GLclampf value, GLboolean invert); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE3DPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const GLvoid *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE2DPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const GLvoid *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE1DPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const GLvoid *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE3DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const GLvoid *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE2DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const GLvoid *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE1DPROC) (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const GLvoid *data); +typedef void (APIENTRYP PFNGLGETCOMPRESSEDTEXIMAGEPROC) (GLenum target, GLint level, GLvoid *img); + + + +/* + * GL_ARB_multitexture (ARB extension 1 and OpenGL 1.2.1) + */ +#ifndef GL_ARB_multitexture +#define GL_ARB_multitexture 1 + +#define GL_TEXTURE0_ARB 0x84C0 +#define GL_TEXTURE1_ARB 0x84C1 +#define GL_TEXTURE2_ARB 0x84C2 +#define GL_TEXTURE3_ARB 0x84C3 +#define GL_TEXTURE4_ARB 0x84C4 +#define GL_TEXTURE5_ARB 0x84C5 +#define GL_TEXTURE6_ARB 0x84C6 +#define GL_TEXTURE7_ARB 0x84C7 +#define GL_TEXTURE8_ARB 0x84C8 +#define GL_TEXTURE9_ARB 0x84C9 +#define GL_TEXTURE10_ARB 0x84CA +#define GL_TEXTURE11_ARB 0x84CB +#define GL_TEXTURE12_ARB 0x84CC +#define GL_TEXTURE13_ARB 0x84CD +#define GL_TEXTURE14_ARB 0x84CE +#define GL_TEXTURE15_ARB 0x84CF +#define GL_TEXTURE16_ARB 0x84D0 +#define GL_TEXTURE17_ARB 0x84D1 +#define GL_TEXTURE18_ARB 0x84D2 +#define GL_TEXTURE19_ARB 0x84D3 +#define GL_TEXTURE20_ARB 0x84D4 +#define GL_TEXTURE21_ARB 0x84D5 +#define GL_TEXTURE22_ARB 0x84D6 +#define GL_TEXTURE23_ARB 0x84D7 +#define GL_TEXTURE24_ARB 0x84D8 +#define GL_TEXTURE25_ARB 0x84D9 +#define GL_TEXTURE26_ARB 0x84DA +#define GL_TEXTURE27_ARB 0x84DB +#define GL_TEXTURE28_ARB 0x84DC +#define GL_TEXTURE29_ARB 0x84DD +#define GL_TEXTURE30_ARB 0x84DE +#define GL_TEXTURE31_ARB 0x84DF +#define GL_ACTIVE_TEXTURE_ARB 0x84E0 +#define GL_CLIENT_ACTIVE_TEXTURE_ARB 0x84E1 +#define GL_MAX_TEXTURE_UNITS_ARB 0x84E2 + +GLAPI void GLAPIENTRY glActiveTextureARB(GLenum texture); +GLAPI void GLAPIENTRY glClientActiveTextureARB(GLenum texture); +GLAPI void GLAPIENTRY glMultiTexCoord1dARB(GLenum target, GLdouble s); +GLAPI void GLAPIENTRY glMultiTexCoord1dvARB(GLenum target, const GLdouble *v); +GLAPI void GLAPIENTRY glMultiTexCoord1fARB(GLenum target, GLfloat s); +GLAPI void GLAPIENTRY glMultiTexCoord1fvARB(GLenum target, const GLfloat *v); +GLAPI void GLAPIENTRY glMultiTexCoord1iARB(GLenum target, GLint s); +GLAPI void GLAPIENTRY glMultiTexCoord1ivARB(GLenum target, const GLint *v); +GLAPI void GLAPIENTRY glMultiTexCoord1sARB(GLenum target, GLshort s); +GLAPI void GLAPIENTRY glMultiTexCoord1svARB(GLenum target, const GLshort *v); +GLAPI void GLAPIENTRY glMultiTexCoord2dARB(GLenum target, GLdouble s, GLdouble t); +GLAPI void GLAPIENTRY glMultiTexCoord2dvARB(GLenum target, const GLdouble *v); +GLAPI void GLAPIENTRY glMultiTexCoord2fARB(GLenum target, GLfloat s, GLfloat t); +GLAPI void GLAPIENTRY glMultiTexCoord2fvARB(GLenum target, const GLfloat *v); +GLAPI void GLAPIENTRY glMultiTexCoord2iARB(GLenum target, GLint s, GLint t); +GLAPI void GLAPIENTRY glMultiTexCoord2ivARB(GLenum target, const GLint *v); +GLAPI void GLAPIENTRY glMultiTexCoord2sARB(GLenum target, GLshort s, GLshort t); +GLAPI void GLAPIENTRY glMultiTexCoord2svARB(GLenum target, const GLshort *v); +GLAPI void GLAPIENTRY glMultiTexCoord3dARB(GLenum target, GLdouble s, GLdouble t, GLdouble r); +GLAPI void GLAPIENTRY glMultiTexCoord3dvARB(GLenum target, const GLdouble *v); +GLAPI void GLAPIENTRY glMultiTexCoord3fARB(GLenum target, GLfloat s, GLfloat t, GLfloat r); +GLAPI void GLAPIENTRY glMultiTexCoord3fvARB(GLenum target, const GLfloat *v); +GLAPI void GLAPIENTRY glMultiTexCoord3iARB(GLenum target, GLint s, GLint t, GLint r); +GLAPI void GLAPIENTRY glMultiTexCoord3ivARB(GLenum target, const GLint *v); +GLAPI void GLAPIENTRY glMultiTexCoord3sARB(GLenum target, GLshort s, GLshort t, GLshort r); +GLAPI void GLAPIENTRY glMultiTexCoord3svARB(GLenum target, const GLshort *v); +GLAPI void GLAPIENTRY glMultiTexCoord4dARB(GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q); +GLAPI void GLAPIENTRY glMultiTexCoord4dvARB(GLenum target, const GLdouble *v); +GLAPI void GLAPIENTRY glMultiTexCoord4fARB(GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q); +GLAPI void GLAPIENTRY glMultiTexCoord4fvARB(GLenum target, const GLfloat *v); +GLAPI void GLAPIENTRY glMultiTexCoord4iARB(GLenum target, GLint s, GLint t, GLint r, GLint q); +GLAPI void GLAPIENTRY glMultiTexCoord4ivARB(GLenum target, const GLint *v); +GLAPI void GLAPIENTRY glMultiTexCoord4sARB(GLenum target, GLshort s, GLshort t, GLshort r, GLshort q); +GLAPI void GLAPIENTRY glMultiTexCoord4svARB(GLenum target, const GLshort *v); + +typedef void (APIENTRYP PFNGLACTIVETEXTUREARBPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLCLIENTACTIVETEXTUREARBPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1DARBPROC) (GLenum target, GLdouble s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1FARBPROC) (GLenum target, GLfloat s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1IARBPROC) (GLenum target, GLint s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1SARBPROC) (GLenum target, GLshort s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1SVARBPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2DARBPROC) (GLenum target, GLdouble s, GLdouble t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2FARBPROC) (GLenum target, GLfloat s, GLfloat t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2IARBPROC) (GLenum target, GLint s, GLint t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2SARBPROC) (GLenum target, GLshort s, GLshort t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2SVARBPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3DARBPROC) (GLenum target, GLdouble s, GLdouble t, GLdouble r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3FARBPROC) (GLenum target, GLfloat s, GLfloat t, GLfloat r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3IARBPROC) (GLenum target, GLint s, GLint t, GLint r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3SARBPROC) (GLenum target, GLshort s, GLshort t, GLshort r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3SVARBPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4DARBPROC) (GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4FARBPROC) (GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4IARBPROC) (GLenum target, GLint s, GLint t, GLint r, GLint q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4SARBPROC) (GLenum target, GLshort s, GLshort t, GLshort r, GLshort q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4SVARBPROC) (GLenum target, const GLshort *v); + +#endif /* GL_ARB_multitexture */ + + + +/* + * Define this token if you want "old-style" header file behaviour (extensions + * defined in gl.h). Otherwise, extensions will be included from glext.h. + */ +#if !defined(NO_SDL_GLEXT) && !defined(GL_GLEXT_LEGACY) +#include "SDL_opengl_glext.h" +#endif /* GL_GLEXT_LEGACY */ + + + +/* + * ???. GL_MESA_packed_depth_stencil + * XXX obsolete + */ +#ifndef GL_MESA_packed_depth_stencil +#define GL_MESA_packed_depth_stencil 1 + +#define GL_DEPTH_STENCIL_MESA 0x8750 +#define GL_UNSIGNED_INT_24_8_MESA 0x8751 +#define GL_UNSIGNED_INT_8_24_REV_MESA 0x8752 +#define GL_UNSIGNED_SHORT_15_1_MESA 0x8753 +#define GL_UNSIGNED_SHORT_1_15_REV_MESA 0x8754 + +#endif /* GL_MESA_packed_depth_stencil */ + + +#ifndef GL_ATI_blend_equation_separate +#define GL_ATI_blend_equation_separate 1 + +#define GL_ALPHA_BLEND_EQUATION_ATI 0x883D + +GLAPI void GLAPIENTRY glBlendEquationSeparateATI( GLenum modeRGB, GLenum modeA ); +typedef void (APIENTRYP PFNGLBLENDEQUATIONSEPARATEATIPROC) (GLenum modeRGB, GLenum modeA); + +#endif /* GL_ATI_blend_equation_separate */ + + +/* GL_OES_EGL_image */ +#ifndef GL_OES_EGL_image +typedef void* GLeglImageOES; +#endif + +#ifndef GL_OES_EGL_image +#define GL_OES_EGL_image 1 +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glEGLImageTargetTexture2DOES (GLenum target, GLeglImageOES image); +GLAPI void APIENTRY glEGLImageTargetRenderbufferStorageOES (GLenum target, GLeglImageOES image); +#endif +typedef void (APIENTRYP PFNGLEGLIMAGETARGETTEXTURE2DOESPROC) (GLenum target, GLeglImageOES image); +typedef void (APIENTRYP PFNGLEGLIMAGETARGETRENDERBUFFERSTORAGEOESPROC) (GLenum target, GLeglImageOES image); +#endif + + +/** + ** NOTE!!!!! If you add new functions to this file, or update + ** glext.h be sure to regenerate the gl_mangle.h file. See comments + ** in that file for details. + **/ + + + +/********************************************************************** + * Begin system-specific stuff + */ +#if defined(PRAGMA_EXPORT_SUPPORTED) +#pragma export off +#endif + +/* + * End system-specific stuff + **********************************************************************/ + + +#ifdef __cplusplus +} +#endif + +#endif /* __gl_h_ */ + +#endif /* !__IPHONEOS__ */ + +#endif /* _SDL_opengl_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengl_glext.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengl_glext.h new file mode 100644 index 0000000..cd3869f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengl_glext.h @@ -0,0 +1,11177 @@ +#ifndef __glext_h_ +#define __glext_h_ 1 + +#ifdef __cplusplus +extern "C" { +#endif + +/* +** Copyright (c) 2013-2014 The Khronos Group Inc. +** +** Permission is hereby granted, free of charge, to any person obtaining a +** copy of this software and/or associated documentation files (the +** "Materials"), to deal in the Materials without restriction, including +** without limitation the rights to use, copy, modify, merge, publish, +** distribute, sublicense, and/or sell copies of the Materials, and to +** permit persons to whom the Materials are furnished to do so, subject to +** the following conditions: +** +** The above copyright notice and this permission notice shall be included +** in all copies or substantial portions of the Materials. +** +** THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +** MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +** CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +** TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +** MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS. +*/ +/* +** This header is generated from the Khronos OpenGL / OpenGL ES XML +** API Registry. The current version of the Registry, generator scripts +** used to make the header, and the header can be found at +** http://www.opengl.org/registry/ +** +** Khronos $Revision: 26745 $ on $Date: 2014-05-21 03:12:26 -0700 (Wed, 21 May 2014) $ +*/ + +#if defined(_WIN32) && !defined(APIENTRY) && !defined(__CYGWIN__) && !defined(__SCITECH_SNAP__) +#ifndef WIN32_LEAN_AND_MEAN +#define WIN32_LEAN_AND_MEAN 1 +#endif +#include +#endif + +#ifndef APIENTRY +#define APIENTRY +#endif +#ifndef APIENTRYP +#define APIENTRYP APIENTRY * +#endif +#ifndef GLAPI +#define GLAPI extern +#endif + +#define GL_GLEXT_VERSION 20140521 + +/* Generated C header for: + * API: gl + * Profile: compatibility + * Versions considered: .* + * Versions emitted: 1\.[2-9]|[234]\.[0-9] + * Default extensions included: gl + * Additional extensions included: _nomatch_^ + * Extensions removed: _nomatch_^ + */ + +#ifndef GL_VERSION_1_2 +#define GL_VERSION_1_2 1 +#define GL_UNSIGNED_BYTE_3_3_2 0x8032 +#define GL_UNSIGNED_SHORT_4_4_4_4 0x8033 +#define GL_UNSIGNED_SHORT_5_5_5_1 0x8034 +#define GL_UNSIGNED_INT_8_8_8_8 0x8035 +#define GL_UNSIGNED_INT_10_10_10_2 0x8036 +#define GL_TEXTURE_BINDING_3D 0x806A +#define GL_PACK_SKIP_IMAGES 0x806B +#define GL_PACK_IMAGE_HEIGHT 0x806C +#define GL_UNPACK_SKIP_IMAGES 0x806D +#define GL_UNPACK_IMAGE_HEIGHT 0x806E +#define GL_TEXTURE_3D 0x806F +#define GL_PROXY_TEXTURE_3D 0x8070 +#define GL_TEXTURE_DEPTH 0x8071 +#define GL_TEXTURE_WRAP_R 0x8072 +#define GL_MAX_3D_TEXTURE_SIZE 0x8073 +#define GL_UNSIGNED_BYTE_2_3_3_REV 0x8362 +#define GL_UNSIGNED_SHORT_5_6_5 0x8363 +#define GL_UNSIGNED_SHORT_5_6_5_REV 0x8364 +#define GL_UNSIGNED_SHORT_4_4_4_4_REV 0x8365 +#define GL_UNSIGNED_SHORT_1_5_5_5_REV 0x8366 +#define GL_UNSIGNED_INT_8_8_8_8_REV 0x8367 +#define GL_UNSIGNED_INT_2_10_10_10_REV 0x8368 +#define GL_BGR 0x80E0 +#define GL_BGRA 0x80E1 +#define GL_MAX_ELEMENTS_VERTICES 0x80E8 +#define GL_MAX_ELEMENTS_INDICES 0x80E9 +#define GL_CLAMP_TO_EDGE 0x812F +#define GL_TEXTURE_MIN_LOD 0x813A +#define GL_TEXTURE_MAX_LOD 0x813B +#define GL_TEXTURE_BASE_LEVEL 0x813C +#define GL_TEXTURE_MAX_LEVEL 0x813D +#define GL_SMOOTH_POINT_SIZE_RANGE 0x0B12 +#define GL_SMOOTH_POINT_SIZE_GRANULARITY 0x0B13 +#define GL_SMOOTH_LINE_WIDTH_RANGE 0x0B22 +#define GL_SMOOTH_LINE_WIDTH_GRANULARITY 0x0B23 +#define GL_ALIASED_LINE_WIDTH_RANGE 0x846E +#define GL_RESCALE_NORMAL 0x803A +#define GL_LIGHT_MODEL_COLOR_CONTROL 0x81F8 +#define GL_SINGLE_COLOR 0x81F9 +#define GL_SEPARATE_SPECULAR_COLOR 0x81FA +#define GL_ALIASED_POINT_SIZE_RANGE 0x846D +typedef void (APIENTRYP PFNGLDRAWRANGEELEMENTSPROC) (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const void *indices); +typedef void (APIENTRYP PFNGLTEXIMAGE3DPROC) (GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXSUBIMAGE3DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLCOPYTEXSUBIMAGE3DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawRangeElements (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const void *indices); +GLAPI void APIENTRY glTexImage3D (GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTexSubImage3D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glCopyTexSubImage3D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +#endif +#endif /* GL_VERSION_1_2 */ + +#ifndef GL_VERSION_1_3 +#define GL_VERSION_1_3 1 +#define GL_TEXTURE0 0x84C0 +#define GL_TEXTURE1 0x84C1 +#define GL_TEXTURE2 0x84C2 +#define GL_TEXTURE3 0x84C3 +#define GL_TEXTURE4 0x84C4 +#define GL_TEXTURE5 0x84C5 +#define GL_TEXTURE6 0x84C6 +#define GL_TEXTURE7 0x84C7 +#define GL_TEXTURE8 0x84C8 +#define GL_TEXTURE9 0x84C9 +#define GL_TEXTURE10 0x84CA +#define GL_TEXTURE11 0x84CB +#define GL_TEXTURE12 0x84CC +#define GL_TEXTURE13 0x84CD +#define GL_TEXTURE14 0x84CE +#define GL_TEXTURE15 0x84CF +#define GL_TEXTURE16 0x84D0 +#define GL_TEXTURE17 0x84D1 +#define GL_TEXTURE18 0x84D2 +#define GL_TEXTURE19 0x84D3 +#define GL_TEXTURE20 0x84D4 +#define GL_TEXTURE21 0x84D5 +#define GL_TEXTURE22 0x84D6 +#define GL_TEXTURE23 0x84D7 +#define GL_TEXTURE24 0x84D8 +#define GL_TEXTURE25 0x84D9 +#define GL_TEXTURE26 0x84DA +#define GL_TEXTURE27 0x84DB +#define GL_TEXTURE28 0x84DC +#define GL_TEXTURE29 0x84DD +#define GL_TEXTURE30 0x84DE +#define GL_TEXTURE31 0x84DF +#define GL_ACTIVE_TEXTURE 0x84E0 +#define GL_MULTISAMPLE 0x809D +#define GL_SAMPLE_ALPHA_TO_COVERAGE 0x809E +#define GL_SAMPLE_ALPHA_TO_ONE 0x809F +#define GL_SAMPLE_COVERAGE 0x80A0 +#define GL_SAMPLE_BUFFERS 0x80A8 +#define GL_SAMPLES 0x80A9 +#define GL_SAMPLE_COVERAGE_VALUE 0x80AA +#define GL_SAMPLE_COVERAGE_INVERT 0x80AB +#define GL_TEXTURE_CUBE_MAP 0x8513 +#define GL_TEXTURE_BINDING_CUBE_MAP 0x8514 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_X 0x8515 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_X 0x8516 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Y 0x8517 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Y 0x8518 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Z 0x8519 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Z 0x851A +#define GL_PROXY_TEXTURE_CUBE_MAP 0x851B +#define GL_MAX_CUBE_MAP_TEXTURE_SIZE 0x851C +#define GL_COMPRESSED_RGB 0x84ED +#define GL_COMPRESSED_RGBA 0x84EE +#define GL_TEXTURE_COMPRESSION_HINT 0x84EF +#define GL_TEXTURE_COMPRESSED_IMAGE_SIZE 0x86A0 +#define GL_TEXTURE_COMPRESSED 0x86A1 +#define GL_NUM_COMPRESSED_TEXTURE_FORMATS 0x86A2 +#define GL_COMPRESSED_TEXTURE_FORMATS 0x86A3 +#define GL_CLAMP_TO_BORDER 0x812D +#define GL_CLIENT_ACTIVE_TEXTURE 0x84E1 +#define GL_MAX_TEXTURE_UNITS 0x84E2 +#define GL_TRANSPOSE_MODELVIEW_MATRIX 0x84E3 +#define GL_TRANSPOSE_PROJECTION_MATRIX 0x84E4 +#define GL_TRANSPOSE_TEXTURE_MATRIX 0x84E5 +#define GL_TRANSPOSE_COLOR_MATRIX 0x84E6 +#define GL_MULTISAMPLE_BIT 0x20000000 +#define GL_NORMAL_MAP 0x8511 +#define GL_REFLECTION_MAP 0x8512 +#define GL_COMPRESSED_ALPHA 0x84E9 +#define GL_COMPRESSED_LUMINANCE 0x84EA +#define GL_COMPRESSED_LUMINANCE_ALPHA 0x84EB +#define GL_COMPRESSED_INTENSITY 0x84EC +#define GL_COMBINE 0x8570 +#define GL_COMBINE_RGB 0x8571 +#define GL_COMBINE_ALPHA 0x8572 +#define GL_SOURCE0_RGB 0x8580 +#define GL_SOURCE1_RGB 0x8581 +#define GL_SOURCE2_RGB 0x8582 +#define GL_SOURCE0_ALPHA 0x8588 +#define GL_SOURCE1_ALPHA 0x8589 +#define GL_SOURCE2_ALPHA 0x858A +#define GL_OPERAND0_RGB 0x8590 +#define GL_OPERAND1_RGB 0x8591 +#define GL_OPERAND2_RGB 0x8592 +#define GL_OPERAND0_ALPHA 0x8598 +#define GL_OPERAND1_ALPHA 0x8599 +#define GL_OPERAND2_ALPHA 0x859A +#define GL_RGB_SCALE 0x8573 +#define GL_ADD_SIGNED 0x8574 +#define GL_INTERPOLATE 0x8575 +#define GL_SUBTRACT 0x84E7 +#define GL_CONSTANT 0x8576 +#define GL_PRIMARY_COLOR 0x8577 +#define GL_PREVIOUS 0x8578 +#define GL_DOT3_RGB 0x86AE +#define GL_DOT3_RGBA 0x86AF +typedef void (APIENTRYP PFNGLACTIVETEXTUREPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLSAMPLECOVERAGEPROC) (GLfloat value, GLboolean invert); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE3DPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE2DPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE1DPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE3DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE2DPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE1DPROC) (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLGETCOMPRESSEDTEXIMAGEPROC) (GLenum target, GLint level, void *img); +typedef void (APIENTRYP PFNGLCLIENTACTIVETEXTUREPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1DPROC) (GLenum target, GLdouble s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1DVPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1FPROC) (GLenum target, GLfloat s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1FVPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1IPROC) (GLenum target, GLint s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1IVPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1SPROC) (GLenum target, GLshort s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1SVPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2DPROC) (GLenum target, GLdouble s, GLdouble t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2DVPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2FPROC) (GLenum target, GLfloat s, GLfloat t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2FVPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2IPROC) (GLenum target, GLint s, GLint t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2IVPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2SPROC) (GLenum target, GLshort s, GLshort t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2SVPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3DPROC) (GLenum target, GLdouble s, GLdouble t, GLdouble r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3DVPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3FPROC) (GLenum target, GLfloat s, GLfloat t, GLfloat r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3FVPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3IPROC) (GLenum target, GLint s, GLint t, GLint r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3IVPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3SPROC) (GLenum target, GLshort s, GLshort t, GLshort r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3SVPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4DPROC) (GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4DVPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4FPROC) (GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4FVPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4IPROC) (GLenum target, GLint s, GLint t, GLint r, GLint q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4IVPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4SPROC) (GLenum target, GLshort s, GLshort t, GLshort r, GLshort q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4SVPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLLOADTRANSPOSEMATRIXFPROC) (const GLfloat *m); +typedef void (APIENTRYP PFNGLLOADTRANSPOSEMATRIXDPROC) (const GLdouble *m); +typedef void (APIENTRYP PFNGLMULTTRANSPOSEMATRIXFPROC) (const GLfloat *m); +typedef void (APIENTRYP PFNGLMULTTRANSPOSEMATRIXDPROC) (const GLdouble *m); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glActiveTexture (GLenum texture); +GLAPI void APIENTRY glSampleCoverage (GLfloat value, GLboolean invert); +GLAPI void APIENTRY glCompressedTexImage3D (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexImage2D (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexImage1D (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexSubImage3D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexSubImage2D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexSubImage1D (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glGetCompressedTexImage (GLenum target, GLint level, void *img); +GLAPI void APIENTRY glClientActiveTexture (GLenum texture); +GLAPI void APIENTRY glMultiTexCoord1d (GLenum target, GLdouble s); +GLAPI void APIENTRY glMultiTexCoord1dv (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord1f (GLenum target, GLfloat s); +GLAPI void APIENTRY glMultiTexCoord1fv (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord1i (GLenum target, GLint s); +GLAPI void APIENTRY glMultiTexCoord1iv (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord1s (GLenum target, GLshort s); +GLAPI void APIENTRY glMultiTexCoord1sv (GLenum target, const GLshort *v); +GLAPI void APIENTRY glMultiTexCoord2d (GLenum target, GLdouble s, GLdouble t); +GLAPI void APIENTRY glMultiTexCoord2dv (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord2f (GLenum target, GLfloat s, GLfloat t); +GLAPI void APIENTRY glMultiTexCoord2fv (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord2i (GLenum target, GLint s, GLint t); +GLAPI void APIENTRY glMultiTexCoord2iv (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord2s (GLenum target, GLshort s, GLshort t); +GLAPI void APIENTRY glMultiTexCoord2sv (GLenum target, const GLshort *v); +GLAPI void APIENTRY glMultiTexCoord3d (GLenum target, GLdouble s, GLdouble t, GLdouble r); +GLAPI void APIENTRY glMultiTexCoord3dv (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord3f (GLenum target, GLfloat s, GLfloat t, GLfloat r); +GLAPI void APIENTRY glMultiTexCoord3fv (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord3i (GLenum target, GLint s, GLint t, GLint r); +GLAPI void APIENTRY glMultiTexCoord3iv (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord3s (GLenum target, GLshort s, GLshort t, GLshort r); +GLAPI void APIENTRY glMultiTexCoord3sv (GLenum target, const GLshort *v); +GLAPI void APIENTRY glMultiTexCoord4d (GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q); +GLAPI void APIENTRY glMultiTexCoord4dv (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord4f (GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q); +GLAPI void APIENTRY glMultiTexCoord4fv (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord4i (GLenum target, GLint s, GLint t, GLint r, GLint q); +GLAPI void APIENTRY glMultiTexCoord4iv (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord4s (GLenum target, GLshort s, GLshort t, GLshort r, GLshort q); +GLAPI void APIENTRY glMultiTexCoord4sv (GLenum target, const GLshort *v); +GLAPI void APIENTRY glLoadTransposeMatrixf (const GLfloat *m); +GLAPI void APIENTRY glLoadTransposeMatrixd (const GLdouble *m); +GLAPI void APIENTRY glMultTransposeMatrixf (const GLfloat *m); +GLAPI void APIENTRY glMultTransposeMatrixd (const GLdouble *m); +#endif +#endif /* GL_VERSION_1_3 */ + +#ifndef GL_VERSION_1_4 +#define GL_VERSION_1_4 1 +#define GL_BLEND_DST_RGB 0x80C8 +#define GL_BLEND_SRC_RGB 0x80C9 +#define GL_BLEND_DST_ALPHA 0x80CA +#define GL_BLEND_SRC_ALPHA 0x80CB +#define GL_POINT_FADE_THRESHOLD_SIZE 0x8128 +#define GL_DEPTH_COMPONENT16 0x81A5 +#define GL_DEPTH_COMPONENT24 0x81A6 +#define GL_DEPTH_COMPONENT32 0x81A7 +#define GL_MIRRORED_REPEAT 0x8370 +#define GL_MAX_TEXTURE_LOD_BIAS 0x84FD +#define GL_TEXTURE_LOD_BIAS 0x8501 +#define GL_INCR_WRAP 0x8507 +#define GL_DECR_WRAP 0x8508 +#define GL_TEXTURE_DEPTH_SIZE 0x884A +#define GL_TEXTURE_COMPARE_MODE 0x884C +#define GL_TEXTURE_COMPARE_FUNC 0x884D +#define GL_POINT_SIZE_MIN 0x8126 +#define GL_POINT_SIZE_MAX 0x8127 +#define GL_POINT_DISTANCE_ATTENUATION 0x8129 +#define GL_GENERATE_MIPMAP 0x8191 +#define GL_GENERATE_MIPMAP_HINT 0x8192 +#define GL_FOG_COORDINATE_SOURCE 0x8450 +#define GL_FOG_COORDINATE 0x8451 +#define GL_FRAGMENT_DEPTH 0x8452 +#define GL_CURRENT_FOG_COORDINATE 0x8453 +#define GL_FOG_COORDINATE_ARRAY_TYPE 0x8454 +#define GL_FOG_COORDINATE_ARRAY_STRIDE 0x8455 +#define GL_FOG_COORDINATE_ARRAY_POINTER 0x8456 +#define GL_FOG_COORDINATE_ARRAY 0x8457 +#define GL_COLOR_SUM 0x8458 +#define GL_CURRENT_SECONDARY_COLOR 0x8459 +#define GL_SECONDARY_COLOR_ARRAY_SIZE 0x845A +#define GL_SECONDARY_COLOR_ARRAY_TYPE 0x845B +#define GL_SECONDARY_COLOR_ARRAY_STRIDE 0x845C +#define GL_SECONDARY_COLOR_ARRAY_POINTER 0x845D +#define GL_SECONDARY_COLOR_ARRAY 0x845E +#define GL_TEXTURE_FILTER_CONTROL 0x8500 +#define GL_DEPTH_TEXTURE_MODE 0x884B +#define GL_COMPARE_R_TO_TEXTURE 0x884E +#define GL_FUNC_ADD 0x8006 +#define GL_FUNC_SUBTRACT 0x800A +#define GL_FUNC_REVERSE_SUBTRACT 0x800B +#define GL_MIN 0x8007 +#define GL_MAX 0x8008 +#define GL_CONSTANT_COLOR 0x8001 +#define GL_ONE_MINUS_CONSTANT_COLOR 0x8002 +#define GL_CONSTANT_ALPHA 0x8003 +#define GL_ONE_MINUS_CONSTANT_ALPHA 0x8004 +typedef void (APIENTRYP PFNGLBLENDFUNCSEPARATEPROC) (GLenum sfactorRGB, GLenum dfactorRGB, GLenum sfactorAlpha, GLenum dfactorAlpha); +typedef void (APIENTRYP PFNGLMULTIDRAWARRAYSPROC) (GLenum mode, const GLint *first, const GLsizei *count, GLsizei drawcount); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSPROC) (GLenum mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei drawcount); +typedef void (APIENTRYP PFNGLPOINTPARAMETERFPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLPOINTPARAMETERFVPROC) (GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLPOINTPARAMETERIPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLPOINTPARAMETERIVPROC) (GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLFOGCOORDFPROC) (GLfloat coord); +typedef void (APIENTRYP PFNGLFOGCOORDFVPROC) (const GLfloat *coord); +typedef void (APIENTRYP PFNGLFOGCOORDDPROC) (GLdouble coord); +typedef void (APIENTRYP PFNGLFOGCOORDDVPROC) (const GLdouble *coord); +typedef void (APIENTRYP PFNGLFOGCOORDPOINTERPROC) (GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3BPROC) (GLbyte red, GLbyte green, GLbyte blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3BVPROC) (const GLbyte *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3DPROC) (GLdouble red, GLdouble green, GLdouble blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3DVPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3FPROC) (GLfloat red, GLfloat green, GLfloat blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3FVPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3IPROC) (GLint red, GLint green, GLint blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3IVPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3SPROC) (GLshort red, GLshort green, GLshort blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3SVPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UBPROC) (GLubyte red, GLubyte green, GLubyte blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UBVPROC) (const GLubyte *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UIPROC) (GLuint red, GLuint green, GLuint blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UIVPROC) (const GLuint *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3USPROC) (GLushort red, GLushort green, GLushort blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3USVPROC) (const GLushort *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLORPOINTERPROC) (GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLWINDOWPOS2DPROC) (GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLWINDOWPOS2DVPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2FPROC) (GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLWINDOWPOS2FVPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2IPROC) (GLint x, GLint y); +typedef void (APIENTRYP PFNGLWINDOWPOS2IVPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2SPROC) (GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLWINDOWPOS2SVPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3DPROC) (GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLWINDOWPOS3DVPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3FPROC) (GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLWINDOWPOS3FVPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3IPROC) (GLint x, GLint y, GLint z); +typedef void (APIENTRYP PFNGLWINDOWPOS3IVPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3SPROC) (GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLWINDOWPOS3SVPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLBLENDCOLORPROC) (GLfloat red, GLfloat green, GLfloat blue, GLfloat alpha); +typedef void (APIENTRYP PFNGLBLENDEQUATIONPROC) (GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendFuncSeparate (GLenum sfactorRGB, GLenum dfactorRGB, GLenum sfactorAlpha, GLenum dfactorAlpha); +GLAPI void APIENTRY glMultiDrawArrays (GLenum mode, const GLint *first, const GLsizei *count, GLsizei drawcount); +GLAPI void APIENTRY glMultiDrawElements (GLenum mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei drawcount); +GLAPI void APIENTRY glPointParameterf (GLenum pname, GLfloat param); +GLAPI void APIENTRY glPointParameterfv (GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glPointParameteri (GLenum pname, GLint param); +GLAPI void APIENTRY glPointParameteriv (GLenum pname, const GLint *params); +GLAPI void APIENTRY glFogCoordf (GLfloat coord); +GLAPI void APIENTRY glFogCoordfv (const GLfloat *coord); +GLAPI void APIENTRY glFogCoordd (GLdouble coord); +GLAPI void APIENTRY glFogCoorddv (const GLdouble *coord); +GLAPI void APIENTRY glFogCoordPointer (GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glSecondaryColor3b (GLbyte red, GLbyte green, GLbyte blue); +GLAPI void APIENTRY glSecondaryColor3bv (const GLbyte *v); +GLAPI void APIENTRY glSecondaryColor3d (GLdouble red, GLdouble green, GLdouble blue); +GLAPI void APIENTRY glSecondaryColor3dv (const GLdouble *v); +GLAPI void APIENTRY glSecondaryColor3f (GLfloat red, GLfloat green, GLfloat blue); +GLAPI void APIENTRY glSecondaryColor3fv (const GLfloat *v); +GLAPI void APIENTRY glSecondaryColor3i (GLint red, GLint green, GLint blue); +GLAPI void APIENTRY glSecondaryColor3iv (const GLint *v); +GLAPI void APIENTRY glSecondaryColor3s (GLshort red, GLshort green, GLshort blue); +GLAPI void APIENTRY glSecondaryColor3sv (const GLshort *v); +GLAPI void APIENTRY glSecondaryColor3ub (GLubyte red, GLubyte green, GLubyte blue); +GLAPI void APIENTRY glSecondaryColor3ubv (const GLubyte *v); +GLAPI void APIENTRY glSecondaryColor3ui (GLuint red, GLuint green, GLuint blue); +GLAPI void APIENTRY glSecondaryColor3uiv (const GLuint *v); +GLAPI void APIENTRY glSecondaryColor3us (GLushort red, GLushort green, GLushort blue); +GLAPI void APIENTRY glSecondaryColor3usv (const GLushort *v); +GLAPI void APIENTRY glSecondaryColorPointer (GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glWindowPos2d (GLdouble x, GLdouble y); +GLAPI void APIENTRY glWindowPos2dv (const GLdouble *v); +GLAPI void APIENTRY glWindowPos2f (GLfloat x, GLfloat y); +GLAPI void APIENTRY glWindowPos2fv (const GLfloat *v); +GLAPI void APIENTRY glWindowPos2i (GLint x, GLint y); +GLAPI void APIENTRY glWindowPos2iv (const GLint *v); +GLAPI void APIENTRY glWindowPos2s (GLshort x, GLshort y); +GLAPI void APIENTRY glWindowPos2sv (const GLshort *v); +GLAPI void APIENTRY glWindowPos3d (GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glWindowPos3dv (const GLdouble *v); +GLAPI void APIENTRY glWindowPos3f (GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glWindowPos3fv (const GLfloat *v); +GLAPI void APIENTRY glWindowPos3i (GLint x, GLint y, GLint z); +GLAPI void APIENTRY glWindowPos3iv (const GLint *v); +GLAPI void APIENTRY glWindowPos3s (GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glWindowPos3sv (const GLshort *v); +GLAPI void APIENTRY glBlendColor (GLfloat red, GLfloat green, GLfloat blue, GLfloat alpha); +GLAPI void APIENTRY glBlendEquation (GLenum mode); +#endif +#endif /* GL_VERSION_1_4 */ + +#ifndef GL_VERSION_1_5 +#define GL_VERSION_1_5 1 +#include +#ifdef __MACOSX__ +typedef long GLsizeiptr; +typedef long GLintptr; +#else +typedef ptrdiff_t GLsizeiptr; +typedef ptrdiff_t GLintptr; +#endif +#define GL_BUFFER_SIZE 0x8764 +#define GL_BUFFER_USAGE 0x8765 +#define GL_QUERY_COUNTER_BITS 0x8864 +#define GL_CURRENT_QUERY 0x8865 +#define GL_QUERY_RESULT 0x8866 +#define GL_QUERY_RESULT_AVAILABLE 0x8867 +#define GL_ARRAY_BUFFER 0x8892 +#define GL_ELEMENT_ARRAY_BUFFER 0x8893 +#define GL_ARRAY_BUFFER_BINDING 0x8894 +#define GL_ELEMENT_ARRAY_BUFFER_BINDING 0x8895 +#define GL_VERTEX_ATTRIB_ARRAY_BUFFER_BINDING 0x889F +#define GL_READ_ONLY 0x88B8 +#define GL_WRITE_ONLY 0x88B9 +#define GL_READ_WRITE 0x88BA +#define GL_BUFFER_ACCESS 0x88BB +#define GL_BUFFER_MAPPED 0x88BC +#define GL_BUFFER_MAP_POINTER 0x88BD +#define GL_STREAM_DRAW 0x88E0 +#define GL_STREAM_READ 0x88E1 +#define GL_STREAM_COPY 0x88E2 +#define GL_STATIC_DRAW 0x88E4 +#define GL_STATIC_READ 0x88E5 +#define GL_STATIC_COPY 0x88E6 +#define GL_DYNAMIC_DRAW 0x88E8 +#define GL_DYNAMIC_READ 0x88E9 +#define GL_DYNAMIC_COPY 0x88EA +#define GL_SAMPLES_PASSED 0x8914 +#define GL_SRC1_ALPHA 0x8589 +#define GL_VERTEX_ARRAY_BUFFER_BINDING 0x8896 +#define GL_NORMAL_ARRAY_BUFFER_BINDING 0x8897 +#define GL_COLOR_ARRAY_BUFFER_BINDING 0x8898 +#define GL_INDEX_ARRAY_BUFFER_BINDING 0x8899 +#define GL_TEXTURE_COORD_ARRAY_BUFFER_BINDING 0x889A +#define GL_EDGE_FLAG_ARRAY_BUFFER_BINDING 0x889B +#define GL_SECONDARY_COLOR_ARRAY_BUFFER_BINDING 0x889C +#define GL_FOG_COORDINATE_ARRAY_BUFFER_BINDING 0x889D +#define GL_WEIGHT_ARRAY_BUFFER_BINDING 0x889E +#define GL_FOG_COORD_SRC 0x8450 +#define GL_FOG_COORD 0x8451 +#define GL_CURRENT_FOG_COORD 0x8453 +#define GL_FOG_COORD_ARRAY_TYPE 0x8454 +#define GL_FOG_COORD_ARRAY_STRIDE 0x8455 +#define GL_FOG_COORD_ARRAY_POINTER 0x8456 +#define GL_FOG_COORD_ARRAY 0x8457 +#define GL_FOG_COORD_ARRAY_BUFFER_BINDING 0x889D +#define GL_SRC0_RGB 0x8580 +#define GL_SRC1_RGB 0x8581 +#define GL_SRC2_RGB 0x8582 +#define GL_SRC0_ALPHA 0x8588 +#define GL_SRC2_ALPHA 0x858A +typedef void (APIENTRYP PFNGLGENQUERIESPROC) (GLsizei n, GLuint *ids); +typedef void (APIENTRYP PFNGLDELETEQUERIESPROC) (GLsizei n, const GLuint *ids); +typedef GLboolean (APIENTRYP PFNGLISQUERYPROC) (GLuint id); +typedef void (APIENTRYP PFNGLBEGINQUERYPROC) (GLenum target, GLuint id); +typedef void (APIENTRYP PFNGLENDQUERYPROC) (GLenum target); +typedef void (APIENTRYP PFNGLGETQUERYIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTIVPROC) (GLuint id, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTUIVPROC) (GLuint id, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLBINDBUFFERPROC) (GLenum target, GLuint buffer); +typedef void (APIENTRYP PFNGLDELETEBUFFERSPROC) (GLsizei n, const GLuint *buffers); +typedef void (APIENTRYP PFNGLGENBUFFERSPROC) (GLsizei n, GLuint *buffers); +typedef GLboolean (APIENTRYP PFNGLISBUFFERPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLBUFFERDATAPROC) (GLenum target, GLsizeiptr size, const void *data, GLenum usage); +typedef void (APIENTRYP PFNGLBUFFERSUBDATAPROC) (GLenum target, GLintptr offset, GLsizeiptr size, const void *data); +typedef void (APIENTRYP PFNGLGETBUFFERSUBDATAPROC) (GLenum target, GLintptr offset, GLsizeiptr size, void *data); +typedef void *(APIENTRYP PFNGLMAPBUFFERPROC) (GLenum target, GLenum access); +typedef GLboolean (APIENTRYP PFNGLUNMAPBUFFERPROC) (GLenum target); +typedef void (APIENTRYP PFNGLGETBUFFERPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETBUFFERPOINTERVPROC) (GLenum target, GLenum pname, void **params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGenQueries (GLsizei n, GLuint *ids); +GLAPI void APIENTRY glDeleteQueries (GLsizei n, const GLuint *ids); +GLAPI GLboolean APIENTRY glIsQuery (GLuint id); +GLAPI void APIENTRY glBeginQuery (GLenum target, GLuint id); +GLAPI void APIENTRY glEndQuery (GLenum target); +GLAPI void APIENTRY glGetQueryiv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetQueryObjectiv (GLuint id, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetQueryObjectuiv (GLuint id, GLenum pname, GLuint *params); +GLAPI void APIENTRY glBindBuffer (GLenum target, GLuint buffer); +GLAPI void APIENTRY glDeleteBuffers (GLsizei n, const GLuint *buffers); +GLAPI void APIENTRY glGenBuffers (GLsizei n, GLuint *buffers); +GLAPI GLboolean APIENTRY glIsBuffer (GLuint buffer); +GLAPI void APIENTRY glBufferData (GLenum target, GLsizeiptr size, const void *data, GLenum usage); +GLAPI void APIENTRY glBufferSubData (GLenum target, GLintptr offset, GLsizeiptr size, const void *data); +GLAPI void APIENTRY glGetBufferSubData (GLenum target, GLintptr offset, GLsizeiptr size, void *data); +GLAPI void *APIENTRY glMapBuffer (GLenum target, GLenum access); +GLAPI GLboolean APIENTRY glUnmapBuffer (GLenum target); +GLAPI void APIENTRY glGetBufferParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetBufferPointerv (GLenum target, GLenum pname, void **params); +#endif +#endif /* GL_VERSION_1_5 */ + +#ifndef GL_VERSION_2_0 +#define GL_VERSION_2_0 1 +typedef char GLchar; +#define GL_BLEND_EQUATION_RGB 0x8009 +#define GL_VERTEX_ATTRIB_ARRAY_ENABLED 0x8622 +#define GL_VERTEX_ATTRIB_ARRAY_SIZE 0x8623 +#define GL_VERTEX_ATTRIB_ARRAY_STRIDE 0x8624 +#define GL_VERTEX_ATTRIB_ARRAY_TYPE 0x8625 +#define GL_CURRENT_VERTEX_ATTRIB 0x8626 +#define GL_VERTEX_PROGRAM_POINT_SIZE 0x8642 +#define GL_VERTEX_ATTRIB_ARRAY_POINTER 0x8645 +#define GL_STENCIL_BACK_FUNC 0x8800 +#define GL_STENCIL_BACK_FAIL 0x8801 +#define GL_STENCIL_BACK_PASS_DEPTH_FAIL 0x8802 +#define GL_STENCIL_BACK_PASS_DEPTH_PASS 0x8803 +#define GL_MAX_DRAW_BUFFERS 0x8824 +#define GL_DRAW_BUFFER0 0x8825 +#define GL_DRAW_BUFFER1 0x8826 +#define GL_DRAW_BUFFER2 0x8827 +#define GL_DRAW_BUFFER3 0x8828 +#define GL_DRAW_BUFFER4 0x8829 +#define GL_DRAW_BUFFER5 0x882A +#define GL_DRAW_BUFFER6 0x882B +#define GL_DRAW_BUFFER7 0x882C +#define GL_DRAW_BUFFER8 0x882D +#define GL_DRAW_BUFFER9 0x882E +#define GL_DRAW_BUFFER10 0x882F +#define GL_DRAW_BUFFER11 0x8830 +#define GL_DRAW_BUFFER12 0x8831 +#define GL_DRAW_BUFFER13 0x8832 +#define GL_DRAW_BUFFER14 0x8833 +#define GL_DRAW_BUFFER15 0x8834 +#define GL_BLEND_EQUATION_ALPHA 0x883D +#define GL_MAX_VERTEX_ATTRIBS 0x8869 +#define GL_VERTEX_ATTRIB_ARRAY_NORMALIZED 0x886A +#define GL_MAX_TEXTURE_IMAGE_UNITS 0x8872 +#define GL_FRAGMENT_SHADER 0x8B30 +#define GL_VERTEX_SHADER 0x8B31 +#define GL_MAX_FRAGMENT_UNIFORM_COMPONENTS 0x8B49 +#define GL_MAX_VERTEX_UNIFORM_COMPONENTS 0x8B4A +#define GL_MAX_VARYING_FLOATS 0x8B4B +#define GL_MAX_VERTEX_TEXTURE_IMAGE_UNITS 0x8B4C +#define GL_MAX_COMBINED_TEXTURE_IMAGE_UNITS 0x8B4D +#define GL_SHADER_TYPE 0x8B4F +#define GL_FLOAT_VEC2 0x8B50 +#define GL_FLOAT_VEC3 0x8B51 +#define GL_FLOAT_VEC4 0x8B52 +#define GL_INT_VEC2 0x8B53 +#define GL_INT_VEC3 0x8B54 +#define GL_INT_VEC4 0x8B55 +#define GL_BOOL 0x8B56 +#define GL_BOOL_VEC2 0x8B57 +#define GL_BOOL_VEC3 0x8B58 +#define GL_BOOL_VEC4 0x8B59 +#define GL_FLOAT_MAT2 0x8B5A +#define GL_FLOAT_MAT3 0x8B5B +#define GL_FLOAT_MAT4 0x8B5C +#define GL_SAMPLER_1D 0x8B5D +#define GL_SAMPLER_2D 0x8B5E +#define GL_SAMPLER_3D 0x8B5F +#define GL_SAMPLER_CUBE 0x8B60 +#define GL_SAMPLER_1D_SHADOW 0x8B61 +#define GL_SAMPLER_2D_SHADOW 0x8B62 +#define GL_DELETE_STATUS 0x8B80 +#define GL_COMPILE_STATUS 0x8B81 +#define GL_LINK_STATUS 0x8B82 +#define GL_VALIDATE_STATUS 0x8B83 +#define GL_INFO_LOG_LENGTH 0x8B84 +#define GL_ATTACHED_SHADERS 0x8B85 +#define GL_ACTIVE_UNIFORMS 0x8B86 +#define GL_ACTIVE_UNIFORM_MAX_LENGTH 0x8B87 +#define GL_SHADER_SOURCE_LENGTH 0x8B88 +#define GL_ACTIVE_ATTRIBUTES 0x8B89 +#define GL_ACTIVE_ATTRIBUTE_MAX_LENGTH 0x8B8A +#define GL_FRAGMENT_SHADER_DERIVATIVE_HINT 0x8B8B +#define GL_SHADING_LANGUAGE_VERSION 0x8B8C +#define GL_CURRENT_PROGRAM 0x8B8D +#define GL_POINT_SPRITE_COORD_ORIGIN 0x8CA0 +#define GL_LOWER_LEFT 0x8CA1 +#define GL_UPPER_LEFT 0x8CA2 +#define GL_STENCIL_BACK_REF 0x8CA3 +#define GL_STENCIL_BACK_VALUE_MASK 0x8CA4 +#define GL_STENCIL_BACK_WRITEMASK 0x8CA5 +#define GL_VERTEX_PROGRAM_TWO_SIDE 0x8643 +#define GL_POINT_SPRITE 0x8861 +#define GL_COORD_REPLACE 0x8862 +#define GL_MAX_TEXTURE_COORDS 0x8871 +typedef void (APIENTRYP PFNGLBLENDEQUATIONSEPARATEPROC) (GLenum modeRGB, GLenum modeAlpha); +typedef void (APIENTRYP PFNGLDRAWBUFFERSPROC) (GLsizei n, const GLenum *bufs); +typedef void (APIENTRYP PFNGLSTENCILOPSEPARATEPROC) (GLenum face, GLenum sfail, GLenum dpfail, GLenum dppass); +typedef void (APIENTRYP PFNGLSTENCILFUNCSEPARATEPROC) (GLenum face, GLenum func, GLint ref, GLuint mask); +typedef void (APIENTRYP PFNGLSTENCILMASKSEPARATEPROC) (GLenum face, GLuint mask); +typedef void (APIENTRYP PFNGLATTACHSHADERPROC) (GLuint program, GLuint shader); +typedef void (APIENTRYP PFNGLBINDATTRIBLOCATIONPROC) (GLuint program, GLuint index, const GLchar *name); +typedef void (APIENTRYP PFNGLCOMPILESHADERPROC) (GLuint shader); +typedef GLuint (APIENTRYP PFNGLCREATEPROGRAMPROC) (void); +typedef GLuint (APIENTRYP PFNGLCREATESHADERPROC) (GLenum type); +typedef void (APIENTRYP PFNGLDELETEPROGRAMPROC) (GLuint program); +typedef void (APIENTRYP PFNGLDELETESHADERPROC) (GLuint shader); +typedef void (APIENTRYP PFNGLDETACHSHADERPROC) (GLuint program, GLuint shader); +typedef void (APIENTRYP PFNGLDISABLEVERTEXATTRIBARRAYPROC) (GLuint index); +typedef void (APIENTRYP PFNGLENABLEVERTEXATTRIBARRAYPROC) (GLuint index); +typedef void (APIENTRYP PFNGLGETACTIVEATTRIBPROC) (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLint *size, GLenum *type, GLchar *name); +typedef void (APIENTRYP PFNGLGETACTIVEUNIFORMPROC) (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLint *size, GLenum *type, GLchar *name); +typedef void (APIENTRYP PFNGLGETATTACHEDSHADERSPROC) (GLuint program, GLsizei maxCount, GLsizei *count, GLuint *shaders); +typedef GLint (APIENTRYP PFNGLGETATTRIBLOCATIONPROC) (GLuint program, const GLchar *name); +typedef void (APIENTRYP PFNGLGETPROGRAMIVPROC) (GLuint program, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMINFOLOGPROC) (GLuint program, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +typedef void (APIENTRYP PFNGLGETSHADERIVPROC) (GLuint shader, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETSHADERINFOLOGPROC) (GLuint shader, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +typedef void (APIENTRYP PFNGLGETSHADERSOURCEPROC) (GLuint shader, GLsizei bufSize, GLsizei *length, GLchar *source); +typedef GLint (APIENTRYP PFNGLGETUNIFORMLOCATIONPROC) (GLuint program, const GLchar *name); +typedef void (APIENTRYP PFNGLGETUNIFORMFVPROC) (GLuint program, GLint location, GLfloat *params); +typedef void (APIENTRYP PFNGLGETUNIFORMIVPROC) (GLuint program, GLint location, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBDVPROC) (GLuint index, GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBFVPROC) (GLuint index, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIVPROC) (GLuint index, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBPOINTERVPROC) (GLuint index, GLenum pname, void **pointer); +typedef GLboolean (APIENTRYP PFNGLISPROGRAMPROC) (GLuint program); +typedef GLboolean (APIENTRYP PFNGLISSHADERPROC) (GLuint shader); +typedef void (APIENTRYP PFNGLLINKPROGRAMPROC) (GLuint program); +typedef void (APIENTRYP PFNGLSHADERSOURCEPROC) (GLuint shader, GLsizei count, const GLchar *const*string, const GLint *length); +typedef void (APIENTRYP PFNGLUSEPROGRAMPROC) (GLuint program); +typedef void (APIENTRYP PFNGLUNIFORM1FPROC) (GLint location, GLfloat v0); +typedef void (APIENTRYP PFNGLUNIFORM2FPROC) (GLint location, GLfloat v0, GLfloat v1); +typedef void (APIENTRYP PFNGLUNIFORM3FPROC) (GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +typedef void (APIENTRYP PFNGLUNIFORM4FPROC) (GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +typedef void (APIENTRYP PFNGLUNIFORM1IPROC) (GLint location, GLint v0); +typedef void (APIENTRYP PFNGLUNIFORM2IPROC) (GLint location, GLint v0, GLint v1); +typedef void (APIENTRYP PFNGLUNIFORM3IPROC) (GLint location, GLint v0, GLint v1, GLint v2); +typedef void (APIENTRYP PFNGLUNIFORM4IPROC) (GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +typedef void (APIENTRYP PFNGLUNIFORM1FVPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM2FVPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM3FVPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM4FVPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM1IVPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORM2IVPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORM3IVPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORM4IVPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLVALIDATEPROGRAMPROC) (GLuint program); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1DPROC) (GLuint index, GLdouble x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1FPROC) (GLuint index, GLfloat x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1FVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1SPROC) (GLuint index, GLshort x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1SVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2DPROC) (GLuint index, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2FPROC) (GLuint index, GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2FVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2SPROC) (GLuint index, GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2SVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3DPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3FPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3FVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3SPROC) (GLuint index, GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3SVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NBVPROC) (GLuint index, const GLbyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NIVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NSVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUBPROC) (GLuint index, GLubyte x, GLubyte y, GLubyte z, GLubyte w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUBVPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUIVPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUSVPROC) (GLuint index, const GLushort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4BVPROC) (GLuint index, const GLbyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4DPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4FPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4FVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4IVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4SPROC) (GLuint index, GLshort x, GLshort y, GLshort z, GLshort w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4SVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4UBVPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4UIVPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4USVPROC) (GLuint index, const GLushort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBPOINTERPROC) (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendEquationSeparate (GLenum modeRGB, GLenum modeAlpha); +GLAPI void APIENTRY glDrawBuffers (GLsizei n, const GLenum *bufs); +GLAPI void APIENTRY glStencilOpSeparate (GLenum face, GLenum sfail, GLenum dpfail, GLenum dppass); +GLAPI void APIENTRY glStencilFuncSeparate (GLenum face, GLenum func, GLint ref, GLuint mask); +GLAPI void APIENTRY glStencilMaskSeparate (GLenum face, GLuint mask); +GLAPI void APIENTRY glAttachShader (GLuint program, GLuint shader); +GLAPI void APIENTRY glBindAttribLocation (GLuint program, GLuint index, const GLchar *name); +GLAPI void APIENTRY glCompileShader (GLuint shader); +GLAPI GLuint APIENTRY glCreateProgram (void); +GLAPI GLuint APIENTRY glCreateShader (GLenum type); +GLAPI void APIENTRY glDeleteProgram (GLuint program); +GLAPI void APIENTRY glDeleteShader (GLuint shader); +GLAPI void APIENTRY glDetachShader (GLuint program, GLuint shader); +GLAPI void APIENTRY glDisableVertexAttribArray (GLuint index); +GLAPI void APIENTRY glEnableVertexAttribArray (GLuint index); +GLAPI void APIENTRY glGetActiveAttrib (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLint *size, GLenum *type, GLchar *name); +GLAPI void APIENTRY glGetActiveUniform (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLint *size, GLenum *type, GLchar *name); +GLAPI void APIENTRY glGetAttachedShaders (GLuint program, GLsizei maxCount, GLsizei *count, GLuint *shaders); +GLAPI GLint APIENTRY glGetAttribLocation (GLuint program, const GLchar *name); +GLAPI void APIENTRY glGetProgramiv (GLuint program, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetProgramInfoLog (GLuint program, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +GLAPI void APIENTRY glGetShaderiv (GLuint shader, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetShaderInfoLog (GLuint shader, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +GLAPI void APIENTRY glGetShaderSource (GLuint shader, GLsizei bufSize, GLsizei *length, GLchar *source); +GLAPI GLint APIENTRY glGetUniformLocation (GLuint program, const GLchar *name); +GLAPI void APIENTRY glGetUniformfv (GLuint program, GLint location, GLfloat *params); +GLAPI void APIENTRY glGetUniformiv (GLuint program, GLint location, GLint *params); +GLAPI void APIENTRY glGetVertexAttribdv (GLuint index, GLenum pname, GLdouble *params); +GLAPI void APIENTRY glGetVertexAttribfv (GLuint index, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetVertexAttribiv (GLuint index, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVertexAttribPointerv (GLuint index, GLenum pname, void **pointer); +GLAPI GLboolean APIENTRY glIsProgram (GLuint program); +GLAPI GLboolean APIENTRY glIsShader (GLuint shader); +GLAPI void APIENTRY glLinkProgram (GLuint program); +GLAPI void APIENTRY glShaderSource (GLuint shader, GLsizei count, const GLchar *const*string, const GLint *length); +GLAPI void APIENTRY glUseProgram (GLuint program); +GLAPI void APIENTRY glUniform1f (GLint location, GLfloat v0); +GLAPI void APIENTRY glUniform2f (GLint location, GLfloat v0, GLfloat v1); +GLAPI void APIENTRY glUniform3f (GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +GLAPI void APIENTRY glUniform4f (GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +GLAPI void APIENTRY glUniform1i (GLint location, GLint v0); +GLAPI void APIENTRY glUniform2i (GLint location, GLint v0, GLint v1); +GLAPI void APIENTRY glUniform3i (GLint location, GLint v0, GLint v1, GLint v2); +GLAPI void APIENTRY glUniform4i (GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +GLAPI void APIENTRY glUniform1fv (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform2fv (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform3fv (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform4fv (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform1iv (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniform2iv (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniform3iv (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniform4iv (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniformMatrix2fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix3fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix4fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glValidateProgram (GLuint program); +GLAPI void APIENTRY glVertexAttrib1d (GLuint index, GLdouble x); +GLAPI void APIENTRY glVertexAttrib1dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib1f (GLuint index, GLfloat x); +GLAPI void APIENTRY glVertexAttrib1fv (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib1s (GLuint index, GLshort x); +GLAPI void APIENTRY glVertexAttrib1sv (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib2d (GLuint index, GLdouble x, GLdouble y); +GLAPI void APIENTRY glVertexAttrib2dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib2f (GLuint index, GLfloat x, GLfloat y); +GLAPI void APIENTRY glVertexAttrib2fv (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib2s (GLuint index, GLshort x, GLshort y); +GLAPI void APIENTRY glVertexAttrib2sv (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib3d (GLuint index, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glVertexAttrib3dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib3f (GLuint index, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glVertexAttrib3fv (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib3s (GLuint index, GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glVertexAttrib3sv (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4Nbv (GLuint index, const GLbyte *v); +GLAPI void APIENTRY glVertexAttrib4Niv (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttrib4Nsv (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4Nub (GLuint index, GLubyte x, GLubyte y, GLubyte z, GLubyte w); +GLAPI void APIENTRY glVertexAttrib4Nubv (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttrib4Nuiv (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttrib4Nusv (GLuint index, const GLushort *v); +GLAPI void APIENTRY glVertexAttrib4bv (GLuint index, const GLbyte *v); +GLAPI void APIENTRY glVertexAttrib4d (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glVertexAttrib4dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib4f (GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glVertexAttrib4fv (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib4iv (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttrib4s (GLuint index, GLshort x, GLshort y, GLshort z, GLshort w); +GLAPI void APIENTRY glVertexAttrib4sv (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4ubv (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttrib4uiv (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttrib4usv (GLuint index, const GLushort *v); +GLAPI void APIENTRY glVertexAttribPointer (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, const void *pointer); +#endif +#endif /* GL_VERSION_2_0 */ + +#ifndef GL_VERSION_2_1 +#define GL_VERSION_2_1 1 +#define GL_PIXEL_PACK_BUFFER 0x88EB +#define GL_PIXEL_UNPACK_BUFFER 0x88EC +#define GL_PIXEL_PACK_BUFFER_BINDING 0x88ED +#define GL_PIXEL_UNPACK_BUFFER_BINDING 0x88EF +#define GL_FLOAT_MAT2x3 0x8B65 +#define GL_FLOAT_MAT2x4 0x8B66 +#define GL_FLOAT_MAT3x2 0x8B67 +#define GL_FLOAT_MAT3x4 0x8B68 +#define GL_FLOAT_MAT4x2 0x8B69 +#define GL_FLOAT_MAT4x3 0x8B6A +#define GL_SRGB 0x8C40 +#define GL_SRGB8 0x8C41 +#define GL_SRGB_ALPHA 0x8C42 +#define GL_SRGB8_ALPHA8 0x8C43 +#define GL_COMPRESSED_SRGB 0x8C48 +#define GL_COMPRESSED_SRGB_ALPHA 0x8C49 +#define GL_CURRENT_RASTER_SECONDARY_COLOR 0x845F +#define GL_SLUMINANCE_ALPHA 0x8C44 +#define GL_SLUMINANCE8_ALPHA8 0x8C45 +#define GL_SLUMINANCE 0x8C46 +#define GL_SLUMINANCE8 0x8C47 +#define GL_COMPRESSED_SLUMINANCE 0x8C4A +#define GL_COMPRESSED_SLUMINANCE_ALPHA 0x8C4B +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2X3FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3X2FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2X4FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4X2FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3X4FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4X3FVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glUniformMatrix2x3fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix3x2fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix2x4fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix4x2fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix3x4fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix4x3fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +#endif +#endif /* GL_VERSION_2_1 */ + +#ifndef GL_VERSION_3_0 +#define GL_VERSION_3_0 1 +typedef unsigned short GLhalf; +#define GL_COMPARE_REF_TO_TEXTURE 0x884E +#define GL_CLIP_DISTANCE0 0x3000 +#define GL_CLIP_DISTANCE1 0x3001 +#define GL_CLIP_DISTANCE2 0x3002 +#define GL_CLIP_DISTANCE3 0x3003 +#define GL_CLIP_DISTANCE4 0x3004 +#define GL_CLIP_DISTANCE5 0x3005 +#define GL_CLIP_DISTANCE6 0x3006 +#define GL_CLIP_DISTANCE7 0x3007 +#define GL_MAX_CLIP_DISTANCES 0x0D32 +#define GL_MAJOR_VERSION 0x821B +#define GL_MINOR_VERSION 0x821C +#define GL_NUM_EXTENSIONS 0x821D +#define GL_CONTEXT_FLAGS 0x821E +#define GL_COMPRESSED_RED 0x8225 +#define GL_COMPRESSED_RG 0x8226 +#define GL_CONTEXT_FLAG_FORWARD_COMPATIBLE_BIT 0x00000001 +#define GL_RGBA32F 0x8814 +#define GL_RGB32F 0x8815 +#define GL_RGBA16F 0x881A +#define GL_RGB16F 0x881B +#define GL_VERTEX_ATTRIB_ARRAY_INTEGER 0x88FD +#define GL_MAX_ARRAY_TEXTURE_LAYERS 0x88FF +#define GL_MIN_PROGRAM_TEXEL_OFFSET 0x8904 +#define GL_MAX_PROGRAM_TEXEL_OFFSET 0x8905 +#define GL_CLAMP_READ_COLOR 0x891C +#define GL_FIXED_ONLY 0x891D +#define GL_MAX_VARYING_COMPONENTS 0x8B4B +#define GL_TEXTURE_1D_ARRAY 0x8C18 +#define GL_PROXY_TEXTURE_1D_ARRAY 0x8C19 +#define GL_TEXTURE_2D_ARRAY 0x8C1A +#define GL_PROXY_TEXTURE_2D_ARRAY 0x8C1B +#define GL_TEXTURE_BINDING_1D_ARRAY 0x8C1C +#define GL_TEXTURE_BINDING_2D_ARRAY 0x8C1D +#define GL_R11F_G11F_B10F 0x8C3A +#define GL_UNSIGNED_INT_10F_11F_11F_REV 0x8C3B +#define GL_RGB9_E5 0x8C3D +#define GL_UNSIGNED_INT_5_9_9_9_REV 0x8C3E +#define GL_TEXTURE_SHARED_SIZE 0x8C3F +#define GL_TRANSFORM_FEEDBACK_VARYING_MAX_LENGTH 0x8C76 +#define GL_TRANSFORM_FEEDBACK_BUFFER_MODE 0x8C7F +#define GL_MAX_TRANSFORM_FEEDBACK_SEPARATE_COMPONENTS 0x8C80 +#define GL_TRANSFORM_FEEDBACK_VARYINGS 0x8C83 +#define GL_TRANSFORM_FEEDBACK_BUFFER_START 0x8C84 +#define GL_TRANSFORM_FEEDBACK_BUFFER_SIZE 0x8C85 +#define GL_PRIMITIVES_GENERATED 0x8C87 +#define GL_TRANSFORM_FEEDBACK_PRIMITIVES_WRITTEN 0x8C88 +#define GL_RASTERIZER_DISCARD 0x8C89 +#define GL_MAX_TRANSFORM_FEEDBACK_INTERLEAVED_COMPONENTS 0x8C8A +#define GL_MAX_TRANSFORM_FEEDBACK_SEPARATE_ATTRIBS 0x8C8B +#define GL_INTERLEAVED_ATTRIBS 0x8C8C +#define GL_SEPARATE_ATTRIBS 0x8C8D +#define GL_TRANSFORM_FEEDBACK_BUFFER 0x8C8E +#define GL_TRANSFORM_FEEDBACK_BUFFER_BINDING 0x8C8F +#define GL_RGBA32UI 0x8D70 +#define GL_RGB32UI 0x8D71 +#define GL_RGBA16UI 0x8D76 +#define GL_RGB16UI 0x8D77 +#define GL_RGBA8UI 0x8D7C +#define GL_RGB8UI 0x8D7D +#define GL_RGBA32I 0x8D82 +#define GL_RGB32I 0x8D83 +#define GL_RGBA16I 0x8D88 +#define GL_RGB16I 0x8D89 +#define GL_RGBA8I 0x8D8E +#define GL_RGB8I 0x8D8F +#define GL_RED_INTEGER 0x8D94 +#define GL_GREEN_INTEGER 0x8D95 +#define GL_BLUE_INTEGER 0x8D96 +#define GL_RGB_INTEGER 0x8D98 +#define GL_RGBA_INTEGER 0x8D99 +#define GL_BGR_INTEGER 0x8D9A +#define GL_BGRA_INTEGER 0x8D9B +#define GL_SAMPLER_1D_ARRAY 0x8DC0 +#define GL_SAMPLER_2D_ARRAY 0x8DC1 +#define GL_SAMPLER_1D_ARRAY_SHADOW 0x8DC3 +#define GL_SAMPLER_2D_ARRAY_SHADOW 0x8DC4 +#define GL_SAMPLER_CUBE_SHADOW 0x8DC5 +#define GL_UNSIGNED_INT_VEC2 0x8DC6 +#define GL_UNSIGNED_INT_VEC3 0x8DC7 +#define GL_UNSIGNED_INT_VEC4 0x8DC8 +#define GL_INT_SAMPLER_1D 0x8DC9 +#define GL_INT_SAMPLER_2D 0x8DCA +#define GL_INT_SAMPLER_3D 0x8DCB +#define GL_INT_SAMPLER_CUBE 0x8DCC +#define GL_INT_SAMPLER_1D_ARRAY 0x8DCE +#define GL_INT_SAMPLER_2D_ARRAY 0x8DCF +#define GL_UNSIGNED_INT_SAMPLER_1D 0x8DD1 +#define GL_UNSIGNED_INT_SAMPLER_2D 0x8DD2 +#define GL_UNSIGNED_INT_SAMPLER_3D 0x8DD3 +#define GL_UNSIGNED_INT_SAMPLER_CUBE 0x8DD4 +#define GL_UNSIGNED_INT_SAMPLER_1D_ARRAY 0x8DD6 +#define GL_UNSIGNED_INT_SAMPLER_2D_ARRAY 0x8DD7 +#define GL_QUERY_WAIT 0x8E13 +#define GL_QUERY_NO_WAIT 0x8E14 +#define GL_QUERY_BY_REGION_WAIT 0x8E15 +#define GL_QUERY_BY_REGION_NO_WAIT 0x8E16 +#define GL_BUFFER_ACCESS_FLAGS 0x911F +#define GL_BUFFER_MAP_LENGTH 0x9120 +#define GL_BUFFER_MAP_OFFSET 0x9121 +#define GL_DEPTH_COMPONENT32F 0x8CAC +#define GL_DEPTH32F_STENCIL8 0x8CAD +#define GL_FLOAT_32_UNSIGNED_INT_24_8_REV 0x8DAD +#define GL_INVALID_FRAMEBUFFER_OPERATION 0x0506 +#define GL_FRAMEBUFFER_ATTACHMENT_COLOR_ENCODING 0x8210 +#define GL_FRAMEBUFFER_ATTACHMENT_COMPONENT_TYPE 0x8211 +#define GL_FRAMEBUFFER_ATTACHMENT_RED_SIZE 0x8212 +#define GL_FRAMEBUFFER_ATTACHMENT_GREEN_SIZE 0x8213 +#define GL_FRAMEBUFFER_ATTACHMENT_BLUE_SIZE 0x8214 +#define GL_FRAMEBUFFER_ATTACHMENT_ALPHA_SIZE 0x8215 +#define GL_FRAMEBUFFER_ATTACHMENT_DEPTH_SIZE 0x8216 +#define GL_FRAMEBUFFER_ATTACHMENT_STENCIL_SIZE 0x8217 +#define GL_FRAMEBUFFER_DEFAULT 0x8218 +#define GL_FRAMEBUFFER_UNDEFINED 0x8219 +#define GL_DEPTH_STENCIL_ATTACHMENT 0x821A +#define GL_MAX_RENDERBUFFER_SIZE 0x84E8 +#define GL_DEPTH_STENCIL 0x84F9 +#define GL_UNSIGNED_INT_24_8 0x84FA +#define GL_DEPTH24_STENCIL8 0x88F0 +#define GL_TEXTURE_STENCIL_SIZE 0x88F1 +#define GL_TEXTURE_RED_TYPE 0x8C10 +#define GL_TEXTURE_GREEN_TYPE 0x8C11 +#define GL_TEXTURE_BLUE_TYPE 0x8C12 +#define GL_TEXTURE_ALPHA_TYPE 0x8C13 +#define GL_TEXTURE_DEPTH_TYPE 0x8C16 +#define GL_UNSIGNED_NORMALIZED 0x8C17 +#define GL_FRAMEBUFFER_BINDING 0x8CA6 +#define GL_DRAW_FRAMEBUFFER_BINDING 0x8CA6 +#define GL_RENDERBUFFER_BINDING 0x8CA7 +#define GL_READ_FRAMEBUFFER 0x8CA8 +#define GL_DRAW_FRAMEBUFFER 0x8CA9 +#define GL_READ_FRAMEBUFFER_BINDING 0x8CAA +#define GL_RENDERBUFFER_SAMPLES 0x8CAB +#define GL_FRAMEBUFFER_ATTACHMENT_OBJECT_TYPE 0x8CD0 +#define GL_FRAMEBUFFER_ATTACHMENT_OBJECT_NAME 0x8CD1 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_LEVEL 0x8CD2 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_CUBE_MAP_FACE 0x8CD3 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_LAYER 0x8CD4 +#define GL_FRAMEBUFFER_COMPLETE 0x8CD5 +#define GL_FRAMEBUFFER_INCOMPLETE_ATTACHMENT 0x8CD6 +#define GL_FRAMEBUFFER_INCOMPLETE_MISSING_ATTACHMENT 0x8CD7 +#define GL_FRAMEBUFFER_INCOMPLETE_DRAW_BUFFER 0x8CDB +#define GL_FRAMEBUFFER_INCOMPLETE_READ_BUFFER 0x8CDC +#define GL_FRAMEBUFFER_UNSUPPORTED 0x8CDD +#define GL_MAX_COLOR_ATTACHMENTS 0x8CDF +#define GL_COLOR_ATTACHMENT0 0x8CE0 +#define GL_COLOR_ATTACHMENT1 0x8CE1 +#define GL_COLOR_ATTACHMENT2 0x8CE2 +#define GL_COLOR_ATTACHMENT3 0x8CE3 +#define GL_COLOR_ATTACHMENT4 0x8CE4 +#define GL_COLOR_ATTACHMENT5 0x8CE5 +#define GL_COLOR_ATTACHMENT6 0x8CE6 +#define GL_COLOR_ATTACHMENT7 0x8CE7 +#define GL_COLOR_ATTACHMENT8 0x8CE8 +#define GL_COLOR_ATTACHMENT9 0x8CE9 +#define GL_COLOR_ATTACHMENT10 0x8CEA +#define GL_COLOR_ATTACHMENT11 0x8CEB +#define GL_COLOR_ATTACHMENT12 0x8CEC +#define GL_COLOR_ATTACHMENT13 0x8CED +#define GL_COLOR_ATTACHMENT14 0x8CEE +#define GL_COLOR_ATTACHMENT15 0x8CEF +#define GL_DEPTH_ATTACHMENT 0x8D00 +#define GL_STENCIL_ATTACHMENT 0x8D20 +#define GL_FRAMEBUFFER 0x8D40 +#define GL_RENDERBUFFER 0x8D41 +#define GL_RENDERBUFFER_WIDTH 0x8D42 +#define GL_RENDERBUFFER_HEIGHT 0x8D43 +#define GL_RENDERBUFFER_INTERNAL_FORMAT 0x8D44 +#define GL_STENCIL_INDEX1 0x8D46 +#define GL_STENCIL_INDEX4 0x8D47 +#define GL_STENCIL_INDEX8 0x8D48 +#define GL_STENCIL_INDEX16 0x8D49 +#define GL_RENDERBUFFER_RED_SIZE 0x8D50 +#define GL_RENDERBUFFER_GREEN_SIZE 0x8D51 +#define GL_RENDERBUFFER_BLUE_SIZE 0x8D52 +#define GL_RENDERBUFFER_ALPHA_SIZE 0x8D53 +#define GL_RENDERBUFFER_DEPTH_SIZE 0x8D54 +#define GL_RENDERBUFFER_STENCIL_SIZE 0x8D55 +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE 0x8D56 +#define GL_MAX_SAMPLES 0x8D57 +#define GL_INDEX 0x8222 +#define GL_TEXTURE_LUMINANCE_TYPE 0x8C14 +#define GL_TEXTURE_INTENSITY_TYPE 0x8C15 +#define GL_FRAMEBUFFER_SRGB 0x8DB9 +#define GL_HALF_FLOAT 0x140B +#define GL_MAP_READ_BIT 0x0001 +#define GL_MAP_WRITE_BIT 0x0002 +#define GL_MAP_INVALIDATE_RANGE_BIT 0x0004 +#define GL_MAP_INVALIDATE_BUFFER_BIT 0x0008 +#define GL_MAP_FLUSH_EXPLICIT_BIT 0x0010 +#define GL_MAP_UNSYNCHRONIZED_BIT 0x0020 +#define GL_COMPRESSED_RED_RGTC1 0x8DBB +#define GL_COMPRESSED_SIGNED_RED_RGTC1 0x8DBC +#define GL_COMPRESSED_RG_RGTC2 0x8DBD +#define GL_COMPRESSED_SIGNED_RG_RGTC2 0x8DBE +#define GL_RG 0x8227 +#define GL_RG_INTEGER 0x8228 +#define GL_R8 0x8229 +#define GL_R16 0x822A +#define GL_RG8 0x822B +#define GL_RG16 0x822C +#define GL_R16F 0x822D +#define GL_R32F 0x822E +#define GL_RG16F 0x822F +#define GL_RG32F 0x8230 +#define GL_R8I 0x8231 +#define GL_R8UI 0x8232 +#define GL_R16I 0x8233 +#define GL_R16UI 0x8234 +#define GL_R32I 0x8235 +#define GL_R32UI 0x8236 +#define GL_RG8I 0x8237 +#define GL_RG8UI 0x8238 +#define GL_RG16I 0x8239 +#define GL_RG16UI 0x823A +#define GL_RG32I 0x823B +#define GL_RG32UI 0x823C +#define GL_VERTEX_ARRAY_BINDING 0x85B5 +#define GL_CLAMP_VERTEX_COLOR 0x891A +#define GL_CLAMP_FRAGMENT_COLOR 0x891B +#define GL_ALPHA_INTEGER 0x8D97 +typedef void (APIENTRYP PFNGLCOLORMASKIPROC) (GLuint index, GLboolean r, GLboolean g, GLboolean b, GLboolean a); +typedef void (APIENTRYP PFNGLGETBOOLEANI_VPROC) (GLenum target, GLuint index, GLboolean *data); +typedef void (APIENTRYP PFNGLGETINTEGERI_VPROC) (GLenum target, GLuint index, GLint *data); +typedef void (APIENTRYP PFNGLENABLEIPROC) (GLenum target, GLuint index); +typedef void (APIENTRYP PFNGLDISABLEIPROC) (GLenum target, GLuint index); +typedef GLboolean (APIENTRYP PFNGLISENABLEDIPROC) (GLenum target, GLuint index); +typedef void (APIENTRYP PFNGLBEGINTRANSFORMFEEDBACKPROC) (GLenum primitiveMode); +typedef void (APIENTRYP PFNGLENDTRANSFORMFEEDBACKPROC) (void); +typedef void (APIENTRYP PFNGLBINDBUFFERRANGEPROC) (GLenum target, GLuint index, GLuint buffer, GLintptr offset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLBINDBUFFERBASEPROC) (GLenum target, GLuint index, GLuint buffer); +typedef void (APIENTRYP PFNGLTRANSFORMFEEDBACKVARYINGSPROC) (GLuint program, GLsizei count, const GLchar *const*varyings, GLenum bufferMode); +typedef void (APIENTRYP PFNGLGETTRANSFORMFEEDBACKVARYINGPROC) (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLsizei *size, GLenum *type, GLchar *name); +typedef void (APIENTRYP PFNGLCLAMPCOLORPROC) (GLenum target, GLenum clamp); +typedef void (APIENTRYP PFNGLBEGINCONDITIONALRENDERPROC) (GLuint id, GLenum mode); +typedef void (APIENTRYP PFNGLENDCONDITIONALRENDERPROC) (void); +typedef void (APIENTRYP PFNGLVERTEXATTRIBIPOINTERPROC) (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIIVPROC) (GLuint index, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIUIVPROC) (GLuint index, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1IPROC) (GLuint index, GLint x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2IPROC) (GLuint index, GLint x, GLint y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3IPROC) (GLuint index, GLint x, GLint y, GLint z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4IPROC) (GLuint index, GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1UIPROC) (GLuint index, GLuint x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2UIPROC) (GLuint index, GLuint x, GLuint y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3UIPROC) (GLuint index, GLuint x, GLuint y, GLuint z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4UIPROC) (GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1IVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2IVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3IVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4IVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1UIVPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2UIVPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3UIVPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4UIVPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4BVPROC) (GLuint index, const GLbyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4SVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4UBVPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4USVPROC) (GLuint index, const GLushort *v); +typedef void (APIENTRYP PFNGLGETUNIFORMUIVPROC) (GLuint program, GLint location, GLuint *params); +typedef void (APIENTRYP PFNGLBINDFRAGDATALOCATIONPROC) (GLuint program, GLuint color, const GLchar *name); +typedef GLint (APIENTRYP PFNGLGETFRAGDATALOCATIONPROC) (GLuint program, const GLchar *name); +typedef void (APIENTRYP PFNGLUNIFORM1UIPROC) (GLint location, GLuint v0); +typedef void (APIENTRYP PFNGLUNIFORM2UIPROC) (GLint location, GLuint v0, GLuint v1); +typedef void (APIENTRYP PFNGLUNIFORM3UIPROC) (GLint location, GLuint v0, GLuint v1, GLuint v2); +typedef void (APIENTRYP PFNGLUNIFORM4UIPROC) (GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +typedef void (APIENTRYP PFNGLUNIFORM1UIVPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLUNIFORM2UIVPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLUNIFORM3UIVPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLUNIFORM4UIVPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLTEXPARAMETERIIVPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLTEXPARAMETERIUIVPROC) (GLenum target, GLenum pname, const GLuint *params); +typedef void (APIENTRYP PFNGLGETTEXPARAMETERIIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETTEXPARAMETERIUIVPROC) (GLenum target, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLCLEARBUFFERIVPROC) (GLenum buffer, GLint drawbuffer, const GLint *value); +typedef void (APIENTRYP PFNGLCLEARBUFFERUIVPROC) (GLenum buffer, GLint drawbuffer, const GLuint *value); +typedef void (APIENTRYP PFNGLCLEARBUFFERFVPROC) (GLenum buffer, GLint drawbuffer, const GLfloat *value); +typedef void (APIENTRYP PFNGLCLEARBUFFERFIPROC) (GLenum buffer, GLint drawbuffer, GLfloat depth, GLint stencil); +typedef const GLubyte *(APIENTRYP PFNGLGETSTRINGIPROC) (GLenum name, GLuint index); +typedef GLboolean (APIENTRYP PFNGLISRENDERBUFFERPROC) (GLuint renderbuffer); +typedef void (APIENTRYP PFNGLBINDRENDERBUFFERPROC) (GLenum target, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLDELETERENDERBUFFERSPROC) (GLsizei n, const GLuint *renderbuffers); +typedef void (APIENTRYP PFNGLGENRENDERBUFFERSPROC) (GLsizei n, GLuint *renderbuffers); +typedef void (APIENTRYP PFNGLRENDERBUFFERSTORAGEPROC) (GLenum target, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETRENDERBUFFERPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef GLboolean (APIENTRYP PFNGLISFRAMEBUFFERPROC) (GLuint framebuffer); +typedef void (APIENTRYP PFNGLBINDFRAMEBUFFERPROC) (GLenum target, GLuint framebuffer); +typedef void (APIENTRYP PFNGLDELETEFRAMEBUFFERSPROC) (GLsizei n, const GLuint *framebuffers); +typedef void (APIENTRYP PFNGLGENFRAMEBUFFERSPROC) (GLsizei n, GLuint *framebuffers); +typedef GLenum (APIENTRYP PFNGLCHECKFRAMEBUFFERSTATUSPROC) (GLenum target); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURE1DPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURE2DPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURE3DPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +typedef void (APIENTRYP PFNGLFRAMEBUFFERRENDERBUFFERPROC) (GLenum target, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLGETFRAMEBUFFERATTACHMENTPARAMETERIVPROC) (GLenum target, GLenum attachment, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGENERATEMIPMAPPROC) (GLenum target); +typedef void (APIENTRYP PFNGLBLITFRAMEBUFFERPROC) (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +typedef void (APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURELAYERPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level, GLint layer); +typedef void *(APIENTRYP PFNGLMAPBUFFERRANGEPROC) (GLenum target, GLintptr offset, GLsizeiptr length, GLbitfield access); +typedef void (APIENTRYP PFNGLFLUSHMAPPEDBUFFERRANGEPROC) (GLenum target, GLintptr offset, GLsizeiptr length); +typedef void (APIENTRYP PFNGLBINDVERTEXARRAYPROC) (GLuint array); +typedef void (APIENTRYP PFNGLDELETEVERTEXARRAYSPROC) (GLsizei n, const GLuint *arrays); +typedef void (APIENTRYP PFNGLGENVERTEXARRAYSPROC) (GLsizei n, GLuint *arrays); +typedef GLboolean (APIENTRYP PFNGLISVERTEXARRAYPROC) (GLuint array); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorMaski (GLuint index, GLboolean r, GLboolean g, GLboolean b, GLboolean a); +GLAPI void APIENTRY glGetBooleani_v (GLenum target, GLuint index, GLboolean *data); +GLAPI void APIENTRY glGetIntegeri_v (GLenum target, GLuint index, GLint *data); +GLAPI void APIENTRY glEnablei (GLenum target, GLuint index); +GLAPI void APIENTRY glDisablei (GLenum target, GLuint index); +GLAPI GLboolean APIENTRY glIsEnabledi (GLenum target, GLuint index); +GLAPI void APIENTRY glBeginTransformFeedback (GLenum primitiveMode); +GLAPI void APIENTRY glEndTransformFeedback (void); +GLAPI void APIENTRY glBindBufferRange (GLenum target, GLuint index, GLuint buffer, GLintptr offset, GLsizeiptr size); +GLAPI void APIENTRY glBindBufferBase (GLenum target, GLuint index, GLuint buffer); +GLAPI void APIENTRY glTransformFeedbackVaryings (GLuint program, GLsizei count, const GLchar *const*varyings, GLenum bufferMode); +GLAPI void APIENTRY glGetTransformFeedbackVarying (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLsizei *size, GLenum *type, GLchar *name); +GLAPI void APIENTRY glClampColor (GLenum target, GLenum clamp); +GLAPI void APIENTRY glBeginConditionalRender (GLuint id, GLenum mode); +GLAPI void APIENTRY glEndConditionalRender (void); +GLAPI void APIENTRY glVertexAttribIPointer (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glGetVertexAttribIiv (GLuint index, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVertexAttribIuiv (GLuint index, GLenum pname, GLuint *params); +GLAPI void APIENTRY glVertexAttribI1i (GLuint index, GLint x); +GLAPI void APIENTRY glVertexAttribI2i (GLuint index, GLint x, GLint y); +GLAPI void APIENTRY glVertexAttribI3i (GLuint index, GLint x, GLint y, GLint z); +GLAPI void APIENTRY glVertexAttribI4i (GLuint index, GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glVertexAttribI1ui (GLuint index, GLuint x); +GLAPI void APIENTRY glVertexAttribI2ui (GLuint index, GLuint x, GLuint y); +GLAPI void APIENTRY glVertexAttribI3ui (GLuint index, GLuint x, GLuint y, GLuint z); +GLAPI void APIENTRY glVertexAttribI4ui (GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +GLAPI void APIENTRY glVertexAttribI1iv (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI2iv (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI3iv (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI4iv (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI1uiv (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI2uiv (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI3uiv (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI4uiv (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI4bv (GLuint index, const GLbyte *v); +GLAPI void APIENTRY glVertexAttribI4sv (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttribI4ubv (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttribI4usv (GLuint index, const GLushort *v); +GLAPI void APIENTRY glGetUniformuiv (GLuint program, GLint location, GLuint *params); +GLAPI void APIENTRY glBindFragDataLocation (GLuint program, GLuint color, const GLchar *name); +GLAPI GLint APIENTRY glGetFragDataLocation (GLuint program, const GLchar *name); +GLAPI void APIENTRY glUniform1ui (GLint location, GLuint v0); +GLAPI void APIENTRY glUniform2ui (GLint location, GLuint v0, GLuint v1); +GLAPI void APIENTRY glUniform3ui (GLint location, GLuint v0, GLuint v1, GLuint v2); +GLAPI void APIENTRY glUniform4ui (GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +GLAPI void APIENTRY glUniform1uiv (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glUniform2uiv (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glUniform3uiv (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glUniform4uiv (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glTexParameterIiv (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glTexParameterIuiv (GLenum target, GLenum pname, const GLuint *params); +GLAPI void APIENTRY glGetTexParameterIiv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetTexParameterIuiv (GLenum target, GLenum pname, GLuint *params); +GLAPI void APIENTRY glClearBufferiv (GLenum buffer, GLint drawbuffer, const GLint *value); +GLAPI void APIENTRY glClearBufferuiv (GLenum buffer, GLint drawbuffer, const GLuint *value); +GLAPI void APIENTRY glClearBufferfv (GLenum buffer, GLint drawbuffer, const GLfloat *value); +GLAPI void APIENTRY glClearBufferfi (GLenum buffer, GLint drawbuffer, GLfloat depth, GLint stencil); +GLAPI const GLubyte *APIENTRY glGetStringi (GLenum name, GLuint index); +GLAPI GLboolean APIENTRY glIsRenderbuffer (GLuint renderbuffer); +GLAPI void APIENTRY glBindRenderbuffer (GLenum target, GLuint renderbuffer); +GLAPI void APIENTRY glDeleteRenderbuffers (GLsizei n, const GLuint *renderbuffers); +GLAPI void APIENTRY glGenRenderbuffers (GLsizei n, GLuint *renderbuffers); +GLAPI void APIENTRY glRenderbufferStorage (GLenum target, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetRenderbufferParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI GLboolean APIENTRY glIsFramebuffer (GLuint framebuffer); +GLAPI void APIENTRY glBindFramebuffer (GLenum target, GLuint framebuffer); +GLAPI void APIENTRY glDeleteFramebuffers (GLsizei n, const GLuint *framebuffers); +GLAPI void APIENTRY glGenFramebuffers (GLsizei n, GLuint *framebuffers); +GLAPI GLenum APIENTRY glCheckFramebufferStatus (GLenum target); +GLAPI void APIENTRY glFramebufferTexture1D (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GLAPI void APIENTRY glFramebufferTexture2D (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GLAPI void APIENTRY glFramebufferTexture3D (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +GLAPI void APIENTRY glFramebufferRenderbuffer (GLenum target, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +GLAPI void APIENTRY glGetFramebufferAttachmentParameteriv (GLenum target, GLenum attachment, GLenum pname, GLint *params); +GLAPI void APIENTRY glGenerateMipmap (GLenum target); +GLAPI void APIENTRY glBlitFramebuffer (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +GLAPI void APIENTRY glRenderbufferStorageMultisample (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glFramebufferTextureLayer (GLenum target, GLenum attachment, GLuint texture, GLint level, GLint layer); +GLAPI void *APIENTRY glMapBufferRange (GLenum target, GLintptr offset, GLsizeiptr length, GLbitfield access); +GLAPI void APIENTRY glFlushMappedBufferRange (GLenum target, GLintptr offset, GLsizeiptr length); +GLAPI void APIENTRY glBindVertexArray (GLuint array); +GLAPI void APIENTRY glDeleteVertexArrays (GLsizei n, const GLuint *arrays); +GLAPI void APIENTRY glGenVertexArrays (GLsizei n, GLuint *arrays); +GLAPI GLboolean APIENTRY glIsVertexArray (GLuint array); +#endif +#endif /* GL_VERSION_3_0 */ + +#ifndef GL_VERSION_3_1 +#define GL_VERSION_3_1 1 +#define GL_SAMPLER_2D_RECT 0x8B63 +#define GL_SAMPLER_2D_RECT_SHADOW 0x8B64 +#define GL_SAMPLER_BUFFER 0x8DC2 +#define GL_INT_SAMPLER_2D_RECT 0x8DCD +#define GL_INT_SAMPLER_BUFFER 0x8DD0 +#define GL_UNSIGNED_INT_SAMPLER_2D_RECT 0x8DD5 +#define GL_UNSIGNED_INT_SAMPLER_BUFFER 0x8DD8 +#define GL_TEXTURE_BUFFER 0x8C2A +#define GL_MAX_TEXTURE_BUFFER_SIZE 0x8C2B +#define GL_TEXTURE_BINDING_BUFFER 0x8C2C +#define GL_TEXTURE_BUFFER_DATA_STORE_BINDING 0x8C2D +#define GL_TEXTURE_RECTANGLE 0x84F5 +#define GL_TEXTURE_BINDING_RECTANGLE 0x84F6 +#define GL_PROXY_TEXTURE_RECTANGLE 0x84F7 +#define GL_MAX_RECTANGLE_TEXTURE_SIZE 0x84F8 +#define GL_R8_SNORM 0x8F94 +#define GL_RG8_SNORM 0x8F95 +#define GL_RGB8_SNORM 0x8F96 +#define GL_RGBA8_SNORM 0x8F97 +#define GL_R16_SNORM 0x8F98 +#define GL_RG16_SNORM 0x8F99 +#define GL_RGB16_SNORM 0x8F9A +#define GL_RGBA16_SNORM 0x8F9B +#define GL_SIGNED_NORMALIZED 0x8F9C +#define GL_PRIMITIVE_RESTART 0x8F9D +#define GL_PRIMITIVE_RESTART_INDEX 0x8F9E +#define GL_COPY_READ_BUFFER 0x8F36 +#define GL_COPY_WRITE_BUFFER 0x8F37 +#define GL_UNIFORM_BUFFER 0x8A11 +#define GL_UNIFORM_BUFFER_BINDING 0x8A28 +#define GL_UNIFORM_BUFFER_START 0x8A29 +#define GL_UNIFORM_BUFFER_SIZE 0x8A2A +#define GL_MAX_VERTEX_UNIFORM_BLOCKS 0x8A2B +#define GL_MAX_FRAGMENT_UNIFORM_BLOCKS 0x8A2D +#define GL_MAX_COMBINED_UNIFORM_BLOCKS 0x8A2E +#define GL_MAX_UNIFORM_BUFFER_BINDINGS 0x8A2F +#define GL_MAX_UNIFORM_BLOCK_SIZE 0x8A30 +#define GL_MAX_COMBINED_VERTEX_UNIFORM_COMPONENTS 0x8A31 +#define GL_MAX_COMBINED_FRAGMENT_UNIFORM_COMPONENTS 0x8A33 +#define GL_UNIFORM_BUFFER_OFFSET_ALIGNMENT 0x8A34 +#define GL_ACTIVE_UNIFORM_BLOCK_MAX_NAME_LENGTH 0x8A35 +#define GL_ACTIVE_UNIFORM_BLOCKS 0x8A36 +#define GL_UNIFORM_TYPE 0x8A37 +#define GL_UNIFORM_SIZE 0x8A38 +#define GL_UNIFORM_NAME_LENGTH 0x8A39 +#define GL_UNIFORM_BLOCK_INDEX 0x8A3A +#define GL_UNIFORM_OFFSET 0x8A3B +#define GL_UNIFORM_ARRAY_STRIDE 0x8A3C +#define GL_UNIFORM_MATRIX_STRIDE 0x8A3D +#define GL_UNIFORM_IS_ROW_MAJOR 0x8A3E +#define GL_UNIFORM_BLOCK_BINDING 0x8A3F +#define GL_UNIFORM_BLOCK_DATA_SIZE 0x8A40 +#define GL_UNIFORM_BLOCK_NAME_LENGTH 0x8A41 +#define GL_UNIFORM_BLOCK_ACTIVE_UNIFORMS 0x8A42 +#define GL_UNIFORM_BLOCK_ACTIVE_UNIFORM_INDICES 0x8A43 +#define GL_UNIFORM_BLOCK_REFERENCED_BY_VERTEX_SHADER 0x8A44 +#define GL_UNIFORM_BLOCK_REFERENCED_BY_FRAGMENT_SHADER 0x8A46 +#define GL_INVALID_INDEX 0xFFFFFFFFu +typedef void (APIENTRYP PFNGLDRAWARRAYSINSTANCEDPROC) (GLenum mode, GLint first, GLsizei count, GLsizei instancecount); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINSTANCEDPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount); +typedef void (APIENTRYP PFNGLTEXBUFFERPROC) (GLenum target, GLenum internalformat, GLuint buffer); +typedef void (APIENTRYP PFNGLPRIMITIVERESTARTINDEXPROC) (GLuint index); +typedef void (APIENTRYP PFNGLCOPYBUFFERSUBDATAPROC) (GLenum readTarget, GLenum writeTarget, GLintptr readOffset, GLintptr writeOffset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLGETUNIFORMINDICESPROC) (GLuint program, GLsizei uniformCount, const GLchar *const*uniformNames, GLuint *uniformIndices); +typedef void (APIENTRYP PFNGLGETACTIVEUNIFORMSIVPROC) (GLuint program, GLsizei uniformCount, const GLuint *uniformIndices, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETACTIVEUNIFORMNAMEPROC) (GLuint program, GLuint uniformIndex, GLsizei bufSize, GLsizei *length, GLchar *uniformName); +typedef GLuint (APIENTRYP PFNGLGETUNIFORMBLOCKINDEXPROC) (GLuint program, const GLchar *uniformBlockName); +typedef void (APIENTRYP PFNGLGETACTIVEUNIFORMBLOCKIVPROC) (GLuint program, GLuint uniformBlockIndex, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETACTIVEUNIFORMBLOCKNAMEPROC) (GLuint program, GLuint uniformBlockIndex, GLsizei bufSize, GLsizei *length, GLchar *uniformBlockName); +typedef void (APIENTRYP PFNGLUNIFORMBLOCKBINDINGPROC) (GLuint program, GLuint uniformBlockIndex, GLuint uniformBlockBinding); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawArraysInstanced (GLenum mode, GLint first, GLsizei count, GLsizei instancecount); +GLAPI void APIENTRY glDrawElementsInstanced (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount); +GLAPI void APIENTRY glTexBuffer (GLenum target, GLenum internalformat, GLuint buffer); +GLAPI void APIENTRY glPrimitiveRestartIndex (GLuint index); +GLAPI void APIENTRY glCopyBufferSubData (GLenum readTarget, GLenum writeTarget, GLintptr readOffset, GLintptr writeOffset, GLsizeiptr size); +GLAPI void APIENTRY glGetUniformIndices (GLuint program, GLsizei uniformCount, const GLchar *const*uniformNames, GLuint *uniformIndices); +GLAPI void APIENTRY glGetActiveUniformsiv (GLuint program, GLsizei uniformCount, const GLuint *uniformIndices, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetActiveUniformName (GLuint program, GLuint uniformIndex, GLsizei bufSize, GLsizei *length, GLchar *uniformName); +GLAPI GLuint APIENTRY glGetUniformBlockIndex (GLuint program, const GLchar *uniformBlockName); +GLAPI void APIENTRY glGetActiveUniformBlockiv (GLuint program, GLuint uniformBlockIndex, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetActiveUniformBlockName (GLuint program, GLuint uniformBlockIndex, GLsizei bufSize, GLsizei *length, GLchar *uniformBlockName); +GLAPI void APIENTRY glUniformBlockBinding (GLuint program, GLuint uniformBlockIndex, GLuint uniformBlockBinding); +#endif +#endif /* GL_VERSION_3_1 */ + +#ifndef GL_VERSION_3_2 +#define GL_VERSION_3_2 1 +typedef struct __GLsync *GLsync; +#ifndef GLEXT_64_TYPES_DEFINED +/* This code block is duplicated in glxext.h, so must be protected */ +#define GLEXT_64_TYPES_DEFINED +/* Define int32_t, int64_t, and uint64_t types for UST/MSC */ +/* (as used in the GL_EXT_timer_query extension). */ +#if defined(__STDC_VERSION__) && __STDC_VERSION__ >= 199901L +#include +#elif defined(__sun__) || defined(__digital__) +#include +#if defined(__STDC__) +#if defined(__arch64__) || defined(_LP64) +typedef long int int64_t; +typedef unsigned long int uint64_t; +#else +typedef long long int int64_t; +typedef unsigned long long int uint64_t; +#endif /* __arch64__ */ +#endif /* __STDC__ */ +#elif defined( __VMS ) || defined(__sgi) +#include +#elif defined(__SCO__) || defined(__USLC__) +#include +#elif defined(__UNIXOS2__) || defined(__SOL64__) +typedef long int int32_t; +typedef long long int int64_t; +typedef unsigned long long int uint64_t; +#elif defined(_WIN32) && defined(__GNUC__) +#include +#elif defined(_WIN32) +typedef __int32 int32_t; +typedef __int64 int64_t; +typedef unsigned __int64 uint64_t; +#else +/* Fallback if nothing above works */ +#include +#endif +#endif +typedef uint64_t GLuint64; +typedef int64_t GLint64; +#define GL_CONTEXT_CORE_PROFILE_BIT 0x00000001 +#define GL_CONTEXT_COMPATIBILITY_PROFILE_BIT 0x00000002 +#define GL_LINES_ADJACENCY 0x000A +#define GL_LINE_STRIP_ADJACENCY 0x000B +#define GL_TRIANGLES_ADJACENCY 0x000C +#define GL_TRIANGLE_STRIP_ADJACENCY 0x000D +#define GL_PROGRAM_POINT_SIZE 0x8642 +#define GL_MAX_GEOMETRY_TEXTURE_IMAGE_UNITS 0x8C29 +#define GL_FRAMEBUFFER_ATTACHMENT_LAYERED 0x8DA7 +#define GL_FRAMEBUFFER_INCOMPLETE_LAYER_TARGETS 0x8DA8 +#define GL_GEOMETRY_SHADER 0x8DD9 +#define GL_GEOMETRY_VERTICES_OUT 0x8916 +#define GL_GEOMETRY_INPUT_TYPE 0x8917 +#define GL_GEOMETRY_OUTPUT_TYPE 0x8918 +#define GL_MAX_GEOMETRY_UNIFORM_COMPONENTS 0x8DDF +#define GL_MAX_GEOMETRY_OUTPUT_VERTICES 0x8DE0 +#define GL_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS 0x8DE1 +#define GL_MAX_VERTEX_OUTPUT_COMPONENTS 0x9122 +#define GL_MAX_GEOMETRY_INPUT_COMPONENTS 0x9123 +#define GL_MAX_GEOMETRY_OUTPUT_COMPONENTS 0x9124 +#define GL_MAX_FRAGMENT_INPUT_COMPONENTS 0x9125 +#define GL_CONTEXT_PROFILE_MASK 0x9126 +#define GL_DEPTH_CLAMP 0x864F +#define GL_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION 0x8E4C +#define GL_FIRST_VERTEX_CONVENTION 0x8E4D +#define GL_LAST_VERTEX_CONVENTION 0x8E4E +#define GL_PROVOKING_VERTEX 0x8E4F +#define GL_TEXTURE_CUBE_MAP_SEAMLESS 0x884F +#define GL_MAX_SERVER_WAIT_TIMEOUT 0x9111 +#define GL_OBJECT_TYPE 0x9112 +#define GL_SYNC_CONDITION 0x9113 +#define GL_SYNC_STATUS 0x9114 +#define GL_SYNC_FLAGS 0x9115 +#define GL_SYNC_FENCE 0x9116 +#define GL_SYNC_GPU_COMMANDS_COMPLETE 0x9117 +#define GL_UNSIGNALED 0x9118 +#define GL_SIGNALED 0x9119 +#define GL_ALREADY_SIGNALED 0x911A +#define GL_TIMEOUT_EXPIRED 0x911B +#define GL_CONDITION_SATISFIED 0x911C +#define GL_WAIT_FAILED 0x911D +#define GL_TIMEOUT_IGNORED 0xFFFFFFFFFFFFFFFFull +#define GL_SYNC_FLUSH_COMMANDS_BIT 0x00000001 +#define GL_SAMPLE_POSITION 0x8E50 +#define GL_SAMPLE_MASK 0x8E51 +#define GL_SAMPLE_MASK_VALUE 0x8E52 +#define GL_MAX_SAMPLE_MASK_WORDS 0x8E59 +#define GL_TEXTURE_2D_MULTISAMPLE 0x9100 +#define GL_PROXY_TEXTURE_2D_MULTISAMPLE 0x9101 +#define GL_TEXTURE_2D_MULTISAMPLE_ARRAY 0x9102 +#define GL_PROXY_TEXTURE_2D_MULTISAMPLE_ARRAY 0x9103 +#define GL_TEXTURE_BINDING_2D_MULTISAMPLE 0x9104 +#define GL_TEXTURE_BINDING_2D_MULTISAMPLE_ARRAY 0x9105 +#define GL_TEXTURE_SAMPLES 0x9106 +#define GL_TEXTURE_FIXED_SAMPLE_LOCATIONS 0x9107 +#define GL_SAMPLER_2D_MULTISAMPLE 0x9108 +#define GL_INT_SAMPLER_2D_MULTISAMPLE 0x9109 +#define GL_UNSIGNED_INT_SAMPLER_2D_MULTISAMPLE 0x910A +#define GL_SAMPLER_2D_MULTISAMPLE_ARRAY 0x910B +#define GL_INT_SAMPLER_2D_MULTISAMPLE_ARRAY 0x910C +#define GL_UNSIGNED_INT_SAMPLER_2D_MULTISAMPLE_ARRAY 0x910D +#define GL_MAX_COLOR_TEXTURE_SAMPLES 0x910E +#define GL_MAX_DEPTH_TEXTURE_SAMPLES 0x910F +#define GL_MAX_INTEGER_SAMPLES 0x9110 +typedef void (APIENTRYP PFNGLDRAWELEMENTSBASEVERTEXPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLint basevertex); +typedef void (APIENTRYP PFNGLDRAWRANGEELEMENTSBASEVERTEXPROC) (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const void *indices, GLint basevertex); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINSTANCEDBASEVERTEXPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount, GLint basevertex); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSBASEVERTEXPROC) (GLenum mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei drawcount, const GLint *basevertex); +typedef void (APIENTRYP PFNGLPROVOKINGVERTEXPROC) (GLenum mode); +typedef GLsync (APIENTRYP PFNGLFENCESYNCPROC) (GLenum condition, GLbitfield flags); +typedef GLboolean (APIENTRYP PFNGLISSYNCPROC) (GLsync sync); +typedef void (APIENTRYP PFNGLDELETESYNCPROC) (GLsync sync); +typedef GLenum (APIENTRYP PFNGLCLIENTWAITSYNCPROC) (GLsync sync, GLbitfield flags, GLuint64 timeout); +typedef void (APIENTRYP PFNGLWAITSYNCPROC) (GLsync sync, GLbitfield flags, GLuint64 timeout); +typedef void (APIENTRYP PFNGLGETINTEGER64VPROC) (GLenum pname, GLint64 *data); +typedef void (APIENTRYP PFNGLGETSYNCIVPROC) (GLsync sync, GLenum pname, GLsizei bufSize, GLsizei *length, GLint *values); +typedef void (APIENTRYP PFNGLGETINTEGER64I_VPROC) (GLenum target, GLuint index, GLint64 *data); +typedef void (APIENTRYP PFNGLGETBUFFERPARAMETERI64VPROC) (GLenum target, GLenum pname, GLint64 *params); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTUREPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLTEXIMAGE2DMULTISAMPLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLboolean fixedsamplelocations); +typedef void (APIENTRYP PFNGLTEXIMAGE3DMULTISAMPLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedsamplelocations); +typedef void (APIENTRYP PFNGLGETMULTISAMPLEFVPROC) (GLenum pname, GLuint index, GLfloat *val); +typedef void (APIENTRYP PFNGLSAMPLEMASKIPROC) (GLuint maskNumber, GLbitfield mask); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawElementsBaseVertex (GLenum mode, GLsizei count, GLenum type, const void *indices, GLint basevertex); +GLAPI void APIENTRY glDrawRangeElementsBaseVertex (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const void *indices, GLint basevertex); +GLAPI void APIENTRY glDrawElementsInstancedBaseVertex (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount, GLint basevertex); +GLAPI void APIENTRY glMultiDrawElementsBaseVertex (GLenum mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei drawcount, const GLint *basevertex); +GLAPI void APIENTRY glProvokingVertex (GLenum mode); +GLAPI GLsync APIENTRY glFenceSync (GLenum condition, GLbitfield flags); +GLAPI GLboolean APIENTRY glIsSync (GLsync sync); +GLAPI void APIENTRY glDeleteSync (GLsync sync); +GLAPI GLenum APIENTRY glClientWaitSync (GLsync sync, GLbitfield flags, GLuint64 timeout); +GLAPI void APIENTRY glWaitSync (GLsync sync, GLbitfield flags, GLuint64 timeout); +GLAPI void APIENTRY glGetInteger64v (GLenum pname, GLint64 *data); +GLAPI void APIENTRY glGetSynciv (GLsync sync, GLenum pname, GLsizei bufSize, GLsizei *length, GLint *values); +GLAPI void APIENTRY glGetInteger64i_v (GLenum target, GLuint index, GLint64 *data); +GLAPI void APIENTRY glGetBufferParameteri64v (GLenum target, GLenum pname, GLint64 *params); +GLAPI void APIENTRY glFramebufferTexture (GLenum target, GLenum attachment, GLuint texture, GLint level); +GLAPI void APIENTRY glTexImage2DMultisample (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLboolean fixedsamplelocations); +GLAPI void APIENTRY glTexImage3DMultisample (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedsamplelocations); +GLAPI void APIENTRY glGetMultisamplefv (GLenum pname, GLuint index, GLfloat *val); +GLAPI void APIENTRY glSampleMaski (GLuint maskNumber, GLbitfield mask); +#endif +#endif /* GL_VERSION_3_2 */ + +#ifndef GL_VERSION_3_3 +#define GL_VERSION_3_3 1 +#define GL_VERTEX_ATTRIB_ARRAY_DIVISOR 0x88FE +#define GL_SRC1_COLOR 0x88F9 +#define GL_ONE_MINUS_SRC1_COLOR 0x88FA +#define GL_ONE_MINUS_SRC1_ALPHA 0x88FB +#define GL_MAX_DUAL_SOURCE_DRAW_BUFFERS 0x88FC +#define GL_ANY_SAMPLES_PASSED 0x8C2F +#define GL_SAMPLER_BINDING 0x8919 +#define GL_RGB10_A2UI 0x906F +#define GL_TEXTURE_SWIZZLE_R 0x8E42 +#define GL_TEXTURE_SWIZZLE_G 0x8E43 +#define GL_TEXTURE_SWIZZLE_B 0x8E44 +#define GL_TEXTURE_SWIZZLE_A 0x8E45 +#define GL_TEXTURE_SWIZZLE_RGBA 0x8E46 +#define GL_TIME_ELAPSED 0x88BF +#define GL_TIMESTAMP 0x8E28 +#define GL_INT_2_10_10_10_REV 0x8D9F +typedef void (APIENTRYP PFNGLBINDFRAGDATALOCATIONINDEXEDPROC) (GLuint program, GLuint colorNumber, GLuint index, const GLchar *name); +typedef GLint (APIENTRYP PFNGLGETFRAGDATAINDEXPROC) (GLuint program, const GLchar *name); +typedef void (APIENTRYP PFNGLGENSAMPLERSPROC) (GLsizei count, GLuint *samplers); +typedef void (APIENTRYP PFNGLDELETESAMPLERSPROC) (GLsizei count, const GLuint *samplers); +typedef GLboolean (APIENTRYP PFNGLISSAMPLERPROC) (GLuint sampler); +typedef void (APIENTRYP PFNGLBINDSAMPLERPROC) (GLuint unit, GLuint sampler); +typedef void (APIENTRYP PFNGLSAMPLERPARAMETERIPROC) (GLuint sampler, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLSAMPLERPARAMETERIVPROC) (GLuint sampler, GLenum pname, const GLint *param); +typedef void (APIENTRYP PFNGLSAMPLERPARAMETERFPROC) (GLuint sampler, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLSAMPLERPARAMETERFVPROC) (GLuint sampler, GLenum pname, const GLfloat *param); +typedef void (APIENTRYP PFNGLSAMPLERPARAMETERIIVPROC) (GLuint sampler, GLenum pname, const GLint *param); +typedef void (APIENTRYP PFNGLSAMPLERPARAMETERIUIVPROC) (GLuint sampler, GLenum pname, const GLuint *param); +typedef void (APIENTRYP PFNGLGETSAMPLERPARAMETERIVPROC) (GLuint sampler, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETSAMPLERPARAMETERIIVPROC) (GLuint sampler, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETSAMPLERPARAMETERFVPROC) (GLuint sampler, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETSAMPLERPARAMETERIUIVPROC) (GLuint sampler, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLQUERYCOUNTERPROC) (GLuint id, GLenum target); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTI64VPROC) (GLuint id, GLenum pname, GLint64 *params); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTUI64VPROC) (GLuint id, GLenum pname, GLuint64 *params); +typedef void (APIENTRYP PFNGLVERTEXATTRIBDIVISORPROC) (GLuint index, GLuint divisor); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP1UIPROC) (GLuint index, GLenum type, GLboolean normalized, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP1UIVPROC) (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP2UIPROC) (GLuint index, GLenum type, GLboolean normalized, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP2UIVPROC) (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP3UIPROC) (GLuint index, GLenum type, GLboolean normalized, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP3UIVPROC) (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP4UIPROC) (GLuint index, GLenum type, GLboolean normalized, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXATTRIBP4UIVPROC) (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +typedef void (APIENTRYP PFNGLVERTEXP2UIPROC) (GLenum type, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXP2UIVPROC) (GLenum type, const GLuint *value); +typedef void (APIENTRYP PFNGLVERTEXP3UIPROC) (GLenum type, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXP3UIVPROC) (GLenum type, const GLuint *value); +typedef void (APIENTRYP PFNGLVERTEXP4UIPROC) (GLenum type, GLuint value); +typedef void (APIENTRYP PFNGLVERTEXP4UIVPROC) (GLenum type, const GLuint *value); +typedef void (APIENTRYP PFNGLTEXCOORDP1UIPROC) (GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLTEXCOORDP1UIVPROC) (GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLTEXCOORDP2UIPROC) (GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLTEXCOORDP2UIVPROC) (GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLTEXCOORDP3UIPROC) (GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLTEXCOORDP3UIVPROC) (GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLTEXCOORDP4UIPROC) (GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLTEXCOORDP4UIVPROC) (GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP1UIPROC) (GLenum texture, GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP1UIVPROC) (GLenum texture, GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP2UIPROC) (GLenum texture, GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP2UIVPROC) (GLenum texture, GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP3UIPROC) (GLenum texture, GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP3UIVPROC) (GLenum texture, GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP4UIPROC) (GLenum texture, GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORDP4UIVPROC) (GLenum texture, GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLNORMALP3UIPROC) (GLenum type, GLuint coords); +typedef void (APIENTRYP PFNGLNORMALP3UIVPROC) (GLenum type, const GLuint *coords); +typedef void (APIENTRYP PFNGLCOLORP3UIPROC) (GLenum type, GLuint color); +typedef void (APIENTRYP PFNGLCOLORP3UIVPROC) (GLenum type, const GLuint *color); +typedef void (APIENTRYP PFNGLCOLORP4UIPROC) (GLenum type, GLuint color); +typedef void (APIENTRYP PFNGLCOLORP4UIVPROC) (GLenum type, const GLuint *color); +typedef void (APIENTRYP PFNGLSECONDARYCOLORP3UIPROC) (GLenum type, GLuint color); +typedef void (APIENTRYP PFNGLSECONDARYCOLORP3UIVPROC) (GLenum type, const GLuint *color); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBindFragDataLocationIndexed (GLuint program, GLuint colorNumber, GLuint index, const GLchar *name); +GLAPI GLint APIENTRY glGetFragDataIndex (GLuint program, const GLchar *name); +GLAPI void APIENTRY glGenSamplers (GLsizei count, GLuint *samplers); +GLAPI void APIENTRY glDeleteSamplers (GLsizei count, const GLuint *samplers); +GLAPI GLboolean APIENTRY glIsSampler (GLuint sampler); +GLAPI void APIENTRY glBindSampler (GLuint unit, GLuint sampler); +GLAPI void APIENTRY glSamplerParameteri (GLuint sampler, GLenum pname, GLint param); +GLAPI void APIENTRY glSamplerParameteriv (GLuint sampler, GLenum pname, const GLint *param); +GLAPI void APIENTRY glSamplerParameterf (GLuint sampler, GLenum pname, GLfloat param); +GLAPI void APIENTRY glSamplerParameterfv (GLuint sampler, GLenum pname, const GLfloat *param); +GLAPI void APIENTRY glSamplerParameterIiv (GLuint sampler, GLenum pname, const GLint *param); +GLAPI void APIENTRY glSamplerParameterIuiv (GLuint sampler, GLenum pname, const GLuint *param); +GLAPI void APIENTRY glGetSamplerParameteriv (GLuint sampler, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetSamplerParameterIiv (GLuint sampler, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetSamplerParameterfv (GLuint sampler, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetSamplerParameterIuiv (GLuint sampler, GLenum pname, GLuint *params); +GLAPI void APIENTRY glQueryCounter (GLuint id, GLenum target); +GLAPI void APIENTRY glGetQueryObjecti64v (GLuint id, GLenum pname, GLint64 *params); +GLAPI void APIENTRY glGetQueryObjectui64v (GLuint id, GLenum pname, GLuint64 *params); +GLAPI void APIENTRY glVertexAttribDivisor (GLuint index, GLuint divisor); +GLAPI void APIENTRY glVertexAttribP1ui (GLuint index, GLenum type, GLboolean normalized, GLuint value); +GLAPI void APIENTRY glVertexAttribP1uiv (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +GLAPI void APIENTRY glVertexAttribP2ui (GLuint index, GLenum type, GLboolean normalized, GLuint value); +GLAPI void APIENTRY glVertexAttribP2uiv (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +GLAPI void APIENTRY glVertexAttribP3ui (GLuint index, GLenum type, GLboolean normalized, GLuint value); +GLAPI void APIENTRY glVertexAttribP3uiv (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +GLAPI void APIENTRY glVertexAttribP4ui (GLuint index, GLenum type, GLboolean normalized, GLuint value); +GLAPI void APIENTRY glVertexAttribP4uiv (GLuint index, GLenum type, GLboolean normalized, const GLuint *value); +GLAPI void APIENTRY glVertexP2ui (GLenum type, GLuint value); +GLAPI void APIENTRY glVertexP2uiv (GLenum type, const GLuint *value); +GLAPI void APIENTRY glVertexP3ui (GLenum type, GLuint value); +GLAPI void APIENTRY glVertexP3uiv (GLenum type, const GLuint *value); +GLAPI void APIENTRY glVertexP4ui (GLenum type, GLuint value); +GLAPI void APIENTRY glVertexP4uiv (GLenum type, const GLuint *value); +GLAPI void APIENTRY glTexCoordP1ui (GLenum type, GLuint coords); +GLAPI void APIENTRY glTexCoordP1uiv (GLenum type, const GLuint *coords); +GLAPI void APIENTRY glTexCoordP2ui (GLenum type, GLuint coords); +GLAPI void APIENTRY glTexCoordP2uiv (GLenum type, const GLuint *coords); +GLAPI void APIENTRY glTexCoordP3ui (GLenum type, GLuint coords); +GLAPI void APIENTRY glTexCoordP3uiv (GLenum type, const GLuint *coords); +GLAPI void APIENTRY glTexCoordP4ui (GLenum type, GLuint coords); +GLAPI void APIENTRY glTexCoordP4uiv (GLenum type, const GLuint *coords); +GLAPI void APIENTRY glMultiTexCoordP1ui (GLenum texture, GLenum type, GLuint coords); +GLAPI void APIENTRY glMultiTexCoordP1uiv (GLenum texture, GLenum type, const GLuint *coords); +GLAPI void APIENTRY glMultiTexCoordP2ui (GLenum texture, GLenum type, GLuint coords); +GLAPI void APIENTRY glMultiTexCoordP2uiv (GLenum texture, GLenum type, const GLuint *coords); +GLAPI void APIENTRY glMultiTexCoordP3ui (GLenum texture, GLenum type, GLuint coords); +GLAPI void APIENTRY glMultiTexCoordP3uiv (GLenum texture, GLenum type, const GLuint *coords); +GLAPI void APIENTRY glMultiTexCoordP4ui (GLenum texture, GLenum type, GLuint coords); +GLAPI void APIENTRY glMultiTexCoordP4uiv (GLenum texture, GLenum type, const GLuint *coords); +GLAPI void APIENTRY glNormalP3ui (GLenum type, GLuint coords); +GLAPI void APIENTRY glNormalP3uiv (GLenum type, const GLuint *coords); +GLAPI void APIENTRY glColorP3ui (GLenum type, GLuint color); +GLAPI void APIENTRY glColorP3uiv (GLenum type, const GLuint *color); +GLAPI void APIENTRY glColorP4ui (GLenum type, GLuint color); +GLAPI void APIENTRY glColorP4uiv (GLenum type, const GLuint *color); +GLAPI void APIENTRY glSecondaryColorP3ui (GLenum type, GLuint color); +GLAPI void APIENTRY glSecondaryColorP3uiv (GLenum type, const GLuint *color); +#endif +#endif /* GL_VERSION_3_3 */ + +#ifndef GL_VERSION_4_0 +#define GL_VERSION_4_0 1 +#define GL_SAMPLE_SHADING 0x8C36 +#define GL_MIN_SAMPLE_SHADING_VALUE 0x8C37 +#define GL_MIN_PROGRAM_TEXTURE_GATHER_OFFSET 0x8E5E +#define GL_MAX_PROGRAM_TEXTURE_GATHER_OFFSET 0x8E5F +#define GL_TEXTURE_CUBE_MAP_ARRAY 0x9009 +#define GL_TEXTURE_BINDING_CUBE_MAP_ARRAY 0x900A +#define GL_PROXY_TEXTURE_CUBE_MAP_ARRAY 0x900B +#define GL_SAMPLER_CUBE_MAP_ARRAY 0x900C +#define GL_SAMPLER_CUBE_MAP_ARRAY_SHADOW 0x900D +#define GL_INT_SAMPLER_CUBE_MAP_ARRAY 0x900E +#define GL_UNSIGNED_INT_SAMPLER_CUBE_MAP_ARRAY 0x900F +#define GL_DRAW_INDIRECT_BUFFER 0x8F3F +#define GL_DRAW_INDIRECT_BUFFER_BINDING 0x8F43 +#define GL_GEOMETRY_SHADER_INVOCATIONS 0x887F +#define GL_MAX_GEOMETRY_SHADER_INVOCATIONS 0x8E5A +#define GL_MIN_FRAGMENT_INTERPOLATION_OFFSET 0x8E5B +#define GL_MAX_FRAGMENT_INTERPOLATION_OFFSET 0x8E5C +#define GL_FRAGMENT_INTERPOLATION_OFFSET_BITS 0x8E5D +#define GL_MAX_VERTEX_STREAMS 0x8E71 +#define GL_DOUBLE_VEC2 0x8FFC +#define GL_DOUBLE_VEC3 0x8FFD +#define GL_DOUBLE_VEC4 0x8FFE +#define GL_DOUBLE_MAT2 0x8F46 +#define GL_DOUBLE_MAT3 0x8F47 +#define GL_DOUBLE_MAT4 0x8F48 +#define GL_DOUBLE_MAT2x3 0x8F49 +#define GL_DOUBLE_MAT2x4 0x8F4A +#define GL_DOUBLE_MAT3x2 0x8F4B +#define GL_DOUBLE_MAT3x4 0x8F4C +#define GL_DOUBLE_MAT4x2 0x8F4D +#define GL_DOUBLE_MAT4x3 0x8F4E +#define GL_ACTIVE_SUBROUTINES 0x8DE5 +#define GL_ACTIVE_SUBROUTINE_UNIFORMS 0x8DE6 +#define GL_ACTIVE_SUBROUTINE_UNIFORM_LOCATIONS 0x8E47 +#define GL_ACTIVE_SUBROUTINE_MAX_LENGTH 0x8E48 +#define GL_ACTIVE_SUBROUTINE_UNIFORM_MAX_LENGTH 0x8E49 +#define GL_MAX_SUBROUTINES 0x8DE7 +#define GL_MAX_SUBROUTINE_UNIFORM_LOCATIONS 0x8DE8 +#define GL_NUM_COMPATIBLE_SUBROUTINES 0x8E4A +#define GL_COMPATIBLE_SUBROUTINES 0x8E4B +#define GL_PATCHES 0x000E +#define GL_PATCH_VERTICES 0x8E72 +#define GL_PATCH_DEFAULT_INNER_LEVEL 0x8E73 +#define GL_PATCH_DEFAULT_OUTER_LEVEL 0x8E74 +#define GL_TESS_CONTROL_OUTPUT_VERTICES 0x8E75 +#define GL_TESS_GEN_MODE 0x8E76 +#define GL_TESS_GEN_SPACING 0x8E77 +#define GL_TESS_GEN_VERTEX_ORDER 0x8E78 +#define GL_TESS_GEN_POINT_MODE 0x8E79 +#define GL_ISOLINES 0x8E7A +#define GL_FRACTIONAL_ODD 0x8E7B +#define GL_FRACTIONAL_EVEN 0x8E7C +#define GL_MAX_PATCH_VERTICES 0x8E7D +#define GL_MAX_TESS_GEN_LEVEL 0x8E7E +#define GL_MAX_TESS_CONTROL_UNIFORM_COMPONENTS 0x8E7F +#define GL_MAX_TESS_EVALUATION_UNIFORM_COMPONENTS 0x8E80 +#define GL_MAX_TESS_CONTROL_TEXTURE_IMAGE_UNITS 0x8E81 +#define GL_MAX_TESS_EVALUATION_TEXTURE_IMAGE_UNITS 0x8E82 +#define GL_MAX_TESS_CONTROL_OUTPUT_COMPONENTS 0x8E83 +#define GL_MAX_TESS_PATCH_COMPONENTS 0x8E84 +#define GL_MAX_TESS_CONTROL_TOTAL_OUTPUT_COMPONENTS 0x8E85 +#define GL_MAX_TESS_EVALUATION_OUTPUT_COMPONENTS 0x8E86 +#define GL_MAX_TESS_CONTROL_UNIFORM_BLOCKS 0x8E89 +#define GL_MAX_TESS_EVALUATION_UNIFORM_BLOCKS 0x8E8A +#define GL_MAX_TESS_CONTROL_INPUT_COMPONENTS 0x886C +#define GL_MAX_TESS_EVALUATION_INPUT_COMPONENTS 0x886D +#define GL_MAX_COMBINED_TESS_CONTROL_UNIFORM_COMPONENTS 0x8E1E +#define GL_MAX_COMBINED_TESS_EVALUATION_UNIFORM_COMPONENTS 0x8E1F +#define GL_UNIFORM_BLOCK_REFERENCED_BY_TESS_CONTROL_SHADER 0x84F0 +#define GL_UNIFORM_BLOCK_REFERENCED_BY_TESS_EVALUATION_SHADER 0x84F1 +#define GL_TESS_EVALUATION_SHADER 0x8E87 +#define GL_TESS_CONTROL_SHADER 0x8E88 +#define GL_TRANSFORM_FEEDBACK 0x8E22 +#define GL_TRANSFORM_FEEDBACK_BUFFER_PAUSED 0x8E23 +#define GL_TRANSFORM_FEEDBACK_BUFFER_ACTIVE 0x8E24 +#define GL_TRANSFORM_FEEDBACK_BINDING 0x8E25 +#define GL_MAX_TRANSFORM_FEEDBACK_BUFFERS 0x8E70 +typedef void (APIENTRYP PFNGLMINSAMPLESHADINGPROC) (GLfloat value); +typedef void (APIENTRYP PFNGLBLENDEQUATIONIPROC) (GLuint buf, GLenum mode); +typedef void (APIENTRYP PFNGLBLENDEQUATIONSEPARATEIPROC) (GLuint buf, GLenum modeRGB, GLenum modeAlpha); +typedef void (APIENTRYP PFNGLBLENDFUNCIPROC) (GLuint buf, GLenum src, GLenum dst); +typedef void (APIENTRYP PFNGLBLENDFUNCSEPARATEIPROC) (GLuint buf, GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +typedef void (APIENTRYP PFNGLDRAWARRAYSINDIRECTPROC) (GLenum mode, const void *indirect); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINDIRECTPROC) (GLenum mode, GLenum type, const void *indirect); +typedef void (APIENTRYP PFNGLUNIFORM1DPROC) (GLint location, GLdouble x); +typedef void (APIENTRYP PFNGLUNIFORM2DPROC) (GLint location, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLUNIFORM3DPROC) (GLint location, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLUNIFORM4DPROC) (GLint location, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLUNIFORM1DVPROC) (GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORM2DVPROC) (GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORM3DVPROC) (GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORM4DVPROC) (GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2X3DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2X4DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3X2DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3X4DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4X2DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4X3DVPROC) (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLGETUNIFORMDVPROC) (GLuint program, GLint location, GLdouble *params); +typedef GLint (APIENTRYP PFNGLGETSUBROUTINEUNIFORMLOCATIONPROC) (GLuint program, GLenum shadertype, const GLchar *name); +typedef GLuint (APIENTRYP PFNGLGETSUBROUTINEINDEXPROC) (GLuint program, GLenum shadertype, const GLchar *name); +typedef void (APIENTRYP PFNGLGETACTIVESUBROUTINEUNIFORMIVPROC) (GLuint program, GLenum shadertype, GLuint index, GLenum pname, GLint *values); +typedef void (APIENTRYP PFNGLGETACTIVESUBROUTINEUNIFORMNAMEPROC) (GLuint program, GLenum shadertype, GLuint index, GLsizei bufsize, GLsizei *length, GLchar *name); +typedef void (APIENTRYP PFNGLGETACTIVESUBROUTINENAMEPROC) (GLuint program, GLenum shadertype, GLuint index, GLsizei bufsize, GLsizei *length, GLchar *name); +typedef void (APIENTRYP PFNGLUNIFORMSUBROUTINESUIVPROC) (GLenum shadertype, GLsizei count, const GLuint *indices); +typedef void (APIENTRYP PFNGLGETUNIFORMSUBROUTINEUIVPROC) (GLenum shadertype, GLint location, GLuint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMSTAGEIVPROC) (GLuint program, GLenum shadertype, GLenum pname, GLint *values); +typedef void (APIENTRYP PFNGLPATCHPARAMETERIPROC) (GLenum pname, GLint value); +typedef void (APIENTRYP PFNGLPATCHPARAMETERFVPROC) (GLenum pname, const GLfloat *values); +typedef void (APIENTRYP PFNGLBINDTRANSFORMFEEDBACKPROC) (GLenum target, GLuint id); +typedef void (APIENTRYP PFNGLDELETETRANSFORMFEEDBACKSPROC) (GLsizei n, const GLuint *ids); +typedef void (APIENTRYP PFNGLGENTRANSFORMFEEDBACKSPROC) (GLsizei n, GLuint *ids); +typedef GLboolean (APIENTRYP PFNGLISTRANSFORMFEEDBACKPROC) (GLuint id); +typedef void (APIENTRYP PFNGLPAUSETRANSFORMFEEDBACKPROC) (void); +typedef void (APIENTRYP PFNGLRESUMETRANSFORMFEEDBACKPROC) (void); +typedef void (APIENTRYP PFNGLDRAWTRANSFORMFEEDBACKPROC) (GLenum mode, GLuint id); +typedef void (APIENTRYP PFNGLDRAWTRANSFORMFEEDBACKSTREAMPROC) (GLenum mode, GLuint id, GLuint stream); +typedef void (APIENTRYP PFNGLBEGINQUERYINDEXEDPROC) (GLenum target, GLuint index, GLuint id); +typedef void (APIENTRYP PFNGLENDQUERYINDEXEDPROC) (GLenum target, GLuint index); +typedef void (APIENTRYP PFNGLGETQUERYINDEXEDIVPROC) (GLenum target, GLuint index, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMinSampleShading (GLfloat value); +GLAPI void APIENTRY glBlendEquationi (GLuint buf, GLenum mode); +GLAPI void APIENTRY glBlendEquationSeparatei (GLuint buf, GLenum modeRGB, GLenum modeAlpha); +GLAPI void APIENTRY glBlendFunci (GLuint buf, GLenum src, GLenum dst); +GLAPI void APIENTRY glBlendFuncSeparatei (GLuint buf, GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +GLAPI void APIENTRY glDrawArraysIndirect (GLenum mode, const void *indirect); +GLAPI void APIENTRY glDrawElementsIndirect (GLenum mode, GLenum type, const void *indirect); +GLAPI void APIENTRY glUniform1d (GLint location, GLdouble x); +GLAPI void APIENTRY glUniform2d (GLint location, GLdouble x, GLdouble y); +GLAPI void APIENTRY glUniform3d (GLint location, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glUniform4d (GLint location, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glUniform1dv (GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glUniform2dv (GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glUniform3dv (GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glUniform4dv (GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix2dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix3dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix4dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix2x3dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix2x4dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix3x2dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix3x4dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix4x2dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glUniformMatrix4x3dv (GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glGetUniformdv (GLuint program, GLint location, GLdouble *params); +GLAPI GLint APIENTRY glGetSubroutineUniformLocation (GLuint program, GLenum shadertype, const GLchar *name); +GLAPI GLuint APIENTRY glGetSubroutineIndex (GLuint program, GLenum shadertype, const GLchar *name); +GLAPI void APIENTRY glGetActiveSubroutineUniformiv (GLuint program, GLenum shadertype, GLuint index, GLenum pname, GLint *values); +GLAPI void APIENTRY glGetActiveSubroutineUniformName (GLuint program, GLenum shadertype, GLuint index, GLsizei bufsize, GLsizei *length, GLchar *name); +GLAPI void APIENTRY glGetActiveSubroutineName (GLuint program, GLenum shadertype, GLuint index, GLsizei bufsize, GLsizei *length, GLchar *name); +GLAPI void APIENTRY glUniformSubroutinesuiv (GLenum shadertype, GLsizei count, const GLuint *indices); +GLAPI void APIENTRY glGetUniformSubroutineuiv (GLenum shadertype, GLint location, GLuint *params); +GLAPI void APIENTRY glGetProgramStageiv (GLuint program, GLenum shadertype, GLenum pname, GLint *values); +GLAPI void APIENTRY glPatchParameteri (GLenum pname, GLint value); +GLAPI void APIENTRY glPatchParameterfv (GLenum pname, const GLfloat *values); +GLAPI void APIENTRY glBindTransformFeedback (GLenum target, GLuint id); +GLAPI void APIENTRY glDeleteTransformFeedbacks (GLsizei n, const GLuint *ids); +GLAPI void APIENTRY glGenTransformFeedbacks (GLsizei n, GLuint *ids); +GLAPI GLboolean APIENTRY glIsTransformFeedback (GLuint id); +GLAPI void APIENTRY glPauseTransformFeedback (void); +GLAPI void APIENTRY glResumeTransformFeedback (void); +GLAPI void APIENTRY glDrawTransformFeedback (GLenum mode, GLuint id); +GLAPI void APIENTRY glDrawTransformFeedbackStream (GLenum mode, GLuint id, GLuint stream); +GLAPI void APIENTRY glBeginQueryIndexed (GLenum target, GLuint index, GLuint id); +GLAPI void APIENTRY glEndQueryIndexed (GLenum target, GLuint index); +GLAPI void APIENTRY glGetQueryIndexediv (GLenum target, GLuint index, GLenum pname, GLint *params); +#endif +#endif /* GL_VERSION_4_0 */ + +#ifndef GL_VERSION_4_1 +#define GL_VERSION_4_1 1 +#define GL_FIXED 0x140C +#define GL_IMPLEMENTATION_COLOR_READ_TYPE 0x8B9A +#define GL_IMPLEMENTATION_COLOR_READ_FORMAT 0x8B9B +#define GL_LOW_FLOAT 0x8DF0 +#define GL_MEDIUM_FLOAT 0x8DF1 +#define GL_HIGH_FLOAT 0x8DF2 +#define GL_LOW_INT 0x8DF3 +#define GL_MEDIUM_INT 0x8DF4 +#define GL_HIGH_INT 0x8DF5 +#define GL_SHADER_COMPILER 0x8DFA +#define GL_SHADER_BINARY_FORMATS 0x8DF8 +#define GL_NUM_SHADER_BINARY_FORMATS 0x8DF9 +#define GL_MAX_VERTEX_UNIFORM_VECTORS 0x8DFB +#define GL_MAX_VARYING_VECTORS 0x8DFC +#define GL_MAX_FRAGMENT_UNIFORM_VECTORS 0x8DFD +#define GL_RGB565 0x8D62 +#define GL_PROGRAM_BINARY_RETRIEVABLE_HINT 0x8257 +#define GL_PROGRAM_BINARY_LENGTH 0x8741 +#define GL_NUM_PROGRAM_BINARY_FORMATS 0x87FE +#define GL_PROGRAM_BINARY_FORMATS 0x87FF +#define GL_VERTEX_SHADER_BIT 0x00000001 +#define GL_FRAGMENT_SHADER_BIT 0x00000002 +#define GL_GEOMETRY_SHADER_BIT 0x00000004 +#define GL_TESS_CONTROL_SHADER_BIT 0x00000008 +#define GL_TESS_EVALUATION_SHADER_BIT 0x00000010 +#define GL_ALL_SHADER_BITS 0xFFFFFFFF +#define GL_PROGRAM_SEPARABLE 0x8258 +#define GL_ACTIVE_PROGRAM 0x8259 +#define GL_PROGRAM_PIPELINE_BINDING 0x825A +#define GL_MAX_VIEWPORTS 0x825B +#define GL_VIEWPORT_SUBPIXEL_BITS 0x825C +#define GL_VIEWPORT_BOUNDS_RANGE 0x825D +#define GL_LAYER_PROVOKING_VERTEX 0x825E +#define GL_VIEWPORT_INDEX_PROVOKING_VERTEX 0x825F +#define GL_UNDEFINED_VERTEX 0x8260 +typedef void (APIENTRYP PFNGLRELEASESHADERCOMPILERPROC) (void); +typedef void (APIENTRYP PFNGLSHADERBINARYPROC) (GLsizei count, const GLuint *shaders, GLenum binaryformat, const void *binary, GLsizei length); +typedef void (APIENTRYP PFNGLGETSHADERPRECISIONFORMATPROC) (GLenum shadertype, GLenum precisiontype, GLint *range, GLint *precision); +typedef void (APIENTRYP PFNGLDEPTHRANGEFPROC) (GLfloat n, GLfloat f); +typedef void (APIENTRYP PFNGLCLEARDEPTHFPROC) (GLfloat d); +typedef void (APIENTRYP PFNGLGETPROGRAMBINARYPROC) (GLuint program, GLsizei bufSize, GLsizei *length, GLenum *binaryFormat, void *binary); +typedef void (APIENTRYP PFNGLPROGRAMBINARYPROC) (GLuint program, GLenum binaryFormat, const void *binary, GLsizei length); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETERIPROC) (GLuint program, GLenum pname, GLint value); +typedef void (APIENTRYP PFNGLUSEPROGRAMSTAGESPROC) (GLuint pipeline, GLbitfield stages, GLuint program); +typedef void (APIENTRYP PFNGLACTIVESHADERPROGRAMPROC) (GLuint pipeline, GLuint program); +typedef GLuint (APIENTRYP PFNGLCREATESHADERPROGRAMVPROC) (GLenum type, GLsizei count, const GLchar *const*strings); +typedef void (APIENTRYP PFNGLBINDPROGRAMPIPELINEPROC) (GLuint pipeline); +typedef void (APIENTRYP PFNGLDELETEPROGRAMPIPELINESPROC) (GLsizei n, const GLuint *pipelines); +typedef void (APIENTRYP PFNGLGENPROGRAMPIPELINESPROC) (GLsizei n, GLuint *pipelines); +typedef GLboolean (APIENTRYP PFNGLISPROGRAMPIPELINEPROC) (GLuint pipeline); +typedef void (APIENTRYP PFNGLGETPROGRAMPIPELINEIVPROC) (GLuint pipeline, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1IPROC) (GLuint program, GLint location, GLint v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1IVPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1FPROC) (GLuint program, GLint location, GLfloat v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1FVPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1DPROC) (GLuint program, GLint location, GLdouble v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1DVPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1UIPROC) (GLuint program, GLint location, GLuint v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1UIVPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2IPROC) (GLuint program, GLint location, GLint v0, GLint v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2IVPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2FPROC) (GLuint program, GLint location, GLfloat v0, GLfloat v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2FVPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2DPROC) (GLuint program, GLint location, GLdouble v0, GLdouble v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2DVPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2UIPROC) (GLuint program, GLint location, GLuint v0, GLuint v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2UIVPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3IPROC) (GLuint program, GLint location, GLint v0, GLint v1, GLint v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3IVPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3FPROC) (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3FVPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3DPROC) (GLuint program, GLint location, GLdouble v0, GLdouble v1, GLdouble v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3DVPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3UIPROC) (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3UIVPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4IPROC) (GLuint program, GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4IVPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4FPROC) (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4FVPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4DPROC) (GLuint program, GLint location, GLdouble v0, GLdouble v1, GLdouble v2, GLdouble v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4DVPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4UIPROC) (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4UIVPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X3FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X2FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X4FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X2FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X4FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X3FVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X3DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X2DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X4DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X2DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X4DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X3DVPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLVALIDATEPROGRAMPIPELINEPROC) (GLuint pipeline); +typedef void (APIENTRYP PFNGLGETPROGRAMPIPELINEINFOLOGPROC) (GLuint pipeline, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1DPROC) (GLuint index, GLdouble x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2DPROC) (GLuint index, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3DPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4DPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4DVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBLPOINTERPROC) (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBLDVPROC) (GLuint index, GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLVIEWPORTARRAYVPROC) (GLuint first, GLsizei count, const GLfloat *v); +typedef void (APIENTRYP PFNGLVIEWPORTINDEXEDFPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat w, GLfloat h); +typedef void (APIENTRYP PFNGLVIEWPORTINDEXEDFVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLSCISSORARRAYVPROC) (GLuint first, GLsizei count, const GLint *v); +typedef void (APIENTRYP PFNGLSCISSORINDEXEDPROC) (GLuint index, GLint left, GLint bottom, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLSCISSORINDEXEDVPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLDEPTHRANGEARRAYVPROC) (GLuint first, GLsizei count, const GLdouble *v); +typedef void (APIENTRYP PFNGLDEPTHRANGEINDEXEDPROC) (GLuint index, GLdouble n, GLdouble f); +typedef void (APIENTRYP PFNGLGETFLOATI_VPROC) (GLenum target, GLuint index, GLfloat *data); +typedef void (APIENTRYP PFNGLGETDOUBLEI_VPROC) (GLenum target, GLuint index, GLdouble *data); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glReleaseShaderCompiler (void); +GLAPI void APIENTRY glShaderBinary (GLsizei count, const GLuint *shaders, GLenum binaryformat, const void *binary, GLsizei length); +GLAPI void APIENTRY glGetShaderPrecisionFormat (GLenum shadertype, GLenum precisiontype, GLint *range, GLint *precision); +GLAPI void APIENTRY glDepthRangef (GLfloat n, GLfloat f); +GLAPI void APIENTRY glClearDepthf (GLfloat d); +GLAPI void APIENTRY glGetProgramBinary (GLuint program, GLsizei bufSize, GLsizei *length, GLenum *binaryFormat, void *binary); +GLAPI void APIENTRY glProgramBinary (GLuint program, GLenum binaryFormat, const void *binary, GLsizei length); +GLAPI void APIENTRY glProgramParameteri (GLuint program, GLenum pname, GLint value); +GLAPI void APIENTRY glUseProgramStages (GLuint pipeline, GLbitfield stages, GLuint program); +GLAPI void APIENTRY glActiveShaderProgram (GLuint pipeline, GLuint program); +GLAPI GLuint APIENTRY glCreateShaderProgramv (GLenum type, GLsizei count, const GLchar *const*strings); +GLAPI void APIENTRY glBindProgramPipeline (GLuint pipeline); +GLAPI void APIENTRY glDeleteProgramPipelines (GLsizei n, const GLuint *pipelines); +GLAPI void APIENTRY glGenProgramPipelines (GLsizei n, GLuint *pipelines); +GLAPI GLboolean APIENTRY glIsProgramPipeline (GLuint pipeline); +GLAPI void APIENTRY glGetProgramPipelineiv (GLuint pipeline, GLenum pname, GLint *params); +GLAPI void APIENTRY glProgramUniform1i (GLuint program, GLint location, GLint v0); +GLAPI void APIENTRY glProgramUniform1iv (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform1f (GLuint program, GLint location, GLfloat v0); +GLAPI void APIENTRY glProgramUniform1fv (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform1d (GLuint program, GLint location, GLdouble v0); +GLAPI void APIENTRY glProgramUniform1dv (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform1ui (GLuint program, GLint location, GLuint v0); +GLAPI void APIENTRY glProgramUniform1uiv (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniform2i (GLuint program, GLint location, GLint v0, GLint v1); +GLAPI void APIENTRY glProgramUniform2iv (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform2f (GLuint program, GLint location, GLfloat v0, GLfloat v1); +GLAPI void APIENTRY glProgramUniform2fv (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform2d (GLuint program, GLint location, GLdouble v0, GLdouble v1); +GLAPI void APIENTRY glProgramUniform2dv (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform2ui (GLuint program, GLint location, GLuint v0, GLuint v1); +GLAPI void APIENTRY glProgramUniform2uiv (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniform3i (GLuint program, GLint location, GLint v0, GLint v1, GLint v2); +GLAPI void APIENTRY glProgramUniform3iv (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform3f (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +GLAPI void APIENTRY glProgramUniform3fv (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform3d (GLuint program, GLint location, GLdouble v0, GLdouble v1, GLdouble v2); +GLAPI void APIENTRY glProgramUniform3dv (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform3ui (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2); +GLAPI void APIENTRY glProgramUniform3uiv (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniform4i (GLuint program, GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +GLAPI void APIENTRY glProgramUniform4iv (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform4f (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +GLAPI void APIENTRY glProgramUniform4fv (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform4d (GLuint program, GLint location, GLdouble v0, GLdouble v1, GLdouble v2, GLdouble v3); +GLAPI void APIENTRY glProgramUniform4dv (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform4ui (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +GLAPI void APIENTRY glProgramUniform4uiv (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniformMatrix2fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix3fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix4fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix2dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix3dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix4dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix2x3fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix3x2fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix2x4fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix4x2fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix3x4fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix4x3fv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix2x3dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix3x2dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix2x4dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix4x2dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix3x4dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix4x3dv (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glValidateProgramPipeline (GLuint pipeline); +GLAPI void APIENTRY glGetProgramPipelineInfoLog (GLuint pipeline, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +GLAPI void APIENTRY glVertexAttribL1d (GLuint index, GLdouble x); +GLAPI void APIENTRY glVertexAttribL2d (GLuint index, GLdouble x, GLdouble y); +GLAPI void APIENTRY glVertexAttribL3d (GLuint index, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glVertexAttribL4d (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glVertexAttribL1dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribL2dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribL3dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribL4dv (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribLPointer (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glGetVertexAttribLdv (GLuint index, GLenum pname, GLdouble *params); +GLAPI void APIENTRY glViewportArrayv (GLuint first, GLsizei count, const GLfloat *v); +GLAPI void APIENTRY glViewportIndexedf (GLuint index, GLfloat x, GLfloat y, GLfloat w, GLfloat h); +GLAPI void APIENTRY glViewportIndexedfv (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glScissorArrayv (GLuint first, GLsizei count, const GLint *v); +GLAPI void APIENTRY glScissorIndexed (GLuint index, GLint left, GLint bottom, GLsizei width, GLsizei height); +GLAPI void APIENTRY glScissorIndexedv (GLuint index, const GLint *v); +GLAPI void APIENTRY glDepthRangeArrayv (GLuint first, GLsizei count, const GLdouble *v); +GLAPI void APIENTRY glDepthRangeIndexed (GLuint index, GLdouble n, GLdouble f); +GLAPI void APIENTRY glGetFloati_v (GLenum target, GLuint index, GLfloat *data); +GLAPI void APIENTRY glGetDoublei_v (GLenum target, GLuint index, GLdouble *data); +#endif +#endif /* GL_VERSION_4_1 */ + +#ifndef GL_VERSION_4_2 +#define GL_VERSION_4_2 1 +#define GL_UNPACK_COMPRESSED_BLOCK_WIDTH 0x9127 +#define GL_UNPACK_COMPRESSED_BLOCK_HEIGHT 0x9128 +#define GL_UNPACK_COMPRESSED_BLOCK_DEPTH 0x9129 +#define GL_UNPACK_COMPRESSED_BLOCK_SIZE 0x912A +#define GL_PACK_COMPRESSED_BLOCK_WIDTH 0x912B +#define GL_PACK_COMPRESSED_BLOCK_HEIGHT 0x912C +#define GL_PACK_COMPRESSED_BLOCK_DEPTH 0x912D +#define GL_PACK_COMPRESSED_BLOCK_SIZE 0x912E +#define GL_NUM_SAMPLE_COUNTS 0x9380 +#define GL_MIN_MAP_BUFFER_ALIGNMENT 0x90BC +#define GL_ATOMIC_COUNTER_BUFFER 0x92C0 +#define GL_ATOMIC_COUNTER_BUFFER_BINDING 0x92C1 +#define GL_ATOMIC_COUNTER_BUFFER_START 0x92C2 +#define GL_ATOMIC_COUNTER_BUFFER_SIZE 0x92C3 +#define GL_ATOMIC_COUNTER_BUFFER_DATA_SIZE 0x92C4 +#define GL_ATOMIC_COUNTER_BUFFER_ACTIVE_ATOMIC_COUNTERS 0x92C5 +#define GL_ATOMIC_COUNTER_BUFFER_ACTIVE_ATOMIC_COUNTER_INDICES 0x92C6 +#define GL_ATOMIC_COUNTER_BUFFER_REFERENCED_BY_VERTEX_SHADER 0x92C7 +#define GL_ATOMIC_COUNTER_BUFFER_REFERENCED_BY_TESS_CONTROL_SHADER 0x92C8 +#define GL_ATOMIC_COUNTER_BUFFER_REFERENCED_BY_TESS_EVALUATION_SHADER 0x92C9 +#define GL_ATOMIC_COUNTER_BUFFER_REFERENCED_BY_GEOMETRY_SHADER 0x92CA +#define GL_ATOMIC_COUNTER_BUFFER_REFERENCED_BY_FRAGMENT_SHADER 0x92CB +#define GL_MAX_VERTEX_ATOMIC_COUNTER_BUFFERS 0x92CC +#define GL_MAX_TESS_CONTROL_ATOMIC_COUNTER_BUFFERS 0x92CD +#define GL_MAX_TESS_EVALUATION_ATOMIC_COUNTER_BUFFERS 0x92CE +#define GL_MAX_GEOMETRY_ATOMIC_COUNTER_BUFFERS 0x92CF +#define GL_MAX_FRAGMENT_ATOMIC_COUNTER_BUFFERS 0x92D0 +#define GL_MAX_COMBINED_ATOMIC_COUNTER_BUFFERS 0x92D1 +#define GL_MAX_VERTEX_ATOMIC_COUNTERS 0x92D2 +#define GL_MAX_TESS_CONTROL_ATOMIC_COUNTERS 0x92D3 +#define GL_MAX_TESS_EVALUATION_ATOMIC_COUNTERS 0x92D4 +#define GL_MAX_GEOMETRY_ATOMIC_COUNTERS 0x92D5 +#define GL_MAX_FRAGMENT_ATOMIC_COUNTERS 0x92D6 +#define GL_MAX_COMBINED_ATOMIC_COUNTERS 0x92D7 +#define GL_MAX_ATOMIC_COUNTER_BUFFER_SIZE 0x92D8 +#define GL_MAX_ATOMIC_COUNTER_BUFFER_BINDINGS 0x92DC +#define GL_ACTIVE_ATOMIC_COUNTER_BUFFERS 0x92D9 +#define GL_UNIFORM_ATOMIC_COUNTER_BUFFER_INDEX 0x92DA +#define GL_UNSIGNED_INT_ATOMIC_COUNTER 0x92DB +#define GL_VERTEX_ATTRIB_ARRAY_BARRIER_BIT 0x00000001 +#define GL_ELEMENT_ARRAY_BARRIER_BIT 0x00000002 +#define GL_UNIFORM_BARRIER_BIT 0x00000004 +#define GL_TEXTURE_FETCH_BARRIER_BIT 0x00000008 +#define GL_SHADER_IMAGE_ACCESS_BARRIER_BIT 0x00000020 +#define GL_COMMAND_BARRIER_BIT 0x00000040 +#define GL_PIXEL_BUFFER_BARRIER_BIT 0x00000080 +#define GL_TEXTURE_UPDATE_BARRIER_BIT 0x00000100 +#define GL_BUFFER_UPDATE_BARRIER_BIT 0x00000200 +#define GL_FRAMEBUFFER_BARRIER_BIT 0x00000400 +#define GL_TRANSFORM_FEEDBACK_BARRIER_BIT 0x00000800 +#define GL_ATOMIC_COUNTER_BARRIER_BIT 0x00001000 +#define GL_ALL_BARRIER_BITS 0xFFFFFFFF +#define GL_MAX_IMAGE_UNITS 0x8F38 +#define GL_MAX_COMBINED_IMAGE_UNITS_AND_FRAGMENT_OUTPUTS 0x8F39 +#define GL_IMAGE_BINDING_NAME 0x8F3A +#define GL_IMAGE_BINDING_LEVEL 0x8F3B +#define GL_IMAGE_BINDING_LAYERED 0x8F3C +#define GL_IMAGE_BINDING_LAYER 0x8F3D +#define GL_IMAGE_BINDING_ACCESS 0x8F3E +#define GL_IMAGE_1D 0x904C +#define GL_IMAGE_2D 0x904D +#define GL_IMAGE_3D 0x904E +#define GL_IMAGE_2D_RECT 0x904F +#define GL_IMAGE_CUBE 0x9050 +#define GL_IMAGE_BUFFER 0x9051 +#define GL_IMAGE_1D_ARRAY 0x9052 +#define GL_IMAGE_2D_ARRAY 0x9053 +#define GL_IMAGE_CUBE_MAP_ARRAY 0x9054 +#define GL_IMAGE_2D_MULTISAMPLE 0x9055 +#define GL_IMAGE_2D_MULTISAMPLE_ARRAY 0x9056 +#define GL_INT_IMAGE_1D 0x9057 +#define GL_INT_IMAGE_2D 0x9058 +#define GL_INT_IMAGE_3D 0x9059 +#define GL_INT_IMAGE_2D_RECT 0x905A +#define GL_INT_IMAGE_CUBE 0x905B +#define GL_INT_IMAGE_BUFFER 0x905C +#define GL_INT_IMAGE_1D_ARRAY 0x905D +#define GL_INT_IMAGE_2D_ARRAY 0x905E +#define GL_INT_IMAGE_CUBE_MAP_ARRAY 0x905F +#define GL_INT_IMAGE_2D_MULTISAMPLE 0x9060 +#define GL_INT_IMAGE_2D_MULTISAMPLE_ARRAY 0x9061 +#define GL_UNSIGNED_INT_IMAGE_1D 0x9062 +#define GL_UNSIGNED_INT_IMAGE_2D 0x9063 +#define GL_UNSIGNED_INT_IMAGE_3D 0x9064 +#define GL_UNSIGNED_INT_IMAGE_2D_RECT 0x9065 +#define GL_UNSIGNED_INT_IMAGE_CUBE 0x9066 +#define GL_UNSIGNED_INT_IMAGE_BUFFER 0x9067 +#define GL_UNSIGNED_INT_IMAGE_1D_ARRAY 0x9068 +#define GL_UNSIGNED_INT_IMAGE_2D_ARRAY 0x9069 +#define GL_UNSIGNED_INT_IMAGE_CUBE_MAP_ARRAY 0x906A +#define GL_UNSIGNED_INT_IMAGE_2D_MULTISAMPLE 0x906B +#define GL_UNSIGNED_INT_IMAGE_2D_MULTISAMPLE_ARRAY 0x906C +#define GL_MAX_IMAGE_SAMPLES 0x906D +#define GL_IMAGE_BINDING_FORMAT 0x906E +#define GL_IMAGE_FORMAT_COMPATIBILITY_TYPE 0x90C7 +#define GL_IMAGE_FORMAT_COMPATIBILITY_BY_SIZE 0x90C8 +#define GL_IMAGE_FORMAT_COMPATIBILITY_BY_CLASS 0x90C9 +#define GL_MAX_VERTEX_IMAGE_UNIFORMS 0x90CA +#define GL_MAX_TESS_CONTROL_IMAGE_UNIFORMS 0x90CB +#define GL_MAX_TESS_EVALUATION_IMAGE_UNIFORMS 0x90CC +#define GL_MAX_GEOMETRY_IMAGE_UNIFORMS 0x90CD +#define GL_MAX_FRAGMENT_IMAGE_UNIFORMS 0x90CE +#define GL_MAX_COMBINED_IMAGE_UNIFORMS 0x90CF +#define GL_COMPRESSED_RGBA_BPTC_UNORM 0x8E8C +#define GL_COMPRESSED_SRGB_ALPHA_BPTC_UNORM 0x8E8D +#define GL_COMPRESSED_RGB_BPTC_SIGNED_FLOAT 0x8E8E +#define GL_COMPRESSED_RGB_BPTC_UNSIGNED_FLOAT 0x8E8F +#define GL_TEXTURE_IMMUTABLE_FORMAT 0x912F +typedef void (APIENTRYP PFNGLDRAWARRAYSINSTANCEDBASEINSTANCEPROC) (GLenum mode, GLint first, GLsizei count, GLsizei instancecount, GLuint baseinstance); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINSTANCEDBASEINSTANCEPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount, GLuint baseinstance); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINSTANCEDBASEVERTEXBASEINSTANCEPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount, GLint basevertex, GLuint baseinstance); +typedef void (APIENTRYP PFNGLGETINTERNALFORMATIVPROC) (GLenum target, GLenum internalformat, GLenum pname, GLsizei bufSize, GLint *params); +typedef void (APIENTRYP PFNGLGETACTIVEATOMICCOUNTERBUFFERIVPROC) (GLuint program, GLuint bufferIndex, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLBINDIMAGETEXTUREPROC) (GLuint unit, GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum access, GLenum format); +typedef void (APIENTRYP PFNGLMEMORYBARRIERPROC) (GLbitfield barriers); +typedef void (APIENTRYP PFNGLTEXSTORAGE1DPROC) (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +typedef void (APIENTRYP PFNGLTEXSTORAGE2DPROC) (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLTEXSTORAGE3DPROC) (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +typedef void (APIENTRYP PFNGLDRAWTRANSFORMFEEDBACKINSTANCEDPROC) (GLenum mode, GLuint id, GLsizei instancecount); +typedef void (APIENTRYP PFNGLDRAWTRANSFORMFEEDBACKSTREAMINSTANCEDPROC) (GLenum mode, GLuint id, GLuint stream, GLsizei instancecount); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawArraysInstancedBaseInstance (GLenum mode, GLint first, GLsizei count, GLsizei instancecount, GLuint baseinstance); +GLAPI void APIENTRY glDrawElementsInstancedBaseInstance (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount, GLuint baseinstance); +GLAPI void APIENTRY glDrawElementsInstancedBaseVertexBaseInstance (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei instancecount, GLint basevertex, GLuint baseinstance); +GLAPI void APIENTRY glGetInternalformativ (GLenum target, GLenum internalformat, GLenum pname, GLsizei bufSize, GLint *params); +GLAPI void APIENTRY glGetActiveAtomicCounterBufferiv (GLuint program, GLuint bufferIndex, GLenum pname, GLint *params); +GLAPI void APIENTRY glBindImageTexture (GLuint unit, GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum access, GLenum format); +GLAPI void APIENTRY glMemoryBarrier (GLbitfield barriers); +GLAPI void APIENTRY glTexStorage1D (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +GLAPI void APIENTRY glTexStorage2D (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glTexStorage3D (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +GLAPI void APIENTRY glDrawTransformFeedbackInstanced (GLenum mode, GLuint id, GLsizei instancecount); +GLAPI void APIENTRY glDrawTransformFeedbackStreamInstanced (GLenum mode, GLuint id, GLuint stream, GLsizei instancecount); +#endif +#endif /* GL_VERSION_4_2 */ + +#ifndef GL_VERSION_4_3 +#define GL_VERSION_4_3 1 +typedef void (APIENTRY *GLDEBUGPROC)(GLenum source,GLenum type,GLuint id,GLenum severity,GLsizei length,const GLchar *message,const void *userParam); +#define GL_NUM_SHADING_LANGUAGE_VERSIONS 0x82E9 +#define GL_VERTEX_ATTRIB_ARRAY_LONG 0x874E +#define GL_COMPRESSED_RGB8_ETC2 0x9274 +#define GL_COMPRESSED_SRGB8_ETC2 0x9275 +#define GL_COMPRESSED_RGB8_PUNCHTHROUGH_ALPHA1_ETC2 0x9276 +#define GL_COMPRESSED_SRGB8_PUNCHTHROUGH_ALPHA1_ETC2 0x9277 +#define GL_COMPRESSED_RGBA8_ETC2_EAC 0x9278 +#define GL_COMPRESSED_SRGB8_ALPHA8_ETC2_EAC 0x9279 +#define GL_COMPRESSED_R11_EAC 0x9270 +#define GL_COMPRESSED_SIGNED_R11_EAC 0x9271 +#define GL_COMPRESSED_RG11_EAC 0x9272 +#define GL_COMPRESSED_SIGNED_RG11_EAC 0x9273 +#define GL_PRIMITIVE_RESTART_FIXED_INDEX 0x8D69 +#define GL_ANY_SAMPLES_PASSED_CONSERVATIVE 0x8D6A +#define GL_MAX_ELEMENT_INDEX 0x8D6B +#define GL_COMPUTE_SHADER 0x91B9 +#define GL_MAX_COMPUTE_UNIFORM_BLOCKS 0x91BB +#define GL_MAX_COMPUTE_TEXTURE_IMAGE_UNITS 0x91BC +#define GL_MAX_COMPUTE_IMAGE_UNIFORMS 0x91BD +#define GL_MAX_COMPUTE_SHARED_MEMORY_SIZE 0x8262 +#define GL_MAX_COMPUTE_UNIFORM_COMPONENTS 0x8263 +#define GL_MAX_COMPUTE_ATOMIC_COUNTER_BUFFERS 0x8264 +#define GL_MAX_COMPUTE_ATOMIC_COUNTERS 0x8265 +#define GL_MAX_COMBINED_COMPUTE_UNIFORM_COMPONENTS 0x8266 +#define GL_MAX_COMPUTE_WORK_GROUP_INVOCATIONS 0x90EB +#define GL_MAX_COMPUTE_WORK_GROUP_COUNT 0x91BE +#define GL_MAX_COMPUTE_WORK_GROUP_SIZE 0x91BF +#define GL_COMPUTE_WORK_GROUP_SIZE 0x8267 +#define GL_UNIFORM_BLOCK_REFERENCED_BY_COMPUTE_SHADER 0x90EC +#define GL_ATOMIC_COUNTER_BUFFER_REFERENCED_BY_COMPUTE_SHADER 0x90ED +#define GL_DISPATCH_INDIRECT_BUFFER 0x90EE +#define GL_DISPATCH_INDIRECT_BUFFER_BINDING 0x90EF +#define GL_DEBUG_OUTPUT_SYNCHRONOUS 0x8242 +#define GL_DEBUG_NEXT_LOGGED_MESSAGE_LENGTH 0x8243 +#define GL_DEBUG_CALLBACK_FUNCTION 0x8244 +#define GL_DEBUG_CALLBACK_USER_PARAM 0x8245 +#define GL_DEBUG_SOURCE_API 0x8246 +#define GL_DEBUG_SOURCE_WINDOW_SYSTEM 0x8247 +#define GL_DEBUG_SOURCE_SHADER_COMPILER 0x8248 +#define GL_DEBUG_SOURCE_THIRD_PARTY 0x8249 +#define GL_DEBUG_SOURCE_APPLICATION 0x824A +#define GL_DEBUG_SOURCE_OTHER 0x824B +#define GL_DEBUG_TYPE_ERROR 0x824C +#define GL_DEBUG_TYPE_DEPRECATED_BEHAVIOR 0x824D +#define GL_DEBUG_TYPE_UNDEFINED_BEHAVIOR 0x824E +#define GL_DEBUG_TYPE_PORTABILITY 0x824F +#define GL_DEBUG_TYPE_PERFORMANCE 0x8250 +#define GL_DEBUG_TYPE_OTHER 0x8251 +#define GL_MAX_DEBUG_MESSAGE_LENGTH 0x9143 +#define GL_MAX_DEBUG_LOGGED_MESSAGES 0x9144 +#define GL_DEBUG_LOGGED_MESSAGES 0x9145 +#define GL_DEBUG_SEVERITY_HIGH 0x9146 +#define GL_DEBUG_SEVERITY_MEDIUM 0x9147 +#define GL_DEBUG_SEVERITY_LOW 0x9148 +#define GL_DEBUG_TYPE_MARKER 0x8268 +#define GL_DEBUG_TYPE_PUSH_GROUP 0x8269 +#define GL_DEBUG_TYPE_POP_GROUP 0x826A +#define GL_DEBUG_SEVERITY_NOTIFICATION 0x826B +#define GL_MAX_DEBUG_GROUP_STACK_DEPTH 0x826C +#define GL_DEBUG_GROUP_STACK_DEPTH 0x826D +#define GL_BUFFER 0x82E0 +#define GL_SHADER 0x82E1 +#define GL_PROGRAM 0x82E2 +#define GL_QUERY 0x82E3 +#define GL_PROGRAM_PIPELINE 0x82E4 +#define GL_SAMPLER 0x82E6 +#define GL_MAX_LABEL_LENGTH 0x82E8 +#define GL_DEBUG_OUTPUT 0x92E0 +#define GL_CONTEXT_FLAG_DEBUG_BIT 0x00000002 +#define GL_MAX_UNIFORM_LOCATIONS 0x826E +#define GL_FRAMEBUFFER_DEFAULT_WIDTH 0x9310 +#define GL_FRAMEBUFFER_DEFAULT_HEIGHT 0x9311 +#define GL_FRAMEBUFFER_DEFAULT_LAYERS 0x9312 +#define GL_FRAMEBUFFER_DEFAULT_SAMPLES 0x9313 +#define GL_FRAMEBUFFER_DEFAULT_FIXED_SAMPLE_LOCATIONS 0x9314 +#define GL_MAX_FRAMEBUFFER_WIDTH 0x9315 +#define GL_MAX_FRAMEBUFFER_HEIGHT 0x9316 +#define GL_MAX_FRAMEBUFFER_LAYERS 0x9317 +#define GL_MAX_FRAMEBUFFER_SAMPLES 0x9318 +#define GL_INTERNALFORMAT_SUPPORTED 0x826F +#define GL_INTERNALFORMAT_PREFERRED 0x8270 +#define GL_INTERNALFORMAT_RED_SIZE 0x8271 +#define GL_INTERNALFORMAT_GREEN_SIZE 0x8272 +#define GL_INTERNALFORMAT_BLUE_SIZE 0x8273 +#define GL_INTERNALFORMAT_ALPHA_SIZE 0x8274 +#define GL_INTERNALFORMAT_DEPTH_SIZE 0x8275 +#define GL_INTERNALFORMAT_STENCIL_SIZE 0x8276 +#define GL_INTERNALFORMAT_SHARED_SIZE 0x8277 +#define GL_INTERNALFORMAT_RED_TYPE 0x8278 +#define GL_INTERNALFORMAT_GREEN_TYPE 0x8279 +#define GL_INTERNALFORMAT_BLUE_TYPE 0x827A +#define GL_INTERNALFORMAT_ALPHA_TYPE 0x827B +#define GL_INTERNALFORMAT_DEPTH_TYPE 0x827C +#define GL_INTERNALFORMAT_STENCIL_TYPE 0x827D +#define GL_MAX_WIDTH 0x827E +#define GL_MAX_HEIGHT 0x827F +#define GL_MAX_DEPTH 0x8280 +#define GL_MAX_LAYERS 0x8281 +#define GL_MAX_COMBINED_DIMENSIONS 0x8282 +#define GL_COLOR_COMPONENTS 0x8283 +#define GL_DEPTH_COMPONENTS 0x8284 +#define GL_STENCIL_COMPONENTS 0x8285 +#define GL_COLOR_RENDERABLE 0x8286 +#define GL_DEPTH_RENDERABLE 0x8287 +#define GL_STENCIL_RENDERABLE 0x8288 +#define GL_FRAMEBUFFER_RENDERABLE 0x8289 +#define GL_FRAMEBUFFER_RENDERABLE_LAYERED 0x828A +#define GL_FRAMEBUFFER_BLEND 0x828B +#define GL_READ_PIXELS 0x828C +#define GL_READ_PIXELS_FORMAT 0x828D +#define GL_READ_PIXELS_TYPE 0x828E +#define GL_TEXTURE_IMAGE_FORMAT 0x828F +#define GL_TEXTURE_IMAGE_TYPE 0x8290 +#define GL_GET_TEXTURE_IMAGE_FORMAT 0x8291 +#define GL_GET_TEXTURE_IMAGE_TYPE 0x8292 +#define GL_MIPMAP 0x8293 +#define GL_MANUAL_GENERATE_MIPMAP 0x8294 +#define GL_AUTO_GENERATE_MIPMAP 0x8295 +#define GL_COLOR_ENCODING 0x8296 +#define GL_SRGB_READ 0x8297 +#define GL_SRGB_WRITE 0x8298 +#define GL_FILTER 0x829A +#define GL_VERTEX_TEXTURE 0x829B +#define GL_TESS_CONTROL_TEXTURE 0x829C +#define GL_TESS_EVALUATION_TEXTURE 0x829D +#define GL_GEOMETRY_TEXTURE 0x829E +#define GL_FRAGMENT_TEXTURE 0x829F +#define GL_COMPUTE_TEXTURE 0x82A0 +#define GL_TEXTURE_SHADOW 0x82A1 +#define GL_TEXTURE_GATHER 0x82A2 +#define GL_TEXTURE_GATHER_SHADOW 0x82A3 +#define GL_SHADER_IMAGE_LOAD 0x82A4 +#define GL_SHADER_IMAGE_STORE 0x82A5 +#define GL_SHADER_IMAGE_ATOMIC 0x82A6 +#define GL_IMAGE_TEXEL_SIZE 0x82A7 +#define GL_IMAGE_COMPATIBILITY_CLASS 0x82A8 +#define GL_IMAGE_PIXEL_FORMAT 0x82A9 +#define GL_IMAGE_PIXEL_TYPE 0x82AA +#define GL_SIMULTANEOUS_TEXTURE_AND_DEPTH_TEST 0x82AC +#define GL_SIMULTANEOUS_TEXTURE_AND_STENCIL_TEST 0x82AD +#define GL_SIMULTANEOUS_TEXTURE_AND_DEPTH_WRITE 0x82AE +#define GL_SIMULTANEOUS_TEXTURE_AND_STENCIL_WRITE 0x82AF +#define GL_TEXTURE_COMPRESSED_BLOCK_WIDTH 0x82B1 +#define GL_TEXTURE_COMPRESSED_BLOCK_HEIGHT 0x82B2 +#define GL_TEXTURE_COMPRESSED_BLOCK_SIZE 0x82B3 +#define GL_CLEAR_BUFFER 0x82B4 +#define GL_TEXTURE_VIEW 0x82B5 +#define GL_VIEW_COMPATIBILITY_CLASS 0x82B6 +#define GL_FULL_SUPPORT 0x82B7 +#define GL_CAVEAT_SUPPORT 0x82B8 +#define GL_IMAGE_CLASS_4_X_32 0x82B9 +#define GL_IMAGE_CLASS_2_X_32 0x82BA +#define GL_IMAGE_CLASS_1_X_32 0x82BB +#define GL_IMAGE_CLASS_4_X_16 0x82BC +#define GL_IMAGE_CLASS_2_X_16 0x82BD +#define GL_IMAGE_CLASS_1_X_16 0x82BE +#define GL_IMAGE_CLASS_4_X_8 0x82BF +#define GL_IMAGE_CLASS_2_X_8 0x82C0 +#define GL_IMAGE_CLASS_1_X_8 0x82C1 +#define GL_IMAGE_CLASS_11_11_10 0x82C2 +#define GL_IMAGE_CLASS_10_10_10_2 0x82C3 +#define GL_VIEW_CLASS_128_BITS 0x82C4 +#define GL_VIEW_CLASS_96_BITS 0x82C5 +#define GL_VIEW_CLASS_64_BITS 0x82C6 +#define GL_VIEW_CLASS_48_BITS 0x82C7 +#define GL_VIEW_CLASS_32_BITS 0x82C8 +#define GL_VIEW_CLASS_24_BITS 0x82C9 +#define GL_VIEW_CLASS_16_BITS 0x82CA +#define GL_VIEW_CLASS_8_BITS 0x82CB +#define GL_VIEW_CLASS_S3TC_DXT1_RGB 0x82CC +#define GL_VIEW_CLASS_S3TC_DXT1_RGBA 0x82CD +#define GL_VIEW_CLASS_S3TC_DXT3_RGBA 0x82CE +#define GL_VIEW_CLASS_S3TC_DXT5_RGBA 0x82CF +#define GL_VIEW_CLASS_RGTC1_RED 0x82D0 +#define GL_VIEW_CLASS_RGTC2_RG 0x82D1 +#define GL_VIEW_CLASS_BPTC_UNORM 0x82D2 +#define GL_VIEW_CLASS_BPTC_FLOAT 0x82D3 +#define GL_UNIFORM 0x92E1 +#define GL_UNIFORM_BLOCK 0x92E2 +#define GL_PROGRAM_INPUT 0x92E3 +#define GL_PROGRAM_OUTPUT 0x92E4 +#define GL_BUFFER_VARIABLE 0x92E5 +#define GL_SHADER_STORAGE_BLOCK 0x92E6 +#define GL_VERTEX_SUBROUTINE 0x92E8 +#define GL_TESS_CONTROL_SUBROUTINE 0x92E9 +#define GL_TESS_EVALUATION_SUBROUTINE 0x92EA +#define GL_GEOMETRY_SUBROUTINE 0x92EB +#define GL_FRAGMENT_SUBROUTINE 0x92EC +#define GL_COMPUTE_SUBROUTINE 0x92ED +#define GL_VERTEX_SUBROUTINE_UNIFORM 0x92EE +#define GL_TESS_CONTROL_SUBROUTINE_UNIFORM 0x92EF +#define GL_TESS_EVALUATION_SUBROUTINE_UNIFORM 0x92F0 +#define GL_GEOMETRY_SUBROUTINE_UNIFORM 0x92F1 +#define GL_FRAGMENT_SUBROUTINE_UNIFORM 0x92F2 +#define GL_COMPUTE_SUBROUTINE_UNIFORM 0x92F3 +#define GL_TRANSFORM_FEEDBACK_VARYING 0x92F4 +#define GL_ACTIVE_RESOURCES 0x92F5 +#define GL_MAX_NAME_LENGTH 0x92F6 +#define GL_MAX_NUM_ACTIVE_VARIABLES 0x92F7 +#define GL_MAX_NUM_COMPATIBLE_SUBROUTINES 0x92F8 +#define GL_NAME_LENGTH 0x92F9 +#define GL_TYPE 0x92FA +#define GL_ARRAY_SIZE 0x92FB +#define GL_OFFSET 0x92FC +#define GL_BLOCK_INDEX 0x92FD +#define GL_ARRAY_STRIDE 0x92FE +#define GL_MATRIX_STRIDE 0x92FF +#define GL_IS_ROW_MAJOR 0x9300 +#define GL_ATOMIC_COUNTER_BUFFER_INDEX 0x9301 +#define GL_BUFFER_BINDING 0x9302 +#define GL_BUFFER_DATA_SIZE 0x9303 +#define GL_NUM_ACTIVE_VARIABLES 0x9304 +#define GL_ACTIVE_VARIABLES 0x9305 +#define GL_REFERENCED_BY_VERTEX_SHADER 0x9306 +#define GL_REFERENCED_BY_TESS_CONTROL_SHADER 0x9307 +#define GL_REFERENCED_BY_TESS_EVALUATION_SHADER 0x9308 +#define GL_REFERENCED_BY_GEOMETRY_SHADER 0x9309 +#define GL_REFERENCED_BY_FRAGMENT_SHADER 0x930A +#define GL_REFERENCED_BY_COMPUTE_SHADER 0x930B +#define GL_TOP_LEVEL_ARRAY_SIZE 0x930C +#define GL_TOP_LEVEL_ARRAY_STRIDE 0x930D +#define GL_LOCATION 0x930E +#define GL_LOCATION_INDEX 0x930F +#define GL_IS_PER_PATCH 0x92E7 +#define GL_SHADER_STORAGE_BUFFER 0x90D2 +#define GL_SHADER_STORAGE_BUFFER_BINDING 0x90D3 +#define GL_SHADER_STORAGE_BUFFER_START 0x90D4 +#define GL_SHADER_STORAGE_BUFFER_SIZE 0x90D5 +#define GL_MAX_VERTEX_SHADER_STORAGE_BLOCKS 0x90D6 +#define GL_MAX_GEOMETRY_SHADER_STORAGE_BLOCKS 0x90D7 +#define GL_MAX_TESS_CONTROL_SHADER_STORAGE_BLOCKS 0x90D8 +#define GL_MAX_TESS_EVALUATION_SHADER_STORAGE_BLOCKS 0x90D9 +#define GL_MAX_FRAGMENT_SHADER_STORAGE_BLOCKS 0x90DA +#define GL_MAX_COMPUTE_SHADER_STORAGE_BLOCKS 0x90DB +#define GL_MAX_COMBINED_SHADER_STORAGE_BLOCKS 0x90DC +#define GL_MAX_SHADER_STORAGE_BUFFER_BINDINGS 0x90DD +#define GL_MAX_SHADER_STORAGE_BLOCK_SIZE 0x90DE +#define GL_SHADER_STORAGE_BUFFER_OFFSET_ALIGNMENT 0x90DF +#define GL_SHADER_STORAGE_BARRIER_BIT 0x00002000 +#define GL_MAX_COMBINED_SHADER_OUTPUT_RESOURCES 0x8F39 +#define GL_DEPTH_STENCIL_TEXTURE_MODE 0x90EA +#define GL_TEXTURE_BUFFER_OFFSET 0x919D +#define GL_TEXTURE_BUFFER_SIZE 0x919E +#define GL_TEXTURE_BUFFER_OFFSET_ALIGNMENT 0x919F +#define GL_TEXTURE_VIEW_MIN_LEVEL 0x82DB +#define GL_TEXTURE_VIEW_NUM_LEVELS 0x82DC +#define GL_TEXTURE_VIEW_MIN_LAYER 0x82DD +#define GL_TEXTURE_VIEW_NUM_LAYERS 0x82DE +#define GL_TEXTURE_IMMUTABLE_LEVELS 0x82DF +#define GL_VERTEX_ATTRIB_BINDING 0x82D4 +#define GL_VERTEX_ATTRIB_RELATIVE_OFFSET 0x82D5 +#define GL_VERTEX_BINDING_DIVISOR 0x82D6 +#define GL_VERTEX_BINDING_OFFSET 0x82D7 +#define GL_VERTEX_BINDING_STRIDE 0x82D8 +#define GL_MAX_VERTEX_ATTRIB_RELATIVE_OFFSET 0x82D9 +#define GL_MAX_VERTEX_ATTRIB_BINDINGS 0x82DA +#define GL_VERTEX_BINDING_BUFFER 0x8F4F +#define GL_DISPLAY_LIST 0x82E7 +typedef void (APIENTRYP PFNGLCLEARBUFFERDATAPROC) (GLenum target, GLenum internalformat, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLCLEARBUFFERSUBDATAPROC) (GLenum target, GLenum internalformat, GLintptr offset, GLsizeiptr size, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLDISPATCHCOMPUTEPROC) (GLuint num_groups_x, GLuint num_groups_y, GLuint num_groups_z); +typedef void (APIENTRYP PFNGLDISPATCHCOMPUTEINDIRECTPROC) (GLintptr indirect); +typedef void (APIENTRYP PFNGLCOPYIMAGESUBDATAPROC) (GLuint srcName, GLenum srcTarget, GLint srcLevel, GLint srcX, GLint srcY, GLint srcZ, GLuint dstName, GLenum dstTarget, GLint dstLevel, GLint dstX, GLint dstY, GLint dstZ, GLsizei srcWidth, GLsizei srcHeight, GLsizei srcDepth); +typedef void (APIENTRYP PFNGLFRAMEBUFFERPARAMETERIPROC) (GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLGETFRAMEBUFFERPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETINTERNALFORMATI64VPROC) (GLenum target, GLenum internalformat, GLenum pname, GLsizei bufSize, GLint64 *params); +typedef void (APIENTRYP PFNGLINVALIDATETEXSUBIMAGEPROC) (GLuint texture, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth); +typedef void (APIENTRYP PFNGLINVALIDATETEXIMAGEPROC) (GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLINVALIDATEBUFFERSUBDATAPROC) (GLuint buffer, GLintptr offset, GLsizeiptr length); +typedef void (APIENTRYP PFNGLINVALIDATEBUFFERDATAPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLINVALIDATEFRAMEBUFFERPROC) (GLenum target, GLsizei numAttachments, const GLenum *attachments); +typedef void (APIENTRYP PFNGLINVALIDATESUBFRAMEBUFFERPROC) (GLenum target, GLsizei numAttachments, const GLenum *attachments, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLMULTIDRAWARRAYSINDIRECTPROC) (GLenum mode, const void *indirect, GLsizei drawcount, GLsizei stride); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSINDIRECTPROC) (GLenum mode, GLenum type, const void *indirect, GLsizei drawcount, GLsizei stride); +typedef void (APIENTRYP PFNGLGETPROGRAMINTERFACEIVPROC) (GLuint program, GLenum programInterface, GLenum pname, GLint *params); +typedef GLuint (APIENTRYP PFNGLGETPROGRAMRESOURCEINDEXPROC) (GLuint program, GLenum programInterface, const GLchar *name); +typedef void (APIENTRYP PFNGLGETPROGRAMRESOURCENAMEPROC) (GLuint program, GLenum programInterface, GLuint index, GLsizei bufSize, GLsizei *length, GLchar *name); +typedef void (APIENTRYP PFNGLGETPROGRAMRESOURCEIVPROC) (GLuint program, GLenum programInterface, GLuint index, GLsizei propCount, const GLenum *props, GLsizei bufSize, GLsizei *length, GLint *params); +typedef GLint (APIENTRYP PFNGLGETPROGRAMRESOURCELOCATIONPROC) (GLuint program, GLenum programInterface, const GLchar *name); +typedef GLint (APIENTRYP PFNGLGETPROGRAMRESOURCELOCATIONINDEXPROC) (GLuint program, GLenum programInterface, const GLchar *name); +typedef void (APIENTRYP PFNGLSHADERSTORAGEBLOCKBINDINGPROC) (GLuint program, GLuint storageBlockIndex, GLuint storageBlockBinding); +typedef void (APIENTRYP PFNGLTEXBUFFERRANGEPROC) (GLenum target, GLenum internalformat, GLuint buffer, GLintptr offset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLTEXSTORAGE2DMULTISAMPLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLboolean fixedsamplelocations); +typedef void (APIENTRYP PFNGLTEXSTORAGE3DMULTISAMPLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedsamplelocations); +typedef void (APIENTRYP PFNGLTEXTUREVIEWPROC) (GLuint texture, GLenum target, GLuint origtexture, GLenum internalformat, GLuint minlevel, GLuint numlevels, GLuint minlayer, GLuint numlayers); +typedef void (APIENTRYP PFNGLBINDVERTEXBUFFERPROC) (GLuint bindingindex, GLuint buffer, GLintptr offset, GLsizei stride); +typedef void (APIENTRYP PFNGLVERTEXATTRIBFORMATPROC) (GLuint attribindex, GLint size, GLenum type, GLboolean normalized, GLuint relativeoffset); +typedef void (APIENTRYP PFNGLVERTEXATTRIBIFORMATPROC) (GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +typedef void (APIENTRYP PFNGLVERTEXATTRIBLFORMATPROC) (GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +typedef void (APIENTRYP PFNGLVERTEXATTRIBBINDINGPROC) (GLuint attribindex, GLuint bindingindex); +typedef void (APIENTRYP PFNGLVERTEXBINDINGDIVISORPROC) (GLuint bindingindex, GLuint divisor); +typedef void (APIENTRYP PFNGLDEBUGMESSAGECONTROLPROC) (GLenum source, GLenum type, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +typedef void (APIENTRYP PFNGLDEBUGMESSAGEINSERTPROC) (GLenum source, GLenum type, GLuint id, GLenum severity, GLsizei length, const GLchar *buf); +typedef void (APIENTRYP PFNGLDEBUGMESSAGECALLBACKPROC) (GLDEBUGPROC callback, const void *userParam); +typedef GLuint (APIENTRYP PFNGLGETDEBUGMESSAGELOGPROC) (GLuint count, GLsizei bufSize, GLenum *sources, GLenum *types, GLuint *ids, GLenum *severities, GLsizei *lengths, GLchar *messageLog); +typedef void (APIENTRYP PFNGLPUSHDEBUGGROUPPROC) (GLenum source, GLuint id, GLsizei length, const GLchar *message); +typedef void (APIENTRYP PFNGLPOPDEBUGGROUPPROC) (void); +typedef void (APIENTRYP PFNGLOBJECTLABELPROC) (GLenum identifier, GLuint name, GLsizei length, const GLchar *label); +typedef void (APIENTRYP PFNGLGETOBJECTLABELPROC) (GLenum identifier, GLuint name, GLsizei bufSize, GLsizei *length, GLchar *label); +typedef void (APIENTRYP PFNGLOBJECTPTRLABELPROC) (const void *ptr, GLsizei length, const GLchar *label); +typedef void (APIENTRYP PFNGLGETOBJECTPTRLABELPROC) (const void *ptr, GLsizei bufSize, GLsizei *length, GLchar *label); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glClearBufferData (GLenum target, GLenum internalformat, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glClearBufferSubData (GLenum target, GLenum internalformat, GLintptr offset, GLsizeiptr size, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glDispatchCompute (GLuint num_groups_x, GLuint num_groups_y, GLuint num_groups_z); +GLAPI void APIENTRY glDispatchComputeIndirect (GLintptr indirect); +GLAPI void APIENTRY glCopyImageSubData (GLuint srcName, GLenum srcTarget, GLint srcLevel, GLint srcX, GLint srcY, GLint srcZ, GLuint dstName, GLenum dstTarget, GLint dstLevel, GLint dstX, GLint dstY, GLint dstZ, GLsizei srcWidth, GLsizei srcHeight, GLsizei srcDepth); +GLAPI void APIENTRY glFramebufferParameteri (GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glGetFramebufferParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetInternalformati64v (GLenum target, GLenum internalformat, GLenum pname, GLsizei bufSize, GLint64 *params); +GLAPI void APIENTRY glInvalidateTexSubImage (GLuint texture, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth); +GLAPI void APIENTRY glInvalidateTexImage (GLuint texture, GLint level); +GLAPI void APIENTRY glInvalidateBufferSubData (GLuint buffer, GLintptr offset, GLsizeiptr length); +GLAPI void APIENTRY glInvalidateBufferData (GLuint buffer); +GLAPI void APIENTRY glInvalidateFramebuffer (GLenum target, GLsizei numAttachments, const GLenum *attachments); +GLAPI void APIENTRY glInvalidateSubFramebuffer (GLenum target, GLsizei numAttachments, const GLenum *attachments, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glMultiDrawArraysIndirect (GLenum mode, const void *indirect, GLsizei drawcount, GLsizei stride); +GLAPI void APIENTRY glMultiDrawElementsIndirect (GLenum mode, GLenum type, const void *indirect, GLsizei drawcount, GLsizei stride); +GLAPI void APIENTRY glGetProgramInterfaceiv (GLuint program, GLenum programInterface, GLenum pname, GLint *params); +GLAPI GLuint APIENTRY glGetProgramResourceIndex (GLuint program, GLenum programInterface, const GLchar *name); +GLAPI void APIENTRY glGetProgramResourceName (GLuint program, GLenum programInterface, GLuint index, GLsizei bufSize, GLsizei *length, GLchar *name); +GLAPI void APIENTRY glGetProgramResourceiv (GLuint program, GLenum programInterface, GLuint index, GLsizei propCount, const GLenum *props, GLsizei bufSize, GLsizei *length, GLint *params); +GLAPI GLint APIENTRY glGetProgramResourceLocation (GLuint program, GLenum programInterface, const GLchar *name); +GLAPI GLint APIENTRY glGetProgramResourceLocationIndex (GLuint program, GLenum programInterface, const GLchar *name); +GLAPI void APIENTRY glShaderStorageBlockBinding (GLuint program, GLuint storageBlockIndex, GLuint storageBlockBinding); +GLAPI void APIENTRY glTexBufferRange (GLenum target, GLenum internalformat, GLuint buffer, GLintptr offset, GLsizeiptr size); +GLAPI void APIENTRY glTexStorage2DMultisample (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLboolean fixedsamplelocations); +GLAPI void APIENTRY glTexStorage3DMultisample (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedsamplelocations); +GLAPI void APIENTRY glTextureView (GLuint texture, GLenum target, GLuint origtexture, GLenum internalformat, GLuint minlevel, GLuint numlevels, GLuint minlayer, GLuint numlayers); +GLAPI void APIENTRY glBindVertexBuffer (GLuint bindingindex, GLuint buffer, GLintptr offset, GLsizei stride); +GLAPI void APIENTRY glVertexAttribFormat (GLuint attribindex, GLint size, GLenum type, GLboolean normalized, GLuint relativeoffset); +GLAPI void APIENTRY glVertexAttribIFormat (GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +GLAPI void APIENTRY glVertexAttribLFormat (GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +GLAPI void APIENTRY glVertexAttribBinding (GLuint attribindex, GLuint bindingindex); +GLAPI void APIENTRY glVertexBindingDivisor (GLuint bindingindex, GLuint divisor); +GLAPI void APIENTRY glDebugMessageControl (GLenum source, GLenum type, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +GLAPI void APIENTRY glDebugMessageInsert (GLenum source, GLenum type, GLuint id, GLenum severity, GLsizei length, const GLchar *buf); +GLAPI void APIENTRY glDebugMessageCallback (GLDEBUGPROC callback, const void *userParam); +GLAPI GLuint APIENTRY glGetDebugMessageLog (GLuint count, GLsizei bufSize, GLenum *sources, GLenum *types, GLuint *ids, GLenum *severities, GLsizei *lengths, GLchar *messageLog); +GLAPI void APIENTRY glPushDebugGroup (GLenum source, GLuint id, GLsizei length, const GLchar *message); +GLAPI void APIENTRY glPopDebugGroup (void); +GLAPI void APIENTRY glObjectLabel (GLenum identifier, GLuint name, GLsizei length, const GLchar *label); +GLAPI void APIENTRY glGetObjectLabel (GLenum identifier, GLuint name, GLsizei bufSize, GLsizei *length, GLchar *label); +GLAPI void APIENTRY glObjectPtrLabel (const void *ptr, GLsizei length, const GLchar *label); +GLAPI void APIENTRY glGetObjectPtrLabel (const void *ptr, GLsizei bufSize, GLsizei *length, GLchar *label); +#endif +#endif /* GL_VERSION_4_3 */ + +#ifndef GL_VERSION_4_4 +#define GL_VERSION_4_4 1 +#define GL_MAX_VERTEX_ATTRIB_STRIDE 0x82E5 +#define GL_PRIMITIVE_RESTART_FOR_PATCHES_SUPPORTED 0x8221 +#define GL_TEXTURE_BUFFER_BINDING 0x8C2A +#define GL_MAP_PERSISTENT_BIT 0x0040 +#define GL_MAP_COHERENT_BIT 0x0080 +#define GL_DYNAMIC_STORAGE_BIT 0x0100 +#define GL_CLIENT_STORAGE_BIT 0x0200 +#define GL_CLIENT_MAPPED_BUFFER_BARRIER_BIT 0x00004000 +#define GL_BUFFER_IMMUTABLE_STORAGE 0x821F +#define GL_BUFFER_STORAGE_FLAGS 0x8220 +#define GL_CLEAR_TEXTURE 0x9365 +#define GL_LOCATION_COMPONENT 0x934A +#define GL_TRANSFORM_FEEDBACK_BUFFER_INDEX 0x934B +#define GL_TRANSFORM_FEEDBACK_BUFFER_STRIDE 0x934C +#define GL_QUERY_BUFFER 0x9192 +#define GL_QUERY_BUFFER_BARRIER_BIT 0x00008000 +#define GL_QUERY_BUFFER_BINDING 0x9193 +#define GL_QUERY_RESULT_NO_WAIT 0x9194 +#define GL_MIRROR_CLAMP_TO_EDGE 0x8743 +typedef void (APIENTRYP PFNGLBUFFERSTORAGEPROC) (GLenum target, GLsizeiptr size, const void *data, GLbitfield flags); +typedef void (APIENTRYP PFNGLCLEARTEXIMAGEPROC) (GLuint texture, GLint level, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLCLEARTEXSUBIMAGEPROC) (GLuint texture, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLBINDBUFFERSBASEPROC) (GLenum target, GLuint first, GLsizei count, const GLuint *buffers); +typedef void (APIENTRYP PFNGLBINDBUFFERSRANGEPROC) (GLenum target, GLuint first, GLsizei count, const GLuint *buffers, const GLintptr *offsets, const GLsizeiptr *sizes); +typedef void (APIENTRYP PFNGLBINDTEXTURESPROC) (GLuint first, GLsizei count, const GLuint *textures); +typedef void (APIENTRYP PFNGLBINDSAMPLERSPROC) (GLuint first, GLsizei count, const GLuint *samplers); +typedef void (APIENTRYP PFNGLBINDIMAGETEXTURESPROC) (GLuint first, GLsizei count, const GLuint *textures); +typedef void (APIENTRYP PFNGLBINDVERTEXBUFFERSPROC) (GLuint first, GLsizei count, const GLuint *buffers, const GLintptr *offsets, const GLsizei *strides); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBufferStorage (GLenum target, GLsizeiptr size, const void *data, GLbitfield flags); +GLAPI void APIENTRY glClearTexImage (GLuint texture, GLint level, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glClearTexSubImage (GLuint texture, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glBindBuffersBase (GLenum target, GLuint first, GLsizei count, const GLuint *buffers); +GLAPI void APIENTRY glBindBuffersRange (GLenum target, GLuint first, GLsizei count, const GLuint *buffers, const GLintptr *offsets, const GLsizeiptr *sizes); +GLAPI void APIENTRY glBindTextures (GLuint first, GLsizei count, const GLuint *textures); +GLAPI void APIENTRY glBindSamplers (GLuint first, GLsizei count, const GLuint *samplers); +GLAPI void APIENTRY glBindImageTextures (GLuint first, GLsizei count, const GLuint *textures); +GLAPI void APIENTRY glBindVertexBuffers (GLuint first, GLsizei count, const GLuint *buffers, const GLintptr *offsets, const GLsizei *strides); +#endif +#endif /* GL_VERSION_4_4 */ + +#ifndef GL_ARB_ES2_compatibility +#define GL_ARB_ES2_compatibility 1 +#endif /* GL_ARB_ES2_compatibility */ + +#ifndef GL_ARB_ES3_compatibility +#define GL_ARB_ES3_compatibility 1 +#endif /* GL_ARB_ES3_compatibility */ + +#ifndef GL_ARB_arrays_of_arrays +#define GL_ARB_arrays_of_arrays 1 +#endif /* GL_ARB_arrays_of_arrays */ + +#ifndef GL_ARB_base_instance +#define GL_ARB_base_instance 1 +#endif /* GL_ARB_base_instance */ + +#ifndef GL_ARB_bindless_texture +#define GL_ARB_bindless_texture 1 +typedef uint64_t GLuint64EXT; +#define GL_UNSIGNED_INT64_ARB 0x140F +typedef GLuint64 (APIENTRYP PFNGLGETTEXTUREHANDLEARBPROC) (GLuint texture); +typedef GLuint64 (APIENTRYP PFNGLGETTEXTURESAMPLERHANDLEARBPROC) (GLuint texture, GLuint sampler); +typedef void (APIENTRYP PFNGLMAKETEXTUREHANDLERESIDENTARBPROC) (GLuint64 handle); +typedef void (APIENTRYP PFNGLMAKETEXTUREHANDLENONRESIDENTARBPROC) (GLuint64 handle); +typedef GLuint64 (APIENTRYP PFNGLGETIMAGEHANDLEARBPROC) (GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum format); +typedef void (APIENTRYP PFNGLMAKEIMAGEHANDLERESIDENTARBPROC) (GLuint64 handle, GLenum access); +typedef void (APIENTRYP PFNGLMAKEIMAGEHANDLENONRESIDENTARBPROC) (GLuint64 handle); +typedef void (APIENTRYP PFNGLUNIFORMHANDLEUI64ARBPROC) (GLint location, GLuint64 value); +typedef void (APIENTRYP PFNGLUNIFORMHANDLEUI64VARBPROC) (GLint location, GLsizei count, const GLuint64 *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMHANDLEUI64ARBPROC) (GLuint program, GLint location, GLuint64 value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMHANDLEUI64VARBPROC) (GLuint program, GLint location, GLsizei count, const GLuint64 *values); +typedef GLboolean (APIENTRYP PFNGLISTEXTUREHANDLERESIDENTARBPROC) (GLuint64 handle); +typedef GLboolean (APIENTRYP PFNGLISIMAGEHANDLERESIDENTARBPROC) (GLuint64 handle); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1UI64ARBPROC) (GLuint index, GLuint64EXT x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1UI64VARBPROC) (GLuint index, const GLuint64EXT *v); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBLUI64VARBPROC) (GLuint index, GLenum pname, GLuint64EXT *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLuint64 APIENTRY glGetTextureHandleARB (GLuint texture); +GLAPI GLuint64 APIENTRY glGetTextureSamplerHandleARB (GLuint texture, GLuint sampler); +GLAPI void APIENTRY glMakeTextureHandleResidentARB (GLuint64 handle); +GLAPI void APIENTRY glMakeTextureHandleNonResidentARB (GLuint64 handle); +GLAPI GLuint64 APIENTRY glGetImageHandleARB (GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum format); +GLAPI void APIENTRY glMakeImageHandleResidentARB (GLuint64 handle, GLenum access); +GLAPI void APIENTRY glMakeImageHandleNonResidentARB (GLuint64 handle); +GLAPI void APIENTRY glUniformHandleui64ARB (GLint location, GLuint64 value); +GLAPI void APIENTRY glUniformHandleui64vARB (GLint location, GLsizei count, const GLuint64 *value); +GLAPI void APIENTRY glProgramUniformHandleui64ARB (GLuint program, GLint location, GLuint64 value); +GLAPI void APIENTRY glProgramUniformHandleui64vARB (GLuint program, GLint location, GLsizei count, const GLuint64 *values); +GLAPI GLboolean APIENTRY glIsTextureHandleResidentARB (GLuint64 handle); +GLAPI GLboolean APIENTRY glIsImageHandleResidentARB (GLuint64 handle); +GLAPI void APIENTRY glVertexAttribL1ui64ARB (GLuint index, GLuint64EXT x); +GLAPI void APIENTRY glVertexAttribL1ui64vARB (GLuint index, const GLuint64EXT *v); +GLAPI void APIENTRY glGetVertexAttribLui64vARB (GLuint index, GLenum pname, GLuint64EXT *params); +#endif +#endif /* GL_ARB_bindless_texture */ + +#ifndef GL_ARB_blend_func_extended +#define GL_ARB_blend_func_extended 1 +#endif /* GL_ARB_blend_func_extended */ + +#ifndef GL_ARB_buffer_storage +#define GL_ARB_buffer_storage 1 +#endif /* GL_ARB_buffer_storage */ + +#ifndef GL_ARB_cl_event +#define GL_ARB_cl_event 1 +struct _cl_context; +struct _cl_event; +#define GL_SYNC_CL_EVENT_ARB 0x8240 +#define GL_SYNC_CL_EVENT_COMPLETE_ARB 0x8241 +typedef GLsync (APIENTRYP PFNGLCREATESYNCFROMCLEVENTARBPROC) (struct _cl_context *context, struct _cl_event *event, GLbitfield flags); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLsync APIENTRY glCreateSyncFromCLeventARB (struct _cl_context *context, struct _cl_event *event, GLbitfield flags); +#endif +#endif /* GL_ARB_cl_event */ + +#ifndef GL_ARB_clear_buffer_object +#define GL_ARB_clear_buffer_object 1 +#endif /* GL_ARB_clear_buffer_object */ + +#ifndef GL_ARB_clear_texture +#define GL_ARB_clear_texture 1 +#endif /* GL_ARB_clear_texture */ + +#ifndef GL_ARB_color_buffer_float +#define GL_ARB_color_buffer_float 1 +#define GL_RGBA_FLOAT_MODE_ARB 0x8820 +#define GL_CLAMP_VERTEX_COLOR_ARB 0x891A +#define GL_CLAMP_FRAGMENT_COLOR_ARB 0x891B +#define GL_CLAMP_READ_COLOR_ARB 0x891C +#define GL_FIXED_ONLY_ARB 0x891D +typedef void (APIENTRYP PFNGLCLAMPCOLORARBPROC) (GLenum target, GLenum clamp); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glClampColorARB (GLenum target, GLenum clamp); +#endif +#endif /* GL_ARB_color_buffer_float */ + +#ifndef GL_ARB_compatibility +#define GL_ARB_compatibility 1 +#endif /* GL_ARB_compatibility */ + +#ifndef GL_ARB_compressed_texture_pixel_storage +#define GL_ARB_compressed_texture_pixel_storage 1 +#endif /* GL_ARB_compressed_texture_pixel_storage */ + +#ifndef GL_ARB_compute_shader +#define GL_ARB_compute_shader 1 +#define GL_COMPUTE_SHADER_BIT 0x00000020 +#endif /* GL_ARB_compute_shader */ + +#ifndef GL_ARB_compute_variable_group_size +#define GL_ARB_compute_variable_group_size 1 +#define GL_MAX_COMPUTE_VARIABLE_GROUP_INVOCATIONS_ARB 0x9344 +#define GL_MAX_COMPUTE_FIXED_GROUP_INVOCATIONS_ARB 0x90EB +#define GL_MAX_COMPUTE_VARIABLE_GROUP_SIZE_ARB 0x9345 +#define GL_MAX_COMPUTE_FIXED_GROUP_SIZE_ARB 0x91BF +typedef void (APIENTRYP PFNGLDISPATCHCOMPUTEGROUPSIZEARBPROC) (GLuint num_groups_x, GLuint num_groups_y, GLuint num_groups_z, GLuint group_size_x, GLuint group_size_y, GLuint group_size_z); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDispatchComputeGroupSizeARB (GLuint num_groups_x, GLuint num_groups_y, GLuint num_groups_z, GLuint group_size_x, GLuint group_size_y, GLuint group_size_z); +#endif +#endif /* GL_ARB_compute_variable_group_size */ + +#ifndef GL_ARB_conservative_depth +#define GL_ARB_conservative_depth 1 +#endif /* GL_ARB_conservative_depth */ + +#ifndef GL_ARB_copy_buffer +#define GL_ARB_copy_buffer 1 +#define GL_COPY_READ_BUFFER_BINDING 0x8F36 +#define GL_COPY_WRITE_BUFFER_BINDING 0x8F37 +#endif /* GL_ARB_copy_buffer */ + +#ifndef GL_ARB_copy_image +#define GL_ARB_copy_image 1 +#endif /* GL_ARB_copy_image */ + +#ifndef GL_ARB_debug_output +#define GL_ARB_debug_output 1 +typedef void (APIENTRY *GLDEBUGPROCARB)(GLenum source,GLenum type,GLuint id,GLenum severity,GLsizei length,const GLchar *message,const void *userParam); +#define GL_DEBUG_OUTPUT_SYNCHRONOUS_ARB 0x8242 +#define GL_DEBUG_NEXT_LOGGED_MESSAGE_LENGTH_ARB 0x8243 +#define GL_DEBUG_CALLBACK_FUNCTION_ARB 0x8244 +#define GL_DEBUG_CALLBACK_USER_PARAM_ARB 0x8245 +#define GL_DEBUG_SOURCE_API_ARB 0x8246 +#define GL_DEBUG_SOURCE_WINDOW_SYSTEM_ARB 0x8247 +#define GL_DEBUG_SOURCE_SHADER_COMPILER_ARB 0x8248 +#define GL_DEBUG_SOURCE_THIRD_PARTY_ARB 0x8249 +#define GL_DEBUG_SOURCE_APPLICATION_ARB 0x824A +#define GL_DEBUG_SOURCE_OTHER_ARB 0x824B +#define GL_DEBUG_TYPE_ERROR_ARB 0x824C +#define GL_DEBUG_TYPE_DEPRECATED_BEHAVIOR_ARB 0x824D +#define GL_DEBUG_TYPE_UNDEFINED_BEHAVIOR_ARB 0x824E +#define GL_DEBUG_TYPE_PORTABILITY_ARB 0x824F +#define GL_DEBUG_TYPE_PERFORMANCE_ARB 0x8250 +#define GL_DEBUG_TYPE_OTHER_ARB 0x8251 +#define GL_MAX_DEBUG_MESSAGE_LENGTH_ARB 0x9143 +#define GL_MAX_DEBUG_LOGGED_MESSAGES_ARB 0x9144 +#define GL_DEBUG_LOGGED_MESSAGES_ARB 0x9145 +#define GL_DEBUG_SEVERITY_HIGH_ARB 0x9146 +#define GL_DEBUG_SEVERITY_MEDIUM_ARB 0x9147 +#define GL_DEBUG_SEVERITY_LOW_ARB 0x9148 +typedef void (APIENTRYP PFNGLDEBUGMESSAGECONTROLARBPROC) (GLenum source, GLenum type, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +typedef void (APIENTRYP PFNGLDEBUGMESSAGEINSERTARBPROC) (GLenum source, GLenum type, GLuint id, GLenum severity, GLsizei length, const GLchar *buf); +typedef void (APIENTRYP PFNGLDEBUGMESSAGECALLBACKARBPROC) (GLDEBUGPROCARB callback, const void *userParam); +typedef GLuint (APIENTRYP PFNGLGETDEBUGMESSAGELOGARBPROC) (GLuint count, GLsizei bufSize, GLenum *sources, GLenum *types, GLuint *ids, GLenum *severities, GLsizei *lengths, GLchar *messageLog); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDebugMessageControlARB (GLenum source, GLenum type, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +GLAPI void APIENTRY glDebugMessageInsertARB (GLenum source, GLenum type, GLuint id, GLenum severity, GLsizei length, const GLchar *buf); +GLAPI void APIENTRY glDebugMessageCallbackARB (GLDEBUGPROCARB callback, const void *userParam); +GLAPI GLuint APIENTRY glGetDebugMessageLogARB (GLuint count, GLsizei bufSize, GLenum *sources, GLenum *types, GLuint *ids, GLenum *severities, GLsizei *lengths, GLchar *messageLog); +#endif +#endif /* GL_ARB_debug_output */ + +#ifndef GL_ARB_depth_buffer_float +#define GL_ARB_depth_buffer_float 1 +#endif /* GL_ARB_depth_buffer_float */ + +#ifndef GL_ARB_depth_clamp +#define GL_ARB_depth_clamp 1 +#endif /* GL_ARB_depth_clamp */ + +#ifndef GL_ARB_depth_texture +#define GL_ARB_depth_texture 1 +#define GL_DEPTH_COMPONENT16_ARB 0x81A5 +#define GL_DEPTH_COMPONENT24_ARB 0x81A6 +#define GL_DEPTH_COMPONENT32_ARB 0x81A7 +#define GL_TEXTURE_DEPTH_SIZE_ARB 0x884A +#define GL_DEPTH_TEXTURE_MODE_ARB 0x884B +#endif /* GL_ARB_depth_texture */ + +#ifndef GL_ARB_draw_buffers +#define GL_ARB_draw_buffers 1 +#define GL_MAX_DRAW_BUFFERS_ARB 0x8824 +#define GL_DRAW_BUFFER0_ARB 0x8825 +#define GL_DRAW_BUFFER1_ARB 0x8826 +#define GL_DRAW_BUFFER2_ARB 0x8827 +#define GL_DRAW_BUFFER3_ARB 0x8828 +#define GL_DRAW_BUFFER4_ARB 0x8829 +#define GL_DRAW_BUFFER5_ARB 0x882A +#define GL_DRAW_BUFFER6_ARB 0x882B +#define GL_DRAW_BUFFER7_ARB 0x882C +#define GL_DRAW_BUFFER8_ARB 0x882D +#define GL_DRAW_BUFFER9_ARB 0x882E +#define GL_DRAW_BUFFER10_ARB 0x882F +#define GL_DRAW_BUFFER11_ARB 0x8830 +#define GL_DRAW_BUFFER12_ARB 0x8831 +#define GL_DRAW_BUFFER13_ARB 0x8832 +#define GL_DRAW_BUFFER14_ARB 0x8833 +#define GL_DRAW_BUFFER15_ARB 0x8834 +typedef void (APIENTRYP PFNGLDRAWBUFFERSARBPROC) (GLsizei n, const GLenum *bufs); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawBuffersARB (GLsizei n, const GLenum *bufs); +#endif +#endif /* GL_ARB_draw_buffers */ + +#ifndef GL_ARB_draw_buffers_blend +#define GL_ARB_draw_buffers_blend 1 +typedef void (APIENTRYP PFNGLBLENDEQUATIONIARBPROC) (GLuint buf, GLenum mode); +typedef void (APIENTRYP PFNGLBLENDEQUATIONSEPARATEIARBPROC) (GLuint buf, GLenum modeRGB, GLenum modeAlpha); +typedef void (APIENTRYP PFNGLBLENDFUNCIARBPROC) (GLuint buf, GLenum src, GLenum dst); +typedef void (APIENTRYP PFNGLBLENDFUNCSEPARATEIARBPROC) (GLuint buf, GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendEquationiARB (GLuint buf, GLenum mode); +GLAPI void APIENTRY glBlendEquationSeparateiARB (GLuint buf, GLenum modeRGB, GLenum modeAlpha); +GLAPI void APIENTRY glBlendFunciARB (GLuint buf, GLenum src, GLenum dst); +GLAPI void APIENTRY glBlendFuncSeparateiARB (GLuint buf, GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +#endif +#endif /* GL_ARB_draw_buffers_blend */ + +#ifndef GL_ARB_draw_elements_base_vertex +#define GL_ARB_draw_elements_base_vertex 1 +#endif /* GL_ARB_draw_elements_base_vertex */ + +#ifndef GL_ARB_draw_indirect +#define GL_ARB_draw_indirect 1 +#endif /* GL_ARB_draw_indirect */ + +#ifndef GL_ARB_draw_instanced +#define GL_ARB_draw_instanced 1 +typedef void (APIENTRYP PFNGLDRAWARRAYSINSTANCEDARBPROC) (GLenum mode, GLint first, GLsizei count, GLsizei primcount); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINSTANCEDARBPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei primcount); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawArraysInstancedARB (GLenum mode, GLint first, GLsizei count, GLsizei primcount); +GLAPI void APIENTRY glDrawElementsInstancedARB (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei primcount); +#endif +#endif /* GL_ARB_draw_instanced */ + +#ifndef GL_ARB_enhanced_layouts +#define GL_ARB_enhanced_layouts 1 +#endif /* GL_ARB_enhanced_layouts */ + +#ifndef GL_ARB_explicit_attrib_location +#define GL_ARB_explicit_attrib_location 1 +#endif /* GL_ARB_explicit_attrib_location */ + +#ifndef GL_ARB_explicit_uniform_location +#define GL_ARB_explicit_uniform_location 1 +#endif /* GL_ARB_explicit_uniform_location */ + +#ifndef GL_ARB_fragment_coord_conventions +#define GL_ARB_fragment_coord_conventions 1 +#endif /* GL_ARB_fragment_coord_conventions */ + +#ifndef GL_ARB_fragment_layer_viewport +#define GL_ARB_fragment_layer_viewport 1 +#endif /* GL_ARB_fragment_layer_viewport */ + +#ifndef GL_ARB_fragment_program +#define GL_ARB_fragment_program 1 +#define GL_FRAGMENT_PROGRAM_ARB 0x8804 +#define GL_PROGRAM_FORMAT_ASCII_ARB 0x8875 +#define GL_PROGRAM_LENGTH_ARB 0x8627 +#define GL_PROGRAM_FORMAT_ARB 0x8876 +#define GL_PROGRAM_BINDING_ARB 0x8677 +#define GL_PROGRAM_INSTRUCTIONS_ARB 0x88A0 +#define GL_MAX_PROGRAM_INSTRUCTIONS_ARB 0x88A1 +#define GL_PROGRAM_NATIVE_INSTRUCTIONS_ARB 0x88A2 +#define GL_MAX_PROGRAM_NATIVE_INSTRUCTIONS_ARB 0x88A3 +#define GL_PROGRAM_TEMPORARIES_ARB 0x88A4 +#define GL_MAX_PROGRAM_TEMPORARIES_ARB 0x88A5 +#define GL_PROGRAM_NATIVE_TEMPORARIES_ARB 0x88A6 +#define GL_MAX_PROGRAM_NATIVE_TEMPORARIES_ARB 0x88A7 +#define GL_PROGRAM_PARAMETERS_ARB 0x88A8 +#define GL_MAX_PROGRAM_PARAMETERS_ARB 0x88A9 +#define GL_PROGRAM_NATIVE_PARAMETERS_ARB 0x88AA +#define GL_MAX_PROGRAM_NATIVE_PARAMETERS_ARB 0x88AB +#define GL_PROGRAM_ATTRIBS_ARB 0x88AC +#define GL_MAX_PROGRAM_ATTRIBS_ARB 0x88AD +#define GL_PROGRAM_NATIVE_ATTRIBS_ARB 0x88AE +#define GL_MAX_PROGRAM_NATIVE_ATTRIBS_ARB 0x88AF +#define GL_MAX_PROGRAM_LOCAL_PARAMETERS_ARB 0x88B4 +#define GL_MAX_PROGRAM_ENV_PARAMETERS_ARB 0x88B5 +#define GL_PROGRAM_UNDER_NATIVE_LIMITS_ARB 0x88B6 +#define GL_PROGRAM_ALU_INSTRUCTIONS_ARB 0x8805 +#define GL_PROGRAM_TEX_INSTRUCTIONS_ARB 0x8806 +#define GL_PROGRAM_TEX_INDIRECTIONS_ARB 0x8807 +#define GL_PROGRAM_NATIVE_ALU_INSTRUCTIONS_ARB 0x8808 +#define GL_PROGRAM_NATIVE_TEX_INSTRUCTIONS_ARB 0x8809 +#define GL_PROGRAM_NATIVE_TEX_INDIRECTIONS_ARB 0x880A +#define GL_MAX_PROGRAM_ALU_INSTRUCTIONS_ARB 0x880B +#define GL_MAX_PROGRAM_TEX_INSTRUCTIONS_ARB 0x880C +#define GL_MAX_PROGRAM_TEX_INDIRECTIONS_ARB 0x880D +#define GL_MAX_PROGRAM_NATIVE_ALU_INSTRUCTIONS_ARB 0x880E +#define GL_MAX_PROGRAM_NATIVE_TEX_INSTRUCTIONS_ARB 0x880F +#define GL_MAX_PROGRAM_NATIVE_TEX_INDIRECTIONS_ARB 0x8810 +#define GL_PROGRAM_STRING_ARB 0x8628 +#define GL_PROGRAM_ERROR_POSITION_ARB 0x864B +#define GL_CURRENT_MATRIX_ARB 0x8641 +#define GL_TRANSPOSE_CURRENT_MATRIX_ARB 0x88B7 +#define GL_CURRENT_MATRIX_STACK_DEPTH_ARB 0x8640 +#define GL_MAX_PROGRAM_MATRICES_ARB 0x862F +#define GL_MAX_PROGRAM_MATRIX_STACK_DEPTH_ARB 0x862E +#define GL_MAX_TEXTURE_COORDS_ARB 0x8871 +#define GL_MAX_TEXTURE_IMAGE_UNITS_ARB 0x8872 +#define GL_PROGRAM_ERROR_STRING_ARB 0x8874 +#define GL_MATRIX0_ARB 0x88C0 +#define GL_MATRIX1_ARB 0x88C1 +#define GL_MATRIX2_ARB 0x88C2 +#define GL_MATRIX3_ARB 0x88C3 +#define GL_MATRIX4_ARB 0x88C4 +#define GL_MATRIX5_ARB 0x88C5 +#define GL_MATRIX6_ARB 0x88C6 +#define GL_MATRIX7_ARB 0x88C7 +#define GL_MATRIX8_ARB 0x88C8 +#define GL_MATRIX9_ARB 0x88C9 +#define GL_MATRIX10_ARB 0x88CA +#define GL_MATRIX11_ARB 0x88CB +#define GL_MATRIX12_ARB 0x88CC +#define GL_MATRIX13_ARB 0x88CD +#define GL_MATRIX14_ARB 0x88CE +#define GL_MATRIX15_ARB 0x88CF +#define GL_MATRIX16_ARB 0x88D0 +#define GL_MATRIX17_ARB 0x88D1 +#define GL_MATRIX18_ARB 0x88D2 +#define GL_MATRIX19_ARB 0x88D3 +#define GL_MATRIX20_ARB 0x88D4 +#define GL_MATRIX21_ARB 0x88D5 +#define GL_MATRIX22_ARB 0x88D6 +#define GL_MATRIX23_ARB 0x88D7 +#define GL_MATRIX24_ARB 0x88D8 +#define GL_MATRIX25_ARB 0x88D9 +#define GL_MATRIX26_ARB 0x88DA +#define GL_MATRIX27_ARB 0x88DB +#define GL_MATRIX28_ARB 0x88DC +#define GL_MATRIX29_ARB 0x88DD +#define GL_MATRIX30_ARB 0x88DE +#define GL_MATRIX31_ARB 0x88DF +typedef void (APIENTRYP PFNGLPROGRAMSTRINGARBPROC) (GLenum target, GLenum format, GLsizei len, const void *string); +typedef void (APIENTRYP PFNGLBINDPROGRAMARBPROC) (GLenum target, GLuint program); +typedef void (APIENTRYP PFNGLDELETEPROGRAMSARBPROC) (GLsizei n, const GLuint *programs); +typedef void (APIENTRYP PFNGLGENPROGRAMSARBPROC) (GLsizei n, GLuint *programs); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETER4DARBPROC) (GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETER4DVARBPROC) (GLenum target, GLuint index, const GLdouble *params); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETER4FARBPROC) (GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETER4FVARBPROC) (GLenum target, GLuint index, const GLfloat *params); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETER4DARBPROC) (GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETER4DVARBPROC) (GLenum target, GLuint index, const GLdouble *params); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETER4FARBPROC) (GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETER4FVARBPROC) (GLenum target, GLuint index, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETPROGRAMENVPARAMETERDVARBPROC) (GLenum target, GLuint index, GLdouble *params); +typedef void (APIENTRYP PFNGLGETPROGRAMENVPARAMETERFVARBPROC) (GLenum target, GLuint index, GLfloat *params); +typedef void (APIENTRYP PFNGLGETPROGRAMLOCALPARAMETERDVARBPROC) (GLenum target, GLuint index, GLdouble *params); +typedef void (APIENTRYP PFNGLGETPROGRAMLOCALPARAMETERFVARBPROC) (GLenum target, GLuint index, GLfloat *params); +typedef void (APIENTRYP PFNGLGETPROGRAMIVARBPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMSTRINGARBPROC) (GLenum target, GLenum pname, void *string); +typedef GLboolean (APIENTRYP PFNGLISPROGRAMARBPROC) (GLuint program); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramStringARB (GLenum target, GLenum format, GLsizei len, const void *string); +GLAPI void APIENTRY glBindProgramARB (GLenum target, GLuint program); +GLAPI void APIENTRY glDeleteProgramsARB (GLsizei n, const GLuint *programs); +GLAPI void APIENTRY glGenProgramsARB (GLsizei n, GLuint *programs); +GLAPI void APIENTRY glProgramEnvParameter4dARB (GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glProgramEnvParameter4dvARB (GLenum target, GLuint index, const GLdouble *params); +GLAPI void APIENTRY glProgramEnvParameter4fARB (GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glProgramEnvParameter4fvARB (GLenum target, GLuint index, const GLfloat *params); +GLAPI void APIENTRY glProgramLocalParameter4dARB (GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glProgramLocalParameter4dvARB (GLenum target, GLuint index, const GLdouble *params); +GLAPI void APIENTRY glProgramLocalParameter4fARB (GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glProgramLocalParameter4fvARB (GLenum target, GLuint index, const GLfloat *params); +GLAPI void APIENTRY glGetProgramEnvParameterdvARB (GLenum target, GLuint index, GLdouble *params); +GLAPI void APIENTRY glGetProgramEnvParameterfvARB (GLenum target, GLuint index, GLfloat *params); +GLAPI void APIENTRY glGetProgramLocalParameterdvARB (GLenum target, GLuint index, GLdouble *params); +GLAPI void APIENTRY glGetProgramLocalParameterfvARB (GLenum target, GLuint index, GLfloat *params); +GLAPI void APIENTRY glGetProgramivARB (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetProgramStringARB (GLenum target, GLenum pname, void *string); +GLAPI GLboolean APIENTRY glIsProgramARB (GLuint program); +#endif +#endif /* GL_ARB_fragment_program */ + +#ifndef GL_ARB_fragment_program_shadow +#define GL_ARB_fragment_program_shadow 1 +#endif /* GL_ARB_fragment_program_shadow */ + +#ifndef GL_ARB_fragment_shader +#define GL_ARB_fragment_shader 1 +#define GL_FRAGMENT_SHADER_ARB 0x8B30 +#define GL_MAX_FRAGMENT_UNIFORM_COMPONENTS_ARB 0x8B49 +#define GL_FRAGMENT_SHADER_DERIVATIVE_HINT_ARB 0x8B8B +#endif /* GL_ARB_fragment_shader */ + +#ifndef GL_ARB_framebuffer_no_attachments +#define GL_ARB_framebuffer_no_attachments 1 +#endif /* GL_ARB_framebuffer_no_attachments */ + +#ifndef GL_ARB_framebuffer_object +#define GL_ARB_framebuffer_object 1 +#endif /* GL_ARB_framebuffer_object */ + +#ifndef GL_ARB_framebuffer_sRGB +#define GL_ARB_framebuffer_sRGB 1 +#endif /* GL_ARB_framebuffer_sRGB */ + +#ifndef GL_KHR_context_flush_control +#define GL_CONTEXT_RELEASE_BEHAVIOR 0x82FB +#define GL_CONTEXT_RELEASE_BEHAVIOR_FLUSH 0x82FC +#endif /* GL_KHR_context_flush_control */ + +#ifndef GL_ARB_geometry_shader4 +#define GL_ARB_geometry_shader4 1 +#define GL_LINES_ADJACENCY_ARB 0x000A +#define GL_LINE_STRIP_ADJACENCY_ARB 0x000B +#define GL_TRIANGLES_ADJACENCY_ARB 0x000C +#define GL_TRIANGLE_STRIP_ADJACENCY_ARB 0x000D +#define GL_PROGRAM_POINT_SIZE_ARB 0x8642 +#define GL_MAX_GEOMETRY_TEXTURE_IMAGE_UNITS_ARB 0x8C29 +#define GL_FRAMEBUFFER_ATTACHMENT_LAYERED_ARB 0x8DA7 +#define GL_FRAMEBUFFER_INCOMPLETE_LAYER_TARGETS_ARB 0x8DA8 +#define GL_FRAMEBUFFER_INCOMPLETE_LAYER_COUNT_ARB 0x8DA9 +#define GL_GEOMETRY_SHADER_ARB 0x8DD9 +#define GL_GEOMETRY_VERTICES_OUT_ARB 0x8DDA +#define GL_GEOMETRY_INPUT_TYPE_ARB 0x8DDB +#define GL_GEOMETRY_OUTPUT_TYPE_ARB 0x8DDC +#define GL_MAX_GEOMETRY_VARYING_COMPONENTS_ARB 0x8DDD +#define GL_MAX_VERTEX_VARYING_COMPONENTS_ARB 0x8DDE +#define GL_MAX_GEOMETRY_UNIFORM_COMPONENTS_ARB 0x8DDF +#define GL_MAX_GEOMETRY_OUTPUT_VERTICES_ARB 0x8DE0 +#define GL_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS_ARB 0x8DE1 +typedef void (APIENTRYP PFNGLPROGRAMPARAMETERIARBPROC) (GLuint program, GLenum pname, GLint value); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTUREARBPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURELAYERARBPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level, GLint layer); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTUREFACEARBPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level, GLenum face); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramParameteriARB (GLuint program, GLenum pname, GLint value); +GLAPI void APIENTRY glFramebufferTextureARB (GLenum target, GLenum attachment, GLuint texture, GLint level); +GLAPI void APIENTRY glFramebufferTextureLayerARB (GLenum target, GLenum attachment, GLuint texture, GLint level, GLint layer); +GLAPI void APIENTRY glFramebufferTextureFaceARB (GLenum target, GLenum attachment, GLuint texture, GLint level, GLenum face); +#endif +#endif /* GL_ARB_geometry_shader4 */ + +#ifndef GL_ARB_get_program_binary +#define GL_ARB_get_program_binary 1 +#endif /* GL_ARB_get_program_binary */ + +#ifndef GL_ARB_gpu_shader5 +#define GL_ARB_gpu_shader5 1 +#endif /* GL_ARB_gpu_shader5 */ + +#ifndef GL_ARB_gpu_shader_fp64 +#define GL_ARB_gpu_shader_fp64 1 +#endif /* GL_ARB_gpu_shader_fp64 */ + +#ifndef GL_ARB_half_float_pixel +#define GL_ARB_half_float_pixel 1 +typedef unsigned short GLhalfARB; +#define GL_HALF_FLOAT_ARB 0x140B +#endif /* GL_ARB_half_float_pixel */ + +#ifndef GL_ARB_half_float_vertex +#define GL_ARB_half_float_vertex 1 +#endif /* GL_ARB_half_float_vertex */ + +#ifndef GL_ARB_imaging +#define GL_ARB_imaging 1 +#define GL_BLEND_COLOR 0x8005 +#define GL_BLEND_EQUATION 0x8009 +#define GL_CONVOLUTION_1D 0x8010 +#define GL_CONVOLUTION_2D 0x8011 +#define GL_SEPARABLE_2D 0x8012 +#define GL_CONVOLUTION_BORDER_MODE 0x8013 +#define GL_CONVOLUTION_FILTER_SCALE 0x8014 +#define GL_CONVOLUTION_FILTER_BIAS 0x8015 +#define GL_REDUCE 0x8016 +#define GL_CONVOLUTION_FORMAT 0x8017 +#define GL_CONVOLUTION_WIDTH 0x8018 +#define GL_CONVOLUTION_HEIGHT 0x8019 +#define GL_MAX_CONVOLUTION_WIDTH 0x801A +#define GL_MAX_CONVOLUTION_HEIGHT 0x801B +#define GL_POST_CONVOLUTION_RED_SCALE 0x801C +#define GL_POST_CONVOLUTION_GREEN_SCALE 0x801D +#define GL_POST_CONVOLUTION_BLUE_SCALE 0x801E +#define GL_POST_CONVOLUTION_ALPHA_SCALE 0x801F +#define GL_POST_CONVOLUTION_RED_BIAS 0x8020 +#define GL_POST_CONVOLUTION_GREEN_BIAS 0x8021 +#define GL_POST_CONVOLUTION_BLUE_BIAS 0x8022 +#define GL_POST_CONVOLUTION_ALPHA_BIAS 0x8023 +#define GL_HISTOGRAM 0x8024 +#define GL_PROXY_HISTOGRAM 0x8025 +#define GL_HISTOGRAM_WIDTH 0x8026 +#define GL_HISTOGRAM_FORMAT 0x8027 +#define GL_HISTOGRAM_RED_SIZE 0x8028 +#define GL_HISTOGRAM_GREEN_SIZE 0x8029 +#define GL_HISTOGRAM_BLUE_SIZE 0x802A +#define GL_HISTOGRAM_ALPHA_SIZE 0x802B +#define GL_HISTOGRAM_LUMINANCE_SIZE 0x802C +#define GL_HISTOGRAM_SINK 0x802D +#define GL_MINMAX 0x802E +#define GL_MINMAX_FORMAT 0x802F +#define GL_MINMAX_SINK 0x8030 +#define GL_TABLE_TOO_LARGE 0x8031 +#define GL_COLOR_MATRIX 0x80B1 +#define GL_COLOR_MATRIX_STACK_DEPTH 0x80B2 +#define GL_MAX_COLOR_MATRIX_STACK_DEPTH 0x80B3 +#define GL_POST_COLOR_MATRIX_RED_SCALE 0x80B4 +#define GL_POST_COLOR_MATRIX_GREEN_SCALE 0x80B5 +#define GL_POST_COLOR_MATRIX_BLUE_SCALE 0x80B6 +#define GL_POST_COLOR_MATRIX_ALPHA_SCALE 0x80B7 +#define GL_POST_COLOR_MATRIX_RED_BIAS 0x80B8 +#define GL_POST_COLOR_MATRIX_GREEN_BIAS 0x80B9 +#define GL_POST_COLOR_MATRIX_BLUE_BIAS 0x80BA +#define GL_POST_COLOR_MATRIX_ALPHA_BIAS 0x80BB +#define GL_COLOR_TABLE 0x80D0 +#define GL_POST_CONVOLUTION_COLOR_TABLE 0x80D1 +#define GL_POST_COLOR_MATRIX_COLOR_TABLE 0x80D2 +#define GL_PROXY_COLOR_TABLE 0x80D3 +#define GL_PROXY_POST_CONVOLUTION_COLOR_TABLE 0x80D4 +#define GL_PROXY_POST_COLOR_MATRIX_COLOR_TABLE 0x80D5 +#define GL_COLOR_TABLE_SCALE 0x80D6 +#define GL_COLOR_TABLE_BIAS 0x80D7 +#define GL_COLOR_TABLE_FORMAT 0x80D8 +#define GL_COLOR_TABLE_WIDTH 0x80D9 +#define GL_COLOR_TABLE_RED_SIZE 0x80DA +#define GL_COLOR_TABLE_GREEN_SIZE 0x80DB +#define GL_COLOR_TABLE_BLUE_SIZE 0x80DC +#define GL_COLOR_TABLE_ALPHA_SIZE 0x80DD +#define GL_COLOR_TABLE_LUMINANCE_SIZE 0x80DE +#define GL_COLOR_TABLE_INTENSITY_SIZE 0x80DF +#define GL_CONSTANT_BORDER 0x8151 +#define GL_REPLICATE_BORDER 0x8153 +#define GL_CONVOLUTION_BORDER_COLOR 0x8154 +typedef void (APIENTRYP PFNGLCOLORTABLEPROC) (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *table); +typedef void (APIENTRYP PFNGLCOLORTABLEPARAMETERFVPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLCOLORTABLEPARAMETERIVPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLCOPYCOLORTABLEPROC) (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPROC) (GLenum target, GLenum format, GLenum type, void *table); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPARAMETERFVPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLCOLORSUBTABLEPROC) (GLenum target, GLsizei start, GLsizei count, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLCOPYCOLORSUBTABLEPROC) (GLenum target, GLsizei start, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLCONVOLUTIONFILTER1DPROC) (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *image); +typedef void (APIENTRYP PFNGLCONVOLUTIONFILTER2DPROC) (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *image); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERFPROC) (GLenum target, GLenum pname, GLfloat params); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERFVPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERIPROC) (GLenum target, GLenum pname, GLint params); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERIVPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLCOPYCONVOLUTIONFILTER1DPROC) (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLCOPYCONVOLUTIONFILTER2DPROC) (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONFILTERPROC) (GLenum target, GLenum format, GLenum type, void *image); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONPARAMETERFVPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETSEPARABLEFILTERPROC) (GLenum target, GLenum format, GLenum type, void *row, void *column, void *span); +typedef void (APIENTRYP PFNGLSEPARABLEFILTER2DPROC) (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *row, const void *column); +typedef void (APIENTRYP PFNGLGETHISTOGRAMPROC) (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +typedef void (APIENTRYP PFNGLGETHISTOGRAMPARAMETERFVPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETHISTOGRAMPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMINMAXPROC) (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +typedef void (APIENTRYP PFNGLGETMINMAXPARAMETERFVPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMINMAXPARAMETERIVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLHISTOGRAMPROC) (GLenum target, GLsizei width, GLenum internalformat, GLboolean sink); +typedef void (APIENTRYP PFNGLMINMAXPROC) (GLenum target, GLenum internalformat, GLboolean sink); +typedef void (APIENTRYP PFNGLRESETHISTOGRAMPROC) (GLenum target); +typedef void (APIENTRYP PFNGLRESETMINMAXPROC) (GLenum target); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorTable (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *table); +GLAPI void APIENTRY glColorTableParameterfv (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glColorTableParameteriv (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glCopyColorTable (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glGetColorTable (GLenum target, GLenum format, GLenum type, void *table); +GLAPI void APIENTRY glGetColorTableParameterfv (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetColorTableParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glColorSubTable (GLenum target, GLsizei start, GLsizei count, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glCopyColorSubTable (GLenum target, GLsizei start, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glConvolutionFilter1D (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *image); +GLAPI void APIENTRY glConvolutionFilter2D (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *image); +GLAPI void APIENTRY glConvolutionParameterf (GLenum target, GLenum pname, GLfloat params); +GLAPI void APIENTRY glConvolutionParameterfv (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glConvolutionParameteri (GLenum target, GLenum pname, GLint params); +GLAPI void APIENTRY glConvolutionParameteriv (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glCopyConvolutionFilter1D (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glCopyConvolutionFilter2D (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetConvolutionFilter (GLenum target, GLenum format, GLenum type, void *image); +GLAPI void APIENTRY glGetConvolutionParameterfv (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetConvolutionParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetSeparableFilter (GLenum target, GLenum format, GLenum type, void *row, void *column, void *span); +GLAPI void APIENTRY glSeparableFilter2D (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *row, const void *column); +GLAPI void APIENTRY glGetHistogram (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +GLAPI void APIENTRY glGetHistogramParameterfv (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetHistogramParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMinmax (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +GLAPI void APIENTRY glGetMinmaxParameterfv (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMinmaxParameteriv (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glHistogram (GLenum target, GLsizei width, GLenum internalformat, GLboolean sink); +GLAPI void APIENTRY glMinmax (GLenum target, GLenum internalformat, GLboolean sink); +GLAPI void APIENTRY glResetHistogram (GLenum target); +GLAPI void APIENTRY glResetMinmax (GLenum target); +#endif +#endif /* GL_ARB_imaging */ + +#ifndef GL_ARB_indirect_parameters +#define GL_ARB_indirect_parameters 1 +#define GL_PARAMETER_BUFFER_ARB 0x80EE +#define GL_PARAMETER_BUFFER_BINDING_ARB 0x80EF +typedef void (APIENTRYP PFNGLMULTIDRAWARRAYSINDIRECTCOUNTARBPROC) (GLenum mode, GLintptr indirect, GLintptr drawcount, GLsizei maxdrawcount, GLsizei stride); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSINDIRECTCOUNTARBPROC) (GLenum mode, GLenum type, GLintptr indirect, GLintptr drawcount, GLsizei maxdrawcount, GLsizei stride); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMultiDrawArraysIndirectCountARB (GLenum mode, GLintptr indirect, GLintptr drawcount, GLsizei maxdrawcount, GLsizei stride); +GLAPI void APIENTRY glMultiDrawElementsIndirectCountARB (GLenum mode, GLenum type, GLintptr indirect, GLintptr drawcount, GLsizei maxdrawcount, GLsizei stride); +#endif +#endif /* GL_ARB_indirect_parameters */ + +#ifndef GL_ARB_instanced_arrays +#define GL_ARB_instanced_arrays 1 +#define GL_VERTEX_ATTRIB_ARRAY_DIVISOR_ARB 0x88FE +typedef void (APIENTRYP PFNGLVERTEXATTRIBDIVISORARBPROC) (GLuint index, GLuint divisor); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttribDivisorARB (GLuint index, GLuint divisor); +#endif +#endif /* GL_ARB_instanced_arrays */ + +#ifndef GL_ARB_internalformat_query +#define GL_ARB_internalformat_query 1 +#endif /* GL_ARB_internalformat_query */ + +#ifndef GL_ARB_internalformat_query2 +#define GL_ARB_internalformat_query2 1 +#define GL_SRGB_DECODE_ARB 0x8299 +#endif /* GL_ARB_internalformat_query2 */ + +#ifndef GL_ARB_invalidate_subdata +#define GL_ARB_invalidate_subdata 1 +#endif /* GL_ARB_invalidate_subdata */ + +#ifndef GL_ARB_map_buffer_alignment +#define GL_ARB_map_buffer_alignment 1 +#endif /* GL_ARB_map_buffer_alignment */ + +#ifndef GL_ARB_map_buffer_range +#define GL_ARB_map_buffer_range 1 +#endif /* GL_ARB_map_buffer_range */ + +#ifndef GL_ARB_matrix_palette +#define GL_ARB_matrix_palette 1 +#define GL_MATRIX_PALETTE_ARB 0x8840 +#define GL_MAX_MATRIX_PALETTE_STACK_DEPTH_ARB 0x8841 +#define GL_MAX_PALETTE_MATRICES_ARB 0x8842 +#define GL_CURRENT_PALETTE_MATRIX_ARB 0x8843 +#define GL_MATRIX_INDEX_ARRAY_ARB 0x8844 +#define GL_CURRENT_MATRIX_INDEX_ARB 0x8845 +#define GL_MATRIX_INDEX_ARRAY_SIZE_ARB 0x8846 +#define GL_MATRIX_INDEX_ARRAY_TYPE_ARB 0x8847 +#define GL_MATRIX_INDEX_ARRAY_STRIDE_ARB 0x8848 +#define GL_MATRIX_INDEX_ARRAY_POINTER_ARB 0x8849 +typedef void (APIENTRYP PFNGLCURRENTPALETTEMATRIXARBPROC) (GLint index); +typedef void (APIENTRYP PFNGLMATRIXINDEXUBVARBPROC) (GLint size, const GLubyte *indices); +typedef void (APIENTRYP PFNGLMATRIXINDEXUSVARBPROC) (GLint size, const GLushort *indices); +typedef void (APIENTRYP PFNGLMATRIXINDEXUIVARBPROC) (GLint size, const GLuint *indices); +typedef void (APIENTRYP PFNGLMATRIXINDEXPOINTERARBPROC) (GLint size, GLenum type, GLsizei stride, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCurrentPaletteMatrixARB (GLint index); +GLAPI void APIENTRY glMatrixIndexubvARB (GLint size, const GLubyte *indices); +GLAPI void APIENTRY glMatrixIndexusvARB (GLint size, const GLushort *indices); +GLAPI void APIENTRY glMatrixIndexuivARB (GLint size, const GLuint *indices); +GLAPI void APIENTRY glMatrixIndexPointerARB (GLint size, GLenum type, GLsizei stride, const void *pointer); +#endif +#endif /* GL_ARB_matrix_palette */ + +#ifndef GL_ARB_multi_bind +#define GL_ARB_multi_bind 1 +#endif /* GL_ARB_multi_bind */ + +#ifndef GL_ARB_multi_draw_indirect +#define GL_ARB_multi_draw_indirect 1 +#endif /* GL_ARB_multi_draw_indirect */ + +#ifndef GL_ARB_multisample +#define GL_ARB_multisample 1 +#define GL_MULTISAMPLE_ARB 0x809D +#define GL_SAMPLE_ALPHA_TO_COVERAGE_ARB 0x809E +#define GL_SAMPLE_ALPHA_TO_ONE_ARB 0x809F +#define GL_SAMPLE_COVERAGE_ARB 0x80A0 +#define GL_SAMPLE_BUFFERS_ARB 0x80A8 +#define GL_SAMPLES_ARB 0x80A9 +#define GL_SAMPLE_COVERAGE_VALUE_ARB 0x80AA +#define GL_SAMPLE_COVERAGE_INVERT_ARB 0x80AB +#define GL_MULTISAMPLE_BIT_ARB 0x20000000 +typedef void (APIENTRYP PFNGLSAMPLECOVERAGEARBPROC) (GLfloat value, GLboolean invert); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSampleCoverageARB (GLfloat value, GLboolean invert); +#endif +#endif /* GL_ARB_multisample */ + +#ifndef GL_ARB_multitexture +#define GL_ARB_multitexture 1 +#define GL_TEXTURE0_ARB 0x84C0 +#define GL_TEXTURE1_ARB 0x84C1 +#define GL_TEXTURE2_ARB 0x84C2 +#define GL_TEXTURE3_ARB 0x84C3 +#define GL_TEXTURE4_ARB 0x84C4 +#define GL_TEXTURE5_ARB 0x84C5 +#define GL_TEXTURE6_ARB 0x84C6 +#define GL_TEXTURE7_ARB 0x84C7 +#define GL_TEXTURE8_ARB 0x84C8 +#define GL_TEXTURE9_ARB 0x84C9 +#define GL_TEXTURE10_ARB 0x84CA +#define GL_TEXTURE11_ARB 0x84CB +#define GL_TEXTURE12_ARB 0x84CC +#define GL_TEXTURE13_ARB 0x84CD +#define GL_TEXTURE14_ARB 0x84CE +#define GL_TEXTURE15_ARB 0x84CF +#define GL_TEXTURE16_ARB 0x84D0 +#define GL_TEXTURE17_ARB 0x84D1 +#define GL_TEXTURE18_ARB 0x84D2 +#define GL_TEXTURE19_ARB 0x84D3 +#define GL_TEXTURE20_ARB 0x84D4 +#define GL_TEXTURE21_ARB 0x84D5 +#define GL_TEXTURE22_ARB 0x84D6 +#define GL_TEXTURE23_ARB 0x84D7 +#define GL_TEXTURE24_ARB 0x84D8 +#define GL_TEXTURE25_ARB 0x84D9 +#define GL_TEXTURE26_ARB 0x84DA +#define GL_TEXTURE27_ARB 0x84DB +#define GL_TEXTURE28_ARB 0x84DC +#define GL_TEXTURE29_ARB 0x84DD +#define GL_TEXTURE30_ARB 0x84DE +#define GL_TEXTURE31_ARB 0x84DF +#define GL_ACTIVE_TEXTURE_ARB 0x84E0 +#define GL_CLIENT_ACTIVE_TEXTURE_ARB 0x84E1 +#define GL_MAX_TEXTURE_UNITS_ARB 0x84E2 +typedef void (APIENTRYP PFNGLACTIVETEXTUREARBPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLCLIENTACTIVETEXTUREARBPROC) (GLenum texture); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1DARBPROC) (GLenum target, GLdouble s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1FARBPROC) (GLenum target, GLfloat s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1IARBPROC) (GLenum target, GLint s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1SARBPROC) (GLenum target, GLshort s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1SVARBPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2DARBPROC) (GLenum target, GLdouble s, GLdouble t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2FARBPROC) (GLenum target, GLfloat s, GLfloat t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2IARBPROC) (GLenum target, GLint s, GLint t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2SARBPROC) (GLenum target, GLshort s, GLshort t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2SVARBPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3DARBPROC) (GLenum target, GLdouble s, GLdouble t, GLdouble r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3FARBPROC) (GLenum target, GLfloat s, GLfloat t, GLfloat r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3IARBPROC) (GLenum target, GLint s, GLint t, GLint r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3SARBPROC) (GLenum target, GLshort s, GLshort t, GLshort r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3SVARBPROC) (GLenum target, const GLshort *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4DARBPROC) (GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4DVARBPROC) (GLenum target, const GLdouble *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4FARBPROC) (GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4FVARBPROC) (GLenum target, const GLfloat *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4IARBPROC) (GLenum target, GLint s, GLint t, GLint r, GLint q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4IVARBPROC) (GLenum target, const GLint *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4SARBPROC) (GLenum target, GLshort s, GLshort t, GLshort r, GLshort q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4SVARBPROC) (GLenum target, const GLshort *v); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glActiveTextureARB (GLenum texture); +GLAPI void APIENTRY glClientActiveTextureARB (GLenum texture); +GLAPI void APIENTRY glMultiTexCoord1dARB (GLenum target, GLdouble s); +GLAPI void APIENTRY glMultiTexCoord1dvARB (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord1fARB (GLenum target, GLfloat s); +GLAPI void APIENTRY glMultiTexCoord1fvARB (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord1iARB (GLenum target, GLint s); +GLAPI void APIENTRY glMultiTexCoord1ivARB (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord1sARB (GLenum target, GLshort s); +GLAPI void APIENTRY glMultiTexCoord1svARB (GLenum target, const GLshort *v); +GLAPI void APIENTRY glMultiTexCoord2dARB (GLenum target, GLdouble s, GLdouble t); +GLAPI void APIENTRY glMultiTexCoord2dvARB (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord2fARB (GLenum target, GLfloat s, GLfloat t); +GLAPI void APIENTRY glMultiTexCoord2fvARB (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord2iARB (GLenum target, GLint s, GLint t); +GLAPI void APIENTRY glMultiTexCoord2ivARB (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord2sARB (GLenum target, GLshort s, GLshort t); +GLAPI void APIENTRY glMultiTexCoord2svARB (GLenum target, const GLshort *v); +GLAPI void APIENTRY glMultiTexCoord3dARB (GLenum target, GLdouble s, GLdouble t, GLdouble r); +GLAPI void APIENTRY glMultiTexCoord3dvARB (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord3fARB (GLenum target, GLfloat s, GLfloat t, GLfloat r); +GLAPI void APIENTRY glMultiTexCoord3fvARB (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord3iARB (GLenum target, GLint s, GLint t, GLint r); +GLAPI void APIENTRY glMultiTexCoord3ivARB (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord3sARB (GLenum target, GLshort s, GLshort t, GLshort r); +GLAPI void APIENTRY glMultiTexCoord3svARB (GLenum target, const GLshort *v); +GLAPI void APIENTRY glMultiTexCoord4dARB (GLenum target, GLdouble s, GLdouble t, GLdouble r, GLdouble q); +GLAPI void APIENTRY glMultiTexCoord4dvARB (GLenum target, const GLdouble *v); +GLAPI void APIENTRY glMultiTexCoord4fARB (GLenum target, GLfloat s, GLfloat t, GLfloat r, GLfloat q); +GLAPI void APIENTRY glMultiTexCoord4fvARB (GLenum target, const GLfloat *v); +GLAPI void APIENTRY glMultiTexCoord4iARB (GLenum target, GLint s, GLint t, GLint r, GLint q); +GLAPI void APIENTRY glMultiTexCoord4ivARB (GLenum target, const GLint *v); +GLAPI void APIENTRY glMultiTexCoord4sARB (GLenum target, GLshort s, GLshort t, GLshort r, GLshort q); +GLAPI void APIENTRY glMultiTexCoord4svARB (GLenum target, const GLshort *v); +#endif +#endif /* GL_ARB_multitexture */ + +#ifndef GL_ARB_occlusion_query +#define GL_ARB_occlusion_query 1 +#define GL_QUERY_COUNTER_BITS_ARB 0x8864 +#define GL_CURRENT_QUERY_ARB 0x8865 +#define GL_QUERY_RESULT_ARB 0x8866 +#define GL_QUERY_RESULT_AVAILABLE_ARB 0x8867 +#define GL_SAMPLES_PASSED_ARB 0x8914 +typedef void (APIENTRYP PFNGLGENQUERIESARBPROC) (GLsizei n, GLuint *ids); +typedef void (APIENTRYP PFNGLDELETEQUERIESARBPROC) (GLsizei n, const GLuint *ids); +typedef GLboolean (APIENTRYP PFNGLISQUERYARBPROC) (GLuint id); +typedef void (APIENTRYP PFNGLBEGINQUERYARBPROC) (GLenum target, GLuint id); +typedef void (APIENTRYP PFNGLENDQUERYARBPROC) (GLenum target); +typedef void (APIENTRYP PFNGLGETQUERYIVARBPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTIVARBPROC) (GLuint id, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTUIVARBPROC) (GLuint id, GLenum pname, GLuint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGenQueriesARB (GLsizei n, GLuint *ids); +GLAPI void APIENTRY glDeleteQueriesARB (GLsizei n, const GLuint *ids); +GLAPI GLboolean APIENTRY glIsQueryARB (GLuint id); +GLAPI void APIENTRY glBeginQueryARB (GLenum target, GLuint id); +GLAPI void APIENTRY glEndQueryARB (GLenum target); +GLAPI void APIENTRY glGetQueryivARB (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetQueryObjectivARB (GLuint id, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetQueryObjectuivARB (GLuint id, GLenum pname, GLuint *params); +#endif +#endif /* GL_ARB_occlusion_query */ + +#ifndef GL_ARB_occlusion_query2 +#define GL_ARB_occlusion_query2 1 +#endif /* GL_ARB_occlusion_query2 */ + +#ifndef GL_ARB_pixel_buffer_object +#define GL_ARB_pixel_buffer_object 1 +#define GL_PIXEL_PACK_BUFFER_ARB 0x88EB +#define GL_PIXEL_UNPACK_BUFFER_ARB 0x88EC +#define GL_PIXEL_PACK_BUFFER_BINDING_ARB 0x88ED +#define GL_PIXEL_UNPACK_BUFFER_BINDING_ARB 0x88EF +#endif /* GL_ARB_pixel_buffer_object */ + +#ifndef GL_ARB_point_parameters +#define GL_ARB_point_parameters 1 +#define GL_POINT_SIZE_MIN_ARB 0x8126 +#define GL_POINT_SIZE_MAX_ARB 0x8127 +#define GL_POINT_FADE_THRESHOLD_SIZE_ARB 0x8128 +#define GL_POINT_DISTANCE_ATTENUATION_ARB 0x8129 +typedef void (APIENTRYP PFNGLPOINTPARAMETERFARBPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLPOINTPARAMETERFVARBPROC) (GLenum pname, const GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPointParameterfARB (GLenum pname, GLfloat param); +GLAPI void APIENTRY glPointParameterfvARB (GLenum pname, const GLfloat *params); +#endif +#endif /* GL_ARB_point_parameters */ + +#ifndef GL_ARB_point_sprite +#define GL_ARB_point_sprite 1 +#define GL_POINT_SPRITE_ARB 0x8861 +#define GL_COORD_REPLACE_ARB 0x8862 +#endif /* GL_ARB_point_sprite */ + +#ifndef GL_ARB_program_interface_query +#define GL_ARB_program_interface_query 1 +#endif /* GL_ARB_program_interface_query */ + +#ifndef GL_ARB_provoking_vertex +#define GL_ARB_provoking_vertex 1 +#endif /* GL_ARB_provoking_vertex */ + +#ifndef GL_ARB_query_buffer_object +#define GL_ARB_query_buffer_object 1 +#endif /* GL_ARB_query_buffer_object */ + +#ifndef GL_ARB_robust_buffer_access_behavior +#define GL_ARB_robust_buffer_access_behavior 1 +#endif /* GL_ARB_robust_buffer_access_behavior */ + +#ifndef GL_ARB_robustness +#define GL_ARB_robustness 1 +#define GL_CONTEXT_FLAG_ROBUST_ACCESS_BIT_ARB 0x00000004 +#define GL_LOSE_CONTEXT_ON_RESET_ARB 0x8252 +#define GL_GUILTY_CONTEXT_RESET_ARB 0x8253 +#define GL_INNOCENT_CONTEXT_RESET_ARB 0x8254 +#define GL_UNKNOWN_CONTEXT_RESET_ARB 0x8255 +#define GL_RESET_NOTIFICATION_STRATEGY_ARB 0x8256 +#define GL_NO_RESET_NOTIFICATION_ARB 0x8261 +typedef GLenum (APIENTRYP PFNGLGETGRAPHICSRESETSTATUSARBPROC) (void); +typedef void (APIENTRYP PFNGLGETNTEXIMAGEARBPROC) (GLenum target, GLint level, GLenum format, GLenum type, GLsizei bufSize, void *img); +typedef void (APIENTRYP PFNGLREADNPIXELSARBPROC) (GLint x, GLint y, GLsizei width, GLsizei height, GLenum format, GLenum type, GLsizei bufSize, void *data); +typedef void (APIENTRYP PFNGLGETNCOMPRESSEDTEXIMAGEARBPROC) (GLenum target, GLint lod, GLsizei bufSize, void *img); +typedef void (APIENTRYP PFNGLGETNUNIFORMFVARBPROC) (GLuint program, GLint location, GLsizei bufSize, GLfloat *params); +typedef void (APIENTRYP PFNGLGETNUNIFORMIVARBPROC) (GLuint program, GLint location, GLsizei bufSize, GLint *params); +typedef void (APIENTRYP PFNGLGETNUNIFORMUIVARBPROC) (GLuint program, GLint location, GLsizei bufSize, GLuint *params); +typedef void (APIENTRYP PFNGLGETNUNIFORMDVARBPROC) (GLuint program, GLint location, GLsizei bufSize, GLdouble *params); +typedef void (APIENTRYP PFNGLGETNMAPDVARBPROC) (GLenum target, GLenum query, GLsizei bufSize, GLdouble *v); +typedef void (APIENTRYP PFNGLGETNMAPFVARBPROC) (GLenum target, GLenum query, GLsizei bufSize, GLfloat *v); +typedef void (APIENTRYP PFNGLGETNMAPIVARBPROC) (GLenum target, GLenum query, GLsizei bufSize, GLint *v); +typedef void (APIENTRYP PFNGLGETNPIXELMAPFVARBPROC) (GLenum map, GLsizei bufSize, GLfloat *values); +typedef void (APIENTRYP PFNGLGETNPIXELMAPUIVARBPROC) (GLenum map, GLsizei bufSize, GLuint *values); +typedef void (APIENTRYP PFNGLGETNPIXELMAPUSVARBPROC) (GLenum map, GLsizei bufSize, GLushort *values); +typedef void (APIENTRYP PFNGLGETNPOLYGONSTIPPLEARBPROC) (GLsizei bufSize, GLubyte *pattern); +typedef void (APIENTRYP PFNGLGETNCOLORTABLEARBPROC) (GLenum target, GLenum format, GLenum type, GLsizei bufSize, void *table); +typedef void (APIENTRYP PFNGLGETNCONVOLUTIONFILTERARBPROC) (GLenum target, GLenum format, GLenum type, GLsizei bufSize, void *image); +typedef void (APIENTRYP PFNGLGETNSEPARABLEFILTERARBPROC) (GLenum target, GLenum format, GLenum type, GLsizei rowBufSize, void *row, GLsizei columnBufSize, void *column, void *span); +typedef void (APIENTRYP PFNGLGETNHISTOGRAMARBPROC) (GLenum target, GLboolean reset, GLenum format, GLenum type, GLsizei bufSize, void *values); +typedef void (APIENTRYP PFNGLGETNMINMAXARBPROC) (GLenum target, GLboolean reset, GLenum format, GLenum type, GLsizei bufSize, void *values); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLenum APIENTRY glGetGraphicsResetStatusARB (void); +GLAPI void APIENTRY glGetnTexImageARB (GLenum target, GLint level, GLenum format, GLenum type, GLsizei bufSize, void *img); +GLAPI void APIENTRY glReadnPixelsARB (GLint x, GLint y, GLsizei width, GLsizei height, GLenum format, GLenum type, GLsizei bufSize, void *data); +GLAPI void APIENTRY glGetnCompressedTexImageARB (GLenum target, GLint lod, GLsizei bufSize, void *img); +GLAPI void APIENTRY glGetnUniformfvARB (GLuint program, GLint location, GLsizei bufSize, GLfloat *params); +GLAPI void APIENTRY glGetnUniformivARB (GLuint program, GLint location, GLsizei bufSize, GLint *params); +GLAPI void APIENTRY glGetnUniformuivARB (GLuint program, GLint location, GLsizei bufSize, GLuint *params); +GLAPI void APIENTRY glGetnUniformdvARB (GLuint program, GLint location, GLsizei bufSize, GLdouble *params); +GLAPI void APIENTRY glGetnMapdvARB (GLenum target, GLenum query, GLsizei bufSize, GLdouble *v); +GLAPI void APIENTRY glGetnMapfvARB (GLenum target, GLenum query, GLsizei bufSize, GLfloat *v); +GLAPI void APIENTRY glGetnMapivARB (GLenum target, GLenum query, GLsizei bufSize, GLint *v); +GLAPI void APIENTRY glGetnPixelMapfvARB (GLenum map, GLsizei bufSize, GLfloat *values); +GLAPI void APIENTRY glGetnPixelMapuivARB (GLenum map, GLsizei bufSize, GLuint *values); +GLAPI void APIENTRY glGetnPixelMapusvARB (GLenum map, GLsizei bufSize, GLushort *values); +GLAPI void APIENTRY glGetnPolygonStippleARB (GLsizei bufSize, GLubyte *pattern); +GLAPI void APIENTRY glGetnColorTableARB (GLenum target, GLenum format, GLenum type, GLsizei bufSize, void *table); +GLAPI void APIENTRY glGetnConvolutionFilterARB (GLenum target, GLenum format, GLenum type, GLsizei bufSize, void *image); +GLAPI void APIENTRY glGetnSeparableFilterARB (GLenum target, GLenum format, GLenum type, GLsizei rowBufSize, void *row, GLsizei columnBufSize, void *column, void *span); +GLAPI void APIENTRY glGetnHistogramARB (GLenum target, GLboolean reset, GLenum format, GLenum type, GLsizei bufSize, void *values); +GLAPI void APIENTRY glGetnMinmaxARB (GLenum target, GLboolean reset, GLenum format, GLenum type, GLsizei bufSize, void *values); +#endif +#endif /* GL_ARB_robustness */ + +#ifndef GL_ARB_robustness_isolation +#define GL_ARB_robustness_isolation 1 +#endif /* GL_ARB_robustness_isolation */ + +#ifndef GL_ARB_sample_shading +#define GL_ARB_sample_shading 1 +#define GL_SAMPLE_SHADING_ARB 0x8C36 +#define GL_MIN_SAMPLE_SHADING_VALUE_ARB 0x8C37 +typedef void (APIENTRYP PFNGLMINSAMPLESHADINGARBPROC) (GLfloat value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMinSampleShadingARB (GLfloat value); +#endif +#endif /* GL_ARB_sample_shading */ + +#ifndef GL_ARB_sampler_objects +#define GL_ARB_sampler_objects 1 +#endif /* GL_ARB_sampler_objects */ + +#ifndef GL_ARB_seamless_cube_map +#define GL_ARB_seamless_cube_map 1 +#endif /* GL_ARB_seamless_cube_map */ + +#ifndef GL_ARB_seamless_cubemap_per_texture +#define GL_ARB_seamless_cubemap_per_texture 1 +#endif /* GL_ARB_seamless_cubemap_per_texture */ + +#ifndef GL_ARB_separate_shader_objects +#define GL_ARB_separate_shader_objects 1 +#endif /* GL_ARB_separate_shader_objects */ + +#ifndef GL_ARB_shader_atomic_counters +#define GL_ARB_shader_atomic_counters 1 +#endif /* GL_ARB_shader_atomic_counters */ + +#ifndef GL_ARB_shader_bit_encoding +#define GL_ARB_shader_bit_encoding 1 +#endif /* GL_ARB_shader_bit_encoding */ + +#ifndef GL_ARB_shader_draw_parameters +#define GL_ARB_shader_draw_parameters 1 +#endif /* GL_ARB_shader_draw_parameters */ + +#ifndef GL_ARB_shader_group_vote +#define GL_ARB_shader_group_vote 1 +#endif /* GL_ARB_shader_group_vote */ + +#ifndef GL_ARB_shader_image_load_store +#define GL_ARB_shader_image_load_store 1 +#endif /* GL_ARB_shader_image_load_store */ + +#ifndef GL_ARB_shader_image_size +#define GL_ARB_shader_image_size 1 +#endif /* GL_ARB_shader_image_size */ + +#ifndef GL_ARB_shader_objects +#define GL_ARB_shader_objects 1 +#ifdef __APPLE__ +typedef void *GLhandleARB; +#else +typedef unsigned int GLhandleARB; +#endif +typedef char GLcharARB; +#define GL_PROGRAM_OBJECT_ARB 0x8B40 +#define GL_SHADER_OBJECT_ARB 0x8B48 +#define GL_OBJECT_TYPE_ARB 0x8B4E +#define GL_OBJECT_SUBTYPE_ARB 0x8B4F +#define GL_FLOAT_VEC2_ARB 0x8B50 +#define GL_FLOAT_VEC3_ARB 0x8B51 +#define GL_FLOAT_VEC4_ARB 0x8B52 +#define GL_INT_VEC2_ARB 0x8B53 +#define GL_INT_VEC3_ARB 0x8B54 +#define GL_INT_VEC4_ARB 0x8B55 +#define GL_BOOL_ARB 0x8B56 +#define GL_BOOL_VEC2_ARB 0x8B57 +#define GL_BOOL_VEC3_ARB 0x8B58 +#define GL_BOOL_VEC4_ARB 0x8B59 +#define GL_FLOAT_MAT2_ARB 0x8B5A +#define GL_FLOAT_MAT3_ARB 0x8B5B +#define GL_FLOAT_MAT4_ARB 0x8B5C +#define GL_SAMPLER_1D_ARB 0x8B5D +#define GL_SAMPLER_2D_ARB 0x8B5E +#define GL_SAMPLER_3D_ARB 0x8B5F +#define GL_SAMPLER_CUBE_ARB 0x8B60 +#define GL_SAMPLER_1D_SHADOW_ARB 0x8B61 +#define GL_SAMPLER_2D_SHADOW_ARB 0x8B62 +#define GL_SAMPLER_2D_RECT_ARB 0x8B63 +#define GL_SAMPLER_2D_RECT_SHADOW_ARB 0x8B64 +#define GL_OBJECT_DELETE_STATUS_ARB 0x8B80 +#define GL_OBJECT_COMPILE_STATUS_ARB 0x8B81 +#define GL_OBJECT_LINK_STATUS_ARB 0x8B82 +#define GL_OBJECT_VALIDATE_STATUS_ARB 0x8B83 +#define GL_OBJECT_INFO_LOG_LENGTH_ARB 0x8B84 +#define GL_OBJECT_ATTACHED_OBJECTS_ARB 0x8B85 +#define GL_OBJECT_ACTIVE_UNIFORMS_ARB 0x8B86 +#define GL_OBJECT_ACTIVE_UNIFORM_MAX_LENGTH_ARB 0x8B87 +#define GL_OBJECT_SHADER_SOURCE_LENGTH_ARB 0x8B88 +typedef void (APIENTRYP PFNGLDELETEOBJECTARBPROC) (GLhandleARB obj); +typedef GLhandleARB (APIENTRYP PFNGLGETHANDLEARBPROC) (GLenum pname); +typedef void (APIENTRYP PFNGLDETACHOBJECTARBPROC) (GLhandleARB containerObj, GLhandleARB attachedObj); +typedef GLhandleARB (APIENTRYP PFNGLCREATESHADEROBJECTARBPROC) (GLenum shaderType); +typedef void (APIENTRYP PFNGLSHADERSOURCEARBPROC) (GLhandleARB shaderObj, GLsizei count, const GLcharARB **string, const GLint *length); +typedef void (APIENTRYP PFNGLCOMPILESHADERARBPROC) (GLhandleARB shaderObj); +typedef GLhandleARB (APIENTRYP PFNGLCREATEPROGRAMOBJECTARBPROC) (void); +typedef void (APIENTRYP PFNGLATTACHOBJECTARBPROC) (GLhandleARB containerObj, GLhandleARB obj); +typedef void (APIENTRYP PFNGLLINKPROGRAMARBPROC) (GLhandleARB programObj); +typedef void (APIENTRYP PFNGLUSEPROGRAMOBJECTARBPROC) (GLhandleARB programObj); +typedef void (APIENTRYP PFNGLVALIDATEPROGRAMARBPROC) (GLhandleARB programObj); +typedef void (APIENTRYP PFNGLUNIFORM1FARBPROC) (GLint location, GLfloat v0); +typedef void (APIENTRYP PFNGLUNIFORM2FARBPROC) (GLint location, GLfloat v0, GLfloat v1); +typedef void (APIENTRYP PFNGLUNIFORM3FARBPROC) (GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +typedef void (APIENTRYP PFNGLUNIFORM4FARBPROC) (GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +typedef void (APIENTRYP PFNGLUNIFORM1IARBPROC) (GLint location, GLint v0); +typedef void (APIENTRYP PFNGLUNIFORM2IARBPROC) (GLint location, GLint v0, GLint v1); +typedef void (APIENTRYP PFNGLUNIFORM3IARBPROC) (GLint location, GLint v0, GLint v1, GLint v2); +typedef void (APIENTRYP PFNGLUNIFORM4IARBPROC) (GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +typedef void (APIENTRYP PFNGLUNIFORM1FVARBPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM2FVARBPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM3FVARBPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM4FVARBPROC) (GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORM1IVARBPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORM2IVARBPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORM3IVARBPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORM4IVARBPROC) (GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX2FVARBPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX3FVARBPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLUNIFORMMATRIX4FVARBPROC) (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLGETOBJECTPARAMETERFVARBPROC) (GLhandleARB obj, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETOBJECTPARAMETERIVARBPROC) (GLhandleARB obj, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETINFOLOGARBPROC) (GLhandleARB obj, GLsizei maxLength, GLsizei *length, GLcharARB *infoLog); +typedef void (APIENTRYP PFNGLGETATTACHEDOBJECTSARBPROC) (GLhandleARB containerObj, GLsizei maxCount, GLsizei *count, GLhandleARB *obj); +typedef GLint (APIENTRYP PFNGLGETUNIFORMLOCATIONARBPROC) (GLhandleARB programObj, const GLcharARB *name); +typedef void (APIENTRYP PFNGLGETACTIVEUNIFORMARBPROC) (GLhandleARB programObj, GLuint index, GLsizei maxLength, GLsizei *length, GLint *size, GLenum *type, GLcharARB *name); +typedef void (APIENTRYP PFNGLGETUNIFORMFVARBPROC) (GLhandleARB programObj, GLint location, GLfloat *params); +typedef void (APIENTRYP PFNGLGETUNIFORMIVARBPROC) (GLhandleARB programObj, GLint location, GLint *params); +typedef void (APIENTRYP PFNGLGETSHADERSOURCEARBPROC) (GLhandleARB obj, GLsizei maxLength, GLsizei *length, GLcharARB *source); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDeleteObjectARB (GLhandleARB obj); +GLAPI GLhandleARB APIENTRY glGetHandleARB (GLenum pname); +GLAPI void APIENTRY glDetachObjectARB (GLhandleARB containerObj, GLhandleARB attachedObj); +GLAPI GLhandleARB APIENTRY glCreateShaderObjectARB (GLenum shaderType); +GLAPI void APIENTRY glShaderSourceARB (GLhandleARB shaderObj, GLsizei count, const GLcharARB **string, const GLint *length); +GLAPI void APIENTRY glCompileShaderARB (GLhandleARB shaderObj); +GLAPI GLhandleARB APIENTRY glCreateProgramObjectARB (void); +GLAPI void APIENTRY glAttachObjectARB (GLhandleARB containerObj, GLhandleARB obj); +GLAPI void APIENTRY glLinkProgramARB (GLhandleARB programObj); +GLAPI void APIENTRY glUseProgramObjectARB (GLhandleARB programObj); +GLAPI void APIENTRY glValidateProgramARB (GLhandleARB programObj); +GLAPI void APIENTRY glUniform1fARB (GLint location, GLfloat v0); +GLAPI void APIENTRY glUniform2fARB (GLint location, GLfloat v0, GLfloat v1); +GLAPI void APIENTRY glUniform3fARB (GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +GLAPI void APIENTRY glUniform4fARB (GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +GLAPI void APIENTRY glUniform1iARB (GLint location, GLint v0); +GLAPI void APIENTRY glUniform2iARB (GLint location, GLint v0, GLint v1); +GLAPI void APIENTRY glUniform3iARB (GLint location, GLint v0, GLint v1, GLint v2); +GLAPI void APIENTRY glUniform4iARB (GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +GLAPI void APIENTRY glUniform1fvARB (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform2fvARB (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform3fvARB (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform4fvARB (GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glUniform1ivARB (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniform2ivARB (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniform3ivARB (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniform4ivARB (GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glUniformMatrix2fvARB (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix3fvARB (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glUniformMatrix4fvARB (GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glGetObjectParameterfvARB (GLhandleARB obj, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetObjectParameterivARB (GLhandleARB obj, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetInfoLogARB (GLhandleARB obj, GLsizei maxLength, GLsizei *length, GLcharARB *infoLog); +GLAPI void APIENTRY glGetAttachedObjectsARB (GLhandleARB containerObj, GLsizei maxCount, GLsizei *count, GLhandleARB *obj); +GLAPI GLint APIENTRY glGetUniformLocationARB (GLhandleARB programObj, const GLcharARB *name); +GLAPI void APIENTRY glGetActiveUniformARB (GLhandleARB programObj, GLuint index, GLsizei maxLength, GLsizei *length, GLint *size, GLenum *type, GLcharARB *name); +GLAPI void APIENTRY glGetUniformfvARB (GLhandleARB programObj, GLint location, GLfloat *params); +GLAPI void APIENTRY glGetUniformivARB (GLhandleARB programObj, GLint location, GLint *params); +GLAPI void APIENTRY glGetShaderSourceARB (GLhandleARB obj, GLsizei maxLength, GLsizei *length, GLcharARB *source); +#endif +#endif /* GL_ARB_shader_objects */ + +#ifndef GL_ARB_shader_precision +#define GL_ARB_shader_precision 1 +#endif /* GL_ARB_shader_precision */ + +#ifndef GL_ARB_shader_stencil_export +#define GL_ARB_shader_stencil_export 1 +#endif /* GL_ARB_shader_stencil_export */ + +#ifndef GL_ARB_shader_storage_buffer_object +#define GL_ARB_shader_storage_buffer_object 1 +#endif /* GL_ARB_shader_storage_buffer_object */ + +#ifndef GL_ARB_shader_subroutine +#define GL_ARB_shader_subroutine 1 +#endif /* GL_ARB_shader_subroutine */ + +#ifndef GL_ARB_shader_texture_lod +#define GL_ARB_shader_texture_lod 1 +#endif /* GL_ARB_shader_texture_lod */ + +#ifndef GL_ARB_shading_language_100 +#define GL_ARB_shading_language_100 1 +#define GL_SHADING_LANGUAGE_VERSION_ARB 0x8B8C +#endif /* GL_ARB_shading_language_100 */ + +#ifndef GL_ARB_shading_language_420pack +#define GL_ARB_shading_language_420pack 1 +#endif /* GL_ARB_shading_language_420pack */ + +#ifndef GL_ARB_shading_language_include +#define GL_ARB_shading_language_include 1 +#define GL_SHADER_INCLUDE_ARB 0x8DAE +#define GL_NAMED_STRING_LENGTH_ARB 0x8DE9 +#define GL_NAMED_STRING_TYPE_ARB 0x8DEA +typedef void (APIENTRYP PFNGLNAMEDSTRINGARBPROC) (GLenum type, GLint namelen, const GLchar *name, GLint stringlen, const GLchar *string); +typedef void (APIENTRYP PFNGLDELETENAMEDSTRINGARBPROC) (GLint namelen, const GLchar *name); +typedef void (APIENTRYP PFNGLCOMPILESHADERINCLUDEARBPROC) (GLuint shader, GLsizei count, const GLchar *const*path, const GLint *length); +typedef GLboolean (APIENTRYP PFNGLISNAMEDSTRINGARBPROC) (GLint namelen, const GLchar *name); +typedef void (APIENTRYP PFNGLGETNAMEDSTRINGARBPROC) (GLint namelen, const GLchar *name, GLsizei bufSize, GLint *stringlen, GLchar *string); +typedef void (APIENTRYP PFNGLGETNAMEDSTRINGIVARBPROC) (GLint namelen, const GLchar *name, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glNamedStringARB (GLenum type, GLint namelen, const GLchar *name, GLint stringlen, const GLchar *string); +GLAPI void APIENTRY glDeleteNamedStringARB (GLint namelen, const GLchar *name); +GLAPI void APIENTRY glCompileShaderIncludeARB (GLuint shader, GLsizei count, const GLchar *const*path, const GLint *length); +GLAPI GLboolean APIENTRY glIsNamedStringARB (GLint namelen, const GLchar *name); +GLAPI void APIENTRY glGetNamedStringARB (GLint namelen, const GLchar *name, GLsizei bufSize, GLint *stringlen, GLchar *string); +GLAPI void APIENTRY glGetNamedStringivARB (GLint namelen, const GLchar *name, GLenum pname, GLint *params); +#endif +#endif /* GL_ARB_shading_language_include */ + +#ifndef GL_ARB_shading_language_packing +#define GL_ARB_shading_language_packing 1 +#endif /* GL_ARB_shading_language_packing */ + +#ifndef GL_ARB_shadow +#define GL_ARB_shadow 1 +#define GL_TEXTURE_COMPARE_MODE_ARB 0x884C +#define GL_TEXTURE_COMPARE_FUNC_ARB 0x884D +#define GL_COMPARE_R_TO_TEXTURE_ARB 0x884E +#endif /* GL_ARB_shadow */ + +#ifndef GL_ARB_shadow_ambient +#define GL_ARB_shadow_ambient 1 +#define GL_TEXTURE_COMPARE_FAIL_VALUE_ARB 0x80BF +#endif /* GL_ARB_shadow_ambient */ + +#ifndef GL_ARB_sparse_texture +#define GL_ARB_sparse_texture 1 +#define GL_TEXTURE_SPARSE_ARB 0x91A6 +#define GL_VIRTUAL_PAGE_SIZE_INDEX_ARB 0x91A7 +#define GL_MIN_SPARSE_LEVEL_ARB 0x919B +#define GL_NUM_VIRTUAL_PAGE_SIZES_ARB 0x91A8 +#define GL_VIRTUAL_PAGE_SIZE_X_ARB 0x9195 +#define GL_VIRTUAL_PAGE_SIZE_Y_ARB 0x9196 +#define GL_VIRTUAL_PAGE_SIZE_Z_ARB 0x9197 +#define GL_MAX_SPARSE_TEXTURE_SIZE_ARB 0x9198 +#define GL_MAX_SPARSE_3D_TEXTURE_SIZE_ARB 0x9199 +#define GL_MAX_SPARSE_ARRAY_TEXTURE_LAYERS_ARB 0x919A +#define GL_SPARSE_TEXTURE_FULL_ARRAY_CUBE_MIPMAPS_ARB 0x91A9 +typedef void (APIENTRYP PFNGLTEXPAGECOMMITMENTARBPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLboolean resident); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexPageCommitmentARB (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLboolean resident); +#endif +#endif /* GL_ARB_sparse_texture */ + +#ifndef GL_ARB_stencil_texturing +#define GL_ARB_stencil_texturing 1 +#endif /* GL_ARB_stencil_texturing */ + +#ifndef GL_ARB_sync +#define GL_ARB_sync 1 +#endif /* GL_ARB_sync */ + +#ifndef GL_ARB_tessellation_shader +#define GL_ARB_tessellation_shader 1 +#endif /* GL_ARB_tessellation_shader */ + +#ifndef GL_ARB_texture_border_clamp +#define GL_ARB_texture_border_clamp 1 +#define GL_CLAMP_TO_BORDER_ARB 0x812D +#endif /* GL_ARB_texture_border_clamp */ + +#ifndef GL_ARB_texture_buffer_object +#define GL_ARB_texture_buffer_object 1 +#define GL_TEXTURE_BUFFER_ARB 0x8C2A +#define GL_MAX_TEXTURE_BUFFER_SIZE_ARB 0x8C2B +#define GL_TEXTURE_BINDING_BUFFER_ARB 0x8C2C +#define GL_TEXTURE_BUFFER_DATA_STORE_BINDING_ARB 0x8C2D +#define GL_TEXTURE_BUFFER_FORMAT_ARB 0x8C2E +typedef void (APIENTRYP PFNGLTEXBUFFERARBPROC) (GLenum target, GLenum internalformat, GLuint buffer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexBufferARB (GLenum target, GLenum internalformat, GLuint buffer); +#endif +#endif /* GL_ARB_texture_buffer_object */ + +#ifndef GL_ARB_texture_buffer_object_rgb32 +#define GL_ARB_texture_buffer_object_rgb32 1 +#endif /* GL_ARB_texture_buffer_object_rgb32 */ + +#ifndef GL_ARB_texture_buffer_range +#define GL_ARB_texture_buffer_range 1 +#endif /* GL_ARB_texture_buffer_range */ + +#ifndef GL_ARB_texture_compression +#define GL_ARB_texture_compression 1 +#define GL_COMPRESSED_ALPHA_ARB 0x84E9 +#define GL_COMPRESSED_LUMINANCE_ARB 0x84EA +#define GL_COMPRESSED_LUMINANCE_ALPHA_ARB 0x84EB +#define GL_COMPRESSED_INTENSITY_ARB 0x84EC +#define GL_COMPRESSED_RGB_ARB 0x84ED +#define GL_COMPRESSED_RGBA_ARB 0x84EE +#define GL_TEXTURE_COMPRESSION_HINT_ARB 0x84EF +#define GL_TEXTURE_COMPRESSED_IMAGE_SIZE_ARB 0x86A0 +#define GL_TEXTURE_COMPRESSED_ARB 0x86A1 +#define GL_NUM_COMPRESSED_TEXTURE_FORMATS_ARB 0x86A2 +#define GL_COMPRESSED_TEXTURE_FORMATS_ARB 0x86A3 +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE3DARBPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE2DARBPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXIMAGE1DARBPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE3DARBPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE2DARBPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE1DARBPROC) (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *data); +typedef void (APIENTRYP PFNGLGETCOMPRESSEDTEXIMAGEARBPROC) (GLenum target, GLint level, void *img); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCompressedTexImage3DARB (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexImage2DARB (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexImage1DARB (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexSubImage3DARB (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexSubImage2DARB (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glCompressedTexSubImage1DARB (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *data); +GLAPI void APIENTRY glGetCompressedTexImageARB (GLenum target, GLint level, void *img); +#endif +#endif /* GL_ARB_texture_compression */ + +#ifndef GL_ARB_texture_compression_bptc +#define GL_ARB_texture_compression_bptc 1 +#define GL_COMPRESSED_RGBA_BPTC_UNORM_ARB 0x8E8C +#define GL_COMPRESSED_SRGB_ALPHA_BPTC_UNORM_ARB 0x8E8D +#define GL_COMPRESSED_RGB_BPTC_SIGNED_FLOAT_ARB 0x8E8E +#define GL_COMPRESSED_RGB_BPTC_UNSIGNED_FLOAT_ARB 0x8E8F +#endif /* GL_ARB_texture_compression_bptc */ + +#ifndef GL_ARB_texture_compression_rgtc +#define GL_ARB_texture_compression_rgtc 1 +#endif /* GL_ARB_texture_compression_rgtc */ + +#ifndef GL_ARB_texture_cube_map +#define GL_ARB_texture_cube_map 1 +#define GL_NORMAL_MAP_ARB 0x8511 +#define GL_REFLECTION_MAP_ARB 0x8512 +#define GL_TEXTURE_CUBE_MAP_ARB 0x8513 +#define GL_TEXTURE_BINDING_CUBE_MAP_ARB 0x8514 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_X_ARB 0x8515 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_X_ARB 0x8516 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Y_ARB 0x8517 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Y_ARB 0x8518 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Z_ARB 0x8519 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Z_ARB 0x851A +#define GL_PROXY_TEXTURE_CUBE_MAP_ARB 0x851B +#define GL_MAX_CUBE_MAP_TEXTURE_SIZE_ARB 0x851C +#endif /* GL_ARB_texture_cube_map */ + +#ifndef GL_ARB_texture_cube_map_array +#define GL_ARB_texture_cube_map_array 1 +#define GL_TEXTURE_CUBE_MAP_ARRAY_ARB 0x9009 +#define GL_TEXTURE_BINDING_CUBE_MAP_ARRAY_ARB 0x900A +#define GL_PROXY_TEXTURE_CUBE_MAP_ARRAY_ARB 0x900B +#define GL_SAMPLER_CUBE_MAP_ARRAY_ARB 0x900C +#define GL_SAMPLER_CUBE_MAP_ARRAY_SHADOW_ARB 0x900D +#define GL_INT_SAMPLER_CUBE_MAP_ARRAY_ARB 0x900E +#define GL_UNSIGNED_INT_SAMPLER_CUBE_MAP_ARRAY_ARB 0x900F +#endif /* GL_ARB_texture_cube_map_array */ + +#ifndef GL_ARB_texture_env_add +#define GL_ARB_texture_env_add 1 +#endif /* GL_ARB_texture_env_add */ + +#ifndef GL_ARB_texture_env_combine +#define GL_ARB_texture_env_combine 1 +#define GL_COMBINE_ARB 0x8570 +#define GL_COMBINE_RGB_ARB 0x8571 +#define GL_COMBINE_ALPHA_ARB 0x8572 +#define GL_SOURCE0_RGB_ARB 0x8580 +#define GL_SOURCE1_RGB_ARB 0x8581 +#define GL_SOURCE2_RGB_ARB 0x8582 +#define GL_SOURCE0_ALPHA_ARB 0x8588 +#define GL_SOURCE1_ALPHA_ARB 0x8589 +#define GL_SOURCE2_ALPHA_ARB 0x858A +#define GL_OPERAND0_RGB_ARB 0x8590 +#define GL_OPERAND1_RGB_ARB 0x8591 +#define GL_OPERAND2_RGB_ARB 0x8592 +#define GL_OPERAND0_ALPHA_ARB 0x8598 +#define GL_OPERAND1_ALPHA_ARB 0x8599 +#define GL_OPERAND2_ALPHA_ARB 0x859A +#define GL_RGB_SCALE_ARB 0x8573 +#define GL_ADD_SIGNED_ARB 0x8574 +#define GL_INTERPOLATE_ARB 0x8575 +#define GL_SUBTRACT_ARB 0x84E7 +#define GL_CONSTANT_ARB 0x8576 +#define GL_PRIMARY_COLOR_ARB 0x8577 +#define GL_PREVIOUS_ARB 0x8578 +#endif /* GL_ARB_texture_env_combine */ + +#ifndef GL_ARB_texture_env_crossbar +#define GL_ARB_texture_env_crossbar 1 +#endif /* GL_ARB_texture_env_crossbar */ + +#ifndef GL_ARB_texture_env_dot3 +#define GL_ARB_texture_env_dot3 1 +#define GL_DOT3_RGB_ARB 0x86AE +#define GL_DOT3_RGBA_ARB 0x86AF +#endif /* GL_ARB_texture_env_dot3 */ + +#ifndef GL_ARB_texture_float +#define GL_ARB_texture_float 1 +#define GL_TEXTURE_RED_TYPE_ARB 0x8C10 +#define GL_TEXTURE_GREEN_TYPE_ARB 0x8C11 +#define GL_TEXTURE_BLUE_TYPE_ARB 0x8C12 +#define GL_TEXTURE_ALPHA_TYPE_ARB 0x8C13 +#define GL_TEXTURE_LUMINANCE_TYPE_ARB 0x8C14 +#define GL_TEXTURE_INTENSITY_TYPE_ARB 0x8C15 +#define GL_TEXTURE_DEPTH_TYPE_ARB 0x8C16 +#define GL_UNSIGNED_NORMALIZED_ARB 0x8C17 +#define GL_RGBA32F_ARB 0x8814 +#define GL_RGB32F_ARB 0x8815 +#define GL_ALPHA32F_ARB 0x8816 +#define GL_INTENSITY32F_ARB 0x8817 +#define GL_LUMINANCE32F_ARB 0x8818 +#define GL_LUMINANCE_ALPHA32F_ARB 0x8819 +#define GL_RGBA16F_ARB 0x881A +#define GL_RGB16F_ARB 0x881B +#define GL_ALPHA16F_ARB 0x881C +#define GL_INTENSITY16F_ARB 0x881D +#define GL_LUMINANCE16F_ARB 0x881E +#define GL_LUMINANCE_ALPHA16F_ARB 0x881F +#endif /* GL_ARB_texture_float */ + +#ifndef GL_ARB_texture_gather +#define GL_ARB_texture_gather 1 +#define GL_MIN_PROGRAM_TEXTURE_GATHER_OFFSET_ARB 0x8E5E +#define GL_MAX_PROGRAM_TEXTURE_GATHER_OFFSET_ARB 0x8E5F +#define GL_MAX_PROGRAM_TEXTURE_GATHER_COMPONENTS_ARB 0x8F9F +#endif /* GL_ARB_texture_gather */ + +#ifndef GL_ARB_texture_mirror_clamp_to_edge +#define GL_ARB_texture_mirror_clamp_to_edge 1 +#endif /* GL_ARB_texture_mirror_clamp_to_edge */ + +#ifndef GL_ARB_texture_mirrored_repeat +#define GL_ARB_texture_mirrored_repeat 1 +#define GL_MIRRORED_REPEAT_ARB 0x8370 +#endif /* GL_ARB_texture_mirrored_repeat */ + +#ifndef GL_ARB_texture_multisample +#define GL_ARB_texture_multisample 1 +#endif /* GL_ARB_texture_multisample */ + +#ifndef GL_ARB_texture_non_power_of_two +#define GL_ARB_texture_non_power_of_two 1 +#endif /* GL_ARB_texture_non_power_of_two */ + +#ifndef GL_ARB_texture_query_levels +#define GL_ARB_texture_query_levels 1 +#endif /* GL_ARB_texture_query_levels */ + +#ifndef GL_ARB_texture_query_lod +#define GL_ARB_texture_query_lod 1 +#endif /* GL_ARB_texture_query_lod */ + +#ifndef GL_ARB_texture_rectangle +#define GL_ARB_texture_rectangle 1 +#define GL_TEXTURE_RECTANGLE_ARB 0x84F5 +#define GL_TEXTURE_BINDING_RECTANGLE_ARB 0x84F6 +#define GL_PROXY_TEXTURE_RECTANGLE_ARB 0x84F7 +#define GL_MAX_RECTANGLE_TEXTURE_SIZE_ARB 0x84F8 +#endif /* GL_ARB_texture_rectangle */ + +#ifndef GL_ARB_texture_rg +#define GL_ARB_texture_rg 1 +#endif /* GL_ARB_texture_rg */ + +#ifndef GL_ARB_texture_rgb10_a2ui +#define GL_ARB_texture_rgb10_a2ui 1 +#endif /* GL_ARB_texture_rgb10_a2ui */ + +#ifndef GL_ARB_texture_stencil8 +#define GL_ARB_texture_stencil8 1 +#endif /* GL_ARB_texture_stencil8 */ + +#ifndef GL_ARB_texture_storage +#define GL_ARB_texture_storage 1 +#endif /* GL_ARB_texture_storage */ + +#ifndef GL_ARB_texture_storage_multisample +#define GL_ARB_texture_storage_multisample 1 +#endif /* GL_ARB_texture_storage_multisample */ + +#ifndef GL_ARB_texture_swizzle +#define GL_ARB_texture_swizzle 1 +#endif /* GL_ARB_texture_swizzle */ + +#ifndef GL_ARB_texture_view +#define GL_ARB_texture_view 1 +#endif /* GL_ARB_texture_view */ + +#ifndef GL_ARB_timer_query +#define GL_ARB_timer_query 1 +#endif /* GL_ARB_timer_query */ + +#ifndef GL_ARB_transform_feedback2 +#define GL_ARB_transform_feedback2 1 +#define GL_TRANSFORM_FEEDBACK_PAUSED 0x8E23 +#define GL_TRANSFORM_FEEDBACK_ACTIVE 0x8E24 +#endif /* GL_ARB_transform_feedback2 */ + +#ifndef GL_ARB_transform_feedback3 +#define GL_ARB_transform_feedback3 1 +#endif /* GL_ARB_transform_feedback3 */ + +#ifndef GL_ARB_transform_feedback_instanced +#define GL_ARB_transform_feedback_instanced 1 +#endif /* GL_ARB_transform_feedback_instanced */ + +#ifndef GL_ARB_transpose_matrix +#define GL_ARB_transpose_matrix 1 +#define GL_TRANSPOSE_MODELVIEW_MATRIX_ARB 0x84E3 +#define GL_TRANSPOSE_PROJECTION_MATRIX_ARB 0x84E4 +#define GL_TRANSPOSE_TEXTURE_MATRIX_ARB 0x84E5 +#define GL_TRANSPOSE_COLOR_MATRIX_ARB 0x84E6 +typedef void (APIENTRYP PFNGLLOADTRANSPOSEMATRIXFARBPROC) (const GLfloat *m); +typedef void (APIENTRYP PFNGLLOADTRANSPOSEMATRIXDARBPROC) (const GLdouble *m); +typedef void (APIENTRYP PFNGLMULTTRANSPOSEMATRIXFARBPROC) (const GLfloat *m); +typedef void (APIENTRYP PFNGLMULTTRANSPOSEMATRIXDARBPROC) (const GLdouble *m); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glLoadTransposeMatrixfARB (const GLfloat *m); +GLAPI void APIENTRY glLoadTransposeMatrixdARB (const GLdouble *m); +GLAPI void APIENTRY glMultTransposeMatrixfARB (const GLfloat *m); +GLAPI void APIENTRY glMultTransposeMatrixdARB (const GLdouble *m); +#endif +#endif /* GL_ARB_transpose_matrix */ + +#ifndef GL_ARB_uniform_buffer_object +#define GL_ARB_uniform_buffer_object 1 +#define GL_MAX_GEOMETRY_UNIFORM_BLOCKS 0x8A2C +#define GL_MAX_COMBINED_GEOMETRY_UNIFORM_COMPONENTS 0x8A32 +#define GL_UNIFORM_BLOCK_REFERENCED_BY_GEOMETRY_SHADER 0x8A45 +#endif /* GL_ARB_uniform_buffer_object */ + +#ifndef GL_ARB_vertex_array_bgra +#define GL_ARB_vertex_array_bgra 1 +#endif /* GL_ARB_vertex_array_bgra */ + +#ifndef GL_ARB_vertex_array_object +#define GL_ARB_vertex_array_object 1 +#endif /* GL_ARB_vertex_array_object */ + +#ifndef GL_ARB_vertex_attrib_64bit +#define GL_ARB_vertex_attrib_64bit 1 +#endif /* GL_ARB_vertex_attrib_64bit */ + +#ifndef GL_ARB_vertex_attrib_binding +#define GL_ARB_vertex_attrib_binding 1 +#endif /* GL_ARB_vertex_attrib_binding */ + +#ifndef GL_ARB_vertex_blend +#define GL_ARB_vertex_blend 1 +#define GL_MAX_VERTEX_UNITS_ARB 0x86A4 +#define GL_ACTIVE_VERTEX_UNITS_ARB 0x86A5 +#define GL_WEIGHT_SUM_UNITY_ARB 0x86A6 +#define GL_VERTEX_BLEND_ARB 0x86A7 +#define GL_CURRENT_WEIGHT_ARB 0x86A8 +#define GL_WEIGHT_ARRAY_TYPE_ARB 0x86A9 +#define GL_WEIGHT_ARRAY_STRIDE_ARB 0x86AA +#define GL_WEIGHT_ARRAY_SIZE_ARB 0x86AB +#define GL_WEIGHT_ARRAY_POINTER_ARB 0x86AC +#define GL_WEIGHT_ARRAY_ARB 0x86AD +#define GL_MODELVIEW0_ARB 0x1700 +#define GL_MODELVIEW1_ARB 0x850A +#define GL_MODELVIEW2_ARB 0x8722 +#define GL_MODELVIEW3_ARB 0x8723 +#define GL_MODELVIEW4_ARB 0x8724 +#define GL_MODELVIEW5_ARB 0x8725 +#define GL_MODELVIEW6_ARB 0x8726 +#define GL_MODELVIEW7_ARB 0x8727 +#define GL_MODELVIEW8_ARB 0x8728 +#define GL_MODELVIEW9_ARB 0x8729 +#define GL_MODELVIEW10_ARB 0x872A +#define GL_MODELVIEW11_ARB 0x872B +#define GL_MODELVIEW12_ARB 0x872C +#define GL_MODELVIEW13_ARB 0x872D +#define GL_MODELVIEW14_ARB 0x872E +#define GL_MODELVIEW15_ARB 0x872F +#define GL_MODELVIEW16_ARB 0x8730 +#define GL_MODELVIEW17_ARB 0x8731 +#define GL_MODELVIEW18_ARB 0x8732 +#define GL_MODELVIEW19_ARB 0x8733 +#define GL_MODELVIEW20_ARB 0x8734 +#define GL_MODELVIEW21_ARB 0x8735 +#define GL_MODELVIEW22_ARB 0x8736 +#define GL_MODELVIEW23_ARB 0x8737 +#define GL_MODELVIEW24_ARB 0x8738 +#define GL_MODELVIEW25_ARB 0x8739 +#define GL_MODELVIEW26_ARB 0x873A +#define GL_MODELVIEW27_ARB 0x873B +#define GL_MODELVIEW28_ARB 0x873C +#define GL_MODELVIEW29_ARB 0x873D +#define GL_MODELVIEW30_ARB 0x873E +#define GL_MODELVIEW31_ARB 0x873F +typedef void (APIENTRYP PFNGLWEIGHTBVARBPROC) (GLint size, const GLbyte *weights); +typedef void (APIENTRYP PFNGLWEIGHTSVARBPROC) (GLint size, const GLshort *weights); +typedef void (APIENTRYP PFNGLWEIGHTIVARBPROC) (GLint size, const GLint *weights); +typedef void (APIENTRYP PFNGLWEIGHTFVARBPROC) (GLint size, const GLfloat *weights); +typedef void (APIENTRYP PFNGLWEIGHTDVARBPROC) (GLint size, const GLdouble *weights); +typedef void (APIENTRYP PFNGLWEIGHTUBVARBPROC) (GLint size, const GLubyte *weights); +typedef void (APIENTRYP PFNGLWEIGHTUSVARBPROC) (GLint size, const GLushort *weights); +typedef void (APIENTRYP PFNGLWEIGHTUIVARBPROC) (GLint size, const GLuint *weights); +typedef void (APIENTRYP PFNGLWEIGHTPOINTERARBPROC) (GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLVERTEXBLENDARBPROC) (GLint count); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glWeightbvARB (GLint size, const GLbyte *weights); +GLAPI void APIENTRY glWeightsvARB (GLint size, const GLshort *weights); +GLAPI void APIENTRY glWeightivARB (GLint size, const GLint *weights); +GLAPI void APIENTRY glWeightfvARB (GLint size, const GLfloat *weights); +GLAPI void APIENTRY glWeightdvARB (GLint size, const GLdouble *weights); +GLAPI void APIENTRY glWeightubvARB (GLint size, const GLubyte *weights); +GLAPI void APIENTRY glWeightusvARB (GLint size, const GLushort *weights); +GLAPI void APIENTRY glWeightuivARB (GLint size, const GLuint *weights); +GLAPI void APIENTRY glWeightPointerARB (GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glVertexBlendARB (GLint count); +#endif +#endif /* GL_ARB_vertex_blend */ + +#ifndef GL_ARB_vertex_buffer_object +#define GL_ARB_vertex_buffer_object 1 +#ifdef __MACOSX__ /* The OS X headers haven't caught up with Khronos yet */ +typedef long GLsizeiptrARB; +typedef long GLintptrARB; +#else +typedef ptrdiff_t GLsizeiptrARB; +typedef ptrdiff_t GLintptrARB; +#endif +#define GL_BUFFER_SIZE_ARB 0x8764 +#define GL_BUFFER_USAGE_ARB 0x8765 +#define GL_ARRAY_BUFFER_ARB 0x8892 +#define GL_ELEMENT_ARRAY_BUFFER_ARB 0x8893 +#define GL_ARRAY_BUFFER_BINDING_ARB 0x8894 +#define GL_ELEMENT_ARRAY_BUFFER_BINDING_ARB 0x8895 +#define GL_VERTEX_ARRAY_BUFFER_BINDING_ARB 0x8896 +#define GL_NORMAL_ARRAY_BUFFER_BINDING_ARB 0x8897 +#define GL_COLOR_ARRAY_BUFFER_BINDING_ARB 0x8898 +#define GL_INDEX_ARRAY_BUFFER_BINDING_ARB 0x8899 +#define GL_TEXTURE_COORD_ARRAY_BUFFER_BINDING_ARB 0x889A +#define GL_EDGE_FLAG_ARRAY_BUFFER_BINDING_ARB 0x889B +#define GL_SECONDARY_COLOR_ARRAY_BUFFER_BINDING_ARB 0x889C +#define GL_FOG_COORDINATE_ARRAY_BUFFER_BINDING_ARB 0x889D +#define GL_WEIGHT_ARRAY_BUFFER_BINDING_ARB 0x889E +#define GL_VERTEX_ATTRIB_ARRAY_BUFFER_BINDING_ARB 0x889F +#define GL_READ_ONLY_ARB 0x88B8 +#define GL_WRITE_ONLY_ARB 0x88B9 +#define GL_READ_WRITE_ARB 0x88BA +#define GL_BUFFER_ACCESS_ARB 0x88BB +#define GL_BUFFER_MAPPED_ARB 0x88BC +#define GL_BUFFER_MAP_POINTER_ARB 0x88BD +#define GL_STREAM_DRAW_ARB 0x88E0 +#define GL_STREAM_READ_ARB 0x88E1 +#define GL_STREAM_COPY_ARB 0x88E2 +#define GL_STATIC_DRAW_ARB 0x88E4 +#define GL_STATIC_READ_ARB 0x88E5 +#define GL_STATIC_COPY_ARB 0x88E6 +#define GL_DYNAMIC_DRAW_ARB 0x88E8 +#define GL_DYNAMIC_READ_ARB 0x88E9 +#define GL_DYNAMIC_COPY_ARB 0x88EA +typedef void (APIENTRYP PFNGLBINDBUFFERARBPROC) (GLenum target, GLuint buffer); +typedef void (APIENTRYP PFNGLDELETEBUFFERSARBPROC) (GLsizei n, const GLuint *buffers); +typedef void (APIENTRYP PFNGLGENBUFFERSARBPROC) (GLsizei n, GLuint *buffers); +typedef GLboolean (APIENTRYP PFNGLISBUFFERARBPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLBUFFERDATAARBPROC) (GLenum target, GLsizeiptrARB size, const void *data, GLenum usage); +typedef void (APIENTRYP PFNGLBUFFERSUBDATAARBPROC) (GLenum target, GLintptrARB offset, GLsizeiptrARB size, const void *data); +typedef void (APIENTRYP PFNGLGETBUFFERSUBDATAARBPROC) (GLenum target, GLintptrARB offset, GLsizeiptrARB size, void *data); +typedef void *(APIENTRYP PFNGLMAPBUFFERARBPROC) (GLenum target, GLenum access); +typedef GLboolean (APIENTRYP PFNGLUNMAPBUFFERARBPROC) (GLenum target); +typedef void (APIENTRYP PFNGLGETBUFFERPARAMETERIVARBPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETBUFFERPOINTERVARBPROC) (GLenum target, GLenum pname, void **params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBindBufferARB (GLenum target, GLuint buffer); +GLAPI void APIENTRY glDeleteBuffersARB (GLsizei n, const GLuint *buffers); +GLAPI void APIENTRY glGenBuffersARB (GLsizei n, GLuint *buffers); +GLAPI GLboolean APIENTRY glIsBufferARB (GLuint buffer); +GLAPI void APIENTRY glBufferDataARB (GLenum target, GLsizeiptrARB size, const void *data, GLenum usage); +GLAPI void APIENTRY glBufferSubDataARB (GLenum target, GLintptrARB offset, GLsizeiptrARB size, const void *data); +GLAPI void APIENTRY glGetBufferSubDataARB (GLenum target, GLintptrARB offset, GLsizeiptrARB size, void *data); +GLAPI void *APIENTRY glMapBufferARB (GLenum target, GLenum access); +GLAPI GLboolean APIENTRY glUnmapBufferARB (GLenum target); +GLAPI void APIENTRY glGetBufferParameterivARB (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetBufferPointervARB (GLenum target, GLenum pname, void **params); +#endif +#endif /* GL_ARB_vertex_buffer_object */ + +#ifndef GL_ARB_vertex_program +#define GL_ARB_vertex_program 1 +#define GL_COLOR_SUM_ARB 0x8458 +#define GL_VERTEX_PROGRAM_ARB 0x8620 +#define GL_VERTEX_ATTRIB_ARRAY_ENABLED_ARB 0x8622 +#define GL_VERTEX_ATTRIB_ARRAY_SIZE_ARB 0x8623 +#define GL_VERTEX_ATTRIB_ARRAY_STRIDE_ARB 0x8624 +#define GL_VERTEX_ATTRIB_ARRAY_TYPE_ARB 0x8625 +#define GL_CURRENT_VERTEX_ATTRIB_ARB 0x8626 +#define GL_VERTEX_PROGRAM_POINT_SIZE_ARB 0x8642 +#define GL_VERTEX_PROGRAM_TWO_SIDE_ARB 0x8643 +#define GL_VERTEX_ATTRIB_ARRAY_POINTER_ARB 0x8645 +#define GL_MAX_VERTEX_ATTRIBS_ARB 0x8869 +#define GL_VERTEX_ATTRIB_ARRAY_NORMALIZED_ARB 0x886A +#define GL_PROGRAM_ADDRESS_REGISTERS_ARB 0x88B0 +#define GL_MAX_PROGRAM_ADDRESS_REGISTERS_ARB 0x88B1 +#define GL_PROGRAM_NATIVE_ADDRESS_REGISTERS_ARB 0x88B2 +#define GL_MAX_PROGRAM_NATIVE_ADDRESS_REGISTERS_ARB 0x88B3 +typedef void (APIENTRYP PFNGLVERTEXATTRIB1DARBPROC) (GLuint index, GLdouble x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1DVARBPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1FARBPROC) (GLuint index, GLfloat x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1FVARBPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1SARBPROC) (GLuint index, GLshort x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1SVARBPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2DARBPROC) (GLuint index, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2DVARBPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2FARBPROC) (GLuint index, GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2FVARBPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2SARBPROC) (GLuint index, GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2SVARBPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3DARBPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3DVARBPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3FARBPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3FVARBPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3SARBPROC) (GLuint index, GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3SVARBPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NBVARBPROC) (GLuint index, const GLbyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NIVARBPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NSVARBPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUBARBPROC) (GLuint index, GLubyte x, GLubyte y, GLubyte z, GLubyte w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUBVARBPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUIVARBPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4NUSVARBPROC) (GLuint index, const GLushort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4BVARBPROC) (GLuint index, const GLbyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4DARBPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4DVARBPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4FARBPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4FVARBPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4IVARBPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4SARBPROC) (GLuint index, GLshort x, GLshort y, GLshort z, GLshort w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4SVARBPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4UBVARBPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4UIVARBPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4USVARBPROC) (GLuint index, const GLushort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBPOINTERARBPROC) (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLENABLEVERTEXATTRIBARRAYARBPROC) (GLuint index); +typedef void (APIENTRYP PFNGLDISABLEVERTEXATTRIBARRAYARBPROC) (GLuint index); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBDVARBPROC) (GLuint index, GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBFVARBPROC) (GLuint index, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIVARBPROC) (GLuint index, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBPOINTERVARBPROC) (GLuint index, GLenum pname, void **pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttrib1dARB (GLuint index, GLdouble x); +GLAPI void APIENTRY glVertexAttrib1dvARB (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib1fARB (GLuint index, GLfloat x); +GLAPI void APIENTRY glVertexAttrib1fvARB (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib1sARB (GLuint index, GLshort x); +GLAPI void APIENTRY glVertexAttrib1svARB (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib2dARB (GLuint index, GLdouble x, GLdouble y); +GLAPI void APIENTRY glVertexAttrib2dvARB (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib2fARB (GLuint index, GLfloat x, GLfloat y); +GLAPI void APIENTRY glVertexAttrib2fvARB (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib2sARB (GLuint index, GLshort x, GLshort y); +GLAPI void APIENTRY glVertexAttrib2svARB (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib3dARB (GLuint index, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glVertexAttrib3dvARB (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib3fARB (GLuint index, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glVertexAttrib3fvARB (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib3sARB (GLuint index, GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glVertexAttrib3svARB (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4NbvARB (GLuint index, const GLbyte *v); +GLAPI void APIENTRY glVertexAttrib4NivARB (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttrib4NsvARB (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4NubARB (GLuint index, GLubyte x, GLubyte y, GLubyte z, GLubyte w); +GLAPI void APIENTRY glVertexAttrib4NubvARB (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttrib4NuivARB (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttrib4NusvARB (GLuint index, const GLushort *v); +GLAPI void APIENTRY glVertexAttrib4bvARB (GLuint index, const GLbyte *v); +GLAPI void APIENTRY glVertexAttrib4dARB (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glVertexAttrib4dvARB (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib4fARB (GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glVertexAttrib4fvARB (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib4ivARB (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttrib4sARB (GLuint index, GLshort x, GLshort y, GLshort z, GLshort w); +GLAPI void APIENTRY glVertexAttrib4svARB (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4ubvARB (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttrib4uivARB (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttrib4usvARB (GLuint index, const GLushort *v); +GLAPI void APIENTRY glVertexAttribPointerARB (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glEnableVertexAttribArrayARB (GLuint index); +GLAPI void APIENTRY glDisableVertexAttribArrayARB (GLuint index); +GLAPI void APIENTRY glGetVertexAttribdvARB (GLuint index, GLenum pname, GLdouble *params); +GLAPI void APIENTRY glGetVertexAttribfvARB (GLuint index, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetVertexAttribivARB (GLuint index, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVertexAttribPointervARB (GLuint index, GLenum pname, void **pointer); +#endif +#endif /* GL_ARB_vertex_program */ + +#ifndef GL_ARB_vertex_shader +#define GL_ARB_vertex_shader 1 +#define GL_VERTEX_SHADER_ARB 0x8B31 +#define GL_MAX_VERTEX_UNIFORM_COMPONENTS_ARB 0x8B4A +#define GL_MAX_VARYING_FLOATS_ARB 0x8B4B +#define GL_MAX_VERTEX_TEXTURE_IMAGE_UNITS_ARB 0x8B4C +#define GL_MAX_COMBINED_TEXTURE_IMAGE_UNITS_ARB 0x8B4D +#define GL_OBJECT_ACTIVE_ATTRIBUTES_ARB 0x8B89 +#define GL_OBJECT_ACTIVE_ATTRIBUTE_MAX_LENGTH_ARB 0x8B8A +typedef void (APIENTRYP PFNGLBINDATTRIBLOCATIONARBPROC) (GLhandleARB programObj, GLuint index, const GLcharARB *name); +typedef void (APIENTRYP PFNGLGETACTIVEATTRIBARBPROC) (GLhandleARB programObj, GLuint index, GLsizei maxLength, GLsizei *length, GLint *size, GLenum *type, GLcharARB *name); +typedef GLint (APIENTRYP PFNGLGETATTRIBLOCATIONARBPROC) (GLhandleARB programObj, const GLcharARB *name); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBindAttribLocationARB (GLhandleARB programObj, GLuint index, const GLcharARB *name); +GLAPI void APIENTRY glGetActiveAttribARB (GLhandleARB programObj, GLuint index, GLsizei maxLength, GLsizei *length, GLint *size, GLenum *type, GLcharARB *name); +GLAPI GLint APIENTRY glGetAttribLocationARB (GLhandleARB programObj, const GLcharARB *name); +#endif +#endif /* GL_ARB_vertex_shader */ + +#ifndef GL_ARB_vertex_type_10f_11f_11f_rev +#define GL_ARB_vertex_type_10f_11f_11f_rev 1 +#endif /* GL_ARB_vertex_type_10f_11f_11f_rev */ + +#ifndef GL_ARB_vertex_type_2_10_10_10_rev +#define GL_ARB_vertex_type_2_10_10_10_rev 1 +#endif /* GL_ARB_vertex_type_2_10_10_10_rev */ + +#ifndef GL_ARB_viewport_array +#define GL_ARB_viewport_array 1 +#endif /* GL_ARB_viewport_array */ + +#ifndef GL_ARB_window_pos +#define GL_ARB_window_pos 1 +typedef void (APIENTRYP PFNGLWINDOWPOS2DARBPROC) (GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLWINDOWPOS2DVARBPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2FARBPROC) (GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLWINDOWPOS2FVARBPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2IARBPROC) (GLint x, GLint y); +typedef void (APIENTRYP PFNGLWINDOWPOS2IVARBPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2SARBPROC) (GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLWINDOWPOS2SVARBPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3DARBPROC) (GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLWINDOWPOS3DVARBPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3FARBPROC) (GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLWINDOWPOS3FVARBPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3IARBPROC) (GLint x, GLint y, GLint z); +typedef void (APIENTRYP PFNGLWINDOWPOS3IVARBPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3SARBPROC) (GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLWINDOWPOS3SVARBPROC) (const GLshort *v); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glWindowPos2dARB (GLdouble x, GLdouble y); +GLAPI void APIENTRY glWindowPos2dvARB (const GLdouble *v); +GLAPI void APIENTRY glWindowPos2fARB (GLfloat x, GLfloat y); +GLAPI void APIENTRY glWindowPos2fvARB (const GLfloat *v); +GLAPI void APIENTRY glWindowPos2iARB (GLint x, GLint y); +GLAPI void APIENTRY glWindowPos2ivARB (const GLint *v); +GLAPI void APIENTRY glWindowPos2sARB (GLshort x, GLshort y); +GLAPI void APIENTRY glWindowPos2svARB (const GLshort *v); +GLAPI void APIENTRY glWindowPos3dARB (GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glWindowPos3dvARB (const GLdouble *v); +GLAPI void APIENTRY glWindowPos3fARB (GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glWindowPos3fvARB (const GLfloat *v); +GLAPI void APIENTRY glWindowPos3iARB (GLint x, GLint y, GLint z); +GLAPI void APIENTRY glWindowPos3ivARB (const GLint *v); +GLAPI void APIENTRY glWindowPos3sARB (GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glWindowPos3svARB (const GLshort *v); +#endif +#endif /* GL_ARB_window_pos */ + +#ifndef GL_KHR_debug +#define GL_KHR_debug 1 +#endif /* GL_KHR_debug */ + +#ifndef GL_KHR_texture_compression_astc_hdr +#define GL_KHR_texture_compression_astc_hdr 1 +#define GL_COMPRESSED_RGBA_ASTC_4x4_KHR 0x93B0 +#define GL_COMPRESSED_RGBA_ASTC_5x4_KHR 0x93B1 +#define GL_COMPRESSED_RGBA_ASTC_5x5_KHR 0x93B2 +#define GL_COMPRESSED_RGBA_ASTC_6x5_KHR 0x93B3 +#define GL_COMPRESSED_RGBA_ASTC_6x6_KHR 0x93B4 +#define GL_COMPRESSED_RGBA_ASTC_8x5_KHR 0x93B5 +#define GL_COMPRESSED_RGBA_ASTC_8x6_KHR 0x93B6 +#define GL_COMPRESSED_RGBA_ASTC_8x8_KHR 0x93B7 +#define GL_COMPRESSED_RGBA_ASTC_10x5_KHR 0x93B8 +#define GL_COMPRESSED_RGBA_ASTC_10x6_KHR 0x93B9 +#define GL_COMPRESSED_RGBA_ASTC_10x8_KHR 0x93BA +#define GL_COMPRESSED_RGBA_ASTC_10x10_KHR 0x93BB +#define GL_COMPRESSED_RGBA_ASTC_12x10_KHR 0x93BC +#define GL_COMPRESSED_RGBA_ASTC_12x12_KHR 0x93BD +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_4x4_KHR 0x93D0 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_5x4_KHR 0x93D1 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_5x5_KHR 0x93D2 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_6x5_KHR 0x93D3 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_6x6_KHR 0x93D4 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_8x5_KHR 0x93D5 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_8x6_KHR 0x93D6 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_8x8_KHR 0x93D7 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x5_KHR 0x93D8 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x6_KHR 0x93D9 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x8_KHR 0x93DA +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x10_KHR 0x93DB +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_12x10_KHR 0x93DC +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_12x12_KHR 0x93DD +#endif /* GL_KHR_texture_compression_astc_hdr */ + +#ifndef GL_KHR_texture_compression_astc_ldr +#define GL_KHR_texture_compression_astc_ldr 1 +#endif /* GL_KHR_texture_compression_astc_ldr */ + +#ifndef GL_OES_byte_coordinates +#define GL_OES_byte_coordinates 1 +typedef void (APIENTRYP PFNGLMULTITEXCOORD1BOESPROC) (GLenum texture, GLbyte s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1BVOESPROC) (GLenum texture, const GLbyte *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2BOESPROC) (GLenum texture, GLbyte s, GLbyte t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2BVOESPROC) (GLenum texture, const GLbyte *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3BOESPROC) (GLenum texture, GLbyte s, GLbyte t, GLbyte r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3BVOESPROC) (GLenum texture, const GLbyte *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4BOESPROC) (GLenum texture, GLbyte s, GLbyte t, GLbyte r, GLbyte q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4BVOESPROC) (GLenum texture, const GLbyte *coords); +typedef void (APIENTRYP PFNGLTEXCOORD1BOESPROC) (GLbyte s); +typedef void (APIENTRYP PFNGLTEXCOORD1BVOESPROC) (const GLbyte *coords); +typedef void (APIENTRYP PFNGLTEXCOORD2BOESPROC) (GLbyte s, GLbyte t); +typedef void (APIENTRYP PFNGLTEXCOORD2BVOESPROC) (const GLbyte *coords); +typedef void (APIENTRYP PFNGLTEXCOORD3BOESPROC) (GLbyte s, GLbyte t, GLbyte r); +typedef void (APIENTRYP PFNGLTEXCOORD3BVOESPROC) (const GLbyte *coords); +typedef void (APIENTRYP PFNGLTEXCOORD4BOESPROC) (GLbyte s, GLbyte t, GLbyte r, GLbyte q); +typedef void (APIENTRYP PFNGLTEXCOORD4BVOESPROC) (const GLbyte *coords); +typedef void (APIENTRYP PFNGLVERTEX2BOESPROC) (GLbyte x); +typedef void (APIENTRYP PFNGLVERTEX2BVOESPROC) (const GLbyte *coords); +typedef void (APIENTRYP PFNGLVERTEX3BOESPROC) (GLbyte x, GLbyte y); +typedef void (APIENTRYP PFNGLVERTEX3BVOESPROC) (const GLbyte *coords); +typedef void (APIENTRYP PFNGLVERTEX4BOESPROC) (GLbyte x, GLbyte y, GLbyte z); +typedef void (APIENTRYP PFNGLVERTEX4BVOESPROC) (const GLbyte *coords); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMultiTexCoord1bOES (GLenum texture, GLbyte s); +GLAPI void APIENTRY glMultiTexCoord1bvOES (GLenum texture, const GLbyte *coords); +GLAPI void APIENTRY glMultiTexCoord2bOES (GLenum texture, GLbyte s, GLbyte t); +GLAPI void APIENTRY glMultiTexCoord2bvOES (GLenum texture, const GLbyte *coords); +GLAPI void APIENTRY glMultiTexCoord3bOES (GLenum texture, GLbyte s, GLbyte t, GLbyte r); +GLAPI void APIENTRY glMultiTexCoord3bvOES (GLenum texture, const GLbyte *coords); +GLAPI void APIENTRY glMultiTexCoord4bOES (GLenum texture, GLbyte s, GLbyte t, GLbyte r, GLbyte q); +GLAPI void APIENTRY glMultiTexCoord4bvOES (GLenum texture, const GLbyte *coords); +GLAPI void APIENTRY glTexCoord1bOES (GLbyte s); +GLAPI void APIENTRY glTexCoord1bvOES (const GLbyte *coords); +GLAPI void APIENTRY glTexCoord2bOES (GLbyte s, GLbyte t); +GLAPI void APIENTRY glTexCoord2bvOES (const GLbyte *coords); +GLAPI void APIENTRY glTexCoord3bOES (GLbyte s, GLbyte t, GLbyte r); +GLAPI void APIENTRY glTexCoord3bvOES (const GLbyte *coords); +GLAPI void APIENTRY glTexCoord4bOES (GLbyte s, GLbyte t, GLbyte r, GLbyte q); +GLAPI void APIENTRY glTexCoord4bvOES (const GLbyte *coords); +GLAPI void APIENTRY glVertex2bOES (GLbyte x); +GLAPI void APIENTRY glVertex2bvOES (const GLbyte *coords); +GLAPI void APIENTRY glVertex3bOES (GLbyte x, GLbyte y); +GLAPI void APIENTRY glVertex3bvOES (const GLbyte *coords); +GLAPI void APIENTRY glVertex4bOES (GLbyte x, GLbyte y, GLbyte z); +GLAPI void APIENTRY glVertex4bvOES (const GLbyte *coords); +#endif +#endif /* GL_OES_byte_coordinates */ + +#ifndef GL_OES_compressed_paletted_texture +#define GL_OES_compressed_paletted_texture 1 +#define GL_PALETTE4_RGB8_OES 0x8B90 +#define GL_PALETTE4_RGBA8_OES 0x8B91 +#define GL_PALETTE4_R5_G6_B5_OES 0x8B92 +#define GL_PALETTE4_RGBA4_OES 0x8B93 +#define GL_PALETTE4_RGB5_A1_OES 0x8B94 +#define GL_PALETTE8_RGB8_OES 0x8B95 +#define GL_PALETTE8_RGBA8_OES 0x8B96 +#define GL_PALETTE8_R5_G6_B5_OES 0x8B97 +#define GL_PALETTE8_RGBA4_OES 0x8B98 +#define GL_PALETTE8_RGB5_A1_OES 0x8B99 +#endif /* GL_OES_compressed_paletted_texture */ + +#ifndef GL_OES_fixed_point +#define GL_OES_fixed_point 1 +typedef GLint GLfixed; +#define GL_FIXED_OES 0x140C +typedef void (APIENTRYP PFNGLALPHAFUNCXOESPROC) (GLenum func, GLfixed ref); +typedef void (APIENTRYP PFNGLCLEARCOLORXOESPROC) (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +typedef void (APIENTRYP PFNGLCLEARDEPTHXOESPROC) (GLfixed depth); +typedef void (APIENTRYP PFNGLCLIPPLANEXOESPROC) (GLenum plane, const GLfixed *equation); +typedef void (APIENTRYP PFNGLCOLOR4XOESPROC) (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +typedef void (APIENTRYP PFNGLDEPTHRANGEXOESPROC) (GLfixed n, GLfixed f); +typedef void (APIENTRYP PFNGLFOGXOESPROC) (GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLFOGXVOESPROC) (GLenum pname, const GLfixed *param); +typedef void (APIENTRYP PFNGLFRUSTUMXOESPROC) (GLfixed l, GLfixed r, GLfixed b, GLfixed t, GLfixed n, GLfixed f); +typedef void (APIENTRYP PFNGLGETCLIPPLANEXOESPROC) (GLenum plane, GLfixed *equation); +typedef void (APIENTRYP PFNGLGETFIXEDVOESPROC) (GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLGETTEXENVXVOESPROC) (GLenum target, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLGETTEXPARAMETERXVOESPROC) (GLenum target, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLLIGHTMODELXOESPROC) (GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLLIGHTMODELXVOESPROC) (GLenum pname, const GLfixed *param); +typedef void (APIENTRYP PFNGLLIGHTXOESPROC) (GLenum light, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLLIGHTXVOESPROC) (GLenum light, GLenum pname, const GLfixed *params); +typedef void (APIENTRYP PFNGLLINEWIDTHXOESPROC) (GLfixed width); +typedef void (APIENTRYP PFNGLLOADMATRIXXOESPROC) (const GLfixed *m); +typedef void (APIENTRYP PFNGLMATERIALXOESPROC) (GLenum face, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLMATERIALXVOESPROC) (GLenum face, GLenum pname, const GLfixed *param); +typedef void (APIENTRYP PFNGLMULTMATRIXXOESPROC) (const GLfixed *m); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4XOESPROC) (GLenum texture, GLfixed s, GLfixed t, GLfixed r, GLfixed q); +typedef void (APIENTRYP PFNGLNORMAL3XOESPROC) (GLfixed nx, GLfixed ny, GLfixed nz); +typedef void (APIENTRYP PFNGLORTHOXOESPROC) (GLfixed l, GLfixed r, GLfixed b, GLfixed t, GLfixed n, GLfixed f); +typedef void (APIENTRYP PFNGLPOINTPARAMETERXVOESPROC) (GLenum pname, const GLfixed *params); +typedef void (APIENTRYP PFNGLPOINTSIZEXOESPROC) (GLfixed size); +typedef void (APIENTRYP PFNGLPOLYGONOFFSETXOESPROC) (GLfixed factor, GLfixed units); +typedef void (APIENTRYP PFNGLROTATEXOESPROC) (GLfixed angle, GLfixed x, GLfixed y, GLfixed z); +typedef void (APIENTRYP PFNGLSAMPLECOVERAGEOESPROC) (GLfixed value, GLboolean invert); +typedef void (APIENTRYP PFNGLSCALEXOESPROC) (GLfixed x, GLfixed y, GLfixed z); +typedef void (APIENTRYP PFNGLTEXENVXOESPROC) (GLenum target, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLTEXENVXVOESPROC) (GLenum target, GLenum pname, const GLfixed *params); +typedef void (APIENTRYP PFNGLTEXPARAMETERXOESPROC) (GLenum target, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLTEXPARAMETERXVOESPROC) (GLenum target, GLenum pname, const GLfixed *params); +typedef void (APIENTRYP PFNGLTRANSLATEXOESPROC) (GLfixed x, GLfixed y, GLfixed z); +typedef void (APIENTRYP PFNGLACCUMXOESPROC) (GLenum op, GLfixed value); +typedef void (APIENTRYP PFNGLBITMAPXOESPROC) (GLsizei width, GLsizei height, GLfixed xorig, GLfixed yorig, GLfixed xmove, GLfixed ymove, const GLubyte *bitmap); +typedef void (APIENTRYP PFNGLBLENDCOLORXOESPROC) (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +typedef void (APIENTRYP PFNGLCLEARACCUMXOESPROC) (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +typedef void (APIENTRYP PFNGLCOLOR3XOESPROC) (GLfixed red, GLfixed green, GLfixed blue); +typedef void (APIENTRYP PFNGLCOLOR3XVOESPROC) (const GLfixed *components); +typedef void (APIENTRYP PFNGLCOLOR4XVOESPROC) (const GLfixed *components); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERXOESPROC) (GLenum target, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERXVOESPROC) (GLenum target, GLenum pname, const GLfixed *params); +typedef void (APIENTRYP PFNGLEVALCOORD1XOESPROC) (GLfixed u); +typedef void (APIENTRYP PFNGLEVALCOORD1XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLEVALCOORD2XOESPROC) (GLfixed u, GLfixed v); +typedef void (APIENTRYP PFNGLEVALCOORD2XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLFEEDBACKBUFFERXOESPROC) (GLsizei n, GLenum type, const GLfixed *buffer); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONPARAMETERXVOESPROC) (GLenum target, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLGETHISTOGRAMPARAMETERXVOESPROC) (GLenum target, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLGETLIGHTXOESPROC) (GLenum light, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLGETMAPXVOESPROC) (GLenum target, GLenum query, GLfixed *v); +typedef void (APIENTRYP PFNGLGETMATERIALXOESPROC) (GLenum face, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLGETPIXELMAPXVPROC) (GLenum map, GLint size, GLfixed *values); +typedef void (APIENTRYP PFNGLGETTEXGENXVOESPROC) (GLenum coord, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLGETTEXLEVELPARAMETERXVOESPROC) (GLenum target, GLint level, GLenum pname, GLfixed *params); +typedef void (APIENTRYP PFNGLINDEXXOESPROC) (GLfixed component); +typedef void (APIENTRYP PFNGLINDEXXVOESPROC) (const GLfixed *component); +typedef void (APIENTRYP PFNGLLOADTRANSPOSEMATRIXXOESPROC) (const GLfixed *m); +typedef void (APIENTRYP PFNGLMAP1XOESPROC) (GLenum target, GLfixed u1, GLfixed u2, GLint stride, GLint order, GLfixed points); +typedef void (APIENTRYP PFNGLMAP2XOESPROC) (GLenum target, GLfixed u1, GLfixed u2, GLint ustride, GLint uorder, GLfixed v1, GLfixed v2, GLint vstride, GLint vorder, GLfixed points); +typedef void (APIENTRYP PFNGLMAPGRID1XOESPROC) (GLint n, GLfixed u1, GLfixed u2); +typedef void (APIENTRYP PFNGLMAPGRID2XOESPROC) (GLint n, GLfixed u1, GLfixed u2, GLfixed v1, GLfixed v2); +typedef void (APIENTRYP PFNGLMULTTRANSPOSEMATRIXXOESPROC) (const GLfixed *m); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1XOESPROC) (GLenum texture, GLfixed s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1XVOESPROC) (GLenum texture, const GLfixed *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2XOESPROC) (GLenum texture, GLfixed s, GLfixed t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2XVOESPROC) (GLenum texture, const GLfixed *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3XOESPROC) (GLenum texture, GLfixed s, GLfixed t, GLfixed r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3XVOESPROC) (GLenum texture, const GLfixed *coords); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4XVOESPROC) (GLenum texture, const GLfixed *coords); +typedef void (APIENTRYP PFNGLNORMAL3XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLPASSTHROUGHXOESPROC) (GLfixed token); +typedef void (APIENTRYP PFNGLPIXELMAPXPROC) (GLenum map, GLint size, const GLfixed *values); +typedef void (APIENTRYP PFNGLPIXELSTOREXPROC) (GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLPIXELTRANSFERXOESPROC) (GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLPIXELZOOMXOESPROC) (GLfixed xfactor, GLfixed yfactor); +typedef void (APIENTRYP PFNGLPRIORITIZETEXTURESXOESPROC) (GLsizei n, const GLuint *textures, const GLfixed *priorities); +typedef void (APIENTRYP PFNGLRASTERPOS2XOESPROC) (GLfixed x, GLfixed y); +typedef void (APIENTRYP PFNGLRASTERPOS2XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLRASTERPOS3XOESPROC) (GLfixed x, GLfixed y, GLfixed z); +typedef void (APIENTRYP PFNGLRASTERPOS3XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLRASTERPOS4XOESPROC) (GLfixed x, GLfixed y, GLfixed z, GLfixed w); +typedef void (APIENTRYP PFNGLRASTERPOS4XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLRECTXOESPROC) (GLfixed x1, GLfixed y1, GLfixed x2, GLfixed y2); +typedef void (APIENTRYP PFNGLRECTXVOESPROC) (const GLfixed *v1, const GLfixed *v2); +typedef void (APIENTRYP PFNGLTEXCOORD1XOESPROC) (GLfixed s); +typedef void (APIENTRYP PFNGLTEXCOORD1XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLTEXCOORD2XOESPROC) (GLfixed s, GLfixed t); +typedef void (APIENTRYP PFNGLTEXCOORD2XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLTEXCOORD3XOESPROC) (GLfixed s, GLfixed t, GLfixed r); +typedef void (APIENTRYP PFNGLTEXCOORD3XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLTEXCOORD4XOESPROC) (GLfixed s, GLfixed t, GLfixed r, GLfixed q); +typedef void (APIENTRYP PFNGLTEXCOORD4XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLTEXGENXOESPROC) (GLenum coord, GLenum pname, GLfixed param); +typedef void (APIENTRYP PFNGLTEXGENXVOESPROC) (GLenum coord, GLenum pname, const GLfixed *params); +typedef void (APIENTRYP PFNGLVERTEX2XOESPROC) (GLfixed x); +typedef void (APIENTRYP PFNGLVERTEX2XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLVERTEX3XOESPROC) (GLfixed x, GLfixed y); +typedef void (APIENTRYP PFNGLVERTEX3XVOESPROC) (const GLfixed *coords); +typedef void (APIENTRYP PFNGLVERTEX4XOESPROC) (GLfixed x, GLfixed y, GLfixed z); +typedef void (APIENTRYP PFNGLVERTEX4XVOESPROC) (const GLfixed *coords); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glAlphaFuncxOES (GLenum func, GLfixed ref); +GLAPI void APIENTRY glClearColorxOES (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +GLAPI void APIENTRY glClearDepthxOES (GLfixed depth); +GLAPI void APIENTRY glClipPlanexOES (GLenum plane, const GLfixed *equation); +GLAPI void APIENTRY glColor4xOES (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +GLAPI void APIENTRY glDepthRangexOES (GLfixed n, GLfixed f); +GLAPI void APIENTRY glFogxOES (GLenum pname, GLfixed param); +GLAPI void APIENTRY glFogxvOES (GLenum pname, const GLfixed *param); +GLAPI void APIENTRY glFrustumxOES (GLfixed l, GLfixed r, GLfixed b, GLfixed t, GLfixed n, GLfixed f); +GLAPI void APIENTRY glGetClipPlanexOES (GLenum plane, GLfixed *equation); +GLAPI void APIENTRY glGetFixedvOES (GLenum pname, GLfixed *params); +GLAPI void APIENTRY glGetTexEnvxvOES (GLenum target, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glGetTexParameterxvOES (GLenum target, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glLightModelxOES (GLenum pname, GLfixed param); +GLAPI void APIENTRY glLightModelxvOES (GLenum pname, const GLfixed *param); +GLAPI void APIENTRY glLightxOES (GLenum light, GLenum pname, GLfixed param); +GLAPI void APIENTRY glLightxvOES (GLenum light, GLenum pname, const GLfixed *params); +GLAPI void APIENTRY glLineWidthxOES (GLfixed width); +GLAPI void APIENTRY glLoadMatrixxOES (const GLfixed *m); +GLAPI void APIENTRY glMaterialxOES (GLenum face, GLenum pname, GLfixed param); +GLAPI void APIENTRY glMaterialxvOES (GLenum face, GLenum pname, const GLfixed *param); +GLAPI void APIENTRY glMultMatrixxOES (const GLfixed *m); +GLAPI void APIENTRY glMultiTexCoord4xOES (GLenum texture, GLfixed s, GLfixed t, GLfixed r, GLfixed q); +GLAPI void APIENTRY glNormal3xOES (GLfixed nx, GLfixed ny, GLfixed nz); +GLAPI void APIENTRY glOrthoxOES (GLfixed l, GLfixed r, GLfixed b, GLfixed t, GLfixed n, GLfixed f); +GLAPI void APIENTRY glPointParameterxvOES (GLenum pname, const GLfixed *params); +GLAPI void APIENTRY glPointSizexOES (GLfixed size); +GLAPI void APIENTRY glPolygonOffsetxOES (GLfixed factor, GLfixed units); +GLAPI void APIENTRY glRotatexOES (GLfixed angle, GLfixed x, GLfixed y, GLfixed z); +GLAPI void APIENTRY glSampleCoverageOES (GLfixed value, GLboolean invert); +GLAPI void APIENTRY glScalexOES (GLfixed x, GLfixed y, GLfixed z); +GLAPI void APIENTRY glTexEnvxOES (GLenum target, GLenum pname, GLfixed param); +GLAPI void APIENTRY glTexEnvxvOES (GLenum target, GLenum pname, const GLfixed *params); +GLAPI void APIENTRY glTexParameterxOES (GLenum target, GLenum pname, GLfixed param); +GLAPI void APIENTRY glTexParameterxvOES (GLenum target, GLenum pname, const GLfixed *params); +GLAPI void APIENTRY glTranslatexOES (GLfixed x, GLfixed y, GLfixed z); +GLAPI void APIENTRY glAccumxOES (GLenum op, GLfixed value); +GLAPI void APIENTRY glBitmapxOES (GLsizei width, GLsizei height, GLfixed xorig, GLfixed yorig, GLfixed xmove, GLfixed ymove, const GLubyte *bitmap); +GLAPI void APIENTRY glBlendColorxOES (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +GLAPI void APIENTRY glClearAccumxOES (GLfixed red, GLfixed green, GLfixed blue, GLfixed alpha); +GLAPI void APIENTRY glColor3xOES (GLfixed red, GLfixed green, GLfixed blue); +GLAPI void APIENTRY glColor3xvOES (const GLfixed *components); +GLAPI void APIENTRY glColor4xvOES (const GLfixed *components); +GLAPI void APIENTRY glConvolutionParameterxOES (GLenum target, GLenum pname, GLfixed param); +GLAPI void APIENTRY glConvolutionParameterxvOES (GLenum target, GLenum pname, const GLfixed *params); +GLAPI void APIENTRY glEvalCoord1xOES (GLfixed u); +GLAPI void APIENTRY glEvalCoord1xvOES (const GLfixed *coords); +GLAPI void APIENTRY glEvalCoord2xOES (GLfixed u, GLfixed v); +GLAPI void APIENTRY glEvalCoord2xvOES (const GLfixed *coords); +GLAPI void APIENTRY glFeedbackBufferxOES (GLsizei n, GLenum type, const GLfixed *buffer); +GLAPI void APIENTRY glGetConvolutionParameterxvOES (GLenum target, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glGetHistogramParameterxvOES (GLenum target, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glGetLightxOES (GLenum light, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glGetMapxvOES (GLenum target, GLenum query, GLfixed *v); +GLAPI void APIENTRY glGetMaterialxOES (GLenum face, GLenum pname, GLfixed param); +GLAPI void APIENTRY glGetPixelMapxv (GLenum map, GLint size, GLfixed *values); +GLAPI void APIENTRY glGetTexGenxvOES (GLenum coord, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glGetTexLevelParameterxvOES (GLenum target, GLint level, GLenum pname, GLfixed *params); +GLAPI void APIENTRY glIndexxOES (GLfixed component); +GLAPI void APIENTRY glIndexxvOES (const GLfixed *component); +GLAPI void APIENTRY glLoadTransposeMatrixxOES (const GLfixed *m); +GLAPI void APIENTRY glMap1xOES (GLenum target, GLfixed u1, GLfixed u2, GLint stride, GLint order, GLfixed points); +GLAPI void APIENTRY glMap2xOES (GLenum target, GLfixed u1, GLfixed u2, GLint ustride, GLint uorder, GLfixed v1, GLfixed v2, GLint vstride, GLint vorder, GLfixed points); +GLAPI void APIENTRY glMapGrid1xOES (GLint n, GLfixed u1, GLfixed u2); +GLAPI void APIENTRY glMapGrid2xOES (GLint n, GLfixed u1, GLfixed u2, GLfixed v1, GLfixed v2); +GLAPI void APIENTRY glMultTransposeMatrixxOES (const GLfixed *m); +GLAPI void APIENTRY glMultiTexCoord1xOES (GLenum texture, GLfixed s); +GLAPI void APIENTRY glMultiTexCoord1xvOES (GLenum texture, const GLfixed *coords); +GLAPI void APIENTRY glMultiTexCoord2xOES (GLenum texture, GLfixed s, GLfixed t); +GLAPI void APIENTRY glMultiTexCoord2xvOES (GLenum texture, const GLfixed *coords); +GLAPI void APIENTRY glMultiTexCoord3xOES (GLenum texture, GLfixed s, GLfixed t, GLfixed r); +GLAPI void APIENTRY glMultiTexCoord3xvOES (GLenum texture, const GLfixed *coords); +GLAPI void APIENTRY glMultiTexCoord4xvOES (GLenum texture, const GLfixed *coords); +GLAPI void APIENTRY glNormal3xvOES (const GLfixed *coords); +GLAPI void APIENTRY glPassThroughxOES (GLfixed token); +GLAPI void APIENTRY glPixelMapx (GLenum map, GLint size, const GLfixed *values); +GLAPI void APIENTRY glPixelStorex (GLenum pname, GLfixed param); +GLAPI void APIENTRY glPixelTransferxOES (GLenum pname, GLfixed param); +GLAPI void APIENTRY glPixelZoomxOES (GLfixed xfactor, GLfixed yfactor); +GLAPI void APIENTRY glPrioritizeTexturesxOES (GLsizei n, const GLuint *textures, const GLfixed *priorities); +GLAPI void APIENTRY glRasterPos2xOES (GLfixed x, GLfixed y); +GLAPI void APIENTRY glRasterPos2xvOES (const GLfixed *coords); +GLAPI void APIENTRY glRasterPos3xOES (GLfixed x, GLfixed y, GLfixed z); +GLAPI void APIENTRY glRasterPos3xvOES (const GLfixed *coords); +GLAPI void APIENTRY glRasterPos4xOES (GLfixed x, GLfixed y, GLfixed z, GLfixed w); +GLAPI void APIENTRY glRasterPos4xvOES (const GLfixed *coords); +GLAPI void APIENTRY glRectxOES (GLfixed x1, GLfixed y1, GLfixed x2, GLfixed y2); +GLAPI void APIENTRY glRectxvOES (const GLfixed *v1, const GLfixed *v2); +GLAPI void APIENTRY glTexCoord1xOES (GLfixed s); +GLAPI void APIENTRY glTexCoord1xvOES (const GLfixed *coords); +GLAPI void APIENTRY glTexCoord2xOES (GLfixed s, GLfixed t); +GLAPI void APIENTRY glTexCoord2xvOES (const GLfixed *coords); +GLAPI void APIENTRY glTexCoord3xOES (GLfixed s, GLfixed t, GLfixed r); +GLAPI void APIENTRY glTexCoord3xvOES (const GLfixed *coords); +GLAPI void APIENTRY glTexCoord4xOES (GLfixed s, GLfixed t, GLfixed r, GLfixed q); +GLAPI void APIENTRY glTexCoord4xvOES (const GLfixed *coords); +GLAPI void APIENTRY glTexGenxOES (GLenum coord, GLenum pname, GLfixed param); +GLAPI void APIENTRY glTexGenxvOES (GLenum coord, GLenum pname, const GLfixed *params); +GLAPI void APIENTRY glVertex2xOES (GLfixed x); +GLAPI void APIENTRY glVertex2xvOES (const GLfixed *coords); +GLAPI void APIENTRY glVertex3xOES (GLfixed x, GLfixed y); +GLAPI void APIENTRY glVertex3xvOES (const GLfixed *coords); +GLAPI void APIENTRY glVertex4xOES (GLfixed x, GLfixed y, GLfixed z); +GLAPI void APIENTRY glVertex4xvOES (const GLfixed *coords); +#endif +#endif /* GL_OES_fixed_point */ + +#ifndef GL_OES_query_matrix +#define GL_OES_query_matrix 1 +typedef GLbitfield (APIENTRYP PFNGLQUERYMATRIXXOESPROC) (GLfixed *mantissa, GLint *exponent); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLbitfield APIENTRY glQueryMatrixxOES (GLfixed *mantissa, GLint *exponent); +#endif +#endif /* GL_OES_query_matrix */ + +#ifndef GL_OES_read_format +#define GL_OES_read_format 1 +#define GL_IMPLEMENTATION_COLOR_READ_TYPE_OES 0x8B9A +#define GL_IMPLEMENTATION_COLOR_READ_FORMAT_OES 0x8B9B +#endif /* GL_OES_read_format */ + +#ifndef GL_OES_single_precision +#define GL_OES_single_precision 1 +typedef void (APIENTRYP PFNGLCLEARDEPTHFOESPROC) (GLclampf depth); +typedef void (APIENTRYP PFNGLCLIPPLANEFOESPROC) (GLenum plane, const GLfloat *equation); +typedef void (APIENTRYP PFNGLDEPTHRANGEFOESPROC) (GLclampf n, GLclampf f); +typedef void (APIENTRYP PFNGLFRUSTUMFOESPROC) (GLfloat l, GLfloat r, GLfloat b, GLfloat t, GLfloat n, GLfloat f); +typedef void (APIENTRYP PFNGLGETCLIPPLANEFOESPROC) (GLenum plane, GLfloat *equation); +typedef void (APIENTRYP PFNGLORTHOFOESPROC) (GLfloat l, GLfloat r, GLfloat b, GLfloat t, GLfloat n, GLfloat f); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glClearDepthfOES (GLclampf depth); +GLAPI void APIENTRY glClipPlanefOES (GLenum plane, const GLfloat *equation); +GLAPI void APIENTRY glDepthRangefOES (GLclampf n, GLclampf f); +GLAPI void APIENTRY glFrustumfOES (GLfloat l, GLfloat r, GLfloat b, GLfloat t, GLfloat n, GLfloat f); +GLAPI void APIENTRY glGetClipPlanefOES (GLenum plane, GLfloat *equation); +GLAPI void APIENTRY glOrthofOES (GLfloat l, GLfloat r, GLfloat b, GLfloat t, GLfloat n, GLfloat f); +#endif +#endif /* GL_OES_single_precision */ + +#ifndef GL_3DFX_multisample +#define GL_3DFX_multisample 1 +#define GL_MULTISAMPLE_3DFX 0x86B2 +#define GL_SAMPLE_BUFFERS_3DFX 0x86B3 +#define GL_SAMPLES_3DFX 0x86B4 +#define GL_MULTISAMPLE_BIT_3DFX 0x20000000 +#endif /* GL_3DFX_multisample */ + +#ifndef GL_3DFX_tbuffer +#define GL_3DFX_tbuffer 1 +typedef void (APIENTRYP PFNGLTBUFFERMASK3DFXPROC) (GLuint mask); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTbufferMask3DFX (GLuint mask); +#endif +#endif /* GL_3DFX_tbuffer */ + +#ifndef GL_3DFX_texture_compression_FXT1 +#define GL_3DFX_texture_compression_FXT1 1 +#define GL_COMPRESSED_RGB_FXT1_3DFX 0x86B0 +#define GL_COMPRESSED_RGBA_FXT1_3DFX 0x86B1 +#endif /* GL_3DFX_texture_compression_FXT1 */ + +#ifndef GL_AMD_blend_minmax_factor +#define GL_AMD_blend_minmax_factor 1 +#define GL_FACTOR_MIN_AMD 0x901C +#define GL_FACTOR_MAX_AMD 0x901D +#endif /* GL_AMD_blend_minmax_factor */ + +#ifndef GL_AMD_conservative_depth +#define GL_AMD_conservative_depth 1 +#endif /* GL_AMD_conservative_depth */ + +#ifndef GL_AMD_debug_output +#define GL_AMD_debug_output 1 +typedef void (APIENTRY *GLDEBUGPROCAMD)(GLuint id,GLenum category,GLenum severity,GLsizei length,const GLchar *message,void *userParam); +#define GL_MAX_DEBUG_MESSAGE_LENGTH_AMD 0x9143 +#define GL_MAX_DEBUG_LOGGED_MESSAGES_AMD 0x9144 +#define GL_DEBUG_LOGGED_MESSAGES_AMD 0x9145 +#define GL_DEBUG_SEVERITY_HIGH_AMD 0x9146 +#define GL_DEBUG_SEVERITY_MEDIUM_AMD 0x9147 +#define GL_DEBUG_SEVERITY_LOW_AMD 0x9148 +#define GL_DEBUG_CATEGORY_API_ERROR_AMD 0x9149 +#define GL_DEBUG_CATEGORY_WINDOW_SYSTEM_AMD 0x914A +#define GL_DEBUG_CATEGORY_DEPRECATION_AMD 0x914B +#define GL_DEBUG_CATEGORY_UNDEFINED_BEHAVIOR_AMD 0x914C +#define GL_DEBUG_CATEGORY_PERFORMANCE_AMD 0x914D +#define GL_DEBUG_CATEGORY_SHADER_COMPILER_AMD 0x914E +#define GL_DEBUG_CATEGORY_APPLICATION_AMD 0x914F +#define GL_DEBUG_CATEGORY_OTHER_AMD 0x9150 +typedef void (APIENTRYP PFNGLDEBUGMESSAGEENABLEAMDPROC) (GLenum category, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +typedef void (APIENTRYP PFNGLDEBUGMESSAGEINSERTAMDPROC) (GLenum category, GLenum severity, GLuint id, GLsizei length, const GLchar *buf); +typedef void (APIENTRYP PFNGLDEBUGMESSAGECALLBACKAMDPROC) (GLDEBUGPROCAMD callback, void *userParam); +typedef GLuint (APIENTRYP PFNGLGETDEBUGMESSAGELOGAMDPROC) (GLuint count, GLsizei bufsize, GLenum *categories, GLuint *severities, GLuint *ids, GLsizei *lengths, GLchar *message); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDebugMessageEnableAMD (GLenum category, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +GLAPI void APIENTRY glDebugMessageInsertAMD (GLenum category, GLenum severity, GLuint id, GLsizei length, const GLchar *buf); +GLAPI void APIENTRY glDebugMessageCallbackAMD (GLDEBUGPROCAMD callback, void *userParam); +GLAPI GLuint APIENTRY glGetDebugMessageLogAMD (GLuint count, GLsizei bufsize, GLenum *categories, GLuint *severities, GLuint *ids, GLsizei *lengths, GLchar *message); +#endif +#endif /* GL_AMD_debug_output */ + +#ifndef GL_AMD_depth_clamp_separate +#define GL_AMD_depth_clamp_separate 1 +#define GL_DEPTH_CLAMP_NEAR_AMD 0x901E +#define GL_DEPTH_CLAMP_FAR_AMD 0x901F +#endif /* GL_AMD_depth_clamp_separate */ + +#ifndef GL_AMD_draw_buffers_blend +#define GL_AMD_draw_buffers_blend 1 +typedef void (APIENTRYP PFNGLBLENDFUNCINDEXEDAMDPROC) (GLuint buf, GLenum src, GLenum dst); +typedef void (APIENTRYP PFNGLBLENDFUNCSEPARATEINDEXEDAMDPROC) (GLuint buf, GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +typedef void (APIENTRYP PFNGLBLENDEQUATIONINDEXEDAMDPROC) (GLuint buf, GLenum mode); +typedef void (APIENTRYP PFNGLBLENDEQUATIONSEPARATEINDEXEDAMDPROC) (GLuint buf, GLenum modeRGB, GLenum modeAlpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendFuncIndexedAMD (GLuint buf, GLenum src, GLenum dst); +GLAPI void APIENTRY glBlendFuncSeparateIndexedAMD (GLuint buf, GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +GLAPI void APIENTRY glBlendEquationIndexedAMD (GLuint buf, GLenum mode); +GLAPI void APIENTRY glBlendEquationSeparateIndexedAMD (GLuint buf, GLenum modeRGB, GLenum modeAlpha); +#endif +#endif /* GL_AMD_draw_buffers_blend */ + +#ifndef GL_AMD_gcn_shader +#define GL_AMD_gcn_shader 1 +#endif /* GL_AMD_gcn_shader */ + +#ifndef GL_AMD_gpu_shader_int64 +#define GL_AMD_gpu_shader_int64 1 +typedef int64_t GLint64EXT; +#define GL_INT64_NV 0x140E +#define GL_UNSIGNED_INT64_NV 0x140F +#define GL_INT8_NV 0x8FE0 +#define GL_INT8_VEC2_NV 0x8FE1 +#define GL_INT8_VEC3_NV 0x8FE2 +#define GL_INT8_VEC4_NV 0x8FE3 +#define GL_INT16_NV 0x8FE4 +#define GL_INT16_VEC2_NV 0x8FE5 +#define GL_INT16_VEC3_NV 0x8FE6 +#define GL_INT16_VEC4_NV 0x8FE7 +#define GL_INT64_VEC2_NV 0x8FE9 +#define GL_INT64_VEC3_NV 0x8FEA +#define GL_INT64_VEC4_NV 0x8FEB +#define GL_UNSIGNED_INT8_NV 0x8FEC +#define GL_UNSIGNED_INT8_VEC2_NV 0x8FED +#define GL_UNSIGNED_INT8_VEC3_NV 0x8FEE +#define GL_UNSIGNED_INT8_VEC4_NV 0x8FEF +#define GL_UNSIGNED_INT16_NV 0x8FF0 +#define GL_UNSIGNED_INT16_VEC2_NV 0x8FF1 +#define GL_UNSIGNED_INT16_VEC3_NV 0x8FF2 +#define GL_UNSIGNED_INT16_VEC4_NV 0x8FF3 +#define GL_UNSIGNED_INT64_VEC2_NV 0x8FF5 +#define GL_UNSIGNED_INT64_VEC3_NV 0x8FF6 +#define GL_UNSIGNED_INT64_VEC4_NV 0x8FF7 +#define GL_FLOAT16_NV 0x8FF8 +#define GL_FLOAT16_VEC2_NV 0x8FF9 +#define GL_FLOAT16_VEC3_NV 0x8FFA +#define GL_FLOAT16_VEC4_NV 0x8FFB +typedef void (APIENTRYP PFNGLUNIFORM1I64NVPROC) (GLint location, GLint64EXT x); +typedef void (APIENTRYP PFNGLUNIFORM2I64NVPROC) (GLint location, GLint64EXT x, GLint64EXT y); +typedef void (APIENTRYP PFNGLUNIFORM3I64NVPROC) (GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z); +typedef void (APIENTRYP PFNGLUNIFORM4I64NVPROC) (GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z, GLint64EXT w); +typedef void (APIENTRYP PFNGLUNIFORM1I64VNVPROC) (GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM2I64VNVPROC) (GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM3I64VNVPROC) (GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM4I64VNVPROC) (GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM1UI64NVPROC) (GLint location, GLuint64EXT x); +typedef void (APIENTRYP PFNGLUNIFORM2UI64NVPROC) (GLint location, GLuint64EXT x, GLuint64EXT y); +typedef void (APIENTRYP PFNGLUNIFORM3UI64NVPROC) (GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z); +typedef void (APIENTRYP PFNGLUNIFORM4UI64NVPROC) (GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z, GLuint64EXT w); +typedef void (APIENTRYP PFNGLUNIFORM1UI64VNVPROC) (GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM2UI64VNVPROC) (GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM3UI64VNVPROC) (GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLUNIFORM4UI64VNVPROC) (GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLGETUNIFORMI64VNVPROC) (GLuint program, GLint location, GLint64EXT *params); +typedef void (APIENTRYP PFNGLGETUNIFORMUI64VNVPROC) (GLuint program, GLint location, GLuint64EXT *params); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1I64NVPROC) (GLuint program, GLint location, GLint64EXT x); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2I64NVPROC) (GLuint program, GLint location, GLint64EXT x, GLint64EXT y); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3I64NVPROC) (GLuint program, GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4I64NVPROC) (GLuint program, GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z, GLint64EXT w); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1I64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2I64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3I64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4I64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1UI64NVPROC) (GLuint program, GLint location, GLuint64EXT x); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2UI64NVPROC) (GLuint program, GLint location, GLuint64EXT x, GLuint64EXT y); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3UI64NVPROC) (GLuint program, GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4UI64NVPROC) (GLuint program, GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z, GLuint64EXT w); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1UI64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2UI64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3UI64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4UI64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glUniform1i64NV (GLint location, GLint64EXT x); +GLAPI void APIENTRY glUniform2i64NV (GLint location, GLint64EXT x, GLint64EXT y); +GLAPI void APIENTRY glUniform3i64NV (GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z); +GLAPI void APIENTRY glUniform4i64NV (GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z, GLint64EXT w); +GLAPI void APIENTRY glUniform1i64vNV (GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glUniform2i64vNV (GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glUniform3i64vNV (GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glUniform4i64vNV (GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glUniform1ui64NV (GLint location, GLuint64EXT x); +GLAPI void APIENTRY glUniform2ui64NV (GLint location, GLuint64EXT x, GLuint64EXT y); +GLAPI void APIENTRY glUniform3ui64NV (GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z); +GLAPI void APIENTRY glUniform4ui64NV (GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z, GLuint64EXT w); +GLAPI void APIENTRY glUniform1ui64vNV (GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glUniform2ui64vNV (GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glUniform3ui64vNV (GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glUniform4ui64vNV (GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glGetUniformi64vNV (GLuint program, GLint location, GLint64EXT *params); +GLAPI void APIENTRY glGetUniformui64vNV (GLuint program, GLint location, GLuint64EXT *params); +GLAPI void APIENTRY glProgramUniform1i64NV (GLuint program, GLint location, GLint64EXT x); +GLAPI void APIENTRY glProgramUniform2i64NV (GLuint program, GLint location, GLint64EXT x, GLint64EXT y); +GLAPI void APIENTRY glProgramUniform3i64NV (GLuint program, GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z); +GLAPI void APIENTRY glProgramUniform4i64NV (GLuint program, GLint location, GLint64EXT x, GLint64EXT y, GLint64EXT z, GLint64EXT w); +GLAPI void APIENTRY glProgramUniform1i64vNV (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glProgramUniform2i64vNV (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glProgramUniform3i64vNV (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glProgramUniform4i64vNV (GLuint program, GLint location, GLsizei count, const GLint64EXT *value); +GLAPI void APIENTRY glProgramUniform1ui64NV (GLuint program, GLint location, GLuint64EXT x); +GLAPI void APIENTRY glProgramUniform2ui64NV (GLuint program, GLint location, GLuint64EXT x, GLuint64EXT y); +GLAPI void APIENTRY glProgramUniform3ui64NV (GLuint program, GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z); +GLAPI void APIENTRY glProgramUniform4ui64NV (GLuint program, GLint location, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z, GLuint64EXT w); +GLAPI void APIENTRY glProgramUniform1ui64vNV (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glProgramUniform2ui64vNV (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glProgramUniform3ui64vNV (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glProgramUniform4ui64vNV (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +#endif +#endif /* GL_AMD_gpu_shader_int64 */ + +#ifndef GL_AMD_interleaved_elements +#define GL_AMD_interleaved_elements 1 +#define GL_VERTEX_ELEMENT_SWIZZLE_AMD 0x91A4 +#define GL_VERTEX_ID_SWIZZLE_AMD 0x91A5 +typedef void (APIENTRYP PFNGLVERTEXATTRIBPARAMETERIAMDPROC) (GLuint index, GLenum pname, GLint param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttribParameteriAMD (GLuint index, GLenum pname, GLint param); +#endif +#endif /* GL_AMD_interleaved_elements */ + +#ifndef GL_AMD_multi_draw_indirect +#define GL_AMD_multi_draw_indirect 1 +typedef void (APIENTRYP PFNGLMULTIDRAWARRAYSINDIRECTAMDPROC) (GLenum mode, const void *indirect, GLsizei primcount, GLsizei stride); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSINDIRECTAMDPROC) (GLenum mode, GLenum type, const void *indirect, GLsizei primcount, GLsizei stride); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMultiDrawArraysIndirectAMD (GLenum mode, const void *indirect, GLsizei primcount, GLsizei stride); +GLAPI void APIENTRY glMultiDrawElementsIndirectAMD (GLenum mode, GLenum type, const void *indirect, GLsizei primcount, GLsizei stride); +#endif +#endif /* GL_AMD_multi_draw_indirect */ + +#ifndef GL_AMD_name_gen_delete +#define GL_AMD_name_gen_delete 1 +#define GL_DATA_BUFFER_AMD 0x9151 +#define GL_PERFORMANCE_MONITOR_AMD 0x9152 +#define GL_QUERY_OBJECT_AMD 0x9153 +#define GL_VERTEX_ARRAY_OBJECT_AMD 0x9154 +#define GL_SAMPLER_OBJECT_AMD 0x9155 +typedef void (APIENTRYP PFNGLGENNAMESAMDPROC) (GLenum identifier, GLuint num, GLuint *names); +typedef void (APIENTRYP PFNGLDELETENAMESAMDPROC) (GLenum identifier, GLuint num, const GLuint *names); +typedef GLboolean (APIENTRYP PFNGLISNAMEAMDPROC) (GLenum identifier, GLuint name); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGenNamesAMD (GLenum identifier, GLuint num, GLuint *names); +GLAPI void APIENTRY glDeleteNamesAMD (GLenum identifier, GLuint num, const GLuint *names); +GLAPI GLboolean APIENTRY glIsNameAMD (GLenum identifier, GLuint name); +#endif +#endif /* GL_AMD_name_gen_delete */ + +#ifndef GL_AMD_occlusion_query_event +#define GL_AMD_occlusion_query_event 1 +#define GL_OCCLUSION_QUERY_EVENT_MASK_AMD 0x874F +#define GL_QUERY_DEPTH_PASS_EVENT_BIT_AMD 0x00000001 +#define GL_QUERY_DEPTH_FAIL_EVENT_BIT_AMD 0x00000002 +#define GL_QUERY_STENCIL_FAIL_EVENT_BIT_AMD 0x00000004 +#define GL_QUERY_DEPTH_BOUNDS_FAIL_EVENT_BIT_AMD 0x00000008 +#define GL_QUERY_ALL_EVENT_BITS_AMD 0xFFFFFFFF +typedef void (APIENTRYP PFNGLQUERYOBJECTPARAMETERUIAMDPROC) (GLenum target, GLuint id, GLenum pname, GLuint param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glQueryObjectParameteruiAMD (GLenum target, GLuint id, GLenum pname, GLuint param); +#endif +#endif /* GL_AMD_occlusion_query_event */ + +#ifndef GL_AMD_performance_monitor +#define GL_AMD_performance_monitor 1 +#define GL_COUNTER_TYPE_AMD 0x8BC0 +#define GL_COUNTER_RANGE_AMD 0x8BC1 +#define GL_UNSIGNED_INT64_AMD 0x8BC2 +#define GL_PERCENTAGE_AMD 0x8BC3 +#define GL_PERFMON_RESULT_AVAILABLE_AMD 0x8BC4 +#define GL_PERFMON_RESULT_SIZE_AMD 0x8BC5 +#define GL_PERFMON_RESULT_AMD 0x8BC6 +typedef void (APIENTRYP PFNGLGETPERFMONITORGROUPSAMDPROC) (GLint *numGroups, GLsizei groupsSize, GLuint *groups); +typedef void (APIENTRYP PFNGLGETPERFMONITORCOUNTERSAMDPROC) (GLuint group, GLint *numCounters, GLint *maxActiveCounters, GLsizei counterSize, GLuint *counters); +typedef void (APIENTRYP PFNGLGETPERFMONITORGROUPSTRINGAMDPROC) (GLuint group, GLsizei bufSize, GLsizei *length, GLchar *groupString); +typedef void (APIENTRYP PFNGLGETPERFMONITORCOUNTERSTRINGAMDPROC) (GLuint group, GLuint counter, GLsizei bufSize, GLsizei *length, GLchar *counterString); +typedef void (APIENTRYP PFNGLGETPERFMONITORCOUNTERINFOAMDPROC) (GLuint group, GLuint counter, GLenum pname, void *data); +typedef void (APIENTRYP PFNGLGENPERFMONITORSAMDPROC) (GLsizei n, GLuint *monitors); +typedef void (APIENTRYP PFNGLDELETEPERFMONITORSAMDPROC) (GLsizei n, GLuint *monitors); +typedef void (APIENTRYP PFNGLSELECTPERFMONITORCOUNTERSAMDPROC) (GLuint monitor, GLboolean enable, GLuint group, GLint numCounters, GLuint *counterList); +typedef void (APIENTRYP PFNGLBEGINPERFMONITORAMDPROC) (GLuint monitor); +typedef void (APIENTRYP PFNGLENDPERFMONITORAMDPROC) (GLuint monitor); +typedef void (APIENTRYP PFNGLGETPERFMONITORCOUNTERDATAAMDPROC) (GLuint monitor, GLenum pname, GLsizei dataSize, GLuint *data, GLint *bytesWritten); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetPerfMonitorGroupsAMD (GLint *numGroups, GLsizei groupsSize, GLuint *groups); +GLAPI void APIENTRY glGetPerfMonitorCountersAMD (GLuint group, GLint *numCounters, GLint *maxActiveCounters, GLsizei counterSize, GLuint *counters); +GLAPI void APIENTRY glGetPerfMonitorGroupStringAMD (GLuint group, GLsizei bufSize, GLsizei *length, GLchar *groupString); +GLAPI void APIENTRY glGetPerfMonitorCounterStringAMD (GLuint group, GLuint counter, GLsizei bufSize, GLsizei *length, GLchar *counterString); +GLAPI void APIENTRY glGetPerfMonitorCounterInfoAMD (GLuint group, GLuint counter, GLenum pname, void *data); +GLAPI void APIENTRY glGenPerfMonitorsAMD (GLsizei n, GLuint *monitors); +GLAPI void APIENTRY glDeletePerfMonitorsAMD (GLsizei n, GLuint *monitors); +GLAPI void APIENTRY glSelectPerfMonitorCountersAMD (GLuint monitor, GLboolean enable, GLuint group, GLint numCounters, GLuint *counterList); +GLAPI void APIENTRY glBeginPerfMonitorAMD (GLuint monitor); +GLAPI void APIENTRY glEndPerfMonitorAMD (GLuint monitor); +GLAPI void APIENTRY glGetPerfMonitorCounterDataAMD (GLuint monitor, GLenum pname, GLsizei dataSize, GLuint *data, GLint *bytesWritten); +#endif +#endif /* GL_AMD_performance_monitor */ + +#ifndef GL_AMD_pinned_memory +#define GL_AMD_pinned_memory 1 +#define GL_EXTERNAL_VIRTUAL_MEMORY_BUFFER_AMD 0x9160 +#endif /* GL_AMD_pinned_memory */ + +#ifndef GL_AMD_query_buffer_object +#define GL_AMD_query_buffer_object 1 +#define GL_QUERY_BUFFER_AMD 0x9192 +#define GL_QUERY_BUFFER_BINDING_AMD 0x9193 +#define GL_QUERY_RESULT_NO_WAIT_AMD 0x9194 +#endif /* GL_AMD_query_buffer_object */ + +#ifndef GL_AMD_sample_positions +#define GL_AMD_sample_positions 1 +#define GL_SUBSAMPLE_DISTANCE_AMD 0x883F +typedef void (APIENTRYP PFNGLSETMULTISAMPLEFVAMDPROC) (GLenum pname, GLuint index, const GLfloat *val); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSetMultisamplefvAMD (GLenum pname, GLuint index, const GLfloat *val); +#endif +#endif /* GL_AMD_sample_positions */ + +#ifndef GL_AMD_seamless_cubemap_per_texture +#define GL_AMD_seamless_cubemap_per_texture 1 +#endif /* GL_AMD_seamless_cubemap_per_texture */ + +#ifndef GL_AMD_shader_atomic_counter_ops +#define GL_AMD_shader_atomic_counter_ops 1 +#endif /* GL_AMD_shader_atomic_counter_ops */ + +#ifndef GL_AMD_shader_stencil_export +#define GL_AMD_shader_stencil_export 1 +#endif /* GL_AMD_shader_stencil_export */ + +#ifndef GL_AMD_shader_trinary_minmax +#define GL_AMD_shader_trinary_minmax 1 +#endif /* GL_AMD_shader_trinary_minmax */ + +#ifndef GL_AMD_sparse_texture +#define GL_AMD_sparse_texture 1 +#define GL_VIRTUAL_PAGE_SIZE_X_AMD 0x9195 +#define GL_VIRTUAL_PAGE_SIZE_Y_AMD 0x9196 +#define GL_VIRTUAL_PAGE_SIZE_Z_AMD 0x9197 +#define GL_MAX_SPARSE_TEXTURE_SIZE_AMD 0x9198 +#define GL_MAX_SPARSE_3D_TEXTURE_SIZE_AMD 0x9199 +#define GL_MAX_SPARSE_ARRAY_TEXTURE_LAYERS 0x919A +#define GL_MIN_SPARSE_LEVEL_AMD 0x919B +#define GL_MIN_LOD_WARNING_AMD 0x919C +#define GL_TEXTURE_STORAGE_SPARSE_BIT_AMD 0x00000001 +typedef void (APIENTRYP PFNGLTEXSTORAGESPARSEAMDPROC) (GLenum target, GLenum internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLsizei layers, GLbitfield flags); +typedef void (APIENTRYP PFNGLTEXTURESTORAGESPARSEAMDPROC) (GLuint texture, GLenum target, GLenum internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLsizei layers, GLbitfield flags); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexStorageSparseAMD (GLenum target, GLenum internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLsizei layers, GLbitfield flags); +GLAPI void APIENTRY glTextureStorageSparseAMD (GLuint texture, GLenum target, GLenum internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLsizei layers, GLbitfield flags); +#endif +#endif /* GL_AMD_sparse_texture */ + +#ifndef GL_AMD_stencil_operation_extended +#define GL_AMD_stencil_operation_extended 1 +#define GL_SET_AMD 0x874A +#define GL_REPLACE_VALUE_AMD 0x874B +#define GL_STENCIL_OP_VALUE_AMD 0x874C +#define GL_STENCIL_BACK_OP_VALUE_AMD 0x874D +typedef void (APIENTRYP PFNGLSTENCILOPVALUEAMDPROC) (GLenum face, GLuint value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glStencilOpValueAMD (GLenum face, GLuint value); +#endif +#endif /* GL_AMD_stencil_operation_extended */ + +#ifndef GL_AMD_texture_texture4 +#define GL_AMD_texture_texture4 1 +#endif /* GL_AMD_texture_texture4 */ + +#ifndef GL_AMD_transform_feedback3_lines_triangles +#define GL_AMD_transform_feedback3_lines_triangles 1 +#endif /* GL_AMD_transform_feedback3_lines_triangles */ + +#ifndef GL_AMD_transform_feedback4 +#define GL_AMD_transform_feedback4 1 +#define GL_STREAM_RASTERIZATION_AMD 0x91A0 +#endif /* GL_AMD_transform_feedback4 */ + +#ifndef GL_AMD_vertex_shader_layer +#define GL_AMD_vertex_shader_layer 1 +#endif /* GL_AMD_vertex_shader_layer */ + +#ifndef GL_AMD_vertex_shader_tessellator +#define GL_AMD_vertex_shader_tessellator 1 +#define GL_SAMPLER_BUFFER_AMD 0x9001 +#define GL_INT_SAMPLER_BUFFER_AMD 0x9002 +#define GL_UNSIGNED_INT_SAMPLER_BUFFER_AMD 0x9003 +#define GL_TESSELLATION_MODE_AMD 0x9004 +#define GL_TESSELLATION_FACTOR_AMD 0x9005 +#define GL_DISCRETE_AMD 0x9006 +#define GL_CONTINUOUS_AMD 0x9007 +typedef void (APIENTRYP PFNGLTESSELLATIONFACTORAMDPROC) (GLfloat factor); +typedef void (APIENTRYP PFNGLTESSELLATIONMODEAMDPROC) (GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTessellationFactorAMD (GLfloat factor); +GLAPI void APIENTRY glTessellationModeAMD (GLenum mode); +#endif +#endif /* GL_AMD_vertex_shader_tessellator */ + +#ifndef GL_AMD_vertex_shader_viewport_index +#define GL_AMD_vertex_shader_viewport_index 1 +#endif /* GL_AMD_vertex_shader_viewport_index */ + +#ifndef GL_APPLE_aux_depth_stencil +#define GL_APPLE_aux_depth_stencil 1 +#define GL_AUX_DEPTH_STENCIL_APPLE 0x8A14 +#endif /* GL_APPLE_aux_depth_stencil */ + +#ifndef GL_APPLE_client_storage +#define GL_APPLE_client_storage 1 +#define GL_UNPACK_CLIENT_STORAGE_APPLE 0x85B2 +#endif /* GL_APPLE_client_storage */ + +#ifndef GL_APPLE_element_array +#define GL_APPLE_element_array 1 +#define GL_ELEMENT_ARRAY_APPLE 0x8A0C +#define GL_ELEMENT_ARRAY_TYPE_APPLE 0x8A0D +#define GL_ELEMENT_ARRAY_POINTER_APPLE 0x8A0E +typedef void (APIENTRYP PFNGLELEMENTPOINTERAPPLEPROC) (GLenum type, const void *pointer); +typedef void (APIENTRYP PFNGLDRAWELEMENTARRAYAPPLEPROC) (GLenum mode, GLint first, GLsizei count); +typedef void (APIENTRYP PFNGLDRAWRANGEELEMENTARRAYAPPLEPROC) (GLenum mode, GLuint start, GLuint end, GLint first, GLsizei count); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTARRAYAPPLEPROC) (GLenum mode, const GLint *first, const GLsizei *count, GLsizei primcount); +typedef void (APIENTRYP PFNGLMULTIDRAWRANGEELEMENTARRAYAPPLEPROC) (GLenum mode, GLuint start, GLuint end, const GLint *first, const GLsizei *count, GLsizei primcount); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glElementPointerAPPLE (GLenum type, const void *pointer); +GLAPI void APIENTRY glDrawElementArrayAPPLE (GLenum mode, GLint first, GLsizei count); +GLAPI void APIENTRY glDrawRangeElementArrayAPPLE (GLenum mode, GLuint start, GLuint end, GLint first, GLsizei count); +GLAPI void APIENTRY glMultiDrawElementArrayAPPLE (GLenum mode, const GLint *first, const GLsizei *count, GLsizei primcount); +GLAPI void APIENTRY glMultiDrawRangeElementArrayAPPLE (GLenum mode, GLuint start, GLuint end, const GLint *first, const GLsizei *count, GLsizei primcount); +#endif +#endif /* GL_APPLE_element_array */ + +#ifndef GL_APPLE_fence +#define GL_APPLE_fence 1 +#define GL_DRAW_PIXELS_APPLE 0x8A0A +#define GL_FENCE_APPLE 0x8A0B +typedef void (APIENTRYP PFNGLGENFENCESAPPLEPROC) (GLsizei n, GLuint *fences); +typedef void (APIENTRYP PFNGLDELETEFENCESAPPLEPROC) (GLsizei n, const GLuint *fences); +typedef void (APIENTRYP PFNGLSETFENCEAPPLEPROC) (GLuint fence); +typedef GLboolean (APIENTRYP PFNGLISFENCEAPPLEPROC) (GLuint fence); +typedef GLboolean (APIENTRYP PFNGLTESTFENCEAPPLEPROC) (GLuint fence); +typedef void (APIENTRYP PFNGLFINISHFENCEAPPLEPROC) (GLuint fence); +typedef GLboolean (APIENTRYP PFNGLTESTOBJECTAPPLEPROC) (GLenum object, GLuint name); +typedef void (APIENTRYP PFNGLFINISHOBJECTAPPLEPROC) (GLenum object, GLint name); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGenFencesAPPLE (GLsizei n, GLuint *fences); +GLAPI void APIENTRY glDeleteFencesAPPLE (GLsizei n, const GLuint *fences); +GLAPI void APIENTRY glSetFenceAPPLE (GLuint fence); +GLAPI GLboolean APIENTRY glIsFenceAPPLE (GLuint fence); +GLAPI GLboolean APIENTRY glTestFenceAPPLE (GLuint fence); +GLAPI void APIENTRY glFinishFenceAPPLE (GLuint fence); +GLAPI GLboolean APIENTRY glTestObjectAPPLE (GLenum object, GLuint name); +GLAPI void APIENTRY glFinishObjectAPPLE (GLenum object, GLint name); +#endif +#endif /* GL_APPLE_fence */ + +#ifndef GL_APPLE_float_pixels +#define GL_APPLE_float_pixels 1 +#define GL_HALF_APPLE 0x140B +#define GL_RGBA_FLOAT32_APPLE 0x8814 +#define GL_RGB_FLOAT32_APPLE 0x8815 +#define GL_ALPHA_FLOAT32_APPLE 0x8816 +#define GL_INTENSITY_FLOAT32_APPLE 0x8817 +#define GL_LUMINANCE_FLOAT32_APPLE 0x8818 +#define GL_LUMINANCE_ALPHA_FLOAT32_APPLE 0x8819 +#define GL_RGBA_FLOAT16_APPLE 0x881A +#define GL_RGB_FLOAT16_APPLE 0x881B +#define GL_ALPHA_FLOAT16_APPLE 0x881C +#define GL_INTENSITY_FLOAT16_APPLE 0x881D +#define GL_LUMINANCE_FLOAT16_APPLE 0x881E +#define GL_LUMINANCE_ALPHA_FLOAT16_APPLE 0x881F +#define GL_COLOR_FLOAT_APPLE 0x8A0F +#endif /* GL_APPLE_float_pixels */ + +#ifndef GL_APPLE_flush_buffer_range +#define GL_APPLE_flush_buffer_range 1 +#define GL_BUFFER_SERIALIZED_MODIFY_APPLE 0x8A12 +#define GL_BUFFER_FLUSHING_UNMAP_APPLE 0x8A13 +typedef void (APIENTRYP PFNGLBUFFERPARAMETERIAPPLEPROC) (GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLFLUSHMAPPEDBUFFERRANGEAPPLEPROC) (GLenum target, GLintptr offset, GLsizeiptr size); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBufferParameteriAPPLE (GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glFlushMappedBufferRangeAPPLE (GLenum target, GLintptr offset, GLsizeiptr size); +#endif +#endif /* GL_APPLE_flush_buffer_range */ + +#ifndef GL_APPLE_object_purgeable +#define GL_APPLE_object_purgeable 1 +#define GL_BUFFER_OBJECT_APPLE 0x85B3 +#define GL_RELEASED_APPLE 0x8A19 +#define GL_VOLATILE_APPLE 0x8A1A +#define GL_RETAINED_APPLE 0x8A1B +#define GL_UNDEFINED_APPLE 0x8A1C +#define GL_PURGEABLE_APPLE 0x8A1D +typedef GLenum (APIENTRYP PFNGLOBJECTPURGEABLEAPPLEPROC) (GLenum objectType, GLuint name, GLenum option); +typedef GLenum (APIENTRYP PFNGLOBJECTUNPURGEABLEAPPLEPROC) (GLenum objectType, GLuint name, GLenum option); +typedef void (APIENTRYP PFNGLGETOBJECTPARAMETERIVAPPLEPROC) (GLenum objectType, GLuint name, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLenum APIENTRY glObjectPurgeableAPPLE (GLenum objectType, GLuint name, GLenum option); +GLAPI GLenum APIENTRY glObjectUnpurgeableAPPLE (GLenum objectType, GLuint name, GLenum option); +GLAPI void APIENTRY glGetObjectParameterivAPPLE (GLenum objectType, GLuint name, GLenum pname, GLint *params); +#endif +#endif /* GL_APPLE_object_purgeable */ + +#ifndef GL_APPLE_rgb_422 +#define GL_APPLE_rgb_422 1 +#define GL_RGB_422_APPLE 0x8A1F +#define GL_UNSIGNED_SHORT_8_8_APPLE 0x85BA +#define GL_UNSIGNED_SHORT_8_8_REV_APPLE 0x85BB +#define GL_RGB_RAW_422_APPLE 0x8A51 +#endif /* GL_APPLE_rgb_422 */ + +#ifndef GL_APPLE_row_bytes +#define GL_APPLE_row_bytes 1 +#define GL_PACK_ROW_BYTES_APPLE 0x8A15 +#define GL_UNPACK_ROW_BYTES_APPLE 0x8A16 +#endif /* GL_APPLE_row_bytes */ + +#ifndef GL_APPLE_specular_vector +#define GL_APPLE_specular_vector 1 +#define GL_LIGHT_MODEL_SPECULAR_VECTOR_APPLE 0x85B0 +#endif /* GL_APPLE_specular_vector */ + +#ifndef GL_APPLE_texture_range +#define GL_APPLE_texture_range 1 +#define GL_TEXTURE_RANGE_LENGTH_APPLE 0x85B7 +#define GL_TEXTURE_RANGE_POINTER_APPLE 0x85B8 +#define GL_TEXTURE_STORAGE_HINT_APPLE 0x85BC +#define GL_STORAGE_PRIVATE_APPLE 0x85BD +#define GL_STORAGE_CACHED_APPLE 0x85BE +#define GL_STORAGE_SHARED_APPLE 0x85BF +typedef void (APIENTRYP PFNGLTEXTURERANGEAPPLEPROC) (GLenum target, GLsizei length, const void *pointer); +typedef void (APIENTRYP PFNGLGETTEXPARAMETERPOINTERVAPPLEPROC) (GLenum target, GLenum pname, void **params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTextureRangeAPPLE (GLenum target, GLsizei length, const void *pointer); +GLAPI void APIENTRY glGetTexParameterPointervAPPLE (GLenum target, GLenum pname, void **params); +#endif +#endif /* GL_APPLE_texture_range */ + +#ifndef GL_APPLE_transform_hint +#define GL_APPLE_transform_hint 1 +#define GL_TRANSFORM_HINT_APPLE 0x85B1 +#endif /* GL_APPLE_transform_hint */ + +#ifndef GL_APPLE_vertex_array_object +#define GL_APPLE_vertex_array_object 1 +#define GL_VERTEX_ARRAY_BINDING_APPLE 0x85B5 +typedef void (APIENTRYP PFNGLBINDVERTEXARRAYAPPLEPROC) (GLuint array); +typedef void (APIENTRYP PFNGLDELETEVERTEXARRAYSAPPLEPROC) (GLsizei n, const GLuint *arrays); +typedef void (APIENTRYP PFNGLGENVERTEXARRAYSAPPLEPROC) (GLsizei n, GLuint *arrays); +typedef GLboolean (APIENTRYP PFNGLISVERTEXARRAYAPPLEPROC) (GLuint array); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBindVertexArrayAPPLE (GLuint array); +GLAPI void APIENTRY glDeleteVertexArraysAPPLE (GLsizei n, const GLuint *arrays); +GLAPI void APIENTRY glGenVertexArraysAPPLE (GLsizei n, GLuint *arrays); +GLAPI GLboolean APIENTRY glIsVertexArrayAPPLE (GLuint array); +#endif +#endif /* GL_APPLE_vertex_array_object */ + +#ifndef GL_APPLE_vertex_array_range +#define GL_APPLE_vertex_array_range 1 +#define GL_VERTEX_ARRAY_RANGE_APPLE 0x851D +#define GL_VERTEX_ARRAY_RANGE_LENGTH_APPLE 0x851E +#define GL_VERTEX_ARRAY_STORAGE_HINT_APPLE 0x851F +#define GL_VERTEX_ARRAY_RANGE_POINTER_APPLE 0x8521 +#define GL_STORAGE_CLIENT_APPLE 0x85B4 +typedef void (APIENTRYP PFNGLVERTEXARRAYRANGEAPPLEPROC) (GLsizei length, void *pointer); +typedef void (APIENTRYP PFNGLFLUSHVERTEXARRAYRANGEAPPLEPROC) (GLsizei length, void *pointer); +typedef void (APIENTRYP PFNGLVERTEXARRAYPARAMETERIAPPLEPROC) (GLenum pname, GLint param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexArrayRangeAPPLE (GLsizei length, void *pointer); +GLAPI void APIENTRY glFlushVertexArrayRangeAPPLE (GLsizei length, void *pointer); +GLAPI void APIENTRY glVertexArrayParameteriAPPLE (GLenum pname, GLint param); +#endif +#endif /* GL_APPLE_vertex_array_range */ + +#ifndef GL_APPLE_vertex_program_evaluators +#define GL_APPLE_vertex_program_evaluators 1 +#define GL_VERTEX_ATTRIB_MAP1_APPLE 0x8A00 +#define GL_VERTEX_ATTRIB_MAP2_APPLE 0x8A01 +#define GL_VERTEX_ATTRIB_MAP1_SIZE_APPLE 0x8A02 +#define GL_VERTEX_ATTRIB_MAP1_COEFF_APPLE 0x8A03 +#define GL_VERTEX_ATTRIB_MAP1_ORDER_APPLE 0x8A04 +#define GL_VERTEX_ATTRIB_MAP1_DOMAIN_APPLE 0x8A05 +#define GL_VERTEX_ATTRIB_MAP2_SIZE_APPLE 0x8A06 +#define GL_VERTEX_ATTRIB_MAP2_COEFF_APPLE 0x8A07 +#define GL_VERTEX_ATTRIB_MAP2_ORDER_APPLE 0x8A08 +#define GL_VERTEX_ATTRIB_MAP2_DOMAIN_APPLE 0x8A09 +typedef void (APIENTRYP PFNGLENABLEVERTEXATTRIBAPPLEPROC) (GLuint index, GLenum pname); +typedef void (APIENTRYP PFNGLDISABLEVERTEXATTRIBAPPLEPROC) (GLuint index, GLenum pname); +typedef GLboolean (APIENTRYP PFNGLISVERTEXATTRIBENABLEDAPPLEPROC) (GLuint index, GLenum pname); +typedef void (APIENTRYP PFNGLMAPVERTEXATTRIB1DAPPLEPROC) (GLuint index, GLuint size, GLdouble u1, GLdouble u2, GLint stride, GLint order, const GLdouble *points); +typedef void (APIENTRYP PFNGLMAPVERTEXATTRIB1FAPPLEPROC) (GLuint index, GLuint size, GLfloat u1, GLfloat u2, GLint stride, GLint order, const GLfloat *points); +typedef void (APIENTRYP PFNGLMAPVERTEXATTRIB2DAPPLEPROC) (GLuint index, GLuint size, GLdouble u1, GLdouble u2, GLint ustride, GLint uorder, GLdouble v1, GLdouble v2, GLint vstride, GLint vorder, const GLdouble *points); +typedef void (APIENTRYP PFNGLMAPVERTEXATTRIB2FAPPLEPROC) (GLuint index, GLuint size, GLfloat u1, GLfloat u2, GLint ustride, GLint uorder, GLfloat v1, GLfloat v2, GLint vstride, GLint vorder, const GLfloat *points); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glEnableVertexAttribAPPLE (GLuint index, GLenum pname); +GLAPI void APIENTRY glDisableVertexAttribAPPLE (GLuint index, GLenum pname); +GLAPI GLboolean APIENTRY glIsVertexAttribEnabledAPPLE (GLuint index, GLenum pname); +GLAPI void APIENTRY glMapVertexAttrib1dAPPLE (GLuint index, GLuint size, GLdouble u1, GLdouble u2, GLint stride, GLint order, const GLdouble *points); +GLAPI void APIENTRY glMapVertexAttrib1fAPPLE (GLuint index, GLuint size, GLfloat u1, GLfloat u2, GLint stride, GLint order, const GLfloat *points); +GLAPI void APIENTRY glMapVertexAttrib2dAPPLE (GLuint index, GLuint size, GLdouble u1, GLdouble u2, GLint ustride, GLint uorder, GLdouble v1, GLdouble v2, GLint vstride, GLint vorder, const GLdouble *points); +GLAPI void APIENTRY glMapVertexAttrib2fAPPLE (GLuint index, GLuint size, GLfloat u1, GLfloat u2, GLint ustride, GLint uorder, GLfloat v1, GLfloat v2, GLint vstride, GLint vorder, const GLfloat *points); +#endif +#endif /* GL_APPLE_vertex_program_evaluators */ + +#ifndef GL_APPLE_ycbcr_422 +#define GL_APPLE_ycbcr_422 1 +#define GL_YCBCR_422_APPLE 0x85B9 +#endif /* GL_APPLE_ycbcr_422 */ + +#ifndef GL_ATI_draw_buffers +#define GL_ATI_draw_buffers 1 +#define GL_MAX_DRAW_BUFFERS_ATI 0x8824 +#define GL_DRAW_BUFFER0_ATI 0x8825 +#define GL_DRAW_BUFFER1_ATI 0x8826 +#define GL_DRAW_BUFFER2_ATI 0x8827 +#define GL_DRAW_BUFFER3_ATI 0x8828 +#define GL_DRAW_BUFFER4_ATI 0x8829 +#define GL_DRAW_BUFFER5_ATI 0x882A +#define GL_DRAW_BUFFER6_ATI 0x882B +#define GL_DRAW_BUFFER7_ATI 0x882C +#define GL_DRAW_BUFFER8_ATI 0x882D +#define GL_DRAW_BUFFER9_ATI 0x882E +#define GL_DRAW_BUFFER10_ATI 0x882F +#define GL_DRAW_BUFFER11_ATI 0x8830 +#define GL_DRAW_BUFFER12_ATI 0x8831 +#define GL_DRAW_BUFFER13_ATI 0x8832 +#define GL_DRAW_BUFFER14_ATI 0x8833 +#define GL_DRAW_BUFFER15_ATI 0x8834 +typedef void (APIENTRYP PFNGLDRAWBUFFERSATIPROC) (GLsizei n, const GLenum *bufs); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawBuffersATI (GLsizei n, const GLenum *bufs); +#endif +#endif /* GL_ATI_draw_buffers */ + +#ifndef GL_ATI_element_array +#define GL_ATI_element_array 1 +#define GL_ELEMENT_ARRAY_ATI 0x8768 +#define GL_ELEMENT_ARRAY_TYPE_ATI 0x8769 +#define GL_ELEMENT_ARRAY_POINTER_ATI 0x876A +typedef void (APIENTRYP PFNGLELEMENTPOINTERATIPROC) (GLenum type, const void *pointer); +typedef void (APIENTRYP PFNGLDRAWELEMENTARRAYATIPROC) (GLenum mode, GLsizei count); +typedef void (APIENTRYP PFNGLDRAWRANGEELEMENTARRAYATIPROC) (GLenum mode, GLuint start, GLuint end, GLsizei count); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glElementPointerATI (GLenum type, const void *pointer); +GLAPI void APIENTRY glDrawElementArrayATI (GLenum mode, GLsizei count); +GLAPI void APIENTRY glDrawRangeElementArrayATI (GLenum mode, GLuint start, GLuint end, GLsizei count); +#endif +#endif /* GL_ATI_element_array */ + +#ifndef GL_ATI_envmap_bumpmap +#define GL_ATI_envmap_bumpmap 1 +#define GL_BUMP_ROT_MATRIX_ATI 0x8775 +#define GL_BUMP_ROT_MATRIX_SIZE_ATI 0x8776 +#define GL_BUMP_NUM_TEX_UNITS_ATI 0x8777 +#define GL_BUMP_TEX_UNITS_ATI 0x8778 +#define GL_DUDV_ATI 0x8779 +#define GL_DU8DV8_ATI 0x877A +#define GL_BUMP_ENVMAP_ATI 0x877B +#define GL_BUMP_TARGET_ATI 0x877C +typedef void (APIENTRYP PFNGLTEXBUMPPARAMETERIVATIPROC) (GLenum pname, const GLint *param); +typedef void (APIENTRYP PFNGLTEXBUMPPARAMETERFVATIPROC) (GLenum pname, const GLfloat *param); +typedef void (APIENTRYP PFNGLGETTEXBUMPPARAMETERIVATIPROC) (GLenum pname, GLint *param); +typedef void (APIENTRYP PFNGLGETTEXBUMPPARAMETERFVATIPROC) (GLenum pname, GLfloat *param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexBumpParameterivATI (GLenum pname, const GLint *param); +GLAPI void APIENTRY glTexBumpParameterfvATI (GLenum pname, const GLfloat *param); +GLAPI void APIENTRY glGetTexBumpParameterivATI (GLenum pname, GLint *param); +GLAPI void APIENTRY glGetTexBumpParameterfvATI (GLenum pname, GLfloat *param); +#endif +#endif /* GL_ATI_envmap_bumpmap */ + +#ifndef GL_ATI_fragment_shader +#define GL_ATI_fragment_shader 1 +#define GL_FRAGMENT_SHADER_ATI 0x8920 +#define GL_REG_0_ATI 0x8921 +#define GL_REG_1_ATI 0x8922 +#define GL_REG_2_ATI 0x8923 +#define GL_REG_3_ATI 0x8924 +#define GL_REG_4_ATI 0x8925 +#define GL_REG_5_ATI 0x8926 +#define GL_REG_6_ATI 0x8927 +#define GL_REG_7_ATI 0x8928 +#define GL_REG_8_ATI 0x8929 +#define GL_REG_9_ATI 0x892A +#define GL_REG_10_ATI 0x892B +#define GL_REG_11_ATI 0x892C +#define GL_REG_12_ATI 0x892D +#define GL_REG_13_ATI 0x892E +#define GL_REG_14_ATI 0x892F +#define GL_REG_15_ATI 0x8930 +#define GL_REG_16_ATI 0x8931 +#define GL_REG_17_ATI 0x8932 +#define GL_REG_18_ATI 0x8933 +#define GL_REG_19_ATI 0x8934 +#define GL_REG_20_ATI 0x8935 +#define GL_REG_21_ATI 0x8936 +#define GL_REG_22_ATI 0x8937 +#define GL_REG_23_ATI 0x8938 +#define GL_REG_24_ATI 0x8939 +#define GL_REG_25_ATI 0x893A +#define GL_REG_26_ATI 0x893B +#define GL_REG_27_ATI 0x893C +#define GL_REG_28_ATI 0x893D +#define GL_REG_29_ATI 0x893E +#define GL_REG_30_ATI 0x893F +#define GL_REG_31_ATI 0x8940 +#define GL_CON_0_ATI 0x8941 +#define GL_CON_1_ATI 0x8942 +#define GL_CON_2_ATI 0x8943 +#define GL_CON_3_ATI 0x8944 +#define GL_CON_4_ATI 0x8945 +#define GL_CON_5_ATI 0x8946 +#define GL_CON_6_ATI 0x8947 +#define GL_CON_7_ATI 0x8948 +#define GL_CON_8_ATI 0x8949 +#define GL_CON_9_ATI 0x894A +#define GL_CON_10_ATI 0x894B +#define GL_CON_11_ATI 0x894C +#define GL_CON_12_ATI 0x894D +#define GL_CON_13_ATI 0x894E +#define GL_CON_14_ATI 0x894F +#define GL_CON_15_ATI 0x8950 +#define GL_CON_16_ATI 0x8951 +#define GL_CON_17_ATI 0x8952 +#define GL_CON_18_ATI 0x8953 +#define GL_CON_19_ATI 0x8954 +#define GL_CON_20_ATI 0x8955 +#define GL_CON_21_ATI 0x8956 +#define GL_CON_22_ATI 0x8957 +#define GL_CON_23_ATI 0x8958 +#define GL_CON_24_ATI 0x8959 +#define GL_CON_25_ATI 0x895A +#define GL_CON_26_ATI 0x895B +#define GL_CON_27_ATI 0x895C +#define GL_CON_28_ATI 0x895D +#define GL_CON_29_ATI 0x895E +#define GL_CON_30_ATI 0x895F +#define GL_CON_31_ATI 0x8960 +#define GL_MOV_ATI 0x8961 +#define GL_ADD_ATI 0x8963 +#define GL_MUL_ATI 0x8964 +#define GL_SUB_ATI 0x8965 +#define GL_DOT3_ATI 0x8966 +#define GL_DOT4_ATI 0x8967 +#define GL_MAD_ATI 0x8968 +#define GL_LERP_ATI 0x8969 +#define GL_CND_ATI 0x896A +#define GL_CND0_ATI 0x896B +#define GL_DOT2_ADD_ATI 0x896C +#define GL_SECONDARY_INTERPOLATOR_ATI 0x896D +#define GL_NUM_FRAGMENT_REGISTERS_ATI 0x896E +#define GL_NUM_FRAGMENT_CONSTANTS_ATI 0x896F +#define GL_NUM_PASSES_ATI 0x8970 +#define GL_NUM_INSTRUCTIONS_PER_PASS_ATI 0x8971 +#define GL_NUM_INSTRUCTIONS_TOTAL_ATI 0x8972 +#define GL_NUM_INPUT_INTERPOLATOR_COMPONENTS_ATI 0x8973 +#define GL_NUM_LOOPBACK_COMPONENTS_ATI 0x8974 +#define GL_COLOR_ALPHA_PAIRING_ATI 0x8975 +#define GL_SWIZZLE_STR_ATI 0x8976 +#define GL_SWIZZLE_STQ_ATI 0x8977 +#define GL_SWIZZLE_STR_DR_ATI 0x8978 +#define GL_SWIZZLE_STQ_DQ_ATI 0x8979 +#define GL_SWIZZLE_STRQ_ATI 0x897A +#define GL_SWIZZLE_STRQ_DQ_ATI 0x897B +#define GL_RED_BIT_ATI 0x00000001 +#define GL_GREEN_BIT_ATI 0x00000002 +#define GL_BLUE_BIT_ATI 0x00000004 +#define GL_2X_BIT_ATI 0x00000001 +#define GL_4X_BIT_ATI 0x00000002 +#define GL_8X_BIT_ATI 0x00000004 +#define GL_HALF_BIT_ATI 0x00000008 +#define GL_QUARTER_BIT_ATI 0x00000010 +#define GL_EIGHTH_BIT_ATI 0x00000020 +#define GL_SATURATE_BIT_ATI 0x00000040 +#define GL_COMP_BIT_ATI 0x00000002 +#define GL_NEGATE_BIT_ATI 0x00000004 +#define GL_BIAS_BIT_ATI 0x00000008 +typedef GLuint (APIENTRYP PFNGLGENFRAGMENTSHADERSATIPROC) (GLuint range); +typedef void (APIENTRYP PFNGLBINDFRAGMENTSHADERATIPROC) (GLuint id); +typedef void (APIENTRYP PFNGLDELETEFRAGMENTSHADERATIPROC) (GLuint id); +typedef void (APIENTRYP PFNGLBEGINFRAGMENTSHADERATIPROC) (void); +typedef void (APIENTRYP PFNGLENDFRAGMENTSHADERATIPROC) (void); +typedef void (APIENTRYP PFNGLPASSTEXCOORDATIPROC) (GLuint dst, GLuint coord, GLenum swizzle); +typedef void (APIENTRYP PFNGLSAMPLEMAPATIPROC) (GLuint dst, GLuint interp, GLenum swizzle); +typedef void (APIENTRYP PFNGLCOLORFRAGMENTOP1ATIPROC) (GLenum op, GLuint dst, GLuint dstMask, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod); +typedef void (APIENTRYP PFNGLCOLORFRAGMENTOP2ATIPROC) (GLenum op, GLuint dst, GLuint dstMask, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod); +typedef void (APIENTRYP PFNGLCOLORFRAGMENTOP3ATIPROC) (GLenum op, GLuint dst, GLuint dstMask, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod, GLuint arg3, GLuint arg3Rep, GLuint arg3Mod); +typedef void (APIENTRYP PFNGLALPHAFRAGMENTOP1ATIPROC) (GLenum op, GLuint dst, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod); +typedef void (APIENTRYP PFNGLALPHAFRAGMENTOP2ATIPROC) (GLenum op, GLuint dst, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod); +typedef void (APIENTRYP PFNGLALPHAFRAGMENTOP3ATIPROC) (GLenum op, GLuint dst, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod, GLuint arg3, GLuint arg3Rep, GLuint arg3Mod); +typedef void (APIENTRYP PFNGLSETFRAGMENTSHADERCONSTANTATIPROC) (GLuint dst, const GLfloat *value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLuint APIENTRY glGenFragmentShadersATI (GLuint range); +GLAPI void APIENTRY glBindFragmentShaderATI (GLuint id); +GLAPI void APIENTRY glDeleteFragmentShaderATI (GLuint id); +GLAPI void APIENTRY glBeginFragmentShaderATI (void); +GLAPI void APIENTRY glEndFragmentShaderATI (void); +GLAPI void APIENTRY glPassTexCoordATI (GLuint dst, GLuint coord, GLenum swizzle); +GLAPI void APIENTRY glSampleMapATI (GLuint dst, GLuint interp, GLenum swizzle); +GLAPI void APIENTRY glColorFragmentOp1ATI (GLenum op, GLuint dst, GLuint dstMask, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod); +GLAPI void APIENTRY glColorFragmentOp2ATI (GLenum op, GLuint dst, GLuint dstMask, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod); +GLAPI void APIENTRY glColorFragmentOp3ATI (GLenum op, GLuint dst, GLuint dstMask, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod, GLuint arg3, GLuint arg3Rep, GLuint arg3Mod); +GLAPI void APIENTRY glAlphaFragmentOp1ATI (GLenum op, GLuint dst, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod); +GLAPI void APIENTRY glAlphaFragmentOp2ATI (GLenum op, GLuint dst, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod); +GLAPI void APIENTRY glAlphaFragmentOp3ATI (GLenum op, GLuint dst, GLuint dstMod, GLuint arg1, GLuint arg1Rep, GLuint arg1Mod, GLuint arg2, GLuint arg2Rep, GLuint arg2Mod, GLuint arg3, GLuint arg3Rep, GLuint arg3Mod); +GLAPI void APIENTRY glSetFragmentShaderConstantATI (GLuint dst, const GLfloat *value); +#endif +#endif /* GL_ATI_fragment_shader */ + +#ifndef GL_ATI_map_object_buffer +#define GL_ATI_map_object_buffer 1 +typedef void *(APIENTRYP PFNGLMAPOBJECTBUFFERATIPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLUNMAPOBJECTBUFFERATIPROC) (GLuint buffer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void *APIENTRY glMapObjectBufferATI (GLuint buffer); +GLAPI void APIENTRY glUnmapObjectBufferATI (GLuint buffer); +#endif +#endif /* GL_ATI_map_object_buffer */ + +#ifndef GL_ATI_meminfo +#define GL_ATI_meminfo 1 +#define GL_VBO_FREE_MEMORY_ATI 0x87FB +#define GL_TEXTURE_FREE_MEMORY_ATI 0x87FC +#define GL_RENDERBUFFER_FREE_MEMORY_ATI 0x87FD +#endif /* GL_ATI_meminfo */ + +#ifndef GL_ATI_pixel_format_float +#define GL_ATI_pixel_format_float 1 +#define GL_RGBA_FLOAT_MODE_ATI 0x8820 +#define GL_COLOR_CLEAR_UNCLAMPED_VALUE_ATI 0x8835 +#endif /* GL_ATI_pixel_format_float */ + +#ifndef GL_ATI_pn_triangles +#define GL_ATI_pn_triangles 1 +#define GL_PN_TRIANGLES_ATI 0x87F0 +#define GL_MAX_PN_TRIANGLES_TESSELATION_LEVEL_ATI 0x87F1 +#define GL_PN_TRIANGLES_POINT_MODE_ATI 0x87F2 +#define GL_PN_TRIANGLES_NORMAL_MODE_ATI 0x87F3 +#define GL_PN_TRIANGLES_TESSELATION_LEVEL_ATI 0x87F4 +#define GL_PN_TRIANGLES_POINT_MODE_LINEAR_ATI 0x87F5 +#define GL_PN_TRIANGLES_POINT_MODE_CUBIC_ATI 0x87F6 +#define GL_PN_TRIANGLES_NORMAL_MODE_LINEAR_ATI 0x87F7 +#define GL_PN_TRIANGLES_NORMAL_MODE_QUADRATIC_ATI 0x87F8 +typedef void (APIENTRYP PFNGLPNTRIANGLESIATIPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLPNTRIANGLESFATIPROC) (GLenum pname, GLfloat param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPNTrianglesiATI (GLenum pname, GLint param); +GLAPI void APIENTRY glPNTrianglesfATI (GLenum pname, GLfloat param); +#endif +#endif /* GL_ATI_pn_triangles */ + +#ifndef GL_ATI_separate_stencil +#define GL_ATI_separate_stencil 1 +#define GL_STENCIL_BACK_FUNC_ATI 0x8800 +#define GL_STENCIL_BACK_FAIL_ATI 0x8801 +#define GL_STENCIL_BACK_PASS_DEPTH_FAIL_ATI 0x8802 +#define GL_STENCIL_BACK_PASS_DEPTH_PASS_ATI 0x8803 +typedef void (APIENTRYP PFNGLSTENCILOPSEPARATEATIPROC) (GLenum face, GLenum sfail, GLenum dpfail, GLenum dppass); +typedef void (APIENTRYP PFNGLSTENCILFUNCSEPARATEATIPROC) (GLenum frontfunc, GLenum backfunc, GLint ref, GLuint mask); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glStencilOpSeparateATI (GLenum face, GLenum sfail, GLenum dpfail, GLenum dppass); +GLAPI void APIENTRY glStencilFuncSeparateATI (GLenum frontfunc, GLenum backfunc, GLint ref, GLuint mask); +#endif +#endif /* GL_ATI_separate_stencil */ + +#ifndef GL_ATI_text_fragment_shader +#define GL_ATI_text_fragment_shader 1 +#define GL_TEXT_FRAGMENT_SHADER_ATI 0x8200 +#endif /* GL_ATI_text_fragment_shader */ + +#ifndef GL_ATI_texture_env_combine3 +#define GL_ATI_texture_env_combine3 1 +#define GL_MODULATE_ADD_ATI 0x8744 +#define GL_MODULATE_SIGNED_ADD_ATI 0x8745 +#define GL_MODULATE_SUBTRACT_ATI 0x8746 +#endif /* GL_ATI_texture_env_combine3 */ + +#ifndef GL_ATI_texture_float +#define GL_ATI_texture_float 1 +#define GL_RGBA_FLOAT32_ATI 0x8814 +#define GL_RGB_FLOAT32_ATI 0x8815 +#define GL_ALPHA_FLOAT32_ATI 0x8816 +#define GL_INTENSITY_FLOAT32_ATI 0x8817 +#define GL_LUMINANCE_FLOAT32_ATI 0x8818 +#define GL_LUMINANCE_ALPHA_FLOAT32_ATI 0x8819 +#define GL_RGBA_FLOAT16_ATI 0x881A +#define GL_RGB_FLOAT16_ATI 0x881B +#define GL_ALPHA_FLOAT16_ATI 0x881C +#define GL_INTENSITY_FLOAT16_ATI 0x881D +#define GL_LUMINANCE_FLOAT16_ATI 0x881E +#define GL_LUMINANCE_ALPHA_FLOAT16_ATI 0x881F +#endif /* GL_ATI_texture_float */ + +#ifndef GL_ATI_texture_mirror_once +#define GL_ATI_texture_mirror_once 1 +#define GL_MIRROR_CLAMP_ATI 0x8742 +#define GL_MIRROR_CLAMP_TO_EDGE_ATI 0x8743 +#endif /* GL_ATI_texture_mirror_once */ + +#ifndef GL_ATI_vertex_array_object +#define GL_ATI_vertex_array_object 1 +#define GL_STATIC_ATI 0x8760 +#define GL_DYNAMIC_ATI 0x8761 +#define GL_PRESERVE_ATI 0x8762 +#define GL_DISCARD_ATI 0x8763 +#define GL_OBJECT_BUFFER_SIZE_ATI 0x8764 +#define GL_OBJECT_BUFFER_USAGE_ATI 0x8765 +#define GL_ARRAY_OBJECT_BUFFER_ATI 0x8766 +#define GL_ARRAY_OBJECT_OFFSET_ATI 0x8767 +typedef GLuint (APIENTRYP PFNGLNEWOBJECTBUFFERATIPROC) (GLsizei size, const void *pointer, GLenum usage); +typedef GLboolean (APIENTRYP PFNGLISOBJECTBUFFERATIPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLUPDATEOBJECTBUFFERATIPROC) (GLuint buffer, GLuint offset, GLsizei size, const void *pointer, GLenum preserve); +typedef void (APIENTRYP PFNGLGETOBJECTBUFFERFVATIPROC) (GLuint buffer, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETOBJECTBUFFERIVATIPROC) (GLuint buffer, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLFREEOBJECTBUFFERATIPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLARRAYOBJECTATIPROC) (GLenum array, GLint size, GLenum type, GLsizei stride, GLuint buffer, GLuint offset); +typedef void (APIENTRYP PFNGLGETARRAYOBJECTFVATIPROC) (GLenum array, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETARRAYOBJECTIVATIPROC) (GLenum array, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLVARIANTARRAYOBJECTATIPROC) (GLuint id, GLenum type, GLsizei stride, GLuint buffer, GLuint offset); +typedef void (APIENTRYP PFNGLGETVARIANTARRAYOBJECTFVATIPROC) (GLuint id, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETVARIANTARRAYOBJECTIVATIPROC) (GLuint id, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLuint APIENTRY glNewObjectBufferATI (GLsizei size, const void *pointer, GLenum usage); +GLAPI GLboolean APIENTRY glIsObjectBufferATI (GLuint buffer); +GLAPI void APIENTRY glUpdateObjectBufferATI (GLuint buffer, GLuint offset, GLsizei size, const void *pointer, GLenum preserve); +GLAPI void APIENTRY glGetObjectBufferfvATI (GLuint buffer, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetObjectBufferivATI (GLuint buffer, GLenum pname, GLint *params); +GLAPI void APIENTRY glFreeObjectBufferATI (GLuint buffer); +GLAPI void APIENTRY glArrayObjectATI (GLenum array, GLint size, GLenum type, GLsizei stride, GLuint buffer, GLuint offset); +GLAPI void APIENTRY glGetArrayObjectfvATI (GLenum array, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetArrayObjectivATI (GLenum array, GLenum pname, GLint *params); +GLAPI void APIENTRY glVariantArrayObjectATI (GLuint id, GLenum type, GLsizei stride, GLuint buffer, GLuint offset); +GLAPI void APIENTRY glGetVariantArrayObjectfvATI (GLuint id, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetVariantArrayObjectivATI (GLuint id, GLenum pname, GLint *params); +#endif +#endif /* GL_ATI_vertex_array_object */ + +#ifndef GL_ATI_vertex_attrib_array_object +#define GL_ATI_vertex_attrib_array_object 1 +typedef void (APIENTRYP PFNGLVERTEXATTRIBARRAYOBJECTATIPROC) (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, GLuint buffer, GLuint offset); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBARRAYOBJECTFVATIPROC) (GLuint index, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBARRAYOBJECTIVATIPROC) (GLuint index, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttribArrayObjectATI (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, GLuint buffer, GLuint offset); +GLAPI void APIENTRY glGetVertexAttribArrayObjectfvATI (GLuint index, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetVertexAttribArrayObjectivATI (GLuint index, GLenum pname, GLint *params); +#endif +#endif /* GL_ATI_vertex_attrib_array_object */ + +#ifndef GL_ATI_vertex_streams +#define GL_ATI_vertex_streams 1 +#define GL_MAX_VERTEX_STREAMS_ATI 0x876B +#define GL_VERTEX_STREAM0_ATI 0x876C +#define GL_VERTEX_STREAM1_ATI 0x876D +#define GL_VERTEX_STREAM2_ATI 0x876E +#define GL_VERTEX_STREAM3_ATI 0x876F +#define GL_VERTEX_STREAM4_ATI 0x8770 +#define GL_VERTEX_STREAM5_ATI 0x8771 +#define GL_VERTEX_STREAM6_ATI 0x8772 +#define GL_VERTEX_STREAM7_ATI 0x8773 +#define GL_VERTEX_SOURCE_ATI 0x8774 +typedef void (APIENTRYP PFNGLVERTEXSTREAM1SATIPROC) (GLenum stream, GLshort x); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1SVATIPROC) (GLenum stream, const GLshort *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1IATIPROC) (GLenum stream, GLint x); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1IVATIPROC) (GLenum stream, const GLint *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1FATIPROC) (GLenum stream, GLfloat x); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1FVATIPROC) (GLenum stream, const GLfloat *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1DATIPROC) (GLenum stream, GLdouble x); +typedef void (APIENTRYP PFNGLVERTEXSTREAM1DVATIPROC) (GLenum stream, const GLdouble *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2SATIPROC) (GLenum stream, GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2SVATIPROC) (GLenum stream, const GLshort *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2IATIPROC) (GLenum stream, GLint x, GLint y); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2IVATIPROC) (GLenum stream, const GLint *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2FATIPROC) (GLenum stream, GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2FVATIPROC) (GLenum stream, const GLfloat *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2DATIPROC) (GLenum stream, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLVERTEXSTREAM2DVATIPROC) (GLenum stream, const GLdouble *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3SATIPROC) (GLenum stream, GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3SVATIPROC) (GLenum stream, const GLshort *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3IATIPROC) (GLenum stream, GLint x, GLint y, GLint z); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3IVATIPROC) (GLenum stream, const GLint *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3FATIPROC) (GLenum stream, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3FVATIPROC) (GLenum stream, const GLfloat *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3DATIPROC) (GLenum stream, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLVERTEXSTREAM3DVATIPROC) (GLenum stream, const GLdouble *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4SATIPROC) (GLenum stream, GLshort x, GLshort y, GLshort z, GLshort w); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4SVATIPROC) (GLenum stream, const GLshort *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4IATIPROC) (GLenum stream, GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4IVATIPROC) (GLenum stream, const GLint *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4FATIPROC) (GLenum stream, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4FVATIPROC) (GLenum stream, const GLfloat *coords); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4DATIPROC) (GLenum stream, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLVERTEXSTREAM4DVATIPROC) (GLenum stream, const GLdouble *coords); +typedef void (APIENTRYP PFNGLNORMALSTREAM3BATIPROC) (GLenum stream, GLbyte nx, GLbyte ny, GLbyte nz); +typedef void (APIENTRYP PFNGLNORMALSTREAM3BVATIPROC) (GLenum stream, const GLbyte *coords); +typedef void (APIENTRYP PFNGLNORMALSTREAM3SATIPROC) (GLenum stream, GLshort nx, GLshort ny, GLshort nz); +typedef void (APIENTRYP PFNGLNORMALSTREAM3SVATIPROC) (GLenum stream, const GLshort *coords); +typedef void (APIENTRYP PFNGLNORMALSTREAM3IATIPROC) (GLenum stream, GLint nx, GLint ny, GLint nz); +typedef void (APIENTRYP PFNGLNORMALSTREAM3IVATIPROC) (GLenum stream, const GLint *coords); +typedef void (APIENTRYP PFNGLNORMALSTREAM3FATIPROC) (GLenum stream, GLfloat nx, GLfloat ny, GLfloat nz); +typedef void (APIENTRYP PFNGLNORMALSTREAM3FVATIPROC) (GLenum stream, const GLfloat *coords); +typedef void (APIENTRYP PFNGLNORMALSTREAM3DATIPROC) (GLenum stream, GLdouble nx, GLdouble ny, GLdouble nz); +typedef void (APIENTRYP PFNGLNORMALSTREAM3DVATIPROC) (GLenum stream, const GLdouble *coords); +typedef void (APIENTRYP PFNGLCLIENTACTIVEVERTEXSTREAMATIPROC) (GLenum stream); +typedef void (APIENTRYP PFNGLVERTEXBLENDENVIATIPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLVERTEXBLENDENVFATIPROC) (GLenum pname, GLfloat param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexStream1sATI (GLenum stream, GLshort x); +GLAPI void APIENTRY glVertexStream1svATI (GLenum stream, const GLshort *coords); +GLAPI void APIENTRY glVertexStream1iATI (GLenum stream, GLint x); +GLAPI void APIENTRY glVertexStream1ivATI (GLenum stream, const GLint *coords); +GLAPI void APIENTRY glVertexStream1fATI (GLenum stream, GLfloat x); +GLAPI void APIENTRY glVertexStream1fvATI (GLenum stream, const GLfloat *coords); +GLAPI void APIENTRY glVertexStream1dATI (GLenum stream, GLdouble x); +GLAPI void APIENTRY glVertexStream1dvATI (GLenum stream, const GLdouble *coords); +GLAPI void APIENTRY glVertexStream2sATI (GLenum stream, GLshort x, GLshort y); +GLAPI void APIENTRY glVertexStream2svATI (GLenum stream, const GLshort *coords); +GLAPI void APIENTRY glVertexStream2iATI (GLenum stream, GLint x, GLint y); +GLAPI void APIENTRY glVertexStream2ivATI (GLenum stream, const GLint *coords); +GLAPI void APIENTRY glVertexStream2fATI (GLenum stream, GLfloat x, GLfloat y); +GLAPI void APIENTRY glVertexStream2fvATI (GLenum stream, const GLfloat *coords); +GLAPI void APIENTRY glVertexStream2dATI (GLenum stream, GLdouble x, GLdouble y); +GLAPI void APIENTRY glVertexStream2dvATI (GLenum stream, const GLdouble *coords); +GLAPI void APIENTRY glVertexStream3sATI (GLenum stream, GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glVertexStream3svATI (GLenum stream, const GLshort *coords); +GLAPI void APIENTRY glVertexStream3iATI (GLenum stream, GLint x, GLint y, GLint z); +GLAPI void APIENTRY glVertexStream3ivATI (GLenum stream, const GLint *coords); +GLAPI void APIENTRY glVertexStream3fATI (GLenum stream, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glVertexStream3fvATI (GLenum stream, const GLfloat *coords); +GLAPI void APIENTRY glVertexStream3dATI (GLenum stream, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glVertexStream3dvATI (GLenum stream, const GLdouble *coords); +GLAPI void APIENTRY glVertexStream4sATI (GLenum stream, GLshort x, GLshort y, GLshort z, GLshort w); +GLAPI void APIENTRY glVertexStream4svATI (GLenum stream, const GLshort *coords); +GLAPI void APIENTRY glVertexStream4iATI (GLenum stream, GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glVertexStream4ivATI (GLenum stream, const GLint *coords); +GLAPI void APIENTRY glVertexStream4fATI (GLenum stream, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glVertexStream4fvATI (GLenum stream, const GLfloat *coords); +GLAPI void APIENTRY glVertexStream4dATI (GLenum stream, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glVertexStream4dvATI (GLenum stream, const GLdouble *coords); +GLAPI void APIENTRY glNormalStream3bATI (GLenum stream, GLbyte nx, GLbyte ny, GLbyte nz); +GLAPI void APIENTRY glNormalStream3bvATI (GLenum stream, const GLbyte *coords); +GLAPI void APIENTRY glNormalStream3sATI (GLenum stream, GLshort nx, GLshort ny, GLshort nz); +GLAPI void APIENTRY glNormalStream3svATI (GLenum stream, const GLshort *coords); +GLAPI void APIENTRY glNormalStream3iATI (GLenum stream, GLint nx, GLint ny, GLint nz); +GLAPI void APIENTRY glNormalStream3ivATI (GLenum stream, const GLint *coords); +GLAPI void APIENTRY glNormalStream3fATI (GLenum stream, GLfloat nx, GLfloat ny, GLfloat nz); +GLAPI void APIENTRY glNormalStream3fvATI (GLenum stream, const GLfloat *coords); +GLAPI void APIENTRY glNormalStream3dATI (GLenum stream, GLdouble nx, GLdouble ny, GLdouble nz); +GLAPI void APIENTRY glNormalStream3dvATI (GLenum stream, const GLdouble *coords); +GLAPI void APIENTRY glClientActiveVertexStreamATI (GLenum stream); +GLAPI void APIENTRY glVertexBlendEnviATI (GLenum pname, GLint param); +GLAPI void APIENTRY glVertexBlendEnvfATI (GLenum pname, GLfloat param); +#endif +#endif /* GL_ATI_vertex_streams */ + +#ifndef GL_EXT_422_pixels +#define GL_EXT_422_pixels 1 +#define GL_422_EXT 0x80CC +#define GL_422_REV_EXT 0x80CD +#define GL_422_AVERAGE_EXT 0x80CE +#define GL_422_REV_AVERAGE_EXT 0x80CF +#endif /* GL_EXT_422_pixels */ + +#ifndef GL_EXT_abgr +#define GL_EXT_abgr 1 +#define GL_ABGR_EXT 0x8000 +#endif /* GL_EXT_abgr */ + +#ifndef GL_EXT_bgra +#define GL_EXT_bgra 1 +#define GL_BGR_EXT 0x80E0 +#define GL_BGRA_EXT 0x80E1 +#endif /* GL_EXT_bgra */ + +#ifndef GL_EXT_bindable_uniform +#define GL_EXT_bindable_uniform 1 +#define GL_MAX_VERTEX_BINDABLE_UNIFORMS_EXT 0x8DE2 +#define GL_MAX_FRAGMENT_BINDABLE_UNIFORMS_EXT 0x8DE3 +#define GL_MAX_GEOMETRY_BINDABLE_UNIFORMS_EXT 0x8DE4 +#define GL_MAX_BINDABLE_UNIFORM_SIZE_EXT 0x8DED +#define GL_UNIFORM_BUFFER_EXT 0x8DEE +#define GL_UNIFORM_BUFFER_BINDING_EXT 0x8DEF +typedef void (APIENTRYP PFNGLUNIFORMBUFFEREXTPROC) (GLuint program, GLint location, GLuint buffer); +typedef GLint (APIENTRYP PFNGLGETUNIFORMBUFFERSIZEEXTPROC) (GLuint program, GLint location); +typedef GLintptr (APIENTRYP PFNGLGETUNIFORMOFFSETEXTPROC) (GLuint program, GLint location); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glUniformBufferEXT (GLuint program, GLint location, GLuint buffer); +GLAPI GLint APIENTRY glGetUniformBufferSizeEXT (GLuint program, GLint location); +GLAPI GLintptr APIENTRY glGetUniformOffsetEXT (GLuint program, GLint location); +#endif +#endif /* GL_EXT_bindable_uniform */ + +#ifndef GL_EXT_blend_color +#define GL_EXT_blend_color 1 +#define GL_CONSTANT_COLOR_EXT 0x8001 +#define GL_ONE_MINUS_CONSTANT_COLOR_EXT 0x8002 +#define GL_CONSTANT_ALPHA_EXT 0x8003 +#define GL_ONE_MINUS_CONSTANT_ALPHA_EXT 0x8004 +#define GL_BLEND_COLOR_EXT 0x8005 +typedef void (APIENTRYP PFNGLBLENDCOLOREXTPROC) (GLfloat red, GLfloat green, GLfloat blue, GLfloat alpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendColorEXT (GLfloat red, GLfloat green, GLfloat blue, GLfloat alpha); +#endif +#endif /* GL_EXT_blend_color */ + +#ifndef GL_EXT_blend_equation_separate +#define GL_EXT_blend_equation_separate 1 +#define GL_BLEND_EQUATION_RGB_EXT 0x8009 +#define GL_BLEND_EQUATION_ALPHA_EXT 0x883D +typedef void (APIENTRYP PFNGLBLENDEQUATIONSEPARATEEXTPROC) (GLenum modeRGB, GLenum modeAlpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendEquationSeparateEXT (GLenum modeRGB, GLenum modeAlpha); +#endif +#endif /* GL_EXT_blend_equation_separate */ + +#ifndef GL_EXT_blend_func_separate +#define GL_EXT_blend_func_separate 1 +#define GL_BLEND_DST_RGB_EXT 0x80C8 +#define GL_BLEND_SRC_RGB_EXT 0x80C9 +#define GL_BLEND_DST_ALPHA_EXT 0x80CA +#define GL_BLEND_SRC_ALPHA_EXT 0x80CB +typedef void (APIENTRYP PFNGLBLENDFUNCSEPARATEEXTPROC) (GLenum sfactorRGB, GLenum dfactorRGB, GLenum sfactorAlpha, GLenum dfactorAlpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendFuncSeparateEXT (GLenum sfactorRGB, GLenum dfactorRGB, GLenum sfactorAlpha, GLenum dfactorAlpha); +#endif +#endif /* GL_EXT_blend_func_separate */ + +#ifndef GL_EXT_blend_logic_op +#define GL_EXT_blend_logic_op 1 +#endif /* GL_EXT_blend_logic_op */ + +#ifndef GL_EXT_blend_minmax +#define GL_EXT_blend_minmax 1 +#define GL_MIN_EXT 0x8007 +#define GL_MAX_EXT 0x8008 +#define GL_FUNC_ADD_EXT 0x8006 +#define GL_BLEND_EQUATION_EXT 0x8009 +typedef void (APIENTRYP PFNGLBLENDEQUATIONEXTPROC) (GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendEquationEXT (GLenum mode); +#endif +#endif /* GL_EXT_blend_minmax */ + +#ifndef GL_EXT_blend_subtract +#define GL_EXT_blend_subtract 1 +#define GL_FUNC_SUBTRACT_EXT 0x800A +#define GL_FUNC_REVERSE_SUBTRACT_EXT 0x800B +#endif /* GL_EXT_blend_subtract */ + +#ifndef GL_EXT_clip_volume_hint +#define GL_EXT_clip_volume_hint 1 +#define GL_CLIP_VOLUME_CLIPPING_HINT_EXT 0x80F0 +#endif /* GL_EXT_clip_volume_hint */ + +#ifndef GL_EXT_cmyka +#define GL_EXT_cmyka 1 +#define GL_CMYK_EXT 0x800C +#define GL_CMYKA_EXT 0x800D +#define GL_PACK_CMYK_HINT_EXT 0x800E +#define GL_UNPACK_CMYK_HINT_EXT 0x800F +#endif /* GL_EXT_cmyka */ + +#ifndef GL_EXT_color_subtable +#define GL_EXT_color_subtable 1 +typedef void (APIENTRYP PFNGLCOLORSUBTABLEEXTPROC) (GLenum target, GLsizei start, GLsizei count, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLCOPYCOLORSUBTABLEEXTPROC) (GLenum target, GLsizei start, GLint x, GLint y, GLsizei width); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorSubTableEXT (GLenum target, GLsizei start, GLsizei count, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glCopyColorSubTableEXT (GLenum target, GLsizei start, GLint x, GLint y, GLsizei width); +#endif +#endif /* GL_EXT_color_subtable */ + +#ifndef GL_EXT_compiled_vertex_array +#define GL_EXT_compiled_vertex_array 1 +#define GL_ARRAY_ELEMENT_LOCK_FIRST_EXT 0x81A8 +#define GL_ARRAY_ELEMENT_LOCK_COUNT_EXT 0x81A9 +typedef void (APIENTRYP PFNGLLOCKARRAYSEXTPROC) (GLint first, GLsizei count); +typedef void (APIENTRYP PFNGLUNLOCKARRAYSEXTPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glLockArraysEXT (GLint first, GLsizei count); +GLAPI void APIENTRY glUnlockArraysEXT (void); +#endif +#endif /* GL_EXT_compiled_vertex_array */ + +#ifndef GL_EXT_convolution +#define GL_EXT_convolution 1 +#define GL_CONVOLUTION_1D_EXT 0x8010 +#define GL_CONVOLUTION_2D_EXT 0x8011 +#define GL_SEPARABLE_2D_EXT 0x8012 +#define GL_CONVOLUTION_BORDER_MODE_EXT 0x8013 +#define GL_CONVOLUTION_FILTER_SCALE_EXT 0x8014 +#define GL_CONVOLUTION_FILTER_BIAS_EXT 0x8015 +#define GL_REDUCE_EXT 0x8016 +#define GL_CONVOLUTION_FORMAT_EXT 0x8017 +#define GL_CONVOLUTION_WIDTH_EXT 0x8018 +#define GL_CONVOLUTION_HEIGHT_EXT 0x8019 +#define GL_MAX_CONVOLUTION_WIDTH_EXT 0x801A +#define GL_MAX_CONVOLUTION_HEIGHT_EXT 0x801B +#define GL_POST_CONVOLUTION_RED_SCALE_EXT 0x801C +#define GL_POST_CONVOLUTION_GREEN_SCALE_EXT 0x801D +#define GL_POST_CONVOLUTION_BLUE_SCALE_EXT 0x801E +#define GL_POST_CONVOLUTION_ALPHA_SCALE_EXT 0x801F +#define GL_POST_CONVOLUTION_RED_BIAS_EXT 0x8020 +#define GL_POST_CONVOLUTION_GREEN_BIAS_EXT 0x8021 +#define GL_POST_CONVOLUTION_BLUE_BIAS_EXT 0x8022 +#define GL_POST_CONVOLUTION_ALPHA_BIAS_EXT 0x8023 +typedef void (APIENTRYP PFNGLCONVOLUTIONFILTER1DEXTPROC) (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *image); +typedef void (APIENTRYP PFNGLCONVOLUTIONFILTER2DEXTPROC) (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *image); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERFEXTPROC) (GLenum target, GLenum pname, GLfloat params); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERFVEXTPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERIEXTPROC) (GLenum target, GLenum pname, GLint params); +typedef void (APIENTRYP PFNGLCONVOLUTIONPARAMETERIVEXTPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLCOPYCONVOLUTIONFILTER1DEXTPROC) (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLCOPYCONVOLUTIONFILTER2DEXTPROC) (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONFILTEREXTPROC) (GLenum target, GLenum format, GLenum type, void *image); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONPARAMETERFVEXTPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETCONVOLUTIONPARAMETERIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETSEPARABLEFILTEREXTPROC) (GLenum target, GLenum format, GLenum type, void *row, void *column, void *span); +typedef void (APIENTRYP PFNGLSEPARABLEFILTER2DEXTPROC) (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *row, const void *column); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glConvolutionFilter1DEXT (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *image); +GLAPI void APIENTRY glConvolutionFilter2DEXT (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *image); +GLAPI void APIENTRY glConvolutionParameterfEXT (GLenum target, GLenum pname, GLfloat params); +GLAPI void APIENTRY glConvolutionParameterfvEXT (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glConvolutionParameteriEXT (GLenum target, GLenum pname, GLint params); +GLAPI void APIENTRY glConvolutionParameterivEXT (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glCopyConvolutionFilter1DEXT (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glCopyConvolutionFilter2DEXT (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetConvolutionFilterEXT (GLenum target, GLenum format, GLenum type, void *image); +GLAPI void APIENTRY glGetConvolutionParameterfvEXT (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetConvolutionParameterivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetSeparableFilterEXT (GLenum target, GLenum format, GLenum type, void *row, void *column, void *span); +GLAPI void APIENTRY glSeparableFilter2DEXT (GLenum target, GLenum internalformat, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *row, const void *column); +#endif +#endif /* GL_EXT_convolution */ + +#ifndef GL_EXT_coordinate_frame +#define GL_EXT_coordinate_frame 1 +#define GL_TANGENT_ARRAY_EXT 0x8439 +#define GL_BINORMAL_ARRAY_EXT 0x843A +#define GL_CURRENT_TANGENT_EXT 0x843B +#define GL_CURRENT_BINORMAL_EXT 0x843C +#define GL_TANGENT_ARRAY_TYPE_EXT 0x843E +#define GL_TANGENT_ARRAY_STRIDE_EXT 0x843F +#define GL_BINORMAL_ARRAY_TYPE_EXT 0x8440 +#define GL_BINORMAL_ARRAY_STRIDE_EXT 0x8441 +#define GL_TANGENT_ARRAY_POINTER_EXT 0x8442 +#define GL_BINORMAL_ARRAY_POINTER_EXT 0x8443 +#define GL_MAP1_TANGENT_EXT 0x8444 +#define GL_MAP2_TANGENT_EXT 0x8445 +#define GL_MAP1_BINORMAL_EXT 0x8446 +#define GL_MAP2_BINORMAL_EXT 0x8447 +typedef void (APIENTRYP PFNGLTANGENT3BEXTPROC) (GLbyte tx, GLbyte ty, GLbyte tz); +typedef void (APIENTRYP PFNGLTANGENT3BVEXTPROC) (const GLbyte *v); +typedef void (APIENTRYP PFNGLTANGENT3DEXTPROC) (GLdouble tx, GLdouble ty, GLdouble tz); +typedef void (APIENTRYP PFNGLTANGENT3DVEXTPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLTANGENT3FEXTPROC) (GLfloat tx, GLfloat ty, GLfloat tz); +typedef void (APIENTRYP PFNGLTANGENT3FVEXTPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLTANGENT3IEXTPROC) (GLint tx, GLint ty, GLint tz); +typedef void (APIENTRYP PFNGLTANGENT3IVEXTPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLTANGENT3SEXTPROC) (GLshort tx, GLshort ty, GLshort tz); +typedef void (APIENTRYP PFNGLTANGENT3SVEXTPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLBINORMAL3BEXTPROC) (GLbyte bx, GLbyte by, GLbyte bz); +typedef void (APIENTRYP PFNGLBINORMAL3BVEXTPROC) (const GLbyte *v); +typedef void (APIENTRYP PFNGLBINORMAL3DEXTPROC) (GLdouble bx, GLdouble by, GLdouble bz); +typedef void (APIENTRYP PFNGLBINORMAL3DVEXTPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLBINORMAL3FEXTPROC) (GLfloat bx, GLfloat by, GLfloat bz); +typedef void (APIENTRYP PFNGLBINORMAL3FVEXTPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLBINORMAL3IEXTPROC) (GLint bx, GLint by, GLint bz); +typedef void (APIENTRYP PFNGLBINORMAL3IVEXTPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLBINORMAL3SEXTPROC) (GLshort bx, GLshort by, GLshort bz); +typedef void (APIENTRYP PFNGLBINORMAL3SVEXTPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLTANGENTPOINTEREXTPROC) (GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLBINORMALPOINTEREXTPROC) (GLenum type, GLsizei stride, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTangent3bEXT (GLbyte tx, GLbyte ty, GLbyte tz); +GLAPI void APIENTRY glTangent3bvEXT (const GLbyte *v); +GLAPI void APIENTRY glTangent3dEXT (GLdouble tx, GLdouble ty, GLdouble tz); +GLAPI void APIENTRY glTangent3dvEXT (const GLdouble *v); +GLAPI void APIENTRY glTangent3fEXT (GLfloat tx, GLfloat ty, GLfloat tz); +GLAPI void APIENTRY glTangent3fvEXT (const GLfloat *v); +GLAPI void APIENTRY glTangent3iEXT (GLint tx, GLint ty, GLint tz); +GLAPI void APIENTRY glTangent3ivEXT (const GLint *v); +GLAPI void APIENTRY glTangent3sEXT (GLshort tx, GLshort ty, GLshort tz); +GLAPI void APIENTRY glTangent3svEXT (const GLshort *v); +GLAPI void APIENTRY glBinormal3bEXT (GLbyte bx, GLbyte by, GLbyte bz); +GLAPI void APIENTRY glBinormal3bvEXT (const GLbyte *v); +GLAPI void APIENTRY glBinormal3dEXT (GLdouble bx, GLdouble by, GLdouble bz); +GLAPI void APIENTRY glBinormal3dvEXT (const GLdouble *v); +GLAPI void APIENTRY glBinormal3fEXT (GLfloat bx, GLfloat by, GLfloat bz); +GLAPI void APIENTRY glBinormal3fvEXT (const GLfloat *v); +GLAPI void APIENTRY glBinormal3iEXT (GLint bx, GLint by, GLint bz); +GLAPI void APIENTRY glBinormal3ivEXT (const GLint *v); +GLAPI void APIENTRY glBinormal3sEXT (GLshort bx, GLshort by, GLshort bz); +GLAPI void APIENTRY glBinormal3svEXT (const GLshort *v); +GLAPI void APIENTRY glTangentPointerEXT (GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glBinormalPointerEXT (GLenum type, GLsizei stride, const void *pointer); +#endif +#endif /* GL_EXT_coordinate_frame */ + +#ifndef GL_EXT_copy_texture +#define GL_EXT_copy_texture 1 +typedef void (APIENTRYP PFNGLCOPYTEXIMAGE1DEXTPROC) (GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLint border); +typedef void (APIENTRYP PFNGLCOPYTEXIMAGE2DEXTPROC) (GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +typedef void (APIENTRYP PFNGLCOPYTEXSUBIMAGE1DEXTPROC) (GLenum target, GLint level, GLint xoffset, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLCOPYTEXSUBIMAGE2DEXTPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLCOPYTEXSUBIMAGE3DEXTPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCopyTexImage1DEXT (GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLint border); +GLAPI void APIENTRY glCopyTexImage2DEXT (GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +GLAPI void APIENTRY glCopyTexSubImage1DEXT (GLenum target, GLint level, GLint xoffset, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glCopyTexSubImage2DEXT (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glCopyTexSubImage3DEXT (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +#endif +#endif /* GL_EXT_copy_texture */ + +#ifndef GL_EXT_cull_vertex +#define GL_EXT_cull_vertex 1 +#define GL_CULL_VERTEX_EXT 0x81AA +#define GL_CULL_VERTEX_EYE_POSITION_EXT 0x81AB +#define GL_CULL_VERTEX_OBJECT_POSITION_EXT 0x81AC +typedef void (APIENTRYP PFNGLCULLPARAMETERDVEXTPROC) (GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLCULLPARAMETERFVEXTPROC) (GLenum pname, GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCullParameterdvEXT (GLenum pname, GLdouble *params); +GLAPI void APIENTRY glCullParameterfvEXT (GLenum pname, GLfloat *params); +#endif +#endif /* GL_EXT_cull_vertex */ + +#ifndef GL_EXT_debug_label +#define GL_EXT_debug_label 1 +#define GL_PROGRAM_PIPELINE_OBJECT_EXT 0x8A4F +#define GL_PROGRAM_OBJECT_EXT 0x8B40 +#define GL_SHADER_OBJECT_EXT 0x8B48 +#define GL_BUFFER_OBJECT_EXT 0x9151 +#define GL_QUERY_OBJECT_EXT 0x9153 +#define GL_VERTEX_ARRAY_OBJECT_EXT 0x9154 +typedef void (APIENTRYP PFNGLLABELOBJECTEXTPROC) (GLenum type, GLuint object, GLsizei length, const GLchar *label); +typedef void (APIENTRYP PFNGLGETOBJECTLABELEXTPROC) (GLenum type, GLuint object, GLsizei bufSize, GLsizei *length, GLchar *label); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glLabelObjectEXT (GLenum type, GLuint object, GLsizei length, const GLchar *label); +GLAPI void APIENTRY glGetObjectLabelEXT (GLenum type, GLuint object, GLsizei bufSize, GLsizei *length, GLchar *label); +#endif +#endif /* GL_EXT_debug_label */ + +#ifndef GL_EXT_debug_marker +#define GL_EXT_debug_marker 1 +typedef void (APIENTRYP PFNGLINSERTEVENTMARKEREXTPROC) (GLsizei length, const GLchar *marker); +typedef void (APIENTRYP PFNGLPUSHGROUPMARKEREXTPROC) (GLsizei length, const GLchar *marker); +typedef void (APIENTRYP PFNGLPOPGROUPMARKEREXTPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glInsertEventMarkerEXT (GLsizei length, const GLchar *marker); +GLAPI void APIENTRY glPushGroupMarkerEXT (GLsizei length, const GLchar *marker); +GLAPI void APIENTRY glPopGroupMarkerEXT (void); +#endif +#endif /* GL_EXT_debug_marker */ + +#ifndef GL_EXT_depth_bounds_test +#define GL_EXT_depth_bounds_test 1 +#define GL_DEPTH_BOUNDS_TEST_EXT 0x8890 +#define GL_DEPTH_BOUNDS_EXT 0x8891 +typedef void (APIENTRYP PFNGLDEPTHBOUNDSEXTPROC) (GLclampd zmin, GLclampd zmax); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDepthBoundsEXT (GLclampd zmin, GLclampd zmax); +#endif +#endif /* GL_EXT_depth_bounds_test */ + +#ifndef GL_EXT_direct_state_access +#define GL_EXT_direct_state_access 1 +#define GL_PROGRAM_MATRIX_EXT 0x8E2D +#define GL_TRANSPOSE_PROGRAM_MATRIX_EXT 0x8E2E +#define GL_PROGRAM_MATRIX_STACK_DEPTH_EXT 0x8E2F +typedef void (APIENTRYP PFNGLMATRIXLOADFEXTPROC) (GLenum mode, const GLfloat *m); +typedef void (APIENTRYP PFNGLMATRIXLOADDEXTPROC) (GLenum mode, const GLdouble *m); +typedef void (APIENTRYP PFNGLMATRIXMULTFEXTPROC) (GLenum mode, const GLfloat *m); +typedef void (APIENTRYP PFNGLMATRIXMULTDEXTPROC) (GLenum mode, const GLdouble *m); +typedef void (APIENTRYP PFNGLMATRIXLOADIDENTITYEXTPROC) (GLenum mode); +typedef void (APIENTRYP PFNGLMATRIXROTATEFEXTPROC) (GLenum mode, GLfloat angle, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLMATRIXROTATEDEXTPROC) (GLenum mode, GLdouble angle, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLMATRIXSCALEFEXTPROC) (GLenum mode, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLMATRIXSCALEDEXTPROC) (GLenum mode, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLMATRIXTRANSLATEFEXTPROC) (GLenum mode, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLMATRIXTRANSLATEDEXTPROC) (GLenum mode, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLMATRIXFRUSTUMEXTPROC) (GLenum mode, GLdouble left, GLdouble right, GLdouble bottom, GLdouble top, GLdouble zNear, GLdouble zFar); +typedef void (APIENTRYP PFNGLMATRIXORTHOEXTPROC) (GLenum mode, GLdouble left, GLdouble right, GLdouble bottom, GLdouble top, GLdouble zNear, GLdouble zFar); +typedef void (APIENTRYP PFNGLMATRIXPOPEXTPROC) (GLenum mode); +typedef void (APIENTRYP PFNGLMATRIXPUSHEXTPROC) (GLenum mode); +typedef void (APIENTRYP PFNGLCLIENTATTRIBDEFAULTEXTPROC) (GLbitfield mask); +typedef void (APIENTRYP PFNGLPUSHCLIENTATTRIBDEFAULTEXTPROC) (GLbitfield mask); +typedef void (APIENTRYP PFNGLTEXTUREPARAMETERFEXTPROC) (GLuint texture, GLenum target, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLTEXTUREPARAMETERFVEXTPROC) (GLuint texture, GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLTEXTUREPARAMETERIEXTPROC) (GLuint texture, GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLTEXTUREPARAMETERIVEXTPROC) (GLuint texture, GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE1DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint internalformat, GLsizei width, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE2DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXTURESUBIMAGE1DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXTURESUBIMAGE2DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLCOPYTEXTUREIMAGE1DEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLint border); +typedef void (APIENTRYP PFNGLCOPYTEXTUREIMAGE2DEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +typedef void (APIENTRYP PFNGLCOPYTEXTURESUBIMAGE1DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLCOPYTEXTURESUBIMAGE2DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETTEXTUREIMAGEEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum format, GLenum type, void *pixels); +typedef void (APIENTRYP PFNGLGETTEXTUREPARAMETERFVEXTPROC) (GLuint texture, GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETTEXTUREPARAMETERIVEXTPROC) (GLuint texture, GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETTEXTURELEVELPARAMETERFVEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETTEXTURELEVELPARAMETERIVEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE3DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXTURESUBIMAGE3DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLCOPYTEXTURESUBIMAGE3DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLBINDMULTITEXTUREEXTPROC) (GLenum texunit, GLenum target, GLuint texture); +typedef void (APIENTRYP PFNGLMULTITEXCOORDPOINTEREXTPROC) (GLenum texunit, GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLMULTITEXENVFEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLMULTITEXENVFVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLMULTITEXENVIEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLMULTITEXENVIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLMULTITEXGENDEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, GLdouble param); +typedef void (APIENTRYP PFNGLMULTITEXGENDVEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, const GLdouble *params); +typedef void (APIENTRYP PFNGLMULTITEXGENFEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLMULTITEXGENFVEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLMULTITEXGENIEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLMULTITEXGENIVEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLGETMULTITEXENVFVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMULTITEXENVIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMULTITEXGENDVEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLGETMULTITEXGENFVEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMULTITEXGENIVEXTPROC) (GLenum texunit, GLenum coord, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLMULTITEXPARAMETERIEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLMULTITEXPARAMETERIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLMULTITEXPARAMETERFEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLMULTITEXPARAMETERFVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLMULTITEXIMAGE1DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint internalformat, GLsizei width, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLMULTITEXIMAGE2DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLMULTITEXSUBIMAGE1DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLMULTITEXSUBIMAGE2DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLCOPYMULTITEXIMAGE1DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLint border); +typedef void (APIENTRYP PFNGLCOPYMULTITEXIMAGE2DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +typedef void (APIENTRYP PFNGLCOPYMULTITEXSUBIMAGE1DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLCOPYMULTITEXSUBIMAGE2DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETMULTITEXIMAGEEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum format, GLenum type, void *pixels); +typedef void (APIENTRYP PFNGLGETMULTITEXPARAMETERFVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMULTITEXPARAMETERIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMULTITEXLEVELPARAMETERFVEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMULTITEXLEVELPARAMETERIVEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLMULTITEXIMAGE3DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLMULTITEXSUBIMAGE3DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLCOPYMULTITEXSUBIMAGE3DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLENABLECLIENTSTATEINDEXEDEXTPROC) (GLenum array, GLuint index); +typedef void (APIENTRYP PFNGLDISABLECLIENTSTATEINDEXEDEXTPROC) (GLenum array, GLuint index); +typedef void (APIENTRYP PFNGLGETFLOATINDEXEDVEXTPROC) (GLenum target, GLuint index, GLfloat *data); +typedef void (APIENTRYP PFNGLGETDOUBLEINDEXEDVEXTPROC) (GLenum target, GLuint index, GLdouble *data); +typedef void (APIENTRYP PFNGLGETPOINTERINDEXEDVEXTPROC) (GLenum target, GLuint index, void **data); +typedef void (APIENTRYP PFNGLENABLEINDEXEDEXTPROC) (GLenum target, GLuint index); +typedef void (APIENTRYP PFNGLDISABLEINDEXEDEXTPROC) (GLenum target, GLuint index); +typedef GLboolean (APIENTRYP PFNGLISENABLEDINDEXEDEXTPROC) (GLenum target, GLuint index); +typedef void (APIENTRYP PFNGLGETINTEGERINDEXEDVEXTPROC) (GLenum target, GLuint index, GLint *data); +typedef void (APIENTRYP PFNGLGETBOOLEANINDEXEDVEXTPROC) (GLenum target, GLuint index, GLboolean *data); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXTUREIMAGE3DEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXTUREIMAGE2DEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXTUREIMAGE1DEXTPROC) (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXTURESUBIMAGE3DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXTURESUBIMAGE2DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDTEXTURESUBIMAGE1DEXTPROC) (GLuint texture, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLGETCOMPRESSEDTEXTUREIMAGEEXTPROC) (GLuint texture, GLenum target, GLint lod, void *img); +typedef void (APIENTRYP PFNGLCOMPRESSEDMULTITEXIMAGE3DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDMULTITEXIMAGE2DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDMULTITEXIMAGE1DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDMULTITEXSUBIMAGE3DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDMULTITEXSUBIMAGE2DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLCOMPRESSEDMULTITEXSUBIMAGE1DEXTPROC) (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *bits); +typedef void (APIENTRYP PFNGLGETCOMPRESSEDMULTITEXIMAGEEXTPROC) (GLenum texunit, GLenum target, GLint lod, void *img); +typedef void (APIENTRYP PFNGLMATRIXLOADTRANSPOSEFEXTPROC) (GLenum mode, const GLfloat *m); +typedef void (APIENTRYP PFNGLMATRIXLOADTRANSPOSEDEXTPROC) (GLenum mode, const GLdouble *m); +typedef void (APIENTRYP PFNGLMATRIXMULTTRANSPOSEFEXTPROC) (GLenum mode, const GLfloat *m); +typedef void (APIENTRYP PFNGLMATRIXMULTTRANSPOSEDEXTPROC) (GLenum mode, const GLdouble *m); +typedef void (APIENTRYP PFNGLNAMEDBUFFERDATAEXTPROC) (GLuint buffer, GLsizeiptr size, const void *data, GLenum usage); +typedef void (APIENTRYP PFNGLNAMEDBUFFERSUBDATAEXTPROC) (GLuint buffer, GLintptr offset, GLsizeiptr size, const void *data); +typedef void *(APIENTRYP PFNGLMAPNAMEDBUFFEREXTPROC) (GLuint buffer, GLenum access); +typedef GLboolean (APIENTRYP PFNGLUNMAPNAMEDBUFFEREXTPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLGETNAMEDBUFFERPARAMETERIVEXTPROC) (GLuint buffer, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETNAMEDBUFFERPOINTERVEXTPROC) (GLuint buffer, GLenum pname, void **params); +typedef void (APIENTRYP PFNGLGETNAMEDBUFFERSUBDATAEXTPROC) (GLuint buffer, GLintptr offset, GLsizeiptr size, void *data); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1FEXTPROC) (GLuint program, GLint location, GLfloat v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2FEXTPROC) (GLuint program, GLint location, GLfloat v0, GLfloat v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3FEXTPROC) (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4FEXTPROC) (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1IEXTPROC) (GLuint program, GLint location, GLint v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2IEXTPROC) (GLuint program, GLint location, GLint v0, GLint v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3IEXTPROC) (GLuint program, GLint location, GLint v0, GLint v1, GLint v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4IEXTPROC) (GLuint program, GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X3FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X2FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X4FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X2FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X4FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X3FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (APIENTRYP PFNGLTEXTUREBUFFEREXTPROC) (GLuint texture, GLenum target, GLenum internalformat, GLuint buffer); +typedef void (APIENTRYP PFNGLMULTITEXBUFFEREXTPROC) (GLenum texunit, GLenum target, GLenum internalformat, GLuint buffer); +typedef void (APIENTRYP PFNGLTEXTUREPARAMETERIIVEXTPROC) (GLuint texture, GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLTEXTUREPARAMETERIUIVEXTPROC) (GLuint texture, GLenum target, GLenum pname, const GLuint *params); +typedef void (APIENTRYP PFNGLGETTEXTUREPARAMETERIIVEXTPROC) (GLuint texture, GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETTEXTUREPARAMETERIUIVEXTPROC) (GLuint texture, GLenum target, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLMULTITEXPARAMETERIIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLMULTITEXPARAMETERIUIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, const GLuint *params); +typedef void (APIENTRYP PFNGLGETMULTITEXPARAMETERIIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMULTITEXPARAMETERIUIVEXTPROC) (GLenum texunit, GLenum target, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1UIEXTPROC) (GLuint program, GLint location, GLuint v0); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2UIEXTPROC) (GLuint program, GLint location, GLuint v0, GLuint v1); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3UIEXTPROC) (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4UIEXTPROC) (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1UIVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2UIVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3UIVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4UIVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERS4FVEXTPROC) (GLuint program, GLenum target, GLuint index, GLsizei count, const GLfloat *params); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERI4IEXTPROC) (GLuint program, GLenum target, GLuint index, GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERI4IVEXTPROC) (GLuint program, GLenum target, GLuint index, const GLint *params); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERSI4IVEXTPROC) (GLuint program, GLenum target, GLuint index, GLsizei count, const GLint *params); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERI4UIEXTPROC) (GLuint program, GLenum target, GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERI4UIVEXTPROC) (GLuint program, GLenum target, GLuint index, const GLuint *params); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETERSI4UIVEXTPROC) (GLuint program, GLenum target, GLuint index, GLsizei count, const GLuint *params); +typedef void (APIENTRYP PFNGLGETNAMEDPROGRAMLOCALPARAMETERIIVEXTPROC) (GLuint program, GLenum target, GLuint index, GLint *params); +typedef void (APIENTRYP PFNGLGETNAMEDPROGRAMLOCALPARAMETERIUIVEXTPROC) (GLuint program, GLenum target, GLuint index, GLuint *params); +typedef void (APIENTRYP PFNGLENABLECLIENTSTATEIEXTPROC) (GLenum array, GLuint index); +typedef void (APIENTRYP PFNGLDISABLECLIENTSTATEIEXTPROC) (GLenum array, GLuint index); +typedef void (APIENTRYP PFNGLGETFLOATI_VEXTPROC) (GLenum pname, GLuint index, GLfloat *params); +typedef void (APIENTRYP PFNGLGETDOUBLEI_VEXTPROC) (GLenum pname, GLuint index, GLdouble *params); +typedef void (APIENTRYP PFNGLGETPOINTERI_VEXTPROC) (GLenum pname, GLuint index, void **params); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMSTRINGEXTPROC) (GLuint program, GLenum target, GLenum format, GLsizei len, const void *string); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETER4DEXTPROC) (GLuint program, GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETER4DVEXTPROC) (GLuint program, GLenum target, GLuint index, const GLdouble *params); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETER4FEXTPROC) (GLuint program, GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLNAMEDPROGRAMLOCALPARAMETER4FVEXTPROC) (GLuint program, GLenum target, GLuint index, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETNAMEDPROGRAMLOCALPARAMETERDVEXTPROC) (GLuint program, GLenum target, GLuint index, GLdouble *params); +typedef void (APIENTRYP PFNGLGETNAMEDPROGRAMLOCALPARAMETERFVEXTPROC) (GLuint program, GLenum target, GLuint index, GLfloat *params); +typedef void (APIENTRYP PFNGLGETNAMEDPROGRAMIVEXTPROC) (GLuint program, GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETNAMEDPROGRAMSTRINGEXTPROC) (GLuint program, GLenum target, GLenum pname, void *string); +typedef void (APIENTRYP PFNGLNAMEDRENDERBUFFERSTORAGEEXTPROC) (GLuint renderbuffer, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETNAMEDRENDERBUFFERPARAMETERIVEXTPROC) (GLuint renderbuffer, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLNAMEDRENDERBUFFERSTORAGEMULTISAMPLEEXTPROC) (GLuint renderbuffer, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLNAMEDRENDERBUFFERSTORAGEMULTISAMPLECOVERAGEEXTPROC) (GLuint renderbuffer, GLsizei coverageSamples, GLsizei colorSamples, GLenum internalformat, GLsizei width, GLsizei height); +typedef GLenum (APIENTRYP PFNGLCHECKNAMEDFRAMEBUFFERSTATUSEXTPROC) (GLuint framebuffer, GLenum target); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERTEXTURE1DEXTPROC) (GLuint framebuffer, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERTEXTURE2DEXTPROC) (GLuint framebuffer, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERTEXTURE3DEXTPROC) (GLuint framebuffer, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERRENDERBUFFEREXTPROC) (GLuint framebuffer, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLGETNAMEDFRAMEBUFFERATTACHMENTPARAMETERIVEXTPROC) (GLuint framebuffer, GLenum attachment, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGENERATETEXTUREMIPMAPEXTPROC) (GLuint texture, GLenum target); +typedef void (APIENTRYP PFNGLGENERATEMULTITEXMIPMAPEXTPROC) (GLenum texunit, GLenum target); +typedef void (APIENTRYP PFNGLFRAMEBUFFERDRAWBUFFEREXTPROC) (GLuint framebuffer, GLenum mode); +typedef void (APIENTRYP PFNGLFRAMEBUFFERDRAWBUFFERSEXTPROC) (GLuint framebuffer, GLsizei n, const GLenum *bufs); +typedef void (APIENTRYP PFNGLFRAMEBUFFERREADBUFFEREXTPROC) (GLuint framebuffer, GLenum mode); +typedef void (APIENTRYP PFNGLGETFRAMEBUFFERPARAMETERIVEXTPROC) (GLuint framebuffer, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLNAMEDCOPYBUFFERSUBDATAEXTPROC) (GLuint readBuffer, GLuint writeBuffer, GLintptr readOffset, GLintptr writeOffset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERTEXTUREEXTPROC) (GLuint framebuffer, GLenum attachment, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERTEXTURELAYEREXTPROC) (GLuint framebuffer, GLenum attachment, GLuint texture, GLint level, GLint layer); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERTEXTUREFACEEXTPROC) (GLuint framebuffer, GLenum attachment, GLuint texture, GLint level, GLenum face); +typedef void (APIENTRYP PFNGLTEXTURERENDERBUFFEREXTPROC) (GLuint texture, GLenum target, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLMULTITEXRENDERBUFFEREXTPROC) (GLenum texunit, GLenum target, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYCOLOROFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYEDGEFLAGOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYINDEXOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYNORMALOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYTEXCOORDOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYMULTITEXCOORDOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLenum texunit, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYFOGCOORDOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYSECONDARYCOLOROFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBIOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLuint index, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLENABLEVERTEXARRAYEXTPROC) (GLuint vaobj, GLenum array); +typedef void (APIENTRYP PFNGLDISABLEVERTEXARRAYEXTPROC) (GLuint vaobj, GLenum array); +typedef void (APIENTRYP PFNGLENABLEVERTEXARRAYATTRIBEXTPROC) (GLuint vaobj, GLuint index); +typedef void (APIENTRYP PFNGLDISABLEVERTEXARRAYATTRIBEXTPROC) (GLuint vaobj, GLuint index); +typedef void (APIENTRYP PFNGLGETVERTEXARRAYINTEGERVEXTPROC) (GLuint vaobj, GLenum pname, GLint *param); +typedef void (APIENTRYP PFNGLGETVERTEXARRAYPOINTERVEXTPROC) (GLuint vaobj, GLenum pname, void **param); +typedef void (APIENTRYP PFNGLGETVERTEXARRAYINTEGERI_VEXTPROC) (GLuint vaobj, GLuint index, GLenum pname, GLint *param); +typedef void (APIENTRYP PFNGLGETVERTEXARRAYPOINTERI_VEXTPROC) (GLuint vaobj, GLuint index, GLenum pname, void **param); +typedef void *(APIENTRYP PFNGLMAPNAMEDBUFFERRANGEEXTPROC) (GLuint buffer, GLintptr offset, GLsizeiptr length, GLbitfield access); +typedef void (APIENTRYP PFNGLFLUSHMAPPEDNAMEDBUFFERRANGEEXTPROC) (GLuint buffer, GLintptr offset, GLsizeiptr length); +typedef void (APIENTRYP PFNGLNAMEDBUFFERSTORAGEEXTPROC) (GLuint buffer, GLsizeiptr size, const void *data, GLbitfield flags); +typedef void (APIENTRYP PFNGLCLEARNAMEDBUFFERDATAEXTPROC) (GLuint buffer, GLenum internalformat, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLCLEARNAMEDBUFFERSUBDATAEXTPROC) (GLuint buffer, GLenum internalformat, GLsizeiptr offset, GLsizeiptr size, GLenum format, GLenum type, const void *data); +typedef void (APIENTRYP PFNGLNAMEDFRAMEBUFFERPARAMETERIEXTPROC) (GLuint framebuffer, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLGETNAMEDFRAMEBUFFERPARAMETERIVEXTPROC) (GLuint framebuffer, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1DEXTPROC) (GLuint program, GLint location, GLdouble x); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2DEXTPROC) (GLuint program, GLint location, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3DEXTPROC) (GLuint program, GLint location, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4DEXTPROC) (GLuint program, GLint location, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM1DVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM2DVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM3DVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORM4DVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X3DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2X4DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X2DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3X4DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X2DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4X3DVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +typedef void (APIENTRYP PFNGLTEXTUREBUFFERRANGEEXTPROC) (GLuint texture, GLenum target, GLenum internalformat, GLuint buffer, GLintptr offset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLTEXTURESTORAGE1DEXTPROC) (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +typedef void (APIENTRYP PFNGLTEXTURESTORAGE2DEXTPROC) (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLTEXTURESTORAGE3DEXTPROC) (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +typedef void (APIENTRYP PFNGLTEXTURESTORAGE2DMULTISAMPLEEXTPROC) (GLuint texture, GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLboolean fixedsamplelocations); +typedef void (APIENTRYP PFNGLTEXTURESTORAGE3DMULTISAMPLEEXTPROC) (GLuint texture, GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedsamplelocations); +typedef void (APIENTRYP PFNGLVERTEXARRAYBINDVERTEXBUFFEREXTPROC) (GLuint vaobj, GLuint bindingindex, GLuint buffer, GLintptr offset, GLsizei stride); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBFORMATEXTPROC) (GLuint vaobj, GLuint attribindex, GLint size, GLenum type, GLboolean normalized, GLuint relativeoffset); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBIFORMATEXTPROC) (GLuint vaobj, GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBLFORMATEXTPROC) (GLuint vaobj, GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBBINDINGEXTPROC) (GLuint vaobj, GLuint attribindex, GLuint bindingindex); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXBINDINGDIVISOREXTPROC) (GLuint vaobj, GLuint bindingindex, GLuint divisor); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBLOFFSETEXTPROC) (GLuint vaobj, GLuint buffer, GLuint index, GLint size, GLenum type, GLsizei stride, GLintptr offset); +typedef void (APIENTRYP PFNGLTEXTUREPAGECOMMITMENTEXTPROC) (GLuint texture, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLboolean resident); +typedef void (APIENTRYP PFNGLVERTEXARRAYVERTEXATTRIBDIVISOREXTPROC) (GLuint vaobj, GLuint index, GLuint divisor); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMatrixLoadfEXT (GLenum mode, const GLfloat *m); +GLAPI void APIENTRY glMatrixLoaddEXT (GLenum mode, const GLdouble *m); +GLAPI void APIENTRY glMatrixMultfEXT (GLenum mode, const GLfloat *m); +GLAPI void APIENTRY glMatrixMultdEXT (GLenum mode, const GLdouble *m); +GLAPI void APIENTRY glMatrixLoadIdentityEXT (GLenum mode); +GLAPI void APIENTRY glMatrixRotatefEXT (GLenum mode, GLfloat angle, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glMatrixRotatedEXT (GLenum mode, GLdouble angle, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glMatrixScalefEXT (GLenum mode, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glMatrixScaledEXT (GLenum mode, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glMatrixTranslatefEXT (GLenum mode, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glMatrixTranslatedEXT (GLenum mode, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glMatrixFrustumEXT (GLenum mode, GLdouble left, GLdouble right, GLdouble bottom, GLdouble top, GLdouble zNear, GLdouble zFar); +GLAPI void APIENTRY glMatrixOrthoEXT (GLenum mode, GLdouble left, GLdouble right, GLdouble bottom, GLdouble top, GLdouble zNear, GLdouble zFar); +GLAPI void APIENTRY glMatrixPopEXT (GLenum mode); +GLAPI void APIENTRY glMatrixPushEXT (GLenum mode); +GLAPI void APIENTRY glClientAttribDefaultEXT (GLbitfield mask); +GLAPI void APIENTRY glPushClientAttribDefaultEXT (GLbitfield mask); +GLAPI void APIENTRY glTextureParameterfEXT (GLuint texture, GLenum target, GLenum pname, GLfloat param); +GLAPI void APIENTRY glTextureParameterfvEXT (GLuint texture, GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glTextureParameteriEXT (GLuint texture, GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glTextureParameterivEXT (GLuint texture, GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glTextureImage1DEXT (GLuint texture, GLenum target, GLint level, GLint internalformat, GLsizei width, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTextureImage2DEXT (GLuint texture, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTextureSubImage1DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTextureSubImage2DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glCopyTextureImage1DEXT (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLint border); +GLAPI void APIENTRY glCopyTextureImage2DEXT (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +GLAPI void APIENTRY glCopyTextureSubImage1DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glCopyTextureSubImage2DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetTextureImageEXT (GLuint texture, GLenum target, GLint level, GLenum format, GLenum type, void *pixels); +GLAPI void APIENTRY glGetTextureParameterfvEXT (GLuint texture, GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetTextureParameterivEXT (GLuint texture, GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetTextureLevelParameterfvEXT (GLuint texture, GLenum target, GLint level, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetTextureLevelParameterivEXT (GLuint texture, GLenum target, GLint level, GLenum pname, GLint *params); +GLAPI void APIENTRY glTextureImage3DEXT (GLuint texture, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTextureSubImage3DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glCopyTextureSubImage3DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glBindMultiTextureEXT (GLenum texunit, GLenum target, GLuint texture); +GLAPI void APIENTRY glMultiTexCoordPointerEXT (GLenum texunit, GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glMultiTexEnvfEXT (GLenum texunit, GLenum target, GLenum pname, GLfloat param); +GLAPI void APIENTRY glMultiTexEnvfvEXT (GLenum texunit, GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glMultiTexEnviEXT (GLenum texunit, GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glMultiTexEnvivEXT (GLenum texunit, GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glMultiTexGendEXT (GLenum texunit, GLenum coord, GLenum pname, GLdouble param); +GLAPI void APIENTRY glMultiTexGendvEXT (GLenum texunit, GLenum coord, GLenum pname, const GLdouble *params); +GLAPI void APIENTRY glMultiTexGenfEXT (GLenum texunit, GLenum coord, GLenum pname, GLfloat param); +GLAPI void APIENTRY glMultiTexGenfvEXT (GLenum texunit, GLenum coord, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glMultiTexGeniEXT (GLenum texunit, GLenum coord, GLenum pname, GLint param); +GLAPI void APIENTRY glMultiTexGenivEXT (GLenum texunit, GLenum coord, GLenum pname, const GLint *params); +GLAPI void APIENTRY glGetMultiTexEnvfvEXT (GLenum texunit, GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMultiTexEnvivEXT (GLenum texunit, GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMultiTexGendvEXT (GLenum texunit, GLenum coord, GLenum pname, GLdouble *params); +GLAPI void APIENTRY glGetMultiTexGenfvEXT (GLenum texunit, GLenum coord, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMultiTexGenivEXT (GLenum texunit, GLenum coord, GLenum pname, GLint *params); +GLAPI void APIENTRY glMultiTexParameteriEXT (GLenum texunit, GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glMultiTexParameterivEXT (GLenum texunit, GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glMultiTexParameterfEXT (GLenum texunit, GLenum target, GLenum pname, GLfloat param); +GLAPI void APIENTRY glMultiTexParameterfvEXT (GLenum texunit, GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glMultiTexImage1DEXT (GLenum texunit, GLenum target, GLint level, GLint internalformat, GLsizei width, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glMultiTexImage2DEXT (GLenum texunit, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glMultiTexSubImage1DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glMultiTexSubImage2DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glCopyMultiTexImage1DEXT (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLint border); +GLAPI void APIENTRY glCopyMultiTexImage2DEXT (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +GLAPI void APIENTRY glCopyMultiTexSubImage1DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glCopyMultiTexSubImage2DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetMultiTexImageEXT (GLenum texunit, GLenum target, GLint level, GLenum format, GLenum type, void *pixels); +GLAPI void APIENTRY glGetMultiTexParameterfvEXT (GLenum texunit, GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMultiTexParameterivEXT (GLenum texunit, GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMultiTexLevelParameterfvEXT (GLenum texunit, GLenum target, GLint level, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMultiTexLevelParameterivEXT (GLenum texunit, GLenum target, GLint level, GLenum pname, GLint *params); +GLAPI void APIENTRY glMultiTexImage3DEXT (GLenum texunit, GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glMultiTexSubImage3DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glCopyMultiTexSubImage3DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GLAPI void APIENTRY glEnableClientStateIndexedEXT (GLenum array, GLuint index); +GLAPI void APIENTRY glDisableClientStateIndexedEXT (GLenum array, GLuint index); +GLAPI void APIENTRY glGetFloatIndexedvEXT (GLenum target, GLuint index, GLfloat *data); +GLAPI void APIENTRY glGetDoubleIndexedvEXT (GLenum target, GLuint index, GLdouble *data); +GLAPI void APIENTRY glGetPointerIndexedvEXT (GLenum target, GLuint index, void **data); +GLAPI void APIENTRY glEnableIndexedEXT (GLenum target, GLuint index); +GLAPI void APIENTRY glDisableIndexedEXT (GLenum target, GLuint index); +GLAPI GLboolean APIENTRY glIsEnabledIndexedEXT (GLenum target, GLuint index); +GLAPI void APIENTRY glGetIntegerIndexedvEXT (GLenum target, GLuint index, GLint *data); +GLAPI void APIENTRY glGetBooleanIndexedvEXT (GLenum target, GLuint index, GLboolean *data); +GLAPI void APIENTRY glCompressedTextureImage3DEXT (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedTextureImage2DEXT (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedTextureImage1DEXT (GLuint texture, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedTextureSubImage3DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedTextureSubImage2DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedTextureSubImage1DEXT (GLuint texture, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glGetCompressedTextureImageEXT (GLuint texture, GLenum target, GLint lod, void *img); +GLAPI void APIENTRY glCompressedMultiTexImage3DEXT (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedMultiTexImage2DEXT (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedMultiTexImage1DEXT (GLenum texunit, GLenum target, GLint level, GLenum internalformat, GLsizei width, GLint border, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedMultiTexSubImage3DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedMultiTexSubImage2DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glCompressedMultiTexSubImage1DEXT (GLenum texunit, GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLsizei imageSize, const void *bits); +GLAPI void APIENTRY glGetCompressedMultiTexImageEXT (GLenum texunit, GLenum target, GLint lod, void *img); +GLAPI void APIENTRY glMatrixLoadTransposefEXT (GLenum mode, const GLfloat *m); +GLAPI void APIENTRY glMatrixLoadTransposedEXT (GLenum mode, const GLdouble *m); +GLAPI void APIENTRY glMatrixMultTransposefEXT (GLenum mode, const GLfloat *m); +GLAPI void APIENTRY glMatrixMultTransposedEXT (GLenum mode, const GLdouble *m); +GLAPI void APIENTRY glNamedBufferDataEXT (GLuint buffer, GLsizeiptr size, const void *data, GLenum usage); +GLAPI void APIENTRY glNamedBufferSubDataEXT (GLuint buffer, GLintptr offset, GLsizeiptr size, const void *data); +GLAPI void *APIENTRY glMapNamedBufferEXT (GLuint buffer, GLenum access); +GLAPI GLboolean APIENTRY glUnmapNamedBufferEXT (GLuint buffer); +GLAPI void APIENTRY glGetNamedBufferParameterivEXT (GLuint buffer, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetNamedBufferPointervEXT (GLuint buffer, GLenum pname, void **params); +GLAPI void APIENTRY glGetNamedBufferSubDataEXT (GLuint buffer, GLintptr offset, GLsizeiptr size, void *data); +GLAPI void APIENTRY glProgramUniform1fEXT (GLuint program, GLint location, GLfloat v0); +GLAPI void APIENTRY glProgramUniform2fEXT (GLuint program, GLint location, GLfloat v0, GLfloat v1); +GLAPI void APIENTRY glProgramUniform3fEXT (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2); +GLAPI void APIENTRY glProgramUniform4fEXT (GLuint program, GLint location, GLfloat v0, GLfloat v1, GLfloat v2, GLfloat v3); +GLAPI void APIENTRY glProgramUniform1iEXT (GLuint program, GLint location, GLint v0); +GLAPI void APIENTRY glProgramUniform2iEXT (GLuint program, GLint location, GLint v0, GLint v1); +GLAPI void APIENTRY glProgramUniform3iEXT (GLuint program, GLint location, GLint v0, GLint v1, GLint v2); +GLAPI void APIENTRY glProgramUniform4iEXT (GLuint program, GLint location, GLint v0, GLint v1, GLint v2, GLint v3); +GLAPI void APIENTRY glProgramUniform1fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform2fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform3fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform4fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GLAPI void APIENTRY glProgramUniform1ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform2ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform3ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniform4ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GLAPI void APIENTRY glProgramUniformMatrix2fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix3fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix4fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix2x3fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix3x2fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix2x4fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix4x2fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix3x4fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glProgramUniformMatrix4x3fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GLAPI void APIENTRY glTextureBufferEXT (GLuint texture, GLenum target, GLenum internalformat, GLuint buffer); +GLAPI void APIENTRY glMultiTexBufferEXT (GLenum texunit, GLenum target, GLenum internalformat, GLuint buffer); +GLAPI void APIENTRY glTextureParameterIivEXT (GLuint texture, GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glTextureParameterIuivEXT (GLuint texture, GLenum target, GLenum pname, const GLuint *params); +GLAPI void APIENTRY glGetTextureParameterIivEXT (GLuint texture, GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetTextureParameterIuivEXT (GLuint texture, GLenum target, GLenum pname, GLuint *params); +GLAPI void APIENTRY glMultiTexParameterIivEXT (GLenum texunit, GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glMultiTexParameterIuivEXT (GLenum texunit, GLenum target, GLenum pname, const GLuint *params); +GLAPI void APIENTRY glGetMultiTexParameterIivEXT (GLenum texunit, GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMultiTexParameterIuivEXT (GLenum texunit, GLenum target, GLenum pname, GLuint *params); +GLAPI void APIENTRY glProgramUniform1uiEXT (GLuint program, GLint location, GLuint v0); +GLAPI void APIENTRY glProgramUniform2uiEXT (GLuint program, GLint location, GLuint v0, GLuint v1); +GLAPI void APIENTRY glProgramUniform3uiEXT (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2); +GLAPI void APIENTRY glProgramUniform4uiEXT (GLuint program, GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +GLAPI void APIENTRY glProgramUniform1uivEXT (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniform2uivEXT (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniform3uivEXT (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glProgramUniform4uivEXT (GLuint program, GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glNamedProgramLocalParameters4fvEXT (GLuint program, GLenum target, GLuint index, GLsizei count, const GLfloat *params); +GLAPI void APIENTRY glNamedProgramLocalParameterI4iEXT (GLuint program, GLenum target, GLuint index, GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glNamedProgramLocalParameterI4ivEXT (GLuint program, GLenum target, GLuint index, const GLint *params); +GLAPI void APIENTRY glNamedProgramLocalParametersI4ivEXT (GLuint program, GLenum target, GLuint index, GLsizei count, const GLint *params); +GLAPI void APIENTRY glNamedProgramLocalParameterI4uiEXT (GLuint program, GLenum target, GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +GLAPI void APIENTRY glNamedProgramLocalParameterI4uivEXT (GLuint program, GLenum target, GLuint index, const GLuint *params); +GLAPI void APIENTRY glNamedProgramLocalParametersI4uivEXT (GLuint program, GLenum target, GLuint index, GLsizei count, const GLuint *params); +GLAPI void APIENTRY glGetNamedProgramLocalParameterIivEXT (GLuint program, GLenum target, GLuint index, GLint *params); +GLAPI void APIENTRY glGetNamedProgramLocalParameterIuivEXT (GLuint program, GLenum target, GLuint index, GLuint *params); +GLAPI void APIENTRY glEnableClientStateiEXT (GLenum array, GLuint index); +GLAPI void APIENTRY glDisableClientStateiEXT (GLenum array, GLuint index); +GLAPI void APIENTRY glGetFloati_vEXT (GLenum pname, GLuint index, GLfloat *params); +GLAPI void APIENTRY glGetDoublei_vEXT (GLenum pname, GLuint index, GLdouble *params); +GLAPI void APIENTRY glGetPointeri_vEXT (GLenum pname, GLuint index, void **params); +GLAPI void APIENTRY glNamedProgramStringEXT (GLuint program, GLenum target, GLenum format, GLsizei len, const void *string); +GLAPI void APIENTRY glNamedProgramLocalParameter4dEXT (GLuint program, GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glNamedProgramLocalParameter4dvEXT (GLuint program, GLenum target, GLuint index, const GLdouble *params); +GLAPI void APIENTRY glNamedProgramLocalParameter4fEXT (GLuint program, GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glNamedProgramLocalParameter4fvEXT (GLuint program, GLenum target, GLuint index, const GLfloat *params); +GLAPI void APIENTRY glGetNamedProgramLocalParameterdvEXT (GLuint program, GLenum target, GLuint index, GLdouble *params); +GLAPI void APIENTRY glGetNamedProgramLocalParameterfvEXT (GLuint program, GLenum target, GLuint index, GLfloat *params); +GLAPI void APIENTRY glGetNamedProgramivEXT (GLuint program, GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetNamedProgramStringEXT (GLuint program, GLenum target, GLenum pname, void *string); +GLAPI void APIENTRY glNamedRenderbufferStorageEXT (GLuint renderbuffer, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetNamedRenderbufferParameterivEXT (GLuint renderbuffer, GLenum pname, GLint *params); +GLAPI void APIENTRY glNamedRenderbufferStorageMultisampleEXT (GLuint renderbuffer, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glNamedRenderbufferStorageMultisampleCoverageEXT (GLuint renderbuffer, GLsizei coverageSamples, GLsizei colorSamples, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI GLenum APIENTRY glCheckNamedFramebufferStatusEXT (GLuint framebuffer, GLenum target); +GLAPI void APIENTRY glNamedFramebufferTexture1DEXT (GLuint framebuffer, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GLAPI void APIENTRY glNamedFramebufferTexture2DEXT (GLuint framebuffer, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GLAPI void APIENTRY glNamedFramebufferTexture3DEXT (GLuint framebuffer, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +GLAPI void APIENTRY glNamedFramebufferRenderbufferEXT (GLuint framebuffer, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +GLAPI void APIENTRY glGetNamedFramebufferAttachmentParameterivEXT (GLuint framebuffer, GLenum attachment, GLenum pname, GLint *params); +GLAPI void APIENTRY glGenerateTextureMipmapEXT (GLuint texture, GLenum target); +GLAPI void APIENTRY glGenerateMultiTexMipmapEXT (GLenum texunit, GLenum target); +GLAPI void APIENTRY glFramebufferDrawBufferEXT (GLuint framebuffer, GLenum mode); +GLAPI void APIENTRY glFramebufferDrawBuffersEXT (GLuint framebuffer, GLsizei n, const GLenum *bufs); +GLAPI void APIENTRY glFramebufferReadBufferEXT (GLuint framebuffer, GLenum mode); +GLAPI void APIENTRY glGetFramebufferParameterivEXT (GLuint framebuffer, GLenum pname, GLint *params); +GLAPI void APIENTRY glNamedCopyBufferSubDataEXT (GLuint readBuffer, GLuint writeBuffer, GLintptr readOffset, GLintptr writeOffset, GLsizeiptr size); +GLAPI void APIENTRY glNamedFramebufferTextureEXT (GLuint framebuffer, GLenum attachment, GLuint texture, GLint level); +GLAPI void APIENTRY glNamedFramebufferTextureLayerEXT (GLuint framebuffer, GLenum attachment, GLuint texture, GLint level, GLint layer); +GLAPI void APIENTRY glNamedFramebufferTextureFaceEXT (GLuint framebuffer, GLenum attachment, GLuint texture, GLint level, GLenum face); +GLAPI void APIENTRY glTextureRenderbufferEXT (GLuint texture, GLenum target, GLuint renderbuffer); +GLAPI void APIENTRY glMultiTexRenderbufferEXT (GLenum texunit, GLenum target, GLuint renderbuffer); +GLAPI void APIENTRY glVertexArrayVertexOffsetEXT (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayColorOffsetEXT (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayEdgeFlagOffsetEXT (GLuint vaobj, GLuint buffer, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayIndexOffsetEXT (GLuint vaobj, GLuint buffer, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayNormalOffsetEXT (GLuint vaobj, GLuint buffer, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayTexCoordOffsetEXT (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayMultiTexCoordOffsetEXT (GLuint vaobj, GLuint buffer, GLenum texunit, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayFogCoordOffsetEXT (GLuint vaobj, GLuint buffer, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArraySecondaryColorOffsetEXT (GLuint vaobj, GLuint buffer, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayVertexAttribOffsetEXT (GLuint vaobj, GLuint buffer, GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glVertexArrayVertexAttribIOffsetEXT (GLuint vaobj, GLuint buffer, GLuint index, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glEnableVertexArrayEXT (GLuint vaobj, GLenum array); +GLAPI void APIENTRY glDisableVertexArrayEXT (GLuint vaobj, GLenum array); +GLAPI void APIENTRY glEnableVertexArrayAttribEXT (GLuint vaobj, GLuint index); +GLAPI void APIENTRY glDisableVertexArrayAttribEXT (GLuint vaobj, GLuint index); +GLAPI void APIENTRY glGetVertexArrayIntegervEXT (GLuint vaobj, GLenum pname, GLint *param); +GLAPI void APIENTRY glGetVertexArrayPointervEXT (GLuint vaobj, GLenum pname, void **param); +GLAPI void APIENTRY glGetVertexArrayIntegeri_vEXT (GLuint vaobj, GLuint index, GLenum pname, GLint *param); +GLAPI void APIENTRY glGetVertexArrayPointeri_vEXT (GLuint vaobj, GLuint index, GLenum pname, void **param); +GLAPI void *APIENTRY glMapNamedBufferRangeEXT (GLuint buffer, GLintptr offset, GLsizeiptr length, GLbitfield access); +GLAPI void APIENTRY glFlushMappedNamedBufferRangeEXT (GLuint buffer, GLintptr offset, GLsizeiptr length); +GLAPI void APIENTRY glNamedBufferStorageEXT (GLuint buffer, GLsizeiptr size, const void *data, GLbitfield flags); +GLAPI void APIENTRY glClearNamedBufferDataEXT (GLuint buffer, GLenum internalformat, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glClearNamedBufferSubDataEXT (GLuint buffer, GLenum internalformat, GLsizeiptr offset, GLsizeiptr size, GLenum format, GLenum type, const void *data); +GLAPI void APIENTRY glNamedFramebufferParameteriEXT (GLuint framebuffer, GLenum pname, GLint param); +GLAPI void APIENTRY glGetNamedFramebufferParameterivEXT (GLuint framebuffer, GLenum pname, GLint *params); +GLAPI void APIENTRY glProgramUniform1dEXT (GLuint program, GLint location, GLdouble x); +GLAPI void APIENTRY glProgramUniform2dEXT (GLuint program, GLint location, GLdouble x, GLdouble y); +GLAPI void APIENTRY glProgramUniform3dEXT (GLuint program, GLint location, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glProgramUniform4dEXT (GLuint program, GLint location, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glProgramUniform1dvEXT (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform2dvEXT (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform3dvEXT (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniform4dvEXT (GLuint program, GLint location, GLsizei count, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix2dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix3dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix4dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix2x3dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix2x4dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix3x2dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix3x4dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix4x2dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glProgramUniformMatrix4x3dvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLdouble *value); +GLAPI void APIENTRY glTextureBufferRangeEXT (GLuint texture, GLenum target, GLenum internalformat, GLuint buffer, GLintptr offset, GLsizeiptr size); +GLAPI void APIENTRY glTextureStorage1DEXT (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +GLAPI void APIENTRY glTextureStorage2DEXT (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glTextureStorage3DEXT (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +GLAPI void APIENTRY glTextureStorage2DMultisampleEXT (GLuint texture, GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLboolean fixedsamplelocations); +GLAPI void APIENTRY glTextureStorage3DMultisampleEXT (GLuint texture, GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedsamplelocations); +GLAPI void APIENTRY glVertexArrayBindVertexBufferEXT (GLuint vaobj, GLuint bindingindex, GLuint buffer, GLintptr offset, GLsizei stride); +GLAPI void APIENTRY glVertexArrayVertexAttribFormatEXT (GLuint vaobj, GLuint attribindex, GLint size, GLenum type, GLboolean normalized, GLuint relativeoffset); +GLAPI void APIENTRY glVertexArrayVertexAttribIFormatEXT (GLuint vaobj, GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +GLAPI void APIENTRY glVertexArrayVertexAttribLFormatEXT (GLuint vaobj, GLuint attribindex, GLint size, GLenum type, GLuint relativeoffset); +GLAPI void APIENTRY glVertexArrayVertexAttribBindingEXT (GLuint vaobj, GLuint attribindex, GLuint bindingindex); +GLAPI void APIENTRY glVertexArrayVertexBindingDivisorEXT (GLuint vaobj, GLuint bindingindex, GLuint divisor); +GLAPI void APIENTRY glVertexArrayVertexAttribLOffsetEXT (GLuint vaobj, GLuint buffer, GLuint index, GLint size, GLenum type, GLsizei stride, GLintptr offset); +GLAPI void APIENTRY glTexturePageCommitmentEXT (GLuint texture, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLboolean resident); +GLAPI void APIENTRY glVertexArrayVertexAttribDivisorEXT (GLuint vaobj, GLuint index, GLuint divisor); +#endif +#endif /* GL_EXT_direct_state_access */ + +#ifndef GL_EXT_draw_buffers2 +#define GL_EXT_draw_buffers2 1 +typedef void (APIENTRYP PFNGLCOLORMASKINDEXEDEXTPROC) (GLuint index, GLboolean r, GLboolean g, GLboolean b, GLboolean a); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorMaskIndexedEXT (GLuint index, GLboolean r, GLboolean g, GLboolean b, GLboolean a); +#endif +#endif /* GL_EXT_draw_buffers2 */ + +#ifndef GL_EXT_draw_instanced +#define GL_EXT_draw_instanced 1 +typedef void (APIENTRYP PFNGLDRAWARRAYSINSTANCEDEXTPROC) (GLenum mode, GLint start, GLsizei count, GLsizei primcount); +typedef void (APIENTRYP PFNGLDRAWELEMENTSINSTANCEDEXTPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei primcount); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawArraysInstancedEXT (GLenum mode, GLint start, GLsizei count, GLsizei primcount); +GLAPI void APIENTRY glDrawElementsInstancedEXT (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei primcount); +#endif +#endif /* GL_EXT_draw_instanced */ + +#ifndef GL_EXT_draw_range_elements +#define GL_EXT_draw_range_elements 1 +#define GL_MAX_ELEMENTS_VERTICES_EXT 0x80E8 +#define GL_MAX_ELEMENTS_INDICES_EXT 0x80E9 +typedef void (APIENTRYP PFNGLDRAWRANGEELEMENTSEXTPROC) (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const void *indices); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawRangeElementsEXT (GLenum mode, GLuint start, GLuint end, GLsizei count, GLenum type, const void *indices); +#endif +#endif /* GL_EXT_draw_range_elements */ + +#ifndef GL_EXT_fog_coord +#define GL_EXT_fog_coord 1 +#define GL_FOG_COORDINATE_SOURCE_EXT 0x8450 +#define GL_FOG_COORDINATE_EXT 0x8451 +#define GL_FRAGMENT_DEPTH_EXT 0x8452 +#define GL_CURRENT_FOG_COORDINATE_EXT 0x8453 +#define GL_FOG_COORDINATE_ARRAY_TYPE_EXT 0x8454 +#define GL_FOG_COORDINATE_ARRAY_STRIDE_EXT 0x8455 +#define GL_FOG_COORDINATE_ARRAY_POINTER_EXT 0x8456 +#define GL_FOG_COORDINATE_ARRAY_EXT 0x8457 +typedef void (APIENTRYP PFNGLFOGCOORDFEXTPROC) (GLfloat coord); +typedef void (APIENTRYP PFNGLFOGCOORDFVEXTPROC) (const GLfloat *coord); +typedef void (APIENTRYP PFNGLFOGCOORDDEXTPROC) (GLdouble coord); +typedef void (APIENTRYP PFNGLFOGCOORDDVEXTPROC) (const GLdouble *coord); +typedef void (APIENTRYP PFNGLFOGCOORDPOINTEREXTPROC) (GLenum type, GLsizei stride, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFogCoordfEXT (GLfloat coord); +GLAPI void APIENTRY glFogCoordfvEXT (const GLfloat *coord); +GLAPI void APIENTRY glFogCoorddEXT (GLdouble coord); +GLAPI void APIENTRY glFogCoorddvEXT (const GLdouble *coord); +GLAPI void APIENTRY glFogCoordPointerEXT (GLenum type, GLsizei stride, const void *pointer); +#endif +#endif /* GL_EXT_fog_coord */ + +#ifndef GL_EXT_framebuffer_blit +#define GL_EXT_framebuffer_blit 1 +#define GL_READ_FRAMEBUFFER_EXT 0x8CA8 +#define GL_DRAW_FRAMEBUFFER_EXT 0x8CA9 +#define GL_DRAW_FRAMEBUFFER_BINDING_EXT 0x8CA6 +#define GL_READ_FRAMEBUFFER_BINDING_EXT 0x8CAA +typedef void (APIENTRYP PFNGLBLITFRAMEBUFFEREXTPROC) (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlitFramebufferEXT (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +#endif +#endif /* GL_EXT_framebuffer_blit */ + +#ifndef GL_EXT_framebuffer_multisample +#define GL_EXT_framebuffer_multisample 1 +#define GL_RENDERBUFFER_SAMPLES_EXT 0x8CAB +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE_EXT 0x8D56 +#define GL_MAX_SAMPLES_EXT 0x8D57 +typedef void (APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLEEXTPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glRenderbufferStorageMultisampleEXT (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +#endif +#endif /* GL_EXT_framebuffer_multisample */ + +#ifndef GL_EXT_framebuffer_multisample_blit_scaled +#define GL_EXT_framebuffer_multisample_blit_scaled 1 +#define GL_SCALED_RESOLVE_FASTEST_EXT 0x90BA +#define GL_SCALED_RESOLVE_NICEST_EXT 0x90BB +#endif /* GL_EXT_framebuffer_multisample_blit_scaled */ + +#ifndef GL_EXT_framebuffer_object +#define GL_EXT_framebuffer_object 1 +#define GL_INVALID_FRAMEBUFFER_OPERATION_EXT 0x0506 +#define GL_MAX_RENDERBUFFER_SIZE_EXT 0x84E8 +#define GL_FRAMEBUFFER_BINDING_EXT 0x8CA6 +#define GL_RENDERBUFFER_BINDING_EXT 0x8CA7 +#define GL_FRAMEBUFFER_ATTACHMENT_OBJECT_TYPE_EXT 0x8CD0 +#define GL_FRAMEBUFFER_ATTACHMENT_OBJECT_NAME_EXT 0x8CD1 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_LEVEL_EXT 0x8CD2 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_CUBE_MAP_FACE_EXT 0x8CD3 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_3D_ZOFFSET_EXT 0x8CD4 +#define GL_FRAMEBUFFER_COMPLETE_EXT 0x8CD5 +#define GL_FRAMEBUFFER_INCOMPLETE_ATTACHMENT_EXT 0x8CD6 +#define GL_FRAMEBUFFER_INCOMPLETE_MISSING_ATTACHMENT_EXT 0x8CD7 +#define GL_FRAMEBUFFER_INCOMPLETE_DIMENSIONS_EXT 0x8CD9 +#define GL_FRAMEBUFFER_INCOMPLETE_FORMATS_EXT 0x8CDA +#define GL_FRAMEBUFFER_INCOMPLETE_DRAW_BUFFER_EXT 0x8CDB +#define GL_FRAMEBUFFER_INCOMPLETE_READ_BUFFER_EXT 0x8CDC +#define GL_FRAMEBUFFER_UNSUPPORTED_EXT 0x8CDD +#define GL_MAX_COLOR_ATTACHMENTS_EXT 0x8CDF +#define GL_COLOR_ATTACHMENT0_EXT 0x8CE0 +#define GL_COLOR_ATTACHMENT1_EXT 0x8CE1 +#define GL_COLOR_ATTACHMENT2_EXT 0x8CE2 +#define GL_COLOR_ATTACHMENT3_EXT 0x8CE3 +#define GL_COLOR_ATTACHMENT4_EXT 0x8CE4 +#define GL_COLOR_ATTACHMENT5_EXT 0x8CE5 +#define GL_COLOR_ATTACHMENT6_EXT 0x8CE6 +#define GL_COLOR_ATTACHMENT7_EXT 0x8CE7 +#define GL_COLOR_ATTACHMENT8_EXT 0x8CE8 +#define GL_COLOR_ATTACHMENT9_EXT 0x8CE9 +#define GL_COLOR_ATTACHMENT10_EXT 0x8CEA +#define GL_COLOR_ATTACHMENT11_EXT 0x8CEB +#define GL_COLOR_ATTACHMENT12_EXT 0x8CEC +#define GL_COLOR_ATTACHMENT13_EXT 0x8CED +#define GL_COLOR_ATTACHMENT14_EXT 0x8CEE +#define GL_COLOR_ATTACHMENT15_EXT 0x8CEF +#define GL_DEPTH_ATTACHMENT_EXT 0x8D00 +#define GL_STENCIL_ATTACHMENT_EXT 0x8D20 +#define GL_FRAMEBUFFER_EXT 0x8D40 +#define GL_RENDERBUFFER_EXT 0x8D41 +#define GL_RENDERBUFFER_WIDTH_EXT 0x8D42 +#define GL_RENDERBUFFER_HEIGHT_EXT 0x8D43 +#define GL_RENDERBUFFER_INTERNAL_FORMAT_EXT 0x8D44 +#define GL_STENCIL_INDEX1_EXT 0x8D46 +#define GL_STENCIL_INDEX4_EXT 0x8D47 +#define GL_STENCIL_INDEX8_EXT 0x8D48 +#define GL_STENCIL_INDEX16_EXT 0x8D49 +#define GL_RENDERBUFFER_RED_SIZE_EXT 0x8D50 +#define GL_RENDERBUFFER_GREEN_SIZE_EXT 0x8D51 +#define GL_RENDERBUFFER_BLUE_SIZE_EXT 0x8D52 +#define GL_RENDERBUFFER_ALPHA_SIZE_EXT 0x8D53 +#define GL_RENDERBUFFER_DEPTH_SIZE_EXT 0x8D54 +#define GL_RENDERBUFFER_STENCIL_SIZE_EXT 0x8D55 +typedef GLboolean (APIENTRYP PFNGLISRENDERBUFFEREXTPROC) (GLuint renderbuffer); +typedef void (APIENTRYP PFNGLBINDRENDERBUFFEREXTPROC) (GLenum target, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLDELETERENDERBUFFERSEXTPROC) (GLsizei n, const GLuint *renderbuffers); +typedef void (APIENTRYP PFNGLGENRENDERBUFFERSEXTPROC) (GLsizei n, GLuint *renderbuffers); +typedef void (APIENTRYP PFNGLRENDERBUFFERSTORAGEEXTPROC) (GLenum target, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (APIENTRYP PFNGLGETRENDERBUFFERPARAMETERIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef GLboolean (APIENTRYP PFNGLISFRAMEBUFFEREXTPROC) (GLuint framebuffer); +typedef void (APIENTRYP PFNGLBINDFRAMEBUFFEREXTPROC) (GLenum target, GLuint framebuffer); +typedef void (APIENTRYP PFNGLDELETEFRAMEBUFFERSEXTPROC) (GLsizei n, const GLuint *framebuffers); +typedef void (APIENTRYP PFNGLGENFRAMEBUFFERSEXTPROC) (GLsizei n, GLuint *framebuffers); +typedef GLenum (APIENTRYP PFNGLCHECKFRAMEBUFFERSTATUSEXTPROC) (GLenum target); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURE1DEXTPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURE2DEXTPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURE3DEXTPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +typedef void (APIENTRYP PFNGLFRAMEBUFFERRENDERBUFFEREXTPROC) (GLenum target, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +typedef void (APIENTRYP PFNGLGETFRAMEBUFFERATTACHMENTPARAMETERIVEXTPROC) (GLenum target, GLenum attachment, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGENERATEMIPMAPEXTPROC) (GLenum target); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLboolean APIENTRY glIsRenderbufferEXT (GLuint renderbuffer); +GLAPI void APIENTRY glBindRenderbufferEXT (GLenum target, GLuint renderbuffer); +GLAPI void APIENTRY glDeleteRenderbuffersEXT (GLsizei n, const GLuint *renderbuffers); +GLAPI void APIENTRY glGenRenderbuffersEXT (GLsizei n, GLuint *renderbuffers); +GLAPI void APIENTRY glRenderbufferStorageEXT (GLenum target, GLenum internalformat, GLsizei width, GLsizei height); +GLAPI void APIENTRY glGetRenderbufferParameterivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI GLboolean APIENTRY glIsFramebufferEXT (GLuint framebuffer); +GLAPI void APIENTRY glBindFramebufferEXT (GLenum target, GLuint framebuffer); +GLAPI void APIENTRY glDeleteFramebuffersEXT (GLsizei n, const GLuint *framebuffers); +GLAPI void APIENTRY glGenFramebuffersEXT (GLsizei n, GLuint *framebuffers); +GLAPI GLenum APIENTRY glCheckFramebufferStatusEXT (GLenum target); +GLAPI void APIENTRY glFramebufferTexture1DEXT (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GLAPI void APIENTRY glFramebufferTexture2DEXT (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GLAPI void APIENTRY glFramebufferTexture3DEXT (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +GLAPI void APIENTRY glFramebufferRenderbufferEXT (GLenum target, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +GLAPI void APIENTRY glGetFramebufferAttachmentParameterivEXT (GLenum target, GLenum attachment, GLenum pname, GLint *params); +GLAPI void APIENTRY glGenerateMipmapEXT (GLenum target); +#endif +#endif /* GL_EXT_framebuffer_object */ + +#ifndef GL_EXT_framebuffer_sRGB +#define GL_EXT_framebuffer_sRGB 1 +#define GL_FRAMEBUFFER_SRGB_EXT 0x8DB9 +#define GL_FRAMEBUFFER_SRGB_CAPABLE_EXT 0x8DBA +#endif /* GL_EXT_framebuffer_sRGB */ + +#ifndef GL_EXT_geometry_shader4 +#define GL_EXT_geometry_shader4 1 +#define GL_GEOMETRY_SHADER_EXT 0x8DD9 +#define GL_GEOMETRY_VERTICES_OUT_EXT 0x8DDA +#define GL_GEOMETRY_INPUT_TYPE_EXT 0x8DDB +#define GL_GEOMETRY_OUTPUT_TYPE_EXT 0x8DDC +#define GL_MAX_GEOMETRY_TEXTURE_IMAGE_UNITS_EXT 0x8C29 +#define GL_MAX_GEOMETRY_VARYING_COMPONENTS_EXT 0x8DDD +#define GL_MAX_VERTEX_VARYING_COMPONENTS_EXT 0x8DDE +#define GL_MAX_VARYING_COMPONENTS_EXT 0x8B4B +#define GL_MAX_GEOMETRY_UNIFORM_COMPONENTS_EXT 0x8DDF +#define GL_MAX_GEOMETRY_OUTPUT_VERTICES_EXT 0x8DE0 +#define GL_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS_EXT 0x8DE1 +#define GL_LINES_ADJACENCY_EXT 0x000A +#define GL_LINE_STRIP_ADJACENCY_EXT 0x000B +#define GL_TRIANGLES_ADJACENCY_EXT 0x000C +#define GL_TRIANGLE_STRIP_ADJACENCY_EXT 0x000D +#define GL_FRAMEBUFFER_INCOMPLETE_LAYER_TARGETS_EXT 0x8DA8 +#define GL_FRAMEBUFFER_INCOMPLETE_LAYER_COUNT_EXT 0x8DA9 +#define GL_FRAMEBUFFER_ATTACHMENT_LAYERED_EXT 0x8DA7 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_LAYER_EXT 0x8CD4 +#define GL_PROGRAM_POINT_SIZE_EXT 0x8642 +typedef void (APIENTRYP PFNGLPROGRAMPARAMETERIEXTPROC) (GLuint program, GLenum pname, GLint value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramParameteriEXT (GLuint program, GLenum pname, GLint value); +#endif +#endif /* GL_EXT_geometry_shader4 */ + +#ifndef GL_EXT_gpu_program_parameters +#define GL_EXT_gpu_program_parameters 1 +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERS4FVEXTPROC) (GLenum target, GLuint index, GLsizei count, const GLfloat *params); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERS4FVEXTPROC) (GLenum target, GLuint index, GLsizei count, const GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramEnvParameters4fvEXT (GLenum target, GLuint index, GLsizei count, const GLfloat *params); +GLAPI void APIENTRY glProgramLocalParameters4fvEXT (GLenum target, GLuint index, GLsizei count, const GLfloat *params); +#endif +#endif /* GL_EXT_gpu_program_parameters */ + +#ifndef GL_EXT_gpu_shader4 +#define GL_EXT_gpu_shader4 1 +#define GL_VERTEX_ATTRIB_ARRAY_INTEGER_EXT 0x88FD +#define GL_SAMPLER_1D_ARRAY_EXT 0x8DC0 +#define GL_SAMPLER_2D_ARRAY_EXT 0x8DC1 +#define GL_SAMPLER_BUFFER_EXT 0x8DC2 +#define GL_SAMPLER_1D_ARRAY_SHADOW_EXT 0x8DC3 +#define GL_SAMPLER_2D_ARRAY_SHADOW_EXT 0x8DC4 +#define GL_SAMPLER_CUBE_SHADOW_EXT 0x8DC5 +#define GL_UNSIGNED_INT_VEC2_EXT 0x8DC6 +#define GL_UNSIGNED_INT_VEC3_EXT 0x8DC7 +#define GL_UNSIGNED_INT_VEC4_EXT 0x8DC8 +#define GL_INT_SAMPLER_1D_EXT 0x8DC9 +#define GL_INT_SAMPLER_2D_EXT 0x8DCA +#define GL_INT_SAMPLER_3D_EXT 0x8DCB +#define GL_INT_SAMPLER_CUBE_EXT 0x8DCC +#define GL_INT_SAMPLER_2D_RECT_EXT 0x8DCD +#define GL_INT_SAMPLER_1D_ARRAY_EXT 0x8DCE +#define GL_INT_SAMPLER_2D_ARRAY_EXT 0x8DCF +#define GL_INT_SAMPLER_BUFFER_EXT 0x8DD0 +#define GL_UNSIGNED_INT_SAMPLER_1D_EXT 0x8DD1 +#define GL_UNSIGNED_INT_SAMPLER_2D_EXT 0x8DD2 +#define GL_UNSIGNED_INT_SAMPLER_3D_EXT 0x8DD3 +#define GL_UNSIGNED_INT_SAMPLER_CUBE_EXT 0x8DD4 +#define GL_UNSIGNED_INT_SAMPLER_2D_RECT_EXT 0x8DD5 +#define GL_UNSIGNED_INT_SAMPLER_1D_ARRAY_EXT 0x8DD6 +#define GL_UNSIGNED_INT_SAMPLER_2D_ARRAY_EXT 0x8DD7 +#define GL_UNSIGNED_INT_SAMPLER_BUFFER_EXT 0x8DD8 +#define GL_MIN_PROGRAM_TEXEL_OFFSET_EXT 0x8904 +#define GL_MAX_PROGRAM_TEXEL_OFFSET_EXT 0x8905 +typedef void (APIENTRYP PFNGLGETUNIFORMUIVEXTPROC) (GLuint program, GLint location, GLuint *params); +typedef void (APIENTRYP PFNGLBINDFRAGDATALOCATIONEXTPROC) (GLuint program, GLuint color, const GLchar *name); +typedef GLint (APIENTRYP PFNGLGETFRAGDATALOCATIONEXTPROC) (GLuint program, const GLchar *name); +typedef void (APIENTRYP PFNGLUNIFORM1UIEXTPROC) (GLint location, GLuint v0); +typedef void (APIENTRYP PFNGLUNIFORM2UIEXTPROC) (GLint location, GLuint v0, GLuint v1); +typedef void (APIENTRYP PFNGLUNIFORM3UIEXTPROC) (GLint location, GLuint v0, GLuint v1, GLuint v2); +typedef void (APIENTRYP PFNGLUNIFORM4UIEXTPROC) (GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +typedef void (APIENTRYP PFNGLUNIFORM1UIVEXTPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLUNIFORM2UIVEXTPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLUNIFORM3UIVEXTPROC) (GLint location, GLsizei count, const GLuint *value); +typedef void (APIENTRYP PFNGLUNIFORM4UIVEXTPROC) (GLint location, GLsizei count, const GLuint *value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetUniformuivEXT (GLuint program, GLint location, GLuint *params); +GLAPI void APIENTRY glBindFragDataLocationEXT (GLuint program, GLuint color, const GLchar *name); +GLAPI GLint APIENTRY glGetFragDataLocationEXT (GLuint program, const GLchar *name); +GLAPI void APIENTRY glUniform1uiEXT (GLint location, GLuint v0); +GLAPI void APIENTRY glUniform2uiEXT (GLint location, GLuint v0, GLuint v1); +GLAPI void APIENTRY glUniform3uiEXT (GLint location, GLuint v0, GLuint v1, GLuint v2); +GLAPI void APIENTRY glUniform4uiEXT (GLint location, GLuint v0, GLuint v1, GLuint v2, GLuint v3); +GLAPI void APIENTRY glUniform1uivEXT (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glUniform2uivEXT (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glUniform3uivEXT (GLint location, GLsizei count, const GLuint *value); +GLAPI void APIENTRY glUniform4uivEXT (GLint location, GLsizei count, const GLuint *value); +#endif +#endif /* GL_EXT_gpu_shader4 */ + +#ifndef GL_EXT_histogram +#define GL_EXT_histogram 1 +#define GL_HISTOGRAM_EXT 0x8024 +#define GL_PROXY_HISTOGRAM_EXT 0x8025 +#define GL_HISTOGRAM_WIDTH_EXT 0x8026 +#define GL_HISTOGRAM_FORMAT_EXT 0x8027 +#define GL_HISTOGRAM_RED_SIZE_EXT 0x8028 +#define GL_HISTOGRAM_GREEN_SIZE_EXT 0x8029 +#define GL_HISTOGRAM_BLUE_SIZE_EXT 0x802A +#define GL_HISTOGRAM_ALPHA_SIZE_EXT 0x802B +#define GL_HISTOGRAM_LUMINANCE_SIZE_EXT 0x802C +#define GL_HISTOGRAM_SINK_EXT 0x802D +#define GL_MINMAX_EXT 0x802E +#define GL_MINMAX_FORMAT_EXT 0x802F +#define GL_MINMAX_SINK_EXT 0x8030 +#define GL_TABLE_TOO_LARGE_EXT 0x8031 +typedef void (APIENTRYP PFNGLGETHISTOGRAMEXTPROC) (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +typedef void (APIENTRYP PFNGLGETHISTOGRAMPARAMETERFVEXTPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETHISTOGRAMPARAMETERIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMINMAXEXTPROC) (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +typedef void (APIENTRYP PFNGLGETMINMAXPARAMETERFVEXTPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMINMAXPARAMETERIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLHISTOGRAMEXTPROC) (GLenum target, GLsizei width, GLenum internalformat, GLboolean sink); +typedef void (APIENTRYP PFNGLMINMAXEXTPROC) (GLenum target, GLenum internalformat, GLboolean sink); +typedef void (APIENTRYP PFNGLRESETHISTOGRAMEXTPROC) (GLenum target); +typedef void (APIENTRYP PFNGLRESETMINMAXEXTPROC) (GLenum target); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetHistogramEXT (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +GLAPI void APIENTRY glGetHistogramParameterfvEXT (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetHistogramParameterivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMinmaxEXT (GLenum target, GLboolean reset, GLenum format, GLenum type, void *values); +GLAPI void APIENTRY glGetMinmaxParameterfvEXT (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMinmaxParameterivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glHistogramEXT (GLenum target, GLsizei width, GLenum internalformat, GLboolean sink); +GLAPI void APIENTRY glMinmaxEXT (GLenum target, GLenum internalformat, GLboolean sink); +GLAPI void APIENTRY glResetHistogramEXT (GLenum target); +GLAPI void APIENTRY glResetMinmaxEXT (GLenum target); +#endif +#endif /* GL_EXT_histogram */ + +#ifndef GL_EXT_index_array_formats +#define GL_EXT_index_array_formats 1 +#define GL_IUI_V2F_EXT 0x81AD +#define GL_IUI_V3F_EXT 0x81AE +#define GL_IUI_N3F_V2F_EXT 0x81AF +#define GL_IUI_N3F_V3F_EXT 0x81B0 +#define GL_T2F_IUI_V2F_EXT 0x81B1 +#define GL_T2F_IUI_V3F_EXT 0x81B2 +#define GL_T2F_IUI_N3F_V2F_EXT 0x81B3 +#define GL_T2F_IUI_N3F_V3F_EXT 0x81B4 +#endif /* GL_EXT_index_array_formats */ + +#ifndef GL_EXT_index_func +#define GL_EXT_index_func 1 +#define GL_INDEX_TEST_EXT 0x81B5 +#define GL_INDEX_TEST_FUNC_EXT 0x81B6 +#define GL_INDEX_TEST_REF_EXT 0x81B7 +typedef void (APIENTRYP PFNGLINDEXFUNCEXTPROC) (GLenum func, GLclampf ref); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glIndexFuncEXT (GLenum func, GLclampf ref); +#endif +#endif /* GL_EXT_index_func */ + +#ifndef GL_EXT_index_material +#define GL_EXT_index_material 1 +#define GL_INDEX_MATERIAL_EXT 0x81B8 +#define GL_INDEX_MATERIAL_PARAMETER_EXT 0x81B9 +#define GL_INDEX_MATERIAL_FACE_EXT 0x81BA +typedef void (APIENTRYP PFNGLINDEXMATERIALEXTPROC) (GLenum face, GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glIndexMaterialEXT (GLenum face, GLenum mode); +#endif +#endif /* GL_EXT_index_material */ + +#ifndef GL_EXT_index_texture +#define GL_EXT_index_texture 1 +#endif /* GL_EXT_index_texture */ + +#ifndef GL_EXT_light_texture +#define GL_EXT_light_texture 1 +#define GL_FRAGMENT_MATERIAL_EXT 0x8349 +#define GL_FRAGMENT_NORMAL_EXT 0x834A +#define GL_FRAGMENT_COLOR_EXT 0x834C +#define GL_ATTENUATION_EXT 0x834D +#define GL_SHADOW_ATTENUATION_EXT 0x834E +#define GL_TEXTURE_APPLICATION_MODE_EXT 0x834F +#define GL_TEXTURE_LIGHT_EXT 0x8350 +#define GL_TEXTURE_MATERIAL_FACE_EXT 0x8351 +#define GL_TEXTURE_MATERIAL_PARAMETER_EXT 0x8352 +typedef void (APIENTRYP PFNGLAPPLYTEXTUREEXTPROC) (GLenum mode); +typedef void (APIENTRYP PFNGLTEXTURELIGHTEXTPROC) (GLenum pname); +typedef void (APIENTRYP PFNGLTEXTUREMATERIALEXTPROC) (GLenum face, GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glApplyTextureEXT (GLenum mode); +GLAPI void APIENTRY glTextureLightEXT (GLenum pname); +GLAPI void APIENTRY glTextureMaterialEXT (GLenum face, GLenum mode); +#endif +#endif /* GL_EXT_light_texture */ + +#ifndef GL_EXT_misc_attribute +#define GL_EXT_misc_attribute 1 +#endif /* GL_EXT_misc_attribute */ + +#ifndef GL_EXT_multi_draw_arrays +#define GL_EXT_multi_draw_arrays 1 +typedef void (APIENTRYP PFNGLMULTIDRAWARRAYSEXTPROC) (GLenum mode, const GLint *first, const GLsizei *count, GLsizei primcount); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSEXTPROC) (GLenum mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei primcount); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMultiDrawArraysEXT (GLenum mode, const GLint *first, const GLsizei *count, GLsizei primcount); +GLAPI void APIENTRY glMultiDrawElementsEXT (GLenum mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei primcount); +#endif +#endif /* GL_EXT_multi_draw_arrays */ + +#ifndef GL_EXT_multisample +#define GL_EXT_multisample 1 +#define GL_MULTISAMPLE_EXT 0x809D +#define GL_SAMPLE_ALPHA_TO_MASK_EXT 0x809E +#define GL_SAMPLE_ALPHA_TO_ONE_EXT 0x809F +#define GL_SAMPLE_MASK_EXT 0x80A0 +#define GL_1PASS_EXT 0x80A1 +#define GL_2PASS_0_EXT 0x80A2 +#define GL_2PASS_1_EXT 0x80A3 +#define GL_4PASS_0_EXT 0x80A4 +#define GL_4PASS_1_EXT 0x80A5 +#define GL_4PASS_2_EXT 0x80A6 +#define GL_4PASS_3_EXT 0x80A7 +#define GL_SAMPLE_BUFFERS_EXT 0x80A8 +#define GL_SAMPLES_EXT 0x80A9 +#define GL_SAMPLE_MASK_VALUE_EXT 0x80AA +#define GL_SAMPLE_MASK_INVERT_EXT 0x80AB +#define GL_SAMPLE_PATTERN_EXT 0x80AC +#define GL_MULTISAMPLE_BIT_EXT 0x20000000 +typedef void (APIENTRYP PFNGLSAMPLEMASKEXTPROC) (GLclampf value, GLboolean invert); +typedef void (APIENTRYP PFNGLSAMPLEPATTERNEXTPROC) (GLenum pattern); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSampleMaskEXT (GLclampf value, GLboolean invert); +GLAPI void APIENTRY glSamplePatternEXT (GLenum pattern); +#endif +#endif /* GL_EXT_multisample */ + +#ifndef GL_EXT_packed_depth_stencil +#define GL_EXT_packed_depth_stencil 1 +#define GL_DEPTH_STENCIL_EXT 0x84F9 +#define GL_UNSIGNED_INT_24_8_EXT 0x84FA +#define GL_DEPTH24_STENCIL8_EXT 0x88F0 +#define GL_TEXTURE_STENCIL_SIZE_EXT 0x88F1 +#endif /* GL_EXT_packed_depth_stencil */ + +#ifndef GL_EXT_packed_float +#define GL_EXT_packed_float 1 +#define GL_R11F_G11F_B10F_EXT 0x8C3A +#define GL_UNSIGNED_INT_10F_11F_11F_REV_EXT 0x8C3B +#define GL_RGBA_SIGNED_COMPONENTS_EXT 0x8C3C +#endif /* GL_EXT_packed_float */ + +#ifndef GL_EXT_packed_pixels +#define GL_EXT_packed_pixels 1 +#define GL_UNSIGNED_BYTE_3_3_2_EXT 0x8032 +#define GL_UNSIGNED_SHORT_4_4_4_4_EXT 0x8033 +#define GL_UNSIGNED_SHORT_5_5_5_1_EXT 0x8034 +#define GL_UNSIGNED_INT_8_8_8_8_EXT 0x8035 +#define GL_UNSIGNED_INT_10_10_10_2_EXT 0x8036 +#endif /* GL_EXT_packed_pixels */ + +#ifndef GL_EXT_paletted_texture +#define GL_EXT_paletted_texture 1 +#define GL_COLOR_INDEX1_EXT 0x80E2 +#define GL_COLOR_INDEX2_EXT 0x80E3 +#define GL_COLOR_INDEX4_EXT 0x80E4 +#define GL_COLOR_INDEX8_EXT 0x80E5 +#define GL_COLOR_INDEX12_EXT 0x80E6 +#define GL_COLOR_INDEX16_EXT 0x80E7 +#define GL_TEXTURE_INDEX_SIZE_EXT 0x80ED +typedef void (APIENTRYP PFNGLCOLORTABLEEXTPROC) (GLenum target, GLenum internalFormat, GLsizei width, GLenum format, GLenum type, const void *table); +typedef void (APIENTRYP PFNGLGETCOLORTABLEEXTPROC) (GLenum target, GLenum format, GLenum type, void *data); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPARAMETERIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPARAMETERFVEXTPROC) (GLenum target, GLenum pname, GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorTableEXT (GLenum target, GLenum internalFormat, GLsizei width, GLenum format, GLenum type, const void *table); +GLAPI void APIENTRY glGetColorTableEXT (GLenum target, GLenum format, GLenum type, void *data); +GLAPI void APIENTRY glGetColorTableParameterivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetColorTableParameterfvEXT (GLenum target, GLenum pname, GLfloat *params); +#endif +#endif /* GL_EXT_paletted_texture */ + +#ifndef GL_EXT_pixel_buffer_object +#define GL_EXT_pixel_buffer_object 1 +#define GL_PIXEL_PACK_BUFFER_EXT 0x88EB +#define GL_PIXEL_UNPACK_BUFFER_EXT 0x88EC +#define GL_PIXEL_PACK_BUFFER_BINDING_EXT 0x88ED +#define GL_PIXEL_UNPACK_BUFFER_BINDING_EXT 0x88EF +#endif /* GL_EXT_pixel_buffer_object */ + +#ifndef GL_EXT_pixel_transform +#define GL_EXT_pixel_transform 1 +#define GL_PIXEL_TRANSFORM_2D_EXT 0x8330 +#define GL_PIXEL_MAG_FILTER_EXT 0x8331 +#define GL_PIXEL_MIN_FILTER_EXT 0x8332 +#define GL_PIXEL_CUBIC_WEIGHT_EXT 0x8333 +#define GL_CUBIC_EXT 0x8334 +#define GL_AVERAGE_EXT 0x8335 +#define GL_PIXEL_TRANSFORM_2D_STACK_DEPTH_EXT 0x8336 +#define GL_MAX_PIXEL_TRANSFORM_2D_STACK_DEPTH_EXT 0x8337 +#define GL_PIXEL_TRANSFORM_2D_MATRIX_EXT 0x8338 +typedef void (APIENTRYP PFNGLPIXELTRANSFORMPARAMETERIEXTPROC) (GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLPIXELTRANSFORMPARAMETERFEXTPROC) (GLenum target, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLPIXELTRANSFORMPARAMETERIVEXTPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLPIXELTRANSFORMPARAMETERFVEXTPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETPIXELTRANSFORMPARAMETERIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETPIXELTRANSFORMPARAMETERFVEXTPROC) (GLenum target, GLenum pname, GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPixelTransformParameteriEXT (GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glPixelTransformParameterfEXT (GLenum target, GLenum pname, GLfloat param); +GLAPI void APIENTRY glPixelTransformParameterivEXT (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glPixelTransformParameterfvEXT (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glGetPixelTransformParameterivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetPixelTransformParameterfvEXT (GLenum target, GLenum pname, GLfloat *params); +#endif +#endif /* GL_EXT_pixel_transform */ + +#ifndef GL_EXT_pixel_transform_color_table +#define GL_EXT_pixel_transform_color_table 1 +#endif /* GL_EXT_pixel_transform_color_table */ + +#ifndef GL_EXT_point_parameters +#define GL_EXT_point_parameters 1 +#define GL_POINT_SIZE_MIN_EXT 0x8126 +#define GL_POINT_SIZE_MAX_EXT 0x8127 +#define GL_POINT_FADE_THRESHOLD_SIZE_EXT 0x8128 +#define GL_DISTANCE_ATTENUATION_EXT 0x8129 +typedef void (APIENTRYP PFNGLPOINTPARAMETERFEXTPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLPOINTPARAMETERFVEXTPROC) (GLenum pname, const GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPointParameterfEXT (GLenum pname, GLfloat param); +GLAPI void APIENTRY glPointParameterfvEXT (GLenum pname, const GLfloat *params); +#endif +#endif /* GL_EXT_point_parameters */ + +#ifndef GL_EXT_polygon_offset +#define GL_EXT_polygon_offset 1 +#define GL_POLYGON_OFFSET_EXT 0x8037 +#define GL_POLYGON_OFFSET_FACTOR_EXT 0x8038 +#define GL_POLYGON_OFFSET_BIAS_EXT 0x8039 +typedef void (APIENTRYP PFNGLPOLYGONOFFSETEXTPROC) (GLfloat factor, GLfloat bias); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPolygonOffsetEXT (GLfloat factor, GLfloat bias); +#endif +#endif /* GL_EXT_polygon_offset */ + +#ifndef GL_EXT_provoking_vertex +#define GL_EXT_provoking_vertex 1 +#define GL_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION_EXT 0x8E4C +#define GL_FIRST_VERTEX_CONVENTION_EXT 0x8E4D +#define GL_LAST_VERTEX_CONVENTION_EXT 0x8E4E +#define GL_PROVOKING_VERTEX_EXT 0x8E4F +typedef void (APIENTRYP PFNGLPROVOKINGVERTEXEXTPROC) (GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProvokingVertexEXT (GLenum mode); +#endif +#endif /* GL_EXT_provoking_vertex */ + +#ifndef GL_EXT_rescale_normal +#define GL_EXT_rescale_normal 1 +#define GL_RESCALE_NORMAL_EXT 0x803A +#endif /* GL_EXT_rescale_normal */ + +#ifndef GL_EXT_secondary_color +#define GL_EXT_secondary_color 1 +#define GL_COLOR_SUM_EXT 0x8458 +#define GL_CURRENT_SECONDARY_COLOR_EXT 0x8459 +#define GL_SECONDARY_COLOR_ARRAY_SIZE_EXT 0x845A +#define GL_SECONDARY_COLOR_ARRAY_TYPE_EXT 0x845B +#define GL_SECONDARY_COLOR_ARRAY_STRIDE_EXT 0x845C +#define GL_SECONDARY_COLOR_ARRAY_POINTER_EXT 0x845D +#define GL_SECONDARY_COLOR_ARRAY_EXT 0x845E +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3BEXTPROC) (GLbyte red, GLbyte green, GLbyte blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3BVEXTPROC) (const GLbyte *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3DEXTPROC) (GLdouble red, GLdouble green, GLdouble blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3DVEXTPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3FEXTPROC) (GLfloat red, GLfloat green, GLfloat blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3FVEXTPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3IEXTPROC) (GLint red, GLint green, GLint blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3IVEXTPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3SEXTPROC) (GLshort red, GLshort green, GLshort blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3SVEXTPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UBEXTPROC) (GLubyte red, GLubyte green, GLubyte blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UBVEXTPROC) (const GLubyte *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UIEXTPROC) (GLuint red, GLuint green, GLuint blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3UIVEXTPROC) (const GLuint *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3USEXTPROC) (GLushort red, GLushort green, GLushort blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3USVEXTPROC) (const GLushort *v); +typedef void (APIENTRYP PFNGLSECONDARYCOLORPOINTEREXTPROC) (GLint size, GLenum type, GLsizei stride, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSecondaryColor3bEXT (GLbyte red, GLbyte green, GLbyte blue); +GLAPI void APIENTRY glSecondaryColor3bvEXT (const GLbyte *v); +GLAPI void APIENTRY glSecondaryColor3dEXT (GLdouble red, GLdouble green, GLdouble blue); +GLAPI void APIENTRY glSecondaryColor3dvEXT (const GLdouble *v); +GLAPI void APIENTRY glSecondaryColor3fEXT (GLfloat red, GLfloat green, GLfloat blue); +GLAPI void APIENTRY glSecondaryColor3fvEXT (const GLfloat *v); +GLAPI void APIENTRY glSecondaryColor3iEXT (GLint red, GLint green, GLint blue); +GLAPI void APIENTRY glSecondaryColor3ivEXT (const GLint *v); +GLAPI void APIENTRY glSecondaryColor3sEXT (GLshort red, GLshort green, GLshort blue); +GLAPI void APIENTRY glSecondaryColor3svEXT (const GLshort *v); +GLAPI void APIENTRY glSecondaryColor3ubEXT (GLubyte red, GLubyte green, GLubyte blue); +GLAPI void APIENTRY glSecondaryColor3ubvEXT (const GLubyte *v); +GLAPI void APIENTRY glSecondaryColor3uiEXT (GLuint red, GLuint green, GLuint blue); +GLAPI void APIENTRY glSecondaryColor3uivEXT (const GLuint *v); +GLAPI void APIENTRY glSecondaryColor3usEXT (GLushort red, GLushort green, GLushort blue); +GLAPI void APIENTRY glSecondaryColor3usvEXT (const GLushort *v); +GLAPI void APIENTRY glSecondaryColorPointerEXT (GLint size, GLenum type, GLsizei stride, const void *pointer); +#endif +#endif /* GL_EXT_secondary_color */ + +#ifndef GL_EXT_separate_shader_objects +#define GL_EXT_separate_shader_objects 1 +#define GL_ACTIVE_PROGRAM_EXT 0x8B8D +typedef void (APIENTRYP PFNGLUSESHADERPROGRAMEXTPROC) (GLenum type, GLuint program); +typedef void (APIENTRYP PFNGLACTIVEPROGRAMEXTPROC) (GLuint program); +typedef GLuint (APIENTRYP PFNGLCREATESHADERPROGRAMEXTPROC) (GLenum type, const GLchar *string); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glUseShaderProgramEXT (GLenum type, GLuint program); +GLAPI void APIENTRY glActiveProgramEXT (GLuint program); +GLAPI GLuint APIENTRY glCreateShaderProgramEXT (GLenum type, const GLchar *string); +#endif +#endif /* GL_EXT_separate_shader_objects */ + +#ifndef GL_EXT_separate_specular_color +#define GL_EXT_separate_specular_color 1 +#define GL_LIGHT_MODEL_COLOR_CONTROL_EXT 0x81F8 +#define GL_SINGLE_COLOR_EXT 0x81F9 +#define GL_SEPARATE_SPECULAR_COLOR_EXT 0x81FA +#endif /* GL_EXT_separate_specular_color */ + +#ifndef GL_EXT_shader_image_load_formatted +#define GL_EXT_shader_image_load_formatted 1 +#endif /* GL_EXT_shader_image_load_formatted */ + +#ifndef GL_EXT_shader_image_load_store +#define GL_EXT_shader_image_load_store 1 +#define GL_MAX_IMAGE_UNITS_EXT 0x8F38 +#define GL_MAX_COMBINED_IMAGE_UNITS_AND_FRAGMENT_OUTPUTS_EXT 0x8F39 +#define GL_IMAGE_BINDING_NAME_EXT 0x8F3A +#define GL_IMAGE_BINDING_LEVEL_EXT 0x8F3B +#define GL_IMAGE_BINDING_LAYERED_EXT 0x8F3C +#define GL_IMAGE_BINDING_LAYER_EXT 0x8F3D +#define GL_IMAGE_BINDING_ACCESS_EXT 0x8F3E +#define GL_IMAGE_1D_EXT 0x904C +#define GL_IMAGE_2D_EXT 0x904D +#define GL_IMAGE_3D_EXT 0x904E +#define GL_IMAGE_2D_RECT_EXT 0x904F +#define GL_IMAGE_CUBE_EXT 0x9050 +#define GL_IMAGE_BUFFER_EXT 0x9051 +#define GL_IMAGE_1D_ARRAY_EXT 0x9052 +#define GL_IMAGE_2D_ARRAY_EXT 0x9053 +#define GL_IMAGE_CUBE_MAP_ARRAY_EXT 0x9054 +#define GL_IMAGE_2D_MULTISAMPLE_EXT 0x9055 +#define GL_IMAGE_2D_MULTISAMPLE_ARRAY_EXT 0x9056 +#define GL_INT_IMAGE_1D_EXT 0x9057 +#define GL_INT_IMAGE_2D_EXT 0x9058 +#define GL_INT_IMAGE_3D_EXT 0x9059 +#define GL_INT_IMAGE_2D_RECT_EXT 0x905A +#define GL_INT_IMAGE_CUBE_EXT 0x905B +#define GL_INT_IMAGE_BUFFER_EXT 0x905C +#define GL_INT_IMAGE_1D_ARRAY_EXT 0x905D +#define GL_INT_IMAGE_2D_ARRAY_EXT 0x905E +#define GL_INT_IMAGE_CUBE_MAP_ARRAY_EXT 0x905F +#define GL_INT_IMAGE_2D_MULTISAMPLE_EXT 0x9060 +#define GL_INT_IMAGE_2D_MULTISAMPLE_ARRAY_EXT 0x9061 +#define GL_UNSIGNED_INT_IMAGE_1D_EXT 0x9062 +#define GL_UNSIGNED_INT_IMAGE_2D_EXT 0x9063 +#define GL_UNSIGNED_INT_IMAGE_3D_EXT 0x9064 +#define GL_UNSIGNED_INT_IMAGE_2D_RECT_EXT 0x9065 +#define GL_UNSIGNED_INT_IMAGE_CUBE_EXT 0x9066 +#define GL_UNSIGNED_INT_IMAGE_BUFFER_EXT 0x9067 +#define GL_UNSIGNED_INT_IMAGE_1D_ARRAY_EXT 0x9068 +#define GL_UNSIGNED_INT_IMAGE_2D_ARRAY_EXT 0x9069 +#define GL_UNSIGNED_INT_IMAGE_CUBE_MAP_ARRAY_EXT 0x906A +#define GL_UNSIGNED_INT_IMAGE_2D_MULTISAMPLE_EXT 0x906B +#define GL_UNSIGNED_INT_IMAGE_2D_MULTISAMPLE_ARRAY_EXT 0x906C +#define GL_MAX_IMAGE_SAMPLES_EXT 0x906D +#define GL_IMAGE_BINDING_FORMAT_EXT 0x906E +#define GL_VERTEX_ATTRIB_ARRAY_BARRIER_BIT_EXT 0x00000001 +#define GL_ELEMENT_ARRAY_BARRIER_BIT_EXT 0x00000002 +#define GL_UNIFORM_BARRIER_BIT_EXT 0x00000004 +#define GL_TEXTURE_FETCH_BARRIER_BIT_EXT 0x00000008 +#define GL_SHADER_IMAGE_ACCESS_BARRIER_BIT_EXT 0x00000020 +#define GL_COMMAND_BARRIER_BIT_EXT 0x00000040 +#define GL_PIXEL_BUFFER_BARRIER_BIT_EXT 0x00000080 +#define GL_TEXTURE_UPDATE_BARRIER_BIT_EXT 0x00000100 +#define GL_BUFFER_UPDATE_BARRIER_BIT_EXT 0x00000200 +#define GL_FRAMEBUFFER_BARRIER_BIT_EXT 0x00000400 +#define GL_TRANSFORM_FEEDBACK_BARRIER_BIT_EXT 0x00000800 +#define GL_ATOMIC_COUNTER_BARRIER_BIT_EXT 0x00001000 +#define GL_ALL_BARRIER_BITS_EXT 0xFFFFFFFF +typedef void (APIENTRYP PFNGLBINDIMAGETEXTUREEXTPROC) (GLuint index, GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum access, GLint format); +typedef void (APIENTRYP PFNGLMEMORYBARRIEREXTPROC) (GLbitfield barriers); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBindImageTextureEXT (GLuint index, GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum access, GLint format); +GLAPI void APIENTRY glMemoryBarrierEXT (GLbitfield barriers); +#endif +#endif /* GL_EXT_shader_image_load_store */ + +#ifndef GL_EXT_shader_integer_mix +#define GL_EXT_shader_integer_mix 1 +#endif /* GL_EXT_shader_integer_mix */ + +#ifndef GL_EXT_shadow_funcs +#define GL_EXT_shadow_funcs 1 +#endif /* GL_EXT_shadow_funcs */ + +#ifndef GL_EXT_shared_texture_palette +#define GL_EXT_shared_texture_palette 1 +#define GL_SHARED_TEXTURE_PALETTE_EXT 0x81FB +#endif /* GL_EXT_shared_texture_palette */ + +#ifndef GL_EXT_stencil_clear_tag +#define GL_EXT_stencil_clear_tag 1 +#define GL_STENCIL_TAG_BITS_EXT 0x88F2 +#define GL_STENCIL_CLEAR_TAG_VALUE_EXT 0x88F3 +typedef void (APIENTRYP PFNGLSTENCILCLEARTAGEXTPROC) (GLsizei stencilTagBits, GLuint stencilClearTag); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glStencilClearTagEXT (GLsizei stencilTagBits, GLuint stencilClearTag); +#endif +#endif /* GL_EXT_stencil_clear_tag */ + +#ifndef GL_EXT_stencil_two_side +#define GL_EXT_stencil_two_side 1 +#define GL_STENCIL_TEST_TWO_SIDE_EXT 0x8910 +#define GL_ACTIVE_STENCIL_FACE_EXT 0x8911 +typedef void (APIENTRYP PFNGLACTIVESTENCILFACEEXTPROC) (GLenum face); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glActiveStencilFaceEXT (GLenum face); +#endif +#endif /* GL_EXT_stencil_two_side */ + +#ifndef GL_EXT_stencil_wrap +#define GL_EXT_stencil_wrap 1 +#define GL_INCR_WRAP_EXT 0x8507 +#define GL_DECR_WRAP_EXT 0x8508 +#endif /* GL_EXT_stencil_wrap */ + +#ifndef GL_EXT_subtexture +#define GL_EXT_subtexture 1 +typedef void (APIENTRYP PFNGLTEXSUBIMAGE1DEXTPROC) (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXSUBIMAGE2DEXTPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *pixels); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexSubImage1DEXT (GLenum target, GLint level, GLint xoffset, GLsizei width, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTexSubImage2DEXT (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const void *pixels); +#endif +#endif /* GL_EXT_subtexture */ + +#ifndef GL_EXT_texture +#define GL_EXT_texture 1 +#define GL_ALPHA4_EXT 0x803B +#define GL_ALPHA8_EXT 0x803C +#define GL_ALPHA12_EXT 0x803D +#define GL_ALPHA16_EXT 0x803E +#define GL_LUMINANCE4_EXT 0x803F +#define GL_LUMINANCE8_EXT 0x8040 +#define GL_LUMINANCE12_EXT 0x8041 +#define GL_LUMINANCE16_EXT 0x8042 +#define GL_LUMINANCE4_ALPHA4_EXT 0x8043 +#define GL_LUMINANCE6_ALPHA2_EXT 0x8044 +#define GL_LUMINANCE8_ALPHA8_EXT 0x8045 +#define GL_LUMINANCE12_ALPHA4_EXT 0x8046 +#define GL_LUMINANCE12_ALPHA12_EXT 0x8047 +#define GL_LUMINANCE16_ALPHA16_EXT 0x8048 +#define GL_INTENSITY_EXT 0x8049 +#define GL_INTENSITY4_EXT 0x804A +#define GL_INTENSITY8_EXT 0x804B +#define GL_INTENSITY12_EXT 0x804C +#define GL_INTENSITY16_EXT 0x804D +#define GL_RGB2_EXT 0x804E +#define GL_RGB4_EXT 0x804F +#define GL_RGB5_EXT 0x8050 +#define GL_RGB8_EXT 0x8051 +#define GL_RGB10_EXT 0x8052 +#define GL_RGB12_EXT 0x8053 +#define GL_RGB16_EXT 0x8054 +#define GL_RGBA2_EXT 0x8055 +#define GL_RGBA4_EXT 0x8056 +#define GL_RGB5_A1_EXT 0x8057 +#define GL_RGBA8_EXT 0x8058 +#define GL_RGB10_A2_EXT 0x8059 +#define GL_RGBA12_EXT 0x805A +#define GL_RGBA16_EXT 0x805B +#define GL_TEXTURE_RED_SIZE_EXT 0x805C +#define GL_TEXTURE_GREEN_SIZE_EXT 0x805D +#define GL_TEXTURE_BLUE_SIZE_EXT 0x805E +#define GL_TEXTURE_ALPHA_SIZE_EXT 0x805F +#define GL_TEXTURE_LUMINANCE_SIZE_EXT 0x8060 +#define GL_TEXTURE_INTENSITY_SIZE_EXT 0x8061 +#define GL_REPLACE_EXT 0x8062 +#define GL_PROXY_TEXTURE_1D_EXT 0x8063 +#define GL_PROXY_TEXTURE_2D_EXT 0x8064 +#define GL_TEXTURE_TOO_LARGE_EXT 0x8065 +#endif /* GL_EXT_texture */ + +#ifndef GL_EXT_texture3D +#define GL_EXT_texture3D 1 +#define GL_PACK_SKIP_IMAGES_EXT 0x806B +#define GL_PACK_IMAGE_HEIGHT_EXT 0x806C +#define GL_UNPACK_SKIP_IMAGES_EXT 0x806D +#define GL_UNPACK_IMAGE_HEIGHT_EXT 0x806E +#define GL_TEXTURE_3D_EXT 0x806F +#define GL_PROXY_TEXTURE_3D_EXT 0x8070 +#define GL_TEXTURE_DEPTH_EXT 0x8071 +#define GL_TEXTURE_WRAP_R_EXT 0x8072 +#define GL_MAX_3D_TEXTURE_SIZE_EXT 0x8073 +typedef void (APIENTRYP PFNGLTEXIMAGE3DEXTPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXSUBIMAGE3DEXTPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexImage3DEXT (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTexSubImage3DEXT (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const void *pixels); +#endif +#endif /* GL_EXT_texture3D */ + +#ifndef GL_EXT_texture_array +#define GL_EXT_texture_array 1 +#define GL_TEXTURE_1D_ARRAY_EXT 0x8C18 +#define GL_PROXY_TEXTURE_1D_ARRAY_EXT 0x8C19 +#define GL_TEXTURE_2D_ARRAY_EXT 0x8C1A +#define GL_PROXY_TEXTURE_2D_ARRAY_EXT 0x8C1B +#define GL_TEXTURE_BINDING_1D_ARRAY_EXT 0x8C1C +#define GL_TEXTURE_BINDING_2D_ARRAY_EXT 0x8C1D +#define GL_MAX_ARRAY_TEXTURE_LAYERS_EXT 0x88FF +#define GL_COMPARE_REF_DEPTH_TO_TEXTURE_EXT 0x884E +#endif /* GL_EXT_texture_array */ + +#ifndef GL_EXT_texture_buffer_object +#define GL_EXT_texture_buffer_object 1 +#define GL_TEXTURE_BUFFER_EXT 0x8C2A +#define GL_MAX_TEXTURE_BUFFER_SIZE_EXT 0x8C2B +#define GL_TEXTURE_BINDING_BUFFER_EXT 0x8C2C +#define GL_TEXTURE_BUFFER_DATA_STORE_BINDING_EXT 0x8C2D +#define GL_TEXTURE_BUFFER_FORMAT_EXT 0x8C2E +typedef void (APIENTRYP PFNGLTEXBUFFEREXTPROC) (GLenum target, GLenum internalformat, GLuint buffer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexBufferEXT (GLenum target, GLenum internalformat, GLuint buffer); +#endif +#endif /* GL_EXT_texture_buffer_object */ + +#ifndef GL_EXT_texture_compression_latc +#define GL_EXT_texture_compression_latc 1 +#define GL_COMPRESSED_LUMINANCE_LATC1_EXT 0x8C70 +#define GL_COMPRESSED_SIGNED_LUMINANCE_LATC1_EXT 0x8C71 +#define GL_COMPRESSED_LUMINANCE_ALPHA_LATC2_EXT 0x8C72 +#define GL_COMPRESSED_SIGNED_LUMINANCE_ALPHA_LATC2_EXT 0x8C73 +#endif /* GL_EXT_texture_compression_latc */ + +#ifndef GL_EXT_texture_compression_rgtc +#define GL_EXT_texture_compression_rgtc 1 +#define GL_COMPRESSED_RED_RGTC1_EXT 0x8DBB +#define GL_COMPRESSED_SIGNED_RED_RGTC1_EXT 0x8DBC +#define GL_COMPRESSED_RED_GREEN_RGTC2_EXT 0x8DBD +#define GL_COMPRESSED_SIGNED_RED_GREEN_RGTC2_EXT 0x8DBE +#endif /* GL_EXT_texture_compression_rgtc */ + +#ifndef GL_EXT_texture_compression_s3tc +#define GL_EXT_texture_compression_s3tc 1 +#define GL_COMPRESSED_RGB_S3TC_DXT1_EXT 0x83F0 +#define GL_COMPRESSED_RGBA_S3TC_DXT1_EXT 0x83F1 +#define GL_COMPRESSED_RGBA_S3TC_DXT3_EXT 0x83F2 +#define GL_COMPRESSED_RGBA_S3TC_DXT5_EXT 0x83F3 +#endif /* GL_EXT_texture_compression_s3tc */ + +#ifndef GL_EXT_texture_cube_map +#define GL_EXT_texture_cube_map 1 +#define GL_NORMAL_MAP_EXT 0x8511 +#define GL_REFLECTION_MAP_EXT 0x8512 +#define GL_TEXTURE_CUBE_MAP_EXT 0x8513 +#define GL_TEXTURE_BINDING_CUBE_MAP_EXT 0x8514 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_X_EXT 0x8515 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_X_EXT 0x8516 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Y_EXT 0x8517 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Y_EXT 0x8518 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Z_EXT 0x8519 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Z_EXT 0x851A +#define GL_PROXY_TEXTURE_CUBE_MAP_EXT 0x851B +#define GL_MAX_CUBE_MAP_TEXTURE_SIZE_EXT 0x851C +#endif /* GL_EXT_texture_cube_map */ + +#ifndef GL_EXT_texture_env_add +#define GL_EXT_texture_env_add 1 +#endif /* GL_EXT_texture_env_add */ + +#ifndef GL_EXT_texture_env_combine +#define GL_EXT_texture_env_combine 1 +#define GL_COMBINE_EXT 0x8570 +#define GL_COMBINE_RGB_EXT 0x8571 +#define GL_COMBINE_ALPHA_EXT 0x8572 +#define GL_RGB_SCALE_EXT 0x8573 +#define GL_ADD_SIGNED_EXT 0x8574 +#define GL_INTERPOLATE_EXT 0x8575 +#define GL_CONSTANT_EXT 0x8576 +#define GL_PRIMARY_COLOR_EXT 0x8577 +#define GL_PREVIOUS_EXT 0x8578 +#define GL_SOURCE0_RGB_EXT 0x8580 +#define GL_SOURCE1_RGB_EXT 0x8581 +#define GL_SOURCE2_RGB_EXT 0x8582 +#define GL_SOURCE0_ALPHA_EXT 0x8588 +#define GL_SOURCE1_ALPHA_EXT 0x8589 +#define GL_SOURCE2_ALPHA_EXT 0x858A +#define GL_OPERAND0_RGB_EXT 0x8590 +#define GL_OPERAND1_RGB_EXT 0x8591 +#define GL_OPERAND2_RGB_EXT 0x8592 +#define GL_OPERAND0_ALPHA_EXT 0x8598 +#define GL_OPERAND1_ALPHA_EXT 0x8599 +#define GL_OPERAND2_ALPHA_EXT 0x859A +#endif /* GL_EXT_texture_env_combine */ + +#ifndef GL_EXT_texture_env_dot3 +#define GL_EXT_texture_env_dot3 1 +#define GL_DOT3_RGB_EXT 0x8740 +#define GL_DOT3_RGBA_EXT 0x8741 +#endif /* GL_EXT_texture_env_dot3 */ + +#ifndef GL_EXT_texture_filter_anisotropic +#define GL_EXT_texture_filter_anisotropic 1 +#define GL_TEXTURE_MAX_ANISOTROPY_EXT 0x84FE +#define GL_MAX_TEXTURE_MAX_ANISOTROPY_EXT 0x84FF +#endif /* GL_EXT_texture_filter_anisotropic */ + +#ifndef GL_EXT_texture_integer +#define GL_EXT_texture_integer 1 +#define GL_RGBA32UI_EXT 0x8D70 +#define GL_RGB32UI_EXT 0x8D71 +#define GL_ALPHA32UI_EXT 0x8D72 +#define GL_INTENSITY32UI_EXT 0x8D73 +#define GL_LUMINANCE32UI_EXT 0x8D74 +#define GL_LUMINANCE_ALPHA32UI_EXT 0x8D75 +#define GL_RGBA16UI_EXT 0x8D76 +#define GL_RGB16UI_EXT 0x8D77 +#define GL_ALPHA16UI_EXT 0x8D78 +#define GL_INTENSITY16UI_EXT 0x8D79 +#define GL_LUMINANCE16UI_EXT 0x8D7A +#define GL_LUMINANCE_ALPHA16UI_EXT 0x8D7B +#define GL_RGBA8UI_EXT 0x8D7C +#define GL_RGB8UI_EXT 0x8D7D +#define GL_ALPHA8UI_EXT 0x8D7E +#define GL_INTENSITY8UI_EXT 0x8D7F +#define GL_LUMINANCE8UI_EXT 0x8D80 +#define GL_LUMINANCE_ALPHA8UI_EXT 0x8D81 +#define GL_RGBA32I_EXT 0x8D82 +#define GL_RGB32I_EXT 0x8D83 +#define GL_ALPHA32I_EXT 0x8D84 +#define GL_INTENSITY32I_EXT 0x8D85 +#define GL_LUMINANCE32I_EXT 0x8D86 +#define GL_LUMINANCE_ALPHA32I_EXT 0x8D87 +#define GL_RGBA16I_EXT 0x8D88 +#define GL_RGB16I_EXT 0x8D89 +#define GL_ALPHA16I_EXT 0x8D8A +#define GL_INTENSITY16I_EXT 0x8D8B +#define GL_LUMINANCE16I_EXT 0x8D8C +#define GL_LUMINANCE_ALPHA16I_EXT 0x8D8D +#define GL_RGBA8I_EXT 0x8D8E +#define GL_RGB8I_EXT 0x8D8F +#define GL_ALPHA8I_EXT 0x8D90 +#define GL_INTENSITY8I_EXT 0x8D91 +#define GL_LUMINANCE8I_EXT 0x8D92 +#define GL_LUMINANCE_ALPHA8I_EXT 0x8D93 +#define GL_RED_INTEGER_EXT 0x8D94 +#define GL_GREEN_INTEGER_EXT 0x8D95 +#define GL_BLUE_INTEGER_EXT 0x8D96 +#define GL_ALPHA_INTEGER_EXT 0x8D97 +#define GL_RGB_INTEGER_EXT 0x8D98 +#define GL_RGBA_INTEGER_EXT 0x8D99 +#define GL_BGR_INTEGER_EXT 0x8D9A +#define GL_BGRA_INTEGER_EXT 0x8D9B +#define GL_LUMINANCE_INTEGER_EXT 0x8D9C +#define GL_LUMINANCE_ALPHA_INTEGER_EXT 0x8D9D +#define GL_RGBA_INTEGER_MODE_EXT 0x8D9E +typedef void (APIENTRYP PFNGLTEXPARAMETERIIVEXTPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLTEXPARAMETERIUIVEXTPROC) (GLenum target, GLenum pname, const GLuint *params); +typedef void (APIENTRYP PFNGLGETTEXPARAMETERIIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETTEXPARAMETERIUIVEXTPROC) (GLenum target, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLCLEARCOLORIIEXTPROC) (GLint red, GLint green, GLint blue, GLint alpha); +typedef void (APIENTRYP PFNGLCLEARCOLORIUIEXTPROC) (GLuint red, GLuint green, GLuint blue, GLuint alpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexParameterIivEXT (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glTexParameterIuivEXT (GLenum target, GLenum pname, const GLuint *params); +GLAPI void APIENTRY glGetTexParameterIivEXT (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetTexParameterIuivEXT (GLenum target, GLenum pname, GLuint *params); +GLAPI void APIENTRY glClearColorIiEXT (GLint red, GLint green, GLint blue, GLint alpha); +GLAPI void APIENTRY glClearColorIuiEXT (GLuint red, GLuint green, GLuint blue, GLuint alpha); +#endif +#endif /* GL_EXT_texture_integer */ + +#ifndef GL_EXT_texture_lod_bias +#define GL_EXT_texture_lod_bias 1 +#define GL_MAX_TEXTURE_LOD_BIAS_EXT 0x84FD +#define GL_TEXTURE_FILTER_CONTROL_EXT 0x8500 +#define GL_TEXTURE_LOD_BIAS_EXT 0x8501 +#endif /* GL_EXT_texture_lod_bias */ + +#ifndef GL_EXT_texture_mirror_clamp +#define GL_EXT_texture_mirror_clamp 1 +#define GL_MIRROR_CLAMP_EXT 0x8742 +#define GL_MIRROR_CLAMP_TO_EDGE_EXT 0x8743 +#define GL_MIRROR_CLAMP_TO_BORDER_EXT 0x8912 +#endif /* GL_EXT_texture_mirror_clamp */ + +#ifndef GL_EXT_texture_object +#define GL_EXT_texture_object 1 +#define GL_TEXTURE_PRIORITY_EXT 0x8066 +#define GL_TEXTURE_RESIDENT_EXT 0x8067 +#define GL_TEXTURE_1D_BINDING_EXT 0x8068 +#define GL_TEXTURE_2D_BINDING_EXT 0x8069 +#define GL_TEXTURE_3D_BINDING_EXT 0x806A +typedef GLboolean (APIENTRYP PFNGLARETEXTURESRESIDENTEXTPROC) (GLsizei n, const GLuint *textures, GLboolean *residences); +typedef void (APIENTRYP PFNGLBINDTEXTUREEXTPROC) (GLenum target, GLuint texture); +typedef void (APIENTRYP PFNGLDELETETEXTURESEXTPROC) (GLsizei n, const GLuint *textures); +typedef void (APIENTRYP PFNGLGENTEXTURESEXTPROC) (GLsizei n, GLuint *textures); +typedef GLboolean (APIENTRYP PFNGLISTEXTUREEXTPROC) (GLuint texture); +typedef void (APIENTRYP PFNGLPRIORITIZETEXTURESEXTPROC) (GLsizei n, const GLuint *textures, const GLclampf *priorities); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLboolean APIENTRY glAreTexturesResidentEXT (GLsizei n, const GLuint *textures, GLboolean *residences); +GLAPI void APIENTRY glBindTextureEXT (GLenum target, GLuint texture); +GLAPI void APIENTRY glDeleteTexturesEXT (GLsizei n, const GLuint *textures); +GLAPI void APIENTRY glGenTexturesEXT (GLsizei n, GLuint *textures); +GLAPI GLboolean APIENTRY glIsTextureEXT (GLuint texture); +GLAPI void APIENTRY glPrioritizeTexturesEXT (GLsizei n, const GLuint *textures, const GLclampf *priorities); +#endif +#endif /* GL_EXT_texture_object */ + +#ifndef GL_EXT_texture_perturb_normal +#define GL_EXT_texture_perturb_normal 1 +#define GL_PERTURB_EXT 0x85AE +#define GL_TEXTURE_NORMAL_EXT 0x85AF +typedef void (APIENTRYP PFNGLTEXTURENORMALEXTPROC) (GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTextureNormalEXT (GLenum mode); +#endif +#endif /* GL_EXT_texture_perturb_normal */ + +#ifndef GL_EXT_texture_sRGB +#define GL_EXT_texture_sRGB 1 +#define GL_SRGB_EXT 0x8C40 +#define GL_SRGB8_EXT 0x8C41 +#define GL_SRGB_ALPHA_EXT 0x8C42 +#define GL_SRGB8_ALPHA8_EXT 0x8C43 +#define GL_SLUMINANCE_ALPHA_EXT 0x8C44 +#define GL_SLUMINANCE8_ALPHA8_EXT 0x8C45 +#define GL_SLUMINANCE_EXT 0x8C46 +#define GL_SLUMINANCE8_EXT 0x8C47 +#define GL_COMPRESSED_SRGB_EXT 0x8C48 +#define GL_COMPRESSED_SRGB_ALPHA_EXT 0x8C49 +#define GL_COMPRESSED_SLUMINANCE_EXT 0x8C4A +#define GL_COMPRESSED_SLUMINANCE_ALPHA_EXT 0x8C4B +#define GL_COMPRESSED_SRGB_S3TC_DXT1_EXT 0x8C4C +#define GL_COMPRESSED_SRGB_ALPHA_S3TC_DXT1_EXT 0x8C4D +#define GL_COMPRESSED_SRGB_ALPHA_S3TC_DXT3_EXT 0x8C4E +#define GL_COMPRESSED_SRGB_ALPHA_S3TC_DXT5_EXT 0x8C4F +#endif /* GL_EXT_texture_sRGB */ + +#ifndef GL_EXT_texture_sRGB_decode +#define GL_EXT_texture_sRGB_decode 1 +#define GL_TEXTURE_SRGB_DECODE_EXT 0x8A48 +#define GL_DECODE_EXT 0x8A49 +#define GL_SKIP_DECODE_EXT 0x8A4A +#endif /* GL_EXT_texture_sRGB_decode */ + +#ifndef GL_EXT_texture_shared_exponent +#define GL_EXT_texture_shared_exponent 1 +#define GL_RGB9_E5_EXT 0x8C3D +#define GL_UNSIGNED_INT_5_9_9_9_REV_EXT 0x8C3E +#define GL_TEXTURE_SHARED_SIZE_EXT 0x8C3F +#endif /* GL_EXT_texture_shared_exponent */ + +#ifndef GL_EXT_texture_snorm +#define GL_EXT_texture_snorm 1 +#define GL_ALPHA_SNORM 0x9010 +#define GL_LUMINANCE_SNORM 0x9011 +#define GL_LUMINANCE_ALPHA_SNORM 0x9012 +#define GL_INTENSITY_SNORM 0x9013 +#define GL_ALPHA8_SNORM 0x9014 +#define GL_LUMINANCE8_SNORM 0x9015 +#define GL_LUMINANCE8_ALPHA8_SNORM 0x9016 +#define GL_INTENSITY8_SNORM 0x9017 +#define GL_ALPHA16_SNORM 0x9018 +#define GL_LUMINANCE16_SNORM 0x9019 +#define GL_LUMINANCE16_ALPHA16_SNORM 0x901A +#define GL_INTENSITY16_SNORM 0x901B +#define GL_RED_SNORM 0x8F90 +#define GL_RG_SNORM 0x8F91 +#define GL_RGB_SNORM 0x8F92 +#define GL_RGBA_SNORM 0x8F93 +#endif /* GL_EXT_texture_snorm */ + +#ifndef GL_EXT_texture_swizzle +#define GL_EXT_texture_swizzle 1 +#define GL_TEXTURE_SWIZZLE_R_EXT 0x8E42 +#define GL_TEXTURE_SWIZZLE_G_EXT 0x8E43 +#define GL_TEXTURE_SWIZZLE_B_EXT 0x8E44 +#define GL_TEXTURE_SWIZZLE_A_EXT 0x8E45 +#define GL_TEXTURE_SWIZZLE_RGBA_EXT 0x8E46 +#endif /* GL_EXT_texture_swizzle */ + +#ifndef GL_EXT_timer_query +#define GL_EXT_timer_query 1 +#define GL_TIME_ELAPSED_EXT 0x88BF +typedef void (APIENTRYP PFNGLGETQUERYOBJECTI64VEXTPROC) (GLuint id, GLenum pname, GLint64 *params); +typedef void (APIENTRYP PFNGLGETQUERYOBJECTUI64VEXTPROC) (GLuint id, GLenum pname, GLuint64 *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetQueryObjecti64vEXT (GLuint id, GLenum pname, GLint64 *params); +GLAPI void APIENTRY glGetQueryObjectui64vEXT (GLuint id, GLenum pname, GLuint64 *params); +#endif +#endif /* GL_EXT_timer_query */ + +#ifndef GL_EXT_transform_feedback +#define GL_EXT_transform_feedback 1 +#define GL_TRANSFORM_FEEDBACK_BUFFER_EXT 0x8C8E +#define GL_TRANSFORM_FEEDBACK_BUFFER_START_EXT 0x8C84 +#define GL_TRANSFORM_FEEDBACK_BUFFER_SIZE_EXT 0x8C85 +#define GL_TRANSFORM_FEEDBACK_BUFFER_BINDING_EXT 0x8C8F +#define GL_INTERLEAVED_ATTRIBS_EXT 0x8C8C +#define GL_SEPARATE_ATTRIBS_EXT 0x8C8D +#define GL_PRIMITIVES_GENERATED_EXT 0x8C87 +#define GL_TRANSFORM_FEEDBACK_PRIMITIVES_WRITTEN_EXT 0x8C88 +#define GL_RASTERIZER_DISCARD_EXT 0x8C89 +#define GL_MAX_TRANSFORM_FEEDBACK_INTERLEAVED_COMPONENTS_EXT 0x8C8A +#define GL_MAX_TRANSFORM_FEEDBACK_SEPARATE_ATTRIBS_EXT 0x8C8B +#define GL_MAX_TRANSFORM_FEEDBACK_SEPARATE_COMPONENTS_EXT 0x8C80 +#define GL_TRANSFORM_FEEDBACK_VARYINGS_EXT 0x8C83 +#define GL_TRANSFORM_FEEDBACK_BUFFER_MODE_EXT 0x8C7F +#define GL_TRANSFORM_FEEDBACK_VARYING_MAX_LENGTH_EXT 0x8C76 +typedef void (APIENTRYP PFNGLBEGINTRANSFORMFEEDBACKEXTPROC) (GLenum primitiveMode); +typedef void (APIENTRYP PFNGLENDTRANSFORMFEEDBACKEXTPROC) (void); +typedef void (APIENTRYP PFNGLBINDBUFFERRANGEEXTPROC) (GLenum target, GLuint index, GLuint buffer, GLintptr offset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLBINDBUFFEROFFSETEXTPROC) (GLenum target, GLuint index, GLuint buffer, GLintptr offset); +typedef void (APIENTRYP PFNGLBINDBUFFERBASEEXTPROC) (GLenum target, GLuint index, GLuint buffer); +typedef void (APIENTRYP PFNGLTRANSFORMFEEDBACKVARYINGSEXTPROC) (GLuint program, GLsizei count, const GLchar *const*varyings, GLenum bufferMode); +typedef void (APIENTRYP PFNGLGETTRANSFORMFEEDBACKVARYINGEXTPROC) (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLsizei *size, GLenum *type, GLchar *name); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginTransformFeedbackEXT (GLenum primitiveMode); +GLAPI void APIENTRY glEndTransformFeedbackEXT (void); +GLAPI void APIENTRY glBindBufferRangeEXT (GLenum target, GLuint index, GLuint buffer, GLintptr offset, GLsizeiptr size); +GLAPI void APIENTRY glBindBufferOffsetEXT (GLenum target, GLuint index, GLuint buffer, GLintptr offset); +GLAPI void APIENTRY glBindBufferBaseEXT (GLenum target, GLuint index, GLuint buffer); +GLAPI void APIENTRY glTransformFeedbackVaryingsEXT (GLuint program, GLsizei count, const GLchar *const*varyings, GLenum bufferMode); +GLAPI void APIENTRY glGetTransformFeedbackVaryingEXT (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLsizei *size, GLenum *type, GLchar *name); +#endif +#endif /* GL_EXT_transform_feedback */ + +#ifndef GL_EXT_vertex_array +#define GL_EXT_vertex_array 1 +#define GL_VERTEX_ARRAY_EXT 0x8074 +#define GL_NORMAL_ARRAY_EXT 0x8075 +#define GL_COLOR_ARRAY_EXT 0x8076 +#define GL_INDEX_ARRAY_EXT 0x8077 +#define GL_TEXTURE_COORD_ARRAY_EXT 0x8078 +#define GL_EDGE_FLAG_ARRAY_EXT 0x8079 +#define GL_VERTEX_ARRAY_SIZE_EXT 0x807A +#define GL_VERTEX_ARRAY_TYPE_EXT 0x807B +#define GL_VERTEX_ARRAY_STRIDE_EXT 0x807C +#define GL_VERTEX_ARRAY_COUNT_EXT 0x807D +#define GL_NORMAL_ARRAY_TYPE_EXT 0x807E +#define GL_NORMAL_ARRAY_STRIDE_EXT 0x807F +#define GL_NORMAL_ARRAY_COUNT_EXT 0x8080 +#define GL_COLOR_ARRAY_SIZE_EXT 0x8081 +#define GL_COLOR_ARRAY_TYPE_EXT 0x8082 +#define GL_COLOR_ARRAY_STRIDE_EXT 0x8083 +#define GL_COLOR_ARRAY_COUNT_EXT 0x8084 +#define GL_INDEX_ARRAY_TYPE_EXT 0x8085 +#define GL_INDEX_ARRAY_STRIDE_EXT 0x8086 +#define GL_INDEX_ARRAY_COUNT_EXT 0x8087 +#define GL_TEXTURE_COORD_ARRAY_SIZE_EXT 0x8088 +#define GL_TEXTURE_COORD_ARRAY_TYPE_EXT 0x8089 +#define GL_TEXTURE_COORD_ARRAY_STRIDE_EXT 0x808A +#define GL_TEXTURE_COORD_ARRAY_COUNT_EXT 0x808B +#define GL_EDGE_FLAG_ARRAY_STRIDE_EXT 0x808C +#define GL_EDGE_FLAG_ARRAY_COUNT_EXT 0x808D +#define GL_VERTEX_ARRAY_POINTER_EXT 0x808E +#define GL_NORMAL_ARRAY_POINTER_EXT 0x808F +#define GL_COLOR_ARRAY_POINTER_EXT 0x8090 +#define GL_INDEX_ARRAY_POINTER_EXT 0x8091 +#define GL_TEXTURE_COORD_ARRAY_POINTER_EXT 0x8092 +#define GL_EDGE_FLAG_ARRAY_POINTER_EXT 0x8093 +typedef void (APIENTRYP PFNGLARRAYELEMENTEXTPROC) (GLint i); +typedef void (APIENTRYP PFNGLCOLORPOINTEREXTPROC) (GLint size, GLenum type, GLsizei stride, GLsizei count, const void *pointer); +typedef void (APIENTRYP PFNGLDRAWARRAYSEXTPROC) (GLenum mode, GLint first, GLsizei count); +typedef void (APIENTRYP PFNGLEDGEFLAGPOINTEREXTPROC) (GLsizei stride, GLsizei count, const GLboolean *pointer); +typedef void (APIENTRYP PFNGLGETPOINTERVEXTPROC) (GLenum pname, void **params); +typedef void (APIENTRYP PFNGLINDEXPOINTEREXTPROC) (GLenum type, GLsizei stride, GLsizei count, const void *pointer); +typedef void (APIENTRYP PFNGLNORMALPOINTEREXTPROC) (GLenum type, GLsizei stride, GLsizei count, const void *pointer); +typedef void (APIENTRYP PFNGLTEXCOORDPOINTEREXTPROC) (GLint size, GLenum type, GLsizei stride, GLsizei count, const void *pointer); +typedef void (APIENTRYP PFNGLVERTEXPOINTEREXTPROC) (GLint size, GLenum type, GLsizei stride, GLsizei count, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glArrayElementEXT (GLint i); +GLAPI void APIENTRY glColorPointerEXT (GLint size, GLenum type, GLsizei stride, GLsizei count, const void *pointer); +GLAPI void APIENTRY glDrawArraysEXT (GLenum mode, GLint first, GLsizei count); +GLAPI void APIENTRY glEdgeFlagPointerEXT (GLsizei stride, GLsizei count, const GLboolean *pointer); +GLAPI void APIENTRY glGetPointervEXT (GLenum pname, void **params); +GLAPI void APIENTRY glIndexPointerEXT (GLenum type, GLsizei stride, GLsizei count, const void *pointer); +GLAPI void APIENTRY glNormalPointerEXT (GLenum type, GLsizei stride, GLsizei count, const void *pointer); +GLAPI void APIENTRY glTexCoordPointerEXT (GLint size, GLenum type, GLsizei stride, GLsizei count, const void *pointer); +GLAPI void APIENTRY glVertexPointerEXT (GLint size, GLenum type, GLsizei stride, GLsizei count, const void *pointer); +#endif +#endif /* GL_EXT_vertex_array */ + +#ifndef GL_EXT_vertex_array_bgra +#define GL_EXT_vertex_array_bgra 1 +#endif /* GL_EXT_vertex_array_bgra */ + +#ifndef GL_EXT_vertex_attrib_64bit +#define GL_EXT_vertex_attrib_64bit 1 +#define GL_DOUBLE_VEC2_EXT 0x8FFC +#define GL_DOUBLE_VEC3_EXT 0x8FFD +#define GL_DOUBLE_VEC4_EXT 0x8FFE +#define GL_DOUBLE_MAT2_EXT 0x8F46 +#define GL_DOUBLE_MAT3_EXT 0x8F47 +#define GL_DOUBLE_MAT4_EXT 0x8F48 +#define GL_DOUBLE_MAT2x3_EXT 0x8F49 +#define GL_DOUBLE_MAT2x4_EXT 0x8F4A +#define GL_DOUBLE_MAT3x2_EXT 0x8F4B +#define GL_DOUBLE_MAT3x4_EXT 0x8F4C +#define GL_DOUBLE_MAT4x2_EXT 0x8F4D +#define GL_DOUBLE_MAT4x3_EXT 0x8F4E +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1DEXTPROC) (GLuint index, GLdouble x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2DEXTPROC) (GLuint index, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3DEXTPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4DEXTPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1DVEXTPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2DVEXTPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3DVEXTPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4DVEXTPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBLPOINTEREXTPROC) (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBLDVEXTPROC) (GLuint index, GLenum pname, GLdouble *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttribL1dEXT (GLuint index, GLdouble x); +GLAPI void APIENTRY glVertexAttribL2dEXT (GLuint index, GLdouble x, GLdouble y); +GLAPI void APIENTRY glVertexAttribL3dEXT (GLuint index, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glVertexAttribL4dEXT (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glVertexAttribL1dvEXT (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribL2dvEXT (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribL3dvEXT (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribL4dvEXT (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribLPointerEXT (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glGetVertexAttribLdvEXT (GLuint index, GLenum pname, GLdouble *params); +#endif +#endif /* GL_EXT_vertex_attrib_64bit */ + +#ifndef GL_EXT_vertex_shader +#define GL_EXT_vertex_shader 1 +#define GL_VERTEX_SHADER_EXT 0x8780 +#define GL_VERTEX_SHADER_BINDING_EXT 0x8781 +#define GL_OP_INDEX_EXT 0x8782 +#define GL_OP_NEGATE_EXT 0x8783 +#define GL_OP_DOT3_EXT 0x8784 +#define GL_OP_DOT4_EXT 0x8785 +#define GL_OP_MUL_EXT 0x8786 +#define GL_OP_ADD_EXT 0x8787 +#define GL_OP_MADD_EXT 0x8788 +#define GL_OP_FRAC_EXT 0x8789 +#define GL_OP_MAX_EXT 0x878A +#define GL_OP_MIN_EXT 0x878B +#define GL_OP_SET_GE_EXT 0x878C +#define GL_OP_SET_LT_EXT 0x878D +#define GL_OP_CLAMP_EXT 0x878E +#define GL_OP_FLOOR_EXT 0x878F +#define GL_OP_ROUND_EXT 0x8790 +#define GL_OP_EXP_BASE_2_EXT 0x8791 +#define GL_OP_LOG_BASE_2_EXT 0x8792 +#define GL_OP_POWER_EXT 0x8793 +#define GL_OP_RECIP_EXT 0x8794 +#define GL_OP_RECIP_SQRT_EXT 0x8795 +#define GL_OP_SUB_EXT 0x8796 +#define GL_OP_CROSS_PRODUCT_EXT 0x8797 +#define GL_OP_MULTIPLY_MATRIX_EXT 0x8798 +#define GL_OP_MOV_EXT 0x8799 +#define GL_OUTPUT_VERTEX_EXT 0x879A +#define GL_OUTPUT_COLOR0_EXT 0x879B +#define GL_OUTPUT_COLOR1_EXT 0x879C +#define GL_OUTPUT_TEXTURE_COORD0_EXT 0x879D +#define GL_OUTPUT_TEXTURE_COORD1_EXT 0x879E +#define GL_OUTPUT_TEXTURE_COORD2_EXT 0x879F +#define GL_OUTPUT_TEXTURE_COORD3_EXT 0x87A0 +#define GL_OUTPUT_TEXTURE_COORD4_EXT 0x87A1 +#define GL_OUTPUT_TEXTURE_COORD5_EXT 0x87A2 +#define GL_OUTPUT_TEXTURE_COORD6_EXT 0x87A3 +#define GL_OUTPUT_TEXTURE_COORD7_EXT 0x87A4 +#define GL_OUTPUT_TEXTURE_COORD8_EXT 0x87A5 +#define GL_OUTPUT_TEXTURE_COORD9_EXT 0x87A6 +#define GL_OUTPUT_TEXTURE_COORD10_EXT 0x87A7 +#define GL_OUTPUT_TEXTURE_COORD11_EXT 0x87A8 +#define GL_OUTPUT_TEXTURE_COORD12_EXT 0x87A9 +#define GL_OUTPUT_TEXTURE_COORD13_EXT 0x87AA +#define GL_OUTPUT_TEXTURE_COORD14_EXT 0x87AB +#define GL_OUTPUT_TEXTURE_COORD15_EXT 0x87AC +#define GL_OUTPUT_TEXTURE_COORD16_EXT 0x87AD +#define GL_OUTPUT_TEXTURE_COORD17_EXT 0x87AE +#define GL_OUTPUT_TEXTURE_COORD18_EXT 0x87AF +#define GL_OUTPUT_TEXTURE_COORD19_EXT 0x87B0 +#define GL_OUTPUT_TEXTURE_COORD20_EXT 0x87B1 +#define GL_OUTPUT_TEXTURE_COORD21_EXT 0x87B2 +#define GL_OUTPUT_TEXTURE_COORD22_EXT 0x87B3 +#define GL_OUTPUT_TEXTURE_COORD23_EXT 0x87B4 +#define GL_OUTPUT_TEXTURE_COORD24_EXT 0x87B5 +#define GL_OUTPUT_TEXTURE_COORD25_EXT 0x87B6 +#define GL_OUTPUT_TEXTURE_COORD26_EXT 0x87B7 +#define GL_OUTPUT_TEXTURE_COORD27_EXT 0x87B8 +#define GL_OUTPUT_TEXTURE_COORD28_EXT 0x87B9 +#define GL_OUTPUT_TEXTURE_COORD29_EXT 0x87BA +#define GL_OUTPUT_TEXTURE_COORD30_EXT 0x87BB +#define GL_OUTPUT_TEXTURE_COORD31_EXT 0x87BC +#define GL_OUTPUT_FOG_EXT 0x87BD +#define GL_SCALAR_EXT 0x87BE +#define GL_VECTOR_EXT 0x87BF +#define GL_MATRIX_EXT 0x87C0 +#define GL_VARIANT_EXT 0x87C1 +#define GL_INVARIANT_EXT 0x87C2 +#define GL_LOCAL_CONSTANT_EXT 0x87C3 +#define GL_LOCAL_EXT 0x87C4 +#define GL_MAX_VERTEX_SHADER_INSTRUCTIONS_EXT 0x87C5 +#define GL_MAX_VERTEX_SHADER_VARIANTS_EXT 0x87C6 +#define GL_MAX_VERTEX_SHADER_INVARIANTS_EXT 0x87C7 +#define GL_MAX_VERTEX_SHADER_LOCAL_CONSTANTS_EXT 0x87C8 +#define GL_MAX_VERTEX_SHADER_LOCALS_EXT 0x87C9 +#define GL_MAX_OPTIMIZED_VERTEX_SHADER_INSTRUCTIONS_EXT 0x87CA +#define GL_MAX_OPTIMIZED_VERTEX_SHADER_VARIANTS_EXT 0x87CB +#define GL_MAX_OPTIMIZED_VERTEX_SHADER_LOCAL_CONSTANTS_EXT 0x87CC +#define GL_MAX_OPTIMIZED_VERTEX_SHADER_INVARIANTS_EXT 0x87CD +#define GL_MAX_OPTIMIZED_VERTEX_SHADER_LOCALS_EXT 0x87CE +#define GL_VERTEX_SHADER_INSTRUCTIONS_EXT 0x87CF +#define GL_VERTEX_SHADER_VARIANTS_EXT 0x87D0 +#define GL_VERTEX_SHADER_INVARIANTS_EXT 0x87D1 +#define GL_VERTEX_SHADER_LOCAL_CONSTANTS_EXT 0x87D2 +#define GL_VERTEX_SHADER_LOCALS_EXT 0x87D3 +#define GL_VERTEX_SHADER_OPTIMIZED_EXT 0x87D4 +#define GL_X_EXT 0x87D5 +#define GL_Y_EXT 0x87D6 +#define GL_Z_EXT 0x87D7 +#define GL_W_EXT 0x87D8 +#define GL_NEGATIVE_X_EXT 0x87D9 +#define GL_NEGATIVE_Y_EXT 0x87DA +#define GL_NEGATIVE_Z_EXT 0x87DB +#define GL_NEGATIVE_W_EXT 0x87DC +#define GL_ZERO_EXT 0x87DD +#define GL_ONE_EXT 0x87DE +#define GL_NEGATIVE_ONE_EXT 0x87DF +#define GL_NORMALIZED_RANGE_EXT 0x87E0 +#define GL_FULL_RANGE_EXT 0x87E1 +#define GL_CURRENT_VERTEX_EXT 0x87E2 +#define GL_MVP_MATRIX_EXT 0x87E3 +#define GL_VARIANT_VALUE_EXT 0x87E4 +#define GL_VARIANT_DATATYPE_EXT 0x87E5 +#define GL_VARIANT_ARRAY_STRIDE_EXT 0x87E6 +#define GL_VARIANT_ARRAY_TYPE_EXT 0x87E7 +#define GL_VARIANT_ARRAY_EXT 0x87E8 +#define GL_VARIANT_ARRAY_POINTER_EXT 0x87E9 +#define GL_INVARIANT_VALUE_EXT 0x87EA +#define GL_INVARIANT_DATATYPE_EXT 0x87EB +#define GL_LOCAL_CONSTANT_VALUE_EXT 0x87EC +#define GL_LOCAL_CONSTANT_DATATYPE_EXT 0x87ED +typedef void (APIENTRYP PFNGLBEGINVERTEXSHADEREXTPROC) (void); +typedef void (APIENTRYP PFNGLENDVERTEXSHADEREXTPROC) (void); +typedef void (APIENTRYP PFNGLBINDVERTEXSHADEREXTPROC) (GLuint id); +typedef GLuint (APIENTRYP PFNGLGENVERTEXSHADERSEXTPROC) (GLuint range); +typedef void (APIENTRYP PFNGLDELETEVERTEXSHADEREXTPROC) (GLuint id); +typedef void (APIENTRYP PFNGLSHADEROP1EXTPROC) (GLenum op, GLuint res, GLuint arg1); +typedef void (APIENTRYP PFNGLSHADEROP2EXTPROC) (GLenum op, GLuint res, GLuint arg1, GLuint arg2); +typedef void (APIENTRYP PFNGLSHADEROP3EXTPROC) (GLenum op, GLuint res, GLuint arg1, GLuint arg2, GLuint arg3); +typedef void (APIENTRYP PFNGLSWIZZLEEXTPROC) (GLuint res, GLuint in, GLenum outX, GLenum outY, GLenum outZ, GLenum outW); +typedef void (APIENTRYP PFNGLWRITEMASKEXTPROC) (GLuint res, GLuint in, GLenum outX, GLenum outY, GLenum outZ, GLenum outW); +typedef void (APIENTRYP PFNGLINSERTCOMPONENTEXTPROC) (GLuint res, GLuint src, GLuint num); +typedef void (APIENTRYP PFNGLEXTRACTCOMPONENTEXTPROC) (GLuint res, GLuint src, GLuint num); +typedef GLuint (APIENTRYP PFNGLGENSYMBOLSEXTPROC) (GLenum datatype, GLenum storagetype, GLenum range, GLuint components); +typedef void (APIENTRYP PFNGLSETINVARIANTEXTPROC) (GLuint id, GLenum type, const void *addr); +typedef void (APIENTRYP PFNGLSETLOCALCONSTANTEXTPROC) (GLuint id, GLenum type, const void *addr); +typedef void (APIENTRYP PFNGLVARIANTBVEXTPROC) (GLuint id, const GLbyte *addr); +typedef void (APIENTRYP PFNGLVARIANTSVEXTPROC) (GLuint id, const GLshort *addr); +typedef void (APIENTRYP PFNGLVARIANTIVEXTPROC) (GLuint id, const GLint *addr); +typedef void (APIENTRYP PFNGLVARIANTFVEXTPROC) (GLuint id, const GLfloat *addr); +typedef void (APIENTRYP PFNGLVARIANTDVEXTPROC) (GLuint id, const GLdouble *addr); +typedef void (APIENTRYP PFNGLVARIANTUBVEXTPROC) (GLuint id, const GLubyte *addr); +typedef void (APIENTRYP PFNGLVARIANTUSVEXTPROC) (GLuint id, const GLushort *addr); +typedef void (APIENTRYP PFNGLVARIANTUIVEXTPROC) (GLuint id, const GLuint *addr); +typedef void (APIENTRYP PFNGLVARIANTPOINTEREXTPROC) (GLuint id, GLenum type, GLuint stride, const void *addr); +typedef void (APIENTRYP PFNGLENABLEVARIANTCLIENTSTATEEXTPROC) (GLuint id); +typedef void (APIENTRYP PFNGLDISABLEVARIANTCLIENTSTATEEXTPROC) (GLuint id); +typedef GLuint (APIENTRYP PFNGLBINDLIGHTPARAMETEREXTPROC) (GLenum light, GLenum value); +typedef GLuint (APIENTRYP PFNGLBINDMATERIALPARAMETEREXTPROC) (GLenum face, GLenum value); +typedef GLuint (APIENTRYP PFNGLBINDTEXGENPARAMETEREXTPROC) (GLenum unit, GLenum coord, GLenum value); +typedef GLuint (APIENTRYP PFNGLBINDTEXTUREUNITPARAMETEREXTPROC) (GLenum unit, GLenum value); +typedef GLuint (APIENTRYP PFNGLBINDPARAMETEREXTPROC) (GLenum value); +typedef GLboolean (APIENTRYP PFNGLISVARIANTENABLEDEXTPROC) (GLuint id, GLenum cap); +typedef void (APIENTRYP PFNGLGETVARIANTBOOLEANVEXTPROC) (GLuint id, GLenum value, GLboolean *data); +typedef void (APIENTRYP PFNGLGETVARIANTINTEGERVEXTPROC) (GLuint id, GLenum value, GLint *data); +typedef void (APIENTRYP PFNGLGETVARIANTFLOATVEXTPROC) (GLuint id, GLenum value, GLfloat *data); +typedef void (APIENTRYP PFNGLGETVARIANTPOINTERVEXTPROC) (GLuint id, GLenum value, void **data); +typedef void (APIENTRYP PFNGLGETINVARIANTBOOLEANVEXTPROC) (GLuint id, GLenum value, GLboolean *data); +typedef void (APIENTRYP PFNGLGETINVARIANTINTEGERVEXTPROC) (GLuint id, GLenum value, GLint *data); +typedef void (APIENTRYP PFNGLGETINVARIANTFLOATVEXTPROC) (GLuint id, GLenum value, GLfloat *data); +typedef void (APIENTRYP PFNGLGETLOCALCONSTANTBOOLEANVEXTPROC) (GLuint id, GLenum value, GLboolean *data); +typedef void (APIENTRYP PFNGLGETLOCALCONSTANTINTEGERVEXTPROC) (GLuint id, GLenum value, GLint *data); +typedef void (APIENTRYP PFNGLGETLOCALCONSTANTFLOATVEXTPROC) (GLuint id, GLenum value, GLfloat *data); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginVertexShaderEXT (void); +GLAPI void APIENTRY glEndVertexShaderEXT (void); +GLAPI void APIENTRY glBindVertexShaderEXT (GLuint id); +GLAPI GLuint APIENTRY glGenVertexShadersEXT (GLuint range); +GLAPI void APIENTRY glDeleteVertexShaderEXT (GLuint id); +GLAPI void APIENTRY glShaderOp1EXT (GLenum op, GLuint res, GLuint arg1); +GLAPI void APIENTRY glShaderOp2EXT (GLenum op, GLuint res, GLuint arg1, GLuint arg2); +GLAPI void APIENTRY glShaderOp3EXT (GLenum op, GLuint res, GLuint arg1, GLuint arg2, GLuint arg3); +GLAPI void APIENTRY glSwizzleEXT (GLuint res, GLuint in, GLenum outX, GLenum outY, GLenum outZ, GLenum outW); +GLAPI void APIENTRY glWriteMaskEXT (GLuint res, GLuint in, GLenum outX, GLenum outY, GLenum outZ, GLenum outW); +GLAPI void APIENTRY glInsertComponentEXT (GLuint res, GLuint src, GLuint num); +GLAPI void APIENTRY glExtractComponentEXT (GLuint res, GLuint src, GLuint num); +GLAPI GLuint APIENTRY glGenSymbolsEXT (GLenum datatype, GLenum storagetype, GLenum range, GLuint components); +GLAPI void APIENTRY glSetInvariantEXT (GLuint id, GLenum type, const void *addr); +GLAPI void APIENTRY glSetLocalConstantEXT (GLuint id, GLenum type, const void *addr); +GLAPI void APIENTRY glVariantbvEXT (GLuint id, const GLbyte *addr); +GLAPI void APIENTRY glVariantsvEXT (GLuint id, const GLshort *addr); +GLAPI void APIENTRY glVariantivEXT (GLuint id, const GLint *addr); +GLAPI void APIENTRY glVariantfvEXT (GLuint id, const GLfloat *addr); +GLAPI void APIENTRY glVariantdvEXT (GLuint id, const GLdouble *addr); +GLAPI void APIENTRY glVariantubvEXT (GLuint id, const GLubyte *addr); +GLAPI void APIENTRY glVariantusvEXT (GLuint id, const GLushort *addr); +GLAPI void APIENTRY glVariantuivEXT (GLuint id, const GLuint *addr); +GLAPI void APIENTRY glVariantPointerEXT (GLuint id, GLenum type, GLuint stride, const void *addr); +GLAPI void APIENTRY glEnableVariantClientStateEXT (GLuint id); +GLAPI void APIENTRY glDisableVariantClientStateEXT (GLuint id); +GLAPI GLuint APIENTRY glBindLightParameterEXT (GLenum light, GLenum value); +GLAPI GLuint APIENTRY glBindMaterialParameterEXT (GLenum face, GLenum value); +GLAPI GLuint APIENTRY glBindTexGenParameterEXT (GLenum unit, GLenum coord, GLenum value); +GLAPI GLuint APIENTRY glBindTextureUnitParameterEXT (GLenum unit, GLenum value); +GLAPI GLuint APIENTRY glBindParameterEXT (GLenum value); +GLAPI GLboolean APIENTRY glIsVariantEnabledEXT (GLuint id, GLenum cap); +GLAPI void APIENTRY glGetVariantBooleanvEXT (GLuint id, GLenum value, GLboolean *data); +GLAPI void APIENTRY glGetVariantIntegervEXT (GLuint id, GLenum value, GLint *data); +GLAPI void APIENTRY glGetVariantFloatvEXT (GLuint id, GLenum value, GLfloat *data); +GLAPI void APIENTRY glGetVariantPointervEXT (GLuint id, GLenum value, void **data); +GLAPI void APIENTRY glGetInvariantBooleanvEXT (GLuint id, GLenum value, GLboolean *data); +GLAPI void APIENTRY glGetInvariantIntegervEXT (GLuint id, GLenum value, GLint *data); +GLAPI void APIENTRY glGetInvariantFloatvEXT (GLuint id, GLenum value, GLfloat *data); +GLAPI void APIENTRY glGetLocalConstantBooleanvEXT (GLuint id, GLenum value, GLboolean *data); +GLAPI void APIENTRY glGetLocalConstantIntegervEXT (GLuint id, GLenum value, GLint *data); +GLAPI void APIENTRY glGetLocalConstantFloatvEXT (GLuint id, GLenum value, GLfloat *data); +#endif +#endif /* GL_EXT_vertex_shader */ + +#ifndef GL_EXT_vertex_weighting +#define GL_EXT_vertex_weighting 1 +#define GL_MODELVIEW0_STACK_DEPTH_EXT 0x0BA3 +#define GL_MODELVIEW1_STACK_DEPTH_EXT 0x8502 +#define GL_MODELVIEW0_MATRIX_EXT 0x0BA6 +#define GL_MODELVIEW1_MATRIX_EXT 0x8506 +#define GL_VERTEX_WEIGHTING_EXT 0x8509 +#define GL_MODELVIEW0_EXT 0x1700 +#define GL_MODELVIEW1_EXT 0x850A +#define GL_CURRENT_VERTEX_WEIGHT_EXT 0x850B +#define GL_VERTEX_WEIGHT_ARRAY_EXT 0x850C +#define GL_VERTEX_WEIGHT_ARRAY_SIZE_EXT 0x850D +#define GL_VERTEX_WEIGHT_ARRAY_TYPE_EXT 0x850E +#define GL_VERTEX_WEIGHT_ARRAY_STRIDE_EXT 0x850F +#define GL_VERTEX_WEIGHT_ARRAY_POINTER_EXT 0x8510 +typedef void (APIENTRYP PFNGLVERTEXWEIGHTFEXTPROC) (GLfloat weight); +typedef void (APIENTRYP PFNGLVERTEXWEIGHTFVEXTPROC) (const GLfloat *weight); +typedef void (APIENTRYP PFNGLVERTEXWEIGHTPOINTEREXTPROC) (GLint size, GLenum type, GLsizei stride, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexWeightfEXT (GLfloat weight); +GLAPI void APIENTRY glVertexWeightfvEXT (const GLfloat *weight); +GLAPI void APIENTRY glVertexWeightPointerEXT (GLint size, GLenum type, GLsizei stride, const void *pointer); +#endif +#endif /* GL_EXT_vertex_weighting */ + +#ifndef GL_EXT_x11_sync_object +#define GL_EXT_x11_sync_object 1 +#define GL_SYNC_X11_FENCE_EXT 0x90E1 +typedef GLsync (APIENTRYP PFNGLIMPORTSYNCEXTPROC) (GLenum external_sync_type, GLintptr external_sync, GLbitfield flags); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLsync APIENTRY glImportSyncEXT (GLenum external_sync_type, GLintptr external_sync, GLbitfield flags); +#endif +#endif /* GL_EXT_x11_sync_object */ + +#ifndef GL_GREMEDY_frame_terminator +#define GL_GREMEDY_frame_terminator 1 +typedef void (APIENTRYP PFNGLFRAMETERMINATORGREMEDYPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFrameTerminatorGREMEDY (void); +#endif +#endif /* GL_GREMEDY_frame_terminator */ + +#ifndef GL_GREMEDY_string_marker +#define GL_GREMEDY_string_marker 1 +typedef void (APIENTRYP PFNGLSTRINGMARKERGREMEDYPROC) (GLsizei len, const void *string); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glStringMarkerGREMEDY (GLsizei len, const void *string); +#endif +#endif /* GL_GREMEDY_string_marker */ + +#ifndef GL_HP_convolution_border_modes +#define GL_HP_convolution_border_modes 1 +#define GL_IGNORE_BORDER_HP 0x8150 +#define GL_CONSTANT_BORDER_HP 0x8151 +#define GL_REPLICATE_BORDER_HP 0x8153 +#define GL_CONVOLUTION_BORDER_COLOR_HP 0x8154 +#endif /* GL_HP_convolution_border_modes */ + +#ifndef GL_HP_image_transform +#define GL_HP_image_transform 1 +#define GL_IMAGE_SCALE_X_HP 0x8155 +#define GL_IMAGE_SCALE_Y_HP 0x8156 +#define GL_IMAGE_TRANSLATE_X_HP 0x8157 +#define GL_IMAGE_TRANSLATE_Y_HP 0x8158 +#define GL_IMAGE_ROTATE_ANGLE_HP 0x8159 +#define GL_IMAGE_ROTATE_ORIGIN_X_HP 0x815A +#define GL_IMAGE_ROTATE_ORIGIN_Y_HP 0x815B +#define GL_IMAGE_MAG_FILTER_HP 0x815C +#define GL_IMAGE_MIN_FILTER_HP 0x815D +#define GL_IMAGE_CUBIC_WEIGHT_HP 0x815E +#define GL_CUBIC_HP 0x815F +#define GL_AVERAGE_HP 0x8160 +#define GL_IMAGE_TRANSFORM_2D_HP 0x8161 +#define GL_POST_IMAGE_TRANSFORM_COLOR_TABLE_HP 0x8162 +#define GL_PROXY_POST_IMAGE_TRANSFORM_COLOR_TABLE_HP 0x8163 +typedef void (APIENTRYP PFNGLIMAGETRANSFORMPARAMETERIHPPROC) (GLenum target, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLIMAGETRANSFORMPARAMETERFHPPROC) (GLenum target, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLIMAGETRANSFORMPARAMETERIVHPPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLIMAGETRANSFORMPARAMETERFVHPPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETIMAGETRANSFORMPARAMETERIVHPPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETIMAGETRANSFORMPARAMETERFVHPPROC) (GLenum target, GLenum pname, GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glImageTransformParameteriHP (GLenum target, GLenum pname, GLint param); +GLAPI void APIENTRY glImageTransformParameterfHP (GLenum target, GLenum pname, GLfloat param); +GLAPI void APIENTRY glImageTransformParameterivHP (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glImageTransformParameterfvHP (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glGetImageTransformParameterivHP (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetImageTransformParameterfvHP (GLenum target, GLenum pname, GLfloat *params); +#endif +#endif /* GL_HP_image_transform */ + +#ifndef GL_HP_occlusion_test +#define GL_HP_occlusion_test 1 +#define GL_OCCLUSION_TEST_HP 0x8165 +#define GL_OCCLUSION_TEST_RESULT_HP 0x8166 +#endif /* GL_HP_occlusion_test */ + +#ifndef GL_HP_texture_lighting +#define GL_HP_texture_lighting 1 +#define GL_TEXTURE_LIGHTING_MODE_HP 0x8167 +#define GL_TEXTURE_POST_SPECULAR_HP 0x8168 +#define GL_TEXTURE_PRE_SPECULAR_HP 0x8169 +#endif /* GL_HP_texture_lighting */ + +#ifndef GL_IBM_cull_vertex +#define GL_IBM_cull_vertex 1 +#define GL_CULL_VERTEX_IBM 103050 +#endif /* GL_IBM_cull_vertex */ + +#ifndef GL_IBM_multimode_draw_arrays +#define GL_IBM_multimode_draw_arrays 1 +typedef void (APIENTRYP PFNGLMULTIMODEDRAWARRAYSIBMPROC) (const GLenum *mode, const GLint *first, const GLsizei *count, GLsizei primcount, GLint modestride); +typedef void (APIENTRYP PFNGLMULTIMODEDRAWELEMENTSIBMPROC) (const GLenum *mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei primcount, GLint modestride); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMultiModeDrawArraysIBM (const GLenum *mode, const GLint *first, const GLsizei *count, GLsizei primcount, GLint modestride); +GLAPI void APIENTRY glMultiModeDrawElementsIBM (const GLenum *mode, const GLsizei *count, GLenum type, const void *const*indices, GLsizei primcount, GLint modestride); +#endif +#endif /* GL_IBM_multimode_draw_arrays */ + +#ifndef GL_IBM_rasterpos_clip +#define GL_IBM_rasterpos_clip 1 +#define GL_RASTER_POSITION_UNCLIPPED_IBM 0x19262 +#endif /* GL_IBM_rasterpos_clip */ + +#ifndef GL_IBM_static_data +#define GL_IBM_static_data 1 +#define GL_ALL_STATIC_DATA_IBM 103060 +#define GL_STATIC_VERTEX_ARRAY_IBM 103061 +typedef void (APIENTRYP PFNGLFLUSHSTATICDATAIBMPROC) (GLenum target); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFlushStaticDataIBM (GLenum target); +#endif +#endif /* GL_IBM_static_data */ + +#ifndef GL_IBM_texture_mirrored_repeat +#define GL_IBM_texture_mirrored_repeat 1 +#define GL_MIRRORED_REPEAT_IBM 0x8370 +#endif /* GL_IBM_texture_mirrored_repeat */ + +#ifndef GL_IBM_vertex_array_lists +#define GL_IBM_vertex_array_lists 1 +#define GL_VERTEX_ARRAY_LIST_IBM 103070 +#define GL_NORMAL_ARRAY_LIST_IBM 103071 +#define GL_COLOR_ARRAY_LIST_IBM 103072 +#define GL_INDEX_ARRAY_LIST_IBM 103073 +#define GL_TEXTURE_COORD_ARRAY_LIST_IBM 103074 +#define GL_EDGE_FLAG_ARRAY_LIST_IBM 103075 +#define GL_FOG_COORDINATE_ARRAY_LIST_IBM 103076 +#define GL_SECONDARY_COLOR_ARRAY_LIST_IBM 103077 +#define GL_VERTEX_ARRAY_LIST_STRIDE_IBM 103080 +#define GL_NORMAL_ARRAY_LIST_STRIDE_IBM 103081 +#define GL_COLOR_ARRAY_LIST_STRIDE_IBM 103082 +#define GL_INDEX_ARRAY_LIST_STRIDE_IBM 103083 +#define GL_TEXTURE_COORD_ARRAY_LIST_STRIDE_IBM 103084 +#define GL_EDGE_FLAG_ARRAY_LIST_STRIDE_IBM 103085 +#define GL_FOG_COORDINATE_ARRAY_LIST_STRIDE_IBM 103086 +#define GL_SECONDARY_COLOR_ARRAY_LIST_STRIDE_IBM 103087 +typedef void (APIENTRYP PFNGLCOLORPOINTERLISTIBMPROC) (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLSECONDARYCOLORPOINTERLISTIBMPROC) (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLEDGEFLAGPOINTERLISTIBMPROC) (GLint stride, const GLboolean **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLFOGCOORDPOINTERLISTIBMPROC) (GLenum type, GLint stride, const void **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLINDEXPOINTERLISTIBMPROC) (GLenum type, GLint stride, const void **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLNORMALPOINTERLISTIBMPROC) (GLenum type, GLint stride, const void **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLTEXCOORDPOINTERLISTIBMPROC) (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +typedef void (APIENTRYP PFNGLVERTEXPOINTERLISTIBMPROC) (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorPointerListIBM (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +GLAPI void APIENTRY glSecondaryColorPointerListIBM (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +GLAPI void APIENTRY glEdgeFlagPointerListIBM (GLint stride, const GLboolean **pointer, GLint ptrstride); +GLAPI void APIENTRY glFogCoordPointerListIBM (GLenum type, GLint stride, const void **pointer, GLint ptrstride); +GLAPI void APIENTRY glIndexPointerListIBM (GLenum type, GLint stride, const void **pointer, GLint ptrstride); +GLAPI void APIENTRY glNormalPointerListIBM (GLenum type, GLint stride, const void **pointer, GLint ptrstride); +GLAPI void APIENTRY glTexCoordPointerListIBM (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +GLAPI void APIENTRY glVertexPointerListIBM (GLint size, GLenum type, GLint stride, const void **pointer, GLint ptrstride); +#endif +#endif /* GL_IBM_vertex_array_lists */ + +#ifndef GL_INGR_blend_func_separate +#define GL_INGR_blend_func_separate 1 +typedef void (APIENTRYP PFNGLBLENDFUNCSEPARATEINGRPROC) (GLenum sfactorRGB, GLenum dfactorRGB, GLenum sfactorAlpha, GLenum dfactorAlpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendFuncSeparateINGR (GLenum sfactorRGB, GLenum dfactorRGB, GLenum sfactorAlpha, GLenum dfactorAlpha); +#endif +#endif /* GL_INGR_blend_func_separate */ + +#ifndef GL_INGR_color_clamp +#define GL_INGR_color_clamp 1 +#define GL_RED_MIN_CLAMP_INGR 0x8560 +#define GL_GREEN_MIN_CLAMP_INGR 0x8561 +#define GL_BLUE_MIN_CLAMP_INGR 0x8562 +#define GL_ALPHA_MIN_CLAMP_INGR 0x8563 +#define GL_RED_MAX_CLAMP_INGR 0x8564 +#define GL_GREEN_MAX_CLAMP_INGR 0x8565 +#define GL_BLUE_MAX_CLAMP_INGR 0x8566 +#define GL_ALPHA_MAX_CLAMP_INGR 0x8567 +#endif /* GL_INGR_color_clamp */ + +#ifndef GL_INGR_interlace_read +#define GL_INGR_interlace_read 1 +#define GL_INTERLACE_READ_INGR 0x8568 +#endif /* GL_INGR_interlace_read */ + +#ifndef GL_INTEL_fragment_shader_ordering +#define GL_INTEL_fragment_shader_ordering 1 +#endif /* GL_INTEL_fragment_shader_ordering */ + +#ifndef GL_INTEL_map_texture +#define GL_INTEL_map_texture 1 +#define GL_TEXTURE_MEMORY_LAYOUT_INTEL 0x83FF +#define GL_LAYOUT_DEFAULT_INTEL 0 +#define GL_LAYOUT_LINEAR_INTEL 1 +#define GL_LAYOUT_LINEAR_CPU_CACHED_INTEL 2 +typedef void (APIENTRYP PFNGLSYNCTEXTUREINTELPROC) (GLuint texture); +typedef void (APIENTRYP PFNGLUNMAPTEXTURE2DINTELPROC) (GLuint texture, GLint level); +typedef void *(APIENTRYP PFNGLMAPTEXTURE2DINTELPROC) (GLuint texture, GLint level, GLbitfield access, GLint *stride, GLenum *layout); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSyncTextureINTEL (GLuint texture); +GLAPI void APIENTRY glUnmapTexture2DINTEL (GLuint texture, GLint level); +GLAPI void *APIENTRY glMapTexture2DINTEL (GLuint texture, GLint level, GLbitfield access, GLint *stride, GLenum *layout); +#endif +#endif /* GL_INTEL_map_texture */ + +#ifndef GL_INTEL_parallel_arrays +#define GL_INTEL_parallel_arrays 1 +#define GL_PARALLEL_ARRAYS_INTEL 0x83F4 +#define GL_VERTEX_ARRAY_PARALLEL_POINTERS_INTEL 0x83F5 +#define GL_NORMAL_ARRAY_PARALLEL_POINTERS_INTEL 0x83F6 +#define GL_COLOR_ARRAY_PARALLEL_POINTERS_INTEL 0x83F7 +#define GL_TEXTURE_COORD_ARRAY_PARALLEL_POINTERS_INTEL 0x83F8 +typedef void (APIENTRYP PFNGLVERTEXPOINTERVINTELPROC) (GLint size, GLenum type, const void **pointer); +typedef void (APIENTRYP PFNGLNORMALPOINTERVINTELPROC) (GLenum type, const void **pointer); +typedef void (APIENTRYP PFNGLCOLORPOINTERVINTELPROC) (GLint size, GLenum type, const void **pointer); +typedef void (APIENTRYP PFNGLTEXCOORDPOINTERVINTELPROC) (GLint size, GLenum type, const void **pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexPointervINTEL (GLint size, GLenum type, const void **pointer); +GLAPI void APIENTRY glNormalPointervINTEL (GLenum type, const void **pointer); +GLAPI void APIENTRY glColorPointervINTEL (GLint size, GLenum type, const void **pointer); +GLAPI void APIENTRY glTexCoordPointervINTEL (GLint size, GLenum type, const void **pointer); +#endif +#endif /* GL_INTEL_parallel_arrays */ + +#ifndef GL_INTEL_performance_query +#define GL_INTEL_performance_query 1 +#define GL_PERFQUERY_SINGLE_CONTEXT_INTEL 0x00000000 +#define GL_PERFQUERY_GLOBAL_CONTEXT_INTEL 0x00000001 +#define GL_PERFQUERY_WAIT_INTEL 0x83FB +#define GL_PERFQUERY_FLUSH_INTEL 0x83FA +#define GL_PERFQUERY_DONOT_FLUSH_INTEL 0x83F9 +#define GL_PERFQUERY_COUNTER_EVENT_INTEL 0x94F0 +#define GL_PERFQUERY_COUNTER_DURATION_NORM_INTEL 0x94F1 +#define GL_PERFQUERY_COUNTER_DURATION_RAW_INTEL 0x94F2 +#define GL_PERFQUERY_COUNTER_THROUGHPUT_INTEL 0x94F3 +#define GL_PERFQUERY_COUNTER_RAW_INTEL 0x94F4 +#define GL_PERFQUERY_COUNTER_TIMESTAMP_INTEL 0x94F5 +#define GL_PERFQUERY_COUNTER_DATA_UINT32_INTEL 0x94F8 +#define GL_PERFQUERY_COUNTER_DATA_UINT64_INTEL 0x94F9 +#define GL_PERFQUERY_COUNTER_DATA_FLOAT_INTEL 0x94FA +#define GL_PERFQUERY_COUNTER_DATA_DOUBLE_INTEL 0x94FB +#define GL_PERFQUERY_COUNTER_DATA_BOOL32_INTEL 0x94FC +#define GL_PERFQUERY_QUERY_NAME_LENGTH_MAX_INTEL 0x94FD +#define GL_PERFQUERY_COUNTER_NAME_LENGTH_MAX_INTEL 0x94FE +#define GL_PERFQUERY_COUNTER_DESC_LENGTH_MAX_INTEL 0x94FF +#define GL_PERFQUERY_GPA_EXTENDED_COUNTERS_INTEL 0x9500 +typedef void (APIENTRYP PFNGLBEGINPERFQUERYINTELPROC) (GLuint queryHandle); +typedef void (APIENTRYP PFNGLCREATEPERFQUERYINTELPROC) (GLuint queryId, GLuint *queryHandle); +typedef void (APIENTRYP PFNGLDELETEPERFQUERYINTELPROC) (GLuint queryHandle); +typedef void (APIENTRYP PFNGLENDPERFQUERYINTELPROC) (GLuint queryHandle); +typedef void (APIENTRYP PFNGLGETFIRSTPERFQUERYIDINTELPROC) (GLuint *queryId); +typedef void (APIENTRYP PFNGLGETNEXTPERFQUERYIDINTELPROC) (GLuint queryId, GLuint *nextQueryId); +typedef void (APIENTRYP PFNGLGETPERFCOUNTERINFOINTELPROC) (GLuint queryId, GLuint counterId, GLuint counterNameLength, GLchar *counterName, GLuint counterDescLength, GLchar *counterDesc, GLuint *counterOffset, GLuint *counterDataSize, GLuint *counterTypeEnum, GLuint *counterDataTypeEnum, GLuint64 *rawCounterMaxValue); +typedef void (APIENTRYP PFNGLGETPERFQUERYDATAINTELPROC) (GLuint queryHandle, GLuint flags, GLsizei dataSize, GLvoid *data, GLuint *bytesWritten); +typedef void (APIENTRYP PFNGLGETPERFQUERYIDBYNAMEINTELPROC) (GLchar *queryName, GLuint *queryId); +typedef void (APIENTRYP PFNGLGETPERFQUERYINFOINTELPROC) (GLuint queryId, GLuint queryNameLength, GLchar *queryName, GLuint *dataSize, GLuint *noCounters, GLuint *noInstances, GLuint *capsMask); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginPerfQueryINTEL (GLuint queryHandle); +GLAPI void APIENTRY glCreatePerfQueryINTEL (GLuint queryId, GLuint *queryHandle); +GLAPI void APIENTRY glDeletePerfQueryINTEL (GLuint queryHandle); +GLAPI void APIENTRY glEndPerfQueryINTEL (GLuint queryHandle); +GLAPI void APIENTRY glGetFirstPerfQueryIdINTEL (GLuint *queryId); +GLAPI void APIENTRY glGetNextPerfQueryIdINTEL (GLuint queryId, GLuint *nextQueryId); +GLAPI void APIENTRY glGetPerfCounterInfoINTEL (GLuint queryId, GLuint counterId, GLuint counterNameLength, GLchar *counterName, GLuint counterDescLength, GLchar *counterDesc, GLuint *counterOffset, GLuint *counterDataSize, GLuint *counterTypeEnum, GLuint *counterDataTypeEnum, GLuint64 *rawCounterMaxValue); +GLAPI void APIENTRY glGetPerfQueryDataINTEL (GLuint queryHandle, GLuint flags, GLsizei dataSize, GLvoid *data, GLuint *bytesWritten); +GLAPI void APIENTRY glGetPerfQueryIdByNameINTEL (GLchar *queryName, GLuint *queryId); +GLAPI void APIENTRY glGetPerfQueryInfoINTEL (GLuint queryId, GLuint queryNameLength, GLchar *queryName, GLuint *dataSize, GLuint *noCounters, GLuint *noInstances, GLuint *capsMask); +#endif +#endif /* GL_INTEL_performance_query */ + +#ifndef GL_MESAX_texture_stack +#define GL_MESAX_texture_stack 1 +#define GL_TEXTURE_1D_STACK_MESAX 0x8759 +#define GL_TEXTURE_2D_STACK_MESAX 0x875A +#define GL_PROXY_TEXTURE_1D_STACK_MESAX 0x875B +#define GL_PROXY_TEXTURE_2D_STACK_MESAX 0x875C +#define GL_TEXTURE_1D_STACK_BINDING_MESAX 0x875D +#define GL_TEXTURE_2D_STACK_BINDING_MESAX 0x875E +#endif /* GL_MESAX_texture_stack */ + +#ifndef GL_MESA_pack_invert +#define GL_MESA_pack_invert 1 +#define GL_PACK_INVERT_MESA 0x8758 +#endif /* GL_MESA_pack_invert */ + +#ifndef GL_MESA_resize_buffers +#define GL_MESA_resize_buffers 1 +typedef void (APIENTRYP PFNGLRESIZEBUFFERSMESAPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glResizeBuffersMESA (void); +#endif +#endif /* GL_MESA_resize_buffers */ + +#ifndef GL_MESA_window_pos +#define GL_MESA_window_pos 1 +typedef void (APIENTRYP PFNGLWINDOWPOS2DMESAPROC) (GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLWINDOWPOS2DVMESAPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2FMESAPROC) (GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLWINDOWPOS2FVMESAPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2IMESAPROC) (GLint x, GLint y); +typedef void (APIENTRYP PFNGLWINDOWPOS2IVMESAPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS2SMESAPROC) (GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLWINDOWPOS2SVMESAPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3DMESAPROC) (GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLWINDOWPOS3DVMESAPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3FMESAPROC) (GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLWINDOWPOS3FVMESAPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3IMESAPROC) (GLint x, GLint y, GLint z); +typedef void (APIENTRYP PFNGLWINDOWPOS3IVMESAPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS3SMESAPROC) (GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLWINDOWPOS3SVMESAPROC) (const GLshort *v); +typedef void (APIENTRYP PFNGLWINDOWPOS4DMESAPROC) (GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLWINDOWPOS4DVMESAPROC) (const GLdouble *v); +typedef void (APIENTRYP PFNGLWINDOWPOS4FMESAPROC) (GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLWINDOWPOS4FVMESAPROC) (const GLfloat *v); +typedef void (APIENTRYP PFNGLWINDOWPOS4IMESAPROC) (GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLWINDOWPOS4IVMESAPROC) (const GLint *v); +typedef void (APIENTRYP PFNGLWINDOWPOS4SMESAPROC) (GLshort x, GLshort y, GLshort z, GLshort w); +typedef void (APIENTRYP PFNGLWINDOWPOS4SVMESAPROC) (const GLshort *v); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glWindowPos2dMESA (GLdouble x, GLdouble y); +GLAPI void APIENTRY glWindowPos2dvMESA (const GLdouble *v); +GLAPI void APIENTRY glWindowPos2fMESA (GLfloat x, GLfloat y); +GLAPI void APIENTRY glWindowPos2fvMESA (const GLfloat *v); +GLAPI void APIENTRY glWindowPos2iMESA (GLint x, GLint y); +GLAPI void APIENTRY glWindowPos2ivMESA (const GLint *v); +GLAPI void APIENTRY glWindowPos2sMESA (GLshort x, GLshort y); +GLAPI void APIENTRY glWindowPos2svMESA (const GLshort *v); +GLAPI void APIENTRY glWindowPos3dMESA (GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glWindowPos3dvMESA (const GLdouble *v); +GLAPI void APIENTRY glWindowPos3fMESA (GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glWindowPos3fvMESA (const GLfloat *v); +GLAPI void APIENTRY glWindowPos3iMESA (GLint x, GLint y, GLint z); +GLAPI void APIENTRY glWindowPos3ivMESA (const GLint *v); +GLAPI void APIENTRY glWindowPos3sMESA (GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glWindowPos3svMESA (const GLshort *v); +GLAPI void APIENTRY glWindowPos4dMESA (GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glWindowPos4dvMESA (const GLdouble *v); +GLAPI void APIENTRY glWindowPos4fMESA (GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glWindowPos4fvMESA (const GLfloat *v); +GLAPI void APIENTRY glWindowPos4iMESA (GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glWindowPos4ivMESA (const GLint *v); +GLAPI void APIENTRY glWindowPos4sMESA (GLshort x, GLshort y, GLshort z, GLshort w); +GLAPI void APIENTRY glWindowPos4svMESA (const GLshort *v); +#endif +#endif /* GL_MESA_window_pos */ + +#ifndef GL_MESA_ycbcr_texture +#define GL_MESA_ycbcr_texture 1 +#define GL_UNSIGNED_SHORT_8_8_MESA 0x85BA +#define GL_UNSIGNED_SHORT_8_8_REV_MESA 0x85BB +#define GL_YCBCR_MESA 0x8757 +#endif /* GL_MESA_ycbcr_texture */ + +#ifndef GL_NVX_conditional_render +#define GL_NVX_conditional_render 1 +typedef void (APIENTRYP PFNGLBEGINCONDITIONALRENDERNVXPROC) (GLuint id); +typedef void (APIENTRYP PFNGLENDCONDITIONALRENDERNVXPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginConditionalRenderNVX (GLuint id); +GLAPI void APIENTRY glEndConditionalRenderNVX (void); +#endif +#endif /* GL_NVX_conditional_render */ + +#ifndef GL_NVX_gpu_memory_info +#define GL_NVX_gpu_memory_info 1 +#define GL_GPU_MEMORY_INFO_DEDICATED_VIDMEM_NVX 0x9047 +#define GL_GPU_MEMORY_INFO_TOTAL_AVAILABLE_MEMORY_NVX 0x9048 +#define GL_GPU_MEMORY_INFO_CURRENT_AVAILABLE_VIDMEM_NVX 0x9049 +#define GL_GPU_MEMORY_INFO_EVICTION_COUNT_NVX 0x904A +#define GL_GPU_MEMORY_INFO_EVICTED_MEMORY_NVX 0x904B +#endif /* GL_NVX_gpu_memory_info */ + +#ifndef GL_NV_bindless_multi_draw_indirect +#define GL_NV_bindless_multi_draw_indirect 1 +typedef void (APIENTRYP PFNGLMULTIDRAWARRAYSINDIRECTBINDLESSNVPROC) (GLenum mode, const void *indirect, GLsizei drawCount, GLsizei stride, GLint vertexBufferCount); +typedef void (APIENTRYP PFNGLMULTIDRAWELEMENTSINDIRECTBINDLESSNVPROC) (GLenum mode, GLenum type, const void *indirect, GLsizei drawCount, GLsizei stride, GLint vertexBufferCount); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMultiDrawArraysIndirectBindlessNV (GLenum mode, const void *indirect, GLsizei drawCount, GLsizei stride, GLint vertexBufferCount); +GLAPI void APIENTRY glMultiDrawElementsIndirectBindlessNV (GLenum mode, GLenum type, const void *indirect, GLsizei drawCount, GLsizei stride, GLint vertexBufferCount); +#endif +#endif /* GL_NV_bindless_multi_draw_indirect */ + +#ifndef GL_NV_bindless_texture +#define GL_NV_bindless_texture 1 +typedef GLuint64 (APIENTRYP PFNGLGETTEXTUREHANDLENVPROC) (GLuint texture); +typedef GLuint64 (APIENTRYP PFNGLGETTEXTURESAMPLERHANDLENVPROC) (GLuint texture, GLuint sampler); +typedef void (APIENTRYP PFNGLMAKETEXTUREHANDLERESIDENTNVPROC) (GLuint64 handle); +typedef void (APIENTRYP PFNGLMAKETEXTUREHANDLENONRESIDENTNVPROC) (GLuint64 handle); +typedef GLuint64 (APIENTRYP PFNGLGETIMAGEHANDLENVPROC) (GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum format); +typedef void (APIENTRYP PFNGLMAKEIMAGEHANDLERESIDENTNVPROC) (GLuint64 handle, GLenum access); +typedef void (APIENTRYP PFNGLMAKEIMAGEHANDLENONRESIDENTNVPROC) (GLuint64 handle); +typedef void (APIENTRYP PFNGLUNIFORMHANDLEUI64NVPROC) (GLint location, GLuint64 value); +typedef void (APIENTRYP PFNGLUNIFORMHANDLEUI64VNVPROC) (GLint location, GLsizei count, const GLuint64 *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMHANDLEUI64NVPROC) (GLuint program, GLint location, GLuint64 value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMHANDLEUI64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLuint64 *values); +typedef GLboolean (APIENTRYP PFNGLISTEXTUREHANDLERESIDENTNVPROC) (GLuint64 handle); +typedef GLboolean (APIENTRYP PFNGLISIMAGEHANDLERESIDENTNVPROC) (GLuint64 handle); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLuint64 APIENTRY glGetTextureHandleNV (GLuint texture); +GLAPI GLuint64 APIENTRY glGetTextureSamplerHandleNV (GLuint texture, GLuint sampler); +GLAPI void APIENTRY glMakeTextureHandleResidentNV (GLuint64 handle); +GLAPI void APIENTRY glMakeTextureHandleNonResidentNV (GLuint64 handle); +GLAPI GLuint64 APIENTRY glGetImageHandleNV (GLuint texture, GLint level, GLboolean layered, GLint layer, GLenum format); +GLAPI void APIENTRY glMakeImageHandleResidentNV (GLuint64 handle, GLenum access); +GLAPI void APIENTRY glMakeImageHandleNonResidentNV (GLuint64 handle); +GLAPI void APIENTRY glUniformHandleui64NV (GLint location, GLuint64 value); +GLAPI void APIENTRY glUniformHandleui64vNV (GLint location, GLsizei count, const GLuint64 *value); +GLAPI void APIENTRY glProgramUniformHandleui64NV (GLuint program, GLint location, GLuint64 value); +GLAPI void APIENTRY glProgramUniformHandleui64vNV (GLuint program, GLint location, GLsizei count, const GLuint64 *values); +GLAPI GLboolean APIENTRY glIsTextureHandleResidentNV (GLuint64 handle); +GLAPI GLboolean APIENTRY glIsImageHandleResidentNV (GLuint64 handle); +#endif +#endif /* GL_NV_bindless_texture */ + +#ifndef GL_NV_blend_equation_advanced +#define GL_NV_blend_equation_advanced 1 +#define GL_BLEND_OVERLAP_NV 0x9281 +#define GL_BLEND_PREMULTIPLIED_SRC_NV 0x9280 +#define GL_BLUE_NV 0x1905 +#define GL_COLORBURN_NV 0x929A +#define GL_COLORDODGE_NV 0x9299 +#define GL_CONJOINT_NV 0x9284 +#define GL_CONTRAST_NV 0x92A1 +#define GL_DARKEN_NV 0x9297 +#define GL_DIFFERENCE_NV 0x929E +#define GL_DISJOINT_NV 0x9283 +#define GL_DST_ATOP_NV 0x928F +#define GL_DST_IN_NV 0x928B +#define GL_DST_NV 0x9287 +#define GL_DST_OUT_NV 0x928D +#define GL_DST_OVER_NV 0x9289 +#define GL_EXCLUSION_NV 0x92A0 +#define GL_GREEN_NV 0x1904 +#define GL_HARDLIGHT_NV 0x929B +#define GL_HARDMIX_NV 0x92A9 +#define GL_HSL_COLOR_NV 0x92AF +#define GL_HSL_HUE_NV 0x92AD +#define GL_HSL_LUMINOSITY_NV 0x92B0 +#define GL_HSL_SATURATION_NV 0x92AE +#define GL_INVERT_OVG_NV 0x92B4 +#define GL_INVERT_RGB_NV 0x92A3 +#define GL_LIGHTEN_NV 0x9298 +#define GL_LINEARBURN_NV 0x92A5 +#define GL_LINEARDODGE_NV 0x92A4 +#define GL_LINEARLIGHT_NV 0x92A7 +#define GL_MINUS_CLAMPED_NV 0x92B3 +#define GL_MINUS_NV 0x929F +#define GL_MULTIPLY_NV 0x9294 +#define GL_OVERLAY_NV 0x9296 +#define GL_PINLIGHT_NV 0x92A8 +#define GL_PLUS_CLAMPED_ALPHA_NV 0x92B2 +#define GL_PLUS_CLAMPED_NV 0x92B1 +#define GL_PLUS_DARKER_NV 0x9292 +#define GL_PLUS_NV 0x9291 +#define GL_RED_NV 0x1903 +#define GL_SCREEN_NV 0x9295 +#define GL_SOFTLIGHT_NV 0x929C +#define GL_SRC_ATOP_NV 0x928E +#define GL_SRC_IN_NV 0x928A +#define GL_SRC_NV 0x9286 +#define GL_SRC_OUT_NV 0x928C +#define GL_SRC_OVER_NV 0x9288 +#define GL_UNCORRELATED_NV 0x9282 +#define GL_VIVIDLIGHT_NV 0x92A6 +#define GL_XOR_NV 0x1506 +typedef void (APIENTRYP PFNGLBLENDPARAMETERINVPROC) (GLenum pname, GLint value); +typedef void (APIENTRYP PFNGLBLENDBARRIERNVPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBlendParameteriNV (GLenum pname, GLint value); +GLAPI void APIENTRY glBlendBarrierNV (void); +#endif +#endif /* GL_NV_blend_equation_advanced */ + +#ifndef GL_NV_blend_equation_advanced_coherent +#define GL_NV_blend_equation_advanced_coherent 1 +#define GL_BLEND_ADVANCED_COHERENT_NV 0x9285 +#endif /* GL_NV_blend_equation_advanced_coherent */ + +#ifndef GL_NV_blend_square +#define GL_NV_blend_square 1 +#endif /* GL_NV_blend_square */ + +#ifndef GL_NV_compute_program5 +#define GL_NV_compute_program5 1 +#define GL_COMPUTE_PROGRAM_NV 0x90FB +#define GL_COMPUTE_PROGRAM_PARAMETER_BUFFER_NV 0x90FC +#endif /* GL_NV_compute_program5 */ + +#ifndef GL_NV_conditional_render +#define GL_NV_conditional_render 1 +#define GL_QUERY_WAIT_NV 0x8E13 +#define GL_QUERY_NO_WAIT_NV 0x8E14 +#define GL_QUERY_BY_REGION_WAIT_NV 0x8E15 +#define GL_QUERY_BY_REGION_NO_WAIT_NV 0x8E16 +typedef void (APIENTRYP PFNGLBEGINCONDITIONALRENDERNVPROC) (GLuint id, GLenum mode); +typedef void (APIENTRYP PFNGLENDCONDITIONALRENDERNVPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginConditionalRenderNV (GLuint id, GLenum mode); +GLAPI void APIENTRY glEndConditionalRenderNV (void); +#endif +#endif /* GL_NV_conditional_render */ + +#ifndef GL_NV_copy_depth_to_color +#define GL_NV_copy_depth_to_color 1 +#define GL_DEPTH_STENCIL_TO_RGBA_NV 0x886E +#define GL_DEPTH_STENCIL_TO_BGRA_NV 0x886F +#endif /* GL_NV_copy_depth_to_color */ + +#ifndef GL_NV_copy_image +#define GL_NV_copy_image 1 +typedef void (APIENTRYP PFNGLCOPYIMAGESUBDATANVPROC) (GLuint srcName, GLenum srcTarget, GLint srcLevel, GLint srcX, GLint srcY, GLint srcZ, GLuint dstName, GLenum dstTarget, GLint dstLevel, GLint dstX, GLint dstY, GLint dstZ, GLsizei width, GLsizei height, GLsizei depth); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCopyImageSubDataNV (GLuint srcName, GLenum srcTarget, GLint srcLevel, GLint srcX, GLint srcY, GLint srcZ, GLuint dstName, GLenum dstTarget, GLint dstLevel, GLint dstX, GLint dstY, GLint dstZ, GLsizei width, GLsizei height, GLsizei depth); +#endif +#endif /* GL_NV_copy_image */ + +#ifndef GL_NV_deep_texture3D +#define GL_NV_deep_texture3D 1 +#define GL_MAX_DEEP_3D_TEXTURE_WIDTH_HEIGHT_NV 0x90D0 +#define GL_MAX_DEEP_3D_TEXTURE_DEPTH_NV 0x90D1 +#endif /* GL_NV_deep_texture3D */ + +#ifndef GL_NV_depth_buffer_float +#define GL_NV_depth_buffer_float 1 +#define GL_DEPTH_COMPONENT32F_NV 0x8DAB +#define GL_DEPTH32F_STENCIL8_NV 0x8DAC +#define GL_FLOAT_32_UNSIGNED_INT_24_8_REV_NV 0x8DAD +#define GL_DEPTH_BUFFER_FLOAT_MODE_NV 0x8DAF +typedef void (APIENTRYP PFNGLDEPTHRANGEDNVPROC) (GLdouble zNear, GLdouble zFar); +typedef void (APIENTRYP PFNGLCLEARDEPTHDNVPROC) (GLdouble depth); +typedef void (APIENTRYP PFNGLDEPTHBOUNDSDNVPROC) (GLdouble zmin, GLdouble zmax); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDepthRangedNV (GLdouble zNear, GLdouble zFar); +GLAPI void APIENTRY glClearDepthdNV (GLdouble depth); +GLAPI void APIENTRY glDepthBoundsdNV (GLdouble zmin, GLdouble zmax); +#endif +#endif /* GL_NV_depth_buffer_float */ + +#ifndef GL_NV_depth_clamp +#define GL_NV_depth_clamp 1 +#define GL_DEPTH_CLAMP_NV 0x864F +#endif /* GL_NV_depth_clamp */ + +#ifndef GL_NV_draw_texture +#define GL_NV_draw_texture 1 +typedef void (APIENTRYP PFNGLDRAWTEXTURENVPROC) (GLuint texture, GLuint sampler, GLfloat x0, GLfloat y0, GLfloat x1, GLfloat y1, GLfloat z, GLfloat s0, GLfloat t0, GLfloat s1, GLfloat t1); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawTextureNV (GLuint texture, GLuint sampler, GLfloat x0, GLfloat y0, GLfloat x1, GLfloat y1, GLfloat z, GLfloat s0, GLfloat t0, GLfloat s1, GLfloat t1); +#endif +#endif /* GL_NV_draw_texture */ + +#ifndef GL_NV_evaluators +#define GL_NV_evaluators 1 +#define GL_EVAL_2D_NV 0x86C0 +#define GL_EVAL_TRIANGULAR_2D_NV 0x86C1 +#define GL_MAP_TESSELLATION_NV 0x86C2 +#define GL_MAP_ATTRIB_U_ORDER_NV 0x86C3 +#define GL_MAP_ATTRIB_V_ORDER_NV 0x86C4 +#define GL_EVAL_FRACTIONAL_TESSELLATION_NV 0x86C5 +#define GL_EVAL_VERTEX_ATTRIB0_NV 0x86C6 +#define GL_EVAL_VERTEX_ATTRIB1_NV 0x86C7 +#define GL_EVAL_VERTEX_ATTRIB2_NV 0x86C8 +#define GL_EVAL_VERTEX_ATTRIB3_NV 0x86C9 +#define GL_EVAL_VERTEX_ATTRIB4_NV 0x86CA +#define GL_EVAL_VERTEX_ATTRIB5_NV 0x86CB +#define GL_EVAL_VERTEX_ATTRIB6_NV 0x86CC +#define GL_EVAL_VERTEX_ATTRIB7_NV 0x86CD +#define GL_EVAL_VERTEX_ATTRIB8_NV 0x86CE +#define GL_EVAL_VERTEX_ATTRIB9_NV 0x86CF +#define GL_EVAL_VERTEX_ATTRIB10_NV 0x86D0 +#define GL_EVAL_VERTEX_ATTRIB11_NV 0x86D1 +#define GL_EVAL_VERTEX_ATTRIB12_NV 0x86D2 +#define GL_EVAL_VERTEX_ATTRIB13_NV 0x86D3 +#define GL_EVAL_VERTEX_ATTRIB14_NV 0x86D4 +#define GL_EVAL_VERTEX_ATTRIB15_NV 0x86D5 +#define GL_MAX_MAP_TESSELLATION_NV 0x86D6 +#define GL_MAX_RATIONAL_EVAL_ORDER_NV 0x86D7 +typedef void (APIENTRYP PFNGLMAPCONTROLPOINTSNVPROC) (GLenum target, GLuint index, GLenum type, GLsizei ustride, GLsizei vstride, GLint uorder, GLint vorder, GLboolean packed, const void *points); +typedef void (APIENTRYP PFNGLMAPPARAMETERIVNVPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLMAPPARAMETERFVNVPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETMAPCONTROLPOINTSNVPROC) (GLenum target, GLuint index, GLenum type, GLsizei ustride, GLsizei vstride, GLboolean packed, void *points); +typedef void (APIENTRYP PFNGLGETMAPPARAMETERIVNVPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMAPPARAMETERFVNVPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETMAPATTRIBPARAMETERIVNVPROC) (GLenum target, GLuint index, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETMAPATTRIBPARAMETERFVNVPROC) (GLenum target, GLuint index, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLEVALMAPSNVPROC) (GLenum target, GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMapControlPointsNV (GLenum target, GLuint index, GLenum type, GLsizei ustride, GLsizei vstride, GLint uorder, GLint vorder, GLboolean packed, const void *points); +GLAPI void APIENTRY glMapParameterivNV (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glMapParameterfvNV (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glGetMapControlPointsNV (GLenum target, GLuint index, GLenum type, GLsizei ustride, GLsizei vstride, GLboolean packed, void *points); +GLAPI void APIENTRY glGetMapParameterivNV (GLenum target, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMapParameterfvNV (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetMapAttribParameterivNV (GLenum target, GLuint index, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetMapAttribParameterfvNV (GLenum target, GLuint index, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glEvalMapsNV (GLenum target, GLenum mode); +#endif +#endif /* GL_NV_evaluators */ + +#ifndef GL_NV_explicit_multisample +#define GL_NV_explicit_multisample 1 +#define GL_SAMPLE_POSITION_NV 0x8E50 +#define GL_SAMPLE_MASK_NV 0x8E51 +#define GL_SAMPLE_MASK_VALUE_NV 0x8E52 +#define GL_TEXTURE_BINDING_RENDERBUFFER_NV 0x8E53 +#define GL_TEXTURE_RENDERBUFFER_DATA_STORE_BINDING_NV 0x8E54 +#define GL_TEXTURE_RENDERBUFFER_NV 0x8E55 +#define GL_SAMPLER_RENDERBUFFER_NV 0x8E56 +#define GL_INT_SAMPLER_RENDERBUFFER_NV 0x8E57 +#define GL_UNSIGNED_INT_SAMPLER_RENDERBUFFER_NV 0x8E58 +#define GL_MAX_SAMPLE_MASK_WORDS_NV 0x8E59 +typedef void (APIENTRYP PFNGLGETMULTISAMPLEFVNVPROC) (GLenum pname, GLuint index, GLfloat *val); +typedef void (APIENTRYP PFNGLSAMPLEMASKINDEXEDNVPROC) (GLuint index, GLbitfield mask); +typedef void (APIENTRYP PFNGLTEXRENDERBUFFERNVPROC) (GLenum target, GLuint renderbuffer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetMultisamplefvNV (GLenum pname, GLuint index, GLfloat *val); +GLAPI void APIENTRY glSampleMaskIndexedNV (GLuint index, GLbitfield mask); +GLAPI void APIENTRY glTexRenderbufferNV (GLenum target, GLuint renderbuffer); +#endif +#endif /* GL_NV_explicit_multisample */ + +#ifndef GL_NV_fence +#define GL_NV_fence 1 +#define GL_ALL_COMPLETED_NV 0x84F2 +#define GL_FENCE_STATUS_NV 0x84F3 +#define GL_FENCE_CONDITION_NV 0x84F4 +typedef void (APIENTRYP PFNGLDELETEFENCESNVPROC) (GLsizei n, const GLuint *fences); +typedef void (APIENTRYP PFNGLGENFENCESNVPROC) (GLsizei n, GLuint *fences); +typedef GLboolean (APIENTRYP PFNGLISFENCENVPROC) (GLuint fence); +typedef GLboolean (APIENTRYP PFNGLTESTFENCENVPROC) (GLuint fence); +typedef void (APIENTRYP PFNGLGETFENCEIVNVPROC) (GLuint fence, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLFINISHFENCENVPROC) (GLuint fence); +typedef void (APIENTRYP PFNGLSETFENCENVPROC) (GLuint fence, GLenum condition); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDeleteFencesNV (GLsizei n, const GLuint *fences); +GLAPI void APIENTRY glGenFencesNV (GLsizei n, GLuint *fences); +GLAPI GLboolean APIENTRY glIsFenceNV (GLuint fence); +GLAPI GLboolean APIENTRY glTestFenceNV (GLuint fence); +GLAPI void APIENTRY glGetFenceivNV (GLuint fence, GLenum pname, GLint *params); +GLAPI void APIENTRY glFinishFenceNV (GLuint fence); +GLAPI void APIENTRY glSetFenceNV (GLuint fence, GLenum condition); +#endif +#endif /* GL_NV_fence */ + +#ifndef GL_NV_float_buffer +#define GL_NV_float_buffer 1 +#define GL_FLOAT_R_NV 0x8880 +#define GL_FLOAT_RG_NV 0x8881 +#define GL_FLOAT_RGB_NV 0x8882 +#define GL_FLOAT_RGBA_NV 0x8883 +#define GL_FLOAT_R16_NV 0x8884 +#define GL_FLOAT_R32_NV 0x8885 +#define GL_FLOAT_RG16_NV 0x8886 +#define GL_FLOAT_RG32_NV 0x8887 +#define GL_FLOAT_RGB16_NV 0x8888 +#define GL_FLOAT_RGB32_NV 0x8889 +#define GL_FLOAT_RGBA16_NV 0x888A +#define GL_FLOAT_RGBA32_NV 0x888B +#define GL_TEXTURE_FLOAT_COMPONENTS_NV 0x888C +#define GL_FLOAT_CLEAR_COLOR_VALUE_NV 0x888D +#define GL_FLOAT_RGBA_MODE_NV 0x888E +#endif /* GL_NV_float_buffer */ + +#ifndef GL_NV_fog_distance +#define GL_NV_fog_distance 1 +#define GL_FOG_DISTANCE_MODE_NV 0x855A +#define GL_EYE_RADIAL_NV 0x855B +#define GL_EYE_PLANE_ABSOLUTE_NV 0x855C +#endif /* GL_NV_fog_distance */ + +#ifndef GL_NV_fragment_program +#define GL_NV_fragment_program 1 +#define GL_MAX_FRAGMENT_PROGRAM_LOCAL_PARAMETERS_NV 0x8868 +#define GL_FRAGMENT_PROGRAM_NV 0x8870 +#define GL_MAX_TEXTURE_COORDS_NV 0x8871 +#define GL_MAX_TEXTURE_IMAGE_UNITS_NV 0x8872 +#define GL_FRAGMENT_PROGRAM_BINDING_NV 0x8873 +#define GL_PROGRAM_ERROR_STRING_NV 0x8874 +typedef void (APIENTRYP PFNGLPROGRAMNAMEDPARAMETER4FNVPROC) (GLuint id, GLsizei len, const GLubyte *name, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLPROGRAMNAMEDPARAMETER4FVNVPROC) (GLuint id, GLsizei len, const GLubyte *name, const GLfloat *v); +typedef void (APIENTRYP PFNGLPROGRAMNAMEDPARAMETER4DNVPROC) (GLuint id, GLsizei len, const GLubyte *name, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLPROGRAMNAMEDPARAMETER4DVNVPROC) (GLuint id, GLsizei len, const GLubyte *name, const GLdouble *v); +typedef void (APIENTRYP PFNGLGETPROGRAMNAMEDPARAMETERFVNVPROC) (GLuint id, GLsizei len, const GLubyte *name, GLfloat *params); +typedef void (APIENTRYP PFNGLGETPROGRAMNAMEDPARAMETERDVNVPROC) (GLuint id, GLsizei len, const GLubyte *name, GLdouble *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramNamedParameter4fNV (GLuint id, GLsizei len, const GLubyte *name, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glProgramNamedParameter4fvNV (GLuint id, GLsizei len, const GLubyte *name, const GLfloat *v); +GLAPI void APIENTRY glProgramNamedParameter4dNV (GLuint id, GLsizei len, const GLubyte *name, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glProgramNamedParameter4dvNV (GLuint id, GLsizei len, const GLubyte *name, const GLdouble *v); +GLAPI void APIENTRY glGetProgramNamedParameterfvNV (GLuint id, GLsizei len, const GLubyte *name, GLfloat *params); +GLAPI void APIENTRY glGetProgramNamedParameterdvNV (GLuint id, GLsizei len, const GLubyte *name, GLdouble *params); +#endif +#endif /* GL_NV_fragment_program */ + +#ifndef GL_NV_fragment_program2 +#define GL_NV_fragment_program2 1 +#define GL_MAX_PROGRAM_EXEC_INSTRUCTIONS_NV 0x88F4 +#define GL_MAX_PROGRAM_CALL_DEPTH_NV 0x88F5 +#define GL_MAX_PROGRAM_IF_DEPTH_NV 0x88F6 +#define GL_MAX_PROGRAM_LOOP_DEPTH_NV 0x88F7 +#define GL_MAX_PROGRAM_LOOP_COUNT_NV 0x88F8 +#endif /* GL_NV_fragment_program2 */ + +#ifndef GL_NV_fragment_program4 +#define GL_NV_fragment_program4 1 +#endif /* GL_NV_fragment_program4 */ + +#ifndef GL_NV_fragment_program_option +#define GL_NV_fragment_program_option 1 +#endif /* GL_NV_fragment_program_option */ + +#ifndef GL_NV_framebuffer_multisample_coverage +#define GL_NV_framebuffer_multisample_coverage 1 +#define GL_RENDERBUFFER_COVERAGE_SAMPLES_NV 0x8CAB +#define GL_RENDERBUFFER_COLOR_SAMPLES_NV 0x8E10 +#define GL_MAX_MULTISAMPLE_COVERAGE_MODES_NV 0x8E11 +#define GL_MULTISAMPLE_COVERAGE_MODES_NV 0x8E12 +typedef void (APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLECOVERAGENVPROC) (GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLenum internalformat, GLsizei width, GLsizei height); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glRenderbufferStorageMultisampleCoverageNV (GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLenum internalformat, GLsizei width, GLsizei height); +#endif +#endif /* GL_NV_framebuffer_multisample_coverage */ + +#ifndef GL_NV_geometry_program4 +#define GL_NV_geometry_program4 1 +#define GL_GEOMETRY_PROGRAM_NV 0x8C26 +#define GL_MAX_PROGRAM_OUTPUT_VERTICES_NV 0x8C27 +#define GL_MAX_PROGRAM_TOTAL_OUTPUT_COMPONENTS_NV 0x8C28 +typedef void (APIENTRYP PFNGLPROGRAMVERTEXLIMITNVPROC) (GLenum target, GLint limit); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTUREEXTPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTURELAYEREXTPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level, GLint layer); +typedef void (APIENTRYP PFNGLFRAMEBUFFERTEXTUREFACEEXTPROC) (GLenum target, GLenum attachment, GLuint texture, GLint level, GLenum face); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramVertexLimitNV (GLenum target, GLint limit); +GLAPI void APIENTRY glFramebufferTextureEXT (GLenum target, GLenum attachment, GLuint texture, GLint level); +GLAPI void APIENTRY glFramebufferTextureLayerEXT (GLenum target, GLenum attachment, GLuint texture, GLint level, GLint layer); +GLAPI void APIENTRY glFramebufferTextureFaceEXT (GLenum target, GLenum attachment, GLuint texture, GLint level, GLenum face); +#endif +#endif /* GL_NV_geometry_program4 */ + +#ifndef GL_NV_geometry_shader4 +#define GL_NV_geometry_shader4 1 +#endif /* GL_NV_geometry_shader4 */ + +#ifndef GL_NV_gpu_program4 +#define GL_NV_gpu_program4 1 +#define GL_MIN_PROGRAM_TEXEL_OFFSET_NV 0x8904 +#define GL_MAX_PROGRAM_TEXEL_OFFSET_NV 0x8905 +#define GL_PROGRAM_ATTRIB_COMPONENTS_NV 0x8906 +#define GL_PROGRAM_RESULT_COMPONENTS_NV 0x8907 +#define GL_MAX_PROGRAM_ATTRIB_COMPONENTS_NV 0x8908 +#define GL_MAX_PROGRAM_RESULT_COMPONENTS_NV 0x8909 +#define GL_MAX_PROGRAM_GENERIC_ATTRIBS_NV 0x8DA5 +#define GL_MAX_PROGRAM_GENERIC_RESULTS_NV 0x8DA6 +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERI4INVPROC) (GLenum target, GLuint index, GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERI4IVNVPROC) (GLenum target, GLuint index, const GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERSI4IVNVPROC) (GLenum target, GLuint index, GLsizei count, const GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERI4UINVPROC) (GLenum target, GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERI4UIVNVPROC) (GLenum target, GLuint index, const GLuint *params); +typedef void (APIENTRYP PFNGLPROGRAMLOCALPARAMETERSI4UIVNVPROC) (GLenum target, GLuint index, GLsizei count, const GLuint *params); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERI4INVPROC) (GLenum target, GLuint index, GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERI4IVNVPROC) (GLenum target, GLuint index, const GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERSI4IVNVPROC) (GLenum target, GLuint index, GLsizei count, const GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERI4UINVPROC) (GLenum target, GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERI4UIVNVPROC) (GLenum target, GLuint index, const GLuint *params); +typedef void (APIENTRYP PFNGLPROGRAMENVPARAMETERSI4UIVNVPROC) (GLenum target, GLuint index, GLsizei count, const GLuint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMLOCALPARAMETERIIVNVPROC) (GLenum target, GLuint index, GLint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMLOCALPARAMETERIUIVNVPROC) (GLenum target, GLuint index, GLuint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMENVPARAMETERIIVNVPROC) (GLenum target, GLuint index, GLint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMENVPARAMETERIUIVNVPROC) (GLenum target, GLuint index, GLuint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramLocalParameterI4iNV (GLenum target, GLuint index, GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glProgramLocalParameterI4ivNV (GLenum target, GLuint index, const GLint *params); +GLAPI void APIENTRY glProgramLocalParametersI4ivNV (GLenum target, GLuint index, GLsizei count, const GLint *params); +GLAPI void APIENTRY glProgramLocalParameterI4uiNV (GLenum target, GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +GLAPI void APIENTRY glProgramLocalParameterI4uivNV (GLenum target, GLuint index, const GLuint *params); +GLAPI void APIENTRY glProgramLocalParametersI4uivNV (GLenum target, GLuint index, GLsizei count, const GLuint *params); +GLAPI void APIENTRY glProgramEnvParameterI4iNV (GLenum target, GLuint index, GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glProgramEnvParameterI4ivNV (GLenum target, GLuint index, const GLint *params); +GLAPI void APIENTRY glProgramEnvParametersI4ivNV (GLenum target, GLuint index, GLsizei count, const GLint *params); +GLAPI void APIENTRY glProgramEnvParameterI4uiNV (GLenum target, GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +GLAPI void APIENTRY glProgramEnvParameterI4uivNV (GLenum target, GLuint index, const GLuint *params); +GLAPI void APIENTRY glProgramEnvParametersI4uivNV (GLenum target, GLuint index, GLsizei count, const GLuint *params); +GLAPI void APIENTRY glGetProgramLocalParameterIivNV (GLenum target, GLuint index, GLint *params); +GLAPI void APIENTRY glGetProgramLocalParameterIuivNV (GLenum target, GLuint index, GLuint *params); +GLAPI void APIENTRY glGetProgramEnvParameterIivNV (GLenum target, GLuint index, GLint *params); +GLAPI void APIENTRY glGetProgramEnvParameterIuivNV (GLenum target, GLuint index, GLuint *params); +#endif +#endif /* GL_NV_gpu_program4 */ + +#ifndef GL_NV_gpu_program5 +#define GL_NV_gpu_program5 1 +#define GL_MAX_GEOMETRY_PROGRAM_INVOCATIONS_NV 0x8E5A +#define GL_MIN_FRAGMENT_INTERPOLATION_OFFSET_NV 0x8E5B +#define GL_MAX_FRAGMENT_INTERPOLATION_OFFSET_NV 0x8E5C +#define GL_FRAGMENT_PROGRAM_INTERPOLATION_OFFSET_BITS_NV 0x8E5D +#define GL_MIN_PROGRAM_TEXTURE_GATHER_OFFSET_NV 0x8E5E +#define GL_MAX_PROGRAM_TEXTURE_GATHER_OFFSET_NV 0x8E5F +#define GL_MAX_PROGRAM_SUBROUTINE_PARAMETERS_NV 0x8F44 +#define GL_MAX_PROGRAM_SUBROUTINE_NUM_NV 0x8F45 +typedef void (APIENTRYP PFNGLPROGRAMSUBROUTINEPARAMETERSUIVNVPROC) (GLenum target, GLsizei count, const GLuint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMSUBROUTINEPARAMETERUIVNVPROC) (GLenum target, GLuint index, GLuint *param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramSubroutineParametersuivNV (GLenum target, GLsizei count, const GLuint *params); +GLAPI void APIENTRY glGetProgramSubroutineParameteruivNV (GLenum target, GLuint index, GLuint *param); +#endif +#endif /* GL_NV_gpu_program5 */ + +#ifndef GL_NV_gpu_program5_mem_extended +#define GL_NV_gpu_program5_mem_extended 1 +#endif /* GL_NV_gpu_program5_mem_extended */ + +#ifndef GL_NV_gpu_shader5 +#define GL_NV_gpu_shader5 1 +#endif /* GL_NV_gpu_shader5 */ + +#ifndef GL_NV_half_float +#define GL_NV_half_float 1 +typedef unsigned short GLhalfNV; +#define GL_HALF_FLOAT_NV 0x140B +typedef void (APIENTRYP PFNGLVERTEX2HNVPROC) (GLhalfNV x, GLhalfNV y); +typedef void (APIENTRYP PFNGLVERTEX2HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEX3HNVPROC) (GLhalfNV x, GLhalfNV y, GLhalfNV z); +typedef void (APIENTRYP PFNGLVERTEX3HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEX4HNVPROC) (GLhalfNV x, GLhalfNV y, GLhalfNV z, GLhalfNV w); +typedef void (APIENTRYP PFNGLVERTEX4HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLNORMAL3HNVPROC) (GLhalfNV nx, GLhalfNV ny, GLhalfNV nz); +typedef void (APIENTRYP PFNGLNORMAL3HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLCOLOR3HNVPROC) (GLhalfNV red, GLhalfNV green, GLhalfNV blue); +typedef void (APIENTRYP PFNGLCOLOR3HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLCOLOR4HNVPROC) (GLhalfNV red, GLhalfNV green, GLhalfNV blue, GLhalfNV alpha); +typedef void (APIENTRYP PFNGLCOLOR4HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLTEXCOORD1HNVPROC) (GLhalfNV s); +typedef void (APIENTRYP PFNGLTEXCOORD1HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLTEXCOORD2HNVPROC) (GLhalfNV s, GLhalfNV t); +typedef void (APIENTRYP PFNGLTEXCOORD2HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLTEXCOORD3HNVPROC) (GLhalfNV s, GLhalfNV t, GLhalfNV r); +typedef void (APIENTRYP PFNGLTEXCOORD3HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLTEXCOORD4HNVPROC) (GLhalfNV s, GLhalfNV t, GLhalfNV r, GLhalfNV q); +typedef void (APIENTRYP PFNGLTEXCOORD4HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1HNVPROC) (GLenum target, GLhalfNV s); +typedef void (APIENTRYP PFNGLMULTITEXCOORD1HVNVPROC) (GLenum target, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2HNVPROC) (GLenum target, GLhalfNV s, GLhalfNV t); +typedef void (APIENTRYP PFNGLMULTITEXCOORD2HVNVPROC) (GLenum target, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3HNVPROC) (GLenum target, GLhalfNV s, GLhalfNV t, GLhalfNV r); +typedef void (APIENTRYP PFNGLMULTITEXCOORD3HVNVPROC) (GLenum target, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4HNVPROC) (GLenum target, GLhalfNV s, GLhalfNV t, GLhalfNV r, GLhalfNV q); +typedef void (APIENTRYP PFNGLMULTITEXCOORD4HVNVPROC) (GLenum target, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLFOGCOORDHNVPROC) (GLhalfNV fog); +typedef void (APIENTRYP PFNGLFOGCOORDHVNVPROC) (const GLhalfNV *fog); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3HNVPROC) (GLhalfNV red, GLhalfNV green, GLhalfNV blue); +typedef void (APIENTRYP PFNGLSECONDARYCOLOR3HVNVPROC) (const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXWEIGHTHNVPROC) (GLhalfNV weight); +typedef void (APIENTRYP PFNGLVERTEXWEIGHTHVNVPROC) (const GLhalfNV *weight); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1HNVPROC) (GLuint index, GLhalfNV x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1HVNVPROC) (GLuint index, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2HNVPROC) (GLuint index, GLhalfNV x, GLhalfNV y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2HVNVPROC) (GLuint index, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3HNVPROC) (GLuint index, GLhalfNV x, GLhalfNV y, GLhalfNV z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3HVNVPROC) (GLuint index, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4HNVPROC) (GLuint index, GLhalfNV x, GLhalfNV y, GLhalfNV z, GLhalfNV w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4HVNVPROC) (GLuint index, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS1HVNVPROC) (GLuint index, GLsizei n, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS2HVNVPROC) (GLuint index, GLsizei n, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS3HVNVPROC) (GLuint index, GLsizei n, const GLhalfNV *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS4HVNVPROC) (GLuint index, GLsizei n, const GLhalfNV *v); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertex2hNV (GLhalfNV x, GLhalfNV y); +GLAPI void APIENTRY glVertex2hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glVertex3hNV (GLhalfNV x, GLhalfNV y, GLhalfNV z); +GLAPI void APIENTRY glVertex3hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glVertex4hNV (GLhalfNV x, GLhalfNV y, GLhalfNV z, GLhalfNV w); +GLAPI void APIENTRY glVertex4hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glNormal3hNV (GLhalfNV nx, GLhalfNV ny, GLhalfNV nz); +GLAPI void APIENTRY glNormal3hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glColor3hNV (GLhalfNV red, GLhalfNV green, GLhalfNV blue); +GLAPI void APIENTRY glColor3hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glColor4hNV (GLhalfNV red, GLhalfNV green, GLhalfNV blue, GLhalfNV alpha); +GLAPI void APIENTRY glColor4hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glTexCoord1hNV (GLhalfNV s); +GLAPI void APIENTRY glTexCoord1hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glTexCoord2hNV (GLhalfNV s, GLhalfNV t); +GLAPI void APIENTRY glTexCoord2hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glTexCoord3hNV (GLhalfNV s, GLhalfNV t, GLhalfNV r); +GLAPI void APIENTRY glTexCoord3hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glTexCoord4hNV (GLhalfNV s, GLhalfNV t, GLhalfNV r, GLhalfNV q); +GLAPI void APIENTRY glTexCoord4hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glMultiTexCoord1hNV (GLenum target, GLhalfNV s); +GLAPI void APIENTRY glMultiTexCoord1hvNV (GLenum target, const GLhalfNV *v); +GLAPI void APIENTRY glMultiTexCoord2hNV (GLenum target, GLhalfNV s, GLhalfNV t); +GLAPI void APIENTRY glMultiTexCoord2hvNV (GLenum target, const GLhalfNV *v); +GLAPI void APIENTRY glMultiTexCoord3hNV (GLenum target, GLhalfNV s, GLhalfNV t, GLhalfNV r); +GLAPI void APIENTRY glMultiTexCoord3hvNV (GLenum target, const GLhalfNV *v); +GLAPI void APIENTRY glMultiTexCoord4hNV (GLenum target, GLhalfNV s, GLhalfNV t, GLhalfNV r, GLhalfNV q); +GLAPI void APIENTRY glMultiTexCoord4hvNV (GLenum target, const GLhalfNV *v); +GLAPI void APIENTRY glFogCoordhNV (GLhalfNV fog); +GLAPI void APIENTRY glFogCoordhvNV (const GLhalfNV *fog); +GLAPI void APIENTRY glSecondaryColor3hNV (GLhalfNV red, GLhalfNV green, GLhalfNV blue); +GLAPI void APIENTRY glSecondaryColor3hvNV (const GLhalfNV *v); +GLAPI void APIENTRY glVertexWeighthNV (GLhalfNV weight); +GLAPI void APIENTRY glVertexWeighthvNV (const GLhalfNV *weight); +GLAPI void APIENTRY glVertexAttrib1hNV (GLuint index, GLhalfNV x); +GLAPI void APIENTRY glVertexAttrib1hvNV (GLuint index, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttrib2hNV (GLuint index, GLhalfNV x, GLhalfNV y); +GLAPI void APIENTRY glVertexAttrib2hvNV (GLuint index, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttrib3hNV (GLuint index, GLhalfNV x, GLhalfNV y, GLhalfNV z); +GLAPI void APIENTRY glVertexAttrib3hvNV (GLuint index, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttrib4hNV (GLuint index, GLhalfNV x, GLhalfNV y, GLhalfNV z, GLhalfNV w); +GLAPI void APIENTRY glVertexAttrib4hvNV (GLuint index, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttribs1hvNV (GLuint index, GLsizei n, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttribs2hvNV (GLuint index, GLsizei n, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttribs3hvNV (GLuint index, GLsizei n, const GLhalfNV *v); +GLAPI void APIENTRY glVertexAttribs4hvNV (GLuint index, GLsizei n, const GLhalfNV *v); +#endif +#endif /* GL_NV_half_float */ + +#ifndef GL_NV_light_max_exponent +#define GL_NV_light_max_exponent 1 +#define GL_MAX_SHININESS_NV 0x8504 +#define GL_MAX_SPOT_EXPONENT_NV 0x8505 +#endif /* GL_NV_light_max_exponent */ + +#ifndef GL_NV_multisample_coverage +#define GL_NV_multisample_coverage 1 +#define GL_COLOR_SAMPLES_NV 0x8E20 +#endif /* GL_NV_multisample_coverage */ + +#ifndef GL_NV_multisample_filter_hint +#define GL_NV_multisample_filter_hint 1 +#define GL_MULTISAMPLE_FILTER_HINT_NV 0x8534 +#endif /* GL_NV_multisample_filter_hint */ + +#ifndef GL_NV_occlusion_query +#define GL_NV_occlusion_query 1 +#define GL_PIXEL_COUNTER_BITS_NV 0x8864 +#define GL_CURRENT_OCCLUSION_QUERY_ID_NV 0x8865 +#define GL_PIXEL_COUNT_NV 0x8866 +#define GL_PIXEL_COUNT_AVAILABLE_NV 0x8867 +typedef void (APIENTRYP PFNGLGENOCCLUSIONQUERIESNVPROC) (GLsizei n, GLuint *ids); +typedef void (APIENTRYP PFNGLDELETEOCCLUSIONQUERIESNVPROC) (GLsizei n, const GLuint *ids); +typedef GLboolean (APIENTRYP PFNGLISOCCLUSIONQUERYNVPROC) (GLuint id); +typedef void (APIENTRYP PFNGLBEGINOCCLUSIONQUERYNVPROC) (GLuint id); +typedef void (APIENTRYP PFNGLENDOCCLUSIONQUERYNVPROC) (void); +typedef void (APIENTRYP PFNGLGETOCCLUSIONQUERYIVNVPROC) (GLuint id, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETOCCLUSIONQUERYUIVNVPROC) (GLuint id, GLenum pname, GLuint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGenOcclusionQueriesNV (GLsizei n, GLuint *ids); +GLAPI void APIENTRY glDeleteOcclusionQueriesNV (GLsizei n, const GLuint *ids); +GLAPI GLboolean APIENTRY glIsOcclusionQueryNV (GLuint id); +GLAPI void APIENTRY glBeginOcclusionQueryNV (GLuint id); +GLAPI void APIENTRY glEndOcclusionQueryNV (void); +GLAPI void APIENTRY glGetOcclusionQueryivNV (GLuint id, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetOcclusionQueryuivNV (GLuint id, GLenum pname, GLuint *params); +#endif +#endif /* GL_NV_occlusion_query */ + +#ifndef GL_NV_packed_depth_stencil +#define GL_NV_packed_depth_stencil 1 +#define GL_DEPTH_STENCIL_NV 0x84F9 +#define GL_UNSIGNED_INT_24_8_NV 0x84FA +#endif /* GL_NV_packed_depth_stencil */ + +#ifndef GL_NV_parameter_buffer_object +#define GL_NV_parameter_buffer_object 1 +#define GL_MAX_PROGRAM_PARAMETER_BUFFER_BINDINGS_NV 0x8DA0 +#define GL_MAX_PROGRAM_PARAMETER_BUFFER_SIZE_NV 0x8DA1 +#define GL_VERTEX_PROGRAM_PARAMETER_BUFFER_NV 0x8DA2 +#define GL_GEOMETRY_PROGRAM_PARAMETER_BUFFER_NV 0x8DA3 +#define GL_FRAGMENT_PROGRAM_PARAMETER_BUFFER_NV 0x8DA4 +typedef void (APIENTRYP PFNGLPROGRAMBUFFERPARAMETERSFVNVPROC) (GLenum target, GLuint bindingIndex, GLuint wordIndex, GLsizei count, const GLfloat *params); +typedef void (APIENTRYP PFNGLPROGRAMBUFFERPARAMETERSIIVNVPROC) (GLenum target, GLuint bindingIndex, GLuint wordIndex, GLsizei count, const GLint *params); +typedef void (APIENTRYP PFNGLPROGRAMBUFFERPARAMETERSIUIVNVPROC) (GLenum target, GLuint bindingIndex, GLuint wordIndex, GLsizei count, const GLuint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glProgramBufferParametersfvNV (GLenum target, GLuint bindingIndex, GLuint wordIndex, GLsizei count, const GLfloat *params); +GLAPI void APIENTRY glProgramBufferParametersIivNV (GLenum target, GLuint bindingIndex, GLuint wordIndex, GLsizei count, const GLint *params); +GLAPI void APIENTRY glProgramBufferParametersIuivNV (GLenum target, GLuint bindingIndex, GLuint wordIndex, GLsizei count, const GLuint *params); +#endif +#endif /* GL_NV_parameter_buffer_object */ + +#ifndef GL_NV_parameter_buffer_object2 +#define GL_NV_parameter_buffer_object2 1 +#endif /* GL_NV_parameter_buffer_object2 */ + +#ifndef GL_NV_path_rendering +#define GL_NV_path_rendering 1 +#define GL_PATH_FORMAT_SVG_NV 0x9070 +#define GL_PATH_FORMAT_PS_NV 0x9071 +#define GL_STANDARD_FONT_NAME_NV 0x9072 +#define GL_SYSTEM_FONT_NAME_NV 0x9073 +#define GL_FILE_NAME_NV 0x9074 +#define GL_PATH_STROKE_WIDTH_NV 0x9075 +#define GL_PATH_END_CAPS_NV 0x9076 +#define GL_PATH_INITIAL_END_CAP_NV 0x9077 +#define GL_PATH_TERMINAL_END_CAP_NV 0x9078 +#define GL_PATH_JOIN_STYLE_NV 0x9079 +#define GL_PATH_MITER_LIMIT_NV 0x907A +#define GL_PATH_DASH_CAPS_NV 0x907B +#define GL_PATH_INITIAL_DASH_CAP_NV 0x907C +#define GL_PATH_TERMINAL_DASH_CAP_NV 0x907D +#define GL_PATH_DASH_OFFSET_NV 0x907E +#define GL_PATH_CLIENT_LENGTH_NV 0x907F +#define GL_PATH_FILL_MODE_NV 0x9080 +#define GL_PATH_FILL_MASK_NV 0x9081 +#define GL_PATH_FILL_COVER_MODE_NV 0x9082 +#define GL_PATH_STROKE_COVER_MODE_NV 0x9083 +#define GL_PATH_STROKE_MASK_NV 0x9084 +#define GL_COUNT_UP_NV 0x9088 +#define GL_COUNT_DOWN_NV 0x9089 +#define GL_PATH_OBJECT_BOUNDING_BOX_NV 0x908A +#define GL_CONVEX_HULL_NV 0x908B +#define GL_BOUNDING_BOX_NV 0x908D +#define GL_TRANSLATE_X_NV 0x908E +#define GL_TRANSLATE_Y_NV 0x908F +#define GL_TRANSLATE_2D_NV 0x9090 +#define GL_TRANSLATE_3D_NV 0x9091 +#define GL_AFFINE_2D_NV 0x9092 +#define GL_AFFINE_3D_NV 0x9094 +#define GL_TRANSPOSE_AFFINE_2D_NV 0x9096 +#define GL_TRANSPOSE_AFFINE_3D_NV 0x9098 +#define GL_UTF8_NV 0x909A +#define GL_UTF16_NV 0x909B +#define GL_BOUNDING_BOX_OF_BOUNDING_BOXES_NV 0x909C +#define GL_PATH_COMMAND_COUNT_NV 0x909D +#define GL_PATH_COORD_COUNT_NV 0x909E +#define GL_PATH_DASH_ARRAY_COUNT_NV 0x909F +#define GL_PATH_COMPUTED_LENGTH_NV 0x90A0 +#define GL_PATH_FILL_BOUNDING_BOX_NV 0x90A1 +#define GL_PATH_STROKE_BOUNDING_BOX_NV 0x90A2 +#define GL_SQUARE_NV 0x90A3 +#define GL_ROUND_NV 0x90A4 +#define GL_TRIANGULAR_NV 0x90A5 +#define GL_BEVEL_NV 0x90A6 +#define GL_MITER_REVERT_NV 0x90A7 +#define GL_MITER_TRUNCATE_NV 0x90A8 +#define GL_SKIP_MISSING_GLYPH_NV 0x90A9 +#define GL_USE_MISSING_GLYPH_NV 0x90AA +#define GL_PATH_ERROR_POSITION_NV 0x90AB +#define GL_PATH_FOG_GEN_MODE_NV 0x90AC +#define GL_ACCUM_ADJACENT_PAIRS_NV 0x90AD +#define GL_ADJACENT_PAIRS_NV 0x90AE +#define GL_FIRST_TO_REST_NV 0x90AF +#define GL_PATH_GEN_MODE_NV 0x90B0 +#define GL_PATH_GEN_COEFF_NV 0x90B1 +#define GL_PATH_GEN_COLOR_FORMAT_NV 0x90B2 +#define GL_PATH_GEN_COMPONENTS_NV 0x90B3 +#define GL_PATH_STENCIL_FUNC_NV 0x90B7 +#define GL_PATH_STENCIL_REF_NV 0x90B8 +#define GL_PATH_STENCIL_VALUE_MASK_NV 0x90B9 +#define GL_PATH_STENCIL_DEPTH_OFFSET_FACTOR_NV 0x90BD +#define GL_PATH_STENCIL_DEPTH_OFFSET_UNITS_NV 0x90BE +#define GL_PATH_COVER_DEPTH_FUNC_NV 0x90BF +#define GL_PATH_DASH_OFFSET_RESET_NV 0x90B4 +#define GL_MOVE_TO_RESETS_NV 0x90B5 +#define GL_MOVE_TO_CONTINUES_NV 0x90B6 +#define GL_CLOSE_PATH_NV 0x00 +#define GL_MOVE_TO_NV 0x02 +#define GL_RELATIVE_MOVE_TO_NV 0x03 +#define GL_LINE_TO_NV 0x04 +#define GL_RELATIVE_LINE_TO_NV 0x05 +#define GL_HORIZONTAL_LINE_TO_NV 0x06 +#define GL_RELATIVE_HORIZONTAL_LINE_TO_NV 0x07 +#define GL_VERTICAL_LINE_TO_NV 0x08 +#define GL_RELATIVE_VERTICAL_LINE_TO_NV 0x09 +#define GL_QUADRATIC_CURVE_TO_NV 0x0A +#define GL_RELATIVE_QUADRATIC_CURVE_TO_NV 0x0B +#define GL_CUBIC_CURVE_TO_NV 0x0C +#define GL_RELATIVE_CUBIC_CURVE_TO_NV 0x0D +#define GL_SMOOTH_QUADRATIC_CURVE_TO_NV 0x0E +#define GL_RELATIVE_SMOOTH_QUADRATIC_CURVE_TO_NV 0x0F +#define GL_SMOOTH_CUBIC_CURVE_TO_NV 0x10 +#define GL_RELATIVE_SMOOTH_CUBIC_CURVE_TO_NV 0x11 +#define GL_SMALL_CCW_ARC_TO_NV 0x12 +#define GL_RELATIVE_SMALL_CCW_ARC_TO_NV 0x13 +#define GL_SMALL_CW_ARC_TO_NV 0x14 +#define GL_RELATIVE_SMALL_CW_ARC_TO_NV 0x15 +#define GL_LARGE_CCW_ARC_TO_NV 0x16 +#define GL_RELATIVE_LARGE_CCW_ARC_TO_NV 0x17 +#define GL_LARGE_CW_ARC_TO_NV 0x18 +#define GL_RELATIVE_LARGE_CW_ARC_TO_NV 0x19 +#define GL_RESTART_PATH_NV 0xF0 +#define GL_DUP_FIRST_CUBIC_CURVE_TO_NV 0xF2 +#define GL_DUP_LAST_CUBIC_CURVE_TO_NV 0xF4 +#define GL_RECT_NV 0xF6 +#define GL_CIRCULAR_CCW_ARC_TO_NV 0xF8 +#define GL_CIRCULAR_CW_ARC_TO_NV 0xFA +#define GL_CIRCULAR_TANGENT_ARC_TO_NV 0xFC +#define GL_ARC_TO_NV 0xFE +#define GL_RELATIVE_ARC_TO_NV 0xFF +#define GL_BOLD_BIT_NV 0x01 +#define GL_ITALIC_BIT_NV 0x02 +#define GL_GLYPH_WIDTH_BIT_NV 0x01 +#define GL_GLYPH_HEIGHT_BIT_NV 0x02 +#define GL_GLYPH_HORIZONTAL_BEARING_X_BIT_NV 0x04 +#define GL_GLYPH_HORIZONTAL_BEARING_Y_BIT_NV 0x08 +#define GL_GLYPH_HORIZONTAL_BEARING_ADVANCE_BIT_NV 0x10 +#define GL_GLYPH_VERTICAL_BEARING_X_BIT_NV 0x20 +#define GL_GLYPH_VERTICAL_BEARING_Y_BIT_NV 0x40 +#define GL_GLYPH_VERTICAL_BEARING_ADVANCE_BIT_NV 0x80 +#define GL_GLYPH_HAS_KERNING_BIT_NV 0x100 +#define GL_FONT_X_MIN_BOUNDS_BIT_NV 0x00010000 +#define GL_FONT_Y_MIN_BOUNDS_BIT_NV 0x00020000 +#define GL_FONT_X_MAX_BOUNDS_BIT_NV 0x00040000 +#define GL_FONT_Y_MAX_BOUNDS_BIT_NV 0x00080000 +#define GL_FONT_UNITS_PER_EM_BIT_NV 0x00100000 +#define GL_FONT_ASCENDER_BIT_NV 0x00200000 +#define GL_FONT_DESCENDER_BIT_NV 0x00400000 +#define GL_FONT_HEIGHT_BIT_NV 0x00800000 +#define GL_FONT_MAX_ADVANCE_WIDTH_BIT_NV 0x01000000 +#define GL_FONT_MAX_ADVANCE_HEIGHT_BIT_NV 0x02000000 +#define GL_FONT_UNDERLINE_POSITION_BIT_NV 0x04000000 +#define GL_FONT_UNDERLINE_THICKNESS_BIT_NV 0x08000000 +#define GL_FONT_HAS_KERNING_BIT_NV 0x10000000 +#define GL_PRIMARY_COLOR_NV 0x852C +#define GL_SECONDARY_COLOR_NV 0x852D +typedef GLuint (APIENTRYP PFNGLGENPATHSNVPROC) (GLsizei range); +typedef void (APIENTRYP PFNGLDELETEPATHSNVPROC) (GLuint path, GLsizei range); +typedef GLboolean (APIENTRYP PFNGLISPATHNVPROC) (GLuint path); +typedef void (APIENTRYP PFNGLPATHCOMMANDSNVPROC) (GLuint path, GLsizei numCommands, const GLubyte *commands, GLsizei numCoords, GLenum coordType, const void *coords); +typedef void (APIENTRYP PFNGLPATHCOORDSNVPROC) (GLuint path, GLsizei numCoords, GLenum coordType, const void *coords); +typedef void (APIENTRYP PFNGLPATHSUBCOMMANDSNVPROC) (GLuint path, GLsizei commandStart, GLsizei commandsToDelete, GLsizei numCommands, const GLubyte *commands, GLsizei numCoords, GLenum coordType, const void *coords); +typedef void (APIENTRYP PFNGLPATHSUBCOORDSNVPROC) (GLuint path, GLsizei coordStart, GLsizei numCoords, GLenum coordType, const void *coords); +typedef void (APIENTRYP PFNGLPATHSTRINGNVPROC) (GLuint path, GLenum format, GLsizei length, const void *pathString); +typedef void (APIENTRYP PFNGLPATHGLYPHSNVPROC) (GLuint firstPathName, GLenum fontTarget, const void *fontName, GLbitfield fontStyle, GLsizei numGlyphs, GLenum type, const void *charcodes, GLenum handleMissingGlyphs, GLuint pathParameterTemplate, GLfloat emScale); +typedef void (APIENTRYP PFNGLPATHGLYPHRANGENVPROC) (GLuint firstPathName, GLenum fontTarget, const void *fontName, GLbitfield fontStyle, GLuint firstGlyph, GLsizei numGlyphs, GLenum handleMissingGlyphs, GLuint pathParameterTemplate, GLfloat emScale); +typedef void (APIENTRYP PFNGLWEIGHTPATHSNVPROC) (GLuint resultPath, GLsizei numPaths, const GLuint *paths, const GLfloat *weights); +typedef void (APIENTRYP PFNGLCOPYPATHNVPROC) (GLuint resultPath, GLuint srcPath); +typedef void (APIENTRYP PFNGLINTERPOLATEPATHSNVPROC) (GLuint resultPath, GLuint pathA, GLuint pathB, GLfloat weight); +typedef void (APIENTRYP PFNGLTRANSFORMPATHNVPROC) (GLuint resultPath, GLuint srcPath, GLenum transformType, const GLfloat *transformValues); +typedef void (APIENTRYP PFNGLPATHPARAMETERIVNVPROC) (GLuint path, GLenum pname, const GLint *value); +typedef void (APIENTRYP PFNGLPATHPARAMETERINVPROC) (GLuint path, GLenum pname, GLint value); +typedef void (APIENTRYP PFNGLPATHPARAMETERFVNVPROC) (GLuint path, GLenum pname, const GLfloat *value); +typedef void (APIENTRYP PFNGLPATHPARAMETERFNVPROC) (GLuint path, GLenum pname, GLfloat value); +typedef void (APIENTRYP PFNGLPATHDASHARRAYNVPROC) (GLuint path, GLsizei dashCount, const GLfloat *dashArray); +typedef void (APIENTRYP PFNGLPATHSTENCILFUNCNVPROC) (GLenum func, GLint ref, GLuint mask); +typedef void (APIENTRYP PFNGLPATHSTENCILDEPTHOFFSETNVPROC) (GLfloat factor, GLfloat units); +typedef void (APIENTRYP PFNGLSTENCILFILLPATHNVPROC) (GLuint path, GLenum fillMode, GLuint mask); +typedef void (APIENTRYP PFNGLSTENCILSTROKEPATHNVPROC) (GLuint path, GLint reference, GLuint mask); +typedef void (APIENTRYP PFNGLSTENCILFILLPATHINSTANCEDNVPROC) (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLenum fillMode, GLuint mask, GLenum transformType, const GLfloat *transformValues); +typedef void (APIENTRYP PFNGLSTENCILSTROKEPATHINSTANCEDNVPROC) (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLint reference, GLuint mask, GLenum transformType, const GLfloat *transformValues); +typedef void (APIENTRYP PFNGLPATHCOVERDEPTHFUNCNVPROC) (GLenum func); +typedef void (APIENTRYP PFNGLPATHCOLORGENNVPROC) (GLenum color, GLenum genMode, GLenum colorFormat, const GLfloat *coeffs); +typedef void (APIENTRYP PFNGLPATHTEXGENNVPROC) (GLenum texCoordSet, GLenum genMode, GLint components, const GLfloat *coeffs); +typedef void (APIENTRYP PFNGLPATHFOGGENNVPROC) (GLenum genMode); +typedef void (APIENTRYP PFNGLCOVERFILLPATHNVPROC) (GLuint path, GLenum coverMode); +typedef void (APIENTRYP PFNGLCOVERSTROKEPATHNVPROC) (GLuint path, GLenum coverMode); +typedef void (APIENTRYP PFNGLCOVERFILLPATHINSTANCEDNVPROC) (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLenum coverMode, GLenum transformType, const GLfloat *transformValues); +typedef void (APIENTRYP PFNGLCOVERSTROKEPATHINSTANCEDNVPROC) (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLenum coverMode, GLenum transformType, const GLfloat *transformValues); +typedef void (APIENTRYP PFNGLGETPATHPARAMETERIVNVPROC) (GLuint path, GLenum pname, GLint *value); +typedef void (APIENTRYP PFNGLGETPATHPARAMETERFVNVPROC) (GLuint path, GLenum pname, GLfloat *value); +typedef void (APIENTRYP PFNGLGETPATHCOMMANDSNVPROC) (GLuint path, GLubyte *commands); +typedef void (APIENTRYP PFNGLGETPATHCOORDSNVPROC) (GLuint path, GLfloat *coords); +typedef void (APIENTRYP PFNGLGETPATHDASHARRAYNVPROC) (GLuint path, GLfloat *dashArray); +typedef void (APIENTRYP PFNGLGETPATHMETRICSNVPROC) (GLbitfield metricQueryMask, GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLsizei stride, GLfloat *metrics); +typedef void (APIENTRYP PFNGLGETPATHMETRICRANGENVPROC) (GLbitfield metricQueryMask, GLuint firstPathName, GLsizei numPaths, GLsizei stride, GLfloat *metrics); +typedef void (APIENTRYP PFNGLGETPATHSPACINGNVPROC) (GLenum pathListMode, GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLfloat advanceScale, GLfloat kerningScale, GLenum transformType, GLfloat *returnedSpacing); +typedef void (APIENTRYP PFNGLGETPATHCOLORGENIVNVPROC) (GLenum color, GLenum pname, GLint *value); +typedef void (APIENTRYP PFNGLGETPATHCOLORGENFVNVPROC) (GLenum color, GLenum pname, GLfloat *value); +typedef void (APIENTRYP PFNGLGETPATHTEXGENIVNVPROC) (GLenum texCoordSet, GLenum pname, GLint *value); +typedef void (APIENTRYP PFNGLGETPATHTEXGENFVNVPROC) (GLenum texCoordSet, GLenum pname, GLfloat *value); +typedef GLboolean (APIENTRYP PFNGLISPOINTINFILLPATHNVPROC) (GLuint path, GLuint mask, GLfloat x, GLfloat y); +typedef GLboolean (APIENTRYP PFNGLISPOINTINSTROKEPATHNVPROC) (GLuint path, GLfloat x, GLfloat y); +typedef GLfloat (APIENTRYP PFNGLGETPATHLENGTHNVPROC) (GLuint path, GLsizei startSegment, GLsizei numSegments); +typedef GLboolean (APIENTRYP PFNGLPOINTALONGPATHNVPROC) (GLuint path, GLsizei startSegment, GLsizei numSegments, GLfloat distance, GLfloat *x, GLfloat *y, GLfloat *tangentX, GLfloat *tangentY); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLuint APIENTRY glGenPathsNV (GLsizei range); +GLAPI void APIENTRY glDeletePathsNV (GLuint path, GLsizei range); +GLAPI GLboolean APIENTRY glIsPathNV (GLuint path); +GLAPI void APIENTRY glPathCommandsNV (GLuint path, GLsizei numCommands, const GLubyte *commands, GLsizei numCoords, GLenum coordType, const void *coords); +GLAPI void APIENTRY glPathCoordsNV (GLuint path, GLsizei numCoords, GLenum coordType, const void *coords); +GLAPI void APIENTRY glPathSubCommandsNV (GLuint path, GLsizei commandStart, GLsizei commandsToDelete, GLsizei numCommands, const GLubyte *commands, GLsizei numCoords, GLenum coordType, const void *coords); +GLAPI void APIENTRY glPathSubCoordsNV (GLuint path, GLsizei coordStart, GLsizei numCoords, GLenum coordType, const void *coords); +GLAPI void APIENTRY glPathStringNV (GLuint path, GLenum format, GLsizei length, const void *pathString); +GLAPI void APIENTRY glPathGlyphsNV (GLuint firstPathName, GLenum fontTarget, const void *fontName, GLbitfield fontStyle, GLsizei numGlyphs, GLenum type, const void *charcodes, GLenum handleMissingGlyphs, GLuint pathParameterTemplate, GLfloat emScale); +GLAPI void APIENTRY glPathGlyphRangeNV (GLuint firstPathName, GLenum fontTarget, const void *fontName, GLbitfield fontStyle, GLuint firstGlyph, GLsizei numGlyphs, GLenum handleMissingGlyphs, GLuint pathParameterTemplate, GLfloat emScale); +GLAPI void APIENTRY glWeightPathsNV (GLuint resultPath, GLsizei numPaths, const GLuint *paths, const GLfloat *weights); +GLAPI void APIENTRY glCopyPathNV (GLuint resultPath, GLuint srcPath); +GLAPI void APIENTRY glInterpolatePathsNV (GLuint resultPath, GLuint pathA, GLuint pathB, GLfloat weight); +GLAPI void APIENTRY glTransformPathNV (GLuint resultPath, GLuint srcPath, GLenum transformType, const GLfloat *transformValues); +GLAPI void APIENTRY glPathParameterivNV (GLuint path, GLenum pname, const GLint *value); +GLAPI void APIENTRY glPathParameteriNV (GLuint path, GLenum pname, GLint value); +GLAPI void APIENTRY glPathParameterfvNV (GLuint path, GLenum pname, const GLfloat *value); +GLAPI void APIENTRY glPathParameterfNV (GLuint path, GLenum pname, GLfloat value); +GLAPI void APIENTRY glPathDashArrayNV (GLuint path, GLsizei dashCount, const GLfloat *dashArray); +GLAPI void APIENTRY glPathStencilFuncNV (GLenum func, GLint ref, GLuint mask); +GLAPI void APIENTRY glPathStencilDepthOffsetNV (GLfloat factor, GLfloat units); +GLAPI void APIENTRY glStencilFillPathNV (GLuint path, GLenum fillMode, GLuint mask); +GLAPI void APIENTRY glStencilStrokePathNV (GLuint path, GLint reference, GLuint mask); +GLAPI void APIENTRY glStencilFillPathInstancedNV (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLenum fillMode, GLuint mask, GLenum transformType, const GLfloat *transformValues); +GLAPI void APIENTRY glStencilStrokePathInstancedNV (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLint reference, GLuint mask, GLenum transformType, const GLfloat *transformValues); +GLAPI void APIENTRY glPathCoverDepthFuncNV (GLenum func); +GLAPI void APIENTRY glPathColorGenNV (GLenum color, GLenum genMode, GLenum colorFormat, const GLfloat *coeffs); +GLAPI void APIENTRY glPathTexGenNV (GLenum texCoordSet, GLenum genMode, GLint components, const GLfloat *coeffs); +GLAPI void APIENTRY glPathFogGenNV (GLenum genMode); +GLAPI void APIENTRY glCoverFillPathNV (GLuint path, GLenum coverMode); +GLAPI void APIENTRY glCoverStrokePathNV (GLuint path, GLenum coverMode); +GLAPI void APIENTRY glCoverFillPathInstancedNV (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLenum coverMode, GLenum transformType, const GLfloat *transformValues); +GLAPI void APIENTRY glCoverStrokePathInstancedNV (GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLenum coverMode, GLenum transformType, const GLfloat *transformValues); +GLAPI void APIENTRY glGetPathParameterivNV (GLuint path, GLenum pname, GLint *value); +GLAPI void APIENTRY glGetPathParameterfvNV (GLuint path, GLenum pname, GLfloat *value); +GLAPI void APIENTRY glGetPathCommandsNV (GLuint path, GLubyte *commands); +GLAPI void APIENTRY glGetPathCoordsNV (GLuint path, GLfloat *coords); +GLAPI void APIENTRY glGetPathDashArrayNV (GLuint path, GLfloat *dashArray); +GLAPI void APIENTRY glGetPathMetricsNV (GLbitfield metricQueryMask, GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLsizei stride, GLfloat *metrics); +GLAPI void APIENTRY glGetPathMetricRangeNV (GLbitfield metricQueryMask, GLuint firstPathName, GLsizei numPaths, GLsizei stride, GLfloat *metrics); +GLAPI void APIENTRY glGetPathSpacingNV (GLenum pathListMode, GLsizei numPaths, GLenum pathNameType, const void *paths, GLuint pathBase, GLfloat advanceScale, GLfloat kerningScale, GLenum transformType, GLfloat *returnedSpacing); +GLAPI void APIENTRY glGetPathColorGenivNV (GLenum color, GLenum pname, GLint *value); +GLAPI void APIENTRY glGetPathColorGenfvNV (GLenum color, GLenum pname, GLfloat *value); +GLAPI void APIENTRY glGetPathTexGenivNV (GLenum texCoordSet, GLenum pname, GLint *value); +GLAPI void APIENTRY glGetPathTexGenfvNV (GLenum texCoordSet, GLenum pname, GLfloat *value); +GLAPI GLboolean APIENTRY glIsPointInFillPathNV (GLuint path, GLuint mask, GLfloat x, GLfloat y); +GLAPI GLboolean APIENTRY glIsPointInStrokePathNV (GLuint path, GLfloat x, GLfloat y); +GLAPI GLfloat APIENTRY glGetPathLengthNV (GLuint path, GLsizei startSegment, GLsizei numSegments); +GLAPI GLboolean APIENTRY glPointAlongPathNV (GLuint path, GLsizei startSegment, GLsizei numSegments, GLfloat distance, GLfloat *x, GLfloat *y, GLfloat *tangentX, GLfloat *tangentY); +#endif +#endif /* GL_NV_path_rendering */ + +#ifndef GL_NV_pixel_data_range +#define GL_NV_pixel_data_range 1 +#define GL_WRITE_PIXEL_DATA_RANGE_NV 0x8878 +#define GL_READ_PIXEL_DATA_RANGE_NV 0x8879 +#define GL_WRITE_PIXEL_DATA_RANGE_LENGTH_NV 0x887A +#define GL_READ_PIXEL_DATA_RANGE_LENGTH_NV 0x887B +#define GL_WRITE_PIXEL_DATA_RANGE_POINTER_NV 0x887C +#define GL_READ_PIXEL_DATA_RANGE_POINTER_NV 0x887D +typedef void (APIENTRYP PFNGLPIXELDATARANGENVPROC) (GLenum target, GLsizei length, const void *pointer); +typedef void (APIENTRYP PFNGLFLUSHPIXELDATARANGENVPROC) (GLenum target); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPixelDataRangeNV (GLenum target, GLsizei length, const void *pointer); +GLAPI void APIENTRY glFlushPixelDataRangeNV (GLenum target); +#endif +#endif /* GL_NV_pixel_data_range */ + +#ifndef GL_NV_point_sprite +#define GL_NV_point_sprite 1 +#define GL_POINT_SPRITE_NV 0x8861 +#define GL_COORD_REPLACE_NV 0x8862 +#define GL_POINT_SPRITE_R_MODE_NV 0x8863 +typedef void (APIENTRYP PFNGLPOINTPARAMETERINVPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLPOINTPARAMETERIVNVPROC) (GLenum pname, const GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPointParameteriNV (GLenum pname, GLint param); +GLAPI void APIENTRY glPointParameterivNV (GLenum pname, const GLint *params); +#endif +#endif /* GL_NV_point_sprite */ + +#ifndef GL_NV_present_video +#define GL_NV_present_video 1 +#define GL_FRAME_NV 0x8E26 +#define GL_FIELDS_NV 0x8E27 +#define GL_CURRENT_TIME_NV 0x8E28 +#define GL_NUM_FILL_STREAMS_NV 0x8E29 +#define GL_PRESENT_TIME_NV 0x8E2A +#define GL_PRESENT_DURATION_NV 0x8E2B +typedef void (APIENTRYP PFNGLPRESENTFRAMEKEYEDNVPROC) (GLuint video_slot, GLuint64EXT minPresentTime, GLuint beginPresentTimeId, GLuint presentDurationId, GLenum type, GLenum target0, GLuint fill0, GLuint key0, GLenum target1, GLuint fill1, GLuint key1); +typedef void (APIENTRYP PFNGLPRESENTFRAMEDUALFILLNVPROC) (GLuint video_slot, GLuint64EXT minPresentTime, GLuint beginPresentTimeId, GLuint presentDurationId, GLenum type, GLenum target0, GLuint fill0, GLenum target1, GLuint fill1, GLenum target2, GLuint fill2, GLenum target3, GLuint fill3); +typedef void (APIENTRYP PFNGLGETVIDEOIVNVPROC) (GLuint video_slot, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVIDEOUIVNVPROC) (GLuint video_slot, GLenum pname, GLuint *params); +typedef void (APIENTRYP PFNGLGETVIDEOI64VNVPROC) (GLuint video_slot, GLenum pname, GLint64EXT *params); +typedef void (APIENTRYP PFNGLGETVIDEOUI64VNVPROC) (GLuint video_slot, GLenum pname, GLuint64EXT *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPresentFrameKeyedNV (GLuint video_slot, GLuint64EXT minPresentTime, GLuint beginPresentTimeId, GLuint presentDurationId, GLenum type, GLenum target0, GLuint fill0, GLuint key0, GLenum target1, GLuint fill1, GLuint key1); +GLAPI void APIENTRY glPresentFrameDualFillNV (GLuint video_slot, GLuint64EXT minPresentTime, GLuint beginPresentTimeId, GLuint presentDurationId, GLenum type, GLenum target0, GLuint fill0, GLenum target1, GLuint fill1, GLenum target2, GLuint fill2, GLenum target3, GLuint fill3); +GLAPI void APIENTRY glGetVideoivNV (GLuint video_slot, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVideouivNV (GLuint video_slot, GLenum pname, GLuint *params); +GLAPI void APIENTRY glGetVideoi64vNV (GLuint video_slot, GLenum pname, GLint64EXT *params); +GLAPI void APIENTRY glGetVideoui64vNV (GLuint video_slot, GLenum pname, GLuint64EXT *params); +#endif +#endif /* GL_NV_present_video */ + +#ifndef GL_NV_primitive_restart +#define GL_NV_primitive_restart 1 +#define GL_PRIMITIVE_RESTART_NV 0x8558 +#define GL_PRIMITIVE_RESTART_INDEX_NV 0x8559 +typedef void (APIENTRYP PFNGLPRIMITIVERESTARTNVPROC) (void); +typedef void (APIENTRYP PFNGLPRIMITIVERESTARTINDEXNVPROC) (GLuint index); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPrimitiveRestartNV (void); +GLAPI void APIENTRY glPrimitiveRestartIndexNV (GLuint index); +#endif +#endif /* GL_NV_primitive_restart */ + +#ifndef GL_NV_register_combiners +#define GL_NV_register_combiners 1 +#define GL_REGISTER_COMBINERS_NV 0x8522 +#define GL_VARIABLE_A_NV 0x8523 +#define GL_VARIABLE_B_NV 0x8524 +#define GL_VARIABLE_C_NV 0x8525 +#define GL_VARIABLE_D_NV 0x8526 +#define GL_VARIABLE_E_NV 0x8527 +#define GL_VARIABLE_F_NV 0x8528 +#define GL_VARIABLE_G_NV 0x8529 +#define GL_CONSTANT_COLOR0_NV 0x852A +#define GL_CONSTANT_COLOR1_NV 0x852B +#define GL_SPARE0_NV 0x852E +#define GL_SPARE1_NV 0x852F +#define GL_DISCARD_NV 0x8530 +#define GL_E_TIMES_F_NV 0x8531 +#define GL_SPARE0_PLUS_SECONDARY_COLOR_NV 0x8532 +#define GL_UNSIGNED_IDENTITY_NV 0x8536 +#define GL_UNSIGNED_INVERT_NV 0x8537 +#define GL_EXPAND_NORMAL_NV 0x8538 +#define GL_EXPAND_NEGATE_NV 0x8539 +#define GL_HALF_BIAS_NORMAL_NV 0x853A +#define GL_HALF_BIAS_NEGATE_NV 0x853B +#define GL_SIGNED_IDENTITY_NV 0x853C +#define GL_SIGNED_NEGATE_NV 0x853D +#define GL_SCALE_BY_TWO_NV 0x853E +#define GL_SCALE_BY_FOUR_NV 0x853F +#define GL_SCALE_BY_ONE_HALF_NV 0x8540 +#define GL_BIAS_BY_NEGATIVE_ONE_HALF_NV 0x8541 +#define GL_COMBINER_INPUT_NV 0x8542 +#define GL_COMBINER_MAPPING_NV 0x8543 +#define GL_COMBINER_COMPONENT_USAGE_NV 0x8544 +#define GL_COMBINER_AB_DOT_PRODUCT_NV 0x8545 +#define GL_COMBINER_CD_DOT_PRODUCT_NV 0x8546 +#define GL_COMBINER_MUX_SUM_NV 0x8547 +#define GL_COMBINER_SCALE_NV 0x8548 +#define GL_COMBINER_BIAS_NV 0x8549 +#define GL_COMBINER_AB_OUTPUT_NV 0x854A +#define GL_COMBINER_CD_OUTPUT_NV 0x854B +#define GL_COMBINER_SUM_OUTPUT_NV 0x854C +#define GL_MAX_GENERAL_COMBINERS_NV 0x854D +#define GL_NUM_GENERAL_COMBINERS_NV 0x854E +#define GL_COLOR_SUM_CLAMP_NV 0x854F +#define GL_COMBINER0_NV 0x8550 +#define GL_COMBINER1_NV 0x8551 +#define GL_COMBINER2_NV 0x8552 +#define GL_COMBINER3_NV 0x8553 +#define GL_COMBINER4_NV 0x8554 +#define GL_COMBINER5_NV 0x8555 +#define GL_COMBINER6_NV 0x8556 +#define GL_COMBINER7_NV 0x8557 +typedef void (APIENTRYP PFNGLCOMBINERPARAMETERFVNVPROC) (GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLCOMBINERPARAMETERFNVPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLCOMBINERPARAMETERIVNVPROC) (GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLCOMBINERPARAMETERINVPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLCOMBINERINPUTNVPROC) (GLenum stage, GLenum portion, GLenum variable, GLenum input, GLenum mapping, GLenum componentUsage); +typedef void (APIENTRYP PFNGLCOMBINEROUTPUTNVPROC) (GLenum stage, GLenum portion, GLenum abOutput, GLenum cdOutput, GLenum sumOutput, GLenum scale, GLenum bias, GLboolean abDotProduct, GLboolean cdDotProduct, GLboolean muxSum); +typedef void (APIENTRYP PFNGLFINALCOMBINERINPUTNVPROC) (GLenum variable, GLenum input, GLenum mapping, GLenum componentUsage); +typedef void (APIENTRYP PFNGLGETCOMBINERINPUTPARAMETERFVNVPROC) (GLenum stage, GLenum portion, GLenum variable, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETCOMBINERINPUTPARAMETERIVNVPROC) (GLenum stage, GLenum portion, GLenum variable, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETCOMBINEROUTPUTPARAMETERFVNVPROC) (GLenum stage, GLenum portion, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETCOMBINEROUTPUTPARAMETERIVNVPROC) (GLenum stage, GLenum portion, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETFINALCOMBINERINPUTPARAMETERFVNVPROC) (GLenum variable, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETFINALCOMBINERINPUTPARAMETERIVNVPROC) (GLenum variable, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCombinerParameterfvNV (GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glCombinerParameterfNV (GLenum pname, GLfloat param); +GLAPI void APIENTRY glCombinerParameterivNV (GLenum pname, const GLint *params); +GLAPI void APIENTRY glCombinerParameteriNV (GLenum pname, GLint param); +GLAPI void APIENTRY glCombinerInputNV (GLenum stage, GLenum portion, GLenum variable, GLenum input, GLenum mapping, GLenum componentUsage); +GLAPI void APIENTRY glCombinerOutputNV (GLenum stage, GLenum portion, GLenum abOutput, GLenum cdOutput, GLenum sumOutput, GLenum scale, GLenum bias, GLboolean abDotProduct, GLboolean cdDotProduct, GLboolean muxSum); +GLAPI void APIENTRY glFinalCombinerInputNV (GLenum variable, GLenum input, GLenum mapping, GLenum componentUsage); +GLAPI void APIENTRY glGetCombinerInputParameterfvNV (GLenum stage, GLenum portion, GLenum variable, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetCombinerInputParameterivNV (GLenum stage, GLenum portion, GLenum variable, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetCombinerOutputParameterfvNV (GLenum stage, GLenum portion, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetCombinerOutputParameterivNV (GLenum stage, GLenum portion, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetFinalCombinerInputParameterfvNV (GLenum variable, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetFinalCombinerInputParameterivNV (GLenum variable, GLenum pname, GLint *params); +#endif +#endif /* GL_NV_register_combiners */ + +#ifndef GL_NV_register_combiners2 +#define GL_NV_register_combiners2 1 +#define GL_PER_STAGE_CONSTANTS_NV 0x8535 +typedef void (APIENTRYP PFNGLCOMBINERSTAGEPARAMETERFVNVPROC) (GLenum stage, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETCOMBINERSTAGEPARAMETERFVNVPROC) (GLenum stage, GLenum pname, GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glCombinerStageParameterfvNV (GLenum stage, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glGetCombinerStageParameterfvNV (GLenum stage, GLenum pname, GLfloat *params); +#endif +#endif /* GL_NV_register_combiners2 */ + +#ifndef GL_NV_shader_atomic_counters +#define GL_NV_shader_atomic_counters 1 +#endif /* GL_NV_shader_atomic_counters */ + +#ifndef GL_NV_shader_atomic_float +#define GL_NV_shader_atomic_float 1 +#endif /* GL_NV_shader_atomic_float */ + +#ifndef GL_NV_shader_buffer_load +#define GL_NV_shader_buffer_load 1 +#define GL_BUFFER_GPU_ADDRESS_NV 0x8F1D +#define GL_GPU_ADDRESS_NV 0x8F34 +#define GL_MAX_SHADER_BUFFER_ADDRESS_NV 0x8F35 +typedef void (APIENTRYP PFNGLMAKEBUFFERRESIDENTNVPROC) (GLenum target, GLenum access); +typedef void (APIENTRYP PFNGLMAKEBUFFERNONRESIDENTNVPROC) (GLenum target); +typedef GLboolean (APIENTRYP PFNGLISBUFFERRESIDENTNVPROC) (GLenum target); +typedef void (APIENTRYP PFNGLMAKENAMEDBUFFERRESIDENTNVPROC) (GLuint buffer, GLenum access); +typedef void (APIENTRYP PFNGLMAKENAMEDBUFFERNONRESIDENTNVPROC) (GLuint buffer); +typedef GLboolean (APIENTRYP PFNGLISNAMEDBUFFERRESIDENTNVPROC) (GLuint buffer); +typedef void (APIENTRYP PFNGLGETBUFFERPARAMETERUI64VNVPROC) (GLenum target, GLenum pname, GLuint64EXT *params); +typedef void (APIENTRYP PFNGLGETNAMEDBUFFERPARAMETERUI64VNVPROC) (GLuint buffer, GLenum pname, GLuint64EXT *params); +typedef void (APIENTRYP PFNGLGETINTEGERUI64VNVPROC) (GLenum value, GLuint64EXT *result); +typedef void (APIENTRYP PFNGLUNIFORMUI64NVPROC) (GLint location, GLuint64EXT value); +typedef void (APIENTRYP PFNGLUNIFORMUI64VNVPROC) (GLint location, GLsizei count, const GLuint64EXT *value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMUI64NVPROC) (GLuint program, GLint location, GLuint64EXT value); +typedef void (APIENTRYP PFNGLPROGRAMUNIFORMUI64VNVPROC) (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glMakeBufferResidentNV (GLenum target, GLenum access); +GLAPI void APIENTRY glMakeBufferNonResidentNV (GLenum target); +GLAPI GLboolean APIENTRY glIsBufferResidentNV (GLenum target); +GLAPI void APIENTRY glMakeNamedBufferResidentNV (GLuint buffer, GLenum access); +GLAPI void APIENTRY glMakeNamedBufferNonResidentNV (GLuint buffer); +GLAPI GLboolean APIENTRY glIsNamedBufferResidentNV (GLuint buffer); +GLAPI void APIENTRY glGetBufferParameterui64vNV (GLenum target, GLenum pname, GLuint64EXT *params); +GLAPI void APIENTRY glGetNamedBufferParameterui64vNV (GLuint buffer, GLenum pname, GLuint64EXT *params); +GLAPI void APIENTRY glGetIntegerui64vNV (GLenum value, GLuint64EXT *result); +GLAPI void APIENTRY glUniformui64NV (GLint location, GLuint64EXT value); +GLAPI void APIENTRY glUniformui64vNV (GLint location, GLsizei count, const GLuint64EXT *value); +GLAPI void APIENTRY glProgramUniformui64NV (GLuint program, GLint location, GLuint64EXT value); +GLAPI void APIENTRY glProgramUniformui64vNV (GLuint program, GLint location, GLsizei count, const GLuint64EXT *value); +#endif +#endif /* GL_NV_shader_buffer_load */ + +#ifndef GL_NV_shader_buffer_store +#define GL_NV_shader_buffer_store 1 +#define GL_SHADER_GLOBAL_ACCESS_BARRIER_BIT_NV 0x00000010 +#endif /* GL_NV_shader_buffer_store */ + +#ifndef GL_NV_shader_storage_buffer_object +#define GL_NV_shader_storage_buffer_object 1 +#endif /* GL_NV_shader_storage_buffer_object */ + +#ifndef GL_NV_shader_thread_group +#define GL_NV_shader_thread_group 1 +#define GL_WARP_SIZE_NV 0x9339 +#define GL_WARPS_PER_SM_NV 0x933A +#define GL_SM_COUNT_NV 0x933B +#endif /* GL_NV_shader_thread_group */ + +#ifndef GL_NV_shader_thread_shuffle +#define GL_NV_shader_thread_shuffle 1 +#endif /* GL_NV_shader_thread_shuffle */ + +#ifndef GL_NV_tessellation_program5 +#define GL_NV_tessellation_program5 1 +#define GL_MAX_PROGRAM_PATCH_ATTRIBS_NV 0x86D8 +#define GL_TESS_CONTROL_PROGRAM_NV 0x891E +#define GL_TESS_EVALUATION_PROGRAM_NV 0x891F +#define GL_TESS_CONTROL_PROGRAM_PARAMETER_BUFFER_NV 0x8C74 +#define GL_TESS_EVALUATION_PROGRAM_PARAMETER_BUFFER_NV 0x8C75 +#endif /* GL_NV_tessellation_program5 */ + +#ifndef GL_NV_texgen_emboss +#define GL_NV_texgen_emboss 1 +#define GL_EMBOSS_LIGHT_NV 0x855D +#define GL_EMBOSS_CONSTANT_NV 0x855E +#define GL_EMBOSS_MAP_NV 0x855F +#endif /* GL_NV_texgen_emboss */ + +#ifndef GL_NV_texgen_reflection +#define GL_NV_texgen_reflection 1 +#define GL_NORMAL_MAP_NV 0x8511 +#define GL_REFLECTION_MAP_NV 0x8512 +#endif /* GL_NV_texgen_reflection */ + +#ifndef GL_NV_texture_barrier +#define GL_NV_texture_barrier 1 +typedef void (APIENTRYP PFNGLTEXTUREBARRIERNVPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTextureBarrierNV (void); +#endif +#endif /* GL_NV_texture_barrier */ + +#ifndef GL_NV_texture_compression_vtc +#define GL_NV_texture_compression_vtc 1 +#endif /* GL_NV_texture_compression_vtc */ + +#ifndef GL_NV_texture_env_combine4 +#define GL_NV_texture_env_combine4 1 +#define GL_COMBINE4_NV 0x8503 +#define GL_SOURCE3_RGB_NV 0x8583 +#define GL_SOURCE3_ALPHA_NV 0x858B +#define GL_OPERAND3_RGB_NV 0x8593 +#define GL_OPERAND3_ALPHA_NV 0x859B +#endif /* GL_NV_texture_env_combine4 */ + +#ifndef GL_NV_texture_expand_normal +#define GL_NV_texture_expand_normal 1 +#define GL_TEXTURE_UNSIGNED_REMAP_MODE_NV 0x888F +#endif /* GL_NV_texture_expand_normal */ + +#ifndef GL_NV_texture_multisample +#define GL_NV_texture_multisample 1 +#define GL_TEXTURE_COVERAGE_SAMPLES_NV 0x9045 +#define GL_TEXTURE_COLOR_SAMPLES_NV 0x9046 +typedef void (APIENTRYP PFNGLTEXIMAGE2DMULTISAMPLECOVERAGENVPROC) (GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLboolean fixedSampleLocations); +typedef void (APIENTRYP PFNGLTEXIMAGE3DMULTISAMPLECOVERAGENVPROC) (GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedSampleLocations); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE2DMULTISAMPLENVPROC) (GLuint texture, GLenum target, GLsizei samples, GLint internalFormat, GLsizei width, GLsizei height, GLboolean fixedSampleLocations); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE3DMULTISAMPLENVPROC) (GLuint texture, GLenum target, GLsizei samples, GLint internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedSampleLocations); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE2DMULTISAMPLECOVERAGENVPROC) (GLuint texture, GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLboolean fixedSampleLocations); +typedef void (APIENTRYP PFNGLTEXTUREIMAGE3DMULTISAMPLECOVERAGENVPROC) (GLuint texture, GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedSampleLocations); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexImage2DMultisampleCoverageNV (GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLboolean fixedSampleLocations); +GLAPI void APIENTRY glTexImage3DMultisampleCoverageNV (GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedSampleLocations); +GLAPI void APIENTRY glTextureImage2DMultisampleNV (GLuint texture, GLenum target, GLsizei samples, GLint internalFormat, GLsizei width, GLsizei height, GLboolean fixedSampleLocations); +GLAPI void APIENTRY glTextureImage3DMultisampleNV (GLuint texture, GLenum target, GLsizei samples, GLint internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedSampleLocations); +GLAPI void APIENTRY glTextureImage2DMultisampleCoverageNV (GLuint texture, GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLboolean fixedSampleLocations); +GLAPI void APIENTRY glTextureImage3DMultisampleCoverageNV (GLuint texture, GLenum target, GLsizei coverageSamples, GLsizei colorSamples, GLint internalFormat, GLsizei width, GLsizei height, GLsizei depth, GLboolean fixedSampleLocations); +#endif +#endif /* GL_NV_texture_multisample */ + +#ifndef GL_NV_texture_rectangle +#define GL_NV_texture_rectangle 1 +#define GL_TEXTURE_RECTANGLE_NV 0x84F5 +#define GL_TEXTURE_BINDING_RECTANGLE_NV 0x84F6 +#define GL_PROXY_TEXTURE_RECTANGLE_NV 0x84F7 +#define GL_MAX_RECTANGLE_TEXTURE_SIZE_NV 0x84F8 +#endif /* GL_NV_texture_rectangle */ + +#ifndef GL_NV_texture_shader +#define GL_NV_texture_shader 1 +#define GL_OFFSET_TEXTURE_RECTANGLE_NV 0x864C +#define GL_OFFSET_TEXTURE_RECTANGLE_SCALE_NV 0x864D +#define GL_DOT_PRODUCT_TEXTURE_RECTANGLE_NV 0x864E +#define GL_RGBA_UNSIGNED_DOT_PRODUCT_MAPPING_NV 0x86D9 +#define GL_UNSIGNED_INT_S8_S8_8_8_NV 0x86DA +#define GL_UNSIGNED_INT_8_8_S8_S8_REV_NV 0x86DB +#define GL_DSDT_MAG_INTENSITY_NV 0x86DC +#define GL_SHADER_CONSISTENT_NV 0x86DD +#define GL_TEXTURE_SHADER_NV 0x86DE +#define GL_SHADER_OPERATION_NV 0x86DF +#define GL_CULL_MODES_NV 0x86E0 +#define GL_OFFSET_TEXTURE_MATRIX_NV 0x86E1 +#define GL_OFFSET_TEXTURE_SCALE_NV 0x86E2 +#define GL_OFFSET_TEXTURE_BIAS_NV 0x86E3 +#define GL_OFFSET_TEXTURE_2D_MATRIX_NV 0x86E1 +#define GL_OFFSET_TEXTURE_2D_SCALE_NV 0x86E2 +#define GL_OFFSET_TEXTURE_2D_BIAS_NV 0x86E3 +#define GL_PREVIOUS_TEXTURE_INPUT_NV 0x86E4 +#define GL_CONST_EYE_NV 0x86E5 +#define GL_PASS_THROUGH_NV 0x86E6 +#define GL_CULL_FRAGMENT_NV 0x86E7 +#define GL_OFFSET_TEXTURE_2D_NV 0x86E8 +#define GL_DEPENDENT_AR_TEXTURE_2D_NV 0x86E9 +#define GL_DEPENDENT_GB_TEXTURE_2D_NV 0x86EA +#define GL_DOT_PRODUCT_NV 0x86EC +#define GL_DOT_PRODUCT_DEPTH_REPLACE_NV 0x86ED +#define GL_DOT_PRODUCT_TEXTURE_2D_NV 0x86EE +#define GL_DOT_PRODUCT_TEXTURE_CUBE_MAP_NV 0x86F0 +#define GL_DOT_PRODUCT_DIFFUSE_CUBE_MAP_NV 0x86F1 +#define GL_DOT_PRODUCT_REFLECT_CUBE_MAP_NV 0x86F2 +#define GL_DOT_PRODUCT_CONST_EYE_REFLECT_CUBE_MAP_NV 0x86F3 +#define GL_HILO_NV 0x86F4 +#define GL_DSDT_NV 0x86F5 +#define GL_DSDT_MAG_NV 0x86F6 +#define GL_DSDT_MAG_VIB_NV 0x86F7 +#define GL_HILO16_NV 0x86F8 +#define GL_SIGNED_HILO_NV 0x86F9 +#define GL_SIGNED_HILO16_NV 0x86FA +#define GL_SIGNED_RGBA_NV 0x86FB +#define GL_SIGNED_RGBA8_NV 0x86FC +#define GL_SIGNED_RGB_NV 0x86FE +#define GL_SIGNED_RGB8_NV 0x86FF +#define GL_SIGNED_LUMINANCE_NV 0x8701 +#define GL_SIGNED_LUMINANCE8_NV 0x8702 +#define GL_SIGNED_LUMINANCE_ALPHA_NV 0x8703 +#define GL_SIGNED_LUMINANCE8_ALPHA8_NV 0x8704 +#define GL_SIGNED_ALPHA_NV 0x8705 +#define GL_SIGNED_ALPHA8_NV 0x8706 +#define GL_SIGNED_INTENSITY_NV 0x8707 +#define GL_SIGNED_INTENSITY8_NV 0x8708 +#define GL_DSDT8_NV 0x8709 +#define GL_DSDT8_MAG8_NV 0x870A +#define GL_DSDT8_MAG8_INTENSITY8_NV 0x870B +#define GL_SIGNED_RGB_UNSIGNED_ALPHA_NV 0x870C +#define GL_SIGNED_RGB8_UNSIGNED_ALPHA8_NV 0x870D +#define GL_HI_SCALE_NV 0x870E +#define GL_LO_SCALE_NV 0x870F +#define GL_DS_SCALE_NV 0x8710 +#define GL_DT_SCALE_NV 0x8711 +#define GL_MAGNITUDE_SCALE_NV 0x8712 +#define GL_VIBRANCE_SCALE_NV 0x8713 +#define GL_HI_BIAS_NV 0x8714 +#define GL_LO_BIAS_NV 0x8715 +#define GL_DS_BIAS_NV 0x8716 +#define GL_DT_BIAS_NV 0x8717 +#define GL_MAGNITUDE_BIAS_NV 0x8718 +#define GL_VIBRANCE_BIAS_NV 0x8719 +#define GL_TEXTURE_BORDER_VALUES_NV 0x871A +#define GL_TEXTURE_HI_SIZE_NV 0x871B +#define GL_TEXTURE_LO_SIZE_NV 0x871C +#define GL_TEXTURE_DS_SIZE_NV 0x871D +#define GL_TEXTURE_DT_SIZE_NV 0x871E +#define GL_TEXTURE_MAG_SIZE_NV 0x871F +#endif /* GL_NV_texture_shader */ + +#ifndef GL_NV_texture_shader2 +#define GL_NV_texture_shader2 1 +#define GL_DOT_PRODUCT_TEXTURE_3D_NV 0x86EF +#endif /* GL_NV_texture_shader2 */ + +#ifndef GL_NV_texture_shader3 +#define GL_NV_texture_shader3 1 +#define GL_OFFSET_PROJECTIVE_TEXTURE_2D_NV 0x8850 +#define GL_OFFSET_PROJECTIVE_TEXTURE_2D_SCALE_NV 0x8851 +#define GL_OFFSET_PROJECTIVE_TEXTURE_RECTANGLE_NV 0x8852 +#define GL_OFFSET_PROJECTIVE_TEXTURE_RECTANGLE_SCALE_NV 0x8853 +#define GL_OFFSET_HILO_TEXTURE_2D_NV 0x8854 +#define GL_OFFSET_HILO_TEXTURE_RECTANGLE_NV 0x8855 +#define GL_OFFSET_HILO_PROJECTIVE_TEXTURE_2D_NV 0x8856 +#define GL_OFFSET_HILO_PROJECTIVE_TEXTURE_RECTANGLE_NV 0x8857 +#define GL_DEPENDENT_HILO_TEXTURE_2D_NV 0x8858 +#define GL_DEPENDENT_RGB_TEXTURE_3D_NV 0x8859 +#define GL_DEPENDENT_RGB_TEXTURE_CUBE_MAP_NV 0x885A +#define GL_DOT_PRODUCT_PASS_THROUGH_NV 0x885B +#define GL_DOT_PRODUCT_TEXTURE_1D_NV 0x885C +#define GL_DOT_PRODUCT_AFFINE_DEPTH_REPLACE_NV 0x885D +#define GL_HILO8_NV 0x885E +#define GL_SIGNED_HILO8_NV 0x885F +#define GL_FORCE_BLUE_TO_ONE_NV 0x8860 +#endif /* GL_NV_texture_shader3 */ + +#ifndef GL_NV_transform_feedback +#define GL_NV_transform_feedback 1 +#define GL_BACK_PRIMARY_COLOR_NV 0x8C77 +#define GL_BACK_SECONDARY_COLOR_NV 0x8C78 +#define GL_TEXTURE_COORD_NV 0x8C79 +#define GL_CLIP_DISTANCE_NV 0x8C7A +#define GL_VERTEX_ID_NV 0x8C7B +#define GL_PRIMITIVE_ID_NV 0x8C7C +#define GL_GENERIC_ATTRIB_NV 0x8C7D +#define GL_TRANSFORM_FEEDBACK_ATTRIBS_NV 0x8C7E +#define GL_TRANSFORM_FEEDBACK_BUFFER_MODE_NV 0x8C7F +#define GL_MAX_TRANSFORM_FEEDBACK_SEPARATE_COMPONENTS_NV 0x8C80 +#define GL_ACTIVE_VARYINGS_NV 0x8C81 +#define GL_ACTIVE_VARYING_MAX_LENGTH_NV 0x8C82 +#define GL_TRANSFORM_FEEDBACK_VARYINGS_NV 0x8C83 +#define GL_TRANSFORM_FEEDBACK_BUFFER_START_NV 0x8C84 +#define GL_TRANSFORM_FEEDBACK_BUFFER_SIZE_NV 0x8C85 +#define GL_TRANSFORM_FEEDBACK_RECORD_NV 0x8C86 +#define GL_PRIMITIVES_GENERATED_NV 0x8C87 +#define GL_TRANSFORM_FEEDBACK_PRIMITIVES_WRITTEN_NV 0x8C88 +#define GL_RASTERIZER_DISCARD_NV 0x8C89 +#define GL_MAX_TRANSFORM_FEEDBACK_INTERLEAVED_COMPONENTS_NV 0x8C8A +#define GL_MAX_TRANSFORM_FEEDBACK_SEPARATE_ATTRIBS_NV 0x8C8B +#define GL_INTERLEAVED_ATTRIBS_NV 0x8C8C +#define GL_SEPARATE_ATTRIBS_NV 0x8C8D +#define GL_TRANSFORM_FEEDBACK_BUFFER_NV 0x8C8E +#define GL_TRANSFORM_FEEDBACK_BUFFER_BINDING_NV 0x8C8F +#define GL_LAYER_NV 0x8DAA +#define GL_NEXT_BUFFER_NV -2 +#define GL_SKIP_COMPONENTS4_NV -3 +#define GL_SKIP_COMPONENTS3_NV -4 +#define GL_SKIP_COMPONENTS2_NV -5 +#define GL_SKIP_COMPONENTS1_NV -6 +typedef void (APIENTRYP PFNGLBEGINTRANSFORMFEEDBACKNVPROC) (GLenum primitiveMode); +typedef void (APIENTRYP PFNGLENDTRANSFORMFEEDBACKNVPROC) (void); +typedef void (APIENTRYP PFNGLTRANSFORMFEEDBACKATTRIBSNVPROC) (GLuint count, const GLint *attribs, GLenum bufferMode); +typedef void (APIENTRYP PFNGLBINDBUFFERRANGENVPROC) (GLenum target, GLuint index, GLuint buffer, GLintptr offset, GLsizeiptr size); +typedef void (APIENTRYP PFNGLBINDBUFFEROFFSETNVPROC) (GLenum target, GLuint index, GLuint buffer, GLintptr offset); +typedef void (APIENTRYP PFNGLBINDBUFFERBASENVPROC) (GLenum target, GLuint index, GLuint buffer); +typedef void (APIENTRYP PFNGLTRANSFORMFEEDBACKVARYINGSNVPROC) (GLuint program, GLsizei count, const GLint *locations, GLenum bufferMode); +typedef void (APIENTRYP PFNGLACTIVEVARYINGNVPROC) (GLuint program, const GLchar *name); +typedef GLint (APIENTRYP PFNGLGETVARYINGLOCATIONNVPROC) (GLuint program, const GLchar *name); +typedef void (APIENTRYP PFNGLGETACTIVEVARYINGNVPROC) (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLsizei *size, GLenum *type, GLchar *name); +typedef void (APIENTRYP PFNGLGETTRANSFORMFEEDBACKVARYINGNVPROC) (GLuint program, GLuint index, GLint *location); +typedef void (APIENTRYP PFNGLTRANSFORMFEEDBACKSTREAMATTRIBSNVPROC) (GLsizei count, const GLint *attribs, GLsizei nbuffers, const GLint *bufstreams, GLenum bufferMode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginTransformFeedbackNV (GLenum primitiveMode); +GLAPI void APIENTRY glEndTransformFeedbackNV (void); +GLAPI void APIENTRY glTransformFeedbackAttribsNV (GLuint count, const GLint *attribs, GLenum bufferMode); +GLAPI void APIENTRY glBindBufferRangeNV (GLenum target, GLuint index, GLuint buffer, GLintptr offset, GLsizeiptr size); +GLAPI void APIENTRY glBindBufferOffsetNV (GLenum target, GLuint index, GLuint buffer, GLintptr offset); +GLAPI void APIENTRY glBindBufferBaseNV (GLenum target, GLuint index, GLuint buffer); +GLAPI void APIENTRY glTransformFeedbackVaryingsNV (GLuint program, GLsizei count, const GLint *locations, GLenum bufferMode); +GLAPI void APIENTRY glActiveVaryingNV (GLuint program, const GLchar *name); +GLAPI GLint APIENTRY glGetVaryingLocationNV (GLuint program, const GLchar *name); +GLAPI void APIENTRY glGetActiveVaryingNV (GLuint program, GLuint index, GLsizei bufSize, GLsizei *length, GLsizei *size, GLenum *type, GLchar *name); +GLAPI void APIENTRY glGetTransformFeedbackVaryingNV (GLuint program, GLuint index, GLint *location); +GLAPI void APIENTRY glTransformFeedbackStreamAttribsNV (GLsizei count, const GLint *attribs, GLsizei nbuffers, const GLint *bufstreams, GLenum bufferMode); +#endif +#endif /* GL_NV_transform_feedback */ + +#ifndef GL_NV_transform_feedback2 +#define GL_NV_transform_feedback2 1 +#define GL_TRANSFORM_FEEDBACK_NV 0x8E22 +#define GL_TRANSFORM_FEEDBACK_BUFFER_PAUSED_NV 0x8E23 +#define GL_TRANSFORM_FEEDBACK_BUFFER_ACTIVE_NV 0x8E24 +#define GL_TRANSFORM_FEEDBACK_BINDING_NV 0x8E25 +typedef void (APIENTRYP PFNGLBINDTRANSFORMFEEDBACKNVPROC) (GLenum target, GLuint id); +typedef void (APIENTRYP PFNGLDELETETRANSFORMFEEDBACKSNVPROC) (GLsizei n, const GLuint *ids); +typedef void (APIENTRYP PFNGLGENTRANSFORMFEEDBACKSNVPROC) (GLsizei n, GLuint *ids); +typedef GLboolean (APIENTRYP PFNGLISTRANSFORMFEEDBACKNVPROC) (GLuint id); +typedef void (APIENTRYP PFNGLPAUSETRANSFORMFEEDBACKNVPROC) (void); +typedef void (APIENTRYP PFNGLRESUMETRANSFORMFEEDBACKNVPROC) (void); +typedef void (APIENTRYP PFNGLDRAWTRANSFORMFEEDBACKNVPROC) (GLenum mode, GLuint id); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBindTransformFeedbackNV (GLenum target, GLuint id); +GLAPI void APIENTRY glDeleteTransformFeedbacksNV (GLsizei n, const GLuint *ids); +GLAPI void APIENTRY glGenTransformFeedbacksNV (GLsizei n, GLuint *ids); +GLAPI GLboolean APIENTRY glIsTransformFeedbackNV (GLuint id); +GLAPI void APIENTRY glPauseTransformFeedbackNV (void); +GLAPI void APIENTRY glResumeTransformFeedbackNV (void); +GLAPI void APIENTRY glDrawTransformFeedbackNV (GLenum mode, GLuint id); +#endif +#endif /* GL_NV_transform_feedback2 */ + +#ifndef GL_NV_vdpau_interop +#define GL_NV_vdpau_interop 1 +typedef GLintptr GLvdpauSurfaceNV; +#define GL_SURFACE_STATE_NV 0x86EB +#define GL_SURFACE_REGISTERED_NV 0x86FD +#define GL_SURFACE_MAPPED_NV 0x8700 +#define GL_WRITE_DISCARD_NV 0x88BE +typedef void (APIENTRYP PFNGLVDPAUINITNVPROC) (const void *vdpDevice, const void *getProcAddress); +typedef void (APIENTRYP PFNGLVDPAUFININVPROC) (void); +typedef GLvdpauSurfaceNV (APIENTRYP PFNGLVDPAUREGISTERVIDEOSURFACENVPROC) (const void *vdpSurface, GLenum target, GLsizei numTextureNames, const GLuint *textureNames); +typedef GLvdpauSurfaceNV (APIENTRYP PFNGLVDPAUREGISTEROUTPUTSURFACENVPROC) (const void *vdpSurface, GLenum target, GLsizei numTextureNames, const GLuint *textureNames); +typedef GLboolean (APIENTRYP PFNGLVDPAUISSURFACENVPROC) (GLvdpauSurfaceNV surface); +typedef void (APIENTRYP PFNGLVDPAUUNREGISTERSURFACENVPROC) (GLvdpauSurfaceNV surface); +typedef void (APIENTRYP PFNGLVDPAUGETSURFACEIVNVPROC) (GLvdpauSurfaceNV surface, GLenum pname, GLsizei bufSize, GLsizei *length, GLint *values); +typedef void (APIENTRYP PFNGLVDPAUSURFACEACCESSNVPROC) (GLvdpauSurfaceNV surface, GLenum access); +typedef void (APIENTRYP PFNGLVDPAUMAPSURFACESNVPROC) (GLsizei numSurfaces, const GLvdpauSurfaceNV *surfaces); +typedef void (APIENTRYP PFNGLVDPAUUNMAPSURFACESNVPROC) (GLsizei numSurface, const GLvdpauSurfaceNV *surfaces); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVDPAUInitNV (const void *vdpDevice, const void *getProcAddress); +GLAPI void APIENTRY glVDPAUFiniNV (void); +GLAPI GLvdpauSurfaceNV APIENTRY glVDPAURegisterVideoSurfaceNV (const void *vdpSurface, GLenum target, GLsizei numTextureNames, const GLuint *textureNames); +GLAPI GLvdpauSurfaceNV APIENTRY glVDPAURegisterOutputSurfaceNV (const void *vdpSurface, GLenum target, GLsizei numTextureNames, const GLuint *textureNames); +GLAPI GLboolean APIENTRY glVDPAUIsSurfaceNV (GLvdpauSurfaceNV surface); +GLAPI void APIENTRY glVDPAUUnregisterSurfaceNV (GLvdpauSurfaceNV surface); +GLAPI void APIENTRY glVDPAUGetSurfaceivNV (GLvdpauSurfaceNV surface, GLenum pname, GLsizei bufSize, GLsizei *length, GLint *values); +GLAPI void APIENTRY glVDPAUSurfaceAccessNV (GLvdpauSurfaceNV surface, GLenum access); +GLAPI void APIENTRY glVDPAUMapSurfacesNV (GLsizei numSurfaces, const GLvdpauSurfaceNV *surfaces); +GLAPI void APIENTRY glVDPAUUnmapSurfacesNV (GLsizei numSurface, const GLvdpauSurfaceNV *surfaces); +#endif +#endif /* GL_NV_vdpau_interop */ + +#ifndef GL_NV_vertex_array_range +#define GL_NV_vertex_array_range 1 +#define GL_VERTEX_ARRAY_RANGE_NV 0x851D +#define GL_VERTEX_ARRAY_RANGE_LENGTH_NV 0x851E +#define GL_VERTEX_ARRAY_RANGE_VALID_NV 0x851F +#define GL_MAX_VERTEX_ARRAY_RANGE_ELEMENT_NV 0x8520 +#define GL_VERTEX_ARRAY_RANGE_POINTER_NV 0x8521 +typedef void (APIENTRYP PFNGLFLUSHVERTEXARRAYRANGENVPROC) (void); +typedef void (APIENTRYP PFNGLVERTEXARRAYRANGENVPROC) (GLsizei length, const void *pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFlushVertexArrayRangeNV (void); +GLAPI void APIENTRY glVertexArrayRangeNV (GLsizei length, const void *pointer); +#endif +#endif /* GL_NV_vertex_array_range */ + +#ifndef GL_NV_vertex_array_range2 +#define GL_NV_vertex_array_range2 1 +#define GL_VERTEX_ARRAY_RANGE_WITHOUT_FLUSH_NV 0x8533 +#endif /* GL_NV_vertex_array_range2 */ + +#ifndef GL_NV_vertex_attrib_integer_64bit +#define GL_NV_vertex_attrib_integer_64bit 1 +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1I64NVPROC) (GLuint index, GLint64EXT x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2I64NVPROC) (GLuint index, GLint64EXT x, GLint64EXT y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3I64NVPROC) (GLuint index, GLint64EXT x, GLint64EXT y, GLint64EXT z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4I64NVPROC) (GLuint index, GLint64EXT x, GLint64EXT y, GLint64EXT z, GLint64EXT w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1I64VNVPROC) (GLuint index, const GLint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2I64VNVPROC) (GLuint index, const GLint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3I64VNVPROC) (GLuint index, const GLint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4I64VNVPROC) (GLuint index, const GLint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1UI64NVPROC) (GLuint index, GLuint64EXT x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2UI64NVPROC) (GLuint index, GLuint64EXT x, GLuint64EXT y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3UI64NVPROC) (GLuint index, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4UI64NVPROC) (GLuint index, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z, GLuint64EXT w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL1UI64VNVPROC) (GLuint index, const GLuint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL2UI64VNVPROC) (GLuint index, const GLuint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL3UI64VNVPROC) (GLuint index, const GLuint64EXT *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBL4UI64VNVPROC) (GLuint index, const GLuint64EXT *v); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBLI64VNVPROC) (GLuint index, GLenum pname, GLint64EXT *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBLUI64VNVPROC) (GLuint index, GLenum pname, GLuint64EXT *params); +typedef void (APIENTRYP PFNGLVERTEXATTRIBLFORMATNVPROC) (GLuint index, GLint size, GLenum type, GLsizei stride); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttribL1i64NV (GLuint index, GLint64EXT x); +GLAPI void APIENTRY glVertexAttribL2i64NV (GLuint index, GLint64EXT x, GLint64EXT y); +GLAPI void APIENTRY glVertexAttribL3i64NV (GLuint index, GLint64EXT x, GLint64EXT y, GLint64EXT z); +GLAPI void APIENTRY glVertexAttribL4i64NV (GLuint index, GLint64EXT x, GLint64EXT y, GLint64EXT z, GLint64EXT w); +GLAPI void APIENTRY glVertexAttribL1i64vNV (GLuint index, const GLint64EXT *v); +GLAPI void APIENTRY glVertexAttribL2i64vNV (GLuint index, const GLint64EXT *v); +GLAPI void APIENTRY glVertexAttribL3i64vNV (GLuint index, const GLint64EXT *v); +GLAPI void APIENTRY glVertexAttribL4i64vNV (GLuint index, const GLint64EXT *v); +GLAPI void APIENTRY glVertexAttribL1ui64NV (GLuint index, GLuint64EXT x); +GLAPI void APIENTRY glVertexAttribL2ui64NV (GLuint index, GLuint64EXT x, GLuint64EXT y); +GLAPI void APIENTRY glVertexAttribL3ui64NV (GLuint index, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z); +GLAPI void APIENTRY glVertexAttribL4ui64NV (GLuint index, GLuint64EXT x, GLuint64EXT y, GLuint64EXT z, GLuint64EXT w); +GLAPI void APIENTRY glVertexAttribL1ui64vNV (GLuint index, const GLuint64EXT *v); +GLAPI void APIENTRY glVertexAttribL2ui64vNV (GLuint index, const GLuint64EXT *v); +GLAPI void APIENTRY glVertexAttribL3ui64vNV (GLuint index, const GLuint64EXT *v); +GLAPI void APIENTRY glVertexAttribL4ui64vNV (GLuint index, const GLuint64EXT *v); +GLAPI void APIENTRY glGetVertexAttribLi64vNV (GLuint index, GLenum pname, GLint64EXT *params); +GLAPI void APIENTRY glGetVertexAttribLui64vNV (GLuint index, GLenum pname, GLuint64EXT *params); +GLAPI void APIENTRY glVertexAttribLFormatNV (GLuint index, GLint size, GLenum type, GLsizei stride); +#endif +#endif /* GL_NV_vertex_attrib_integer_64bit */ + +#ifndef GL_NV_vertex_buffer_unified_memory +#define GL_NV_vertex_buffer_unified_memory 1 +#define GL_VERTEX_ATTRIB_ARRAY_UNIFIED_NV 0x8F1E +#define GL_ELEMENT_ARRAY_UNIFIED_NV 0x8F1F +#define GL_VERTEX_ATTRIB_ARRAY_ADDRESS_NV 0x8F20 +#define GL_VERTEX_ARRAY_ADDRESS_NV 0x8F21 +#define GL_NORMAL_ARRAY_ADDRESS_NV 0x8F22 +#define GL_COLOR_ARRAY_ADDRESS_NV 0x8F23 +#define GL_INDEX_ARRAY_ADDRESS_NV 0x8F24 +#define GL_TEXTURE_COORD_ARRAY_ADDRESS_NV 0x8F25 +#define GL_EDGE_FLAG_ARRAY_ADDRESS_NV 0x8F26 +#define GL_SECONDARY_COLOR_ARRAY_ADDRESS_NV 0x8F27 +#define GL_FOG_COORD_ARRAY_ADDRESS_NV 0x8F28 +#define GL_ELEMENT_ARRAY_ADDRESS_NV 0x8F29 +#define GL_VERTEX_ATTRIB_ARRAY_LENGTH_NV 0x8F2A +#define GL_VERTEX_ARRAY_LENGTH_NV 0x8F2B +#define GL_NORMAL_ARRAY_LENGTH_NV 0x8F2C +#define GL_COLOR_ARRAY_LENGTH_NV 0x8F2D +#define GL_INDEX_ARRAY_LENGTH_NV 0x8F2E +#define GL_TEXTURE_COORD_ARRAY_LENGTH_NV 0x8F2F +#define GL_EDGE_FLAG_ARRAY_LENGTH_NV 0x8F30 +#define GL_SECONDARY_COLOR_ARRAY_LENGTH_NV 0x8F31 +#define GL_FOG_COORD_ARRAY_LENGTH_NV 0x8F32 +#define GL_ELEMENT_ARRAY_LENGTH_NV 0x8F33 +#define GL_DRAW_INDIRECT_UNIFIED_NV 0x8F40 +#define GL_DRAW_INDIRECT_ADDRESS_NV 0x8F41 +#define GL_DRAW_INDIRECT_LENGTH_NV 0x8F42 +typedef void (APIENTRYP PFNGLBUFFERADDRESSRANGENVPROC) (GLenum pname, GLuint index, GLuint64EXT address, GLsizeiptr length); +typedef void (APIENTRYP PFNGLVERTEXFORMATNVPROC) (GLint size, GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLNORMALFORMATNVPROC) (GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLCOLORFORMATNVPROC) (GLint size, GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLINDEXFORMATNVPROC) (GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLTEXCOORDFORMATNVPROC) (GLint size, GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLEDGEFLAGFORMATNVPROC) (GLsizei stride); +typedef void (APIENTRYP PFNGLSECONDARYCOLORFORMATNVPROC) (GLint size, GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLFOGCOORDFORMATNVPROC) (GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLVERTEXATTRIBFORMATNVPROC) (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride); +typedef void (APIENTRYP PFNGLVERTEXATTRIBIFORMATNVPROC) (GLuint index, GLint size, GLenum type, GLsizei stride); +typedef void (APIENTRYP PFNGLGETINTEGERUI64I_VNVPROC) (GLenum value, GLuint index, GLuint64EXT *result); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBufferAddressRangeNV (GLenum pname, GLuint index, GLuint64EXT address, GLsizeiptr length); +GLAPI void APIENTRY glVertexFormatNV (GLint size, GLenum type, GLsizei stride); +GLAPI void APIENTRY glNormalFormatNV (GLenum type, GLsizei stride); +GLAPI void APIENTRY glColorFormatNV (GLint size, GLenum type, GLsizei stride); +GLAPI void APIENTRY glIndexFormatNV (GLenum type, GLsizei stride); +GLAPI void APIENTRY glTexCoordFormatNV (GLint size, GLenum type, GLsizei stride); +GLAPI void APIENTRY glEdgeFlagFormatNV (GLsizei stride); +GLAPI void APIENTRY glSecondaryColorFormatNV (GLint size, GLenum type, GLsizei stride); +GLAPI void APIENTRY glFogCoordFormatNV (GLenum type, GLsizei stride); +GLAPI void APIENTRY glVertexAttribFormatNV (GLuint index, GLint size, GLenum type, GLboolean normalized, GLsizei stride); +GLAPI void APIENTRY glVertexAttribIFormatNV (GLuint index, GLint size, GLenum type, GLsizei stride); +GLAPI void APIENTRY glGetIntegerui64i_vNV (GLenum value, GLuint index, GLuint64EXT *result); +#endif +#endif /* GL_NV_vertex_buffer_unified_memory */ + +#ifndef GL_NV_vertex_program +#define GL_NV_vertex_program 1 +#define GL_VERTEX_PROGRAM_NV 0x8620 +#define GL_VERTEX_STATE_PROGRAM_NV 0x8621 +#define GL_ATTRIB_ARRAY_SIZE_NV 0x8623 +#define GL_ATTRIB_ARRAY_STRIDE_NV 0x8624 +#define GL_ATTRIB_ARRAY_TYPE_NV 0x8625 +#define GL_CURRENT_ATTRIB_NV 0x8626 +#define GL_PROGRAM_LENGTH_NV 0x8627 +#define GL_PROGRAM_STRING_NV 0x8628 +#define GL_MODELVIEW_PROJECTION_NV 0x8629 +#define GL_IDENTITY_NV 0x862A +#define GL_INVERSE_NV 0x862B +#define GL_TRANSPOSE_NV 0x862C +#define GL_INVERSE_TRANSPOSE_NV 0x862D +#define GL_MAX_TRACK_MATRIX_STACK_DEPTH_NV 0x862E +#define GL_MAX_TRACK_MATRICES_NV 0x862F +#define GL_MATRIX0_NV 0x8630 +#define GL_MATRIX1_NV 0x8631 +#define GL_MATRIX2_NV 0x8632 +#define GL_MATRIX3_NV 0x8633 +#define GL_MATRIX4_NV 0x8634 +#define GL_MATRIX5_NV 0x8635 +#define GL_MATRIX6_NV 0x8636 +#define GL_MATRIX7_NV 0x8637 +#define GL_CURRENT_MATRIX_STACK_DEPTH_NV 0x8640 +#define GL_CURRENT_MATRIX_NV 0x8641 +#define GL_VERTEX_PROGRAM_POINT_SIZE_NV 0x8642 +#define GL_VERTEX_PROGRAM_TWO_SIDE_NV 0x8643 +#define GL_PROGRAM_PARAMETER_NV 0x8644 +#define GL_ATTRIB_ARRAY_POINTER_NV 0x8645 +#define GL_PROGRAM_TARGET_NV 0x8646 +#define GL_PROGRAM_RESIDENT_NV 0x8647 +#define GL_TRACK_MATRIX_NV 0x8648 +#define GL_TRACK_MATRIX_TRANSFORM_NV 0x8649 +#define GL_VERTEX_PROGRAM_BINDING_NV 0x864A +#define GL_PROGRAM_ERROR_POSITION_NV 0x864B +#define GL_VERTEX_ATTRIB_ARRAY0_NV 0x8650 +#define GL_VERTEX_ATTRIB_ARRAY1_NV 0x8651 +#define GL_VERTEX_ATTRIB_ARRAY2_NV 0x8652 +#define GL_VERTEX_ATTRIB_ARRAY3_NV 0x8653 +#define GL_VERTEX_ATTRIB_ARRAY4_NV 0x8654 +#define GL_VERTEX_ATTRIB_ARRAY5_NV 0x8655 +#define GL_VERTEX_ATTRIB_ARRAY6_NV 0x8656 +#define GL_VERTEX_ATTRIB_ARRAY7_NV 0x8657 +#define GL_VERTEX_ATTRIB_ARRAY8_NV 0x8658 +#define GL_VERTEX_ATTRIB_ARRAY9_NV 0x8659 +#define GL_VERTEX_ATTRIB_ARRAY10_NV 0x865A +#define GL_VERTEX_ATTRIB_ARRAY11_NV 0x865B +#define GL_VERTEX_ATTRIB_ARRAY12_NV 0x865C +#define GL_VERTEX_ATTRIB_ARRAY13_NV 0x865D +#define GL_VERTEX_ATTRIB_ARRAY14_NV 0x865E +#define GL_VERTEX_ATTRIB_ARRAY15_NV 0x865F +#define GL_MAP1_VERTEX_ATTRIB0_4_NV 0x8660 +#define GL_MAP1_VERTEX_ATTRIB1_4_NV 0x8661 +#define GL_MAP1_VERTEX_ATTRIB2_4_NV 0x8662 +#define GL_MAP1_VERTEX_ATTRIB3_4_NV 0x8663 +#define GL_MAP1_VERTEX_ATTRIB4_4_NV 0x8664 +#define GL_MAP1_VERTEX_ATTRIB5_4_NV 0x8665 +#define GL_MAP1_VERTEX_ATTRIB6_4_NV 0x8666 +#define GL_MAP1_VERTEX_ATTRIB7_4_NV 0x8667 +#define GL_MAP1_VERTEX_ATTRIB8_4_NV 0x8668 +#define GL_MAP1_VERTEX_ATTRIB9_4_NV 0x8669 +#define GL_MAP1_VERTEX_ATTRIB10_4_NV 0x866A +#define GL_MAP1_VERTEX_ATTRIB11_4_NV 0x866B +#define GL_MAP1_VERTEX_ATTRIB12_4_NV 0x866C +#define GL_MAP1_VERTEX_ATTRIB13_4_NV 0x866D +#define GL_MAP1_VERTEX_ATTRIB14_4_NV 0x866E +#define GL_MAP1_VERTEX_ATTRIB15_4_NV 0x866F +#define GL_MAP2_VERTEX_ATTRIB0_4_NV 0x8670 +#define GL_MAP2_VERTEX_ATTRIB1_4_NV 0x8671 +#define GL_MAP2_VERTEX_ATTRIB2_4_NV 0x8672 +#define GL_MAP2_VERTEX_ATTRIB3_4_NV 0x8673 +#define GL_MAP2_VERTEX_ATTRIB4_4_NV 0x8674 +#define GL_MAP2_VERTEX_ATTRIB5_4_NV 0x8675 +#define GL_MAP2_VERTEX_ATTRIB6_4_NV 0x8676 +#define GL_MAP2_VERTEX_ATTRIB7_4_NV 0x8677 +#define GL_MAP2_VERTEX_ATTRIB8_4_NV 0x8678 +#define GL_MAP2_VERTEX_ATTRIB9_4_NV 0x8679 +#define GL_MAP2_VERTEX_ATTRIB10_4_NV 0x867A +#define GL_MAP2_VERTEX_ATTRIB11_4_NV 0x867B +#define GL_MAP2_VERTEX_ATTRIB12_4_NV 0x867C +#define GL_MAP2_VERTEX_ATTRIB13_4_NV 0x867D +#define GL_MAP2_VERTEX_ATTRIB14_4_NV 0x867E +#define GL_MAP2_VERTEX_ATTRIB15_4_NV 0x867F +typedef GLboolean (APIENTRYP PFNGLAREPROGRAMSRESIDENTNVPROC) (GLsizei n, const GLuint *programs, GLboolean *residences); +typedef void (APIENTRYP PFNGLBINDPROGRAMNVPROC) (GLenum target, GLuint id); +typedef void (APIENTRYP PFNGLDELETEPROGRAMSNVPROC) (GLsizei n, const GLuint *programs); +typedef void (APIENTRYP PFNGLEXECUTEPROGRAMNVPROC) (GLenum target, GLuint id, const GLfloat *params); +typedef void (APIENTRYP PFNGLGENPROGRAMSNVPROC) (GLsizei n, GLuint *programs); +typedef void (APIENTRYP PFNGLGETPROGRAMPARAMETERDVNVPROC) (GLenum target, GLuint index, GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLGETPROGRAMPARAMETERFVNVPROC) (GLenum target, GLuint index, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETPROGRAMIVNVPROC) (GLuint id, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETPROGRAMSTRINGNVPROC) (GLuint id, GLenum pname, GLubyte *program); +typedef void (APIENTRYP PFNGLGETTRACKMATRIXIVNVPROC) (GLenum target, GLuint address, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBDVNVPROC) (GLuint index, GLenum pname, GLdouble *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBFVNVPROC) (GLuint index, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIVNVPROC) (GLuint index, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBPOINTERVNVPROC) (GLuint index, GLenum pname, void **pointer); +typedef GLboolean (APIENTRYP PFNGLISPROGRAMNVPROC) (GLuint id); +typedef void (APIENTRYP PFNGLLOADPROGRAMNVPROC) (GLenum target, GLuint id, GLsizei len, const GLubyte *program); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETER4DNVPROC) (GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETER4DVNVPROC) (GLenum target, GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETER4FNVPROC) (GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETER4FVNVPROC) (GLenum target, GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETERS4DVNVPROC) (GLenum target, GLuint index, GLsizei count, const GLdouble *v); +typedef void (APIENTRYP PFNGLPROGRAMPARAMETERS4FVNVPROC) (GLenum target, GLuint index, GLsizei count, const GLfloat *v); +typedef void (APIENTRYP PFNGLREQUESTRESIDENTPROGRAMSNVPROC) (GLsizei n, const GLuint *programs); +typedef void (APIENTRYP PFNGLTRACKMATRIXNVPROC) (GLenum target, GLuint address, GLenum matrix, GLenum transform); +typedef void (APIENTRYP PFNGLVERTEXATTRIBPOINTERNVPROC) (GLuint index, GLint fsize, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1DNVPROC) (GLuint index, GLdouble x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1DVNVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1FNVPROC) (GLuint index, GLfloat x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1FVNVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1SNVPROC) (GLuint index, GLshort x); +typedef void (APIENTRYP PFNGLVERTEXATTRIB1SVNVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2DNVPROC) (GLuint index, GLdouble x, GLdouble y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2DVNVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2FNVPROC) (GLuint index, GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2FVNVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2SNVPROC) (GLuint index, GLshort x, GLshort y); +typedef void (APIENTRYP PFNGLVERTEXATTRIB2SVNVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3DNVPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3DVNVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3FNVPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3FVNVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3SNVPROC) (GLuint index, GLshort x, GLshort y, GLshort z); +typedef void (APIENTRYP PFNGLVERTEXATTRIB3SVNVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4DNVPROC) (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4DVNVPROC) (GLuint index, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4FNVPROC) (GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4FVNVPROC) (GLuint index, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4SNVPROC) (GLuint index, GLshort x, GLshort y, GLshort z, GLshort w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4SVNVPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4UBNVPROC) (GLuint index, GLubyte x, GLubyte y, GLubyte z, GLubyte w); +typedef void (APIENTRYP PFNGLVERTEXATTRIB4UBVNVPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS1DVNVPROC) (GLuint index, GLsizei count, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS1FVNVPROC) (GLuint index, GLsizei count, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS1SVNVPROC) (GLuint index, GLsizei count, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS2DVNVPROC) (GLuint index, GLsizei count, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS2FVNVPROC) (GLuint index, GLsizei count, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS2SVNVPROC) (GLuint index, GLsizei count, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS3DVNVPROC) (GLuint index, GLsizei count, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS3FVNVPROC) (GLuint index, GLsizei count, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS3SVNVPROC) (GLuint index, GLsizei count, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS4DVNVPROC) (GLuint index, GLsizei count, const GLdouble *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS4FVNVPROC) (GLuint index, GLsizei count, const GLfloat *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS4SVNVPROC) (GLuint index, GLsizei count, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBS4UBVNVPROC) (GLuint index, GLsizei count, const GLubyte *v); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLboolean APIENTRY glAreProgramsResidentNV (GLsizei n, const GLuint *programs, GLboolean *residences); +GLAPI void APIENTRY glBindProgramNV (GLenum target, GLuint id); +GLAPI void APIENTRY glDeleteProgramsNV (GLsizei n, const GLuint *programs); +GLAPI void APIENTRY glExecuteProgramNV (GLenum target, GLuint id, const GLfloat *params); +GLAPI void APIENTRY glGenProgramsNV (GLsizei n, GLuint *programs); +GLAPI void APIENTRY glGetProgramParameterdvNV (GLenum target, GLuint index, GLenum pname, GLdouble *params); +GLAPI void APIENTRY glGetProgramParameterfvNV (GLenum target, GLuint index, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetProgramivNV (GLuint id, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetProgramStringNV (GLuint id, GLenum pname, GLubyte *program); +GLAPI void APIENTRY glGetTrackMatrixivNV (GLenum target, GLuint address, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVertexAttribdvNV (GLuint index, GLenum pname, GLdouble *params); +GLAPI void APIENTRY glGetVertexAttribfvNV (GLuint index, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetVertexAttribivNV (GLuint index, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVertexAttribPointervNV (GLuint index, GLenum pname, void **pointer); +GLAPI GLboolean APIENTRY glIsProgramNV (GLuint id); +GLAPI void APIENTRY glLoadProgramNV (GLenum target, GLuint id, GLsizei len, const GLubyte *program); +GLAPI void APIENTRY glProgramParameter4dNV (GLenum target, GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glProgramParameter4dvNV (GLenum target, GLuint index, const GLdouble *v); +GLAPI void APIENTRY glProgramParameter4fNV (GLenum target, GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glProgramParameter4fvNV (GLenum target, GLuint index, const GLfloat *v); +GLAPI void APIENTRY glProgramParameters4dvNV (GLenum target, GLuint index, GLsizei count, const GLdouble *v); +GLAPI void APIENTRY glProgramParameters4fvNV (GLenum target, GLuint index, GLsizei count, const GLfloat *v); +GLAPI void APIENTRY glRequestResidentProgramsNV (GLsizei n, const GLuint *programs); +GLAPI void APIENTRY glTrackMatrixNV (GLenum target, GLuint address, GLenum matrix, GLenum transform); +GLAPI void APIENTRY glVertexAttribPointerNV (GLuint index, GLint fsize, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glVertexAttrib1dNV (GLuint index, GLdouble x); +GLAPI void APIENTRY glVertexAttrib1dvNV (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib1fNV (GLuint index, GLfloat x); +GLAPI void APIENTRY glVertexAttrib1fvNV (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib1sNV (GLuint index, GLshort x); +GLAPI void APIENTRY glVertexAttrib1svNV (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib2dNV (GLuint index, GLdouble x, GLdouble y); +GLAPI void APIENTRY glVertexAttrib2dvNV (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib2fNV (GLuint index, GLfloat x, GLfloat y); +GLAPI void APIENTRY glVertexAttrib2fvNV (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib2sNV (GLuint index, GLshort x, GLshort y); +GLAPI void APIENTRY glVertexAttrib2svNV (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib3dNV (GLuint index, GLdouble x, GLdouble y, GLdouble z); +GLAPI void APIENTRY glVertexAttrib3dvNV (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib3fNV (GLuint index, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glVertexAttrib3fvNV (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib3sNV (GLuint index, GLshort x, GLshort y, GLshort z); +GLAPI void APIENTRY glVertexAttrib3svNV (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4dNV (GLuint index, GLdouble x, GLdouble y, GLdouble z, GLdouble w); +GLAPI void APIENTRY glVertexAttrib4dvNV (GLuint index, const GLdouble *v); +GLAPI void APIENTRY glVertexAttrib4fNV (GLuint index, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glVertexAttrib4fvNV (GLuint index, const GLfloat *v); +GLAPI void APIENTRY glVertexAttrib4sNV (GLuint index, GLshort x, GLshort y, GLshort z, GLshort w); +GLAPI void APIENTRY glVertexAttrib4svNV (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttrib4ubNV (GLuint index, GLubyte x, GLubyte y, GLubyte z, GLubyte w); +GLAPI void APIENTRY glVertexAttrib4ubvNV (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttribs1dvNV (GLuint index, GLsizei count, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribs1fvNV (GLuint index, GLsizei count, const GLfloat *v); +GLAPI void APIENTRY glVertexAttribs1svNV (GLuint index, GLsizei count, const GLshort *v); +GLAPI void APIENTRY glVertexAttribs2dvNV (GLuint index, GLsizei count, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribs2fvNV (GLuint index, GLsizei count, const GLfloat *v); +GLAPI void APIENTRY glVertexAttribs2svNV (GLuint index, GLsizei count, const GLshort *v); +GLAPI void APIENTRY glVertexAttribs3dvNV (GLuint index, GLsizei count, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribs3fvNV (GLuint index, GLsizei count, const GLfloat *v); +GLAPI void APIENTRY glVertexAttribs3svNV (GLuint index, GLsizei count, const GLshort *v); +GLAPI void APIENTRY glVertexAttribs4dvNV (GLuint index, GLsizei count, const GLdouble *v); +GLAPI void APIENTRY glVertexAttribs4fvNV (GLuint index, GLsizei count, const GLfloat *v); +GLAPI void APIENTRY glVertexAttribs4svNV (GLuint index, GLsizei count, const GLshort *v); +GLAPI void APIENTRY glVertexAttribs4ubvNV (GLuint index, GLsizei count, const GLubyte *v); +#endif +#endif /* GL_NV_vertex_program */ + +#ifndef GL_NV_vertex_program1_1 +#define GL_NV_vertex_program1_1 1 +#endif /* GL_NV_vertex_program1_1 */ + +#ifndef GL_NV_vertex_program2 +#define GL_NV_vertex_program2 1 +#endif /* GL_NV_vertex_program2 */ + +#ifndef GL_NV_vertex_program2_option +#define GL_NV_vertex_program2_option 1 +#endif /* GL_NV_vertex_program2_option */ + +#ifndef GL_NV_vertex_program3 +#define GL_NV_vertex_program3 1 +#endif /* GL_NV_vertex_program3 */ + +#ifndef GL_NV_vertex_program4 +#define GL_NV_vertex_program4 1 +#define GL_VERTEX_ATTRIB_ARRAY_INTEGER_NV 0x88FD +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1IEXTPROC) (GLuint index, GLint x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2IEXTPROC) (GLuint index, GLint x, GLint y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3IEXTPROC) (GLuint index, GLint x, GLint y, GLint z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4IEXTPROC) (GLuint index, GLint x, GLint y, GLint z, GLint w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1UIEXTPROC) (GLuint index, GLuint x); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2UIEXTPROC) (GLuint index, GLuint x, GLuint y); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3UIEXTPROC) (GLuint index, GLuint x, GLuint y, GLuint z); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4UIEXTPROC) (GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1IVEXTPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2IVEXTPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3IVEXTPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4IVEXTPROC) (GLuint index, const GLint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI1UIVEXTPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI2UIVEXTPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI3UIVEXTPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4UIVEXTPROC) (GLuint index, const GLuint *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4BVEXTPROC) (GLuint index, const GLbyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4SVEXTPROC) (GLuint index, const GLshort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4UBVEXTPROC) (GLuint index, const GLubyte *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBI4USVEXTPROC) (GLuint index, const GLushort *v); +typedef void (APIENTRYP PFNGLVERTEXATTRIBIPOINTEREXTPROC) (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIIVEXTPROC) (GLuint index, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVERTEXATTRIBIUIVEXTPROC) (GLuint index, GLenum pname, GLuint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glVertexAttribI1iEXT (GLuint index, GLint x); +GLAPI void APIENTRY glVertexAttribI2iEXT (GLuint index, GLint x, GLint y); +GLAPI void APIENTRY glVertexAttribI3iEXT (GLuint index, GLint x, GLint y, GLint z); +GLAPI void APIENTRY glVertexAttribI4iEXT (GLuint index, GLint x, GLint y, GLint z, GLint w); +GLAPI void APIENTRY glVertexAttribI1uiEXT (GLuint index, GLuint x); +GLAPI void APIENTRY glVertexAttribI2uiEXT (GLuint index, GLuint x, GLuint y); +GLAPI void APIENTRY glVertexAttribI3uiEXT (GLuint index, GLuint x, GLuint y, GLuint z); +GLAPI void APIENTRY glVertexAttribI4uiEXT (GLuint index, GLuint x, GLuint y, GLuint z, GLuint w); +GLAPI void APIENTRY glVertexAttribI1ivEXT (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI2ivEXT (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI3ivEXT (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI4ivEXT (GLuint index, const GLint *v); +GLAPI void APIENTRY glVertexAttribI1uivEXT (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI2uivEXT (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI3uivEXT (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI4uivEXT (GLuint index, const GLuint *v); +GLAPI void APIENTRY glVertexAttribI4bvEXT (GLuint index, const GLbyte *v); +GLAPI void APIENTRY glVertexAttribI4svEXT (GLuint index, const GLshort *v); +GLAPI void APIENTRY glVertexAttribI4ubvEXT (GLuint index, const GLubyte *v); +GLAPI void APIENTRY glVertexAttribI4usvEXT (GLuint index, const GLushort *v); +GLAPI void APIENTRY glVertexAttribIPointerEXT (GLuint index, GLint size, GLenum type, GLsizei stride, const void *pointer); +GLAPI void APIENTRY glGetVertexAttribIivEXT (GLuint index, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVertexAttribIuivEXT (GLuint index, GLenum pname, GLuint *params); +#endif +#endif /* GL_NV_vertex_program4 */ + +#ifndef GL_NV_video_capture +#define GL_NV_video_capture 1 +#define GL_VIDEO_BUFFER_NV 0x9020 +#define GL_VIDEO_BUFFER_BINDING_NV 0x9021 +#define GL_FIELD_UPPER_NV 0x9022 +#define GL_FIELD_LOWER_NV 0x9023 +#define GL_NUM_VIDEO_CAPTURE_STREAMS_NV 0x9024 +#define GL_NEXT_VIDEO_CAPTURE_BUFFER_STATUS_NV 0x9025 +#define GL_VIDEO_CAPTURE_TO_422_SUPPORTED_NV 0x9026 +#define GL_LAST_VIDEO_CAPTURE_STATUS_NV 0x9027 +#define GL_VIDEO_BUFFER_PITCH_NV 0x9028 +#define GL_VIDEO_COLOR_CONVERSION_MATRIX_NV 0x9029 +#define GL_VIDEO_COLOR_CONVERSION_MAX_NV 0x902A +#define GL_VIDEO_COLOR_CONVERSION_MIN_NV 0x902B +#define GL_VIDEO_COLOR_CONVERSION_OFFSET_NV 0x902C +#define GL_VIDEO_BUFFER_INTERNAL_FORMAT_NV 0x902D +#define GL_PARTIAL_SUCCESS_NV 0x902E +#define GL_SUCCESS_NV 0x902F +#define GL_FAILURE_NV 0x9030 +#define GL_YCBYCR8_422_NV 0x9031 +#define GL_YCBAYCR8A_4224_NV 0x9032 +#define GL_Z6Y10Z6CB10Z6Y10Z6CR10_422_NV 0x9033 +#define GL_Z6Y10Z6CB10Z6A10Z6Y10Z6CR10Z6A10_4224_NV 0x9034 +#define GL_Z4Y12Z4CB12Z4Y12Z4CR12_422_NV 0x9035 +#define GL_Z4Y12Z4CB12Z4A12Z4Y12Z4CR12Z4A12_4224_NV 0x9036 +#define GL_Z4Y12Z4CB12Z4CR12_444_NV 0x9037 +#define GL_VIDEO_CAPTURE_FRAME_WIDTH_NV 0x9038 +#define GL_VIDEO_CAPTURE_FRAME_HEIGHT_NV 0x9039 +#define GL_VIDEO_CAPTURE_FIELD_UPPER_HEIGHT_NV 0x903A +#define GL_VIDEO_CAPTURE_FIELD_LOWER_HEIGHT_NV 0x903B +#define GL_VIDEO_CAPTURE_SURFACE_ORIGIN_NV 0x903C +typedef void (APIENTRYP PFNGLBEGINVIDEOCAPTURENVPROC) (GLuint video_capture_slot); +typedef void (APIENTRYP PFNGLBINDVIDEOCAPTURESTREAMBUFFERNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum frame_region, GLintptrARB offset); +typedef void (APIENTRYP PFNGLBINDVIDEOCAPTURESTREAMTEXTURENVPROC) (GLuint video_capture_slot, GLuint stream, GLenum frame_region, GLenum target, GLuint texture); +typedef void (APIENTRYP PFNGLENDVIDEOCAPTURENVPROC) (GLuint video_capture_slot); +typedef void (APIENTRYP PFNGLGETVIDEOCAPTUREIVNVPROC) (GLuint video_capture_slot, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVIDEOCAPTURESTREAMIVNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETVIDEOCAPTURESTREAMFVNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETVIDEOCAPTURESTREAMDVNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum pname, GLdouble *params); +typedef GLenum (APIENTRYP PFNGLVIDEOCAPTURENVPROC) (GLuint video_capture_slot, GLuint *sequence_num, GLuint64EXT *capture_time); +typedef void (APIENTRYP PFNGLVIDEOCAPTURESTREAMPARAMETERIVNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLVIDEOCAPTURESTREAMPARAMETERFVNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLVIDEOCAPTURESTREAMPARAMETERDVNVPROC) (GLuint video_capture_slot, GLuint stream, GLenum pname, const GLdouble *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glBeginVideoCaptureNV (GLuint video_capture_slot); +GLAPI void APIENTRY glBindVideoCaptureStreamBufferNV (GLuint video_capture_slot, GLuint stream, GLenum frame_region, GLintptrARB offset); +GLAPI void APIENTRY glBindVideoCaptureStreamTextureNV (GLuint video_capture_slot, GLuint stream, GLenum frame_region, GLenum target, GLuint texture); +GLAPI void APIENTRY glEndVideoCaptureNV (GLuint video_capture_slot); +GLAPI void APIENTRY glGetVideoCaptureivNV (GLuint video_capture_slot, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVideoCaptureStreamivNV (GLuint video_capture_slot, GLuint stream, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetVideoCaptureStreamfvNV (GLuint video_capture_slot, GLuint stream, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetVideoCaptureStreamdvNV (GLuint video_capture_slot, GLuint stream, GLenum pname, GLdouble *params); +GLAPI GLenum APIENTRY glVideoCaptureNV (GLuint video_capture_slot, GLuint *sequence_num, GLuint64EXT *capture_time); +GLAPI void APIENTRY glVideoCaptureStreamParameterivNV (GLuint video_capture_slot, GLuint stream, GLenum pname, const GLint *params); +GLAPI void APIENTRY glVideoCaptureStreamParameterfvNV (GLuint video_capture_slot, GLuint stream, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glVideoCaptureStreamParameterdvNV (GLuint video_capture_slot, GLuint stream, GLenum pname, const GLdouble *params); +#endif +#endif /* GL_NV_video_capture */ + +#ifndef GL_OML_interlace +#define GL_OML_interlace 1 +#define GL_INTERLACE_OML 0x8980 +#define GL_INTERLACE_READ_OML 0x8981 +#endif /* GL_OML_interlace */ + +#ifndef GL_OML_resample +#define GL_OML_resample 1 +#define GL_PACK_RESAMPLE_OML 0x8984 +#define GL_UNPACK_RESAMPLE_OML 0x8985 +#define GL_RESAMPLE_REPLICATE_OML 0x8986 +#define GL_RESAMPLE_ZERO_FILL_OML 0x8987 +#define GL_RESAMPLE_AVERAGE_OML 0x8988 +#define GL_RESAMPLE_DECIMATE_OML 0x8989 +#endif /* GL_OML_resample */ + +#ifndef GL_OML_subsample +#define GL_OML_subsample 1 +#define GL_FORMAT_SUBSAMPLE_24_24_OML 0x8982 +#define GL_FORMAT_SUBSAMPLE_244_244_OML 0x8983 +#endif /* GL_OML_subsample */ + +#ifndef GL_PGI_misc_hints +#define GL_PGI_misc_hints 1 +#define GL_PREFER_DOUBLEBUFFER_HINT_PGI 0x1A1F8 +#define GL_CONSERVE_MEMORY_HINT_PGI 0x1A1FD +#define GL_RECLAIM_MEMORY_HINT_PGI 0x1A1FE +#define GL_NATIVE_GRAPHICS_HANDLE_PGI 0x1A202 +#define GL_NATIVE_GRAPHICS_BEGIN_HINT_PGI 0x1A203 +#define GL_NATIVE_GRAPHICS_END_HINT_PGI 0x1A204 +#define GL_ALWAYS_FAST_HINT_PGI 0x1A20C +#define GL_ALWAYS_SOFT_HINT_PGI 0x1A20D +#define GL_ALLOW_DRAW_OBJ_HINT_PGI 0x1A20E +#define GL_ALLOW_DRAW_WIN_HINT_PGI 0x1A20F +#define GL_ALLOW_DRAW_FRG_HINT_PGI 0x1A210 +#define GL_ALLOW_DRAW_MEM_HINT_PGI 0x1A211 +#define GL_STRICT_DEPTHFUNC_HINT_PGI 0x1A216 +#define GL_STRICT_LIGHTING_HINT_PGI 0x1A217 +#define GL_STRICT_SCISSOR_HINT_PGI 0x1A218 +#define GL_FULL_STIPPLE_HINT_PGI 0x1A219 +#define GL_CLIP_NEAR_HINT_PGI 0x1A220 +#define GL_CLIP_FAR_HINT_PGI 0x1A221 +#define GL_WIDE_LINE_HINT_PGI 0x1A222 +#define GL_BACK_NORMALS_HINT_PGI 0x1A223 +typedef void (APIENTRYP PFNGLHINTPGIPROC) (GLenum target, GLint mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glHintPGI (GLenum target, GLint mode); +#endif +#endif /* GL_PGI_misc_hints */ + +#ifndef GL_PGI_vertex_hints +#define GL_PGI_vertex_hints 1 +#define GL_VERTEX_DATA_HINT_PGI 0x1A22A +#define GL_VERTEX_CONSISTENT_HINT_PGI 0x1A22B +#define GL_MATERIAL_SIDE_HINT_PGI 0x1A22C +#define GL_MAX_VERTEX_HINT_PGI 0x1A22D +#define GL_COLOR3_BIT_PGI 0x00010000 +#define GL_COLOR4_BIT_PGI 0x00020000 +#define GL_EDGEFLAG_BIT_PGI 0x00040000 +#define GL_INDEX_BIT_PGI 0x00080000 +#define GL_MAT_AMBIENT_BIT_PGI 0x00100000 +#define GL_MAT_AMBIENT_AND_DIFFUSE_BIT_PGI 0x00200000 +#define GL_MAT_DIFFUSE_BIT_PGI 0x00400000 +#define GL_MAT_EMISSION_BIT_PGI 0x00800000 +#define GL_MAT_COLOR_INDEXES_BIT_PGI 0x01000000 +#define GL_MAT_SHININESS_BIT_PGI 0x02000000 +#define GL_MAT_SPECULAR_BIT_PGI 0x04000000 +#define GL_NORMAL_BIT_PGI 0x08000000 +#define GL_TEXCOORD1_BIT_PGI 0x10000000 +#define GL_TEXCOORD2_BIT_PGI 0x20000000 +#define GL_TEXCOORD3_BIT_PGI 0x40000000 +#define GL_TEXCOORD4_BIT_PGI 0x80000000 +#define GL_VERTEX23_BIT_PGI 0x00000004 +#define GL_VERTEX4_BIT_PGI 0x00000008 +#endif /* GL_PGI_vertex_hints */ + +#ifndef GL_REND_screen_coordinates +#define GL_REND_screen_coordinates 1 +#define GL_SCREEN_COORDINATES_REND 0x8490 +#define GL_INVERTED_SCREEN_W_REND 0x8491 +#endif /* GL_REND_screen_coordinates */ + +#ifndef GL_S3_s3tc +#define GL_S3_s3tc 1 +#define GL_RGB_S3TC 0x83A0 +#define GL_RGB4_S3TC 0x83A1 +#define GL_RGBA_S3TC 0x83A2 +#define GL_RGBA4_S3TC 0x83A3 +#define GL_RGBA_DXT5_S3TC 0x83A4 +#define GL_RGBA4_DXT5_S3TC 0x83A5 +#endif /* GL_S3_s3tc */ + +#ifndef GL_SGIS_detail_texture +#define GL_SGIS_detail_texture 1 +#define GL_DETAIL_TEXTURE_2D_SGIS 0x8095 +#define GL_DETAIL_TEXTURE_2D_BINDING_SGIS 0x8096 +#define GL_LINEAR_DETAIL_SGIS 0x8097 +#define GL_LINEAR_DETAIL_ALPHA_SGIS 0x8098 +#define GL_LINEAR_DETAIL_COLOR_SGIS 0x8099 +#define GL_DETAIL_TEXTURE_LEVEL_SGIS 0x809A +#define GL_DETAIL_TEXTURE_MODE_SGIS 0x809B +#define GL_DETAIL_TEXTURE_FUNC_POINTS_SGIS 0x809C +typedef void (APIENTRYP PFNGLDETAILTEXFUNCSGISPROC) (GLenum target, GLsizei n, const GLfloat *points); +typedef void (APIENTRYP PFNGLGETDETAILTEXFUNCSGISPROC) (GLenum target, GLfloat *points); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDetailTexFuncSGIS (GLenum target, GLsizei n, const GLfloat *points); +GLAPI void APIENTRY glGetDetailTexFuncSGIS (GLenum target, GLfloat *points); +#endif +#endif /* GL_SGIS_detail_texture */ + +#ifndef GL_SGIS_fog_function +#define GL_SGIS_fog_function 1 +#define GL_FOG_FUNC_SGIS 0x812A +#define GL_FOG_FUNC_POINTS_SGIS 0x812B +#define GL_MAX_FOG_FUNC_POINTS_SGIS 0x812C +typedef void (APIENTRYP PFNGLFOGFUNCSGISPROC) (GLsizei n, const GLfloat *points); +typedef void (APIENTRYP PFNGLGETFOGFUNCSGISPROC) (GLfloat *points); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFogFuncSGIS (GLsizei n, const GLfloat *points); +GLAPI void APIENTRY glGetFogFuncSGIS (GLfloat *points); +#endif +#endif /* GL_SGIS_fog_function */ + +#ifndef GL_SGIS_generate_mipmap +#define GL_SGIS_generate_mipmap 1 +#define GL_GENERATE_MIPMAP_SGIS 0x8191 +#define GL_GENERATE_MIPMAP_HINT_SGIS 0x8192 +#endif /* GL_SGIS_generate_mipmap */ + +#ifndef GL_SGIS_multisample +#define GL_SGIS_multisample 1 +#define GL_MULTISAMPLE_SGIS 0x809D +#define GL_SAMPLE_ALPHA_TO_MASK_SGIS 0x809E +#define GL_SAMPLE_ALPHA_TO_ONE_SGIS 0x809F +#define GL_SAMPLE_MASK_SGIS 0x80A0 +#define GL_1PASS_SGIS 0x80A1 +#define GL_2PASS_0_SGIS 0x80A2 +#define GL_2PASS_1_SGIS 0x80A3 +#define GL_4PASS_0_SGIS 0x80A4 +#define GL_4PASS_1_SGIS 0x80A5 +#define GL_4PASS_2_SGIS 0x80A6 +#define GL_4PASS_3_SGIS 0x80A7 +#define GL_SAMPLE_BUFFERS_SGIS 0x80A8 +#define GL_SAMPLES_SGIS 0x80A9 +#define GL_SAMPLE_MASK_VALUE_SGIS 0x80AA +#define GL_SAMPLE_MASK_INVERT_SGIS 0x80AB +#define GL_SAMPLE_PATTERN_SGIS 0x80AC +typedef void (APIENTRYP PFNGLSAMPLEMASKSGISPROC) (GLclampf value, GLboolean invert); +typedef void (APIENTRYP PFNGLSAMPLEPATTERNSGISPROC) (GLenum pattern); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSampleMaskSGIS (GLclampf value, GLboolean invert); +GLAPI void APIENTRY glSamplePatternSGIS (GLenum pattern); +#endif +#endif /* GL_SGIS_multisample */ + +#ifndef GL_SGIS_pixel_texture +#define GL_SGIS_pixel_texture 1 +#define GL_PIXEL_TEXTURE_SGIS 0x8353 +#define GL_PIXEL_FRAGMENT_RGB_SOURCE_SGIS 0x8354 +#define GL_PIXEL_FRAGMENT_ALPHA_SOURCE_SGIS 0x8355 +#define GL_PIXEL_GROUP_COLOR_SGIS 0x8356 +typedef void (APIENTRYP PFNGLPIXELTEXGENPARAMETERISGISPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLPIXELTEXGENPARAMETERIVSGISPROC) (GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLPIXELTEXGENPARAMETERFSGISPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLPIXELTEXGENPARAMETERFVSGISPROC) (GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLGETPIXELTEXGENPARAMETERIVSGISPROC) (GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETPIXELTEXGENPARAMETERFVSGISPROC) (GLenum pname, GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPixelTexGenParameteriSGIS (GLenum pname, GLint param); +GLAPI void APIENTRY glPixelTexGenParameterivSGIS (GLenum pname, const GLint *params); +GLAPI void APIENTRY glPixelTexGenParameterfSGIS (GLenum pname, GLfloat param); +GLAPI void APIENTRY glPixelTexGenParameterfvSGIS (GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glGetPixelTexGenParameterivSGIS (GLenum pname, GLint *params); +GLAPI void APIENTRY glGetPixelTexGenParameterfvSGIS (GLenum pname, GLfloat *params); +#endif +#endif /* GL_SGIS_pixel_texture */ + +#ifndef GL_SGIS_point_line_texgen +#define GL_SGIS_point_line_texgen 1 +#define GL_EYE_DISTANCE_TO_POINT_SGIS 0x81F0 +#define GL_OBJECT_DISTANCE_TO_POINT_SGIS 0x81F1 +#define GL_EYE_DISTANCE_TO_LINE_SGIS 0x81F2 +#define GL_OBJECT_DISTANCE_TO_LINE_SGIS 0x81F3 +#define GL_EYE_POINT_SGIS 0x81F4 +#define GL_OBJECT_POINT_SGIS 0x81F5 +#define GL_EYE_LINE_SGIS 0x81F6 +#define GL_OBJECT_LINE_SGIS 0x81F7 +#endif /* GL_SGIS_point_line_texgen */ + +#ifndef GL_SGIS_point_parameters +#define GL_SGIS_point_parameters 1 +#define GL_POINT_SIZE_MIN_SGIS 0x8126 +#define GL_POINT_SIZE_MAX_SGIS 0x8127 +#define GL_POINT_FADE_THRESHOLD_SIZE_SGIS 0x8128 +#define GL_DISTANCE_ATTENUATION_SGIS 0x8129 +typedef void (APIENTRYP PFNGLPOINTPARAMETERFSGISPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLPOINTPARAMETERFVSGISPROC) (GLenum pname, const GLfloat *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPointParameterfSGIS (GLenum pname, GLfloat param); +GLAPI void APIENTRY glPointParameterfvSGIS (GLenum pname, const GLfloat *params); +#endif +#endif /* GL_SGIS_point_parameters */ + +#ifndef GL_SGIS_sharpen_texture +#define GL_SGIS_sharpen_texture 1 +#define GL_LINEAR_SHARPEN_SGIS 0x80AD +#define GL_LINEAR_SHARPEN_ALPHA_SGIS 0x80AE +#define GL_LINEAR_SHARPEN_COLOR_SGIS 0x80AF +#define GL_SHARPEN_TEXTURE_FUNC_POINTS_SGIS 0x80B0 +typedef void (APIENTRYP PFNGLSHARPENTEXFUNCSGISPROC) (GLenum target, GLsizei n, const GLfloat *points); +typedef void (APIENTRYP PFNGLGETSHARPENTEXFUNCSGISPROC) (GLenum target, GLfloat *points); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSharpenTexFuncSGIS (GLenum target, GLsizei n, const GLfloat *points); +GLAPI void APIENTRY glGetSharpenTexFuncSGIS (GLenum target, GLfloat *points); +#endif +#endif /* GL_SGIS_sharpen_texture */ + +#ifndef GL_SGIS_texture4D +#define GL_SGIS_texture4D 1 +#define GL_PACK_SKIP_VOLUMES_SGIS 0x8130 +#define GL_PACK_IMAGE_DEPTH_SGIS 0x8131 +#define GL_UNPACK_SKIP_VOLUMES_SGIS 0x8132 +#define GL_UNPACK_IMAGE_DEPTH_SGIS 0x8133 +#define GL_TEXTURE_4D_SGIS 0x8134 +#define GL_PROXY_TEXTURE_4D_SGIS 0x8135 +#define GL_TEXTURE_4DSIZE_SGIS 0x8136 +#define GL_TEXTURE_WRAP_Q_SGIS 0x8137 +#define GL_MAX_4D_TEXTURE_SIZE_SGIS 0x8138 +#define GL_TEXTURE_4D_BINDING_SGIS 0x814F +typedef void (APIENTRYP PFNGLTEXIMAGE4DSGISPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLsizei size4d, GLint border, GLenum format, GLenum type, const void *pixels); +typedef void (APIENTRYP PFNGLTEXSUBIMAGE4DSGISPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint woffset, GLsizei width, GLsizei height, GLsizei depth, GLsizei size4d, GLenum format, GLenum type, const void *pixels); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTexImage4DSGIS (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLsizei size4d, GLint border, GLenum format, GLenum type, const void *pixels); +GLAPI void APIENTRY glTexSubImage4DSGIS (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint woffset, GLsizei width, GLsizei height, GLsizei depth, GLsizei size4d, GLenum format, GLenum type, const void *pixels); +#endif +#endif /* GL_SGIS_texture4D */ + +#ifndef GL_SGIS_texture_border_clamp +#define GL_SGIS_texture_border_clamp 1 +#define GL_CLAMP_TO_BORDER_SGIS 0x812D +#endif /* GL_SGIS_texture_border_clamp */ + +#ifndef GL_SGIS_texture_color_mask +#define GL_SGIS_texture_color_mask 1 +#define GL_TEXTURE_COLOR_WRITEMASK_SGIS 0x81EF +typedef void (APIENTRYP PFNGLTEXTURECOLORMASKSGISPROC) (GLboolean red, GLboolean green, GLboolean blue, GLboolean alpha); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTextureColorMaskSGIS (GLboolean red, GLboolean green, GLboolean blue, GLboolean alpha); +#endif +#endif /* GL_SGIS_texture_color_mask */ + +#ifndef GL_SGIS_texture_edge_clamp +#define GL_SGIS_texture_edge_clamp 1 +#define GL_CLAMP_TO_EDGE_SGIS 0x812F +#endif /* GL_SGIS_texture_edge_clamp */ + +#ifndef GL_SGIS_texture_filter4 +#define GL_SGIS_texture_filter4 1 +#define GL_FILTER4_SGIS 0x8146 +#define GL_TEXTURE_FILTER4_SIZE_SGIS 0x8147 +typedef void (APIENTRYP PFNGLGETTEXFILTERFUNCSGISPROC) (GLenum target, GLenum filter, GLfloat *weights); +typedef void (APIENTRYP PFNGLTEXFILTERFUNCSGISPROC) (GLenum target, GLenum filter, GLsizei n, const GLfloat *weights); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetTexFilterFuncSGIS (GLenum target, GLenum filter, GLfloat *weights); +GLAPI void APIENTRY glTexFilterFuncSGIS (GLenum target, GLenum filter, GLsizei n, const GLfloat *weights); +#endif +#endif /* GL_SGIS_texture_filter4 */ + +#ifndef GL_SGIS_texture_lod +#define GL_SGIS_texture_lod 1 +#define GL_TEXTURE_MIN_LOD_SGIS 0x813A +#define GL_TEXTURE_MAX_LOD_SGIS 0x813B +#define GL_TEXTURE_BASE_LEVEL_SGIS 0x813C +#define GL_TEXTURE_MAX_LEVEL_SGIS 0x813D +#endif /* GL_SGIS_texture_lod */ + +#ifndef GL_SGIS_texture_select +#define GL_SGIS_texture_select 1 +#define GL_DUAL_ALPHA4_SGIS 0x8110 +#define GL_DUAL_ALPHA8_SGIS 0x8111 +#define GL_DUAL_ALPHA12_SGIS 0x8112 +#define GL_DUAL_ALPHA16_SGIS 0x8113 +#define GL_DUAL_LUMINANCE4_SGIS 0x8114 +#define GL_DUAL_LUMINANCE8_SGIS 0x8115 +#define GL_DUAL_LUMINANCE12_SGIS 0x8116 +#define GL_DUAL_LUMINANCE16_SGIS 0x8117 +#define GL_DUAL_INTENSITY4_SGIS 0x8118 +#define GL_DUAL_INTENSITY8_SGIS 0x8119 +#define GL_DUAL_INTENSITY12_SGIS 0x811A +#define GL_DUAL_INTENSITY16_SGIS 0x811B +#define GL_DUAL_LUMINANCE_ALPHA4_SGIS 0x811C +#define GL_DUAL_LUMINANCE_ALPHA8_SGIS 0x811D +#define GL_QUAD_ALPHA4_SGIS 0x811E +#define GL_QUAD_ALPHA8_SGIS 0x811F +#define GL_QUAD_LUMINANCE4_SGIS 0x8120 +#define GL_QUAD_LUMINANCE8_SGIS 0x8121 +#define GL_QUAD_INTENSITY4_SGIS 0x8122 +#define GL_QUAD_INTENSITY8_SGIS 0x8123 +#define GL_DUAL_TEXTURE_SELECT_SGIS 0x8124 +#define GL_QUAD_TEXTURE_SELECT_SGIS 0x8125 +#endif /* GL_SGIS_texture_select */ + +#ifndef GL_SGIX_async +#define GL_SGIX_async 1 +#define GL_ASYNC_MARKER_SGIX 0x8329 +typedef void (APIENTRYP PFNGLASYNCMARKERSGIXPROC) (GLuint marker); +typedef GLint (APIENTRYP PFNGLFINISHASYNCSGIXPROC) (GLuint *markerp); +typedef GLint (APIENTRYP PFNGLPOLLASYNCSGIXPROC) (GLuint *markerp); +typedef GLuint (APIENTRYP PFNGLGENASYNCMARKERSSGIXPROC) (GLsizei range); +typedef void (APIENTRYP PFNGLDELETEASYNCMARKERSSGIXPROC) (GLuint marker, GLsizei range); +typedef GLboolean (APIENTRYP PFNGLISASYNCMARKERSGIXPROC) (GLuint marker); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glAsyncMarkerSGIX (GLuint marker); +GLAPI GLint APIENTRY glFinishAsyncSGIX (GLuint *markerp); +GLAPI GLint APIENTRY glPollAsyncSGIX (GLuint *markerp); +GLAPI GLuint APIENTRY glGenAsyncMarkersSGIX (GLsizei range); +GLAPI void APIENTRY glDeleteAsyncMarkersSGIX (GLuint marker, GLsizei range); +GLAPI GLboolean APIENTRY glIsAsyncMarkerSGIX (GLuint marker); +#endif +#endif /* GL_SGIX_async */ + +#ifndef GL_SGIX_async_histogram +#define GL_SGIX_async_histogram 1 +#define GL_ASYNC_HISTOGRAM_SGIX 0x832C +#define GL_MAX_ASYNC_HISTOGRAM_SGIX 0x832D +#endif /* GL_SGIX_async_histogram */ + +#ifndef GL_SGIX_async_pixel +#define GL_SGIX_async_pixel 1 +#define GL_ASYNC_TEX_IMAGE_SGIX 0x835C +#define GL_ASYNC_DRAW_PIXELS_SGIX 0x835D +#define GL_ASYNC_READ_PIXELS_SGIX 0x835E +#define GL_MAX_ASYNC_TEX_IMAGE_SGIX 0x835F +#define GL_MAX_ASYNC_DRAW_PIXELS_SGIX 0x8360 +#define GL_MAX_ASYNC_READ_PIXELS_SGIX 0x8361 +#endif /* GL_SGIX_async_pixel */ + +#ifndef GL_SGIX_blend_alpha_minmax +#define GL_SGIX_blend_alpha_minmax 1 +#define GL_ALPHA_MIN_SGIX 0x8320 +#define GL_ALPHA_MAX_SGIX 0x8321 +#endif /* GL_SGIX_blend_alpha_minmax */ + +#ifndef GL_SGIX_calligraphic_fragment +#define GL_SGIX_calligraphic_fragment 1 +#define GL_CALLIGRAPHIC_FRAGMENT_SGIX 0x8183 +#endif /* GL_SGIX_calligraphic_fragment */ + +#ifndef GL_SGIX_clipmap +#define GL_SGIX_clipmap 1 +#define GL_LINEAR_CLIPMAP_LINEAR_SGIX 0x8170 +#define GL_TEXTURE_CLIPMAP_CENTER_SGIX 0x8171 +#define GL_TEXTURE_CLIPMAP_FRAME_SGIX 0x8172 +#define GL_TEXTURE_CLIPMAP_OFFSET_SGIX 0x8173 +#define GL_TEXTURE_CLIPMAP_VIRTUAL_DEPTH_SGIX 0x8174 +#define GL_TEXTURE_CLIPMAP_LOD_OFFSET_SGIX 0x8175 +#define GL_TEXTURE_CLIPMAP_DEPTH_SGIX 0x8176 +#define GL_MAX_CLIPMAP_DEPTH_SGIX 0x8177 +#define GL_MAX_CLIPMAP_VIRTUAL_DEPTH_SGIX 0x8178 +#define GL_NEAREST_CLIPMAP_NEAREST_SGIX 0x844D +#define GL_NEAREST_CLIPMAP_LINEAR_SGIX 0x844E +#define GL_LINEAR_CLIPMAP_NEAREST_SGIX 0x844F +#endif /* GL_SGIX_clipmap */ + +#ifndef GL_SGIX_convolution_accuracy +#define GL_SGIX_convolution_accuracy 1 +#define GL_CONVOLUTION_HINT_SGIX 0x8316 +#endif /* GL_SGIX_convolution_accuracy */ + +#ifndef GL_SGIX_depth_pass_instrument +#define GL_SGIX_depth_pass_instrument 1 +#endif /* GL_SGIX_depth_pass_instrument */ + +#ifndef GL_SGIX_depth_texture +#define GL_SGIX_depth_texture 1 +#define GL_DEPTH_COMPONENT16_SGIX 0x81A5 +#define GL_DEPTH_COMPONENT24_SGIX 0x81A6 +#define GL_DEPTH_COMPONENT32_SGIX 0x81A7 +#endif /* GL_SGIX_depth_texture */ + +#ifndef GL_SGIX_flush_raster +#define GL_SGIX_flush_raster 1 +typedef void (APIENTRYP PFNGLFLUSHRASTERSGIXPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFlushRasterSGIX (void); +#endif +#endif /* GL_SGIX_flush_raster */ + +#ifndef GL_SGIX_fog_offset +#define GL_SGIX_fog_offset 1 +#define GL_FOG_OFFSET_SGIX 0x8198 +#define GL_FOG_OFFSET_VALUE_SGIX 0x8199 +#endif /* GL_SGIX_fog_offset */ + +#ifndef GL_SGIX_fragment_lighting +#define GL_SGIX_fragment_lighting 1 +#define GL_FRAGMENT_LIGHTING_SGIX 0x8400 +#define GL_FRAGMENT_COLOR_MATERIAL_SGIX 0x8401 +#define GL_FRAGMENT_COLOR_MATERIAL_FACE_SGIX 0x8402 +#define GL_FRAGMENT_COLOR_MATERIAL_PARAMETER_SGIX 0x8403 +#define GL_MAX_FRAGMENT_LIGHTS_SGIX 0x8404 +#define GL_MAX_ACTIVE_LIGHTS_SGIX 0x8405 +#define GL_CURRENT_RASTER_NORMAL_SGIX 0x8406 +#define GL_LIGHT_ENV_MODE_SGIX 0x8407 +#define GL_FRAGMENT_LIGHT_MODEL_LOCAL_VIEWER_SGIX 0x8408 +#define GL_FRAGMENT_LIGHT_MODEL_TWO_SIDE_SGIX 0x8409 +#define GL_FRAGMENT_LIGHT_MODEL_AMBIENT_SGIX 0x840A +#define GL_FRAGMENT_LIGHT_MODEL_NORMAL_INTERPOLATION_SGIX 0x840B +#define GL_FRAGMENT_LIGHT0_SGIX 0x840C +#define GL_FRAGMENT_LIGHT1_SGIX 0x840D +#define GL_FRAGMENT_LIGHT2_SGIX 0x840E +#define GL_FRAGMENT_LIGHT3_SGIX 0x840F +#define GL_FRAGMENT_LIGHT4_SGIX 0x8410 +#define GL_FRAGMENT_LIGHT5_SGIX 0x8411 +#define GL_FRAGMENT_LIGHT6_SGIX 0x8412 +#define GL_FRAGMENT_LIGHT7_SGIX 0x8413 +typedef void (APIENTRYP PFNGLFRAGMENTCOLORMATERIALSGIXPROC) (GLenum face, GLenum mode); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTFSGIXPROC) (GLenum light, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTFVSGIXPROC) (GLenum light, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTISGIXPROC) (GLenum light, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTIVSGIXPROC) (GLenum light, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTMODELFSGIXPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTMODELFVSGIXPROC) (GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTMODELISGIXPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLFRAGMENTLIGHTMODELIVSGIXPROC) (GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLFRAGMENTMATERIALFSGIXPROC) (GLenum face, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLFRAGMENTMATERIALFVSGIXPROC) (GLenum face, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLFRAGMENTMATERIALISGIXPROC) (GLenum face, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLFRAGMENTMATERIALIVSGIXPROC) (GLenum face, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLGETFRAGMENTLIGHTFVSGIXPROC) (GLenum light, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETFRAGMENTLIGHTIVSGIXPROC) (GLenum light, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLGETFRAGMENTMATERIALFVSGIXPROC) (GLenum face, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETFRAGMENTMATERIALIVSGIXPROC) (GLenum face, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLLIGHTENVISGIXPROC) (GLenum pname, GLint param); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFragmentColorMaterialSGIX (GLenum face, GLenum mode); +GLAPI void APIENTRY glFragmentLightfSGIX (GLenum light, GLenum pname, GLfloat param); +GLAPI void APIENTRY glFragmentLightfvSGIX (GLenum light, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glFragmentLightiSGIX (GLenum light, GLenum pname, GLint param); +GLAPI void APIENTRY glFragmentLightivSGIX (GLenum light, GLenum pname, const GLint *params); +GLAPI void APIENTRY glFragmentLightModelfSGIX (GLenum pname, GLfloat param); +GLAPI void APIENTRY glFragmentLightModelfvSGIX (GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glFragmentLightModeliSGIX (GLenum pname, GLint param); +GLAPI void APIENTRY glFragmentLightModelivSGIX (GLenum pname, const GLint *params); +GLAPI void APIENTRY glFragmentMaterialfSGIX (GLenum face, GLenum pname, GLfloat param); +GLAPI void APIENTRY glFragmentMaterialfvSGIX (GLenum face, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glFragmentMaterialiSGIX (GLenum face, GLenum pname, GLint param); +GLAPI void APIENTRY glFragmentMaterialivSGIX (GLenum face, GLenum pname, const GLint *params); +GLAPI void APIENTRY glGetFragmentLightfvSGIX (GLenum light, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetFragmentLightivSGIX (GLenum light, GLenum pname, GLint *params); +GLAPI void APIENTRY glGetFragmentMaterialfvSGIX (GLenum face, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetFragmentMaterialivSGIX (GLenum face, GLenum pname, GLint *params); +GLAPI void APIENTRY glLightEnviSGIX (GLenum pname, GLint param); +#endif +#endif /* GL_SGIX_fragment_lighting */ + +#ifndef GL_SGIX_framezoom +#define GL_SGIX_framezoom 1 +#define GL_FRAMEZOOM_SGIX 0x818B +#define GL_FRAMEZOOM_FACTOR_SGIX 0x818C +#define GL_MAX_FRAMEZOOM_FACTOR_SGIX 0x818D +typedef void (APIENTRYP PFNGLFRAMEZOOMSGIXPROC) (GLint factor); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFrameZoomSGIX (GLint factor); +#endif +#endif /* GL_SGIX_framezoom */ + +#ifndef GL_SGIX_igloo_interface +#define GL_SGIX_igloo_interface 1 +typedef void (APIENTRYP PFNGLIGLOOINTERFACESGIXPROC) (GLenum pname, const void *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glIglooInterfaceSGIX (GLenum pname, const void *params); +#endif +#endif /* GL_SGIX_igloo_interface */ + +#ifndef GL_SGIX_instruments +#define GL_SGIX_instruments 1 +#define GL_INSTRUMENT_BUFFER_POINTER_SGIX 0x8180 +#define GL_INSTRUMENT_MEASUREMENTS_SGIX 0x8181 +typedef GLint (APIENTRYP PFNGLGETINSTRUMENTSSGIXPROC) (void); +typedef void (APIENTRYP PFNGLINSTRUMENTSBUFFERSGIXPROC) (GLsizei size, GLint *buffer); +typedef GLint (APIENTRYP PFNGLPOLLINSTRUMENTSSGIXPROC) (GLint *marker_p); +typedef void (APIENTRYP PFNGLREADINSTRUMENTSSGIXPROC) (GLint marker); +typedef void (APIENTRYP PFNGLSTARTINSTRUMENTSSGIXPROC) (void); +typedef void (APIENTRYP PFNGLSTOPINSTRUMENTSSGIXPROC) (GLint marker); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI GLint APIENTRY glGetInstrumentsSGIX (void); +GLAPI void APIENTRY glInstrumentsBufferSGIX (GLsizei size, GLint *buffer); +GLAPI GLint APIENTRY glPollInstrumentsSGIX (GLint *marker_p); +GLAPI void APIENTRY glReadInstrumentsSGIX (GLint marker); +GLAPI void APIENTRY glStartInstrumentsSGIX (void); +GLAPI void APIENTRY glStopInstrumentsSGIX (GLint marker); +#endif +#endif /* GL_SGIX_instruments */ + +#ifndef GL_SGIX_interlace +#define GL_SGIX_interlace 1 +#define GL_INTERLACE_SGIX 0x8094 +#endif /* GL_SGIX_interlace */ + +#ifndef GL_SGIX_ir_instrument1 +#define GL_SGIX_ir_instrument1 1 +#define GL_IR_INSTRUMENT1_SGIX 0x817F +#endif /* GL_SGIX_ir_instrument1 */ + +#ifndef GL_SGIX_list_priority +#define GL_SGIX_list_priority 1 +#define GL_LIST_PRIORITY_SGIX 0x8182 +typedef void (APIENTRYP PFNGLGETLISTPARAMETERFVSGIXPROC) (GLuint list, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETLISTPARAMETERIVSGIXPROC) (GLuint list, GLenum pname, GLint *params); +typedef void (APIENTRYP PFNGLLISTPARAMETERFSGIXPROC) (GLuint list, GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLLISTPARAMETERFVSGIXPROC) (GLuint list, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLLISTPARAMETERISGIXPROC) (GLuint list, GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLLISTPARAMETERIVSGIXPROC) (GLuint list, GLenum pname, const GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGetListParameterfvSGIX (GLuint list, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetListParameterivSGIX (GLuint list, GLenum pname, GLint *params); +GLAPI void APIENTRY glListParameterfSGIX (GLuint list, GLenum pname, GLfloat param); +GLAPI void APIENTRY glListParameterfvSGIX (GLuint list, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glListParameteriSGIX (GLuint list, GLenum pname, GLint param); +GLAPI void APIENTRY glListParameterivSGIX (GLuint list, GLenum pname, const GLint *params); +#endif +#endif /* GL_SGIX_list_priority */ + +#ifndef GL_SGIX_pixel_texture +#define GL_SGIX_pixel_texture 1 +#define GL_PIXEL_TEX_GEN_SGIX 0x8139 +#define GL_PIXEL_TEX_GEN_MODE_SGIX 0x832B +typedef void (APIENTRYP PFNGLPIXELTEXGENSGIXPROC) (GLenum mode); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glPixelTexGenSGIX (GLenum mode); +#endif +#endif /* GL_SGIX_pixel_texture */ + +#ifndef GL_SGIX_pixel_tiles +#define GL_SGIX_pixel_tiles 1 +#define GL_PIXEL_TILE_BEST_ALIGNMENT_SGIX 0x813E +#define GL_PIXEL_TILE_CACHE_INCREMENT_SGIX 0x813F +#define GL_PIXEL_TILE_WIDTH_SGIX 0x8140 +#define GL_PIXEL_TILE_HEIGHT_SGIX 0x8141 +#define GL_PIXEL_TILE_GRID_WIDTH_SGIX 0x8142 +#define GL_PIXEL_TILE_GRID_HEIGHT_SGIX 0x8143 +#define GL_PIXEL_TILE_GRID_DEPTH_SGIX 0x8144 +#define GL_PIXEL_TILE_CACHE_SIZE_SGIX 0x8145 +#endif /* GL_SGIX_pixel_tiles */ + +#ifndef GL_SGIX_polynomial_ffd +#define GL_SGIX_polynomial_ffd 1 +#define GL_TEXTURE_DEFORMATION_BIT_SGIX 0x00000001 +#define GL_GEOMETRY_DEFORMATION_BIT_SGIX 0x00000002 +#define GL_GEOMETRY_DEFORMATION_SGIX 0x8194 +#define GL_TEXTURE_DEFORMATION_SGIX 0x8195 +#define GL_DEFORMATIONS_MASK_SGIX 0x8196 +#define GL_MAX_DEFORMATION_ORDER_SGIX 0x8197 +typedef void (APIENTRYP PFNGLDEFORMATIONMAP3DSGIXPROC) (GLenum target, GLdouble u1, GLdouble u2, GLint ustride, GLint uorder, GLdouble v1, GLdouble v2, GLint vstride, GLint vorder, GLdouble w1, GLdouble w2, GLint wstride, GLint worder, const GLdouble *points); +typedef void (APIENTRYP PFNGLDEFORMATIONMAP3FSGIXPROC) (GLenum target, GLfloat u1, GLfloat u2, GLint ustride, GLint uorder, GLfloat v1, GLfloat v2, GLint vstride, GLint vorder, GLfloat w1, GLfloat w2, GLint wstride, GLint worder, const GLfloat *points); +typedef void (APIENTRYP PFNGLDEFORMSGIXPROC) (GLbitfield mask); +typedef void (APIENTRYP PFNGLLOADIDENTITYDEFORMATIONMAPSGIXPROC) (GLbitfield mask); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDeformationMap3dSGIX (GLenum target, GLdouble u1, GLdouble u2, GLint ustride, GLint uorder, GLdouble v1, GLdouble v2, GLint vstride, GLint vorder, GLdouble w1, GLdouble w2, GLint wstride, GLint worder, const GLdouble *points); +GLAPI void APIENTRY glDeformationMap3fSGIX (GLenum target, GLfloat u1, GLfloat u2, GLint ustride, GLint uorder, GLfloat v1, GLfloat v2, GLint vstride, GLint vorder, GLfloat w1, GLfloat w2, GLint wstride, GLint worder, const GLfloat *points); +GLAPI void APIENTRY glDeformSGIX (GLbitfield mask); +GLAPI void APIENTRY glLoadIdentityDeformationMapSGIX (GLbitfield mask); +#endif +#endif /* GL_SGIX_polynomial_ffd */ + +#ifndef GL_SGIX_reference_plane +#define GL_SGIX_reference_plane 1 +#define GL_REFERENCE_PLANE_SGIX 0x817D +#define GL_REFERENCE_PLANE_EQUATION_SGIX 0x817E +typedef void (APIENTRYP PFNGLREFERENCEPLANESGIXPROC) (const GLdouble *equation); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glReferencePlaneSGIX (const GLdouble *equation); +#endif +#endif /* GL_SGIX_reference_plane */ + +#ifndef GL_SGIX_resample +#define GL_SGIX_resample 1 +#define GL_PACK_RESAMPLE_SGIX 0x842C +#define GL_UNPACK_RESAMPLE_SGIX 0x842D +#define GL_RESAMPLE_REPLICATE_SGIX 0x842E +#define GL_RESAMPLE_ZERO_FILL_SGIX 0x842F +#define GL_RESAMPLE_DECIMATE_SGIX 0x8430 +#endif /* GL_SGIX_resample */ + +#ifndef GL_SGIX_scalebias_hint +#define GL_SGIX_scalebias_hint 1 +#define GL_SCALEBIAS_HINT_SGIX 0x8322 +#endif /* GL_SGIX_scalebias_hint */ + +#ifndef GL_SGIX_shadow +#define GL_SGIX_shadow 1 +#define GL_TEXTURE_COMPARE_SGIX 0x819A +#define GL_TEXTURE_COMPARE_OPERATOR_SGIX 0x819B +#define GL_TEXTURE_LEQUAL_R_SGIX 0x819C +#define GL_TEXTURE_GEQUAL_R_SGIX 0x819D +#endif /* GL_SGIX_shadow */ + +#ifndef GL_SGIX_shadow_ambient +#define GL_SGIX_shadow_ambient 1 +#define GL_SHADOW_AMBIENT_SGIX 0x80BF +#endif /* GL_SGIX_shadow_ambient */ + +#ifndef GL_SGIX_sprite +#define GL_SGIX_sprite 1 +#define GL_SPRITE_SGIX 0x8148 +#define GL_SPRITE_MODE_SGIX 0x8149 +#define GL_SPRITE_AXIS_SGIX 0x814A +#define GL_SPRITE_TRANSLATION_SGIX 0x814B +#define GL_SPRITE_AXIAL_SGIX 0x814C +#define GL_SPRITE_OBJECT_ALIGNED_SGIX 0x814D +#define GL_SPRITE_EYE_ALIGNED_SGIX 0x814E +typedef void (APIENTRYP PFNGLSPRITEPARAMETERFSGIXPROC) (GLenum pname, GLfloat param); +typedef void (APIENTRYP PFNGLSPRITEPARAMETERFVSGIXPROC) (GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLSPRITEPARAMETERISGIXPROC) (GLenum pname, GLint param); +typedef void (APIENTRYP PFNGLSPRITEPARAMETERIVSGIXPROC) (GLenum pname, const GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glSpriteParameterfSGIX (GLenum pname, GLfloat param); +GLAPI void APIENTRY glSpriteParameterfvSGIX (GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glSpriteParameteriSGIX (GLenum pname, GLint param); +GLAPI void APIENTRY glSpriteParameterivSGIX (GLenum pname, const GLint *params); +#endif +#endif /* GL_SGIX_sprite */ + +#ifndef GL_SGIX_subsample +#define GL_SGIX_subsample 1 +#define GL_PACK_SUBSAMPLE_RATE_SGIX 0x85A0 +#define GL_UNPACK_SUBSAMPLE_RATE_SGIX 0x85A1 +#define GL_PIXEL_SUBSAMPLE_4444_SGIX 0x85A2 +#define GL_PIXEL_SUBSAMPLE_2424_SGIX 0x85A3 +#define GL_PIXEL_SUBSAMPLE_4242_SGIX 0x85A4 +#endif /* GL_SGIX_subsample */ + +#ifndef GL_SGIX_tag_sample_buffer +#define GL_SGIX_tag_sample_buffer 1 +typedef void (APIENTRYP PFNGLTAGSAMPLEBUFFERSGIXPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glTagSampleBufferSGIX (void); +#endif +#endif /* GL_SGIX_tag_sample_buffer */ + +#ifndef GL_SGIX_texture_add_env +#define GL_SGIX_texture_add_env 1 +#define GL_TEXTURE_ENV_BIAS_SGIX 0x80BE +#endif /* GL_SGIX_texture_add_env */ + +#ifndef GL_SGIX_texture_coordinate_clamp +#define GL_SGIX_texture_coordinate_clamp 1 +#define GL_TEXTURE_MAX_CLAMP_S_SGIX 0x8369 +#define GL_TEXTURE_MAX_CLAMP_T_SGIX 0x836A +#define GL_TEXTURE_MAX_CLAMP_R_SGIX 0x836B +#endif /* GL_SGIX_texture_coordinate_clamp */ + +#ifndef GL_SGIX_texture_lod_bias +#define GL_SGIX_texture_lod_bias 1 +#define GL_TEXTURE_LOD_BIAS_S_SGIX 0x818E +#define GL_TEXTURE_LOD_BIAS_T_SGIX 0x818F +#define GL_TEXTURE_LOD_BIAS_R_SGIX 0x8190 +#endif /* GL_SGIX_texture_lod_bias */ + +#ifndef GL_SGIX_texture_multi_buffer +#define GL_SGIX_texture_multi_buffer 1 +#define GL_TEXTURE_MULTI_BUFFER_HINT_SGIX 0x812E +#endif /* GL_SGIX_texture_multi_buffer */ + +#ifndef GL_SGIX_texture_scale_bias +#define GL_SGIX_texture_scale_bias 1 +#define GL_POST_TEXTURE_FILTER_BIAS_SGIX 0x8179 +#define GL_POST_TEXTURE_FILTER_SCALE_SGIX 0x817A +#define GL_POST_TEXTURE_FILTER_BIAS_RANGE_SGIX 0x817B +#define GL_POST_TEXTURE_FILTER_SCALE_RANGE_SGIX 0x817C +#endif /* GL_SGIX_texture_scale_bias */ + +#ifndef GL_SGIX_vertex_preclip +#define GL_SGIX_vertex_preclip 1 +#define GL_VERTEX_PRECLIP_SGIX 0x83EE +#define GL_VERTEX_PRECLIP_HINT_SGIX 0x83EF +#endif /* GL_SGIX_vertex_preclip */ + +#ifndef GL_SGIX_ycrcb +#define GL_SGIX_ycrcb 1 +#define GL_YCRCB_422_SGIX 0x81BB +#define GL_YCRCB_444_SGIX 0x81BC +#endif /* GL_SGIX_ycrcb */ + +#ifndef GL_SGIX_ycrcb_subsample +#define GL_SGIX_ycrcb_subsample 1 +#endif /* GL_SGIX_ycrcb_subsample */ + +#ifndef GL_SGIX_ycrcba +#define GL_SGIX_ycrcba 1 +#define GL_YCRCB_SGIX 0x8318 +#define GL_YCRCBA_SGIX 0x8319 +#endif /* GL_SGIX_ycrcba */ + +#ifndef GL_SGI_color_matrix +#define GL_SGI_color_matrix 1 +#define GL_COLOR_MATRIX_SGI 0x80B1 +#define GL_COLOR_MATRIX_STACK_DEPTH_SGI 0x80B2 +#define GL_MAX_COLOR_MATRIX_STACK_DEPTH_SGI 0x80B3 +#define GL_POST_COLOR_MATRIX_RED_SCALE_SGI 0x80B4 +#define GL_POST_COLOR_MATRIX_GREEN_SCALE_SGI 0x80B5 +#define GL_POST_COLOR_MATRIX_BLUE_SCALE_SGI 0x80B6 +#define GL_POST_COLOR_MATRIX_ALPHA_SCALE_SGI 0x80B7 +#define GL_POST_COLOR_MATRIX_RED_BIAS_SGI 0x80B8 +#define GL_POST_COLOR_MATRIX_GREEN_BIAS_SGI 0x80B9 +#define GL_POST_COLOR_MATRIX_BLUE_BIAS_SGI 0x80BA +#define GL_POST_COLOR_MATRIX_ALPHA_BIAS_SGI 0x80BB +#endif /* GL_SGI_color_matrix */ + +#ifndef GL_SGI_color_table +#define GL_SGI_color_table 1 +#define GL_COLOR_TABLE_SGI 0x80D0 +#define GL_POST_CONVOLUTION_COLOR_TABLE_SGI 0x80D1 +#define GL_POST_COLOR_MATRIX_COLOR_TABLE_SGI 0x80D2 +#define GL_PROXY_COLOR_TABLE_SGI 0x80D3 +#define GL_PROXY_POST_CONVOLUTION_COLOR_TABLE_SGI 0x80D4 +#define GL_PROXY_POST_COLOR_MATRIX_COLOR_TABLE_SGI 0x80D5 +#define GL_COLOR_TABLE_SCALE_SGI 0x80D6 +#define GL_COLOR_TABLE_BIAS_SGI 0x80D7 +#define GL_COLOR_TABLE_FORMAT_SGI 0x80D8 +#define GL_COLOR_TABLE_WIDTH_SGI 0x80D9 +#define GL_COLOR_TABLE_RED_SIZE_SGI 0x80DA +#define GL_COLOR_TABLE_GREEN_SIZE_SGI 0x80DB +#define GL_COLOR_TABLE_BLUE_SIZE_SGI 0x80DC +#define GL_COLOR_TABLE_ALPHA_SIZE_SGI 0x80DD +#define GL_COLOR_TABLE_LUMINANCE_SIZE_SGI 0x80DE +#define GL_COLOR_TABLE_INTENSITY_SIZE_SGI 0x80DF +typedef void (APIENTRYP PFNGLCOLORTABLESGIPROC) (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *table); +typedef void (APIENTRYP PFNGLCOLORTABLEPARAMETERFVSGIPROC) (GLenum target, GLenum pname, const GLfloat *params); +typedef void (APIENTRYP PFNGLCOLORTABLEPARAMETERIVSGIPROC) (GLenum target, GLenum pname, const GLint *params); +typedef void (APIENTRYP PFNGLCOPYCOLORTABLESGIPROC) (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +typedef void (APIENTRYP PFNGLGETCOLORTABLESGIPROC) (GLenum target, GLenum format, GLenum type, void *table); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPARAMETERFVSGIPROC) (GLenum target, GLenum pname, GLfloat *params); +typedef void (APIENTRYP PFNGLGETCOLORTABLEPARAMETERIVSGIPROC) (GLenum target, GLenum pname, GLint *params); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColorTableSGI (GLenum target, GLenum internalformat, GLsizei width, GLenum format, GLenum type, const void *table); +GLAPI void APIENTRY glColorTableParameterfvSGI (GLenum target, GLenum pname, const GLfloat *params); +GLAPI void APIENTRY glColorTableParameterivSGI (GLenum target, GLenum pname, const GLint *params); +GLAPI void APIENTRY glCopyColorTableSGI (GLenum target, GLenum internalformat, GLint x, GLint y, GLsizei width); +GLAPI void APIENTRY glGetColorTableSGI (GLenum target, GLenum format, GLenum type, void *table); +GLAPI void APIENTRY glGetColorTableParameterfvSGI (GLenum target, GLenum pname, GLfloat *params); +GLAPI void APIENTRY glGetColorTableParameterivSGI (GLenum target, GLenum pname, GLint *params); +#endif +#endif /* GL_SGI_color_table */ + +#ifndef GL_SGI_texture_color_table +#define GL_SGI_texture_color_table 1 +#define GL_TEXTURE_COLOR_TABLE_SGI 0x80BC +#define GL_PROXY_TEXTURE_COLOR_TABLE_SGI 0x80BD +#endif /* GL_SGI_texture_color_table */ + +#ifndef GL_SUNX_constant_data +#define GL_SUNX_constant_data 1 +#define GL_UNPACK_CONSTANT_DATA_SUNX 0x81D5 +#define GL_TEXTURE_CONSTANT_DATA_SUNX 0x81D6 +typedef void (APIENTRYP PFNGLFINISHTEXTURESUNXPROC) (void); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glFinishTextureSUNX (void); +#endif +#endif /* GL_SUNX_constant_data */ + +#ifndef GL_SUN_convolution_border_modes +#define GL_SUN_convolution_border_modes 1 +#define GL_WRAP_BORDER_SUN 0x81D4 +#endif /* GL_SUN_convolution_border_modes */ + +#ifndef GL_SUN_global_alpha +#define GL_SUN_global_alpha 1 +#define GL_GLOBAL_ALPHA_SUN 0x81D9 +#define GL_GLOBAL_ALPHA_FACTOR_SUN 0x81DA +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORBSUNPROC) (GLbyte factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORSSUNPROC) (GLshort factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORISUNPROC) (GLint factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORFSUNPROC) (GLfloat factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORDSUNPROC) (GLdouble factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORUBSUNPROC) (GLubyte factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORUSSUNPROC) (GLushort factor); +typedef void (APIENTRYP PFNGLGLOBALALPHAFACTORUISUNPROC) (GLuint factor); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glGlobalAlphaFactorbSUN (GLbyte factor); +GLAPI void APIENTRY glGlobalAlphaFactorsSUN (GLshort factor); +GLAPI void APIENTRY glGlobalAlphaFactoriSUN (GLint factor); +GLAPI void APIENTRY glGlobalAlphaFactorfSUN (GLfloat factor); +GLAPI void APIENTRY glGlobalAlphaFactordSUN (GLdouble factor); +GLAPI void APIENTRY glGlobalAlphaFactorubSUN (GLubyte factor); +GLAPI void APIENTRY glGlobalAlphaFactorusSUN (GLushort factor); +GLAPI void APIENTRY glGlobalAlphaFactoruiSUN (GLuint factor); +#endif +#endif /* GL_SUN_global_alpha */ + +#ifndef GL_SUN_mesh_array +#define GL_SUN_mesh_array 1 +#define GL_QUAD_MESH_SUN 0x8614 +#define GL_TRIANGLE_MESH_SUN 0x8615 +typedef void (APIENTRYP PFNGLDRAWMESHARRAYSSUNPROC) (GLenum mode, GLint first, GLsizei count, GLsizei width); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glDrawMeshArraysSUN (GLenum mode, GLint first, GLsizei count, GLsizei width); +#endif +#endif /* GL_SUN_mesh_array */ + +#ifndef GL_SUN_slice_accum +#define GL_SUN_slice_accum 1 +#define GL_SLICE_ACCUM_SUN 0x85CC +#endif /* GL_SUN_slice_accum */ + +#ifndef GL_SUN_triangle_list +#define GL_SUN_triangle_list 1 +#define GL_RESTART_SUN 0x0001 +#define GL_REPLACE_MIDDLE_SUN 0x0002 +#define GL_REPLACE_OLDEST_SUN 0x0003 +#define GL_TRIANGLE_LIST_SUN 0x81D7 +#define GL_REPLACEMENT_CODE_SUN 0x81D8 +#define GL_REPLACEMENT_CODE_ARRAY_SUN 0x85C0 +#define GL_REPLACEMENT_CODE_ARRAY_TYPE_SUN 0x85C1 +#define GL_REPLACEMENT_CODE_ARRAY_STRIDE_SUN 0x85C2 +#define GL_REPLACEMENT_CODE_ARRAY_POINTER_SUN 0x85C3 +#define GL_R1UI_V3F_SUN 0x85C4 +#define GL_R1UI_C4UB_V3F_SUN 0x85C5 +#define GL_R1UI_C3F_V3F_SUN 0x85C6 +#define GL_R1UI_N3F_V3F_SUN 0x85C7 +#define GL_R1UI_C4F_N3F_V3F_SUN 0x85C8 +#define GL_R1UI_T2F_V3F_SUN 0x85C9 +#define GL_R1UI_T2F_N3F_V3F_SUN 0x85CA +#define GL_R1UI_T2F_C4F_N3F_V3F_SUN 0x85CB +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUISUNPROC) (GLuint code); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUSSUNPROC) (GLushort code); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUBSUNPROC) (GLubyte code); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUIVSUNPROC) (const GLuint *code); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUSVSUNPROC) (const GLushort *code); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUBVSUNPROC) (const GLubyte *code); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEPOINTERSUNPROC) (GLenum type, GLsizei stride, const void **pointer); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glReplacementCodeuiSUN (GLuint code); +GLAPI void APIENTRY glReplacementCodeusSUN (GLushort code); +GLAPI void APIENTRY glReplacementCodeubSUN (GLubyte code); +GLAPI void APIENTRY glReplacementCodeuivSUN (const GLuint *code); +GLAPI void APIENTRY glReplacementCodeusvSUN (const GLushort *code); +GLAPI void APIENTRY glReplacementCodeubvSUN (const GLubyte *code); +GLAPI void APIENTRY glReplacementCodePointerSUN (GLenum type, GLsizei stride, const void **pointer); +#endif +#endif /* GL_SUN_triangle_list */ + +#ifndef GL_SUN_vertex +#define GL_SUN_vertex 1 +typedef void (APIENTRYP PFNGLCOLOR4UBVERTEX2FSUNPROC) (GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y); +typedef void (APIENTRYP PFNGLCOLOR4UBVERTEX2FVSUNPROC) (const GLubyte *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLCOLOR4UBVERTEX3FSUNPROC) (GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLCOLOR4UBVERTEX3FVSUNPROC) (const GLubyte *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLCOLOR3FVERTEX3FSUNPROC) (GLfloat r, GLfloat g, GLfloat b, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLCOLOR3FVERTEX3FVSUNPROC) (const GLfloat *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLNORMAL3FVERTEX3FSUNPROC) (GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLNORMAL3FVERTEX3FVSUNPROC) (const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLCOLOR4FNORMAL3FVERTEX3FSUNPROC) (GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLCOLOR4FNORMAL3FVERTEX3FVSUNPROC) (const GLfloat *c, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD2FVERTEX3FSUNPROC) (GLfloat s, GLfloat t, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLTEXCOORD2FVERTEX3FVSUNPROC) (const GLfloat *tc, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD4FVERTEX4FSUNPROC) (GLfloat s, GLfloat t, GLfloat p, GLfloat q, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLTEXCOORD4FVERTEX4FVSUNPROC) (const GLfloat *tc, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD2FCOLOR4UBVERTEX3FSUNPROC) (GLfloat s, GLfloat t, GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLTEXCOORD2FCOLOR4UBVERTEX3FVSUNPROC) (const GLfloat *tc, const GLubyte *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD2FCOLOR3FVERTEX3FSUNPROC) (GLfloat s, GLfloat t, GLfloat r, GLfloat g, GLfloat b, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLTEXCOORD2FCOLOR3FVERTEX3FVSUNPROC) (const GLfloat *tc, const GLfloat *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD2FNORMAL3FVERTEX3FSUNPROC) (GLfloat s, GLfloat t, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLTEXCOORD2FNORMAL3FVERTEX3FVSUNPROC) (const GLfloat *tc, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD2FCOLOR4FNORMAL3FVERTEX3FSUNPROC) (GLfloat s, GLfloat t, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLTEXCOORD2FCOLOR4FNORMAL3FVERTEX3FVSUNPROC) (const GLfloat *tc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLTEXCOORD4FCOLOR4FNORMAL3FVERTEX4FSUNPROC) (GLfloat s, GLfloat t, GLfloat p, GLfloat q, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (APIENTRYP PFNGLTEXCOORD4FCOLOR4FNORMAL3FVERTEX4FVSUNPROC) (const GLfloat *tc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUIVERTEX3FSUNPROC) (GLuint rc, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUIVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUICOLOR4UBVERTEX3FSUNPROC) (GLuint rc, GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUICOLOR4UBVERTEX3FVSUNPROC) (const GLuint *rc, const GLubyte *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUICOLOR3FVERTEX3FSUNPROC) (GLuint rc, GLfloat r, GLfloat g, GLfloat b, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUICOLOR3FVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *c, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUINORMAL3FVERTEX3FSUNPROC) (GLuint rc, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUINORMAL3FVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUICOLOR4FNORMAL3FVERTEX3FSUNPROC) (GLuint rc, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUICOLOR4FNORMAL3FVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUITEXCOORD2FVERTEX3FSUNPROC) (GLuint rc, GLfloat s, GLfloat t, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUITEXCOORD2FVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *tc, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUITEXCOORD2FNORMAL3FVERTEX3FSUNPROC) (GLuint rc, GLfloat s, GLfloat t, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUITEXCOORD2FNORMAL3FVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *tc, const GLfloat *n, const GLfloat *v); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUITEXCOORD2FCOLOR4FNORMAL3FVERTEX3FSUNPROC) (GLuint rc, GLfloat s, GLfloat t, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +typedef void (APIENTRYP PFNGLREPLACEMENTCODEUITEXCOORD2FCOLOR4FNORMAL3FVERTEX3FVSUNPROC) (const GLuint *rc, const GLfloat *tc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +#ifdef GL_GLEXT_PROTOTYPES +GLAPI void APIENTRY glColor4ubVertex2fSUN (GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y); +GLAPI void APIENTRY glColor4ubVertex2fvSUN (const GLubyte *c, const GLfloat *v); +GLAPI void APIENTRY glColor4ubVertex3fSUN (GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glColor4ubVertex3fvSUN (const GLubyte *c, const GLfloat *v); +GLAPI void APIENTRY glColor3fVertex3fSUN (GLfloat r, GLfloat g, GLfloat b, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glColor3fVertex3fvSUN (const GLfloat *c, const GLfloat *v); +GLAPI void APIENTRY glNormal3fVertex3fSUN (GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glNormal3fVertex3fvSUN (const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glColor4fNormal3fVertex3fSUN (GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glColor4fNormal3fVertex3fvSUN (const GLfloat *c, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glTexCoord2fVertex3fSUN (GLfloat s, GLfloat t, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glTexCoord2fVertex3fvSUN (const GLfloat *tc, const GLfloat *v); +GLAPI void APIENTRY glTexCoord4fVertex4fSUN (GLfloat s, GLfloat t, GLfloat p, GLfloat q, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glTexCoord4fVertex4fvSUN (const GLfloat *tc, const GLfloat *v); +GLAPI void APIENTRY glTexCoord2fColor4ubVertex3fSUN (GLfloat s, GLfloat t, GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glTexCoord2fColor4ubVertex3fvSUN (const GLfloat *tc, const GLubyte *c, const GLfloat *v); +GLAPI void APIENTRY glTexCoord2fColor3fVertex3fSUN (GLfloat s, GLfloat t, GLfloat r, GLfloat g, GLfloat b, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glTexCoord2fColor3fVertex3fvSUN (const GLfloat *tc, const GLfloat *c, const GLfloat *v); +GLAPI void APIENTRY glTexCoord2fNormal3fVertex3fSUN (GLfloat s, GLfloat t, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glTexCoord2fNormal3fVertex3fvSUN (const GLfloat *tc, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glTexCoord2fColor4fNormal3fVertex3fSUN (GLfloat s, GLfloat t, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glTexCoord2fColor4fNormal3fVertex3fvSUN (const GLfloat *tc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glTexCoord4fColor4fNormal3fVertex4fSUN (GLfloat s, GLfloat t, GLfloat p, GLfloat q, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GLAPI void APIENTRY glTexCoord4fColor4fNormal3fVertex4fvSUN (const GLfloat *tc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiVertex3fSUN (GLuint rc, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiVertex3fvSUN (const GLuint *rc, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiColor4ubVertex3fSUN (GLuint rc, GLubyte r, GLubyte g, GLubyte b, GLubyte a, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiColor4ubVertex3fvSUN (const GLuint *rc, const GLubyte *c, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiColor3fVertex3fSUN (GLuint rc, GLfloat r, GLfloat g, GLfloat b, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiColor3fVertex3fvSUN (const GLuint *rc, const GLfloat *c, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiNormal3fVertex3fSUN (GLuint rc, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiNormal3fVertex3fvSUN (const GLuint *rc, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiColor4fNormal3fVertex3fSUN (GLuint rc, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiColor4fNormal3fVertex3fvSUN (const GLuint *rc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiTexCoord2fVertex3fSUN (GLuint rc, GLfloat s, GLfloat t, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiTexCoord2fVertex3fvSUN (const GLuint *rc, const GLfloat *tc, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiTexCoord2fNormal3fVertex3fSUN (GLuint rc, GLfloat s, GLfloat t, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiTexCoord2fNormal3fVertex3fvSUN (const GLuint *rc, const GLfloat *tc, const GLfloat *n, const GLfloat *v); +GLAPI void APIENTRY glReplacementCodeuiTexCoord2fColor4fNormal3fVertex3fSUN (GLuint rc, GLfloat s, GLfloat t, GLfloat r, GLfloat g, GLfloat b, GLfloat a, GLfloat nx, GLfloat ny, GLfloat nz, GLfloat x, GLfloat y, GLfloat z); +GLAPI void APIENTRY glReplacementCodeuiTexCoord2fColor4fNormal3fVertex3fvSUN (const GLuint *rc, const GLfloat *tc, const GLfloat *c, const GLfloat *n, const GLfloat *v); +#endif +#endif /* GL_SUN_vertex */ + +#ifndef GL_WIN_phong_shading +#define GL_WIN_phong_shading 1 +#define GL_PHONG_WIN 0x80EA +#define GL_PHONG_HINT_WIN 0x80EB +#endif /* GL_WIN_phong_shading */ + +#ifndef GL_WIN_specular_fog +#define GL_WIN_specular_fog 1 +#define GL_FOG_SPECULAR_TEXTURE_WIN 0x80EC +#endif /* GL_WIN_specular_fog */ + +#ifdef __cplusplus +} +#endif + +#endif diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles.h new file mode 100644 index 0000000..bcc1277 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles.h @@ -0,0 +1,38 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_opengles.h + * + * This is a simple file to encapsulate the OpenGL ES 1.X API headers. + */ + +#ifdef __IPHONEOS__ +#include +#include +#else +#include +#include +#endif + +#ifndef APIENTRY +#define APIENTRY +#endif diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2.h new file mode 100644 index 0000000..edcd1a2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2.h @@ -0,0 +1,50 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_opengles2.h + * + * This is a simple file to encapsulate the OpenGL ES 2.0 API headers. + */ +#ifndef _MSC_VER + +#ifdef __IPHONEOS__ +#include +#include +#else +#include +#include +#include +#endif + +#else /* _MSC_VER */ + +/* OpenGL ES2 headers for Visual Studio */ +#include "SDL_opengles2_khrplatform.h" +#include "SDL_opengles2_gl2platform.h" +#include "SDL_opengles2_gl2.h" +#include "SDL_opengles2_gl2ext.h" + +#endif /* _MSC_VER */ + +#ifndef APIENTRY +#define APIENTRY GL_APIENTRY +#endif diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2.h new file mode 100644 index 0000000..c62fb0a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2.h @@ -0,0 +1,621 @@ +#ifndef __gl2_h_ +#define __gl2_h_ + +/* $Revision: 20555 $ on $Date:: 2013-02-12 14:32:47 -0800 #$ */ + +/*#include */ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * This document is licensed under the SGI Free Software B License Version + * 2.0. For details, see http://oss.sgi.com/projects/FreeB/ . + */ + +/*------------------------------------------------------------------------- + * Data type definitions + *-----------------------------------------------------------------------*/ + +typedef void GLvoid; +typedef char GLchar; +typedef unsigned int GLenum; +typedef unsigned char GLboolean; +typedef unsigned int GLbitfield; +typedef khronos_int8_t GLbyte; +typedef short GLshort; +typedef int GLint; +typedef int GLsizei; +typedef khronos_uint8_t GLubyte; +typedef unsigned short GLushort; +typedef unsigned int GLuint; +typedef khronos_float_t GLfloat; +typedef khronos_float_t GLclampf; +typedef khronos_int32_t GLfixed; + +/* GL types for handling large vertex buffer objects */ +typedef khronos_intptr_t GLintptr; +typedef khronos_ssize_t GLsizeiptr; + +/* OpenGL ES core versions */ +#define GL_ES_VERSION_2_0 1 + +/* ClearBufferMask */ +#define GL_DEPTH_BUFFER_BIT 0x00000100 +#define GL_STENCIL_BUFFER_BIT 0x00000400 +#define GL_COLOR_BUFFER_BIT 0x00004000 + +/* Boolean */ +#define GL_FALSE 0 +#define GL_TRUE 1 + +/* BeginMode */ +#define GL_POINTS 0x0000 +#define GL_LINES 0x0001 +#define GL_LINE_LOOP 0x0002 +#define GL_LINE_STRIP 0x0003 +#define GL_TRIANGLES 0x0004 +#define GL_TRIANGLE_STRIP 0x0005 +#define GL_TRIANGLE_FAN 0x0006 + +/* AlphaFunction (not supported in ES20) */ +/* GL_NEVER */ +/* GL_LESS */ +/* GL_EQUAL */ +/* GL_LEQUAL */ +/* GL_GREATER */ +/* GL_NOTEQUAL */ +/* GL_GEQUAL */ +/* GL_ALWAYS */ + +/* BlendingFactorDest */ +#define GL_ZERO 0 +#define GL_ONE 1 +#define GL_SRC_COLOR 0x0300 +#define GL_ONE_MINUS_SRC_COLOR 0x0301 +#define GL_SRC_ALPHA 0x0302 +#define GL_ONE_MINUS_SRC_ALPHA 0x0303 +#define GL_DST_ALPHA 0x0304 +#define GL_ONE_MINUS_DST_ALPHA 0x0305 + +/* BlendingFactorSrc */ +/* GL_ZERO */ +/* GL_ONE */ +#define GL_DST_COLOR 0x0306 +#define GL_ONE_MINUS_DST_COLOR 0x0307 +#define GL_SRC_ALPHA_SATURATE 0x0308 +/* GL_SRC_ALPHA */ +/* GL_ONE_MINUS_SRC_ALPHA */ +/* GL_DST_ALPHA */ +/* GL_ONE_MINUS_DST_ALPHA */ + +/* BlendEquationSeparate */ +#define GL_FUNC_ADD 0x8006 +#define GL_BLEND_EQUATION 0x8009 +#define GL_BLEND_EQUATION_RGB 0x8009 /* same as BLEND_EQUATION */ +#define GL_BLEND_EQUATION_ALPHA 0x883D + +/* BlendSubtract */ +#define GL_FUNC_SUBTRACT 0x800A +#define GL_FUNC_REVERSE_SUBTRACT 0x800B + +/* Separate Blend Functions */ +#define GL_BLEND_DST_RGB 0x80C8 +#define GL_BLEND_SRC_RGB 0x80C9 +#define GL_BLEND_DST_ALPHA 0x80CA +#define GL_BLEND_SRC_ALPHA 0x80CB +#define GL_CONSTANT_COLOR 0x8001 +#define GL_ONE_MINUS_CONSTANT_COLOR 0x8002 +#define GL_CONSTANT_ALPHA 0x8003 +#define GL_ONE_MINUS_CONSTANT_ALPHA 0x8004 +#define GL_BLEND_COLOR 0x8005 + +/* Buffer Objects */ +#define GL_ARRAY_BUFFER 0x8892 +#define GL_ELEMENT_ARRAY_BUFFER 0x8893 +#define GL_ARRAY_BUFFER_BINDING 0x8894 +#define GL_ELEMENT_ARRAY_BUFFER_BINDING 0x8895 + +#define GL_STREAM_DRAW 0x88E0 +#define GL_STATIC_DRAW 0x88E4 +#define GL_DYNAMIC_DRAW 0x88E8 + +#define GL_BUFFER_SIZE 0x8764 +#define GL_BUFFER_USAGE 0x8765 + +#define GL_CURRENT_VERTEX_ATTRIB 0x8626 + +/* CullFaceMode */ +#define GL_FRONT 0x0404 +#define GL_BACK 0x0405 +#define GL_FRONT_AND_BACK 0x0408 + +/* DepthFunction */ +/* GL_NEVER */ +/* GL_LESS */ +/* GL_EQUAL */ +/* GL_LEQUAL */ +/* GL_GREATER */ +/* GL_NOTEQUAL */ +/* GL_GEQUAL */ +/* GL_ALWAYS */ + +/* EnableCap */ +#define GL_TEXTURE_2D 0x0DE1 +#define GL_CULL_FACE 0x0B44 +#define GL_BLEND 0x0BE2 +#define GL_DITHER 0x0BD0 +#define GL_STENCIL_TEST 0x0B90 +#define GL_DEPTH_TEST 0x0B71 +#define GL_SCISSOR_TEST 0x0C11 +#define GL_POLYGON_OFFSET_FILL 0x8037 +#define GL_SAMPLE_ALPHA_TO_COVERAGE 0x809E +#define GL_SAMPLE_COVERAGE 0x80A0 + +/* ErrorCode */ +#define GL_NO_ERROR 0 +#define GL_INVALID_ENUM 0x0500 +#define GL_INVALID_VALUE 0x0501 +#define GL_INVALID_OPERATION 0x0502 +#define GL_OUT_OF_MEMORY 0x0505 + +/* FrontFaceDirection */ +#define GL_CW 0x0900 +#define GL_CCW 0x0901 + +/* GetPName */ +#define GL_LINE_WIDTH 0x0B21 +#define GL_ALIASED_POINT_SIZE_RANGE 0x846D +#define GL_ALIASED_LINE_WIDTH_RANGE 0x846E +#define GL_CULL_FACE_MODE 0x0B45 +#define GL_FRONT_FACE 0x0B46 +#define GL_DEPTH_RANGE 0x0B70 +#define GL_DEPTH_WRITEMASK 0x0B72 +#define GL_DEPTH_CLEAR_VALUE 0x0B73 +#define GL_DEPTH_FUNC 0x0B74 +#define GL_STENCIL_CLEAR_VALUE 0x0B91 +#define GL_STENCIL_FUNC 0x0B92 +#define GL_STENCIL_FAIL 0x0B94 +#define GL_STENCIL_PASS_DEPTH_FAIL 0x0B95 +#define GL_STENCIL_PASS_DEPTH_PASS 0x0B96 +#define GL_STENCIL_REF 0x0B97 +#define GL_STENCIL_VALUE_MASK 0x0B93 +#define GL_STENCIL_WRITEMASK 0x0B98 +#define GL_STENCIL_BACK_FUNC 0x8800 +#define GL_STENCIL_BACK_FAIL 0x8801 +#define GL_STENCIL_BACK_PASS_DEPTH_FAIL 0x8802 +#define GL_STENCIL_BACK_PASS_DEPTH_PASS 0x8803 +#define GL_STENCIL_BACK_REF 0x8CA3 +#define GL_STENCIL_BACK_VALUE_MASK 0x8CA4 +#define GL_STENCIL_BACK_WRITEMASK 0x8CA5 +#define GL_VIEWPORT 0x0BA2 +#define GL_SCISSOR_BOX 0x0C10 +/* GL_SCISSOR_TEST */ +#define GL_COLOR_CLEAR_VALUE 0x0C22 +#define GL_COLOR_WRITEMASK 0x0C23 +#define GL_UNPACK_ALIGNMENT 0x0CF5 +#define GL_PACK_ALIGNMENT 0x0D05 +#define GL_MAX_TEXTURE_SIZE 0x0D33 +#define GL_MAX_VIEWPORT_DIMS 0x0D3A +#define GL_SUBPIXEL_BITS 0x0D50 +#define GL_RED_BITS 0x0D52 +#define GL_GREEN_BITS 0x0D53 +#define GL_BLUE_BITS 0x0D54 +#define GL_ALPHA_BITS 0x0D55 +#define GL_DEPTH_BITS 0x0D56 +#define GL_STENCIL_BITS 0x0D57 +#define GL_POLYGON_OFFSET_UNITS 0x2A00 +/* GL_POLYGON_OFFSET_FILL */ +#define GL_POLYGON_OFFSET_FACTOR 0x8038 +#define GL_TEXTURE_BINDING_2D 0x8069 +#define GL_SAMPLE_BUFFERS 0x80A8 +#define GL_SAMPLES 0x80A9 +#define GL_SAMPLE_COVERAGE_VALUE 0x80AA +#define GL_SAMPLE_COVERAGE_INVERT 0x80AB + +/* GetTextureParameter */ +/* GL_TEXTURE_MAG_FILTER */ +/* GL_TEXTURE_MIN_FILTER */ +/* GL_TEXTURE_WRAP_S */ +/* GL_TEXTURE_WRAP_T */ + +#define GL_NUM_COMPRESSED_TEXTURE_FORMATS 0x86A2 +#define GL_COMPRESSED_TEXTURE_FORMATS 0x86A3 + +/* HintMode */ +#define GL_DONT_CARE 0x1100 +#define GL_FASTEST 0x1101 +#define GL_NICEST 0x1102 + +/* HintTarget */ +#define GL_GENERATE_MIPMAP_HINT 0x8192 + +/* DataType */ +#define GL_BYTE 0x1400 +#define GL_UNSIGNED_BYTE 0x1401 +#define GL_SHORT 0x1402 +#define GL_UNSIGNED_SHORT 0x1403 +#define GL_INT 0x1404 +#define GL_UNSIGNED_INT 0x1405 +#define GL_FLOAT 0x1406 +#define GL_FIXED 0x140C + +/* PixelFormat */ +#define GL_DEPTH_COMPONENT 0x1902 +#define GL_ALPHA 0x1906 +#define GL_RGB 0x1907 +#define GL_RGBA 0x1908 +#define GL_LUMINANCE 0x1909 +#define GL_LUMINANCE_ALPHA 0x190A + +/* PixelType */ +/* GL_UNSIGNED_BYTE */ +#define GL_UNSIGNED_SHORT_4_4_4_4 0x8033 +#define GL_UNSIGNED_SHORT_5_5_5_1 0x8034 +#define GL_UNSIGNED_SHORT_5_6_5 0x8363 + +/* Shaders */ +#define GL_FRAGMENT_SHADER 0x8B30 +#define GL_VERTEX_SHADER 0x8B31 +#define GL_MAX_VERTEX_ATTRIBS 0x8869 +#define GL_MAX_VERTEX_UNIFORM_VECTORS 0x8DFB +#define GL_MAX_VARYING_VECTORS 0x8DFC +#define GL_MAX_COMBINED_TEXTURE_IMAGE_UNITS 0x8B4D +#define GL_MAX_VERTEX_TEXTURE_IMAGE_UNITS 0x8B4C +#define GL_MAX_TEXTURE_IMAGE_UNITS 0x8872 +#define GL_MAX_FRAGMENT_UNIFORM_VECTORS 0x8DFD +#define GL_SHADER_TYPE 0x8B4F +#define GL_DELETE_STATUS 0x8B80 +#define GL_LINK_STATUS 0x8B82 +#define GL_VALIDATE_STATUS 0x8B83 +#define GL_ATTACHED_SHADERS 0x8B85 +#define GL_ACTIVE_UNIFORMS 0x8B86 +#define GL_ACTIVE_UNIFORM_MAX_LENGTH 0x8B87 +#define GL_ACTIVE_ATTRIBUTES 0x8B89 +#define GL_ACTIVE_ATTRIBUTE_MAX_LENGTH 0x8B8A +#define GL_SHADING_LANGUAGE_VERSION 0x8B8C +#define GL_CURRENT_PROGRAM 0x8B8D + +/* StencilFunction */ +#define GL_NEVER 0x0200 +#define GL_LESS 0x0201 +#define GL_EQUAL 0x0202 +#define GL_LEQUAL 0x0203 +#define GL_GREATER 0x0204 +#define GL_NOTEQUAL 0x0205 +#define GL_GEQUAL 0x0206 +#define GL_ALWAYS 0x0207 + +/* StencilOp */ +/* GL_ZERO */ +#define GL_KEEP 0x1E00 +#define GL_REPLACE 0x1E01 +#define GL_INCR 0x1E02 +#define GL_DECR 0x1E03 +#define GL_INVERT 0x150A +#define GL_INCR_WRAP 0x8507 +#define GL_DECR_WRAP 0x8508 + +/* StringName */ +#define GL_VENDOR 0x1F00 +#define GL_RENDERER 0x1F01 +#define GL_VERSION 0x1F02 +#define GL_EXTENSIONS 0x1F03 + +/* TextureMagFilter */ +#define GL_NEAREST 0x2600 +#define GL_LINEAR 0x2601 + +/* TextureMinFilter */ +/* GL_NEAREST */ +/* GL_LINEAR */ +#define GL_NEAREST_MIPMAP_NEAREST 0x2700 +#define GL_LINEAR_MIPMAP_NEAREST 0x2701 +#define GL_NEAREST_MIPMAP_LINEAR 0x2702 +#define GL_LINEAR_MIPMAP_LINEAR 0x2703 + +/* TextureParameterName */ +#define GL_TEXTURE_MAG_FILTER 0x2800 +#define GL_TEXTURE_MIN_FILTER 0x2801 +#define GL_TEXTURE_WRAP_S 0x2802 +#define GL_TEXTURE_WRAP_T 0x2803 + +/* TextureTarget */ +/* GL_TEXTURE_2D */ +#define GL_TEXTURE 0x1702 + +#define GL_TEXTURE_CUBE_MAP 0x8513 +#define GL_TEXTURE_BINDING_CUBE_MAP 0x8514 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_X 0x8515 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_X 0x8516 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Y 0x8517 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Y 0x8518 +#define GL_TEXTURE_CUBE_MAP_POSITIVE_Z 0x8519 +#define GL_TEXTURE_CUBE_MAP_NEGATIVE_Z 0x851A +#define GL_MAX_CUBE_MAP_TEXTURE_SIZE 0x851C + +/* TextureUnit */ +#define GL_TEXTURE0 0x84C0 +#define GL_TEXTURE1 0x84C1 +#define GL_TEXTURE2 0x84C2 +#define GL_TEXTURE3 0x84C3 +#define GL_TEXTURE4 0x84C4 +#define GL_TEXTURE5 0x84C5 +#define GL_TEXTURE6 0x84C6 +#define GL_TEXTURE7 0x84C7 +#define GL_TEXTURE8 0x84C8 +#define GL_TEXTURE9 0x84C9 +#define GL_TEXTURE10 0x84CA +#define GL_TEXTURE11 0x84CB +#define GL_TEXTURE12 0x84CC +#define GL_TEXTURE13 0x84CD +#define GL_TEXTURE14 0x84CE +#define GL_TEXTURE15 0x84CF +#define GL_TEXTURE16 0x84D0 +#define GL_TEXTURE17 0x84D1 +#define GL_TEXTURE18 0x84D2 +#define GL_TEXTURE19 0x84D3 +#define GL_TEXTURE20 0x84D4 +#define GL_TEXTURE21 0x84D5 +#define GL_TEXTURE22 0x84D6 +#define GL_TEXTURE23 0x84D7 +#define GL_TEXTURE24 0x84D8 +#define GL_TEXTURE25 0x84D9 +#define GL_TEXTURE26 0x84DA +#define GL_TEXTURE27 0x84DB +#define GL_TEXTURE28 0x84DC +#define GL_TEXTURE29 0x84DD +#define GL_TEXTURE30 0x84DE +#define GL_TEXTURE31 0x84DF +#define GL_ACTIVE_TEXTURE 0x84E0 + +/* TextureWrapMode */ +#define GL_REPEAT 0x2901 +#define GL_CLAMP_TO_EDGE 0x812F +#define GL_MIRRORED_REPEAT 0x8370 + +/* Uniform Types */ +#define GL_FLOAT_VEC2 0x8B50 +#define GL_FLOAT_VEC3 0x8B51 +#define GL_FLOAT_VEC4 0x8B52 +#define GL_INT_VEC2 0x8B53 +#define GL_INT_VEC3 0x8B54 +#define GL_INT_VEC4 0x8B55 +#define GL_BOOL 0x8B56 +#define GL_BOOL_VEC2 0x8B57 +#define GL_BOOL_VEC3 0x8B58 +#define GL_BOOL_VEC4 0x8B59 +#define GL_FLOAT_MAT2 0x8B5A +#define GL_FLOAT_MAT3 0x8B5B +#define GL_FLOAT_MAT4 0x8B5C +#define GL_SAMPLER_2D 0x8B5E +#define GL_SAMPLER_CUBE 0x8B60 + +/* Vertex Arrays */ +#define GL_VERTEX_ATTRIB_ARRAY_ENABLED 0x8622 +#define GL_VERTEX_ATTRIB_ARRAY_SIZE 0x8623 +#define GL_VERTEX_ATTRIB_ARRAY_STRIDE 0x8624 +#define GL_VERTEX_ATTRIB_ARRAY_TYPE 0x8625 +#define GL_VERTEX_ATTRIB_ARRAY_NORMALIZED 0x886A +#define GL_VERTEX_ATTRIB_ARRAY_POINTER 0x8645 +#define GL_VERTEX_ATTRIB_ARRAY_BUFFER_BINDING 0x889F + +/* Read Format */ +#define GL_IMPLEMENTATION_COLOR_READ_TYPE 0x8B9A +#define GL_IMPLEMENTATION_COLOR_READ_FORMAT 0x8B9B + +/* Shader Source */ +#define GL_COMPILE_STATUS 0x8B81 +#define GL_INFO_LOG_LENGTH 0x8B84 +#define GL_SHADER_SOURCE_LENGTH 0x8B88 +#define GL_SHADER_COMPILER 0x8DFA + +/* Shader Binary */ +#define GL_SHADER_BINARY_FORMATS 0x8DF8 +#define GL_NUM_SHADER_BINARY_FORMATS 0x8DF9 + +/* Shader Precision-Specified Types */ +#define GL_LOW_FLOAT 0x8DF0 +#define GL_MEDIUM_FLOAT 0x8DF1 +#define GL_HIGH_FLOAT 0x8DF2 +#define GL_LOW_INT 0x8DF3 +#define GL_MEDIUM_INT 0x8DF4 +#define GL_HIGH_INT 0x8DF5 + +/* Framebuffer Object. */ +#define GL_FRAMEBUFFER 0x8D40 +#define GL_RENDERBUFFER 0x8D41 + +#define GL_RGBA4 0x8056 +#define GL_RGB5_A1 0x8057 +#define GL_RGB565 0x8D62 +#define GL_DEPTH_COMPONENT16 0x81A5 +#define GL_STENCIL_INDEX8 0x8D48 + +#define GL_RENDERBUFFER_WIDTH 0x8D42 +#define GL_RENDERBUFFER_HEIGHT 0x8D43 +#define GL_RENDERBUFFER_INTERNAL_FORMAT 0x8D44 +#define GL_RENDERBUFFER_RED_SIZE 0x8D50 +#define GL_RENDERBUFFER_GREEN_SIZE 0x8D51 +#define GL_RENDERBUFFER_BLUE_SIZE 0x8D52 +#define GL_RENDERBUFFER_ALPHA_SIZE 0x8D53 +#define GL_RENDERBUFFER_DEPTH_SIZE 0x8D54 +#define GL_RENDERBUFFER_STENCIL_SIZE 0x8D55 + +#define GL_FRAMEBUFFER_ATTACHMENT_OBJECT_TYPE 0x8CD0 +#define GL_FRAMEBUFFER_ATTACHMENT_OBJECT_NAME 0x8CD1 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_LEVEL 0x8CD2 +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_CUBE_MAP_FACE 0x8CD3 + +#define GL_COLOR_ATTACHMENT0 0x8CE0 +#define GL_DEPTH_ATTACHMENT 0x8D00 +#define GL_STENCIL_ATTACHMENT 0x8D20 + +#define GL_NONE 0 + +#define GL_FRAMEBUFFER_COMPLETE 0x8CD5 +#define GL_FRAMEBUFFER_INCOMPLETE_ATTACHMENT 0x8CD6 +#define GL_FRAMEBUFFER_INCOMPLETE_MISSING_ATTACHMENT 0x8CD7 +#define GL_FRAMEBUFFER_INCOMPLETE_DIMENSIONS 0x8CD9 +#define GL_FRAMEBUFFER_UNSUPPORTED 0x8CDD + +#define GL_FRAMEBUFFER_BINDING 0x8CA6 +#define GL_RENDERBUFFER_BINDING 0x8CA7 +#define GL_MAX_RENDERBUFFER_SIZE 0x84E8 + +#define GL_INVALID_FRAMEBUFFER_OPERATION 0x0506 + +/*------------------------------------------------------------------------- + * GL core functions. + *-----------------------------------------------------------------------*/ + +GL_APICALL void GL_APIENTRY glActiveTexture (GLenum texture); +GL_APICALL void GL_APIENTRY glAttachShader (GLuint program, GLuint shader); +GL_APICALL void GL_APIENTRY glBindAttribLocation (GLuint program, GLuint index, const GLchar* name); +GL_APICALL void GL_APIENTRY glBindBuffer (GLenum target, GLuint buffer); +GL_APICALL void GL_APIENTRY glBindFramebuffer (GLenum target, GLuint framebuffer); +GL_APICALL void GL_APIENTRY glBindRenderbuffer (GLenum target, GLuint renderbuffer); +GL_APICALL void GL_APIENTRY glBindTexture (GLenum target, GLuint texture); +GL_APICALL void GL_APIENTRY glBlendColor (GLclampf red, GLclampf green, GLclampf blue, GLclampf alpha); +GL_APICALL void GL_APIENTRY glBlendEquation ( GLenum mode ); +GL_APICALL void GL_APIENTRY glBlendEquationSeparate (GLenum modeRGB, GLenum modeAlpha); +GL_APICALL void GL_APIENTRY glBlendFunc (GLenum sfactor, GLenum dfactor); +GL_APICALL void GL_APIENTRY glBlendFuncSeparate (GLenum srcRGB, GLenum dstRGB, GLenum srcAlpha, GLenum dstAlpha); +GL_APICALL void GL_APIENTRY glBufferData (GLenum target, GLsizeiptr size, const GLvoid* data, GLenum usage); +GL_APICALL void GL_APIENTRY glBufferSubData (GLenum target, GLintptr offset, GLsizeiptr size, const GLvoid* data); +GL_APICALL GLenum GL_APIENTRY glCheckFramebufferStatus (GLenum target); +GL_APICALL void GL_APIENTRY glClear (GLbitfield mask); +GL_APICALL void GL_APIENTRY glClearColor (GLclampf red, GLclampf green, GLclampf blue, GLclampf alpha); +GL_APICALL void GL_APIENTRY glClearDepthf (GLclampf depth); +GL_APICALL void GL_APIENTRY glClearStencil (GLint s); +GL_APICALL void GL_APIENTRY glColorMask (GLboolean red, GLboolean green, GLboolean blue, GLboolean alpha); +GL_APICALL void GL_APIENTRY glCompileShader (GLuint shader); +GL_APICALL void GL_APIENTRY glCompressedTexImage2D (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLint border, GLsizei imageSize, const GLvoid* data); +GL_APICALL void GL_APIENTRY glCompressedTexSubImage2D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLsizei imageSize, const GLvoid* data); +GL_APICALL void GL_APIENTRY glCopyTexImage2D (GLenum target, GLint level, GLenum internalformat, GLint x, GLint y, GLsizei width, GLsizei height, GLint border); +GL_APICALL void GL_APIENTRY glCopyTexSubImage2D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GL_APICALL GLuint GL_APIENTRY glCreateProgram (void); +GL_APICALL GLuint GL_APIENTRY glCreateShader (GLenum type); +GL_APICALL void GL_APIENTRY glCullFace (GLenum mode); +GL_APICALL void GL_APIENTRY glDeleteBuffers (GLsizei n, const GLuint* buffers); +GL_APICALL void GL_APIENTRY glDeleteFramebuffers (GLsizei n, const GLuint* framebuffers); +GL_APICALL void GL_APIENTRY glDeleteProgram (GLuint program); +GL_APICALL void GL_APIENTRY glDeleteRenderbuffers (GLsizei n, const GLuint* renderbuffers); +GL_APICALL void GL_APIENTRY glDeleteShader (GLuint shader); +GL_APICALL void GL_APIENTRY glDeleteTextures (GLsizei n, const GLuint* textures); +GL_APICALL void GL_APIENTRY glDepthFunc (GLenum func); +GL_APICALL void GL_APIENTRY glDepthMask (GLboolean flag); +GL_APICALL void GL_APIENTRY glDepthRangef (GLclampf zNear, GLclampf zFar); +GL_APICALL void GL_APIENTRY glDetachShader (GLuint program, GLuint shader); +GL_APICALL void GL_APIENTRY glDisable (GLenum cap); +GL_APICALL void GL_APIENTRY glDisableVertexAttribArray (GLuint index); +GL_APICALL void GL_APIENTRY glDrawArrays (GLenum mode, GLint first, GLsizei count); +GL_APICALL void GL_APIENTRY glDrawElements (GLenum mode, GLsizei count, GLenum type, const GLvoid* indices); +GL_APICALL void GL_APIENTRY glEnable (GLenum cap); +GL_APICALL void GL_APIENTRY glEnableVertexAttribArray (GLuint index); +GL_APICALL void GL_APIENTRY glFinish (void); +GL_APICALL void GL_APIENTRY glFlush (void); +GL_APICALL void GL_APIENTRY glFramebufferRenderbuffer (GLenum target, GLenum attachment, GLenum renderbuffertarget, GLuint renderbuffer); +GL_APICALL void GL_APIENTRY glFramebufferTexture2D (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level); +GL_APICALL void GL_APIENTRY glFrontFace (GLenum mode); +GL_APICALL void GL_APIENTRY glGenBuffers (GLsizei n, GLuint* buffers); +GL_APICALL void GL_APIENTRY glGenerateMipmap (GLenum target); +GL_APICALL void GL_APIENTRY glGenFramebuffers (GLsizei n, GLuint* framebuffers); +GL_APICALL void GL_APIENTRY glGenRenderbuffers (GLsizei n, GLuint* renderbuffers); +GL_APICALL void GL_APIENTRY glGenTextures (GLsizei n, GLuint* textures); +GL_APICALL void GL_APIENTRY glGetActiveAttrib (GLuint program, GLuint index, GLsizei bufsize, GLsizei* length, GLint* size, GLenum* type, GLchar* name); +GL_APICALL void GL_APIENTRY glGetActiveUniform (GLuint program, GLuint index, GLsizei bufsize, GLsizei* length, GLint* size, GLenum* type, GLchar* name); +GL_APICALL void GL_APIENTRY glGetAttachedShaders (GLuint program, GLsizei maxcount, GLsizei* count, GLuint* shaders); +GL_APICALL GLint GL_APIENTRY glGetAttribLocation (GLuint program, const GLchar* name); +GL_APICALL void GL_APIENTRY glGetBooleanv (GLenum pname, GLboolean* params); +GL_APICALL void GL_APIENTRY glGetBufferParameteriv (GLenum target, GLenum pname, GLint* params); +GL_APICALL GLenum GL_APIENTRY glGetError (void); +GL_APICALL void GL_APIENTRY glGetFloatv (GLenum pname, GLfloat* params); +GL_APICALL void GL_APIENTRY glGetFramebufferAttachmentParameteriv (GLenum target, GLenum attachment, GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetIntegerv (GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetProgramiv (GLuint program, GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetProgramInfoLog (GLuint program, GLsizei bufsize, GLsizei* length, GLchar* infolog); +GL_APICALL void GL_APIENTRY glGetRenderbufferParameteriv (GLenum target, GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetShaderiv (GLuint shader, GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetShaderInfoLog (GLuint shader, GLsizei bufsize, GLsizei* length, GLchar* infolog); +GL_APICALL void GL_APIENTRY glGetShaderPrecisionFormat (GLenum shadertype, GLenum precisiontype, GLint* range, GLint* precision); +GL_APICALL void GL_APIENTRY glGetShaderSource (GLuint shader, GLsizei bufsize, GLsizei* length, GLchar* source); +GL_APICALL const GLubyte* GL_APIENTRY glGetString (GLenum name); +GL_APICALL void GL_APIENTRY glGetTexParameterfv (GLenum target, GLenum pname, GLfloat* params); +GL_APICALL void GL_APIENTRY glGetTexParameteriv (GLenum target, GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetUniformfv (GLuint program, GLint location, GLfloat* params); +GL_APICALL void GL_APIENTRY glGetUniformiv (GLuint program, GLint location, GLint* params); +GL_APICALL GLint GL_APIENTRY glGetUniformLocation (GLuint program, const GLchar* name); +GL_APICALL void GL_APIENTRY glGetVertexAttribfv (GLuint index, GLenum pname, GLfloat* params); +GL_APICALL void GL_APIENTRY glGetVertexAttribiv (GLuint index, GLenum pname, GLint* params); +GL_APICALL void GL_APIENTRY glGetVertexAttribPointerv (GLuint index, GLenum pname, GLvoid** pointer); +GL_APICALL void GL_APIENTRY glHint (GLenum target, GLenum mode); +GL_APICALL GLboolean GL_APIENTRY glIsBuffer (GLuint buffer); +GL_APICALL GLboolean GL_APIENTRY glIsEnabled (GLenum cap); +GL_APICALL GLboolean GL_APIENTRY glIsFramebuffer (GLuint framebuffer); +GL_APICALL GLboolean GL_APIENTRY glIsProgram (GLuint program); +GL_APICALL GLboolean GL_APIENTRY glIsRenderbuffer (GLuint renderbuffer); +GL_APICALL GLboolean GL_APIENTRY glIsShader (GLuint shader); +GL_APICALL GLboolean GL_APIENTRY glIsTexture (GLuint texture); +GL_APICALL void GL_APIENTRY glLineWidth (GLfloat width); +GL_APICALL void GL_APIENTRY glLinkProgram (GLuint program); +GL_APICALL void GL_APIENTRY glPixelStorei (GLenum pname, GLint param); +GL_APICALL void GL_APIENTRY glPolygonOffset (GLfloat factor, GLfloat units); +GL_APICALL void GL_APIENTRY glReadPixels (GLint x, GLint y, GLsizei width, GLsizei height, GLenum format, GLenum type, GLvoid* pixels); +GL_APICALL void GL_APIENTRY glReleaseShaderCompiler (void); +GL_APICALL void GL_APIENTRY glRenderbufferStorage (GLenum target, GLenum internalformat, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glSampleCoverage (GLclampf value, GLboolean invert); +GL_APICALL void GL_APIENTRY glScissor (GLint x, GLint y, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glShaderBinary (GLsizei n, const GLuint* shaders, GLenum binaryformat, const GLvoid* binary, GLsizei length); +GL_APICALL void GL_APIENTRY glShaderSource (GLuint shader, GLsizei count, const GLchar* const* string, const GLint* length); +GL_APICALL void GL_APIENTRY glStencilFunc (GLenum func, GLint ref, GLuint mask); +GL_APICALL void GL_APIENTRY glStencilFuncSeparate (GLenum face, GLenum func, GLint ref, GLuint mask); +GL_APICALL void GL_APIENTRY glStencilMask (GLuint mask); +GL_APICALL void GL_APIENTRY glStencilMaskSeparate (GLenum face, GLuint mask); +GL_APICALL void GL_APIENTRY glStencilOp (GLenum fail, GLenum zfail, GLenum zpass); +GL_APICALL void GL_APIENTRY glStencilOpSeparate (GLenum face, GLenum fail, GLenum zfail, GLenum zpass); +GL_APICALL void GL_APIENTRY glTexImage2D (GLenum target, GLint level, GLint internalformat, GLsizei width, GLsizei height, GLint border, GLenum format, GLenum type, const GLvoid* pixels); +GL_APICALL void GL_APIENTRY glTexParameterf (GLenum target, GLenum pname, GLfloat param); +GL_APICALL void GL_APIENTRY glTexParameterfv (GLenum target, GLenum pname, const GLfloat* params); +GL_APICALL void GL_APIENTRY glTexParameteri (GLenum target, GLenum pname, GLint param); +GL_APICALL void GL_APIENTRY glTexParameteriv (GLenum target, GLenum pname, const GLint* params); +GL_APICALL void GL_APIENTRY glTexSubImage2D (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLsizei width, GLsizei height, GLenum format, GLenum type, const GLvoid* pixels); +GL_APICALL void GL_APIENTRY glUniform1f (GLint location, GLfloat x); +GL_APICALL void GL_APIENTRY glUniform1fv (GLint location, GLsizei count, const GLfloat* v); +GL_APICALL void GL_APIENTRY glUniform1i (GLint location, GLint x); +GL_APICALL void GL_APIENTRY glUniform1iv (GLint location, GLsizei count, const GLint* v); +GL_APICALL void GL_APIENTRY glUniform2f (GLint location, GLfloat x, GLfloat y); +GL_APICALL void GL_APIENTRY glUniform2fv (GLint location, GLsizei count, const GLfloat* v); +GL_APICALL void GL_APIENTRY glUniform2i (GLint location, GLint x, GLint y); +GL_APICALL void GL_APIENTRY glUniform2iv (GLint location, GLsizei count, const GLint* v); +GL_APICALL void GL_APIENTRY glUniform3f (GLint location, GLfloat x, GLfloat y, GLfloat z); +GL_APICALL void GL_APIENTRY glUniform3fv (GLint location, GLsizei count, const GLfloat* v); +GL_APICALL void GL_APIENTRY glUniform3i (GLint location, GLint x, GLint y, GLint z); +GL_APICALL void GL_APIENTRY glUniform3iv (GLint location, GLsizei count, const GLint* v); +GL_APICALL void GL_APIENTRY glUniform4f (GLint location, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GL_APICALL void GL_APIENTRY glUniform4fv (GLint location, GLsizei count, const GLfloat* v); +GL_APICALL void GL_APIENTRY glUniform4i (GLint location, GLint x, GLint y, GLint z, GLint w); +GL_APICALL void GL_APIENTRY glUniform4iv (GLint location, GLsizei count, const GLint* v); +GL_APICALL void GL_APIENTRY glUniformMatrix2fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat* value); +GL_APICALL void GL_APIENTRY glUniformMatrix3fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat* value); +GL_APICALL void GL_APIENTRY glUniformMatrix4fv (GLint location, GLsizei count, GLboolean transpose, const GLfloat* value); +GL_APICALL void GL_APIENTRY glUseProgram (GLuint program); +GL_APICALL void GL_APIENTRY glValidateProgram (GLuint program); +GL_APICALL void GL_APIENTRY glVertexAttrib1f (GLuint indx, GLfloat x); +GL_APICALL void GL_APIENTRY glVertexAttrib1fv (GLuint indx, const GLfloat* values); +GL_APICALL void GL_APIENTRY glVertexAttrib2f (GLuint indx, GLfloat x, GLfloat y); +GL_APICALL void GL_APIENTRY glVertexAttrib2fv (GLuint indx, const GLfloat* values); +GL_APICALL void GL_APIENTRY glVertexAttrib3f (GLuint indx, GLfloat x, GLfloat y, GLfloat z); +GL_APICALL void GL_APIENTRY glVertexAttrib3fv (GLuint indx, const GLfloat* values); +GL_APICALL void GL_APIENTRY glVertexAttrib4f (GLuint indx, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GL_APICALL void GL_APIENTRY glVertexAttrib4fv (GLuint indx, const GLfloat* values); +GL_APICALL void GL_APIENTRY glVertexAttribPointer (GLuint indx, GLint size, GLenum type, GLboolean normalized, GLsizei stride, const GLvoid* ptr); +GL_APICALL void GL_APIENTRY glViewport (GLint x, GLint y, GLsizei width, GLsizei height); + +#ifdef __cplusplus +} +#endif + +#endif /* __gl2_h_ */ + diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2ext.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2ext.h new file mode 100644 index 0000000..e8ca8b1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2ext.h @@ -0,0 +1,2050 @@ +#ifndef __gl2ext_h_ +#define __gl2ext_h_ + +/* $Revision: 22801 $ on $Date:: 2013-08-21 03:20:48 -0700 #$ */ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * This document is licensed under the SGI Free Software B License Version + * 2.0. For details, see http://oss.sgi.com/projects/FreeB/ . + */ + +#ifndef GL_APIENTRYP +# define GL_APIENTRYP GL_APIENTRY* +#endif + +/* New types shared by several extensions */ + +#ifndef __gl3_h_ +/* These are defined with respect to in the + * Apple extension spec, but they are also used by non-APPLE + * extensions, and in the Khronos header we use the Khronos + * portable types in khrplatform.h, which must be defined. + */ +typedef khronos_int64_t GLint64; +typedef khronos_uint64_t GLuint64; +typedef struct __GLsync *GLsync; +#endif + + +/*------------------------------------------------------------------------* + * OES extension tokens + *------------------------------------------------------------------------*/ + +/* GL_OES_compressed_ETC1_RGB8_texture */ +#ifndef GL_OES_compressed_ETC1_RGB8_texture +#define GL_ETC1_RGB8_OES 0x8D64 +#endif + +/* GL_OES_compressed_paletted_texture */ +#ifndef GL_OES_compressed_paletted_texture +#define GL_PALETTE4_RGB8_OES 0x8B90 +#define GL_PALETTE4_RGBA8_OES 0x8B91 +#define GL_PALETTE4_R5_G6_B5_OES 0x8B92 +#define GL_PALETTE4_RGBA4_OES 0x8B93 +#define GL_PALETTE4_RGB5_A1_OES 0x8B94 +#define GL_PALETTE8_RGB8_OES 0x8B95 +#define GL_PALETTE8_RGBA8_OES 0x8B96 +#define GL_PALETTE8_R5_G6_B5_OES 0x8B97 +#define GL_PALETTE8_RGBA4_OES 0x8B98 +#define GL_PALETTE8_RGB5_A1_OES 0x8B99 +#endif + +/* GL_OES_depth24 */ +#ifndef GL_OES_depth24 +#define GL_DEPTH_COMPONENT24_OES 0x81A6 +#endif + +/* GL_OES_depth32 */ +#ifndef GL_OES_depth32 +#define GL_DEPTH_COMPONENT32_OES 0x81A7 +#endif + +/* GL_OES_depth_texture */ +/* No new tokens introduced by this extension. */ + +/* GL_OES_EGL_image */ +#ifndef GL_OES_EGL_image +typedef void* GLeglImageOES; +#endif + +/* GL_OES_EGL_image_external */ +#ifndef GL_OES_EGL_image_external +/* GLeglImageOES defined in GL_OES_EGL_image already. */ +#define GL_TEXTURE_EXTERNAL_OES 0x8D65 +#define GL_SAMPLER_EXTERNAL_OES 0x8D66 +#define GL_TEXTURE_BINDING_EXTERNAL_OES 0x8D67 +#define GL_REQUIRED_TEXTURE_IMAGE_UNITS_OES 0x8D68 +#endif + +/* GL_OES_element_index_uint */ +#ifndef GL_OES_element_index_uint +#define GL_UNSIGNED_INT 0x1405 +#endif + +/* GL_OES_get_program_binary */ +#ifndef GL_OES_get_program_binary +#define GL_PROGRAM_BINARY_LENGTH_OES 0x8741 +#define GL_NUM_PROGRAM_BINARY_FORMATS_OES 0x87FE +#define GL_PROGRAM_BINARY_FORMATS_OES 0x87FF +#endif + +/* GL_OES_mapbuffer */ +#ifndef GL_OES_mapbuffer +#define GL_WRITE_ONLY_OES 0x88B9 +#define GL_BUFFER_ACCESS_OES 0x88BB +#define GL_BUFFER_MAPPED_OES 0x88BC +#define GL_BUFFER_MAP_POINTER_OES 0x88BD +#endif + +/* GL_OES_packed_depth_stencil */ +#ifndef GL_OES_packed_depth_stencil +#define GL_DEPTH_STENCIL_OES 0x84F9 +#define GL_UNSIGNED_INT_24_8_OES 0x84FA +#define GL_DEPTH24_STENCIL8_OES 0x88F0 +#endif + +/* GL_OES_required_internalformat */ +#ifndef GL_OES_required_internalformat +#define GL_ALPHA8_OES 0x803C +#define GL_DEPTH_COMPONENT16_OES 0x81A5 +/* reuse GL_DEPTH_COMPONENT24_OES */ +/* reuse GL_DEPTH24_STENCIL8_OES */ +/* reuse GL_DEPTH_COMPONENT32_OES */ +#define GL_LUMINANCE4_ALPHA4_OES 0x8043 +#define GL_LUMINANCE8_ALPHA8_OES 0x8045 +#define GL_LUMINANCE8_OES 0x8040 +#define GL_RGBA4_OES 0x8056 +#define GL_RGB5_A1_OES 0x8057 +#define GL_RGB565_OES 0x8D62 +/* reuse GL_RGB8_OES */ +/* reuse GL_RGBA8_OES */ +/* reuse GL_RGB10_EXT */ +/* reuse GL_RGB10_A2_EXT */ +#endif + +/* GL_OES_rgb8_rgba8 */ +#ifndef GL_OES_rgb8_rgba8 +#define GL_RGB8_OES 0x8051 +#define GL_RGBA8_OES 0x8058 +#endif + +/* GL_OES_standard_derivatives */ +#ifndef GL_OES_standard_derivatives +#define GL_FRAGMENT_SHADER_DERIVATIVE_HINT_OES 0x8B8B +#endif + +/* GL_OES_stencil1 */ +#ifndef GL_OES_stencil1 +#define GL_STENCIL_INDEX1_OES 0x8D46 +#endif + +/* GL_OES_stencil4 */ +#ifndef GL_OES_stencil4 +#define GL_STENCIL_INDEX4_OES 0x8D47 +#endif + +#ifndef GL_OES_surfaceless_context +#define GL_FRAMEBUFFER_UNDEFINED_OES 0x8219 +#endif + +/* GL_OES_texture_3D */ +#ifndef GL_OES_texture_3D +#define GL_TEXTURE_WRAP_R_OES 0x8072 +#define GL_TEXTURE_3D_OES 0x806F +#define GL_TEXTURE_BINDING_3D_OES 0x806A +#define GL_MAX_3D_TEXTURE_SIZE_OES 0x8073 +#define GL_SAMPLER_3D_OES 0x8B5F +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_3D_ZOFFSET_OES 0x8CD4 +#endif + +/* GL_OES_texture_float */ +/* No new tokens introduced by this extension. */ + +/* GL_OES_texture_float_linear */ +/* No new tokens introduced by this extension. */ + +/* GL_OES_texture_half_float */ +#ifndef GL_OES_texture_half_float +#define GL_HALF_FLOAT_OES 0x8D61 +#endif + +/* GL_OES_texture_half_float_linear */ +/* No new tokens introduced by this extension. */ + +/* GL_OES_texture_npot */ +/* No new tokens introduced by this extension. */ + +/* GL_OES_vertex_array_object */ +#ifndef GL_OES_vertex_array_object +#define GL_VERTEX_ARRAY_BINDING_OES 0x85B5 +#endif + +/* GL_OES_vertex_half_float */ +/* GL_HALF_FLOAT_OES defined in GL_OES_texture_half_float already. */ + +/* GL_OES_vertex_type_10_10_10_2 */ +#ifndef GL_OES_vertex_type_10_10_10_2 +#define GL_UNSIGNED_INT_10_10_10_2_OES 0x8DF6 +#define GL_INT_10_10_10_2_OES 0x8DF7 +#endif + +/*------------------------------------------------------------------------* + * KHR extension tokens + *------------------------------------------------------------------------*/ + +#ifndef GL_KHR_debug +typedef void (GL_APIENTRYP GLDEBUGPROCKHR)(GLenum source,GLenum type,GLuint id,GLenum severity,GLsizei length,const GLchar *message,const void *userParam); +#define GL_DEBUG_OUTPUT_SYNCHRONOUS_KHR 0x8242 +#define GL_DEBUG_NEXT_LOGGED_MESSAGE_LENGTH_KHR 0x8243 +#define GL_DEBUG_CALLBACK_FUNCTION_KHR 0x8244 +#define GL_DEBUG_CALLBACK_USER_PARAM_KHR 0x8245 +#define GL_DEBUG_SOURCE_API_KHR 0x8246 +#define GL_DEBUG_SOURCE_WINDOW_SYSTEM_KHR 0x8247 +#define GL_DEBUG_SOURCE_SHADER_COMPILER_KHR 0x8248 +#define GL_DEBUG_SOURCE_THIRD_PARTY_KHR 0x8249 +#define GL_DEBUG_SOURCE_APPLICATION_KHR 0x824A +#define GL_DEBUG_SOURCE_OTHER_KHR 0x824B +#define GL_DEBUG_TYPE_ERROR_KHR 0x824C +#define GL_DEBUG_TYPE_DEPRECATED_BEHAVIOR_KHR 0x824D +#define GL_DEBUG_TYPE_UNDEFINED_BEHAVIOR_KHR 0x824E +#define GL_DEBUG_TYPE_PORTABILITY_KHR 0x824F +#define GL_DEBUG_TYPE_PERFORMANCE_KHR 0x8250 +#define GL_DEBUG_TYPE_OTHER_KHR 0x8251 +#define GL_DEBUG_TYPE_MARKER_KHR 0x8268 +#define GL_DEBUG_TYPE_PUSH_GROUP_KHR 0x8269 +#define GL_DEBUG_TYPE_POP_GROUP_KHR 0x826A +#define GL_DEBUG_SEVERITY_NOTIFICATION_KHR 0x826B +#define GL_MAX_DEBUG_GROUP_STACK_DEPTH_KHR 0x826C +#define GL_DEBUG_GROUP_STACK_DEPTH_KHR 0x826D +#define GL_BUFFER_KHR 0x82E0 +#define GL_SHADER_KHR 0x82E1 +#define GL_PROGRAM_KHR 0x82E2 +#define GL_QUERY_KHR 0x82E3 +/* PROGRAM_PIPELINE only in GL */ +#define GL_SAMPLER_KHR 0x82E6 +/* DISPLAY_LIST only in GL */ +#define GL_MAX_LABEL_LENGTH_KHR 0x82E8 +#define GL_MAX_DEBUG_MESSAGE_LENGTH_KHR 0x9143 +#define GL_MAX_DEBUG_LOGGED_MESSAGES_KHR 0x9144 +#define GL_DEBUG_LOGGED_MESSAGES_KHR 0x9145 +#define GL_DEBUG_SEVERITY_HIGH_KHR 0x9146 +#define GL_DEBUG_SEVERITY_MEDIUM_KHR 0x9147 +#define GL_DEBUG_SEVERITY_LOW_KHR 0x9148 +#define GL_DEBUG_OUTPUT_KHR 0x92E0 +#define GL_CONTEXT_FLAG_DEBUG_BIT_KHR 0x00000002 +#define GL_STACK_OVERFLOW_KHR 0x0503 +#define GL_STACK_UNDERFLOW_KHR 0x0504 +#endif + +#ifndef GL_KHR_texture_compression_astc_ldr +#define GL_COMPRESSED_RGBA_ASTC_4x4_KHR 0x93B0 +#define GL_COMPRESSED_RGBA_ASTC_5x4_KHR 0x93B1 +#define GL_COMPRESSED_RGBA_ASTC_5x5_KHR 0x93B2 +#define GL_COMPRESSED_RGBA_ASTC_6x5_KHR 0x93B3 +#define GL_COMPRESSED_RGBA_ASTC_6x6_KHR 0x93B4 +#define GL_COMPRESSED_RGBA_ASTC_8x5_KHR 0x93B5 +#define GL_COMPRESSED_RGBA_ASTC_8x6_KHR 0x93B6 +#define GL_COMPRESSED_RGBA_ASTC_8x8_KHR 0x93B7 +#define GL_COMPRESSED_RGBA_ASTC_10x5_KHR 0x93B8 +#define GL_COMPRESSED_RGBA_ASTC_10x6_KHR 0x93B9 +#define GL_COMPRESSED_RGBA_ASTC_10x8_KHR 0x93BA +#define GL_COMPRESSED_RGBA_ASTC_10x10_KHR 0x93BB +#define GL_COMPRESSED_RGBA_ASTC_12x10_KHR 0x93BC +#define GL_COMPRESSED_RGBA_ASTC_12x12_KHR 0x93BD +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_4x4_KHR 0x93D0 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_5x4_KHR 0x93D1 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_5x5_KHR 0x93D2 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_6x5_KHR 0x93D3 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_6x6_KHR 0x93D4 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_8x5_KHR 0x93D5 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_8x6_KHR 0x93D6 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_8x8_KHR 0x93D7 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x5_KHR 0x93D8 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x6_KHR 0x93D9 +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x8_KHR 0x93DA +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_10x10_KHR 0x93DB +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_12x10_KHR 0x93DC +#define GL_COMPRESSED_SRGB8_ALPHA8_ASTC_12x12_KHR 0x93DD +#endif + +/*------------------------------------------------------------------------* + * AMD extension tokens + *------------------------------------------------------------------------*/ + +/* GL_AMD_compressed_3DC_texture */ +#ifndef GL_AMD_compressed_3DC_texture +#define GL_3DC_X_AMD 0x87F9 +#define GL_3DC_XY_AMD 0x87FA +#endif + +/* GL_AMD_compressed_ATC_texture */ +#ifndef GL_AMD_compressed_ATC_texture +#define GL_ATC_RGB_AMD 0x8C92 +#define GL_ATC_RGBA_EXPLICIT_ALPHA_AMD 0x8C93 +#define GL_ATC_RGBA_INTERPOLATED_ALPHA_AMD 0x87EE +#endif + +/* GL_AMD_performance_monitor */ +#ifndef GL_AMD_performance_monitor +#define GL_COUNTER_TYPE_AMD 0x8BC0 +#define GL_COUNTER_RANGE_AMD 0x8BC1 +#define GL_UNSIGNED_INT64_AMD 0x8BC2 +#define GL_PERCENTAGE_AMD 0x8BC3 +#define GL_PERFMON_RESULT_AVAILABLE_AMD 0x8BC4 +#define GL_PERFMON_RESULT_SIZE_AMD 0x8BC5 +#define GL_PERFMON_RESULT_AMD 0x8BC6 +#endif + +/* GL_AMD_program_binary_Z400 */ +#ifndef GL_AMD_program_binary_Z400 +#define GL_Z400_BINARY_AMD 0x8740 +#endif + +/*------------------------------------------------------------------------* + * ANGLE extension tokens + *------------------------------------------------------------------------*/ + +/* GL_ANGLE_depth_texture */ +#ifndef GL_ANGLE_depth_texture +#define GL_DEPTH_COMPONENT 0x1902 +#define GL_DEPTH_STENCIL_OES 0x84F9 +#define GL_UNSIGNED_SHORT 0x1403 +#define GL_UNSIGNED_INT 0x1405 +#define GL_UNSIGNED_INT_24_8_OES 0x84FA +#define GL_DEPTH_COMPONENT16 0x81A5 +#define GL_DEPTH_COMPONENT32_OES 0x81A7 +#define GL_DEPTH24_STENCIL8_OES 0x88F0 +#endif + +/* GL_ANGLE_framebuffer_blit */ +#ifndef GL_ANGLE_framebuffer_blit +#define GL_READ_FRAMEBUFFER_ANGLE 0x8CA8 +#define GL_DRAW_FRAMEBUFFER_ANGLE 0x8CA9 +#define GL_DRAW_FRAMEBUFFER_BINDING_ANGLE 0x8CA6 +#define GL_READ_FRAMEBUFFER_BINDING_ANGLE 0x8CAA +#endif + +/* GL_ANGLE_framebuffer_multisample */ +#ifndef GL_ANGLE_framebuffer_multisample +#define GL_RENDERBUFFER_SAMPLES_ANGLE 0x8CAB +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE_ANGLE 0x8D56 +#define GL_MAX_SAMPLES_ANGLE 0x8D57 +#endif + +/* GL_ANGLE_instanced_arrays */ +#ifndef GL_ANGLE_instanced_arrays +#define GL_VERTEX_ATTRIB_ARRAY_DIVISOR_ANGLE 0x88FE +#endif + +/* GL_ANGLE_pack_reverse_row_order */ +#ifndef GL_ANGLE_pack_reverse_row_order +#define GL_PACK_REVERSE_ROW_ORDER_ANGLE 0x93A4 +#endif + +/* GL_ANGLE_program_binary */ +#ifndef GL_ANGLE_program_binary +#define GL_PROGRAM_BINARY_ANGLE 0x93A6 +#endif + +/* GL_ANGLE_texture_compression_dxt3 */ +#ifndef GL_ANGLE_texture_compression_dxt3 +#define GL_COMPRESSED_RGBA_S3TC_DXT3_ANGLE 0x83F2 +#endif + +/* GL_ANGLE_texture_compression_dxt5 */ +#ifndef GL_ANGLE_texture_compression_dxt5 +#define GL_COMPRESSED_RGBA_S3TC_DXT5_ANGLE 0x83F3 +#endif + +/* GL_ANGLE_texture_usage */ +#ifndef GL_ANGLE_texture_usage +#define GL_TEXTURE_USAGE_ANGLE 0x93A2 +#define GL_FRAMEBUFFER_ATTACHMENT_ANGLE 0x93A3 +#endif + +/* GL_ANGLE_translated_shader_source */ +#ifndef GL_ANGLE_translated_shader_source +#define GL_TRANSLATED_SHADER_SOURCE_LENGTH_ANGLE 0x93A0 +#endif + +/*------------------------------------------------------------------------* + * APPLE extension tokens + *------------------------------------------------------------------------*/ + +/* GL_APPLE_copy_texture_levels */ +/* No new tokens introduced by this extension. */ + +/* GL_APPLE_framebuffer_multisample */ +#ifndef GL_APPLE_framebuffer_multisample +#define GL_RENDERBUFFER_SAMPLES_APPLE 0x8CAB +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE_APPLE 0x8D56 +#define GL_MAX_SAMPLES_APPLE 0x8D57 +#define GL_READ_FRAMEBUFFER_APPLE 0x8CA8 +#define GL_DRAW_FRAMEBUFFER_APPLE 0x8CA9 +#define GL_DRAW_FRAMEBUFFER_BINDING_APPLE 0x8CA6 +#define GL_READ_FRAMEBUFFER_BINDING_APPLE 0x8CAA +#endif + +/* GL_APPLE_rgb_422 */ +#ifndef GL_APPLE_rgb_422 +#define GL_RGB_422_APPLE 0x8A1F +#define GL_UNSIGNED_SHORT_8_8_APPLE 0x85BA +#define GL_UNSIGNED_SHORT_8_8_REV_APPLE 0x85BB +#endif + +/* GL_APPLE_sync */ +#ifndef GL_APPLE_sync + +#define GL_SYNC_OBJECT_APPLE 0x8A53 +#define GL_MAX_SERVER_WAIT_TIMEOUT_APPLE 0x9111 +#define GL_OBJECT_TYPE_APPLE 0x9112 +#define GL_SYNC_CONDITION_APPLE 0x9113 +#define GL_SYNC_STATUS_APPLE 0x9114 +#define GL_SYNC_FLAGS_APPLE 0x9115 +#define GL_SYNC_FENCE_APPLE 0x9116 +#define GL_SYNC_GPU_COMMANDS_COMPLETE_APPLE 0x9117 +#define GL_UNSIGNALED_APPLE 0x9118 +#define GL_SIGNALED_APPLE 0x9119 +#define GL_ALREADY_SIGNALED_APPLE 0x911A +#define GL_TIMEOUT_EXPIRED_APPLE 0x911B +#define GL_CONDITION_SATISFIED_APPLE 0x911C +#define GL_WAIT_FAILED_APPLE 0x911D +#define GL_SYNC_FLUSH_COMMANDS_BIT_APPLE 0x00000001 +#define GL_TIMEOUT_IGNORED_APPLE 0xFFFFFFFFFFFFFFFFull +#endif + +/* GL_APPLE_texture_format_BGRA8888 */ +#ifndef GL_APPLE_texture_format_BGRA8888 +#define GL_BGRA_EXT 0x80E1 +#endif + +/* GL_APPLE_texture_max_level */ +#ifndef GL_APPLE_texture_max_level +#define GL_TEXTURE_MAX_LEVEL_APPLE 0x813D +#endif + +/*------------------------------------------------------------------------* + * ARM extension tokens + *------------------------------------------------------------------------*/ + +/* GL_ARM_mali_program_binary */ +#ifndef GL_ARM_mali_program_binary +#define GL_MALI_PROGRAM_BINARY_ARM 0x8F61 +#endif + +/* GL_ARM_mali_shader_binary */ +#ifndef GL_ARM_mali_shader_binary +#define GL_MALI_SHADER_BINARY_ARM 0x8F60 +#endif + +/* GL_ARM_rgba8 */ +/* No new tokens introduced by this extension. */ + +/*------------------------------------------------------------------------* + * EXT extension tokens + *------------------------------------------------------------------------*/ + +/* GL_EXT_blend_minmax */ +#ifndef GL_EXT_blend_minmax +#define GL_MIN_EXT 0x8007 +#define GL_MAX_EXT 0x8008 +#endif + +/* GL_EXT_color_buffer_half_float */ +#ifndef GL_EXT_color_buffer_half_float +#define GL_RGBA16F_EXT 0x881A +#define GL_RGB16F_EXT 0x881B +#define GL_RG16F_EXT 0x822F +#define GL_R16F_EXT 0x822D +#define GL_FRAMEBUFFER_ATTACHMENT_COMPONENT_TYPE_EXT 0x8211 +#define GL_UNSIGNED_NORMALIZED_EXT 0x8C17 +#endif + +/* GL_EXT_debug_label */ +#ifndef GL_EXT_debug_label +#define GL_PROGRAM_PIPELINE_OBJECT_EXT 0x8A4F +#define GL_PROGRAM_OBJECT_EXT 0x8B40 +#define GL_SHADER_OBJECT_EXT 0x8B48 +#define GL_BUFFER_OBJECT_EXT 0x9151 +#define GL_QUERY_OBJECT_EXT 0x9153 +#define GL_VERTEX_ARRAY_OBJECT_EXT 0x9154 +#endif + +/* GL_EXT_debug_marker */ +/* No new tokens introduced by this extension. */ + +/* GL_EXT_discard_framebuffer */ +#ifndef GL_EXT_discard_framebuffer +#define GL_COLOR_EXT 0x1800 +#define GL_DEPTH_EXT 0x1801 +#define GL_STENCIL_EXT 0x1802 +#endif + +#ifndef GL_EXT_disjoint_timer_query +#define GL_QUERY_COUNTER_BITS_EXT 0x8864 +#define GL_CURRENT_QUERY_EXT 0x8865 +#define GL_QUERY_RESULT_EXT 0x8866 +#define GL_QUERY_RESULT_AVAILABLE_EXT 0x8867 +#define GL_TIME_ELAPSED_EXT 0x88BF +#define GL_TIMESTAMP_EXT 0x8E28 +#define GL_GPU_DISJOINT_EXT 0x8FBB +#endif + +#ifndef GL_EXT_draw_buffers +#define GL_EXT_draw_buffers 1 +#define GL_MAX_COLOR_ATTACHMENTS_EXT 0x8CDF +#define GL_MAX_DRAW_BUFFERS_EXT 0x8824 +#define GL_DRAW_BUFFER0_EXT 0x8825 +#define GL_DRAW_BUFFER1_EXT 0x8826 +#define GL_DRAW_BUFFER2_EXT 0x8827 +#define GL_DRAW_BUFFER3_EXT 0x8828 +#define GL_DRAW_BUFFER4_EXT 0x8829 +#define GL_DRAW_BUFFER5_EXT 0x882A +#define GL_DRAW_BUFFER6_EXT 0x882B +#define GL_DRAW_BUFFER7_EXT 0x882C +#define GL_DRAW_BUFFER8_EXT 0x882D +#define GL_DRAW_BUFFER9_EXT 0x882E +#define GL_DRAW_BUFFER10_EXT 0x882F +#define GL_DRAW_BUFFER11_EXT 0x8830 +#define GL_DRAW_BUFFER12_EXT 0x8831 +#define GL_DRAW_BUFFER13_EXT 0x8832 +#define GL_DRAW_BUFFER14_EXT 0x8833 +#define GL_DRAW_BUFFER15_EXT 0x8834 +#define GL_COLOR_ATTACHMENT0_EXT 0x8CE0 +#define GL_COLOR_ATTACHMENT1_EXT 0x8CE1 +#define GL_COLOR_ATTACHMENT2_EXT 0x8CE2 +#define GL_COLOR_ATTACHMENT3_EXT 0x8CE3 +#define GL_COLOR_ATTACHMENT4_EXT 0x8CE4 +#define GL_COLOR_ATTACHMENT5_EXT 0x8CE5 +#define GL_COLOR_ATTACHMENT6_EXT 0x8CE6 +#define GL_COLOR_ATTACHMENT7_EXT 0x8CE7 +#define GL_COLOR_ATTACHMENT8_EXT 0x8CE8 +#define GL_COLOR_ATTACHMENT9_EXT 0x8CE9 +#define GL_COLOR_ATTACHMENT10_EXT 0x8CEA +#define GL_COLOR_ATTACHMENT11_EXT 0x8CEB +#define GL_COLOR_ATTACHMENT12_EXT 0x8CEC +#define GL_COLOR_ATTACHMENT13_EXT 0x8CED +#define GL_COLOR_ATTACHMENT14_EXT 0x8CEE +#define GL_COLOR_ATTACHMENT15_EXT 0x8CEF +#endif + +/* GL_EXT_map_buffer_range */ +#ifndef GL_EXT_map_buffer_range +#define GL_MAP_READ_BIT_EXT 0x0001 +#define GL_MAP_WRITE_BIT_EXT 0x0002 +#define GL_MAP_INVALIDATE_RANGE_BIT_EXT 0x0004 +#define GL_MAP_INVALIDATE_BUFFER_BIT_EXT 0x0008 +#define GL_MAP_FLUSH_EXPLICIT_BIT_EXT 0x0010 +#define GL_MAP_UNSYNCHRONIZED_BIT_EXT 0x0020 +#endif + +/* GL_EXT_multisampled_render_to_texture */ +#ifndef GL_EXT_multisampled_render_to_texture +#define GL_FRAMEBUFFER_ATTACHMENT_TEXTURE_SAMPLES_EXT 0x8D6C +/* reuse values from GL_EXT_framebuffer_multisample (desktop extension) */ +#define GL_RENDERBUFFER_SAMPLES_EXT 0x8CAB +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE_EXT 0x8D56 +#define GL_MAX_SAMPLES_EXT 0x8D57 +#endif + +/* GL_EXT_multiview_draw_buffers */ +#ifndef GL_EXT_multiview_draw_buffers +#define GL_COLOR_ATTACHMENT_EXT 0x90F0 +#define GL_MULTIVIEW_EXT 0x90F1 +#define GL_DRAW_BUFFER_EXT 0x0C01 +#define GL_READ_BUFFER_EXT 0x0C02 +#define GL_MAX_MULTIVIEW_BUFFERS_EXT 0x90F2 +#endif + +/* GL_EXT_multi_draw_arrays */ +/* No new tokens introduced by this extension. */ + +/* GL_EXT_occlusion_query_boolean */ +#ifndef GL_EXT_occlusion_query_boolean +#define GL_ANY_SAMPLES_PASSED_EXT 0x8C2F +#define GL_ANY_SAMPLES_PASSED_CONSERVATIVE_EXT 0x8D6A +#define GL_CURRENT_QUERY_EXT 0x8865 +#define GL_QUERY_RESULT_EXT 0x8866 +#define GL_QUERY_RESULT_AVAILABLE_EXT 0x8867 +#endif + +/* GL_EXT_read_format_bgra */ +#ifndef GL_EXT_read_format_bgra +#define GL_BGRA_EXT 0x80E1 +#define GL_UNSIGNED_SHORT_4_4_4_4_REV_EXT 0x8365 +#define GL_UNSIGNED_SHORT_1_5_5_5_REV_EXT 0x8366 +#endif + +/* GL_EXT_robustness */ +#ifndef GL_EXT_robustness +/* reuse GL_NO_ERROR */ +#define GL_GUILTY_CONTEXT_RESET_EXT 0x8253 +#define GL_INNOCENT_CONTEXT_RESET_EXT 0x8254 +#define GL_UNKNOWN_CONTEXT_RESET_EXT 0x8255 +#define GL_CONTEXT_ROBUST_ACCESS_EXT 0x90F3 +#define GL_RESET_NOTIFICATION_STRATEGY_EXT 0x8256 +#define GL_LOSE_CONTEXT_ON_RESET_EXT 0x8252 +#define GL_NO_RESET_NOTIFICATION_EXT 0x8261 +#endif + +/* GL_EXT_separate_shader_objects */ +#ifndef GL_EXT_separate_shader_objects +#define GL_VERTEX_SHADER_BIT_EXT 0x00000001 +#define GL_FRAGMENT_SHADER_BIT_EXT 0x00000002 +#define GL_ALL_SHADER_BITS_EXT 0xFFFFFFFF +#define GL_PROGRAM_SEPARABLE_EXT 0x8258 +#define GL_ACTIVE_PROGRAM_EXT 0x8259 +#define GL_PROGRAM_PIPELINE_BINDING_EXT 0x825A +#endif + +/* GL_EXT_shader_framebuffer_fetch */ +#ifndef GL_EXT_shader_framebuffer_fetch +#define GL_FRAGMENT_SHADER_DISCARDS_SAMPLES_EXT 0x8A52 +#endif + +/* GL_EXT_shader_texture_lod */ +/* No new tokens introduced by this extension. */ + +/* GL_EXT_shadow_samplers */ +#ifndef GL_EXT_shadow_samplers +#define GL_TEXTURE_COMPARE_MODE_EXT 0x884C +#define GL_TEXTURE_COMPARE_FUNC_EXT 0x884D +#define GL_COMPARE_REF_TO_TEXTURE_EXT 0x884E +#define GL_SAMPLER_2D_SHADOW_EXT 0x8B62 +#endif + +/* GL_EXT_sRGB */ +#ifndef GL_EXT_sRGB +#define GL_SRGB_EXT 0x8C40 +#define GL_SRGB_ALPHA_EXT 0x8C42 +#define GL_SRGB8_ALPHA8_EXT 0x8C43 +#define GL_FRAMEBUFFER_ATTACHMENT_COLOR_ENCODING_EXT 0x8210 +#endif + +/* GL_EXT_sRGB_write_control */ +#ifndef GL_EXT_sRGB_write_control +#define GL_EXT_sRGB_write_control 1 +#define GL_FRAMEBUFFER_SRGB_EXT 0x8DB9 +#endif + +/* GL_EXT_texture_compression_dxt1 */ +#ifndef GL_EXT_texture_compression_dxt1 +#define GL_COMPRESSED_RGB_S3TC_DXT1_EXT 0x83F0 +#define GL_COMPRESSED_RGBA_S3TC_DXT1_EXT 0x83F1 +#endif + +/* GL_EXT_texture_filter_anisotropic */ +#ifndef GL_EXT_texture_filter_anisotropic +#define GL_TEXTURE_MAX_ANISOTROPY_EXT 0x84FE +#define GL_MAX_TEXTURE_MAX_ANISOTROPY_EXT 0x84FF +#endif + +/* GL_EXT_texture_format_BGRA8888 */ +#ifndef GL_EXT_texture_format_BGRA8888 +#define GL_BGRA_EXT 0x80E1 +#endif + +/* GL_EXT_texture_rg */ +#ifndef GL_EXT_texture_rg +#define GL_RED_EXT 0x1903 +#define GL_RG_EXT 0x8227 +#define GL_R8_EXT 0x8229 +#define GL_RG8_EXT 0x822B +#endif + +/* GL_EXT_texture_sRGB_decode */ +#ifndef GL_EXT_texture_sRGB_decode +#define GL_EXT_texture_sRGB_decode 1 +#define GL_TEXTURE_SRGB_DECODE_EXT 0x8A48 +#define GL_DECODE_EXT 0x8A49 +#define GL_SKIP_DECODE_EXT 0x8A4A +#endif + +/* GL_EXT_texture_storage */ +#ifndef GL_EXT_texture_storage +#define GL_TEXTURE_IMMUTABLE_FORMAT_EXT 0x912F +#define GL_ALPHA8_EXT 0x803C +#define GL_LUMINANCE8_EXT 0x8040 +#define GL_LUMINANCE8_ALPHA8_EXT 0x8045 +#define GL_RGBA32F_EXT 0x8814 +#define GL_RGB32F_EXT 0x8815 +#define GL_ALPHA32F_EXT 0x8816 +#define GL_LUMINANCE32F_EXT 0x8818 +#define GL_LUMINANCE_ALPHA32F_EXT 0x8819 +/* reuse GL_RGBA16F_EXT */ +/* reuse GL_RGB16F_EXT */ +#define GL_ALPHA16F_EXT 0x881C +#define GL_LUMINANCE16F_EXT 0x881E +#define GL_LUMINANCE_ALPHA16F_EXT 0x881F +#define GL_RGB10_A2_EXT 0x8059 +#define GL_RGB10_EXT 0x8052 +#define GL_BGRA8_EXT 0x93A1 +#define GL_R8_EXT 0x8229 +#define GL_RG8_EXT 0x822B +#define GL_R32F_EXT 0x822E +#define GL_RG32F_EXT 0x8230 +#define GL_R16F_EXT 0x822D +#define GL_RG16F_EXT 0x822F +#endif + +/* GL_EXT_texture_type_2_10_10_10_REV */ +#ifndef GL_EXT_texture_type_2_10_10_10_REV +#define GL_UNSIGNED_INT_2_10_10_10_REV_EXT 0x8368 +#endif + +/* GL_EXT_unpack_subimage */ +#ifndef GL_EXT_unpack_subimage +#define GL_UNPACK_ROW_LENGTH_EXT 0x0CF2 +#define GL_UNPACK_SKIP_ROWS_EXT 0x0CF3 +#define GL_UNPACK_SKIP_PIXELS_EXT 0x0CF4 +#endif + +/*------------------------------------------------------------------------* + * DMP extension tokens + *------------------------------------------------------------------------*/ + +/* GL_DMP_shader_binary */ +#ifndef GL_DMP_shader_binary +#define GL_SHADER_BINARY_DMP 0x9250 +#endif + +/*------------------------------------------------------------------------* + * FJ extension tokens + *------------------------------------------------------------------------*/ + +/* GL_FJ_shader_binary_GCCSO */ +#ifndef GL_FJ_shader_binary_GCCSO +#define GL_GCCSO_SHADER_BINARY_FJ 0x9260 +#endif + +/*------------------------------------------------------------------------* + * IMG extension tokens + *------------------------------------------------------------------------*/ + +/* GL_IMG_program_binary */ +#ifndef GL_IMG_program_binary +#define GL_SGX_PROGRAM_BINARY_IMG 0x9130 +#endif + +/* GL_IMG_read_format */ +#ifndef GL_IMG_read_format +#define GL_BGRA_IMG 0x80E1 +#define GL_UNSIGNED_SHORT_4_4_4_4_REV_IMG 0x8365 +#endif + +/* GL_IMG_shader_binary */ +#ifndef GL_IMG_shader_binary +#define GL_SGX_BINARY_IMG 0x8C0A +#endif + +/* GL_IMG_texture_compression_pvrtc */ +#ifndef GL_IMG_texture_compression_pvrtc +#define GL_COMPRESSED_RGB_PVRTC_4BPPV1_IMG 0x8C00 +#define GL_COMPRESSED_RGB_PVRTC_2BPPV1_IMG 0x8C01 +#define GL_COMPRESSED_RGBA_PVRTC_4BPPV1_IMG 0x8C02 +#define GL_COMPRESSED_RGBA_PVRTC_2BPPV1_IMG 0x8C03 +#endif + +/* GL_IMG_texture_compression_pvrtc2 */ +#ifndef GL_IMG_texture_compression_pvrtc2 +#define GL_COMPRESSED_RGBA_PVRTC_2BPPV2_IMG 0x9137 +#define GL_COMPRESSED_RGBA_PVRTC_4BPPV2_IMG 0x9138 +#endif + +/* GL_IMG_multisampled_render_to_texture */ +#ifndef GL_IMG_multisampled_render_to_texture +#define GL_RENDERBUFFER_SAMPLES_IMG 0x9133 +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE_IMG 0x9134 +#define GL_MAX_SAMPLES_IMG 0x9135 +#define GL_TEXTURE_SAMPLES_IMG 0x9136 +#endif + +/*------------------------------------------------------------------------* + * NV extension tokens + *------------------------------------------------------------------------*/ + +/* GL_NV_coverage_sample */ +#ifndef GL_NV_coverage_sample +#define GL_COVERAGE_COMPONENT_NV 0x8ED0 +#define GL_COVERAGE_COMPONENT4_NV 0x8ED1 +#define GL_COVERAGE_ATTACHMENT_NV 0x8ED2 +#define GL_COVERAGE_BUFFERS_NV 0x8ED3 +#define GL_COVERAGE_SAMPLES_NV 0x8ED4 +#define GL_COVERAGE_ALL_FRAGMENTS_NV 0x8ED5 +#define GL_COVERAGE_EDGE_FRAGMENTS_NV 0x8ED6 +#define GL_COVERAGE_AUTOMATIC_NV 0x8ED7 +#define GL_COVERAGE_BUFFER_BIT_NV 0x00008000 +#endif + +/* GL_NV_depth_nonlinear */ +#ifndef GL_NV_depth_nonlinear +#define GL_DEPTH_COMPONENT16_NONLINEAR_NV 0x8E2C +#endif + +/* GL_NV_draw_buffers */ +#ifndef GL_NV_draw_buffers +#define GL_MAX_DRAW_BUFFERS_NV 0x8824 +#define GL_DRAW_BUFFER0_NV 0x8825 +#define GL_DRAW_BUFFER1_NV 0x8826 +#define GL_DRAW_BUFFER2_NV 0x8827 +#define GL_DRAW_BUFFER3_NV 0x8828 +#define GL_DRAW_BUFFER4_NV 0x8829 +#define GL_DRAW_BUFFER5_NV 0x882A +#define GL_DRAW_BUFFER6_NV 0x882B +#define GL_DRAW_BUFFER7_NV 0x882C +#define GL_DRAW_BUFFER8_NV 0x882D +#define GL_DRAW_BUFFER9_NV 0x882E +#define GL_DRAW_BUFFER10_NV 0x882F +#define GL_DRAW_BUFFER11_NV 0x8830 +#define GL_DRAW_BUFFER12_NV 0x8831 +#define GL_DRAW_BUFFER13_NV 0x8832 +#define GL_DRAW_BUFFER14_NV 0x8833 +#define GL_DRAW_BUFFER15_NV 0x8834 +#define GL_COLOR_ATTACHMENT0_NV 0x8CE0 +#define GL_COLOR_ATTACHMENT1_NV 0x8CE1 +#define GL_COLOR_ATTACHMENT2_NV 0x8CE2 +#define GL_COLOR_ATTACHMENT3_NV 0x8CE3 +#define GL_COLOR_ATTACHMENT4_NV 0x8CE4 +#define GL_COLOR_ATTACHMENT5_NV 0x8CE5 +#define GL_COLOR_ATTACHMENT6_NV 0x8CE6 +#define GL_COLOR_ATTACHMENT7_NV 0x8CE7 +#define GL_COLOR_ATTACHMENT8_NV 0x8CE8 +#define GL_COLOR_ATTACHMENT9_NV 0x8CE9 +#define GL_COLOR_ATTACHMENT10_NV 0x8CEA +#define GL_COLOR_ATTACHMENT11_NV 0x8CEB +#define GL_COLOR_ATTACHMENT12_NV 0x8CEC +#define GL_COLOR_ATTACHMENT13_NV 0x8CED +#define GL_COLOR_ATTACHMENT14_NV 0x8CEE +#define GL_COLOR_ATTACHMENT15_NV 0x8CEF +#endif + +/* GL_NV_draw_instanced */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_fbo_color_attachments */ +#ifndef GL_NV_fbo_color_attachments +#define GL_MAX_COLOR_ATTACHMENTS_NV 0x8CDF +/* GL_COLOR_ATTACHMENT{0-15}_NV defined in GL_NV_draw_buffers already. */ +#endif + +/* GL_NV_fence */ +#ifndef GL_NV_fence +#define GL_ALL_COMPLETED_NV 0x84F2 +#define GL_FENCE_STATUS_NV 0x84F3 +#define GL_FENCE_CONDITION_NV 0x84F4 +#endif + +/* GL_NV_framebuffer_blit */ +#ifndef GL_NV_framebuffer_blit +#define GL_READ_FRAMEBUFFER_NV 0x8CA8 +#define GL_DRAW_FRAMEBUFFER_NV 0x8CA9 +#define GL_DRAW_FRAMEBUFFER_BINDING_NV 0x8CA6 +#define GL_READ_FRAMEBUFFER_BINDING_NV 0x8CAA +#endif + +/* GL_NV_framebuffer_multisample */ +#ifndef GL_NV_framebuffer_multisample +#define GL_RENDERBUFFER_SAMPLES_NV 0x8CAB +#define GL_FRAMEBUFFER_INCOMPLETE_MULTISAMPLE_NV 0x8D56 +#define GL_MAX_SAMPLES_NV 0x8D57 +#endif + +/* GL_NV_generate_mipmap_sRGB */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_instanced_arrays */ +#ifndef GL_NV_instanced_arrays +#define GL_VERTEX_ATTRIB_ARRAY_DIVISOR_NV 0x88FE +#endif + +/* GL_NV_read_buffer */ +#ifndef GL_NV_read_buffer +#define GL_READ_BUFFER_NV 0x0C02 +#endif + +/* GL_NV_read_buffer_front */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_read_depth */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_read_depth_stencil */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_read_stencil */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_shadow_samplers_array */ +#ifndef GL_NV_shadow_samplers_array +#define GL_SAMPLER_2D_ARRAY_SHADOW_NV 0x8DC4 +#endif + +/* GL_NV_shadow_samplers_cube */ +#ifndef GL_NV_shadow_samplers_cube +#define GL_SAMPLER_CUBE_SHADOW_NV 0x8DC5 +#endif + +/* GL_NV_sRGB_formats */ +#ifndef GL_NV_sRGB_formats +#define GL_SLUMINANCE_NV 0x8C46 +#define GL_SLUMINANCE_ALPHA_NV 0x8C44 +#define GL_SRGB8_NV 0x8C41 +#define GL_SLUMINANCE8_NV 0x8C47 +#define GL_SLUMINANCE8_ALPHA8_NV 0x8C45 +#define GL_COMPRESSED_SRGB_S3TC_DXT1_NV 0x8C4C +#define GL_COMPRESSED_SRGB_ALPHA_S3TC_DXT1_NV 0x8C4D +#define GL_COMPRESSED_SRGB_ALPHA_S3TC_DXT3_NV 0x8C4E +#define GL_COMPRESSED_SRGB_ALPHA_S3TC_DXT5_NV 0x8C4F +#define GL_ETC1_SRGB8_NV 0x88EE +#endif + +/* GL_NV_texture_border_clamp */ +#ifndef GL_NV_texture_border_clamp +#define GL_TEXTURE_BORDER_COLOR_NV 0x1004 +#define GL_CLAMP_TO_BORDER_NV 0x812D +#endif + +/* GL_NV_texture_compression_s3tc_update */ +/* No new tokens introduced by this extension. */ + +/* GL_NV_texture_npot_2D_mipmap */ +/* No new tokens introduced by this extension. */ + +/*------------------------------------------------------------------------* + * QCOM extension tokens + *------------------------------------------------------------------------*/ + +/* GL_QCOM_alpha_test */ +#ifndef GL_QCOM_alpha_test +#define GL_ALPHA_TEST_QCOM 0x0BC0 +#define GL_ALPHA_TEST_FUNC_QCOM 0x0BC1 +#define GL_ALPHA_TEST_REF_QCOM 0x0BC2 +#endif + +/* GL_QCOM_binning_control */ +#ifndef GL_QCOM_binning_control +#define GL_BINNING_CONTROL_HINT_QCOM 0x8FB0 +#define GL_CPU_OPTIMIZED_QCOM 0x8FB1 +#define GL_GPU_OPTIMIZED_QCOM 0x8FB2 +#define GL_RENDER_DIRECT_TO_FRAMEBUFFER_QCOM 0x8FB3 +#endif + +/* GL_QCOM_driver_control */ +/* No new tokens introduced by this extension. */ + +/* GL_QCOM_extended_get */ +#ifndef GL_QCOM_extended_get +#define GL_TEXTURE_WIDTH_QCOM 0x8BD2 +#define GL_TEXTURE_HEIGHT_QCOM 0x8BD3 +#define GL_TEXTURE_DEPTH_QCOM 0x8BD4 +#define GL_TEXTURE_INTERNAL_FORMAT_QCOM 0x8BD5 +#define GL_TEXTURE_FORMAT_QCOM 0x8BD6 +#define GL_TEXTURE_TYPE_QCOM 0x8BD7 +#define GL_TEXTURE_IMAGE_VALID_QCOM 0x8BD8 +#define GL_TEXTURE_NUM_LEVELS_QCOM 0x8BD9 +#define GL_TEXTURE_TARGET_QCOM 0x8BDA +#define GL_TEXTURE_OBJECT_VALID_QCOM 0x8BDB +#define GL_STATE_RESTORE 0x8BDC +#endif + +/* GL_QCOM_extended_get2 */ +/* No new tokens introduced by this extension. */ + +/* GL_QCOM_perfmon_global_mode */ +#ifndef GL_QCOM_perfmon_global_mode +#define GL_PERFMON_GLOBAL_MODE_QCOM 0x8FA0 +#endif + +/* GL_QCOM_writeonly_rendering */ +#ifndef GL_QCOM_writeonly_rendering +#define GL_WRITEONLY_RENDERING_QCOM 0x8823 +#endif + +/* GL_QCOM_tiled_rendering */ +#ifndef GL_QCOM_tiled_rendering +#define GL_COLOR_BUFFER_BIT0_QCOM 0x00000001 +#define GL_COLOR_BUFFER_BIT1_QCOM 0x00000002 +#define GL_COLOR_BUFFER_BIT2_QCOM 0x00000004 +#define GL_COLOR_BUFFER_BIT3_QCOM 0x00000008 +#define GL_COLOR_BUFFER_BIT4_QCOM 0x00000010 +#define GL_COLOR_BUFFER_BIT5_QCOM 0x00000020 +#define GL_COLOR_BUFFER_BIT6_QCOM 0x00000040 +#define GL_COLOR_BUFFER_BIT7_QCOM 0x00000080 +#define GL_DEPTH_BUFFER_BIT0_QCOM 0x00000100 +#define GL_DEPTH_BUFFER_BIT1_QCOM 0x00000200 +#define GL_DEPTH_BUFFER_BIT2_QCOM 0x00000400 +#define GL_DEPTH_BUFFER_BIT3_QCOM 0x00000800 +#define GL_DEPTH_BUFFER_BIT4_QCOM 0x00001000 +#define GL_DEPTH_BUFFER_BIT5_QCOM 0x00002000 +#define GL_DEPTH_BUFFER_BIT6_QCOM 0x00004000 +#define GL_DEPTH_BUFFER_BIT7_QCOM 0x00008000 +#define GL_STENCIL_BUFFER_BIT0_QCOM 0x00010000 +#define GL_STENCIL_BUFFER_BIT1_QCOM 0x00020000 +#define GL_STENCIL_BUFFER_BIT2_QCOM 0x00040000 +#define GL_STENCIL_BUFFER_BIT3_QCOM 0x00080000 +#define GL_STENCIL_BUFFER_BIT4_QCOM 0x00100000 +#define GL_STENCIL_BUFFER_BIT5_QCOM 0x00200000 +#define GL_STENCIL_BUFFER_BIT6_QCOM 0x00400000 +#define GL_STENCIL_BUFFER_BIT7_QCOM 0x00800000 +#define GL_MULTISAMPLE_BUFFER_BIT0_QCOM 0x01000000 +#define GL_MULTISAMPLE_BUFFER_BIT1_QCOM 0x02000000 +#define GL_MULTISAMPLE_BUFFER_BIT2_QCOM 0x04000000 +#define GL_MULTISAMPLE_BUFFER_BIT3_QCOM 0x08000000 +#define GL_MULTISAMPLE_BUFFER_BIT4_QCOM 0x10000000 +#define GL_MULTISAMPLE_BUFFER_BIT5_QCOM 0x20000000 +#define GL_MULTISAMPLE_BUFFER_BIT6_QCOM 0x40000000 +#define GL_MULTISAMPLE_BUFFER_BIT7_QCOM 0x80000000 +#endif + +/*------------------------------------------------------------------------* + * VIV extension tokens + *------------------------------------------------------------------------*/ + +/* GL_VIV_shader_binary */ +#ifndef GL_VIV_shader_binary +#define GL_SHADER_BINARY_VIV 0x8FC4 +#endif + +/*------------------------------------------------------------------------* + * End of extension tokens, start of corresponding extension functions + *------------------------------------------------------------------------*/ + +/*------------------------------------------------------------------------* + * OES extension functions + *------------------------------------------------------------------------*/ + +/* GL_OES_compressed_ETC1_RGB8_texture */ +#ifndef GL_OES_compressed_ETC1_RGB8_texture +#define GL_OES_compressed_ETC1_RGB8_texture 1 +#endif + +/* GL_OES_compressed_paletted_texture */ +#ifndef GL_OES_compressed_paletted_texture +#define GL_OES_compressed_paletted_texture 1 +#endif + +/* GL_OES_depth24 */ +#ifndef GL_OES_depth24 +#define GL_OES_depth24 1 +#endif + +/* GL_OES_depth32 */ +#ifndef GL_OES_depth32 +#define GL_OES_depth32 1 +#endif + +/* GL_OES_depth_texture */ +#ifndef GL_OES_depth_texture +#define GL_OES_depth_texture 1 +#endif + +/* GL_OES_EGL_image */ +#ifndef GL_OES_EGL_image +#define GL_OES_EGL_image 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glEGLImageTargetTexture2DOES (GLenum target, GLeglImageOES image); +GL_APICALL void GL_APIENTRY glEGLImageTargetRenderbufferStorageOES (GLenum target, GLeglImageOES image); +#endif +typedef void (GL_APIENTRYP PFNGLEGLIMAGETARGETTEXTURE2DOESPROC) (GLenum target, GLeglImageOES image); +typedef void (GL_APIENTRYP PFNGLEGLIMAGETARGETRENDERBUFFERSTORAGEOESPROC) (GLenum target, GLeglImageOES image); +#endif + +/* GL_OES_EGL_image_external */ +#ifndef GL_OES_EGL_image_external +#define GL_OES_EGL_image_external 1 +/* glEGLImageTargetTexture2DOES defined in GL_OES_EGL_image already. */ +#endif + +/* GL_OES_element_index_uint */ +#ifndef GL_OES_element_index_uint +#define GL_OES_element_index_uint 1 +#endif + +/* GL_OES_fbo_render_mipmap */ +#ifndef GL_OES_fbo_render_mipmap +#define GL_OES_fbo_render_mipmap 1 +#endif + +/* GL_OES_fragment_precision_high */ +#ifndef GL_OES_fragment_precision_high +#define GL_OES_fragment_precision_high 1 +#endif + +/* GL_OES_get_program_binary */ +#ifndef GL_OES_get_program_binary +#define GL_OES_get_program_binary 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glGetProgramBinaryOES (GLuint program, GLsizei bufSize, GLsizei *length, GLenum *binaryFormat, GLvoid *binary); +GL_APICALL void GL_APIENTRY glProgramBinaryOES (GLuint program, GLenum binaryFormat, const GLvoid *binary, GLint length); +#endif +typedef void (GL_APIENTRYP PFNGLGETPROGRAMBINARYOESPROC) (GLuint program, GLsizei bufSize, GLsizei *length, GLenum *binaryFormat, GLvoid *binary); +typedef void (GL_APIENTRYP PFNGLPROGRAMBINARYOESPROC) (GLuint program, GLenum binaryFormat, const GLvoid *binary, GLint length); +#endif + +/* GL_OES_mapbuffer */ +#ifndef GL_OES_mapbuffer +#define GL_OES_mapbuffer 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void* GL_APIENTRY glMapBufferOES (GLenum target, GLenum access); +GL_APICALL GLboolean GL_APIENTRY glUnmapBufferOES (GLenum target); +GL_APICALL void GL_APIENTRY glGetBufferPointervOES (GLenum target, GLenum pname, GLvoid **params); +#endif +typedef void* (GL_APIENTRYP PFNGLMAPBUFFEROESPROC) (GLenum target, GLenum access); +typedef GLboolean (GL_APIENTRYP PFNGLUNMAPBUFFEROESPROC) (GLenum target); +typedef void (GL_APIENTRYP PFNGLGETBUFFERPOINTERVOESPROC) (GLenum target, GLenum pname, GLvoid **params); +#endif + +/* GL_OES_packed_depth_stencil */ +#ifndef GL_OES_packed_depth_stencil +#define GL_OES_packed_depth_stencil 1 +#endif + +/* GL_OES_required_internalformat */ +#ifndef GL_OES_required_internalformat +#define GL_OES_required_internalformat 1 +#endif + +/* GL_OES_rgb8_rgba8 */ +#ifndef GL_OES_rgb8_rgba8 +#define GL_OES_rgb8_rgba8 1 +#endif + +/* GL_OES_standard_derivatives */ +#ifndef GL_OES_standard_derivatives +#define GL_OES_standard_derivatives 1 +#endif + +/* GL_OES_stencil1 */ +#ifndef GL_OES_stencil1 +#define GL_OES_stencil1 1 +#endif + +/* GL_OES_stencil4 */ +#ifndef GL_OES_stencil4 +#define GL_OES_stencil4 1 +#endif + +#ifndef GL_OES_surfaceless_context +#define GL_OES_surfaceless_context 1 +#endif + +/* GL_OES_texture_3D */ +#ifndef GL_OES_texture_3D +#define GL_OES_texture_3D 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glTexImage3DOES (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const GLvoid* pixels); +GL_APICALL void GL_APIENTRY glTexSubImage3DOES (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const GLvoid* pixels); +GL_APICALL void GL_APIENTRY glCopyTexSubImage3DOES (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glCompressedTexImage3DOES (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const GLvoid* data); +GL_APICALL void GL_APIENTRY glCompressedTexSubImage3DOES (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const GLvoid* data); +GL_APICALL void GL_APIENTRY glFramebufferTexture3DOES (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +#endif +typedef void (GL_APIENTRYP PFNGLTEXIMAGE3DOESPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLenum format, GLenum type, const GLvoid* pixels); +typedef void (GL_APIENTRYP PFNGLTEXSUBIMAGE3DOESPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, const GLvoid* pixels); +typedef void (GL_APIENTRYP PFNGLCOPYTEXSUBIMAGE3DOESPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLint x, GLint y, GLsizei width, GLsizei height); +typedef void (GL_APIENTRYP PFNGLCOMPRESSEDTEXIMAGE3DOESPROC) (GLenum target, GLint level, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth, GLint border, GLsizei imageSize, const GLvoid* data); +typedef void (GL_APIENTRYP PFNGLCOMPRESSEDTEXSUBIMAGE3DOESPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLsizei imageSize, const GLvoid* data); +typedef void (GL_APIENTRYP PFNGLFRAMEBUFFERTEXTURE3DOESPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLint zoffset); +#endif + +/* GL_OES_texture_float */ +#ifndef GL_OES_texture_float +#define GL_OES_texture_float 1 +#endif + +/* GL_OES_texture_float_linear */ +#ifndef GL_OES_texture_float_linear +#define GL_OES_texture_float_linear 1 +#endif + +/* GL_OES_texture_half_float */ +#ifndef GL_OES_texture_half_float +#define GL_OES_texture_half_float 1 +#endif + +/* GL_OES_texture_half_float_linear */ +#ifndef GL_OES_texture_half_float_linear +#define GL_OES_texture_half_float_linear 1 +#endif + +/* GL_OES_texture_npot */ +#ifndef GL_OES_texture_npot +#define GL_OES_texture_npot 1 +#endif + +/* GL_OES_vertex_array_object */ +#ifndef GL_OES_vertex_array_object +#define GL_OES_vertex_array_object 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glBindVertexArrayOES (GLuint array); +GL_APICALL void GL_APIENTRY glDeleteVertexArraysOES (GLsizei n, const GLuint *arrays); +GL_APICALL void GL_APIENTRY glGenVertexArraysOES (GLsizei n, GLuint *arrays); +GL_APICALL GLboolean GL_APIENTRY glIsVertexArrayOES (GLuint array); +#endif +typedef void (GL_APIENTRYP PFNGLBINDVERTEXARRAYOESPROC) (GLuint array); +typedef void (GL_APIENTRYP PFNGLDELETEVERTEXARRAYSOESPROC) (GLsizei n, const GLuint *arrays); +typedef void (GL_APIENTRYP PFNGLGENVERTEXARRAYSOESPROC) (GLsizei n, GLuint *arrays); +typedef GLboolean (GL_APIENTRYP PFNGLISVERTEXARRAYOESPROC) (GLuint array); +#endif + +/* GL_OES_vertex_half_float */ +#ifndef GL_OES_vertex_half_float +#define GL_OES_vertex_half_float 1 +#endif + +/* GL_OES_vertex_type_10_10_10_2 */ +#ifndef GL_OES_vertex_type_10_10_10_2 +#define GL_OES_vertex_type_10_10_10_2 1 +#endif + +/*------------------------------------------------------------------------* + * KHR extension functions + *------------------------------------------------------------------------*/ + +#ifndef GL_KHR_debug +#define GL_KHR_debug 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDebugMessageControlKHR (GLenum source, GLenum type, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +GL_APICALL void GL_APIENTRY glDebugMessageInsertKHR (GLenum source, GLenum type, GLuint id, GLenum severity, GLsizei length, const GLchar *buf); +GL_APICALL void GL_APIENTRY glDebugMessageCallbackKHR (GLDEBUGPROCKHR callback, const void *userParam); +GL_APICALL GLuint GL_APIENTRY glGetDebugMessageLogKHR (GLuint count, GLsizei bufsize, GLenum *sources, GLenum *types, GLuint *ids, GLenum *severities, GLsizei *lengths, GLchar *messageLog); +GL_APICALL void GL_APIENTRY glPushDebugGroupKHR (GLenum source, GLuint id, GLsizei length, const GLchar *message); +GL_APICALL void GL_APIENTRY glPopDebugGroupKHR (void); +GL_APICALL void GL_APIENTRY glObjectLabelKHR (GLenum identifier, GLuint name, GLsizei length, const GLchar *label); +GL_APICALL void GL_APIENTRY glGetObjectLabelKHR (GLenum identifier, GLuint name, GLsizei bufSize, GLsizei *length, GLchar *label); +GL_APICALL void GL_APIENTRY glObjectPtrLabelKHR (const void *ptr, GLsizei length, const GLchar *label); +GL_APICALL void GL_APIENTRY glGetObjectPtrLabelKHR (const void *ptr, GLsizei bufSize, GLsizei *length, GLchar *label); +GL_APICALL void GL_APIENTRY glGetPointervKHR (GLenum pname, GLvoid **params); +#endif +typedef void (GL_APIENTRYP PFNGLDEBUGMESSAGECONTROLKHRPROC) (GLenum source, GLenum type, GLenum severity, GLsizei count, const GLuint *ids, GLboolean enabled); +typedef void (GL_APIENTRYP PFNGLDEBUGMESSAGEINSERTKHRPROC) (GLenum source, GLenum type, GLuint id, GLenum severity, GLsizei length, const GLchar *buf); +typedef void (GL_APIENTRYP PFNGLDEBUGMESSAGECALLBACKKHRPROC) (GLDEBUGPROCKHR callback, const void *userParam); +typedef GLuint (GL_APIENTRYP PFNGLGETDEBUGMESSAGELOGKHRPROC) (GLuint count, GLsizei bufsize, GLenum *sources, GLenum *types, GLuint *ids, GLenum *severities, GLsizei *lengths, GLchar *messageLog); +typedef void (GL_APIENTRYP PFNGLPUSHDEBUGGROUPKHRPROC) (GLenum source, GLuint id, GLsizei length, const GLchar *message); +typedef void (GL_APIENTRYP PFNGLPOPDEBUGGROUPKHRPROC) (void); +typedef void (GL_APIENTRYP PFNGLOBJECTLABELKHRPROC) (GLenum identifier, GLuint name, GLsizei length, const GLchar *label); +typedef void (GL_APIENTRYP PFNGLGETOBJECTLABELKHRPROC) (GLenum identifier, GLuint name, GLsizei bufSize, GLsizei *length, GLchar *label); +typedef void (GL_APIENTRYP PFNGLOBJECTPTRLABELKHRPROC) (const void *ptr, GLsizei length, const GLchar *label); +typedef void (GL_APIENTRYP PFNGLGETOBJECTPTRLABELKHRPROC) (const void *ptr, GLsizei bufSize, GLsizei *length, GLchar *label); +typedef void (GL_APIENTRYP PFNGLGETPOINTERVKHRPROC) (GLenum pname, GLvoid **params); +#endif + +#ifndef GL_KHR_texture_compression_astc_ldr +#define GL_KHR_texture_compression_astc_ldr 1 +#endif + + +/*------------------------------------------------------------------------* + * AMD extension functions + *------------------------------------------------------------------------*/ + +/* GL_AMD_compressed_3DC_texture */ +#ifndef GL_AMD_compressed_3DC_texture +#define GL_AMD_compressed_3DC_texture 1 +#endif + +/* GL_AMD_compressed_ATC_texture */ +#ifndef GL_AMD_compressed_ATC_texture +#define GL_AMD_compressed_ATC_texture 1 +#endif + +/* AMD_performance_monitor */ +#ifndef GL_AMD_performance_monitor +#define GL_AMD_performance_monitor 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glGetPerfMonitorGroupsAMD (GLint *numGroups, GLsizei groupsSize, GLuint *groups); +GL_APICALL void GL_APIENTRY glGetPerfMonitorCountersAMD (GLuint group, GLint *numCounters, GLint *maxActiveCounters, GLsizei counterSize, GLuint *counters); +GL_APICALL void GL_APIENTRY glGetPerfMonitorGroupStringAMD (GLuint group, GLsizei bufSize, GLsizei *length, GLchar *groupString); +GL_APICALL void GL_APIENTRY glGetPerfMonitorCounterStringAMD (GLuint group, GLuint counter, GLsizei bufSize, GLsizei *length, GLchar *counterString); +GL_APICALL void GL_APIENTRY glGetPerfMonitorCounterInfoAMD (GLuint group, GLuint counter, GLenum pname, GLvoid *data); +GL_APICALL void GL_APIENTRY glGenPerfMonitorsAMD (GLsizei n, GLuint *monitors); +GL_APICALL void GL_APIENTRY glDeletePerfMonitorsAMD (GLsizei n, GLuint *monitors); +GL_APICALL void GL_APIENTRY glSelectPerfMonitorCountersAMD (GLuint monitor, GLboolean enable, GLuint group, GLint numCounters, GLuint *countersList); +GL_APICALL void GL_APIENTRY glBeginPerfMonitorAMD (GLuint monitor); +GL_APICALL void GL_APIENTRY glEndPerfMonitorAMD (GLuint monitor); +GL_APICALL void GL_APIENTRY glGetPerfMonitorCounterDataAMD (GLuint monitor, GLenum pname, GLsizei dataSize, GLuint *data, GLint *bytesWritten); +#endif +typedef void (GL_APIENTRYP PFNGLGETPERFMONITORGROUPSAMDPROC) (GLint *numGroups, GLsizei groupsSize, GLuint *groups); +typedef void (GL_APIENTRYP PFNGLGETPERFMONITORCOUNTERSAMDPROC) (GLuint group, GLint *numCounters, GLint *maxActiveCounters, GLsizei counterSize, GLuint *counters); +typedef void (GL_APIENTRYP PFNGLGETPERFMONITORGROUPSTRINGAMDPROC) (GLuint group, GLsizei bufSize, GLsizei *length, GLchar *groupString); +typedef void (GL_APIENTRYP PFNGLGETPERFMONITORCOUNTERSTRINGAMDPROC) (GLuint group, GLuint counter, GLsizei bufSize, GLsizei *length, GLchar *counterString); +typedef void (GL_APIENTRYP PFNGLGETPERFMONITORCOUNTERINFOAMDPROC) (GLuint group, GLuint counter, GLenum pname, GLvoid *data); +typedef void (GL_APIENTRYP PFNGLGENPERFMONITORSAMDPROC) (GLsizei n, GLuint *monitors); +typedef void (GL_APIENTRYP PFNGLDELETEPERFMONITORSAMDPROC) (GLsizei n, GLuint *monitors); +typedef void (GL_APIENTRYP PFNGLSELECTPERFMONITORCOUNTERSAMDPROC) (GLuint monitor, GLboolean enable, GLuint group, GLint numCounters, GLuint *countersList); +typedef void (GL_APIENTRYP PFNGLBEGINPERFMONITORAMDPROC) (GLuint monitor); +typedef void (GL_APIENTRYP PFNGLENDPERFMONITORAMDPROC) (GLuint monitor); +typedef void (GL_APIENTRYP PFNGLGETPERFMONITORCOUNTERDATAAMDPROC) (GLuint monitor, GLenum pname, GLsizei dataSize, GLuint *data, GLint *bytesWritten); +#endif + +/* GL_AMD_program_binary_Z400 */ +#ifndef GL_AMD_program_binary_Z400 +#define GL_AMD_program_binary_Z400 1 +#endif + +/*------------------------------------------------------------------------* + * ANGLE extension functions + *------------------------------------------------------------------------*/ + +/* GL_ANGLE_depth_texture */ +#ifndef GL_ANGLE_depth_texture +#define GL_ANGLE_depth_texture 1 +#endif + +/* GL_ANGLE_framebuffer_blit */ +#ifndef GL_ANGLE_framebuffer_blit +#define GL_ANGLE_framebuffer_blit 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glBlitFramebufferANGLE (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +#endif +typedef void (GL_APIENTRYP PFNGLBLITFRAMEBUFFERANGLEPROC) (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +#endif + +/* GL_ANGLE_framebuffer_multisample */ +#ifndef GL_ANGLE_framebuffer_multisample +#define GL_ANGLE_framebuffer_multisample 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glRenderbufferStorageMultisampleANGLE (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +#endif +typedef void (GL_APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLEANGLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +#endif + +#ifndef GL_ANGLE_instanced_arrays +#define GL_ANGLE_instanced_arrays 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDrawArraysInstancedANGLE (GLenum mode, GLint first, GLsizei count, GLsizei primcount); +GL_APICALL void GL_APIENTRY glDrawElementsInstancedANGLE (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei primcount); +GL_APICALL void GL_APIENTRY glVertexAttribDivisorANGLE (GLuint index, GLuint divisor); +#endif +typedef void (GL_APIENTRYP PFNGLDRAWARRAYSINSTANCEDANGLEPROC) (GLenum mode, GLint first, GLsizei count, GLsizei primcount); +typedef void (GL_APIENTRYP PFNGLDRAWELEMENTSINSTANCEDANGLEPROC) (GLenum mode, GLsizei count, GLenum type, const void *indices, GLsizei primcount); +typedef void (GL_APIENTRYP PFNGLVERTEXATTRIBDIVISORANGLEPROC) (GLuint index, GLuint divisor); +#endif + +/* GL_ANGLE_pack_reverse_row_order */ +#ifndef GL_ANGLE_pack_reverse_row_order +#define GL_ANGLE_pack_reverse_row_order 1 +#endif + +/* GL_ANGLE_program_binary */ +#ifndef GL_ANGLE_program_binary +#define GL_ANGLE_program_binary 1 +#endif + +/* GL_ANGLE_texture_compression_dxt3 */ +#ifndef GL_ANGLE_texture_compression_dxt3 +#define GL_ANGLE_texture_compression_dxt3 1 +#endif + +/* GL_ANGLE_texture_compression_dxt5 */ +#ifndef GL_ANGLE_texture_compression_dxt5 +#define GL_ANGLE_texture_compression_dxt5 1 +#endif + +/* GL_ANGLE_texture_usage */ +#ifndef GL_ANGLE_texture_usage +#define GL_ANGLE_texture_usage 1 +#endif + +#ifndef GL_ANGLE_translated_shader_source +#define GL_ANGLE_translated_shader_source 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glGetTranslatedShaderSourceANGLE (GLuint shader, GLsizei bufsize, GLsizei *length, GLchar *source); +#endif +typedef void (GL_APIENTRYP PFNGLGETTRANSLATEDSHADERSOURCEANGLEPROC) (GLuint shader, GLsizei bufsize, GLsizei *length, GLchar *source); +#endif + +/*------------------------------------------------------------------------* + * APPLE extension functions + *------------------------------------------------------------------------*/ + +/* GL_APPLE_copy_texture_levels */ +#ifndef GL_APPLE_copy_texture_levels +#define GL_APPLE_copy_texture_levels 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glCopyTextureLevelsAPPLE (GLuint destinationTexture, GLuint sourceTexture, GLint sourceBaseLevel, GLsizei sourceLevelCount); +#endif +typedef void (GL_APIENTRYP PFNGLCOPYTEXTURELEVELSAPPLEPROC) (GLuint destinationTexture, GLuint sourceTexture, GLint sourceBaseLevel, GLsizei sourceLevelCount); +#endif + +/* GL_APPLE_framebuffer_multisample */ +#ifndef GL_APPLE_framebuffer_multisample +#define GL_APPLE_framebuffer_multisample 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glRenderbufferStorageMultisampleAPPLE (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glResolveMultisampleFramebufferAPPLE (void); +#endif /* GL_GLEXT_PROTOTYPES */ +typedef void (GL_APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLEAPPLEPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (GL_APIENTRYP PFNGLRESOLVEMULTISAMPLEFRAMEBUFFERAPPLEPROC) (void); +#endif + +/* GL_APPLE_rgb_422 */ +#ifndef GL_APPLE_rgb_422 +#define GL_APPLE_rgb_422 1 +#endif + +/* GL_APPLE_sync */ +#ifndef GL_APPLE_sync +#define GL_APPLE_sync 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL GLsync GL_APIENTRY glFenceSyncAPPLE (GLenum condition, GLbitfield flags); +GL_APICALL GLboolean GL_APIENTRY glIsSyncAPPLE (GLsync sync); +GL_APICALL void GL_APIENTRY glDeleteSyncAPPLE (GLsync sync); +GL_APICALL GLenum GL_APIENTRY glClientWaitSyncAPPLE (GLsync sync, GLbitfield flags, GLuint64 timeout); +GL_APICALL void GL_APIENTRY glWaitSyncAPPLE (GLsync sync, GLbitfield flags, GLuint64 timeout); +GL_APICALL void GL_APIENTRY glGetInteger64vAPPLE (GLenum pname, GLint64 *params); +GL_APICALL void GL_APIENTRY glGetSyncivAPPLE (GLsync sync, GLenum pname, GLsizei bufSize, GLsizei *length, GLint *values); +#endif +typedef GLsync (GL_APIENTRYP PFNGLFENCESYNCAPPLEPROC) (GLenum condition, GLbitfield flags); +typedef GLboolean (GL_APIENTRYP PFNGLISSYNCAPPLEPROC) (GLsync sync); +typedef void (GL_APIENTRYP PFNGLDELETESYNCAPPLEPROC) (GLsync sync); +typedef GLenum (GL_APIENTRYP PFNGLCLIENTWAITSYNCAPPLEPROC) (GLsync sync, GLbitfield flags, GLuint64 timeout); +typedef void (GL_APIENTRYP PFNGLWAITSYNCAPPLEPROC) (GLsync sync, GLbitfield flags, GLuint64 timeout); +typedef void (GL_APIENTRYP PFNGLGETINTEGER64VAPPLEPROC) (GLenum pname, GLint64 *params); +typedef void (GL_APIENTRYP PFNGLGETSYNCIVAPPLEPROC) (GLsync sync, GLenum pname, GLsizei bufSize, GLsizei *length, GLint *values); +#endif + +/* GL_APPLE_texture_format_BGRA8888 */ +#ifndef GL_APPLE_texture_format_BGRA8888 +#define GL_APPLE_texture_format_BGRA8888 1 +#endif + +/* GL_APPLE_texture_max_level */ +#ifndef GL_APPLE_texture_max_level +#define GL_APPLE_texture_max_level 1 +#endif + +/*------------------------------------------------------------------------* + * ARM extension functions + *------------------------------------------------------------------------*/ + +/* GL_ARM_mali_program_binary */ +#ifndef GL_ARM_mali_program_binary +#define GL_ARM_mali_program_binary 1 +#endif + +/* GL_ARM_mali_shader_binary */ +#ifndef GL_ARM_mali_shader_binary +#define GL_ARM_mali_shader_binary 1 +#endif + +/* GL_ARM_rgba8 */ +#ifndef GL_ARM_rgba8 +#define GL_ARM_rgba8 1 +#endif + +/*------------------------------------------------------------------------* + * EXT extension functions + *------------------------------------------------------------------------*/ + +/* GL_EXT_blend_minmax */ +#ifndef GL_EXT_blend_minmax +#define GL_EXT_blend_minmax 1 +#endif + +/* GL_EXT_color_buffer_half_float */ +#ifndef GL_EXT_color_buffer_half_float +#define GL_EXT_color_buffer_half_float 1 +#endif + +/* GL_EXT_debug_label */ +#ifndef GL_EXT_debug_label +#define GL_EXT_debug_label 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glLabelObjectEXT (GLenum type, GLuint object, GLsizei length, const GLchar *label); +GL_APICALL void GL_APIENTRY glGetObjectLabelEXT (GLenum type, GLuint object, GLsizei bufSize, GLsizei *length, GLchar *label); +#endif +typedef void (GL_APIENTRYP PFNGLLABELOBJECTEXTPROC) (GLenum type, GLuint object, GLsizei length, const GLchar *label); +typedef void (GL_APIENTRYP PFNGLGETOBJECTLABELEXTPROC) (GLenum type, GLuint object, GLsizei bufSize, GLsizei *length, GLchar *label); +#endif + +/* GL_EXT_debug_marker */ +#ifndef GL_EXT_debug_marker +#define GL_EXT_debug_marker 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glInsertEventMarkerEXT (GLsizei length, const GLchar *marker); +GL_APICALL void GL_APIENTRY glPushGroupMarkerEXT (GLsizei length, const GLchar *marker); +GL_APICALL void GL_APIENTRY glPopGroupMarkerEXT (void); +#endif +typedef void (GL_APIENTRYP PFNGLINSERTEVENTMARKEREXTPROC) (GLsizei length, const GLchar *marker); +typedef void (GL_APIENTRYP PFNGLPUSHGROUPMARKEREXTPROC) (GLsizei length, const GLchar *marker); +typedef void (GL_APIENTRYP PFNGLPOPGROUPMARKEREXTPROC) (void); +#endif + +/* GL_EXT_discard_framebuffer */ +#ifndef GL_EXT_discard_framebuffer +#define GL_EXT_discard_framebuffer 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDiscardFramebufferEXT (GLenum target, GLsizei numAttachments, const GLenum *attachments); +#endif +typedef void (GL_APIENTRYP PFNGLDISCARDFRAMEBUFFEREXTPROC) (GLenum target, GLsizei numAttachments, const GLenum *attachments); +#endif + +#ifndef GL_EXT_disjoint_timer_query +#define GL_EXT_disjoint_timer_query 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glGenQueriesEXT (GLsizei n, GLuint *ids); +GL_APICALL void GL_APIENTRY glDeleteQueriesEXT (GLsizei n, const GLuint *ids); +GL_APICALL GLboolean GL_APIENTRY glIsQueryEXT (GLuint id); +GL_APICALL void GL_APIENTRY glBeginQueryEXT (GLenum target, GLuint id); +GL_APICALL void GL_APIENTRY glEndQueryEXT (GLenum target); +GL_APICALL void GL_APIENTRY glQueryCounterEXT (GLuint id, GLenum target); +GL_APICALL void GL_APIENTRY glGetQueryivEXT (GLenum target, GLenum pname, GLint *params); +GL_APICALL void GL_APIENTRY glGetQueryObjectivEXT (GLuint id, GLenum pname, GLint *params); +GL_APICALL void GL_APIENTRY glGetQueryObjectuivEXT (GLuint id, GLenum pname, GLuint *params); +GL_APICALL void GL_APIENTRY glGetQueryObjecti64vEXT (GLuint id, GLenum pname, GLint64 *params); +GL_APICALL void GL_APIENTRY glGetQueryObjectui64vEXT (GLuint id, GLenum pname, GLuint64 *params); +#endif +typedef void (GL_APIENTRYP PFNGLGENQUERIESEXTPROC) (GLsizei n, GLuint *ids); +typedef void (GL_APIENTRYP PFNGLDELETEQUERIESEXTPROC) (GLsizei n, const GLuint *ids); +typedef GLboolean (GL_APIENTRYP PFNGLISQUERYEXTPROC) (GLuint id); +typedef void (GL_APIENTRYP PFNGLBEGINQUERYEXTPROC) (GLenum target, GLuint id); +typedef void (GL_APIENTRYP PFNGLENDQUERYEXTPROC) (GLenum target); +typedef void (GL_APIENTRYP PFNGLQUERYCOUNTEREXTPROC) (GLuint id, GLenum target); +typedef void (GL_APIENTRYP PFNGLGETQUERYIVEXTPROC) (GLenum target, GLenum pname, GLint *params); +typedef void (GL_APIENTRYP PFNGLGETQUERYOBJECTIVEXTPROC) (GLuint id, GLenum pname, GLint *params); +typedef void (GL_APIENTRYP PFNGLGETQUERYOBJECTUIVEXTPROC) (GLuint id, GLenum pname, GLuint *params); +typedef void (GL_APIENTRYP PFNGLGETQUERYOBJECTI64VEXTPROC) (GLuint id, GLenum pname, GLint64 *params); +typedef void (GL_APIENTRYP PFNGLGETQUERYOBJECTUI64VEXTPROC) (GLuint id, GLenum pname, GLuint64 *params); +#endif /* GL_EXT_disjoint_timer_query */ + +#ifndef GL_EXT_draw_buffers +#define GL_EXT_draw_buffers 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDrawBuffersEXT (GLsizei n, const GLenum *bufs); +#endif +typedef void (GL_APIENTRYP PFNGLDRAWBUFFERSEXTPROC) (GLsizei n, const GLenum *bufs); +#endif /* GL_EXT_draw_buffers */ + +/* GL_EXT_map_buffer_range */ +#ifndef GL_EXT_map_buffer_range +#define GL_EXT_map_buffer_range 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void* GL_APIENTRY glMapBufferRangeEXT (GLenum target, GLintptr offset, GLsizeiptr length, GLbitfield access); +GL_APICALL void GL_APIENTRY glFlushMappedBufferRangeEXT (GLenum target, GLintptr offset, GLsizeiptr length); +#endif +typedef void* (GL_APIENTRYP PFNGLMAPBUFFERRANGEEXTPROC) (GLenum target, GLintptr offset, GLsizeiptr length, GLbitfield access); +typedef void (GL_APIENTRYP PFNGLFLUSHMAPPEDBUFFERRANGEEXTPROC) (GLenum target, GLintptr offset, GLsizeiptr length); +#endif + +/* GL_EXT_multisampled_render_to_texture */ +#ifndef GL_EXT_multisampled_render_to_texture +#define GL_EXT_multisampled_render_to_texture 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glRenderbufferStorageMultisampleEXT (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glFramebufferTexture2DMultisampleEXT (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLsizei samples); +#endif +typedef void (GL_APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLEEXTPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (GL_APIENTRYP PFNGLFRAMEBUFFERTEXTURE2DMULTISAMPLEEXTPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLsizei samples); +#endif + +/* GL_EXT_multiview_draw_buffers */ +#ifndef GL_EXT_multiview_draw_buffers +#define GL_EXT_multiview_draw_buffers 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glReadBufferIndexedEXT (GLenum src, GLint index); +GL_APICALL void GL_APIENTRY glDrawBuffersIndexedEXT (GLint n, const GLenum *location, const GLint *indices); +GL_APICALL void GL_APIENTRY glGetIntegeri_vEXT (GLenum target, GLuint index, GLint *data); +#endif +typedef void (GL_APIENTRYP PFNGLREADBUFFERINDEXEDEXTPROC) (GLenum src, GLint index); +typedef void (GL_APIENTRYP PFNGLDRAWBUFFERSINDEXEDEXTPROC) (GLint n, const GLenum *location, const GLint *indices); +typedef void (GL_APIENTRYP PFNGLGETINTEGERI_VEXTPROC) (GLenum target, GLuint index, GLint *data); +#endif + +#ifndef GL_EXT_multi_draw_arrays +#define GL_EXT_multi_draw_arrays 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glMultiDrawArraysEXT (GLenum mode, const GLint *first, const GLsizei *count, GLsizei primcount); +GL_APICALL void GL_APIENTRY glMultiDrawElementsEXT (GLenum mode, const GLsizei *count, GLenum type, const GLvoid **indices, GLsizei primcount); +#endif /* GL_GLEXT_PROTOTYPES */ +typedef void (GL_APIENTRYP PFNGLMULTIDRAWARRAYSEXTPROC) (GLenum mode, const GLint *first, const GLsizei *count, GLsizei primcount); +typedef void (GL_APIENTRYP PFNGLMULTIDRAWELEMENTSEXTPROC) (GLenum mode, const GLsizei *count, GLenum type, const GLvoid **indices, GLsizei primcount); +#endif + +/* GL_EXT_occlusion_query_boolean */ +#ifndef GL_EXT_occlusion_query_boolean +#define GL_EXT_occlusion_query_boolean 1 +/* All entry points also exist in GL_EXT_disjoint_timer_query */ +#endif + +/* GL_EXT_read_format_bgra */ +#ifndef GL_EXT_read_format_bgra +#define GL_EXT_read_format_bgra 1 +#endif + +/* GL_EXT_robustness */ +#ifndef GL_EXT_robustness +#define GL_EXT_robustness 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL GLenum GL_APIENTRY glGetGraphicsResetStatusEXT (void); +GL_APICALL void GL_APIENTRY glReadnPixelsEXT (GLint x, GLint y, GLsizei width, GLsizei height, GLenum format, GLenum type, GLsizei bufSize, GLvoid *data); +GL_APICALL void GL_APIENTRY glGetnUniformfvEXT (GLuint program, GLint location, GLsizei bufSize, GLfloat *params); +GL_APICALL void GL_APIENTRY glGetnUniformivEXT (GLuint program, GLint location, GLsizei bufSize, GLint *params); +#endif +typedef GLenum (GL_APIENTRYP PFNGLGETGRAPHICSRESETSTATUSEXTPROC) (void); +typedef void (GL_APIENTRYP PFNGLREADNPIXELSEXTPROC) (GLint x, GLint y, GLsizei width, GLsizei height, GLenum format, GLenum type, GLsizei bufSize, GLvoid *data); +typedef void (GL_APIENTRYP PFNGLGETNUNIFORMFVEXTPROC) (GLuint program, GLint location, GLsizei bufSize, GLfloat *params); +typedef void (GL_APIENTRYP PFNGLGETNUNIFORMIVEXTPROC) (GLuint program, GLint location, GLsizei bufSize, GLint *params); +#endif + +/* GL_EXT_separate_shader_objects */ +#ifndef GL_EXT_separate_shader_objects +#define GL_EXT_separate_shader_objects 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glUseProgramStagesEXT (GLuint pipeline, GLbitfield stages, GLuint program); +GL_APICALL void GL_APIENTRY glActiveShaderProgramEXT (GLuint pipeline, GLuint program); +GL_APICALL GLuint GL_APIENTRY glCreateShaderProgramvEXT (GLenum type, GLsizei count, const GLchar **strings); +GL_APICALL void GL_APIENTRY glBindProgramPipelineEXT (GLuint pipeline); +GL_APICALL void GL_APIENTRY glDeleteProgramPipelinesEXT (GLsizei n, const GLuint *pipelines); +GL_APICALL void GL_APIENTRY glGenProgramPipelinesEXT (GLsizei n, GLuint *pipelines); +GL_APICALL GLboolean GL_APIENTRY glIsProgramPipelineEXT (GLuint pipeline); +GL_APICALL void GL_APIENTRY glProgramParameteriEXT (GLuint program, GLenum pname, GLint value); +GL_APICALL void GL_APIENTRY glGetProgramPipelineivEXT (GLuint pipeline, GLenum pname, GLint *params); +GL_APICALL void GL_APIENTRY glProgramUniform1iEXT (GLuint program, GLint location, GLint x); +GL_APICALL void GL_APIENTRY glProgramUniform2iEXT (GLuint program, GLint location, GLint x, GLint y); +GL_APICALL void GL_APIENTRY glProgramUniform3iEXT (GLuint program, GLint location, GLint x, GLint y, GLint z); +GL_APICALL void GL_APIENTRY glProgramUniform4iEXT (GLuint program, GLint location, GLint x, GLint y, GLint z, GLint w); +GL_APICALL void GL_APIENTRY glProgramUniform1fEXT (GLuint program, GLint location, GLfloat x); +GL_APICALL void GL_APIENTRY glProgramUniform2fEXT (GLuint program, GLint location, GLfloat x, GLfloat y); +GL_APICALL void GL_APIENTRY glProgramUniform3fEXT (GLuint program, GLint location, GLfloat x, GLfloat y, GLfloat z); +GL_APICALL void GL_APIENTRY glProgramUniform4fEXT (GLuint program, GLint location, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +GL_APICALL void GL_APIENTRY glProgramUniform1ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GL_APICALL void GL_APIENTRY glProgramUniform2ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GL_APICALL void GL_APIENTRY glProgramUniform3ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GL_APICALL void GL_APIENTRY glProgramUniform4ivEXT (GLuint program, GLint location, GLsizei count, const GLint *value); +GL_APICALL void GL_APIENTRY glProgramUniform1fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GL_APICALL void GL_APIENTRY glProgramUniform2fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GL_APICALL void GL_APIENTRY glProgramUniform3fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GL_APICALL void GL_APIENTRY glProgramUniform4fvEXT (GLuint program, GLint location, GLsizei count, const GLfloat *value); +GL_APICALL void GL_APIENTRY glProgramUniformMatrix2fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GL_APICALL void GL_APIENTRY glProgramUniformMatrix3fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GL_APICALL void GL_APIENTRY glProgramUniformMatrix4fvEXT (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +GL_APICALL void GL_APIENTRY glValidateProgramPipelineEXT (GLuint pipeline); +GL_APICALL void GL_APIENTRY glGetProgramPipelineInfoLogEXT (GLuint pipeline, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +#endif +typedef void (GL_APIENTRYP PFNGLUSEPROGRAMSTAGESEXTPROC) (GLuint pipeline, GLbitfield stages, GLuint program); +typedef void (GL_APIENTRYP PFNGLACTIVESHADERPROGRAMEXTPROC) (GLuint pipeline, GLuint program); +typedef GLuint (GL_APIENTRYP PFNGLCREATESHADERPROGRAMVEXTPROC) (GLenum type, GLsizei count, const GLchar **strings); +typedef void (GL_APIENTRYP PFNGLBINDPROGRAMPIPELINEEXTPROC) (GLuint pipeline); +typedef void (GL_APIENTRYP PFNGLDELETEPROGRAMPIPELINESEXTPROC) (GLsizei n, const GLuint *pipelines); +typedef void (GL_APIENTRYP PFNGLGENPROGRAMPIPELINESEXTPROC) (GLsizei n, GLuint *pipelines); +typedef GLboolean (GL_APIENTRYP PFNGLISPROGRAMPIPELINEEXTPROC) (GLuint pipeline); +typedef void (GL_APIENTRYP PFNGLPROGRAMPARAMETERIEXTPROC) (GLuint program, GLenum pname, GLint value); +typedef void (GL_APIENTRYP PFNGLGETPROGRAMPIPELINEIVEXTPROC) (GLuint pipeline, GLenum pname, GLint *params); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM1IEXTPROC) (GLuint program, GLint location, GLint x); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM2IEXTPROC) (GLuint program, GLint location, GLint x, GLint y); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM3IEXTPROC) (GLuint program, GLint location, GLint x, GLint y, GLint z); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM4IEXTPROC) (GLuint program, GLint location, GLint x, GLint y, GLint z, GLint w); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM1FEXTPROC) (GLuint program, GLint location, GLfloat x); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM2FEXTPROC) (GLuint program, GLint location, GLfloat x, GLfloat y); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM3FEXTPROC) (GLuint program, GLint location, GLfloat x, GLfloat y, GLfloat z); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM4FEXTPROC) (GLuint program, GLint location, GLfloat x, GLfloat y, GLfloat z, GLfloat w); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM1IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM2IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM3IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM4IVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLint *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM1FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM2FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM3FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORM4FVEXTPROC) (GLuint program, GLint location, GLsizei count, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORMMATRIX2FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORMMATRIX3FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLPROGRAMUNIFORMMATRIX4FVEXTPROC) (GLuint program, GLint location, GLsizei count, GLboolean transpose, const GLfloat *value); +typedef void (GL_APIENTRYP PFNGLVALIDATEPROGRAMPIPELINEEXTPROC) (GLuint pipeline); +typedef void (GL_APIENTRYP PFNGLGETPROGRAMPIPELINEINFOLOGEXTPROC) (GLuint pipeline, GLsizei bufSize, GLsizei *length, GLchar *infoLog); +#endif + +/* GL_EXT_shader_framebuffer_fetch */ +#ifndef GL_EXT_shader_framebuffer_fetch +#define GL_EXT_shader_framebuffer_fetch 1 +#endif + +/* GL_EXT_shader_texture_lod */ +#ifndef GL_EXT_shader_texture_lod +#define GL_EXT_shader_texture_lod 1 +#endif + +/* GL_EXT_shadow_samplers */ +#ifndef GL_EXT_shadow_samplers +#define GL_EXT_shadow_samplers 1 +#endif + +/* GL_EXT_sRGB */ +#ifndef GL_EXT_sRGB +#define GL_EXT_sRGB 1 +#endif + +/* GL_EXT_texture_compression_dxt1 */ +#ifndef GL_EXT_texture_compression_dxt1 +#define GL_EXT_texture_compression_dxt1 1 +#endif + +/* GL_EXT_texture_filter_anisotropic */ +#ifndef GL_EXT_texture_filter_anisotropic +#define GL_EXT_texture_filter_anisotropic 1 +#endif + +/* GL_EXT_texture_format_BGRA8888 */ +#ifndef GL_EXT_texture_format_BGRA8888 +#define GL_EXT_texture_format_BGRA8888 1 +#endif + +/* GL_EXT_texture_rg */ +#ifndef GL_EXT_texture_rg +#define GL_EXT_texture_rg 1 +#endif + +/* GL_EXT_texture_storage */ +#ifndef GL_EXT_texture_storage +#define GL_EXT_texture_storage 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glTexStorage1DEXT (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +GL_APICALL void GL_APIENTRY glTexStorage2DEXT (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glTexStorage3DEXT (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +GL_APICALL void GL_APIENTRY glTextureStorage1DEXT (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +GL_APICALL void GL_APIENTRY glTextureStorage2DEXT (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glTextureStorage3DEXT (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +#endif +typedef void (GL_APIENTRYP PFNGLTEXSTORAGE1DEXTPROC) (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +typedef void (GL_APIENTRYP PFNGLTEXSTORAGE2DEXTPROC) (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (GL_APIENTRYP PFNGLTEXSTORAGE3DEXTPROC) (GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +typedef void (GL_APIENTRYP PFNGLTEXTURESTORAGE1DEXTPROC) (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width); +typedef void (GL_APIENTRYP PFNGLTEXTURESTORAGE2DEXTPROC) (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (GL_APIENTRYP PFNGLTEXTURESTORAGE3DEXTPROC) (GLuint texture, GLenum target, GLsizei levels, GLenum internalformat, GLsizei width, GLsizei height, GLsizei depth); +#endif + +/* GL_EXT_texture_type_2_10_10_10_REV */ +#ifndef GL_EXT_texture_type_2_10_10_10_REV +#define GL_EXT_texture_type_2_10_10_10_REV 1 +#endif + +/* GL_EXT_unpack_subimage */ +#ifndef GL_EXT_unpack_subimage +#define GL_EXT_unpack_subimage 1 +#endif + +/*------------------------------------------------------------------------* + * DMP extension functions + *------------------------------------------------------------------------*/ + +/* GL_DMP_shader_binary */ +#ifndef GL_DMP_shader_binary +#define GL_DMP_shader_binary 1 +#endif + +/*------------------------------------------------------------------------* + * FJ extension functions + *------------------------------------------------------------------------*/ + +/* GL_FJ_shader_binary_GCCSO */ +#ifndef GL_FJ_shader_binary_GCCSO +#define GL_FJ_shader_binary_GCCSO 1 +#endif + +/*------------------------------------------------------------------------* + * IMG extension functions + *------------------------------------------------------------------------*/ + +/* GL_IMG_program_binary */ +#ifndef GL_IMG_program_binary +#define GL_IMG_program_binary 1 +#endif + +/* GL_IMG_read_format */ +#ifndef GL_IMG_read_format +#define GL_IMG_read_format 1 +#endif + +/* GL_IMG_shader_binary */ +#ifndef GL_IMG_shader_binary +#define GL_IMG_shader_binary 1 +#endif + +/* GL_IMG_texture_compression_pvrtc */ +#ifndef GL_IMG_texture_compression_pvrtc +#define GL_IMG_texture_compression_pvrtc 1 +#endif + +/* GL_IMG_texture_compression_pvrtc2 */ +#ifndef GL_IMG_texture_compression_pvrtc2 +#define GL_IMG_texture_compression_pvrtc2 1 +#endif + +/* GL_IMG_multisampled_render_to_texture */ +#ifndef GL_IMG_multisampled_render_to_texture +#define GL_IMG_multisampled_render_to_texture 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glRenderbufferStorageMultisampleIMG (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +GL_APICALL void GL_APIENTRY glFramebufferTexture2DMultisampleIMG (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLsizei samples); +#endif +typedef void (GL_APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLEIMGPROC) (GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +typedef void (GL_APIENTRYP PFNGLFRAMEBUFFERTEXTURE2DMULTISAMPLEIMGPROC) (GLenum target, GLenum attachment, GLenum textarget, GLuint texture, GLint level, GLsizei samples); +#endif + +/*------------------------------------------------------------------------* + * NV extension functions + *------------------------------------------------------------------------*/ + +/* GL_NV_coverage_sample */ +#ifndef GL_NV_coverage_sample +#define GL_NV_coverage_sample 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glCoverageMaskNV (GLboolean mask); +GL_APICALL void GL_APIENTRY glCoverageOperationNV (GLenum operation); +#endif +typedef void (GL_APIENTRYP PFNGLCOVERAGEMASKNVPROC) (GLboolean mask); +typedef void (GL_APIENTRYP PFNGLCOVERAGEOPERATIONNVPROC) (GLenum operation); +#endif + +/* GL_NV_depth_nonlinear */ +#ifndef GL_NV_depth_nonlinear +#define GL_NV_depth_nonlinear 1 +#endif + +/* GL_NV_draw_buffers */ +#ifndef GL_NV_draw_buffers +#define GL_NV_draw_buffers 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDrawBuffersNV (GLsizei n, const GLenum *bufs); +#endif +typedef void (GL_APIENTRYP PFNGLDRAWBUFFERSNVPROC) (GLsizei n, const GLenum *bufs); +#endif + +/* GL_NV_draw_instanced */ +#ifndef GL_NV_draw_instanced +#define GL_NV_draw_instanced 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDrawArraysInstancedNV (GLenum mode, GLint first, GLsizei count, GLsizei primcount); +GL_APICALL void GL_APIENTRY glDrawElementsInstancedNV (GLenum mode, GLsizei count, GLenum type, const GLvoid *indices, GLsizei primcount); +#endif +typedef void (GL_APIENTRYP PFNGLDRAWARRAYSINSTANCEDNVPROC) (GLenum mode, GLint first, GLsizei count, GLsizei primcount); +typedef void (GL_APIENTRYP PFNGLDRAWELEMENTSINSTANCEDNVPROC) (GLenum mode, GLsizei count, GLenum type, const GLvoid *indices, GLsizei primcount); +#endif + +/* GL_NV_fbo_color_attachments */ +#ifndef GL_NV_fbo_color_attachments +#define GL_NV_fbo_color_attachments 1 +#endif + +/* GL_NV_fence */ +#ifndef GL_NV_fence +#define GL_NV_fence 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glDeleteFencesNV (GLsizei n, const GLuint *fences); +GL_APICALL void GL_APIENTRY glGenFencesNV (GLsizei n, GLuint *fences); +GL_APICALL GLboolean GL_APIENTRY glIsFenceNV (GLuint fence); +GL_APICALL GLboolean GL_APIENTRY glTestFenceNV (GLuint fence); +GL_APICALL void GL_APIENTRY glGetFenceivNV (GLuint fence, GLenum pname, GLint *params); +GL_APICALL void GL_APIENTRY glFinishFenceNV (GLuint fence); +GL_APICALL void GL_APIENTRY glSetFenceNV (GLuint fence, GLenum condition); +#endif +typedef void (GL_APIENTRYP PFNGLDELETEFENCESNVPROC) (GLsizei n, const GLuint *fences); +typedef void (GL_APIENTRYP PFNGLGENFENCESNVPROC) (GLsizei n, GLuint *fences); +typedef GLboolean (GL_APIENTRYP PFNGLISFENCENVPROC) (GLuint fence); +typedef GLboolean (GL_APIENTRYP PFNGLTESTFENCENVPROC) (GLuint fence); +typedef void (GL_APIENTRYP PFNGLGETFENCEIVNVPROC) (GLuint fence, GLenum pname, GLint *params); +typedef void (GL_APIENTRYP PFNGLFINISHFENCENVPROC) (GLuint fence); +typedef void (GL_APIENTRYP PFNGLSETFENCENVPROC) (GLuint fence, GLenum condition); +#endif + +/* GL_NV_framebuffer_blit */ +#ifndef GL_NV_framebuffer_blit +#define GL_NV_framebuffer_blit 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glBlitFramebufferNV (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +#endif +typedef void (GL_APIENTRYP PFNGLBLITFRAMEBUFFERNVPROC) (GLint srcX0, GLint srcY0, GLint srcX1, GLint srcY1, GLint dstX0, GLint dstY0, GLint dstX1, GLint dstY1, GLbitfield mask, GLenum filter); +#endif + +/* GL_NV_framebuffer_multisample */ +#ifndef GL_NV_framebuffer_multisample +#define GL_NV_framebuffer_multisample 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glRenderbufferStorageMultisampleNV ( GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +#endif +typedef void (GL_APIENTRYP PFNGLRENDERBUFFERSTORAGEMULTISAMPLENVPROC) ( GLenum target, GLsizei samples, GLenum internalformat, GLsizei width, GLsizei height); +#endif + +/* GL_NV_generate_mipmap_sRGB */ +#ifndef GL_NV_generate_mipmap_sRGB +#define GL_NV_generate_mipmap_sRGB 1 +#endif + +/* GL_NV_instanced_arrays */ +#ifndef GL_NV_instanced_arrays +#define GL_NV_instanced_arrays 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glVertexAttribDivisorNV (GLuint index, GLuint divisor); +#endif +typedef void (GL_APIENTRYP PFNGLVERTEXATTRIBDIVISORNVPROC) (GLuint index, GLuint divisor); +#endif + +/* GL_NV_read_buffer */ +#ifndef GL_NV_read_buffer +#define GL_NV_read_buffer 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glReadBufferNV (GLenum mode); +#endif +typedef void (GL_APIENTRYP PFNGLREADBUFFERNVPROC) (GLenum mode); +#endif + +/* GL_NV_read_buffer_front */ +#ifndef GL_NV_read_buffer_front +#define GL_NV_read_buffer_front 1 +#endif + +/* GL_NV_read_depth */ +#ifndef GL_NV_read_depth +#define GL_NV_read_depth 1 +#endif + +/* GL_NV_read_depth_stencil */ +#ifndef GL_NV_read_depth_stencil +#define GL_NV_read_depth_stencil 1 +#endif + +/* GL_NV_read_stencil */ +#ifndef GL_NV_read_stencil +#define GL_NV_read_stencil 1 +#endif + +/* GL_NV_shadow_samplers_array */ +#ifndef GL_NV_shadow_samplers_array +#define GL_NV_shadow_samplers_array 1 +#endif + +/* GL_NV_shadow_samplers_cube */ +#ifndef GL_NV_shadow_samplers_cube +#define GL_NV_shadow_samplers_cube 1 +#endif + +/* GL_NV_sRGB_formats */ +#ifndef GL_NV_sRGB_formats +#define GL_NV_sRGB_formats 1 +#endif + +/* GL_NV_texture_border_clamp */ +#ifndef GL_NV_texture_border_clamp +#define GL_NV_texture_border_clamp 1 +#endif + +/* GL_NV_texture_compression_s3tc_update */ +#ifndef GL_NV_texture_compression_s3tc_update +#define GL_NV_texture_compression_s3tc_update 1 +#endif + +/* GL_NV_texture_npot_2D_mipmap */ +#ifndef GL_NV_texture_npot_2D_mipmap +#define GL_NV_texture_npot_2D_mipmap 1 +#endif + +/*------------------------------------------------------------------------* + * QCOM extension functions + *------------------------------------------------------------------------*/ + +/* GL_QCOM_alpha_test */ +#ifndef GL_QCOM_alpha_test +#define GL_QCOM_alpha_test 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glAlphaFuncQCOM (GLenum func, GLclampf ref); +#endif +typedef void (GL_APIENTRYP PFNGLALPHAFUNCQCOMPROC) (GLenum func, GLclampf ref); +#endif + +/* GL_QCOM_binning_control */ +#ifndef GL_QCOM_binning_control +#define GL_QCOM_binning_control 1 +#endif + +/* GL_QCOM_driver_control */ +#ifndef GL_QCOM_driver_control +#define GL_QCOM_driver_control 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glGetDriverControlsQCOM (GLint *num, GLsizei size, GLuint *driverControls); +GL_APICALL void GL_APIENTRY glGetDriverControlStringQCOM (GLuint driverControl, GLsizei bufSize, GLsizei *length, GLchar *driverControlString); +GL_APICALL void GL_APIENTRY glEnableDriverControlQCOM (GLuint driverControl); +GL_APICALL void GL_APIENTRY glDisableDriverControlQCOM (GLuint driverControl); +#endif +typedef void (GL_APIENTRYP PFNGLGETDRIVERCONTROLSQCOMPROC) (GLint *num, GLsizei size, GLuint *driverControls); +typedef void (GL_APIENTRYP PFNGLGETDRIVERCONTROLSTRINGQCOMPROC) (GLuint driverControl, GLsizei bufSize, GLsizei *length, GLchar *driverControlString); +typedef void (GL_APIENTRYP PFNGLENABLEDRIVERCONTROLQCOMPROC) (GLuint driverControl); +typedef void (GL_APIENTRYP PFNGLDISABLEDRIVERCONTROLQCOMPROC) (GLuint driverControl); +#endif + +/* GL_QCOM_extended_get */ +#ifndef GL_QCOM_extended_get +#define GL_QCOM_extended_get 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glExtGetTexturesQCOM (GLuint *textures, GLint maxTextures, GLint *numTextures); +GL_APICALL void GL_APIENTRY glExtGetBuffersQCOM (GLuint *buffers, GLint maxBuffers, GLint *numBuffers); +GL_APICALL void GL_APIENTRY glExtGetRenderbuffersQCOM (GLuint *renderbuffers, GLint maxRenderbuffers, GLint *numRenderbuffers); +GL_APICALL void GL_APIENTRY glExtGetFramebuffersQCOM (GLuint *framebuffers, GLint maxFramebuffers, GLint *numFramebuffers); +GL_APICALL void GL_APIENTRY glExtGetTexLevelParameterivQCOM (GLuint texture, GLenum face, GLint level, GLenum pname, GLint *params); +GL_APICALL void GL_APIENTRY glExtTexObjectStateOverrideiQCOM (GLenum target, GLenum pname, GLint param); +GL_APICALL void GL_APIENTRY glExtGetTexSubImageQCOM (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, GLvoid *texels); +GL_APICALL void GL_APIENTRY glExtGetBufferPointervQCOM (GLenum target, GLvoid **params); +#endif +typedef void (GL_APIENTRYP PFNGLEXTGETTEXTURESQCOMPROC) (GLuint *textures, GLint maxTextures, GLint *numTextures); +typedef void (GL_APIENTRYP PFNGLEXTGETBUFFERSQCOMPROC) (GLuint *buffers, GLint maxBuffers, GLint *numBuffers); +typedef void (GL_APIENTRYP PFNGLEXTGETRENDERBUFFERSQCOMPROC) (GLuint *renderbuffers, GLint maxRenderbuffers, GLint *numRenderbuffers); +typedef void (GL_APIENTRYP PFNGLEXTGETFRAMEBUFFERSQCOMPROC) (GLuint *framebuffers, GLint maxFramebuffers, GLint *numFramebuffers); +typedef void (GL_APIENTRYP PFNGLEXTGETTEXLEVELPARAMETERIVQCOMPROC) (GLuint texture, GLenum face, GLint level, GLenum pname, GLint *params); +typedef void (GL_APIENTRYP PFNGLEXTTEXOBJECTSTATEOVERRIDEIQCOMPROC) (GLenum target, GLenum pname, GLint param); +typedef void (GL_APIENTRYP PFNGLEXTGETTEXSUBIMAGEQCOMPROC) (GLenum target, GLint level, GLint xoffset, GLint yoffset, GLint zoffset, GLsizei width, GLsizei height, GLsizei depth, GLenum format, GLenum type, GLvoid *texels); +typedef void (GL_APIENTRYP PFNGLEXTGETBUFFERPOINTERVQCOMPROC) (GLenum target, GLvoid **params); +#endif + +/* GL_QCOM_extended_get2 */ +#ifndef GL_QCOM_extended_get2 +#define GL_QCOM_extended_get2 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glExtGetShadersQCOM (GLuint *shaders, GLint maxShaders, GLint *numShaders); +GL_APICALL void GL_APIENTRY glExtGetProgramsQCOM (GLuint *programs, GLint maxPrograms, GLint *numPrograms); +GL_APICALL GLboolean GL_APIENTRY glExtIsProgramBinaryQCOM (GLuint program); +GL_APICALL void GL_APIENTRY glExtGetProgramBinarySourceQCOM (GLuint program, GLenum shadertype, GLchar *source, GLint *length); +#endif +typedef void (GL_APIENTRYP PFNGLEXTGETSHADERSQCOMPROC) (GLuint *shaders, GLint maxShaders, GLint *numShaders); +typedef void (GL_APIENTRYP PFNGLEXTGETPROGRAMSQCOMPROC) (GLuint *programs, GLint maxPrograms, GLint *numPrograms); +typedef GLboolean (GL_APIENTRYP PFNGLEXTISPROGRAMBINARYQCOMPROC) (GLuint program); +typedef void (GL_APIENTRYP PFNGLEXTGETPROGRAMBINARYSOURCEQCOMPROC) (GLuint program, GLenum shadertype, GLchar *source, GLint *length); +#endif + +/* GL_QCOM_perfmon_global_mode */ +#ifndef GL_QCOM_perfmon_global_mode +#define GL_QCOM_perfmon_global_mode 1 +#endif + +/* GL_QCOM_writeonly_rendering */ +#ifndef GL_QCOM_writeonly_rendering +#define GL_QCOM_writeonly_rendering 1 +#endif + +/* GL_QCOM_tiled_rendering */ +#ifndef GL_QCOM_tiled_rendering +#define GL_QCOM_tiled_rendering 1 +#ifdef GL_GLEXT_PROTOTYPES +GL_APICALL void GL_APIENTRY glStartTilingQCOM (GLuint x, GLuint y, GLuint width, GLuint height, GLbitfield preserveMask); +GL_APICALL void GL_APIENTRY glEndTilingQCOM (GLbitfield preserveMask); +#endif +typedef void (GL_APIENTRYP PFNGLSTARTTILINGQCOMPROC) (GLuint x, GLuint y, GLuint width, GLuint height, GLbitfield preserveMask); +typedef void (GL_APIENTRYP PFNGLENDTILINGQCOMPROC) (GLbitfield preserveMask); +#endif + +/*------------------------------------------------------------------------* + * VIV extension tokens + *------------------------------------------------------------------------*/ + +/* GL_VIV_shader_binary */ +#ifndef GL_VIV_shader_binary +#define GL_VIV_shader_binary 1 +#endif + +#ifdef __cplusplus +} +#endif + +#endif /* __gl2ext_h_ */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2platform.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2platform.h new file mode 100644 index 0000000..c325686 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_gl2platform.h @@ -0,0 +1,30 @@ +#ifndef __gl2platform_h_ +#define __gl2platform_h_ + +/* $Revision: 10602 $ on $Date:: 2010-03-04 22:35:34 -0800 #$ */ + +/* + * This document is licensed under the SGI Free Software B License Version + * 2.0. For details, see http://oss.sgi.com/projects/FreeB/ . + */ + +/* Platform-specific types and definitions for OpenGL ES 2.X gl2.h + * + * Adopters may modify khrplatform.h and this file to suit their platform. + * You are encouraged to submit all modifications to the Khronos group so that + * they can be included in future versions of this file. Please submit changes + * by sending them to the public Khronos Bugzilla (http://khronos.org/bugzilla) + * by filing a bug against product "OpenGL-ES" component "Registry". + */ + +/*#include */ + +#ifndef GL_APICALL +#define GL_APICALL KHRONOS_APICALL +#endif + +#ifndef GL_APIENTRY +#define GL_APIENTRY KHRONOS_APIENTRY +#endif + +#endif /* __gl2platform_h_ */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_khrplatform.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_khrplatform.h new file mode 100644 index 0000000..c9e6f17 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_opengles2_khrplatform.h @@ -0,0 +1,282 @@ +#ifndef __khrplatform_h_ +#define __khrplatform_h_ + +/* +** Copyright (c) 2008-2009 The Khronos Group Inc. +** +** Permission is hereby granted, free of charge, to any person obtaining a +** copy of this software and/or associated documentation files (the +** "Materials"), to deal in the Materials without restriction, including +** without limitation the rights to use, copy, modify, merge, publish, +** distribute, sublicense, and/or sell copies of the Materials, and to +** permit persons to whom the Materials are furnished to do so, subject to +** the following conditions: +** +** The above copyright notice and this permission notice shall be included +** in all copies or substantial portions of the Materials. +** +** THE MATERIALS ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, +** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF +** MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. +** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY +** CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, +** TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE +** MATERIALS OR THE USE OR OTHER DEALINGS IN THE MATERIALS. +*/ + +/* Khronos platform-specific types and definitions. + * + * $Revision: 23298 $ on $Date: 2013-09-30 17:07:13 -0700 (Mon, 30 Sep 2013) $ + * + * Adopters may modify this file to suit their platform. Adopters are + * encouraged to submit platform specific modifications to the Khronos + * group so that they can be included in future versions of this file. + * Please submit changes by sending them to the public Khronos Bugzilla + * (http://khronos.org/bugzilla) by filing a bug against product + * "Khronos (general)" component "Registry". + * + * A predefined template which fills in some of the bug fields can be + * reached using http://tinyurl.com/khrplatform-h-bugreport, but you + * must create a Bugzilla login first. + * + * + * See the Implementer's Guidelines for information about where this file + * should be located on your system and for more details of its use: + * http://www.khronos.org/registry/implementers_guide.pdf + * + * This file should be included as + * #include + * by Khronos client API header files that use its types and defines. + * + * The types in khrplatform.h should only be used to define API-specific types. + * + * Types defined in khrplatform.h: + * khronos_int8_t signed 8 bit + * khronos_uint8_t unsigned 8 bit + * khronos_int16_t signed 16 bit + * khronos_uint16_t unsigned 16 bit + * khronos_int32_t signed 32 bit + * khronos_uint32_t unsigned 32 bit + * khronos_int64_t signed 64 bit + * khronos_uint64_t unsigned 64 bit + * khronos_intptr_t signed same number of bits as a pointer + * khronos_uintptr_t unsigned same number of bits as a pointer + * khronos_ssize_t signed size + * khronos_usize_t unsigned size + * khronos_float_t signed 32 bit floating point + * khronos_time_ns_t unsigned 64 bit time in nanoseconds + * khronos_utime_nanoseconds_t unsigned time interval or absolute time in + * nanoseconds + * khronos_stime_nanoseconds_t signed time interval in nanoseconds + * khronos_boolean_enum_t enumerated boolean type. This should + * only be used as a base type when a client API's boolean type is + * an enum. Client APIs which use an integer or other type for + * booleans cannot use this as the base type for their boolean. + * + * Tokens defined in khrplatform.h: + * + * KHRONOS_FALSE, KHRONOS_TRUE Enumerated boolean false/true values. + * + * KHRONOS_SUPPORT_INT64 is 1 if 64 bit integers are supported; otherwise 0. + * KHRONOS_SUPPORT_FLOAT is 1 if floats are supported; otherwise 0. + * + * Calling convention macros defined in this file: + * KHRONOS_APICALL + * KHRONOS_APIENTRY + * KHRONOS_APIATTRIBUTES + * + * These may be used in function prototypes as: + * + * KHRONOS_APICALL void KHRONOS_APIENTRY funcname( + * int arg1, + * int arg2) KHRONOS_APIATTRIBUTES; + */ + +/*------------------------------------------------------------------------- + * Definition of KHRONOS_APICALL + *------------------------------------------------------------------------- + * This precedes the return type of the function in the function prototype. + */ +#if defined(_WIN32) && !defined(__SCITECH_SNAP__) +# define KHRONOS_APICALL __declspec(dllimport) +#elif defined (__SYMBIAN32__) +# define KHRONOS_APICALL IMPORT_C +#else +# define KHRONOS_APICALL +#endif + +/*------------------------------------------------------------------------- + * Definition of KHRONOS_APIENTRY + *------------------------------------------------------------------------- + * This follows the return type of the function and precedes the function + * name in the function prototype. + */ +#if defined(_WIN32) && !defined(_WIN32_WCE) && !defined(__SCITECH_SNAP__) + /* Win32 but not WinCE */ +# define KHRONOS_APIENTRY __stdcall +#else +# define KHRONOS_APIENTRY +#endif + +/*------------------------------------------------------------------------- + * Definition of KHRONOS_APIATTRIBUTES + *------------------------------------------------------------------------- + * This follows the closing parenthesis of the function prototype arguments. + */ +#if defined (__ARMCC_2__) +#define KHRONOS_APIATTRIBUTES __softfp +#else +#define KHRONOS_APIATTRIBUTES +#endif + +/*------------------------------------------------------------------------- + * basic type definitions + *-----------------------------------------------------------------------*/ +#if (defined(__STDC_VERSION__) && __STDC_VERSION__ >= 199901L) || defined(__GNUC__) || defined(__SCO__) || defined(__USLC__) + + +/* + * Using + */ +#include +typedef int32_t khronos_int32_t; +typedef uint32_t khronos_uint32_t; +typedef int64_t khronos_int64_t; +typedef uint64_t khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif defined(__VMS ) || defined(__sgi) + +/* + * Using + */ +#include +typedef int32_t khronos_int32_t; +typedef uint32_t khronos_uint32_t; +typedef int64_t khronos_int64_t; +typedef uint64_t khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif defined(_WIN32) && !defined(__SCITECH_SNAP__) + +/* + * Win32 + */ +typedef __int32 khronos_int32_t; +typedef unsigned __int32 khronos_uint32_t; +typedef __int64 khronos_int64_t; +typedef unsigned __int64 khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif defined(__sun__) || defined(__digital__) + +/* + * Sun or Digital + */ +typedef int khronos_int32_t; +typedef unsigned int khronos_uint32_t; +#if defined(__arch64__) || defined(_LP64) +typedef long int khronos_int64_t; +typedef unsigned long int khronos_uint64_t; +#else +typedef long long int khronos_int64_t; +typedef unsigned long long int khronos_uint64_t; +#endif /* __arch64__ */ +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#elif 0 + +/* + * Hypothetical platform with no float or int64 support + */ +typedef int khronos_int32_t; +typedef unsigned int khronos_uint32_t; +#define KHRONOS_SUPPORT_INT64 0 +#define KHRONOS_SUPPORT_FLOAT 0 + +#else + +/* + * Generic fallback + */ +#include +typedef int32_t khronos_int32_t; +typedef uint32_t khronos_uint32_t; +typedef int64_t khronos_int64_t; +typedef uint64_t khronos_uint64_t; +#define KHRONOS_SUPPORT_INT64 1 +#define KHRONOS_SUPPORT_FLOAT 1 + +#endif + + +/* + * Types that are (so far) the same on all platforms + */ +typedef signed char khronos_int8_t; +typedef unsigned char khronos_uint8_t; +typedef signed short int khronos_int16_t; +typedef unsigned short int khronos_uint16_t; + +/* + * Types that differ between LLP64 and LP64 architectures - in LLP64, + * pointers are 64 bits, but 'long' is still 32 bits. Win64 appears + * to be the only LLP64 architecture in current use. + */ +#ifdef _WIN64 +typedef signed long long int khronos_intptr_t; +typedef unsigned long long int khronos_uintptr_t; +typedef signed long long int khronos_ssize_t; +typedef unsigned long long int khronos_usize_t; +#else +typedef signed long int khronos_intptr_t; +typedef unsigned long int khronos_uintptr_t; +typedef signed long int khronos_ssize_t; +typedef unsigned long int khronos_usize_t; +#endif + +#if KHRONOS_SUPPORT_FLOAT +/* + * Float type + */ +typedef float khronos_float_t; +#endif + +#if KHRONOS_SUPPORT_INT64 +/* Time types + * + * These types can be used to represent a time interval in nanoseconds or + * an absolute Unadjusted System Time. Unadjusted System Time is the number + * of nanoseconds since some arbitrary system event (e.g. since the last + * time the system booted). The Unadjusted System Time is an unsigned + * 64 bit value that wraps back to 0 every 584 years. Time intervals + * may be either signed or unsigned. + */ +typedef khronos_uint64_t khronos_utime_nanoseconds_t; +typedef khronos_int64_t khronos_stime_nanoseconds_t; +#endif + +/* + * Dummy value used to pad enum types to 32 bits. + */ +#ifndef KHRONOS_MAX_ENUM +#define KHRONOS_MAX_ENUM 0x7FFFFFFF +#endif + +/* + * Enumerated boolean type + * + * Values other than zero should be considered to be true. Therefore + * comparisons should not be made against KHRONOS_TRUE. + */ +typedef enum { + KHRONOS_FALSE = 0, + KHRONOS_TRUE = 1, + KHRONOS_BOOLEAN_ENUM_FORCE_SIZE = KHRONOS_MAX_ENUM +} khronos_boolean_enum_t; + +#endif /* __khrplatform_h_ */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_pixels.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_pixels.h new file mode 100644 index 0000000..8499c32 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_pixels.h @@ -0,0 +1,454 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_pixels.h + * + * Header for the enumerated pixel format definitions. + */ + +#ifndef _SDL_pixels_h +#define _SDL_pixels_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \name Transparency definitions + * + * These define alpha as the opacity of a surface. + */ +/* @{ */ +#define SDL_ALPHA_OPAQUE 255 +#define SDL_ALPHA_TRANSPARENT 0 +/* @} */ + +/** Pixel type. */ +enum +{ + SDL_PIXELTYPE_UNKNOWN, + SDL_PIXELTYPE_INDEX1, + SDL_PIXELTYPE_INDEX4, + SDL_PIXELTYPE_INDEX8, + SDL_PIXELTYPE_PACKED8, + SDL_PIXELTYPE_PACKED16, + SDL_PIXELTYPE_PACKED32, + SDL_PIXELTYPE_ARRAYU8, + SDL_PIXELTYPE_ARRAYU16, + SDL_PIXELTYPE_ARRAYU32, + SDL_PIXELTYPE_ARRAYF16, + SDL_PIXELTYPE_ARRAYF32 +}; + +/** Bitmap pixel order, high bit -> low bit. */ +enum +{ + SDL_BITMAPORDER_NONE, + SDL_BITMAPORDER_4321, + SDL_BITMAPORDER_1234 +}; + +/** Packed component order, high bit -> low bit. */ +enum +{ + SDL_PACKEDORDER_NONE, + SDL_PACKEDORDER_XRGB, + SDL_PACKEDORDER_RGBX, + SDL_PACKEDORDER_ARGB, + SDL_PACKEDORDER_RGBA, + SDL_PACKEDORDER_XBGR, + SDL_PACKEDORDER_BGRX, + SDL_PACKEDORDER_ABGR, + SDL_PACKEDORDER_BGRA +}; + +/** Array component order, low byte -> high byte. */ +/* !!! FIXME: in 2.1, make these not overlap differently with + !!! FIXME: SDL_PACKEDORDER_*, so we can simplify SDL_ISPIXELFORMAT_ALPHA */ +enum +{ + SDL_ARRAYORDER_NONE, + SDL_ARRAYORDER_RGB, + SDL_ARRAYORDER_RGBA, + SDL_ARRAYORDER_ARGB, + SDL_ARRAYORDER_BGR, + SDL_ARRAYORDER_BGRA, + SDL_ARRAYORDER_ABGR +}; + +/** Packed component layout. */ +enum +{ + SDL_PACKEDLAYOUT_NONE, + SDL_PACKEDLAYOUT_332, + SDL_PACKEDLAYOUT_4444, + SDL_PACKEDLAYOUT_1555, + SDL_PACKEDLAYOUT_5551, + SDL_PACKEDLAYOUT_565, + SDL_PACKEDLAYOUT_8888, + SDL_PACKEDLAYOUT_2101010, + SDL_PACKEDLAYOUT_1010102 +}; + +#define SDL_DEFINE_PIXELFOURCC(A, B, C, D) SDL_FOURCC(A, B, C, D) + +#define SDL_DEFINE_PIXELFORMAT(type, order, layout, bits, bytes) \ + ((1 << 28) | ((type) << 24) | ((order) << 20) | ((layout) << 16) | \ + ((bits) << 8) | ((bytes) << 0)) + +#define SDL_PIXELFLAG(X) (((X) >> 28) & 0x0F) +#define SDL_PIXELTYPE(X) (((X) >> 24) & 0x0F) +#define SDL_PIXELORDER(X) (((X) >> 20) & 0x0F) +#define SDL_PIXELLAYOUT(X) (((X) >> 16) & 0x0F) +#define SDL_BITSPERPIXEL(X) (((X) >> 8) & 0xFF) +#define SDL_BYTESPERPIXEL(X) \ + (SDL_ISPIXELFORMAT_FOURCC(X) ? \ + ((((X) == SDL_PIXELFORMAT_YUY2) || \ + ((X) == SDL_PIXELFORMAT_UYVY) || \ + ((X) == SDL_PIXELFORMAT_YVYU)) ? 2 : 1) : (((X) >> 0) & 0xFF)) + +#define SDL_ISPIXELFORMAT_INDEXED(format) \ + (!SDL_ISPIXELFORMAT_FOURCC(format) && \ + ((SDL_PIXELTYPE(format) == SDL_PIXELTYPE_INDEX1) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_INDEX4) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_INDEX8))) + +#define SDL_ISPIXELFORMAT_PACKED(format) \ + (!SDL_ISPIXELFORMAT_FOURCC(format) && \ + ((SDL_PIXELTYPE(format) == SDL_PIXELTYPE_PACKED8) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_PACKED16) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_PACKED32))) + +#define SDL_ISPIXELFORMAT_ARRAY(format) \ + (!SDL_ISPIXELFORMAT_FOURCC(format) && \ + ((SDL_PIXELTYPE(format) == SDL_PIXELTYPE_ARRAYU8) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_ARRAYU16) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_ARRAYU32) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_ARRAYF16) || \ + (SDL_PIXELTYPE(format) == SDL_PIXELTYPE_ARRAYF32))) + +#define SDL_ISPIXELFORMAT_ALPHA(format) \ + ((SDL_ISPIXELFORMAT_PACKED(format) && \ + ((SDL_PIXELORDER(format) == SDL_PACKEDORDER_ARGB) || \ + (SDL_PIXELORDER(format) == SDL_PACKEDORDER_RGBA) || \ + (SDL_PIXELORDER(format) == SDL_PACKEDORDER_ABGR) || \ + (SDL_PIXELORDER(format) == SDL_PACKEDORDER_BGRA))) || \ + (SDL_ISPIXELFORMAT_ARRAY(format) && \ + ((SDL_PIXELORDER(format) == SDL_ARRAYORDER_ARGB) || \ + (SDL_PIXELORDER(format) == SDL_ARRAYORDER_RGBA) || \ + (SDL_PIXELORDER(format) == SDL_ARRAYORDER_ABGR) || \ + (SDL_PIXELORDER(format) == SDL_ARRAYORDER_BGRA)))) + +/* The flag is set to 1 because 0x1? is not in the printable ASCII range */ +#define SDL_ISPIXELFORMAT_FOURCC(format) \ + ((format) && (SDL_PIXELFLAG(format) != 1)) + +/* Note: If you modify this list, update SDL_GetPixelFormatName() */ +enum +{ + SDL_PIXELFORMAT_UNKNOWN, + SDL_PIXELFORMAT_INDEX1LSB = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_INDEX1, SDL_BITMAPORDER_4321, 0, + 1, 0), + SDL_PIXELFORMAT_INDEX1MSB = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_INDEX1, SDL_BITMAPORDER_1234, 0, + 1, 0), + SDL_PIXELFORMAT_INDEX4LSB = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_INDEX4, SDL_BITMAPORDER_4321, 0, + 4, 0), + SDL_PIXELFORMAT_INDEX4MSB = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_INDEX4, SDL_BITMAPORDER_1234, 0, + 4, 0), + SDL_PIXELFORMAT_INDEX8 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_INDEX8, 0, 0, 8, 1), + SDL_PIXELFORMAT_RGB332 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED8, SDL_PACKEDORDER_XRGB, + SDL_PACKEDLAYOUT_332, 8, 1), + SDL_PIXELFORMAT_RGB444 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_XRGB, + SDL_PACKEDLAYOUT_4444, 12, 2), + SDL_PIXELFORMAT_RGB555 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_XRGB, + SDL_PACKEDLAYOUT_1555, 15, 2), + SDL_PIXELFORMAT_BGR555 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_XBGR, + SDL_PACKEDLAYOUT_1555, 15, 2), + SDL_PIXELFORMAT_ARGB4444 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_ARGB, + SDL_PACKEDLAYOUT_4444, 16, 2), + SDL_PIXELFORMAT_RGBA4444 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_RGBA, + SDL_PACKEDLAYOUT_4444, 16, 2), + SDL_PIXELFORMAT_ABGR4444 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_ABGR, + SDL_PACKEDLAYOUT_4444, 16, 2), + SDL_PIXELFORMAT_BGRA4444 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_BGRA, + SDL_PACKEDLAYOUT_4444, 16, 2), + SDL_PIXELFORMAT_ARGB1555 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_ARGB, + SDL_PACKEDLAYOUT_1555, 16, 2), + SDL_PIXELFORMAT_RGBA5551 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_RGBA, + SDL_PACKEDLAYOUT_5551, 16, 2), + SDL_PIXELFORMAT_ABGR1555 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_ABGR, + SDL_PACKEDLAYOUT_1555, 16, 2), + SDL_PIXELFORMAT_BGRA5551 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_BGRA, + SDL_PACKEDLAYOUT_5551, 16, 2), + SDL_PIXELFORMAT_RGB565 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_XRGB, + SDL_PACKEDLAYOUT_565, 16, 2), + SDL_PIXELFORMAT_BGR565 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED16, SDL_PACKEDORDER_XBGR, + SDL_PACKEDLAYOUT_565, 16, 2), + SDL_PIXELFORMAT_RGB24 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_ARRAYU8, SDL_ARRAYORDER_RGB, 0, + 24, 3), + SDL_PIXELFORMAT_BGR24 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_ARRAYU8, SDL_ARRAYORDER_BGR, 0, + 24, 3), + SDL_PIXELFORMAT_RGB888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_XRGB, + SDL_PACKEDLAYOUT_8888, 24, 4), + SDL_PIXELFORMAT_RGBX8888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_RGBX, + SDL_PACKEDLAYOUT_8888, 24, 4), + SDL_PIXELFORMAT_BGR888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_XBGR, + SDL_PACKEDLAYOUT_8888, 24, 4), + SDL_PIXELFORMAT_BGRX8888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_BGRX, + SDL_PACKEDLAYOUT_8888, 24, 4), + SDL_PIXELFORMAT_ARGB8888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_ARGB, + SDL_PACKEDLAYOUT_8888, 32, 4), + SDL_PIXELFORMAT_RGBA8888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_RGBA, + SDL_PACKEDLAYOUT_8888, 32, 4), + SDL_PIXELFORMAT_ABGR8888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_ABGR, + SDL_PACKEDLAYOUT_8888, 32, 4), + SDL_PIXELFORMAT_BGRA8888 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_BGRA, + SDL_PACKEDLAYOUT_8888, 32, 4), + SDL_PIXELFORMAT_ARGB2101010 = + SDL_DEFINE_PIXELFORMAT(SDL_PIXELTYPE_PACKED32, SDL_PACKEDORDER_ARGB, + SDL_PACKEDLAYOUT_2101010, 32, 4), + + SDL_PIXELFORMAT_YV12 = /**< Planar mode: Y + V + U (3 planes) */ + SDL_DEFINE_PIXELFOURCC('Y', 'V', '1', '2'), + SDL_PIXELFORMAT_IYUV = /**< Planar mode: Y + U + V (3 planes) */ + SDL_DEFINE_PIXELFOURCC('I', 'Y', 'U', 'V'), + SDL_PIXELFORMAT_YUY2 = /**< Packed mode: Y0+U0+Y1+V0 (1 plane) */ + SDL_DEFINE_PIXELFOURCC('Y', 'U', 'Y', '2'), + SDL_PIXELFORMAT_UYVY = /**< Packed mode: U0+Y0+V0+Y1 (1 plane) */ + SDL_DEFINE_PIXELFOURCC('U', 'Y', 'V', 'Y'), + SDL_PIXELFORMAT_YVYU = /**< Packed mode: Y0+V0+Y1+U0 (1 plane) */ + SDL_DEFINE_PIXELFOURCC('Y', 'V', 'Y', 'U'), + SDL_PIXELFORMAT_NV12 = /**< Planar mode: Y + U/V interleaved (2 planes) */ + SDL_DEFINE_PIXELFOURCC('N', 'V', '1', '2'), + SDL_PIXELFORMAT_NV21 = /**< Planar mode: Y + V/U interleaved (2 planes) */ + SDL_DEFINE_PIXELFOURCC('N', 'V', '2', '1') +}; + +typedef struct SDL_Color +{ + Uint8 r; + Uint8 g; + Uint8 b; + Uint8 a; +} SDL_Color; +#define SDL_Colour SDL_Color + +typedef struct SDL_Palette +{ + int ncolors; + SDL_Color *colors; + Uint32 version; + int refcount; +} SDL_Palette; + +/** + * \note Everything in the pixel format structure is read-only. + */ +typedef struct SDL_PixelFormat +{ + Uint32 format; + SDL_Palette *palette; + Uint8 BitsPerPixel; + Uint8 BytesPerPixel; + Uint8 padding[2]; + Uint32 Rmask; + Uint32 Gmask; + Uint32 Bmask; + Uint32 Amask; + Uint8 Rloss; + Uint8 Gloss; + Uint8 Bloss; + Uint8 Aloss; + Uint8 Rshift; + Uint8 Gshift; + Uint8 Bshift; + Uint8 Ashift; + int refcount; + struct SDL_PixelFormat *next; +} SDL_PixelFormat; + +/** + * \brief Get the human readable name of a pixel format + */ +extern DECLSPEC const char* SDLCALL SDL_GetPixelFormatName(Uint32 format); + +/** + * \brief Convert one of the enumerated pixel formats to a bpp and RGBA masks. + * + * \return SDL_TRUE, or SDL_FALSE if the conversion wasn't possible. + * + * \sa SDL_MasksToPixelFormatEnum() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_PixelFormatEnumToMasks(Uint32 format, + int *bpp, + Uint32 * Rmask, + Uint32 * Gmask, + Uint32 * Bmask, + Uint32 * Amask); + +/** + * \brief Convert a bpp and RGBA masks to an enumerated pixel format. + * + * \return The pixel format, or ::SDL_PIXELFORMAT_UNKNOWN if the conversion + * wasn't possible. + * + * \sa SDL_PixelFormatEnumToMasks() + */ +extern DECLSPEC Uint32 SDLCALL SDL_MasksToPixelFormatEnum(int bpp, + Uint32 Rmask, + Uint32 Gmask, + Uint32 Bmask, + Uint32 Amask); + +/** + * \brief Create an SDL_PixelFormat structure from a pixel format enum. + */ +extern DECLSPEC SDL_PixelFormat * SDLCALL SDL_AllocFormat(Uint32 pixel_format); + +/** + * \brief Free an SDL_PixelFormat structure. + */ +extern DECLSPEC void SDLCALL SDL_FreeFormat(SDL_PixelFormat *format); + +/** + * \brief Create a palette structure with the specified number of color + * entries. + * + * \return A new palette, or NULL if there wasn't enough memory. + * + * \note The palette entries are initialized to white. + * + * \sa SDL_FreePalette() + */ +extern DECLSPEC SDL_Palette *SDLCALL SDL_AllocPalette(int ncolors); + +/** + * \brief Set the palette for a pixel format structure. + */ +extern DECLSPEC int SDLCALL SDL_SetPixelFormatPalette(SDL_PixelFormat * format, + SDL_Palette *palette); + +/** + * \brief Set a range of colors in a palette. + * + * \param palette The palette to modify. + * \param colors An array of colors to copy into the palette. + * \param firstcolor The index of the first palette entry to modify. + * \param ncolors The number of entries to modify. + * + * \return 0 on success, or -1 if not all of the colors could be set. + */ +extern DECLSPEC int SDLCALL SDL_SetPaletteColors(SDL_Palette * palette, + const SDL_Color * colors, + int firstcolor, int ncolors); + +/** + * \brief Free a palette created with SDL_AllocPalette(). + * + * \sa SDL_AllocPalette() + */ +extern DECLSPEC void SDLCALL SDL_FreePalette(SDL_Palette * palette); + +/** + * \brief Maps an RGB triple to an opaque pixel value for a given pixel format. + * + * \sa SDL_MapRGBA + */ +extern DECLSPEC Uint32 SDLCALL SDL_MapRGB(const SDL_PixelFormat * format, + Uint8 r, Uint8 g, Uint8 b); + +/** + * \brief Maps an RGBA quadruple to a pixel value for a given pixel format. + * + * \sa SDL_MapRGB + */ +extern DECLSPEC Uint32 SDLCALL SDL_MapRGBA(const SDL_PixelFormat * format, + Uint8 r, Uint8 g, Uint8 b, + Uint8 a); + +/** + * \brief Get the RGB components from a pixel of the specified format. + * + * \sa SDL_GetRGBA + */ +extern DECLSPEC void SDLCALL SDL_GetRGB(Uint32 pixel, + const SDL_PixelFormat * format, + Uint8 * r, Uint8 * g, Uint8 * b); + +/** + * \brief Get the RGBA components from a pixel of the specified format. + * + * \sa SDL_GetRGB + */ +extern DECLSPEC void SDLCALL SDL_GetRGBA(Uint32 pixel, + const SDL_PixelFormat * format, + Uint8 * r, Uint8 * g, Uint8 * b, + Uint8 * a); + +/** + * \brief Calculate a 256 entry gamma ramp for a gamma value. + */ +extern DECLSPEC void SDLCALL SDL_CalculateGammaRamp(float gamma, Uint16 * ramp); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_pixels_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_platform.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_platform.h new file mode 100644 index 0000000..c6c2139 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_platform.h @@ -0,0 +1,181 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_platform.h + * + * Try to get a standard set of platform defines. + */ + +#ifndef _SDL_platform_h +#define _SDL_platform_h + +#if defined(_AIX) +#undef __AIX__ +#define __AIX__ 1 +#endif +#if defined(__HAIKU__) +#undef __HAIKU__ +#define __HAIKU__ 1 +#endif +#if defined(bsdi) || defined(__bsdi) || defined(__bsdi__) +#undef __BSDI__ +#define __BSDI__ 1 +#endif +#if defined(_arch_dreamcast) +#undef __DREAMCAST__ +#define __DREAMCAST__ 1 +#endif +#if defined(__FreeBSD__) || defined(__FreeBSD_kernel__) || defined(__DragonFly__) +#undef __FREEBSD__ +#define __FREEBSD__ 1 +#endif +#if defined(hpux) || defined(__hpux) || defined(__hpux__) +#undef __HPUX__ +#define __HPUX__ 1 +#endif +#if defined(sgi) || defined(__sgi) || defined(__sgi__) || defined(_SGI_SOURCE) +#undef __IRIX__ +#define __IRIX__ 1 +#endif +#if (defined(linux) || defined(__linux) || defined(__linux__)) +#undef __LINUX__ +#define __LINUX__ 1 +#endif +#if defined(ANDROID) || defined(__ANDROID__) +#undef __ANDROID__ +#undef __LINUX__ /* do we need to do this? */ +#define __ANDROID__ 1 +#endif + +#if defined(__APPLE__) +/* lets us know what version of Mac OS X we're compiling on */ +#include "AvailabilityMacros.h" +#include "TargetConditionals.h" +#if TARGET_OS_IPHONE +/* if compiling for iPhone */ +#undef __IPHONEOS__ +#define __IPHONEOS__ 1 +#undef __MACOSX__ +#else +/* if not compiling for iPhone */ +#undef __MACOSX__ +#define __MACOSX__ 1 +#if MAC_OS_X_VERSION_MIN_REQUIRED < 1050 +# error SDL for Mac OS X only supports deploying on 10.5 and above. +#endif /* MAC_OS_X_VERSION_MIN_REQUIRED < 1050 */ +#endif /* TARGET_OS_IPHONE */ +#endif /* defined(__APPLE__) */ + +#if defined(__NetBSD__) +#undef __NETBSD__ +#define __NETBSD__ 1 +#endif +#if defined(__OpenBSD__) +#undef __OPENBSD__ +#define __OPENBSD__ 1 +#endif +#if defined(__OS2__) +#undef __OS2__ +#define __OS2__ 1 +#endif +#if defined(osf) || defined(__osf) || defined(__osf__) || defined(_OSF_SOURCE) +#undef __OSF__ +#define __OSF__ 1 +#endif +#if defined(__QNXNTO__) +#undef __QNXNTO__ +#define __QNXNTO__ 1 +#endif +#if defined(riscos) || defined(__riscos) || defined(__riscos__) +#undef __RISCOS__ +#define __RISCOS__ 1 +#endif +#if defined(__sun) && defined(__SVR4) +#undef __SOLARIS__ +#define __SOLARIS__ 1 +#endif + +#if defined(WIN32) || defined(_WIN32) || defined(__CYGWIN__) || defined(__MINGW32__) +/* Try to find out if we're compiling for WinRT or non-WinRT */ +/* If _USING_V110_SDK71_ is defined it means we are using the v110_xp or v120_xp toolset. */ +#if (defined(_MSC_VER) && (_MSC_VER >= 1700) && !_USING_V110_SDK71_) /* _MSC_VER==1700 for MSVC 2012 */ +#include +#if WINAPI_FAMILY_PARTITION(WINAPI_PARTITION_DESKTOP) +#undef __WINDOWS__ +#define __WINDOWS__ 1 +/* See if we're compiling for WinRT: */ +#elif WINAPI_FAMILY_PARTITION(WINAPI_PARTITION_APP) +#undef __WINRT__ +#define __WINRT__ 1 +#endif +#else +#undef __WINDOWS__ +#define __WINDOWS__ 1 +#endif /* _MSC_VER < 1700 */ +#endif /* defined(WIN32) || defined(_WIN32) || defined(__CYGWIN__) */ + +#if defined(__WINDOWS__) +#undef __WIN32__ +#define __WIN32__ 1 +#endif +#if defined(__PSP__) +#undef __PSP__ +#define __PSP__ 1 +#endif + +/* The NACL compiler defines __native_client__ and __pnacl__ + * Ref: http://www.chromium.org/nativeclient/pnacl/stability-of-the-pnacl-bitcode-abi + */ +#if defined(__native_client__) +#undef __LINUX__ +#undef __NACL__ +#define __NACL__ 1 +#endif +#if defined(__pnacl__) +#undef __LINUX__ +#undef __PNACL__ +#define __PNACL__ 1 +/* PNACL with newlib supports static linking only */ +#define __SDL_NOGETPROCADDR__ +#endif + + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Gets the name of the platform. + */ +extern DECLSPEC const char * SDLCALL SDL_GetPlatform (void); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_platform_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_power.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_power.h new file mode 100644 index 0000000..24c0501 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_power.h @@ -0,0 +1,75 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_power_h +#define _SDL_power_h + +/** + * \file SDL_power.h + * + * Header for the SDL power management routines. + */ + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief The basic state for the system's power supply. + */ +typedef enum +{ + SDL_POWERSTATE_UNKNOWN, /**< cannot determine power status */ + SDL_POWERSTATE_ON_BATTERY, /**< Not plugged in, running on the battery */ + SDL_POWERSTATE_NO_BATTERY, /**< Plugged in, no battery available */ + SDL_POWERSTATE_CHARGING, /**< Plugged in, charging battery */ + SDL_POWERSTATE_CHARGED /**< Plugged in, battery charged */ +} SDL_PowerState; + + +/** + * \brief Get the current power supply details. + * + * \param secs Seconds of battery life left. You can pass a NULL here if + * you don't care. Will return -1 if we can't determine a + * value, or we're not running on a battery. + * + * \param pct Percentage of battery life left, between 0 and 100. You can + * pass a NULL here if you don't care. Will return -1 if we + * can't determine a value, or we're not running on a battery. + * + * \return The state of the battery (if any). + */ +extern DECLSPEC SDL_PowerState SDLCALL SDL_GetPowerInfo(int *secs, int *pct); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_power_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_quit.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_quit.h new file mode 100644 index 0000000..cc06f28 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_quit.h @@ -0,0 +1,58 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_quit.h + * + * Include file for SDL quit event handling. + */ + +#ifndef _SDL_quit_h +#define _SDL_quit_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +/** + * \file SDL_quit.h + * + * An ::SDL_QUIT event is generated when the user tries to close the application + * window. If it is ignored or filtered out, the window will remain open. + * If it is not ignored or filtered, it is queued normally and the window + * is allowed to close. When the window is closed, screen updates will + * complete, but have no effect. + * + * SDL_Init() installs signal handlers for SIGINT (keyboard interrupt) + * and SIGTERM (system termination request), if handlers do not already + * exist, that generate ::SDL_QUIT events as well. There is no way + * to determine the cause of an ::SDL_QUIT event, but setting a signal + * handler in your application will override the default generation of + * quit events for that signal. + * + * \sa SDL_Quit() + */ + +/* There are no functions directly affecting the quit event */ + +#define SDL_QuitRequested() \ + (SDL_PumpEvents(), (SDL_PeepEvents(NULL,0,SDL_PEEKEVENT,SDL_QUIT,SDL_QUIT) > 0)) + +#endif /* _SDL_quit_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_rect.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_rect.h new file mode 100644 index 0000000..bbcb9a3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_rect.h @@ -0,0 +1,148 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_rect.h + * + * Header file for SDL_rect definition and management functions. + */ + +#ifndef _SDL_rect_h +#define _SDL_rect_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_pixels.h" +#include "SDL_rwops.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief The structure that defines a point + * + * \sa SDL_EnclosePoints + * \sa SDL_PointInRect + */ +typedef struct SDL_Point +{ + int x; + int y; +} SDL_Point; + +/** + * \brief A rectangle, with the origin at the upper left. + * + * \sa SDL_RectEmpty + * \sa SDL_RectEquals + * \sa SDL_HasIntersection + * \sa SDL_IntersectRect + * \sa SDL_UnionRect + * \sa SDL_EnclosePoints + */ +typedef struct SDL_Rect +{ + int x, y; + int w, h; +} SDL_Rect; + +/** + * \brief Returns true if point resides inside a rectangle. + */ +SDL_FORCE_INLINE SDL_bool SDL_PointInRect(const SDL_Point *p, const SDL_Rect *r) +{ + return ( (p->x >= r->x) && (p->x < (r->x + r->w)) && + (p->y >= r->y) && (p->y < (r->y + r->h)) ) ? SDL_TRUE : SDL_FALSE; +} + +/** + * \brief Returns true if the rectangle has no area. + */ +SDL_FORCE_INLINE SDL_bool SDL_RectEmpty(const SDL_Rect *r) +{ + return ((!r) || (r->w <= 0) || (r->h <= 0)) ? SDL_TRUE : SDL_FALSE; +} + +/** + * \brief Returns true if the two rectangles are equal. + */ +SDL_FORCE_INLINE SDL_bool SDL_RectEquals(const SDL_Rect *a, const SDL_Rect *b) +{ + return (a && b && (a->x == b->x) && (a->y == b->y) && + (a->w == b->w) && (a->h == b->h)) ? SDL_TRUE : SDL_FALSE; +} + +/** + * \brief Determine whether two rectangles intersect. + * + * \return SDL_TRUE if there is an intersection, SDL_FALSE otherwise. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_HasIntersection(const SDL_Rect * A, + const SDL_Rect * B); + +/** + * \brief Calculate the intersection of two rectangles. + * + * \return SDL_TRUE if there is an intersection, SDL_FALSE otherwise. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IntersectRect(const SDL_Rect * A, + const SDL_Rect * B, + SDL_Rect * result); + +/** + * \brief Calculate the union of two rectangles. + */ +extern DECLSPEC void SDLCALL SDL_UnionRect(const SDL_Rect * A, + const SDL_Rect * B, + SDL_Rect * result); + +/** + * \brief Calculate a minimal rectangle enclosing a set of points + * + * \return SDL_TRUE if any points were within the clipping rect + */ +extern DECLSPEC SDL_bool SDLCALL SDL_EnclosePoints(const SDL_Point * points, + int count, + const SDL_Rect * clip, + SDL_Rect * result); + +/** + * \brief Calculate the intersection of a rectangle and line segment. + * + * \return SDL_TRUE if there is an intersection, SDL_FALSE otherwise. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IntersectRectAndLine(const SDL_Rect * + rect, int *X1, + int *Y1, int *X2, + int *Y2); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_rect_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_render.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_render.h new file mode 100644 index 0000000..e4ed2af --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_render.h @@ -0,0 +1,880 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_render.h + * + * Header file for SDL 2D rendering functions. + * + * This API supports the following features: + * * single pixel points + * * single pixel lines + * * filled rectangles + * * texture images + * + * The primitives may be drawn in opaque, blended, or additive modes. + * + * The texture images may be drawn in opaque, blended, or additive modes. + * They can have an additional color tint or alpha modulation applied to + * them, and may also be stretched with linear interpolation. + * + * This API is designed to accelerate simple 2D operations. You may + * want more functionality such as polygons and particle effects and + * in that case you should use SDL's OpenGL/Direct3D support or one + * of the many good 3D engines. + * + * These functions must be called from the main thread. + * See this bug for details: http://bugzilla.libsdl.org/show_bug.cgi?id=1995 + */ + +#ifndef _SDL_render_h +#define _SDL_render_h + +#include "SDL_stdinc.h" +#include "SDL_rect.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Flags used when creating a rendering context + */ +typedef enum +{ + SDL_RENDERER_SOFTWARE = 0x00000001, /**< The renderer is a software fallback */ + SDL_RENDERER_ACCELERATED = 0x00000002, /**< The renderer uses hardware + acceleration */ + SDL_RENDERER_PRESENTVSYNC = 0x00000004, /**< Present is synchronized + with the refresh rate */ + SDL_RENDERER_TARGETTEXTURE = 0x00000008 /**< The renderer supports + rendering to texture */ +} SDL_RendererFlags; + +/** + * \brief Information on the capabilities of a render driver or context. + */ +typedef struct SDL_RendererInfo +{ + const char *name; /**< The name of the renderer */ + Uint32 flags; /**< Supported ::SDL_RendererFlags */ + Uint32 num_texture_formats; /**< The number of available texture formats */ + Uint32 texture_formats[16]; /**< The available texture formats */ + int max_texture_width; /**< The maximum texture width */ + int max_texture_height; /**< The maximum texture height */ +} SDL_RendererInfo; + +/** + * \brief The access pattern allowed for a texture. + */ +typedef enum +{ + SDL_TEXTUREACCESS_STATIC, /**< Changes rarely, not lockable */ + SDL_TEXTUREACCESS_STREAMING, /**< Changes frequently, lockable */ + SDL_TEXTUREACCESS_TARGET /**< Texture can be used as a render target */ +} SDL_TextureAccess; + +/** + * \brief The texture channel modulation used in SDL_RenderCopy(). + */ +typedef enum +{ + SDL_TEXTUREMODULATE_NONE = 0x00000000, /**< No modulation */ + SDL_TEXTUREMODULATE_COLOR = 0x00000001, /**< srcC = srcC * color */ + SDL_TEXTUREMODULATE_ALPHA = 0x00000002 /**< srcA = srcA * alpha */ +} SDL_TextureModulate; + +/** + * \brief Flip constants for SDL_RenderCopyEx + */ +typedef enum +{ + SDL_FLIP_NONE = 0x00000000, /**< Do not flip */ + SDL_FLIP_HORIZONTAL = 0x00000001, /**< flip horizontally */ + SDL_FLIP_VERTICAL = 0x00000002 /**< flip vertically */ +} SDL_RendererFlip; + +/** + * \brief A structure representing rendering state + */ +struct SDL_Renderer; +typedef struct SDL_Renderer SDL_Renderer; + +/** + * \brief An efficient driver-specific representation of pixel data + */ +struct SDL_Texture; +typedef struct SDL_Texture SDL_Texture; + + +/* Function prototypes */ + +/** + * \brief Get the number of 2D rendering drivers available for the current + * display. + * + * A render driver is a set of code that handles rendering and texture + * management on a particular display. Normally there is only one, but + * some drivers may have several available with different capabilities. + * + * \sa SDL_GetRenderDriverInfo() + * \sa SDL_CreateRenderer() + */ +extern DECLSPEC int SDLCALL SDL_GetNumRenderDrivers(void); + +/** + * \brief Get information about a specific 2D rendering driver for the current + * display. + * + * \param index The index of the driver to query information about. + * \param info A pointer to an SDL_RendererInfo struct to be filled with + * information on the rendering driver. + * + * \return 0 on success, -1 if the index was out of range. + * + * \sa SDL_CreateRenderer() + */ +extern DECLSPEC int SDLCALL SDL_GetRenderDriverInfo(int index, + SDL_RendererInfo * info); + +/** + * \brief Create a window and default renderer + * + * \param width The width of the window + * \param height The height of the window + * \param window_flags The flags used to create the window + * \param window A pointer filled with the window, or NULL on error + * \param renderer A pointer filled with the renderer, or NULL on error + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_CreateWindowAndRenderer( + int width, int height, Uint32 window_flags, + SDL_Window **window, SDL_Renderer **renderer); + + +/** + * \brief Create a 2D rendering context for a window. + * + * \param window The window where rendering is displayed. + * \param index The index of the rendering driver to initialize, or -1 to + * initialize the first one supporting the requested flags. + * \param flags ::SDL_RendererFlags. + * + * \return A valid rendering context or NULL if there was an error. + * + * \sa SDL_CreateSoftwareRenderer() + * \sa SDL_GetRendererInfo() + * \sa SDL_DestroyRenderer() + */ +extern DECLSPEC SDL_Renderer * SDLCALL SDL_CreateRenderer(SDL_Window * window, + int index, Uint32 flags); + +/** + * \brief Create a 2D software rendering context for a surface. + * + * \param surface The surface where rendering is done. + * + * \return A valid rendering context or NULL if there was an error. + * + * \sa SDL_CreateRenderer() + * \sa SDL_DestroyRenderer() + */ +extern DECLSPEC SDL_Renderer * SDLCALL SDL_CreateSoftwareRenderer(SDL_Surface * surface); + +/** + * \brief Get the renderer associated with a window. + */ +extern DECLSPEC SDL_Renderer * SDLCALL SDL_GetRenderer(SDL_Window * window); + +/** + * \brief Get information about a rendering context. + */ +extern DECLSPEC int SDLCALL SDL_GetRendererInfo(SDL_Renderer * renderer, + SDL_RendererInfo * info); + +/** + * \brief Get the output size in pixels of a rendering context. + */ +extern DECLSPEC int SDLCALL SDL_GetRendererOutputSize(SDL_Renderer * renderer, + int *w, int *h); + +/** + * \brief Create a texture for a rendering context. + * + * \param renderer The renderer. + * \param format The format of the texture. + * \param access One of the enumerated values in ::SDL_TextureAccess. + * \param w The width of the texture in pixels. + * \param h The height of the texture in pixels. + * + * \return The created texture is returned, or NULL if no rendering context was + * active, the format was unsupported, or the width or height were out + * of range. + * + * \sa SDL_QueryTexture() + * \sa SDL_UpdateTexture() + * \sa SDL_DestroyTexture() + */ +extern DECLSPEC SDL_Texture * SDLCALL SDL_CreateTexture(SDL_Renderer * renderer, + Uint32 format, + int access, int w, + int h); + +/** + * \brief Create a texture from an existing surface. + * + * \param renderer The renderer. + * \param surface The surface containing pixel data used to fill the texture. + * + * \return The created texture is returned, or NULL on error. + * + * \note The surface is not modified or freed by this function. + * + * \sa SDL_QueryTexture() + * \sa SDL_DestroyTexture() + */ +extern DECLSPEC SDL_Texture * SDLCALL SDL_CreateTextureFromSurface(SDL_Renderer * renderer, SDL_Surface * surface); + +/** + * \brief Query the attributes of a texture + * + * \param texture A texture to be queried. + * \param format A pointer filled in with the raw format of the texture. The + * actual format may differ, but pixel transfers will use this + * format. + * \param access A pointer filled in with the actual access to the texture. + * \param w A pointer filled in with the width of the texture in pixels. + * \param h A pointer filled in with the height of the texture in pixels. + * + * \return 0 on success, or -1 if the texture is not valid. + */ +extern DECLSPEC int SDLCALL SDL_QueryTexture(SDL_Texture * texture, + Uint32 * format, int *access, + int *w, int *h); + +/** + * \brief Set an additional color value used in render copy operations. + * + * \param texture The texture to update. + * \param r The red color value multiplied into copy operations. + * \param g The green color value multiplied into copy operations. + * \param b The blue color value multiplied into copy operations. + * + * \return 0 on success, or -1 if the texture is not valid or color modulation + * is not supported. + * + * \sa SDL_GetTextureColorMod() + */ +extern DECLSPEC int SDLCALL SDL_SetTextureColorMod(SDL_Texture * texture, + Uint8 r, Uint8 g, Uint8 b); + + +/** + * \brief Get the additional color value used in render copy operations. + * + * \param texture The texture to query. + * \param r A pointer filled in with the current red color value. + * \param g A pointer filled in with the current green color value. + * \param b A pointer filled in with the current blue color value. + * + * \return 0 on success, or -1 if the texture is not valid. + * + * \sa SDL_SetTextureColorMod() + */ +extern DECLSPEC int SDLCALL SDL_GetTextureColorMod(SDL_Texture * texture, + Uint8 * r, Uint8 * g, + Uint8 * b); + +/** + * \brief Set an additional alpha value used in render copy operations. + * + * \param texture The texture to update. + * \param alpha The alpha value multiplied into copy operations. + * + * \return 0 on success, or -1 if the texture is not valid or alpha modulation + * is not supported. + * + * \sa SDL_GetTextureAlphaMod() + */ +extern DECLSPEC int SDLCALL SDL_SetTextureAlphaMod(SDL_Texture * texture, + Uint8 alpha); + +/** + * \brief Get the additional alpha value used in render copy operations. + * + * \param texture The texture to query. + * \param alpha A pointer filled in with the current alpha value. + * + * \return 0 on success, or -1 if the texture is not valid. + * + * \sa SDL_SetTextureAlphaMod() + */ +extern DECLSPEC int SDLCALL SDL_GetTextureAlphaMod(SDL_Texture * texture, + Uint8 * alpha); + +/** + * \brief Set the blend mode used for texture copy operations. + * + * \param texture The texture to update. + * \param blendMode ::SDL_BlendMode to use for texture blending. + * + * \return 0 on success, or -1 if the texture is not valid or the blend mode is + * not supported. + * + * \note If the blend mode is not supported, the closest supported mode is + * chosen. + * + * \sa SDL_GetTextureBlendMode() + */ +extern DECLSPEC int SDLCALL SDL_SetTextureBlendMode(SDL_Texture * texture, + SDL_BlendMode blendMode); + +/** + * \brief Get the blend mode used for texture copy operations. + * + * \param texture The texture to query. + * \param blendMode A pointer filled in with the current blend mode. + * + * \return 0 on success, or -1 if the texture is not valid. + * + * \sa SDL_SetTextureBlendMode() + */ +extern DECLSPEC int SDLCALL SDL_GetTextureBlendMode(SDL_Texture * texture, + SDL_BlendMode *blendMode); + +/** + * \brief Update the given texture rectangle with new pixel data. + * + * \param texture The texture to update + * \param rect A pointer to the rectangle of pixels to update, or NULL to + * update the entire texture. + * \param pixels The raw pixel data. + * \param pitch The number of bytes in a row of pixel data, including padding between lines. + * + * \return 0 on success, or -1 if the texture is not valid. + * + * \note This is a fairly slow function. + */ +extern DECLSPEC int SDLCALL SDL_UpdateTexture(SDL_Texture * texture, + const SDL_Rect * rect, + const void *pixels, int pitch); + +/** + * \brief Update a rectangle within a planar YV12 or IYUV texture with new pixel data. + * + * \param texture The texture to update + * \param rect A pointer to the rectangle of pixels to update, or NULL to + * update the entire texture. + * \param Yplane The raw pixel data for the Y plane. + * \param Ypitch The number of bytes between rows of pixel data for the Y plane. + * \param Uplane The raw pixel data for the U plane. + * \param Upitch The number of bytes between rows of pixel data for the U plane. + * \param Vplane The raw pixel data for the V plane. + * \param Vpitch The number of bytes between rows of pixel data for the V plane. + * + * \return 0 on success, or -1 if the texture is not valid. + * + * \note You can use SDL_UpdateTexture() as long as your pixel data is + * a contiguous block of Y and U/V planes in the proper order, but + * this function is available if your pixel data is not contiguous. + */ +extern DECLSPEC int SDLCALL SDL_UpdateYUVTexture(SDL_Texture * texture, + const SDL_Rect * rect, + const Uint8 *Yplane, int Ypitch, + const Uint8 *Uplane, int Upitch, + const Uint8 *Vplane, int Vpitch); + +/** + * \brief Lock a portion of the texture for write-only pixel access. + * + * \param texture The texture to lock for access, which was created with + * ::SDL_TEXTUREACCESS_STREAMING. + * \param rect A pointer to the rectangle to lock for access. If the rect + * is NULL, the entire texture will be locked. + * \param pixels This is filled in with a pointer to the locked pixels, + * appropriately offset by the locked area. + * \param pitch This is filled in with the pitch of the locked pixels. + * + * \return 0 on success, or -1 if the texture is not valid or was not created with ::SDL_TEXTUREACCESS_STREAMING. + * + * \sa SDL_UnlockTexture() + */ +extern DECLSPEC int SDLCALL SDL_LockTexture(SDL_Texture * texture, + const SDL_Rect * rect, + void **pixels, int *pitch); + +/** + * \brief Unlock a texture, uploading the changes to video memory, if needed. + * + * \sa SDL_LockTexture() + */ +extern DECLSPEC void SDLCALL SDL_UnlockTexture(SDL_Texture * texture); + +/** + * \brief Determines whether a window supports the use of render targets + * + * \param renderer The renderer that will be checked + * + * \return SDL_TRUE if supported, SDL_FALSE if not. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_RenderTargetSupported(SDL_Renderer *renderer); + +/** + * \brief Set a texture as the current rendering target. + * + * \param renderer The renderer. + * \param texture The targeted texture, which must be created with the SDL_TEXTUREACCESS_TARGET flag, or NULL for the default render target + * + * \return 0 on success, or -1 on error + * + * \sa SDL_GetRenderTarget() + */ +extern DECLSPEC int SDLCALL SDL_SetRenderTarget(SDL_Renderer *renderer, + SDL_Texture *texture); + +/** + * \brief Get the current render target or NULL for the default render target. + * + * \return The current render target + * + * \sa SDL_SetRenderTarget() + */ +extern DECLSPEC SDL_Texture * SDLCALL SDL_GetRenderTarget(SDL_Renderer *renderer); + +/** + * \brief Set device independent resolution for rendering + * + * \param renderer The renderer for which resolution should be set. + * \param w The width of the logical resolution + * \param h The height of the logical resolution + * + * This function uses the viewport and scaling functionality to allow a fixed logical + * resolution for rendering, regardless of the actual output resolution. If the actual + * output resolution doesn't have the same aspect ratio the output rendering will be + * centered within the output display. + * + * If the output display is a window, mouse events in the window will be filtered + * and scaled so they seem to arrive within the logical resolution. + * + * \note If this function results in scaling or subpixel drawing by the + * rendering backend, it will be handled using the appropriate + * quality hints. + * + * \sa SDL_RenderGetLogicalSize() + * \sa SDL_RenderSetScale() + * \sa SDL_RenderSetViewport() + */ +extern DECLSPEC int SDLCALL SDL_RenderSetLogicalSize(SDL_Renderer * renderer, int w, int h); + +/** + * \brief Get device independent resolution for rendering + * + * \param renderer The renderer from which resolution should be queried. + * \param w A pointer filled with the width of the logical resolution + * \param h A pointer filled with the height of the logical resolution + * + * \sa SDL_RenderSetLogicalSize() + */ +extern DECLSPEC void SDLCALL SDL_RenderGetLogicalSize(SDL_Renderer * renderer, int *w, int *h); + +/** + * \brief Set the drawing area for rendering on the current target. + * + * \param renderer The renderer for which the drawing area should be set. + * \param rect The rectangle representing the drawing area, or NULL to set the viewport to the entire target. + * + * The x,y of the viewport rect represents the origin for rendering. + * + * \return 0 on success, or -1 on error + * + * \note If the window associated with the renderer is resized, the viewport is automatically reset. + * + * \sa SDL_RenderGetViewport() + * \sa SDL_RenderSetLogicalSize() + */ +extern DECLSPEC int SDLCALL SDL_RenderSetViewport(SDL_Renderer * renderer, + const SDL_Rect * rect); + +/** + * \brief Get the drawing area for the current target. + * + * \sa SDL_RenderSetViewport() + */ +extern DECLSPEC void SDLCALL SDL_RenderGetViewport(SDL_Renderer * renderer, + SDL_Rect * rect); + +/** + * \brief Set the clip rectangle for the current target. + * + * \param renderer The renderer for which clip rectangle should be set. + * \param rect A pointer to the rectangle to set as the clip rectangle, or + * NULL to disable clipping. + * + * \return 0 on success, or -1 on error + * + * \sa SDL_RenderGetClipRect() + */ +extern DECLSPEC int SDLCALL SDL_RenderSetClipRect(SDL_Renderer * renderer, + const SDL_Rect * rect); + +/** + * \brief Get the clip rectangle for the current target. + * + * \param renderer The renderer from which clip rectangle should be queried. + * \param rect A pointer filled in with the current clip rectangle, or + * an empty rectangle if clipping is disabled. + * + * \sa SDL_RenderSetClipRect() + */ +extern DECLSPEC void SDLCALL SDL_RenderGetClipRect(SDL_Renderer * renderer, + SDL_Rect * rect); + +/** + * \brief Get whether clipping is enabled on the given renderer. + * + * \param renderer The renderer from which clip state should be queried. + * + * \sa SDL_RenderGetClipRect() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_RenderIsClipEnabled(SDL_Renderer * renderer); + + +/** + * \brief Set the drawing scale for rendering on the current target. + * + * \param renderer The renderer for which the drawing scale should be set. + * \param scaleX The horizontal scaling factor + * \param scaleY The vertical scaling factor + * + * The drawing coordinates are scaled by the x/y scaling factors + * before they are used by the renderer. This allows resolution + * independent drawing with a single coordinate system. + * + * \note If this results in scaling or subpixel drawing by the + * rendering backend, it will be handled using the appropriate + * quality hints. For best results use integer scaling factors. + * + * \sa SDL_RenderGetScale() + * \sa SDL_RenderSetLogicalSize() + */ +extern DECLSPEC int SDLCALL SDL_RenderSetScale(SDL_Renderer * renderer, + float scaleX, float scaleY); + +/** + * \brief Get the drawing scale for the current target. + * + * \param renderer The renderer from which drawing scale should be queried. + * \param scaleX A pointer filled in with the horizontal scaling factor + * \param scaleY A pointer filled in with the vertical scaling factor + * + * \sa SDL_RenderSetScale() + */ +extern DECLSPEC void SDLCALL SDL_RenderGetScale(SDL_Renderer * renderer, + float *scaleX, float *scaleY); + +/** + * \brief Set the color used for drawing operations (Rect, Line and Clear). + * + * \param renderer The renderer for which drawing color should be set. + * \param r The red value used to draw on the rendering target. + * \param g The green value used to draw on the rendering target. + * \param b The blue value used to draw on the rendering target. + * \param a The alpha value used to draw on the rendering target, usually + * ::SDL_ALPHA_OPAQUE (255). + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_SetRenderDrawColor(SDL_Renderer * renderer, + Uint8 r, Uint8 g, Uint8 b, + Uint8 a); + +/** + * \brief Get the color used for drawing operations (Rect, Line and Clear). + * + * \param renderer The renderer from which drawing color should be queried. + * \param r A pointer to the red value used to draw on the rendering target. + * \param g A pointer to the green value used to draw on the rendering target. + * \param b A pointer to the blue value used to draw on the rendering target. + * \param a A pointer to the alpha value used to draw on the rendering target, + * usually ::SDL_ALPHA_OPAQUE (255). + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_GetRenderDrawColor(SDL_Renderer * renderer, + Uint8 * r, Uint8 * g, Uint8 * b, + Uint8 * a); + +/** + * \brief Set the blend mode used for drawing operations (Fill and Line). + * + * \param renderer The renderer for which blend mode should be set. + * \param blendMode ::SDL_BlendMode to use for blending. + * + * \return 0 on success, or -1 on error + * + * \note If the blend mode is not supported, the closest supported mode is + * chosen. + * + * \sa SDL_GetRenderDrawBlendMode() + */ +extern DECLSPEC int SDLCALL SDL_SetRenderDrawBlendMode(SDL_Renderer * renderer, + SDL_BlendMode blendMode); + +/** + * \brief Get the blend mode used for drawing operations. + * + * \param renderer The renderer from which blend mode should be queried. + * \param blendMode A pointer filled in with the current blend mode. + * + * \return 0 on success, or -1 on error + * + * \sa SDL_SetRenderDrawBlendMode() + */ +extern DECLSPEC int SDLCALL SDL_GetRenderDrawBlendMode(SDL_Renderer * renderer, + SDL_BlendMode *blendMode); + +/** + * \brief Clear the current rendering target with the drawing color + * + * This function clears the entire rendering target, ignoring the viewport. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderClear(SDL_Renderer * renderer); + +/** + * \brief Draw a point on the current rendering target. + * + * \param renderer The renderer which should draw a point. + * \param x The x coordinate of the point. + * \param y The y coordinate of the point. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderDrawPoint(SDL_Renderer * renderer, + int x, int y); + +/** + * \brief Draw multiple points on the current rendering target. + * + * \param renderer The renderer which should draw multiple points. + * \param points The points to draw + * \param count The number of points to draw + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderDrawPoints(SDL_Renderer * renderer, + const SDL_Point * points, + int count); + +/** + * \brief Draw a line on the current rendering target. + * + * \param renderer The renderer which should draw a line. + * \param x1 The x coordinate of the start point. + * \param y1 The y coordinate of the start point. + * \param x2 The x coordinate of the end point. + * \param y2 The y coordinate of the end point. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderDrawLine(SDL_Renderer * renderer, + int x1, int y1, int x2, int y2); + +/** + * \brief Draw a series of connected lines on the current rendering target. + * + * \param renderer The renderer which should draw multiple lines. + * \param points The points along the lines + * \param count The number of points, drawing count-1 lines + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderDrawLines(SDL_Renderer * renderer, + const SDL_Point * points, + int count); + +/** + * \brief Draw a rectangle on the current rendering target. + * + * \param renderer The renderer which should draw a rectangle. + * \param rect A pointer to the destination rectangle, or NULL to outline the entire rendering target. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderDrawRect(SDL_Renderer * renderer, + const SDL_Rect * rect); + +/** + * \brief Draw some number of rectangles on the current rendering target. + * + * \param renderer The renderer which should draw multiple rectangles. + * \param rects A pointer to an array of destination rectangles. + * \param count The number of rectangles. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderDrawRects(SDL_Renderer * renderer, + const SDL_Rect * rects, + int count); + +/** + * \brief Fill a rectangle on the current rendering target with the drawing color. + * + * \param renderer The renderer which should fill a rectangle. + * \param rect A pointer to the destination rectangle, or NULL for the entire + * rendering target. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderFillRect(SDL_Renderer * renderer, + const SDL_Rect * rect); + +/** + * \brief Fill some number of rectangles on the current rendering target with the drawing color. + * + * \param renderer The renderer which should fill multiple rectangles. + * \param rects A pointer to an array of destination rectangles. + * \param count The number of rectangles. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderFillRects(SDL_Renderer * renderer, + const SDL_Rect * rects, + int count); + +/** + * \brief Copy a portion of the texture to the current rendering target. + * + * \param renderer The renderer which should copy parts of a texture. + * \param texture The source texture. + * \param srcrect A pointer to the source rectangle, or NULL for the entire + * texture. + * \param dstrect A pointer to the destination rectangle, or NULL for the + * entire rendering target. + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderCopy(SDL_Renderer * renderer, + SDL_Texture * texture, + const SDL_Rect * srcrect, + const SDL_Rect * dstrect); + +/** + * \brief Copy a portion of the source texture to the current rendering target, rotating it by angle around the given center + * + * \param renderer The renderer which should copy parts of a texture. + * \param texture The source texture. + * \param srcrect A pointer to the source rectangle, or NULL for the entire + * texture. + * \param dstrect A pointer to the destination rectangle, or NULL for the + * entire rendering target. + * \param angle An angle in degrees that indicates the rotation that will be applied to dstrect + * \param center A pointer to a point indicating the point around which dstrect will be rotated (if NULL, rotation will be done around dstrect.w/2, dstrect.h/2). + * \param flip An SDL_RendererFlip value stating which flipping actions should be performed on the texture + * + * \return 0 on success, or -1 on error + */ +extern DECLSPEC int SDLCALL SDL_RenderCopyEx(SDL_Renderer * renderer, + SDL_Texture * texture, + const SDL_Rect * srcrect, + const SDL_Rect * dstrect, + const double angle, + const SDL_Point *center, + const SDL_RendererFlip flip); + +/** + * \brief Read pixels from the current rendering target. + * + * \param renderer The renderer from which pixels should be read. + * \param rect A pointer to the rectangle to read, or NULL for the entire + * render target. + * \param format The desired format of the pixel data, or 0 to use the format + * of the rendering target + * \param pixels A pointer to be filled in with the pixel data + * \param pitch The pitch of the pixels parameter. + * + * \return 0 on success, or -1 if pixel reading is not supported. + * + * \warning This is a very slow operation, and should not be used frequently. + */ +extern DECLSPEC int SDLCALL SDL_RenderReadPixels(SDL_Renderer * renderer, + const SDL_Rect * rect, + Uint32 format, + void *pixels, int pitch); + +/** + * \brief Update the screen with rendering performed. + */ +extern DECLSPEC void SDLCALL SDL_RenderPresent(SDL_Renderer * renderer); + +/** + * \brief Destroy the specified texture. + * + * \sa SDL_CreateTexture() + * \sa SDL_CreateTextureFromSurface() + */ +extern DECLSPEC void SDLCALL SDL_DestroyTexture(SDL_Texture * texture); + +/** + * \brief Destroy the rendering context for a window and free associated + * textures. + * + * \sa SDL_CreateRenderer() + */ +extern DECLSPEC void SDLCALL SDL_DestroyRenderer(SDL_Renderer * renderer); + + +/** + * \brief Bind the texture to the current OpenGL/ES/ES2 context for use with + * OpenGL instructions. + * + * \param texture The SDL texture to bind + * \param texw A pointer to a float that will be filled with the texture width + * \param texh A pointer to a float that will be filled with the texture height + * + * \return 0 on success, or -1 if the operation is not supported + */ +extern DECLSPEC int SDLCALL SDL_GL_BindTexture(SDL_Texture *texture, float *texw, float *texh); + +/** + * \brief Unbind a texture from the current OpenGL/ES/ES2 context. + * + * \param texture The SDL texture to unbind + * + * \return 0 on success, or -1 if the operation is not supported + */ +extern DECLSPEC int SDLCALL SDL_GL_UnbindTexture(SDL_Texture *texture); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_render_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_revision.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_revision.h new file mode 100644 index 0000000..6d7163d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_revision.h @@ -0,0 +1,2 @@ +#define SDL_REVISION "hg-10001:e12c38730512" +#define SDL_REVISION_NUMBER 10001 diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_rwops.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_rwops.h new file mode 100644 index 0000000..f460ae7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_rwops.h @@ -0,0 +1,231 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_rwops.h + * + * This file provides a general interface for SDL to read and write + * data streams. It can easily be extended to files, memory, etc. + */ + +#ifndef _SDL_rwops_h +#define _SDL_rwops_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* RWops Types */ +#define SDL_RWOPS_UNKNOWN 0 /* Unknown stream type */ +#define SDL_RWOPS_WINFILE 1 /* Win32 file */ +#define SDL_RWOPS_STDFILE 2 /* Stdio file */ +#define SDL_RWOPS_JNIFILE 3 /* Android asset */ +#define SDL_RWOPS_MEMORY 4 /* Memory stream */ +#define SDL_RWOPS_MEMORY_RO 5 /* Read-Only memory stream */ + +/** + * This is the read/write operation structure -- very basic. + */ +typedef struct SDL_RWops +{ + /** + * Return the size of the file in this rwops, or -1 if unknown + */ + Sint64 (SDLCALL * size) (struct SDL_RWops * context); + + /** + * Seek to \c offset relative to \c whence, one of stdio's whence values: + * RW_SEEK_SET, RW_SEEK_CUR, RW_SEEK_END + * + * \return the final offset in the data stream, or -1 on error. + */ + Sint64 (SDLCALL * seek) (struct SDL_RWops * context, Sint64 offset, + int whence); + + /** + * Read up to \c maxnum objects each of size \c size from the data + * stream to the area pointed at by \c ptr. + * + * \return the number of objects read, or 0 at error or end of file. + */ + size_t (SDLCALL * read) (struct SDL_RWops * context, void *ptr, + size_t size, size_t maxnum); + + /** + * Write exactly \c num objects each of size \c size from the area + * pointed at by \c ptr to data stream. + * + * \return the number of objects written, or 0 at error or end of file. + */ + size_t (SDLCALL * write) (struct SDL_RWops * context, const void *ptr, + size_t size, size_t num); + + /** + * Close and free an allocated SDL_RWops structure. + * + * \return 0 if successful or -1 on write error when flushing data. + */ + int (SDLCALL * close) (struct SDL_RWops * context); + + Uint32 type; + union + { +#if defined(__ANDROID__) + struct + { + void *fileNameRef; + void *inputStreamRef; + void *readableByteChannelRef; + void *readMethod; + void *assetFileDescriptorRef; + long position; + long size; + long offset; + int fd; + } androidio; +#elif defined(__WIN32__) + struct + { + SDL_bool append; + void *h; + struct + { + void *data; + size_t size; + size_t left; + } buffer; + } windowsio; +#endif + +#ifdef HAVE_STDIO_H + struct + { + SDL_bool autoclose; + FILE *fp; + } stdio; +#endif + struct + { + Uint8 *base; + Uint8 *here; + Uint8 *stop; + } mem; + struct + { + void *data1; + void *data2; + } unknown; + } hidden; + +} SDL_RWops; + + +/** + * \name RWFrom functions + * + * Functions to create SDL_RWops structures from various data streams. + */ +/* @{ */ + +extern DECLSPEC SDL_RWops *SDLCALL SDL_RWFromFile(const char *file, + const char *mode); + +#ifdef HAVE_STDIO_H +extern DECLSPEC SDL_RWops *SDLCALL SDL_RWFromFP(FILE * fp, + SDL_bool autoclose); +#else +extern DECLSPEC SDL_RWops *SDLCALL SDL_RWFromFP(void * fp, + SDL_bool autoclose); +#endif + +extern DECLSPEC SDL_RWops *SDLCALL SDL_RWFromMem(void *mem, int size); +extern DECLSPEC SDL_RWops *SDLCALL SDL_RWFromConstMem(const void *mem, + int size); + +/* @} *//* RWFrom functions */ + + +extern DECLSPEC SDL_RWops *SDLCALL SDL_AllocRW(void); +extern DECLSPEC void SDLCALL SDL_FreeRW(SDL_RWops * area); + +#define RW_SEEK_SET 0 /**< Seek from the beginning of data */ +#define RW_SEEK_CUR 1 /**< Seek relative to current read point */ +#define RW_SEEK_END 2 /**< Seek relative to the end of data */ + +/** + * \name Read/write macros + * + * Macros to easily read and write from an SDL_RWops structure. + */ +/* @{ */ +#define SDL_RWsize(ctx) (ctx)->size(ctx) +#define SDL_RWseek(ctx, offset, whence) (ctx)->seek(ctx, offset, whence) +#define SDL_RWtell(ctx) (ctx)->seek(ctx, 0, RW_SEEK_CUR) +#define SDL_RWread(ctx, ptr, size, n) (ctx)->read(ctx, ptr, size, n) +#define SDL_RWwrite(ctx, ptr, size, n) (ctx)->write(ctx, ptr, size, n) +#define SDL_RWclose(ctx) (ctx)->close(ctx) +/* @} *//* Read/write macros */ + + +/** + * \name Read endian functions + * + * Read an item of the specified endianness and return in native format. + */ +/* @{ */ +extern DECLSPEC Uint8 SDLCALL SDL_ReadU8(SDL_RWops * src); +extern DECLSPEC Uint16 SDLCALL SDL_ReadLE16(SDL_RWops * src); +extern DECLSPEC Uint16 SDLCALL SDL_ReadBE16(SDL_RWops * src); +extern DECLSPEC Uint32 SDLCALL SDL_ReadLE32(SDL_RWops * src); +extern DECLSPEC Uint32 SDLCALL SDL_ReadBE32(SDL_RWops * src); +extern DECLSPEC Uint64 SDLCALL SDL_ReadLE64(SDL_RWops * src); +extern DECLSPEC Uint64 SDLCALL SDL_ReadBE64(SDL_RWops * src); +/* @} *//* Read endian functions */ + +/** + * \name Write endian functions + * + * Write an item of native format to the specified endianness. + */ +/* @{ */ +extern DECLSPEC size_t SDLCALL SDL_WriteU8(SDL_RWops * dst, Uint8 value); +extern DECLSPEC size_t SDLCALL SDL_WriteLE16(SDL_RWops * dst, Uint16 value); +extern DECLSPEC size_t SDLCALL SDL_WriteBE16(SDL_RWops * dst, Uint16 value); +extern DECLSPEC size_t SDLCALL SDL_WriteLE32(SDL_RWops * dst, Uint32 value); +extern DECLSPEC size_t SDLCALL SDL_WriteBE32(SDL_RWops * dst, Uint32 value); +extern DECLSPEC size_t SDLCALL SDL_WriteLE64(SDL_RWops * dst, Uint64 value); +extern DECLSPEC size_t SDLCALL SDL_WriteBE64(SDL_RWops * dst, Uint64 value); +/* @} *//* Write endian functions */ + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_rwops_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_scancode.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_scancode.h new file mode 100644 index 0000000..0af1dd5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_scancode.h @@ -0,0 +1,401 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_scancode.h + * + * Defines keyboard scancodes. + */ + +#ifndef _SDL_scancode_h +#define _SDL_scancode_h + +#include "SDL_stdinc.h" + +/** + * \brief The SDL keyboard scancode representation. + * + * Values of this type are used to represent keyboard keys, among other places + * in the \link SDL_Keysym::scancode key.keysym.scancode \endlink field of the + * SDL_Event structure. + * + * The values in this enumeration are based on the USB usage page standard: + * http://www.usb.org/developers/devclass_docs/Hut1_12v2.pdf + */ +typedef enum +{ + SDL_SCANCODE_UNKNOWN = 0, + + /** + * \name Usage page 0x07 + * + * These values are from usage page 0x07 (USB keyboard page). + */ + /* @{ */ + + SDL_SCANCODE_A = 4, + SDL_SCANCODE_B = 5, + SDL_SCANCODE_C = 6, + SDL_SCANCODE_D = 7, + SDL_SCANCODE_E = 8, + SDL_SCANCODE_F = 9, + SDL_SCANCODE_G = 10, + SDL_SCANCODE_H = 11, + SDL_SCANCODE_I = 12, + SDL_SCANCODE_J = 13, + SDL_SCANCODE_K = 14, + SDL_SCANCODE_L = 15, + SDL_SCANCODE_M = 16, + SDL_SCANCODE_N = 17, + SDL_SCANCODE_O = 18, + SDL_SCANCODE_P = 19, + SDL_SCANCODE_Q = 20, + SDL_SCANCODE_R = 21, + SDL_SCANCODE_S = 22, + SDL_SCANCODE_T = 23, + SDL_SCANCODE_U = 24, + SDL_SCANCODE_V = 25, + SDL_SCANCODE_W = 26, + SDL_SCANCODE_X = 27, + SDL_SCANCODE_Y = 28, + SDL_SCANCODE_Z = 29, + + SDL_SCANCODE_1 = 30, + SDL_SCANCODE_2 = 31, + SDL_SCANCODE_3 = 32, + SDL_SCANCODE_4 = 33, + SDL_SCANCODE_5 = 34, + SDL_SCANCODE_6 = 35, + SDL_SCANCODE_7 = 36, + SDL_SCANCODE_8 = 37, + SDL_SCANCODE_9 = 38, + SDL_SCANCODE_0 = 39, + + SDL_SCANCODE_RETURN = 40, + SDL_SCANCODE_ESCAPE = 41, + SDL_SCANCODE_BACKSPACE = 42, + SDL_SCANCODE_TAB = 43, + SDL_SCANCODE_SPACE = 44, + + SDL_SCANCODE_MINUS = 45, + SDL_SCANCODE_EQUALS = 46, + SDL_SCANCODE_LEFTBRACKET = 47, + SDL_SCANCODE_RIGHTBRACKET = 48, + SDL_SCANCODE_BACKSLASH = 49, /**< Located at the lower left of the return + * key on ISO keyboards and at the right end + * of the QWERTY row on ANSI keyboards. + * Produces REVERSE SOLIDUS (backslash) and + * VERTICAL LINE in a US layout, REVERSE + * SOLIDUS and VERTICAL LINE in a UK Mac + * layout, NUMBER SIGN and TILDE in a UK + * Windows layout, DOLLAR SIGN and POUND SIGN + * in a Swiss German layout, NUMBER SIGN and + * APOSTROPHE in a German layout, GRAVE + * ACCENT and POUND SIGN in a French Mac + * layout, and ASTERISK and MICRO SIGN in a + * French Windows layout. + */ + SDL_SCANCODE_NONUSHASH = 50, /**< ISO USB keyboards actually use this code + * instead of 49 for the same key, but all + * OSes I've seen treat the two codes + * identically. So, as an implementor, unless + * your keyboard generates both of those + * codes and your OS treats them differently, + * you should generate SDL_SCANCODE_BACKSLASH + * instead of this code. As a user, you + * should not rely on this code because SDL + * will never generate it with most (all?) + * keyboards. + */ + SDL_SCANCODE_SEMICOLON = 51, + SDL_SCANCODE_APOSTROPHE = 52, + SDL_SCANCODE_GRAVE = 53, /**< Located in the top left corner (on both ANSI + * and ISO keyboards). Produces GRAVE ACCENT and + * TILDE in a US Windows layout and in US and UK + * Mac layouts on ANSI keyboards, GRAVE ACCENT + * and NOT SIGN in a UK Windows layout, SECTION + * SIGN and PLUS-MINUS SIGN in US and UK Mac + * layouts on ISO keyboards, SECTION SIGN and + * DEGREE SIGN in a Swiss German layout (Mac: + * only on ISO keyboards), CIRCUMFLEX ACCENT and + * DEGREE SIGN in a German layout (Mac: only on + * ISO keyboards), SUPERSCRIPT TWO and TILDE in a + * French Windows layout, COMMERCIAL AT and + * NUMBER SIGN in a French Mac layout on ISO + * keyboards, and LESS-THAN SIGN and GREATER-THAN + * SIGN in a Swiss German, German, or French Mac + * layout on ANSI keyboards. + */ + SDL_SCANCODE_COMMA = 54, + SDL_SCANCODE_PERIOD = 55, + SDL_SCANCODE_SLASH = 56, + + SDL_SCANCODE_CAPSLOCK = 57, + + SDL_SCANCODE_F1 = 58, + SDL_SCANCODE_F2 = 59, + SDL_SCANCODE_F3 = 60, + SDL_SCANCODE_F4 = 61, + SDL_SCANCODE_F5 = 62, + SDL_SCANCODE_F6 = 63, + SDL_SCANCODE_F7 = 64, + SDL_SCANCODE_F8 = 65, + SDL_SCANCODE_F9 = 66, + SDL_SCANCODE_F10 = 67, + SDL_SCANCODE_F11 = 68, + SDL_SCANCODE_F12 = 69, + + SDL_SCANCODE_PRINTSCREEN = 70, + SDL_SCANCODE_SCROLLLOCK = 71, + SDL_SCANCODE_PAUSE = 72, + SDL_SCANCODE_INSERT = 73, /**< insert on PC, help on some Mac keyboards (but + does send code 73, not 117) */ + SDL_SCANCODE_HOME = 74, + SDL_SCANCODE_PAGEUP = 75, + SDL_SCANCODE_DELETE = 76, + SDL_SCANCODE_END = 77, + SDL_SCANCODE_PAGEDOWN = 78, + SDL_SCANCODE_RIGHT = 79, + SDL_SCANCODE_LEFT = 80, + SDL_SCANCODE_DOWN = 81, + SDL_SCANCODE_UP = 82, + + SDL_SCANCODE_NUMLOCKCLEAR = 83, /**< num lock on PC, clear on Mac keyboards + */ + SDL_SCANCODE_KP_DIVIDE = 84, + SDL_SCANCODE_KP_MULTIPLY = 85, + SDL_SCANCODE_KP_MINUS = 86, + SDL_SCANCODE_KP_PLUS = 87, + SDL_SCANCODE_KP_ENTER = 88, + SDL_SCANCODE_KP_1 = 89, + SDL_SCANCODE_KP_2 = 90, + SDL_SCANCODE_KP_3 = 91, + SDL_SCANCODE_KP_4 = 92, + SDL_SCANCODE_KP_5 = 93, + SDL_SCANCODE_KP_6 = 94, + SDL_SCANCODE_KP_7 = 95, + SDL_SCANCODE_KP_8 = 96, + SDL_SCANCODE_KP_9 = 97, + SDL_SCANCODE_KP_0 = 98, + SDL_SCANCODE_KP_PERIOD = 99, + + SDL_SCANCODE_NONUSBACKSLASH = 100, /**< This is the additional key that ISO + * keyboards have over ANSI ones, + * located between left shift and Y. + * Produces GRAVE ACCENT and TILDE in a + * US or UK Mac layout, REVERSE SOLIDUS + * (backslash) and VERTICAL LINE in a + * US or UK Windows layout, and + * LESS-THAN SIGN and GREATER-THAN SIGN + * in a Swiss German, German, or French + * layout. */ + SDL_SCANCODE_APPLICATION = 101, /**< windows contextual menu, compose */ + SDL_SCANCODE_POWER = 102, /**< The USB document says this is a status flag, + * not a physical key - but some Mac keyboards + * do have a power key. */ + SDL_SCANCODE_KP_EQUALS = 103, + SDL_SCANCODE_F13 = 104, + SDL_SCANCODE_F14 = 105, + SDL_SCANCODE_F15 = 106, + SDL_SCANCODE_F16 = 107, + SDL_SCANCODE_F17 = 108, + SDL_SCANCODE_F18 = 109, + SDL_SCANCODE_F19 = 110, + SDL_SCANCODE_F20 = 111, + SDL_SCANCODE_F21 = 112, + SDL_SCANCODE_F22 = 113, + SDL_SCANCODE_F23 = 114, + SDL_SCANCODE_F24 = 115, + SDL_SCANCODE_EXECUTE = 116, + SDL_SCANCODE_HELP = 117, + SDL_SCANCODE_MENU = 118, + SDL_SCANCODE_SELECT = 119, + SDL_SCANCODE_STOP = 120, + SDL_SCANCODE_AGAIN = 121, /**< redo */ + SDL_SCANCODE_UNDO = 122, + SDL_SCANCODE_CUT = 123, + SDL_SCANCODE_COPY = 124, + SDL_SCANCODE_PASTE = 125, + SDL_SCANCODE_FIND = 126, + SDL_SCANCODE_MUTE = 127, + SDL_SCANCODE_VOLUMEUP = 128, + SDL_SCANCODE_VOLUMEDOWN = 129, +/* not sure whether there's a reason to enable these */ +/* SDL_SCANCODE_LOCKINGCAPSLOCK = 130, */ +/* SDL_SCANCODE_LOCKINGNUMLOCK = 131, */ +/* SDL_SCANCODE_LOCKINGSCROLLLOCK = 132, */ + SDL_SCANCODE_KP_COMMA = 133, + SDL_SCANCODE_KP_EQUALSAS400 = 134, + + SDL_SCANCODE_INTERNATIONAL1 = 135, /**< used on Asian keyboards, see + footnotes in USB doc */ + SDL_SCANCODE_INTERNATIONAL2 = 136, + SDL_SCANCODE_INTERNATIONAL3 = 137, /**< Yen */ + SDL_SCANCODE_INTERNATIONAL4 = 138, + SDL_SCANCODE_INTERNATIONAL5 = 139, + SDL_SCANCODE_INTERNATIONAL6 = 140, + SDL_SCANCODE_INTERNATIONAL7 = 141, + SDL_SCANCODE_INTERNATIONAL8 = 142, + SDL_SCANCODE_INTERNATIONAL9 = 143, + SDL_SCANCODE_LANG1 = 144, /**< Hangul/English toggle */ + SDL_SCANCODE_LANG2 = 145, /**< Hanja conversion */ + SDL_SCANCODE_LANG3 = 146, /**< Katakana */ + SDL_SCANCODE_LANG4 = 147, /**< Hiragana */ + SDL_SCANCODE_LANG5 = 148, /**< Zenkaku/Hankaku */ + SDL_SCANCODE_LANG6 = 149, /**< reserved */ + SDL_SCANCODE_LANG7 = 150, /**< reserved */ + SDL_SCANCODE_LANG8 = 151, /**< reserved */ + SDL_SCANCODE_LANG9 = 152, /**< reserved */ + + SDL_SCANCODE_ALTERASE = 153, /**< Erase-Eaze */ + SDL_SCANCODE_SYSREQ = 154, + SDL_SCANCODE_CANCEL = 155, + SDL_SCANCODE_CLEAR = 156, + SDL_SCANCODE_PRIOR = 157, + SDL_SCANCODE_RETURN2 = 158, + SDL_SCANCODE_SEPARATOR = 159, + SDL_SCANCODE_OUT = 160, + SDL_SCANCODE_OPER = 161, + SDL_SCANCODE_CLEARAGAIN = 162, + SDL_SCANCODE_CRSEL = 163, + SDL_SCANCODE_EXSEL = 164, + + SDL_SCANCODE_KP_00 = 176, + SDL_SCANCODE_KP_000 = 177, + SDL_SCANCODE_THOUSANDSSEPARATOR = 178, + SDL_SCANCODE_DECIMALSEPARATOR = 179, + SDL_SCANCODE_CURRENCYUNIT = 180, + SDL_SCANCODE_CURRENCYSUBUNIT = 181, + SDL_SCANCODE_KP_LEFTPAREN = 182, + SDL_SCANCODE_KP_RIGHTPAREN = 183, + SDL_SCANCODE_KP_LEFTBRACE = 184, + SDL_SCANCODE_KP_RIGHTBRACE = 185, + SDL_SCANCODE_KP_TAB = 186, + SDL_SCANCODE_KP_BACKSPACE = 187, + SDL_SCANCODE_KP_A = 188, + SDL_SCANCODE_KP_B = 189, + SDL_SCANCODE_KP_C = 190, + SDL_SCANCODE_KP_D = 191, + SDL_SCANCODE_KP_E = 192, + SDL_SCANCODE_KP_F = 193, + SDL_SCANCODE_KP_XOR = 194, + SDL_SCANCODE_KP_POWER = 195, + SDL_SCANCODE_KP_PERCENT = 196, + SDL_SCANCODE_KP_LESS = 197, + SDL_SCANCODE_KP_GREATER = 198, + SDL_SCANCODE_KP_AMPERSAND = 199, + SDL_SCANCODE_KP_DBLAMPERSAND = 200, + SDL_SCANCODE_KP_VERTICALBAR = 201, + SDL_SCANCODE_KP_DBLVERTICALBAR = 202, + SDL_SCANCODE_KP_COLON = 203, + SDL_SCANCODE_KP_HASH = 204, + SDL_SCANCODE_KP_SPACE = 205, + SDL_SCANCODE_KP_AT = 206, + SDL_SCANCODE_KP_EXCLAM = 207, + SDL_SCANCODE_KP_MEMSTORE = 208, + SDL_SCANCODE_KP_MEMRECALL = 209, + SDL_SCANCODE_KP_MEMCLEAR = 210, + SDL_SCANCODE_KP_MEMADD = 211, + SDL_SCANCODE_KP_MEMSUBTRACT = 212, + SDL_SCANCODE_KP_MEMMULTIPLY = 213, + SDL_SCANCODE_KP_MEMDIVIDE = 214, + SDL_SCANCODE_KP_PLUSMINUS = 215, + SDL_SCANCODE_KP_CLEAR = 216, + SDL_SCANCODE_KP_CLEARENTRY = 217, + SDL_SCANCODE_KP_BINARY = 218, + SDL_SCANCODE_KP_OCTAL = 219, + SDL_SCANCODE_KP_DECIMAL = 220, + SDL_SCANCODE_KP_HEXADECIMAL = 221, + + SDL_SCANCODE_LCTRL = 224, + SDL_SCANCODE_LSHIFT = 225, + SDL_SCANCODE_LALT = 226, /**< alt, option */ + SDL_SCANCODE_LGUI = 227, /**< windows, command (apple), meta */ + SDL_SCANCODE_RCTRL = 228, + SDL_SCANCODE_RSHIFT = 229, + SDL_SCANCODE_RALT = 230, /**< alt gr, option */ + SDL_SCANCODE_RGUI = 231, /**< windows, command (apple), meta */ + + SDL_SCANCODE_MODE = 257, /**< I'm not sure if this is really not covered + * by any of the above, but since there's a + * special KMOD_MODE for it I'm adding it here + */ + + /* @} *//* Usage page 0x07 */ + + /** + * \name Usage page 0x0C + * + * These values are mapped from usage page 0x0C (USB consumer page). + */ + /* @{ */ + + SDL_SCANCODE_AUDIONEXT = 258, + SDL_SCANCODE_AUDIOPREV = 259, + SDL_SCANCODE_AUDIOSTOP = 260, + SDL_SCANCODE_AUDIOPLAY = 261, + SDL_SCANCODE_AUDIOMUTE = 262, + SDL_SCANCODE_MEDIASELECT = 263, + SDL_SCANCODE_WWW = 264, + SDL_SCANCODE_MAIL = 265, + SDL_SCANCODE_CALCULATOR = 266, + SDL_SCANCODE_COMPUTER = 267, + SDL_SCANCODE_AC_SEARCH = 268, + SDL_SCANCODE_AC_HOME = 269, + SDL_SCANCODE_AC_BACK = 270, + SDL_SCANCODE_AC_FORWARD = 271, + SDL_SCANCODE_AC_STOP = 272, + SDL_SCANCODE_AC_REFRESH = 273, + SDL_SCANCODE_AC_BOOKMARKS = 274, + + /* @} *//* Usage page 0x0C */ + + /** + * \name Walther keys + * + * These are values that Christian Walther added (for mac keyboard?). + */ + /* @{ */ + + SDL_SCANCODE_BRIGHTNESSDOWN = 275, + SDL_SCANCODE_BRIGHTNESSUP = 276, + SDL_SCANCODE_DISPLAYSWITCH = 277, /**< display mirroring/dual display + switch, video mode switch */ + SDL_SCANCODE_KBDILLUMTOGGLE = 278, + SDL_SCANCODE_KBDILLUMDOWN = 279, + SDL_SCANCODE_KBDILLUMUP = 280, + SDL_SCANCODE_EJECT = 281, + SDL_SCANCODE_SLEEP = 282, + + SDL_SCANCODE_APP1 = 283, + SDL_SCANCODE_APP2 = 284, + + /* @} *//* Walther keys */ + + /* Add any other keys here. */ + + SDL_NUM_SCANCODES = 512 /**< not a key, just marks the number of scancodes + for array bounds */ +} SDL_Scancode; + +#endif /* _SDL_scancode_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_shape.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_shape.h new file mode 100644 index 0000000..db10a8f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_shape.h @@ -0,0 +1,143 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_shape_h +#define _SDL_shape_h + +#include "SDL_stdinc.h" +#include "SDL_pixels.h" +#include "SDL_rect.h" +#include "SDL_surface.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** \file SDL_shape.h + * + * Header file for the shaped window API. + */ + +#define SDL_NONSHAPEABLE_WINDOW -1 +#define SDL_INVALID_SHAPE_ARGUMENT -2 +#define SDL_WINDOW_LACKS_SHAPE -3 + +/** + * \brief Create a window that can be shaped with the specified position, dimensions, and flags. + * + * \param title The title of the window, in UTF-8 encoding. + * \param x The x position of the window, ::SDL_WINDOWPOS_CENTERED, or + * ::SDL_WINDOWPOS_UNDEFINED. + * \param y The y position of the window, ::SDL_WINDOWPOS_CENTERED, or + * ::SDL_WINDOWPOS_UNDEFINED. + * \param w The width of the window. + * \param h The height of the window. + * \param flags The flags for the window, a mask of SDL_WINDOW_BORDERLESS with any of the following: + * ::SDL_WINDOW_OPENGL, ::SDL_WINDOW_INPUT_GRABBED, + * ::SDL_WINDOW_HIDDEN, ::SDL_WINDOW_RESIZABLE, + * ::SDL_WINDOW_MAXIMIZED, ::SDL_WINDOW_MINIMIZED, + * ::SDL_WINDOW_BORDERLESS is always set, and ::SDL_WINDOW_FULLSCREEN is always unset. + * + * \return The window created, or NULL if window creation failed. + * + * \sa SDL_DestroyWindow() + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_CreateShapedWindow(const char *title,unsigned int x,unsigned int y,unsigned int w,unsigned int h,Uint32 flags); + +/** + * \brief Return whether the given window is a shaped window. + * + * \param window The window to query for being shaped. + * + * \return SDL_TRUE if the window is a window that can be shaped, SDL_FALSE if the window is unshaped or NULL. + * \sa SDL_CreateShapedWindow + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IsShapedWindow(const SDL_Window *window); + +/** \brief An enum denoting the specific type of contents present in an SDL_WindowShapeParams union. */ +typedef enum { + /** \brief The default mode, a binarized alpha cutoff of 1. */ + ShapeModeDefault, + /** \brief A binarized alpha cutoff with a given integer value. */ + ShapeModeBinarizeAlpha, + /** \brief A binarized alpha cutoff with a given integer value, but with the opposite comparison. */ + ShapeModeReverseBinarizeAlpha, + /** \brief A color key is applied. */ + ShapeModeColorKey +} WindowShapeMode; + +#define SDL_SHAPEMODEALPHA(mode) (mode == ShapeModeDefault || mode == ShapeModeBinarizeAlpha || mode == ShapeModeReverseBinarizeAlpha) + +/** \brief A union containing parameters for shaped windows. */ +typedef union { + /** \brief a cutoff alpha value for binarization of the window shape's alpha channel. */ + Uint8 binarizationCutoff; + SDL_Color colorKey; +} SDL_WindowShapeParams; + +/** \brief A struct that tags the SDL_WindowShapeParams union with an enum describing the type of its contents. */ +typedef struct SDL_WindowShapeMode { + /** \brief The mode of these window-shape parameters. */ + WindowShapeMode mode; + /** \brief Window-shape parameters. */ + SDL_WindowShapeParams parameters; +} SDL_WindowShapeMode; + +/** + * \brief Set the shape and parameters of a shaped window. + * + * \param window The shaped window whose parameters should be set. + * \param shape A surface encoding the desired shape for the window. + * \param shape_mode The parameters to set for the shaped window. + * + * \return 0 on success, SDL_INVALID_SHAPE_ARGUMENT on invalid an invalid shape argument, or SDL_NONSHAPEABLE_WINDOW + * if the SDL_Window* given does not reference a valid shaped window. + * + * \sa SDL_WindowShapeMode + * \sa SDL_GetShapedWindowMode. + */ +extern DECLSPEC int SDLCALL SDL_SetWindowShape(SDL_Window *window,SDL_Surface *shape,SDL_WindowShapeMode *shape_mode); + +/** + * \brief Get the shape parameters of a shaped window. + * + * \param window The shaped window whose parameters should be retrieved. + * \param shape_mode An empty shape-mode structure to fill, or NULL to check whether the window has a shape. + * + * \return 0 if the window has a shape and, provided shape_mode was not NULL, shape_mode has been filled with the mode + * data, SDL_NONSHAPEABLE_WINDOW if the SDL_Window given is not a shaped window, or SDL_WINDOW_LACKS_SHAPE if + * the SDL_Window* given is a shapeable window currently lacking a shape. + * + * \sa SDL_WindowShapeMode + * \sa SDL_SetWindowShape + */ +extern DECLSPEC int SDLCALL SDL_GetShapedWindowMode(SDL_Window *window,SDL_WindowShapeMode *shape_mode); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_shape_h */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_stdinc.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_stdinc.h new file mode 100644 index 0000000..887bcd2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_stdinc.h @@ -0,0 +1,527 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_stdinc.h + * + * This is a general header that includes C language support. + */ + +#ifndef _SDL_stdinc_h +#define _SDL_stdinc_h + +#include "SDL_config.h" + +#ifdef HAVE_SYS_TYPES_H +#include +#endif +#ifdef HAVE_STDIO_H +#include +#endif +#if defined(STDC_HEADERS) +# include +# include +# include +#else +# if defined(HAVE_STDLIB_H) +# include +# elif defined(HAVE_MALLOC_H) +# include +# endif +# if defined(HAVE_STDDEF_H) +# include +# endif +# if defined(HAVE_STDARG_H) +# include +# endif +#endif +#ifdef HAVE_STRING_H +# if !defined(STDC_HEADERS) && defined(HAVE_MEMORY_H) +# include +# endif +# include +#endif +#ifdef HAVE_STRINGS_H +# include +#endif +#if defined(HAVE_INTTYPES_H) +# include +#elif defined(HAVE_STDINT_H) +# include +#endif +#ifdef HAVE_CTYPE_H +# include +#endif +#ifdef HAVE_MATH_H +# if defined(__WINRT__) +/* Defining _USE_MATH_DEFINES is required to get M_PI to be defined on + WinRT. See http://msdn.microsoft.com/en-us/library/4hwaceh6.aspx + for more information. +*/ +# define _USE_MATH_DEFINES +# endif +# include +#endif +#ifdef HAVE_FLOAT_H +# include +#endif +#if defined(HAVE_ICONV) && defined(HAVE_ICONV_H) +# include +#endif + +/** + * The number of elements in an array. + */ +#define SDL_arraysize(array) (sizeof(array)/sizeof(array[0])) +#define SDL_TABLESIZE(table) SDL_arraysize(table) + +/** + * \name Cast operators + * + * Use proper C++ casts when compiled as C++ to be compatible with the option + * -Wold-style-cast of GCC (and -Werror=old-style-cast in GCC 4.2 and above). + */ +/* @{ */ +#ifdef __cplusplus +#define SDL_reinterpret_cast(type, expression) reinterpret_cast(expression) +#define SDL_static_cast(type, expression) static_cast(expression) +#define SDL_const_cast(type, expression) const_cast(expression) +#else +#define SDL_reinterpret_cast(type, expression) ((type)(expression)) +#define SDL_static_cast(type, expression) ((type)(expression)) +#define SDL_const_cast(type, expression) ((type)(expression)) +#endif +/* @} *//* Cast operators */ + +/* Define a four character code as a Uint32 */ +#define SDL_FOURCC(A, B, C, D) \ + ((SDL_static_cast(Uint32, SDL_static_cast(Uint8, (A))) << 0) | \ + (SDL_static_cast(Uint32, SDL_static_cast(Uint8, (B))) << 8) | \ + (SDL_static_cast(Uint32, SDL_static_cast(Uint8, (C))) << 16) | \ + (SDL_static_cast(Uint32, SDL_static_cast(Uint8, (D))) << 24)) + +/** + * \name Basic data types + */ +/* @{ */ + +typedef enum +{ + SDL_FALSE = 0, + SDL_TRUE = 1 +} SDL_bool; + +/** + * \brief A signed 8-bit integer type. + */ +typedef int8_t Sint8; +/** + * \brief An unsigned 8-bit integer type. + */ +typedef uint8_t Uint8; +/** + * \brief A signed 16-bit integer type. + */ +typedef int16_t Sint16; +/** + * \brief An unsigned 16-bit integer type. + */ +typedef uint16_t Uint16; +/** + * \brief A signed 32-bit integer type. + */ +typedef int32_t Sint32; +/** + * \brief An unsigned 32-bit integer type. + */ +typedef uint32_t Uint32; + +/** + * \brief A signed 64-bit integer type. + */ +typedef int64_t Sint64; +/** + * \brief An unsigned 64-bit integer type. + */ +typedef uint64_t Uint64; + +/* @} *//* Basic data types */ + +/* Make sure we have macros for printing 64 bit values. + * should define these but this is not true all platforms. + * (for example win32) */ +#ifndef SDL_PRIs64 +#ifdef PRIs64 +#define SDL_PRIs64 PRIs64 +#elif defined(__WIN32__) +#define SDL_PRIs64 "I64d" +#elif defined(__LINUX__) && defined(__LP64__) +#define SDL_PRIs64 "ld" +#else +#define SDL_PRIs64 "lld" +#endif +#endif +#ifndef SDL_PRIu64 +#ifdef PRIu64 +#define SDL_PRIu64 PRIu64 +#elif defined(__WIN32__) +#define SDL_PRIu64 "I64u" +#elif defined(__LINUX__) && defined(__LP64__) +#define SDL_PRIu64 "lu" +#else +#define SDL_PRIu64 "llu" +#endif +#endif +#ifndef SDL_PRIx64 +#ifdef PRIx64 +#define SDL_PRIx64 PRIx64 +#elif defined(__WIN32__) +#define SDL_PRIx64 "I64x" +#elif defined(__LINUX__) && defined(__LP64__) +#define SDL_PRIx64 "lx" +#else +#define SDL_PRIx64 "llx" +#endif +#endif +#ifndef SDL_PRIX64 +#ifdef PRIX64 +#define SDL_PRIX64 PRIX64 +#elif defined(__WIN32__) +#define SDL_PRIX64 "I64X" +#elif defined(__LINUX__) && defined(__LP64__) +#define SDL_PRIX64 "lX" +#else +#define SDL_PRIX64 "llX" +#endif +#endif + +/* Annotations to help code analysis tools */ +#ifdef SDL_DISABLE_ANALYZE_MACROS +#define SDL_IN_BYTECAP(x) +#define SDL_INOUT_Z_CAP(x) +#define SDL_OUT_Z_CAP(x) +#define SDL_OUT_CAP(x) +#define SDL_OUT_BYTECAP(x) +#define SDL_OUT_Z_BYTECAP(x) +#define SDL_PRINTF_FORMAT_STRING +#define SDL_SCANF_FORMAT_STRING +#define SDL_PRINTF_VARARG_FUNC( fmtargnumber ) +#define SDL_SCANF_VARARG_FUNC( fmtargnumber ) +#else +#if defined(_MSC_VER) && (_MSC_VER >= 1600) /* VS 2010 and above */ +#include + +#define SDL_IN_BYTECAP(x) _In_bytecount_(x) +#define SDL_INOUT_Z_CAP(x) _Inout_z_cap_(x) +#define SDL_OUT_Z_CAP(x) _Out_z_cap_(x) +#define SDL_OUT_CAP(x) _Out_cap_(x) +#define SDL_OUT_BYTECAP(x) _Out_bytecap_(x) +#define SDL_OUT_Z_BYTECAP(x) _Out_z_bytecap_(x) + +#define SDL_PRINTF_FORMAT_STRING _Printf_format_string_ +#define SDL_SCANF_FORMAT_STRING _Scanf_format_string_impl_ +#else +#define SDL_IN_BYTECAP(x) +#define SDL_INOUT_Z_CAP(x) +#define SDL_OUT_Z_CAP(x) +#define SDL_OUT_CAP(x) +#define SDL_OUT_BYTECAP(x) +#define SDL_OUT_Z_BYTECAP(x) +#define SDL_PRINTF_FORMAT_STRING +#define SDL_SCANF_FORMAT_STRING +#endif +#if defined(__GNUC__) +#define SDL_PRINTF_VARARG_FUNC( fmtargnumber ) __attribute__ (( format( __printf__, fmtargnumber, fmtargnumber+1 ))) +#define SDL_SCANF_VARARG_FUNC( fmtargnumber ) __attribute__ (( format( __scanf__, fmtargnumber, fmtargnumber+1 ))) +#else +#define SDL_PRINTF_VARARG_FUNC( fmtargnumber ) +#define SDL_SCANF_VARARG_FUNC( fmtargnumber ) +#endif +#endif /* SDL_DISABLE_ANALYZE_MACROS */ + +#define SDL_COMPILE_TIME_ASSERT(name, x) \ + typedef int SDL_dummy_ ## name[(x) * 2 - 1] +/** \cond */ +#ifndef DOXYGEN_SHOULD_IGNORE_THIS +SDL_COMPILE_TIME_ASSERT(uint8, sizeof(Uint8) == 1); +SDL_COMPILE_TIME_ASSERT(sint8, sizeof(Sint8) == 1); +SDL_COMPILE_TIME_ASSERT(uint16, sizeof(Uint16) == 2); +SDL_COMPILE_TIME_ASSERT(sint16, sizeof(Sint16) == 2); +SDL_COMPILE_TIME_ASSERT(uint32, sizeof(Uint32) == 4); +SDL_COMPILE_TIME_ASSERT(sint32, sizeof(Sint32) == 4); +SDL_COMPILE_TIME_ASSERT(uint64, sizeof(Uint64) == 8); +SDL_COMPILE_TIME_ASSERT(sint64, sizeof(Sint64) == 8); +#endif /* DOXYGEN_SHOULD_IGNORE_THIS */ +/** \endcond */ + +/* Check to make sure enums are the size of ints, for structure packing. + For both Watcom C/C++ and Borland C/C++ the compiler option that makes + enums having the size of an int must be enabled. + This is "-b" for Borland C/C++ and "-ei" for Watcom C/C++ (v11). +*/ + +/** \cond */ +#ifndef DOXYGEN_SHOULD_IGNORE_THIS +#if !defined(__ANDROID__) + /* TODO: include/SDL_stdinc.h:174: error: size of array 'SDL_dummy_enum' is negative */ +typedef enum +{ + DUMMY_ENUM_VALUE +} SDL_DUMMY_ENUM; + +SDL_COMPILE_TIME_ASSERT(enum, sizeof(SDL_DUMMY_ENUM) == sizeof(int)); +#endif +#endif /* DOXYGEN_SHOULD_IGNORE_THIS */ +/** \endcond */ + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +#if defined(HAVE_ALLOCA) && !defined(alloca) +# if defined(HAVE_ALLOCA_H) +# include +# elif defined(__GNUC__) +# define alloca __builtin_alloca +# elif defined(_MSC_VER) +# include +# define alloca _alloca +# elif defined(__WATCOMC__) +# include +# elif defined(__BORLANDC__) +# include +# elif defined(__DMC__) +# include +# elif defined(__AIX__) +#pragma alloca +# elif defined(__MRC__) +void *alloca(unsigned); +# else +char *alloca(); +# endif +#endif +#ifdef HAVE_ALLOCA +#define SDL_stack_alloc(type, count) (type*)alloca(sizeof(type)*(count)) +#define SDL_stack_free(data) +#else +#define SDL_stack_alloc(type, count) (type*)SDL_malloc(sizeof(type)*(count)) +#define SDL_stack_free(data) SDL_free(data) +#endif + +extern DECLSPEC void *SDLCALL SDL_malloc(size_t size); +extern DECLSPEC void *SDLCALL SDL_calloc(size_t nmemb, size_t size); +extern DECLSPEC void *SDLCALL SDL_realloc(void *mem, size_t size); +extern DECLSPEC void SDLCALL SDL_free(void *mem); + +extern DECLSPEC char *SDLCALL SDL_getenv(const char *name); +extern DECLSPEC int SDLCALL SDL_setenv(const char *name, const char *value, int overwrite); + +extern DECLSPEC void SDLCALL SDL_qsort(void *base, size_t nmemb, size_t size, int (*compare) (const void *, const void *)); + +extern DECLSPEC int SDLCALL SDL_abs(int x); + +/* !!! FIXME: these have side effects. You probably shouldn't use them. */ +/* !!! FIXME: Maybe we do forceinline functions of SDL_mini, SDL_minf, etc? */ +#define SDL_min(x, y) (((x) < (y)) ? (x) : (y)) +#define SDL_max(x, y) (((x) > (y)) ? (x) : (y)) + +extern DECLSPEC int SDLCALL SDL_isdigit(int x); +extern DECLSPEC int SDLCALL SDL_isspace(int x); +extern DECLSPEC int SDLCALL SDL_toupper(int x); +extern DECLSPEC int SDLCALL SDL_tolower(int x); + +extern DECLSPEC void *SDLCALL SDL_memset(SDL_OUT_BYTECAP(len) void *dst, int c, size_t len); + +#define SDL_zero(x) SDL_memset(&(x), 0, sizeof((x))) +#define SDL_zerop(x) SDL_memset((x), 0, sizeof(*(x))) + +/* Note that memset() is a byte assignment and this is a 32-bit assignment, so they're not directly equivalent. */ +SDL_FORCE_INLINE void SDL_memset4(void *dst, Uint32 val, size_t dwords) +{ +#if defined(__GNUC__) && defined(i386) + int u0, u1, u2; + __asm__ __volatile__ ( + "cld \n\t" + "rep ; stosl \n\t" + : "=&D" (u0), "=&a" (u1), "=&c" (u2) + : "0" (dst), "1" (val), "2" (SDL_static_cast(Uint32, dwords)) + : "memory" + ); +#else + size_t _n = (dwords + 3) / 4; + Uint32 *_p = SDL_static_cast(Uint32 *, dst); + Uint32 _val = (val); + if (dwords == 0) + return; + switch (dwords % 4) + { + case 0: do { *_p++ = _val; + case 3: *_p++ = _val; + case 2: *_p++ = _val; + case 1: *_p++ = _val; + } while ( --_n ); + } +#endif +} + + +extern DECLSPEC void *SDLCALL SDL_memcpy(SDL_OUT_BYTECAP(len) void *dst, SDL_IN_BYTECAP(len) const void *src, size_t len); + +extern DECLSPEC void *SDLCALL SDL_memmove(SDL_OUT_BYTECAP(len) void *dst, SDL_IN_BYTECAP(len) const void *src, size_t len); +extern DECLSPEC int SDLCALL SDL_memcmp(const void *s1, const void *s2, size_t len); + +extern DECLSPEC size_t SDLCALL SDL_wcslen(const wchar_t *wstr); +extern DECLSPEC size_t SDLCALL SDL_wcslcpy(SDL_OUT_Z_CAP(maxlen) wchar_t *dst, const wchar_t *src, size_t maxlen); +extern DECLSPEC size_t SDLCALL SDL_wcslcat(SDL_INOUT_Z_CAP(maxlen) wchar_t *dst, const wchar_t *src, size_t maxlen); + +extern DECLSPEC size_t SDLCALL SDL_strlen(const char *str); +extern DECLSPEC size_t SDLCALL SDL_strlcpy(SDL_OUT_Z_CAP(maxlen) char *dst, const char *src, size_t maxlen); +extern DECLSPEC size_t SDLCALL SDL_utf8strlcpy(SDL_OUT_Z_CAP(dst_bytes) char *dst, const char *src, size_t dst_bytes); +extern DECLSPEC size_t SDLCALL SDL_strlcat(SDL_INOUT_Z_CAP(maxlen) char *dst, const char *src, size_t maxlen); +extern DECLSPEC char *SDLCALL SDL_strdup(const char *str); +extern DECLSPEC char *SDLCALL SDL_strrev(char *str); +extern DECLSPEC char *SDLCALL SDL_strupr(char *str); +extern DECLSPEC char *SDLCALL SDL_strlwr(char *str); +extern DECLSPEC char *SDLCALL SDL_strchr(const char *str, int c); +extern DECLSPEC char *SDLCALL SDL_strrchr(const char *str, int c); +extern DECLSPEC char *SDLCALL SDL_strstr(const char *haystack, const char *needle); + +extern DECLSPEC char *SDLCALL SDL_itoa(int value, char *str, int radix); +extern DECLSPEC char *SDLCALL SDL_uitoa(unsigned int value, char *str, int radix); +extern DECLSPEC char *SDLCALL SDL_ltoa(long value, char *str, int radix); +extern DECLSPEC char *SDLCALL SDL_ultoa(unsigned long value, char *str, int radix); +extern DECLSPEC char *SDLCALL SDL_lltoa(Sint64 value, char *str, int radix); +extern DECLSPEC char *SDLCALL SDL_ulltoa(Uint64 value, char *str, int radix); + +extern DECLSPEC int SDLCALL SDL_atoi(const char *str); +extern DECLSPEC double SDLCALL SDL_atof(const char *str); +extern DECLSPEC long SDLCALL SDL_strtol(const char *str, char **endp, int base); +extern DECLSPEC unsigned long SDLCALL SDL_strtoul(const char *str, char **endp, int base); +extern DECLSPEC Sint64 SDLCALL SDL_strtoll(const char *str, char **endp, int base); +extern DECLSPEC Uint64 SDLCALL SDL_strtoull(const char *str, char **endp, int base); +extern DECLSPEC double SDLCALL SDL_strtod(const char *str, char **endp); + +extern DECLSPEC int SDLCALL SDL_strcmp(const char *str1, const char *str2); +extern DECLSPEC int SDLCALL SDL_strncmp(const char *str1, const char *str2, size_t maxlen); +extern DECLSPEC int SDLCALL SDL_strcasecmp(const char *str1, const char *str2); +extern DECLSPEC int SDLCALL SDL_strncasecmp(const char *str1, const char *str2, size_t len); + +extern DECLSPEC int SDLCALL SDL_sscanf(const char *text, SDL_SCANF_FORMAT_STRING const char *fmt, ...) SDL_SCANF_VARARG_FUNC(2); +extern DECLSPEC int SDLCALL SDL_vsscanf(const char *text, const char *fmt, va_list ap); +extern DECLSPEC int SDLCALL SDL_snprintf(SDL_OUT_Z_CAP(maxlen) char *text, size_t maxlen, SDL_PRINTF_FORMAT_STRING const char *fmt, ... ) SDL_PRINTF_VARARG_FUNC(3); +extern DECLSPEC int SDLCALL SDL_vsnprintf(SDL_OUT_Z_CAP(maxlen) char *text, size_t maxlen, const char *fmt, va_list ap); + +#ifndef HAVE_M_PI +#ifndef M_PI +#define M_PI 3.14159265358979323846264338327950288 /* pi */ +#endif +#endif + +extern DECLSPEC double SDLCALL SDL_acos(double x); +extern DECLSPEC double SDLCALL SDL_asin(double x); +extern DECLSPEC double SDLCALL SDL_atan(double x); +extern DECLSPEC double SDLCALL SDL_atan2(double x, double y); +extern DECLSPEC double SDLCALL SDL_ceil(double x); +extern DECLSPEC double SDLCALL SDL_copysign(double x, double y); +extern DECLSPEC double SDLCALL SDL_cos(double x); +extern DECLSPEC float SDLCALL SDL_cosf(float x); +extern DECLSPEC double SDLCALL SDL_fabs(double x); +extern DECLSPEC double SDLCALL SDL_floor(double x); +extern DECLSPEC double SDLCALL SDL_log(double x); +extern DECLSPEC double SDLCALL SDL_pow(double x, double y); +extern DECLSPEC double SDLCALL SDL_scalbn(double x, int n); +extern DECLSPEC double SDLCALL SDL_sin(double x); +extern DECLSPEC float SDLCALL SDL_sinf(float x); +extern DECLSPEC double SDLCALL SDL_sqrt(double x); +extern DECLSPEC float SDLCALL SDL_sqrtf(float x); +extern DECLSPEC double SDLCALL SDL_tan(double x); +extern DECLSPEC float SDLCALL SDL_tanf(float x); + +/* The SDL implementation of iconv() returns these error codes */ +#define SDL_ICONV_ERROR (size_t)-1 +#define SDL_ICONV_E2BIG (size_t)-2 +#define SDL_ICONV_EILSEQ (size_t)-3 +#define SDL_ICONV_EINVAL (size_t)-4 + +/* SDL_iconv_* are now always real symbols/types, not macros or inlined. */ +typedef struct _SDL_iconv_t *SDL_iconv_t; +extern DECLSPEC SDL_iconv_t SDLCALL SDL_iconv_open(const char *tocode, + const char *fromcode); +extern DECLSPEC int SDLCALL SDL_iconv_close(SDL_iconv_t cd); +extern DECLSPEC size_t SDLCALL SDL_iconv(SDL_iconv_t cd, const char **inbuf, + size_t * inbytesleft, char **outbuf, + size_t * outbytesleft); +/** + * This function converts a string between encodings in one pass, returning a + * string that must be freed with SDL_free() or NULL on error. + */ +extern DECLSPEC char *SDLCALL SDL_iconv_string(const char *tocode, + const char *fromcode, + const char *inbuf, + size_t inbytesleft); +#define SDL_iconv_utf8_locale(S) SDL_iconv_string("", "UTF-8", S, SDL_strlen(S)+1) +#define SDL_iconv_utf8_ucs2(S) (Uint16 *)SDL_iconv_string("UCS-2-INTERNAL", "UTF-8", S, SDL_strlen(S)+1) +#define SDL_iconv_utf8_ucs4(S) (Uint32 *)SDL_iconv_string("UCS-4-INTERNAL", "UTF-8", S, SDL_strlen(S)+1) + +/* force builds using Clang's static analysis tools to use literal C runtime + here, since there are possibly tests that are ineffective otherwise. */ +#if defined(__clang_analyzer__) && !defined(SDL_DISABLE_ANALYZE_MACROS) +#define SDL_malloc malloc +#define SDL_calloc calloc +#define SDL_realloc realloc +#define SDL_free free +#define SDL_memset memset +#define SDL_memcpy memcpy +#define SDL_memmove memmove +#define SDL_memcmp memcmp +#define SDL_strlen strlen +#define SDL_strlcpy strlcpy +#define SDL_strlcat strlcat +#define SDL_strdup strdup +#define SDL_strchr strchr +#define SDL_strrchr strrchr +#define SDL_strstr strstr +#define SDL_strcmp strcmp +#define SDL_strncmp strncmp +#define SDL_strcasecmp strcasecmp +#define SDL_strncasecmp strncasecmp +#define SDL_sscanf sscanf +#define SDL_vsscanf vsscanf +#define SDL_snprintf snprintf +#define SDL_vsnprintf vsnprintf +#endif + +SDL_FORCE_INLINE void *SDL_memcpy4(SDL_OUT_BYTECAP(dwords*4) void *dst, SDL_IN_BYTECAP(dwords*4) const void *src, size_t dwords) +{ + return SDL_memcpy(dst, src, dwords * 4); +} + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_stdinc_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_surface.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_surface.h new file mode 100644 index 0000000..e63ca89 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_surface.h @@ -0,0 +1,503 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_surface.h + * + * Header file for ::SDL_Surface definition and management functions. + */ + +#ifndef _SDL_surface_h +#define _SDL_surface_h + +#include "SDL_stdinc.h" +#include "SDL_pixels.h" +#include "SDL_rect.h" +#include "SDL_blendmode.h" +#include "SDL_rwops.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \name Surface flags + * + * These are the currently supported flags for the ::SDL_Surface. + * + * \internal + * Used internally (read-only). + */ +/* @{ */ +#define SDL_SWSURFACE 0 /**< Just here for compatibility */ +#define SDL_PREALLOC 0x00000001 /**< Surface uses preallocated memory */ +#define SDL_RLEACCEL 0x00000002 /**< Surface is RLE encoded */ +#define SDL_DONTFREE 0x00000004 /**< Surface is referenced internally */ +/* @} *//* Surface flags */ + +/** + * Evaluates to true if the surface needs to be locked before access. + */ +#define SDL_MUSTLOCK(S) (((S)->flags & SDL_RLEACCEL) != 0) + +/** + * \brief A collection of pixels used in software blitting. + * + * \note This structure should be treated as read-only, except for \c pixels, + * which, if not NULL, contains the raw pixel data for the surface. + */ +typedef struct SDL_Surface +{ + Uint32 flags; /**< Read-only */ + SDL_PixelFormat *format; /**< Read-only */ + int w, h; /**< Read-only */ + int pitch; /**< Read-only */ + void *pixels; /**< Read-write */ + + /** Application data associated with the surface */ + void *userdata; /**< Read-write */ + + /** information needed for surfaces requiring locks */ + int locked; /**< Read-only */ + void *lock_data; /**< Read-only */ + + /** clipping information */ + SDL_Rect clip_rect; /**< Read-only */ + + /** info for fast blit mapping to other surfaces */ + struct SDL_BlitMap *map; /**< Private */ + + /** Reference count -- used when freeing surface */ + int refcount; /**< Read-mostly */ +} SDL_Surface; + +/** + * \brief The type of function used for surface blitting functions. + */ +typedef int (*SDL_blit) (struct SDL_Surface * src, SDL_Rect * srcrect, + struct SDL_Surface * dst, SDL_Rect * dstrect); + +/** + * Allocate and free an RGB surface. + * + * If the depth is 4 or 8 bits, an empty palette is allocated for the surface. + * If the depth is greater than 8 bits, the pixel format is set using the + * flags '[RGB]mask'. + * + * If the function runs out of memory, it will return NULL. + * + * \param flags The \c flags are obsolete and should be set to 0. + * \param width The width in pixels of the surface to create. + * \param height The height in pixels of the surface to create. + * \param depth The depth in bits of the surface to create. + * \param Rmask The red mask of the surface to create. + * \param Gmask The green mask of the surface to create. + * \param Bmask The blue mask of the surface to create. + * \param Amask The alpha mask of the surface to create. + */ +extern DECLSPEC SDL_Surface *SDLCALL SDL_CreateRGBSurface + (Uint32 flags, int width, int height, int depth, + Uint32 Rmask, Uint32 Gmask, Uint32 Bmask, Uint32 Amask); +extern DECLSPEC SDL_Surface *SDLCALL SDL_CreateRGBSurfaceFrom(void *pixels, + int width, + int height, + int depth, + int pitch, + Uint32 Rmask, + Uint32 Gmask, + Uint32 Bmask, + Uint32 Amask); +extern DECLSPEC void SDLCALL SDL_FreeSurface(SDL_Surface * surface); + +/** + * \brief Set the palette used by a surface. + * + * \return 0, or -1 if the surface format doesn't use a palette. + * + * \note A single palette can be shared with many surfaces. + */ +extern DECLSPEC int SDLCALL SDL_SetSurfacePalette(SDL_Surface * surface, + SDL_Palette * palette); + +/** + * \brief Sets up a surface for directly accessing the pixels. + * + * Between calls to SDL_LockSurface() / SDL_UnlockSurface(), you can write + * to and read from \c surface->pixels, using the pixel format stored in + * \c surface->format. Once you are done accessing the surface, you should + * use SDL_UnlockSurface() to release it. + * + * Not all surfaces require locking. If SDL_MUSTLOCK(surface) evaluates + * to 0, then you can read and write to the surface at any time, and the + * pixel format of the surface will not change. + * + * No operating system or library calls should be made between lock/unlock + * pairs, as critical system locks may be held during this time. + * + * SDL_LockSurface() returns 0, or -1 if the surface couldn't be locked. + * + * \sa SDL_UnlockSurface() + */ +extern DECLSPEC int SDLCALL SDL_LockSurface(SDL_Surface * surface); +/** \sa SDL_LockSurface() */ +extern DECLSPEC void SDLCALL SDL_UnlockSurface(SDL_Surface * surface); + +/** + * Load a surface from a seekable SDL data stream (memory or file). + * + * If \c freesrc is non-zero, the stream will be closed after being read. + * + * The new surface should be freed with SDL_FreeSurface(). + * + * \return the new surface, or NULL if there was an error. + */ +extern DECLSPEC SDL_Surface *SDLCALL SDL_LoadBMP_RW(SDL_RWops * src, + int freesrc); + +/** + * Load a surface from a file. + * + * Convenience macro. + */ +#define SDL_LoadBMP(file) SDL_LoadBMP_RW(SDL_RWFromFile(file, "rb"), 1) + +/** + * Save a surface to a seekable SDL data stream (memory or file). + * + * If \c freedst is non-zero, the stream will be closed after being written. + * + * \return 0 if successful or -1 if there was an error. + */ +extern DECLSPEC int SDLCALL SDL_SaveBMP_RW + (SDL_Surface * surface, SDL_RWops * dst, int freedst); + +/** + * Save a surface to a file. + * + * Convenience macro. + */ +#define SDL_SaveBMP(surface, file) \ + SDL_SaveBMP_RW(surface, SDL_RWFromFile(file, "wb"), 1) + +/** + * \brief Sets the RLE acceleration hint for a surface. + * + * \return 0 on success, or -1 if the surface is not valid + * + * \note If RLE is enabled, colorkey and alpha blending blits are much faster, + * but the surface must be locked before directly accessing the pixels. + */ +extern DECLSPEC int SDLCALL SDL_SetSurfaceRLE(SDL_Surface * surface, + int flag); + +/** + * \brief Sets the color key (transparent pixel) in a blittable surface. + * + * \param surface The surface to update + * \param flag Non-zero to enable colorkey and 0 to disable colorkey + * \param key The transparent pixel in the native surface format + * + * \return 0 on success, or -1 if the surface is not valid + * + * You can pass SDL_RLEACCEL to enable RLE accelerated blits. + */ +extern DECLSPEC int SDLCALL SDL_SetColorKey(SDL_Surface * surface, + int flag, Uint32 key); + +/** + * \brief Gets the color key (transparent pixel) in a blittable surface. + * + * \param surface The surface to update + * \param key A pointer filled in with the transparent pixel in the native + * surface format + * + * \return 0 on success, or -1 if the surface is not valid or colorkey is not + * enabled. + */ +extern DECLSPEC int SDLCALL SDL_GetColorKey(SDL_Surface * surface, + Uint32 * key); + +/** + * \brief Set an additional color value used in blit operations. + * + * \param surface The surface to update. + * \param r The red color value multiplied into blit operations. + * \param g The green color value multiplied into blit operations. + * \param b The blue color value multiplied into blit operations. + * + * \return 0 on success, or -1 if the surface is not valid. + * + * \sa SDL_GetSurfaceColorMod() + */ +extern DECLSPEC int SDLCALL SDL_SetSurfaceColorMod(SDL_Surface * surface, + Uint8 r, Uint8 g, Uint8 b); + + +/** + * \brief Get the additional color value used in blit operations. + * + * \param surface The surface to query. + * \param r A pointer filled in with the current red color value. + * \param g A pointer filled in with the current green color value. + * \param b A pointer filled in with the current blue color value. + * + * \return 0 on success, or -1 if the surface is not valid. + * + * \sa SDL_SetSurfaceColorMod() + */ +extern DECLSPEC int SDLCALL SDL_GetSurfaceColorMod(SDL_Surface * surface, + Uint8 * r, Uint8 * g, + Uint8 * b); + +/** + * \brief Set an additional alpha value used in blit operations. + * + * \param surface The surface to update. + * \param alpha The alpha value multiplied into blit operations. + * + * \return 0 on success, or -1 if the surface is not valid. + * + * \sa SDL_GetSurfaceAlphaMod() + */ +extern DECLSPEC int SDLCALL SDL_SetSurfaceAlphaMod(SDL_Surface * surface, + Uint8 alpha); + +/** + * \brief Get the additional alpha value used in blit operations. + * + * \param surface The surface to query. + * \param alpha A pointer filled in with the current alpha value. + * + * \return 0 on success, or -1 if the surface is not valid. + * + * \sa SDL_SetSurfaceAlphaMod() + */ +extern DECLSPEC int SDLCALL SDL_GetSurfaceAlphaMod(SDL_Surface * surface, + Uint8 * alpha); + +/** + * \brief Set the blend mode used for blit operations. + * + * \param surface The surface to update. + * \param blendMode ::SDL_BlendMode to use for blit blending. + * + * \return 0 on success, or -1 if the parameters are not valid. + * + * \sa SDL_GetSurfaceBlendMode() + */ +extern DECLSPEC int SDLCALL SDL_SetSurfaceBlendMode(SDL_Surface * surface, + SDL_BlendMode blendMode); + +/** + * \brief Get the blend mode used for blit operations. + * + * \param surface The surface to query. + * \param blendMode A pointer filled in with the current blend mode. + * + * \return 0 on success, or -1 if the surface is not valid. + * + * \sa SDL_SetSurfaceBlendMode() + */ +extern DECLSPEC int SDLCALL SDL_GetSurfaceBlendMode(SDL_Surface * surface, + SDL_BlendMode *blendMode); + +/** + * Sets the clipping rectangle for the destination surface in a blit. + * + * If the clip rectangle is NULL, clipping will be disabled. + * + * If the clip rectangle doesn't intersect the surface, the function will + * return SDL_FALSE and blits will be completely clipped. Otherwise the + * function returns SDL_TRUE and blits to the surface will be clipped to + * the intersection of the surface area and the clipping rectangle. + * + * Note that blits are automatically clipped to the edges of the source + * and destination surfaces. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_SetClipRect(SDL_Surface * surface, + const SDL_Rect * rect); + +/** + * Gets the clipping rectangle for the destination surface in a blit. + * + * \c rect must be a pointer to a valid rectangle which will be filled + * with the correct values. + */ +extern DECLSPEC void SDLCALL SDL_GetClipRect(SDL_Surface * surface, + SDL_Rect * rect); + +/** + * Creates a new surface of the specified format, and then copies and maps + * the given surface to it so the blit of the converted surface will be as + * fast as possible. If this function fails, it returns NULL. + * + * The \c flags parameter is passed to SDL_CreateRGBSurface() and has those + * semantics. You can also pass ::SDL_RLEACCEL in the flags parameter and + * SDL will try to RLE accelerate colorkey and alpha blits in the resulting + * surface. + */ +extern DECLSPEC SDL_Surface *SDLCALL SDL_ConvertSurface + (SDL_Surface * src, const SDL_PixelFormat * fmt, Uint32 flags); +extern DECLSPEC SDL_Surface *SDLCALL SDL_ConvertSurfaceFormat + (SDL_Surface * src, Uint32 pixel_format, Uint32 flags); + +/** + * \brief Copy a block of pixels of one format to another format + * + * \return 0 on success, or -1 if there was an error + */ +extern DECLSPEC int SDLCALL SDL_ConvertPixels(int width, int height, + Uint32 src_format, + const void * src, int src_pitch, + Uint32 dst_format, + void * dst, int dst_pitch); + +/** + * Performs a fast fill of the given rectangle with \c color. + * + * If \c rect is NULL, the whole surface will be filled with \c color. + * + * The color should be a pixel of the format used by the surface, and + * can be generated by the SDL_MapRGB() function. + * + * \return 0 on success, or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_FillRect + (SDL_Surface * dst, const SDL_Rect * rect, Uint32 color); +extern DECLSPEC int SDLCALL SDL_FillRects + (SDL_Surface * dst, const SDL_Rect * rects, int count, Uint32 color); + +/** + * Performs a fast blit from the source surface to the destination surface. + * + * This assumes that the source and destination rectangles are + * the same size. If either \c srcrect or \c dstrect are NULL, the entire + * surface (\c src or \c dst) is copied. The final blit rectangles are saved + * in \c srcrect and \c dstrect after all clipping is performed. + * + * \return If the blit is successful, it returns 0, otherwise it returns -1. + * + * The blit function should not be called on a locked surface. + * + * The blit semantics for surfaces with and without blending and colorkey + * are defined as follows: + * \verbatim + RGBA->RGB: + Source surface blend mode set to SDL_BLENDMODE_BLEND: + alpha-blend (using the source alpha-channel and per-surface alpha) + SDL_SRCCOLORKEY ignored. + Source surface blend mode set to SDL_BLENDMODE_NONE: + copy RGB. + if SDL_SRCCOLORKEY set, only copy the pixels matching the + RGB values of the source color key, ignoring alpha in the + comparison. + + RGB->RGBA: + Source surface blend mode set to SDL_BLENDMODE_BLEND: + alpha-blend (using the source per-surface alpha) + Source surface blend mode set to SDL_BLENDMODE_NONE: + copy RGB, set destination alpha to source per-surface alpha value. + both: + if SDL_SRCCOLORKEY set, only copy the pixels matching the + source color key. + + RGBA->RGBA: + Source surface blend mode set to SDL_BLENDMODE_BLEND: + alpha-blend (using the source alpha-channel and per-surface alpha) + SDL_SRCCOLORKEY ignored. + Source surface blend mode set to SDL_BLENDMODE_NONE: + copy all of RGBA to the destination. + if SDL_SRCCOLORKEY set, only copy the pixels matching the + RGB values of the source color key, ignoring alpha in the + comparison. + + RGB->RGB: + Source surface blend mode set to SDL_BLENDMODE_BLEND: + alpha-blend (using the source per-surface alpha) + Source surface blend mode set to SDL_BLENDMODE_NONE: + copy RGB. + both: + if SDL_SRCCOLORKEY set, only copy the pixels matching the + source color key. + \endverbatim + * + * You should call SDL_BlitSurface() unless you know exactly how SDL + * blitting works internally and how to use the other blit functions. + */ +#define SDL_BlitSurface SDL_UpperBlit + +/** + * This is the public blit function, SDL_BlitSurface(), and it performs + * rectangle validation and clipping before passing it to SDL_LowerBlit() + */ +extern DECLSPEC int SDLCALL SDL_UpperBlit + (SDL_Surface * src, const SDL_Rect * srcrect, + SDL_Surface * dst, SDL_Rect * dstrect); + +/** + * This is a semi-private blit function and it performs low-level surface + * blitting only. + */ +extern DECLSPEC int SDLCALL SDL_LowerBlit + (SDL_Surface * src, SDL_Rect * srcrect, + SDL_Surface * dst, SDL_Rect * dstrect); + +/** + * \brief Perform a fast, low quality, stretch blit between two surfaces of the + * same pixel format. + * + * \note This function uses a static buffer, and is not thread-safe. + */ +extern DECLSPEC int SDLCALL SDL_SoftStretch(SDL_Surface * src, + const SDL_Rect * srcrect, + SDL_Surface * dst, + const SDL_Rect * dstrect); + +#define SDL_BlitScaled SDL_UpperBlitScaled + +/** + * This is the public scaled blit function, SDL_BlitScaled(), and it performs + * rectangle validation and clipping before passing it to SDL_LowerBlitScaled() + */ +extern DECLSPEC int SDLCALL SDL_UpperBlitScaled + (SDL_Surface * src, const SDL_Rect * srcrect, + SDL_Surface * dst, SDL_Rect * dstrect); + +/** + * This is a semi-private blit function and it performs low-level surface + * scaled blitting only. + */ +extern DECLSPEC int SDLCALL SDL_LowerBlitScaled + (SDL_Surface * src, SDL_Rect * srcrect, + SDL_Surface * dst, SDL_Rect * dstrect); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_surface_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_system.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_system.h new file mode 100644 index 0000000..5da9adb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_system.h @@ -0,0 +1,216 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_system.h + * + * Include file for platform specific SDL API functions + */ + +#ifndef _SDL_system_h +#define _SDL_system_h + +#include "SDL_stdinc.h" +#include "SDL_keyboard.h" +#include "SDL_render.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + + +/* Platform specific functions for Windows */ +#ifdef __WIN32__ + +/** + \brief Set a function that is called for every windows message, before TranslateMessage() +*/ +typedef void (SDLCALL * SDL_WindowsMessageHook)(void *userdata, void *hWnd, unsigned int message, Uint64 wParam, Sint64 lParam); +extern DECLSPEC void SDLCALL SDL_SetWindowsMessageHook(SDL_WindowsMessageHook callback, void *userdata); + +/** + \brief Returns the D3D9 adapter index that matches the specified display index. + + This adapter index can be passed to IDirect3D9::CreateDevice and controls + on which monitor a full screen application will appear. +*/ +extern DECLSPEC int SDLCALL SDL_Direct3D9GetAdapterIndex( int displayIndex ); + +typedef struct IDirect3DDevice9 IDirect3DDevice9; +/** + \brief Returns the D3D device associated with a renderer, or NULL if it's not a D3D renderer. + + Once you are done using the device, you should release it to avoid a resource leak. + */ +extern DECLSPEC IDirect3DDevice9* SDLCALL SDL_RenderGetD3D9Device(SDL_Renderer * renderer); + +/** + \brief Returns the DXGI Adapter and Output indices for the specified display index. + + These can be passed to EnumAdapters and EnumOutputs respectively to get the objects + required to create a DX10 or DX11 device and swap chain. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_DXGIGetOutputInfo( int displayIndex, int *adapterIndex, int *outputIndex ); + +#endif /* __WIN32__ */ + + +/* Platform specific functions for iOS */ +#if defined(__IPHONEOS__) && __IPHONEOS__ + +#define SDL_iOSSetAnimationCallback(window, interval, callback, callbackParam) SDL_iPhoneSetAnimationCallback(window, interval, callback, callbackParam) +extern DECLSPEC int SDLCALL SDL_iPhoneSetAnimationCallback(SDL_Window * window, int interval, void (*callback)(void*), void *callbackParam); + +#define SDL_iOSSetEventPump(enabled) SDL_iPhoneSetEventPump(enabled) +extern DECLSPEC void SDLCALL SDL_iPhoneSetEventPump(SDL_bool enabled); + +#endif /* __IPHONEOS__ */ + + +/* Platform specific functions for Android */ +#if defined(__ANDROID__) && __ANDROID__ + +/** + \brief Get the JNI environment for the current thread + + This returns JNIEnv*, but the prototype is void* so we don't need jni.h + */ +extern DECLSPEC void * SDLCALL SDL_AndroidGetJNIEnv(); + +/** + \brief Get the SDL Activity object for the application + + This returns jobject, but the prototype is void* so we don't need jni.h + The jobject returned by SDL_AndroidGetActivity is a local reference. + It is the caller's responsibility to properly release it + (using env->Push/PopLocalFrame or manually with env->DeleteLocalRef) + */ +extern DECLSPEC void * SDLCALL SDL_AndroidGetActivity(); + +/** + See the official Android developer guide for more information: + http://developer.android.com/guide/topics/data/data-storage.html +*/ +#define SDL_ANDROID_EXTERNAL_STORAGE_READ 0x01 +#define SDL_ANDROID_EXTERNAL_STORAGE_WRITE 0x02 + +/** + \brief Get the path used for internal storage for this application. + + This path is unique to your application and cannot be written to + by other applications. + */ +extern DECLSPEC const char * SDLCALL SDL_AndroidGetInternalStoragePath(); + +/** + \brief Get the current state of external storage, a bitmask of these values: + SDL_ANDROID_EXTERNAL_STORAGE_READ + SDL_ANDROID_EXTERNAL_STORAGE_WRITE + + If external storage is currently unavailable, this will return 0. +*/ +extern DECLSPEC int SDLCALL SDL_AndroidGetExternalStorageState(); + +/** + \brief Get the path used for external storage for this application. + + This path is unique to your application, but is public and can be + written to by other applications. + */ +extern DECLSPEC const char * SDLCALL SDL_AndroidGetExternalStoragePath(); + +#endif /* __ANDROID__ */ + +/* Platform specific functions for WinRT */ +#if defined(__WINRT__) && __WINRT__ + +/** + * \brief WinRT / Windows Phone path types + */ +typedef enum +{ + /** \brief The installed app's root directory. + Files here are likely to be read-only. */ + SDL_WINRT_PATH_INSTALLED_LOCATION, + + /** \brief The app's local data store. Files may be written here */ + SDL_WINRT_PATH_LOCAL_FOLDER, + + /** \brief The app's roaming data store. Unsupported on Windows Phone. + Files written here may be copied to other machines via a network + connection. + */ + SDL_WINRT_PATH_ROAMING_FOLDER, + + /** \brief The app's temporary data store. Unsupported on Windows Phone. + Files written here may be deleted at any time. */ + SDL_WINRT_PATH_TEMP_FOLDER +} SDL_WinRT_Path; + + +/** + * \brief Retrieves a WinRT defined path on the local file system + * + * \note Documentation on most app-specific path types on WinRT + * can be found on MSDN, at the URL: + * http://msdn.microsoft.com/en-us/library/windows/apps/hh464917.aspx + * + * \param pathType The type of path to retrieve. + * \return A UCS-2 string (16-bit, wide-char) containing the path, or NULL + * if the path is not available for any reason. Not all paths are + * available on all versions of Windows. This is especially true on + * Windows Phone. Check the documentation for the given + * SDL_WinRT_Path for more information on which path types are + * supported where. + */ +extern DECLSPEC const wchar_t * SDLCALL SDL_WinRTGetFSPathUNICODE(SDL_WinRT_Path pathType); + +/** + * \brief Retrieves a WinRT defined path on the local file system + * + * \note Documentation on most app-specific path types on WinRT + * can be found on MSDN, at the URL: + * http://msdn.microsoft.com/en-us/library/windows/apps/hh464917.aspx + * + * \param pathType The type of path to retrieve. + * \return A UTF-8 string (8-bit, multi-byte) containing the path, or NULL + * if the path is not available for any reason. Not all paths are + * available on all versions of Windows. This is especially true on + * Windows Phone. Check the documentation for the given + * SDL_WinRT_Path for more information on which path types are + * supported where. + */ +extern DECLSPEC const char * SDLCALL SDL_WinRTGetFSPathUTF8(SDL_WinRT_Path pathType); + +#endif /* __WINRT__ */ + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_system_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_syswm.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_syswm.h new file mode 100644 index 0000000..1056e52 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_syswm.h @@ -0,0 +1,301 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_syswm.h + * + * Include file for SDL custom system window manager hooks. + */ + +#ifndef _SDL_syswm_h +#define _SDL_syswm_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_video.h" +#include "SDL_version.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \file SDL_syswm.h + * + * Your application has access to a special type of event ::SDL_SYSWMEVENT, + * which contains window-manager specific information and arrives whenever + * an unhandled window event occurs. This event is ignored by default, but + * you can enable it with SDL_EventState(). + */ +#ifdef SDL_PROTOTYPES_ONLY +struct SDL_SysWMinfo; +#else + +#if defined(SDL_VIDEO_DRIVER_WINDOWS) +#ifndef WIN32_LEAN_AND_MEAN +#define WIN32_LEAN_AND_MEAN +#endif +#include +#endif + +#if defined(SDL_VIDEO_DRIVER_WINRT) +#include +#endif + +/* This is the structure for custom window manager events */ +#if defined(SDL_VIDEO_DRIVER_X11) +#if defined(__APPLE__) && defined(__MACH__) +/* conflicts with Quickdraw.h */ +#define Cursor X11Cursor +#endif + +#include +#include + +#if defined(__APPLE__) && defined(__MACH__) +/* matches the re-define above */ +#undef Cursor +#endif + +#endif /* defined(SDL_VIDEO_DRIVER_X11) */ + +#if defined(SDL_VIDEO_DRIVER_DIRECTFB) +#include +#endif + +#if defined(SDL_VIDEO_DRIVER_COCOA) +#ifdef __OBJC__ +@class NSWindow; +#else +typedef struct _NSWindow NSWindow; +#endif +#endif + +#if defined(SDL_VIDEO_DRIVER_UIKIT) +#ifdef __OBJC__ +#include +#else +typedef struct _UIWindow UIWindow; +typedef struct _UIViewController UIViewController; +#endif +typedef Uint32 GLuint; +#endif + +#if defined(SDL_VIDEO_DRIVER_ANDROID) +typedef struct ANativeWindow ANativeWindow; +typedef void *EGLSurface; +#endif + +/** + * These are the various supported windowing subsystems + */ +typedef enum +{ + SDL_SYSWM_UNKNOWN, + SDL_SYSWM_WINDOWS, + SDL_SYSWM_X11, + SDL_SYSWM_DIRECTFB, + SDL_SYSWM_COCOA, + SDL_SYSWM_UIKIT, + SDL_SYSWM_WAYLAND, + SDL_SYSWM_MIR, + SDL_SYSWM_WINRT, + SDL_SYSWM_ANDROID +} SDL_SYSWM_TYPE; + +/** + * The custom event structure. + */ +struct SDL_SysWMmsg +{ + SDL_version version; + SDL_SYSWM_TYPE subsystem; + union + { +#if defined(SDL_VIDEO_DRIVER_WINDOWS) + struct { + HWND hwnd; /**< The window for the message */ + UINT msg; /**< The type of message */ + WPARAM wParam; /**< WORD message parameter */ + LPARAM lParam; /**< LONG message parameter */ + } win; +#endif +#if defined(SDL_VIDEO_DRIVER_X11) + struct { + XEvent event; + } x11; +#endif +#if defined(SDL_VIDEO_DRIVER_DIRECTFB) + struct { + DFBEvent event; + } dfb; +#endif +#if defined(SDL_VIDEO_DRIVER_COCOA) + struct + { + /* Latest version of Xcode clang complains about empty structs in C v. C++: + error: empty struct has size 0 in C, size 1 in C++ + */ + int dummy; + /* No Cocoa window events yet */ + } cocoa; +#endif +#if defined(SDL_VIDEO_DRIVER_UIKIT) + struct + { + int dummy; + /* No UIKit window events yet */ + } uikit; +#endif + /* Can't have an empty union */ + int dummy; + } msg; +}; + +/** + * The custom window manager information structure. + * + * When this structure is returned, it holds information about which + * low level system it is using, and will be one of SDL_SYSWM_TYPE. + */ +struct SDL_SysWMinfo +{ + SDL_version version; + SDL_SYSWM_TYPE subsystem; + union + { +#if defined(SDL_VIDEO_DRIVER_WINDOWS) + struct + { + HWND window; /**< The window handle */ + HDC hdc; /**< The window device context */ + } win; +#endif +#if defined(SDL_VIDEO_DRIVER_WINRT) + struct + { + IInspectable * window; /**< The WinRT CoreWindow */ + } winrt; +#endif +#if defined(SDL_VIDEO_DRIVER_X11) + struct + { + Display *display; /**< The X11 display */ + Window window; /**< The X11 window */ + } x11; +#endif +#if defined(SDL_VIDEO_DRIVER_DIRECTFB) + struct + { + IDirectFB *dfb; /**< The directfb main interface */ + IDirectFBWindow *window; /**< The directfb window handle */ + IDirectFBSurface *surface; /**< The directfb client surface */ + } dfb; +#endif +#if defined(SDL_VIDEO_DRIVER_COCOA) + struct + { +#if defined(__OBJC__) && defined(__has_feature) && __has_feature(objc_arc) + NSWindow __unsafe_unretained *window; /* The Cocoa window */ +#else + NSWindow *window; /* The Cocoa window */ +#endif + } cocoa; +#endif +#if defined(SDL_VIDEO_DRIVER_UIKIT) + struct + { +#if defined(__OBJC__) && defined(__has_feature) && __has_feature(objc_arc) + UIWindow __unsafe_unretained *window; /* The UIKit window */ +#else + UIWindow *window; /* The UIKit window */ +#endif + GLuint framebuffer; /* The GL view's Framebuffer Object. It must be bound when rendering to the screen using GL. */ + GLuint colorbuffer; /* The GL view's color Renderbuffer Object. It must be bound when SDL_GL_SwapWindow is called. */ + GLuint resolveFramebuffer; /* The Framebuffer Object which holds the resolve color Renderbuffer, when MSAA is used. */ + } uikit; +#endif +#if defined(SDL_VIDEO_DRIVER_WAYLAND) + struct + { + struct wl_display *display; /**< Wayland display */ + struct wl_surface *surface; /**< Wayland surface */ + struct wl_shell_surface *shell_surface; /**< Wayland shell_surface (window manager handle) */ + } wl; +#endif +#if defined(SDL_VIDEO_DRIVER_MIR) + struct + { + struct MirConnection *connection; /**< Mir display server connection */ + struct MirSurface *surface; /**< Mir surface */ + } mir; +#endif + +#if defined(SDL_VIDEO_DRIVER_ANDROID) + struct + { + ANativeWindow *window; + EGLSurface surface; + } android; +#endif + + /* Can't have an empty union */ + int dummy; + } info; +}; + +#endif /* SDL_PROTOTYPES_ONLY */ + +typedef struct SDL_SysWMinfo SDL_SysWMinfo; + +/* Function prototypes */ +/** + * \brief This function allows access to driver-dependent window information. + * + * \param window The window about which information is being requested + * \param info This structure must be initialized with the SDL version, and is + * then filled in with information about the given window. + * + * \return SDL_TRUE if the function is implemented and the version member of + * the \c info struct is valid, SDL_FALSE otherwise. + * + * You typically use this function like this: + * \code + * SDL_SysWMinfo info; + * SDL_VERSION(&info.version); + * if ( SDL_GetWindowWMInfo(window, &info) ) { ... } + * \endcode + */ +extern DECLSPEC SDL_bool SDLCALL SDL_GetWindowWMInfo(SDL_Window * window, + SDL_SysWMinfo * info); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_syswm_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test.h new file mode 100644 index 0000000..217847b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test.h @@ -0,0 +1,68 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +#ifndef _SDL_test_h +#define _SDL_test_h + +#include "SDL.h" +#include "SDL_test_common.h" +#include "SDL_test_font.h" +#include "SDL_test_random.h" +#include "SDL_test_fuzzer.h" +#include "SDL_test_crc32.h" +#include "SDL_test_md5.h" +#include "SDL_test_log.h" +#include "SDL_test_assert.h" +#include "SDL_test_harness.h" +#include "SDL_test_images.h" +#include "SDL_test_compare.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* Global definitions */ + +/* + * Note: Maximum size of SDLTest log message is less than SDL's limit + * to ensure we can fit additional information such as the timestamp. + */ +#define SDLTEST_MAX_LOGMESSAGE_LENGTH 3584 + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_assert.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_assert.h new file mode 100644 index 0000000..29277e1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_assert.h @@ -0,0 +1,105 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_assert.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + * + * Assert API for test code and test cases + * + */ + +#ifndef _SDL_test_assert_h +#define _SDL_test_assert_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Fails the assert. + */ +#define ASSERT_FAIL 0 + +/** + * \brief Passes the assert. + */ +#define ASSERT_PASS 1 + +/** + * \brief Assert that logs and break execution flow on failures. + * + * \param assertCondition Evaluated condition or variable to assert; fail (==0) or pass (!=0). + * \param assertDescription Message to log with the assert describing it. + */ +void SDLTest_Assert(int assertCondition, SDL_PRINTF_FORMAT_STRING const char *assertDescription, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Assert for test cases that logs but does not break execution flow on failures. Updates assertion counters. + * + * \param assertCondition Evaluated condition or variable to assert; fail (==0) or pass (!=0). + * \param assertDescription Message to log with the assert describing it. + * + * \returns Returns the assertCondition so it can be used to externally to break execution flow if desired. + */ +int SDLTest_AssertCheck(int assertCondition, SDL_PRINTF_FORMAT_STRING const char *assertDescription, ...) SDL_PRINTF_VARARG_FUNC(2); + +/** + * \brief Explicitly pass without checking an assertion condition. Updates assertion counter. + * + * \param assertDescription Message to log with the assert describing it. + */ +void SDLTest_AssertPass(SDL_PRINTF_FORMAT_STRING const char *assertDescription, ...) SDL_PRINTF_VARARG_FUNC(1); + +/** + * \brief Resets the assert summary counters to zero. + */ +void SDLTest_ResetAssertSummary(); + +/** + * \brief Logs summary of all assertions (total, pass, fail) since last reset as INFO or ERROR. + */ +void SDLTest_LogAssertSummary(); + + +/** + * \brief Converts the current assert summary state to a test result. + * + * \returns TEST_RESULT_PASSED, TEST_RESULT_FAILED, or TEST_RESULT_NO_ASSERT + */ +int SDLTest_AssertSummaryToTestResult(); + +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_assert_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_common.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_common.h new file mode 100644 index 0000000..0ebf31c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_common.h @@ -0,0 +1,188 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_common.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* Ported from original test\common.h file. */ + +#ifndef _SDL_test_common_h +#define _SDL_test_common_h + +#include "SDL.h" + +#if defined(__PSP__) +#define DEFAULT_WINDOW_WIDTH 480 +#define DEFAULT_WINDOW_HEIGHT 272 +#else +#define DEFAULT_WINDOW_WIDTH 640 +#define DEFAULT_WINDOW_HEIGHT 480 +#endif + +#define VERBOSE_VIDEO 0x00000001 +#define VERBOSE_MODES 0x00000002 +#define VERBOSE_RENDER 0x00000004 +#define VERBOSE_EVENT 0x00000008 +#define VERBOSE_AUDIO 0x00000010 + +typedef struct +{ + /* SDL init flags */ + char **argv; + Uint32 flags; + Uint32 verbose; + + /* Video info */ + const char *videodriver; + int display; + const char *window_title; + const char *window_icon; + Uint32 window_flags; + int window_x; + int window_y; + int window_w; + int window_h; + int window_minW; + int window_minH; + int window_maxW; + int window_maxH; + int logical_w; + int logical_h; + float scale; + int depth; + int refresh_rate; + int num_windows; + SDL_Window **windows; + + /* Renderer info */ + const char *renderdriver; + Uint32 render_flags; + SDL_bool skip_renderer; + SDL_Renderer **renderers; + SDL_Texture **targets; + + /* Audio info */ + const char *audiodriver; + SDL_AudioSpec audiospec; + + /* GL settings */ + int gl_red_size; + int gl_green_size; + int gl_blue_size; + int gl_alpha_size; + int gl_buffer_size; + int gl_depth_size; + int gl_stencil_size; + int gl_double_buffer; + int gl_accum_red_size; + int gl_accum_green_size; + int gl_accum_blue_size; + int gl_accum_alpha_size; + int gl_stereo; + int gl_multisamplebuffers; + int gl_multisamplesamples; + int gl_retained_backing; + int gl_accelerated; + int gl_major_version; + int gl_minor_version; + int gl_debug; + int gl_profile_mask; +} SDLTest_CommonState; + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* Function prototypes */ + +/** + * \brief Parse command line parameters and create common state. + * + * \param argv Array of command line parameters + * \param flags Flags indicating which subsystem to initialize (i.e. SDL_INIT_VIDEO | SDL_INIT_AUDIO) + * + * \returns Returns a newly allocated common state object. + */ +SDLTest_CommonState *SDLTest_CommonCreateState(char **argv, Uint32 flags); + +/** + * \brief Process one common argument. + * + * \param state The common state describing the test window to create. + * \param index The index of the argument to process in argv[]. + * + * \returns The number of arguments processed (i.e. 1 for --fullscreen, 2 for --video [videodriver], or -1 on error. + */ +int SDLTest_CommonArg(SDLTest_CommonState * state, int index); + +/** + * \brief Returns common usage information + * + * \param state The common state describing the test window to create. + * + * \returns String with usage information + */ +const char *SDLTest_CommonUsage(SDLTest_CommonState * state); + +/** + * \brief Open test window. + * + * \param state The common state describing the test window to create. + * + * \returns True if initialization succeeded, false otherwise + */ +SDL_bool SDLTest_CommonInit(SDLTest_CommonState * state); + +/** + * \brief Common event handler for test windows. + * + * \param state The common state used to create test window. + * \param event The event to handle. + * \param done Flag indicating we are done. + * + */ +void SDLTest_CommonEvent(SDLTest_CommonState * state, SDL_Event * event, int *done); + +/** + * \brief Close test window. + * + * \param state The common state used to create test window. + * + */ +void SDLTest_CommonQuit(SDLTest_CommonState * state); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_common_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_compare.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_compare.h new file mode 100644 index 0000000..772cf9f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_compare.h @@ -0,0 +1,69 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_compare.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + + Defines comparison functions (i.e. for surfaces). + +*/ + +#ifndef _SDL_test_compare_h +#define _SDL_test_compare_h + +#include "SDL.h" + +#include "SDL_test_images.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Compares a surface and with reference image data for equality + * + * \param surface Surface used in comparison + * \param referenceSurface Test Surface used in comparison + * \param allowable_error Allowable difference (=sum of squared difference for each RGB component) in blending accuracy. + * + * \returns 0 if comparison succeeded, >0 (=number of pixels for which the comparison failed) if comparison failed, -1 if any of the surfaces were NULL, -2 if the surface sizes differ. + */ +int SDLTest_CompareSurfaces(SDL_Surface *surface, SDL_Surface *referenceSurface, int allowable_error); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_compare_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_crc32.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_crc32.h new file mode 100644 index 0000000..572a3d9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_crc32.h @@ -0,0 +1,124 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_crc32.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + + Implements CRC32 calculations (default output is Perl String::CRC32 compatible). + +*/ + +#ifndef _SDL_test_crc32_h +#define _SDL_test_crc32_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + + +/* ------------ Definitions --------- */ + +/* Definition shared by all CRC routines */ + +#ifndef CrcUint32 + #define CrcUint32 unsigned int +#endif +#ifndef CrcUint8 + #define CrcUint8 unsigned char +#endif + +#ifdef ORIGINAL_METHOD + #define CRC32_POLY 0x04c11db7 /* AUTODIN II, Ethernet, & FDDI */ +#else + #define CRC32_POLY 0xEDB88320 /* Perl String::CRC32 compatible */ +#endif + +/** + * Data structure for CRC32 (checksum) computation + */ + typedef struct { + CrcUint32 crc32_table[256]; /* CRC table */ + } SDLTest_Crc32Context; + +/* ---------- Function Prototypes ------------- */ + +/** + * \brief Initialize the CRC context + * + * Note: The function initializes the crc table required for all crc calculations. + * + * \param crcContext pointer to context variable + * + * \returns 0 for OK, -1 on error + * + */ + int SDLTest_Crc32Init(SDLTest_Crc32Context * crcContext); + + +/** + * \brief calculate a crc32 from a data block + * + * \param crcContext pointer to context variable + * \param inBuf input buffer to checksum + * \param inLen length of input buffer + * \param crc32 pointer to Uint32 to store the final CRC into + * + * \returns 0 for OK, -1 on error + * + */ +int SDLTest_crc32Calc(SDLTest_Crc32Context * crcContext, CrcUint8 *inBuf, CrcUint32 inLen, CrcUint32 *crc32); + +/* Same routine broken down into three steps */ +int SDLTest_Crc32CalcStart(SDLTest_Crc32Context * crcContext, CrcUint32 *crc32); +int SDLTest_Crc32CalcEnd(SDLTest_Crc32Context * crcContext, CrcUint32 *crc32); +int SDLTest_Crc32CalcBuffer(SDLTest_Crc32Context * crcContext, CrcUint8 *inBuf, CrcUint32 inLen, CrcUint32 *crc32); + + +/** + * \brief clean up CRC context + * + * \param crcContext pointer to context variable + * + * \returns 0 for OK, -1 on error + * +*/ + +int SDLTest_Crc32Done(SDLTest_Crc32Context * crcContext); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_crc32_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_font.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_font.h new file mode 100644 index 0000000..3378ea8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_font.h @@ -0,0 +1,76 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_font.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +#ifndef _SDL_test_font_h +#define _SDL_test_font_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* Function prototypes */ + +#define FONT_CHARACTER_SIZE 8 + +/** + * \brief Draw a string in the currently set font. + * + * \param renderer The renderer to draw on. + * \param x The X coordinate of the upper left corner of the character. + * \param y The Y coordinate of the upper left corner of the character. + * \param c The character to draw. + * + * \returns Returns 0 on success, -1 on failure. + */ +int SDLTest_DrawCharacter( SDL_Renderer *renderer, int x, int y, char c ); + +/** + * \brief Draw a string in the currently set font. + * + * \param renderer The renderer to draw on. + * \param x The X coordinate of the upper left corner of the string. + * \param y The Y coordinate of the upper left corner of the string. + * \param s The string to draw. + * + * \returns Returns 0 on success, -1 on failure. + */ +int SDLTest_DrawString( SDL_Renderer * renderer, int x, int y, const char *s ); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_font_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_fuzzer.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_fuzzer.h new file mode 100644 index 0000000..9603652 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_fuzzer.h @@ -0,0 +1,384 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_fuzzer.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + + Data generators for fuzzing test data in a reproducible way. + +*/ + +#ifndef _SDL_test_fuzzer_h +#define _SDL_test_fuzzer_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + + +/* + Based on GSOC code by Markus Kauppila +*/ + + +/** + * \file + * Note: The fuzzer implementation uses a static instance of random context + * internally which makes it thread-UNsafe. + */ + +/** + * Initializes the fuzzer for a test + * + * \param execKey Execution "Key" that initializes the random number generator uniquely for the test. + * + */ +void SDLTest_FuzzerInit(Uint64 execKey); + + +/** + * Returns a random Uint8 + * + * \returns Generated integer + */ +Uint8 SDLTest_RandomUint8(); + +/** + * Returns a random Sint8 + * + * \returns Generated signed integer + */ +Sint8 SDLTest_RandomSint8(); + + +/** + * Returns a random Uint16 + * + * \returns Generated integer + */ +Uint16 SDLTest_RandomUint16(); + +/** + * Returns a random Sint16 + * + * \returns Generated signed integer + */ +Sint16 SDLTest_RandomSint16(); + + +/** + * Returns a random integer + * + * \returns Generated integer + */ +Sint32 SDLTest_RandomSint32(); + + +/** + * Returns a random positive integer + * + * \returns Generated integer + */ +Uint32 SDLTest_RandomUint32(); + +/** + * Returns random Uint64. + * + * \returns Generated integer + */ +Uint64 SDLTest_RandomUint64(); + + +/** + * Returns random Sint64. + * + * \returns Generated signed integer + */ +Sint64 SDLTest_RandomSint64(); + +/** + * \returns random float in range [0.0 - 1.0[ + */ +float SDLTest_RandomUnitFloat(); + +/** + * \returns random double in range [0.0 - 1.0[ + */ +double SDLTest_RandomUnitDouble(); + +/** + * \returns random float. + * + */ +float SDLTest_RandomFloat(); + +/** + * \returns random double. + * + */ +double SDLTest_RandomDouble(); + +/** + * Returns a random boundary value for Uint8 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomUint8BoundaryValue(10, 20, SDL_TRUE) returns 10, 11, 19 or 20 + * RandomUint8BoundaryValue(1, 20, SDL_FALSE) returns 0 or 21 + * RandomUint8BoundaryValue(0, 99, SDL_FALSE) returns 100 + * RandomUint8BoundaryValue(0, 255, SDL_FALSE) returns 0 (error set) + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or 0 with error set + */ +Uint8 SDLTest_RandomUint8BoundaryValue(Uint8 boundary1, Uint8 boundary2, SDL_bool validDomain); + +/** + * Returns a random boundary value for Uint16 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomUint16BoundaryValue(10, 20, SDL_TRUE) returns 10, 11, 19 or 20 + * RandomUint16BoundaryValue(1, 20, SDL_FALSE) returns 0 or 21 + * RandomUint16BoundaryValue(0, 99, SDL_FALSE) returns 100 + * RandomUint16BoundaryValue(0, 0xFFFF, SDL_FALSE) returns 0 (error set) + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or 0 with error set + */ +Uint16 SDLTest_RandomUint16BoundaryValue(Uint16 boundary1, Uint16 boundary2, SDL_bool validDomain); + +/** + * Returns a random boundary value for Uint32 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomUint32BoundaryValue(10, 20, SDL_TRUE) returns 10, 11, 19 or 20 + * RandomUint32BoundaryValue(1, 20, SDL_FALSE) returns 0 or 21 + * RandomUint32BoundaryValue(0, 99, SDL_FALSE) returns 100 + * RandomUint32BoundaryValue(0, 0xFFFFFFFF, SDL_FALSE) returns 0 (with error set) + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or 0 with error set + */ +Uint32 SDLTest_RandomUint32BoundaryValue(Uint32 boundary1, Uint32 boundary2, SDL_bool validDomain); + +/** + * Returns a random boundary value for Uint64 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomUint64BoundaryValue(10, 20, SDL_TRUE) returns 10, 11, 19 or 20 + * RandomUint64BoundaryValue(1, 20, SDL_FALSE) returns 0 or 21 + * RandomUint64BoundaryValue(0, 99, SDL_FALSE) returns 100 + * RandomUint64BoundaryValue(0, 0xFFFFFFFFFFFFFFFF, SDL_FALSE) returns 0 (with error set) + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or 0 with error set + */ +Uint64 SDLTest_RandomUint64BoundaryValue(Uint64 boundary1, Uint64 boundary2, SDL_bool validDomain); + +/** + * Returns a random boundary value for Sint8 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomSint8BoundaryValue(-10, 20, SDL_TRUE) returns -11, -10, 19 or 20 + * RandomSint8BoundaryValue(-100, -10, SDL_FALSE) returns -101 or -9 + * RandomSint8BoundaryValue(SINT8_MIN, 99, SDL_FALSE) returns 100 + * RandomSint8BoundaryValue(SINT8_MIN, SINT8_MAX, SDL_FALSE) returns SINT8_MIN (== error value) with error set + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or SINT8_MIN with error set + */ +Sint8 SDLTest_RandomSint8BoundaryValue(Sint8 boundary1, Sint8 boundary2, SDL_bool validDomain); + + +/** + * Returns a random boundary value for Sint16 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomSint16BoundaryValue(-10, 20, SDL_TRUE) returns -11, -10, 19 or 20 + * RandomSint16BoundaryValue(-100, -10, SDL_FALSE) returns -101 or -9 + * RandomSint16BoundaryValue(SINT16_MIN, 99, SDL_FALSE) returns 100 + * RandomSint16BoundaryValue(SINT16_MIN, SINT16_MAX, SDL_FALSE) returns SINT16_MIN (== error value) with error set + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or SINT16_MIN with error set + */ +Sint16 SDLTest_RandomSint16BoundaryValue(Sint16 boundary1, Sint16 boundary2, SDL_bool validDomain); + +/** + * Returns a random boundary value for Sint32 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomSint32BoundaryValue(-10, 20, SDL_TRUE) returns -11, -10, 19 or 20 + * RandomSint32BoundaryValue(-100, -10, SDL_FALSE) returns -101 or -9 + * RandomSint32BoundaryValue(SINT32_MIN, 99, SDL_FALSE) returns 100 + * RandomSint32BoundaryValue(SINT32_MIN, SINT32_MAX, SDL_FALSE) returns SINT32_MIN (== error value) + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or SINT32_MIN with error set + */ +Sint32 SDLTest_RandomSint32BoundaryValue(Sint32 boundary1, Sint32 boundary2, SDL_bool validDomain); + +/** + * Returns a random boundary value for Sint64 within the given boundaries. + * Boundaries are inclusive, see the usage examples below. If validDomain + * is true, the function will only return valid boundaries, otherwise non-valid + * boundaries are also possible. + * If boundary1 > boundary2, the values are swapped + * + * Usage examples: + * RandomSint64BoundaryValue(-10, 20, SDL_TRUE) returns -11, -10, 19 or 20 + * RandomSint64BoundaryValue(-100, -10, SDL_FALSE) returns -101 or -9 + * RandomSint64BoundaryValue(SINT64_MIN, 99, SDL_FALSE) returns 100 + * RandomSint64BoundaryValue(SINT64_MIN, SINT64_MAX, SDL_FALSE) returns SINT64_MIN (== error value) and error set + * + * \param boundary1 Lower boundary limit + * \param boundary2 Upper boundary limit + * \param validDomain Should the generated boundary be valid (=within the bounds) or not? + * + * \returns Random boundary value for the given range and domain or SINT64_MIN with error set + */ +Sint64 SDLTest_RandomSint64BoundaryValue(Sint64 boundary1, Sint64 boundary2, SDL_bool validDomain); + + +/** + * Returns integer in range [min, max] (inclusive). + * Min and max values can be negative values. + * If Max in smaller than min, then the values are swapped. + * Min and max are the same value, that value will be returned. + * + * \param min Minimum inclusive value of returned random number + * \param max Maximum inclusive value of returned random number + * + * \returns Generated random integer in range + */ +Sint32 SDLTest_RandomIntegerInRange(Sint32 min, Sint32 max); + + +/** + * Generates random null-terminated string. The minimum length for + * the string is 1 character, maximum length for the string is 255 + * characters and it can contain ASCII characters from 32 to 126. + * + * Note: Returned string needs to be deallocated. + * + * \returns Newly allocated random string; or NULL if length was invalid or string could not be allocated. + */ +char * SDLTest_RandomAsciiString(); + + +/** + * Generates random null-terminated string. The maximum length for + * the string is defined by the maxLength parameter. + * String can contain ASCII characters from 32 to 126. + * + * Note: Returned string needs to be deallocated. + * + * \param maxLength The maximum length of the generated string. + * + * \returns Newly allocated random string; or NULL if maxLength was invalid or string could not be allocated. + */ +char * SDLTest_RandomAsciiStringWithMaximumLength(int maxLength); + + +/** + * Generates random null-terminated string. The length for + * the string is defined by the size parameter. + * String can contain ASCII characters from 32 to 126. + * + * Note: Returned string needs to be deallocated. + * + * \param size The length of the generated string + * + * \returns Newly allocated random string; or NULL if size was invalid or string could not be allocated. + */ +char * SDLTest_RandomAsciiStringOfSize(int size); + +/** + * Returns the invocation count for the fuzzer since last ...FuzzerInit. + */ +int SDLTest_GetFuzzerInvocationCount(); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_fuzzer_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_harness.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_harness.h new file mode 100644 index 0000000..74c0950 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_harness.h @@ -0,0 +1,123 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_harness.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + Defines types for test case definitions and the test execution harness API. + + Based on original GSOC code by Markus Kauppila +*/ + +#ifndef _SDL_test_harness_h +#define _SDL_test_harness_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + + +/* ! Definitions for test case structures */ +#define TEST_ENABLED 1 +#define TEST_DISABLED 0 + +/* ! Definition of all the possible test return values of the test case method */ +#define TEST_ABORTED -1 +#define TEST_STARTED 0 +#define TEST_COMPLETED 1 +#define TEST_SKIPPED 2 + +/* ! Definition of all the possible test results for the harness */ +#define TEST_RESULT_PASSED 0 +#define TEST_RESULT_FAILED 1 +#define TEST_RESULT_NO_ASSERT 2 +#define TEST_RESULT_SKIPPED 3 +#define TEST_RESULT_SETUP_FAILURE 4 + +/* !< Function pointer to a test case setup function (run before every test) */ +typedef void (*SDLTest_TestCaseSetUpFp)(void *arg); + +/* !< Function pointer to a test case function */ +typedef int (*SDLTest_TestCaseFp)(void *arg); + +/* !< Function pointer to a test case teardown function (run after every test) */ +typedef void (*SDLTest_TestCaseTearDownFp)(void *arg); + +/** + * Holds information about a single test case. + */ +typedef struct SDLTest_TestCaseReference { + /* !< Func2Stress */ + SDLTest_TestCaseFp testCase; + /* !< Short name (or function name) "Func2Stress" */ + char *name; + /* !< Long name or full description "This test pushes func2() to the limit." */ + char *description; + /* !< Set to TEST_ENABLED or TEST_DISABLED (test won't be run) */ + int enabled; +} SDLTest_TestCaseReference; + +/** + * Holds information about a test suite (multiple test cases). + */ +typedef struct SDLTest_TestSuiteReference { + /* !< "PlatformSuite" */ + char *name; + /* !< The function that is run before each test. NULL skips. */ + SDLTest_TestCaseSetUpFp testSetUp; + /* !< The test cases that are run as part of the suite. Last item should be NULL. */ + const SDLTest_TestCaseReference **testCases; + /* !< The function that is run after each test. NULL skips. */ + SDLTest_TestCaseTearDownFp testTearDown; +} SDLTest_TestSuiteReference; + + +/** + * \brief Execute a test suite using the given run seed and execution key. + * + * \param testSuites Suites containing the test case. + * \param userRunSeed Custom run seed provided by user, or NULL to autogenerate one. + * \param userExecKey Custom execution key provided by user, or 0 to autogenerate one. + * \param filter Filter specification. NULL disables. Case sensitive. + * \param testIterations Number of iterations to run each test case. + * + * \returns Test run result; 0 when all tests passed, 1 if any tests failed. + */ +int SDLTest_RunSuites(SDLTest_TestSuiteReference *testSuites[], const char *userRunSeed, Uint64 userExecKey, const char *filter, int testIterations); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_harness_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_images.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_images.h new file mode 100644 index 0000000..8c64b4f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_images.h @@ -0,0 +1,78 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_images.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + + Defines some images for tests. + +*/ + +#ifndef _SDL_test_images_h +#define _SDL_test_images_h + +#include "SDL.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + *Type for test images. + */ +typedef struct SDLTest_SurfaceImage_s { + int width; + int height; + unsigned int bytes_per_pixel; /* 3:RGB, 4:RGBA */ + const char *pixel_data; +} SDLTest_SurfaceImage_t; + +/* Test images */ +SDL_Surface *SDLTest_ImageBlit(); +SDL_Surface *SDLTest_ImageBlitColor(); +SDL_Surface *SDLTest_ImageBlitAlpha(); +SDL_Surface *SDLTest_ImageBlitBlendAdd(); +SDL_Surface *SDLTest_ImageBlitBlend(); +SDL_Surface *SDLTest_ImageBlitBlendMod(); +SDL_Surface *SDLTest_ImageBlitBlendNone(); +SDL_Surface *SDLTest_ImageBlitBlendAll(); +SDL_Surface *SDLTest_ImageFace(); +SDL_Surface *SDLTest_ImagePrimitives(); +SDL_Surface *SDLTest_ImagePrimitivesBlend(); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_images_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_log.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_log.h new file mode 100644 index 0000000..73a5c01 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_log.h @@ -0,0 +1,67 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_log.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + * + * Wrapper to log in the TEST category + * + */ + +#ifndef _SDL_test_log_h +#define _SDL_test_log_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Prints given message with a timestamp in the TEST category and INFO priority. + * + * \param fmt Message to be logged + */ +void SDLTest_Log(SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(1); + +/** + * \brief Prints given message with a timestamp in the TEST category and the ERROR priority. + * + * \param fmt Message to be logged + */ +void SDLTest_LogError(SDL_PRINTF_FORMAT_STRING const char *fmt, ...) SDL_PRINTF_VARARG_FUNC(1); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_log_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_md5.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_md5.h new file mode 100644 index 0000000..f2d9a7d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_md5.h @@ -0,0 +1,129 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_md5.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + *********************************************************************** + ** Header file for implementation of MD5 ** + ** RSA Data Security, Inc. MD5 Message-Digest Algorithm ** + ** Created: 2/17/90 RLR ** + ** Revised: 12/27/90 SRD,AJ,BSK,JT Reference C version ** + ** Revised (for MD5): RLR 4/27/91 ** + ** -- G modified to have y&~z instead of y&z ** + ** -- FF, GG, HH modified to add in last register done ** + ** -- Access pattern: round 2 works mod 5, round 3 works mod 3 ** + ** -- distinct additive constant for each step ** + ** -- round 4 added, working mod 7 ** + *********************************************************************** +*/ + +/* + *********************************************************************** + ** Message-digest routines: ** + ** To form the message digest for a message M ** + ** (1) Initialize a context buffer mdContext using MD5Init ** + ** (2) Call MD5Update on mdContext and M ** + ** (3) Call MD5Final on mdContext ** + ** The message digest is now in mdContext->digest[0...15] ** + *********************************************************************** +*/ + +#ifndef _SDL_test_md5_h +#define _SDL_test_md5_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* ------------ Definitions --------- */ + +/* typedef a 32-bit type */ + typedef unsigned long int MD5UINT4; + +/* Data structure for MD5 (Message-Digest) computation */ + typedef struct { + MD5UINT4 i[2]; /* number of _bits_ handled mod 2^64 */ + MD5UINT4 buf[4]; /* scratch buffer */ + unsigned char in[64]; /* input buffer */ + unsigned char digest[16]; /* actual digest after Md5Final call */ + } SDLTest_Md5Context; + +/* ---------- Function Prototypes ------------- */ + +/** + * \brief initialize the context + * + * \param mdContext pointer to context variable + * + * Note: The function initializes the message-digest context + * mdContext. Call before each new use of the context - + * all fields are set to zero. + */ + void SDLTest_Md5Init(SDLTest_Md5Context * mdContext); + + +/** + * \brief update digest from variable length data + * + * \param mdContext pointer to context variable + * \param inBuf pointer to data array/string + * \param inLen length of data array/string + * + * Note: The function updates the message-digest context to account + * for the presence of each of the characters inBuf[0..inLen-1] + * in the message whose digest is being computed. +*/ + + void SDLTest_Md5Update(SDLTest_Md5Context * mdContext, unsigned char *inBuf, + unsigned int inLen); + + +/** + * \brief complete digest computation + * + * \param mdContext pointer to context variable + * + * Note: The function terminates the message-digest computation and + * ends with the desired message digest in mdContext.digest[0..15]. + * Always call before using the digest[] variable. +*/ + + void SDLTest_Md5Final(SDLTest_Md5Context * mdContext); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_md5_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_random.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_random.h new file mode 100644 index 0000000..91c3652 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_test_random.h @@ -0,0 +1,115 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_test_random.h + * + * Include file for SDL test framework. + * + * This code is a part of the SDL2_test library, not the main SDL library. + */ + +/* + + A "32-bit Multiply with carry random number generator. Very fast. + Includes a list of recommended multipliers. + + multiply-with-carry generator: x(n) = a*x(n-1) + carry mod 2^32. + period: (a*2^31)-1 + +*/ + +#ifndef _SDL_test_random_h +#define _SDL_test_random_h + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* --- Definitions */ + +/* + * Macros that return a random number in a specific format. + */ +#define SDLTest_RandomInt(c) ((int)SDLTest_Random(c)) + +/* + * Context structure for the random number generator state. + */ + typedef struct { + unsigned int a; + unsigned int x; + unsigned int c; + unsigned int ah; + unsigned int al; + } SDLTest_RandomContext; + + +/* --- Function prototypes */ + +/** + * \brief Initialize random number generator with two integers. + * + * Note: The random sequence of numbers returned by ...Random() is the + * same for the same two integers and has a period of 2^31. + * + * \param rndContext pointer to context structure + * \param xi integer that defines the random sequence + * \param ci integer that defines the random sequence + * + */ + void SDLTest_RandomInit(SDLTest_RandomContext * rndContext, unsigned int xi, + unsigned int ci); + +/** + * \brief Initialize random number generator based on current system time. + * + * \param rndContext pointer to context structure + * + */ + void SDLTest_RandomInitTime(SDLTest_RandomContext *rndContext); + + +/** + * \brief Initialize random number generator based on current system time. + * + * Note: ...RandomInit() or ...RandomInitTime() must have been called + * before using this function. + * + * \param rndContext pointer to context structure + * + * \returns A random number (32bit unsigned integer) + * + */ + unsigned int SDLTest_Random(SDLTest_RandomContext *rndContext); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_test_random_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_thread.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_thread.h new file mode 100644 index 0000000..377e6c7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_thread.h @@ -0,0 +1,287 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_thread_h +#define _SDL_thread_h + +/** + * \file SDL_thread.h + * + * Header for the SDL thread management routines. + */ + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +/* Thread synchronization primitives */ +#include "SDL_atomic.h" +#include "SDL_mutex.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/* The SDL thread structure, defined in SDL_thread.c */ +struct SDL_Thread; +typedef struct SDL_Thread SDL_Thread; + +/* The SDL thread ID */ +typedef unsigned long SDL_threadID; + +/* Thread local storage ID, 0 is the invalid ID */ +typedef unsigned int SDL_TLSID; + +/** + * The SDL thread priority. + * + * \note On many systems you require special privileges to set high priority. + */ +typedef enum { + SDL_THREAD_PRIORITY_LOW, + SDL_THREAD_PRIORITY_NORMAL, + SDL_THREAD_PRIORITY_HIGH +} SDL_ThreadPriority; + +/** + * The function passed to SDL_CreateThread(). + * It is passed a void* user context parameter and returns an int. + */ +typedef int (SDLCALL * SDL_ThreadFunction) (void *data); + +#if defined(__WIN32__) && !defined(HAVE_LIBC) +/** + * \file SDL_thread.h + * + * We compile SDL into a DLL. This means, that it's the DLL which + * creates a new thread for the calling process with the SDL_CreateThread() + * API. There is a problem with this, that only the RTL of the SDL.DLL will + * be initialized for those threads, and not the RTL of the calling + * application! + * + * To solve this, we make a little hack here. + * + * We'll always use the caller's _beginthread() and _endthread() APIs to + * start a new thread. This way, if it's the SDL.DLL which uses this API, + * then the RTL of SDL.DLL will be used to create the new thread, and if it's + * the application, then the RTL of the application will be used. + * + * So, in short: + * Always use the _beginthread() and _endthread() of the calling runtime + * library! + */ +#define SDL_PASSED_BEGINTHREAD_ENDTHREAD +#include /* This has _beginthread() and _endthread() defined! */ + +typedef uintptr_t(__cdecl * pfnSDL_CurrentBeginThread) (void *, unsigned, + unsigned (__stdcall * + func) (void + *), + void *arg, unsigned, + unsigned *threadID); +typedef void (__cdecl * pfnSDL_CurrentEndThread) (unsigned code); + +/** + * Create a thread. + */ +extern DECLSPEC SDL_Thread *SDLCALL +SDL_CreateThread(SDL_ThreadFunction fn, const char *name, void *data, + pfnSDL_CurrentBeginThread pfnBeginThread, + pfnSDL_CurrentEndThread pfnEndThread); + +/** + * Create a thread. + */ +#if defined(SDL_CreateThread) && SDL_DYNAMIC_API +#undef SDL_CreateThread +#define SDL_CreateThread(fn, name, data) SDL_CreateThread_REAL(fn, name, data, (pfnSDL_CurrentBeginThread)_beginthreadex, (pfnSDL_CurrentEndThread)_endthreadex) +#else +#define SDL_CreateThread(fn, name, data) SDL_CreateThread(fn, name, data, (pfnSDL_CurrentBeginThread)_beginthreadex, (pfnSDL_CurrentEndThread)_endthreadex) +#endif + +#else + +/** + * Create a thread. + * + * Thread naming is a little complicated: Most systems have very small + * limits for the string length (Haiku has 32 bytes, Linux currently has 16, + * Visual C++ 6.0 has nine!), and possibly other arbitrary rules. You'll + * have to see what happens with your system's debugger. The name should be + * UTF-8 (but using the naming limits of C identifiers is a better bet). + * There are no requirements for thread naming conventions, so long as the + * string is null-terminated UTF-8, but these guidelines are helpful in + * choosing a name: + * + * http://stackoverflow.com/questions/149932/naming-conventions-for-threads + * + * If a system imposes requirements, SDL will try to munge the string for + * it (truncate, etc), but the original string contents will be available + * from SDL_GetThreadName(). + */ +extern DECLSPEC SDL_Thread *SDLCALL +SDL_CreateThread(SDL_ThreadFunction fn, const char *name, void *data); + +#endif + +/** + * Get the thread name, as it was specified in SDL_CreateThread(). + * This function returns a pointer to a UTF-8 string that names the + * specified thread, or NULL if it doesn't have a name. This is internal + * memory, not to be free()'d by the caller, and remains valid until the + * specified thread is cleaned up by SDL_WaitThread(). + */ +extern DECLSPEC const char *SDLCALL SDL_GetThreadName(SDL_Thread *thread); + +/** + * Get the thread identifier for the current thread. + */ +extern DECLSPEC SDL_threadID SDLCALL SDL_ThreadID(void); + +/** + * Get the thread identifier for the specified thread. + * + * Equivalent to SDL_ThreadID() if the specified thread is NULL. + */ +extern DECLSPEC SDL_threadID SDLCALL SDL_GetThreadID(SDL_Thread * thread); + +/** + * Set the priority for the current thread + */ +extern DECLSPEC int SDLCALL SDL_SetThreadPriority(SDL_ThreadPriority priority); + +/** + * Wait for a thread to finish. Threads that haven't been detached will + * remain (as a "zombie") until this function cleans them up. Not doing so + * is a resource leak. + * + * Once a thread has been cleaned up through this function, the SDL_Thread + * that references it becomes invalid and should not be referenced again. + * As such, only one thread may call SDL_WaitThread() on another. + * + * The return code for the thread function is placed in the area + * pointed to by \c status, if \c status is not NULL. + * + * You may not wait on a thread that has been used in a call to + * SDL_DetachThread(). Use either that function or this one, but not + * both, or behavior is undefined. + * + * It is safe to pass NULL to this function; it is a no-op. + */ +extern DECLSPEC void SDLCALL SDL_WaitThread(SDL_Thread * thread, int *status); + +/** + * A thread may be "detached" to signify that it should not remain until + * another thread has called SDL_WaitThread() on it. Detaching a thread + * is useful for long-running threads that nothing needs to synchronize + * with or further manage. When a detached thread is done, it simply + * goes away. + * + * There is no way to recover the return code of a detached thread. If you + * need this, don't detach the thread and instead use SDL_WaitThread(). + * + * Once a thread is detached, you should usually assume the SDL_Thread isn't + * safe to reference again, as it will become invalid immediately upon + * the detached thread's exit, instead of remaining until someone has called + * SDL_WaitThread() to finally clean it up. As such, don't detach the same + * thread more than once. + * + * If a thread has already exited when passed to SDL_DetachThread(), it will + * stop waiting for a call to SDL_WaitThread() and clean up immediately. + * It is not safe to detach a thread that might be used with SDL_WaitThread(). + * + * You may not call SDL_WaitThread() on a thread that has been detached. + * Use either that function or this one, but not both, or behavior is + * undefined. + * + * It is safe to pass NULL to this function; it is a no-op. + */ +extern DECLSPEC void SDLCALL SDL_DetachThread(SDL_Thread * thread); + +/** + * \brief Create an identifier that is globally visible to all threads but refers to data that is thread-specific. + * + * \return The newly created thread local storage identifier, or 0 on error + * + * \code + * static SDL_SpinLock tls_lock; + * static SDL_TLSID thread_local_storage; + * + * void SetMyThreadData(void *value) + * { + * if (!thread_local_storage) { + * SDL_AtomicLock(&tls_lock); + * if (!thread_local_storage) { + * thread_local_storage = SDL_TLSCreate(); + * } + * SDL_AtomicUnlock(&tls_lock); + * } + * SDL_TLSSet(thread_local_storage, value, 0); + * } + * + * void *GetMyThreadData(void) + * { + * return SDL_TLSGet(thread_local_storage); + * } + * \endcode + * + * \sa SDL_TLSGet() + * \sa SDL_TLSSet() + */ +extern DECLSPEC SDL_TLSID SDLCALL SDL_TLSCreate(void); + +/** + * \brief Get the value associated with a thread local storage ID for the current thread. + * + * \param id The thread local storage ID + * + * \return The value associated with the ID for the current thread, or NULL if no value has been set. + * + * \sa SDL_TLSCreate() + * \sa SDL_TLSSet() + */ +extern DECLSPEC void * SDLCALL SDL_TLSGet(SDL_TLSID id); + +/** + * \brief Set the value associated with a thread local storage ID for the current thread. + * + * \param id The thread local storage ID + * \param value The value to associate with the ID for the current thread + * \param destructor A function called when the thread exits, to free the value. + * + * \return 0 on success, -1 on error + * + * \sa SDL_TLSCreate() + * \sa SDL_TLSGet() + */ +extern DECLSPEC int SDLCALL SDL_TLSSet(SDL_TLSID id, const void *value, void (*destructor)(void*)); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_thread_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_timer.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_timer.h new file mode 100644 index 0000000..e0d3785 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_timer.h @@ -0,0 +1,115 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +#ifndef _SDL_timer_h +#define _SDL_timer_h + +/** + * \file SDL_timer.h + * + * Header for the SDL time management routines. + */ + +#include "SDL_stdinc.h" +#include "SDL_error.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Get the number of milliseconds since the SDL library initialization. + * + * \note This value wraps if the program runs for more than ~49 days. + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetTicks(void); + +/** + * \brief Compare SDL ticks values, and return true if A has passed B + * + * e.g. if you want to wait 100 ms, you could do this: + * Uint32 timeout = SDL_GetTicks() + 100; + * while (!SDL_TICKS_PASSED(SDL_GetTicks(), timeout)) { + * ... do work until timeout has elapsed + * } + */ +#define SDL_TICKS_PASSED(A, B) ((Sint32)((B) - (A)) <= 0) + +/** + * \brief Get the current value of the high resolution counter + */ +extern DECLSPEC Uint64 SDLCALL SDL_GetPerformanceCounter(void); + +/** + * \brief Get the count per second of the high resolution counter + */ +extern DECLSPEC Uint64 SDLCALL SDL_GetPerformanceFrequency(void); + +/** + * \brief Wait a specified number of milliseconds before returning. + */ +extern DECLSPEC void SDLCALL SDL_Delay(Uint32 ms); + +/** + * Function prototype for the timer callback function. + * + * The callback function is passed the current timer interval and returns + * the next timer interval. If the returned value is the same as the one + * passed in, the periodic alarm continues, otherwise a new alarm is + * scheduled. If the callback returns 0, the periodic alarm is cancelled. + */ +typedef Uint32 (SDLCALL * SDL_TimerCallback) (Uint32 interval, void *param); + +/** + * Definition of the timer ID type. + */ +typedef int SDL_TimerID; + +/** + * \brief Add a new timer to the pool of timers already running. + * + * \return A timer ID, or 0 when an error occurs. + */ +extern DECLSPEC SDL_TimerID SDLCALL SDL_AddTimer(Uint32 interval, + SDL_TimerCallback callback, + void *param); + +/** + * \brief Remove a timer knowing its ID. + * + * \return A boolean value indicating success or failure. + * + * \warning It is not safe to remove a timer multiple times. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_RemoveTimer(SDL_TimerID id); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_timer_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_touch.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_touch.h new file mode 100644 index 0000000..2643e36 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_touch.h @@ -0,0 +1,86 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_touch.h + * + * Include file for SDL touch event handling. + */ + +#ifndef _SDL_touch_h +#define _SDL_touch_h + +#include "SDL_stdinc.h" +#include "SDL_error.h" +#include "SDL_video.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +typedef Sint64 SDL_TouchID; +typedef Sint64 SDL_FingerID; + +typedef struct SDL_Finger +{ + SDL_FingerID id; + float x; + float y; + float pressure; +} SDL_Finger; + +/* Used as the device ID for mouse events simulated with touch input */ +#define SDL_TOUCH_MOUSEID ((Uint32)-1) + + +/* Function prototypes */ + +/** + * \brief Get the number of registered touch devices. + */ +extern DECLSPEC int SDLCALL SDL_GetNumTouchDevices(void); + +/** + * \brief Get the touch ID with the given index, or 0 if the index is invalid. + */ +extern DECLSPEC SDL_TouchID SDLCALL SDL_GetTouchDevice(int index); + +/** + * \brief Get the number of active fingers for a given touch device. + */ +extern DECLSPEC int SDLCALL SDL_GetNumTouchFingers(SDL_TouchID touchID); + +/** + * \brief Get the finger object of the given touch, with the given index. + */ +extern DECLSPEC SDL_Finger * SDLCALL SDL_GetTouchFinger(SDL_TouchID touchID, int index); + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_touch_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_types.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_types.h new file mode 100644 index 0000000..5118af2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_types.h @@ -0,0 +1,29 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_types.h + * + * \deprecated + */ + +/* DEPRECATED */ +#include "SDL_stdinc.h" diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_version.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_version.h new file mode 100644 index 0000000..de1f160 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_version.h @@ -0,0 +1,162 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_version.h + * + * This header defines the current SDL version. + */ + +#ifndef _SDL_version_h +#define _SDL_version_h + +#include "SDL_stdinc.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief Information the version of SDL in use. + * + * Represents the library's version as three levels: major revision + * (increments with massive changes, additions, and enhancements), + * minor revision (increments with backwards-compatible changes to the + * major revision), and patchlevel (increments with fixes to the minor + * revision). + * + * \sa SDL_VERSION + * \sa SDL_GetVersion + */ +typedef struct SDL_version +{ + Uint8 major; /**< major version */ + Uint8 minor; /**< minor version */ + Uint8 patch; /**< update version */ +} SDL_version; + +/* Printable format: "%d.%d.%d", MAJOR, MINOR, PATCHLEVEL +*/ +#define SDL_MAJOR_VERSION 2 +#define SDL_MINOR_VERSION 0 +#define SDL_PATCHLEVEL 4 + +/** + * \brief Macro to determine SDL version program was compiled against. + * + * This macro fills in a SDL_version structure with the version of the + * library you compiled against. This is determined by what header the + * compiler uses. Note that if you dynamically linked the library, you might + * have a slightly newer or older version at runtime. That version can be + * determined with SDL_GetVersion(), which, unlike SDL_VERSION(), + * is not a macro. + * + * \param x A pointer to a SDL_version struct to initialize. + * + * \sa SDL_version + * \sa SDL_GetVersion + */ +#define SDL_VERSION(x) \ +{ \ + (x)->major = SDL_MAJOR_VERSION; \ + (x)->minor = SDL_MINOR_VERSION; \ + (x)->patch = SDL_PATCHLEVEL; \ +} + +/** + * This macro turns the version numbers into a numeric value: + * \verbatim + (1,2,3) -> (1203) + \endverbatim + * + * This assumes that there will never be more than 100 patchlevels. + */ +#define SDL_VERSIONNUM(X, Y, Z) \ + ((X)*1000 + (Y)*100 + (Z)) + +/** + * This is the version number macro for the current SDL version. + */ +#define SDL_COMPILEDVERSION \ + SDL_VERSIONNUM(SDL_MAJOR_VERSION, SDL_MINOR_VERSION, SDL_PATCHLEVEL) + +/** + * This macro will evaluate to true if compiled with SDL at least X.Y.Z. + */ +#define SDL_VERSION_ATLEAST(X, Y, Z) \ + (SDL_COMPILEDVERSION >= SDL_VERSIONNUM(X, Y, Z)) + +/** + * \brief Get the version of SDL that is linked against your program. + * + * If you are linking to SDL dynamically, then it is possible that the + * current version will be different than the version you compiled against. + * This function returns the current version, while SDL_VERSION() is a + * macro that tells you what version you compiled with. + * + * \code + * SDL_version compiled; + * SDL_version linked; + * + * SDL_VERSION(&compiled); + * SDL_GetVersion(&linked); + * printf("We compiled against SDL version %d.%d.%d ...\n", + * compiled.major, compiled.minor, compiled.patch); + * printf("But we linked against SDL version %d.%d.%d.\n", + * linked.major, linked.minor, linked.patch); + * \endcode + * + * This function may be called safely at any time, even before SDL_Init(). + * + * \sa SDL_VERSION + */ +extern DECLSPEC void SDLCALL SDL_GetVersion(SDL_version * ver); + +/** + * \brief Get the code revision of SDL that is linked against your program. + * + * Returns an arbitrary string (a hash value) uniquely identifying the + * exact revision of the SDL library in use, and is only useful in comparing + * against other revisions. It is NOT an incrementing number. + */ +extern DECLSPEC const char *SDLCALL SDL_GetRevision(void); + +/** + * \brief Get the revision number of SDL that is linked against your program. + * + * Returns a number uniquely identifying the exact revision of the SDL + * library in use. It is an incrementing number based on commits to + * hg.libsdl.org. + */ +extern DECLSPEC int SDLCALL SDL_GetRevisionNumber(void); + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_version_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_video.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_video.h new file mode 100644 index 0000000..52dbbc7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/SDL_video.h @@ -0,0 +1,1103 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file SDL_video.h + * + * Header file for SDL video functions. + */ + +#ifndef _SDL_video_h +#define _SDL_video_h + +#include "SDL_stdinc.h" +#include "SDL_pixels.h" +#include "SDL_rect.h" +#include "SDL_surface.h" + +#include "begin_code.h" +/* Set up for C function definitions, even when using C++ */ +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief The structure that defines a display mode + * + * \sa SDL_GetNumDisplayModes() + * \sa SDL_GetDisplayMode() + * \sa SDL_GetDesktopDisplayMode() + * \sa SDL_GetCurrentDisplayMode() + * \sa SDL_GetClosestDisplayMode() + * \sa SDL_SetWindowDisplayMode() + * \sa SDL_GetWindowDisplayMode() + */ +typedef struct +{ + Uint32 format; /**< pixel format */ + int w; /**< width, in screen coordinates */ + int h; /**< height, in screen coordinates */ + int refresh_rate; /**< refresh rate (or zero for unspecified) */ + void *driverdata; /**< driver-specific data, initialize to 0 */ +} SDL_DisplayMode; + +/** + * \brief The type used to identify a window + * + * \sa SDL_CreateWindow() + * \sa SDL_CreateWindowFrom() + * \sa SDL_DestroyWindow() + * \sa SDL_GetWindowData() + * \sa SDL_GetWindowFlags() + * \sa SDL_GetWindowGrab() + * \sa SDL_GetWindowPosition() + * \sa SDL_GetWindowSize() + * \sa SDL_GetWindowTitle() + * \sa SDL_HideWindow() + * \sa SDL_MaximizeWindow() + * \sa SDL_MinimizeWindow() + * \sa SDL_RaiseWindow() + * \sa SDL_RestoreWindow() + * \sa SDL_SetWindowData() + * \sa SDL_SetWindowFullscreen() + * \sa SDL_SetWindowGrab() + * \sa SDL_SetWindowIcon() + * \sa SDL_SetWindowPosition() + * \sa SDL_SetWindowSize() + * \sa SDL_SetWindowBordered() + * \sa SDL_SetWindowTitle() + * \sa SDL_ShowWindow() + */ +typedef struct SDL_Window SDL_Window; + +/** + * \brief The flags on a window + * + * \sa SDL_GetWindowFlags() + */ +typedef enum +{ + SDL_WINDOW_FULLSCREEN = 0x00000001, /**< fullscreen window */ + SDL_WINDOW_OPENGL = 0x00000002, /**< window usable with OpenGL context */ + SDL_WINDOW_SHOWN = 0x00000004, /**< window is visible */ + SDL_WINDOW_HIDDEN = 0x00000008, /**< window is not visible */ + SDL_WINDOW_BORDERLESS = 0x00000010, /**< no window decoration */ + SDL_WINDOW_RESIZABLE = 0x00000020, /**< window can be resized */ + SDL_WINDOW_MINIMIZED = 0x00000040, /**< window is minimized */ + SDL_WINDOW_MAXIMIZED = 0x00000080, /**< window is maximized */ + SDL_WINDOW_INPUT_GRABBED = 0x00000100, /**< window has grabbed input focus */ + SDL_WINDOW_INPUT_FOCUS = 0x00000200, /**< window has input focus */ + SDL_WINDOW_MOUSE_FOCUS = 0x00000400, /**< window has mouse focus */ + SDL_WINDOW_FULLSCREEN_DESKTOP = ( SDL_WINDOW_FULLSCREEN | 0x00001000 ), + SDL_WINDOW_FOREIGN = 0x00000800, /**< window not created by SDL */ + SDL_WINDOW_ALLOW_HIGHDPI = 0x00002000, /**< window should be created in high-DPI mode if supported */ + SDL_WINDOW_MOUSE_CAPTURE = 0x00004000 /**< window has mouse captured (unrelated to INPUT_GRABBED) */ +} SDL_WindowFlags; + +/** + * \brief Used to indicate that you don't care what the window position is. + */ +#define SDL_WINDOWPOS_UNDEFINED_MASK 0x1FFF0000 +#define SDL_WINDOWPOS_UNDEFINED_DISPLAY(X) (SDL_WINDOWPOS_UNDEFINED_MASK|(X)) +#define SDL_WINDOWPOS_UNDEFINED SDL_WINDOWPOS_UNDEFINED_DISPLAY(0) +#define SDL_WINDOWPOS_ISUNDEFINED(X) \ + (((X)&0xFFFF0000) == SDL_WINDOWPOS_UNDEFINED_MASK) + +/** + * \brief Used to indicate that the window position should be centered. + */ +#define SDL_WINDOWPOS_CENTERED_MASK 0x2FFF0000 +#define SDL_WINDOWPOS_CENTERED_DISPLAY(X) (SDL_WINDOWPOS_CENTERED_MASK|(X)) +#define SDL_WINDOWPOS_CENTERED SDL_WINDOWPOS_CENTERED_DISPLAY(0) +#define SDL_WINDOWPOS_ISCENTERED(X) \ + (((X)&0xFFFF0000) == SDL_WINDOWPOS_CENTERED_MASK) + +/** + * \brief Event subtype for window events + */ +typedef enum +{ + SDL_WINDOWEVENT_NONE, /**< Never used */ + SDL_WINDOWEVENT_SHOWN, /**< Window has been shown */ + SDL_WINDOWEVENT_HIDDEN, /**< Window has been hidden */ + SDL_WINDOWEVENT_EXPOSED, /**< Window has been exposed and should be + redrawn */ + SDL_WINDOWEVENT_MOVED, /**< Window has been moved to data1, data2 + */ + SDL_WINDOWEVENT_RESIZED, /**< Window has been resized to data1xdata2 */ + SDL_WINDOWEVENT_SIZE_CHANGED, /**< The window size has changed, either as + a result of an API call or through the + system or user changing the window size. */ + SDL_WINDOWEVENT_MINIMIZED, /**< Window has been minimized */ + SDL_WINDOWEVENT_MAXIMIZED, /**< Window has been maximized */ + SDL_WINDOWEVENT_RESTORED, /**< Window has been restored to normal size + and position */ + SDL_WINDOWEVENT_ENTER, /**< Window has gained mouse focus */ + SDL_WINDOWEVENT_LEAVE, /**< Window has lost mouse focus */ + SDL_WINDOWEVENT_FOCUS_GAINED, /**< Window has gained keyboard focus */ + SDL_WINDOWEVENT_FOCUS_LOST, /**< Window has lost keyboard focus */ + SDL_WINDOWEVENT_CLOSE /**< The window manager requests that the + window be closed */ +} SDL_WindowEventID; + +/** + * \brief An opaque handle to an OpenGL context. + */ +typedef void *SDL_GLContext; + +/** + * \brief OpenGL configuration attributes + */ +typedef enum +{ + SDL_GL_RED_SIZE, + SDL_GL_GREEN_SIZE, + SDL_GL_BLUE_SIZE, + SDL_GL_ALPHA_SIZE, + SDL_GL_BUFFER_SIZE, + SDL_GL_DOUBLEBUFFER, + SDL_GL_DEPTH_SIZE, + SDL_GL_STENCIL_SIZE, + SDL_GL_ACCUM_RED_SIZE, + SDL_GL_ACCUM_GREEN_SIZE, + SDL_GL_ACCUM_BLUE_SIZE, + SDL_GL_ACCUM_ALPHA_SIZE, + SDL_GL_STEREO, + SDL_GL_MULTISAMPLEBUFFERS, + SDL_GL_MULTISAMPLESAMPLES, + SDL_GL_ACCELERATED_VISUAL, + SDL_GL_RETAINED_BACKING, + SDL_GL_CONTEXT_MAJOR_VERSION, + SDL_GL_CONTEXT_MINOR_VERSION, + SDL_GL_CONTEXT_EGL, + SDL_GL_CONTEXT_FLAGS, + SDL_GL_CONTEXT_PROFILE_MASK, + SDL_GL_SHARE_WITH_CURRENT_CONTEXT, + SDL_GL_FRAMEBUFFER_SRGB_CAPABLE, + SDL_GL_CONTEXT_RELEASE_BEHAVIOR +} SDL_GLattr; + +typedef enum +{ + SDL_GL_CONTEXT_PROFILE_CORE = 0x0001, + SDL_GL_CONTEXT_PROFILE_COMPATIBILITY = 0x0002, + SDL_GL_CONTEXT_PROFILE_ES = 0x0004 /* GLX_CONTEXT_ES2_PROFILE_BIT_EXT */ +} SDL_GLprofile; + +typedef enum +{ + SDL_GL_CONTEXT_DEBUG_FLAG = 0x0001, + SDL_GL_CONTEXT_FORWARD_COMPATIBLE_FLAG = 0x0002, + SDL_GL_CONTEXT_ROBUST_ACCESS_FLAG = 0x0004, + SDL_GL_CONTEXT_RESET_ISOLATION_FLAG = 0x0008 +} SDL_GLcontextFlag; + +typedef enum +{ + SDL_GL_CONTEXT_RELEASE_BEHAVIOR_NONE = 0x0000, + SDL_GL_CONTEXT_RELEASE_BEHAVIOR_FLUSH = 0x0001 +} SDL_GLcontextReleaseFlag; + + +/* Function prototypes */ + +/** + * \brief Get the number of video drivers compiled into SDL + * + * \sa SDL_GetVideoDriver() + */ +extern DECLSPEC int SDLCALL SDL_GetNumVideoDrivers(void); + +/** + * \brief Get the name of a built in video driver. + * + * \note The video drivers are presented in the order in which they are + * normally checked during initialization. + * + * \sa SDL_GetNumVideoDrivers() + */ +extern DECLSPEC const char *SDLCALL SDL_GetVideoDriver(int index); + +/** + * \brief Initialize the video subsystem, optionally specifying a video driver. + * + * \param driver_name Initialize a specific driver by name, or NULL for the + * default video driver. + * + * \return 0 on success, -1 on error + * + * This function initializes the video subsystem; setting up a connection + * to the window manager, etc, and determines the available display modes + * and pixel formats, but does not initialize a window or graphics mode. + * + * \sa SDL_VideoQuit() + */ +extern DECLSPEC int SDLCALL SDL_VideoInit(const char *driver_name); + +/** + * \brief Shuts down the video subsystem. + * + * This function closes all windows, and restores the original video mode. + * + * \sa SDL_VideoInit() + */ +extern DECLSPEC void SDLCALL SDL_VideoQuit(void); + +/** + * \brief Returns the name of the currently initialized video driver. + * + * \return The name of the current video driver or NULL if no driver + * has been initialized + * + * \sa SDL_GetNumVideoDrivers() + * \sa SDL_GetVideoDriver() + */ +extern DECLSPEC const char *SDLCALL SDL_GetCurrentVideoDriver(void); + +/** + * \brief Returns the number of available video displays. + * + * \sa SDL_GetDisplayBounds() + */ +extern DECLSPEC int SDLCALL SDL_GetNumVideoDisplays(void); + +/** + * \brief Get the name of a display in UTF-8 encoding + * + * \return The name of a display, or NULL for an invalid display index. + * + * \sa SDL_GetNumVideoDisplays() + */ +extern DECLSPEC const char * SDLCALL SDL_GetDisplayName(int displayIndex); + +/** + * \brief Get the desktop area represented by a display, with the primary + * display located at 0,0 + * + * \return 0 on success, or -1 if the index is out of range. + * + * \sa SDL_GetNumVideoDisplays() + */ +extern DECLSPEC int SDLCALL SDL_GetDisplayBounds(int displayIndex, SDL_Rect * rect); + +/** + * \brief Get the dots/pixels-per-inch for a display + * + * \note Diagonal, horizontal and vertical DPI can all be optionally + * returned if the parameter is non-NULL. + * + * \return 0 on success, or -1 if no DPI information is available or the index is out of range. + * + * \sa SDL_GetNumVideoDisplays() + */ +extern DECLSPEC int SDLCALL SDL_GetDisplayDPI(int displayIndex, float * ddpi, float * hdpi, float * vdpi); + +/** + * \brief Returns the number of available display modes. + * + * \sa SDL_GetDisplayMode() + */ +extern DECLSPEC int SDLCALL SDL_GetNumDisplayModes(int displayIndex); + +/** + * \brief Fill in information about a specific display mode. + * + * \note The display modes are sorted in this priority: + * \li bits per pixel -> more colors to fewer colors + * \li width -> largest to smallest + * \li height -> largest to smallest + * \li refresh rate -> highest to lowest + * + * \sa SDL_GetNumDisplayModes() + */ +extern DECLSPEC int SDLCALL SDL_GetDisplayMode(int displayIndex, int modeIndex, + SDL_DisplayMode * mode); + +/** + * \brief Fill in information about the desktop display mode. + */ +extern DECLSPEC int SDLCALL SDL_GetDesktopDisplayMode(int displayIndex, SDL_DisplayMode * mode); + +/** + * \brief Fill in information about the current display mode. + */ +extern DECLSPEC int SDLCALL SDL_GetCurrentDisplayMode(int displayIndex, SDL_DisplayMode * mode); + + +/** + * \brief Get the closest match to the requested display mode. + * + * \param displayIndex The index of display from which mode should be queried. + * \param mode The desired display mode + * \param closest A pointer to a display mode to be filled in with the closest + * match of the available display modes. + * + * \return The passed in value \c closest, or NULL if no matching video mode + * was available. + * + * The available display modes are scanned, and \c closest is filled in with the + * closest mode matching the requested mode and returned. The mode format and + * refresh_rate default to the desktop mode if they are 0. The modes are + * scanned with size being first priority, format being second priority, and + * finally checking the refresh_rate. If all the available modes are too + * small, then NULL is returned. + * + * \sa SDL_GetNumDisplayModes() + * \sa SDL_GetDisplayMode() + */ +extern DECLSPEC SDL_DisplayMode * SDLCALL SDL_GetClosestDisplayMode(int displayIndex, const SDL_DisplayMode * mode, SDL_DisplayMode * closest); + +/** + * \brief Get the display index associated with a window. + * + * \return the display index of the display containing the center of the + * window, or -1 on error. + */ +extern DECLSPEC int SDLCALL SDL_GetWindowDisplayIndex(SDL_Window * window); + +/** + * \brief Set the display mode used when a fullscreen window is visible. + * + * By default the window's dimensions and the desktop format and refresh rate + * are used. + * + * \param window The window for which the display mode should be set. + * \param mode The mode to use, or NULL for the default mode. + * + * \return 0 on success, or -1 if setting the display mode failed. + * + * \sa SDL_GetWindowDisplayMode() + * \sa SDL_SetWindowFullscreen() + */ +extern DECLSPEC int SDLCALL SDL_SetWindowDisplayMode(SDL_Window * window, + const SDL_DisplayMode + * mode); + +/** + * \brief Fill in information about the display mode used when a fullscreen + * window is visible. + * + * \sa SDL_SetWindowDisplayMode() + * \sa SDL_SetWindowFullscreen() + */ +extern DECLSPEC int SDLCALL SDL_GetWindowDisplayMode(SDL_Window * window, + SDL_DisplayMode * mode); + +/** + * \brief Get the pixel format associated with the window. + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetWindowPixelFormat(SDL_Window * window); + +/** + * \brief Create a window with the specified position, dimensions, and flags. + * + * \param title The title of the window, in UTF-8 encoding. + * \param x The x position of the window, ::SDL_WINDOWPOS_CENTERED, or + * ::SDL_WINDOWPOS_UNDEFINED. + * \param y The y position of the window, ::SDL_WINDOWPOS_CENTERED, or + * ::SDL_WINDOWPOS_UNDEFINED. + * \param w The width of the window, in screen coordinates. + * \param h The height of the window, in screen coordinates. + * \param flags The flags for the window, a mask of any of the following: + * ::SDL_WINDOW_FULLSCREEN, ::SDL_WINDOW_OPENGL, + * ::SDL_WINDOW_HIDDEN, ::SDL_WINDOW_BORDERLESS, + * ::SDL_WINDOW_RESIZABLE, ::SDL_WINDOW_MAXIMIZED, + * ::SDL_WINDOW_MINIMIZED, ::SDL_WINDOW_INPUT_GRABBED, + * ::SDL_WINDOW_ALLOW_HIGHDPI. + * + * \return The id of the window created, or zero if window creation failed. + * + * If the window is created with the SDL_WINDOW_ALLOW_HIGHDPI flag, its size + * in pixels may differ from its size in screen coordinates on platforms with + * high-DPI support (e.g. iOS and Mac OS X). Use SDL_GetWindowSize() to query + * the client area's size in screen coordinates, and SDL_GL_GetDrawableSize() + * or SDL_GetRendererOutputSize() to query the drawable size in pixels. + * + * \sa SDL_DestroyWindow() + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_CreateWindow(const char *title, + int x, int y, int w, + int h, Uint32 flags); + +/** + * \brief Create an SDL window from an existing native window. + * + * \param data A pointer to driver-dependent window creation data + * + * \return The id of the window created, or zero if window creation failed. + * + * \sa SDL_DestroyWindow() + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_CreateWindowFrom(const void *data); + +/** + * \brief Get the numeric ID of a window, for logging purposes. + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetWindowID(SDL_Window * window); + +/** + * \brief Get a window from a stored ID, or NULL if it doesn't exist. + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_GetWindowFromID(Uint32 id); + +/** + * \brief Get the window flags. + */ +extern DECLSPEC Uint32 SDLCALL SDL_GetWindowFlags(SDL_Window * window); + +/** + * \brief Set the title of a window, in UTF-8 format. + * + * \sa SDL_GetWindowTitle() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowTitle(SDL_Window * window, + const char *title); + +/** + * \brief Get the title of a window, in UTF-8 format. + * + * \sa SDL_SetWindowTitle() + */ +extern DECLSPEC const char *SDLCALL SDL_GetWindowTitle(SDL_Window * window); + +/** + * \brief Set the icon for a window. + * + * \param window The window for which the icon should be set. + * \param icon The icon for the window. + */ +extern DECLSPEC void SDLCALL SDL_SetWindowIcon(SDL_Window * window, + SDL_Surface * icon); + +/** + * \brief Associate an arbitrary named pointer with a window. + * + * \param window The window to associate with the pointer. + * \param name The name of the pointer. + * \param userdata The associated pointer. + * + * \return The previous value associated with 'name' + * + * \note The name is case-sensitive. + * + * \sa SDL_GetWindowData() + */ +extern DECLSPEC void* SDLCALL SDL_SetWindowData(SDL_Window * window, + const char *name, + void *userdata); + +/** + * \brief Retrieve the data pointer associated with a window. + * + * \param window The window to query. + * \param name The name of the pointer. + * + * \return The value associated with 'name' + * + * \sa SDL_SetWindowData() + */ +extern DECLSPEC void *SDLCALL SDL_GetWindowData(SDL_Window * window, + const char *name); + +/** + * \brief Set the position of a window. + * + * \param window The window to reposition. + * \param x The x coordinate of the window in screen coordinates, or + * ::SDL_WINDOWPOS_CENTERED or ::SDL_WINDOWPOS_UNDEFINED. + * \param y The y coordinate of the window in screen coordinates, or + * ::SDL_WINDOWPOS_CENTERED or ::SDL_WINDOWPOS_UNDEFINED. + * + * \note The window coordinate origin is the upper left of the display. + * + * \sa SDL_GetWindowPosition() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowPosition(SDL_Window * window, + int x, int y); + +/** + * \brief Get the position of a window. + * + * \param window The window to query. + * \param x Pointer to variable for storing the x position, in screen + * coordinates. May be NULL. + * \param y Pointer to variable for storing the y position, in screen + * coordinates. May be NULL. + * + * \sa SDL_SetWindowPosition() + */ +extern DECLSPEC void SDLCALL SDL_GetWindowPosition(SDL_Window * window, + int *x, int *y); + +/** + * \brief Set the size of a window's client area. + * + * \param window The window to resize. + * \param w The width of the window, in screen coordinates. Must be >0. + * \param h The height of the window, in screen coordinates. Must be >0. + * + * \note You can't change the size of a fullscreen window, it automatically + * matches the size of the display mode. + * + * The window size in screen coordinates may differ from the size in pixels, if + * the window was created with SDL_WINDOW_ALLOW_HIGHDPI on a platform with + * high-dpi support (e.g. iOS or OS X). Use SDL_GL_GetDrawableSize() or + * SDL_GetRendererOutputSize() to get the real client area size in pixels. + * + * \sa SDL_GetWindowSize() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowSize(SDL_Window * window, int w, + int h); + +/** + * \brief Get the size of a window's client area. + * + * \param window The window to query. + * \param w Pointer to variable for storing the width, in screen + * coordinates. May be NULL. + * \param h Pointer to variable for storing the height, in screen + * coordinates. May be NULL. + * + * The window size in screen coordinates may differ from the size in pixels, if + * the window was created with SDL_WINDOW_ALLOW_HIGHDPI on a platform with + * high-dpi support (e.g. iOS or OS X). Use SDL_GL_GetDrawableSize() or + * SDL_GetRendererOutputSize() to get the real client area size in pixels. + * + * \sa SDL_SetWindowSize() + */ +extern DECLSPEC void SDLCALL SDL_GetWindowSize(SDL_Window * window, int *w, + int *h); + +/** + * \brief Set the minimum size of a window's client area. + * + * \param window The window to set a new minimum size. + * \param min_w The minimum width of the window, must be >0 + * \param min_h The minimum height of the window, must be >0 + * + * \note You can't change the minimum size of a fullscreen window, it + * automatically matches the size of the display mode. + * + * \sa SDL_GetWindowMinimumSize() + * \sa SDL_SetWindowMaximumSize() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowMinimumSize(SDL_Window * window, + int min_w, int min_h); + +/** + * \brief Get the minimum size of a window's client area. + * + * \param window The window to query. + * \param w Pointer to variable for storing the minimum width, may be NULL + * \param h Pointer to variable for storing the minimum height, may be NULL + * + * \sa SDL_GetWindowMaximumSize() + * \sa SDL_SetWindowMinimumSize() + */ +extern DECLSPEC void SDLCALL SDL_GetWindowMinimumSize(SDL_Window * window, + int *w, int *h); + +/** + * \brief Set the maximum size of a window's client area. + * + * \param window The window to set a new maximum size. + * \param max_w The maximum width of the window, must be >0 + * \param max_h The maximum height of the window, must be >0 + * + * \note You can't change the maximum size of a fullscreen window, it + * automatically matches the size of the display mode. + * + * \sa SDL_GetWindowMaximumSize() + * \sa SDL_SetWindowMinimumSize() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowMaximumSize(SDL_Window * window, + int max_w, int max_h); + +/** + * \brief Get the maximum size of a window's client area. + * + * \param window The window to query. + * \param w Pointer to variable for storing the maximum width, may be NULL + * \param h Pointer to variable for storing the maximum height, may be NULL + * + * \sa SDL_GetWindowMinimumSize() + * \sa SDL_SetWindowMaximumSize() + */ +extern DECLSPEC void SDLCALL SDL_GetWindowMaximumSize(SDL_Window * window, + int *w, int *h); + +/** + * \brief Set the border state of a window. + * + * This will add or remove the window's SDL_WINDOW_BORDERLESS flag and + * add or remove the border from the actual window. This is a no-op if the + * window's border already matches the requested state. + * + * \param window The window of which to change the border state. + * \param bordered SDL_FALSE to remove border, SDL_TRUE to add border. + * + * \note You can't change the border state of a fullscreen window. + * + * \sa SDL_GetWindowFlags() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowBordered(SDL_Window * window, + SDL_bool bordered); + +/** + * \brief Show a window. + * + * \sa SDL_HideWindow() + */ +extern DECLSPEC void SDLCALL SDL_ShowWindow(SDL_Window * window); + +/** + * \brief Hide a window. + * + * \sa SDL_ShowWindow() + */ +extern DECLSPEC void SDLCALL SDL_HideWindow(SDL_Window * window); + +/** + * \brief Raise a window above other windows and set the input focus. + */ +extern DECLSPEC void SDLCALL SDL_RaiseWindow(SDL_Window * window); + +/** + * \brief Make a window as large as possible. + * + * \sa SDL_RestoreWindow() + */ +extern DECLSPEC void SDLCALL SDL_MaximizeWindow(SDL_Window * window); + +/** + * \brief Minimize a window to an iconic representation. + * + * \sa SDL_RestoreWindow() + */ +extern DECLSPEC void SDLCALL SDL_MinimizeWindow(SDL_Window * window); + +/** + * \brief Restore the size and position of a minimized or maximized window. + * + * \sa SDL_MaximizeWindow() + * \sa SDL_MinimizeWindow() + */ +extern DECLSPEC void SDLCALL SDL_RestoreWindow(SDL_Window * window); + +/** + * \brief Set a window's fullscreen state. + * + * \return 0 on success, or -1 if setting the display mode failed. + * + * \sa SDL_SetWindowDisplayMode() + * \sa SDL_GetWindowDisplayMode() + */ +extern DECLSPEC int SDLCALL SDL_SetWindowFullscreen(SDL_Window * window, + Uint32 flags); + +/** + * \brief Get the SDL surface associated with the window. + * + * \return The window's framebuffer surface, or NULL on error. + * + * A new surface will be created with the optimal format for the window, + * if necessary. This surface will be freed when the window is destroyed. + * + * \note You may not combine this with 3D or the rendering API on this window. + * + * \sa SDL_UpdateWindowSurface() + * \sa SDL_UpdateWindowSurfaceRects() + */ +extern DECLSPEC SDL_Surface * SDLCALL SDL_GetWindowSurface(SDL_Window * window); + +/** + * \brief Copy the window surface to the screen. + * + * \return 0 on success, or -1 on error. + * + * \sa SDL_GetWindowSurface() + * \sa SDL_UpdateWindowSurfaceRects() + */ +extern DECLSPEC int SDLCALL SDL_UpdateWindowSurface(SDL_Window * window); + +/** + * \brief Copy a number of rectangles on the window surface to the screen. + * + * \return 0 on success, or -1 on error. + * + * \sa SDL_GetWindowSurface() + * \sa SDL_UpdateWindowSurfaceRect() + */ +extern DECLSPEC int SDLCALL SDL_UpdateWindowSurfaceRects(SDL_Window * window, + const SDL_Rect * rects, + int numrects); + +/** + * \brief Set a window's input grab mode. + * + * \param window The window for which the input grab mode should be set. + * \param grabbed This is SDL_TRUE to grab input, and SDL_FALSE to release input. + * + * If the caller enables a grab while another window is currently grabbed, + * the other window loses its grab in favor of the caller's window. + * + * \sa SDL_GetWindowGrab() + */ +extern DECLSPEC void SDLCALL SDL_SetWindowGrab(SDL_Window * window, + SDL_bool grabbed); + +/** + * \brief Get a window's input grab mode. + * + * \return This returns SDL_TRUE if input is grabbed, and SDL_FALSE otherwise. + * + * \sa SDL_SetWindowGrab() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_GetWindowGrab(SDL_Window * window); + +/** + * \brief Get the window that currently has an input grab enabled. + * + * \return This returns the window if input is grabbed, and NULL otherwise. + * + * \sa SDL_SetWindowGrab() + */ +extern DECLSPEC SDL_Window * SDLCALL SDL_GetGrabbedWindow(void); + +/** + * \brief Set the brightness (gamma correction) for a window. + * + * \return 0 on success, or -1 if setting the brightness isn't supported. + * + * \sa SDL_GetWindowBrightness() + * \sa SDL_SetWindowGammaRamp() + */ +extern DECLSPEC int SDLCALL SDL_SetWindowBrightness(SDL_Window * window, float brightness); + +/** + * \brief Get the brightness (gamma correction) for a window. + * + * \return The last brightness value passed to SDL_SetWindowBrightness() + * + * \sa SDL_SetWindowBrightness() + */ +extern DECLSPEC float SDLCALL SDL_GetWindowBrightness(SDL_Window * window); + +/** + * \brief Set the gamma ramp for a window. + * + * \param window The window for which the gamma ramp should be set. + * \param red The translation table for the red channel, or NULL. + * \param green The translation table for the green channel, or NULL. + * \param blue The translation table for the blue channel, or NULL. + * + * \return 0 on success, or -1 if gamma ramps are unsupported. + * + * Set the gamma translation table for the red, green, and blue channels + * of the video hardware. Each table is an array of 256 16-bit quantities, + * representing a mapping between the input and output for that channel. + * The input is the index into the array, and the output is the 16-bit + * gamma value at that index, scaled to the output color precision. + * + * \sa SDL_GetWindowGammaRamp() + */ +extern DECLSPEC int SDLCALL SDL_SetWindowGammaRamp(SDL_Window * window, + const Uint16 * red, + const Uint16 * green, + const Uint16 * blue); + +/** + * \brief Get the gamma ramp for a window. + * + * \param window The window from which the gamma ramp should be queried. + * \param red A pointer to a 256 element array of 16-bit quantities to hold + * the translation table for the red channel, or NULL. + * \param green A pointer to a 256 element array of 16-bit quantities to hold + * the translation table for the green channel, or NULL. + * \param blue A pointer to a 256 element array of 16-bit quantities to hold + * the translation table for the blue channel, or NULL. + * + * \return 0 on success, or -1 if gamma ramps are unsupported. + * + * \sa SDL_SetWindowGammaRamp() + */ +extern DECLSPEC int SDLCALL SDL_GetWindowGammaRamp(SDL_Window * window, + Uint16 * red, + Uint16 * green, + Uint16 * blue); + +/** + * \brief Possible return values from the SDL_HitTest callback. + * + * \sa SDL_HitTest + */ +typedef enum +{ + SDL_HITTEST_NORMAL, /**< Region is normal. No special properties. */ + SDL_HITTEST_DRAGGABLE, /**< Region can drag entire window. */ + SDL_HITTEST_RESIZE_TOPLEFT, + SDL_HITTEST_RESIZE_TOP, + SDL_HITTEST_RESIZE_TOPRIGHT, + SDL_HITTEST_RESIZE_RIGHT, + SDL_HITTEST_RESIZE_BOTTOMRIGHT, + SDL_HITTEST_RESIZE_BOTTOM, + SDL_HITTEST_RESIZE_BOTTOMLEFT, + SDL_HITTEST_RESIZE_LEFT +} SDL_HitTestResult; + +/** + * \brief Callback used for hit-testing. + * + * \sa SDL_SetWindowHitTest + */ +typedef SDL_HitTestResult (SDLCALL *SDL_HitTest)(SDL_Window *win, + const SDL_Point *area, + void *data); + +/** + * \brief Provide a callback that decides if a window region has special properties. + * + * Normally windows are dragged and resized by decorations provided by the + * system window manager (a title bar, borders, etc), but for some apps, it + * makes sense to drag them from somewhere else inside the window itself; for + * example, one might have a borderless window that wants to be draggable + * from any part, or simulate its own title bar, etc. + * + * This function lets the app provide a callback that designates pieces of + * a given window as special. This callback is run during event processing + * if we need to tell the OS to treat a region of the window specially; the + * use of this callback is known as "hit testing." + * + * Mouse input may not be delivered to your application if it is within + * a special area; the OS will often apply that input to moving the window or + * resizing the window and not deliver it to the application. + * + * Specifying NULL for a callback disables hit-testing. Hit-testing is + * disabled by default. + * + * Platforms that don't support this functionality will return -1 + * unconditionally, even if you're attempting to disable hit-testing. + * + * Your callback may fire at any time, and its firing does not indicate any + * specific behavior (for example, on Windows, this certainly might fire + * when the OS is deciding whether to drag your window, but it fires for lots + * of other reasons, too, some unrelated to anything you probably care about + * _and when the mouse isn't actually at the location it is testing_). + * Since this can fire at any time, you should try to keep your callback + * efficient, devoid of allocations, etc. + * + * \param window The window to set hit-testing on. + * \param callback The callback to call when doing a hit-test. + * \param callback_data An app-defined void pointer passed to the callback. + * \return 0 on success, -1 on error (including unsupported). + */ +extern DECLSPEC int SDLCALL SDL_SetWindowHitTest(SDL_Window * window, + SDL_HitTest callback, + void *callback_data); + +/** + * \brief Destroy a window. + */ +extern DECLSPEC void SDLCALL SDL_DestroyWindow(SDL_Window * window); + + +/** + * \brief Returns whether the screensaver is currently enabled (default on). + * + * \sa SDL_EnableScreenSaver() + * \sa SDL_DisableScreenSaver() + */ +extern DECLSPEC SDL_bool SDLCALL SDL_IsScreenSaverEnabled(void); + +/** + * \brief Allow the screen to be blanked by a screensaver + * + * \sa SDL_IsScreenSaverEnabled() + * \sa SDL_DisableScreenSaver() + */ +extern DECLSPEC void SDLCALL SDL_EnableScreenSaver(void); + +/** + * \brief Prevent the screen from being blanked by a screensaver + * + * \sa SDL_IsScreenSaverEnabled() + * \sa SDL_EnableScreenSaver() + */ +extern DECLSPEC void SDLCALL SDL_DisableScreenSaver(void); + + +/** + * \name OpenGL support functions + */ +/* @{ */ + +/** + * \brief Dynamically load an OpenGL library. + * + * \param path The platform dependent OpenGL library name, or NULL to open the + * default OpenGL library. + * + * \return 0 on success, or -1 if the library couldn't be loaded. + * + * This should be done after initializing the video driver, but before + * creating any OpenGL windows. If no OpenGL library is loaded, the default + * library will be loaded upon creation of the first OpenGL window. + * + * \note If you do this, you need to retrieve all of the GL functions used in + * your program from the dynamic library using SDL_GL_GetProcAddress(). + * + * \sa SDL_GL_GetProcAddress() + * \sa SDL_GL_UnloadLibrary() + */ +extern DECLSPEC int SDLCALL SDL_GL_LoadLibrary(const char *path); + +/** + * \brief Get the address of an OpenGL function. + */ +extern DECLSPEC void *SDLCALL SDL_GL_GetProcAddress(const char *proc); + +/** + * \brief Unload the OpenGL library previously loaded by SDL_GL_LoadLibrary(). + * + * \sa SDL_GL_LoadLibrary() + */ +extern DECLSPEC void SDLCALL SDL_GL_UnloadLibrary(void); + +/** + * \brief Return true if an OpenGL extension is supported for the current + * context. + */ +extern DECLSPEC SDL_bool SDLCALL SDL_GL_ExtensionSupported(const char + *extension); + +/** + * \brief Reset all previously set OpenGL context attributes to their default values + */ +extern DECLSPEC void SDLCALL SDL_GL_ResetAttributes(void); + +/** + * \brief Set an OpenGL window attribute before window creation. + */ +extern DECLSPEC int SDLCALL SDL_GL_SetAttribute(SDL_GLattr attr, int value); + +/** + * \brief Get the actual value for an attribute from the current context. + */ +extern DECLSPEC int SDLCALL SDL_GL_GetAttribute(SDL_GLattr attr, int *value); + +/** + * \brief Create an OpenGL context for use with an OpenGL window, and make it + * current. + * + * \sa SDL_GL_DeleteContext() + */ +extern DECLSPEC SDL_GLContext SDLCALL SDL_GL_CreateContext(SDL_Window * + window); + +/** + * \brief Set up an OpenGL context for rendering into an OpenGL window. + * + * \note The context must have been created with a compatible window. + */ +extern DECLSPEC int SDLCALL SDL_GL_MakeCurrent(SDL_Window * window, + SDL_GLContext context); + +/** + * \brief Get the currently active OpenGL window. + */ +extern DECLSPEC SDL_Window* SDLCALL SDL_GL_GetCurrentWindow(void); + +/** + * \brief Get the currently active OpenGL context. + */ +extern DECLSPEC SDL_GLContext SDLCALL SDL_GL_GetCurrentContext(void); + +/** + * \brief Get the size of a window's underlying drawable in pixels (for use + * with glViewport). + * + * \param window Window from which the drawable size should be queried + * \param w Pointer to variable for storing the width in pixels, may be NULL + * \param h Pointer to variable for storing the height in pixels, may be NULL + * + * This may differ from SDL_GetWindowSize() if we're rendering to a high-DPI + * drawable, i.e. the window was created with SDL_WINDOW_ALLOW_HIGHDPI on a + * platform with high-DPI support (Apple calls this "Retina"), and not disabled + * by the SDL_HINT_VIDEO_HIGHDPI_DISABLED hint. + * + * \sa SDL_GetWindowSize() + * \sa SDL_CreateWindow() + */ +extern DECLSPEC void SDLCALL SDL_GL_GetDrawableSize(SDL_Window * window, int *w, + int *h); + +/** + * \brief Set the swap interval for the current OpenGL context. + * + * \param interval 0 for immediate updates, 1 for updates synchronized with the + * vertical retrace. If the system supports it, you may + * specify -1 to allow late swaps to happen immediately + * instead of waiting for the next retrace. + * + * \return 0 on success, or -1 if setting the swap interval is not supported. + * + * \sa SDL_GL_GetSwapInterval() + */ +extern DECLSPEC int SDLCALL SDL_GL_SetSwapInterval(int interval); + +/** + * \brief Get the swap interval for the current OpenGL context. + * + * \return 0 if there is no vertical retrace synchronization, 1 if the buffer + * swap is synchronized with the vertical retrace, and -1 if late + * swaps happen immediately instead of waiting for the next retrace. + * If the system can't determine the swap interval, or there isn't a + * valid current context, this will return 0 as a safe default. + * + * \sa SDL_GL_SetSwapInterval() + */ +extern DECLSPEC int SDLCALL SDL_GL_GetSwapInterval(void); + +/** + * \brief Swap the OpenGL buffers for a window, if double-buffering is + * supported. + */ +extern DECLSPEC void SDLCALL SDL_GL_SwapWindow(SDL_Window * window); + +/** + * \brief Delete an OpenGL context. + * + * \sa SDL_GL_CreateContext() + */ +extern DECLSPEC void SDLCALL SDL_GL_DeleteContext(SDL_GLContext context); + +/* @} *//* OpenGL support functions */ + + +/* Ends C function definitions when using C++ */ +#ifdef __cplusplus +} +#endif +#include "close_code.h" + +#endif /* _SDL_video_h */ + +/* vi: set ts=4 sw=4 expandtab: */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/begin_code.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/begin_code.h new file mode 100644 index 0000000..04e78c6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/begin_code.h @@ -0,0 +1,146 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file begin_code.h + * + * This file sets things up for C dynamic library function definitions, + * static inlined functions, and structures aligned at 4-byte alignment. + * If you don't like ugly C preprocessor code, don't look at this file. :) + */ + +/* This shouldn't be nested -- included it around code only. */ +#ifdef _begin_code_h +#error Nested inclusion of begin_code.h +#endif +#define _begin_code_h + +#ifndef SDL_DEPRECATED +# if (__GNUC__ >= 4) /* technically, this arrived in gcc 3.1, but oh well. */ +# define SDL_DEPRECATED __attribute__((deprecated)) +# else +# define SDL_DEPRECATED +# endif +#endif + +#ifndef SDL_UNUSED +# ifdef __GNUC__ +# define SDL_UNUSED __attribute__((unused)) +# else +# define SDL_UNUSED +# endif +#endif + +/* Some compilers use a special export keyword */ +#ifndef DECLSPEC +# if defined(__WIN32__) || defined(__WINRT__) +# ifdef __BORLANDC__ +# ifdef BUILD_SDL +# define DECLSPEC +# else +# define DECLSPEC __declspec(dllimport) +# endif +# else +# define DECLSPEC __declspec(dllexport) +# endif +# else +# if defined(__GNUC__) && __GNUC__ >= 4 +# define DECLSPEC __attribute__ ((visibility("default"))) +# else +# define DECLSPEC +# endif +# endif +#endif + +/* By default SDL uses the C calling convention */ +#ifndef SDLCALL +#if (defined(__WIN32__) || defined(__WINRT__)) && !defined(__GNUC__) +#define SDLCALL __cdecl +#else +#define SDLCALL +#endif +#endif /* SDLCALL */ + +/* Removed DECLSPEC on Symbian OS because SDL cannot be a DLL in EPOC */ +#ifdef __SYMBIAN32__ +#undef DECLSPEC +#define DECLSPEC +#endif /* __SYMBIAN32__ */ + +/* Force structure packing at 4 byte alignment. + This is necessary if the header is included in code which has structure + packing set to an alternate value, say for loading structures from disk. + The packing is reset to the previous value in close_code.h + */ +#if defined(_MSC_VER) || defined(__MWERKS__) || defined(__BORLANDC__) +#ifdef _MSC_VER +#pragma warning(disable: 4103) +#endif +#ifdef __BORLANDC__ +#pragma nopackwarning +#endif +#ifdef _M_X64 +/* Use 8-byte alignment on 64-bit architectures, so pointers are aligned */ +#pragma pack(push,8) +#else +#pragma pack(push,4) +#endif +#endif /* Compiler needs structure packing set */ + +#ifndef SDL_INLINE +#if defined(__GNUC__) +#define SDL_INLINE __inline__ +#elif defined(_MSC_VER) || defined(__BORLANDC__) || \ + defined(__DMC__) || defined(__SC__) || \ + defined(__WATCOMC__) || defined(__LCC__) || \ + defined(__DECC) +#define SDL_INLINE __inline +#ifndef __inline__ +#define __inline__ __inline +#endif +#else +#define SDL_INLINE inline +#ifndef __inline__ +#define __inline__ inline +#endif +#endif +#endif /* SDL_INLINE not defined */ + +#ifndef SDL_FORCE_INLINE +#if defined(_MSC_VER) +#define SDL_FORCE_INLINE __forceinline +#elif ( (defined(__GNUC__) && (__GNUC__ >= 4)) || defined(__clang__) ) +#define SDL_FORCE_INLINE __attribute__((always_inline)) static __inline__ +#else +#define SDL_FORCE_INLINE static SDL_INLINE +#endif +#endif /* SDL_FORCE_INLINE not defined */ + +/* Apparently this is needed by several Windows compilers */ +#if !defined(__MACH__) +#ifndef NULL +#ifdef __cplusplus +#define NULL 0 +#else +#define NULL ((void *)0) +#endif +#endif /* NULL */ +#endif /* ! Mac OS X - breaks precompiled headers */ diff --git a/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/close_code.h b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/close_code.h new file mode 100644 index 0000000..d908b00 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/platform/hal/simulator/sdl2/vendor/SDL2/close_code.h @@ -0,0 +1,37 @@ +/* + Simple DirectMedia Layer + Copyright (C) 1997-2016 Sam Lantinga + + This software is provided 'as-is', without any express or implied + warranty. In no event will the authors be held liable for any damages + arising from the use of this software. + + Permission is granted to anyone to use this software for any purpose, + including commercial applications, and to alter it and redistribute it + freely, subject to the following restrictions: + + 1. The origin of this software must not be misrepresented; you must not + claim that you wrote the original software. If you use this software + in a product, an acknowledgment in the product documentation would be + appreciated but is not required. + 2. Altered source versions must be plainly marked as such, and must not be + misrepresented as being the original software. + 3. This notice may not be removed or altered from any source distribution. +*/ + +/** + * \file close_code.h + * + * This file reverses the effects of begin_code.h and should be included + * after you finish any function and structure declarations in your headers + */ + +#undef _begin_code_h + +/* Reset structure packing at previous byte alignment */ +#if defined(_MSC_VER) || defined(__MWERKS__) || defined(__WATCOMC__) || defined(__BORLANDC__) +#ifdef __BORLANDC__ +#pragma nopackwarning +#endif +#pragma pack(pop) +#endif /* Compiler needs structure packing set */ diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp new file mode 100644 index 0000000..0160108 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Application.hpp @@ -0,0 +1,319 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Application.hpp + * + * Declares the application class. + */ +#ifndef TOUCHGFX_APPLICATION_HPP +#define TOUCHGFX_APPLICATION_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +class Drawable; +class Screen; +class Transition; + +/** + * The Application class is the main interface for manipulating screen contents. It holds a + * pointer to the currently displayed Screen, and delegates draw requests and events to + * that Screen. Additionally it contains some global application settings. + */ +class Application : public UIEventListener +{ +public: + /** + * Gets the single instance application. + * + * @return The instance of this application. + */ + static Application* getInstance(); + + /** + * Gets the current screen. + * + * @return The current screen. + */ + static Screen* getCurrentScreen() + { + return currentScreen; + } + + /** + * This function can be called to send your application back to + * the start screen. The simulator will call this function when F5 + * is pressed. To make this work, please implement this function + * in FrontendApplication. + * + * @note The application will not make a complete restart - if + * your Model contains data, this will not be reset, unless + * this is explicitly done in your + * FrontendApplication::changeToStartScreen(). + */ + virtual void changeToStartScreen() + { + } + + /** + * Switch to another Screen. Will call tearDownScreen on current Screen before switching, + * and subsequently call setupScreen and draw automatically for the new Screen. + * + * @param [in] newScreen A pointer to the new screen. + */ + virtual void switchScreen(Screen* newScreen); + + /** + * An application specific function for switching screen. Overloading this can provide a + * means to switch screen from places that does not have access to a pointer to the new + * screen. Base implementation is empty. + * + * @param screenId An id that maps to the desired screen. + */ + virtual void appSwitchScreen(uint8_t screenId) + { + } + + /** An application specific function for requesting redraw of entire screen. */ + virtual void requestRedraw(); + + /** + * An application specific function for requesting redraw of given Rect. + * + * @param [in,out] rect The Rect that must be redrawn. + */ + virtual void requestRedraw(Rect& rect) + { + redraw = rect; + } + + /** + * Handle a click event. Standard implementation is to delegate the event to the current + * screen. Called by the framework when a click is detected by some platform specific + * means. + * + * @param event The ClickEvent. + */ + virtual void handleClickEvent(const ClickEvent& event); + + /** + * Handle drag events. Called by the framework when a drag is detected by some platform + * specific means. Standard implementation is to delegate drag event to current screen. + * + * @param event The drag event, expressed in absolute coordinates. + */ + virtual void handleDragEvent(const DragEvent& event); + + /** + * Handle gestures. Called by the framework when a gesture is detected by some platform + * specific means. Standard implementation is to delegate drag event to current screen. + * + * @param event The gesture event. + */ + virtual void handleGestureEvent(const GestureEvent& event); + + /** + * Handle tick. Standard implementation is to delegate tick to the widgets that have + * registered to receive one. Called by some platform specific means. + */ + virtual void handleTickEvent(); + + /** + * Handle an incoming character received by the HAL layer. Standard implementation + * delegates to current screen (which, in turn, does nothing). + * + * @param c The incoming character to handle. + */ + virtual void handleKeyEvent(uint8_t c); + + /** + * Evaluates the pending Callback instances. If a callback is valid, it is executed and + * a Screen transition is executed. This base implementation is empty and does nothing. + */ + virtual void handlePendingScreenTransition(); + + /** + * Clears the cached areas so coming calls to invalidate are collected for future drawing. + * + * @see drawCachedAreas + */ + virtual void clearCachedAreas(); + + /** + * Draws all cached, invalidated areas on the screen. + * + * @see clearCachedAreas + */ + virtual void drawCachedAreas(); + + /** + * This function copies the parts that were updated in the + * previous frame (in the TFT buffer) to the active framebuffer + * (client buffer). + * + * This function only copies pixels in double buffering mode. + */ + void copyInvalidatedAreasFromTFTToClientBuffer(); + + /** + * Adds a widget to the list of widgets receiving ticks every frame (typically + * 16.67ms) + * + * @param [in] w The widget to add. + * + * @see unregisterTimerWidget + * + * @note The framework keeps track of the number of times a specific widget is registered. + */ + void registerTimerWidget(Drawable* w); + + /** Clears all currently registered timer widgets. */ + void clearAllTimerWidgets(); + + /** + * Removes a widget from the list of widgets receiving ticks every frame (typically + * 16.67ms) milliseconds. + * + * @param [in] w The widget to remove. + * + * @note If widget has been registered multiple times, an equal number of calls to unregister + * are required to stop widget from receiving tick events. + */ + void unregisterTimerWidget(const Drawable* w); + + /** + * gets the number of timer widgets that has been registered. + * + * @return The size of timerWidgets. + */ + uint16_t getNumberOfRegisteredTimerWidgets() const; + + /** + * Gets the number of timer events registered to a widget, i.e. how many times a + * drawable must be unregistered until it no longer receives timer ticks. + * + * @param w The widget to to get count from. + * + * @return 0 if the drawable is not registered as a timer widget, otherwise returns how + * many times the drawable is currently registered. + */ + uint16_t getTimerWidgetCountForDrawable(const Drawable* w) const; + + static const uint8_t MAX_TIMER_WIDGETS = 32; ///< Maximum number of widgets receiving ticks. @remarks Memory impact: x * (sizeof(Drawable*)+1) + static const uint16_t TICK_INTERVAL_MS = 10; ///< Deprecated, do not use this constant. Tick interval depends on VSYNC of your target platform. + + /** + * Sets the DebugPrinter object to be used by the application to print debug messages. + * + * @param [in] printer The debug printer to configure. + */ + static void setDebugPrinter(DebugPrinter* printer) + { + debugPrinter = printer; + } + + /** + * Returns the DebugPrinter object associated with the application. + * + * @return DebugPrinter The DebugPrinter object. + */ + static DebugPrinter* getDebugPrinter() + { + return debugPrinter; + } + + /** + * Sets the debug string to be displayed onscreen on top of the framebuffer. + */ + static void invalidateDebugRegion() + { + if (debugPrinter) + { + debugRegionInvalidRect.expandToFit(debugPrinter->getRegion()); + } + } + + /** + * Sets the debug string to be displayed onscreen on top of the framebuffer. + * + * @param [in] string The debug string to display onscreen. + */ + static void setDebugString(const char* string) + { + if (debugPrinter) + { + debugPrinter->setString(string); + invalidateDebugRegion(); + } + } + + /** + * Invalidates the entire screen. + * + * @param area The area to invalidate. + */ + void invalidate(); + + /** + * Invalidates the given area. + * + * @param area The area to invalidate. + */ + void invalidateArea(Rect area); + +protected: + /** Protected constructor. */ + Application(); + + /** + * Initiate a draw operation of the entire screen. Standard implementation is to + * delegate draw request to the current Screen. + */ + virtual void draw(); + + /** + * Initiate a draw operation of the specified region of the screen. Standard + * implementation is to delegate draw request to the current Screen. + * + * @param [in] rect The area to draw. + * + * @note Unlike Widget::draw this is safe to call from user code as it will properly traverse + * widgets in z-order. + * @note The coordinates given must be absolute coordinates. + */ + virtual void draw(Rect& rect); + + typedef Vector RectVector_t; ///< Type to ensure the same number of rects are in the Vector + Vector timerWidgets; ///< List of widgets that receive timer ticks. + uint8_t timerWidgetCounter[MAX_TIMER_WIDGETS]; ///< A counter for each potentially registered timer widget. Increase when registering for timer events, decrease when unregistering. + RectVector_t cachedDirtyAreas; ///< When draw caching is enabled, these rects keeps track of the dirty screen area. + RectVector_t lastRects; ///< The dirty areas from last frame that needs to be redrawn because we have swapped frame buffers. + Rect redraw; ///< Rect describing application requested invalidate area + bool transitionHandled; ///< True if the transition is done and Screen::afterTransition has been called. + static Screen* currentScreen; ///< Pointer to currently displayed Screen. + static Transition* currentTransition; ///< Pointer to current transition. + static Application* instance; ///< Pointer to the instance of the Application-derived subclass. @note Must be set by subclass constructor! + static DebugPrinter* debugPrinter; ///< Pointer to the DebugPrinter instance. + static Rect debugRegionInvalidRect; ///< Invalidated Debug Region +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_APPLICATION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp new file mode 100644 index 0000000..38ce776 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Bitmap.hpp @@ -0,0 +1,560 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Bitmap.hpp + * + * Declares the touchgfx::Bitmap class. + */ +#ifndef TOUCHGFX_BITMAP_HPP +#define TOUCHGFX_BITMAP_HPP + +#include + +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 6000000) +// Keil5 compiler issues irrelevant warning relating to missing ctor initialization for BitmapData. +#pragma diag_suppress 368 +#endif + +namespace touchgfx +{ +/** + * This type shall be used by the application to define unique IDs for all bitmaps in the + * system. The application shall define bitmap IDs in the range [0, number of bitmaps - + * 1]. + */ +typedef uint16_t BitmapId; + +const BitmapId BITMAP_ANIMATION_STORAGE = 0xFFFEU; ///< A virtual id representing animation storage. +const BitmapId BITMAP_INVALID = 0xFFFFU; ///< Define the bitmapId of an invalid bitmap + +/** + * This class provides a proxy object for a bitmap image stored in the application specific + * bitmap database. The proxy provides access to the raw bitmap data as well as metadata. + */ +class Bitmap +{ +public: + /** Color data of a clut can be stored in the following formats. */ + enum ClutFormat + { + CLUT_FORMAT_L8_ARGB8888, ///< 32-bit, 8 bits for each of red, green, blue and alpha + CLUT_FORMAT_L8_RGB888, ///< 24-bit, 8 bits for each of red, green and blue. No per pixel alpha channel + CLUT_FORMAT_L8_RGB565 ///< 16-bit, 5 bits for red, 6 bits for green, 5 bits for blue. No per pixel alpha channel + }; + + /** Data of a bitmap can be stored in the following formats. */ + enum BitmapFormat + { + RGB565, ///< 16-bit, 5 bits for red, 6 bits for green, 5 bits for blue. No alpha channel + RGB888, ///< 24-bit, 8 bits for each of red, green and blue. No alpha channel + ARGB8888, ///< 32-bit, 8 bits for each of red, green, blue and alpha channel + BW, ///< 1-bit, black / white. No alpha channel + BW_RLE, ///< 1-bit, black / white. No alpha channel. Image is compressed with horizontal RLE + GRAY2, ///< 2-bit grayscale + GRAY4, ///< 4-bit grayscale + ARGB2222, ///< 8-bit color + ABGR2222, ///< 8-bit color + RGBA2222, ///< 8-bit color + BGRA2222, ///< 8-bit color + L8, ///< 8-bit indexed color + A4, ///< 4-bit alpha level + CUSTOM ///< Non-standard platform specific format + }; + + /** Data of a bitmap. */ + struct BitmapData + { + const uint8_t* const data; ///< The data of this Bitmap + const uint8_t* const extraData; ///< The data of either the alpha channel (if present) or clut data in case of indexed color bitmap. 0 if not used + const uint16_t width; ///< The width of the Bitmap + const uint16_t height; ///< The height of the Bitmap + const uint16_t solidRect_x; ///< The x coordinate of the maximum solid rectangle of the Bitmap + const uint16_t solidRect_y; ///< The y coordinate of the maximum solid rectangle of the Bitmap + const uint16_t solidRect_width : 13; ///< The width of the maximum solid rectangle of the Bitmap + const uint16_t format_hi : 3; ///< Determine the format of the data (high 3 bits) + const uint16_t solidRect_height : 13; ///< The height of the maximum solid rectangle of the Bitmap + const uint16_t format_lo : 3; ///< Determine the format of the data (low 3 bits) + + /** + * Gets the Bitmap format by combining the high and low parts (format_hi << 3) | format_lo. + * + * @return The BitmapFormat + */ + BitmapFormat getFormat() const + { + return (BitmapFormat)((format_hi << 3) | format_lo); + } + }; + + /** Data of a dynamic Bitmap. */ + struct DynamicBitmapData + { + Rect solid; ///< The solidRect of this Bitmap + uint16_t width; ///< The width of the Bitmap + uint16_t height; ///< The height of the Bitmap + uint8_t format : 5; ///< Determine the format of the data + uint8_t inuse : 1; ///< Zero if not in use + uint8_t extra : 2; ///< Extra data field, dependent on format + uint8_t customSubformat; ///< Custom format specifier (or L8 palette length) + }; + + /** Cache bookkeeping. */ + struct CacheTableEntry + { + uint8_t* data; ///< Pointer to location of image data for this Bitmap in the cache. 0 if bitmap not cached. + }; + + /** + * Creates and binds a Bitmap instance to the corresponding entry in the BitmapData + * array. + * + * @param id (Optional) The unique bitmap identifier. + */ + Bitmap(const BitmapId id = BITMAP_INVALID) + : bitmapId(id) + { + } + + /** + * Gets the id of this Bitmap. + * + * @return The id of this Bitmap. + */ + BitmapId getId() const + { + assert(bitmaps != 0 && "Bitmap database has not been initialized."); + return bitmapId; + } + + /** + * Gets the id of this Bitmap. + * + * @return The id of this Bitmap. + */ + operator BitmapId() const + { + return getId(); + } + + /** + * Gets a pointer to the Bitmap data. + * + * @return A pointer to the raw Bitmap data. + * + * @note If this Bitmap is cached, it will return the cached version of Bitmap data. + */ + const uint8_t* getData() const; + + /** + * Gets a pointer to the extra (alpha) data, if present in the Bitmap. For images stored + * in L8 format, a pointer to the CLUT will be returned. For non-opaque RGB565 images, a + * pointer to the alpha channel will be returned. + * + * @return A pointer to the raw alpha channel data or CLUT. If no alpha channel or CLUT + * exist for the given Bitmap, 0 is returned. + * + * @note If this Bitmap is cached, it will return the cached version of alpha data for this + * Bitmap. + */ + const uint8_t* getExtraData() const; + + /** + * Gets the format of how the Bitmap is stored. + * + * @return The format of how the Bitmap data is stored. + */ + BitmapFormat getFormat() const; + + /** + * Gets the width of the Bitmap in pixels. + * + * @return The Bitmap width in pixels. + */ + uint16_t getWidth() const; + + /** + * Gets the height of the Bitmap in pixels. + * + * @return The Bitmap height in pixels. + */ + uint16_t getHeight() const; + + /** + * Gets the rectangle describing the dimensions of the Bitmap. + * + * @return a Rect describing the dimensions of this Bitmap. + */ + Rect getRect() const + { + return Rect(0, 0, getWidth(), getHeight()); + } + + /** + * Query if this object has an alpha channel. + * + * @return True if the bitmap contains an alpha channel (an alpha value for each pixel) + */ + bool isAlphaPerPixel() const + { + assert(bitmaps != 0 && "Bitmap database has not been initialized."); + if (getFormat() == L8) + { + return false; // No Alpha channel for indexed L8 bitmaps + } + return ((bitmaps != 0) && (bitmapId < numberOfBitmaps)) ? (bitmaps[bitmapId].extraData != 0) : false; + } + + /** + * Gets the largest solid, i.e. not transparent, rectangle in the Bitmap. + * + * @return The maximum solid rectangle of the Bitmap. + */ + Rect getSolidRect() const; + + /** + * Query if this object has transparent pixels. + * + * @return True if this bitmap has transparent pixels. + */ + bool hasTransparentPixels() const; + + /** + * Registers an array of bitmaps. All Bitmap instances are bound to this database. This + * function is called automatically from HAL::touchgfx_generic_init(). + * + * @param data A reference to the BitmapData storage array. + * @param n The number of bitmaps in the array. + * @param [in] cachep (Optional) Pointer to memory region in which bitmap + * data can be cached. + * @param csize (Optional) Size of cache memory region in bytes (0 if + * unused) + * @param numberOfDynamicBitmaps (Optional) Number of dynamic bitmaps to be allowed in + * the cache. + */ + static void registerBitmapDatabase(const BitmapData* data, const uint16_t n, uint16_t* cachep = 0, uint32_t csize = 0, + uint32_t numberOfDynamicBitmaps = 0); + + /** + * Cache this Bitmap into unused RAM in the bitmap cache. A memory region large enough + * to hold this bitmap must be configured and a large enough part of it must be + * available. Caching of a bitmap may involve a defragmentation of the bitmap cache. + * + * @param id The id of the Bitmap to cache. + * + * @return true if caching went well, false otherwise. + * + * @see registerBitmapDatabase, compactCache + */ + static bool cache(BitmapId id); + + /** + * Replace a Bitmap in RAM with another Bitmap. The Bitmaps must have same size. + * + * @param out The id of the Bitmap to remove from the cache. + * @param in The id of the Bitmap to cache. + * + * @return true if the replacement went well, false otherwise. + */ + static bool cacheReplaceBitmap(BitmapId out, BitmapId in); + + /** + * Remove this Bitmap from the RAM cache. Unless the Bitmap is + * otherwise stored in (slower) memory it can not be drawn anymore + * and must be cached again before use. The RAM freed can be used + * for caching of another bitmap. + * + * @param id The id of the Bitmap to cache. + * + * @return true if Bitmap was found and removed, false otherwise. + * + * @see registerBitmapDatabase + */ + static bool cacheRemoveBitmap(BitmapId id); + + /** + * Get address of cache buffer for this Bitmap. + * + * @param id The id of the Bitmap in cache. + * + * @return Address if Bitmap was found, zero otherwise. + * + * @note The address is only valid until next Bitmap::cache() call. + */ + static uint8_t* cacheGetAddress(BitmapId id); + + /** + * Check if the Bitmap is cached. + * + * @param id The id of the Bitmap. + * + * @return true if Bitmap is cached. + */ + static bool cacheIsCached(BitmapId id); + + /** + * Cache all bitmaps from the Bitmap Database into RAM. A memory region large enough to + * hold all bitmaps must be configured. + * + * @return True if all bitmaps where cached. + * + * @see cache + */ + static bool cacheAll(); + + /** Clears the cached bitmaps from RAM. */ + static void clearCache(); + + /** + * Create a dynamic Bitmap. The clutFormat parameter is ignored for bitmaps not in L8 format + * (consider using dynamicBitmapCreateL8 instead). Creation of a new dynamic bitmap may cause + * existing dynamic bitmaps to be moved in memory. Do not rely on bitmap memory addresses of + * dynamic bitmaps obtained from dynamicBitmapGetAddress() to be valid across calls to + * dynamicBitmapCreate(). + * + * @param width Width of the Bitmap. + * @param height Height of the Bitmap. + * @param format Bitmap format of the Bitmap. + * @param clutFormat (Optional) Color LookUp Table format of the Bitmap (only used if format + * is Bitmap::L8). + * + * @return BitmapId of the new Bitmap or #BITMAP_INVALID if cache memory is full. + * + * @see DynamicBitmapData, dynamicBitmapCreateL8, dynamicBitmapCreateCopy + */ + static BitmapId dynamicBitmapCreate(const uint16_t width, const uint16_t height, BitmapFormat format, ClutFormat clutFormat = CLUT_FORMAT_L8_ARGB8888); + + /** + * Create a dynamic Bitmap as a copy of an existing bitmap. + * + * @param id The ID of the bitmap to copy. + * + * @return BitmapId of the new Bitmap or #BITMAP_INVALID if cache memory is full. + * + * @see dynamicBitmapCreate + */ + static BitmapId dynamicBitmapCreateCopy(const BitmapId id); + + /** + * Create a dynamic L8 Bitmap. Creation of a new dynamic bitmap may cause existing dynamic + * bitmaps to be moved in memory. Do not rely on bitmap memory addresses of dynamic bitmaps + * obtained from dynamicBitmapGetAddress() to be valid across calls to dynamicBitmapCreate(). + * + * @param width Width of the Bitmap. + * @param height Height of the Bitmap. + * @param clutFormat Color LookUp Table format of the L8 Bitmap. + * @param clutSize (Optional) Color LookUp Table palette size (default=256). + * + * @return BitmapId of the new Bitmap or #BITMAP_INVALID if cache memory is full. + * + * @see DynamicBitmapData, dynamicBitmapCreate + */ + static BitmapId dynamicBitmapCreateL8(const uint16_t width, const uint16_t height, ClutFormat clutFormat, uint16_t clutSize = 256); + + /** + * Create a dynamic bitmap in custom format. size number of bytes + * is reserved in the dynamic bitmap cache. A more specific format + * can be given in the customSubformat parameter for use when + * handling more than one CUSTOM format. Set the solid rect if + * applicable. + * + * @param width Width of the bitmap. + * @param height Height of the bitmap. + * @param customSubformat Custom format specifier + * @param size Size in bytes of the dynamic bitmap + * + * @return BitmapId of the new bitmap or BITMAP_INVALID if cache memory is full. + * + * @note Creation of a new dynamic bitmap may cause existing dynamic bitmaps to be moved in + * memory. Do not rely on bitmap memory addresses of dynamic bitmaps obtained from + * dynamicBitmapGetAddress() to be valid across calls to dynamicBitmapCreateCustom() . + * + * @see dynamicBitmapGetAddress, dynamicBitmapCreate, dynamicBitmapSetSolidRect + */ + static BitmapId dynamicBitmapCreateCustom(const uint16_t width, const uint16_t height, uint8_t customSubformat, uint32_t size); + + /** + * Create a dynamic bitmap without reserving memory in the dynamic + * bitmap cache. The pixels must be already available in the + * memory, e.g. in flash. No copying is performed. + * + * @param width Width of the bitmap. + * @param height Height of the bitmap. + * @param pixels Pointer to the bitmap pixels. + * @param format Bitmap format of the bitmap. + * @param customSubformat Custom format specifier + * + * @return BitmapId of the new bitmap or BITMAP_INVALID if not possible. + * + * @see dynamicBitmapGetAddress, dynamicBitmapCreate, dynamicBitmapSetSolidRect + */ + static BitmapId dynamicBitmapCreateExternal(const uint16_t width, const uint16_t height, const void* pixels, BitmapFormat format, uint8_t customSubformat = 0); + + /** + * Fill a dynamic Bitmap with a color. If alpha is less than 255, the color will be blended onto + * the existing data in the dynamic bitmap. + * + * @param id The ID of the dynamic bitmap to fill. + * @param color The color. + * @param alpha (Optional) The alpha (default is 255, i.e. solid). + * + * @see dynamicBitmapCreateCopy, dynamicBitmapFillRect + */ + static void dynamicBitmapFill(const BitmapId id, const colortype color, const uint8_t alpha = 255); + + /** + * Fill parts of a dynamic Bitmap with a color. If alpha is less than 255, the color will be + * blended onto the existing data in the dynamic bitmap. + * + * @param id The ID of the dynamic bitmap to fill. + * @param rect The rectangle to fill. + * @param color The color. + * @param alpha (Optional) The alpha (default is 255, i.e. solid). + * + * @see dynamicBitmapCreateCopy, dynamicBitmapFill + */ + static void dynamicBitmapFillRect(const BitmapId id, const Rect& rect, const colortype color, const uint8_t alpha = 255); + + /** + * Delete a dynamic bitmap. + * + * @param id The BitmapId of the dynamic Bitmap. + * + * @return true if it succeeds, false if it fails. + */ + static bool dynamicBitmapDelete(BitmapId id); + + /** + * Check if a given bitmap id is the id of a dynamic bitmap. + * + * @param id The BitmapId of the dynamic Bitmap. + * + * @return true if the bitmap is dynamic, false otherwise. + */ + static bool isDynamicBitmap(BitmapId id); + + /** + * Get the address of the dynamic Bitmap data. It is important that the address of a + * dynamic Bitmap is not stored elsewhere as a dynamic Bitmap may be moved in memory + * when other bitmaps are added and removed. Only store the BitmapId and ask for the + * address of the Bitmap data when needed. The address of a dynamic bitmap may change + * when other dynamic bitmaps are added and removed. + * + * @param id The BitmapId of the dynamic bitmap. + * + * @return null if it fails, else an uint8_t*. + * + * @note Never keep the address of dynamic images, only store the BitmapId as that will not + * change. + */ + static uint8_t* dynamicBitmapGetAddress(BitmapId id); + + /** + * Set the solid rectangle of a dynamic Bitmap. Only relevant for ARGB8888 Bitmap and + * 8bpp Bitmap formats, as these formats include an alpha channel. The solid part of the + * Bitmap is drawn faster than the transparent parts. + * + * @param id The identifier. + * @param solidRect The solid rectangle. + * + * @return true if it succeeds, false if it fails. + */ + static bool dynamicBitmapSetSolidRect(BitmapId id, const Rect& solidRect); + + /** + * Updates the solid rectangle of a dynamic Bitmap to include the given rectangle. Only + * relevant for ARGB8888 bitmap and 8bpp bitmap formats, as these formats include an + * alpha channel. The solid part of the Bitmap is drawn faster than the transparent + * parts. + * + * @param id The identifier. + * @param solidRect The solid rectangle. + * + * @return true if it succeeds, false if it fails. + */ + static bool dynamicBitmapAddSolidRect(BitmapId id, const Rect& solidRect); + + /// @cond + /** + * Gets the subformat of the dynamic bitmap. Zero is returned if + * the subformat was not set. + * + * @return the subformat + */ + static uint8_t dynamicBitmapGetCustomSubformat(BitmapId id); + + /** + * @return The number of dynamic bitmaps. + */ + static uint32_t dynamicBitmapGetNumberOfBitmaps(); + /// @endcond + + /** + * Register a memory region in which Bitmap data can be cached. + * + * @param [in] cachep Pointer to memory region in which bitmap data can be + * cached. + * @param csize Size of cache memory region in bytes. + * @param numberOfDynamicBitmaps (Optional) Number of dynamic bitmaps to be allowed in + * the cache. + */ + static void setCache(uint16_t* cachep, uint32_t csize, uint32_t numberOfDynamicBitmaps = 0); + + /** + * Removes the Bitmap cache. The memory can hereafter be used for other purposes. All + * dynamic Bitmap IDs are invalid after this. + */ + static void removeCache(); + + /** + * Gets the address of the first unused memory in the cache. Can be used in advanced + * application to reduce power consumption of external RAM by turning off unused RAM. + * + * @return Returns the highest used address in the cache. + */ + static uint8_t* getCacheTopAddress() + { + return nextFreeData; + } + + /** + * Compact the bitmap cache to get continuous free memory on top. This method is called + * by Bitmap::cache when required. + */ + static void compactCache(); + +private: + static uint32_t getSizeOfBitmap(BitmapId id); + static uint32_t getSizeOfBitmapData(BitmapId id); + static uint32_t getSizeOfBitmapExtraData(BitmapId id); + static bool cacheInternal(BitmapId id, uint32_t size); + static bool isCustomDynamicBitmap(BitmapId id); + static bool copyBitmapToCache(BitmapId id, uint8_t* const dst); + static uint32_t firstFreeDynamicBitmapId(); + + BitmapId bitmapId; + static const BitmapData* bitmaps; + static DynamicBitmapData* dynBitmaps; + static CacheTableEntry* cacheTable; ///< Address of allocation point cache + static BitmapId* allocationTable; ///< Order of allocations in cache + static uint8_t* nextFreeData; + static uint16_t nextAllocationIndex; + static uint32_t memoryRemaining; + static uint32_t totalMemory; + static uint16_t numberOfBitmaps; + static uint16_t numberOfDynamicBitmaps; + static uint16_t uncachedCount; ///< Uncached images, sort of ... +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp new file mode 100644 index 0000000..3a54ff2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Callback.hpp @@ -0,0 +1,471 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Callback.hpp + * + * Declares the touchgfx::GenericCallback and touchgfx::Callback classes. + */ +#ifndef TOUCHGFX_CALLBACK_HPP +#define TOUCHGFX_CALLBACK_HPP + +namespace touchgfx +{ +/** + * GenericCallback is the base class for callbacks. + * + * The reason this base class exists, is that a normal Callback requires the class type + * where the callback function resides to be known. This is problematic for ie. + * framework widgets like AbstractButton, on which it should be possible to register a + * callback on object types that are user-specific and thus unknown to AbstractButton. + * This is solved by having AbstractButton contain a pointer to a GenericCallback + * instead. This pointer must then be initialized to point on an instance of Callback, + * created by the user, which is initialized with the appropriate object type. + * + * @tparam T1 The type of the first argument in the member function, or void if none. + * @tparam T2 The type of the second argument in the member function, or void if none. + * @tparam T3 The type of the third argument in the member function, or void if none. + * + * @see Callback + * + * @note As with Callback, this class exists in four versions to support callback functions + * taking zero, one, two or three arguments. + */ +template +class GenericCallback +{ +public: + /** Finalizes an instance of the GenericCallback class. */ + virtual ~GenericCallback() + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + * + * @param val1 This value will be passed as the first argument in the function call. + * @param val2 This value will be passed as the second argument in the function call. + * @param val3 This value will be passed as the third argument in the function call. + */ + virtual void execute(T1 val1, T2 val2, T3 val3) = 0; + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const = 0; +}; + +/** + * GenericCallback is the base class for callbacks. + * + * The reason this base class exists, is that a normal Callback requires the class type + * where the callback function resides to be known. This is problematic for ie. + * framework widgets like AbstractButton, on which it should be possible to register a + * callback on object types that are user-specific and thus unknown to AbstractButton. + * This is solved by having AbstractButton contain a pointer to a GenericCallback + * instead. This pointer must then be initialized to point on an instance of Callback, + * created by the user, which is initialized with the appropriate object type. + * + * @tparam T1 The type of the first argument in the member function, or void if none. + * @tparam T2 The type of the second argument in the member function, or void if none. + * + * @see Callback + * + * @note As with Callback, this class exists in four versions to support callback functions + * taking zero, one, two or three arguments. + */ +template +class GenericCallback +{ +public: + /** Finalizes an instance of the void> class. */ + virtual ~GenericCallback() + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + * + * @param val1 This value will be passed as the first argument in the function call. + * @param val2 This value will be passed as the second argument in the function call. + */ + virtual void execute(T1 val1, T2 val2) = 0; + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const = 0; +}; + +/** + * GenericCallback is the base class for callbacks. + * + * The reason this base class exists, is that a normal Callback requires the class type + * where the callback function resides to be known. This is problematic for ie. + * framework widgets like AbstractButton, on which it should be possible to register a + * callback on object types that are user-specific and thus unknown to AbstractButton. + * This is solved by having AbstractButton contain a pointer to a GenericCallback + * instead. This pointer must then be initialized to point on an instance of Callback, + * created by the user, which is initialized with the appropriate object type. + * + * @tparam T1 The type of the first argument in the member function, or void if none. + * + * @see Callback + * + * @note As with Callback, this class exists in four versions to support callback functions + * taking zero, one, two or three arguments. + */ +template +class GenericCallback +{ +public: + /** Finalizes an instance of the void> class. */ + virtual ~GenericCallback() + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + * + * @param val1 This value will be passed as the first argument in the function call. + */ + virtual void execute(T1 val1) = 0; + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const = 0; +}; + +/** + * GenericCallback is the base class for callbacks. + * + * The reason this base class exists, is that a normal Callback requires the class type + * where the callback function resides to be known. This is problematic for ie. + * framework widgets like AbstractButton, on which it should be possible to register a + * callback on object types that are user-specific and thus unknown to AbstractButton. + * This is solved by having AbstractButton contain a pointer to a GenericCallback + * instead. This pointer must then be initialized to point on an instance of Callback, + * created by the user, which is initialized with the appropriate object type. + * + * @see Callback + * + * @note As with Callback, this class exists in four versions to support callback functions + * taking zero, one, two or three arguments. + */ +template <> +class GenericCallback +{ +public: + /** Finalizes an instance of the GenericCallback class. */ + virtual ~GenericCallback() + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + */ + virtual void execute() = 0; + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const = 0; +}; + +/** + * A Callback is basically a wrapper of a pointer-to-member-function. + * + * It is used for registering callbacks between widgets. For instance, a Button can be + * configured to call a member function when it is clicked. + * + * The class is templated in order to provide the class type of the object in which the + * member function resides, and the argument types of the function to call. + * + * The Callback class exists in four versions, for supporting member functions with 0, + * 1, 2 or 3 arguments. The compiler will infer which type to use automatically. + * + * @tparam dest_type The type of the class in which the member function resides. + * @tparam T1 The type of the first argument in the member function, or void if none. + * @tparam T2 The type of the second argument in the member function, or void if none. + * @tparam T3 The type of the third argument in the member function, or void if none. + * + * @note The member function to call must return void. The function can have zero, one, two or + * three arguments of any type. + */ +template +struct Callback : public GenericCallback +{ + /** Initializes a new instance of the Callback class. */ + Callback() + : pobject(0), pmemfun_3(0) + { + } + + /** + * Initializes a Callback with an object and a pointer to the member function in that + * object to call. + * + * Initializes a Callback with an object and a pointer to the member function in that + * object to call. + * + * @param [in] pobject Pointer to the object on which the function should be called. + * @param [in] pmemfun_3 Address of member function. This is the version where function takes + * three arguments. + */ + Callback(dest_type* pobject, void (dest_type::*pmemfun_3)(T1, T2, T3)) + : pobject(pobject), pmemfun_3(pmemfun_3) + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + * + * @param t1 This value will be passed as the first argument in the function call. + * @param t2 This value will be passed as the second argument in the function call. + * @param t3 This value will be passed as the third argument in the function call. + */ + virtual void execute(T1 t1, T2 t2, T3 t3) + { + (pobject->*pmemfun_3)(t1, t2, t3); + } + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const + { + return (pobject != 0) && (pmemfun_3 != 0); + } + +private: + dest_type* pobject; + void (dest_type::*pmemfun_3)(T1, T2, T3); +}; + +/** + * A Callback is basically a wrapper of a pointer-to-member-function. + * + * It is used for registering callbacks between widgets. For instance, a Button can be + * configured to call a member function when it is clicked. + * + * The class is templated in order to provide the class type of the object in which the + * member function resides, and the argument types of the function to call. + * + * The Callback class exists in four versions, for supporting member functions with 0, 1, + * 2 or 3 arguments. The compiler will infer which type to use automatically. + * + * @tparam dest_type The type of the class in which the member function resides. + * @tparam T1 The type of the first argument in the member function, or void if none. + * @tparam T2 The type of the second argument in the member function, or void if none. + * + * @note The member function to call must return void. The function can have zero, one, two or + * three arguments of any type. + */ +template +struct Callback : public GenericCallback +{ + /** Initializes a new instance of the Callback class. */ + Callback() + : pobject(0), pmemfun_2(0) + { + } + + /** + * Initializes a Callback with an object and a pointer to the member function in that + * object to call. + * + * @param [in] pobject Pointer to the object on which the function should be called. + * @param [in] pmemfun_2 Address of member function. This is the version where function takes + * two arguments. + */ + Callback(dest_type* pobject, void (dest_type::*pmemfun_2)(T1, T2)) + : pobject(pobject), pmemfun_2(pmemfun_2) + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + * + * @param t1 This value will be passed as the first argument in the function call. + * @param t2 This value will be passed as the second argument in the function call. + */ + virtual void execute(T1 t1, T2 t2) + { + (pobject->*pmemfun_2)(t1, t2); + } + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const + { + return (pobject != 0) && (pmemfun_2 != 0); + } + +private: + dest_type* pobject; + void (dest_type::*pmemfun_2)(T1, T2); +}; + +/** + * A Callback is basically a wrapper of a pointer-to-member-function. + * + * It is used for registering callbacks between widgets. For instance, a Button can be + * configured to call a member function when it is clicked. + * + * The class is templated in order to provide the class type of the object in which the + * member function resides, and the argument types of the function to call. + * + * The Callback class exists in four versions, for supporting member functions with 0, 1, + * 2 or 3 arguments. The compiler will infer which type to use automatically. + * + * @tparam dest_type The type of the class in which the member function resides. + * @tparam T1 The type of the first argument in the member function, or void if none. + * + * @note The member function to call must return void. The function can have zero, one, two or + * three arguments of any type. + */ +template +struct Callback : public GenericCallback +{ + /** Initializes a new instance of the Callback class. */ + Callback() + : pobject(0), pmemfun_1(0) + { + } + + /** + * Initializes a Callback with an object and a pointer to the member function in that + * object to call. + * + * @param [in] pobject Pointer to the object on which the function should be called. + * @param [in] pmemfun_1 Address of member function. This is the version where function takes + * one argument. + */ + Callback(dest_type* pobject, void (dest_type::*pmemfun_1)(T1)) + : pobject(pobject), pmemfun_1(pmemfun_1) + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + * + * @param t1 This value will be passed as the first argument in the function call. + * + * @see isValid + */ + virtual void execute(T1 t1) + { + (pobject->*pmemfun_1)(t1); + } + + /** + * Query if this object is valid. + * + * @return true if valid, false if not. + */ + virtual bool isValid() const + { + return (pobject != 0) && (pmemfun_1 != 0); + } + +private: + dest_type* pobject; + void (dest_type::*pmemfun_1)(T1); +}; + +/** + * A Callback is basically a wrapper of a pointer-to-member-function. + * + * It is used for registering callbacks between widgets. For instance, a Button can be + * configured to call a member function when it is clicked. + * + * The class is templated in order to provide the class type of the object in which the + * member function resides, and the argument types of the function to call. + * + * The Callback class exists in four versions, for supporting member functions with 0, 1, + * 2 or 3 arguments. The compiler will infer which type to use automatically. + * + * @tparam dest_type The type of the class in which the member function resides. + * + * @note The member function to call must return void. The function can have zero, one, two or + * three arguments of any type. + */ +template +struct Callback : public GenericCallback<> +{ + /** Initializes a new instance of the Callback class. */ + Callback() + : pobject(0), pmemfun_0(0) + { + } + + /** + * Initializes a Callback with an object and a pointer to the member function in that + * object to call. + * + * @param [in] pobject Pointer to the object on which the function should be called. + * @param [in] pmemfun_0 Address of member function. This is the version where function takes + * zero arguments. + */ + Callback(dest_type* pobject, void (dest_type::*pmemfun_0)()) + : pobject(pobject), pmemfun_0(pmemfun_0) + { + } + + /** + * Calls the member function. Do not call execute unless isValid() returns true (ie. a + * pointer to the object and the function has been set). + */ + virtual void execute() + { + (pobject->*pmemfun_0)(); + } + + /** + * Function to check whether the Callback has been initialized with values. + * + * @return true If the callback is valid (i.e. safe to call execute). + */ + virtual bool isValid() const + { + return (pobject != 0) && (pmemfun_0 != 0); + } + +private: + dest_type* pobject; + void (dest_type::*pmemfun_0)(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CALLBACK_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp new file mode 100644 index 0000000..eb5d569 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Color.hpp @@ -0,0 +1,561 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Color.hpp + * + * Declares the touchgfx::Color class + */ +#ifndef TOUCHGFX_COLOR_HPP +#define TOUCHGFX_COLOR_HPP + +#include +#include + +namespace touchgfx +{ +/** Contains functionality for color conversion. */ +class Color +{ +public: + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + * + * @deprecated Please use getColorFromRGB(uint8_t,uint8_t,uint8_t) + */ + FORCE_INLINE_FUNCTION static colortype getColorFrom24BitRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return getColorFromRGB(red, green, blue); + } + + /** + * Gets the red color part of a color. + * + * @param color The color value. + * + * @return The red part of the color. + * + * @deprecated Use getRed(colortype) + */ + FORCE_INLINE_FUNCTION static uint8_t getRedColor(colortype color) + { + return getRed(color); + } + + /** + * Gets the green color part of a color. + * + * @param color The color value. + * + * @return The green part of the color. + * + * @deprecated Use getGreen(colortype) + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenColor(colortype color) + { + return getGreen(color); + } + + /** + * Gets the blue color part of a color. + * + * @param color The color value. + * + * @return The blue part of the color. + * + * @deprecated Use getBlue(colortype) + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueColor(colortype color) + { + return getBlue(color); + } + + /** + * Convert a given color from HSV (Hue, Saturation, Value) to RGB (Red, Green, Blue). + * + * @param hue The input Hue (0 to 255). + * @param saturation The input Saturation (0 to 255). + * @param value The input Value (0 to 255). + * @param [out] red The output Red (0 to 255). + * @param [out] green The output Green (0 to 255). + * @param [out] blue The output Blue (0 to 255). + * + * @note The conversion is an approximation. + * + * @deprecated Use getRGBFromHSV(uint8_t,uint8_t,uint8_t,uint8_t&,uint8_t&,uint8_t&) + */ + FORCE_INLINE_FUNCTION static void getRGBFrom24BitHSV(uint8_t hue, uint8_t saturation, uint8_t value, uint8_t& red, uint8_t& green, uint8_t& blue) + { + getRGBFromHSV(hue, saturation, value, red, green, blue); + } + + /** + * Convert a given color from RGB (Red, Green, Blue) to HSV (Hue, Saturation, Value). + * + * @param red The input Red. + * @param green The input Green. + * @param blue The input Blue. + * @param [out] hue The output Hue. + * @param [out] saturation The output Saturation. + * @param [out] value The output Value. + * + * @note The conversion is an approximation. + * + * @deprecated Use getHSVFromRGB(uint8_t,uint8_t,uint8_t,uint8_t&,uint8_t&,uint8_t&) + */ + FORCE_INLINE_FUNCTION static void getHSVFrom24BitRGB(uint8_t red, uint8_t green, uint8_t blue, uint8_t& hue, uint8_t& saturation, uint8_t& value) + { + getHSVFromRGB(red, green, blue, hue, saturation, value); + } + + /** + * Convert a given color from HSV (Hue, Saturation, Value) to RGB (Red, Green, Blue). + * + * @param hue The input Hue (0 to 255). + * @param saturation The input Saturation (0 to 255). + * @param luminance The input Value (0 to 255). + * @param [out] red The output Red (0 to 255). + * @param [out] green The output Green (0 to 255). + * @param [out] blue The output Blue (0 to 255). + * + * @note The conversion is an approximation. + * @deprecated Use getRGBFromHSL(uint8_t,uint8_t,uint8_t,uint8_t&,uint8_t&,uint8_t&) + */ + FORCE_INLINE_FUNCTION static void getRGBFrom24BitHSL(uint8_t hue, uint8_t saturation, uint8_t luminance, uint8_t& red, uint8_t& green, uint8_t& blue) + { + getRGBFromHSL(hue, saturation, luminance, red, green, blue); + } + + /** + * Convert a given color from RGB (Red, Green, Blue) to HSV (Hue, Saturation, Value). + * + * @param red The input Red (0 to 255). + * @param green The input Green (0 to 255). + * @param blue The input Blue (0 to 255). + * @param [out] hue The output Hue (0 to 255). + * @param [out] saturation The output Saturation (0 to 255). + * @param [out] luminance The output Value (0 to 255). + * + * @note The conversion is an approximation. + * + * @deprecated Use getHSLFrom24BitRGB(uint8_t,uint8_t,uint8_t,uint8_t&,uint8_t&,uint8_t&) + */ + FORCE_INLINE_FUNCTION static void getHSLFrom24BitRGB(uint8_t red, uint8_t green, uint8_t blue, uint8_t& hue, uint8_t& saturation, uint8_t& luminance) + { + getHSLFromRGB(red, green, blue, hue, saturation, luminance); + } + + /** + * Convert HSL (Hue, Saturation, Luminance) to HSV (Hue, Saturation, Value). The Hue is + * unaltered, the Saturation is changed and the Value is calculated. + * + * @param hue The hue (0 to 255). + * @param [in,out] saturation The saturation (0 to 255). + * @param luminance The luminance (0 to 255). + * @param [out] value The value (0 to 255). + * + * @deprecated Use getHSVFromHSL(uint8_t,uint8_t,int8_t,uint8_t&,uint8_t&,uint8_t&) + */ + FORCE_INLINE_FUNCTION static void getHSVFromHSL(uint8_t hue, uint8_t& saturation, uint8_t luminance, uint8_t& value) + { + value = luminance + LCD::div255(saturation * MIN(luminance, 255 - luminance)); + saturation = value == 0 ? 0 : 510 - ((luminance * 510) / value); + } + + /** + * Convert HSV (Hue, Saturation, Value) to HSL (Hue, Saturation, Luminance). The Hue is + * unaltered, the Saturation is changed and the Luminance is calculated. + * + * @param hue The hue (0 to 255). + * @param [in,out] saturation The saturation (0 to 255). + * @param value The value (0 to 255). + * @param [out] luminance The luminance (0 to 255). + * + * @deprecated Use getHSLFromHSV(uint8_t,uint8_t,int8_t,uint8_t&,uint8_t&,uint8_t&) + */ + FORCE_INLINE_FUNCTION static void getHSLFromHSV(uint8_t hue, uint8_t& saturation, uint8_t value, uint8_t& luminance) + { + uint16_t luminance2 = (value * (510 - saturation)) / 255; + luminance = luminance2 >> 1; + saturation = (luminance == 0 || luminance == 255) ? 0 : (uint8_t)(((value * 2 - luminance2) * 255) / MIN(luminance2, 510 - luminance2)); + } + + /** + * Generates a color representation to be used on the LCD, based on 24 bit RGB values. The + * embedded alpha value is set to 255. + * + * @param red Value of the red part (0-255). + * @param green Value of the green part (0-255). + * @param blue Value of the blue part (0-255). + * + * @return The color representation depending on LCD color format. + */ + FORCE_INLINE_FUNCTION static colortype getColorFromRGB(uint8_t red, uint8_t green, uint8_t blue) + { + return 0xFF000000 | (red << 16) | (green << 8) | (blue); + } + + /** + * Gets the red color part of a color. + * + * @param color The color value. + * + * @return The red part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRed(colortype color) + { + return color >> 16; + } + + /** + * Gets the green color part of a color. + * + * @param color The color value. + * + * @return The green part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreen(colortype color) + { + return color >> 8; + } + + /** + * Gets the blue color part of a color. + * + * @param color The color value. + * + * @return The blue part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlue(colortype color) + { + return color; + } + + /** + * Convert a given color from HSV (Hue, Saturation, Value) to RGB (Red, Green, Blue). + * + * @param hue The input Hue (0 to 255). + * @param saturation The input Saturation (0 to 255). + * @param value The input Value (0 to 255). + * @param [out] red The output Red (0 to 255). + * @param [out] green The output Green (0 to 255). + * @param [out] blue The output Blue (0 to 255). + * + * @note The conversion is an approximation. + */ + static void getRGBFromHSV(uint8_t hue, uint8_t saturation, uint8_t value, uint8_t& red, uint8_t& green, uint8_t& blue) + { + if (saturation == 0) + { + red = green = blue = value; + return; + } + + const uint8_t region = (hue * 6) >> 8; + const int next_region_start = ((((region + 1) << 8) + 5) / 6); // Can go up to 256, uint8_t not enough + const uint8_t region_size = next_region_start - (((region << 8) + 5) / 6); + const uint8_t remainder = 255 - (next_region_start - hue) * 255 / region_size; + + const uint8_t p = LCD::div255(value * (255 - saturation)); + const uint8_t q = LCD::div255(value * (255 - LCD::div255(saturation * remainder))); + const uint8_t t = LCD::div255(value * (255 - LCD::div255(saturation * (255 - remainder)))); + + switch (region) + { + case 0: + red = value, green = t, blue = p; + break; + case 1: + red = q, green = value, blue = p; + break; + case 2: + red = p, green = value, blue = t; + break; + case 3: + red = p, green = q, blue = value; + break; + case 4: + red = t, green = p, blue = value; + break; + default: + red = value, green = p, blue = q; + break; + } + } + + /** + * Convert a given color from RGB (Red, Green, Blue) to HSV (Hue, Saturation, Value). + * + * @param red The input Red. + * @param green The input Green. + * @param blue The input Blue. + * @param [out] hue The output Hue. + * @param [out] saturation The output Saturation. + * @param [out] value The output Value. + * + * @note The conversion is an approximation. + */ + static void getHSVFromRGB(uint8_t red, uint8_t green, uint8_t blue, uint8_t& hue, uint8_t& saturation, uint8_t& value) + { + const uint8_t rgbMin = MIN(MIN(red, green), blue); + const uint8_t rgbMax = MAX(MAX(red, green), blue); + const uint8_t rgbRange = rgbMax - rgbMin; + + value = rgbMax; + if (value == 0) + { + hue = 0; + saturation = 0; + return; + } + + saturation = 255 * rgbRange / value; + if (saturation == 0) + { + hue = 0; + } + else if (rgbMax == red) + { + if (green < blue) + { + hue = 0 + (42 * (green - blue) + rgbRange / 2) / rgbRange; // [0-42; 0] = [214; 0] + } + else + { + hue = 0 + (43 * (green - blue) + rgbRange / 2) / rgbRange; // [0; 0+43] = [0; 43] + } + } + else if (rgbMax == green) + { + if (blue < red) + { + hue = 86 + (43 * (blue - red) + rgbRange / 2) / rgbRange; // [86-43; 86] = [43; 86] + } + else + { + hue = 86 + (42 * (blue - red) + rgbRange / 2) / rgbRange; // [86; 86+42] = [86; 128] + } + } + else + { + hue = 171 + (43 * (red - green) + rgbRange / 2) / rgbRange; // [171-43; 171+43] = [128; 214] + } + } + + /** + * Convert a given color from HSV (Hue, Saturation, Value) to colortype. + * + * @param hue The input Hue (0 to 255). + * @param saturation The input Saturation (0 to 255). + * @param value The input Value (0 to 255). + * + * @return The colortype color. + * @note The conversion is an approximation. + */ + FORCE_INLINE_FUNCTION static colortype getColorFromHSV(uint8_t hue, uint8_t saturation, uint8_t value) + { + uint8_t red, green, blue; + getRGBFromHSV(hue, saturation, value, red, green, blue); + return getColorFrom24BitRGB(red, green, blue); + } + + /** + * Convert a given colortype color to HSV (Hue, Saturation, Value). + * + * @param color The input color. + * @param [out] hue The output Hue (0 to 255). + * @param [out] saturation The output Saturation (0 to 255). + * @param [out] value The output Value (0 to 255). + * + * @note The conversion is an approximation. + */ + FORCE_INLINE_FUNCTION static void getHSVFromColor(colortype color, uint8_t& hue, uint8_t& saturation, uint8_t& value) + { + getHSVFromRGB(getRed(color), getGreen(color), getBlue(color), hue, saturation, value); + } + + /** + * Convert HSL (Hue, Saturation, Luminance) to HSV (Hue, Saturation, Value). + * + * @param hsl_hue The input HSL hue (0 to 255). + * @param hsl_saturation The input HSL saturation (0 to 255). + * @param hsl_luminance The input HSL luminance (0 to 255). + * @param [out] hsv_hue The output HSV hue (0 to 255). + * @param [out] hsv_saturation The output HSV saturation (0 to 255). + * @param [out] hsv_value The output HSV value (0 to 255). + */ + FORCE_INLINE_FUNCTION static void getHSVFromHSL(uint8_t hsl_hue, uint8_t hsl_saturation, uint8_t hsl_luminance, uint8_t& hsv_hue, uint8_t& hsv_saturation, uint8_t& hsv_value) + { + hsv_hue = hsl_hue; + hsv_value = hsl_luminance + LCD::div255(hsl_saturation * MIN(hsl_luminance, 255 - hsl_luminance)); + hsv_saturation = hsv_value == 0 ? 0 : 510 - ((hsl_luminance * 510) / hsv_value); + } + + /** + * Convert HSV (Hue, Saturation, Value) to HSL (Hue, Saturation, Luminance). + * + * @param hsv_hue The input HSV hue (0 to 255). + * @param hsv_saturation The input HSV saturation (0 to 255). + * @param hsv_value The input HSV value (0 to 255). + * @param [out] hsl_hue The output HSL hue (0 to 255). + * @param [out] hsl_saturation The output HSL saturation (0 to 255). + * @param [out] hsl_luminance The output HSL luminance (0 to 255). + */ + FORCE_INLINE_FUNCTION static void getHSLFromHSV(uint8_t hsv_hue, uint8_t hsv_saturation, uint8_t hsv_value, uint8_t& hsl_hue, uint8_t& hsl_saturation, uint8_t& hsl_luminance) + { + hsl_hue = hsv_hue; + uint16_t luminance2 = (hsv_value * (510 - hsv_saturation)) / 255; + hsl_luminance = luminance2 >> 1; + hsl_saturation = (hsl_luminance == 0 || hsl_luminance == 255) ? 0 : (uint8_t)(((hsv_value * 2 - luminance2) * 255) / MIN(luminance2, 510 - luminance2)); + } + + /** + * Convert a given color from HSV (Hue, Saturation, Value) to RGB (Red, Green, Blue). + * + * @param hue The input Hue (0 to 255). + * @param saturation The input Saturation (0 to 255). + * @param luminance The input Value (0 to 255). + * @param [out] red The output Red (0 to 255). + * @param [out] green The output Green (0 to 255). + * @param [out] blue The output Blue (0 to 255). + * + * @note The conversion is an approximation. + */ + FORCE_INLINE_FUNCTION static void getRGBFromHSL(uint8_t hue, uint8_t saturation, uint8_t luminance, uint8_t& red, uint8_t& green, uint8_t& blue) + { + uint8_t hsv_hue, hsv_saturation, hsv_value; + getHSVFromHSL(hue, saturation, luminance, hsv_hue, hsv_saturation, hsv_value); + getRGBFromHSV(hsv_hue, hsv_saturation, hsv_value, red, green, blue); + } + + /** + * Convert a given color from RGB (Red, Green, Blue) to HSV (Hue, Saturation, Value). + * + * @param red The input Red (0 to 255). + * @param green The input Green (0 to 255). + * @param blue The input Blue (0 to 255). + * @param [out] hue The output Hue (0 to 255). + * @param [out] saturation The output Saturation (0 to 255). + * @param [out] luminance The output Value (0 to 255). + * + * @note The conversion is an approximation. + */ + FORCE_INLINE_FUNCTION static void getHSLFromRGB(uint8_t red, uint8_t green, uint8_t blue, uint8_t& hue, uint8_t& saturation, uint8_t& luminance) + { + uint8_t hsv_hue, hsv_saturation, hsv_value; + getHSVFromRGB(red, green, blue, hsv_hue, hsv_saturation, hsv_value); + getHSLFromHSV(hsv_hue, hsv_saturation, hsv_value, hue, saturation, luminance); + } + + /** + * Convert a given color from HSV (Hue, Saturation, Value) to colortype. + * + * @param hue The input Hue (0 to 255). + * @param saturation The input Saturation (0 to 255). + * @param luminance The input Value (0 to 255). + * + * @return The colortype color. + * + * @note The conversion is an approximation. + */ + FORCE_INLINE_FUNCTION static colortype getColorFromHSL(uint8_t hue, uint8_t saturation, uint8_t luminance) + { + uint8_t red, green, blue; + getRGBFromHSL(hue, saturation, luminance, red, green, blue); + return getColorFrom24BitRGB(red, green, blue); + } + + /** + * Convert a given colortype color to HSV (Hue, Saturation, Value). + * + * @param color The input color. + * @param [out] hue The output Hue (0 to 255). + * @param [out] saturation The output Saturation (0 to 255). + * @param [out] luminance The output Value (0 to 255). + * + * @note The conversion is an approximation. + */ + FORCE_INLINE_FUNCTION static void getHSLFromColor(colortype color, uint8_t& hue, uint8_t& saturation, uint8_t& luminance) + { + getHSLFrom24BitRGB(getRed(color), getGreen(color), getBlue(color), hue, saturation, luminance); + } + + /** + * Gets the red color part of a 16bpp color also known as + * RGB565. The red part (5 bits) is extracted and scaled to the + * full 0-255 byte range. + * + * @param color The color value in RGB565. + * + * @return The red part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getRedFromRGB565(uint16_t color) + { + const uint8_t red = (color >> 8) & 0xF8; + return red | (red >> 5); + } + + /** + * Gets the green color part of a 16bpp color also known as + * RGB565. The green part (6 bits) is extracted and scaled to the + * full 0-255 byte range. + * + * @param color The color value in RGB565. + * + * @return The green part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getGreenFromRGB565(uint16_t color) + { + const uint8_t green = (color >> 3) & 0xFC; + return green | (green >> 6); + } + + /** + * Gets the blue color part of a 16bpp color also known as + * RGB565. The blue part (5 bits) is extracted and scaled to the + * full 0-255 byte range. + * + * @param color The color value in RGB565. + * + * @return The blue part of the color. + */ + FORCE_INLINE_FUNCTION static uint8_t getBlueFromRGB565(uint16_t color) + { + const uint8_t blue = color << 3; + return blue | (blue >> 5); + } + + /** + * Convert 16bit RGB565 color to 32bit ARGB8888 color by expanding the 5,6,5 colors to full 8,8, + * 8 colors. The alpha value is set to zero. + * + * @param rgb565 The 16bit RGB565 color. + * + * @return The 32bit color value. + * + * @see getRedFromRGB565, getGreenFromRGB565, getBlueFromRGB565 + */ + FORCE_INLINE_FUNCTION static uint32_t rgb565toXrgb8888(uint16_t rgb565) + { + return (getRedFromRGB565(rgb565) << 16) | (getGreenFromRGB565(rgb565) << 8) | getBlueFromRGB565(rgb565); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_COLOR_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp new file mode 100644 index 0000000..33b7fbd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/ConstFont.hpp @@ -0,0 +1,93 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/ConstFont.hpp + * + * Declares the touchgfx::ConstFont class. + */ +#ifndef TOUCHGFX_CONSTFONT_HPP +#define TOUCHGFX_CONSTFONT_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A ConstFont is a Font implementation that has its contents defined at compile-time and + * usually placed in read-only memory. + * + * @see Font + * + * @note Pure virtual class. Create an application-specific implementation of getPixelData(). + */ +class ConstFont : public Font +{ +public: + /** + * Initializes a new instance of the ConstFont class. + * + * @param list The array of glyphs known to this font. + * @param size The number of glyphs in list. + * @param height The height in pixels of the highest character in this font. + * @param pixBelowBase The maximum number of pixels that can be drawn below the baseline in + * this font. + * @param bitsPerPixel The number of bits per pixel in this font. + * @param byteAlignRow The glyphs are saved with each row byte aligned. + * @param maxLeft The maximum a character extends to the left. + * @param maxRight The maximum a character extends to the right. + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + */ + ConstFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar); + + using Font::getGlyph; + + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const; + + /** + * Gets the pixel date associated with this glyph. + * + * @param glyph The glyph to get the pixels data from. + * + * @return Pointer to the pixel data of this glyph. + */ + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const = 0; + + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const = 0; + + /** + * Finds the glyph data associated with the specified unicode. + * + * @param unicode The character to look up. + * + * @return A pointer to the glyph node or null if the glyph was not found. + */ + const GlyphNode* find(Unicode::UnicodeChar unicode) const; + +protected: + const GlyphNode* glyphList; ///< The list of glyphs + uint16_t listSize; ///< The size of the list of glyphs + +private: + ConstFont() + : Font(0, 0, 0, 0, 0, 0, 0, 0), glyphList(0), listSize(0) + { + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CONSTFONT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp new file mode 100644 index 0000000..1b9d8b3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Drawable.hpp @@ -0,0 +1,714 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Drawable.hpp + * + * Declares the touchgfx::Drawable class. + */ +#ifndef TOUCHGFX_DRAWABLE_HPP +#define TOUCHGFX_DRAWABLE_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The Drawable class is an abstract definition of something that can be drawn. In the composite + * design pattern, the Drawable is the component interface. Drawables can be added to a + * screen as a tree structure through the leaf node class Widget and the Container + * class. A Drawable contains a pointer to its next sibling and a pointer to its parent + * node. These are maintained by the Container to which the Drawable is added. + * + * The Drawable interface contains two pure virtual functions which must be implemented + * by widgets, namely draw() and getSolidRect(). In addition it contains general + * functionality for receiving events and navigating the tree structure. + * + * The coordinates of a Drawable are always relative to its parent node. + * + * @see Widget, Container + */ +class Drawable +{ +public: + /** Initializes a new instance of the Drawable class. */ + Drawable() + : rect(), + cachedVisibleRect(), + parent(0), + nextSibling(0), + nextDrawChainElement(0), + cachedAbsX(0), + cachedAbsY(0), + touchable(false), + visible(true) + { + } + + /** Finalizes an instance of the Drawable class. */ + virtual ~Drawable() + { + } + + /** + * Draw this drawable. It is a requirement that the draw implementation does not draw + * outside the region specified by invalidatedArea. + * + * @param invalidatedArea The sub-region of this drawable that needs to be redrawn, + * expressed in coordinates relative to its parent (e.g. for a + * complete redraw, invalidatedArea will be (0, 0, width, + * height). + */ + virtual void draw(const Rect& invalidatedArea) const = 0; + + /** + * Get (the largest possible) rectangle that is guaranteed to be solid (opaque). This + * information is important, as any Drawable underneath the solid area does not need to + * be drawn. + * + * @return The solid rectangle part of the Drawable. + * + * @note The rectangle returned must be relative to upper left corner of the Drawable, meaning + * that a completely solid widget should return the full size Rect(0, 0, + * getWidth(), getHeight()). If no area can be guaranteed to be solid, an empty + * Rect must be returned. Failing to return the correct rectangle + * may result in errors on the display. + */ + virtual Rect getSolidRect() const = 0; + + /** + * Request that a region of this drawable is redrawn. All invalidated regions are collected + * and possibly merged with other regions that have been invalidated. Before the next tick, + * these regions will then be redrawn by the drawables, widgets and containers, covering the + * regions. + * + * To invalidate the entire Drawable, use invalidate() + * + * @param [in] invalidatedArea The area of this drawable to redraw expressed in relative + * coordinates. + * + * @see invalidate + */ + virtual void invalidateRect(Rect& invalidatedArea) const; + + /** + * Tell the framework that this entire Drawable needs to be redrawn. It is the same as + * calling invalidateRect() with Rect(0, 0, getWidth(), getHeight()) as argument. + * + * @see invalidateRect + */ + virtual void invalidate() const; + + /** + * Tell the framework that the contents of the Drawable needs to be redrawn. If the Drawable is + * invisible, nothing happens. Subclasses of Drawable are encouraged to implement this function + * and invalidate as little as possible, i.e. the smallest rectangle covering the visual element(s) + * drawn by the widget. + */ + virtual void invalidateContent() const + { + // Consider checking if *this is in the draw chain + if (visible) + { + invalidate(); + } + } + + /** + * Gets the next sibling node. This will be the next Drawable that has been added to the + * same Container as this Drawable. + * + * @return The next sibling. If there are no more siblings, the return value is 0. + */ + Drawable* getNextSibling() + { + return nextSibling; + } + + /** + * Function for obtaining the first child of this drawable if any. + * + * @return A pointer on the first child drawable if any. + * @see Container::getFirstChild + */ + virtual Drawable* getFirstChild() + { + return 0; + } + + /** + * Helper function for obtaining the largest solid rect (as implemented by + * getSolidRect()) expressed in absolute coordinates. Will recursively traverse to the + * root of the tree to find the proper location of the rectangle on the display. + * + * @return The (largest) solid rect (as implemented by getSolidRect()) expressed in absolute + * coordinates. + */ + virtual Rect getSolidRectAbsolute(); + + /** + * Function for obtaining the the last child of this drawable that intersects with the + * specified point. The last child is the Drawable that is drawn last and therefore the + * topmost child. Used in input event handling for obtaining the appropriate drawable + * that should receive the event. + * + * @param x The point of intersection expressed in coordinates relative to the + * parent. + * @param y The point of intersection expressed in coordinates relative to the + * parent. + * @param [out] last Last (topmost) Drawable on the given coordinate. + * + * @note Input events must be delegated to the last drawable of the tree (meaning highest z- + * order / front-most drawable). + */ + virtual void getLastChild(int16_t x, int16_t y, Drawable** last) = 0; + + /** + * Function for finding the visible part of this drawable. If the parent node has a + * smaller area than this Drawable, or if the Drawable is placed "over the edge" of the + * parent, the parent will act as a view port, cutting off the parts of this Drawable + * that are outside the region. Traverses the tree and yields a result expressed in + * absolute coordinates. + * + * @param [out] rect The region of the Drawable that is visible. + */ + virtual void getVisibleRect(Rect& rect) const; + + /** + * Gets the rectangle this Drawable covers, in coordinates relative to its parent. + * + * @return The rectangle this Drawable covers expressed in coordinates relative to its + * parent. + * + * @see getAbsoluteRect + */ + const Rect& getRect() const + { + return rect; + } + + /** + * Helper function for obtaining the rectangle this Drawable covers, expressed in + * absolute coordinates. + * + * @return The rectangle this Drawable covers expressed in absolute coordinates. + * + * @see getRect, translateRectToAbsolute + */ + Rect getAbsoluteRect() const; + + /** + * Helper function for converting a region of this Drawable to absolute coordinates. + * + * @param [in,out] r The Rect to translate. + */ + virtual void translateRectToAbsolute(Rect& r) const; + + /** + * Sets the size and position of this Drawable, relative to its parent. The same as + * calling setXY(), setWidth() and setHeight() in that order. + * + * @param x The x coordinate of this Drawable relative to its parent. + * @param y The y coordinate of this Drawable relative to its parent. + * @param width The width of this Drawable. + * @param height The height of this Drawable. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + * + * @see setXY,setWidthHeight,setPosition(const Drawable&) + */ + void setPosition(int16_t x, int16_t y, int16_t width, int16_t height) + { + setXY(x, y); + setWidthHeight(width, height); + } + + /** + * Expands the Drawable to have the same size as its parent with a given margin around + * the edge. If there is no parent, the position is set to the size of the entire display. + * + * @param margin (Optional) The margin. + */ + void expand(int margin = 0); + + /** Centers the Drawable inside its parent. */ + void center() + { + centerX(); + centerY(); + } + + /** Center the Drawable horizontally inside its parent. */ + void centerX() + { + assert(parent && "Cannot center a Drawable with no parent"); + setX((parent->getWidth() - getWidth()) / 2); + } + + /** Center the Drawable vertically inside its parent. */ + void centerY() + { + assert(parent && "Cannot center a Drawable with no parent"); + setY((parent->getHeight() - getHeight()) / 2); + } + + /** + * Gets the x coordinate of this Drawable, relative to its parent. + * + * @return The x value, relative to the parent. + */ + int16_t getX() const + { + return rect.x; + } + + /** + * Gets the y coordinate of this Drawable, relative to its parent. + * + * @return The y value, relative to the parent. + */ + int16_t getY() const + { + return rect.y; + } + + /** + * Gets the width of this Drawable. + * + * @return The width of this Drawable. + */ + int16_t getWidth() const + { + return rect.width; + } + + /** + * Gets the height of this Drawable. + * + * @return The height of this Drawable. + */ + int16_t getHeight() const + { + return rect.height; + } + + /** + * Sets the x coordinate of this Drawable, relative to its parent. + * + * @param x The new x value, relative to the parent. A negative value is allowed. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setX(int16_t x) + { + rect.x = x; + } + + /** + * Sets the y coordinate of this Drawable, relative to its parent. + * + * @param y The new y value, relative to the parent. A negative value is allowed. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setY(int16_t y) + { + rect.y = y; + } + + /** + * Sets the x and y coordinates of this Drawable, relative to its parent. The same as + * calling setX() followed by calling setY(). + * + * @param x The new x value, relative to the parent. A negative value is allowed. + * @param y The new y value, relative to the parent. A negative value is allowed. + * + * @see moveTo + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + void setXY(int16_t x, int16_t y) + { + setX(x); + setY(y); + } + + /** + * Sets the width of this drawable. + * + * @param width The new width. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setWidth(int16_t width) + { + rect.width = width; + } + + /** + * Sets the height of this drawable. + * + * @param height The new height. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + virtual void setHeight(int16_t height) + { + rect.height = height; + } + + /** + * This function can be called on parent nodes to signal that the size or position of + * one or more of its children has changed. Currently only used in ScrollableContainer + * to redraw scrollbars when the size of the scrolling contents changes. + */ + virtual void childGeometryChanged() + { + } + + /** + * Defines the event handler interface for ClickEvents. The default implementation + * ignores the event. The event is only received if the Drawable is touchable and + * visible. + * + * @param event The ClickEvent received from the HAL. + */ + virtual void handleClickEvent(const ClickEvent& event) + { + } + + /** + * Defines the event handler interface for GestureEvents. The default implementation + * ignores the event. The event is only received if the Drawable is touchable and + * visible. + * + * @param event The GestureEvent received from the HAL. + */ + virtual void handleGestureEvent(const GestureEvent& event) + { + } + + /** + * Sets the dimensions (width and height) of the Drawable without changing the x and y + * coordinates). + * + * @param width The width. + * @param height The height. + */ + void setWidthHeight(int16_t width, int16_t height) + { + setWidth(width); + setHeight(height); + } + + /** + * Sets the position of the Drawable to the same as the given Drawable. This will copy + * the x, y, width and height. + * + * @param drawable The Drawable. + * + * @see setPosition(int16_t,int16_t,int16_t,int16_t) + */ + void setPosition(const Drawable& drawable) + { + setPosition(drawable.getX(), drawable.getY(), drawable.getWidth(), drawable.getHeight()); + } + + /** + * Sets the x and y coordinates of this Drawable. + * + * @param drawable The Drawable to copy the x and y coordinates from. + * + * @see setXY(int16_t,int16_t) + */ + void setXY(const Drawable& drawable) + { + setXY(drawable.getX(), drawable.getY()); + } + + /** + * Sets the dimensions (width and height) of the Drawable without changing the x and y + * coordinates). + * + * @param drawable The Drawable to copy the width and height from. + * + * @see setWidthHeight(int16_t,int16_t) + */ + void setWidthHeight(const Drawable& drawable) + { + setWidthHeight(drawable.getWidth(), drawable.getHeight()); + } + + /** + * Sets the dimensions (width and height) of the Drawable without changing the x and y + * coordinates). + * + * @param bitmap The Bitmap to copy the width and height from. + * + * @see setWidthHeight(int16_t,int16_t) + */ + void setWidthHeight(const Bitmap& bitmap) + { + setWidthHeight(bitmap.getWidth(), bitmap.getHeight()); + } + + /** + * Sets the dimensions (width and height) of the Drawable without changing the x and y + * coordinates). + * + * @param rect The Rect to copy the width and height from. + * + * @see setWidthHeight(int16_t,int16_t) + */ + void setWidthHeight(const Rect& rect) + { + setWidthHeight(rect.width, rect.height); + } + + /** + * Defines the event handler interface for DragEvents. The default implementation + * ignores the event. The event is only received if the drawable is touchable and + * visible. + * + * @param event The DragEvent received from the HAL. + */ + virtual void handleDragEvent(const DragEvent& event) + { + } + + /** + * Called periodically by the framework if the Drawable instance has subscribed to timer + * ticks. + * + * @see Application::registerTimerWidget + */ + virtual void handleTickEvent() + { + } + + /** + * Controls whether this Drawable should be visible. Only visible Drawables will have + * their draw function called. Additionally, invisible drawables will not receive input + * events. + * + * @param vis true if this Drawable should be visible. By default, drawables are visible + * unless this function has been called with false as argument. + * + * @note For most Drawable widgets, changing this does normally not automatically yield a redraw. + */ + void setVisible(bool vis) + { + visible = vis; + } + + /** + * Controls whether this Drawable receives touch events or not. + * + * @param touch If true it will receive touch events, if false it will not. + */ + void setTouchable(bool touch) + { + touchable = touch; + } + + /** + * Gets whether this Drawable is visible. + * + * @return true if the Drawable is visible. + * + * @see setVisible + */ + bool isVisible() const + { + return visible; + } + + /** + * Gets whether this Drawable receives touch events or not. + * + * @return True if touch events are received. + * + * @see setTouchable + */ + bool isTouchable() const + { + return touchable; + } + + /** + * Returns the parent node. For the root container, the return value is 0. + * + * @return The parent node. For the root container, the return value is 0. + * + * @note A disconnected Drawable also has parent 0 which may cause strange side effects. + */ + Drawable* getParent() const + { + return parent; + } + + /** + * Moves the drawable. + * + * @param x The relative position to move to. + * @param y The relative position to move to. + * + * @see moveTo, setXY + * + * @note Will redraw the appropriate areas of the screen. + */ + virtual void moveRelative(int16_t x, int16_t y); + + /** + * Moves the drawable. + * + * @param x The absolute position to move to. + * @param y The absolute position to move to. + * + * @see moveRelative, setXY + * + * @note Will redraw the appropriate areas of the screen. + */ + virtual void moveTo(int16_t x, int16_t y) + { + moveRelative(x - rect.x, y - rect.y); + } + + /** + * Render the Drawable object into a dynamic bitmap. + * + * @param id The target dynamic bitmap to use for rendering. + */ + void drawToDynamicBitmap(BitmapId id); + +protected: + Rect rect; ///< The coordinates of this Drawable, relative to its parent. + /// @cond + Rect cachedVisibleRect; ///< Cached representation of currently visible area. For TouchGFX internal use. + /// @endcond + Drawable* parent; ///< Pointer to this drawable's parent. + Drawable* nextSibling; ///< Pointer to the next Drawable. Maintained by containers. + /// @cond + Drawable* nextDrawChainElement; ///< Next in draw chain. For TouchGFX internal use. + int16_t cachedAbsX; ///< Cached value of absolute x coordinate. For TouchGFX internal use. + int16_t cachedAbsY; ///< Cached value of absolute y coordinate. For TouchGFX internal use. + /// @endcond + bool touchable; ///< True if this drawable should receive touch events. + bool visible; ///< True if this drawable should be drawn. + + /// @cond + static const int16_t UNCACHED_INDICATOR = -1; ///< Constant representing uncached value. For TouchGFX internal use. + + /** + * For TouchGFX internal use only. + * + * Reset cached coordinate data. + * + * @note For TouchGFX internal use only. + */ + void resetDrawChainCache() + { + // Resetting the cached indicators + cachedVisibleRect.x = UNCACHED_INDICATOR; + cachedAbsX = UNCACHED_INDICATOR; + cachedAbsY = UNCACHED_INDICATOR; + } + + /** + * For TouchGFX internal use only. + * + * Obtain cached version of visible rect. + * + * @return The Visible rect for this drawable. Only calculated once. + * + * @note For TouchGFX internal use only. + */ + Rect& getCachedVisibleRect() + { + if (cachedVisibleRect.x == UNCACHED_INDICATOR) + { + Rect visibleRect(0, 0, getWidth(), getHeight()); + getVisibleRect(visibleRect); + cachedVisibleRect = visibleRect; + } + return cachedVisibleRect; + } + + /** + * For TouchGFX internal use only. + * + * Obtain cached version of absolute X-coord. + * + * @return The absolute x coordinate for this drawable. Only calculated once. + * + * @note For TouchGFX internal use only. + */ + int16_t getCachedAbsX() + { + if (cachedAbsX == UNCACHED_INDICATOR) + { + Rect absRect = getAbsoluteRect(); + cachedAbsX = absRect.x; + cachedAbsY = absRect.y; + } + return cachedAbsX; + } + + /** + * For TouchGFX internal use only. + * + * Obtain cached version of absolute Y-coord. + * + * @return The absolute y coordinate for this drawable. Only calculated once. + * + * @note For TouchGFX internal use only. + */ + int16_t getCachedAbsY() + { + if (cachedAbsY == UNCACHED_INDICATOR) + { + Rect absRect = getAbsoluteRect(); + cachedAbsX = absRect.x; + cachedAbsY = absRect.y; + } + return cachedAbsY; + } + + /** + * For TouchGFX internal use only. + * + * Configure linked list for draw chain. + * + * @param invalidatedArea Include drawables that intersect with this area only. + * @param [in,out] nextPreviousElement Modifiable element in linked list. + * + * @note For TouchGFX internal use only. + */ + virtual void setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement) + { + resetDrawChainCache(); + nextDrawChainElement = *nextPreviousElement; + *nextPreviousElement = this; + } + /// @endcond + + friend class Container; + friend class Screen; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DRAWABLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/EasingEquations.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/EasingEquations.hpp new file mode 100644 index 0000000..8aecffb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/EasingEquations.hpp @@ -0,0 +1,467 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/EasingEquations.hpp + * + * Declares the touchgfx::EasingEquations class + */ +#ifndef TOUCHGFX_EASINGEQUATIONS_HPP +#define TOUCHGFX_EASINGEQUATIONS_HPP + +#include + +namespace touchgfx +{ +/** + * This function pointer typedef matches the signature for all easing equations. Thereby + * #EasingEquation is a convenient shorthand for a pointer to any easing equation. + */ +typedef int16_t (*EasingEquation)(uint16_t, int16_t, int16_t, uint16_t); + +/** + * Defines the "Penner easing functions", which are a de facto standard for computing + * aesthetically pleasing motion animations. See http://easings.net/ for visual + * illustrations of the easing equations. + */ +class EasingEquations +{ +public: + /** + * Back easing in: Overshooting cubic easing: (s+1)*t^3 - s*t^2. Backtracking slightly, + * then reversing direction and moving to target. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t backEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Back easing out: Overshooting cubic easing: (s+1)*t^3 - s*t^2. Moving towards target, + * overshooting it slightly, then reversing and coming back to target. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t backEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Back easing in/out: Overshooting cubic easing: (s+1)*t^3 - s*t^2. Backtracking + * slightly, then reversing direction and moving to target, then overshooting target, + * reversing, and finally coming back to target. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t backEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Bounce easing in - exponentially decaying parabolic bounce. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t bounceEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Bounce easing out - exponentially decaying parabolic bounce. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t bounceEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Bounce easing in/out - exponentially decaying parabolic bounce. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t bounceEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Circular easing in: sqrt(1-t^2). Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t circEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Circular easing out: sqrt(1-t^2). Decelerating to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t circEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Circular easing in/out: sqrt(1-t^2). Acceleration until halfway, then deceleration. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t circEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Cubic easing in: t^3. Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t cubicEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Cubic easing out: t^3. Decelerating to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t cubicEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Cubic easing in/out: t^3. Acceleration until halfway, then deceleration. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t cubicEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Elastic easing in - exponentially decaying sine wave. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t elasticEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Elastic easing out - exponentially decaying sine wave. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t elasticEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Elastic easing in/out - exponentially decaying sine wave. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t elasticEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Exponential easing in: 2^t. Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t expoEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Exponential easing out: 2^t. Deceleration to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t expoEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Exponential easing in/out: 2^t. Accelerating until halfway, then decelerating. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t expoEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Simple linear tweening - no easing. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t linearEaseNone(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Simple linear tweening - no easing. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t linearEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Simple linear tweening - no easing. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t linearEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Simple linear tweening - no easing. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t linearEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quadratic easing in: t^2. Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quadEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quadratic easing out: t^2. Decelerating to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quadEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quadratic easing in/out: t^2. Acceleration until halfway, then deceleration. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quadEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quartic easing in: t^4. Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quartEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quartic easing out: t^4. Decelerating to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quartEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quartic easing in/out: t^4. Acceleration until halfway, then deceleration. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quartEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quintic/strong easing in: t^5. Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quintEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quintic/strong easing out: t^5. Decelerating to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quintEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Quintic/strong easing in/out: t^5. Acceleration until halfway, then deceleration. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t quintEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Sinusoidal easing in: sin(t). Accelerating from zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t sineEaseIn(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Sinusoidal easing out: sin(t). Decelerating to zero velocity. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t sineEaseOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + + /** + * Sinusoidal easing in/out: sin(t). Acceleration until halfway, then deceleration. + * + * @param t Time. The current time or step. + * @param b Beginning. The beginning value. + * @param c Change. The change between the beginning value and the destination value. + * @param d Duration. The total time or total number of steps. + * + * @return The current value as a function of the current time or step. + */ + static int16_t sineEaseInOut(uint16_t t, int16_t b, int16_t c, uint16_t d); + +private: + /** + * Round respect sign. + * + * @param resultFloating The result floating. + * + * @return An int16_t. + */ + FORCE_INLINE_FUNCTION static int16_t roundRespectSign(float resultFloating) + { + return static_cast((resultFloating > 0.0f) ? (resultFloating + 0.5f) : (resultFloating - 0.5f)); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_EASINGEQUATIONS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp new file mode 100644 index 0000000..8649638 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Event.hpp @@ -0,0 +1,50 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Event.hpp + * + * Declares the touchgfx::Event class. + */ +#ifndef TOUCHGFX_EVENT_HPP +#define TOUCHGFX_EVENT_HPP + +namespace touchgfx +{ +/** Simple base class for events. */ +class Event +{ +public: + /** The event types. */ + enum EventType + { + EVENT_CLICK, ///< A click + EVENT_DRAG, ///< A drag + EVENT_GESTURE ///< A gesture + }; + + /** + * Gets event type. + * + * @return The type of this event. + */ + virtual EventType getEventType() const = 0; + + /** Finalizes an instance of the Event class. */ + virtual ~Event() + { + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_EVENT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp new file mode 100644 index 0000000..c4ff309 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Font.hpp @@ -0,0 +1,511 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Font.hpp + * + * Declares the touchgfx::Font class. + */ +#ifndef TOUCHGFX_FONT_HPP +#define TOUCHGFX_FONT_HPP + +#include +#include + +namespace touchgfx +{ +/** Glyph flag definitions. */ +enum GlyphFlags +{ + GLYPH_DATA_KERNINGTABLEPOS_BIT8_10 = 0x07, ///< The 8th, 9th and 10th bit of the kerningTablePos + GLYPH_DATA_WIDTH_BIT8 = 0x08, ///< The 9th bit of "width" + GLYPH_DATA_HEIGHT_BIT8 = 0x10, ///< The 9th bit of "height" + GLYPH_DATA_TOP_BIT8 = 0x20, ///< The 9th bit of "top" + GLYPH_DATA_TOP_BIT9 = 0x40, ///< The sign bit of "top" + GLYPH_DATA_ADVANCE_BIT8 = 0x80 ///< The 9th bit of "advance" +}; + +#pragma pack(2) + +/** struct providing information about a glyph. Used by LCD when rendering. */ +struct GlyphNode +{ + uint32_t dataOffset; ///< The index to the data of this glyph + Unicode::UnicodeChar unicode; ///< The Unicode of this glyph. + uint8_t _width; ///< Width of the actual glyph data + uint8_t _height; ///< Height of the actual glyph data + uint8_t _top; ///< Vertical offset from baseline of the glyph + int8_t left; ///< Horizontal offset from the left of the glyph + uint8_t _advance; ///< Width of the glyph (including space to the left and right) + uint8_t _kerningTablePos; ///< Where are the kerning information for this glyph stored in the kerning table + uint8_t kerningTableSize; ///< How many entries are there in the kerning table (following kerningTablePos) for this glyph + uint8_t flags; ///< Additional glyph flags (font encoding and extra precision for width/height/top/advance) + + /** + * Gets the "kerningTablePos" value where the 8th and 9th bits are stored in flags. + * + * @return the right value of "kerningTablePos". + */ + FORCE_INLINE_FUNCTION uint16_t kerningTablePos() const + { + return ((flags & GLYPH_DATA_KERNINGTABLEPOS_BIT8_10) << 8) | _kerningTablePos; + } + + /** + * Gets the "width" value where the 9th bit is stored in flags. + * + * @return the right value of "width". + */ + FORCE_INLINE_FUNCTION uint16_t width() const + { + return ((flags & GLYPH_DATA_WIDTH_BIT8) << 5) | _width; + } + + /** + * Gets the "height" value where the 9th bit is stored in flags. + * + * @return the right value of "height". + */ + FORCE_INLINE_FUNCTION uint16_t height() const + { + return ((flags & GLYPH_DATA_HEIGHT_BIT8) << 4) | _height; + } + + /** + * Gets the "top" value where the 9th bit and the sign bit are stored in flags. + * + * @return the right value of "top". + */ + FORCE_INLINE_FUNCTION int16_t top() const + { + int16_t num = ((flags & GLYPH_DATA_TOP_BIT8) << 3) | _top; + return (flags & GLYPH_DATA_TOP_BIT9) ? num - 512 : num; + } + + /** + * Sets a new value for top. Used to adjust the vertical position of a glyph - this is + * used when positioning some Thai glyphs and some Arabic glyphs. + * + * @param newTop The new top. + */ + FORCE_INLINE_FUNCTION void setTop(int16_t newTop) + { + _top = newTop & 0xFF; + flags &= ~(GLYPH_DATA_TOP_BIT8 | GLYPH_DATA_TOP_BIT9); + flags |= (newTop & 0x300) >> 3; + } + + /** + * Gets the "advance" value where the 9th bit is stored in flags. + * + * @return the right value of "advance". + */ + FORCE_INLINE_FUNCTION uint16_t advance() const + { + return ((flags & GLYPH_DATA_ADVANCE_BIT8) << 1) | _advance; + } +}; +#pragma pack() + +#pragma pack(2) + +/** + * Structure providing information about a kerning for a given pair of characters. Used by LCD + * when rendering, calculating text width etc. + */ +struct KerningNode +{ + Unicode::UnicodeChar unicodePrevChar; ///< The Unicode for the first character in the kerning pair + int8_t distance; ///< The kerning distance +}; +#pragma pack() + +/** Defines an alias representing a Font ID. */ +typedef uint16_t FontId; + +/** + * Structure providing information about the contextual forms + * available in a font. + */ +struct FontContextualFormsTable +{ + /** Defines pointer to array of 5 unicodes type */ + typedef const Unicode::UnicodeChar (*arrayOf5UnicodesPtr)[5]; + + /** Defines pointer to array of 4 unicodes type */ + typedef const Unicode::UnicodeChar (*arrayOf4UnicodesPtr)[4]; + + const Unicode::UnicodeChar (*contextualForms4Long)[5]; ///< Table of contextual forms for sequences of 4 glyphs + const Unicode::UnicodeChar (*contextualForms3Long)[5]; ///< Table of contextual forms for sequences of 3 glyphs + const Unicode::UnicodeChar (*contextualForms2Long)[5]; ///< Table of contextual forms for sequences of 2 glyphs + const Unicode::UnicodeChar (*contextualForms0621_063a)[4]; ///< Table of contextual forms for glyphs 0x0621 to 0x63A + const Unicode::UnicodeChar (*contextualForms0641_064a)[4]; ///< Table of contextual forms for glyphs 0x0641 to 0x64A + const Unicode::UnicodeChar (*contextualForms06XX)[5]; ///< Table of contextual forms for remaining glyphs 0x06XX + uint16_t contextualForms4LongSize; ///< Length of the table + uint16_t contextualForms3LongSize; ///< Length of the table + uint16_t contextualForms2LongSize; ///< Length of the table + uint16_t contextualForms06XXSize; ///< Length of the table +}; + +/** + * The font base class. This class is abstract and requires the implementation of getGlyph. It + * provides utility functions such as obtaining string width and font height. + */ +class Font +{ +public: + /** Finalizes an instance of the Font class. */ + virtual ~Font() + { + } + + /** + * Gets the glyph data associated with the specified Unicode. Please note that in case + * of Thai letters and Arabic letters where diacritics can be placed relative to the + * previous character(s), please use TextProvider::getNextLigature() instead as it will + * create a temporary GlyphNode that will be adjusted with respect to X/Y position. + * + * @param unicode The character to look up. + * @param pixelData Pointer to the pixel data for the glyph if the glyph is + * found. This is set by this method. + * @param [out] bitsPerPixel Reference where to place the number of bits per pixel. + * + * @return A pointer to the glyph node or null if the glyph was not found. + */ + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const = 0; + + /** + * Gets the glyph data associated with the specified Unicode. Please note that in case + * of Thai letters and Arabic letters where diacritics can be placed relative to the + * previous character(s), please use TextProvider::getNextLigature() instead as it will + * create a temporary GlyphNode that will be adjusted with respect to X/Y position. + * + * @param unicode The character to look up. + * + * @return A pointer to the glyph node or null if the glyph was not found. + * + * @see TextProvider::getNextLigature + */ + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode) const + { + if (unicode == 0) + { + return 0; + } + const uint8_t* dummyPixelDataPointer = 0; + uint8_t bitsPerPixelDummy = 0; + const GlyphNode* glyph = getGlyph(unicode, dummyPixelDataPointer, bitsPerPixelDummy); + return glyph; + } + + /** + * Gets fallback character for the given font. The fallback character is the character + * used when no glyph is available for some character. If 0 (zero) is returned, there is + * no default character. + * + * @return The default character for the typography in case no glyph is available. + */ + virtual Unicode::UnicodeChar getFallbackChar() const + { + return fallbackCharacter; + } + + /** + * Gets ellipsis character for the given font. This is the character which is used when + * truncating long lines. + * + * @return The ellipsis character for the typography. + * + * @see TextArea::setWideTextAction + */ + virtual Unicode::UnicodeChar getEllipsisChar() const + { + return ellipsisCharacter; + } + + /** + * Gets the width in pixels of the specified string. If the string contains multiple + * lines, the width of the widest line is found. Please note that the correct number of + * arguments must be given if the text contains wildcards. + * + * It is recommended to use the getStringWidth() implementation with the TextDirection + * parameter to ensure correct calculation of the width. Kerning could result in + * different results depending on the TextDirection. This method assumes TextDirection + * to be TEXT_DIRECTION_LTR. + * + * @param text A null-terminated Unicode string with arguments to insert if the text + * contains wildcards. + * @param ... Variable arguments providing additional information inserted at wildcard + * placeholders. + * + * @return The width in pixels of the longest line of the specified string. + */ + virtual uint16_t getStringWidth(const Unicode::UnicodeChar* text, ...) const; + + /** + * Gets the width in pixels of the specified string. If the string contains multiple + * lines, the width of the widest line is found. Please note that the correct number of + * arguments must be given if the text contains wildcards. + * + * The TextDirection should be set correctly for the text supplied. For example the + * string "10 20 30" will be calculated differently depending on the TextDirection. If + * TextDirection is TEXT_DIRECTION_LTR the width is calculated as the with of "10 + * 20 30" (with kerning between all characters) but for TEXT_DIRECTION_RTL it is + * calculated as "10"+" "+"20"+" "+"30" (with kerning only between characters in the + * substrings and not between substrings). For most fonts there might not be a + * difference between the two calculations, but some fonts might cause slightly + * different results. + * + * @param textDirection The text direction. + * @param text A null-terminated Unicode string with arguments to insert if the text + * contains wildcards. + * @param ... Variable arguments providing additional information inserted at + * wildcard placeholders. + * + * @return The width in pixels of the longest line of the specified string. + */ + virtual uint16_t getStringWidth(TextDirection textDirection, const Unicode::UnicodeChar* text, ...) const; + + /** + * Gets the width in pixels of the specified character. + * + * @param c The Unicode character. + * + * @return The width in pixels of the specified character. + */ + virtual uint16_t getCharWidth(const Unicode::UnicodeChar c) const; + + /** + * Gets the number of blank pixels at the top of the given text. + * + * @param text A null-terminated Unicode string. + * @param ... Variable arguments providing additional information inserted at wildcard + * placeholders. + * + * @return The number of blank pixels above the text. + */ + virtual uint8_t getSpacingAbove(const Unicode::UnicodeChar* text, ...) const; + + /** + * Gets the height of the highest character in a given string. The height includes the + * spacing above the text which is included in the font. + * + * @param text A null-terminated Unicode string. + * @param ... Variable arguments providing additional information inserted at wildcard + * placeholders. + * + * @return The height if the given text. + */ + virtual uint16_t getMaxTextHeight(const Unicode::UnicodeChar* text, ...) const; + + /** + * Returns the height in pixels of this font. The returned value corresponds to the + * maximum height occupied by a character in the font. + * + * @return The height in pixels of this font. + * + * @note It is not sufficient to allocate text areas with this height. Use + * getMinimumTextHeight for this. + */ + FORCE_INLINE_FUNCTION virtual uint16_t getFontHeight() const + { + return fontHeight; + } + + /** + * Returns the minimum height needed for a text field that uses this font. Takes into + * account that certain characters (eg 'g') have pixels below the baseline, thus making + * the text height larger than the font height. + * + * @return The minimum height needed for a text field that uses this font. + */ + FORCE_INLINE_FUNCTION virtual uint16_t getMinimumTextHeight() const + { + return fontHeight + pixelsBelowBaseline; + } + + /** + * Gets bits per pixel for this font. + * + * @return The number of bits used per pixel in this font. + */ + FORCE_INLINE_FUNCTION virtual uint8_t getBitsPerPixel() const + { + return bPerPixel; + } + + /** + * Are the glyphs saved with each glyph row byte aligned? + * + * @return True if each glyph row is stored byte aligned, false otherwise. + */ + FORCE_INLINE_FUNCTION virtual uint8_t getByteAlignRow() const + { + return bAlignRow; + } + + /** + * Gets maximum pixels left of any glyph in the font. This is the max value of "left" + * for all glyphs. The value is negated so if a "g" has left=-6 maxPixelsLeft is 6. This + * value is calculated by the font converter. + * + * @return The maximum pixels left. + */ + FORCE_INLINE_FUNCTION uint8_t getMaxPixelsLeft() const + { + return maxPixelsLeft; + } + + /** + * Gets maximum pixels right of any glyph in the font. This is the max value of + * "width+left-advance" for all glyphs. The is the number of pixels a glyph reaches to + * the right of its normal area. This value is calculated by the font converter. + * + * @return The maximum pixels right. + */ + FORCE_INLINE_FUNCTION uint8_t getMaxPixelsRight() const + { + return maxPixelsRight; + } + + /** + * Gets the kerning distance between two characters. + * + * @param prevChar The Unicode value of the previous character. + * @param glyph the glyph object for the current character. + * + * @return The kerning distance between prevChar and glyph char. + */ + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const + { + return 0; + } + + /** + * Count the number of lines in a given text. + * + * @param text The text. + * @param ... Variable arguments providing additional information. + * + * @return The number of lines. + */ + virtual uint16_t getNumberOfLines(const Unicode::UnicodeChar* text, ...) const; + + /** + * Gets GSUB table. Currently only used for Devanagari fonts. + * + * @return The GSUB table or null if font has GSUB no table. + */ + virtual const uint16_t* getGSUBTable() const + { + return 0; + } + + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + return 0; + } + + /** + * Query if 'character' is invisible, zero width. + * + * @param character The character. + * + * @return True if invisible, zero width, false if not. + */ + FORCE_INLINE_FUNCTION static bool isInvisibleZeroWidth(Unicode::UnicodeChar character) + { + return character == 0xFEFF || character == 0x200B; + } + +protected: + /** + * Gets the width in pixels of the specified string. If the string contains multiple + * lines, the width of the widest line is found. Please note that the correct number of + * arguments must be given if the text contains wildcards. + * + * @param textDirection The text direction. + * @param text A null-terminated Unicode string with arguments to insert if the text + * contains wildcards. + * @param pArg Variable arguments providing additional information inserted at + * wildcard placeholders. + * + * @return The width in pixels of the longest line of the specified string. + * + * @note The string is assumed to be purely left-to-right. + */ + uint16_t getStringWidthLTR(TextDirection textDirection, const Unicode::UnicodeChar* text, va_list pArg) const; + + /** + * Gets the width in pixels of the specified string. If the string contains multiple + * lines, the width of the widest line is found. Please note that the correct number of + * arguments must be given if the text contains wildcards. + * + * The string is handled as a right-to-left string and subdivided into smaller text + * strings to correctly handle mixing of left-to-right and right-to-left strings. + * + * @param textDirection The text direction. + * @param text A null-terminated Unicode string with arguments to insert if the text + * contains wildcards. + * @param pArg Variable arguments providing additional information inserted at + * wildcard placeholders. + * + * @return The string width RTL. + */ + uint16_t getStringWidthRTL(TextDirection textDirection, const Unicode::UnicodeChar* text, va_list pArg) const; + + /** + * Initializes a new instance of the Font class. The protected constructor of a Font. + * + * @param height The font height in pixels. + * @param pixBelowBase The number of pixels below the base line. + * @param bitsPerPixel The number of bits per pixel. + * @param byteAlignRow The glyphs are saved with each row byte aligned. + * @param maxLeft The maximum left extend for a glyph in the font. + * @param maxRight The maximum right extend for a glyph in the font. + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + */ + Font(uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar) + : fontHeight(height), + pixelsBelowBaseline(pixBelowBase), + bPerPixel(bitsPerPixel), + bAlignRow(byteAlignRow), + maxPixelsLeft(maxLeft), + maxPixelsRight(maxRight), + fallbackCharacter(fallbackChar), + ellipsisCharacter(ellipsisChar) + { + } + + uint16_t fontHeight; ///< The font height in pixels + uint8_t pixelsBelowBaseline; ///< The number of pixels below the base line + uint8_t bPerPixel : 7; ///< The number of bits per pixel + uint8_t bAlignRow : 1; ///< The glyphs are saved with each row byte aligned + uint8_t maxPixelsLeft; ///< The maximum number of pixels a glyph extends to the left + uint8_t maxPixelsRight; ///< The maximum number of pixels a glyph extends to the right + Unicode::UnicodeChar fallbackCharacter; ///< The fallback character to use when no glyph exists for the wanted character + Unicode::UnicodeChar ellipsisCharacter; ///< The ellipsis character used for truncating long texts. + +private: + Font(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_FONT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp new file mode 100644 index 0000000..97d4441 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/FontManager.hpp @@ -0,0 +1,81 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/FontManager.hpp + * + * Declares the touchgfx::FontProvider class. + */ +#ifndef TOUCHGFX_FONTMANAGER_HPP +#define TOUCHGFX_FONTMANAGER_HPP + +#include + +namespace touchgfx +{ +/** + * A generic pure virtual definition of a FontProvider, which is a class capable of returning a + * Font based on a FontId. An application-specific derivation of this class must be + * implemented. + */ +class FontProvider +{ +public: + /** + * Gets a Font. + * + * @param fontId The FontId of the font to get. + * + * @return The font with a font id of fontId. + */ + virtual Font* getFont(FontId fontId) = 0; + + /** Finalizes an instance of the FontProvider class. */ + virtual ~FontProvider() + { + } + +private: +}; + +/** + * This class is the entry point for looking up a font based on a font id. Must be initialized + * with the appropriate FontProvider by the application. + */ +class FontManager +{ +public: + /** + * Sets the font provider. Must be initialized with the appropriate FontProvider by the + * application. + * + * @param [in] fontProvider Sets the font provider. Must be initialized with the + * appropriate FontProvider by the application. + */ + static void setFontProvider(FontProvider* fontProvider); + + /** + * Gets a font. + * + * @param fontId The FontId of the font to get. + * + * @return The font with a FontId of fontId. + */ + static Font* getFont(FontId fontId); + +private: + static FontProvider* provider; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_FONTMANAGER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/InternalFlashFont.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/InternalFlashFont.hpp new file mode 100644 index 0000000..6d82d01 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/InternalFlashFont.hpp @@ -0,0 +1,73 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/InternalFlashFont.hpp + * + * Declares the touchgfx::InternalFlashFont class. + */ +#ifndef TOUCHGFX_INTERNALFLASHFONT_HPP +#define TOUCHGFX_INTERNALFLASHFONT_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * An InternalFlashFont has both glyph table and glyph data placed in a flash which supports + * random access read (i.e. not a NAND flash) + * + * @see Font, ConstFont + */ +class InternalFlashFont : public ConstFont +{ +public: + /** + * Initializes a new instance of the InternalFlashFont class. + * + * @param list The array of glyphs known to this font. + * @param size The number of glyphs in list. + * @param height The height in pixels of the highest character in this font. + * @param pixBelowBase The maximum number of pixels that can be drawn below the + * baseline in this font. + * @param bitsPerPixel The number of bits per pixel in this font. + * @param byteAlignRow The glyphs are saved with each row byte aligned. + * @param maxLeft The maximum a character extends to the left. + * @param maxRight The maximum a character extends to the right. + * @param glyphDataInternalFlash Pointer to the glyph data for the font, placed in internal + * flash. + * @param kerningList pointer to the kerning data for the font, placed in internal + * flash. + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + */ + InternalFlashFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* glyphDataInternalFlash, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar); + + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + +private: + InternalFlashFont() + : ConstFont(0, 0, 0, 0, 0, 0, 0, 0, 0, 0), glyphData(0), kerningData(0) + { + } + const uint8_t* glyphData; ///< Information describing the glyph + const KerningNode* kerningData; ///< Information describing the kerning +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_INTERNALFLASHFONT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/JSMOCHelper.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/JSMOCHelper.hpp new file mode 100644 index 0000000..dda2bc6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/JSMOCHelper.hpp @@ -0,0 +1,186 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#ifndef TOUCHGFX_JSMOCHELPER_HPP +#define TOUCHGFX_JSMOCHELPER_HPP + +#include +#include + +/// @cond +namespace touchgfx +{ +/** + * Helper class providing caching of certain information while the JSMOC algorithm runs during + * draw operations. + * + * @note Not intended for application-level use. + * @note JSMOC is an abbreviation of Jesper, Søren & Martin's Occlusion Culling. + */ +class JSMOCHelper +{ +public: + /** Initializes a new instance of the JSMOCHelper class. */ + JSMOCHelper() + { + } + + /** + * Sets a widget. + * + * @param [in] newWidget The widget to operate on. + */ + void setWidget(Drawable* newWidget) + { + widget = newWidget; + + // Resetting the cached indicators + cachedVisibleRect.x = CACHED_INDICATOR; + cachedAbsX = CACHED_INDICATOR; + cachedAbsY = CACHED_INDICATOR; + } + + /** + * Gets the widget. + * + * @return The widget this helper operates on. + */ + Drawable* getWidget() + { + return widget; + } + + /** + * Gets the visible rect for the widget of this helper. + * + * @return The visible rect for the widget of this helper. Only calculated once. + */ + Rect& getCachedVisibleRect() + { + assert(widget != 0); + + if (!hasCachedVisibleRect()) + { + Rect visibleRect(0, 0, widget->getWidth(), widget->getHeight()); + widget->getVisibleRect(visibleRect); + cachedVisibleRect = visibleRect; + } + return cachedVisibleRect; + } + + /** + * Gets the absolute x coordinate for the widget of this helper. + * + * @return The absolute x coordinate for the widget of this helper. Only calculated once. + */ + int16_t getCachedAbsX() + { + if (!hasCachedAbsX()) + { + Rect absRect = widget->getAbsoluteRect(); + cachedAbsX = absRect.x; + cachedAbsY = absRect.y; + } + return cachedAbsX; + } + + /** + * Gets the absolute y coordinate for the widget of this helper. + * + * @return The absolute y coordinate for the widget of this helper. Only calculated once. + */ + int16_t getCachedAbsY() + { + if (!hasCachedAbsY()) + { + Rect absRect = widget->getAbsoluteRect(); + cachedAbsX = absRect.x; + cachedAbsY = absRect.y; + } + return cachedAbsY; + } + + /** + * Gets the width of the widget of this helper. + * + * @return The width of the widget of this helper. + */ + int16_t getWidth() + { + return widget->getWidth(); + } + + /** + * Gets the height of the widget of this helper. + * + * @return The height of the widget of this helper. + */ + int16_t getHeight() + { + return widget->getHeight(); + } + + /** + * Draws the widget of this helper. + * + * @param invalidatedArea The area of the widget to draw. + */ + void draw(const Rect& invalidatedArea) + { + widget->draw(invalidatedArea); + } + +private: + static const int16_t CACHED_INDICATOR = -1; + + Drawable* widget; + + Rect cachedVisibleRect; + + /** + * Query if this object has cached visible rectangle. + * + * @return True if cached visible rectangle, false if not. + */ + bool hasCachedVisibleRect() + { + return cachedVisibleRect.x != CACHED_INDICATOR; + } + + int16_t cachedAbsX; + int16_t cachedAbsY; + + /** + * Query if this object has cached abs x coordinate. + * + * @return True if cached abs x coordinate, false if not. + */ + bool hasCachedAbsX() + { + return cachedAbsX != CACHED_INDICATOR; + } + + /** + * Query if this object has cached abs y coordinate. + * + * @return True if cached abs y coordinate, false if not. + */ + bool hasCachedAbsY() + { + return cachedAbsY != CACHED_INDICATOR; + } +}; + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_JSMOCHELPER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Math3D.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Math3D.hpp new file mode 100644 index 0000000..1d5e01e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Math3D.hpp @@ -0,0 +1,383 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Math3D.hpp + * + * Declares the touchgfx::Quadruple, touchgfx::Point4, touchgfx::Vector4 + * and touchgfx::Matrix4x4 classes. + */ +#ifndef TOUCHGFX_MATH3D_HPP +#define TOUCHGFX_MATH3D_HPP + +#include + +namespace touchgfx +{ +class Point4; +class Vector4; +class Matrix4x4; + +/** + * Multiplication operator. + * + * @param multiplicand The first value to multiply. + * @param multiplier The second value to multiply. + * + * @return The result of the operation. + */ +Matrix4x4 operator*(const Matrix4x4& multiplicand, const Matrix4x4& multiplier); + +/** + * Multiplication operator. + * + * @param multiplicand The first value to multiply. + * @param multiplier The second value to multiply. + * + * @return The result of the operation. + */ +Point4 operator*(const Matrix4x4& multiplicand, const Point4& multiplier); + +/** Base class for homogeneous vectors and points. */ +class Quadruple +{ +public: + /** + * Gets an element. + * + * @param row The row (0-3). + * + * @return The element. + */ + FORCE_INLINE_FUNCTION float getElement(int row) const + { + return elements[row]; + } + + /** + * Get x coordinate. + * + * @return The x coordinate. + */ + FORCE_INLINE_FUNCTION float getX() const + { + return elements[0]; + } + + /** + * Get y coordinate. + * + * @return The y coordinate. + */ + FORCE_INLINE_FUNCTION float getY() const + { + return elements[1]; + } + + /** + * Get z coordinate. + * + * @return The z coordinate. + */ + FORCE_INLINE_FUNCTION float getZ() const + { + return elements[2]; + } + + /** + * Get w coordinate. + * + * @return The w coordinate. + */ + FORCE_INLINE_FUNCTION float getW() const + { + return elements[3]; + } + + /** + * Sets an element. + * + * @param row The row (0-3). + * @param value The new value. + */ + FORCE_INLINE_FUNCTION void setElement(int row, float value) + { + elements[row] = value; + } + + /** + * Sets an x coordinate. + * + * @param value The new value. + */ + FORCE_INLINE_FUNCTION void setX(float value) + { + elements[0] = value; + } + + /** + * Sets a y coordinate. + * + * @param value The new value. + */ + FORCE_INLINE_FUNCTION void setY(float value) + { + elements[1] = value; + } + + /** + * Sets a z coordinate. + * + * @param value The new value. + */ + FORCE_INLINE_FUNCTION void setZ(float value) + { + elements[2] = value; + } + + /** + * Sets a w coordinate. + * + * @param value The new value. + */ + FORCE_INLINE_FUNCTION void setW(float value) + { + elements[3] = value; + } + +protected: + /** Initializes a new instance of the Quadruple class. */ + FORCE_INLINE_FUNCTION Quadruple() + { + elements[0] = elements[1] = elements[2] = elements[3] = 0; ///< The elements[ 3] + } + + /** + * Initializes a new instance of the Quadruple class. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param z The z coordinate. + * @param w The w coordinate. + */ + FORCE_INLINE_FUNCTION Quadruple(float x, float y, float z, float w) + { + elements[0] = x; + elements[1] = y; + elements[2] = z; + elements[3] = w; + } + + float elements[4]; ///< The elements[4] +}; + +/** + * This class represents a homogeneous 3D point. + * + * @see Quadruple + */ +class Point4 : public Quadruple +{ +public: + /** Initializes a new instance of the Point4 class. */ + FORCE_INLINE_FUNCTION Point4() + : Quadruple(0, 0, 0, 1) + { + } + + /** + * Initializes a new instance of the Point4 class. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param z The z coordinate. + */ + FORCE_INLINE_FUNCTION Point4(float x, float y, float z) + : Quadruple(x, y, z, 1) + { + } +}; + +/** + * This class represents a homogeneous 3D vector. + * + * @see Quadruple + */ +class Vector4 : public Quadruple +{ +public: + /** Initializes a new instance of the Vector4 class. */ + FORCE_INLINE_FUNCTION Vector4() + : Quadruple(0, 0, 0, 0) + { + } + + /** + * Initializes a new instance of the Vector4 class. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param z The z coordinate. + */ + FORCE_INLINE_FUNCTION Vector4(float x, float y, float z) + : Quadruple(x, y, z, 0) + { + } + + /** + * Cross product. + * + * @param operand The second operand. + * + * @return The result of the operation. + */ + FORCE_INLINE_FUNCTION Vector4 crossProduct(const Vector4& operand) + { + float X = getY() * operand.getZ() - getZ() * operand.getY(); + float Y = getZ() * operand.getX() - getX() * operand.getZ(); + float Z = getX() * operand.getY() - getY() * operand.getX(); + + return Vector4(X, Y, Z); + } +}; + +/** This class represents row major 4x4 homogeneous matrices. */ +class Matrix4x4 +{ +public: + /** Initializes a new instance of the Point4 class. */ + Matrix4x4(); + + /** + * Gets an element. + * + * @param row The row (0-3). + * @param column The column (0-3). + * + * @return The element. + */ + FORCE_INLINE_FUNCTION float getElement(int row, int column) const + { + return elements[row][column]; + } + + /** + * Sets view distance. + * + * @param distance The distance. + */ + void setViewDistance(float distance); + + /** + * Sets an element. + * + * @param row The row. + * @param column The column. + * @param value The value. + * + * @return A matrix_4x4& + */ + FORCE_INLINE_FUNCTION Matrix4x4 setElement(int row, int column, float value) + { + elements[row][column] = value; + + return *this; + } + + /** + * Concatenate x coordinate rotation. + * + * @param radians The radians. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateXRotation(float radians); + + /** + * Concatenate y coordinate rotation. + * + * @param radians The radians. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateYRotation(float radians); + + /** + * Concatenate z coordinate rotation. + * + * @param radians The radians. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateZRotation(float radians); + + /** + * Concatenate x coordinate translation. + * + * @param distance The distance. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateXTranslation(float distance); + + /** + * Concatenate y coordinate translation. + * + * @param distance The distance. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateYTranslation(float distance); + + /** + * Concatenate z coordinate translation. + * + * @param distance The distance. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateZTranslation(float distance); + + /** + * Concatenate x coordinate scale. + * + * @param distance The distance. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateXScale(float distance); + + /** + * Concatenate y coordinate scale. + * + * @param distance The distance. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateYScale(float distance); + + /** + * Concatenate z coordinate scale. + * + * @param distance The distance. + * + * @return A matrix_4x4& + */ + Matrix4x4& concatenateZScale(float distance); + +protected: + float elements[4][4]; ///< The elements[4][4] +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_MATH3D_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp new file mode 100644 index 0000000..cc3abed --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Screen.hpp @@ -0,0 +1,294 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Screen.hpp + * + * Declares the touchgfx::Screen class. + */ +#ifndef TOUCHGFX_SCREEN_HPP +#define TOUCHGFX_SCREEN_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +class Drawable; +class Transition; + +/** + * A Screen represents a full-screen drawable area. Applications create specific screens by + * subclassing this class. Each Screen has a root container to which drawables are + * added. The Screen makes sure to delegate draw requests and various events to the + * appropriate drawables in correct order. + */ +class Screen +{ +public: + /** Initializes a new instance of the Screen class. */ + Screen(); + + /** Finalizes an instance of the Screen class. */ + virtual ~Screen() + { + } + + /** + * Tells the screen to draw its entire area. + * + * @note The more specific draw(Rect&) version is preferred when possible. + */ + void draw(); + + /** + * Starts a JSMOC run, analyzing what parts of what widgets should be redrawn. + * + * @param [in] invalidatedArea The area to redraw, expressed in absolute coordinates. + * + * @note SMOC is an abbreviation of Søren & Martin's Occlusion Culling. + */ + void startSMOC(const Rect& invalidatedArea); + + /** + * Recursive JSMOC function. This is the actual occlusion culling implementation. + * + * @param [in] invalidatedArea The area to redraw, expressed in absolute coordinates. + * @param [in] widgetToDraw Widget currently being drawn. + * + * @note JSMOC is an abbreviation of Jesper, Søren & Martin's Occlusion Culling. + */ + void JSMOC(const Rect& invalidatedArea, Drawable* widgetToDraw); + + /** + * Tell the screen to draw the specified area. Will traverse the drawables tree from in + * z-order and delegate draw to them. + * + * @param [in] rect The area in absolute coordinates. + * + * @note The given rect must be in absolute coordinates. + */ + virtual void draw(Rect& rect); + + /** + * Called by Application::switchScreen() when this screen is going to be displayed. Base + * version does nothing, but place any screen specific initialization code in an + * overridden version. + * + * @see Application::switchScreen + */ + virtual void setupScreen() + { + } + + /** + * Called by Application::handleTickEvent() when the transition to the screen is done. Base + * version does nothing, but override to do screen specific initialization code that has + * to be done after the transition to the screen. + * + * @see Application::handleTickEvent + */ + virtual void afterTransition() + { + } + + /** + * Called by Application::switchScreen() when this screen will no longer be displayed. + * Base version does nothing, but place any screen specific cleanup code in an + * overridden version. + * + * @see Application::switchScreen + */ + virtual void tearDownScreen() + { + } + + /** + * Traverse the drawables in reverse z-order and notify them of a click event. + * + * @param event The event to handle. + */ + virtual void handleClickEvent(const ClickEvent& event); + + /** + * Traverse the drawables in reverse z-order and notify them of a drag event. + * + * @param event The event to handle. + */ + virtual void handleDragEvent(const DragEvent& event); + + /** + * Handle gestures. Traverses drawables in reverse-z and notifies them of the gesture. + * + * @param event The event to handle. + */ + virtual void handleGestureEvent(const GestureEvent& event); + + /** + * Called by the Application on the current screen with a frequency of + * Application::TICK_INTERVAL_MS. + */ + virtual void handleTickEvent() + { + } + + /** + * Called by the Application on the reception of a "key", the meaning of which is + * platform/application specific. Default implementation does nothing. + * + * @param key The key to handle. + */ + virtual void handleKeyEvent(uint8_t key) + { + } + + /** + * Determines if using JSMOC. + * + * @return true if this screen uses the JSMOC drawing algorithm. + */ + bool usingSMOC() const + { + return useSMOC; + } + + /** + * Enables the transition to access the containers. + * + * @param [in] trans The transition to bind. + */ + void bindTransition(Transition& trans); + + /** + * Obtain a reference to the root container of this screen. + * + * @return The root container. + */ + Container& getRootContainer() + { + return container; + } + + /** + * Gets width of the current screen. In most cases, this is the same as HAL::DISPLAY_WIDTH. + * + * @return The screen width. + */ + int16_t getScreenWidth() const + { + return HAL::DISPLAY_WIDTH; + } + + /** + * Gets height of the current screen. In most cases, this is the same as HAL::DISPLAY_HEIGHT. + * + * @return The screen height. + */ + int16_t getScreenHeight() const + { + return HAL::DISPLAY_HEIGHT; + } + +protected: + /** + * Determines whether to use JSMOC or painter's algorithm for drawing. + * + * @param enabled true if JSMOC should be enabled, false if disabled (meaning painter's + * algorithm is employed instead). + */ + void useSMOCDrawing(bool enabled); + + /** + * Add a drawable to the content container. + * + * @param [in] d The Drawable to add. + * + * @note Must not be called with a Drawable that was already added to the screen. If in doubt, + * call remove() first. + */ + void add(Drawable& d) + { + container.add(d); + } + + /** + * Inserts a Drawable after a specific child node. See Container::insert. + * + * @param [in] previous The Drawable to insert after. If null, insert as header. + * @param [in] d The Drawable to insert. + * + * @see Container::insert + * + * @note As with add, do not add the same drawable twice. + */ + void insert(Drawable* previous, Drawable& d) + { + container.insert(previous, d); + } + + /** + * Request that a region of this root container on the screen is redrawn. See + * Container::invalidateRect. + * + * To invalidate the entire Screen, use invalidate() + * + * @param [in] invalidatedArea The area of this drawable to redraw expressed in coordinates + * relative to the root container. + * + * @see Container::invalidateRect + * + * @note The invalidatedArea position is relative to the root container, which is usually the + * same as the Screen coordinates. + */ + void invalidateRect(Rect& invalidatedArea) const + { + container.invalidateRect(invalidatedArea); + } + + /** + * Tell the framework that this entire Screen needs to be redrawn. + * + * @see Container::invalidate + */ + void invalidate() const + { + container.invalidate(); + } + + /** + * Removes a drawable from the content container. Safe to call even if the drawable was + * never added (in which case nothing happens). + * + * @param [in] d The Drawable to remove. + */ + void remove(Drawable& d) + { + container.remove(d); + } + + Container container; ///< The container contains the contents of the screen. + + Drawable* focus; ///< The drawable currently in focus (set when DOWN_PRESSED is received). + +private: + int16_t fingerAdjustmentX; + int16_t fingerAdjustmentY; + bool useSMOC; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCREEN_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp new file mode 100644 index 0000000..4a8091f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/TextProvider.hpp @@ -0,0 +1,323 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/TextProvider.hpp + * + * Declares the touchgfx::TextProvider class. + */ +#ifndef TOUCHGFX_TEXTPROVIDER_HPP +#define TOUCHGFX_TEXTPROVIDER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The TextProvider is used in drawing basic strings and strings with one or two wildcards. The + * TextProvider enables wildcard expansion of the string at the time it is written to + * the LCD. + * + * Wildcards specified as <placeholder> are converted to Unicode value 2 by the + * text converter tool, and the placeholders are automatically expanded with the + * specified wildcard buffers at runtime. + */ +class TextProvider +{ +public: + static const uint32_t MAX_32BIT_INTEGER_DIGITS = 33U; ///< Max number of digits used for the text representation of a 32 bit integer. + + /** + * Initializes a new instance of the TextProvider class. + * + * @note The user must call initialize() before characters can be provided. + */ + TextProvider(); + + /** + * Initializes the TextProvider. Each '\2' character in the format is replaced by one + * UnicodeChar* argument from pArg. + * + * @param stringFormat The string to format. + * @param pArg Format arguments in the form of a va_list. + * @param gsubTable (Optional) Pointer to GSUB table with Unicode substitution rules. + * @param formsTable (Optional) Pointer to contextual forms table with Unicode substitution rules (for arabic). + */ + void initialize(const Unicode::UnicodeChar* stringFormat, va_list pArg, const uint16_t* gsubTable = 0, const FontContextualFormsTable* formsTable = 0); + + /** + * Initializes the TextProvider. Each '\2' character in the format is replaced by one + * UnicodeChar* argument from pArg. + * + * @param stringFormat The string to format. + * @param gsubTable (Optional) Pointer to GSUB table with Unicode substitution rules. + * @param formsTable (Optional) Pointer to contextual forms table with Unicode substitution rules (for arabic). + * @param ... Variable arguments providing additional information. + */ + void initialize(const Unicode::UnicodeChar* stringFormat, const uint16_t* gsubTable = 0, const FontContextualFormsTable* formsTable = 0, ...); + + /** + * Gets the next character. For Arabic and Thai, it is important to use the + * getNextLigature instead. + * + * @return The next character of the expanded string or 0 if end of string is reached. + * + * @see TextProvider::getNextLigature + */ + Unicode::UnicodeChar getNextChar(); + + /** + * Tells if the end of the string has been reached. + * + * @return True if the end of the string has been reached, false if not. + * + * @see TextProvider::getNextLigature() + */ + bool endOfString(); + + /** + * Gets the next ligature. For most languages this is simply the next Unicode character + * from the buffer, but e.g. Arabic has different ligatures for each character. Thai + * character placement might also depend on previous characters. It is recommended to + * use getNextLigature with font and glyph parameters to ensure coming glyphs in a text + * are placed correctly. + * + * @param direction The direction. + * + * @return The next character of the expanded string or 0 if end of string is reached. + * + * @see TextProvider::getNextChar + * + * @note Functions getNextLigature() and getNextChar() will advance through the same buffer + * and mixing the use of those functions is not recommended and may cause + * undesired results. Instead create two TextProviders and user getNextChar() on + * one and getNextLigature() on the other. + */ + Unicode::UnicodeChar getNextLigature(TextDirection direction); + + /** + * Gets the next ligature. For most languages this is simply the next Unicode character + * from the buffer, but e.g. Arabic has different ligatures for each character. + * + * Also gets a glyph for the ligature in a font. For non-Thai Unicodes, this is + * identical to using Font::getGlyph(), but for Thai characters where diacritics glyphs + * are not always placed at the same relative position, an adjusted GlyphNode will be + * generated with correct relative X/Y coordinates. + * + * @param direction The direction. + * @param font The font. + * @param [out] glyph The glyph. + * + * @return The next character of the expanded string or 0 if end of string i reached. + * + * @see TextProvider::getNextChar, Font::getGlyph + * + * @note Functions getNextLigature() and getNextChar() will advance through the same buffer + * and mixing the use of those functions is not recommended and may cause + * undesired results. Instead create two TextProviders and user getNextChar() on + * one and getNextLigature() on the other. + */ + Unicode::UnicodeChar getNextLigature(TextDirection direction, const Font* font, const GlyphNode*& glyph); + + /** + * Gets the next ligature. For most languages this is simply the next Unicode character + * from the buffer, but e.g. Arabic has different ligatures for each character. + * + * Also gets a glyph for the ligature in a font. For non-Thai Unicodes, this is + * identical to using Font::getGlyph(), but for Thai characters where diacritics glyphs + * are not always placed at the same relative position, an adjusted GlyphNode will be + * generated with correct relative X/Y coordinates. + * + * Furthermore a pointer to the glyph data and the bit depth of the font are returned in + * parameters. + * + * @param direction The direction. + * @param font The font. + * @param [out] glyph The glyph. + * @param [out] pixelData Information describing the pixel. + * @param [out] bitsPerPixel The bits per pixel. + * + * @return The next character of the expanded string or 0 if end of string is reached. + * + * @see TextProvider::getNextChar, Font::getGlyph + * + * @note Functions getNextLigature() and getNextChar() will advance through the same buffer + * and mixing the use of those functions is not recommended and may cause + * undesired results. Instead create two TextProviders and user getNextChar() on + * one and getNextLigature() on the other. + */ + Unicode::UnicodeChar getNextLigature(TextDirection direction, const Font* font, const GlyphNode*& glyph, const uint8_t*& pixelData, uint8_t& bitsPerPixel); + +private: + Unicode::UnicodeChar getNextCharInternal(); + const Unicode::UnicodeChar* original_format_string; + const Unicode::UnicodeChar* format; + const Unicode::UnicodeChar* subString[2]; + uint8_t nextSubString; + const Unicode::UnicodeChar* substringPointer; + bool isWritingWildcard; + template + class circularBuffer + { + public: + circularBuffer() + : pos(0), used(0) + { + } + FORCE_INLINE_FUNCTION void flush() + { + used = 0; + } + FORCE_INLINE_FUNCTION bool isEmpty() const + { + return used == 0; + } + FORCE_INLINE_FUNCTION bool isFull() const + { + return used == size; + } + FORCE_INLINE_FUNCTION Unicode::UnicodeChar peekChar() + { + assert(used > 0); + return buffer[pos]; + } + FORCE_INLINE_FUNCTION Unicode::UnicodeChar peekChar(uint16_t offset) + { + assert(offset < used); + const uint16_t index = pos + offset; + return buffer[index < size ? index : index - size]; + } + FORCE_INLINE_FUNCTION void dropFront(uint16_t num = 1) + { + assert(used >= num); + used -= num; + pos += num; + if (pos >= size) + { + pos -= size; + } + } + Unicode::UnicodeChar popFront() + { + assert(used > 0); + const Unicode::UnicodeChar ch = buffer[pos]; + used--; + pos++; + if (pos >= size) + { + pos -= size; + } + return ch; + } + Unicode::UnicodeChar popBack() + { + assert(used > 0); + return peekChar(used-- - 1); + } + void allocateFront(uint16_t num) + { + assert(used + num <= size); + used += num; + if (pos < num) + { + pos += size; + } + pos -= num; + } + void pushFrontForce(Unicode::UnicodeChar newChar) + { + // "use" one more entry, if already full overwrite back entry ("used" is unchanged) + if (used < size) + { + used++; + } + // Move "pos" one back with overflow check + if (pos == 0) + { + pos += size; + } + pos--; + replaceAt0(newChar); + } + void pushFront(Unicode::UnicodeChar newChar) + { + allocateFront(1); + replaceAt0(newChar); + } + FORCE_INLINE_FUNCTION void pushBack(Unicode::UnicodeChar newChar) + { + assert(used < size); + replaceAt(++used - 1, newChar); + } + FORCE_INLINE_FUNCTION void replaceAt0(Unicode::UnicodeChar newChar) + { + buffer[pos] = newChar; + } + FORCE_INLINE_FUNCTION void replaceAt1(Unicode::UnicodeChar newChar) + { + assert(used > 1); + const uint16_t index = pos + 1; + buffer[index < size ? index : 0] = newChar; + } + FORCE_INLINE_FUNCTION void replaceAt(uint16_t offset, Unicode::UnicodeChar newChar) + { + assert(used > offset); + const uint16_t index = pos + offset; + buffer[index < size ? index : index - size] = newChar; + } + + private: + Unicode::UnicodeChar buffer[size]; + uint16_t pos; + uint16_t used; + }; + static const int NUM_PREV_CHARS = 2; + static const int NUM_NEXT_CHARS = 10; // input + lookahead + delta(substitution) + static const int NUM_XTRA_CHARS = 2; + circularBuffer prevCharacters; + circularBuffer nextCharacters; + circularBuffer xtraCharacters; // In case we insert + void replaceInputCharacters(uint16_t existingNumChars, uint16_t newNumChars, const Unicode::UnicodeChar* newChars); + void fillInputBuffer(); + const uint16_t* fontGsubTable; + const FontContextualFormsTable* contextualFormsTable; + void substituteGlyphs(); + uint16_t gsubTableBinarySearch(const uint16_t numEntries, const uint16_t* unicodeLookupTable, const Unicode::UnicodeChar key) const; + bool applyGsubRules(const uint16_t* nextTableEntry, const Unicode::UnicodeChar key); + bool gsubRuleMatch(const uint16_t* tableEntry, uint16_t backtrack, uint16_t input, uint16_t lookahead); + + void initializeInternal(); + void unicodeConverterInit(); + Unicode::UnicodeChar unicodeConverter(const TextDirection direction); + + FORCE_INLINE_FUNCTION const Unicode::UnicodeChar* binarySearch(uint16_t key, const Unicode::UnicodeChar contextualFormTable[][5], int maxIndex) const; + FORCE_INLINE_FUNCTION const Unicode::UnicodeChar* contextualFormForChar(const Unicode::UnicodeChar currChar) const; + + FORCE_INLINE_FUNCTION void adjustGlyph(Unicode::UnicodeChar originalCharacter, Unicode::UnicodeChar currentCharacter, const GlyphNode*& glyph, const Font* font); + const GlyphNode* adjustHindiGlyph(const GlyphNode* glyph); + const GlyphNode* thaiLookupGlyph(const GlyphNode* glyph, const Font* font, Unicode::UnicodeChar unicode) const; + const GlyphNode* adjustThaiGlyph(const Font* font, const GlyphNode* glyph); + const GlyphNode* adjustArabicGlyph(const Font* font, const GlyphNode* glyph, Unicode::UnicodeChar originalUnicode); + GlyphNode modifiedGlyph; + int16_t glyphPosTop; + int16_t glyphPosBottom; + int16_t glyphPosLeft; + + bool isContextualBeginning; + bool lastGlyphIsAccent; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTPROVIDER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp new file mode 100644 index 0000000..1477d78 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Texts.hpp @@ -0,0 +1,79 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Texts.hpp + * + * Declares the touchgfx::Texts class. + */ +#ifndef TOUCHGFX_TEXTS_HPP +#define TOUCHGFX_TEXTS_HPP + +#include +#include + +namespace touchgfx +{ +/** Language IDs generated by the text converter are uint16_t typedef'ed. */ +typedef uint16_t LanguageId; + +/** + * Class for setting language and getting texts. The language set will determine which texts + * will be used in the application. + */ +class Texts +{ +public: + /** + * Sets the current language for texts. + * + * @param id The id of the language. + */ + static void setLanguage(LanguageId id); + + /** + * Gets the current language. + * + * @return The id of the language. + */ + static LanguageId getLanguage() + { + return currentLanguage; + } + + /** + * Get text in the set language. + * + * @param id The id of the text to lookup. + * + * @return The text. + * + * @see setLanguage + */ + const Unicode::UnicodeChar* getText(TypedTextId id) const; + + /** + * Adds or replaces a translation. This function allows an application to add a + * translation at runtime. + * + * @param id The id of the language to add or replace. + * @param translation A pointer to the translation in flash or RAM. + */ + static void setTranslation(LanguageId id, const void* translation); + +private: + static LanguageId currentLanguage; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp new file mode 100644 index 0000000..b8ab29d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/TextureMapTypes.hpp @@ -0,0 +1,269 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/TextureMapTypes.hpp + * + * Declares the Gradients and Edge structs. Also declares functions for handling touchgfx::float28_4 types. + */ +#ifndef TOUCHGFX_TEXTUREMAPTYPES_HPP +#define TOUCHGFX_TEXTUREMAPTYPES_HPP + +#include + +namespace touchgfx +{ +/** + * Gradients contains all the data to interpolate u,v texture coordinates and z coordinates + * across a planar surface. + */ +struct Gradients +{ + /** + * Initializes a new instance of the TextureMapTypes class. Construct the gradients + * using three 3D vertices. + * + * @param vertices The vertices. + * + * @see Point3D + */ + Gradients(const Point3D* vertices); + + float oneOverZ[3]; ///< 1/z for each vertex + float UOverZ[3]; ///< u/z for each vertex + float VOverZ[3]; ///< v/z for each vertex + float dOneOverZdX; ///< d(1/z)/dX + float dOneOverZdY; ///< d(1/z)/dY + float dUOverZdX; ///< d(u/z)/dX + float dUOverZdY; ///< d(u/z)/dY + float dVOverZdX; ///< d(v/z)/dX + float dVOverZdY; ///< d(v/z)/dY + fixed16_16 dUdXModifier; ///< The dUdX x coordinate modifier + fixed16_16 dVdXModifier; ///< The dVdX x coordinate modifier +}; + +/** + * An edge contains information about one edge, between two points, of a triangle, as well as + * information about how to interpolate values when moving in the vertical direction. + */ +struct Edge +{ + /** + * Initializes a new instance of the TextureMapTypes class. Construct the edge between + * two vertices and uses the gradients for calculating the interpolation values. + * + * @param gradients The gradients for the triangle. + * @param vertices The vertices for the triangle. + * @param top The index in the vertices array of the top vertex of this edge. + * @param bottom The index in the vertices array of the bottom vertex of this edge. + */ + Edge(const Gradients& gradients, const Point3D* vertices, int top, int bottom); + + /** + * Perform a step along the edge. Increase the Y and decrease the height. + * + * @return The remaining height. + */ + FORCE_INLINE_FUNCTION int step() + { + X += XStep; + Y++; + height--; + UOverZ += UOverZStep; + VOverZ += VOverZStep; + oneOverZ += oneOverZStep; + + errorTerm += numerator; + if (errorTerm >= denominator) + { + X++; + errorTerm -= denominator; + oneOverZ += oneOverZStepExtra; + UOverZ += UOverZStepExtra; + VOverZ += VOverZStepExtra; + } + + return height; + } + + /** + * Performs a number of steps along the edge. + * + * @param steps The number of steps the perform. + * + * @return The remaining height. + */ + FORCE_INLINE_FUNCTION int step(int steps) + { + while (steps-- > 0) + { + step(); + } + return height; + } + + int32_t X; ///< The X coordinate + int32_t XStep; ///< Amount to increment x + int32_t numerator; ///< The numerator + int32_t denominator; ///< The denominator + int32_t errorTerm; ///< The error term + int Y; ///< The Y coordinate + int height; ///< The height + float oneOverZ; ///< The one over z coordinate + float oneOverZStep; ///< The one over z coordinate step + float oneOverZStepExtra; ///< The one over z coordinate step extra + float UOverZ; ///< The over z coordinate + float UOverZStep; ///< The over z coordinate step + float UOverZStepExtra; ///< The over z coordinate step extra + float VOverZ; ///< The over z coordinate + float VOverZStep; ///< The over z coordinate step + float VOverZStepExtra; ///< The over z coordinate step extra +}; + +/** + * Convert fixed28_4 to float. + * + * @param value The fixed28_4 value. + * + * @return The value as float. + */ +FORCE_INLINE_FUNCTION float fixed28_4ToFloat(fixed28_4 value) +{ + return value / 16.0f; +} + +/** + * Convert float to fixed28_4. + * + * @param value The float value. + * + * @return The value as fixed28_4. + */ +FORCE_INLINE_FUNCTION fixed28_4 floatToFixed28_4(float value) +{ + return (fixed28_4)(value * 16); +} + +/** + * Convert float to fixed16_16. + * + * @param value The float value. + * + * @return The value as fixed16_16. + */ +FORCE_INLINE_FUNCTION fixed16_16 floatToFixed16_16(float value) +{ + return (fixed16_16)(value * 65536); +} + +/** + * Multiply two fixed28_4 numbers. + * + * @param a The fixed28_4 to process. + * @param b The fixed28_4 to process. + * + * @return the result. + */ +FORCE_INLINE_FUNCTION fixed28_4 fixed28_4Mul(fixed28_4 a, fixed28_4 b) +{ + if (a == 0 || b == 0) + { + return 0; + } + if ((a * b) / b == a) + { + return (a * b) / 16; + } + + // Rewrite "b = max_b * num_max_b + rem_b" so that a * max_b does not overflow. + int sign = 1; + if (b < 0) + { + sign = -sign; + b = -b; + } + if (a < 0) + { + sign = -sign; + a = -a; + } + if (a < b) + { + fixed28_4 tmp = a; + a = b; + b = tmp; + } + int32_t max_b = 0x7FFFFFFF / a; // Max b value that can be multiplied with a without overflow + int32_t num_max_b = b / max_b; // How many times do we have to multiply with "max_b" to get to "b" + int32_t rem_b = b - max_b * num_max_b; // plus some remainder. + int32_t max_prod = a * max_b; + int32_t result = sign * (num_max_b * (max_prod / 16) + (num_max_b * (max_prod % 16) + rem_b * a) / 16); + return result; +} + +/** + * Round up a fixed28_4 value. + * + * @param value The fixed28_4 value. + * + * @return The ceil result. + */ +FORCE_INLINE_FUNCTION int32_t ceil28_4(fixed28_4 value) +{ + int32_t returnValue; + int32_t numerator = value - 1 + 16; + if (numerator >= 0) + { + returnValue = numerator / 16; + } + else + { + // Deal with negative numerators correctly + returnValue = -((-numerator) / 16); + returnValue -= ((-numerator) % 16) ? 1 : 0; + } + return returnValue; +} + +/** + * Divides two fixed28_4 numbers and returns the result as well as the remainder. + * + * @param numerator The numerator. + * @param denominator The denominator. + * @param [out] floor numerator/denominator. + * @param [out] mod numerator\%denominator. + */ +FORCE_INLINE_FUNCTION void floorDivMod(int32_t numerator, int32_t denominator, int32_t& floor, int32_t& mod) +{ + assert(denominator > 0); // We assume it's positive + if (numerator >= 0) + { + // Positive case, C is okay + floor = numerator / denominator; + mod = numerator % denominator; + } + else + { + // Numerator is negative, do the right thing + floor = -((-numerator) / denominator); + mod = (-numerator) % denominator; + if (mod) + { + // There is a remainder + floor--; + mod = denominator - mod; + } + } +} +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTUREMAPTYPES_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp new file mode 100644 index 0000000..92b1200 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/TypedText.hpp @@ -0,0 +1,188 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/TypedText.hpp + * + * Declares the touchgfx::TypedText class. + */ +#ifndef TOUCHGFX_TYPEDTEXT_HPP +#define TOUCHGFX_TYPEDTEXT_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +const TypedTextId TYPED_TEXT_INVALID = 0xFFFFU; ///< The ID of an invalid text + +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 6000000) +// Keil5 compiler issues irrelevant warning relating to missing ctor initialization for TypedTextData. +#pragma diag_suppress 368 +#endif + +/** + * TypedText represents text (for characters) and typography (for font and alignment). + * TypedText provides methods for adjusting the text, font and alignment. + * + * @see TextArea + */ +class TypedText +{ +public: + /** + * The data structure for typed texts. + */ + struct TypedTextData + { + const unsigned char fontIdx; ///< The ID of the font associated with the typed text + const Alignment alignment : 2; ///< The alignment of the typed text (LEFT,CENTER,RIGHT) + const TextDirection direction : 2; ///< The text direction (LTR,RTL,...) of the typed text + }; + + /** + * Initializes a new instance of the TypedText class. + * + * @param id (Optional) The identifier. + */ + explicit TypedText(const TypedTextId id = TYPED_TEXT_INVALID) + : typedTextId(id) + { + } + + /** Finalizes an instance of the TypedText class. */ + virtual ~TypedText() + { + } + + /** + * Gets the id of the typed text. + * + * @return The id. + */ + FORCE_INLINE_FUNCTION TypedTextId getId() const + { + return typedTextId; + } + + /** + * Has the TypedText been set to a proper value? + * + * @return Is the id valid. + */ + FORCE_INLINE_FUNCTION bool hasValidId() const + { + return typedTextId < numberOfTypedTexts; + } + + /** + * Gets the text associated with this TypedText. + * + * @return The text. + */ + FORCE_INLINE_FUNCTION const Unicode::UnicodeChar* getText() const + { + assertValid(); + return texts->getText(typedTextId); + } + + /** + * Gets the font associated with this TypedText. + * + * @return The font. + */ + FORCE_INLINE_FUNCTION const Font* getFont() const + { + assertValid(); + return fonts[typedTexts[typedTextId].fontIdx]; + } + + /** + * Gets the font ID associated with this TypedText. + * + * @return The font. + */ + FORCE_INLINE_FUNCTION FontId getFontId() const + { + assertValid(); + return typedTexts[typedTextId].fontIdx; + } + + /** + * Gets the alignment associated with this TypedText. + * + * @return The alignment. + */ + FORCE_INLINE_FUNCTION Alignment getAlignment() const + { + assertValid(); + return typedTexts[typedTextId].alignment; + } + + /** + * Gets the text direction associated with this TypedText. + * + * @return The alignment. + */ + FORCE_INLINE_FUNCTION TextDirection getTextDirection() const + { + assertValid(); + return typedTexts[typedTextId].direction; + } + + /** + * Registers an array of typed texts. All typed text instances are bound to this + * database. This function is called automatically when setting a new language. Use + * Texts::setLanguage() instead of calling this function directly. + * + * @param data A reference to the TypedTextData storage array. + * @param f The fonts associated with the array. + * @param n The number of typed texts in the array. + */ + static void registerTypedTextDatabase(const TypedTextData* data, const Font* const* f, const uint16_t n) + { + typedTexts = data; + fonts = f; + numberOfTypedTexts = n; + } + + /** + * Registers an array of texts. This function is called automatically from + * touchgfx_generic_init(). Should not be called under normal circumstances. + * + * @param t The array of texts. + */ + static void registerTexts(const Texts* t) + { + texts = t; + } + +private: + FORCE_INLINE_FUNCTION void assertValid() const + { + assert(typedTexts != 0 && "TypedText database has not been initialized."); + assert(hasValidId() && "typedTextId larger than numberOfTypedTexts."); + } + + TypedTextId typedTextId; + + static const TypedTextData* typedTexts; + static const Texts* texts; + static const Font* const* fonts; + static uint16_t numberOfTypedTexts; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TYPEDTEXT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp new file mode 100644 index 0000000..5d699ac --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/UIEventListener.hpp @@ -0,0 +1,96 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/UIEventListener.hpp + * + * Declares the touchgfx::ClickEvent, touchgfx::DragEvent, touchgfx::GestureEvent and + * touchgfx::UIEventListener classes. + */ +#ifndef TOUCHGFX_UIEVENTLISTENER_HPP +#define TOUCHGFX_UIEVENTLISTENER_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class declares a handler interface for user interface events, i.e. events generated by + * the users interaction with the device. With the exception of the system timer tick, + * all other system events, which are not related to the user interface device + * peripherals (display, keys etc.) are not part of this interface. + */ +class UIEventListener +{ +public: + /** + * This handler is invoked when a mouse click or display touch event has been detected + * by the system. + * + * @param event The event data. + */ + virtual void handleClickEvent(const ClickEvent& event) + { + } + + /** + * This handler is invoked when a drag event has been detected by the system. + * + * @param event The event data. + */ + virtual void handleDragEvent(const DragEvent& event) + { + } + + /** + * This handler is invoked when a gesture event has been detected by the system. + * + * @param event The event data. + */ + virtual void handleGestureEvent(const GestureEvent& event) + { + } + + /** + * This handler is invoked when a key (or button) event has been detected by the system. + * + * @param c The key or button pressed. + */ + virtual void handleKeyEvent(uint8_t c) + { + } + + /** + * This handler is invoked when a system tick event has been generated. The system tick + * period is configured in the HAL. + */ + virtual void handleTickEvent() + { + } + + /** This handler is invoked when a change screen event is pending. */ + virtual void handlePendingScreenTransition() + { + } + + /** Finalizes an instance of the UIEventListener class. */ + virtual ~UIEventListener() + { + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_UIEVENTLISTENER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp new file mode 100644 index 0000000..1a34eea --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Unicode.hpp @@ -0,0 +1,485 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Unicode.hpp + * + * Declares the touchgfx::Unicode class. + */ +#ifndef TOUCHGFX_UNICODE_HPP +#define TOUCHGFX_UNICODE_HPP + +#include +#include + +namespace touchgfx +{ +/** + * This class provides simple helper functions for working with strings which are stored as a + * null-terminated array of 16-bit characters. + */ +class Unicode +{ +public: + /** Use the UnicodeChar typename when referring to characters in a string. */ + typedef uint16_t UnicodeChar; + + /** + * Gets the length of a null-terminated Unicode string. + * + * @param str The string in question. + * + * @return Length of string. + */ + static uint16_t strlen(const UnicodeChar* str); + + /** + * Gets the length of a null-terminated string. + * + * @param str The string. + * + * @return Length of string. + */ + static uint16_t strlen(const char* str); + + /** + * Copy a string to a destination buffer, UnicodeChar to UnicodeChar version. Stops + * after copying maxchars Unicode characters or after copying the ending zero + * termination UnicodeChar. + * + * @param [out] dst The destination buffer. Must have a size of at least maxchars. + * @param [in] src The source string. + * @param maxchars Maximum number of UnicodeChars to copy. + * + * @return The number of characters copied (excluding null-termination if encountered) + * + * @note If there is no null-termination among the first n UnicodeChars of src, the string + * placed in destination will NOT be null-terminated! + */ + static uint16_t strncpy(UnicodeChar* RESTRICT dst, const UnicodeChar* RESTRICT src, uint16_t maxchars); + + /** + * Copy a string to a destination buffer, char to UnicodeChar version. Stops after + * copying maxchars Unicode characters or after copying the ending null-termination + * UnicodeChar. + * + * @param [out] dst The destination buffer. Must have a size of at least maxchars. + * @param [in] src The source string. + * @param maxchars Maximum number of chars to copy. + * + * @return The number of characters copied (excluding null-termination if encountered) + * + * @note If there is no null-termination among the first n UnicodeChars of src, the string + * placed in destination will NOT be null-terminated! + */ + static uint16_t strncpy(UnicodeChar* RESTRICT dst, const char* RESTRICT src, uint16_t maxchars); + + /** + * Integer to ASCII conversion. Supports radix 2 to radix 36. + * + * @param value to convert. + * @param [out] buffer to place result in. + * @param bufferSize Size of buffer (number of UnicodeChar's). + * @param radix to use (8 for octal, 10 for decimal, 16 for hex) + */ + static void itoa(int32_t value, UnicodeChar* buffer, uint16_t bufferSize, int radix); + + /** + * Integer to ASCII conversion. Supports radix 2 to radix 36. + * + * @param value to convert. + * @param [out] buffer to place result in. + * @param bufferSize Size of buffer (number of UnicodeChar's). + * @param radix to use (8 for octal, 10 for decimal, 16 for hex) + */ + static void utoa(uint32_t value, UnicodeChar* buffer, uint16_t bufferSize, int radix); + + /** + * String to integer conversion. Starts conversion at the start of the string. Running + * digits from here are converted. Only radix 10 supported. + * + * @param s Radix 10, null-terminated Unicode string to convert. + * + * @return The converted integer value of the string, 0 if the string does not start + * with a digit. + */ + static int atoi(const UnicodeChar* s); + + /** + * Formats a string and adds null termination. The string is formatted like when the + * standard printf is used. + * + * Support formats: \%c (element type: char), \%s (element type: null-terminated + * UnicodeChar list), \%u, \%i, \%d, \%o, \%x (all these are integers formatted in radix + * 10, 10, 10, 8, 16 respectively). + * + * The number formats (\%u, \%i, \%d, \%o and \%x) all support \%[0][length]X to specify + * the size of the generated field (length) and whether the number should be prefixed + * with zeros (or blanks). + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string. + * @param ... The values to insert in the format string. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintfFloat, snprintfFloats + * + * @note \%f is not supported by this function because floats are converted to doubles when + * given as parameters in a variable argument list (va_list). Use snprintfFloat + * or snprintfFloats instead. + */ + static UnicodeChar* snprintf(UnicodeChar* dst, uint16_t dstSize, const UnicodeChar* format, ...); + + /** + * Variant of snprintf. + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string. + * @param pArg The values to insert in the format string. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintf + */ + static UnicodeChar* vsnprintf(UnicodeChar* dst, uint16_t dstSize, const UnicodeChar* format, va_list pArg); + + /** + * Formats a string and adds null termination. The string is formatted like when the + * standard printf is used. + * + * Support formats: \%c (element type: char), \%s (element type: null-terminated + * UnicodeChar list), \%u, \%i, \%d, \%o, \%x (all these are integers formatted in radix + * 10, 10, 10, 8, 16 respectively). + * + * The number formats (\%u, \%i, \%d, \%o and \%x) all support + * + * \%[flags][width][.precision]X + * + * Where flags can be: + * - '-': left justify the field (see width). + * - '+': force sign. + * - ' ': insert space if value is positive. + * - '0': left pad with zeros instead of spaces (see width). + * + * Where width is the desired width of the output. If the value is larger, more + * characters may be generated, but not more than the parameter dstSize. If width is '*' + * the actual width is read from the parameters passed to this function. + * + * Where precision is the number of number of digits after the decimal point, default is + * 3. Use "\%.f" to not generate any numbers after the decimal point. If precision is '*' + * the actual precision is read from the parameters passed to this function. + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string. + * @param ... The values to insert in the format string. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintfFloat, snprintfFloats + * + * @note \%f is not supported by this function because floats are converted to doubles when + * given as parameters in a variable argument list (va_list). Use snprintfFloat or + * snprintfFloats instead. + * + * @see snprintfFloat, snprintfFloats + */ + static UnicodeChar* snprintf(UnicodeChar* dst, uint16_t dstSize, const char* format, ...); + + /** + * Variant of snprintf. + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string. + * @param pArg The values to insert in the format string. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintf + */ + static UnicodeChar* vsnprintf(UnicodeChar* dst, uint16_t dstSize, const char* format, va_list pArg); + + /** + * Variant of snprintf for floats only. The format supports several \%f with + * flags/modifiers. The following is supported: + * + * \%[flags][width][.precision]f + * + * Where flags can be: + * - '-': left justify the field (see width). + * - '+': force sign. + * - ' ': insert space if value is positive + * - '\#': insert decimal point even if there are not decimals + * - '0': left pad with zeros instead of spaces (see width) + * + * Where width is the desired width of the output. If the value is larger, more + * characters may be generated, but not more than the parameter dstSize. If width is '*' + * the actual width is read from the list of values passed to this function. + * + * Where precision is the number of number of digits after the decimal point, default is + * 3. Use "\%.f" to not generate any numbers after the decimal point. If precision is '*' + * the actual precision is read from the list of values passed to this function. + * @code{.cpp} + * float param1[3] = { 6.0f, 4.0f, 3.14159f }; + * Unicode::snprintfFloats(buffer, 20, "%*.*f", param1); + * // buffer="3.1416" float param2[2] = { 3.14159f, -123.4f }; + * Unicode::snprintfFloats(buffer, 20, "%f %f", param2); + * // buffer="3.142 -123.400" + * @endcode + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string containing %f's. + * @param [in] values The floating point values to insert for %f. The number of elements in + * the array must match the number of %f's in the format string. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintf, snprintfFloat + */ + static UnicodeChar* snprintfFloats(UnicodeChar* dst, uint16_t dstSize, const UnicodeChar* format, const float* values); + + /** + * Variant of snprintfFloats() for exactly one float only. + * + * The number format supports only one \%f with flags/modifiers. The following is + * supported: + * + * \%[flags][width][.precision]f + * + * Where flags can be: + * - '-': left justify the field (see width). + * - '+': force sign. + * - ' ': insert space if value is positive. + * - '\#': insert decimal point even if there are not decimals. + * - '0': left pad with zeros instead of spaces (see width). + * + * Where width is the desired width of the output. If the value is larger, more + * characters may be generated, but not more than the parameter dstSize. + * + * Where precision is the number of number of digits after the decimal point, default is + * "3". Use "\%.f" to not generate any numbers after the decimal point. + * @code{.cpp} + * Unicode::UnicodeChar buffer[20]; + * Unicode::snprintfFloat(buffer, 20, "%6.4f", 3.14159f); + * // buffer="3.1416" + * Unicode::snprintfFloat(buffer, 20, "%#6.f", 3.14159f); + * // buffer=" 3." + * Unicode::snprintfFloat(buffer, 20, "%6f", 3.14159f); + * // buffer=" 3.142" + * Unicode::snprintfFloat(buffer, 20, "%+06.f", 3.14159f); + * // buffer="+00003" + * @endcode + * + * If more control over the output is needed, see snprintfFloats which can have more + * than a single "\%f" in the string and also supports "*" in place of a number. + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string containing exactly on occurrence of %f. + * @param value The floating point value to insert for %f. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintf, snprintfFloats + */ + static UnicodeChar* snprintfFloat(UnicodeChar* dst, uint16_t dstSize, const UnicodeChar* format, const float value) + { + return snprintfFloats(dst, dstSize, format, &value); + } + + /** + * Variant of snprintf for floats only. The format supports several \%f with + * flags/modifiers. The following is supported: + * + * \%[flags][width][.precision]f + * + * Where flags can be: + * - '-': left justify the field (see width). + * - '+': force sign. + * - ' ': insert space if value is positive + * - '\#': insert decimal point even if there are not decimals + * - '0': left pad with zeros instead of spaces (see width) + * + * Where width is the desired width of the output. If the value is larger, more + * characters may be generated, but not more than the parameter dstSize. If width is '*' + * the actual width is read from the list of values passed to this function. + * + * Where precision is the number of number of digits after the decimal point, default is + * 3. Use "\%.f" to not generate any numbers after the decimal point. If precision is '*' + * the actual precision is read from the list of values passed to this function. + * @code{.cpp} + * float param1[3] = { 6.0f, 4.0f, 3.14159f }; + * Unicode::snprintfFloats(buffer, 20, "%*.*f", param1); + * // buffer="3.1416" float param2[2] = { 3.14159f, -123.4f }; + * Unicode::snprintfFloats(buffer, 20, "%f %f", param2); + * // buffer="3.142 -123.400" + * @endcode + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string containing %f's. + * @param [in] values The floating point values to insert for %f. The number of elements in + * the array must match the number of %f's in the format string. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintf, snprintfFloat + */ + static UnicodeChar* snprintfFloats(UnicodeChar* dst, uint16_t dstSize, const char* format, const float* values); + + /** + * Variant of snprintfFloats() for exactly one float only. + * + * The number format supports only one \%f with flags/modifiers. The following is + * supported: + * + * \%[flags][width][.precision]f + * + * Where flags can be: + * - '-': left justify the field (see width). + * - '+': force sign. + * - ' ': insert space if value is positive. + * - '\#': insert decimal point even if there are not decimals. + * - '0': left pad with zeros instead of spaces (see width). + * + * Where width is the desired width of the output. If the value is larger, more + * characters may be generated, but not more than the parameter dstSize. + * + * Where precision is the number of number of digits after the decimal point, default is + * "3". Use "\%.f" to not generate any numbers after the decimal point. + * @code{.cpp} + * Unicode::UnicodeChar buffer[20]; + * Unicode::snprintfFloat(buffer, 20, "%6.4f", 3.14159f); + * // buffer="3.1416" + * Unicode::snprintfFloat(buffer, 20, "%#6.f", 3.14159f); + * // buffer=" 3." + * Unicode::snprintfFloat(buffer, 20, "%6f", 3.14159f); + * // buffer=" 3.142" + * Unicode::snprintfFloat(buffer, 20, "%+06.f", 3.14159f); + * // buffer="+00003" + * @endcode + * + * If more control over the output is needed, see snprintfFloats which can have more + * than a single "\%f" in the string and also supports "*" in place of a number. + * + * @param [out] dst Buffer for the formatted string. + * @param dstSize Size of the dst buffer measured by number of UnicodeChars the buffer + * can hold. + * @param [in] format The format string containing exactly on occurrence of %f. + * @param value The floating point value to insert for %f. + * + * @return pointer to the first element in the buffer where the formatted string is + * placed. + * + * @see snprintf, snprintfFloats + */ + static UnicodeChar* snprintfFloat(UnicodeChar* dst, uint16_t dstSize, const char* format, const float value) + { + return snprintfFloats(dst, dstSize, format, &value); + } + + /** + * Compares up to maxchars characters in two strings. One character from each buffer is + * compared, one at a time until the characters differ, until a terminating null- + * character is reached, or until maxchars characters match in both strings, whichever + * happens first. + * + * @param str1 The first string. + * @param str2 The second string. + * @param maxchars The maximum number of chars to compare. + * + * @return Returns an integral value indicating the relationship between the strings: A + * zero value indicates that the characters compared in both strings are all + * equal. A value greater than zero indicates that the first character that does + * not match has a greater value in str1 than in str2; And a value less than + * zero indicates the opposite. + */ + static int strncmp(const UnicodeChar* RESTRICT str1, const UnicodeChar* RESTRICT str2, uint16_t maxchars); + + /** + * Like strncmp except that ignore any whitespaces in the two strings. + * + * @param str1 The first string. + * @param str2 The second string. + * @param maxchars The maximum number of chars to compare. + * + * @return Returns an integral value indicating the relationship between the strings: A + * zero value indicates that the characters compared in both strings are all + * equal. A value greater than zero indicates that the first character that does + * not match has a greater value in str1 than in str2; And a value less than + * zero indicates the opposite. + */ + static int strncmp_ignore_whitespace(const UnicodeChar* RESTRICT str1, const UnicodeChar* RESTRICT str2, uint16_t maxchars); + + /** + * Convert a string from UTF8 to Unicode. The conversion stops if there is no more room + * in the destination or if the terminating zero character has been converted. + * + * @param utf8 The UTF8 string. + * @param [out] dst The destination buffer for the converted string. + * @param maxchars The maximum number of chars that the dst array can hold. + * + * @return The number of characters successfully converted from UTF8 to Unicode + * including the terminating zero. + */ + static uint16_t fromUTF8(const uint8_t* utf8, UnicodeChar* dst, uint16_t maxchars); + + /** + * Converts a string from Unicode to UTF8. The conversion stops if there is no more room + * in the destination or if the terminating zero character has been converted. U+10000 + * through U+10FFFF are skipped. + * + * @param unicode The Unicode string. + * @param [out] utf8 The destination buffer for the converted string. + * @param maxbytes The maximum number of bytes that the UTF8 array can hold. + * + * @return The number of characters successfully converted from Unicode to UTF8 + * including the terminating zero. + */ + static uint16_t toUTF8(const UnicodeChar* unicode, uint8_t* utf8, uint16_t maxbytes); + +private: + static void composeString(const UnicodeChar*& bufptr, UnicodeChar sign, UnicodeChar formatChar, bool hasPrecision, bool zeroPrefix, int precision, bool hasWidth, int width, bool alignLeft, int& charNumber, uint16_t dstSize, UnicodeChar* dst); + + static void parseFlagsAndPrecision(const UnicodeChar*& ucFormat, const char*& cFormat, UnicodeChar& sign, bool& alignLeft, bool& forceDecimalPoint, bool& zeroPrefix, bool& hasWidth, int& width, bool& hasPrecision, int& precision); + + static const UnicodeChar* skip_spaces(const UnicodeChar* str); + static const UnicodeChar* skip_whitespace(const UnicodeChar* str); + + FORCE_INLINE_FUNCTION static UnicodeChar peekChar(const UnicodeChar* ucFormat, const char* cFormat); + FORCE_INLINE_FUNCTION static void nextChar(const UnicodeChar*& ucFormat, const char*& cFormat); + static UnicodeChar* vsnprintf(UnicodeChar* dst, uint16_t dstSize, const UnicodeChar* ucFormat, const char* cFormat, va_list pArg); + static UnicodeChar* snprintfFloats(UnicodeChar* dst, uint16_t dstSize, const UnicodeChar* ucFormat, const char* cFormat, const float* values); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_UNICODE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp new file mode 100644 index 0000000..1045382 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Utils.hpp @@ -0,0 +1,232 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Utils.hpp + * + * Declares various helper functions. + */ +#ifndef TOUCHGFX_UTILS_HPP +#define TOUCHGFX_UTILS_HPP + +#include +#include + +#if defined(SIMULATOR) && !defined(__linux__) + +/** + * Ensure there is a console window to print to and read from. + * + * The console window is used to print to using touchgfx_printf(), printf() or std::cout, + * and read from using e.g. fgets() or std::cin. Alternatively, instead of using + * printf(), simply use touchgfx_printf() which will ensure there is a console to write + * to. After the first call to touchgfx_printf(), it will also be possible to read from + * stdin. + * + * @see touchgfx_printf + * + * @note This function is called automatically from HALSDL2::sdl_init(). It is therefore no + * longer necessary to call this function from user code. + */ +void touchgfx_enable_stdio(); +#else +#define touchgfx_enable_stdio() +#endif + +#ifdef SIMULATOR + +/** + * TouchGFX printf that will only work on simulators. On Windows systems, a new console window + * will be created where the output is printed. On Linux systems, output will be sent to + * /var/log/syslog. For target systems, calls to touchgfx_printf() will be removed and + * will not cause any use of memory. Unlike printf(), touchfgx_printf() does not return + * number of characters written. + * + * @param format Describes the format to use, see printf(). + * @param ... Variable arguments providing additional information. + * + * @see touchgfx_enable_stdio + */ +void touchgfx_printf(const char* format, ...); +#else +#define touchgfx_printf(format, ...) +#endif + +namespace touchgfx +{ +/** + * Simple implementation of the standard memset function. Will write the value of 'c' in 'size' + * consecutive bytes starting from 'data'. + * + * @param [out] data Address of data to set. + * @param c Value to set. + * @param size Number of bytes to set. + */ +void memset(void* data, uint8_t c, uint32_t size); + +/** + * Returns the associated nearest neighbor render variant based on the bitmap format. This is + * used for quick determination of the type of bitmap during TextureMapper drawing. + * + * @param bitmap The bitmap. + * + * @return A RenderingVariant based on the bitmap format. + */ +RenderingVariant lookupNearestNeighborRenderVariant(const Bitmap& bitmap); + +/** + * Returns the associated bilinear render variant based on the bitmap format. This is used for + * quick determination of the type of bitmap during TextureMapper drawing. + * + * @param bitmap The bitmap. + * + * @return A RenderingVariant based on the bitmap format. + */ +RenderingVariant lookupBilinearRenderVariant(const Bitmap& bitmap); + +/** + * Simple implementation of the standard abs function. + * + * @tparam T The type on which to perform the abs. + * @param d The entity on which to perform the abs. + * + * @return The absolute (non-negative) value of d. + */ +template +T abs(T d) +{ + return (d < 0) ? -d : d; +} + +/** + * Simple implementation of the standard sign function. + * + * @tparam T The type on which to perform the sign. + * @param d The entity on which to perform the sign. + * + * @return -1, +1 or 0 depending on the sign of the given value of d. + */ +template +T sign(T d) +{ + return (d < 0) ? -1 : ((d > 0) ? 1 : 0); +} + +/** + * Find greatest common divisor of two given numbers. + * + * @tparam T Generic type parameter. + * @param a The first number. + * @param b The second number. + * + * @return The greatest common divisor. + */ +template +T gcd(T a, T b) +{ + for (;;) + { + if (a == 0) + { + return b; + } + b %= a; + if (b == 0) + { + return a; + } + a %= b; + } +} + +/** + * Count leading zeros in the binary representation of absolute value of the given int32_t. + * + * @param x The value to count the number of leading zeros in. + * + * @return The number of leading zeros (from 0 to 31). + * + * @see clzu + */ +int32_t clz(int32_t x); + +/** + * Count leading zeros in the binary representation of absolute value of the given uint32_t. + * + * @param x The value to count the number of leading zeros in. + * + * @return The number of leading zeros (from 0 to 32). + * + * @see clz + */ +int32_t clzu(uint32_t x); + +/** + * Multiply and divide without causing overflow. Multiplying two large values and subsequently + * dividing the result with another large value might cause an overflow in the intermediate + * result. The function muldiv() will multiply factor1 and factor2 and divide the result by + * divisor without causing overflow (unless the final result would overflow). The remainder from + * the division is returned. + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * @param divisor The divisor. + * @param [out] remainder The remainder. + * + * @return (factor1 * factor2) / divisor. + * + * @see muldivu + * + * @note For large numbers close to the limit of int32_t, the calculation may not be correct. + */ +int32_t muldiv(int32_t factor1, int32_t factor2, int32_t divisor, int32_t& remainder); + +/** + * Multiply and divide without causing overflow. Multiplying two large values and subsequently + * dividing the result with another large value might cause an overflow in the intermediate + * result. The function muldiv() will multiply factor1 and factor2 and divide the result by + * divisor without causing overflow (unless the final result would overflow). The remainder from + * the division is returned. + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * @param divisor The divisor. + * @param [out] remainder The remainder. + * + * @return (factor1 * factor2) / divisor. + * + * @see muldiv + * + * @note For large numbers close to the limit of uint32_t, the calculation may not be correct. + */ +uint32_t muldivu(uint32_t factor1, uint32_t factor2, uint32_t divisor, uint32_t& remainder); + +/** + * Multiply and divide without causing overflow. Multiplying two large values and subsequently + * dividing the result with another large value might cause an overflow in the intermediate + * result. The function muldiv() will multiply factor1 and factor2 and divide the result by + * divisor without causing overflow (unless the final result would overflow). The remainder is + * used to round the result up or down. + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * @param divisor The divisor. + * + * @return (factor1 * factor2) / divisor rounded. + * + * @see muldiv(int32_t,int32_t,int32_t,int32_t&) + */ +int32_t muldiv(int32_t factor1, int32_t factor2, int32_t divisor); + +} // namespace touchgfx + +#endif // TOUCHGFX_UTILS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/Version.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/Version.hpp new file mode 100644 index 0000000..07e1eb1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/Version.hpp @@ -0,0 +1,21 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#ifndef TOUCHGFX_VERSION_HPP +#define TOUCHGFX_VERSION_HPP + +#define TOUCHGFX_VERSION 41900 +#define TOUCHGFX_VERSION_MAJOR 4 +#define TOUCHGFX_VERSION_MINOR 19 +#define TOUCHGFX_VERSION_PATCH 0 + +#endif // TOUCHGFX_VERSION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp new file mode 100644 index 0000000..e2d3c93 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp @@ -0,0 +1,208 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/CanvasWidgetRenderer.hpp + * + * Declares the touchgfx::CanvasWidgetRenderer class. + */ +#ifndef TOUCHGFX_CANVASWIDGETRENDERER_HPP +#define TOUCHGFX_CANVASWIDGETRENDERER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * Class for supporting drawing of figures. This class holds the memory which is used by the + * underlying algorithms. CanvasWidget will not allocate memory dynamically, but will + * use memory from the buffer passed to CanvasWidgetRenderer. When using the TouchGFX + * simulator, it is also possible to get a report on the actual amount of memory used + * for drawing with CanvasWidgetRenderer to help adjusting the buffer size. + * + * @see Widget, setWriteMemoryUsageReport, getWriteMemoryUsageReport + */ +class CanvasWidgetRenderer +{ +public: + /** + * Setup the buffers used by CanvasWidget. + * + * @param [in] buffer Buffer reserved for CanvasWidget. + * @param bufferSize The size of the buffer. + */ + static void setupBuffer(uint8_t* buffer, unsigned bufferSize); + + /// @cond + /** + * Sets scanline width. Setting the scanline width will initialize the buffers for + * scanline and outline. If the width set is too large to hold the scanline buffers in + * the allocated memory buffer, false will be returned and all buffer pointers will be + * cleared. + * + * @param width The width of the scanline on screen. + * + * @return true if it succeeds, false if it fails. + */ + static bool setScanlineWidth(unsigned width); + + /** + * Query if CanvasWidgetRenderer has been initialized with a buffer. + * + * @return True if a buffer has been setup. + */ + static bool hasBuffer(); + + /** + * The width of a scanline. This is the same as the width of the invalidated area. Used + * to optimize the memory layout of the buffer. + * + * @return Scanline width (HAL::FRAME_BUFFER_WIDTH). + */ + static unsigned getScanlineWidth(); + + /** + * Gets pointer to memory used for covers in Scanline. + * + * @return Pointer to memory used internally by Scanline. + */ + static void* getScanlineCovers(); + + /** + * Gets pointer to memory used for indices in Scanline. + * + * @return Pointer to memory used internally by Scanline. + */ + static void* getScanlineStartIndices(); + + /** + * Gets pointer to memory used for counts in Scanline. + * + * @return Pointer to memory used internally by Scanline. + */ + static void* getScanlineCounts(); + + /** + * Gets pointer to memory used for Cell objects in Outline. + * + * @return Pointer to memory used internally by Outline. + */ + static Cell* getOutlineBuffer(); + + /** + * Gets size of memory area used for Cell objects in Outline. + * + * @return Size of memory area used internally by Outline. + */ + static unsigned int getOutlineBufferSize(); + /// @endcond + +#ifdef SIMULATOR + + /** + * Memory reporting. + * + * Memory reporting can be turned on (and off) using this method. CWR will try to work + * with the given amount of memory passed when calling setupBuffer(). If the outline of + * the figure is too complex, this will be reported. + * + * "CWR requires X bytes" means that X bytes is the highest number of bytes required by + * CWR so far, but since the size of the invalidated area and the shape of things draw + * can influence this, this may be reported several times with a higher and higher + * number. Leave your app running for a long time to find out what the memory + * requirements are. + * + * "CWR requires X bytes (Y bytes missing)" means the same as the report above, but + * there as was not enough memory to render the entire shape. To get around this, CWR + * will split the shape into two separate drawings of half size. This means that less + * memory is required, but drawing will be (somewhat) + * slower. After you see this message all future draws will be split into smaller chunks, + * so memory requirements might not get as high. This is followed by: + * + * "CWR will split draw into multiple draws due to limited memory." actually just means + * that CWR will try to work with a smaller amount of memory. + * + * In general, if there is enough memory available to run the simulation and never see + * the message "CWR will split draw ...", this is preferred. The size of the buffer + * required will be the highest number X reported as "CWR requires X bytes". Good + * numbers can also be around half of X. + * + * @param writeUsageReport true to write report. + * + * @see setupBuffer + */ + static void setWriteMemoryUsageReport(bool writeUsageReport); + + /** + * Gets write memory usage report flag. + * + * @return true if it CWR writes memory reports, false if not. + */ + static bool getWriteMemoryUsageReport(); + + /// @cond + /** + * Called after a shape (Circle, Line, etc.) has been drawn to keep track of the memory + * requirements of CanvasWidgets. + * + * @param used Number of Cell objects used from the dedicated buffer. + */ + static void numCellsUsed(unsigned used); + + /** + * Called after a shape (Circle, Line, etc.) has been drawn to keep track of the memory + * requirements of CanvasWidgets. + * + * @param missing Number of Cell objects required, but not available. + */ + static void numCellsMissing(unsigned missing); + /// @endcond + + /** + * Calculate how much memory has been required by CanvasWidgets. This can be used to + * fine tune the size of the buffer passed to CanvasWidgetRenderer upon initialization. + * + * @return The number of bytes required. + */ + static unsigned getUsedBufferSize(); + + /** + * Calculate how much memory was required by CanvasWidgets, but was unavailable. If the + * value returned is greater than 0 it means the This can be used to fine tune the size + * of the buffer passed to CanvasWidgetRenderer upon initialization. + * + * @return The number of bytes required. + */ + static unsigned getMissingBufferSize(); +#endif + +private: + static uint8_t* memoryBuffer; + static unsigned int memoryBufferSize; + static unsigned int scanlineWidth; + static void* scanlineCovers; + static void* scanlineStartIndices; + static void* scanlineCounts; + static Cell* outlineBuffer; + static unsigned int outlineBufferSize; +#ifdef SIMULATOR + static unsigned int scanlineSize; + static unsigned int maxCellsUsed; + static unsigned int maxCellsMissing; + static bool writeReport; +#endif +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CANVASWIDGETRENDERER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp new file mode 100644 index 0000000..fb3b4cb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Cell.hpp @@ -0,0 +1,116 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/Cell.hpp + * + * Declares the touchgfx::Cell struct. Used internally by CanvasWidgetRenderer. + */ +#ifndef TOUCHGFX_CELL_HPP +#define TOUCHGFX_CELL_HPP + +#include + +/// @cond +namespace touchgfx +{ +/** + * A pixel cell. There are no constructors defined and it was done intentionally in order to + * avoid extra overhead when allocating an array of cells. + */ +struct Cell +{ + int16_t x; ///< The x coordinate + int16_t y; ///< The y coordinate + int16_t cover; ///< The cover (see http://projects.tuxee.net/cl-vectors/section-the-cl-aa-algorithm for further information). + int16_t area; ///< The area (see http://projects.tuxee.net/cl-vectors/section-the-cl-aa-algorithm for further information). + + /** + * Sets all the Cell parameters. + * + * @param _x The x coordinate. + * @param _y The y coordinate. + * @param _cover The cover. + * @param _area The area. + */ + void set(int _x, int _y, int _cover, int _area) + { + setCoord(_x, _y); + setCover(_cover, _area); + } + + /** + * Sets the coordinate of the Cell. + * + * @param _x The Cell's x coordinate. + * @param _y The Cell's y coordinate. + */ + void setCoord(int _x, int _y) + { + x = int16_t(_x); + y = int16_t(_y); + } + + /** + * Sets the cover of area cell. + * + * @param _cover The cover. + * @param _area The area. + */ + void setCover(int _cover, int _area) + { + cover = _cover; + area = _area; + } + + /** + * Adds a cover to a Cell. + * + * @param _cover The cover to add to the Cell. + * @param _area The area to add to the Cell. + */ + void addCover(int _cover, int _area) + { + cover += _cover; + area += _area; + } + + /** + * Packed coordinates of the Cell. By packing the x coordinate and y coordinate into one int, + * it is possible to sort Cells using a single comparison. + * + * @return The packed coordinates with y in the high part and x in the low part. + */ + FORCE_INLINE_FUNCTION int packedCoord() const + { + return packedCoord(x, y); + } + + /** + * Packed x,y coordinates. By packing the x coordinate and y coordinate into one int, it is + * possible to sort Cells using a single comparison. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @return The packed coordinates with y in the high part and x in the low part. + */ + FORCE_INLINE_FUNCTION static int packedCoord(int16_t x, int16_t y) + { + return (y << 16) + x; + } +}; // struct Cell + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_CELL_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp new file mode 100644 index 0000000..8c1150b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Outline.hpp @@ -0,0 +1,189 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/Outline.hpp + * + * Declares the touchgfx::Outline class. Used internally by CanvasWidgetRenderer. + */ +#ifndef TOUCHGFX_OUTLINE_HPP +#define TOUCHGFX_OUTLINE_HPP + +#include + +/// @cond +namespace touchgfx +{ +/** + * An internal class that implements the main rasterization algorithm. Used in the Rasterizer. + * Should not be used directly. + */ +class Outline +{ +public: + /** Defines an alias representing the outline flags. */ + typedef unsigned int OutlineFlags_t; + + static const OutlineFlags_t OUTLINE_NOT_CLOSED = 1U; ///< If this bit is set in flags, the current Outline has not yet been closed. Used for automatic closing an Outline before rendering the Outline. + static const OutlineFlags_t OUTLINE_SORT_REQUIRED = 2U; ///< If this bit is set in flags, Cell objects have been added to the Outline requiring the Cell list needs to be sorted. + + /** Initializes a new instance of the Outline class. */ + Outline(); + + /** Finalizes an instance of the Outline class. */ + virtual ~Outline(); + + /** + * Resets this object. This implies removing the current Cell objects and preparing for + * a new Outline. + */ + void reset(); + + /** + * Move a virtual pen to the specified coordinate. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void moveTo(int x, int y); + + /** + * Create a line from the current virtual pen coordinate to the given coordinate + * creating an Outline. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void lineTo(int x, int y); + + /** + * Gets number cells registered in the current drawn path for the Outline. + * + * @return The number of cells. + */ + unsigned getNumCells() const + { + return numCells; + } + + /** + * Gets a pointer to the the Cell objects in the Outline. If the Outline is not closed, + * it is closed. If the Outline is unsorted, it will be quick sorted first. + * + * @return A pointer to the sorted list of Cell objects in the Outline. + */ + const Cell* getCells(); + + /** + * Sets maximum render y coordinate. This is used to avoid registering any Cell that has + * a y coordinate less than zero of higher than the given y. + * + * @param y The max y coordinate to render for the Outline. + */ + void setMaxRenderY(int y) + { + maxRenderY = y; + } + + /** + * Determines if there was enough memory to register the entire outline, of if the + * outline was too complex. + * + * @return false if the buffer for Outline Cell objects was too small. + */ + bool wasOutlineTooComplex() + { + return outlineTooComplex; + } + +private: + /** + * Sets coordinate of the current Cell. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setCurCell(int x, int y); + + /** + * Sets coordinate of the current Cell without checking if x,y differs from the curCell's x,y. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setCurCellNew(int x, int y); + + /** Adds current cell to the Outline. */ + void addCurCell(); + + /** Sort cells in the Outline. */ + void sortCells(); + + /** + * Render the scanline in the special case where the line is on the same scanline, + * though it might not be 100% horizontal as the fraction of the y endpoints might + * differ making the line tilt ever so slightly. + * + * @param ey The entire part of the from/to y coordinate (same for both from y and to y as + * it is a horizontal scanline). + * @param x1 The from x coordinate in poly format. + * @param y1 The from y coordinate fraction part in poly format. + * @param x2 The to x coordinate in poly format. + * @param y2 The to y coordinate fraction part in poly format. + */ + void renderScanline(int ey, int x1, int y1, int x2, int y2); + + /** + * Render the line. This is the general case which handles all cases regardless of the + * position of the from coordinate and the to coordinate. + * + * @param x1 The from x coordinate in poly format. + * @param y1 The from y coordinate in poly format. + * @param x2 The to x coordinate in poly format. + * @param y2 The to y coordinate in poly format. + */ + void renderLine(int x1, int y1, int x2, int y2); + + /** + * Quick sort Outline cells. + * + * @param [in] start The first Cell object in the Cell array to sort. + * @param num Number of Cell objects to sort. + */ + static void qsortCells(Cell* const start, unsigned num); + + unsigned maxCells; + unsigned numCells; + Cell* cells; + Cell* curCellPtr; + Cell curCell; + int curX; + int curY; + int closeX; + int closeY; + int minX; + int minY; + int maxX; + int maxY; + unsigned int flags; + int maxRenderY; + bool outlineTooComplex; +#ifdef SIMULATOR + unsigned numCellsMissing; + unsigned numCellsUsed; +#endif +}; + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_OUTLINE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp new file mode 100644 index 0000000..bc125e7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Rasterizer.hpp @@ -0,0 +1,321 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/Rasterizer.hpp + * + * Declares the touchgfx::Rasterizer class. Used internally by CanvasWidgetRenderer. + */ +#ifndef TOUCHGFX_RASTERIZER_HPP +#define TOUCHGFX_RASTERIZER_HPP + +#include +#include +#include + +/// @cond +namespace touchgfx +{ +/** + * Polygon Rasterizer that is used to render filled polygons with high-quality Anti- Aliasing. + * + * Polygon Rasterizer that is used to render filled polygons with high-quality Anti- + * Aliasing. Internally, by default, the class uses integer coordinates in format 24.8, + * i.e. 24 bits for integer part and 8 bits for fractional - see POLY_BASE_SHIFT. This + * class can be used in the following way: + * + * 1. setFillingRule(FillingRule fr) - optional. + * + * 2. reset() + * + * 3. moveTo(x, y) / lineTo(x, y) - make the polygon. One can create + * more than one contour, but each contour must consist of at least 3 vertices, i.e. + * moveTo(x1, y1); lineTo(x2, y2); lineTo(x3, y3); + * is the absolute minimum of vertices that define a triangle. The algorithm does not + * check either the number of vertices nor coincidence of their coordinates, but in + * the worst case it just won't draw anything. The order of the vertices (clockwise + * or counterclockwise) + * is important when using the non-zero filling rule (fill_non_zero). In this case + * the vertex order of all the contours must be the same if you want your + * intersecting polygons to be without "holes". You actually can use different + * vertices order. If the contours do not intersect each other the order is not + * important anyway. If they do, contours with the same vertex order will be rendered + * without "holes" while the intersecting contours with different orders will have + * "holes". + * + * setFillingRule() can be called anytime before "sweeping". + */ +class Rasterizer +{ +public: + /** + * Determine the sub pixel accuracy, to be more precise, the number of bits of the + * fractional part of the coordinates. + */ + enum + { + POLY_BASE_SHIFT = 5, ///< Number of bits reserved for fraction part + POLY_BASE_SIZE = 1 << POLY_BASE_SHIFT, ///< The value to divide or multiply with to convert to / from this format + POLY_BASE_MASK = POLY_BASE_SIZE - 1 ///< The value used to mask the fraction + }; + + /** + * Determine the area accuracy, to be more precise, the number of bits of the fractional + * part of the areas when calculating scan lines. + */ + enum + { + AA_SHIFT = 8, ///< Number of bits reserved for fraction part when calculating the area + AA_NUM = 1 << AA_SHIFT, ///< The value to divide or multiply with to convert to / from this format + AA_MASK = AA_NUM - 1, ///< The value used to mask the fraction + AA_2NUM = AA_NUM * 2, ///< Number of fraction bits when multiplying two area numbers + AA_2MASK = AA_2NUM - 1 ///< Mask for fraction bits when multiplying two area numbers + }; + + /** Values that represent filling rules. */ + enum FillingRule + { + FILL_NON_ZERO, ///< Filling rule to fill anything inside the outermost border of the outline. + FILL_EVEN_ODD ///< Filling rule to fill using xor rule inside the outline. + }; + + /** Initializes a new instance of the Rasterizer class. */ + Rasterizer() + : outline(), scanline(), fillingRule(FILL_NON_ZERO) + { + } + + /** Resets this object. Basically this is done by resetting the the Outline. */ + void reset() + { + outline.reset(); + } + + /** + * Sets the filling rule to be used when rendering the outline. + * + * @param fillingRule The filling rule. + */ + void setFillingRule(FillingRule fillingRule) + { + this->fillingRule = fillingRule; + } + + /** + * Move to. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void moveTo(int x, int y) + { +#ifndef SIMULATOR + if (!outline.wasOutlineTooComplex()) +#endif + { + outline.moveTo(x, y); + } + } + + /** + * Line to. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void lineTo(int x, int y) + { +#ifndef SIMULATOR + if (!outline.wasOutlineTooComplex()) +#endif + { + outline.lineTo(x, y); + } + } + + /** + * Calculates the alpha. + * + * @param area The area. + * + * @return The calculated alpha. + */ + unsigned calculateAlpha(int area) const + { + int cover = area >> (POLY_BASE_SHIFT * 2 + 1 - AA_SHIFT); + + if (cover < 0) + { + cover = -cover; + } + if (fillingRule == FILL_EVEN_ODD) + { + cover &= AA_2MASK; + if (cover > AA_NUM) + { + cover = AA_2NUM - cover; + } + } + if (cover > AA_MASK) + { + cover = AA_MASK; + } + return cover; + } + + /** + * Renders this object. + * + * @tparam Renderer Type of the renderer. + * @param [in] r The Renderer to process. + * + * @return true there was enough memory available to draw the outline and render the + * graphics, false if there was insufficient memory and nothing was drawn. + */ + template + bool render(Renderer& r) + { + const Cell* cells = outline.getCells(); + unsigned numCells = outline.getNumCells(); + if (numCells == 0) + { + return true; + } + + // Not enough memory allocated, the outline will look wrong. Do not proceed with the drawing. + if (outline.wasOutlineTooComplex()) + { + return false; + } + + int x, y; + int cover; + int alpha; + int area; + + scanline.reset(); + + cover = 0; + const Cell* curCell = cells++; + numCells--; + for (;;) + { + const Cell* startCell = curCell; + + int coord = curCell->packedCoord(); + x = curCell->x; + y = curCell->y; + + area = startCell->area; + cover += startCell->cover; + + // Accumulate all start cells + while (numCells-- > 0) + { + curCell = cells++; + if (curCell->packedCoord() != coord) + { + break; + } + area += curCell->area; + cover += curCell->cover; + } + + if (area) + { + alpha = calculateAlpha((cover << (POLY_BASE_SHIFT + 1)) - area); + if (alpha) + { + if (scanline.isReady(y)) + { + r.render(scanline); + scanline.resetSpans(); + } + scanline.addCell(x, y, alpha); + } + x++; + } + + if (numCells == unsigned(-1)) + { + break; + } + + if (curCell->x > x) + { + alpha = calculateAlpha(cover << (POLY_BASE_SHIFT + 1)); + if (alpha) + { + if (scanline.isReady(y)) + { + r.render(scanline); + scanline.resetSpans(); + } + scanline.addSpan(x, y, curCell->x - x, alpha); + } + } + } + + if (scanline.getNumSpans()) + { + r.render(scanline); + } + return true; + } + + /** + * Sets maximum render y coordinate. This is passed to the Outline to avoid registering + * any Cell that has a y coordinate less than zero of higher than the given y. + * + * @param y The max y coordinate to render for the Outline. + */ + void setMaxRenderY(int y) + { + outline.setMaxRenderY(y); + } + + /** + * Determines if we the outline was too complex to draw completely. + * + * @return True if it was too complex, false if not. + */ + bool wasOutlineTooComplex() + { + return outline.wasOutlineTooComplex(); + } + +private: + /** + * Copy constructor. + * + * @param parameter1 The first parameter. + */ + Rasterizer(const Rasterizer&); + + /** + * Assignment operator. + * + * @param parameter1 The first parameter. + * + * @return A shallow copy of this object. + */ + const Rasterizer& operator=(const Rasterizer&); + + Outline outline; ///< The outline + Scanline scanline; ///< The scanline + FillingRule fillingRule; ///< The filling rule +}; + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_RASTERIZER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp new file mode 100644 index 0000000..aac0f88 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Renderer.hpp @@ -0,0 +1,121 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/Renderer.hpp + * + * Declares the touchgfx::Renderer class. Used internally by CanvasWidgetRenderer. + */ +#ifndef TOUCHGFX_RENDERER_HPP +#define TOUCHGFX_RENDERER_HPP + +#include +#include +#include + +/// @cond +namespace touchgfx +{ +/** + * This class template is used basically for rendering scanlines. The 'Span' argument is one of + * the span renderers, such as SpanRGB565 and others. + */ +class Renderer +{ +public: + /** + * Initializes a new instance of the Renderer class. + * + * @param [in] renderingBuffer The screen buffer to render the polygon in. + * @param [in] painter The painter to use for drawing individual pixels in a + * scanline. + */ + Renderer(RenderingBuffer& renderingBuffer, AbstractPainter& painter) + : renderingBuffer(&renderingBuffer), painter(&painter) + { + } + + /** + * Sets rendering buffer. + * + * @param [in] renderingBuffer The screen buffer to render the polygon in. + */ + void setRenderingBuffer(RenderingBuffer& renderingBuffer) + { + this->renderingBuffer = &renderingBuffer; + } + + /** + * Render the given Scanline in the given color. + * + * @param scanline The Scanline. + */ + void render(const Scanline& scanline) + { + if (scanline.getY() < 0 || scanline.getY() >= int(renderingBuffer->getHeight())) + { + return; + } + + unsigned numSpans = scanline.getNumSpans(); + int baseX = 0; + int y = scanline.getY(); + unsigned char* row = renderingBuffer->row(y); + Scanline::iterator spanIterator(scanline); + + uint8_t xAdjust = renderingBuffer->getXAdjust(); + do + { + int x = spanIterator.next() + baseX; + const uint8_t* covers = spanIterator.getCovers(); + int numPix = spanIterator.getNumPix(); + if (x < 0) + { + numPix += x; + if (numPix <= 0) + { + continue; + } + covers -= x; + x = 0; + } + if (x + numPix >= int(renderingBuffer->getWidth())) + { + numPix = renderingBuffer->getWidth() - x; + if (numPix <= 0) + { + continue; + } + } + painter->render(row, x, xAdjust, y, numPix, covers); + } while (--numSpans); + } + + /** + * Gets the getRenderingBuffer. + * + * @return A RenderingBuffer& + */ + RenderingBuffer& getRenderingBuffer() + { + return *renderingBuffer; + } + +private: + RenderingBuffer* renderingBuffer; ///< Buffer for rendering data + AbstractPainter* painter; ///< The painter +}; + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_RENDERER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp new file mode 100644 index 0000000..ea90ce3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/RenderingBuffer.hpp @@ -0,0 +1,191 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/RenderingBuffer.hpp + * + * Declares the touchgfx::RenderingBuffer class. Used internally by CanvasWidgetRenderer. + */ +#ifndef TOUCHGFX_RENDERINGBUFFER_HPP +#define TOUCHGFX_RENDERINGBUFFER_HPP + +/// @cond +namespace touchgfx +{ +/** + * Rendering buffer wrapper. This class does not know anything about memory organizations, all + * it does it keeps an array of pointers to each pixel row. The general rules of + * rendering are as follows. + * + * 1. Allocate or create somehow a rendering buffer itself. Since + * the library does not depend on any particular platform or architecture it was + * decided that it's your responsibility to create and destroy rendering buffers + * properly. You can use any available mechanism to create it - you can use a system + * API function, simple memory allocation, or even statically defined array. You also + * should know the memory organization (or possible variants) + * in your system. For example, there's an R,G,B or B,G,R organizations with one byte + * per component (three bytes per pixel) is used very often. So, if you intend to use + * class render_bgr24, for example, you should allocate at least width*height*3 bytes + * of memory. + * + * 2. Create a RenderingBuffer object and then call method attach(). It requires + * a pointer to the buffer itself, width and height of the buffer in pixels, and the + * length of the row in bytes. All these values must properly correspond to the + * memory organization. The argument stride is used because in reality the row length + * in bytes does not obligatory correspond with the width of the image in pixels, + * i.e. it cannot be simply calculated as width_in_pixels * bytes_per_pixel. For + * example, it must be aligned to 4 bytes in Windows bitmaps. Method attach() can be + * called more than once. The execution time of it is very little, still it allocates + * memory of heigh * sizeof(char*) bytes and has a loop while (height--) {...}, so + * it's unreasonable to call it every time before drawing any single pixel :-) + * + * 3. Create an object (or a number of objects) of a rendering class, such as + * renderer_bgr24_solid, renderer_bgr24_image and so on. These classes require a + * pointer to the RenderingBuffer object, but they do not perform any considerable + * operations except storing this pointer. So, rendering objects can be created on + * demand almost any time. These objects know about concrete memory organization + * (this knowledge is hard coded), so actually, the memory you allocated or created + * in clause 1 should actually be in correspondence to the needs of the rendering + * class. + * + * 4. Render your image using rendering classes, for example, Rasterizer + * + * 5. Display the result, or store it, or whatever. It's also your + * responsibility and depends on the platform. + */ +class RenderingBuffer +{ +public: + /** Initializes a new instance of the RenderingBuffer class. */ + RenderingBuffer(); + + /** Finalizes an instance of the RenderingBuffer class. */ + virtual ~RenderingBuffer(); + + /** + * Initializes a new instance of the RenderingBuffer class. + * + * @param [in] buf_ Pointer to the framebuffer where the image is rendered. + * @param xAdjust_ Horizontal adjustment of the x coordinate, used when bits per pixel + * is less than eight which implies that a uint8_t pointer + * cannot precisely address the start of the framebuffer. + * @param width_ The width of the framebuffer to write. + * @param height_ The height of the framebuffer to write. + * @param stride_ How much to add the a pointer inside the framebuffer to advance to + * the next line in the framebuffer. + */ + RenderingBuffer(unsigned char* buf_, + unsigned char xAdjust_, + unsigned width_, + unsigned height_, + int stride_); + + /** + * Attaches a buffer. Can be used if the buffer is not ready when the Rendering buffer + * is created initially. + * + * @param [in] buf_ Pointer to the framebuffer where the image is rendered. + * @param xAdjust_ Horizontal adjustment of the x coordinate, used when bits per pixel + * is less than eight which implies that a uint8_t pointer + * cannot precisely address the start of the framebuffer. + * @param width_ The width of the framebuffer to write. + * @param height_ The height of the framebuffer to write. + * @param stride_ How much to add the a pointer inside the framebuffer to advance to + * the next line in the framebuffer. + */ + void attach(unsigned char* buf_, + unsigned char xAdjust_, + unsigned width_, + unsigned height_, + int stride_); + + /** + * Gets x coordinate adjust. + * + * @return The x coordinate adjust. + */ + unsigned char getXAdjust() const + { + return xAdjust; + } + + /** + * Gets the width. + * + * @return The width. + */ + unsigned getWidth() const + { + return width; + } + + /** + * Gets the height. + * + * @return The height. + */ + unsigned getHeight() const + { + return height; + } + + /** + * Tests if a given coordinate is inside the RenderingBuffer. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @return true if (x,y) is inside the RenderingBuffer, false otherwise. + */ + bool inbox(int x, int y) const + { + return x >= 0 && y >= 0 && x < int(width) && y < int(height); + } + + /** + * Gets a pointer to the given row in the RenderingBuffer. + * + * @param y The line number, ie the row. + * + * @return The pointer to the start of the given line in the RenderingBuffer. + */ + unsigned char* row(unsigned y) + { + return buf + stride * y; + } + + /** + * Gets a pointer to the given row in the RenderingBuffer. + * + * @param y The line number, ie the row. + * + * @return The pointer to the start of the given line in the RenderingBuffer. + */ + const unsigned char* row(unsigned y) const + { + return buf + stride * y; + } + +private: + RenderingBuffer(const RenderingBuffer&); + + unsigned char* buf; + unsigned char xAdjust; + unsigned width; + unsigned height; + int stride; +}; + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_RENDERINGBUFFER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp new file mode 100644 index 0000000..b4f8a9c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/Scanline.hpp @@ -0,0 +1,300 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/canvas_widget_renderer/Scanline.hpp + * + * Declares the touchgfx::Scanline class. Used internally by CanvasWidgetRenderer. + */ +#ifndef TOUCHGFX_SCANLINE_HPP +#define TOUCHGFX_SCANLINE_HPP + +#include +#include + +/// @cond +namespace touchgfx +{ +/** + * This class is used to transfer data from class Outline (or a similar one) ///< . + * to the rendering buffer. + * + * This class is used to transfer data from class Outline (or a similar one) + * to the rendering buffer. It's organized very simple. The class stores information of + * horizontal spans to render it into a pixel-map buffer. Each span has initial X, + * length, and an array of bytes that determine the alpha values for each pixel. So, the + * restriction of using this class is 256 levels of Anti-Aliasing, which is quite enough + * for any practical purpose. Before using this class you should know the minimal and + * maximal pixel coordinates of your scanline. The protocol of using is: + * * 1. reset() + * * 2. addCell() / addSpan() - accumulate scanline. You pass y coordinate + * into these functions in order to make scanline know the last Y. Before calling + * addCell() / addSpan() you should check with method isReady(y) + * if the last Y has changed. It also checks if the scanline is not empty. When + * forming one scanline the next x coordinate must be always greater than the last + * stored one, i.e. it works only with ordered coordinates. + * * 3. If the current scanline isReady() you should render it and then call + * resetSpans() before adding new cells/spans. + * * 4. Rendering: + * + * Scanline provides an iterator class that allows you to extract the spans and the + * cover values for each pixel. Be aware that clipping has not been done yet, so you + * should perform it yourself. Use Scanline::iterator to render spans: + * ~~~~~~~~{.cpp} + * int baseX = scanline.getBaseX(); // base X. Should be added to the span's X + * // "scanline" is a const reference to the + * // scanline passed in. + * + * int y = scanline.y(); // y coordinate of the scanline + * + * ************************************ + * ...Perform vertical clipping here... + * ************************************ + * + * Scanline::iterator span(scanline); + * + * uint8_t* row = renderingBuffer->row(y); // The the address of the beginning + * // of the current row + * + * unsigned num_spans = scanline.getNumSpans(); // Number of spans. It's guaranteed that + * // numSpans is always greater than 0. + * + * do + * { + * int x = span.next() + baseX; // The beginning X of the span + * + * const uint8_t covers* = span.getCovers(); // The array of the cover values + * + * int numPix = span.getNumPix(); // Number of pixels of the span. + * // Always greater than 0, still we + * // should use "int" instead of + * // "unsigned" because it's more + * // convenient for clipping + * + * ************************************** + * ...Perform horizontal clipping here... + * ...you have x, covers, and pix_Fromcount... + * ************************************** + * + * uint8_t* dst = row + x; // Calculate the start address of the row. + * // In this case we assume a simple + * // grayscale image 1-byte per pixel. + * do + * { + * *dst++ = *covers++; // Hypothetical rendering. + * } while (--numPix); + * } while (--numSpans); // numSpans cannot be 0, so this loop is quite safe + * ~~~~~~~~ + * The question is: why should we accumulate the whole scanline when we could render + * just separate spans when they're ready? That's because using the scanline is in + * general faster. When is consists of more than one span the conditions for the + * processor cash system are better, because switching between two different areas of + * memory (that can be large ones) occurs less frequently. + */ +class Scanline +{ +public: + /** + * An iterator to help go through all the elements that make up a Scanline. Each part of + * the Scanline has a different Cover. + */ + class iterator + { + public: + /** + * Constructor. Creates an iterator to help go through all the Scanline parts of the + * polygon on a single Scanline. + * + * @param scanline The scanline to iterate. + */ + iterator(const Scanline& scanline) + : covers(scanline.covers), + curCount(scanline.counts), + curStartIndex(scanline.startIndices) + { + } + + /** + * Gets the next element on the Scanline. + * + * @return An the next index in the array of Scanline elements. + */ + int next() + { + ++curCount; + ++curStartIndex; + return int(*curStartIndex); + } + + /** + * Gets number of consecutive pixels in the current run on the Scanline. + * + * @return The number of consecutive pixels. + */ + int getNumPix() const + { + return int(*curCount); + } + + /** + * Gets the covers in the current run on the Scanline. + * + * @return array of covers of each individual pixel. + */ + const uint8_t* getCovers() const + { + return covers + *curStartIndex; + } + + private: + const uint8_t* covers; + const uint16_t* curCount; + const uint16_t* curStartIndex; + }; + + friend class iterator; + + /** + * Default constructor. Initiate a Scanline by setting up pointers to store covers, and + * counts. + */ + Scanline(); + + /** Finalizes an instance of the Scanline class. */ + virtual ~Scanline() + { + } + + /** Resets the Scanline object in preparation for the handling the next Scanline. */ + void reset(); + + /** + * Resets the spans in preparation for the next Scanline. Identical to calling reset() + * without changing the dx_ and dy_ parameters from the previous call to reset(). + */ + void resetSpans(); + + /** + * Adds a single cell to the current Scanline. Works just like invoking addSpan() + * with a len=1. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param cover The cover. + */ + void addCell(int x, int y, unsigned cover); + + /** + * Adds a span of cells to the current Scanline. Works like calling addCell() len times. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param len The length. + * @param cover The cover. + */ + void addSpan(int x, int y, unsigned len, unsigned cover); + + /** + * Checks if a Scanline is ready for rendering. A Scanline is ready for rendering when + * the y coordinate has changed. Since all the cells are sorted, a change in the y + * coordinate means that we have moved to the next Scanline and thus the collected data + * for the Scanline must be rendered before we register cells for the next Scanline. + * + * @param y The y coordinate. + * + * @return True if the given y coordinate differs from the y coordinate for the cells in + * the current Scanline. + */ + int isReady(int y) const; + + /** + * Gets y coordinate, i.e. the vertical offset of the Scanline. This allows easy + * positioning of the Outline. The y coordinate is setup through function reset(). + * + * @return The y coordinate. + */ + int getY() const + { + return lastY; + } + + /** + * Gets number spans in the Scanline. + * + * @return The number spans. + */ + unsigned getNumSpans() const + { + return numSpans; + } + +private: + Scanline(const Scanline&); + const Scanline& operator=(const Scanline&); + + int lastX; + int lastY; + unsigned numSpans; + uint16_t* curStartIndex; + uint16_t* curCount; + + uint8_t* covers; + uint16_t* startIndices; + uint16_t* counts; +}; + +FORCE_INLINE_FUNCTION void Scanline::resetSpans() +{ + lastX = 0x7FFF; + lastY = 0x7FFF; + curCount = counts; + curStartIndex = startIndices; + numSpans = 0; +} + +FORCE_INLINE_FUNCTION void Scanline::addCell(int x, int y, unsigned cover) +{ + if (x < 0) + { + // Starts before scanline start + return; + } + if (x >= (int)CanvasWidgetRenderer::getScanlineWidth()) + { + // Starts after scanline end + return; + } + + covers[x] = (unsigned char)cover; + if (x == lastX + 1) + { + (*curCount)++; + } + else + { + *++curCount = 1; + *++curStartIndex = x; + numSpans++; + } + lastX = x; + lastY = y; +} + +FORCE_INLINE_FUNCTION int Scanline::isReady(int y) const +{ + return numSpans != 0 && (y ^ lastY) != 0; +} + +} // namespace touchgfx +/// @endcond + +#endif // TOUCHGFX_SCANLINE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/license.txt b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/license.txt new file mode 100644 index 0000000..54dcfca --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/canvas_widget_renderer/license.txt @@ -0,0 +1,51 @@ +**************************************************************************** +** ** +** The code in this folder is based on "The Lightweight Rasterizer" ** +** which in turn is based on project "Anti-Grain Geometry". ** +** ** +** The Lightweight Rasterizer is available from ** +** http://www.antigrain.com/lite/agg2_lite.zip ** +** ** +** You can read more about Anti-Grain Geometry on ** +** http://www.antigrain.com ** +** ** +** The code has been heavily modified for TouchGFX to allow the ** +** rasterizer to be used in embedded devices. ** +** ** +** Below you find the original copyright notice. ** +** ** +**************************************************************************** + +---------------------------------------------------------------------------- +Anti-Grain Geometry - Version 2.1 Lite +Copyright (C) 2002-2003 Maxim Shemanarev (McSeem) + +Permission to copy, use, modify, sell and distribute this software +is granted provided this copyright notice appears in all copies. +This software is provided "as is" without express or implied +warranty, and with no claim as to its suitability for any purpose. + +The author gratefully acknowleges the support of David Turner, +Robert Wilhelm, and Werner Lemberg - the authors of the FreeType +libray - in producing this work. See http:www.freetype.org for details. + +---------------------------------------------------------------------------- +Contact: mcseem@antigrain.com + mcseemagg@yahoo.com + http:www.antigrain.com +---------------------------------------------------------------------------- + +Class Outline - implementation. + +Initially the rendering algorithm was designed by David Turner and the +other authors of the FreeType library - see the above notice. I nearly +created a similar renderer, but still I was far from David's work. +I completely redesigned the original code and adapted it for Anti-Grain +ideas. Two functions - renderLine and renderScanline are the core of +the algorithm - they calculate the exact coverage of each pixel cell +of the polygon. I left these functions almost as is, because there's +no way to improve the perfection - hats off to David and his group! + +All other code is very different from the original. + +---------------------------------------------------------------------------- diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/CacheableContainer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/CacheableContainer.hpp new file mode 100644 index 0000000..3533e83 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/CacheableContainer.hpp @@ -0,0 +1,173 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/CacheableContainer.hpp + * + * Declares the touchgfx::CacheableContainer class. + */ +#ifndef TOUCHGFX_CACHEABLECONTAINER_HPP +#define TOUCHGFX_CACHEABLECONTAINER_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A CacheableContainer can be seen as a regular Container, i.e. a Drawable that can have child + * nodes. The z-order of children is determined by the order in which Drawables are + * added to the container - the Drawable added last will be front-most on the screen. + * + * The important difference is that a CacheableContainer can also render its content to + * a dynamic bitmap which can then be used as a texture in subsequent drawing operations, + * either as a simple Image or in a TextureMapper. If the bitmap format of the dynamic + * bitmap differs from the format of the current LCD, the LCD from drawing the bitmap + * must be setup using HAL::setAuxiliaryLCD(). + * + * @see Container, Bitmap, Image, TextureMapper + */ +class CacheableContainer : public Container +{ +public: + CacheableContainer(); + + /** + * Set the dynamic bitmap into which the container content will be rendered. The format + * of the bitmap must be the same as the current LCD or the same as the auxiliary LCD + * setup using HAL::setAuxiliaryLCD. + * + * @param bitmapId Id of the dynamic bitmap to serve as a render target. + * + * @see updateCache, getCacheBitmap, HAL::setAuxiliaryLCD + */ + void setCacheBitmap(BitmapId bitmapId); + + /** + * Get the dynamic bitmap used by the CacheableContainer. + * + * @return the id of the assigned bitmap or BITMAP_INVALID if no bitmap has been assigned. + * + * @see setCacheBitmap + */ + BitmapId getCacheBitmap() const; + + /** + * Render the container into the attached dynamic bitmap. + * + * @see setCacheBitmap + */ + void updateCache(); + + /** + * Render the container into the attached dynamic bitmap. Only the specified Rect region + * is updated. + * + * @param rect Region to update. + * + * @see setCacheBitmap + */ + void updateCache(const Rect& rect); + + /** + * Toggle cached mode on and off. The CacheableContainer behaves just like a regular + * Container when cached mode is turned off. + * + * @param enable Enable or disable cached mode. + */ + void enableCachedMode(bool enable); + + /** + * Request that a subregion of this drawable is redrawn. Will recursively traverse the + * children. When this function returns, the specified invalidated area has been redrawn + * for all appropriate Drawables covering the region. + * + * @param [in] invalidatedArea The area of this drawable to redraw expressed in coordinates + * relative to its parent (e.g. to request a complete + * redraw, invalidatedArea will be (0, 0, width, height). + */ + virtual void invalidateRect(Rect& invalidatedArea) const; + + /** + * Set the solid area on the dynamic bitmap assigned to the CacheableContainer. + * + * @param [in] solidRect The rectangle of th CacheableContainer that is solid. + * + * @return true if the operation succeeds, false otherwise. + */ + bool setSolidRect(const Rect& solidRect) const; + + /** + * Queries the CacheableContainer whether any child widget has been invalidated. + * + * @return True if a child widget has been invalidated and false otherwise. + */ + bool isChildInvalidated() const; + + /** + * @copydoc Image::setAlpha() + * + * @note The alpha is only applied when cached mode is enabled. + * + * @see enableCachedMode + */ + void setAlpha(uint8_t newAlpha) + { + cachedImage.setAlpha(newAlpha); + } + + /** @copydoc Image::getAlpha() */ + uint8_t getAlpha() const + { + return cachedImage.getAlpha(); + } + + virtual void invalidateContent() const + { + if (getAlpha() > 0) + { + Container::invalidateContent(); + } + } + +protected: + /// @cond + virtual void setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement); + + /** + * A CachedImage is a specialized Image object that exposes the setupDrawChain() method. + * + * @see CacheableContainer, Image + */ + class CachedImage : public Image + { + public: + virtual void setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement) + { + Drawable::setupDrawChain(invalidatedArea, nextPreviousElement); + } + }; + /// @endcond + +private: + BitmapId cachedBitmapId; ///< The BitmapId of the dynamic bitmap attached to the CacheableContainer + CachedImage cachedImage; ///< The CachedImage object used as a wrapper widget around the attached dynamic bitmap + bool isCachedMode; ///< Cached mode whether enabled or disabled + bool childWasInvalidated; ///< A child widget has been invalidated. The flag is meaningful when isCachedMode is true. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CACHEABLECONTAINER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp new file mode 100644 index 0000000..ce058a5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Container.hpp @@ -0,0 +1,198 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/Container.hpp + * + * Declares the touchgfx::Container class. + */ +#ifndef TOUCHGFX_CONTAINER_HPP +#define TOUCHGFX_CONTAINER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A Container is a Drawable that can have child nodes. The z-order of children is determined by + * the order in which Drawables are added to the container - the Drawable added last + * will be front-most on the screen. + * + * This class overrides a few functions in Drawable in order to traverse child nodes. + * + * Note that containers act as view ports - that is, only the parts of children that + * intersect with the geometry of the container will be visible (e.g. setting a + * container's width to 0 will render all children invisible). + * + * @see Drawable + */ +class Container : public Drawable +{ +public: + Container() + : Drawable(), + firstChild(0) + { + } + + /** + * Adds a Drawable instance as child to this Container. The Drawable added will be + * placed as the element to be drawn last, and thus appear on top of all previously + * added drawables in the Container. + * + * @param [in] d The Drawable to add. + * + * @note Never add a drawable more than once! + */ + virtual void add(Drawable& d); + + /** + * Removes a Drawable from the container by removing it from the linked list of + * children. If the Drawable is not in the list of children, nothing happens. It is + * possible to remove an element from whichever Container it is a member of using: + * @code + * if (d.getParent()) d.getParent()->remove(d); + * @endcode + * The Drawable will have the parent and next sibling cleared, but is otherwise left + * unaltered. + * + * @param [in] d The Drawable to remove. + * + * @note This is safe to call even if d is not a child of this Container (in which case nothing happens). + */ + virtual void remove(Drawable& d); + + /** + * Removes all children in the Container by resetting their parent and sibling pointers. + * Please note that this is not done recursively, so any child which is itself a + * Container is not emptied. + */ + virtual void removeAll(); + + /** + * Removes all children by unlinking the first child. The parent and sibling pointers of + * the children are not reset. + * + * @see getFirstChild + */ + virtual void unlink(); + + /** + * Query if a given Drawable has been added directly to this Container. The search is + * not done recursively. + * + * @param d The Drawable to look for. + * + * @return True if the specified Drawable instance is direct child of this container, + * false otherwise. + */ + virtual bool contains(const Drawable& d); + + /** + * Inserts a Drawable after a specific child node. If previous child node is 0, the + * drawable will be inserted as the first element in the list. The first element in the + * list of children is the element drawn first, so this makes it possible to insert a + * Drawable \a behind all previously added children. + * + * @param [in] previous The Drawable to insert after. If null, insert as header. + * @param [in] d The Drawable to insert. + * + * @note As with add, do not add the same drawable twice. + */ + virtual void insert(Drawable* previous, Drawable& d); + + /** + * Gets the last child in the list of children in this Container. If this Container is + * touchable (isTouchable()), it will be passed back as the result. Otherwise all \a + * visible children are traversed recursively to find the Drawable that intersects with + * the given coordinate. + * + * @param x The x coordinate of the intersection. + * @param y The y coordinate of the intersection. + * @param [out] last out parameter in which the result is placed. + * + * @see isVisible, isTouchable, getLastChildNear + */ + virtual void getLastChild(int16_t x, int16_t y, Drawable** last); + + /** + * Works similar to getLastChild() but also considers the current set finger size in HAL. + * + * @param x The x coordinate of the intersection. + * @param y The y coordinate of the intersection. + * @param [out] last out parameter in which the result is placed. + * @param [out] fingerAdjustmentX out parameter in which the finger adjustment x is placed. + * @param [out] fingerAdjustmentY out parameter in which the finger adjustment y is placed. + * + * @see getLastChild, HAL::setFingerSize + */ + virtual void getLastChildNear(int16_t x, int16_t y, Drawable** last, int16_t* fingerAdjustmentX, int16_t* fingerAdjustmentY); + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + + /** + * Executes the specified callback function for each child in the Container. The + * callback to execute must have the following prototype: void T::func(Drawable&) + * + * @param [in] function The function to be executed for each child. + */ + virtual void forEachChild(GenericCallback* function); + + /** + * Obtain a pointer to the first child of this container. The first child is the + * Drawable drawn first, and therefore the Drawable \a behind all other children of this + * Container. Useful if you want to manually iterate the children added to this + * container. + * + * @return Pointer to the first drawable added to this container. If nothing has been + * added return zero. + * + * @see getNextSibling + */ + virtual Drawable* getFirstChild() + { + return firstChild; + } + + virtual void invalidateContent() const; + +protected: + /** + * Gets a rectangle describing the total area covered by the children of this container. + * + * @return Rectangle covering all children. + */ + virtual Rect getContainedArea() const; + + /** + * Calls moveRelative on all children. + * + * @param deltaX Horizontal displacement. + * @param deltaY Vertical displacement. + */ + virtual void moveChildrenRelative(int16_t deltaX, int16_t deltaY); + + Drawable* firstChild; ///< Pointer to the first child of this container. Subsequent children can be found through firstChild's nextSibling. + + friend class Screen; + /// @cond + virtual void setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement); + /// @endcond +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CONTAINER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ListLayout.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ListLayout.hpp new file mode 100644 index 0000000..1c3d21a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ListLayout.hpp @@ -0,0 +1,108 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/ListLayout.hpp + * + * Declares the touchgfx::ListLayout class. + */ +#ifndef TOUCHGFX_LISTLAYOUT_HPP +#define TOUCHGFX_LISTLAYOUT_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * This class provides a layout mechanism for arranging Drawable instances adjacent in the + * specified Direction. The first element in the ListLayout is positioned in the + * ListLayout origin (0,0). The dimensions of this class is automatically expanded to + * cover the area of the added Drawable instances, which may grow larger than the + * dimensions of the physical screen. Place the ListLayout inside e.g. a + * ScrollableContainer to allow all the children to be viewed. + * + * @see ScrollableContainer + */ +class ListLayout : public Container +{ +public: + /** + * Initializes a new instance of the ListLayout class. + * + * @param d (Optional) The direction to place the elements. ::SOUTH (Default) + * places the elements vertically, ::EAST places the elements horizontally. + * + * @see setDirection + */ + ListLayout(const Direction d = SOUTH) + : Container(), direction(d), offset(0) + { + assert((d == SOUTH || d == EAST) && "Chosen direction not supported"); + } + + /** + * Sets the direction of the ListLayout. If elements have already been added to the + * ListLayout, these elements will be repositioned to adhere to the new direction. + * + * @param d The new Direction to grow in when added children (either ::SOUTH or ::EAST). + * + * @see getDirection + */ + virtual void setDirection(const Direction d); + + /** + * Gets the direction of the ListLayout. + * + * @return The current direction to grow in when added children (either ::SOUTH or ::EAST). + * + * @see setDirection + */ + virtual Direction getDirection() const + { + return direction; + } + + /** + * Adds a Drawable instance to the end of the list. The Drawable dimensions shall be set + * prior to addition. The coordinates of the Drawable will be updated to reflect the + * position in the ListLayout. + * + * @param [in] d The Drawable to add. + */ + virtual void add(Drawable& d); + + /** + * Removes a Drawable. Safe to call even if drawable has not been added. Other Drawable + * elements in the ListLayout are repositioned and the size of the ListLayout is + * adjusted. + * + * @param [in] d The drawable to remove. + */ + virtual void remove(Drawable& d); + + virtual void insert(Drawable* previous, Drawable& d); + + virtual void removeAll(); + +private: + void internalAddElementAt(Drawable& d, int16_t coord); + void internalAddElement(Drawable& d); + void internalRemoveElement(Drawable& d, int16_t coord); + Direction direction; + int16_t offset; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LISTLAYOUT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ModalWindow.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ModalWindow.hpp new file mode 100644 index 0000000..6b1176f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ModalWindow.hpp @@ -0,0 +1,133 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/ModalWindow.hpp + * + * Declares the touchgfx::ModalWindow class. + */ +#ifndef TOUCHGFX_MODALWINDOW_HPP +#define TOUCHGFX_MODALWINDOW_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Container for displaying a modal window and hijacking touch event and prevent them from + * reaching the underlying view and widgets. + * + * The container has a background image and a surrounding box that acts as a shade on + * top of the rest of the screen. The background image must be set (using + * setBackground()) and the shade can be adjusted (using setShadeAlpha() and + * setShadeColor()). + * + * The ModalWindow can either be used directly by adding widgets/containers to the + * ModalWindow from your view or by sub-classing it if you need a specific ModalWindow + * with predefined behavior across your application. + * + * The ModalWindow should be instantiated in the view class and added as the last + * element (to always be on top, i.e. be modal). The ModalWindow will fill up the entire + * screen so it should always be placed at x=0, y=0 on the display. + * + * To control the visibility of the ModalWindow use the show and hide methods. + */ +class ModalWindow : public Container +{ +public: + ModalWindow(); + + /** + * Sets the background of the actual window. The remaining area of the screen will be + * covered by the shade. The background image is centered on the screen. + * + * @param bmpId Identifier for the background bitmap. + */ + virtual void setBackground(const BitmapId& bmpId); + + /** + * Sets the background of the actual window. The remaining area of the screen will be + * covered by the shade. The background image will be placed at the backgroundX and + * backgroundY coordinate. + * + * @param bmpId Identifier for the bitmap. + * @param backgroundX The background x coordinate. + * @param backgroundY The background y coordinate. + */ + virtual void setBackground(const BitmapId& bmpId, int16_t backgroundX, int16_t backgroundY); + + /** + * Gets the width of the actual window (the background images). Whereas the getWidth() + * method will return the width including the shade. + * + * @return The width of the actual window. + */ + virtual uint16_t getBackgroundWidth() const; + + /** + * Gets the height of the actual window (the background images). Whereas the getHeight() + * method will return the height including the shade. + * + * @return The height of the actual window. + */ + virtual uint16_t getBackgroundHeight() const; + + virtual void add(Drawable& d); + + virtual void remove(Drawable& d); + + /** + * Sets the alpha value of the background shade. Default, if not set, is 96. + * + * @param alpha The new alpha. + */ + virtual void setShadeAlpha(uint8_t alpha); + + /** + * Gets the alpha value of the background shade. + * + * @return The background shades alpha. + */ + virtual uint8_t getShadeAlpha() const; + + /** + * Sets the color of the background shade. Default is black. + * + * @param color The new color. + */ + virtual void setShadeColor(colortype color); + + /** + * Gets the color of the background shade. + * + * @return The color of the background shade. + */ + virtual colortype getShadeColor() const; + + /** Make the ModalWindow visible. */ + virtual void show(); + + /** Make the ModalWindow invisible. */ + virtual void hide(); + +protected: + Box backgroundShade; ///< The background shade + Container windowContainer; ///< The window container that defines the active container area where both the windowBackground and added drawables are placed. + Image windowBackground; ///< The window background +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_MODALWINDOW_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ScrollableContainer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ScrollableContainer.hpp new file mode 100644 index 0000000..5bb9df1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ScrollableContainer.hpp @@ -0,0 +1,405 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/ScrollableContainer.hpp + * + * Declares the touchgfx::ScrollableContainer class. + */ +#ifndef TOUCHGFX_SCROLLABLECONTAINER_HPP +#define TOUCHGFX_SCROLLABLECONTAINER_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A ScrollableContainer is a container that allows its contents to be scrolled. It will + * intercept drag operations and move child nodes accordingly. + * + * A standard Container will simply clip children that are either larger than the + * container itself, or children that extend beyond the borders of the container or + * children that are placed outside the borders of the container. A ScrollableContainer + * behaves much like a Container, except it enables the user to scroll the children and + * thereby act like a viewport. When the contents of the ScrollableContainer is + * scrollable, scrollbars can be seen near the edge of the ScrollableContainer. + * + * @see Container + * + * @note The ScrollableContainer will consume all DragEvents in the area covered by the + * container. + */ +class ScrollableContainer : public Container +{ +public: + ScrollableContainer(); + + /** + * Enables horizontal scrolling. By default, scrolling in either direction is enabled, + * provided that the content is larger than the size of the ScrollableContainer. This + * function can be used to explicitly (dis)allow horizontal scrolling, even if the + * content is larger than the container. + * + * @param enable If true (default), horizontal scrolling is enabled. If false, horizontal + * scrolling is disabled. + * + * @see enableVerticalScroll + */ + void enableHorizontalScroll(bool enable) + { + scrollableX = enable; + } + + /** + * Enables vertical scrolling. By default, scrolling in either direction is enabled, + * provided that the content is larger than the size of the ScrollableContainer. This + * function can be used to explicitly (dis)allow vertical scrolling, even if the content + * is larger than the container. + * + * @param enable If true (default), vertical scrolling is enabled. If false, vertical + * scrolling is disabled. + * + * @see enableHorizontalScroll + */ + void enableVerticalScroll(bool enable) + { + scrollableY = enable; + } + + /** + * Is the ClickableContainer scrollable in either direction? Takes the width of the + * contained elements into account and also checks to see if horizontal or vertical + * scrolling is allowed. + * + * @param [out] scrollX True if the container is able to scroll horizontally. + * @param [out] scrollY True if the container is able to scroll vertically. + * + * @see enableHorizontalScroll, enableVerticalScroll + */ + virtual void isScrollableXY(bool& scrollX, bool& scrollY) + { + Rect contained = getContainedArea(); + scrollX = (scrollableX && (rect.width < contained.width)); + scrollY = (scrollableY && (rect.height < contained.height)); + } + + /** + * Sets the visibility of the scrollbars, when the scrollable area is pressed. By + * default the scrollbars are hidden, but shown when the contents of the + * ScrollableContainer is being dragged around. Using setScrollbarsVisible, it is + * possible to hide the scrollbars when dragging the contents. + * + * @param newVisible If true (default), the scrollbars are visible when scrollable area is + * pressed. If false, scrollbars are always hidden. + * + * @see setScrollbarsPermanentlyVisible + */ + void setScrollbarsVisible(bool newVisible); + + /** + * Make scrollbars permanently visible regardless of the size and position of the + * children of the ScrollableContainer. Normally the scrollbars are hidden and only + * shown when dragging the contents of the ScrollableContainer (unless prohibited using + * setScrollbarsVisible()). + * + * @param permanentlyVisible (Optional) True to show the scrollbars permanently, false for default behavior. + * + * @see setScrollbarsVisible + */ + void setScrollbarsPermanentlyVisible(bool permanentlyVisible = true); + + virtual void add(Drawable& d); + + virtual void getLastChild(int16_t x, int16_t y, Drawable** last) + { + if (isVisible()) + { + if (isTouchable()) + { + *last = this; + } + else + { + Container::getLastChild(x, y, last); + } + } + } + + virtual void handleClickEvent(const ClickEvent& event); + + virtual void handleDragEvent(const DragEvent& event); + + virtual void handleGestureEvent(const GestureEvent& event); + + virtual void handleTickEvent(); + + /** + * Gets the area that contains all children added to the ScrollableContainer. The + * scrollbars are not considered in this operation. The area also includes the + * scrollableContainer itself. + * + * @return The contained area. + * + * @see getChildrenContainedArea + */ + virtual Rect getContainedArea() const; + + /** + * Gets the area that contains all children added to the ScrollableContainer. The + * container itself and scrollbars are not considered in this operation. + * + * @return The area containing only the children. + * + * @see getContainedArea + */ + virtual Rect getChildrenContainedArea() const; + + /** + * Used to signal that the size or position of one or more children have changed. This + * function can be called on parent nodes to signal that the size of one or more of its + * children have changed. + */ + virtual void childGeometryChanged(); + + /** + * Resets the ScrollableContainer to its original state, before the user started + * dragging the contents. This reset the x/y coordinates of children to the position + * they were in before the first drag event was received. + */ + void reset(); + + /** + * @copydoc Container::moveChildrenRelative + * + * @note Takes care not to move the scrollbars, which are also children. + * @note This function is scheduled to be deprecated. Use doScroll() instead. + */ + virtual void moveChildrenRelative(int16_t deltaX, int16_t deltaY); + + /** + * Sets the maximum velocity of a scroll due to a swipe. This can be used to force + * smooth scrolling by limiting the speed of any swipe gesture. + * + * @param max The maximum velocity of the scroll. + * + * @see GestureEvent::getVelocity + */ + void setMaxVelocity(uint16_t max) + { + maxVelocity = max; + } + + /** + * Change the threshold which the first drag event received must exceed before + * initiating a scroll. This can be used to avoid touching the screen and moving the + * finger only a few pixels resulting in the contents being scrolled. + * + * @param t The new threshold value. + * + * @note All subsequent scrolls will be processed regardless of threshold value until a + * ClickEvent::RELEASED is received. + */ + void setScrollThreshold(int16_t t) + { + scrollThreshold = t; + } + + /** + * Sets the color of the scrollbars. + * + * @param color The color of the box. + */ + void setScrollbarsColor(colortype color); + + /** + * Sets the alpha value (transparency) of the scrollbars. + * + * @param alpha The alpha value. 255 being completely solid, 0 being completely invisible. + */ + void setScrollbarsAlpha(uint8_t alpha); + + /** + * Sets the amount of space between the scrollbar and the edge of the ScrollableContainer. + * + * @param padding The padding. + */ + void setScrollbarPadding(uint8_t padding); + + /** + * Sets the width of the scrollbar measured in pixels. + * + * @param width The width of the scrollbar. + */ + void setScrollbarWidth(uint8_t width); + + /** + * Gets the distance scrolled for the x-axis. + * + * @return the distance scrolled for the x-axis. + */ + int16_t getScrolledX() const; + + /** + * Gets the distance scrolled for the y-axis. + * + * @return the distance scrolled for the y-axis. + */ + int16_t getScrolledY() const; + + /** + * Sets scroll duration speedup multiplier. Default value is 7 which gives a nice speedup on gestures. + * + * @param speedup The scroll duration speedup multiplier. + * + * @see getScrollDurationSpeedup, setScrollDurationSlowdown + */ + void setScrollDurationSpeedup(uint16_t speedup); + + /** + * Gets scroll duration speedup multiplier. + * + * @return The swipe acceleration. + * + * @see setScrollDurationSpeedup, getScrollDurationSlowdown + */ + uint16_t getScrollDurationSpeedup() const; + + /** + * Sets scroll duration speedup divisor. Default value is 1. + * + * @param slowdown The scroll duration speedup divisor. + * + * @see setScrollDurationSpeedup, getScrollDurationSlowdown + */ + void setScrollDurationSlowdown(uint16_t slowdown); + + /** + * Gets scroll duration speedup divisor. + * + * @return The scroll duration speedup divisor. + * + * @see setScrollDurationSlowdown + */ + uint16_t getScrollDurationSlowdown() const; + + /** + * Method to actually scroll the container. Passing negative values will scroll the + * items in the ScrollableContainer up / left, whereas positive values will scroll items + * down / right. + * + * If the distance is larger than allowed, the deltas are adjusted down to make sure the + * contained items stay inside view. + * + * @param deltaX The horizontal amount to scroll. + * @param deltaY The vertical amount to scroll. + * + * @return did the container actually scroll. The call doScroll(0,0) will always return + * false. + */ + virtual bool doScroll(int16_t deltaX, int16_t deltaY); + +protected: + uint8_t scrollbarPadding; ///< The amount of padding. The scrollbar will have a bit of space to the borders of the container. + uint8_t scrollbarWidth; ///< The width of the scrollbar. + uint8_t scrollbarAlpha; ///< The scrollbar is semitransparent + static const uint8_t SCROLLBAR_LINE = 0; ///< The scrollbar line. + colortype scrollbarColor; ///< The color of the scrollbar + static const uint16_t SCROLLBAR_MIN_VELOCITY = 5; ///< The minimum velocity of a scroll due to a swipe + static const uint16_t SCROLLBAR_MAX_VELOCITY = 17; ///< The (default) maximum velocity of a scroll due to a swipe + uint16_t maxVelocity; ///< The maximum velocity of a scroll (due to a swipe) + + /** + * Gets x coordinate of the scrollbar. + * + * @return The horizontal scrollbar area. + */ + Rect getXScrollbar() const; + + /** + * Gets y coordinate of the scrollbar. + * + * @return The vertical scrollbar area. + */ + Rect getYScrollbar() const; + + /** + * Gets the area where the horizontal scrollbar can move. + * + * @param xBar The current horizontal scrollbar, supplied for caching reasons. + * @param yBar The current vertical scrollbar, supplied for caching reasons. + * + * @return The area. + */ + Rect getXBorder(const Rect& xBar, const Rect& yBar) const; + + /** + * Gets the area where the vertical scrollbar can move. + * + * @param xBar The current horizontal scrollbar, supplied for caching reasons. + * @param yBar The current vertical scrollbar, supplied for caching reasons. + * + * @return The area. + */ + Rect getYBorder(const Rect& xBar, const Rect& yBar) const; + + /** Invalidate the scrollbars. */ + void invalidateScrollbars(); + + GestureEvent::GestureEventType accelDirection; ///< The current direction (horizontal or vertical) of scroll + + Box xSlider; ///< The horizontal scrollbar drawable + Box ySlider; ///< The vertical scrollbar drawable + + Drawable* pressedDrawable; ///< The drawable child of this container which received the last ClickEvent::PRESSED notification. When scrolling, send this drawable a CANCEL event if the new x/y coords no longer matches this drawable. + Drawable* lastDraggableChild; ///< The drawable child of this container which should receive drag events. Note that only drag events in directions which cannot be scrolled by this ScrollableContainer will be forwarded to children. + + int16_t scrolledXDistance; ///< The scrolled horizontal distance + int16_t scrolledYDistance; ///< The scrolled vertical distance + int16_t scrollThreshold; ///< The threshold which the first drag event received must exceed before scrolling. Default is 5. + + int16_t pressedX; ///< The x coordinate where the last ClickEvent::PRESSED was received. + int16_t pressedY; ///< The y coordinate where the last ClickEvent::PRESSED was received. + + bool isPressed; ///< Is the container currently pressed (maybe show scrollbars) + bool isScrolling; ///< Is the container scrolling (i.e. has overcome the initial larger drag that is required to initiate a scroll). + + bool scrollableX; ///< Is the container scrollable in the horizontal direction. + bool scrollableY; ///< Is the container scrollable in the vertical direction. + + bool scrollbarsVisible; ///< Are scrollbars visible. + bool scrollbarsPermanentlyVisible; ///< Are scrollbars always visible. + + uint16_t scrollDuration; ///< Number of ticks the scroll animation should use. + + int16_t beginningValue; ///< Initial X or Y for calculated values in scroll animation. + int16_t targetValue; ///< Target X or Y value for scroll animation + + uint16_t animationCounter; ///< Current step/tick in scroll animation. + bool animate; ///< Is scroll animation currently active + + int16_t fingerAdjustmentX; ///< How much should the finger be adjusted horizontally + int16_t fingerAdjustmentY; ///< and how much vertically + + bool hasIssuedCancelEvent; ///< true if the pressed drawable has received cancel event + + uint16_t scrollDurationSpeedup; ///< The scroll durations is multipled by this number + uint16_t scrollDurationSlowdown; ///< The scroll durations is divided by this number +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCROLLABLECONTAINER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/SlideMenu.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/SlideMenu.hpp new file mode 100644 index 0000000..ee1bf40 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/SlideMenu.hpp @@ -0,0 +1,380 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/SlideMenu.hpp + * + * Declares the touchgfx::SlideMenu class. + */ +#ifndef TOUCHGFX_SLIDEMENU_HPP +#define TOUCHGFX_SLIDEMENU_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * SlideMenu is a menu that can expand and collapse at the touch of a button. The SlideMenu can + * expand in any of the four directions. Menu items can be added, just like items are + * added to a normal container. + * + * The relative positions of the background and state change button is configurable as + * is the direction in which the SlideMenu expands and collapses. How much of the + * SlideMenu that is visible when collapsed can also be set with the. It is, of course, + * important that the state change button is accessible when collapsed. The SlideMenu + * will collapse after a given timeout is reached. The timer can be reset, for example + * when the user interacts with elements in the list. + * + * Menu elements are added normally using the add() method and are positioned relative + * to the SlideMenu. + */ +class SlideMenu : public Container +{ +public: + /** Values that represent the SlideMenu states. */ + enum State + { + COLLAPSED, ///< Menu is currently collapsed + EXPANDED ///< Menu is currently expanded + }; + + /** Values that represent the expand directions. */ + enum ExpandDirection + { + SOUTH, ///< Menu expands downwards (Towards the south) + NORTH, ///< Menu expands upwards (Towards the north) + EAST, ///< Menu expands to the right (Towards the east) + WEST ///< Menu expands to the left (Towards the west) + }; + + SlideMenu(); + + virtual ~SlideMenu(); + + /** + * Setup the SlideMenu by positioning the stateChangeButton next to background image + * relative to the expand direction, and center it in the other dimension. The width and + * height of the SlideMenu will be automatically set to span both elements. Default + * values are: expandedStateTimeout = 200, visiblePixelsWhenCollapsed = 0, + * hiddenPixelsWhenExpanded = 0, animationDuration = 10, animationEquation = + * cubicEaseInOut. + * + * @param newExpandDirection The new expand direction. + * @param backgroundBMP The background bitmap. + * @param stateChangeButtonBMP The state change button bitmap. + * @param stateChangeButtonPressedBMP The state change button pressed bitmap. + */ + virtual void setup(ExpandDirection newExpandDirection, const Bitmap& backgroundBMP, const Bitmap& stateChangeButtonBMP, const Bitmap& stateChangeButtonPressedBMP); + + /** + * Setup method for the SlideMenu. Positioning of the background is done by stating + * the X and Y coordinates for the element (relative to the SlideMenu). + * The width and height of the SlideMenu will be automatically set to the size of the background. + * Default values are: expandedStateTimeout = 200, visiblePixelsWhenCollapsed = 0, + * hiddenPixelsWhenExpanded = 0, animationDuration * = 10, animationEquation = cubicEaseInOut. + * + * @param newExpandDirection The new expand direction. + * @param backgroundBMP The background bitmap. + * @param backgroundX The background x coordinate. + * @param backgroundY The background y coordinate. + */ + virtual void setup(ExpandDirection newExpandDirection, const Bitmap& backgroundBMP, int16_t backgroundX, int16_t backgroundY); + + /** + * Setup method for the SlideMenu. Positioning of the background image and the + * stateChangeButton is done by stating the X and Y coordinates for the elements + * (relative to the SlideMenu). The width and height of the SlideMenu will be + * automatically set to span both elements. Default values are: expandedStateTimeout = + * 200, visiblePixelsWhenCollapsed = 0, hiddenPixelsWhenExpanded = 0, animationDuration + * = 10, animationEquation = cubicEaseInOut. + * + * @param newExpandDirection The new expand direction. + * @param backgroundBMP The background bitmap. + * @param stateChangeButtonBMP The state change button bitmap. + * @param stateChangeButtonPressedBMP The state change button pressed bitmap. + * @param backgroundX The background x coordinate. + * @param backgroundY The background y coordinate. + * @param stateChangeButtonX The state change button x coordinate. + * @param stateChangeButtonY The state change button y coordinate. + */ + virtual void setup(ExpandDirection newExpandDirection, const Bitmap& backgroundBMP, const Bitmap& stateChangeButtonBMP, const Bitmap& stateChangeButtonPressedBMP, int16_t backgroundX, int16_t backgroundY, int16_t stateChangeButtonX, int16_t stateChangeButtonY); + + /** + * Sets the expand direction. + * + * @param newExpandDirection The new expand direction. + */ + virtual void setExpandDirection(ExpandDirection newExpandDirection); + + /** + * Gets the expand direction. + * + * @return The expand direction. + */ + virtual ExpandDirection getExpandDirection() const; + + /** + * Sets the amount of visible pixels when collapsed. + * + * @param visiblePixels The visible pixels. + */ + virtual void setVisiblePixelsWhenCollapsed(int16_t visiblePixels); + + /** + * Gets the visible pixels when collapsed. + * + * @return The visible pixels when collapsed. + */ + virtual int16_t getVisiblePixelsWhenCollapsed() const; + + /** + * Sets the amount of hidden pixels when expanded. + * + * @param hiddenPixels The hidden pixels. + */ + virtual void setHiddenPixelsWhenExpanded(int16_t hiddenPixels); + + /** + * Gets the hidden pixels when expanded. + * + * @return The hidden pixels when expanded. + */ + virtual int16_t getHiddenPixelsWhenExpanded() const; + + /** + * Sets the expanded state timeout in ticks. The SlideMenu will animate to the COLLAPSED + * state when this number of ticks has been executed while the SlideMenu is in the + * EXPANDED state. The timer can be reset with the resetExpandedStateTimer method. + * + * @param timeout The timeout in ticks. + */ + virtual void setExpandedStateTimeout(uint16_t timeout); + + /** + * Gets expanded state timeout. + * + * @return The expanded state timeout. + */ + virtual uint16_t getExpandedStateTimeout() const; + + /** + * Sets the animation duration. + * + * @param duration The animation duration. + */ + virtual void setAnimationDuration(uint16_t duration); + + /** + * Gets the animation duration. + * + * @return The animation duration. + */ + virtual uint16_t getAnimationDuration() const; + + /** + * Sets the animation easing equation. + * + * @param animationEasingEquation The animation easing equation. + */ + virtual void setAnimationEasingEquation(EasingEquation animationEasingEquation); + + /** + * Gets the animation easing equation. + * + * @return The animation easing equation. + */ + virtual EasingEquation getAnimationEasingEquation() const; + + /** + * Sets the state of the SlideMenu. No animation is performed. + * + * @param newState The new state of the SlideMenu. + * + * @see animateToState, getState + */ + virtual void setState(State newState); + + /** + * Animate to the given expanded or collapsed state. + * + * @param newState The new state of the SlideMenu. + * + * @see setState, getState + */ + virtual void animateToState(State newState); + + /** + * Gets the current expanded or collapsed state. + * + * @return The current state. + * + * @see setState, animateToState + */ + virtual State getState(); + + /** + * Resets the expanded state timer. The SlideMenu will automatically animate to the + * COLLAPSED state after a number of ticks, as set with setExpandedStateTimeout(). This + * method resets this timer. + * + * @see getExpandedStateTimer + */ + virtual void resetExpandedStateTimer(); + + /** + * Gets the expanded state timer. + * + * @return The expanded state timer. + * + * @see resetExpandedStateTimer + */ + virtual uint16_t getExpandedStateTimer() const; + + /** + * Gets the background Image x coordinate. + * + * @return The background Image x coordinate. + */ + virtual int16_t getBackgroundX() const; + + /** + * Gets the background Image y coordinate. + * + * @return The background Image y coordinate. + */ + virtual int16_t getBackgroundY() const; + + /** + * Gets the state change button x coordinate. + * + * @return The state change button x coordinate. + */ + virtual int16_t getStateChangeButtonX() const; + + /** + * Gets the state change button y coordinate. + * + * @return The state change button y coordinate. + */ + virtual int16_t getStateChangeButtonY() const; + + /** + * Set the state changed callback. This callback is called when the state change button + * is clicked. + * + * @param callback The callback. + */ + virtual void setStateChangedCallback(GenericCallback& callback); + + /** + * Set the state change animation ended callback. This callback is called when a state + * change animation has ended. + * + * @param callback The callback. + */ + virtual void setStateChangedAnimationEndedCallback(GenericCallback& callback); + + /** + * Adds a drawable to the container. Make sure the x and y coordinates of the Drawable + * is correct relative to the SlideMenu. + * + * @param [in] d The drawable to add. + */ + virtual void add(Drawable& d); + + /** + * Removes the drawable from the container. + * + * @param [in] d The drawable to remove. + */ + virtual void remove(Drawable& d); + + virtual void handleTickEvent(); + +protected: + MoveAnimator menuContainer; ///< The container holding the actual menu items. This is the container that performs the state change animation + Button stateChangeButton; ///< The state change button that toggles the SlideMenu state + Image background; ///< The background of the SlideMenu + + Callback onStateChangeButtonClicked; ///< The local state changed button clicked callback + Callback&> animationEndedCallback; ///< The local state changed animation ended callback + + GenericCallback* stateChangedCallback; ///< The public state changed button clicked callback + GenericCallback* stateChangedAnimationEndedCallback; ///< The public state changed animation ended callback + + State currentState; ///< The current state of the SlideMenu + ExpandDirection expandDirection; ///< The expand direction of the SlideMenu + + EasingEquation animationEquation; ///< The easing equation used for the state change animation + + int16_t visiblePixelsWhenCollapsed; ///< The number of visible pixels when collapsed + int16_t hiddenPixelsWhenExpanded; ///< The number of hidden pixels when expanded + + uint16_t expandedStateTimeout; ///< The expanded state timeout. + uint16_t expandedStateTimer; ///< The timer that counts towards the expandedStateTimeout. If reached the SlideMenu will animate to COLLAPSED. + + uint16_t animationDuration; ///< The animation duration of the state change animation + + /** + * Handler for the state change button clicked event. + * + * @param button The state change button. + */ + void stateChangeButtonClickedHandler(const AbstractButton& button); + + /** + * Handler for the state change animation ended event. + * + * @param container The menuContainer. + */ + void animationEndedHandler(const MoveAnimator& container); + + /** + * Gets the x coordinate for the collapsed state. + * + * @return The collapsed x coordinate. + */ + virtual int16_t getCollapsedXCoordinate(); + + /** + * Gets the y coordinate for the collapsed state. + * + * @return The collapsed y coordinate. + */ + virtual int16_t getCollapsedYCoordinate(); + + /** + * Gets the x coordinate for the expanded state. + * + * @return The expanded x coordinate. + */ + virtual int16_t getExpandedXCoordinate(); + + /** + * Gets the y coordinate for the expanded state. + * + * @return The expanded y coordinate. + */ + virtual int16_t getExpandedYCoordinate(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SLIDEMENU_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Slider.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Slider.hpp new file mode 100644 index 0000000..410f803 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/Slider.hpp @@ -0,0 +1,363 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/Slider.hpp + * + * Declares the touchgfx::Slider class. + */ +#ifndef TOUCHGFX_SLIDER_HPP +#define TOUCHGFX_SLIDER_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A slider is a graphical element with which the user may set a value by moving an indicator on + * a slider, or simply by clicking the slider. The slider can operate in horizontal or + * vertical mode. The slider has two bitmaps. One bitmap is used on one side of the + * indicator. The other is used on the other side. They can be used in indicating the + * part of the slider value range that is currently selected. + * + * The slider operates on an integer value range that can be set by the user. + */ +class Slider : public Container +{ +public: + Slider(); + + /** + * Sets all the bitmaps for the Slider. The Slider shows the sliderBackgroundSelected + * bitmap in the region of the Slider that is selected, that is the area to the left of + * the indicator for a horizontal Slider and below the indicator for a vertical Slider. + * The sliderBackground is shown on the other side of the Slider. To ignore this effect + * simply use the same bitmap for both the sliderBackground and the + * sliderBackgroundSelected. + * + * @param sliderBackground The slider background with the slider range + * unselected. + * @param sliderBackgroundSelected The slider background with the slider range selected. + * @param indicator The indicator. + */ + void setBitmaps(const Bitmap& sliderBackground, const Bitmap& sliderBackgroundSelected, const Bitmap& indicator); + + /** + * Sets all the bitmaps for the Slider. The Slider shows the sliderBackgroundSelected + * bitmap in the region of the Slider that is selected, that is the area to the left of + * the indicator for a horizontal Slider and below the indicator for a vertical Slider. + * The sliderBackground is shown on the other side of the Slider. To ignore this effect + * simply use the same bitmap for both the sliderBackground and the + * sliderBackgroundSelected. + * + * @param sliderBackground The slider background with the slider range + * unselected. + * @param sliderBackgroundSelected The slider background with the slider range selected. + * @param indicator The indicator. + */ + void setBitmaps(const BitmapId sliderBackground, const BitmapId sliderBackgroundSelected, const BitmapId indicator); + + /** + * Associates an action to be performed when an interaction with the slider is initiated + * (click or drag). + * + * @param callback The callback to be executed. The callback will be given a reference + * to the Slider and the current value of the slider at interaction + * start. + * + * @see GenericCallback + */ + void setStartValueCallback(GenericCallback& callback) + { + startValueCallback = &callback; + } + + /** + * Associates an action to be performed when an interaction with the slider ends (click + * or drag). + * + * @param callback The callback to be executed. The callback will be given a reference + * to the Slider and the current value of the slider at interaction end. + * + * @see GenericCallback + */ + void setStopValueCallback(GenericCallback& callback) + { + stopValueCallback = &callback; + } + + /** + * Associates an action to be performed when the slider changes its value. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the Slider and the current value of the slider. + * + * @see GenericCallback + */ + void setNewValueCallback(GenericCallback& callback) + { + newValueCallback = &callback; + } + + /** + * Sets up the slider in horizontal mode with the range going from the left to right. + * + * Places the backgrounds and the indicator inside the Slider container. It is possible + * to place the end points of the indicator outside the background image if it needs to + * go beyond the boundaries of the background. The width and height of the Slider will + * be adjusted appropriately so that both the background and the indicator will be fully + * visible in both the minimum and maximum indicator positions. + * + * Calls setValue() with the current value (default 0) and triggers the newSliderValue + * callback. + * + * @param backgroundX The background x coordinate inside the slider. + * @param backgroundY The background y coordinate inside the slider. + * @param indicatorY The indicator y coordinate inside the slider. + * @param indicatorMinX The indicator minimum x coordinate inside the slider. This is the + * position used when the slider is at its minimum value. Must + * be less than indicatorMaxX. + * @param indicatorMaxX The indicator maximum x coordinate inside the slider. This is the + * position used when the slider is at its maximum value. Must + * be greater than indicatorMinX. + * + * @note The x and y position of the Slider will either be the left/top of the background or + * the left/top of the indicator in its minimum x coordinate. + */ + virtual void setupHorizontalSlider(uint16_t backgroundX, uint16_t backgroundY, uint16_t indicatorY, uint16_t indicatorMinX, uint16_t indicatorMaxX); + + /** + * Sets up the slider in vertical mode with the range going from the bottom to top. + * + * Places the backgrounds and the indicator inside the Slider container. It is possible + * to place the end points of the indicator outside the background image if it needs to + * go beyond the boundaries of the background. The width and height of the Slider will + * be adjusted appropriately so that both the background and the indicator will be fully + * visible in both the minimum and maximum indicator positions. + * + * + * Calls setValue with the current value (default 0) and triggers the newSliderValue + * callback. + * + * @param backgroundX The background x coordinate inside the slider. + * @param backgroundY The background y coordinate inside the slider. + * @param indicatorX The indicator x coordinate inside the slider. + * @param indicatorMinY The indicator minimum y coordinate inside the slider. This is the + * position used when the slider is at its maximum value. Must + * be less than indicatorMaxX. + * @param indicatorMaxY The indicator maximum y coordinate inside the slider. This is the + * position used when the slider is at its minimum value. Must + * be greater than indicatorMinX. + * + * @note The x and y position of the Slider will either be the left/top of the background or + * the left/top of the indicator in its minimum y coordinate. + */ + virtual void setupVerticalSlider(uint16_t backgroundX, uint16_t backgroundY, uint16_t indicatorX, uint16_t indicatorMinY, uint16_t indicatorMaxY); + + /** + * Gets indicator minimum previously set using setupHorizontalSlider() or + * setupVerticalSlider(). + * + * @return The indicator minimum. + * + * @see setupHorizontalSlider, setupVerticalSlider, getIndicatorMax + */ + virtual uint16_t getIndicatorMin() const + { + return indicatorMinPosition; + } + + /** + * Gets indicator maximum previous set using setupHorizontalSlider() or + * setupVerticalSlider(). + * + * @return The calculated indicator maximum. + * + * @see setupHorizontalSlider, setupVerticalSlider, getIndicatorMin + */ + virtual uint16_t getIndicatorMax() const + { + return indicatorMaxPosition; + } + + /** + * Sets the value range of the slider. Values accepted and returned by the slider will + * be in this range. + * + * The slider will set its value to the specified new value. + * + * @param minValue The minimum value. Must be less than maxValue. + * @param maxValue The maximum value. Must be greater than minValue. + * @param newValue The new value. + * + * @note If the range is larger than the number of pixels specified for the indicator min and + * max some values will not be represented by the slider. + */ + virtual void setValueRange(int minValue, int maxValue, int newValue); + + /** + * Gets the minimum value previously set using setValueRange(). + * + * @return The minimum value. + * + * @see setValueRange, getMaxValue + */ + virtual uint16_t getMinValue() const + { + return valueRangeMin; + } + + /** + * Gets the maximum value previously set using setValueRange(). + * + * @return The maximum value. + * + * @see setValueRange, getMinValue + */ + virtual uint16_t getMaxValue() const + { + return valueRangeMax; + } + + /** + * Sets the value range of the slider. Values accepted and returned by the slider will + * be in this range. + * + * The slider will set its value to the current value or round to minValue or maxValue + * if the current value is outside the new range. + * + * @param minValue The minimum value. Must be less than maxValue. + * @param maxValue The maximum value. Must be greater than minValue. + * + * @note If the range is larger than the number of pixels specified for the indicator min and + * indicator max, some values will not be represented by the slider. + */ + virtual void setValueRange(int minValue, int maxValue); + + /** + * Places the indicator at the specified value relative to the specified value range. + * Values beyond the value range will be rounded to the min/max value in the value range. + * + * @param value The value. + * + * @see setValueRange + * + * @note The value update triggers a newSliderValue callback just as a drag or click does. + * @note If the value range is larger than the number of pixels specified for the indicator + * min and indicator max, some values will not be represented by the slider and + * thus is not possible to set with this method. In this case the value will be + * rounded to the nearest value that is represented in the current setting. + */ + virtual void setValue(int value); + + /** + * Gets the current value represented by the indicator. + * + * @return The current value. + */ + int getValue() + { + return currentValue; + } + + virtual void handleClickEvent(const ClickEvent& event); + + virtual void handleDragEvent(const DragEvent& event); + +protected: + /** Values that represent slider orientations. */ + enum SliderOrientation + { + HORIZONTAL, ///< The Slider can be moved horizontally between left and right + VERTICAL ///< The Slider can be moved vertically between top and bottom + }; + + SliderOrientation sliderOrientation; ///< The selected slider orientation + + int currentValue; ///< The current value represented by the slider + + int valueRangeMin; ///< The value range min + int valueRangeMax; ///< The value range max + + Image background; ///< The background image + Image backgroundSelected; ///< The backgroundSelected image + Image indicator; ///< The indicator image + Container backgroundSelectedViewPort; ///< The backgroundSelected view port. Controls the visible part of the backgroundSelected image. + + int16_t indicatorMinPosition; ///< The minimum position of the indicator (either x coordinate in horizontal mode or y coordinate in vertical mode) + int16_t indicatorMaxPosition; ///< The maximum position of the indicator (either x coordinate in horizontal mode or y coordinate in vertical mode) + + GenericCallback* startValueCallback; ///< The start value callback (called when an interaction with the indicator is initiated) + GenericCallback* stopValueCallback; ///< The stop value callback (called when an interaction with the indicator ends) + GenericCallback* newValueCallback; ///< The new value callback (called when the indicator is moved) + + /** + * Updates the indicator position described by position. Calls the + * newSliderValueCallback with the new value. + * + * @param position The position (x coordinate in horizontal mode and y coordinate in + * vertical mode). + */ + virtual void updateIndicatorPosition(int16_t position); + + /** + * Translate a value in the value range to the corresponding position in the indicator + * position range (x coordinate in horizontal mode and y in vertical mode). + * + * @param value The value. + * + * @return The coordinate that corresponds to the value. + */ + virtual int16_t valueToPosition(int value) const; + + /** + * Translate a position (x coordinate in horizontal mode and y in vertical mode) in the + * indicator position range to the corresponding value in the value range. + * + * @param position The position. + * + * @return The value that corresponds to the coordinate. + */ + virtual int positionToValue(int16_t position) const; + + /** + * Gets the indicator radius, which is half the size of the indicator. + * + * @return The the indicator radius. + */ + virtual uint16_t getIndicatorRadius() const; + + /** + * Gets the indicator position range, i.e. the difference between max and min for the + * position of the indicator. + * + * @return The indicator position range. + */ + virtual int getIndicatorPositionRangeSize() const; + + /** + * Gets the value range, i.e. the difference between max and min for the value range. + * + * @return The value range. + */ + virtual int getValueRangeSize() const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SLIDER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/SwipeContainer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/SwipeContainer.hpp new file mode 100644 index 0000000..02da1f6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/SwipeContainer.hpp @@ -0,0 +1,221 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/SwipeContainer.hpp + * + * Declares the touchgfx::SwipeContainer class. + */ +#ifndef TOUCHGFX_SWIPECONTAINER_HPP +#define TOUCHGFX_SWIPECONTAINER_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A SwipeContainer is a Container with a horizontally laid out list of identically sized Drawables. The bottom of + * the SwipeContainer shows a page indicator to indicate the position in the horizontal + * list of items in the SwipeContainer. + * + * @see ListLayout + */ +class SwipeContainer : public Container +{ +public: + SwipeContainer(); + virtual ~SwipeContainer(); + + virtual void handleTickEvent(); + virtual void handleClickEvent(const ClickEvent& event); + virtual void handleDragEvent(const DragEvent& event); + virtual void handleGestureEvent(const GestureEvent& event); + + /** + * Adds a page to the container. + * + * @param [in] page The page to add. + * + * @note All pages must have the same width and height. + */ + virtual void add(Drawable& page); + + /** + * Removes the page from the container. + * + * @param [in] page The page to remove. + * + * @note This is safe to call even if page is not a page (in which case nothing happens). + */ + virtual void remove(Drawable& page); + + /** + * Set the swipe cutoff which indicates how far you should drag a page before it results in + * a page change. + * + * @param cutoff The cutoff in pixels. + */ + virtual void setSwipeCutoff(uint16_t cutoff); + + /** + * Sets the x and y position of the page indicator. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @see setPageIndicatorXYWithCenteredX, setPageIndicatorCenteredX + */ + void setPageIndicatorXY(int16_t x, int16_t y); + + /** + * Sets the x and y position of the page indicator. The value specified as x will be the + * center coordinate of the page indicators. + * + * @param x The center x coordinate. + * @param y The y coordinate. + * + * @see setPageIndicatorCenteredX, setPageIndicatorXY + * + * @note This method should not be used until all pages have been added, the + * setPageIndicatorBitmaps() has been called and the page indicator therefore has the + * correct width. + */ + void setPageIndicatorXYWithCenteredX(int16_t x, int16_t y); + + /** + * Sets the page indicator centered inside the SwipeContainer without changing the y + * position. + * + * @see setPageIndicatorXYWithCenteredX, setPageIndicatorXY + * + * @note This method should not be used until all pages have been added, the + * setPageIndicatorBitmaps() has been called and the page indicator therefore has the + * correct width. + */ + void setPageIndicatorCenteredX(); + + /** + * Sets the x position of the page indicator without changing the y position. The value + * specified as x will be the center coordinate of the page indicators. + * + * @param x The center x coordinate. + * + * @see setPageIndicatorXYWithCenteredX, setPageIndicatorXY + * + * @note This method should not be used until all pages have been added, the + * setPageIndicatorBitmaps() has been called and the page indicator therefore has the + * correct width. + */ + void setPageIndicatorCenteredX(int16_t x); + + /** + * Sets the bitmaps that are used by the page indicator. The bitmap for the normal page is + * repeated side-by-side and the bitmap for a highlighted page is put in the proper position. + * + * @param normalPage The normal page. + * @param highlightedPage The highlighted page. + */ + void setPageIndicatorBitmaps(const Bitmap& normalPage, const Bitmap& highlightedPage); + + /** + * When dragging either one of the end pages a part of the background will become visible + * until the user stop dragging and the end page swipes back to its position. The width of + * this area is set by this method. + * + * @param width The width in pixels. + */ + void setEndSwipeElasticWidth(uint16_t width); + + /** + * Gets number of pages. + * + * @return The number of pages. + */ + uint8_t getNumberOfPages() + { + return pageIndicator.getNumberOfPages(); + } + + /** + * Sets the selected page. + * + * @param pageIndex Zero-based index of the page. Range from 0 to numberOfPages-1. + * + * @see getSelectedPage + */ + void setSelectedPage(uint8_t pageIndex); + + /** + * Gets the currently selected page. + * + * @return Zero-based index of the current page. Rage from 0 to numberOfPages-1. + * + * @see setSelectedPage + */ + uint8_t getSelectedPage() const; + +private: + static const int16_t DRAG_CANCEL_THRESHOLD = 3; + + enum States + { + ANIMATE_SWIPE_CANCELLED_LEFT, + ANIMATE_SWIPE_CANCELLED_RIGHT, + ANIMATE_LEFT, + ANIMATE_RIGHT, + NO_ANIMATION + } currentState; + + uint8_t animationCounter; + uint16_t swipeCutoff; + int16_t dragX; + int16_t animateDistance; + int16_t startX; + uint16_t endElasticWidth; + + ListLayout pages; + + void adjustPages(); + + void animateSwipeCancelledLeft(); + void animateSwipeCancelledRight(); + void animateLeft(); + void animateRight(); + + class PageIndicator : public Container + { + public: + PageIndicator(); + void setNumberOfPages(uint8_t size); + void setBitmaps(const Bitmap& normalPage, const Bitmap& highlightedPage); + void goRight(); + void goLeft(); + void setCurrentPage(uint8_t page); + uint8_t getNumberOfPages() const; + uint8_t getCurrentPage() const; + + private: + TiledImage unselectedPages; + Image selectedPage; + uint8_t numberOfPages; + uint8_t currentPage; + } pageIndicator; +}; +} // namespace touchgfx + +#endif // TOUCHGFX_SWIPECONTAINER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ZoomAnimationImage.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ZoomAnimationImage.hpp new file mode 100644 index 0000000..9e50d6d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/ZoomAnimationImage.hpp @@ -0,0 +1,345 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/ZoomAnimationImage.hpp + * + * Declares the touchgfx::ZoomAnimationImage class. + */ +#ifndef TOUCHGFX_ZOOMANIMATIONIMAGE_HPP +#define TOUCHGFX_ZOOMANIMATIONIMAGE_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Class for optimizing and wrapping move and zoom operations on a ScalableImage. The + * ZoomAnimationImage takes two bitmaps representing the same image but at a small and a + * large resolution. These bitmaps should be the sizes that are used when not animating + * the image. The ZoomAnimationImage will use an Image for displaying the Bitmap when + * its width and height matches either of them. When it does not match the size of one + * of the bitmaps, it will use a ScalableImage instead. The main idea is that the + * supplied bitmaps should be the end points of the zoom animation so that it ends up + * using an Image when not animating. This is, however, not a requirement. You can + * animate from and to sizes that are not equal the sizes of the bitmaps. The result is + * a container that has the high performance of an ordinary image when the size matches + * the pre-rendered bitmaps. Moreover it supplies easy to use animation functions that + * lets you zoom and move the image. + * + * @note Since this container uses the ScalableImage it has the same restrictions as a + * ScaleableImage, i.e. 1bpp is not supported. + */ +class ZoomAnimationImage : public Container +{ +public: + /** + * A ZoomMode describes in which direction the image will grow/shrink when do a zoom + * animation. A FIXED direction means that the image will not grow/shrink in that + * direction. + */ + enum ZoomMode + { + FIXED_CENTER, ///< The small image will grow from the center of the large image + FIXED_LEFT, ///< The small image will grow from the middle of the left side of the large image + FIXED_RIGHT, ///< The small image will grow from the middle of the right side of the large image + FIXED_TOP, ///< The small image will grow from the middle of the top of the large image + FIXED_BOTTOM, ///< The small image will grow from the middle of the bottom of the large image + FIXED_LEFT_AND_TOP, ///< The small image will grow from the top left corner of the large image + FIXED_RIGHT_AND_TOP, ///< The small image will grow from the top right corner of the large image + FIXED_LEFT_AND_BOTTOM, ///< The small image will grow from the bottom left corner of the large image + FIXED_RIGHT_AND_BOTTOM ///< The small image will grow from the bottom right corner of the large image + }; + + ZoomAnimationImage(); + + /** + * Setup and starts the zoom animation. At end of the animation the image will have been + * resized to the endWidth and endHeight. The development of the width and height during + * the animation is described by the supplied EasingEquations. The container is + * registered as a TimerWidget and automatically unregistered when the animation has + * finished. + * + * @param endWidth The width of the image at animation end. + * @param endHeight The height of the image at animation end. + * @param duration The duration of the animation measured in ticks. + * @param zoomMode (Optional) The zoom mode that will be used during the + * animation. Default is #FIXED_LEFT_AND_TOP. + * @param widthProgressionEquation (Optional) The equation that describes the + * development of the width during the animation. + * Default is EasingEquations::linearEaseNone. + * @param heightProgressionEquation (Optional) The equation that describes the + * development of the height during the animation. + * Default is EasingEquations::linearEaseNone. + * + * @note The animation follows the specified ZoomMode so the X and Y coordinates of the image + * might change during animation. + */ + void startZoomAnimation(int16_t endWidth, int16_t endHeight, uint16_t duration, ZoomMode zoomMode = FIXED_LEFT_AND_TOP, EasingEquation widthProgressionEquation = &EasingEquations::linearEaseNone, EasingEquation heightProgressionEquation = &EasingEquations::linearEaseNone); + + /** + * Setup and starts the zoom and move animation. At end of the animation the image will + * have been resized to the endWidth and endHeight and have moved from its original + * position to the endX and endY. Please note that the ZoomMode might influence the + * actual end position since the zoom transformation might change the X and Y of the + * image. The ZoomMode #FIXED_LEFT_AND_TOP ensures that the endX and endY will be the + * actual end position. + * + * The development of the width, height, X and Y during the animation is described by + * the supplied EasingEquations. The container is registered as a TimerWidget and + * automatically unregistered when the animation has finished. + * + * @param endX The X position of the image at animation end. + * Relative to the container or view that holds the + * ZoomAnimationImage. + * @param endY The Y position of the image at animation end. + * Relative to the container or view that holds the + * ZoomAnimationImage. + * @param endWidth The width of the image at animation end. + * @param endHeight The height of the image at animation end. + * @param duration The duration of the animation measured in ticks. + * @param zoomMode (Optional) The zoom mode that will be used during the + * animation. Default is #FIXED_LEFT_AND_TOP. + * @param xProgressionEquation (Optional) The equation that describes the + * development of the X position during the animation. + * Default is EasingEquations::linearEaseNone. + * @param yProgressionEquation (Optional) The equation that describes the + * development of the Y position during the animation. + * Default is EasingEquations::linearEaseNone. + * @param widthProgressionEquation (Optional) The equation that describes the + * development of the width during the animation. + * Default is EasingEquations::linearEaseNone. + * @param heightProgressionEquation (Optional) The equation that describes the + * development of the height during the animation. + * Default is EasingEquations::linearEaseNone. + */ + void startZoomAndMoveAnimation(int16_t endX, int16_t endY, int16_t endWidth, int16_t endHeight, uint16_t duration, ZoomMode zoomMode = FIXED_LEFT_AND_TOP, EasingEquation xProgressionEquation = &EasingEquations::linearEaseNone, EasingEquation yProgressionEquation = &EasingEquations::linearEaseNone, EasingEquation widthProgressionEquation = &EasingEquations::linearEaseNone, EasingEquation heightProgressionEquation = &EasingEquations::linearEaseNone); + + /** Cancel zoom animation. The image is left in the position and size it is currently at. */ + void cancelZoomAnimation(); + + virtual void handleTickEvent(); + + /** + * Initializes the bitmap of the image to be used. The bitmaps should represent the same + * image in the two needed static resolutions. + * + * @param smallBitmap The image in the smallest resolution. + * @param largeBitmap The image in the largest resolution. + * + * @see getSmallBitmap, getLargeBitmap + * + * @note The size of the bitmaps do not in any way limit the size of the ZoomAnimationImage + * and it is possible to scale the image beyond the sizes of these bitmaps. + */ + void setBitmaps(const Bitmap& smallBitmap, const Bitmap& largeBitmap); + + /** + * Gets the small bitmap. + * + * @return the small bitmap. + * + * @see setBitmaps + */ + Bitmap getSmallBitmap() const + { + return smallBmp; + } + + /** + * Gets the large bitmap. + * + * @return the large bitmap. + * + * @see setBitmaps + */ + Bitmap getLargeBitmap() const + { + return largeBmp; + } + + /** + * @copydoc Drawable::setWidth + * + * @note ZoomAnimationImage diverts from the normal behavior by automatically invalidating + * which causes a redraw. + */ + virtual void setWidth(int16_t width); + + /** + * @copydoc Drawable::setHeight + * + * @note ZoomAnimationImage diverts from the normal behavior by automatically invalidating + * which causes a redraw. + */ + virtual void setHeight(int16_t height); + + /** + * Sets the algorithm to be used. In short, there is currently a value for fast (nearest + * neighbor) and a value for slow (bilinear interpolation). Default is + * ScalableImage::NEAREST_NEIGHBOR since moving images do not need to be of the best + * quality, until they stop moving. If the image moves only a little bit, or + * moves/resizes slowly, consider using ScaleableImage::BILINEAR_INTERPOLATION. + * + * @param mode The algorithm to use when rendering. + * + * @see ScalableImage::ScalingAlgorithm, getScalingMode + */ + virtual void setScalingMode(ScalableImage::ScalingAlgorithm mode); + + /** + * Gets the scaling algorithm of the ScalableImage. + * + * @return the scaling algorithm used. + * + * @see setScalingMode + */ + virtual ScalableImage::ScalingAlgorithm getScalingMode(); + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha); + + /** + * @copydoc Image::getAlpha + */ + virtual uint8_t getAlpha() const; + + /** + * Sets a delay on animations done by the ZoomAnimationImage. Defaults to 0 which means + * that the animation starts immediately. + * + * @param delay The delay in ticks. + * + * @see getAnimationDelay + */ + virtual void setAnimationDelay(uint16_t delay); + + /** + * Gets the current animation delay. + * + * @return The current animation delay. Expressed in ticks. + * + * @see setAnimationDelay + */ + virtual uint16_t getAnimationDelay() const; + + /** + * Associates an action to be performed when the animation ends. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the ZoomAnimationImage. + * + * @see GenericCallback + */ + void setAnimationEndedCallback(GenericCallback& callback) + { + animationEndedAction = &callback; + } + + /** + * Is there currently an animation running. + * + * @return true if there is an animation running. + */ + bool isZoomAnimationRunning() const; + + virtual void invalidateContent() const + { + if (getAlpha() > 0) + { + Container::invalidateContent(); + } + } + +protected: + /** Animation states. */ + enum States + { + ANIMATE_ZOOM, ///< Zoom animation state + ANIMATE_ZOOM_AND_MOVE, ///< Zoom and move animation state + NO_ANIMATION ///< No animation state + }; + + States currentState; ///< The current animation state + uint32_t animationCounter; ///< The progress counter for the animation + uint16_t zoomAnimationDelay; ///< A delay that is applied before animation start. Expressed in ticks. + Bitmap smallBmp; ///< The bitmap representing the small image + Bitmap largeBmp; ///< The bitmap representing the large image + Image image; ///< The image for displaying the bitmap when the width/height is equal one of the bitmaps + ScalableImage scalableImage; ///< The scalable image for displaying the bitmap when the width/height is not equal one of the bitmaps + ZoomMode currentZoomMode; ///< The ZoomMode to use by the animation + int16_t zoomAnimationStartWidth; ///< Width of the zoom animation start + int16_t zoomAnimationStartHeight; ///< Height of the zoom animation start + int16_t zoomAnimationEndWidth; ///< Width of the zoom animation end + int16_t zoomAnimationEndHeight; ///< Height of the zoom animation end + int16_t zoomAnimationStartX; ///< The zoom animation start x coordinate + int16_t zoomAnimationStartY; ///< The zoom animation start y coordinate + int16_t zoomAnimationDeltaX; ///< The zoom animation delta x + int16_t zoomAnimationDeltaY; ///< The zoom animation delta y + int16_t moveAnimationEndX; ///< The move animation end x coordinate + int16_t moveAnimationEndY; ///< The move animation end y coordinate + uint16_t animationDuration; ///< Duration of the animation + EasingEquation zoomAnimationWidthEquation; ///< The zoom animation width equation + EasingEquation zoomAnimationHeightEquation; ///< The zoom animation height equation + EasingEquation moveAnimationXEquation; ///< The move animation x coordinate equation + EasingEquation moveAnimationYEquation; ///< The move animation y coordinate equation + + GenericCallback* animationEndedAction; ///< The animation ended action + + /** + * Chooses the optimal rendering of the image given the current width and height. If the + * dimensions match either the small or large bitmap, that will be used, otherwise the + * large image will be scaled using the defined scaling mode. + * + * @see setScalingMode, setBitmaps + */ + virtual void updateRenderingMethod(); + + /** + * Sets the current animation state and reset the animation counter. + * + * @param state The new state. + */ + virtual void setCurrentState(States state); + + /** + * Starts timer and set parameters. Contains code shared between startZoomAnimation() + * and startZoomAndMoveAnimation(). If both delay and duration is zero, the end position + * and size is applied and the animation is ended immediately. + * + * @param endWidth The end width. + * @param endHeight The end height. + * @param duration The duration. + * @param zoomMode The zoom mode. + * @param widthProgressionEquation The width progression equation. + * @param heightProgressionEquation The height progression equation. + */ + void startTimerAndSetParameters(int16_t endWidth, int16_t endHeight, uint16_t duration, ZoomMode zoomMode, EasingEquation widthProgressionEquation, EasingEquation heightProgressionEquation); + + /** + * Calculates the change in X and Y caused by the zoom animation given the current + * #ZoomMode. + */ + virtual void updateZoomAnimationDeltaXY(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ZOOMANIMATIONIMAGE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/AbstractButtonContainer.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/AbstractButtonContainer.hpp new file mode 100644 index 0000000..6dec9ed --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/AbstractButtonContainer.hpp @@ -0,0 +1,126 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/AbstractButtonContainer.hpp + * + * Declares the touchgfx::AbstractButtonContainer class. + */ +#ifndef TOUCHGFX_ABSTRACTBUTTONCONTAINER_HPP +#define TOUCHGFX_ABSTRACTBUTTONCONTAINER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * An abstract button container. The AbstractButtonContainer defines pressed/not pressed state, + * the alpha value, and the action Callback of a button. AbstractButtonContainer is used + * as superclass for classes defining a specific button behavior. + * + * @see ClickButtonTrigger, RepeatButtonTrigger, ToggleButtonTrigger, TouchButtonTrigger + */ +class AbstractButtonContainer : public Container +{ +public: + AbstractButtonContainer() + : pressed(false), alpha(255), action(0) + { + setTouchable(true); + } + + /** + * Sets the pressed state to the given state. A subclass of AbstractButtonContainer + * should implement handlePressedUpdate() to handle the new pressed state. + * + * @param isPressed True if is pressed, false if not. + * + * @see getPressed, handlePressedUpdated + */ + void setPressed(bool isPressed) + { + pressed = isPressed; + handlePressedUpdated(); + } + + /** + * Gets the pressed state. + * + * @return True if it succeeds, false if it fails. + * + * @see setPressed + */ + bool getPressed() + { + return pressed; + } + + /** @copydoc Image::setAlpha() */ + void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + handleAlphaUpdated(); + } + + /** @copydoc Image::getAlpha() */ + uint8_t getAlpha() const + { + return alpha; + } + + /** + * Sets an action callback to be executed by the subclass of AbstractContainerButton. + * + * @param callback The callback. + * + * @see executeAction + */ + void setAction(GenericCallback& callback) + { + action = &callback; + } + + /** + * Executes the previously set action. + * + * @see setAction + */ + virtual void executeAction() + { + if (action && action->isValid()) + { + action->execute(*this); + } + } + +protected: + bool pressed; ///< True if pressed + uint8_t alpha; ///< The current alpha value. 255 denotes solid, 0 denotes completely invisible. + + GenericCallback* action; ///< The action to be executed + + /** Handles what should happen when the pressed state is updated. */ + virtual void handlePressedUpdated() + { + } + + /** Handles what should happen when the alpha is updated. */ + virtual void handleAlphaUpdated() + { + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTBUTTONCONTAINER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/AnimatedImageButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/AnimatedImageButtonStyle.hpp new file mode 100644 index 0000000..03c6395 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/AnimatedImageButtonStyle.hpp @@ -0,0 +1,112 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/AnimatedImageButtonStyle.hpp + * + * Declares the touchgfx::AnimatedImageButtonStyle class. + */ +#ifndef TOUCHGFX_ANIMATEDIMAGEBUTTONSTYLE_HPP +#define TOUCHGFX_ANIMATEDIMAGEBUTTONSTYLE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * An animated image button style. An animated image button style. This class is supposed to be + * used with one of the ButtonTrigger classes to create a functional button. This class + * will show the first or last image of an animated image depending on the state of the + * button (pressed or released). When the state changes the button will show the + * sequence of images in forward or reversed order. + * + * The AnimatedImageButtonStyle will set the size of the enclosing container (normally + * AbstractButtonContainer) to the size of the first Bitmap. This can be overridden by + * calling setWidth/setHeight after setting the bitmaps. + * + * The position of the bitmap can be adjusted with setBitmapXY (default is upper left + * corner). + * + * @tparam T Generic type parameter. Typically a AbstractButtonContainer subclass. + * + * @see AbstractButtonContainer + */ +template +class AnimatedImageButtonStyle : public T +{ +public: + AnimatedImageButtonStyle() + : T(), buttonAnimatedImage() + { + buttonAnimatedImage.setXY(0, 0); + T::add(buttonAnimatedImage); + } + + /** + * Sets the bitmaps. + * + * @param bitmapStart The bitmap start. + * @param bitmapEnd The bitmap end. + */ + void setBitmaps(const Bitmap& bitmapStart, const Bitmap& bitmapEnd) + { + buttonAnimatedImage.setBitmaps(bitmapStart.getId(), bitmapEnd.getId()); + + AbstractButtonContainer::setWidthHeight(bitmapStart); + + handlePressedUpdated(); + } + + /** + * Sets bitmap x and y. + * + * @param x An uint16_t to process. + * @param y An uint16_t to process. + */ + void setBitmapXY(uint16_t x, uint16_t y) + { + buttonAnimatedImage.setXY(x, y); + } + + /** + * Sets update ticks interval. + * + * @param updateInterval The update interval. + */ + void setUpdateTicksInterval(uint8_t updateInterval) + { + buttonAnimatedImage.setUpdateTicksInterval(updateInterval); + } + +protected: + AnimatedImage buttonAnimatedImage; ///< The button animated image + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + buttonAnimatedImage.startAnimation(AbstractButtonContainer::pressed, true, false); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + buttonAnimatedImage.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ANIMATEDIMAGEBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/BoxWithBorderButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/BoxWithBorderButtonStyle.hpp new file mode 100644 index 0000000..74a64a0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/BoxWithBorderButtonStyle.hpp @@ -0,0 +1,140 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/BoxWithBorderButtonStyle.hpp + * + * Declares the touchgfx::BoxWithBorderButtonStyle class. + */ +#ifndef TOUCHGFX_BOXWITHBORDERBUTTONSTYLE_HPP +#define TOUCHGFX_BOXWITHBORDERBUTTONSTYLE_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A box with border button style. This class is supposed to be used with one of the + * ButtonTrigger classes to create a functional button. This class will show a box with + * a border in different colors depending on the state of the button (pressed or + * released). + * + * An image button style. This class is supposed to be used with one of the + * ButtonTrigger classes to create a functional button. This class will show one of two + * images depending on the state of the button (pressed or released). + * + * @tparam T Generic type parameter. Typically a AbstractButtonContainer subclass. + * + * @see AbstractButtonContainer, BoxWithBorder + */ +template +class BoxWithBorderButtonStyle : public T +{ +public: + BoxWithBorderButtonStyle() + : T(), up(), down() + { + borderBox.setXY(0, 0); + T::add(borderBox); + } + + /** + * Sets the size and position of this BoxWithBorderButtonStyle, relative to its parent. + * + * @param x The x coordinate of this BoxWithBorderButtonStyle. + * @param y The y coordinate of this BoxWithBorderButtonStyle. + * @param width The width of this BoxWithBorderButtonStyle. + * @param height The height of this BoxWithBorderButtonStyle. + * + * @note Changing this does not automatically yield a redraw. + */ + void setBoxWithBorderPosition(int16_t x, int16_t y, int16_t width, int16_t height) + { + borderBox.setPosition(x, y, width, height); + } + + /** + * Sets the width. + * + * @param width The width. + */ + void setBoxWithBorderWidth(int16_t width) + { + borderBox.setWidth(width); + } + + /** + * Sets the height. + * + * @param height The height. + */ + void setBoxWithBorderHeight(int16_t height) + { + borderBox.setHeight(height); + } + + /** + * Sets the colors. + * + * @param colorReleased The color released. + * @param colorPressed The color pressed. + * @param borderColorReleased The border color released. + * @param borderColorPressed The border color pressed. + */ + void setBoxWithBorderColors(const colortype colorReleased, const colortype colorPressed, const colortype borderColorReleased, const colortype borderColorPressed) + { + up = colorReleased; + down = colorPressed; + + borderUp = borderColorReleased; + borderDown = borderColorPressed; + + handlePressedUpdated(); + } + + /** + * Sets border size. + * + * @param size The size. + */ + void setBorderSize(uint8_t size) + { + borderBox.setBorderSize(size); + } + +protected: + BoxWithBorder borderBox; ///< The border box + colortype up; ///< The up + colortype down; ///< The down + colortype borderUp; ///< The border up + colortype borderDown; ///< The border down + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + borderBox.setColor(T::getPressed() ? down : up); + borderBox.setBorderColor(T::getPressed() ? borderDown : borderUp); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + borderBox.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BOXWITHBORDERBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/Buttons.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/Buttons.hpp new file mode 100644 index 0000000..0d089d0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/Buttons.hpp @@ -0,0 +1,147 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/Buttons.hpp + * + * Declares the various FlexButton styles by combining often used template classes. + */ +#ifndef TOUCHGFX_BUTTONS_HPP +#define TOUCHGFX_BUTTONS_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** Defines an alias representing the box click button. */ +typedef BoxWithBorderButtonStyle BoxClickButton; + +/** Defines an alias representing the box repeat button. */ +typedef BoxWithBorderButtonStyle BoxRepeatButton; + +/** Defines an alias representing the box toggle button. */ +typedef BoxWithBorderButtonStyle BoxToggleButton; + +/** Defines an alias representing the box touch button. */ +typedef BoxWithBorderButtonStyle BoxTouchButton; + +/** Defines an alias representing the image click button. */ +typedef ImageButtonStyle ImageClickButton; + +/** Defines an alias representing the image repeat button. */ +typedef ImageButtonStyle ImageRepeatButton; + +/** Defines an alias representing the image touch button. */ +typedef ImageButtonStyle ImageTouchButton; + +/** Defines an alias representing the image toggle button. */ +typedef ImageButtonStyle ImageToggleButton; + +/** Defines an alias representing the icon click button. */ +typedef IconButtonStyle IconClickButton; + +/** Defines an alias representing the icon repeat button. */ +typedef IconButtonStyle IconRepeatButton; + +/** Defines an alias representing the icon touch button. */ +typedef IconButtonStyle IconTouchButton; + +/** Defines an alias representing the icon toggle button. */ +typedef IconButtonStyle IconToggleButton; + +/** Defines an alias representing the icon image click button. */ +typedef ImageButtonStyle > IconImageClickButton; + +/** Defines an alias representing the icon image repeat button. */ +typedef ImageButtonStyle > IconImageRepeatButton; + +/** Defines an alias representing the icon image touch button. */ +typedef ImageButtonStyle > IconImageTouchButton; + +/** Defines an alias representing the icon image toggle button. */ +typedef ImageButtonStyle > IconImageToggleButton; + +/** Defines an alias representing the text click button. */ +typedef TextButtonStyle TextClickButton; + +/** Defines an alias representing the text repeat button. */ +typedef TextButtonStyle TextRepeatButton; + +/** Defines an alias representing the text touch button. */ +typedef TextButtonStyle TextTouchButton; + +/** Defines an alias representing the text toggle button. */ +typedef TextButtonStyle TextToggleButton; + +/** Defines an alias representing the tiled image click button. */ +typedef TiledImageButtonStyle TiledImageClickButton; + +/** Defines an alias representing the tiled image repeat button. */ +typedef TiledImageButtonStyle TiledImageRepeatButton; + +/** Defines an alias representing the tiled image touch button. */ +typedef TiledImageButtonStyle TiledImageTouchButton; + +/** Defines an alias representing the tiled image toggle button. */ +typedef TiledImageButtonStyle TiledImageToggleButton; + +/** Defines an alias representing the wildcard text click button. */ +typedef WildcardTextButtonStyle WildcardTextClickButton; + +/** Defines an alias representing the wildcard text repeat button. */ +typedef WildcardTextButtonStyle WildcardTextRepeatButton; + +/** Defines an alias representing the wildcard text touch button. */ +typedef WildcardTextButtonStyle WildcardTextTouchButton; + +/** Defines an alias representing the wildcard text toggle button. */ +typedef WildcardTextButtonStyle WildcardTextToggleButton; + +/** Defines an alias representing the wildcard text click button. */ +typedef TwoWildcardTextButtonStyle TwoWildcardTextClickButton; + +/** Defines an alias representing the wildcard text repeat button. */ +typedef TwoWildcardTextButtonStyle TwoWildcardTextRepeatButton; + +/** Defines an alias representing the wildcard text touch button. */ +typedef TwoWildcardTextButtonStyle TwoWildcardTextTouchButton; + +/** Defines an alias representing the wildcard text toggle button. */ +typedef TwoWildcardTextButtonStyle TwoWildcardTextToggleButton; + +/** Defines an alias representing the animated image click button. */ +typedef AnimatedImageButtonStyle AnimatedImageClickButton; + +/** Defines an alias representing the animated image repeat button. */ +typedef AnimatedImageButtonStyle AnimatedImageRepeatButton; + +/** Defines an alias representing the animated image touch button. */ +typedef AnimatedImageButtonStyle AnimatedImageTouchButton; + +/** Defines an alias representing the animated image toggle button. */ +typedef AnimatedImageButtonStyle AnimatedImageToggleButton; + +} // namespace touchgfx + +#endif // TOUCHGFX_BUTTONS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ClickButtonTrigger.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ClickButtonTrigger.hpp new file mode 100644 index 0000000..b3b1da5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ClickButtonTrigger.hpp @@ -0,0 +1,65 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/ClickButtonTrigger.hpp + * + * Declares the touchgfx::ClickButtonTrigger class. + */ +#ifndef TOUCHGFX_CLICKBUTTONTRIGGER_HPP +#define TOUCHGFX_CLICKBUTTONTRIGGER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A click button trigger. This trigger will create a button that reacts on clicks. This means + * it will call the set action when it gets a touch released event. The + * ClickButtonTrigger can be combined with one or more of the ButtonStyle classes to + * create a fully functional button. + * + * @see TouchButtonTrigger + */ +class ClickButtonTrigger : public AbstractButtonContainer +{ +public: + /** + * Handles a ClickAvent. The action callback is called when the ClickButtonTrigger + * receives a ClickEvent::RELEASED event in PRESSED state. Function setPressed() will + * be called with the new button state. + * + * @param event The click event. + * + * @see setAction, setPressed, getPressed + */ + virtual void handleClickEvent(const ClickEvent& event) + { + bool wasPressed = getPressed(); + bool newPressedValue = (event.getType() == ClickEvent::PRESSED); + if ((newPressedValue && !wasPressed) || (!newPressedValue && wasPressed)) + { + setPressed(newPressedValue); + invalidate(); + } + if (wasPressed && (event.getType() == ClickEvent::RELEASED)) + { + executeAction(); + } + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CLICKBUTTONTRIGGER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/IconButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/IconButtonStyle.hpp new file mode 100644 index 0000000..160f093 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/IconButtonStyle.hpp @@ -0,0 +1,153 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/IconButtonStyle.hpp + * + * Declares the touchgfx::IconButtonStyle class. + */ +#ifndef TOUCHGFX_ICONBUTTONSTYLE_HPP +#define TOUCHGFX_ICONBUTTONSTYLE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * An icon button style. This class is supposed to be used with one of the ButtonTrigger classes + * to create a functional button. This class will show one of two icons depending on the + * state of the button (pressed or released). + * + * To get a background behind the icon, use IconButtonStyle together with e.g. + * ImageButtonStyle: IconButtonStyle > + * myButton; + * + * The IconButtonStyle will center the icon on the enclosing container (normally + * AbstractButtonContainer). Set the size of the button before setting the icons. + * + * The position of the icon can be adjusted with setIconXY. + * + * @see AbstractButtonContainer + */ +template +class IconButtonStyle : public T +{ +public: + IconButtonStyle() + : T() + { + T::add(iconImage); + } + + /** + * Sets icon bitmaps. + * + * @param newIconReleased The new icon released. + * @param newIconPressed The new icon pressed. + */ + virtual void setIconBitmaps(const Bitmap& newIconReleased, const Bitmap& newIconPressed) + { + iconReleased = newIconReleased; + iconPressed = newIconPressed; + + iconImage.setXY((T::getWidth() / 2) - (newIconPressed.getWidth() / 2), (T::getHeight() / 2) - (newIconPressed.getHeight() / 2)); + + handlePressedUpdated(); + } + + /** + * Sets icon x coordinate. + * + * @param x The x coordinate. + */ + void setIconX(int16_t x) + { + iconImage.setX(x); + } + + /** + * Sets icon y coordinate. + * + * @param y The y coordinate. + */ + void setIconY(int16_t y) + { + iconImage.setY(y); + } + + /** + * Sets the position of the icon. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setIconXY(int16_t x, int16_t y) + { + setIconX(x); + setIconY(y); + } + + /** + * Gets currently displayed icon. + * + * @return The currently displayed icon. + */ + Bitmap getCurrentlyDisplayedIcon() const + { + return (T::getPressed() ? iconPressed : iconReleased); + } + + /** + * Gets icon x coordinate. + * + * @return The icon x coordinate. + */ + int16_t getIconX() const + { + return iconImage.getX(); + } + + /** + * Gets icon y coordinate. + * + * @return The icon y coordinate. + */ + int16_t getIconY() const + { + return iconImage.getY(); + } + +protected: + Bitmap iconReleased; ///< Icon to display when button is not pressed. + Bitmap iconPressed; ///< Icon to display when button is pressed. + Image iconImage; ///< The icon image + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + iconImage.setBitmap(T::getPressed() ? iconPressed : iconReleased); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + iconImage.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ICONBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ImageButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ImageButtonStyle.hpp new file mode 100644 index 0000000..5f0992a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ImageButtonStyle.hpp @@ -0,0 +1,113 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/ImageButtonStyle.hpp + * + * Declares the touchgfx::ImageButtonStyle class. + */ +#ifndef TOUCHGFX_IMAGEBUTTONSTYLE_HPP +#define TOUCHGFX_IMAGEBUTTONSTYLE_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * An image button style. This class is supposed to be used with one of the ButtonTrigger + * classes to create a functional button. This class will show one of two images + * depending on the state of the button (pressed or released). + * + * The ImageButtonStyle will set the size of the enclosing container (normally + * AbstractButtonContainer) to the size of the pressed Bitmap. This can be overridden by + * calling setWidth/setHeight after setting the bitmaps. + * + * The position of the bitmap can be adjusted with setBitmapXY (default is upper left + * corner). + * + * @tparam T Generic type parameter. Typically a AbstractButtonContainer subclass. + * + * @see AbstractButtonContainer + */ +template +class ImageButtonStyle : public T +{ +public: + ImageButtonStyle() + : T(), up(), down() + { + buttonImage.setXY(0, 0); + T::add(buttonImage); + } + + /** + * Sets the bitmaps. + * + * @param bmpReleased The bitmap released. + * @param bmpPressed The bitmap pressed. + */ + virtual void setBitmaps(const Bitmap& bmpReleased, const Bitmap& bmpPressed) + { + up = bmpReleased; + down = bmpPressed; + ImageButtonStyle::setWidthHeight(down); + + handlePressedUpdated(); + } + + /** + * Sets bitmap x and y. + * + * @param x An uint16_t to process. + * @param y An uint16_t to process. + */ + void setBitmapXY(uint16_t x, uint16_t y) + { + buttonImage.setXY(x, y); + } + + /** + * Gets currently displayed bitmap. + * + * @return The currently displayed bitmap. + */ + Bitmap getCurrentlyDisplayedBitmap() const + { + return (AbstractButtonContainer::pressed ? down : up); + } + +protected: + Image buttonImage; ///< The button image + Bitmap up; ///< The image to display when button is released. + Bitmap down; ///< The image to display when button is pressed. + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + buttonImage.setBitmap(T::getPressed() ? down : up); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + buttonImage.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_IMAGEBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/RepeatButtonTrigger.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/RepeatButtonTrigger.hpp new file mode 100644 index 0000000..69a9e16 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/RepeatButtonTrigger.hpp @@ -0,0 +1,148 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/RepeatButtonTrigger.hpp + * + * Declares the touchgfx::RepeatButtonTrigger class. + */ +#ifndef TOUCHGFX_REPEATBUTTONTRIGGER_HPP +#define TOUCHGFX_REPEATBUTTONTRIGGER_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A repeat button trigger. This trigger will create a button that reacts to a consistent touch. + * This means it will call the set action repeatedly as long as it is touched. The + * RepeatButtonTrigger can be combined with one or more of the ButtonStyle classes to + * create a fully functional button. + */ +class RepeatButtonTrigger : public AbstractButtonContainer +{ +public: + RepeatButtonTrigger() + : AbstractButtonContainer(), ticksDelay(30), ticksInterval(15), ticks(0), ticksBeforeContinuous(0) + { + } + + /** + * Sets the delay (in number of ticks) from the first button activation until the next + * time it will be automatically activated. + * + * @param delay The delay, measured in ticks, between first activation and second activation. + * + * @see setInterval, getDelay + */ + void setDelay(int delay) + { + ticksDelay = delay; + } + + /** + * Gets the delay in ticks from first button activation until next activation. + * + * @return The delay, measured in ticks, between first activation and second activation. + * + * @see setDelay + */ + int getDelay() + { + return ticksDelay; + } + + /** + * Sets the interval in number of ticks between each each activation of the pressed + * button after the second activation. + * + * @param interval The interval between repeated activations, measured in ticks. + * + * @see setDelay, getInterval + */ + void setInterval(int interval) + { + ticksInterval = interval; + } + + /** + * The interval between repeated activations, measured in ticks. This is the number of + * ticks between the an activation beyond the first and the following activation. + * + * @return The interval between repeated activations, measured in ticks. + * + * @see setInterval + */ + int getInterval() + { + return ticksInterval; + } + + void handleClickEvent(const ClickEvent& event) + { + bool wasPressed = getPressed(); + bool newPressedValue = (event.getType() == ClickEvent::PRESSED); + if ((newPressedValue && !wasPressed) || (!newPressedValue && wasPressed)) + { + setPressed(newPressedValue); + invalidate(); + } + + if (event.getType() == ClickEvent::PRESSED) + { + executeAction(); + + ticks = 0; + ticksBeforeContinuous = ticksDelay; + Application::getInstance()->registerTimerWidget(this); + } + else + { + Application::getInstance()->unregisterTimerWidget(this); + } + } + + void handleTickEvent() + { + AbstractButtonContainer::handleTickEvent(); + + if (!pressed) + { + return; + } + if (ticks == ticksBeforeContinuous) + { + executeAction(); + + ticks = 0; + ticksBeforeContinuous = ticksInterval; + } + else + { + ticks++; + } + } + +private: + int16_t ticksDelay; + int16_t ticksInterval; + + int16_t ticks; + int16_t ticksBeforeContinuous; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_REPEATBUTTONTRIGGER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TextButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TextButtonStyle.hpp new file mode 100644 index 0000000..f3d0ff3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TextButtonStyle.hpp @@ -0,0 +1,154 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/TextButtonStyle.hpp + * + * Declares the touchgfx::TextButtonStyle class. + */ +#ifndef TOUCHGFX_TEXTBUTTONSTYLE_HPP +#define TOUCHGFX_TEXTBUTTONSTYLE_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A text button style. This class is supposed to be used with one of the ButtonTrigger classes + * to create a functional button. This class will show a text in one of two colors + * depending on the state of the button (pressed or released). + * + * The TextButtonStyle does not set the size of the enclosing container (normally + * AbstractButtonContainer). The size must be set manually. + * + * To get a background behind the text, use TextButtonStyle together with e.g. + * ImageButtonStyle: TextButtonStyle > + * myButton; + * + * The position of the text can be adjusted with setTextXY (default is centered). + * + * @see AbstractButtonContainer + */ +template +class TextButtonStyle : public T +{ +public: + TextButtonStyle() + : T() + { + T::add(text); + } + + /** + * Sets a text. + * + * @param t A TypedText to process. + */ + void setText(TypedText t) + { + text.setTypedText(t); + text.setWidthHeight(*this); + } + + /** + * Sets text x coordinate. + * + * @param x The x coordinate. + */ + void setTextX(int16_t x) + { + text.setX(x); + } + + /** + * Sets text y coordinate. + * + * @param y The y coordinate. + */ + void setTextY(int16_t y) + { + text.setY(y); + } + + /** + * Sets text x and y. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setTextXY(int16_t x, int16_t y) + { + setTextX(x); + setTextY(y); + } + + /** + * Sets text position. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width of the text. + * @param height The height of the text. + */ + void setTextPosition(int16_t x, int16_t y, int16_t width, int16_t height) + { + text.setPosition(x, y, width, height); + } + + /** + * Sets text rotation. + * + * @param rotation The rotation. + */ + void setTextRotation(TextRotation rotation) + { + text.setRotation(rotation); + } + + /** + * Sets text colors. + * + * @param newColorReleased The new color released. + * @param newColorPressed The new color pressed. + */ + void setTextColors(colortype newColorReleased, colortype newColorPressed) + { + colorReleased = newColorReleased; + colorPressed = newColorPressed; + + handlePressedUpdated(); + } + +protected: + TextArea text; ///< The text + colortype colorReleased; ///< The color released + colortype colorPressed; ///< The color pressed + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + text.setColor(T::getPressed() ? colorPressed : colorReleased); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + text.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TiledImageButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TiledImageButtonStyle.hpp new file mode 100644 index 0000000..dc88cdb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TiledImageButtonStyle.hpp @@ -0,0 +1,129 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/TiledImageButtonStyle.hpp + * + * Declares the touchgfx::TiledImageButtonStyle class. + */ +#ifndef TOUCHGFX_TILEDIMAGEBUTTONSTYLE_HPP +#define TOUCHGFX_TILEDIMAGEBUTTONSTYLE_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A tiled image button style. + * + * An tiled image button style. This class is supposed to be used with one of the + * ButtonTrigger classes to create a functional button. This class will show one of two + * tiled images depending on the state of the button (pressed or released). + * + * The TiledImageButtonStyle does not set the size of the enclosing container (normally + * AbstractButtonContainer) to the size of the pressed Bitmap. This can be overridden by + * calling setWidth/setHeight after setting the bitmaps. + * + * @tparam T Generic type parameter. Typically a AbstractButtonContainer subclass. + * + * @see AbstractButtonContainer + */ +template +class TiledImageButtonStyle : public T +{ +public: + TiledImageButtonStyle() + : T() + { + tiledImage.setXY(0, 0); + T::add(tiledImage); + } + + /** + * Sets width. + * + * @param width The width. + */ + virtual void setWidth(int16_t width) + { + tiledImage.setWidth(width); + T::setWidth(width); + } + + /** + * Sets height. + * + * @param height The height. + */ + virtual void setHeight(int16_t height) + { + tiledImage.setHeight(height); + T::setHeight(height); + } + + /** + * Sets tile bitmaps. + * + * @param bmpReleased The bitmap released. + * @param bmpPressed The bitmap pressed. + */ + virtual void setTileBitmaps(const Bitmap& bmpReleased, const Bitmap& bmpPressed) + { + upTile = bmpReleased; + downTile = bmpPressed; + AbstractButtonContainer::setWidthHeight(downTile); + + handlePressedUpdated(); + } + + /** + * Sets an offset into the bitmap where the tile drawing should start. + * + * @param x The x coordinate offset. + * @param y The y coordinate offset. + * @see TiledImage::setOffset + */ + virtual void setTileOffset(int16_t x, int16_t y) + { + tiledImage.setOffset(x, y); + } + +protected: + TiledImage tiledImage; ///< The tiled image + Bitmap upTile; ///< The image to display when button is released. + Bitmap downTile; ///< The image to display when button is pressed. + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + int16_t buttonWidth = AbstractButtonContainer::getWidth(); + int16_t buttonHeight = AbstractButtonContainer::getHeight(); + + tiledImage.setBitmap(T::getPressed() ? downTile : upTile); + tiledImage.setWidthHeight(buttonWidth, buttonHeight); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + tiledImage.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TILEDIMAGEBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ToggleButtonTrigger.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ToggleButtonTrigger.hpp new file mode 100644 index 0000000..334694e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/ToggleButtonTrigger.hpp @@ -0,0 +1,103 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/ToggleButtonTrigger.hpp + * + * Declares the touchgfx::ToggleButtonTrigger class. + */ +#ifndef TOUCHGFX_TOGGLEBUTTONTRIGGER_HPP +#define TOUCHGFX_TOGGLEBUTTONTRIGGER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A toggle button trigger. This trigger will create a button that reacts on clicks. This means + * it will call the set action when it gets a touch released event, just like a + * ClickButtonTrigger. The difference being that a ToggleButtonTrigger will stay in + * pressed state until it is clicked again. + * + * The ToggleButtonTrigger can be combined with one or more of the ButtonStyle classes + * to create a fully functional button. + */ +class ToggleButtonTrigger : public AbstractButtonContainer +{ +public: + ToggleButtonTrigger() + : AbstractButtonContainer(), toggleCanceled(false) + { + } + + /** + * Allows the button to be forced into either the pressed state, or the normal state. In + * the pressed state, the button will always be shown as pressed down (and shown as + * released when the user presses it). In the normal state, the button will be show as + * released or pressed depending on its actual state. + * + * @param activeState If true, swap the images for released and pressed. If false display + * the button normally. + */ + void forceState(bool activeState) + { + AbstractButtonContainer::setPressed(activeState); + } + + /** + * Sets toggle canceled. + * + * @param isToggleCanceled True if is toggle canceled, false if not. + */ + void setToggleCanceled(bool isToggleCanceled) + { + toggleCanceled = isToggleCanceled; + } + + /** + * Gets toggle canceled. + * + * @return True if it succeeds, false if it fails. + */ + bool getToggleCanceled() + { + return toggleCanceled; + } + + virtual void handleClickEvent(const ClickEvent& event) + { + bool wasPressed = getPressed(); + bool newPressedValue = !getPressed(); + bool toggleCanceled = getToggleCanceled(); + setToggleCanceled(event.getType() == ClickEvent::CANCEL); + + if (((newPressedValue && !wasPressed) || (!newPressedValue && wasPressed)) && (event.getType() != ClickEvent::RELEASED) && !toggleCanceled) + { + setPressed(newPressedValue); + invalidate(); + } + + if (!toggleCanceled && (event.getType() == ClickEvent::RELEASED)) + { + executeAction(); + } + } + +protected: + bool toggleCanceled; ///< True if toggle canceled +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TOGGLEBUTTONTRIGGER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TouchButtonTrigger.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TouchButtonTrigger.hpp new file mode 100644 index 0000000..9b6b4dc --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TouchButtonTrigger.hpp @@ -0,0 +1,65 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/TouchButtonTrigger.hpp + * + * Declares the touchgfx::TouchButtonTrigger class. + */ +#ifndef TOUCHGFX_TOUCHBUTTONTRIGGER_HPP +#define TOUCHGFX_TOUCHBUTTONTRIGGER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A touch button trigger. This trigger will create a button that reacts on touches. This means + * it will call the set action when it gets a touch pressed event. The + * TouchButtonTrigger can be combined with one or more of the ButtonStyle classes to + * create a fully functional button. + * + * @see ClickButtonTrigger + */ +class TouchButtonTrigger : public AbstractButtonContainer +{ +public: + /** + * Handles a ClickAvent. The action callback is called when the ClickButtonTrigger + * receives a ClickEvent::PRESSED event. Function setPressed() will be called with the + * new button state. + * + * @param event The click event. + * + * @see setAction, setPressed, getPressed + */ + virtual void handleClickEvent(const ClickEvent& event) + { + bool wasPressed = getPressed(); + bool newPressedValue = (event.getType() == ClickEvent::PRESSED); + if ((newPressedValue && !wasPressed) || (!newPressedValue && wasPressed)) + { + setPressed(newPressedValue); + invalidate(); + } + if (newPressedValue) + { + executeAction(); + } + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TOUCHBUTTONTRIGGER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TwoWildcardTextButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TwoWildcardTextButtonStyle.hpp new file mode 100644 index 0000000..33cf198 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/TwoWildcardTextButtonStyle.hpp @@ -0,0 +1,183 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/TwoWildcardTextButtonStyle.hpp + * + * Declares the touchgfx::TwoWildcardTextButtonStyle class. + */ +#ifndef TOUCHGFX_TWOWILDCARDTEXTBUTTONSTYLE_HPP +#define TOUCHGFX_TWOWILDCARDTEXTBUTTONSTYLE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A wildcard text button style. + * + * An wildcard text button style. This class is supposed to be used with one of the + * ButtonTrigger classes to create a functional button. This class will show a text with + * a wildcard in one of two colors depending on the state of the button (pressed or + * released). + * + * The TwoWildcardTextButtonStyle does not set the size of the enclosing container + * (normally AbstractButtonContainer). The size must be set manually. + * + * To get a background behind the text, use TwoWildcardTextButtonStyle together with + * e.g. ImageButtonStyle: + * @code + * TwoWildcardTextButtonStyle > myButton; + * @endcode + * + * The position of the text can be adjusted with setTwoWildcardTextXY (default is + * centered). + * + * @tparam T Generic type parameter. Typically a AbstractButtonContainer subclass. + * + * @see AbstractButtonContainer + */ +template +class TwoWildcardTextButtonStyle : public T +{ +public: + TwoWildcardTextButtonStyle() + : T() + { + T::add(twoWildcardText); + } + + /** + * Sets wildcard text. + * + * @param t A TypedText to process. + */ + void setTwoWildcardText(TypedText t) + { + twoWildcardText.setTypedText(t); + twoWildcardText.setWidthHeight(T::getWidth(), T::getHeight()); + } + + /** + * Sets wildcard text x coordinate. + * + * @param x The x coordinate. + */ + void setTwoWildcardTextX(int16_t x) + { + twoWildcardText.setX(x); + } + + /** + * Sets wildcard text y coordinate. + * + * @param y The y coordinate. + */ + void setTwoWildcardTextY(int16_t y) + { + twoWildcardText.setY(y); + } + + /** + * Sets wildcard text position. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setTwoWildcardTextXY(int16_t x, int16_t y) + { + setTwoWildcardTextX(x); + setTwoWildcardTextY(y); + } + + /** + * Sets text position and dimensions. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width of the text. + * @param height The height of the text. + */ + void setTwoWildcardTextPosition(int16_t x, int16_t y, int16_t width, int16_t height) + { + twoWildcardText.setPosition(x, y, width, height); + } + + /** + * Sets wildcard text rotation. + * + * @param rotation The rotation. + */ + void setTwoWildcardTextRotation(TextRotation rotation) + { + twoWildcardText.setRotation(rotation); + } + + /** + * Sets the first wildcard in the text. Must be a null-terminated UnicodeChar array. + * + * @param value A pointer to the UnicodeChar to set the wildcard to. + */ + void setWildcardTextBuffer1(const Unicode::UnicodeChar* value) + { + twoWildcardText.setWildcard1(value); + } + + /** + * Sets the second wildcard in the text. Must be a null-terminated UnicodeChar array. + * + * @param value A pointer to the UnicodeChar to set the wildcard to. + */ + void setWildcardTextBuffer2(const Unicode::UnicodeChar* value) + { + twoWildcardText.setWildcard2(value); + } + + /** + * Sets wild card text colors. + * + * @param newColorReleased The new color released. + * @param newColorPressed The new color pressed. + */ + void setTwoWildcardTextColors(colortype newColorReleased, colortype newColorPressed) + { + colorReleased = newColorReleased; + colorPressed = newColorPressed; + + handlePressedUpdated(); + } + +protected: + TextAreaWithTwoWildcards twoWildcardText; ///< The wildcard text + colortype colorReleased; ///< The color released + colortype colorPressed; ///< The color pressed + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + twoWildcardText.setColor(T::getPressed() ? colorPressed : colorReleased); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + twoWildcardText.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TWOWILDCARDTEXTBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/WildcardTextButtonStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/WildcardTextButtonStyle.hpp new file mode 100644 index 0000000..c34dfce --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/buttons/WildcardTextButtonStyle.hpp @@ -0,0 +1,172 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/buttons/WildcardTextButtonStyle.hpp + * + * Declares the touchgfx::WildcardTextButtonStyle class. + */ +#ifndef TOUCHGFX_WILDCARDTEXTBUTTONSTYLE_HPP +#define TOUCHGFX_WILDCARDTEXTBUTTONSTYLE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A wildcard text button style. + * + * An wildcard text button style. This class is supposed to be used with one of the + * ButtonTrigger classes to create a functional button. This class will show a text with + * a wildcard in one of two colors depending on the state of the button (pressed or + * released). + * + * The WildcardTextButtonStyle does not set the size of the enclosing container + * (normally AbstractButtonContainer). The size must be set manually. + * + * To get a background behind the text, use WildcardTextButtonStyle together with e.g. + * ImageButtonStyle: + * @code + * WildcardTextButtonStyle > myButton; + * @endcode + * + * The position of the text can be adjusted with setTextXY (default is centered). + * + * @tparam T Generic type parameter. Typically a AbstractButtonContainer subclass. + * + * @see AbstractButtonContainer + */ +template +class WildcardTextButtonStyle : public T +{ +public: + WildcardTextButtonStyle() + : T() + { + T::add(wildcardText); + } + + /** + * Sets wildcard text. + * + * @param t A TypedText to process. + */ + void setWildcardText(TypedText t) + { + wildcardText.setTypedText(t); + wildcardText.setWidthHeight(T::getWidth(), T::getHeight()); + } + + /** + * Sets wildcard text x coordinate. + * + * @param x The x coordinate. + */ + void setWildcardTextX(int16_t x) + { + wildcardText.setX(x); + } + + /** + * Sets wildcard text y coordinate. + * + * @param y The y coordinate. + */ + void setWildcardTextY(int16_t y) + { + wildcardText.setY(y); + } + + /** + * Sets wildcard text position. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setWildcardTextXY(int16_t x, int16_t y) + { + setWildcardTextX(x); + setWildcardTextY(y); + } + + /** + * Sets text position and dimensions. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width of the text. + * @param height The height of the text. + */ + void setWildcardTextPosition(int16_t x, int16_t y, int16_t width, int16_t height) + { + wildcardText.setPosition(x, y, width, height); + } + + /** + * Sets wildcard text rotation. + * + * @param rotation The rotation. + */ + void setWildcardTextRotation(TextRotation rotation) + { + wildcardText.setRotation(rotation); + } + + /** + * Sets wildcard text buffer. + * + * @param buffer If non-null, the buffer. + */ + void setWildcardTextBuffer(const Unicode::UnicodeChar* buffer) + { + wildcardText.setWildcard(buffer); + } + + /** + * Sets wild card text colors. + * + * @param newColorReleased The new color released. + * @param newColorPressed The new color pressed. + */ + void setWildcardTextColors(colortype newColorReleased, colortype newColorPressed) + { + colorReleased = newColorReleased; + colorPressed = newColorPressed; + + handlePressedUpdated(); + } + +protected: + TextAreaWithOneWildcard wildcardText; ///< The wildcard text + colortype colorReleased; ///< The color released + colortype colorPressed; ///< The color pressed + + /** @copydoc AbstractButtonContainer::handlePressedUpdated() */ + virtual void handlePressedUpdated() + { + wildcardText.setColor(T::getPressed() ? colorPressed : colorReleased); + T::handlePressedUpdated(); + } + + /** @copydoc AbstractButtonContainer::handleAlphaUpdated() */ + virtual void handleAlphaUpdated() + { + wildcardText.setAlpha(T::getAlpha()); + T::handleAlphaUpdated(); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_WILDCARDTEXTBUTTONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/AbstractClock.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/AbstractClock.hpp new file mode 100644 index 0000000..3c235a7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/AbstractClock.hpp @@ -0,0 +1,121 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/clock/AbstractClock.hpp + * + * Declares the touchgfx::AbstractClock class. + */ +#ifndef TOUCHGFX_ABSTRACTCLOCK_HPP +#define TOUCHGFX_ABSTRACTCLOCK_HPP + +#include +#include + +namespace touchgfx +{ +/** + * Superclass of clock widgets. Allows the hour, minute and second of the clock to be set and + * read. + * + * @see AnalogClock, DigitalClock + */ +class AbstractClock : public Container +{ +public: + AbstractClock(); + + /** + * Sets the time with input format as 24H. Note that this does not affect any selected + * presentation formats. + * + * @param hour The hours, value should be between 0 and 23. + * @param minute The minutes, value should be between 0 and 59. + * @param second The seconds, value should be between 0 and 59. + * + * @note all values passed are saved modulo the values limit. For example minutes=62 is + * treated as minutes=2. + */ + virtual void setTime24Hour(uint8_t hour, uint8_t minute, uint8_t second); + + /** + * Sets the time with input format as 12H. Note that this does not affect any selected + * presentation formats. + * + * @param hour The hours, value should be between 1 and 12. + * @param minute The minutes, value should be between 0 and 59. + * @param second The seconds, value should be between 0 and 59. + * @param am AM/PM setting. True = AM, false = PM. + * + * @note all values passed are saved modulo the values limit. For example minutes=62 is + * treated as minutes=2. + */ + virtual void setTime12Hour(uint8_t hour, uint8_t minute, uint8_t second, bool am); + + /** + * Gets the current hour. + * + * @return The current hour in range 0-23. + * + * @see getCurrentHour24, getCurrentHour12 + */ + uint8_t getCurrentHour() const; + + /** + * Gets current hour 24, i.e. between 0 and 23. + * + * @return The current hour in range 0-23. + */ + uint8_t getCurrentHour24() const; + + /** + * Gets current hour 12, i.e. between 1 and 12. + * + * @return The current hour in range 1-12. + * + * @see getCurrentHour24, getCurrentAM + */ + uint8_t getCurrentHour12() const; + + /** + * Is the current time a.m. or p.m.? True for a.m. and false for p.m. + * + * @return True if a.m., false if p.m. + */ + bool getCurrentAM() const; + + /** + * Gets the current minute. + * + * @return The current minute in range 0-59. + */ + uint8_t getCurrentMinute() const; + + /** + * Gets the current second. + * + * @return The current second in range 0-59. + */ + uint8_t getCurrentSecond() const; + +protected: + uint8_t currentHour; ///< Local copy of the current hour + uint8_t currentMinute; ///< Local copy of the current minute + uint8_t currentSecond; ///< Local copy of the current second + + /** Update the visual representation of the clock on the display. */ + virtual void updateClock() = 0; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTCLOCK_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/AnalogClock.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/AnalogClock.hpp new file mode 100644 index 0000000..f5a7110 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/AnalogClock.hpp @@ -0,0 +1,285 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/clock/AnalogClock.hpp + * + * Declares the touchgfx::AnalogClock class. + */ +#ifndef TOUCHGFX_ANALOGCLOCK_HPP +#define TOUCHGFX_ANALOGCLOCK_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * An analog clock. Should be supplied with images for the background, hour hand, minute hand + * and the optional second hand. You setup the AnalogClock by specifying the rotation + * point of each hand as well as the global rotation point of the clock. You can + * customize the behavior of the AnalogClock in respect to animations and relations + * between the hands e.g. if the hour hand should move gradually towards the next hour + * as the minute hand progresses (setHourHandMinuteCorrection()) + */ +class AnalogClock : public AbstractClock +{ +public: + AnalogClock(); + + /** + * Sets the background image of the clock. The clock rotation center is automatically + * set to the background image center. The clock rotation center is the point that the + * clock hands rotates around. The size of the AnalocClock widget is set to the size of + * the bitmap. + * + * @param backgroundBitmapId Identifier for the background bitmap. + */ + virtual void setBackground(const BitmapId backgroundBitmapId); + + /** + * Sets the background image of the clock and the rotation center of the clock. The + * clock rotation center is the point that the clock hands rotates around. The size of + * the AnalocClock widget is set to the size of the bitmap. + * + * @param backgroundBitmapId Identifier for the background bitmap. + * @param rotationCenterX The rotation center x coordinate. + * @param rotationCenterY The rotation center y coordinate. + * + * @see setBackground(BitmapId), setRotationCenter + */ + virtual void setBackground(const BitmapId backgroundBitmapId, int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Sets the rotation center of the clock. The clock rotation center is the point that + * the clock hands rotates around. + * + * @param rotationCenterX The rotation center x coordinate. + * @param rotationCenterY The rotation center y coordinate. + */ + virtual void setRotationCenter(int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Sets up the hour hand. The specified rotation center is the point of the hand that is + * to be placed on top of the clock rotation center. That is the point that the hand + * rotates around. The rotation point is relative to the supplied bitmap and can be + * placed outside of it. + * + * @param hourHandBitmapId Identifier for the hour hand bitmap. + * @param rotationCenterX The hand rotation center x coordinate. + * @param rotationCenterY The hand rotation center y coordinate. + * + * @note If no hour hand is setup it will just be omitted. + */ + virtual void setupHourHand(const BitmapId hourHandBitmapId, int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Sets up the minute hand. The specified rotation center is the point of the hand that + * is to be placed on top of the clock rotation center. That is the point that the hand + * rotates around. The rotation point is relative to the supplied bitmap but can be + * placed outside of it. + * + * @param minuteHandBitmapId Identifier for the minute hand bitmap. + * @param rotationCenterX The hand rotation center x coordinate. + * @param rotationCenterY The hand rotation center y coordinate. + * + * @note If no minute hand is setup it will just be omitted. + */ + virtual void setupMinuteHand(const BitmapId minuteHandBitmapId, int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Sets up the second hand. The specified rotation center is the point of the hand that + * is to be placed on top of the clock rotation center. That is the point that the hand + * rotates around. The rotation point is relative to the supplied bitmap but can be + * placed outside of it. + * + * @param secondHandBitmapId Identifier for the second hand bitmap. + * @param rotationCenterX The hand rotation center x coordinate. + * @param rotationCenterY The hand rotation center y coordinate. + * + * @note If no second hand is setup it will just be omitted. + */ + virtual void setupSecondHand(const BitmapId secondHandBitmapId, int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Sets whether hour hand minute correction should be active. If set to true the hour + * hand will be positioned between the current hour and the next depending on the minute + * hands position. + * + * @param active true to use hour hand correction. + * + * @see getHourHandMinuteCorrection + */ + virtual void setHourHandMinuteCorrection(bool active); + + /** + * Gets hour hand minute correction. + * + * @return true if hour hand minute correction is active. + * + * @see setHourHandMinuteCorrection + */ + virtual bool getHourHandMinuteCorrection() const; + + /** + * Sets whether minute hand second correction should be active. If set to true the + * minute hand will be positioned between the current minute and the next depending on + * the second hands position. + * + * @param active true to use. + * + * @see setMinuteHandSecondCorrection + */ + virtual void setMinuteHandSecondCorrection(bool active); + + /** + * Gets minute hand second correction. + * + * @return true if minute hand second correction is active. + * + * @see setHourHandMinuteCorrection + */ + virtual bool getMinuteHandSecondCorrection() const; + + /** + * Setup the clock to use animation for hand movements. + * + * @param duration (Optional) The animation duration, default is 10. + * @param animationProgressionEquation (Optional) The animation progression equation, + * default is EasingEquations::backEaseInOut. + */ + virtual void setAnimation(uint16_t duration = 10, EasingEquation animationProgressionEquation = EasingEquations::backEaseInOut); + + /** + * Gets the animation duration. + * + * @return The animation duration. + * + * @see setAnimation + */ + virtual uint16_t getAnimationDuration() + { + return animationDuration; + } + + /** + * Sets the time with input format as 24H. No animations are performed regardless of the + * animation settings. This is often useful when setting up the AnalogClock where you do + * not want an initial animation. + * + * @param hour The hours, value should be between 0 and 23. + * @param minute The minutes, value should be between 0 and 59. + * @param second The seconds, value should be between 0 and 59. + * + * @see setTime24Hour + * + * @note that this does not affect any selected presentation formats. + */ + virtual void initializeTime24Hour(uint8_t hour, uint8_t minute, uint8_t second); + + /** + * Sets the time with input format as 12H. No animations are performed regardless of the + * animation settings. This is often useful when setting up the AnalogClock where you do + * not want an initial animation. + * + * @param hour The hours, value should be between 1 and 12. + * @param minute The minutes, value should be between 0 and 59. + * @param second The seconds, value should be between 0 and 59. + * @param am AM/PM setting. True = AM, false = PM. + * + * @see setTime12Hour + * + * @note that this does not affect any selected presentation formats. + */ + virtual void initializeTime12Hour(uint8_t hour, uint8_t minute, uint8_t second, bool am); + + /** + * @copydoc Image::setAlpha + * @note The alpha value is reflected in the background image + */ + virtual void setAlpha(uint8_t newAlpha); + + /** @copydoc Image::getAlpha() */ + virtual uint8_t getAlpha() const; + + virtual void invalidateContent() const + { + if (getAlpha() > 0) + { + AbstractClock::invalidateContent(); + } + } + +protected: + Image background; ///< The background image of the AnalogClock + + AnimationTextureMapper hourHand; ///< TextureMapper used for drawing the hourHand + AnimationTextureMapper minuteHand; ///< TextureMapper used for drawing the minuteHand + AnimationTextureMapper secondHand; ///< TextureMapper used for drawing the secondHand + + EasingEquation animationEquation; ///< The easing equation used by hand animations + uint16_t animationDuration; ///< The duration of hand animations. If 0 animations are disabled + + int16_t clockRotationCenterX; ///< The x coordinate of the rotation point of the hands + int16_t clockRotationCenterY; ///< The y coordinate of the rotation point of the hands + + uint8_t lastHour; ///< The last know hour value + uint8_t lastMinute; ///< The last know minute value + uint8_t lastSecond; ///< The last know second value + + bool hourHandMinuteCorrectionActive; ///< Is hour hand minute correction active + bool minuteHandSecondCorrectionActive; ///< Is minute hand second correction active + + virtual void updateClock(); + + /** + * Sets up a given the hand. + * + * @param [in] hand Reference to the hand being setup. + * @param bitmapId The bitmap identifier for the given hand. + * @param rotationCenterX The hand rotation center x coordinate. + * @param rotationCenterY The hand rotation center y coordinate. + */ + virtual void setupHand(TextureMapper& hand, const BitmapId bitmapId, int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Convert hand value to angle. + * + * @param steps Number of steps the primary hand value is divided into, i.e. + * 60 for minutes/seconds and 12 for hour. + * @param handValue The actual value for the hand in question (in the range [0; + * steps]). + * @param secondHandValue (Optional) If the angle should be corrected for a secondary + * hand its value should be specified here (in the range [0; + * 60]). This is the case when setHourHandMinuteCorrection(true) + * or setMinuteHandSecondCorrection(true) is selected. + * + * @return The converted value to angle. + */ + virtual float convertHandValueToAngle(uint8_t steps, uint8_t handValue, uint8_t secondHandValue = 0) const; + + /** + * Is animation enabled for the hands? + * + * @return true if animation is enabled. + */ + virtual bool animationEnabled() const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ANALOGCLOCK_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/DigitalClock.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/DigitalClock.hpp new file mode 100644 index 0000000..f9188bc --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/clock/DigitalClock.hpp @@ -0,0 +1,173 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/clock/DigitalClock.hpp + * + * Declares the touchgfx::DigitalClock class. + */ +#ifndef TOUCHGFX_DIGITALCLOCK_HPP +#define TOUCHGFX_DIGITALCLOCK_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A digital clock. Can be set in either 12 or 24 hour mode. Seconds are optional. Width and + * height must be set manually to match the typography and alignment specified in the + * text database. The Digital Clock requires a typedText with one wildcard and uses the + * following characters (not including quotes) + * "AMP :0123456789" These must be present in the text database with the same typography + * as the wildcard text. Leading zero for the hour indicator can be enabled/disable by + * the displayLeadingZeroForHourIndicator method. + */ +class DigitalClock : public AbstractClock +{ +public: + /** Values that represent different display modes. */ + enum DisplayMode + { + DISPLAY_12_HOUR_NO_SECONDS, ///< 12 Hour clock. Seconds are not displayed + DISPLAY_24_HOUR_NO_SECONDS, ///< 24 Hour clock. Seconds are not displayed + DISPLAY_12_HOUR, ///< 12 Hour clock. Seconds are displayed + DISPLAY_24_HOUR ///< 24 Hour clock. Seconds are displayed + }; + + DigitalClock(); + + virtual void setWidth(int16_t width); + + virtual void setHeight(int16_t height); + + /** + * Adjusts the DigitalClock y coordinate so the text will have its baseline at the + * specified value. The placements is relative to the specified TypedText so if the + * TypedText is changed, you have to set the baseline again. + * + * @param baselineY The y coordinate of the baseline of the text. + * + * @note that setTypedText must be called prior to setting the baseline. + */ + virtual void setBaselineY(int16_t baselineY); + + /** + * Sets the typed text of the DigitalClock. Expects a TypedText with one wildcard and + * that the following characters are defined for the typography of the TypedText: + * - 12 hour clock: "AMP :0123456789" + * - 24 hour clock: ":0123456789" + * + * @param typedText Describes the typed text to use. + * + * @note Automatically invalidates the DigitalClock. + */ + virtual void setTypedText(TypedText typedText); + + /** + * Sets the color of the text. + * + * @param color The new text color. + * + * @note Automatically invalidates the DigitalClock. + */ + virtual void setColor(colortype color); + + /** + * Gets the color of the text. + * + * @return The color. + */ + virtual colortype getColor() const; + + /** + * Sets the display mode to 12/24 hour clock with or without seconds. + * + * @param dm The new display mode. + * + * @see DisplayMode, getDisplayMode + */ + virtual void setDisplayMode(DisplayMode dm) + { + displayMode = dm; + } + + /** + * Gets the current display mode. + * + * @return The display mode. + * + * @see DisplayMode, setDisplayMode + */ + virtual DisplayMode getDisplayMode() const + { + return displayMode; + } + + /** + * Sets whether to display a leading zero for the hour indicator or not, when the hour + * value only has one digit. For example 8 can be displayed as "8:" + * (displayLeadingZero=false) or "08:" (displayLeadingZero=true). + * + * Default value for this setting is false. + * + * @param displayLeadingZero true = show leading zero. false = do not show leading zero. + * + * @note This does not affect the display of minutes or seconds. + */ + void displayLeadingZeroForHourIndicator(bool displayLeadingZero); + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha); + + /** + * @copydoc Image::getAlpha + */ + virtual uint8_t getAlpha() const; + + /** + * Gets text width of the currently displayed DigitalClock. + * + * @return The text width of the currently displayed DigitalClock. + */ + virtual uint16_t getTextWidth() const + { + return text.getTextWidth(); + } + + virtual void invalidateContent() const + { + if (getAlpha() > 0) + { + AbstractClock::invalidateContent(); + } + } + +protected: + static const int BUFFER_SIZE = 12; ///< Buffer size of the wild card, worst case is "12:59:59 AM" (12 chars) + + DisplayMode displayMode; ///< The current display mode + bool useLeadingZeroForHourIndicator; ///< Print a leading zero if the hour is less than 10 + + TextAreaWithOneWildcard text; ///< The clock text + Unicode::UnicodeChar buffer[BUFFER_SIZE]; ///< Wild card buffer for the clock text + + virtual void updateClock(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DIGITALCLOCK_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/AbstractDirectionProgress.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/AbstractDirectionProgress.hpp new file mode 100644 index 0000000..ed6a6cd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/AbstractDirectionProgress.hpp @@ -0,0 +1,68 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/AbstractDirectionProgress.hpp + * + * Declares the touchgfx::AbstractDirectionProgress class. + */ +#ifndef TOUCHGFX_ABSTRACTDIRECTIONPROGRESS_HPP +#define TOUCHGFX_ABSTRACTDIRECTIONPROGRESS_HPP + +#include + +namespace touchgfx +{ +/** + * An abstract class for progress indicators that need a horizontal or vertical direction to be + * specified. + */ +class AbstractDirectionProgress : public AbstractProgressIndicator +{ +public: + /** Values that represent directions. */ + enum DirectionType + { + RIGHT, ///< Progress should be from left to right + LEFT, ///< Progress should be from right to left + DOWN, ///< Progress should be down (top to bottom) + UP ///< Progress should be up (bottom to top) + }; + + AbstractDirectionProgress(); + + /** + * Sets a direction for the progress indicator. This will re-calculate the current value + * according to the new direction. + * + * @param direction The direction. + * + * @see getDirection + */ + virtual void setDirection(DirectionType direction); + + /** + * Gets the current direction for the progress indicator. + * + * @return The direction. + * + * @see setDirection + */ + virtual DirectionType getDirection() const; + +protected: + DirectionType progressDirection; ///< The progress direction +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTDIRECTIONPROGRESS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/AbstractProgressIndicator.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/AbstractProgressIndicator.hpp new file mode 100644 index 0000000..a84a9b7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/AbstractProgressIndicator.hpp @@ -0,0 +1,298 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/AbstractProgressIndicator.hpp + * + * Declares the touchgfx::AbstractProgressIndicator class. + */ +#ifndef TOUCHGFX_ABSTRACTPROGRESSINDICATOR_HPP +#define TOUCHGFX_ABSTRACTPROGRESSINDICATOR_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractProgressIndicator declares methods that provides the basic mechanisms and tools + * to implement a progress indicator. For more specific implementations see classes that + * inherit from AbstractProgressIndicator. + * + * @see BoxProgress, CircleProgress, ImageProgress, LineProgress, TextProgress + */ +class AbstractProgressIndicator : public Container +{ +public: + /** Initializes a new instance of the AbstractProgressIndicator class with a default range 0-100. */ + AbstractProgressIndicator(); + + /** + * Sets the background image. The width and height of the progress indicator widget is + * updated according to the dimensions of the bitmap. + * + * @param bitmapBackground The background bitmap. + */ + virtual void setBackground(const Bitmap& bitmapBackground); + + /** + * Sets the position and dimensions of the actual progress indicator relative to the + * background image. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width of the box progress indicator. + * @param height The height of the box progress indicator. + * + * @see getProgressIndicatorX, getProgressIndicatorY, getProgressIndicatorWidth, + * getProgressIndicatorHeight + */ + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Gets progress indicator x coordinate. + * + * @return The progress indicator x coordinate. + * + * @see setProgressIndicatorPosition + */ + virtual int16_t getProgressIndicatorX() const; + + /** + * Gets progress indicator y coordinate. + * + * @return The progress indicator y coordinate. + * + * @see setProgressIndicatorPosition + */ + virtual int16_t getProgressIndicatorY() const; + + /** + * Gets progress indicator width. + * + * @return The progress indicator width. + * + * @see setProgressIndicatorPosition + */ + virtual int16_t getProgressIndicatorWidth() const; + + /** + * Gets progress indicator height. + * + * @return The progress indicator height. + * + * @see setProgressIndicatorPosition + */ + virtual int16_t getProgressIndicatorHeight() const; + + /** + * Sets the range for the progress indicator. The range is the values that are given to + * the progress indicator while progressing through the task at hand. If an app needs to + * work through 237 items to finish a task, the range should be set to (0, 237) assuming + * that 0 items is the minimum. Though the minimum is often 0, it is possible to + * customize this. + * + * The steps parameter is used to specify at what granularity you want the progress + * indicator to report a new progress value. If the 237 items to be reported as 0%, + * 10%, 20%, ... 100%, the steps should be set to 10 as there are ten steps from 0% + * to 100%. If you want to update a widget which is 150 pixels wide, you might want to + * set steps to 150 to get a new progress value for every pixel. If you are updating a + * clock and want this to resemble an analog clock, you might want to use + * 12 or perhaps 60 as number of steps. + * + * The minStep parameter is used when the minimum input value (min) should give a + * progress different from 0. For example, if progress is a clock face, you want to + * count from 0..1000 and you want progress per minute, but want to make sure that 0 is + * not a blank clock face, but instead you want 1 minute to show, use + * @code + * setRange(0, 1000, 60, 1) + * @endcode + * to make sure that as values progress from 0 to 1000, getProgress() start from 1 and + * goes up to 60. Another example could be a BoxProgress with a TextProgress on top and + * you want to make sure that "0%" will always show in the box, use something like + * @code + * setRange(0, 1000, 200, 40) + * @endcode + * if your box is 200 pixels wide and "0%" is 40 pixels wide. + * + * @param min The minimum input value. + * @param max The maximum input value. + * @param steps (Optional) The steps in which to report progress. + * @param minStep (Optional) The step which the minimum input value is mapped to. + * + * @see setValue, getProgress + */ + virtual void setRange(int min, int max, uint16_t steps = 0, uint16_t minStep = 0); + + /** + * Gets the range set by setRange(). + * + * @param [out] min The minimum input value. + * @param [out] max The maximum input value. + * @param [out] steps The steps in which to report progress. + * @param [out] minStep The step which the minimum input value is mapped to. + * + * @see setRange + */ + virtual void getRange(int& min, int& max, uint16_t& steps, uint16_t& minStep) const; + + /** + * Gets the range set by setRange(). + * + * @param [out] min The minimum input value. + * @param [out] max The maximum input value. + * @param [out] steps The steps in which to report progress. + * + * @see setRange + */ + virtual void getRange(int& min, int& max, uint16_t& steps) const; + + /** + * Gets the range set by setRange(). + * + * @param [out] min The minimum input value. + * @param [out] max The maximum input value. + * + * @see setRange + */ + virtual void getRange(int& min, int& max) const; + + /** + * Sets the current value in the range (min..max) set by setRange(). Values lower than min + * are mapped to min, values higher than max are mapped to max. If a callback function has + * been set using setValueSetAction, that callback will be called (unless the new value + * is the same as the current value). + * + * @param value The value. + * + * @see getValue, updateValue, setValueSetAction + * + * @note if value is equal to the current value, nothing happens, and the callback will not be + * called. + */ + virtual void setValue(int value); + + /** + * Sets easing equation to be used in updateValue. + * + * @param easingEquation The easing equation. + * + * @see updateValue + */ + virtual void setEasingEquation(EasingEquation easingEquation); + + /** + * Update the current value in the range (min..max) set by setRange(). Values lower than min + * are mapped to min, values higher than max are mapped to max. The value is changed + * gradually in the given number of ticks using the easing equation set in + * setEasingEquation. Function setValue() is called for every new value during the change of + * value, and if a callback function has been set using setValueSetAction, that callback + * will be called for every new value. The callback set using setValueUpdatedCallback is + * called when the animation has finished. + * + * @param value The value. + * @param duration The duration. + * + * @see setValue, setEasingEquation, setValueSetAction, setValueUpdatedAction + * + * @note If duration is 0, setValue will be called immediately and the valueUpdated action is + * called immediately. + */ + virtual void updateValue(int value, uint16_t duration); + + /** + * Gets the current value set by setValue(). + * + * @return The value. + * + * @see setValue + */ + virtual int getValue() const; + + /** + * Gets the current progress based on the range set by setRange() and the value set by + * setValue(). + * + * @param range (Optional) The range, default is 100. + * + * @return The progress. + * + * @see setRange, setValue, getValue + */ + virtual uint16_t getProgress(uint16_t range = 100) const; + + /** + * Sets callback that will be triggered every time a new value is assigned to the progress + * indicator. This can happen directly from setValue() or during a gradual change initiated + * using updateValue(). + * + * @param callback The callback. + * + * @see setValue, updateValue + */ + void setValueSetAction(GenericCallback& callback); + + /** + * Sets callback that will be triggered when updateValue has finished animating to the final + * value. + * + * @param callback The callback. + * + * @see updateValue, setValueSetAction + */ + void setValueUpdatedAction(GenericCallback& callback); + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha); + + /** + * @copydoc Image::getAlpha + */ + virtual uint8_t getAlpha() const; + + virtual void handleTickEvent(); + + virtual void invalidateContent() const + { + if (getAlpha() > 0) + { + Container::invalidateContent(); + } + } + +protected: + Image background; ///< The background image + Container progressIndicatorContainer; ///< The container that holds the actual progress indicator + int rangeMin; ///< The range minimum + int rangeMax; ///< The range maximum + int currentValue; ///< The current value + uint16_t rangeSteps; ///< The range steps + uint16_t rangeStepsMin; ///< The range steps minimum + EasingEquation equation; ///< The equation used in updateValue() + bool animationRunning; ///< Is the animation running + int animationStartValue; ///< The animation start value + int animationEndValue; ///< The animation end value + int animationDuration; ///< Duration of the animation + int animationStep; ///< The current animation step + GenericCallback* valueSetCallback; ///< New value assigned Callback. + GenericCallback* valueUpdatedCallback; ///< Animation ended Callback. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPROGRESSINDICATOR_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/BoxProgress.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/BoxProgress.hpp new file mode 100644 index 0000000..8b237bd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/BoxProgress.hpp @@ -0,0 +1,69 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/BoxProgress.hpp + * + * Declares the touchgfx::BoxProgress class. + */ +#ifndef TOUCHGFX_BOXPROGRESS_HPP +#define TOUCHGFX_BOXPROGRESS_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A BoxProgress which shows the current progress using a simple Box. It is possible to set the + * color and the alpha of the box. It is also possible to control in what direction the + * box will progress (up, down, to the left or to the right). + */ +class BoxProgress : public AbstractDirectionProgress +{ +public: + BoxProgress(); + + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Sets the color of the Box. + * + * @param color The color. + * @see getColor + */ + virtual void setColor(colortype color); + + /** + * Gets the color of the Box. + * + * @return The color. + * + * @see setColor + */ + virtual colortype getColor() const; + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha); + + virtual void setValue(int value); + +protected: + Box box; ///< The box +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BOXPROGRESS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/CircleProgress.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/CircleProgress.hpp new file mode 100644 index 0000000..8c91d98 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/CircleProgress.hpp @@ -0,0 +1,177 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/CircleProgress.hpp + * + * Declares the touchgfx::CircleProgress class. + */ +#ifndef TOUCHGFX_CIRCLEPROGRESS_HPP +#define TOUCHGFX_CIRCLEPROGRESS_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A circle progress indicator uses CanvasWidgetRenderer for drawing the arc of a Circle to show + * progress. This means that the user must create a painter for painting the circle. The + * circle progress is defined by setting the minimum and maximum angle of the arc. + * + * @note As CircleProgress uses CanvasWidgetRenderer, it is important that a buffer is set up + * by calling CanvasWidgetRendere::setBuffer(). + */ +class CircleProgress : public AbstractProgressIndicator +{ +public: + CircleProgress(); + + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Sets the painter to use for drawing the circle progress. + * + * @param [in] painter The painter. + * + * @see Circle::setPainter, AbstractPainter + */ + virtual void setPainter(AbstractPainter& painter); + + /** + * Sets the center of the circle / arc. + * + * @param x The x coordinate of the center of the circle. + * @param y The y coordinate of the center of the circle. + */ + virtual void setCenter(int x, int y); + + /** + * Gets the circle center coordinates. + * + * @param [out] x The x coordinate of the center of the circle. + * @param [out] y The y coordinate of the center of the circle. + */ + virtual void getCenter(int& x, int& y) const; + + /** + * Sets the radius of the circle. + * + * @param r The radius. + * + * @see Circle::setRadius + */ + virtual void setRadius(int r); + + /** + * Gets the radius of the circle. + * + * @return The radius. + */ + virtual int getRadius() const; + + /** + * Sets line width of the circle. If a line width of zero is specified, it has a special + * meaning of drawing a filled circle (with the set radius) instead of just the circle arc. + * + * @param width The width of the line (0 produces a filled circle with the given radius). + * + * @see Circle::setLineWidth, setRadius + */ + virtual void setLineWidth(int width); + + /** + * Gets line width. + * + * @return The line width. + * + * @see setLineWidth + */ + virtual int getLineWidth() const; + + /** + * Sets the cap precision of end of the circle arc. This is not used if line width is + * zero. + * + * @param precision The cap precision. + * + * @see Circle::setCapPrecision, getCapPrecision + */ + virtual void setCapPrecision(int precision); + + /** + * Gets the cap precision. + * + * @return The cap precision. + * + * @see setCapPrecision + */ + virtual int getCapPrecision() const + { + return circle.getCapPrecision(); + } + + /** + * Sets start angle and end angle in degrees. By swapping end and start angles, circles can + * progress backwards. + * + * @param startAngle The start angle. + * @param endAngle The end angle. + * + * @note Angles are given in degrees, so a full circle is 360. + */ + virtual void setStartEndAngle(int startAngle, int endAngle); + + /** + * Gets start angle in degrees. + * + * @return The start angle. + * + * @see setStartEndAngle, getEndAngle + * + * @note Angles are given in degrees, so a full circle is 360. + */ + virtual int getStartAngle() const; + + /** + * Gets end angle in degrees. Beware that the value returned is not related to the current + * progress of the circle but rather the end point of the circle when it is at 100%. + * + * @return The end angle. + * + * @see setStartEndAngle + * + * @note Angles are given in degrees, so a full circle is 360. + */ + virtual int getEndAngle() const; + + /** + * @copydoc Image::setAlpha + * + * @note The alpha can also be set on the Painter, but this can be controlled directly from + * the user app, setting alpha for the CircleProgress will set the alpha of the + * actual circle. + */ + virtual void setAlpha(uint8_t newAlpha); + + virtual void setValue(int value); + +protected: + Circle circle; ///< The circle + int circleEndAngle; ///< The end angle +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CIRCLEPROGRESS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/ImageProgress.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/ImageProgress.hpp new file mode 100644 index 0000000..25308ca --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/ImageProgress.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/ImageProgress.hpp + * + * Declares the touchgfx::ImageProgress class. + */ +#ifndef TOUCHGFX_IMAGEPROGRESS_HPP +#define TOUCHGFX_IMAGEPROGRESS_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * An image progress will show parts of an image as a progress indicator. The image can progress + * from the left, the right, the bottom or the top of the given area, and can visually + * be fixed with a larger and larger portion of the image showing, or it can be moved + * into view. + */ +class ImageProgress : public AbstractDirectionProgress +{ +public: + ImageProgress(); + + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Sets anchor at zero. + * + * Setting anchor at zero will force the image will be placed so that it is not moved + * during progress, only more and more of the image will become visible. If the image is + * not anchored at zero, it will be anchored at the current progress and will appear to + * slide into view. + * + * @param anchorAtZero true to anchor at zero, false to anchor at current progress. + * + * @see getAnchorAtZero + */ + virtual void setAnchorAtZero(bool anchorAtZero); + + /** + * Gets the current anchor at zero setting. + * + * @return true if the image is anchored at zero, false if it is anchored at current + * progress. + * + * @see setAnchorAtZero + */ + virtual bool getAnchorAtZero() const; + + /** + * Sets the bitmap id to use for progress. Please note that the bitmap is tiled which + * will allow smaller bitmaps to repeat on the display and save memory. + * + * @param bitmapId The bitmap id. + * + * @see getBitmap, TiledImage + */ + virtual void setBitmap(BitmapId bitmapId); + + /** + * Gets the bitmap id of the current image. + * + * @return The image. + * + * @see setBitmap + */ + virtual BitmapId getBitmap() const; + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha); + + virtual void setValue(int value); + +protected: + Container container; ///< The container for the image to allow for anchored images + TiledImage image; ///< The image + bool fixedPosition; ///< true if the image should not move during progress +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_IMAGEPROGRESS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/LineProgress.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/LineProgress.hpp new file mode 100644 index 0000000..922a65c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/LineProgress.hpp @@ -0,0 +1,140 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/LineProgress.hpp + * + * Declares the touchgfx::LineProgress class. + */ +#ifndef TOUCHGFX_LINEPROGRESS_HPP +#define TOUCHGFX_LINEPROGRESS_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Using Line from CanvasWidgetRenderer, progress will be rendered as a line. This means that + * the user must create a painter for painting the circle. The line does not need to + * horizontal or vertical, but can start at any coordinate and finish at any coordinate. + * + * @note As LineProgress uses CanvasWidgetRenderer, it is important that a buffer is set up by + * calling CanvasWidgetRendere::setBuffer(). + */ +class LineProgress : public AbstractProgressIndicator +{ +public: + LineProgress(); + + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Sets a painter to be used for drawing the line. This can be any Painter, a simple + * single color painter, a bitmap painter or a custom painter. + * + * @param [in] painter The painter. + */ + virtual void setPainter(AbstractPainter& painter); + + /** + * Sets a starting point for the line. + * + * @param x The x coordinate of the start point. + * @param y The y coordinate of the start point. + * + * @see setEnd + */ + virtual void setStart(int x, int y); + + /** + * Gets the coordinates of the starting point of the line. + * + * @param [out] x The x coordinate. + * @param [out] y The y coordinate. + */ + virtual void getStart(int& x, int& y) const; + + /** + * Sets the end point for the line. When progress is at 100%, the line will go from the + * coordinates set by setStart() to the coordinates set by setEnd() + * + * @param x The x coordinate of the end point. + * @param y The y coordinate of the end point. + * + * @see setStart + */ + virtual void setEnd(int x, int y); + + /** + * Gets the coordinates of the end point of the line. Beware that this is not the + * coordinates of the current progress of the line, but the coordinates when the line is + * at 100%. + * + * @param [out] x The x coordinate. + * @param [out] y The y coordinate. + */ + virtual void getEnd(int& x, int& y) const; + + /** + * Sets the line width. + * + * @param width The width. + * + * @see Line::setLineWidth + */ + virtual void setLineWidth(int width); + + /** + * Gets the line width. + * + * @return The line width. + */ + virtual int getLineWidth() const; + + /** + * Sets line ending style. + * + * @param lineEndingStyle The line ending style. + * + * @see Line::setLineEndingStyle + */ + virtual void setLineEndingStyle(Line::LINE_ENDING_STYLE lineEndingStyle); + + /** + * Gets line ending style. + * + * @return The line ending style. + */ + virtual Line::LINE_ENDING_STYLE getLineEndingStyle() const; + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha); + + virtual void setValue(int value); + +protected: + Line line; ///< The line + CWRUtil::Q5 startX; ///< The start x coordinate + CWRUtil::Q5 startY; ///< The start y coordinate + CWRUtil::Q5 endX; ///< The end x coordinate + CWRUtil::Q5 endY; ///< The end y coordinate +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LINEPROGRESS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/TextProgress.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/TextProgress.hpp new file mode 100644 index 0000000..b09c15b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/progress_indicators/TextProgress.hpp @@ -0,0 +1,123 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/progress_indicators/TextProgress.hpp + * + * Declares the touchgfx::TextProgress class. + */ +#ifndef TOUCHGFX_TEXTPROGRESS_HPP +#define TOUCHGFX_TEXTPROGRESS_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A text progress will display progress as a number with a given number of decimals. + * + * @note The implementation does not use floating point variables to calculate the progress. + */ +class TextProgress : public AbstractProgressIndicator +{ +public: + TextProgress(); + + /** + * Sets the position and dimensions of the text progress indicator. + * + * Sets the position and dimensions of the text progress indicator relative to the + * background image. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width of the text progress indicator. + * @param height The height of the text progress indicator. + */ + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Sets the typed text. The text should have exactly one wildcard and could for example + * look like this: "<progress>\%". + * + * @param t The TypedText to process. + * + * @see getTypedText + */ + virtual void setTypedText(const TypedText& t); + + /** + * Gets the typed text. + * + * @return The typed text. + * + * @see setTypedText + */ + virtual TypedText getTypedText() const; + + /** + * Sets the color of the text in the used text area. + * + * @param color The color. + * + * @see getColor, TextArea::setColor + */ + virtual void setColor(colortype color); + + /** + * Gets the color of the text in the used text area. + * + * @return The color. + */ + virtual colortype getColor() const; + + /** @copydoc Image::setAlpha */ + virtual void setAlpha(uint8_t newAlpha); + + /** + * Sets the new value for the progress indicator. + * + * @param value The value. + */ + virtual void setValue(int value); + + /** + * Sets number of decimals when displaying progress. + * + * @param numberOfDecimals Number of decimals. Only up to two decimals is supported. + * + * @see getNumberOfDecimals + */ + virtual void setNumberOfDecimals(uint16_t numberOfDecimals); + + /** + * Gets number of decimals. + * + * @return The number of decimals. + * + * @see setNumberOfDecimals + */ + virtual uint16_t getNumberOfDecimals() const; + +protected: + TextAreaWithOneWildcard textArea; ///< The text area + Unicode::UnicodeChar textBuffer[9]; ///< Room for 100.0000 + uint16_t decimals; ///< The number of decimals +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTPROGRESS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/DrawableList.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/DrawableList.hpp new file mode 100644 index 0000000..a0d605e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/DrawableList.hpp @@ -0,0 +1,396 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/scrollers/DrawableList.hpp + * + * Declares the touchgfx::DrawableListItemsInterface (abstract), touchgfx::DrawableListItems + * and touchgfx::DrawableList classes. + */ +#ifndef TOUCHGFX_DRAWABLELIST_HPP +#define TOUCHGFX_DRAWABLELIST_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A drawable list items interface. Used to pass the allocated array of drawable elements to + * ScrollList::setDrawables(), ScrollWheel::setDrawables() or + * ScrollWheelWithSelectionStyle::setDrawables(). Provides easy access to each element + * in the array as well as the size of the array. + * + * @see ScrollList::setDrawables, ScrollWheel::setDrawables, + * ScrollWheelWithSelectionStyle::setDrawables + */ +class DrawableListItemsInterface +{ +public: + /** Finalizes an instance of the DrawableListItemsInterface class. */ + virtual ~DrawableListItemsInterface() + { + } + + /** + * Gets a drawable at a given index. + * + * @param index Zero-based index of the drawable. + * + * @return Null if it fails, else the drawable. + */ + virtual Drawable* getDrawable(int16_t index) = 0; + + /** + * Gets number of drawables. + * + * @return The number of drawables. + */ + virtual int16_t getNumberOfDrawables() = 0; +}; + +/** + * An array of drawables used by DrawableList. This class is used to ease the setup of + * a callback function to get access to a specific drawable in the array. + * + * Example usage: + * @code + * static const int NUMBER_OF_DRAWABLES = 5; + * DrawableListItems menuItems; + * @endcode + * + * @tparam TYPE Type of the drawables. Can be a simple drawable, such as Image or a more + * complex container. + * @tparam SIZE Size of the array. This is the number of drawables to allocate and should be + * all visible drawables on the screen at any given time. + */ +template +class DrawableListItems : public DrawableListItemsInterface +{ +public: + virtual Drawable* getDrawable(int16_t index) + { + assert(index >= 0 && index < SIZE); + return &element[index]; + } + + /** + * Array indexer operator. + * + * @param index Zero-based index of elements to access. + * + * @return The indexed value. + */ + TYPE& operator[](int index) + { + assert(index >= 0 && index < SIZE); + return element[index]; + } + + virtual int16_t getNumberOfDrawables() + { + return SIZE; + } + + TYPE element[SIZE]; ///< The array of drawables +}; + +/** + * A container able to display many items using only a few drawables. This is done by only + * having drawables for visible items, and populating these drawables with new content + * when each of these become visible. + * + * This means that all drawables must have an identical structure in some way, for + * example an Image or a Container with a button and a text. + */ +class DrawableList : public Container +{ +public: + DrawableList(); + + /** + * @copydoc Container::setWidth + * + * @note If the list is vertical, the width is also propagated to all drawables in the list. + */ + virtual void setWidth(int16_t width); + + /** + * @copydoc Container::setHeight + * + * @note If the list is horizontal, the height is also propagated to all drawables in the list. + */ + virtual void setHeight(int16_t height); + + /** + * Sets a horizontal or vertical layout. If parameter horizontal is set true, all + * drawables are arranged side by side. If horizontal is set false, the drawables are + * arranged above and below each other (vertically). + * + * @param horizontal True to align drawables horizontal, false to align drawables + * vertically. + * + * @see ScrollBase::setHorizontal, getHorizontal + * + * @note Default value is false, i.e. vertical layout. + */ + virtual void setHorizontal(bool horizontal); + + /** + * Gets the orientation of the drawables, previously set using setHorizontal(). + * + * @return True if it horizontal, false if it is vertical. + * + * @see ScrollBase::getHorizontal, setHorizontal + */ + virtual bool getHorizontal() const; + + /** + * Sets whether the list is circular (infinite) or not. A circular list is a list where + * the first drawable re-appears after the last item in the list - and the last item in + * the list appears before the first item in the list. + * + * @param circular True if the list should be circular, false if the list should not be + * circular. + * + * @see ScrollBase::setCircular, getCircular + */ + virtual void setCircular(bool circular); + + /** + * Gets the circular setting, previously set using setCircular(). + * + * @return True if the list is circular (infinite), false if the list is not circular + * (finite). + * + * @see ScrollBase::getCircular, setCircular + */ + virtual bool getCircular() const; + + /** + * Sets drawables size. The drawable is is the size of each drawable in the list in the + * set direction of the list (this is enforced by the DrawableList class). The specified + * margin is added above and below each item for spacing. The entire size of an item is + * thus size + 2 * spacing. + * + * For a horizontal list each element will be \a drawableSize high and have the same + * width as set using setWidth(). For a vertical list each element will be \a + * drawableSize wide and have the same height as set using setHeight(). + * + * @param drawableSize The size of the drawable. + * @param drawableMargin The margin around drawables (margin before and margin after). + * + * @see setWidth, setHeight, setHorizontal + */ + void setDrawableSize(int16_t drawableSize, int16_t drawableMargin); + + /** + * Gets size of each item. This equals the drawable size plus the drawable margin as set + * in setDrawables(). Equals getDrawableSize() + 2 * getDrawableMargin(). + * + * @return The item size. + * + * @see setDrawables, setDrawableSize, getDrawableMargin + * + * @note Not the same as getDrawableSize(). + */ + virtual int16_t getItemSize() const; + + /** + * Gets drawable size as set by setDrawables. + * + * @return The drawable size. + * + * @see setDrawables + */ + virtual int16_t getDrawableSize() const; + + /** + * Gets drawable margin. + * + * Gets drawable margin as set by setDrawables. + * + * @return The drawable margin. + */ + virtual int16_t getDrawableMargin() const; + + /** + * Sets the drawables parameters. These parameters are \li The access class to the array + * of drawables \li The offset in the drawableListItems array to start using drawable + * and \li Callback to update the contents of a drawable. + * + * @param [in] drawableListItems Number of drawables allocated. + * @param [in] drawableItemIndexOffset The offset of the drawable item. + * @param [in] updateDrawableCallback A callback to update the contents of a drawable. + * + * @see getRequiredNumberOfDrawables + */ + virtual void setDrawables(DrawableListItemsInterface& drawableListItems, + int16_t drawableItemIndexOffset, + GenericCallback& updateDrawableCallback); + + /** + * Gets number of drawables based on the size of each item and the size of the widget. + * + * @return The number of drawables. + * + * @see setDrawables + */ + int16_t getNumberOfDrawables() const; + + /** + * Sets number of items in the list. This forces all drawables to be updated to ensure + * that the content is correct. + * + * @param numberOfItems Number of items. + * + * @note The DrawableList is refreshed to reflect the change. + */ + void setNumberOfItems(int16_t numberOfItems); + + /** + * Gets number of items in the DrawableList, as previously set using setNumberOfItems(). + * + * @return The number of items. + * + * @see setNumberOfItems + */ + int16_t getNumberOfItems() const; + + /** + * Gets required number of drawables. After setting up the DrawableList it is possible + * to request how many drawables are needed to ensure that the list can always be drawn + * properly. If the DrawableList has been setup with fewer Drawables than the required + * number of drawables, part of the lower part of the DrawableList will look wrong. + * + * The number of required drawables depend on the size of the widget and the size of the + * drawables and the margin around drawables. If there are fewer drawables than required, + * the widget will not display correctly. If there are more drawables than required, + * some will be left unused. + * + * @return The required number of drawables. + * + * @see setDrawables + */ + int16_t getRequiredNumberOfDrawables() const; + + /** + * Sets virtual coordinate. Does not move to the given coordinate, but places the + * drawables and fill correct content into the drawables to give the impression that + * everything has been scrolled to the given coordinate. + * + * Setting a value of 0 means that item 0 is at the start of the DrawableList. Setting a + * value of "-getItemSize()" places item 0 outside the start of the DrawableList and + * item 1 at the start of it. + * + * Items that are completely outside of view, will be updated with new content using the + * provided callback from setDrawables(). Care is taken to not fill drawables more than + * strictly required. + * + * @param ofs The virtual coordinate. + * + * @see getOffset, setDrawables + */ + void setOffset(int32_t ofs); + + /** + * Gets offset, as previously set using setOffset(). + * + * @return The virtual offset. + * + * @see setOffset + */ + int32_t getOffset() const; + + /** + * Gets item stored in a given Drawable. + * + * @param drawableIndex Zero-based index of the drawable. + * + * @return The item index. + */ + int16_t getItemIndex(int16_t drawableIndex) const; + + /** + * Gets drawable indices. Useful when the number of items is smaller than the number of + * drawables as the same item might be in more than one drawable on the screen (if the + * DrawableList is circular). The passed array will be filled with the drawable indices + * and the number of indices found is returned. + * + * @param itemIndex Zero-based index of the item. + * @param [out] drawableIndexArray Array where the drawable indices are stored. + * @param arraySize Size of drawable array. + * + * @return The number of drawable indices found. + * + * @see getItemIndex, setCircular, getDrawableIndex + */ + int16_t getDrawableIndices(int16_t itemIndex, int16_t* drawableIndexArray, int16_t arraySize) const; + + /** + * Gets the drawable index of an item. If the number of items is smaller than the number + * of drawables and the DrawableList is circular, the same item can be in more than one + * drawable. In that case, calling this function again with the previously returned + * index as second parameter, the index of the next drawable containing the item will be + * returned. + * + * @param itemIndex Index of the item. + * @param prevDrawableIndex (Optional) Index of the previous drawable. If given, search + * starts after this index. + * + * @return The first drawable index with the given item. Returns -1 if the item is not + * in a drawable. + * + * @see getDrawableIndices + */ + int16_t getDrawableIndex(int16_t itemIndex, int16_t prevDrawableIndex = -1) const; + + /** + * Refresh drawables. Useful to call if the number or items, their size or other + * properties have changed. + */ + void refreshDrawables(); + + /** + * Item changed. + * + * Item changed and drawables containing this item must be updated. This function can be + * called when an item has changed and needs to be updated on screen. If the given item + * is displayed on screen, possible more than once for cyclic lists, each drawable is + * request to refresh its content to reflect the new value. + * + * @param itemIndex Zero-based index of the item. + */ + void itemChanged(int16_t itemIndex); + +private: + bool isHorizontal; ///< True if list is horizontal, false if not + bool isCircular; ///< True if list is circular, false if not + int32_t offset; ///< The offset of item 0 + int16_t itemSize; ///< Size of each item (including margin) + int16_t itemMargin; ///< The margin around each item (included in itemSize) + int16_t numItems; ///< Number of items + int16_t numDrawables; ///< Number of drawables + int16_t firstItem; ///< The first visible item + int16_t firstDrawable; ///< The first visible drawable + bool drawablesInitialized; ///< True if all drawables initialized + + int16_t firstDrawableIndex; ///< The offset when accessing DrawableListItems + DrawableListItemsInterface* drawableItems; ///< The drawable items + GenericCallback* updateDrawable; ///< The update drawable callback +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DRAWABLELIST_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollBase.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollBase.hpp new file mode 100644 index 0000000..4b6cb45 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollBase.hpp @@ -0,0 +1,490 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/scrollers/ScrollBase.hpp + * + * Declares the touchgfx::ScrollBase class. + */ +#ifndef TOUCHGFX_SCROLLBASE_HPP +#define TOUCHGFX_SCROLLBASE_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The ScrollBase class is an abstract class used for Widgets that needs to show (a lot of) + * elements in a DrawableList that can be scrolled. Due to memory limitations, this is + * implemented by re-using the Drawables in the DrawableList - once an element is moved + * off screen, it is filled with new content and moved to the other end and the of the + * scrolling list. + * + * Lists can be horizontal or vertical and the can be circular (infinite scrolling). + * + * @see ScrollList, ScrollWheel, ScrollWheelWithSelectionStyle + * @see ScrollWheelBase, DrawableList + */ +class ScrollBase : public Container +{ +public: + ScrollBase(); + + /** + * @copydoc Container::setWidth + * + * @note Also sets the width of the children. + */ + virtual void setWidth(int16_t width); + + /** + * @copydoc Container::setHeight + * + * @note Also sets the height of the children. + */ + virtual void setHeight(int16_t height); + + /** + * Sets a horizontal or vertical layout. If parameter horizontal is set true, all + * drawables are arranged side by side. If horizontal is set false, the drawables are + * arranged above and below each other (vertically). + * + * @param horizontal True to align drawables horizontal, false to align drawables + * vertically. + * + * @see DrawableList::setHorizontal, getHorizontal + * + * @note Default value is false, i.e. vertical layout. + */ + virtual void setHorizontal(bool horizontal); + + /** + * Gets the orientation of the drawables, previously set using setHorizontal(). + * + * @return True if it horizontal, false if it is vertical. + * + * @see DrawableList::getHorizontal, setHorizontal + */ + virtual bool getHorizontal() const; + + /** + * Sets whether the list is circular (infinite) or not. A circular list is a list where + * the first drawable re-appears after the last item in the list - and the last item in + * the list appears before the first item in the list. + * + * @param circular True if the list should be circular, false if the list should not be + * circular. + * + * @see DrawableList::setCircular, getCircular + */ + virtual void setCircular(bool circular); + + /** + * Gets the circular setting, previously set using setCircular(). + * + * @return True if the list is circular (infinite), false if the list is not circular + * (finite). + * + * @see DrawableList::getCircular, setCircular + */ + virtual bool getCircular() const; + + /** + * Sets drawables size. The drawable is is the size of each drawable in the list in the + * set direction of the list (this is enforced by the DrawableList class). The specified + * margin is added above and below each item for spacing. The entire size of an item is + * thus size + 2 * spacing. + * + * For a horizontal list each element will be \a drawableSize high and have the same + * width as set using setWidth(). For a vertical list each element will be \a + * drawableSize wide and have the same height as set using setHeight(). + * + * @param drawableSize The size of the drawable. + * @param drawableMargin The margin around drawables (margin before and margin after). + * + * @see setWidth, setHeight, setHorizontal + */ + virtual void setDrawableSize(int16_t drawableSize, int16_t drawableMargin); + + /** + * Gets drawable size as set through the first parameter in most recent call to + * setDrawableSize(). + * + * @return The drawable size. + * + * @see setDrawableSize + */ + virtual int16_t getDrawableSize() const; + + /** + * Gets drawable margin as set through the second parameter in most recent call to + * setDrawableSize(). + * + * @return The drawable margin. + * + * @see setDrawableSize + */ + virtual int16_t getDrawableMargin() const; + + /** + * Sets number of items in the DrawableList. This forces all drawables to be updated to + * ensure that the content is correct. For example a date selector might switch number + * of days between 28, 29, 30, and 31 depending on the month. A circular list might show + * 27-28-29-30-31 and might need to update this to show 27-28-1-2-3. + * + * @param numberOfItems Number of items. + * + * @note The DrawableList is refreshed to reflect the change. + */ + virtual void setNumberOfItems(int16_t numberOfItems); + + /** + * Gets number of items in the DrawableList, as previously set using setNumberOfItems(). + * + * @return The number of items. + * + * @see setNumberOfItems, DrawableList::getNumberOfItems + */ + virtual int16_t getNumberOfItems() const; + + /** + * Sets easing equation when changing the selected item, for example via swipe or + * AnimateTo. + * + * @param equation The equation. + * + * @see setAnimationSteps, getAnimationSteps + */ + void setEasingEquation(EasingEquation equation); + + /** + * Sets animation steps (in ticks) when moving to a new selected item. The default value is 30. + * + * @param steps The animation steps. + * + * @see setEasingEquation, getAnimationSteps + */ + void setAnimationSteps(int16_t steps); + + /** + * Gets animation steps as set in setAnimationSteps. + * + * @return The animation steps. + * + * @see setAnimationSteps, setEasingEquation + */ + uint16_t getAnimationSteps() const; + + /** + * Sets swipe acceleration (times 10). Default value, if not set, is 10, i.e. 1.0. + * + * @param acceleration The acceleration times 10, so "9" means "0.9" and "75" means "7.5". + * + * @see getSwipeAcceleration + * + * @note The reason for multiplying the acceleration by 10 is to avoid introducing floating + * point arithmetic. + */ + void setSwipeAcceleration(uint16_t acceleration); + + /** + * Gets swipe acceleration (times 10). + * + * @return The swipe acceleration. + * + * @see setSwipeAcceleration + * + * @note The reason for multiplying the acceleration by 10 is to avoid introducing floating + * point arithmetic. + */ + uint16_t getSwipeAcceleration() const; + + /** + * Sets maximum swipe items. Often useful when there are e.g. five visible items on the + * screen and a swipe action should at most swipe the next/previous five items into view + * to achieve sort of a paging effect. + * + * @param maxItems The maximum items, 0 means "no limit" (which is also the default). + * + * @see getMaxSwipeItems + */ + void setMaxSwipeItems(uint16_t maxItems); + + /** + * Gets maximum swipe items as set by setMaxSwipeItems. + * + * @return The maximum swipe items, 0 means "no limit". + * + * @see setMaxSwipeItems + */ + uint16_t getMaxSwipeItems() const; + + /** + * Sets drag acceleration times 10, so "10" means "1", "15" means "1.5". 10 makes the + * containers follow the finger, higher values makes the containers move faster. This + * can often be useful if the list is very long. + * + * @param acceleration The drag acceleration. + * + * @see getDragAcceleration + * + * @note The reason for multiplying the acceleration by 10 is to avoid introducing floating + * point arithmetic. + */ + void setDragAcceleration(uint16_t acceleration); + + /** + * Gets drag acceleration (times 10). + * + * @return The drag acceleration. + * + * @see setDragAcceleration + * + * @note The reason for multiplying the acceleration by 10 is to avoid introducing floating + * point arithmetic. + */ + uint16_t getDragAcceleration() const; + + /** + * Sets overshoot percentage when dragging a non-circular list. This is the size relative to an + * item that can be dragged further than the actual list. Setting this to 50, it is possible to + * drag the list to show an empty space half the size of an item. Setting this to 0 prevents + * dragging further than the actual elements in the list. + * + * @param percentage The overshoot percentage. + * + * @see getOvershootPercentage + */ + void setOvershootPercentage(uint8_t percentage) + { + overshootPercentage = percentage; + } + + /** + * Gets overshoot percentage, as previously set using setOvershootPercentage. + * + * @return The overshoot percentage. + * + * @see setOvershootPercentage + */ + uint8_t getOvershootPercentage() const + { + return overshootPercentage; + } + + /** + * Enables horizontal scrolling to be passed to the children in the list (in case a child + * widget is able to handle drag events). By default, scrolling in either direction is + * disabled. This function can be used to explicitly (dis)allow scrolling in the + * horizontal direction. + * + * @param enable If true, horizontal scrolling is enabled. If false (default), scrolling is + * disabled. + */ + void allowHorizontalDrag(bool enable); + + /** + * Enables the vertical scroll. + * + * Enables the vertical scroll to be passed to the children in the list (in case a child + * widget is able to handle drag events). By default, scrolling in either direction is + * disabled. This function can be used to explicitly (dis)allow scrolling in the + * vertical direction. + * + * @param enable If true, vertical scrolling is enabled. If false (default), scrolling is + * disabled. + */ + void allowVerticalDrag(bool enable); + + /** + * Go to a specific item, possibly with animation. The given item index is scrolled into view. If + * animationSteps is omitted, the default number of animation steps is used. If + * animationSteps is 0 no animation will be used, otherwise the number of animation + * steps specified is used. + * + * @param itemIndex Zero-based index of the item. + * @param animationSteps (Optional) The steps to use for the animation. 0 means no animation. + * If omitted, default animation steps are used. + * + * @see setAnimationSteps + */ + virtual void animateToItem(int16_t itemIndex, int16_t animationSteps = -1); + + /** + * Sets Callback which will be called when the selected item is clicked. + * + * @param [in] callback The callback. + */ + void setItemSelectedCallback(GenericCallback& callback); + + /** + * Callback, called when the set animation ended. + * + * @param [in] callback The ended callback. + */ + void setAnimationEndedCallback(GenericCallback<>& callback); + + /** + * Set Callback which will be called when a item is pressed. + * + * @param [in] callback The callback. + */ + void setItemPressedCallback(GenericCallback& callback); + + /** + * Query if an animation is ongoing. This can be good to know if getSelectedItem() + * is called, as the result might not be as expected if isAnimating() returns true, + * since the display is not showing the selected item in the right place yet. + * + * @return true if animating, false if not. + */ + bool isAnimating() const; + + /** + * Stops an animation if one is ongoing. Immediately moves to the item which is being + * animated to. + */ + void stopAnimation(); + + virtual void handleDragEvent(const DragEvent& event); + + virtual void handleGestureEvent(const GestureEvent& event); + + virtual void handleTickEvent(); + + /** + * Inform the scroll list that the contents of an item has changed and force all + * drawables with the given item index to be updated via the callback provided. This is + * important as a circular list with very few items might display the same item more + * than once and all these items should be updated. + * + * @param itemIndex Zero-based index of the changed item. + */ + virtual void itemChanged(int itemIndex); + + /** Removed all drawables and initializes the content of these items. */ + virtual void initialize() + { + list.refreshDrawables(); + } + +protected: + /** + * Sets display offset of first item. + * + * @param offset The offset. + */ + virtual void setOffset(int32_t offset); + + /** + * Gets display offset of first item. + * + * @return The offset. + */ + virtual int32_t getOffset() const; + + /** + * Get the position for an item. The position should ensure that the item is in view as + * defined by the semantics of the actual scroll class. If the item is already in view, + * the current offset is returned and not the offset of the given item. + * + * @param itemIndex Zero-based index of the item. + * + * @return The position for item. + */ + virtual int32_t getPositionForItem(int16_t itemIndex) = 0; + + /** + * Gets normalized offset from a given offset from 0 down to -numItems*itemSize. + * + * @param offset The offset. + * + * @return The normalized offset. + */ + int getNormalizedOffset(int offset) const; + + /** + * Keep offset inside limits. Return the new offset that is inside the limits of the + * scroll list, with the overShoot value added at both ends of the list. + * + * @param newOffset The new offset. + * @param overShoot The over shoot. + * + * @return The new offset inside the limits. + */ + virtual int32_t keepOffsetInsideLimits(int32_t newOffset, int16_t overShoot) const = 0; + + /** + * Gets nearest offset aligned to a multiple of itemSize. + * + * @param offset The offset. + * + * @return The nearest aligned offset. + */ + virtual int32_t getNearestAlignedOffset(int32_t offset) const; + + /** + * Animate to a new position/offset using the given number of steps. + * + * @param position The new position. + * @param steps (Optional) The steps. + */ + virtual void animateToPosition(int32_t position, int16_t steps = -1); + + /** Values that represent animation states. */ + enum AnimationState + { + NO_ANIMATION, ///< No animation + ANIMATING_GESTURE, ///< Animating a gesture + ANIMATING_DRAG ///< Animating a drag + }; + + DrawableList list; ///< The list + int16_t numberOfDrawables; ///< Number of drawables + int16_t distanceBeforeAlignedItem; ///< The distance before aligned item + + int16_t itemSize; ///< Size of the item (including margin) + uint16_t swipeAcceleration; ///< The swipe acceleration x10 + uint16_t dragAcceleration; ///< The drag acceleration x10 + uint16_t maxSwipeItems; ///< The maximum swipe items + EasingEquation easingEquation; ///< The easing equation used for animation + uint16_t defaultAnimationSteps; ///< The animation steps + uint8_t overshootPercentage; ///< The overshoot percentage when dragging + + GenericCallback* itemSelectedCallback; ///< The item selected callback + GenericCallback<>* itemLockedInCallback; ///< The item locked in callback + GenericCallback<>* animationEndedCallback; ///< The animation ended callback + GenericCallback* itemPressedCallback; ///< The item pressed callback + + AnimationState currentAnimationState; ///< The current animation state + int gestureStep; ///< The current gesture step + int gestureStepsTotal; ///< The total gesture steps + int gestureStart; ///< The gesture start + int gestureEnd; ///< The gesture end + + int16_t xClick; ///< The x coordinate of a click + int16_t yClick; ///< The y coordinate of a click + int32_t initialSwipeOffset; ///< The initial swipe offset + + bool draggableX; ///< Is the container draggable in the horizontal direction. + bool draggableY; ///< Is the container draggable in the vertical direction. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCROLLBASE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollList.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollList.hpp new file mode 100644 index 0000000..48d0980 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollList.hpp @@ -0,0 +1,151 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/scrollers/ScrollList.hpp + * + * Declares the touchgfx::ScrollList class. + */ +#ifndef TOUCHGFX_SCROLLLIST_HPP +#define TOUCHGFX_SCROLLLIST_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A simple list of scrolling drawables. Since a long list of drawables only display a few of + * items at any one time, the drawables are re-used to preserve resources. + * + * @see DrawableList + */ +class ScrollList : public ScrollBase +{ +public: + ScrollList(); + + virtual void setWidth(int16_t width); + + virtual void setHeight(int16_t height); + + virtual void setDrawableSize(int16_t drawableSize, int16_t drawableMargin); + + /** + * Setup a list of drawables and provide a function to call to update a given Drawable + * with new contents. + * + * @param [in] drawableListItems The drawables allocated. + * @param [in] updateDrawableCallback A callback to update the contents of a specific + * drawable with a specific item. + * + * @see DrawableList::setDrawables + */ + virtual void setDrawables(DrawableListItemsInterface& drawableListItems, GenericCallback& updateDrawableCallback); + + /** + * Sets window size, i.e. the number of items that should always be visible. The default + * value is 1. If three items are visible on the display and window size is set to three, + * no part of the screen will be blank (unless the list contains less than three items + * and the list is not circular). + * + * @param items The number of items that should always be visible. + * + * @note This only applies to non-circular lists. + */ + void setWindowSize(int16_t items); + + /** + * Sets distance offset before and after the "visible" drawables in the ScrollList. This + * allows the actual area where widgets are placed to have a little extra area where + * parts of drawables can be seen. For example if the ScrollList is 200, each drawable + * is 50 and distance before and distance after are 25, then there is room for three + * visible drawables inside the ScrollList. When scrolling, part of the scrolled out + * drawables can be seen before and after the three drawables. In this case 25/50 = 50% + * of a drawable can be seen before and after the three drawables in the ScrollList. + * + * @param paddingBefore The distance before the first drawable in the ScrollList. + * @param paddingAfter The distance after the last drawable in the ScrollList. + * + * @see getPaddingBefore, getPaddingAfter + */ + void setPadding(int16_t paddingBefore, int16_t paddingAfter); + + /** + * Gets distance before first drawable in ScrollList. + * + * @return The distance before. + * + * @see setPadding, getPaddingAfter + */ + int16_t getPaddingBefore() const; + + /** + * Gets distance after last drawable in ScrollList. + * + * @return The distance after the last drawable in the ScrollList. + * + * @see setPadding, getPaddingBefore + */ + int16_t getPaddingAfter() const; + + /** + * Set snapping. If snapping is false, the items can flow freely. If snapping is true, + * the items will snap into place so an item is always in the "selected" spot. + * + * @param snap true to snap. + * + * @see getSnapping + */ + void setSnapping(bool snap); + + /** + * Gets the current snap stetting. + * + * @return true if snapping is set, false otherwise. + * + * @see setSnapping + */ + bool getSnapping() const; + + /** + * Gets an item. + * + * @param drawableIndex Zero-based index of the drawable. + * + * @return The item. + */ + int16_t getItem(int16_t drawableIndex) + { + return list.getItemIndex(drawableIndex); + } + + virtual void handleClickEvent(const ClickEvent& event); + +protected: + virtual int32_t getPositionForItem(int16_t itemIndex); + + virtual int32_t getNearestAlignedOffset(int32_t offset) const; + + virtual int32_t keepOffsetInsideLimits(int32_t newOffset, int16_t overShoot) const; + + int16_t paddingAfterLastItem; ///< The distance after last item + bool snapping; ///< Is snapping enabled? + int windowSize; ///< Number of items that should always be visible +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCROLLLIST_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheel.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheel.hpp new file mode 100644 index 0000000..8784a65 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheel.hpp @@ -0,0 +1,54 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/scrollers/ScrollWheel.hpp + * + * Declares the touchgfx::ScrollWheel class. + */ +#ifndef TOUCHGFX_SCROLLWHEEL_HPP +#define TOUCHGFX_SCROLLWHEEL_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A scroll wheel is very much like the digit selector on a padlock with numbers. The digits + * always snap into place and exactly one number is always the "selected" number. Thus, + * a scroll wheel is a list of identically styled drawables which can be scrolled + * through. One of the items in the list is the "selected" one, and scrolling through + * the list can be done in various ways. The ScrollWheel uses the DrawableList to make + * it possible to handle a huge number of items using only a limited number of drawables + * by reusing drawables that are no longer in view. + * + * @see ScrollWheelBase, DrawableList, ScrollWheelWithSelectionStyle + */ +class ScrollWheel : public ScrollWheelBase +{ +public: + /** + * Sets the drawables used by the scroll wheel. The drawables are updated through a + * callback will put the right data in the drawable. + * + * @param [in] drawableListItems Number of drawables. + * @param [in] updateDrawableCallback The update drawable callback. + */ + virtual void setDrawables(DrawableListItemsInterface& drawableListItems, GenericCallback& updateDrawableCallback); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCROLLWHEEL_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheelBase.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheelBase.hpp new file mode 100644 index 0000000..fed22b9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheelBase.hpp @@ -0,0 +1,100 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/scrollers/ScrollWheelBase.hpp + * + * Declares the touchgfx::ScrollWheelBase class. + */ +#ifndef TOUCHGFX_SCROLLWHEELBASE_HPP +#define TOUCHGFX_SCROLLWHEELBASE_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A base class for a scroll wheel. A scroll wheel is very much like the digit selector on a + * padlock with numbers. The digits always snap into place and exactly one number is + * always the "selected" number. Using ScrollWheel, all elements look the same, but an + * underlying bitmap can help emphasize the "selected" element. The + * ScrollWheelWithSelectionStyle can have a completely different style on the "selected" + * item - the font can be larger or bold and images can change color - this can help to + * give a kind of 3D effect using very few resources. + * + * @see ScrollWheel, ScrollWheelWithSelectionStyle + */ +class ScrollWheelBase : public ScrollBase +{ +public: + ScrollWheelBase(); + + /** + * Sets selected item offset, measured in pixels, from the edge of the widget. The + * offset is the relative x coordinate if the ScrollWheel is horizontal, otherwise it is + * the relative y coordinate. If this value is zero, the selected item is placed at the + * very start of the widget. + * + * @param offset The offset. + * + * @see getSelectedItemOffset + */ + virtual void setSelectedItemOffset(int16_t offset); + + /** + * Gets offset of selected item measured in pixels relative to the start of the widget. + * + * @return The selected item offset. + * + * @see setSelectedItemOffset + */ + virtual int16_t getSelectedItemOffset() const; + + /** + * Gets selected item. If an animation is in progress, the item that is being scrolled + * to is returned, not the item that happens to be flying by at the time. + * + * @return The selected item. + */ + int getSelectedItem() const; + + virtual int32_t keepOffsetInsideLimits(int32_t newOffset, int16_t overShoot) const; + + virtual void handleClickEvent(const ClickEvent& event); + + virtual void handleDragEvent(const DragEvent& event); + + virtual void handleGestureEvent(const GestureEvent& event); + + /** + * Sets Callback which will be called when the ScrollWheel animates to a new item. + * + * @param [in] callback The callback. + */ + void setAnimateToCallback(GenericCallback& callback); + +protected: + virtual int32_t getPositionForItem(int16_t itemIndex); + + virtual void animateToPosition(int32_t position, int16_t steps = -1); + + GenericCallback* animateToCallback; ///< The animate to callback +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCROLLWHEELBASE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.hpp new file mode 100644 index 0000000..fc5d17c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.hpp @@ -0,0 +1,187 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.hpp + * + * Declares the touchgfx::ScrollWheelWithSelectionStyle class. + */ +#ifndef TOUCHGFX_SCROLLWHEELWITHSELECTIONSTYLE_HPP +#define TOUCHGFX_SCROLLWHEELWITHSELECTIONSTYLE_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A scroll wheel is very much like the digit selector on a padlock with numbers. The digits + * always snap into place and exactly one number is always the "selected" number. + * Similar to an ordinary ScrollWheel, but with a different style for the selected item + * which can thus be bold, have a different color or similar effect to highlight it and + * help create a 3D effect using very few resources. + * + * @see DrawableList, ScrollWheel + */ +class ScrollWheelWithSelectionStyle : public ScrollWheelBase +{ +public: + ScrollWheelWithSelectionStyle(); + + virtual void setWidth(int16_t width); + + virtual void setHeight(int16_t height); + + virtual void setHorizontal(bool horizontal); + + virtual void setCircular(bool circular); + + virtual void setNumberOfItems(int16_t numberOfItems); + + virtual void setSelectedItemOffset(int16_t offset); + + /** + * Sets selected item extra size to make the size of the area for the center drawables + * larger. + * + * @param extraSizeBefore The extra size before. + * @param extraSizeAfter The extra size after. + * + * @see setSelectedItemOffset + */ + virtual void setSelectedItemExtraSize(int16_t extraSizeBefore, int16_t extraSizeAfter); + + /** + * Gets selected item extra size before. + * + * @return The selected item extra size before. + * + * @see setSelectedItemExtraSize + */ + virtual int16_t getSelectedItemExtraSizeBefore() const; + + /** + * Gets selected item extra size after. + * + * @return The selected item extra size after. + * + * @see setSelectedItemExtraSize + */ + virtual int16_t getSelectedItemExtraSizeAfter() const; + + /** + * Sets margin around selected item. This like an invisible area added before and after + * the selected item (including extra size). + * + * @param marginBefore The margin before. + * @param marginAfter The margin after. + * + * @see setSelectedItemOffset, setSelectedItemExtraSize + */ + virtual void setSelectedItemMargin(int16_t marginBefore, int16_t marginAfter); + + /** + * Gets selected item margin before. + * + * @return The selected item margin before. + * + * @see setSelectedItemMargin + */ + virtual int16_t getSelectedItemMarginBefore() const; + + /** + * Gets selected item margin after. + * + * @return The selected item margin after. + * + * @see setSelectedItemMargin + */ + virtual int16_t getSelectedItemMarginAfter() const; + + /** + * Sets the selected item offset. This is the distance from the beginning of the + * ScrollWheel measured in pixels. The distance before and after that should also be + * drawn using the center drawables - for example to extend area of emphasized elements - + * can also be specified. Further, if a gap is needed between the "normal" drawables and + * the center drawables - for example to give the illusion that that items disappear + * under a graphical element, only to appear in the center. + * + * This is a combination of setSelectedItemOffset, setSelectedItemExtraSize and + * setSelectedItemMargin. + * + * @param offset The offset of the selected item. + * @param extraSizeBefore The extra size before the selected item. + * @param extraSizeAfter The extra size after the selected item. + * @param marginBefore The margin before the selected item. + * @param marginAfter The margin after the selected item. + * + * @see setSelectedItemOffset, setSelectedItemExtraSize, setSelectedItemMargin + */ + virtual void setSelectedItemPosition(int16_t offset, int16_t extraSizeBefore, int16_t extraSizeAfter, int16_t marginBefore, int16_t marginAfter); + + /** + * @copydoc ScrollWheelBase::setDrawableSize + */ + virtual void setDrawableSize(int16_t drawableSize, int16_t drawableMargin); + + /** + * Setups the widget. Numerous parameters control the position of the widget, the two + * scroll lists inside and the values in them. + * + * @param [in] drawableListItems Number of drawables in outer array. + * @param [in] updateDrawableCallback The callback to update a drawable. + * @param [in] centerDrawableListItems Number of drawables in center array. + * @param [in] updateCenterDrawableCallback The callback to update a center drawable. + */ + virtual void setDrawables(DrawableListItemsInterface& drawableListItems, GenericCallback& updateDrawableCallback, + DrawableListItemsInterface& centerDrawableListItems, GenericCallback& updateCenterDrawableCallback); + + virtual void itemChanged(int itemIndex); + + virtual void initialize() + { + ScrollWheelBase::initialize(); + list1.refreshDrawables(); + list2.refreshDrawables(); + } + +protected: + virtual void setOffset(int32_t offset); + + /** + * Refresh drawable lists layout. Ensure that the three DrawableLists are places + * correctly and setup properly. This is typically done after the + * ScrollWheelWithSelectionStyle has been resized or the size of the selected item is + * changed. + */ + void refreshDrawableListsLayout(); + + int16_t drawablesInFirstList; ///< List of drawables in firsts + DrawableList list1; ///< The center list + DrawableList list2; ///< The list for items not in the center + int16_t extraSizeBeforeSelectedItem; ///< The distance before selected item + int16_t extraSizeAfterSelectedItem; ///< The distance after selected item + int16_t marginBeforeSelectedItem; ///< The distance before selected item + int16_t marginAfterSelectedItem; ///< The distance after selected item + + DrawableListItemsInterface* drawables; ///< The drawables at the beginning and end of the scroll wheel + DrawableListItemsInterface* centerDrawables; ///< The drawables at the center of the scroll wheel + + GenericCallback* originalUpdateDrawableCallback; ///< The original update drawable callback + GenericCallback* originalUpdateCenterDrawableCallback; ///< The original update center drawable callback +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCROLLWHEELWITHSELECTIONSTYLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp new file mode 100644 index 0000000..0917c3c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/events/ClickEvent.hpp @@ -0,0 +1,148 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/events/ClickEvent.hpp + * + * Declares the touchgfx::ClickEvent class. + */ +#ifndef TOUCHGFX_CLICKEVENT_HPP +#define TOUCHGFX_CLICKEVENT_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A click event. The semantics of this event is slightly depending on hardware platform. + * ClickEvents are generated by the HAL layer. + * + * @see Event + */ +class ClickEvent : public Event +{ +public: + /** Values that represent click event types. */ + enum ClickEventType + { + PRESSED, ///< An enum constant representing the pressed option + RELEASED, ///< An enum constant representing the released option + CANCEL ///< An enum constant representing the cancel option + }; + + /** + * Initializes a new instance of the ClickEvent class. + * + * @param type The type of the click event. + * @param x The x coordinate of the click event. + * @param y The y coordinate of the click event. + * @param force (Optional) The force of the click. On touch displays this usually means how + * hard the user pressed on the display. On the windows platform, this + * will always be zero. + */ + ClickEvent(ClickEventType type, int16_t x, int16_t y, int16_t force = 0) + : clickEventType(type), clickX(x), clickY(y), clickForce(force) + { + } + + /** + * Gets the x coordinate of this event. + * + * @return The x coordinate of this event. + */ + int16_t getX() const + { + return clickX; + } + + /** + * Gets the y coordinate of this event. + * + * @return The y coordinate of this event. + */ + int16_t getY() const + { + return clickY; + } + + /** + * Sets the x coordinate of this event. + * + * @param x The x coordinate of this event. + */ + void setX(int16_t x) + { + clickX = x; + } + + /** + * Sets the y coordinate of this event. + * + * @param y The y coordinate of this event. + */ + void setY(int16_t y) + { + clickY = y; + } + + /** + * Sets the click type of this event. + * + * @param type The type to set. + */ + void setType(ClickEventType type) + { + clickEventType = type; + } + + /** + * Gets the click type of this event. + * + * @return The click type of this event. + */ + ClickEventType getType() const + { + return clickEventType; + } + + /** + * Gets the force of the click. On touch displays this usually means how hard the user + * pressed on the display. On the windows platform, this will always be zero. + * + * @return The force of the click. + */ + int16_t getForce() const + { + return clickForce; + } + + /** + * Gets event type. + * + * @return The type of this event. + */ + virtual Event::EventType getEventType() const + { + return Event::EVENT_CLICK; + } + +private: + ClickEventType clickEventType; + int16_t clickX; + int16_t clickY; + int16_t clickForce; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CLICKEVENT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp new file mode 100644 index 0000000..0e45a81 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/events/DragEvent.hpp @@ -0,0 +1,147 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/events/DragEvent.hpp + * + * Declares the touchgfx::DragEvent class. + */ +#ifndef TOUCHGFX_DRAGEVENT_HPP +#define TOUCHGFX_DRAGEVENT_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A drag event. The only drag event currently supported is DRAGGED, + * which will be issued every time the input system detects a drag. + * + * @see Event + */ +class DragEvent : public Event +{ +public: + /** Values that represent drag event types. */ + enum DragEventType + { + DRAGGED ///< An enum constant representing the dragged option + }; + + /** + * Initializes a new instance of the DragEvent class. + * + * @param type The type of the drag event. + * @param oldX The x coordinate of the drag start position (dragged from) + * @param oldY The y coordinate of the drag start position (dragged from) + * @param newX The x coordinate of the new position (dragged to) + * @param newY The y coordinate of the new position (dragged to) + */ + DragEvent(DragEventType type, int16_t oldX, int16_t oldY, int16_t newX, int16_t newY) + : dragEventType(type), dragOldX(oldX), dragOldY(oldY), dragNewX(newX), dragNewY(newY) + { + } + + /** + * Gets the old x coordinate, i.e. where the drag operation was + * started (dragged from). + * + * @return The old x coordinate, i.e. where the drag operation was started (dragged from). + */ + int16_t getOldX() const + { + return dragOldX; + } + + /** + * Gets the old y coordinate, i.e. where the drag operation was + * started (dragged from). + * + * @return The old y coordinate, i.e. where the drag operation was started (dragged from). + */ + int16_t getOldY() const + { + return dragOldY; + } + + /** + * Gets the new x coordinate (dragged to). + * + * @return The new x coordinate (dragged to). + */ + int16_t getNewX() const + { + return dragNewX; + } + + /** + * Gets the new x coordinate (dragged to). + * + * @return The new y coordinate (dragged to). + */ + int16_t getNewY() const + { + return dragNewY; + } + + /** + * Gets the type of this drag event. + * + * @return The type of this drag event. + */ + DragEventType getType() const + { + return dragEventType; + } + + /** + * Gets the distance in x coordinates (how long was the drag). + * + * @return The distance of this drag event. + */ + int16_t getDeltaX() const + { + return dragNewX - dragOldX; + } + + /** + * Gets the distance in y coordinates (how long was the drag). + * + * @return The distance of this drag event. + */ + int16_t getDeltaY() const + { + return dragNewY - dragOldY; + } + + /** + * Gets event type. + * + * @return The type of this event. + */ + virtual Event::EventType getEventType() const + { + return Event::EVENT_DRAG; + } + +private: + DragEventType dragEventType; + int16_t dragOldX; + int16_t dragOldY; + int16_t dragNewX; + int16_t dragNewY; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DRAGEVENT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp new file mode 100644 index 0000000..b4542ac --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/events/GestureEvent.hpp @@ -0,0 +1,124 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/events/GestureEvent.hpp + * + * Declares the touchgfx::GestureEvent class. + */ +#ifndef TOUCHGFX_GESTUREEVENT_HPP +#define TOUCHGFX_GESTUREEVENT_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A gesture event. The only gesture events currently supported is #SWIPE_HORIZONTAL and + * #SWIPE_VERTICAL, which will be issued every time the input system detects a swipe. + * + * @see Event + */ +class GestureEvent : public Event +{ +public: + /** Values that represent gesture types. */ + enum GestureEventType + { + SWIPE_HORIZONTAL, ///< An enum constant representing a horizontal swipe + SWIPE_VERTICAL ///< An enum constant representing a vertical swipe + }; + + /** + * Constructor. Create a gesture event of the specified type with the specified + * coordinates. + * + * @param type The type of the gesture event. + * @param velocity The velocity of this gesture (swipe) + * @param x The x coordinate of the gesture. + * @param y The y coordinate of the gesture. + */ + GestureEvent(GestureEventType type, int16_t velocity, int16_t x, int16_t y) + : gestureEventType(type), + gestureVelocity(velocity), + gestureX(x), + gestureY(y) + { + } + + /** + * Gets the velocity of this gesture event. + * + * @return The velocity of this gesture event. + */ + int16_t getVelocity() const + { + return gestureVelocity; + } + + /** + * Gets the type of this gesture event. + * + * @return The type of this gesture event. + */ + GestureEventType getType() const + { + return gestureEventType; + } + + /** + * Gets the x coordinate of this gesture event. + * + * @return The x coordinate of this gesture event. + */ + int16_t getX() const + { + return gestureX; + } + + /** + * Gets the y coordinate of this gesture event. + * + * @return The y coordinate of this gesture event. + */ + int16_t getY() const + { + return gestureY; + } + + /** + * Gets event type. + * + * @return The type of this event. + */ + virtual Event::EventType getEventType() const + { + return Event::EVENT_GESTURE; + } + +private: + /** Initializes a new instance of the GestureEvent class. */ + GestureEvent() + : gestureEventType(SWIPE_HORIZONTAL), gestureVelocity(0), gestureX(0), gestureY(0) + { + } + + GestureEventType gestureEventType; + int16_t gestureVelocity; + int16_t gestureX; + int16_t gestureY; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GESTUREEVENT_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp new file mode 100644 index 0000000..c123126 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Atomic.hpp @@ -0,0 +1,97 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/Atomic.hpp + * + * Declares functions for performing atomic operations. + */ +#ifndef TOUCHGFX_ATOMIC_HPP +#define TOUCHGFX_ATOMIC_HPP + +/** + * Defines a atomic write on supported platforms + */ + +#if defined(WIN32) || defined(_WIN32) + +#include +/** Defines the atomic type. */ +typedef LONG atomic_t; + +/** + * Makes a atomic write of value to target. + * + * @param [out] target The value to write to. + * @param value The value to write. + */ +inline void atomic_set(atomic_t& target, atomic_t value) +{ + InterlockedExchange(&target, value); +} + +#elif defined(__GNUC__) && !defined(__ARMCC_VERSION) + +#include +/** Defines the atomic type. */ +typedef sig_atomic_t atomic_t; + +/** + * Makes a atomic write of value to target. + * + * @param [out] target The value to write to. + * @param value The value to write. + */ +inline void atomic_set(atomic_t& target, atomic_t value) +{ + __sync_synchronize(); + target = value; +} + +#elif defined(__IAR_SYSTEMS_ICC__) + +/** Defines the atomic type. */ +typedef unsigned long atomic_t; + +/** + * Makes a atomic write of value to target. + * + * @param [out] target The value to write to. + * @param value The value to write. + * + * @note Assume that 32 bit writes are atomic. + */ +inline void atomic_set(atomic_t& target, atomic_t value) +{ + target = value; +} +#elif defined(__ARMCC_VERSION) +/** Defines the atomic type. */ +typedef unsigned long atomic_t; + +/** + * Makes a atomic write of value to target. + * + * @param [out] target The value to write to. + * @param value The value to write. + */ +inline void atomic_set(atomic_t& target, atomic_t value) +{ + target = value; +} +#else + +#error "Compiler/platform not supported" + +#endif + +#endif // TOUCHGFX_ATOMIC_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp new file mode 100644 index 0000000..95ed8c4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BlitOp.hpp @@ -0,0 +1,66 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/BlitOp.hpp + * + * Declares constants for specifying blit operation capabilities. + */ +#ifndef TOUCHGFX_BLITOP_HPP +#define TOUCHGFX_BLITOP_HPP + +#include + +namespace touchgfx +{ +/** The Blit Operations. */ +enum BlitOperations +{ + BLIT_OP_COPY = 1 << 0, ///< Copy the source to the destination + BLIT_OP_FILL = 1 << 1, ///< Fill the destination with color + BLIT_OP_COPY_WITH_ALPHA = 1 << 2, ///< Copy the source to the destination using the given alpha + BLIT_OP_FILL_WITH_ALPHA = 1 << 3, ///< Fill the destination with color using the given alpha + BLIT_OP_COPY_WITH_TRANSPARENT_PIXELS = 1 << 4, ///< Deprecated, ignored. (Copy the source to the destination, but not the transparent pixels) + BLIT_OP_COPY_ARGB8888 = 1 << 5, ///< Copy the source to the destination, performing per-pixel alpha blending + BLIT_OP_COPY_ARGB8888_WITH_ALPHA = 1 << 6, ///< Copy the source to the destination, performing per-pixel alpha blending and blending the result with an image-wide alpha + BLIT_OP_COPY_L8 = 1 << 7, ///< Copy the L8 source to the destination using the given alpha + BLIT_OP_COPY_A4 = 1 << 8, ///< Copy 4-bit source text to destination, performing per-pixel alpha blending + BLIT_OP_COPY_A8 = 1 << 9, ///< Copy 8-bit source text to destination, performing per-pixel alpha blending + BLIT_OP_COPY_16BIT = 1 << 10, ///< Copy 16-bit regardless of frame buffer format + BLIT_OP_FILL_16BIT = 1 << 11 ///< Fill 16-bit regardless of frame buffer format +}; + +/** + * BlitOp instances carry the required information for performing operations on the LCD + * (framebuffer) using DMA. + */ +struct BlitOp +{ + uint32_t operation; ///< The operation to perform @see BlitOperations + const uint16_t* pSrc; ///< Pointer to the source (pixels or indexes) + const uint8_t* pClut; ///< Pointer to the source CLUT entires + colortype color; ///< Color to fill + uint16_t* pDst; ///< Pointer to the destination + uint16_t nSteps; ///< The number of pixels in a line + uint16_t nLoops; ///< The number of lines + uint16_t srcLoopStride; ///< The number of bytes to stride the source after every loop + uint16_t dstLoopStride; ///< The number of bytes to stride the destination after every loop + uint8_t alpha; ///< The alpha to use + uint8_t srcFormat; ///< The source format @see Bitmap::BitmapFormat + uint8_t dstFormat; ///< The destination format @see Bitmap::BitmapFormat + bool replaceBgAlpha; ///< Replace the background per pixel alpha value with 255 = solid + bool replaceFgAlpha; ///< Replace the fourground per pixel alpha value with 255 = solid +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BLITOP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BoardConfiguration.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BoardConfiguration.hpp new file mode 100644 index 0000000..f1958b4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/BoardConfiguration.hpp @@ -0,0 +1,37 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/BoardConfiguration.hpp + * + * Declares initialization functions for the hardware as well as for TouchGFX. + */ +#ifndef TOUCHGFX_BOARDCONFIGURATION_HPP +#define TOUCHGFX_BOARDCONFIGURATION_HPP + +namespace touchgfx +{ +/** + * Function to perform generic hardware initialization of the board. This function prototype is + * only provided as a convention. + */ +void hw_init(); + +/** + * Function to perform touchgfx initialization. This function prototype is only provided as a + * convention. + */ +void touchgfx_init(); + +} // namespace touchgfx + +#endif // TOUCHGFX_BOARDCONFIGURATION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Buttons.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Buttons.hpp new file mode 100644 index 0000000..f44a87c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Buttons.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/Buttons.hpp + * + * Declares the touchgfx::Buttons class. + */ +#ifndef TOUCHGFX_BUTTONS_HPP +#define TOUCHGFX_BUTTONS_HPP + +namespace touchgfx +{ +/** A class for accessing a physical button. */ +class Buttons +{ +public: + /** Perform configuration of IO pins. */ + static void init(); + + /** + * Sample button states. + * + * @return the sampled state of the buttons. + */ + static unsigned int sample(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BUTTONS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp new file mode 100644 index 0000000..c6518ba --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Config.hpp @@ -0,0 +1,138 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/Config.hpp + * + * Declares various macros defining which section to use during linking. + */ +#ifndef TOUCHGFX_CONFIG_HPP +#define TOUCHGFX_CONFIG_HPP + +/** A macro to generate the passed argument in double quotes */ +#define STR(X) STR_I(X) +/** A macro to generate the passed argument in double quotes */ +#define STR_I(X) #X + +/** + * Compiler specific macros. + * LOCATION_PRAGMA is a macro for placing elements in the proper memory section + * LOCATION_ATTRIBUTE is a macro for placing attributes in the proper memory section + * FORCE_INLINE_FUNCTION is used to force inline of time critical functions. + * TOUCHGFX_DEPRECATED is used to mark a function deprecated. + */ +#ifdef SIMULATOR + +#define LOCATION_PRAGMA(name) +#define LOCATION_ATTRIBUTE(name) +#define FORCE_INLINE_FUNCTION inline +#if defined(__GNUC__) +#define TOUCHGFX_DEPRECATED(message, decl) decl __attribute__((deprecated(message))) +#elif _MSC_VER >= 1900 +// Visual Studio 2015 or newer +#define TOUCHGFX_DEPRECATED(message, decl) [[deprecated("Deprecated: " message)]] decl +#else +#define TOUCHGFX_DEPRECATED(message, decl) decl +#endif + +#elif defined(__GNUC__) && !defined(__ARMCC_VERSION) + +// xgcc +#define LOCATION_PRAGMA(name) +#define LOCATION_ATTRIBUTE(name) __attribute__((section(STR(name)))) __attribute__((aligned(4))) +#define FORCE_INLINE_FUNCTION __attribute__((always_inline)) inline +#define TOUCHGFX_DEPRECATED(message, decl) [[deprecated(message)]] decl + +#elif defined __ICCARM__ + +// IAR +#define LOCATION_PRAGMA(name) _Pragma(STR(location = name)) +#define LOCATION_ATTRIBUTE(name) +#define FORCE_INLINE_FUNCTION _Pragma("inline=forced") +#if __IAR_SYSTEMS_ICC__ >= 9 +#define TOUCHGFX_DEPRECATED(message, decl) [[deprecated(message)]] decl +#else +#define TOUCHGFX_DEPRECATED(message, decl) decl +#endif +#pragma diag_suppress = Pe236 + +#elif defined(__ARMCC_VERSION) + +// Keil +#define LOCATION_PRAGMA(name) +#define LOCATION_ATTRIBUTE(name) __attribute__((section(name))) __attribute__((aligned(4))) +#define FORCE_INLINE_FUNCTION inline +#if __ARMCC_VERSION >= 6000000 +// Only newer Keil support message to be given +#define TOUCHGFX_DEPRECATED(message, decl) decl __attribute__((deprecated(message))) +#else +#define TOUCHGFX_DEPRECATED(message, decl) decl __attribute__((deprecated)) +#endif + +#else + +// Other/Unknown +#define LOCATION_PRAGMA(name) +#define LOCATION_ATTRIBUTE(name) +#define FORCE_INLINE_FUNCTION +#define TOUCHGFX_DEPRECATED(message, decl) decl + +#endif + +/** A macro for placing Font Glyph in memory. */ +#define FONT_GLYPH_LOCATION_FLASH_PRAGMA LOCATION_PRAGMA("FontFlashSection") +/** A macro for placing Font Glyph attribute in memory. */ +#define FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE LOCATION_ATTRIBUTE("FontFlashSection") + +/** A macro for placing Font table in memory. */ +#define FONT_TABLE_LOCATION_FLASH_PRAGMA LOCATION_PRAGMA("FontFlashSection") +/** A macro for placing Font table attribute in memory. */ +#define FONT_TABLE_LOCATION_FLASH_ATTRIBUTE LOCATION_ATTRIBUTE("FontFlashSection") + +/** A macro for placing Font lookup table in memory. */ +#define FONT_SEARCHTABLE_LOCATION_FLASH_PRAGMA LOCATION_PRAGMA("FontSearchFlashSection") +/** A macro for placing Font table attribute in memory. */ +#define FONT_SEARCHTABLE_LOCATION_FLASH_ATTRIBUTE LOCATION_ATTRIBUTE("FontSearchFlashSection") + +/** A macro for placing Font kerning in memory. */ +#define FONT_KERNING_LOCATION_FLASH_PRAGMA LOCATION_PRAGMA("FontSearchFlashSection") +/** A macro for placing Font kerning attribute in memory. */ +#define FONT_KERNING_LOCATION_FLASH_ATTRIBUTE LOCATION_ATTRIBUTE("FontSearchFlashSection") + +/** A macro for placing Text kerning in memory. */ +#define TEXT_LOCATION_FLASH_PRAGMA LOCATION_PRAGMA("TextFlashSection") +/** A macro for placing Text attribute in memory. */ +#define TEXT_LOCATION_FLASH_ATTRIBUTE LOCATION_ATTRIBUTE("TextFlashSection") + +/** A generic macro for placing an element in memory. */ +#define LOCATION_EXTFLASH_PRAGMA LOCATION_PRAGMA("ExtFlashSection") +/** A generic macro for placing an element attribute in memory. */ +#define LOCATION_EXTFLASH_ATTRIBUTE LOCATION_ATTRIBUTE("ExtFlashSection") + +/** + * To be able to use __restrict__ on the supported platform. The IAR compiler does not support + * this. + */ +#ifdef __GNUC__ +#define RESTRICT __restrict__ +#else +#define RESTRICT +#endif // __GNUC__ + +/** Use KEEP to make sure the compiler does not remove this. */ +#ifdef __ICCARM__ +#define KEEP __root +#else +#define KEEP +#endif + +#endif // TOUCHGFX_CONFIG_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp new file mode 100644 index 0000000..85ef49c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/DMA.hpp @@ -0,0 +1,292 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/DMA.hpp + * + * Declares the touchgfx::DMA_Queue (abstract), touchgfx::LockFreeDMA_Queue and + * touchgfx::DMA_Interface (abstract) classes. + */ +#ifndef TOUCHGFX_DMA_HPP +#define TOUCHGFX_DMA_HPP + +#include +#include +#include + +namespace touchgfx +{ +class DMA_Interface; + +/** + * This class provides an interface for a FIFO (circular) list used by DMA_Interface and + * descendants for storing BlitOp's. + */ +class DMA_Queue +{ + friend class DMA_Interface; + +public: + /** + * Query if this object is empty. + * + * @return true if the queue is empty. + */ + virtual bool isEmpty() = 0; + + /** + * Query if this object is full. + * + * @return true if the queue is full. + */ + virtual bool isFull() = 0; + + /** + * Adds the specified blitop to the queue. + * + * @param op The blitop to add. + */ + virtual void pushCopyOf(const BlitOp& op) = 0; + + /** Finalizes an instance of the DMA_Queue class. */ + virtual ~DMA_Queue() + { + } + +protected: + /** Initializes a new instance of the DMA_Queue class. */ + DMA_Queue() + { + } + + /** Pops an element from the queue. */ + virtual void pop() = 0; + + /** + * Gets the first element in the queue. + * + * @return The first element in the queue. + */ + virtual const BlitOp* first() = 0; +}; + +/** + * This implements a simple lock-free FIFO queue (single producer, single consumer) + * + * @see DMA_Queue + */ +class LockFreeDMA_Queue : public DMA_Queue +{ +public: + /** + * Constructs a lock-free queue. + * + * @param [out] mem Pointer to the memory used by the queue to store elements. + * @param n Number of elements the memory provided can contain. + */ + LockFreeDMA_Queue(BlitOp* mem, atomic_t n); + + virtual bool isEmpty(); + + virtual bool isFull(); + + virtual void pushCopyOf(const BlitOp& op); + +protected: + virtual void pop(); + + virtual const BlitOp* first(); + + BlitOp* q; ///< Pointer to the queue memory. + atomic_t capacity; ///< The number of elements the queue can contain. + atomic_t head; ///< Index to the head element. + atomic_t tail; ///< Index to the tail element. +}; + +/** + * DMA_Interface provides basic functionality and structure for processing "blit" operations + * using DMA. + */ +class DMA_Interface +{ +public: + /** + * Gets the blit capabilities of this DMA. + * + * @return The blit operations supported by this DMA implementation. + */ + virtual BlitOperations getBlitCaps() = 0; + + /** + * Inserts a BlitOp for processing. This also potentially starts the DMA controller, if + * not already running. + * + * @param op The operation to add. + */ + virtual void addToQueue(const BlitOp& op); + + /** This function blocks until all DMA transfers in the queue have been completed. */ + virtual void flush() + { + waitForFrameBufferSemaphore(); + } + + /** Perform initialization. Does nothing in this base class. */ + virtual void initialize() + { + } + + /** + * Query if the DMA is running. + * + * @return true if a DMA operation is currently in progress. + */ + bool isDMARunning() + { + return isRunning; + } + + /** + * Sets whether or not a DMA operation is allowed to begin. Used in single-buffering to + * avoid changing the framebuffer while display is being updated. + * + * @param allowed true if DMA transfers are allowed. + */ + void setAllowed(bool allowed) + { + isAllowed = allowed; + } + + /** + * Gets whether a DMA operation is allowed to begin. Used in single-buffering to avoid + * changing the framebuffer while display is being updated. + * + * @return true if DMA is allowed to start, false if not. + */ + bool getAllowed() const + { + return isAllowed; + } + + /** Signals that DMA transfers can start. If any elements are in the queue, start it. */ + virtual void start(); + + /** + * This function is called automatically by the framework when a DMA interrupt has been + * received. + * + * This function is called automatically by the framework when a DMA interrupt has been + * received. + */ + virtual void signalDMAInterrupt() = 0; + + /** + * Query if the DMA queue is empty. + * + * @return 1 if DMA queue is empty, else 0. + */ + uint8_t isDmaQueueEmpty(); + + /** + * Query if the DMA queue is full. + * + * @return 1 if DMA queue is full, else 0. + */ + uint8_t isDmaQueueFull(); + + /** + * Function for obtaining the DMA type of the concrete DMA_Interface implementation. As + * default, will return DMA_TYPE_GENERIC type value. + * + * @return a DMAType value of the concrete DMA_Interface implementation. + */ + virtual DMAType getDMAType(void) + { + return DMA_TYPE_GENERIC; + } + + /** Finalizes an instance of the DMA_Interface class. */ + virtual ~DMA_Interface() + { + } + +protected: + /** + * Constructs a DMA Interface object. + * + * @param [in] dmaQueue Reference to the queue of DMA operations. + */ + DMA_Interface(DMA_Queue& dmaQueue) + : queue(dmaQueue), isRunning(false), isAllowed(false) + { + } + + /** Performs a queued blit-op. */ + virtual void execute(); + + /** To be called when blit-op has been performed. */ + virtual void executeCompleted(); + + /** + * Called when elements are added to the DMA-queue. + * + * @note The framebuffer must be locked before this method returns if the DMA-queue is non- + * empty. + */ + virtual void seedExecution(); + + /** + * Configures blit-op hardware for a 2D copy as specified by blitOp. + * + * @param blitOp The operation to execute. + */ + virtual void setupDataCopy(const BlitOp& blitOp) = 0; + + /** + * Configures blit-op hardware for a 2D fill as specified by blitOp. + * + * @param blitOp The operation to execute. + */ + virtual void setupDataFill(const BlitOp& blitOp) = 0; + + /** + * Configures blit-op hardware for alpha-blending. + * + * @param alpha The alpha-blending value to apply. + */ + virtual void enableAlpha(uint8_t alpha); + + /** Configures blit-op hardware for solid operation (no alpha-blending) */ + virtual void disableAlpha(); + + /** + * Configures blit-op hardware for alpha-blending while simultaneously skipping + * transparent pixels. + * + * @param alpha The alpha-blending value to apply. + */ + virtual void enableCopyWithTransparentPixels(uint8_t alpha); + + /** + * Waits until framebuffer semaphore is available (i.e. neither DMA or application is + * accessing the framebuffer). + */ + virtual void waitForFrameBufferSemaphore(); + + DMA_Queue& queue; ///< Reference to the DMA queue + bool isRunning; ///< true if a DMA transfer is currently ongoing. + volatile bool isAllowed; ///< true if DMA transfers are currently allowed. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DMA_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FlashDataReader.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FlashDataReader.hpp new file mode 100644 index 0000000..f2f730f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FlashDataReader.hpp @@ -0,0 +1,85 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/FlashDataReader.hpp + * + * Declares the touchgfx::FlashDataReader class. + */ +#ifndef TOUCHGFX_FLASHDATAREADER_HPP +#define TOUCHGFX_FLASHDATAREADER_HPP + +#include + +namespace touchgfx +{ +/** + * This class is an abstract interface for a class reading data from a flash. The flash can be + * any type, but is mostly used for flashes that are not memory mapped. Applications + * must implement access to the flash through this interface. + */ +class FlashDataReader +{ +public: + /** Finalizes an instance of the FlashDataReader class. */ + virtual ~FlashDataReader() + { + } + + /** + * Compute if an address is directly addressable by the MCU. + * + * Compute if an address is directly addressable by the MCU. The data is addressable it + * should be read direct through a pointer and not through this interface. + * + * @param address The address in the flash. + * + * @return True if the address is addressable by the MCU. + */ + virtual bool addressIsAddressable(const void* address) = 0; + + /** + * Copy data from flash to a buffer. This must be a synchrony method that does not + * return until the copy is done. + * + * @param src Address of source data in the flash. + * @param [in,out] dst Address of destination buffer in RAM. + * @param bytes Number of bytes to copy. + */ + virtual void copyData(const void* src, void* dst, uint32_t bytes) = 0; + + /** + * Initiate a read operation from flash to a buffer. This can be an asynchrony operation + * that is still running after this function returns. Buffers must be handled by the + * subclass. LCD16bppSerialFlash will at most copy 4 bytes times the width of the + * display. + * + * @param src Address of source data in the flash. + * @param bytes Number of bytes to copy. + */ + virtual void startFlashLineRead(const void* src, uint32_t bytes) = 0; + + /** + * Waits until the previous startFlashLineRead operation is complete. + * + * Waits until the previous startFlashLineRead operation is complete. If the + * startFlashLineRead method is asynchrony, this method must wait until the previous + * operation has completed. + * + * @return The address of a buffer containing the read data. + */ + virtual const uint8_t* waitFlashReadComplete() = 0; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_FLASHDATAREADER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp new file mode 100644 index 0000000..7ae179b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/FrameBufferAllocator.hpp @@ -0,0 +1,269 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/FrameBufferAllocator.hpp + * + * Declares the touchgfx::FrameBufferAllocator, touchgfx::SingleBlockAllocator + * and touchgfx::ManyBlockAllocator classes. + */ +#ifndef TOUCHGFX_FRAMEBUFFERALLOCATOR_HPP +#define TOUCHGFX_FRAMEBUFFERALLOCATOR_HPP + +#include + +namespace touchgfx +{ +/** + * Called by FrameBufferAllocator to wait for a LCD Transfer, when the allocator has no free + * blocks. The LCD driver can use this function to synchronize the UI thread with the + * transfer logic. + */ +void FrameBufferAllocatorWaitOnTransfer(); + +/** + * Called by FrameBufferAllocator when a block is drawn and therefore ready for transfer. The + * LCD driver should use this method to start a transfer. + */ +void FrameBufferAllocatorSignalBlockDrawn(); + +/** + * This class is an abstract interface for a class allocating partial framebuffer blocks. The + * interface must be implemented by a subclass. + * + * @see ManyBlockAllocator + */ +class FrameBufferAllocator +{ +public: + /** + * Allocates a framebuffer block. The block will have at least the width requested. The + * height of the allocated block can be lower than requested if not enough memory is + * available. + * + * @param x The absolute x coordinate of the block on the screen. + * @param y The absolute y coordinate of the block on the screen. + * @param width The width of the block. + * @param height The height of the block. + * @param [in,out] block Pointer to pointer to return the block address in. + * + * @return The height of the allocated block. + */ + virtual uint16_t allocateBlock(const uint16_t x, const uint16_t y, const uint16_t width, const uint16_t height, uint8_t** block) = 0; + + /** + * Marks a previously allocated block as ready to be transferred to the LCD. + * + */ + virtual void markBlockReadyForTransfer() = 0; + + /** + * Check if a block is ready for transfer to the LCD. + * + * @return True if a block is ready for transfer. + */ + virtual bool hasBlockReadyForTransfer() = 0; + + /** + * Get the block ready for transfer. + * + * @param [out] rect Reference to rect to write block x, y, width, and height. + * + * @return Returns the address of the block ready for transfer. + */ + virtual const uint8_t* getBlockForTransfer(Rect& rect) = 0; + + /** + * Get the Rect of the next block to transfer. + * + * @return Rect ready for transfer. + * + * @see hasBlockReadyForTransfer + * + * @note This function should only be called when the allocator has a block ready for transfer. + */ + virtual const Rect& peekBlockForTransfer() = 0; + + /** + * Check if a block is ready for drawing (the block is empty). + * + * @return True if a block is empty. + */ + virtual bool hasEmptyBlock() = 0; + + /** + * Free a block after transfer to the LCD. Marks a previously allocated block as + * transferred and ready to reuse. + */ + virtual void freeBlockAfterTransfer() = 0; + + /** Finalizes an instance of the FrameBufferAllocator class. */ + virtual ~FrameBufferAllocator() + { + } + +protected: + /** BlockState is used for internal state of each block. */ + enum BlockState + { + EMPTY, ///< Block is empty, can be allocated + ALLOCATED, ///< Block is allocated for drawing + DRAWN, ///< Block has been drawn to, can be send + SENDING ///< Block is being transmitted to the display + }; +}; + +/** + * This class is partial framebuffer allocator using multiple blocks. New buffers can be + * allocated until no free blocks are available. After transfer to LCD, a block is + * queued for allocation again. + * + * @see FrameBufferAllocator + */ +template +class ManyBlockAllocator : public FrameBufferAllocator +{ +public: + ManyBlockAllocator() + { + sendingBlock = -1; + drawingBlock = -1; + for (uint32_t i = 0; i < blocks; i++) + { + state[i] = EMPTY; + } + } + + /** + * Allocates a framebuffer block. The block will have at least the width requested. The + * height of the allocated block can be lower than requested if not enough memory is + * available. + * + * @param x The absolute x coordinate of the block on the screen. + * @param y The absolute y coordinate of the block on the screen. + * @param width The width of the block. + * @param height The height of the block. + * @param [in,out] block Pointer to pointer to return the block address in. + * + * @return The height of the allocated block. + */ + virtual uint16_t allocateBlock(const uint16_t x, const uint16_t y, const uint16_t width, const uint16_t height, uint8_t** block) + { + drawingBlock++; + if (drawingBlock == blocks) + { + drawingBlock = 0; + } + while (state[drawingBlock] != EMPTY) + { + FrameBufferAllocatorWaitOnTransfer(); + } + assert(state[drawingBlock] == EMPTY); + state[drawingBlock] = ALLOCATED; + const int32_t stride = width * bytes_pr_pixel; + const int32_t lines = block_size / stride; + *block = (uint8_t*)&memory[drawingBlock][0]; + blockRect[drawingBlock].x = x; + blockRect[drawingBlock].y = y; + blockRect[drawingBlock].width = width; + blockRect[drawingBlock].height = MIN(height, lines); + return blockRect[drawingBlock].height; + } + + /** Marks a previously allocated block as ready to be transferred to the LCD. */ + virtual void markBlockReadyForTransfer() + { + assert(state[drawingBlock] == ALLOCATED); + state[drawingBlock] = DRAWN; + FrameBufferAllocatorSignalBlockDrawn(); + } + + /** + * Check if a block is ready for transfer to the LCD. + * + * @return True if a block is ready for transfer. + */ + virtual bool hasBlockReadyForTransfer() + { + for (uint32_t i = 0; i < blocks; i++) + { + if (state[i] == DRAWN) + { + return true; + } + } + return false; + } + + /** + * Get the block ready for transfer. + * + * @param [in,out] rect Reference to rect to write block x, y, width, and height. + * + * @return Returns the address of the block ready for transfer. + */ + virtual const uint8_t* getBlockForTransfer(Rect& rect) + { + sendingBlock++; + if (sendingBlock == blocks) + { + sendingBlock = 0; + } + assert(state[sendingBlock] == DRAWN); + rect = blockRect[sendingBlock]; + state[sendingBlock] = SENDING; + return (const uint8_t*)&memory[sendingBlock][0]; + } + + virtual const Rect& peekBlockForTransfer() + { + int nextSendingBlock = sendingBlock + 1; + if (nextSendingBlock == blocks) + { + nextSendingBlock = 0; + } + assert(state[nextSendingBlock] == DRAWN); + return blockRect[nextSendingBlock]; + } + + virtual bool hasEmptyBlock() + { + int nextDrawingBlock = drawingBlock + 1; + if (nextDrawingBlock == blocks) + { + nextDrawingBlock = 0; + } + return (state[nextDrawingBlock] == EMPTY); + } + + /** + * Free a block after transfer to the LCD. + * + * Marks a previously allocated block as transferred and ready to reuse. + */ + virtual void freeBlockAfterTransfer() + { + assert(state[sendingBlock] == SENDING); + state[sendingBlock] = EMPTY; + } + +private: + volatile BlockState state[blocks]; + uint32_t memory[blocks][block_size / 4]; + Rect blockRect[blocks]; + int sendingBlock; + int drawingBlock; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_FRAMEBUFFERALLOCATOR_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp new file mode 100644 index 0000000..b923f48 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/GPIO.hpp @@ -0,0 +1,75 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/GPIO.hpp + * + * Declares the touchgfx::GPIO class. + */ +#ifndef TOUCHGFX_GPIO_HPP +#define TOUCHGFX_GPIO_HPP + +namespace touchgfx +{ +/** + * Interface class for manipulating GPIOs in order to do performance measurements on target. Not + * used on the PC simulator. + */ +class GPIO +{ +public: + /** Enum for the GPIOs used. */ + enum GPIO_ID + { + VSYNC_FREQ, /// Pin is toggled at each VSYNC + RENDER_TIME, /// Pin is high when frame rendering begins, low when finished + FRAME_RATE, /// Pin is toggled when the framebuffers are swapped. + MCU_ACTIVE /// Pin is high when the MCU is doing work (i.e. not in idle task). + }; + + /** Perform configuration of IO pins. */ + static void init(); + + /** + * Sets a pin high. + * + * @param id the pin to set. + */ + static void set(GPIO_ID id); + + /** + * Sets a pin low. + * + * @param id the pin to set. + */ + static void clear(GPIO_ID id); + + /** + * Toggles a pin. + * + * @param id the pin to toggle. + */ + static void toggle(GPIO_ID id); + + /** + * Gets the state of a pin. + * + * @param id the pin to get. + * + * @return true if the pin is high, false otherwise. + */ + static bool get(GPIO_ID id); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GPIO_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp new file mode 100644 index 0000000..310c769 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Gestures.hpp @@ -0,0 +1,117 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/Gestures.hpp + * + * Declares the touchgfx::Gestures class. + */ +#ifndef TOUCHGFX_GESTURES_HPP +#define TOUCHGFX_GESTURES_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** This class implements the detection of gestures. */ +class Gestures +{ + static const uint8_t MAX_TICKS_BETWEEN_MOVES_FOR_SWIPE = 7; + static const uint8_t MIN_VELOCITY_AT_RELEASE_BEFORE_SWIPE = 3; + + /** Defines the state of a drag. */ + struct DragState + { + DragState() + : startX(0), + startY(0), + downX(0), + downY(0), + tickCount(0), + velocityX(0), + velocityY(0), + inProgress(false) + { + } + + uint16_t startX; ///< Starting x coordinate + uint16_t startY; ///< Starting y coordinate + uint16_t downX; ///< Starting x coordinate of the drag + uint16_t downY; ///< Starting x coordinate of the drag + uint16_t tickCount; ///< Measures the timing of the drag + int16_t velocityX; ///< The velocity (X orientation) of the drag + int16_t velocityY; ///< The velocity (Y orientation) of the drag + bool inProgress; ///< Whether a drag is in progress or not + }; + +public: + /** Default constructor. Does nothing. */ + Gestures() + : drag(), listener(0), dragThresholdValue(0) + { + } + + /** + * Register the event listener. + * + * @param [in] l The EventListener to register. + */ + void registerEventListener(UIEventListener& l); + + /** Has to be called during the timer tick. */ + void tick(); + + /** + * Register a drag event. + * + * @param oldX The x coordinate of the drag start position (dragged from) + * @param oldY The y coordinate of the drag start position (dragged from) + * @param newX The x coordinate of the new position (dragged to) + * @param newY The y coordinate of the new position (dragged to) + * + * @return True if the drag exceeds threshold value (and therefore was reported as a + * drag), or false if the drag did not exceed threshold (and therefore was + * discarded). + */ + bool registerDragEvent(uint16_t oldX, uint16_t oldY, uint16_t newX, uint16_t newY); + + /** + * Register a click event and figure out if this is a drag event, too. + * + * @param event The type of the click event. + * @param x The x coordinate of the click event. + * @param y The y coordinate of the click event. + */ + void registerClickEvent(ClickEvent::ClickEventType event, uint16_t x, uint16_t y); + + /** + * Configure the threshold for reporting drag events. A touch input movement must exceed + * this value in either axis in order to report a drag. Default value is 0. + * + * @param val New threshold value. + */ + void setDragThreshold(uint16_t val) + { + dragThresholdValue = val; + } + +private: + DragState drag; + UIEventListener* listener; + uint16_t dragThresholdValue; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GESTURES_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp new file mode 100644 index 0000000..794cea2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/HAL.hpp @@ -0,0 +1,1239 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/HAL.hpp + * + * Declares the touchgfx::HAL class. + */ +#ifndef TOUCHGFX_HAL_HPP +#define TOUCHGFX_HAL_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +class FlashDataReader; +class UIEventListener; + +/** + * Hardware Abstraction Layer. + * + * Contains functions that are specific to the hardware platform the code is running on. + */ +class HAL +{ +public: + /** + * Initializes a new instance of the HAL class. + * + * @param [in] dmaInterface Reference to the DMA interface. + * @param [in] display Reference to the LCD. + * @param [in] touchCtrl Reference to the touch controller. + * @param width The width of the LCD display, in pixels. + * @param height The height of the LCD display, in pixels. + */ + HAL(DMA_Interface& dmaInterface, LCD& display, TouchController& touchCtrl, uint16_t width, uint16_t height) + : dma(dmaInterface), + lcdRef(display), + touchController(touchCtrl), + mcuInstrumentation(0), + buttonController(0), + frameBufferAllocator(0), + gestures(), + nativeDisplayOrientation(ORIENTATION_LANDSCAPE), + taskDelayFunc(0), + frameBuffer0(0), + frameBuffer1(0), + frameBuffer2(0), + refreshStrategy(REFRESH_STRATEGY_DEFAULT), + fingerSize(1), + lockDMAToPorch(false), + frameBufferUpdatedThisFrame(false), + auxiliaryLCD(0), + partialFrameBufferRect(), + listener(0), + lastX(0), + lastY(0), + touchSampleRate(1), + mcuLoadPct(0), + vSyncCnt(0), + vSyncForFrame(1), + vSyncCompensationEnabled(false), + clientDirty(false), + swapRequested(false), + lastTouched(false), + updateMCULoad(0), + cc_begin(0), + requestedOrientation(ORIENTATION_LANDSCAPE), + displayOrientationChangeRequested(false), + useAuxiliaryLCD(false), + useDMAAcceleration(true), + lastRenderMethod(HARDWARE) + { + instance = this; + FRAME_BUFFER_WIDTH = DISPLAY_WIDTH = width; + FRAME_BUFFER_HEIGHT = DISPLAY_HEIGHT = height; + DISPLAY_ROTATION = rotate0; + nativeDisplayOrientation = ((width >= height) ? ORIENTATION_LANDSCAPE : ORIENTATION_PORTRAIT); + } + + /** Finalizes an instance of the HAL class. */ + virtual ~HAL() + { + } + + /** + * Gets the HAL instance. + * + * @return The HAL instance. + */ + static HAL* getInstance() + { + return instance; + } + + /** + * Sets the desired display orientation (landscape or portrait). If desired orientation + * is different from the native orientation of the display, a rotation is automatically + * applied. The rotation does not incur any performance cost. + * + * @param orientation The desired display orientation. + * + * @note A screen transition must occur before this takes effect! + */ + virtual void setDisplayOrientation(DisplayOrientation orientation) + { + requestedOrientation = orientation; + displayOrientationChangeRequested = true; + } + + /** + * Gets the current display orientation. Will be equal to the native orientation of the + * display unless setDisplayOrientation has been explicitly called earlier. + * + * @return The current display orientation. + */ + DisplayOrientation getDisplayOrientation() const + { + if (DISPLAY_ROTATION == rotate0) + { + return nativeDisplayOrientation; + } + return (nativeDisplayOrientation == ORIENTATION_LANDSCAPE ? ORIENTATION_PORTRAIT : ORIENTATION_LANDSCAPE); + } + + /** + * Sets framebuffer size. By default the display size and the framebuffer size are the same, but + * in some hardware configurations, the hardware may have a width of e.g. 832 pixels even though + * the display is only 800 pixels wide. First set the display width and height using + * touchgfx_generic_init() and the update the framebuffer size using setFrameBufferSize(). + * + * @param width The width of the framebuffer. + * @param height The height of the framebuffer. + * + * @see touchgfx_generic_init + */ + virtual void setFrameBufferSize(uint16_t width, uint16_t height) + { + assert(width >= DISPLAY_WIDTH && height >= DISPLAY_HEIGHT && "Framebuffer cannot be smaller than display"); + FRAME_BUFFER_WIDTH = width; + FRAME_BUFFER_HEIGHT = height; + } + + /** Notify the framework that a DMA interrupt has occurred. */ + void signalDMAInterrupt() + { + dma.signalDMAInterrupt(); + } + + /** + * This function initializes the HAL, DMA, TouchController, and interrupts. + * + * @see configureInterrupts + */ + virtual void initialize(); + + /** + * Main event loop. Will wait for VSYNC signal, and then process next frame. Call this + * function from your GUI task. + * + * @note This function never returns! + */ + virtual void taskEntry(); + + /** + * This function is called whenever the framework has performed a complete draw. + * + * On some platforms, a local framebuffer needs to be pushed to the display through a + * SPI channel or similar. Implement that functionality here. This function is called + * whenever the framework has performed a complete draw. + */ + virtual void flushFrameBuffer(); + + /** + * This function is called whenever the framework has performed a partial draw. + * + * @param rect The area of the screen that has been drawn, expressed in absolute coordinates. + * + * @see flushFrameBuffer + */ + virtual void flushFrameBuffer(const Rect& rect); + + /** Allow the DMA to start transfers. Front Porch Entry is a good place to call this. */ + virtual void allowDMATransfers(); + + /** + * Has to be called from within the LCD IRQ routine when the Front Porch Entry is + * reached. + */ + void frontPorchEntered() + { + allowDMATransfers(); + } + + /** This function blocks until the DMA queue (containing BlitOps) is empty. */ + virtual void flushDMA(); + + /** + * Waits for the framebuffer to become available for use (i.e. not used by DMA + * transfers). + * + * @return A pointer to the beginning of the currently used framebuffer. + * + * @note Function blocks until framebuffer is available. Client code MUST call + * unlockFrameBuffer() when framebuffer operation has completed. + */ + virtual uint16_t* lockFrameBuffer(); + + /** + * Unlocks the framebuffer (MUST be called exactly once for each call to + * lockFrameBuffer()). + */ + virtual void unlockFrameBuffer(); + + /** + * Gets the framebuffer address used by the TFT controller. + * + * @return The address of the framebuffer currently being displayed on the TFT. + */ + virtual uint16_t* getTFTFrameBuffer() const = 0; + + /** + * Gets a reference to the LCD. + * + * @return A reference to the LCD. + */ + static LCD& lcd() + { + if (instance->useAuxiliaryLCD && instance->auxiliaryLCD) + { + return *instance->auxiliaryLCD; + } + return instance->lcdRef; + } + + /** + * Function to set whether the DMA transfers are locked to the TFT update cycle. If + * locked, DMA transfer will not begin until the TFT controller has finished updating + * the display. If not locked, DMA transfers will begin as soon as possible. Default is + * true (DMA is locked with TFT). + * + * Disabling the lock will in most cases significantly increase rendering performance. + * It is therefore strongly recommended to disable it. Depending on platform this may in + * rare cases cause rendering problems (visible tearing on display). Please see the + * chapter "Optimizing DMA During TFT Controller Access" for details on this setting. + * + * @param enableLock True to lock DMA transfers to the front porch signal. Conservative, + * default setting. False to disable, which will normally yield + * substantial performance improvement. + * + * @note This setting only has effect when using double buffering. + */ + void lockDMAToFrontPorch(bool enableLock) + { + lockDMAToPorch = enableLock; + } + + /** + * This function performs a platform-specific memcpy, if supported by the hardware. + * + * @param [out] dest Pointer to destination memory. + * @param [in] src Pointer to source memory. + * @param numBytes Number of bytes to copy. + * + * @return true if the copy succeeded, false if copy was not performed. + */ + virtual bool blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes); + + /** + * Function for obtaining the blit capabilities of the concrete HAL implementation. As + * default, will return whatever blitcaps are reported by the associated DMA object. + * + * DMA operations can be disabled by calling enableDMAAcceleration(bool). + * + * @return a bitmask of the supported blitcaps. + * + * @see enableDMAAcceleration + */ + virtual BlitOperations getBlitCaps() + { + if (useDMAAcceleration) + { + return dma.getBlitCaps(); + } + return static_cast(0); + } + + /** + * Sets a flag to allow use of DMA operations to speed up drawing operations. + * + * @param enable True to enable, false to disable. + * + * @see getBlitCaps + */ + void enableDMAAcceleration(const bool enable) + { + useDMAAcceleration = enable; + } + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending as specified. + * + * @param pSrc The source-array pointer (points to first value to copy) + * @param pClut The CLUT pointer (points to CLUT header data which include + * the type and size of this CLUT followed by colors data) + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param srcWidth The distance (in elements) from first value of first line, to + * first value of second line (the source 2D array width) + * @param alpha The alpha value to use for blending (255 = solid, no blending) + * @param hasTransparentPixels If true, this data copy contains transparent pixels and + * require hardware support for that to be enabled. + * @param dstWidth The distance (in elements) from first value of first line, to + * first value of second line (the destination 2D array width) + * @param srcFormat The source buffer color format (default is the framebuffer + * format) + * @param dstFormat The destination buffer color format (default is the + * framebuffer format) + * @param replaceBgAlpha Replace the background buffer per pixel alpha value + * with 255 = solid. + * + * @note Alpha=255 is assumed "solid" and shall be used if HAL does not support + * BLIT_OP_COPY_WITH_ALPHA. + */ + virtual void blitCopy(const uint16_t* pSrc, const uint8_t* pClut, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t srcWidth, uint8_t alpha, bool hasTransparentPixels, uint16_t dstWidth, Bitmap::BitmapFormat srcFormat, Bitmap::BitmapFormat dstFormat, bool replaceBgAlpha); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending as specified. + * + * @param pSrc The source-array pointer (points to first value to copy) + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param srcWidth The distance (in elements) from first value of first line, to + * first value of second line (the source 2D array width) + * @param alpha The alpha value to use for blending (255 = solid, no blending) + * @param hasTransparentPixels If true, this data copy contains transparent pixels and + * require hardware support for that to be enabled. + * @param dstWidth The distance (in elements) from first value of first line, to + * first value of second line (the destination 2D array width) + * @param srcFormat The source buffer color format (default is the framebuffer + * format) + * @param dstFormat The destination buffer color format (default is the + * framebuffer format) + * @param replaceBgAlpha Replace the background buffer per pixel alpha value + * with 255 = solid. + * + * @note Alpha=255 is assumed "solid" and shall be used if HAL does not support + * BLIT_OP_COPY_WITH_ALPHA. + */ + virtual void blitCopy(const uint16_t* pSrc, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t srcWidth, uint8_t alpha, bool hasTransparentPixels, uint16_t dstWidth, Bitmap::BitmapFormat srcFormat, Bitmap::BitmapFormat dstFormat, bool replaceBgAlpha); + + /** + * Blits a 2D source-array to the framebuffer performing alpha-blending as specified using + * the default lcd format. + * + * @param pSrc The source-array pointer (points to first value to copy) + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param srcWidth The distance (in elements) from first value of first line, to + * first value of second line (the source 2D array width) + * @param alpha The alpha value to use for blending (255 = solid, no blending) + * @param hasTransparentPixels If true, this data copy contains transparent pixels and + * require hardware support for that to be enabled. + * @param replaceBgAlpha Replace the background buffer per pixel alpha value + * with 255 = solid. + * + * @note Alpha=255 is assumed "solid" and shall be used if HAL does not support + * BLIT_OP_COPY_WITH_ALPHA. + */ + virtual void blitCopy(const uint16_t* pSrc, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t srcWidth, uint8_t alpha, bool hasTransparentPixels, bool replaceBgAlpha); + + /** + * Blits a 2D source-array to the framebuffer using 16-bit copy + * without conversion. This operation can be used to perform + * hardware accelerated copies to the framebuffer even when the + * image (and framebuffer) format is not 16-bit. + * + * All parameters (e.g. x) must correspond to their 16-bit + * values. I.e. the 10th bytes corresponds to x=5. + * + * @param pSrc Pointer to the source data (points to first value to copy) + * @param x The destination x coordinate in the framebuffer with 16-bit pixels. + * @param y The destination y coordinate in the framebuffer with 16-bit pixels. + * @param width The width of the area to copy in 16-bit pixels. + * @param height The height of the area to copy + * @param srcWidth The width of the source bitmap (stride) in 16-bit pixels. + * @param dstWidth The width of the framebuffer in 16-bit pixels. + */ + virtual void blitCopyWord(const uint16_t* pSrc, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t srcWidth, uint16_t dstWidth); + + /** + * Fills a part of the framebuffer using 16-bit fill without + * conversion. This operation can be used to perform hardware + * accelerated fills in the framebuffer even when the framebuffer + * format is not 16-bit. + * + * All parameters (e.g. x) must correspond to their 16-bit + * values. I.e. the 10th bytes corresponds to x=5. + * + * @param colorValue The 16-bit value to fill in the framebuffer. + * @param x The destination x coordinate in the framebuffer with 16-bit pixels. + * @param y The destination y coordinate in the framebuffer with 16-bit pixels. + * @param width The width of the area to copy in 16-bit pixels. + * @param height The height of the area to copy + * @param dstWidth The width of the framebuffer in 16-bit pixels. + */ + virtual void blitFillWord(uint16_t colorValue, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t dstWidth); + + /** + * Blits a 2D source-array to the framebuffer performing per-pixel alpha blending. + * + * @param pSrc The source-array pointer (points to first value to copy) + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param srcWidth The distance (in elements) from first value of first line, to first + * value of second line (the source 2D array width) + * @param alpha The alpha value to use for blending. This is applied on every pixel, + * in addition to the per-pixel alpha value (255 = solid, no blending) + * @param replaceBgAlpha Replace the background buffer per pixel alpha value with 255 = solid. + * + */ + virtual void blitCopyARGB8888(const uint16_t* pSrc, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t srcWidth, uint8_t alpha, bool replaceBgAlpha); + + /** + * Blits a 4bpp or 8bpp glyph - maybe use the same method and supply additional color + * mode arg. + * + * @param pSrc The source-array pointer (points to first value to copy) + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param srcWidth The distance (in elements) from first value of first line, to first + * value of second line (the source 2D array width) + * @param color Color of the text. + * @param alpha The alpha value to use for blending (255 = solid, no blending) + * @param operation The operation type to use for blit copy. + * @param replaceBgAlpha Replace the background buffer per pixel alpha value + * with 255 = solid. + */ + virtual void blitCopyGlyph(const uint8_t* pSrc, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t srcWidth, colortype color, uint8_t alpha, BlitOperations operation, bool replaceBgAlpha); + + /** + * Blits a color value to the framebuffer performing alpha-blending as specified. + * + * @param color The desired fill-color. + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param alpha The alpha value to use for blending (255 = solid, no blending) + * @param dstWidth The distance (in elements) from first value of first line, to first value + * of second line (the destination 2D array width) + * @param dstFormat The destination buffer color format (default is the framebuffer format) + * @param replaceBgAlpha Replace the background buffer per pixel alpha value + * with 255 = solid. + * + * @note Alpha=255 is assumed "solid" and shall be used if HAL does not support + * BLIT_OP_FILL_WITH_ALPHA. + */ + virtual void blitFill(colortype color, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t alpha, uint16_t dstWidth, Bitmap::BitmapFormat dstFormat, bool replaceBgAlpha); + + /** + * Copies a region of the currently displayed framebuffer to memory. Used for e.g. + * BlockTransition and for displaying pre-rendered drawables + * e.g. in animations where redrawing the drawable is not necessary. + * + * @param region The displayed framebuffer region to copy. + * + * @return A pointer to the memory address containing the copy of the framebuffer. + * + * @note Requires double framebuffer to be enabled. + */ + virtual uint16_t* copyFromTFTToClientBuffer(Rect region); + + /** + * Blits a color value to the framebuffer performing alpha-blending as specified. + * + * @param color The desired fill-color. + * @param x The destination x coordinate on the framebuffer. + * @param y The destination y coordinate on the framebuffer. + * @param width The width desired area of the source 2D array. + * @param height The height of desired area of the source 2D array. + * @param alpha The alpha value to use for blending (255 = solid, no blending) + * @param replaceBgAlpha Replace the background buffer per pixel alpha value + * with 255 = solid. + * + * @note Alpha=255 is assumed "solid" and shall be used if HAL does not support + * BLIT_OP_FILL_WITH_ALPHA. + */ + virtual void blitFill(colortype color, uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t alpha, bool replaceBgAlpha); + + /** + * Registers an event handler implementation with the underlying event system. The + * actual HAL implementation decides whether or not multiple UIEventListener instances + * are allowed (including execution order). + * + * @param [in] listener The listener to register. + */ + virtual void registerEventListener(UIEventListener& listener); + + /** + * Copies a region of the currently displayed framebuffer to memory. Used for e.g. + * SlideTransition and for displaying pre-rendered drawables + * e.g. in animations where redrawing the drawable is not necessary. + * + * @param meAbs The framebuffer region to copy. + * + * @return A pointer to the memory address containing the copy of the framebuffer. + * + * @note Requires animation storage to be present. + */ + virtual uint16_t* copyFBRegionToMemory(Rect meAbs); + + /** + * Copies a region of the currently displayed framebuffer to a buffer. Used for e.g. + * SlideTransition and for displaying pre-rendered drawables e.g. in animations where + * redrawing the drawable is not necessary. The buffer can e.g. be a dynamic bitmap. + * + * @param meAbs The framebuffer region to copy. + * @param [in,out] dst Address of the buffer to store the copy in. + * @param stride The width of the target buffer (row length). + * + * @return A pointer to the memory address containing the copy of the framebuffer. + * + * @note Requires animation storage to be present. + */ + virtual uint16_t* copyFBRegionToMemory(Rect meAbs, uint16_t* dst, uint32_t stride); + + /** + * Gets display width. + * + * @return The display width. + */ + uint16_t getDisplayWidth() const + { + return DISPLAY_WIDTH; + } + + /** + * Gets display height. + * + * @return The display height. + */ + uint16_t getDisplayHeight() const + { + return DISPLAY_HEIGHT; + } + + /** Swaps the two framebuffers. */ + void swapFrameBuffers(); + + /** + * Returns the number of VSync interrupts between the current drawing operation and the + * last drawing operation, i.e. the number of lost frames. + * + * @return Number of VSync since previous draw. + */ + uint32_t getLCDRefreshCount() + { + return vSyncForFrame; + } + + /** + * Enables or disables compensation for lost frames. See knowledge base article. + * + * @param enabled true to enable, false to disable. + */ + void setFrameRateCompensation(bool enabled) + { + vSyncCompensationEnabled = enabled; + } + + /** + * Called by the VSync interrupt. + * + * Called by the VSync interrupt for counting of LCD refreshes. + */ + void vSync() + { + vSyncCnt++; + } + + /** + * Has to be called from within the LCD IRQ rutine when the Back Porch Exit is reached. + * + * Has to be called from within the LCD IRQ rutine when the Back Porch Exit is reached. + */ + virtual void backPorchExited() + { + swapFrameBuffers(); + tick(); + } + + /** + * Configures the interrupts relevant for TouchGFX. This primarily entails setting the + * interrupt priorities for the DMA and LCD interrupts. + */ + virtual void configureInterrupts() = 0; + + /** Enables the DMA and LCD interrupts. */ + virtual void enableInterrupts() = 0; + + /** Disables the DMA and LCD interrupts. */ + virtual void disableInterrupts() = 0; + + /** + * Configure the LCD controller to fire interrupts at VSYNC. Called automatically once + * TouchGFX initialization has completed. + */ + virtual void enableLCDControllerInterrupt() = 0; + + /** + * Sample external key event. + * + * @param [out] key Output parameter that will be set to the key value if a keypress was + * detected. + * + * @return True if a keypress was detected and the "key" parameter is set to a value. + */ + virtual bool sampleKey(uint8_t& key) + { + return false; + } + + /** + * Configure the threshold for reporting drag events. A touch input movement must exceed + * this value in either axis in order to report a drag. Default value is 0. + * + * @param value New threshold value. + * + * @note Use if touch controller is not completely accurate to avoid "false" drags. + */ + void setDragThreshold(uint8_t value) + { + gestures.setDragThreshold(value); + } + + /** + * Get the Gesture class attached to the HAL instance. + * + * @return A pointer to the Gestures object. + */ + Gestures* getGestures() + { + return &gestures; + } + + static uint16_t DISPLAY_WIDTH; ///< The width of the LCD display in pixels. + static uint16_t DISPLAY_HEIGHT; ///< The height of the LCD display in pixels. + static DisplayRotation DISPLAY_ROTATION; ///< The rotation from display to framebuffer. + static uint16_t FRAME_BUFFER_WIDTH; ///< The width of the framebuffer in pixels. + static uint16_t FRAME_BUFFER_HEIGHT; ///< The height of the framebuffer in pixels. + static bool USE_DOUBLE_BUFFERING; ///< Is double buffering enabled? + static bool USE_ANIMATION_STORAGE; ///< Is animation storage enabled? + + /** + * Sets framebuffer start addresses. + * + * Sets individual framebuffer start addresses. + * + * @param [in] frameBuffer Buffer for framebuffer data, must be non-null. + * @param [in] doubleBuffer If non-null, buffer for double buffer data. If null double + * buffering is disabled. + * @param [in] animationStorage If non-null, the animation storage. If null animation storage + * is disabled. + * + * @see setAnimationStorage + */ + virtual void setFrameBufferStartAddresses(void* frameBuffer, void* doubleBuffer, void* animationStorage) + { + assert(frameBuffer != 0 && "A framebuffer address must be set"); + frameBuffer0 = reinterpret_cast(frameBuffer); + frameBuffer1 = reinterpret_cast(doubleBuffer); + USE_DOUBLE_BUFFERING = doubleBuffer != 0; + setAnimationStorage(animationStorage); + } + + /** + * Sets animation storage address. + * + * @param [in] animationStorage If non-null, the animation storage. If null animation storage + * is disabled. + * + * @see setFrameBufferStartAddresses + */ + virtual void setAnimationStorage(void* animationStorage) + { + frameBuffer2 = reinterpret_cast(animationStorage); + USE_ANIMATION_STORAGE = animationStorage != 0; + } + + /** + * Configures a partial framebuffer as current framebuffer. This method uses the + * assigned FrameBufferAllocator to allocate block of compatible dimensions. The height + * of the allocated block is returned. + * + * @param x The absolute x coordinate of the block on the screen. + * @param y The absolute y coordinate of the block on the screen. + * @param width The width of the block. + * @param height The height of the block requested. + * + * @return The height of the block allocated. + */ + virtual uint16_t configurePartialFrameBuffer(const uint16_t x, const uint16_t y, const uint16_t width, const uint16_t height); + + /** + * Sets the number of ticks between each touch screen sample. + * + * @param sampleRateInTicks Sample rate. Default is 1 (every tick). + */ + void setTouchSampleRate(int8_t sampleRateInTicks) + { + if (sampleRateInTicks > 0) + { + touchSampleRate = sampleRateInTicks; + } + } + + /** + * Gets the number of ticks between each touch screen sample. + * + * @return Number of ticks between each touch screen sample. + */ + int8_t getTouchSampleRate() const + { + return touchSampleRate; + } + + /** + * Register if MCU is active by measuring cpu cycles. If user wishes to track MCU load, + * this method should be called whenever the OS Idle task is scheduled in or out. This + * method makes calls to a concrete implementation of GPIO functionality and a concrete + * implementation of cpu cycles. + * + * @param active If true, MCU is registered as being active, inactive otherwise. + */ + void setMCUActive(bool active); + + /** + * Gets the current cycle counter. + * + * @return the cycle counter. + */ + uint32_t getCPUCycles(); + + /** + * Stores a pointer to an instance of an MCU specific instrumentation class. + * + * @param [in] mcuInstr pointer to MCU instrumentation. + */ + void setMCUInstrumentation(MCUInstrumentation* mcuInstr) + { + mcuInstrumentation = mcuInstr; + } + + /** + * This method sets a flag that determines if generic HAL should calculate MCU load + * based on concrete MCU instrumentation. + * + * @param enabled If true, set flag to update MCU load. + */ + void enableMCULoadCalculation(bool enabled) + { + updateMCULoad = enabled; + } + + /** + * Gets the current MCU load. + * + * @return mcuLoadPct the MCU Load in %. + */ + uint8_t getMCULoadPct() const + { + return mcuLoadPct; + } + + /** + * Stores a pointer to an instance of a specific implementation of a ButtonController. + * + * @param [in] btnCtrl pointer to button controller. + */ + void setButtonController(ButtonController* btnCtrl) + { + buttonController = btnCtrl; + } + + /** + * Gets the associated ButtonController. + * + * @return A pointer to the ButtonController, or zero if no ButtonController has been + * set. + */ + ButtonController* getButtonController() const + { + return buttonController; + } + + /** + * Sets a framebuffer allocator. The framebuffer allocator is only used in partial + * framebuffer mode. + * + * @param [in] allocator pointer to a framebuffer allocator object. + */ + void setFrameBufferAllocator(FrameBufferAllocator* allocator) + { + frameBufferAllocator = allocator; + } + + /** + * Gets the framebuffer allocator. + * + * @return The framebuffer allocator. + */ + FrameBufferAllocator* getFrameBufferAllocator() + { + return frameBufferAllocator; + } + + /** + * Gets the flash data reader. This method must be implemented in + * subclasses that uses a FlashDataReader object. + * + * @return the FlashDataReader. + */ + virtual FlashDataReader* getFlashDataReader() const + { + return 0; + } + + /** + * Sets the finger size in pixels. Setting the finger size to a size of more than 1 + * pixel will emulate a finger of width and height of 2*(fingersize-1)+1. This can be + * especially useful when trying to interact with small elements on a high ppi display. + * The finger size will influence which element is chosen as the point of interaction, + * when clicking, dragging, ... the display. A number of samples will be drawn from + * within the finger area and a best matching drawable will be chosen. The best matching + * algorithm will consider the size of the drawable and the distance from the touch + * point. + * + * @param [in] size the size of the finger. + */ + void setFingerSize(uint8_t size) + { + fingerSize = size; + } + + /** + * Gets the finger size in pixels. + * + * @return The size of the finger in pixels, 1 is the default value. + */ + uint8_t getFingerSize() const + { + return fingerSize; + } + + /** + * Gets the optional framebuffer used for animation storage. + * + * @return The address or 0 if unused. + */ + uint16_t* getAnimationStorage() const + { + return frameBuffer2; + } + + /** + * A list of available frame refresh strategies. + * + * @see setFrameRefreshStrategy + */ + enum FrameRefreshStrategy + { + REFRESH_STRATEGY_DEFAULT, ///< If not explicitly set, this strategy is used. + REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL, ///< Strategy optimized for single framebuffer on systems with TFT controller. + REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER ///< Strategy using less than a full framebuffer. + }; + + /** + * Set a specific strategy for handling timing and mechanism of framebuffer drawing. + * + * By setting a different frame refresh strategy, the internals of how TouchGFX + * interacts with the framebuffer can be modified. + * + * Currently there are two strategies available. This will increase over time. + * - REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL: this strategy is available + * on targets that use single buffering on a TFT controller based system. It requires an + * implementation of the getTFTCurrentLine() function as well as a task delay function + * being registered. The implementation of this strategy is that TouchGFX will carefully + * track the progress of the TFT controller, and draw parts of the framebuffer whenever + * possible. The effect is that the risk of tearing is much reduced compared to the + * default single buffer strategy of only drawing in porch areas. It does have a + * drawback of slightly increased MCU load. But in many cases employing this strategy + * will make it possible to avoid external RAM, by using just a single framebuffer in + * internal RAM and still avoid tearing. + * - REFRESH_STRATEGY_DEFAULT: This is a general strategy that works for all target + * configurations. + * + * Recommendation: Try using REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL if you're on + * a TFT controller based system (ie. non-8080) and you have a desire to avoid external + * RAM. Otherwise stick to REFRESH_STRATEGY_DEFAULT. + * + * @param s The desired strategy to use. + * + * @return true if the desired strategy will be used, false otherwise. + */ + bool setFrameRefreshStrategy(FrameRefreshStrategy s) + { + if (s == REFRESH_STRATEGY_DEFAULT || s == REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER) + { + refreshStrategy = s; + return true; + } + if (s == REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL) + { + // Perform sanity checks. This strategy requires + // - task delay function + // - a TFT controller (+ an impl of getTFTCurrentLine()) + // - single buffering + if (taskDelayFunc != 0 && getTFTCurrentLine() != 0xFFFF && !USE_DOUBLE_BUFFERING) + { + refreshStrategy = s; + return true; + } + return false; + } + // Unknown strategy + return false; + } + + /** + * Used internally by TouchGFX core to manage the timing and process of drawing into the + * framebuffer. + * + * @return Current frame refresh strategy. + * + * @see setFrameRefreshStrategy + */ + FrameRefreshStrategy getFrameRefreshStrategy() const + { + return refreshStrategy; + } + + /** + * Registers a function capable of delaying GUI task execution + * + * In order to make use of the HAL::taskDelay function, a delay function must be + * registered by calling this function. Usually the delay function would be + * OSWrappers::taskDelay. + * + * @param [in] delayF A pointer to a function returning void with an uint16_t parameter + * specifying number of milliseconds to delay. + * + * @note The task delay capability is only used when the frame refresh strategy + * REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL is selected. Otherwise it is + * not necessary to register a delay function. + */ + void registerTaskDelayFunction(void (*delayF)(uint16_t)) + { + taskDelayFunc = delayF; + } + + /** + * Delay GUI task execution by number of milliseconds + * + * This function requires the presence of a task delay function. If a task delay + * function has not been registered, it returns immediately. Otherwise it returns when + * number of milliseconds has passed. + * + * @param ms Number of milliseconds to wait. + * + * @see registerTaskDelayFunction + */ + virtual void taskDelay(uint16_t ms) + { + if (taskDelayFunc) + { + taskDelayFunc(ms); + } + } + + /** + * Get the current line (Y) of the TFT controller + * + * This function is used to obtain the progress of the TFT controller. More specifically, + * the line (or Y-value) currently being transferred. + * + * Note: The value must be adjusted to account for vertical back porch before returning, + * such that the value is always within the range of [0; + * actual display height in pixels[ + * + * It is used for the REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL frame refresh + * strategy in order to synchronize framebuffer drawing with TFT controller progress. If + * this strategy is used, the concrete HAL subclass must provide an override of this + * function that returns correct line value. If this strategy is not used, then the + * getTFTCurrentLine function is never called and can be disregarded. + * + * @return In this default implementation, 0xFFFF is returned to signify "not + * implemented". + */ + virtual uint16_t getTFTCurrentLine() + { + return 0xFFFFu; + } + + /** + * Function for obtaining the DMA type of the concrete DMA implementation. As default, + * will return DMA_TYPE_GENERIC type value. + * + * @return a DMAType value of the concrete DMA implementation. + */ + virtual DMAType getDMAType() + { + return dma.getDMAType(); + } + + /** + * Render a Drawable and its widgets into a dynamic bitmap. + * + * @param [in,out] drawable A reference on the Drawable object to render. + * @param bitmapId Dynamic bitmap to be used as a rendertarget. + */ + virtual void drawDrawableInDynamicBitmap(Drawable& drawable, BitmapId bitmapId); + + /** + * Render a Drawable and its widgets into a dynamic bitmap. Only the specified Rect + * region is updated. + * + * @param [in,out] drawable A reference on the Drawable object to render. + * @param bitmapId Dynamic bitmap to be used as a rendertarget. + * @param rect Region to update. + */ + virtual void drawDrawableInDynamicBitmap(Drawable& drawable, BitmapId bitmapId, const Rect& rect); + + /** + * Set an auxiliary LCD class to be used for offscreen rendering. + * + * @param [in,out] auxLCD A pointer on the axiliary LCD class to use for offscreen rendering. + */ + void setAuxiliaryLCD(LCD* auxLCD) + { + auxiliaryLCD = auxLCD; + } + + /** + * Get the auxiliary LCD class attached to the HAL instance if any. + * + * @return A pointer on the axiliary LCD class attached to the HAL instance. + */ + LCD* getAuxiliaryLCD() + { + return auxiliaryLCD; + } + + /** + * A list of rendering methods. + * + * @see setRenderingMethod + */ + enum RenderingMethod + { + SOFTWARE, + HARDWARE + }; + + /** + * Set current rendering method for cache maintenance. + * + * This function is used to keep track of previous rendering method and will determine if cache should be flush or invalidated depending on transition state. + * + * @param method The rendering method used. + */ + void setRenderingMethod(RenderingMethod method); + +protected: + /** This function is called at each timer tick, depending on platform implementation. */ + virtual void tick(); + + /** + * Called when beginning to rendering a frame. + * + * @return true if rendering can begin, false otherwise. + */ + virtual bool beginFrame(); + + /** Called when a rendering pass is completed. */ + virtual void endFrame(); + + /** + * Sets the framebuffer address used by the TFT controller. + * + * @param [in] address New framebuffer address. + */ + virtual void setTFTFrameBuffer(uint16_t* address) = 0; + + /** + * Gets client framebuffer. + * + * @return The address of the framebuffer currently used by the framework to draw in. + */ + uint16_t* getClientFrameBuffer() + { + if (USE_DOUBLE_BUFFERING && getTFTFrameBuffer() == frameBuffer0) + { + return frameBuffer1; + } + return frameBuffer0; + } + + /** + * Called by the touch driver to indicate a touch. + * + * @param x The x coordinate of the touch. + * @param y The y coordinate of the touch. + */ + virtual void touch(int32_t x, int32_t y); + + /** Called by the touch driver to indicate that no touch is currently detected. */ + virtual void noTouch(); + + /** Perform the actual display orientation change. */ + virtual void performDisplayOrientationChange() + { + if (requestedOrientation != nativeDisplayOrientation) + { + if (DISPLAY_ROTATION == rotate0) + { + const uint16_t tmp = DISPLAY_HEIGHT; + DISPLAY_HEIGHT = DISPLAY_WIDTH; + DISPLAY_WIDTH = tmp; + DISPLAY_ROTATION = rotate90; + } + } + else if (DISPLAY_ROTATION != rotate0) + { + const uint16_t tmp = DISPLAY_HEIGHT; + DISPLAY_HEIGHT = DISPLAY_WIDTH; + DISPLAY_WIDTH = tmp; + DISPLAY_ROTATION = rotate0; + } + } + + /** + * Invalidate D-Cache. + * + * Called by setRenderingMethod when changing rendering method + * from Hardware to Software indicating the cache should be invalidated. + */ + virtual void InvalidateCache() + { + } + + /** + * Flush D-Cache. + * + * Called by setRenderingMethod when changing rendering method + * from Software to Hardware indicating the cache should be invalidated. + */ + virtual void FlushCache() + { + } + + DMA_Interface& dma; ///< A reference to the DMA interface. + LCD& lcdRef; ///< A reference to the LCD. + TouchController& touchController; ///< A reference to the touch controller. + MCUInstrumentation* mcuInstrumentation; ///< A reference to an optional MCU instrumentation. + ButtonController* buttonController; ///< A reference to an optional ButtonController. + FrameBufferAllocator* frameBufferAllocator; ///< A reference to an optional FrameBufferAllocator. + static bool isDrawing; ///< True if currently in the process of rendering a screen. + Gestures gestures; ///< Class for low-level interpretation of touch events. + DisplayOrientation nativeDisplayOrientation; ///< Contains the native display orientation. If desired orientation is different, apply rotation. + void (*taskDelayFunc)(uint16_t); ///< Pointer to a function that can delay GUI task for a number of milliseconds. + uint16_t* frameBuffer0; ///< Pointer to the first framebuffer. + uint16_t* frameBuffer1; ///< Pointer to the second framebuffer. + uint16_t* frameBuffer2; ///< Pointer to the optional third framebuffer used for animation storage. + FrameRefreshStrategy refreshStrategy; ///< The selected display refresh strategy. + uint8_t fingerSize; ///< The radius of the finger in pixels + bool lockDMAToPorch; ///< Whether or not to lock DMA transfers with TFT porch signal. + bool frameBufferUpdatedThisFrame; ///< True if something was drawn in the current frame. + LCD* auxiliaryLCD; ///< Auxiliary LCD class used to render Drawables into dynamic bitmaps. + Rect partialFrameBufferRect; ///< The region of the screen covered by the partial framebuffer. + +private: + UIEventListener* listener; + static HAL* instance; + int32_t lastX; + int32_t lastY; + int8_t touchSampleRate; + uint8_t mcuLoadPct; + uint8_t vSyncCnt; + uint8_t vSyncForFrame; + bool vSyncCompensationEnabled; + bool clientDirty; + bool swapRequested; + bool lastTouched; + bool updateMCULoad; + uint32_t cc_begin; + DisplayOrientation requestedOrientation; + bool displayOrientationChangeRequested; + bool useAuxiliaryLCD; + bool useDMAAcceleration; + RenderingMethod lastRenderMethod; + + uint16_t* getDstAddress(uint16_t x, uint16_t y, uint16_t* startAddress, uint16_t dstWidth, Bitmap::BitmapFormat dstFormat) const; + uint16_t* getDstAddress(uint16_t x, uint16_t y, uint16_t* startAddress) const; + uint8_t getBitDepth(Bitmap::BitmapFormat format) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_HAL_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/NoDMA.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/NoDMA.hpp new file mode 100644 index 0000000..738e73f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/NoDMA.hpp @@ -0,0 +1,91 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/NoDMA.hpp + * + * Declares the touchgfx::NoDMA class. + */ +#ifndef TOUCHGFX_NODMA_HPP +#define TOUCHGFX_NODMA_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * This is an "empty" DMA subclass that does nothing except assert if accidentally used. An + * instance of this object can be used if DMA support is not desired. + * + * @see DMA_Interface + */ +class NoDMA : public DMA_Interface +{ +public: + NoDMA() + : DMA_Interface(q), q(&b, 1) + { + } + + /** + * No blit operations supported by this DMA implementation. + * + * @return Zero (no blit ops supported). + */ + virtual BlitOperations getBlitCaps() + { + return static_cast(0); + } + + /** + * Asserts if used. + * + * @param blitOp The blit operation to be performed by this DMA instance. + */ + virtual void setupDataCopy(const BlitOp& blitOp) + { + assert(0 && "DMA operation not supported"); + } + + /** + * Asserts if used. + * + * @param blitOp The blit operation to be performed by this DMA instance. + */ + virtual void setupDataFill(const BlitOp& blitOp) + { + assert(0 && "DMA operation not supported"); + } + + /** Does nothing. */ + virtual void signalDMAInterrupt() + { + } + + /** + * Block until all DMA transfers are complete. Since this particular DMA does not do + * anything, return immediately. + */ + virtual void flush() + { + } + +private: + LockFreeDMA_Queue q; + BlitOp b; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_NODMA_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp new file mode 100644 index 0000000..0e87235 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/OSWrappers.hpp @@ -0,0 +1,122 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/OSWrappers.hpp + * + * Declares the touchgfx::OSWrappers class. + */ +#ifndef TOUCHGFX_OSWRAPPERS_HPP +#define TOUCHGFX_OSWRAPPERS_HPP + +#include + +namespace touchgfx +{ +/** + * This class specifies OS wrappers for dealing with the framebuffer semaphore and the VSYNC + * signal. + */ +class OSWrappers +{ +public: + /** Initialize framebuffer semaphore and queue/mutex for VSYNC signal. */ + static void initialize(); + + /** Initialize framebuffer semaphore and queue/mutex for VSYNC signal. */ + static void deinitialize(); + + /** + * Signal that a VSYNC has occurred. Should make the vsync queue/mutex available. + * + * @note This function is called from an ISR, and should (depending on OS) trigger a + * scheduling. + */ + static void signalVSync(); + + /** + * Signal that the rendering of the frame has completed. Used by + * some systems to avoid using any previous vsync. + */ + static void signalRenderingDone(); + + /** + * This function blocks until a VSYNC occurs. + * + * @note This function must first clear the mutex/queue and then wait for the next one to + * occur. + */ + static void waitForVSync(); + + /** + * This function checks if a VSync occurred after last + * rendering. The function is used in systems that cannot wait in + * waitForVSync (because they are also checking other event + * sources. + * + * @note signalRenderingDone is typically used together with this function. + * + * @return True if VSync occurred. + */ + static bool isVSyncAvailable(); + + /** Take the framebuffer semaphore. Blocks until semaphore is available. */ + static void takeFrameBufferSemaphore(); + + /** + * Attempt to obtain the framebuffer semaphore. If semaphore is not available, do + * nothing. + * + * @note must return immediately! This function does not care who has the taken the semaphore, + * it only serves to make sure that the semaphore is taken by someone. + */ + static void tryTakeFrameBufferSemaphore(); + + /** Release the framebuffer semaphore. */ + static void giveFrameBufferSemaphore(); + + /** + * Release the framebuffer semaphore in a way that is safe in interrupt context. Called + * from ISR. + */ + static void giveFrameBufferSemaphoreFromISR(); + + /** + * A function that causes executing task to sleep for a number of milliseconds. This + * function is OPTIONAL. It is only used by the TouchGFX in the case of a specific frame + * refresh strategy (REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL). Due to backwards + * compatibility, in order for this function to be usable by the HAL the function must + * be explicitly registered: + * hal.registerTaskDelayFunction(&OSWrappers::taskDelay) + * + * @param ms The number of milliseconds to sleep. + * + * @see HAL::setFrameRefreshStrategy, HAL::registerTaskDelayFunction + */ + static void taskDelay(uint16_t ms); + + /** + * A function that causes the executing task to yield control to + * another thread. This function is used by the framework when it + * is necessary to wait a little before continuing (e.g. drawing). + * + * The implementation should typically request the operating + * system to change to another task of similar priority. When + * running without an operating system, the implementation can run + * a very short task and return. + */ + static void taskYield(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_OSWRAPPERS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/PartialFrameBufferManager.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/PartialFrameBufferManager.hpp new file mode 100644 index 0000000..ed7885b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/PartialFrameBufferManager.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/PartialFrameBufferManager.hpp + * + * Declares the touchgfx::PartialFrameBufferManager class. + */ +#ifndef TOUCHGFX_PARTIALFRAMEBUFFERMANAGER_HPP +#define TOUCHGFX_PARTIALFRAMEBUFFERMANAGER_HPP + +#include + +namespace touchgfx +{ +/** + * Check if a Frame Buffer Block is being transmitted. + * + * @return Non zero if possible. + */ +int transmitActive(); + +/** + * Check if a Frame Buffer Block ending at bottom may be sent. + * + * @param bottom The bottom coordinate of the block to transfer. + * + * @return Non zero if possible. + */ +int shouldTransferBlock(uint16_t bottom); + +/** + * Transmit a Frame Buffer Block. + * + * @param pixels Pointer to the pixel data. + * @param x X coordinate of the block. + * @param y Y coordinate of the block. + * @param w Width of the block. + * @param h Height of the block. + */ +void transmitBlock(const uint8_t* pixels, uint16_t x, uint16_t y, uint16_t w, uint16_t h); + +/** + * This class specifies strategies for transmitting block to the display using Partial Frame Buffer. + */ +class PartialFrameBufferManager +{ +public: + /** + * Transmit all remaining drawn Framebuffer blocks. + * + * @note This function does not return before all blocks have been transmitted. + */ + static void transmitRemainingBlocks(); + + /** + * Tries to transmit a drawn block. + * + * @note Will return immediately if already transmitting. + */ + static void tryTransmitBlock(); + + /** + * Tries to transmit a drawn block in interrupt context. + * + * @note Will transmit next block immediately if drawn. + */ + static void tryTransmitBlockFromIRQ(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PARTIALFRAMEBUFFERMANAGER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp new file mode 100644 index 0000000..5909076 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/Types.hpp @@ -0,0 +1,765 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/hal/Types.hpp + * + * Declares the touchgfx::colortype, touchgfx::Rect, touchgfx::Vector, touchgfx::Point, + * touchgfx::Pair classes as well as some less used classes and structs. + */ +#ifndef TOUCHGFX_TYPES_HPP +#define TOUCHGFX_TYPES_HPP + +#include +#include +#include + +/** + * A macro that returns the smallest of two items. + * + * @param a The first item. + * @param b The second item. + */ +#ifndef MIN +#define MIN(a, b) (((a) < (b)) ? (a) : (b)) +#endif + +/** + * A macro that returns the largest of two items. + * + * @param a The first item. + * @param b The second item. + */ +#ifndef MAX +#define MAX(a, b) (((a) > (b)) ? (a) : (b)) +#endif + +/** + * A macro that rounds a number up to the next multiple. Works for negative numbers, too. + * + * @param num The number to round up. + * @param multiple The multiple. + */ +#ifndef ROUNDUP +#define ROUNDUP(num, multiple) ((multiple) == 0 ? (num) : ((num) + (abs(multiple) - ((num) % abs(multiple))) % abs(multiple))) +#endif + +/** + * A macro that rounds a number down to the next multiple. Works for negative numbers, too. + * + * @param num The number to round down. + * @param multiple The multiple. + */ +#ifndef ROUNDDOWN +#define ROUNDDOWN(num, multiple) (-(ROUNDUP(-(num), multiple))) +#endif + +namespace touchgfx +{ +static const float PI = 3.14159265358979323846f; ///< PI + +/** + * This type can contain a color value. Note that in order to maintain backwards + * compatibility, casting this type to an integral value will yield a 16-bit value. To + * extract a 24/32-bit color from this type, use the getColor32 function. + */ +struct colortype +{ + /** Default constructor. Creates a black (0) color. */ + colortype() + : color(0) + { + } + + /** + * Constructor which creates a colortype with the given color. Use + * Color::getColorFrom24BitRGB() to create a color that will work on your selected LCD type. + * + * @param col The color. + * + * @see Color::getColorFrom24BitRGB + */ + colortype(uint32_t col) + : color(col) + { + } + + /** + * Gets color as a 32bit value suitable for passing to Color::getRed(), + * Color::getGreen() and Color::getBlue() which will handle all bitdeptchs. + * + * @return The color 32. + * + * @see Color::getRed, Color::getGreen, Color::getBlue + */ + FORCE_INLINE_FUNCTION uint32_t getColor32() const + { + return color; + } + + /** + * Cast that converts the given colortype to an uint32_t. + * + * @return The result of the operation. + */ + operator uint32_t() const + { + return color; + } + + uint32_t color; ///< The color +}; + +/** Class representing a Rectangle with a few convenient methods. */ +class Rect +{ +public: + /** Default constructor. Resulting in an empty Rect with coordinates 0,0. */ + Rect() + : x(0), y(0), width(0), height(0) + { + } + + /** + * Initializes a new instance of the Rect class. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width. + * @param height The height. + */ + Rect(int16_t x, int16_t y, int16_t width, int16_t height) + : x(x), y(y), width(width), height(height) + { + } + + int16_t x; ///< The x coordinate + int16_t y; ///< The y coordinate + int16_t width; ///< The width + int16_t height; ///< The height + + /** + * Gets the x coordinate of the right edge of the Rect, i.e. the number + * of the first column just to the right of the Rect. + * + * @return x coordinate of the right edge (calculated as "x + width"). + */ + FORCE_INLINE_FUNCTION int16_t right() const + { + return x + width; + } + + /** + * Gets the y coordinate of the bottom edge of the Rect, i.e. the number + * of the first row just below the Rect. + * + * @return y coordinate of the bottom edge (calculated as "y + height"). + */ + FORCE_INLINE_FUNCTION int16_t bottom() const + { + return y + height; + } + + /** + * Determines whether specified point lies inside this rectangle. + * + * @param otherX The x coordinate of the point. + * @param otherY The y coordinate of the point. + * + * @return true if point lies inside rectangle. + */ + bool intersect(int16_t otherX, int16_t otherY) const + { + return otherX >= x && otherX < right() && otherY >= y && otherY < bottom(); + } + + /** + * Determines whether specified rectangle intersects with this rectangle. + * + * @param other The other rectangle. + * + * @return true if the two rectangles intersect. + */ + bool intersect(const Rect& other) const + { + return !(x >= other.right() || right() <= other.x || y >= other.bottom() || bottom() <= other.y); + } + + /** + * Determines whether the specified rectangle is completely included in this rectangle. + * + * @param other The other rectangle. + * + * @return true if the specified rectangle is completely included. + */ + bool includes(const Rect& other) const + { + return other.isEmpty() || (other.x >= x && other.y >= y && other.right() <= right() && other.bottom() <= bottom()); + } + + /** + * Gets a rectangle describing the intersecting area between this rectangle and the + * supplied rectangle. + * + * @param other The other rectangle. + * + * @return Intersecting rectangle or empty Rect in case of no intersection. + */ + Rect operator&(const Rect& other) const + { + Rect r = *this; + r &= other; + return r; + } + + /** + * Assigns this Rect to the intersection of the current Rect and the assigned Rect. The + * assignment will result in a empty Rect if they do not intersect. + * + * @param other The rect to intersect with. + */ + void operator&=(const Rect& other) + { + if (intersect(other)) + { + int16_t newX = MAX(x, other.x); + int16_t newY = MAX(y, other.y); + + width = MIN(right(), other.right()) - newX; + height = MIN(bottom(), other.bottom()) - newY; + x = newX; + y = newY; + } + else + { + x = 0; + y = 0; + width = 0; + height = 0; + } + } + + /** + * Increases the area covered by this rectangle to encompass the area covered by + * supplied rectangle. + * + * @param other The other rectangle. + */ + void expandToFit(const Rect& other) + { + if (!other.isEmpty()) + { + if (isEmpty()) + { + x = other.x; + y = other.y; + width = other.width; + height = other.height; + } + else + { + int16_t newX = MIN(x, other.x); + int16_t newY = MIN(y, other.y); + + int16_t endPointX = MAX(right(), other.right()); + int16_t endPointY = MAX(bottom(), other.bottom()); + + x = newX; + y = newY; + width = endPointX - newX; + height = endPointY - newY; + } + } + } + + /** + * Restrict the area to not exceed the given max width and max height. As a result, width or + * height can be negative if the rect is completely outside Rect(0, 0, max_width, max_height), + * but this is nicely handled by the isEmpty() function. + * + * @param max_width The maximum width. + * @param max_height The maximum height. + * + * @see intersect, isEmpty + */ + void restrictTo(int16_t max_width, int16_t max_height) + { + // Limit area to the screen (0,0,HAL::WIDTH,HAL::HEIGT) + if (x < 0) + { + width += x; + x = 0; // Negative width is ok (isEmpty => true) + } + if (width > max_width - x) // right() > max_width + { + width = max_width - x; + } + if (y < 0) + { + height += y; + y = 0; // Negative height is ok (isEmpty => true) + } + if (height > max_height - y) // bottom() > max_height + { + height = max_height - y; + } + } + + /** + * Compares equality of two Rect by the dimensions and position of these. + * + * @param other The Rect to compare with. + * + * @return true if the compared Rect have the same dimensions and coordinates. + */ + bool operator==(const Rect& other) const + { + return isEqual(other); + } + + /** + * Opposite of the == operator. + * + * @param other The Rect to compare with. + * + * @return true if the compared Rect differ in dimensions or coordinates. + */ + bool operator!=(const Rect& other) const + { + return !isEqual(other); + } + + /** + * Query if this object is empty. + * + * @return true if any of the dimensions are 0. + */ + bool isEmpty() const + { + return width <= 0 || height <= 0; + } + + /** + * Calculate the area of the rectangle. + * + * @return area of the rectangle. + */ + uint32_t area() const + { + return isEmpty() ? 0 : width * height; + } + +private: + bool isEqual(const Rect& other) const + { + return x == other.x && y == other.y && width == other.width && height == other.height; + } +}; + +/** + * A very simple container class using pre-allocated memory. + * + * @tparam T The type of objects this container works on. + * @tparam capacity The maximum number of objects this container can store. + */ +template +class Vector +{ +public: + /** Default constructor. Constructs an empty vector. */ + Vector() + : _size(0) + { + } + + /** + * Index operator. + * + * @param idx The index of the element to obtain. + * + * @return A reference to the element placed at index idx. + */ + T& operator[](uint16_t idx) + { + return _elem[idx]; + } + + /** + * Const version of the index operator. + * + * @param idx The index of the element to obtain. + * + * @return A const reference to the element placed at index idx. + */ + const T& operator[](uint16_t idx) const + { + return _elem[idx]; + } + + /** + * Adds an element to the Vector if the Vector is not full. + * + * + * Adds an element to the Vector if the Vector is not full. Does nothing if the Vector + * is full. + * + * @param e The element to add to the Vector. + */ + void add(T e) + { + assert(_size < capacity && "Vector capacity exceeded"); + if (_size < capacity) + { + _elem[_size++] = e; + } + } + + /** + * Removes an element from the Vector if found in the Vector. Does nothing if the + * element is not found in the Vector. The == operator of the element is used when + * comparing it with the elements in the Vector. + * + * @param e The element to remove from the Vector. + */ + void remove(T e) + { + for (int i = 0; i < _size; i++) + { + if (_elem[i] == e) + { + for (int j = i; j < _size && j < capacity - 1; j++) + { + _elem[j] = _elem[j + 1]; + } + _size--; + } + } + } + + /** + * Removes an element at the specified index of the Vector. Will "bubble-down" any + * remaining elements after the specified index. + * + * @param index The index to remove. + * + * @return The value of the removed element. + */ + T removeAt(uint16_t index) + { + assert(index < _size); + + T tmp = _elem[index]; + for (int i = index; i < _size; i++) + { + _elem[i] = _elem[i + 1]; + } + _size--; + return tmp; + } + + /** + * Removes an element at the specified index of the Vector. The last element in the list + * is moved to the position where the element is removed. + * + * @param index The index to remove. + */ + void quickRemoveAt(uint16_t index) + { + assert(index < _size); + + _size--; + // No need to copy element when removing the last element in the vector + if (index < _size) + { + _elem[index] = _elem[_size]; + } + } + + /** Reverses the ordering of the elements in the Vector. */ + void reverse() + { + uint16_t a = 0; + uint16_t b = _size; + for (; a < --b; a++) + { + T tmp = _elem[a]; + _elem[a] = _elem[b]; + _elem[b] = tmp; + } + } + + /** + * Checks if the Vector contains an element. The == operator of the element is used when + * comparing it with the elements in the Vector. + * + * @param elem The element. + * + * @return true if the Vector contains the element, false otherwise. + */ + bool contains(T elem) + { + for (uint16_t i = 0; i < _size; i++) + { + if (elem == _elem[i]) + { + return true; + } + } + return false; + } + + /** + * Gets the current size of the Vector which is the number of elements contained in the + * Vector. + * + * Gets the current size of the Vector which is the number of elements contained in the + * Vector. + * + * @return The size of the Vector. + */ + uint16_t size() const + { + return _size; + } + + /** + * Query if this object is empty. + * + * @return true if the Vector contains no elements. + */ + bool isEmpty() const + { + return _size == 0; + } + + /** + * Query the maximum capacity of the vector. + * + * @return The capacity the Vector was initialized with. + */ + uint16_t maxCapacity() const + { + return capacity; + } + + /** + * Clears the contents of the container. It does not destruct any of the elements in the + * Vector. + */ + void clear() + { + _size = 0; + } + +private: + T _elem[capacity]; + uint16_t _size; +}; + +/** A simple struct containing coordinates. */ +struct Point +{ + int32_t x; ///< The x coordinate + int32_t y; ///< The y coordinate + + /** + * The squared distance from this Point to another Point. + * + * @param [in] o The point to get the squared distance to. + * + * @return The squared distance. + */ + unsigned dist_sqr(struct Point& o) + { + return (x - o.x) * (x - o.x) + (y - o.y) * (y - o.y); + } +}; + +/** Values that represent directions. */ +enum Direction +{ + NORTH, ///< An enum constant representing the north option + SOUTH, ///< An enum constant representing the south option + EAST, ///< An enum constant representing the east option + WEST ///< An enum constant representing the west option +}; + +/** Defines an alignment type. */ +typedef uint8_t Alignment; +static const Alignment LEFT = 0; ///< Text is left aligned +static const Alignment CENTER = 1; ///< Text is centered horizontally +static const Alignment RIGHT = 2; ///< Text is right aligned + +/** Defines a the direction to write text. */ +typedef uint8_t TextDirection; +static const TextDirection TEXT_DIRECTION_LTR = 0; ///< Text is written Left-To-Right, e.g. English +static const TextDirection TEXT_DIRECTION_RTL = 1; ///< Text is written Right-To-Left, e.g. Hebrew + +/** Values that represent frame buffers. */ +enum FrameBuffer +{ + FB_PRIMARY, ///< First framebuffer + FB_SECONDARY, ///< Second framebuffer + FB_TERTIARY ///< Third framebuffer +}; + +/** Values that represent gradients. */ +enum Gradient +{ + GRADIENT_HORIZONTAL, ///< Horizontal gradient. + GRADIENT_VERTICAL ///< Vertical gradient +}; + +/** Values that represent display rotations. */ +enum DisplayRotation +{ + rotate0, ///< The display is oriented like the framebuffer + rotate90 ///< The display is rotated 90 degrees compared to the framebuffer layout +}; + +/** Values that represent display orientations. */ +enum DisplayOrientation +{ + ORIENTATION_LANDSCAPE, ///< The display has more pixels from left to right than from top to bottom + ORIENTATION_PORTRAIT ///< The display has more pixels from top to bottom than from right to left +}; + +/** Values that represent text rotations. */ +enum TextRotation +{ + TEXT_ROTATE_0, ///< Text is written from left to right + TEXT_ROTATE_90, ///< Text is written from top to bottom + TEXT_ROTATE_180, ///< Text is written from right to left (upside down) + TEXT_ROTATE_270 ///< Text is written bottom to top +}; + +/** Values that represent wide text actions. */ +enum WideTextAction +{ + WIDE_TEXT_NONE, ///< Do nothing, simply cut the text in the middle of any character that extends beyond the width of the TextArea + WIDE_TEXT_WORDWRAP, ///< Wrap between words, ellipsis anywhere "Very long t..." + WIDE_TEXT_WORDWRAP_ELLIPSIS_AFTER_SPACE, ///< Wrap between words, ellipsis anywhere only after space "Very long ..." + WIDE_TEXT_CHARWRAP, ///< Wrap between any two characters, ellipsis anywhere, as used in Chinese + WIDE_TEXT_CHARWRAP_DOUBLE_ELLIPSIS ///< Wrap between any two characters, double ellipsis anywhere, as used in Chinese +}; + +/** + * A simple struct for holding pairs of data. + * + * @tparam T1 The type of the first element. + * @tparam T2 The type of the second element. + */ +template +struct Pair +{ +public: + T1 first; ///< The first element + T2 second; ///< The second element + + /** + * Constructor initializing the elements it holds, using their default constructors. + */ + Pair() + : first(T1()), second(T2()) + { + } + + /** + * Constructor initializing the elements it holds, using their copy constructor. + * + * @param x Reference to the first element. + * @param y Reference to the second element. + */ + Pair(const T1& x, const T2& y) + : first(x), second(y) + { + } + + /** + * Copy constructor. + * + * @tparam U Generic type parameter. + * @tparam V Generic type parameter. + * @param p The pair to copy from. + */ + template + Pair(const Pair& p) + : first(p.first), second(p.second) + { + } +}; + +/** + * Describes a combination of rendering algorithm, image format, and alpha information. The + * lowest bit is 0 for "Nearest neighbor", 1 for "Bilinear". The next bit is "0" for "no + * alpha", "2" for "alpha". The rest is the Bitmap::Format shifted up by 2. + */ +typedef uint16_t RenderingVariant; +static const uint16_t RenderingVariant_NearestNeighbor = 0; ///< The rendering variant nearest neighbor bit value +static const uint16_t RenderingVariant_Bilinear = 1; ///< The rendering variant bilinear bit value +static const uint16_t RenderingVariant_NoAlpha = 0; ///< The rendering variant no alpha bit value +static const uint16_t RenderingVariant_Alpha = 2; ///< The rendering variant alpha bit value +static const uint16_t RenderingVariant_FormatShift = 2; ///< The rendering variant format shift + +/** A fixed point value using 4 bits for the decimal part and 28 bits for the integral part. */ +typedef int32_t fixed28_4; + +/** A fixed point value using 16 bits for the decimal part and 16 bits for the integral part. */ +typedef int32_t fixed16_16; + +/** A 3D point. */ +struct Point3D +{ + fixed28_4 X; ///< The X coordinate + fixed28_4 Y; ///< The Y coordinate + float Z; ///< The Z coordinate + float U; ///< The U coordinate + float V; ///< The V coordinate +}; + +/** + * A texture source. Contains a pointer to the data and the width and height of the texture. The + * alpha channel is used in 565 rendering with alpha. The stride is the width used when + * moving to the next line of the texture. + */ +struct TextureSurface +{ + const uint16_t* data; ///< The pixel bits or indexes for color in CLUT entries + const uint8_t* extraData; ///< The alpha channel or clut data + int32_t width; ///< The width + int32_t height; ///< The height + int32_t stride; ///< The stride +}; + +/** + * The destination of a draw operation. Contains a pointer to where to draw and the stride of + * the drawing surface. + */ +struct DrawingSurface +{ + uint16_t* address; ///< The bits + int32_t stride; ///< The stride +}; + +/** Text IDs as generated by the text converter are simple uint16_t typedefs. */ +typedef uint16_t TypedTextId; + +/** Values that represent dma types. */ +enum DMAType +{ + DMA_TYPE_GENERIC, ///< Generic DMA Implementation + DMA_TYPE_CHROMART ///< ChromART hardware DMA Implementation +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TYPES_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/VideoController.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/VideoController.hpp new file mode 100644 index 0000000..eac2e30 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/hal/VideoController.hpp @@ -0,0 +1,217 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/Drawable.hpp + * + * Declares the touchgfx::Drawable class. + */ +#ifndef TOUCHGFX_VIDEOCONTROLLER_HPP +#define TOUCHGFX_VIDEOCONTROLLER_HPP + +#include + +namespace touchgfx +{ +/** + * This type contains various information read from a video file. + */ +struct VideoInformation +{ + uint32_t ms_between_frames; ///< The number of milliseconds between frames + uint32_t number_of_frames; ///< The number of frames in the movie + uint32_t frame_width; ///< The frame width in pixels + uint32_t frame_height; ///< The frame height in pixels +}; + +/** Interface for classes reading video data from non-memory-mapped flash storage. */ +class VideoDataReader +{ +public: + /** Virtual destructor. */ + virtual ~VideoDataReader() + { + } + + /** + * Get the length of the data (file). + * + * @return The length of the data. + */ + virtual uint32_t getDataLength() = 0; + + /** + * Seek to a specific position in the data (file). + * + * @param position Byte position in the data that is needed next. + */ + virtual void seek(uint32_t position) = 0; + + /** + * Read data from flash to a buffer. This must be a synchrony method that does not return until + * the copy is done. + * + * @param [in,out] dst Address of destination buffer in RAM. + * @param bytes Number of bytes to copy. + * + * @return Returns true if read was successful. + */ + virtual bool readData(void* dst, uint32_t bytes) = 0; +}; + +class VideoWidget; + +/** + * The VideoController is an abstract interface for the video decoder. A + * concrete implementation will be generated by the TouchGFX + * Generator. + * + * The VideoController can control multiple video streams in multiple + * VideoWidgets. These are recognized by their Handle. + * + * Application code should only interact with the VideoWidget class. + * + * @see VideoWidget + */ +class VideoController +{ +public: + /** The commands send to the Controller. */ + enum Command + { + PLAY, ///< Play the video + PAUSE, ///< Pause the playing + SEEK, ///< Seek to frame + SHOW, ///< Show a frame + STOP, ///< Stop the video + SET_REPEAT ///< Set repeat mode + }; + + /** Virtual destructor. */ + virtual ~VideoController() + { + } + + /** Type to identify a video stream. */ + typedef uint32_t Handle; + + /** + * Gets the VideoController instance. + * + * @return The VideoController instance. + */ + static VideoController& getInstance(); + + /** + * Register a VideoWidget to get a Handle. + * + * @param [in,out] widget The VideoWidget. + * + * @return A video stream handle. + */ + virtual Handle registerVideoWidget(VideoWidget& widget) = 0; + + /** + * Unregister a VideoWidget to release the handle. + * + * @param handle The stream handle. + */ + virtual void unregisterVideoWidget(const Handle handle) = 0; + + /** + * Set the framerate for video using a qoutient of screen frames /video frames. + * + * To get 20 video frames pr second on a 60 fps display use video_frames = 20 and ui_frames = 60. + * + * @param handle The stream handle. + * @param ui_frames Number of UI frames (divider) + * @param video_frames Number of video_frames (dividend) + */ + virtual void setFrameRate(const Handle handle, uint32_t ui_frames, uint32_t video_frames) = 0; + + /** + * Signal that the widget can be invalidated (tickEvent). + * + * @param handle The stream handle. + * @param [in,out] widget The Widget. + * + * @return Returns true if video has more frames (i.e. false on the last frame). + */ + virtual bool updateFrame(const Handle handle, VideoWidget& widget) = 0; + + /** + * Draw the video content. + * + * @param handle The stream handle. + * @param invalidatedArea The area of the widget that must be redrawn. + * @param widget Reference to the widget. + */ + virtual void draw(const Handle handle, const Rect& invalidatedArea, const VideoWidget& widget) = 0; + + /** + * Set the video data for the stream. + * + * @param handle The stream handle. + * @param movie Pointer to the video data. + * @param length Length of the video data. + */ + virtual void setVideoData(const Handle handle, const uint8_t* movie, const uint32_t length) = 0; + + /** + * Set the video data for the stream. + * + * @param handle The stream handle. + * @param [in,out] reader Reference to a VideoDataReader object. + */ + virtual void setVideoData(const Handle handle, VideoDataReader& reader) = 0; + + /** + * Pass a command from the Widget to the Controller. + * + * @param handle The stream handle. + * @param cmd The Command. + * @param param A parameter. + */ + virtual void setCommand(const Handle handle, Command cmd, uint32_t param) = 0; + + /** + * Get the current frame number. + * + * @param handle The stream handle. + * + * @return Return the current frame number. + */ + virtual uint32_t getCurrentFrameNumber(const Handle handle) = 0; + + /** + * Get Video information. + * + * Get information from the video data. + * + * @param handle The stream handle. + * @param [in,out] data Pointer to VideoInformation where information should be stored. + */ + virtual void getVideoInformation(const Handle handle, VideoInformation* data) = 0; + + /** + * Check if the video stream is playing (not paused or stopped). + * + * @param handle The stream handle. + * + * @return Returns true if the video is playing. + */ + virtual bool getIsPlaying(const Handle handle) = 0; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_VIDEOCONTROLLER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp new file mode 100644 index 0000000..6137122 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/DebugPrinter.hpp @@ -0,0 +1,148 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/DebugPrinter.hpp + * + * Declares the touchgfx::DebugPrinter class. + */ +#ifndef TOUCHGFX_DEBUGPRINTER_HPP +#define TOUCHGFX_DEBUGPRINTER_HPP + +#include + +namespace touchgfx +{ +/** + * The class DebugPrinter defines the interface for printing debug messages on top of the + * framebuffer. + */ +class DebugPrinter +{ +public: + /** Initializes a new instance of the DebugPrinter class. */ + DebugPrinter() + : debugString(0), debugRegion(), debugForegroundColor(colortype(0xffffffff)), debugScale(1) + { + } + + /** Finalizes an instance of the DebugPrinter class. */ + virtual ~DebugPrinter() + { + } + + /** + * Sets the debug string to be displayed on top of the framebuffer. + * + * @param [in] string The string to be displayed. + */ + void setString(const char* string) + { + debugString = string; + } + + /** + * Sets the position onscreen where the debug string will be displayed. + * + * @param [in] x The coordinate of the region where the debug string is displayed. + * @param [in] y The coordinate of the region where the debug string is displayed. + * @param [in] w The width of the region where the debug string is displayed. + * @param [in] h The height of the region where the debug string is displayed. + */ + void setPosition(uint16_t x, uint16_t y, uint16_t w, uint16_t h) + { + debugRegion = Rect(x, y, w, h); + } + + /** + * Sets the font scale of the debug string. + * + * @param [in] scale The font scale of the debug string. + */ + void setScale(uint8_t scale) + { + if (!scale) + { + scale = 1; + } + + debugScale = scale; + } + + /** + * Sets the foreground color of the debug string. + * + * @param [in] fg The foreground color of the debug string. + */ + void setColor(colortype fg) + { + debugForegroundColor = fg; + } + + /** + * Draws the debug string on top of the framebuffer content. + * + * @param [in] rect The rect to draw inside. + */ + virtual void draw(const Rect& rect) const = 0; + + /** + * Returns the region where the debug string is displayed. + * + * @return Rect The debug string region. + */ + const Rect& getRegion() const + { + return debugRegion; + } + +protected: + /** + * Gets a glyph (15 bits) arranged with 3 bits wide, 5 bits high in a single uint16_t value. + * + * @param c The character to get a glyph for. + * + * @return The glyph. + */ + uint16_t getGlyph(uint8_t c) const + { + static const uint16_t builtin_debug_font[] = { + 000000, 022202, 055000, 057575, 026532, 051245, 025253, 022000, + 012221, 042224, 005250, 002720, 000024, 000700, 000002, 011244, + 025752, 026222, 061247, 061216, 045571, 074616, 034652, 071222, + 025252, 025312, 002020, 002024, 012421, 007070, 042124, 061202, + 025543, 025755, 065656, 034443, 065556, 074647, 074644, 034553, + 055755, 072227, 011152, 055655, 044447, 057555, 015754, 025552, + 065644, 025573, 065655, 034216, 072222, 055557, 055522, 055575, + 055255, 055222, 071247, 032223, 044211, 062226, 025000, 000007, + 042000, 003553, 046556, 003443, 013553, 002743, 012722, 002716, + 046555, 020627, 010316, 045655, 062227, 006777, 006555, 002552, + 006564, 003531, 006544, 003636, 022721, 005553, 005522, 005575, + 005255, 005316, 007247, 032623, 022222, 062326, 063000, 077777 + }; + + if (c < ' ' || c > '~') + { + c = 0x7F; + } + return builtin_debug_font[c - ' ']; + } + + const char* debugString; ///< Debug string to be displayed on screen. + Rect debugRegion; ///< Region on screen where the debug message is displayed. + colortype debugForegroundColor; ///< Font color to use when displaying the debug string. + uint8_t debugScale; ///< Font scaling factor to use when displaying the debug string. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp new file mode 100644 index 0000000..ce6a81f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD.hpp @@ -0,0 +1,974 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD.hpp + * + * This file contains two super classes, namely LCD and DebugPrinter. The LCD class specifies + * various functions that allow drawing images, texts and boxes on the display. In general, + * these functions are available through various widgets which encapsulates these drawing + * operations and keep track of the state of image/text/etc. Please consult the documentation + * for the widgets for more information. + * + * @see touchgfx::LCD, touchgfx::DebugPrinter + */ +#ifndef TOUCHGFX_LCD_HPP +#define TOUCHGFX_LCD_HPP + +// LCD is defined in some CubeFW C header file. We have to undef to be able to create the LCD class +#ifdef LCD +#undef LCD +#endif + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This class contains the various low-level drawing routines for drawing bitmaps, texts and + * rectangles/boxes. Normally, these draw operations are called from widgets, which also + * keep track of logical states such as visibility etc. + * + * The LCD class cannot be instantiated, instead use one of the subclasses which + * implements the LCD drawing operations for a specific display configuration. + * + * @note All coordinates sent to functions in the LCD class are expected to be in absolute + * coordinates, i.e. (0, 0) is upper left corner of the display. + */ +class LCD +{ +public: + /** Initializes a new instance of the LCD class. */ + LCD() + : textureMapperClass(0) + { + } + + /** Finalizes an instance of the LCD class. */ + virtual ~LCD() + { + } + + /** + * Draws all (or a part) of a \a bitmap. The coordinates of the corner of the bitmap is + * given in (\a x, \a y) and \a rect describes which part of the \a bitmap should be + * drawn. The bitmap can be drawn as it is or more or less transparent depending on the + * value of \a alpha. The value of \a alpha is independent of the transparency of the + * individual pixels of the given \a bitmap. + * + * @param bitmap The bitmap to draw. + * @param x The absolute x coordinate to place (0, 0) of the bitmap on the screen. + * @param y The absolute y coordinate to place (0, 0) of the bitmap on the screen. + * @param rect A rectangle describing what region of the bitmap is to be drawn. + * @param alpha (Optional) Optional alpha value ranging from 0=invisible to + * 255=solid. Default is 255 (solid). + * @param useOptimized (Optional) if false, do not attempt to substitute (parts of) this + * bitmap with faster fillrects. + */ + virtual void drawPartialBitmap(const Bitmap& bitmap, int16_t x, int16_t y, const Rect& rect, uint8_t alpha = 255, bool useOptimized = true) = 0; + + /** + * Blits (directly copies) a block of data to the framebuffer, performing alpha blending + * (and tranparency keying) as specified. Performs a software blend if HAL does not + * support BLIT_COPY_WITH_ALPHA and alpha != 255 (solid). + * + * @param sourceData The source array pointer (points to the beginning of the + * data). The sourceData must be stored in a format + * suitable for the selected display. + * @param source The position and dimensions of the source. The x and y of this + * rect should both be 0. + * @param blitRect A rectangle describing what region of the \a sourceData is to + * be copied to the framebuffer. + * @param alpha The alpha value to use for blending ranging from 0=invisible + * to 255=solid=no blending. + * @param hasTransparentPixels If true, this data copy contains transparent pixels and + * require hardware support for that to be enabled. + */ + virtual void blitCopy(const uint16_t* sourceData, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels) = 0; + + /** + * Blits (directly copies) a block of data to the framebuffer, performing alpha blending + * (and tranparency keying) as specified. Performs a software blend if HAL does not + * support BLIT_COPY_WITH_ALPHA and alpha < 255 (solid). + * + * If the display does not support the specified \a sourceFormat, an \a assert will be + * raised. + * + * @param sourceData The source array pointer (points to the beginning of the + * data). The sourceData must be stored in a format + * suitable for the selected display. + * @param sourceFormat The bitmap format used in the source data. + * @param source The position and dimensions of the source. The x and y of this + * rect should both be 0. + * @param blitRect A rectangle describing what region of the \a sourceData is to + * be copied to the framebuffer. + * @param alpha The alpha value to use for blending ranging from 0=invisible + * to 255=solid=no blending. + * @param hasTransparentPixels If true, this data copy contains transparent pixels and + * require hardware support for that to be enabled. + */ + virtual void blitCopy(const uint8_t* sourceData, Bitmap::BitmapFormat sourceFormat, const Rect& source, const Rect& blitRect, uint8_t alpha, bool hasTransparentPixels) = 0; + + /** + * Copies part of the framebuffer to the data section of a bitmap. The bitmap must be a + * dynamic bitmap or animation storage (BITMAP_ANIMATION_STORAGE). Only the part + * specified with by parameter \a region is copied. + * + * If \a region has negative x/y coordinates of if width/height exceeds those of the + * given bitmap, only the visible and legal part of the framebuffer is copied. The rest + * of the bitmap image is left untouched. + * + * @param region The part of the framebuffer to copy. + * @param bitmapId (Optional) The bitmap to store the data in. Default is to use + * Animation Storage. + * + * @return A pointer to the copy. + * + * @see blitCopy + * + * @note There is only one instance of animation storage. The content of the bitmap data (or + * animation storage) outside the given region is left untouched. + */ + uint16_t* copyFrameBufferRegionToMemory(const Rect& region, const BitmapId bitmapId = BITMAP_ANIMATION_STORAGE) + { + return copyFrameBufferRegionToMemory(region, region, bitmapId); + } + + /** + * Copies part of the framebuffer to the data section of a bitmap. The bitmap must be a + * dynamic bitmap or animation storage (BITMAP_ANIMATION_STORAGE). The two regions given + * are the visible region and the absolute region on screen. This is used to copy only a + * part of the framebuffer. This might be the case if a SnapshotWidget is placed inside + * a Container where parts of the SnapshowWidget is outside the area defined by the + * Container. The visible region must be completely inside the absolute region. + * + * @param visRegion The visible region. + * @param absRegion The absolute region. + * @param bitmapId Identifier for the bitmap. + * + * @return Null if it fails, else a pointer to the data in the given bitmap. + * + * @see blitCopy, copyFrameBufferRegionToMemory(const Rect&, const Rect&, uint8_t*, int16_t, int16_t) + * + * @note There is only one instance of animation storage. The content of the bitmap data + * /animation storage outside the given region is left untouched. + */ + virtual uint16_t* copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, const BitmapId bitmapId) = 0; + + /** + * Copies part of the framebuffer to memory. The memory is assumed to have the same format as + * the framebuffer. The two regions given are the visible region and the absolute region on + * screen. This is used to copy only a part of the framebuffer. This might be the case if a + * SnapshotWidget is placed inside a Container where parts of the SnapshowWidget is outside the + * area defined by the Container. The visible region must be completely inside the absolute + * region. + * + * @param visRegion The visible region. + * @param absRegion The absolute region. + * @param [in,out] dst Destination memory in same format as the framebuffer. + * @param dstWidth Width of the destination. + * @param dstHeight Height of the destination. + * + * @return The rect that was actually copied to the destination buffer. + * + * @see blitCopy, copyFrameBufferRegionToMemory(const Rect&, const Rect&, const BitmapId) + * + * @note There is only one instance of animation storage. The content of the bitmap data + * /animation storage outside the given region is left untouched. + */ + virtual Rect copyFrameBufferRegionToMemory(const Rect& visRegion, const Rect& absRegion, uint8_t* dst, int16_t dstWidth, int16_t dstHeight) = 0; + + /** + * Copies part of the displayed framebuffer to current framebuffer. + * The region given is the absolute region on screen. + * + * @param region A rectangle describing what region of the displayed framebuffer + * is to be copied to the framebuffer. + * + * @note The copy is performed only when double buffering is enabled. Otherwise the given + * region in current framebuffer is left untouched. + */ + virtual void copyAreaFromTFTToClientBuffer(const Rect& region) = 0; + + /** + * Draws a filled rectangle in the framebuffer in the specified color and opacity. By + * default the rectangle will be drawn as a solid box. The rectangle can be drawn with + * transparency by specifying alpha from 0=invisible to 255=solid. + * + * @param rect The rectangle to draw in absolute display coordinates. + * @param color The rectangle color. + * @param alpha (Optional) The rectangle opacity, from 0=invisible to 255=solid. + * + * @see fillBuffer + */ + virtual void fillRect(const Rect& rect, colortype color, uint8_t alpha = 255) = 0; + + /** + * Draws a filled rectangle in destination memory using the specified color and opacity. The + * destination memory must have the same format as the display framebuffer. By default the + * rectangle will be drawn as a solid box. The rectangle can be drawn with transparency by + * specifying alpha from 0=invisible to 255=solid. + * + * @param [in] destination The start of the memory area to fill. + * @param pixelStride The pixel stride, i.e. number of pixels in a row. + * @param rect The rectangle to fill absolute coordinates. + * @param color The rectangle color. + * @param alpha The rectangle opacity, from 0=invisible to 255=solid. + * + * @note The pixelStride is rounded up to nearest whole bytes for displays with more than one + * pixel per byte (LCD1bpp, LCD2bpp and LCD4bpp) + */ + virtual void fillBuffer(uint8_t* const destination, uint16_t pixelStride, const Rect& rect, const colortype color, const uint8_t alpha) = 0; + + /** The visual elements when writing a string. */ + struct StringVisuals + { + const Font* font; ///< The font to use. + Alignment alignment; ///< The alignment to use. Default is LEFT. + TextDirection textDirection; ///< The direction to use. Default is LTR + TextRotation rotation; ///< Orientation (rotation) of the text. Default is TEXT_ROTATE_0. + colortype color; ///< RGB color value. Default is 0 (black). + int16_t linespace; ///< Line space in pixels for multiline strings. Default is 0. + uint8_t alpha; ///< 8-bit alpha value. Default is 255 (solid). + uint8_t indentation; ///< Indentation of text inside rectangle. Text will start this far from the left/right edge + WideTextAction wideTextAction; ///< What to do with wide text lines + + /** Initializes a new instance of the LCD class. */ + StringVisuals() + : font(0), alignment(LEFT), textDirection(TEXT_DIRECTION_LTR), rotation(TEXT_ROTATE_0), color(0), linespace(0), alpha(255), indentation(0), wideTextAction(WIDE_TEXT_NONE) + { + } + + /** + * Construct a StringVisual object for rendering text. + * + * @param font The Font with which to draw the text. + * @param color The color with which to draw the text. + * @param alpha Alpha blending. Default value is 255 (solid) + * @param alignment How to align the text. + * @param linespace Line space in pixels between each line, in case the text + * contains newline characters. + * @param rotation How to rotate the text. + * @param textDirection The text direction. + * @param indentation The indentation of the text from the left and right of the + * text area rectangle. + * @param wideTextAction (Optional) What to do with lines longer than the width of the + * TextArea. + */ + StringVisuals(const Font* font, colortype color, uint8_t alpha, Alignment alignment, int16_t linespace, TextRotation rotation, TextDirection textDirection, uint8_t indentation, WideTextAction wideTextAction = WIDE_TEXT_NONE) + : font(font), alignment(alignment), textDirection(textDirection), rotation(rotation), color(color), linespace(linespace), alpha(alpha), indentation(indentation), wideTextAction(wideTextAction) + { + } + }; + + /** + * Draws the specified Unicode string. Breaks line on newline. + * + * @param widgetArea The area covered by the drawing widget in absolute + * coordinates. + * @param invalidatedArea The (sub)region of the widget area to draw, expressed + * relative to the widget area. If the widgetArea is x=10, y=10, + * width=20, height=20 and invalidatedArea is x=5, y=5, width=6, + * height=6 the widgetArea drawn on the LCD is x=15, y=15, + * width=6, height=6. + * @param stringVisuals The string visuals (font, alignment, line space, color) + * with which to draw this string. + * @param format A pointer to a null-terminated text string with optional + * additional wildcard arguments. + * @param ... Variable arguments providing additional information. + */ + void drawString(Rect widgetArea, + const Rect& invalidatedArea, + const StringVisuals& stringVisuals, + const Unicode::UnicodeChar* format, + ...); + + /** + * Number of bits per pixel used by the display. + * + * @return The number of bits per pixel. + */ + virtual uint8_t bitDepth() const = 0; + + /** + * Framebuffer format used by the display. + * + * @return A Bitmap::BitmapFormat. + */ + virtual Bitmap::BitmapFormat framebufferFormat() const = 0; + + /** + * Framebuffer stride in bytes. The distance (in bytes) from the start of one + * framebuffer row, to the next. + * + * @return The number of bytes in one framebuffer row. + */ + virtual uint16_t framebufferStride() const = 0; + + /** + * Check if LCD support dynamic bitmap drawing. + * + * @param format The dynamic bitmap format. + * + * @return true if dynamic bitmap drawing is supported, false otherwise. + */ + virtual bool supportDynamicBitmapDrawing(const Bitmap::BitmapFormat format) + { + // return true if bitmap format matches framebuffer format + return (format == framebufferFormat()); + } + + /** + * Sets default color as used by alpha level only bitmap formats, e.g. A4. The default + * color, if no color is set, is black. + * + * @param color The color. + * + * @see getDefaultColor + */ + virtual void setDefaultColor(colortype color) + { + defaultColor = color; + } + + /** + * Gets default color previously set using setDefaultColor. + * + * @return The default color. + * + * @see setDefaultColor + */ + colortype getDefaultColor() const + { + return defaultColor; + } + + /** + * Texture map triangle. Draw a perspective correct texture mapped triangle. The + * vertices describes the surface, the x,y,z coordinates and the u,v coordinates of the + * texture. The texture contains the image data to be drawn The triangle line will be + * placed and clipped using the absolute and dirty rectangles The alpha will determine + * how the triangle should be alpha blended. The subDivisionSize will determine the size + * of the piecewise affine texture mapped portions of the triangle. + * + * @param dest The description of where the texture is drawn - can be used + * to issue a draw off screen. + * @param vertices The vertices of the triangle. + * @param texture The texture. + * @param absoluteRect The containing rectangle in absolute coordinates. + * @param dirtyAreaAbsolute The dirty area in absolute coordinates. + * @param renderVariant The render variant - includes the algorithm and the pixel + * format. + * @param alpha (Optional) the alpha. Default is 255 (solid). + * @param subDivisionSize (Optional) the size of the subdivisions of the scan line. + * Default is 12. + */ + virtual void drawTextureMapTriangle(const DrawingSurface& dest, + const Point3D* vertices, + const TextureSurface& texture, + const Rect& absoluteRect, + const Rect& dirtyAreaAbsolute, + RenderingVariant renderVariant, + uint8_t alpha = 255, + uint16_t subDivisionSize = 12); + + /** + * Texture map quad. Draw a perspective correct texture mapped quad. The + * vertices describes the surface, the x,y,z coordinates and the u,v coordinates of the + * texture. The texture contains the image data to be drawn The quad line will be + * placed and clipped using the absolute and dirty rectangles The alpha will determine + * how the quad should be alpha blended. The subDivisionSize will determine the size + * of the piecewise affine texture mapped portions of the quad. + * + * @param dest The description of where the texture is drawn - can be used + * to issue a draw off screen. + * @param vertices The vertices of the quad. + * @param texture The texture. + * @param absoluteRect The containing rectangle in absolute coordinates. + * @param dirtyAreaAbsolute The dirty area in absolute coordinates. + * @param renderVariant The render variant - includes the algorithm and the pixel + * format. + * @param alpha (Optional) the alpha. Default is 255 (solid). + * @param subDivisionSize (Optional) the size of the subdivisions of the scan line. + * Default is 12. + */ + virtual void drawTextureMapQuad(const DrawingSurface& dest, + const Point3D* vertices, + const TextureSurface& texture, + const Rect& absoluteRect, + const Rect& dirtyAreaAbsolute, + RenderingVariant renderVariant, + uint8_t alpha = 255, + uint16_t subDivisionSize = 12); + + /** + * Approximates an integer division of a 16bit value by 255. Divides numerator num (e.g. + * the sum resulting from an alpha-blending operation) by 255. + * + * @param [in] num The numerator to divide by 255. + * + * @return The result of a division by 255. + */ + FORCE_INLINE_FUNCTION static uint8_t div255(uint16_t num) + { + return (num + 1 + (num >> 8)) >> 8; + } + + /** + * Divides the red and blue components of pixelxAlpha by 255. + * + * @param [in] pixelxAlpha The red and blue components of a 32bit ARGB pixel multiplied + * by an alpha factor. + * + * @return pixelxAlpha with its red and blue components divided by 255. + */ + FORCE_INLINE_FUNCTION static uint32_t div255rb(uint32_t pixelxAlpha) + { + return ((pixelxAlpha + 0x10001 + ((pixelxAlpha >> 8) & 0xFF00FF)) >> 8) & 0xFF00FF; + } + + /** + * Divides the green component of pixelxAlpha by 255. + * + * @param [in] pixelxAlpha The green component of a 32bit ARGB pixel multiplied by an + * alpha factor. + * + * @return pixelxAlpha with its green component divided by 255. + */ + FORCE_INLINE_FUNCTION static uint32_t div255g(uint32_t pixelxAlpha) + { + return ((pixelxAlpha + 0x100 + (pixelxAlpha >> 8)) >> 8) & 0x00FF00; + } + +protected: + static const uint16_t newLine = 10; ///< NewLine value. + + static colortype defaultColor; ///< Default Color to use when displaying transparency-only elements, e.g. A4 bitmaps + + /** Base class for drawing scanline by the texture mapper. */ + class DrawTextureMapScanLineBase + { + public: + /** Finalizes an instance of the DrawTextureMapScanLineBase class. */ + virtual ~DrawTextureMapScanLineBase() + { + } + + /** + * Draw texture map scan line subdivisions. + * + * @param subdivisions The number of subdivisions. + * @param widthModLength Remainder of length (after subdivisions). + * @param pixelsToDraw The pixels to draw. + * @param affineLength Length of one subdivision. + * @param oneOverZRight 1/Z right. + * @param UOverZRight U/Z right. + * @param VOverZRight V/Z right. + * @param U U Coordinate in fixed16_16 notation. + * @param V V Coordinate in fixed16_16 notation. + * @param deltaU U delta to get to next pixel coordinate. + * @param deltaV V delta to get to next pixel coordinate. + * @param ULeft The left U. + * @param VLeft The left V. + * @param URight The right U. + * @param VRight The right V. + * @param ZRight The right Z. + * @param dest Destination drawing surface. + * @param destX Destination x coordinate. + * @param destY Destination y coordinate. + * @param texture The texture. + * @param alpha The global alpha. + * @param dOneOverZdXAff 1/ZdX affine. + * @param dUOverZdXAff U/ZdX affine. + * @param dVOverZdXAff V/ZdX affine. + */ + virtual void drawTextureMapScanLineSubdivisions(int subdivisions, const int widthModLength, int pixelsToDraw, const int affineLength, float oneOverZRight, float UOverZRight, float VOverZRight, fixed16_16 U, fixed16_16 V, fixed16_16 deltaU, fixed16_16 deltaV, float ULeft, float VLeft, float URight, float VRight, float ZRight, const DrawingSurface& dest, const int destX, const int destY, const TextureSurface& texture, uint8_t alpha, const float dOneOverZdXAff, const float dUOverZdXAff, const float dVOverZdXAff) = 0; + + protected: + static const fixed16_16 half = 0x8000; ///< 1/2 in fixed16_16 format + + /** + * Draw texture map next subdivision. + * + * @param [out] ULeft U left. + * @param [out] VLeft V left. + * @param [out] ZRight Z right. + * @param [out] URight U right. + * @param [out] VRight V right. + * @param [in,out] oneOverZRight 1/Z right. + * @param dOneOverZdXAff d1/ZdX affine. + * @param [in,out] UOverZRight U/Z right. + * @param dUOverZdXAff dU/ZdX affine. + * @param [in,out] VOverZRight V/Z right. + * @param dVOverZdXAff dV/ZdX affine. + * @param affineLength Length of the affine. + * @param [out] U Bitmap X in fixed16_16. + * @param [out] V Bitmap Y in fixed16_16. + * @param [out] deltaU U delta. + * @param [out] deltaV V delta. + */ + FORCE_INLINE_FUNCTION void drawTextureMapNextSubdivision(float& ULeft, float& VLeft, float& ZRight, float& URight, float& VRight, float& oneOverZRight, const float dOneOverZdXAff, float& UOverZRight, const float dUOverZdXAff, float& VOverZRight, const float dVOverZdXAff, const int affineLength, fixed16_16& U, fixed16_16& V, fixed16_16& deltaU, fixed16_16& deltaV) + { + ULeft = URight; + VLeft = VRight; + + oneOverZRight += dOneOverZdXAff; + UOverZRight += dUOverZdXAff; + VOverZRight += dVOverZdXAff; + + ZRight = 1 / oneOverZRight; + URight = ZRight * UOverZRight; + VRight = ZRight * VOverZRight; + + U = floatToFixed16_16(ULeft); + V = floatToFixed16_16(VLeft); + deltaU = floatToFixed16_16(URight - ULeft) / affineLength; + deltaV = floatToFixed16_16(VRight - VLeft) / affineLength; + } + + /** + * Check if value is inside [0..limit[. + * + * @param [in] value Value to check. + * @param [in] limit Upper limit. + * + * @return true if value is inside given limit. + */ + FORCE_INLINE_FUNCTION bool is1Inside(int value, int limit) const + { + return (value >= 0 && value < limit); + } + + /** + * Check if (x,y) is inside ([0..width[, [0..height[) + * + * @param [in] x X coordinate. + * @param [in] y Y coordinate. + * @param [in] width X limit. + * @param [in] height Y limit. + * + * @return true if (x,y) is inside given limits. + */ + FORCE_INLINE_FUNCTION bool is1x1Inside(int x, int y, int width, int height) const + { + return is1Inside(x, width) && is1Inside(y, height); + } + + /** + * Check if both value and value+1 are inside [0..limit[. + * + * @param [in] value Value to check. + * @param [in] limit Upper limit. + * + * @return true if value and value+1 are inside given limit. + */ + FORCE_INLINE_FUNCTION bool is2Inside(int value, int limit) const + { + return is1Inside(value, limit - 1); + } + + /** + * Check if both (x,y) and (x+1,y+1) are inside ([0..width[,[0..height[) + * + * @param [in] x X coordinate. + * @param [in] y Y coordinate. + * @param [in] width X limit. + * @param [in] height Y limit. + * + * @return true if (x,y) and (x+1,y+1) are inside given limits. + */ + FORCE_INLINE_FUNCTION bool is2x2Inside(int x, int y, int width, int height) const + { + return is2Inside(x, width) && is2Inside(y, height); + } + + /** + * Check if either value or value+1 is inside [0..limit[. + * + * @param [in] value Value to check. + * @param [in] limit Upper limit. + * + * @return true if either value or value+1 is inside given limit. + */ + FORCE_INLINE_FUNCTION bool is2PartiallyInside(int value, int limit) const + { + return is1Inside(value + 1, limit + 1); + } + + /** + * Check if either (x,y) or (x+1,y+1) is inside ([0..width[,[0..height[) + * + * @param [in] x X coordinate. + * @param [in] y Y coordinate. + * @param [in] width X limit. + * @param [in] height Y limit. + * + * @return true if either (x,y) or (x+1,y+1) is inside given limits. + */ + FORCE_INLINE_FUNCTION bool is2x2PartiallyInside(int x, int y, int width, int height) const + { + return is2PartiallyInside(x, width) && is2PartiallyInside(y, height); + } + }; + + /** + * Gets pointer to object that can draw a scan line which allows for highly specialized + * and optimized implementation. + * + * @param texture The texture Surface. + * @param renderVariant The render variant. + * @param alpha The global alpha. + * + * @return Null if it fails, else the pointer to the texture mapper draw scan line + * object. + */ + virtual DrawTextureMapScanLineBase* getTextureMapperDrawScanLine(const TextureSurface& texture, RenderingVariant renderVariant, uint8_t alpha); + + /** + * Draw scan line. Draw one horizontal line of the texture map on screen. The scan line + * will be drawn using perspective correct texture mapping. The appearance of the line + * is determined by the left and right edge and the gradients structure. The edges + * contain the information about the x,y,z coordinates of the left and right side + * respectively and also information about the u,v coordinates of the texture map used. + * The gradients structure contains information about how to interpolate all the values + * across the scan line. The data drawn should be present in the texture argument. + * + * The scan line will be drawn using the additional arguments. The scan line will be + * placed and clipped using the absolute and dirty rectangles The alpha will determine + * how the scan line should be alpha blended. The subDivisionSize will determine the + * size of the piecewise affine texture mapped lines. + * + * @param dest The description of where the texture is drawn - can be used + * to issue a draw off screen. + * @param gradients The gradients using in interpolation across the scan line. + * @param leftEdge The left edge of the scan line. + * @param rightEdge The right edge of the scan line. + * @param texture The texture. + * @param absoluteRect The containing rectangle in absolute coordinates. + * @param dirtyAreaAbsolute The dirty area in absolute coordinates. + * @param renderVariant The render variant - includes the algorithm and the pixel + * format. + * @param alpha The alpha. + * @param subDivisionSize The size of the subdivisions of the scan line. A value of 1 + * will give a completely perspective correct texture mapped + * scan line. A large value will give an affine texture mapped + * scan line. + */ + virtual void drawTextureMapScanLine(const DrawingSurface& dest, const Gradients& gradients, const Edge* leftEdge, const Edge* rightEdge, const TextureSurface& texture, const Rect& absoluteRect, const Rect& dirtyAreaAbsolute, RenderingVariant renderVariant, uint8_t alpha, uint16_t subDivisionSize); + + /** + * Private version of draw-glyph with explicit destination buffer pointer argument. For + * all parameters (except the buffer pointer) see the public function drawString(). + * + * @param [out] wbuf16 The destination (frame) buffer to draw to. + * @param widgetArea The canvas to draw the glyph inside. + * @param x Horizontal offset to start drawing the glyph. + * @param y Vertical offset to start drawing the glyph. + * @param offsetX Horizontal offset in the glyph to start drawing from. + * @param offsetY Vertical offset in the glyph to start drawing from. + * @param invalidatedArea The area to draw inside. + * @param glyph Specifications of the glyph to draw. + * @param glyphData Data containing the actual glyph (dense format) + * @param byteAlignRow Each row of glyph data starts in a new byte. + * @param color The color of the glyph. + * @param bitsPerPixel Bit depth of the glyph. + * @param alpha The transparency of the glyph. + * @param rotation Rotation to do before drawing the glyph. + */ + virtual void drawGlyph(uint16_t* wbuf16, Rect widgetArea, int16_t x, int16_t y, uint16_t offsetX, uint16_t offsetY, const Rect& invalidatedArea, const GlyphNode* glyph, const uint8_t* glyphData, uint8_t byteAlignRow, colortype color, uint8_t bitsPerPixel, uint8_t alpha, TextRotation rotation) = 0; + + /** + * Rotate a rectangle inside another rectangle. + * + * @param [in,out] rect The rectangle to rotate. + * @param canvas The rectangle containing the rect to rotate. + * @param rotation Rotation to perform on rect. + */ + static void rotateRect(Rect& rect, const Rect& canvas, const TextRotation rotation); + + /** + * Find the real, absolute x coordinate of a point inside a widget with regards to + * rotation. + * + * @param [in] widgetArea The widget containing the point. + * @param x The x coordinate. + * @param y The y coordinate. + * @param rotation Rotation to perform. + * + * @return The absolute x coordinate after applying appropriate rotation. + */ + static int realX(const Rect& widgetArea, int16_t x, int16_t y, TextRotation rotation); + + /** + * Find the real, absolute y coordinate of a point inside a widget with regards to + * rotation. + * + * @param [in] widgetArea The widget containing the point. + * @param x The x coordinate. + * @param y The y coordinate. + * @param rotation Rotation to perform. + * + * @return The absolute y coordinate after applying appropriate rotation. + */ + static int realY(const Rect& widgetArea, int16_t x, int16_t y, TextRotation rotation); + + /** + * Draws the specified Unicode string. Breaks line on newline. The string is assumed to + * contain only Latin characters written left-to-right. + * + * @param widgetArea The area covered by the drawing widget in absolute + * coordinates. + * @param invalidatedArea The (sub)region of the widget area to draw, expressed + * relative to the widget area. If the widgetArea is + * x=10, y=10, width=20, height=20 and invalidatedArea + * is x=5, y=5, width=6, height=6 the widgetArea drawn + * on the LCD is x=15, y=15, width=6, height=6. + * @param [in] visuals The string visuals (font, alignment, line space, color) + * with which to draw this string. + * @param format A pointer to a null-terminated text string with optional + * additional wildcard arguments. + * @param pArg Variable arguments providing additional information. + * + * @see drawString + */ + void drawStringLTR(const Rect& widgetArea, + const Rect& invalidatedArea, + const StringVisuals& visuals, + const Unicode::UnicodeChar* format, + va_list pArg); + + /** + * Draws the specified Unicode string. Breaks line on newline. The string can be either + * right-to-left or left-to-right and may contain sequences of Arabic / Hebrew and Latin + * characters. + * + * @param widgetArea The area covered by the drawing widget in absolute + * coordinates. + * @param invalidatedArea The (sub)region of the widget area to draw, expressed + * relative to the widget area. If the widgetArea is + * x=10, y=10, width=20, height=20 and invalidatedArea + * is x=5, y=5, width=6, height=6 the widgetArea drawn + * on the LCD is x=15, y=15, width=6, height=6. + * @param [in] visuals The string visuals (font, alignment, line space, color) + * with which to draw this string. + * @param format A pointer to a null-terminated text string with optional + * additional wildcard arguments. + * @param pArg Variable arguments providing additional information. + * + * @see drawString + */ + void drawStringRTL(const Rect& widgetArea, + const Rect& invalidatedArea, + const StringVisuals& visuals, + const Unicode::UnicodeChar* format, + va_list pArg); + + /** + * Find string width of the given number of ligatures read from the given TextProvider. + * After the introduction of Arabic, Thai, Hindi and other languages, ligatures are + * counted instead of characters. For Latin languages, number of characters equal number + * of ligatures. + * + * @param [in] textProvider The text provider. + * @param font The font. + * @param numChars Number of characters (ligatures). + * @param textDirection The text direction. + * + * @return An int16_t. + */ + static uint16_t stringWidth(TextProvider& textProvider, const Font& font, const int numChars, TextDirection textDirection); + + /** + * Gets number of lines for a given text taking word wrap into consideration. The font + * and width are required to find the number of lines in case word wrap is true. + * + * @param [in] textProvider The text provider. + * @param wideTextAction The wide text action in case lines are longer than the width + * of the text area. + * @param textDirection The text direction (LTR or RTL). + * @param font The font. + * @param width The width. + * + * @return The number lines. + */ + static uint16_t getNumLines(TextProvider& textProvider, WideTextAction wideTextAction, TextDirection textDirection, const Font* font, int16_t width); + + friend class Font; + friend class TextArea; + friend class TextAreaWithWildcardBase; + + /** + * Gets alpha from A4 image at given offset. The value is scaled up from range 0-15 to 0- + * 255. + * + * @param data A pointer to the start of the A4 data. + * @param offset The offset into the A4 image. + * + * @return The alpha from A4 (0-255). + */ + FORCE_INLINE_FUNCTION static uint8_t getAlphaFromA4(const uint16_t* data, uint32_t offset) + { + uint8_t byte = reinterpret_cast(data)[offset / 2]; + return ((offset & 1) == 0 ? byte & 0xF : byte >> 4) * 0x11; + } + +private: + DrawTextureMapScanLineBase* textureMapperClass; ///< Used during faster TextureMapper rendering + + /** A draw string internal structure. */ + class DrawStringInternalStruct + { + public: + uint16_t* frameBuffer; + const Rect* widgetArea; + int16_t widgetRectY; + const Rect* toDraw; + const StringVisuals* stringVisuals; + + /** Initializes a new instance of the DrawStringInternalStruct class. */ + DrawStringInternalStruct() + : frameBuffer(0), widgetArea(0), widgetRectY(0), toDraw(0), stringVisuals(0) + { + } + }; + void drawStringRTLLine(int16_t& offset, const Font* font, TextDirection textDirection, TextProvider& textProvider, const int numChars, const bool useEllipsis, DrawStringInternalStruct const* data); + void drawStringRTLInternal(int16_t& offset, const Font* font, const TextDirection textDirection, TextProvider& drawTextProvider, const int numChars, const uint16_t widthOfNumChars, DrawStringInternalStruct const* data); + bool drawStringInternal(uint16_t* frameBuffer, Rect const* widgetArea, int16_t widgetRectY, int16_t offset, const Rect& invalidatedArea, StringVisuals const* stringVisuals, const TextDirection textDirection, TextProvider& textProvider, const int numChars, bool useEllipsis); + + /** A wide text internal structure. */ + class WideTextInternalStruct + { + public: + /** + * Initializes a new instance of the WideTextInternalStruct class. + * + * @param [in] _textProvider The text provider. + * @param _maxWidth The maximum width. + * @param _textDirection The text direction. + * @param _font The font. + * @param action The action. + */ + WideTextInternalStruct(TextProvider& _textProvider, uint16_t _maxWidth, TextDirection _textDirection, const Font* _font, WideTextAction action) + : currChar(0), textProvider(_textProvider), textDirection(_textDirection), wideTextAction(action), font(_font), maxWidth(_maxWidth), charsRead(0), width(0), charsReadAhead(0), widthAhead(0), widthWithoutWhiteSpaceAtEnd(0), ellipsisGlyphWidth(0), useEllipsis(false) + { + if (wideTextAction != WIDE_TEXT_NONE) + { + Unicode::UnicodeChar ellipsisChar = font->getEllipsisChar(); + if (ellipsisChar != 0) + { + const GlyphNode* ellipsisGlyph = font->getGlyph(ellipsisChar); + if (ellipsisGlyph != 0) + { + ellipsisGlyphWidth = ellipsisGlyph->advance(); + if (wideTextAction == WIDE_TEXT_CHARWRAP_DOUBLE_ELLIPSIS) + { + ellipsisGlyphWidth += font->getKerning(ellipsisChar, ellipsisGlyph) + ellipsisGlyph->advance(); + } + } + } + } + } + + /** + * Adds a word. + * + * @param widthBeforeCurrChar The width before curr character. + * @param widthBeforeWhiteSpaceAtEnd The width before white space at end. + * @param charsReadTooMany The characters read too many. + */ + void addWord(uint16_t widthBeforeCurrChar, uint16_t widthBeforeWhiteSpaceAtEnd, uint16_t charsReadTooMany); + + /** + * Gets string length for line. + * + * @param useWideTextEllipsisFlag True to use wide text ellipsis flag. + */ + void getStringLengthForLine(bool useWideTextEllipsisFlag); + + /** + * Query if 'ch' is space. + * + * @param ch The ch. + * + * @return True if space, false if not. + */ + bool isSpace(Unicode::UnicodeChar ch) + { + return ch == ' ' || ch == 0x200B; + } + + /** + * Gets curr character. + * + * @return The curr character. + */ + Unicode::UnicodeChar getCurrChar() const + { + return currChar; + } + + /** + * Gets line width. + * + * @return The line width. + */ + uint16_t getLineWidth() const + { + return widthWithoutWhiteSpaceAtEnd; + } + + /** + * Gets characters read. + * + * @return The characters read. + */ + uint16_t getCharsRead() const + { + return charsRead; + } + + /** + * Gets use ellipsis. + * + * @return True if it succeeds, false if it fails. + */ + bool getUseEllipsis() const + { + return useEllipsis; + } + + private: + Unicode::UnicodeChar currChar; + TextProvider& textProvider; + TextDirection textDirection; + WideTextAction wideTextAction; + const Font* font; + uint16_t maxWidth; + uint16_t charsRead; + uint16_t width; + uint16_t charsReadAhead; + uint16_t widthAhead; + uint16_t widthWithoutWhiteSpaceAtEnd; + uint16_t ellipsisGlyphWidth; + bool useEllipsis; + }; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD16DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD16DebugPrinter.hpp new file mode 100644 index 0000000..c231665 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD16DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD16DebugPrinter.hpp + * + * Declares the touchgfx::LCD16DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD16DEBUGPRINTER_HPP +#define TOUCHGFX_LCD16DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD16DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 16bit framebuffer. + * + * @see DebugPrinter + */ +class LCD16DebugPrinter : public DebugPrinter +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD16DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD1DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD1DebugPrinter.hpp new file mode 100644 index 0000000..a748d54 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD1DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD1DebugPrinter.hpp + * + * Declares the touchgfx::LCD1DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD1DEBUGPRINTER_HPP +#define TOUCHGFX_LCD1DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD1DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 1bit framebuffer. + * + * @see DebugPrinter + */ +class LCD1DebugPrinter : public DebugPrinter +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD1DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp new file mode 100644 index 0000000..4527c19 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD24DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD24DebugPrinter.hpp + * + * Declares the touchgfx::LCD24DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD24DEBUGPRINTER_HPP +#define TOUCHGFX_LCD24DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD24DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 24bit framebuffer. + * + * @see DebugPrinter + */ +class LCD24DebugPrinter : public DebugPrinter +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD24DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD2DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD2DebugPrinter.hpp new file mode 100644 index 0000000..ac92932 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD2DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD2DebugPrinter.hpp + * + * Declares the touchgfx::LCD2DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD2DEBUGPRINTER_HPP +#define TOUCHGFX_LCD2DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD2DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 2bit framebuffer. + * + * @see DebugPrinter + */ +class LCD2DebugPrinter : public DebugPrinter +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD2DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD32DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD32DebugPrinter.hpp new file mode 100644 index 0000000..956cd3f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD32DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD32DebugPrinter.hpp + * + * Declares the touchgfx::LCD32DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD32DEBUGPRINTER_HPP +#define TOUCHGFX_LCD32DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD32DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 32bit framebuffer. + * + * @see DebugPrinter + */ +class LCD32DebugPrinter : public DebugPrinter +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD32DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD4DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD4DebugPrinter.hpp new file mode 100644 index 0000000..9f21d06 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD4DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD4DebugPrinter.hpp + * + * Declares the touchgfx::LCD4DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD4DEBUGPRINTER_HPP +#define TOUCHGFX_LCD4DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD4DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 4bit framebuffer. + * + * @see DebugPrinter + */ +class LCD4DebugPrinter : public DebugPrinter +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD4DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8ABGR2222DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8ABGR2222DebugPrinter.hpp new file mode 100644 index 0000000..9bf82ec --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8ABGR2222DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD8ABGR2222DebugPrinter.hpp + * + * Declares the touchgfx::LCD8ABGR2222DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD8ABGR2222DEBUGPRINTER_HPP +#define TOUCHGFX_LCD8ABGR2222DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD8ABGR2222DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 8bit framebuffer. + * + * @see DebugPrinter + */ +class LCD8ABGR2222DebugPrinter : public LCD8DebugPrinterBase +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8ABGR2222DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8ARGB2222DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8ARGB2222DebugPrinter.hpp new file mode 100644 index 0000000..61e36bb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8ARGB2222DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD8ARGB2222DebugPrinter.hpp + * + * Declares the touchgfx::LCD8ARGB2222DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD8ARGB2222DEBUGPRINTER_HPP +#define TOUCHGFX_LCD8ARGB2222DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD8ARGB2222DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 8bit framebuffer. + * + * @see DebugPrinter + */ +class LCD8ARGB2222DebugPrinter : public LCD8DebugPrinterBase +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8ARGB2222DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8BGRA2222DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8BGRA2222DebugPrinter.hpp new file mode 100644 index 0000000..8d50e12 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8BGRA2222DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD8BGRA2222DebugPrinter.hpp + * + * Declares the touchgfx::LCD8BGRA2222DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD8BGRA2222DEBUGPRINTER_HPP +#define TOUCHGFX_LCD8BGRA2222DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD8BGRA2222DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 8bit framebuffer. + * + * @see DebugPrinter + */ +class LCD8BGRA2222DebugPrinter : public LCD8DebugPrinterBase +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8BGRA2222DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8DebugPrinterBase.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8DebugPrinterBase.hpp new file mode 100644 index 0000000..0b84cc5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8DebugPrinterBase.hpp @@ -0,0 +1,48 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD8DebugPrinterBase.hpp + * + * Declares the touchgfx::LCD8DebugPrinterBase class. + */ +#ifndef TOUCHGFX_LCD8DEBUGPRINTERBASE_HPP +#define TOUCHGFX_LCD8DEBUGPRINTERBASE_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD8DebugPrinterBase defines the abstract base class used for printing debug messages + * on top of a specific 8bit framebuffer, with a specifc color type. + * + * @note The DebugPrinter interface is implemented in each specific LCD8 debug printer. + * @see LCD8ABGR2222DebugPrinter, LCD8ARGB2222DebugPrinter, LCD8BGRA2222DebugPrinter, LCD8RGBA2222DebugPrinter + * + */ +class LCD8DebugPrinterBase : public DebugPrinter +{ +protected: + /** + * Draws the DebugPrinter::debugString on top of the framebuffer content. + * + * @param [in] rect The rect to draw inside. + * @param [in] debugColorType The specific 8bit color type to use. + */ + void drawColorType(const Rect& rect, const uint8_t debugColorType) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8DEBUGPRINTERBASE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8RGBA2222DebugPrinter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8RGBA2222DebugPrinter.hpp new file mode 100644 index 0000000..f15c91b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/lcd/LCD8RGBA2222DebugPrinter.hpp @@ -0,0 +1,40 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/lcd/LCD8RGBA2222DebugPrinter.hpp + * + * Declares the touchgfx::LCD8RGBA2222DebugPrinter class. + */ +#ifndef TOUCHGFX_LCD8RGBA2222DEBUGPRINTER_HPP +#define TOUCHGFX_LCD8RGBA2222DEBUGPRINTER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The class LCD8RGBA2222DebugPrinter implements the DebugPrinter interface for printing debug messages + * on top of 8bit framebuffer. + * + * @see DebugPrinter + */ +class LCD8RGBA2222DebugPrinter : public LCD8DebugPrinterBase +{ +public: + virtual void draw(const Rect& rect) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LCD8RGBA2222DEBUGPRINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/ClickListener.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/ClickListener.hpp new file mode 100644 index 0000000..b69b71c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/ClickListener.hpp @@ -0,0 +1,75 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/mixins/ClickListener.hpp + * + * Declares the touchgfx::ClickListener class. + */ +#ifndef TOUCHGFX_CLICKLISTENER_HPP +#define TOUCHGFX_CLICKLISTENER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * Mix-in class that extends a class with a click action event that is called when the class + * receives a click event. + * + * @tparam T specifies the type to extend with the ClickListener behavior. + */ +template +class ClickListener : public T +{ +public: + /** Initializes a new instance of the ClickListener class. Make the object touchable. */ + ClickListener() + : T(), clickAction(0) + { + T::setTouchable(true); + } + + /** + * Ensures that the clickEvent is propagated to the super class T and to the clickAction + * listener. + * + * @param event Information about the click. + */ + virtual void handleClickEvent(const ClickEvent& event) + { + T::handleClickEvent(event); + if (clickAction && clickAction->isValid()) + { + clickAction->execute(*this, event); + } + } + + /** + * Associates an action to be performed when the class T is clicked. + * + * @param callback The callback to be executed. The callback will be given a reference + * to T. + */ + void setClickAction(GenericCallback& callback) + { + clickAction = &callback; + } + +protected: + GenericCallback* clickAction; ///< The callback to be executed when T is clicked +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CLICKLISTENER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/Draggable.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/Draggable.hpp new file mode 100644 index 0000000..63b6ef5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/Draggable.hpp @@ -0,0 +1,57 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/mixins/Draggable.hpp + * + * Declares the touchgfx::Draggable class. + */ +#ifndef TOUCHGFX_DRAGGABLE_HPP +#define TOUCHGFX_DRAGGABLE_HPP + +#include + +namespace touchgfx +{ +/** + * Mix-in class that extends a class to become Draggable, which means that the object on screen + * can be freely moved around using the touch screen. + * + * @tparam T specifies the type to extend with the Draggable behavior. + */ +template +class Draggable : public T +{ +public: + /** Initializes a new instance of the Draggable class. Make the object touchable. */ + Draggable() + : T() + { + T::setTouchable(true); + } + + /** + * Called when dragging the Draggable object. The object is moved according to the drag + * event. + * + * @param event The drag event. + */ + virtual void handleDragEvent(const DragEvent& event) + { + T::handleDragEvent(event); + T::moveRelative(event.getDeltaX(), event.getDeltaY()); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DRAGGABLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/FadeAnimator.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/FadeAnimator.hpp new file mode 100644 index 0000000..b3898b4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/FadeAnimator.hpp @@ -0,0 +1,222 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/mixins/FadeAnimator.hpp + * + * Declares the touchgfx::FadeAnimator class. + */ +#ifndef TOUCHGFX_FADEANIMATOR_HPP +#define TOUCHGFX_FADEANIMATOR_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A FadeAnimator makes the template class T able to animate the alpha value from its current + * value to a specified end value. It is possible to use a fade in effect as well as + * fade out effect using FadeAnimator. The alpha progression can be described by + * supplying an EasingEquation. The FadeAnimator performs a callback when the animation + * has finished. + * + * This mixin can be used on any Drawable that has a 'void setAlpha(uint8_t)' and a + * 'uint8_t getAlpha()' method. + * + * @tparam T specifies the type to extend with the FadeAnimator behavior. + */ +template +class FadeAnimator : public T +{ +public: + FadeAnimator() + : T(), + fadeAnimationRunning(false), + fadeAnimationCounter(0), + fadeAnimationDelay(0), + fadeAnimationEndedCallback(0) + { + } + + /** + * Associates an action to be performed when the animation ends. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the FadeAnimator. + */ + void setFadeAnimationEndedAction(GenericCallback&>& callback) + { + fadeAnimationEndedCallback = &callback; + } + + /** + * Clears the fade animation ended action previously set by setFadeAnimationEndedAction. + * + * Clears the fade animation ended action previously set by setFadeAnimationEndedAction. + * + * @see setFadeAnimationEndedAction + */ + void clearFadeAnimationEndedAction() + { + fadeAnimationEndedCallback = 0; + } + + /** + * Sets a delay before the actual animation starts for the animation done by the + * FadeAnimator. + * + * @param delay The delay in ticks. + * + * @see getFadeAnimationDelay + */ + virtual void setFadeAnimationDelay(uint16_t delay) + { + fadeAnimationDelay = delay; + } + + /** + * Gets the current animation delay. + * + * @return The current animation delay. + * + * @see setFadeAnimationDelay + */ + virtual uint16_t getFadeAnimationDelay() const + { + return fadeAnimationDelay; + } + + /** + * Gets whether or not the fade animation is running. + * + * @return true if the fade animation is running. + */ + bool isFadeAnimationRunning() const + { + return fadeAnimationRunning; + } + + /** + * Starts the fade animation from the current alpha value to the specified end alpha + * value. The progression of the alpha value during the animation is described by the + * supplied EasingEquation. + * + * @param endAlpha The alpha value of T at animation end. + * @param duration The duration of the animation measured in ticks. + * @param alphaProgressionEquation (Optional) The equation that describes the + * development of the alpha value during the animation. + * Default is EasingEquations::linearEaseNone. + */ + void startFadeAnimation(uint8_t endAlpha, uint16_t duration, EasingEquation alphaProgressionEquation = &EasingEquations::linearEaseNone) + { + if (!fadeAnimationRunning) + { + Application::getInstance()->registerTimerWidget(this); + } + + fadeAnimationCounter = 0; + fadeAnimationStartAlpha = T::getAlpha(); + fadeAnimationEndAlpha = endAlpha; + fadeAnimationDuration = duration; + fadeAnimationAlphaEquation = alphaProgressionEquation; + + fadeAnimationRunning = true; + + if (fadeAnimationDelay == 0 && fadeAnimationDuration == 0) + { + nextFadeAnimationStep(); // Set end alpha and shut down + } + } + + /** + * Cancel fade animation. The animation is stopped and the alpha value is left where it + * currently is. + */ + void cancelFadeAnimation() + { + if (fadeAnimationRunning) + { + Application::getInstance()->unregisterTimerWidget(this); + fadeAnimationRunning = false; + } + } + + /** @copydoc Drawable::handleTickEvent */ + virtual void handleTickEvent() + { + T::handleTickEvent(); + nextFadeAnimationStep(); + } + +protected: + /** Execute next step in fade animation and stop the timer if necessary. */ + void nextFadeAnimationStep() + { + if (fadeAnimationRunning) + { + fadeAnimationCounter++; + if (fadeAnimationCounter >= fadeAnimationDelay) + { + // Adjust the used animationCounter for the startup delay + uint32_t actualAnimationCounter = fadeAnimationCounter - fadeAnimationDelay; + + int16_t newAlpha = fadeAnimationStartAlpha + (int16_t)fadeAnimationAlphaEquation(actualAnimationCounter, 0, fadeAnimationEndAlpha - fadeAnimationStartAlpha, fadeAnimationDuration); + + if (T::getAlpha() != newAlpha) + { + if (newAlpha == 0) + { + // InvalidateContent before it becomes invisible + T::invalidateContent(); + T::setAlpha((uint8_t)newAlpha); + } + else + { + // InvalidateContent after we are sure that it is visible + T::setAlpha((uint8_t)newAlpha); + T::invalidateContent(); + } + } + + if (fadeAnimationCounter >= (uint32_t)(fadeAnimationDelay + fadeAnimationDuration)) + { + // End of animation + fadeAnimationRunning = false; + fadeAnimationDuration = 0; + Application::getInstance()->unregisterTimerWidget(this); + + if (fadeAnimationEndedCallback && fadeAnimationEndedCallback->isValid()) + { + fadeAnimationEndedCallback->execute(*this); + } + } + } + } + } + + bool fadeAnimationRunning; ///< True if the animation is running. + uint16_t fadeAnimationCounter; ///< To the current step in the animation + uint16_t fadeAnimationDelay; ///< A delay that is applied before animation start. Expressed in ticks. + uint16_t fadeAnimationDuration; ///< The complete duration of the animation. Expressed in ticks. + int16_t fadeAnimationStartAlpha; ///< The alpha value at the beginning of the animation. + int16_t fadeAnimationEndAlpha; ///< The alpha value at the end of the animation. + EasingEquation fadeAnimationAlphaEquation; ///< EasingEquation expressing the progression of the alpha value during the animation. + + GenericCallback&>* fadeAnimationEndedCallback; ///< Animation ended Callback. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_FADEANIMATOR_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/MoveAnimator.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/MoveAnimator.hpp new file mode 100644 index 0000000..f22c2f7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/MoveAnimator.hpp @@ -0,0 +1,224 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/mixins/MoveAnimator.hpp + * + * Declares the touchgfx::MoveAnimator class. + */ +#ifndef TOUCHGFX_MOVEANIMATOR_HPP +#define TOUCHGFX_MOVEANIMATOR_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A MoveAnimator makes the template class T able to animate a movement from its current + * position to a specified end position. The speed of the movement in both the X and Y + * direction can be controlled by supplying EasingEquations. The MoveAnimator performs a + * callback when the animation has finished. + * + * This mixin can be used on any Drawable. + */ +template +class MoveAnimator : public T +{ +public: + MoveAnimator() + : T(), + moveAnimationRunning(false), + moveAnimationCounter(0), + moveAnimationDelay(0), + moveAnimationDuration(0), + moveAnimationStartX(0), + moveAnimationStartY(0), + moveAnimationEndX(0), + moveAnimationEndY(0), + moveAnimationXEquation(), + moveAnimationYEquation(), + moveAnimationEndedCallback(0) + { + } + + /** + * Associates an action to be performed when the animation ends. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the MoveAnimator. + * + * @see clearMoveAnimationEndedAction + */ + void setMoveAnimationEndedAction(GenericCallback&>& callback) + { + moveAnimationEndedCallback = &callback; + } + + /** + * Clears the move animation ended action previously set by setMoveAnimationEndedAction. + * The effect is that any action set using setMoveAnimationEndedAction() will not be + * executed. + * + * @see setMoveAnimationEndedAction + */ + void clearMoveAnimationEndedAction() + { + moveAnimationEndedCallback = 0; + } + + /** + * Sets a delay on animations done by the MoveAnimator. + * + * @param delay The delay in ticks. + * + * @see getMoveAnimationDelay + */ + virtual void setMoveAnimationDelay(uint16_t delay) + { + moveAnimationDelay = delay; + } + + /** + * Gets the current animation delay. + * + * @return The current animation delay. + * + * @see setMoveAnimationDelay + */ + virtual uint16_t getMoveAnimationDelay() const + { + return moveAnimationDelay; + } + + /** + * Gets whether or not the move animation is running. + * + * @return true if the move animation is running. + */ + bool isMoveAnimationRunning() const + { + return moveAnimationRunning; + } + + /** + * Starts the move animation from the current position to the specified end position. + * The development of the position (X, Y) during the animation is described by the + * supplied EasingEquations. If no easing equation is given, the movement is performed + * linear. + * + * @param endX The X position at animation end. + * @param endY The Y position at animation end. + * @param duration The duration of the animation measured in ticks. + * @param xProgressionEquation (Optional) The equation that describes the development of the + * X position during the animation. Default is + * EasingEquations::linearEaseNone. + * @param yProgressionEquation (Optional) The equation that describes the development of the + * Y position during the animation. Default is + * EasingEquations::linearEaseNone. + */ + void startMoveAnimation(int16_t endX, int16_t endY, uint16_t duration, EasingEquation xProgressionEquation = &EasingEquations::linearEaseNone, EasingEquation yProgressionEquation = &EasingEquations::linearEaseNone) + { + if (!moveAnimationRunning) + { + Application::getInstance()->registerTimerWidget(this); + } + + moveAnimationCounter = 0; + moveAnimationStartX = T::getX(); + moveAnimationStartY = T::getY(); + moveAnimationEndX = endX; + moveAnimationEndY = endY; + moveAnimationDuration = duration; + moveAnimationXEquation = xProgressionEquation; + moveAnimationYEquation = yProgressionEquation; + + moveAnimationRunning = true; + + if (moveAnimationDelay == 0 && moveAnimationDuration == 0) + { + nextMoveAnimationStep(); // Set end position and shut down + } + } + + /** + * Cancel move animation and leave the Drawable in its current position. If the + * animation is not running, nothing is done. + */ + void cancelMoveAnimation() + { + if (moveAnimationRunning) + { + Application::getInstance()->unregisterTimerWidget(this); + moveAnimationRunning = false; + } + } + + /** The tick handler that handles the actual animation steps. */ + virtual void handleTickEvent() + { + T::handleTickEvent(); + nextMoveAnimationStep(); + } + +protected: + /** Execute next step in move animation and stop the timer if the animation has finished. */ + void nextMoveAnimationStep() + { + if (moveAnimationRunning) + { + moveAnimationCounter++; + if (moveAnimationCounter >= moveAnimationDelay) + { + // Adjust the used animationCounter for the startup delay + uint32_t actualAnimationCounter = moveAnimationCounter - moveAnimationDelay; + + int16_t deltaX = moveAnimationXEquation(actualAnimationCounter, 0, moveAnimationEndX - moveAnimationStartX, moveAnimationDuration); + int16_t deltaY = moveAnimationYEquation(actualAnimationCounter, 0, moveAnimationEndY - moveAnimationStartY, moveAnimationDuration); + + T::moveTo(moveAnimationStartX + deltaX, moveAnimationStartY + deltaY); + + if (moveAnimationCounter >= (uint32_t)(moveAnimationDelay + moveAnimationDuration)) + { + // End of animation + moveAnimationRunning = false; + moveAnimationCounter = 0; + Application::getInstance()->unregisterTimerWidget(this); + + if (moveAnimationEndedCallback && moveAnimationEndedCallback->isValid()) + { + moveAnimationEndedCallback->execute(*this); + } + } + } + } + } + + bool moveAnimationRunning; ///< True if the animation is running + uint16_t moveAnimationCounter; ///< Counter that is equal to the current step in the animation + uint16_t moveAnimationDelay; ///< The delay applied before animation start. Expressed in ticks. + uint16_t moveAnimationDuration; ///< The complete duration of the actual animation. Expressed in ticks. + int16_t moveAnimationStartX; ///< The X value at the beginning of the animation. + int16_t moveAnimationStartY; ///< The Y value at the beginning of the animation. + int16_t moveAnimationEndX; ///< The X value at the end of the animation. + int16_t moveAnimationEndY; ///< The Y value at the end of the animation. + EasingEquation moveAnimationXEquation; ///< EasingEquation expressing the development of the X value during the animation. + EasingEquation moveAnimationYEquation; ///< EasingEquation expressing the development of the Y value during the animation. + + GenericCallback&>* moveAnimationEndedCallback; ///< Animation ended Callback. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_MOVEANIMATOR_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/Snapper.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/Snapper.hpp new file mode 100644 index 0000000..4a57a78 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/mixins/Snapper.hpp @@ -0,0 +1,133 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/mixins/Snapper.hpp + * + * Declares the touchgfx::Snapper class. + */ +#ifndef TOUCHGFX_SNAPPER_HPP +#define TOUCHGFX_SNAPPER_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A mix-in that will make class T draggable and able to snap to a position when a drag + * operation has ended. The mix-in is able to perform callbacks when the snapper gets + * dragged and when the Snapper snaps to its snap position. + * + * @see Draggable + * + * @tparam T specifies the type to enable the Snap behavior to. + */ +template +class Snapper : public Draggable +{ +public: + Snapper() + : Draggable(), snapPositionX(0), snapPositionY(0), dragAction(0), snappedAction(0) + { + } + + virtual void handleDragEvent(const DragEvent& event) + { + Draggable::handleDragEvent(event); + + if (dragAction && dragAction->isValid()) + { + dragAction->execute(event); + } + } + + /** + * Handles the click events when the Snapper is clicked. It saves its current position + * as the snap position if the Snapper is pressed. This happens when the drag operation + * starts. + * + * The snapper will then move to the snap position when the click is released. This + * happens when the drag operation ends. + * + * @param event The click event. + */ + virtual void handleClickEvent(const ClickEvent& event) + { + T::handleClickEvent(event); + + if (event.getType() == ClickEvent::RELEASED) + { + if (snappedAction && snappedAction->isValid()) + { + snappedAction->execute(); + } + + T::moveTo(snapPositionX, snapPositionY); + } + else if (event.getType() == ClickEvent::PRESSED) + { + snapPositionX = T::getX(); + snapPositionY = T::getY(); + } + } + + /** + * Sets the position the Snapper should snap to. This position will be overridden with + * the Snappers current position when the Snapper is pressed. + * + * @param x The x coordinate. + * @param y The y coordinate. + */ + void setSnapPosition(int16_t x, int16_t y) + { + snapPositionX = x; + snapPositionY = y; + } + + /** + * Associates an action to be performed when the Snapper is dragged. + * + * @param callback The callback will be executed with the DragEvent. + * + * @see GenericCallback + */ + void setDragAction(GenericCallback& callback) + { + dragAction = &callback; + } + + /** + * Associates an action to be performed when the Snapper is snapped. + * + * @param [in] callback The callback to be executed on snap. + * + * @see GenericCallback + */ + void setSnappedAction(GenericCallback<>& callback) + { + snappedAction = &callback; + } + +private: + int16_t snapPositionX; + int16_t snapPositionY; + GenericCallback* dragAction; + GenericCallback<>* snappedAction; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SNAPPER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transforms/DisplayTransformation.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transforms/DisplayTransformation.hpp new file mode 100644 index 0000000..839a7e3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transforms/DisplayTransformation.hpp @@ -0,0 +1,108 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transforms/DisplayTransformation.hpp + * + * Declares the touchgfx::DisplayTransformation class. + */ +#ifndef TOUCHGFX_DISPLAYTRANSFORMATION_HPP +#define TOUCHGFX_DISPLAYTRANSFORMATION_HPP + +#include + +namespace touchgfx +{ +/** + * Defines transformations from display space to framebuffer space. The display might be + * (considered) in portrait mode from 0,0 to 272,480, while the actual framebuffer is + * from 0,0 to 480,272. This class handles the transformations. + */ +class DisplayTransformation +{ +public: + /** + * Transform x,y from display to framebuffer coordinates. + * + * @param [in,out] x the x part to translate. + * @param [in,out] y the y part to translate. + */ + static void transformDisplayToFrameBuffer(int16_t& x, int16_t& y); + + /** + * Transform x,y from display to framebuffer coordinates. + * + * @param [in,out] x the x part to translate. + * @param [in,out] y the y part to translate. + */ + static void transformDisplayToFrameBuffer(float& x, float& y); + + /** + * Transform x,y from framebuffer to display coordinates. + * + * @param [in,out] x the x part to translate. + * @param [in,out] y the y part to translate. + */ + static void transformFrameBufferToDisplay(int16_t& x, int16_t& y); + + /** + * Transform x,y from coordinates relative to the in rect to framebuffer coordinates. + * + * Transform x,y from coordinates relative to the in rect to framebuffer coordinates. + * + * @param [in,out] x the x part to translate. + * @param [in,out] y the y part to translate. + * @param in the rectangle defining the coordinate space. + */ + static void transformDisplayToFrameBuffer(int16_t& x, int16_t& y, const Rect& in); + + /** + * Transform x,y from coordinates relative to the in rect to framebuffer coordinates. + * + * Transform x,y from coordinates relative to the in rect to framebuffer coordinates. + * + * @param [in,out] x the x part to translate. + * @param [in,out] y the y part to translate. + * @param in the rectangle defining the coordinate space. + */ + static void transformDisplayToFrameBuffer(float& x, float& y, const Rect& in); + + /** + * Transform rectangle from display to framebuffer coordinates. + * + * @param [in,out] r the rectangle to translate. + */ + static void transformDisplayToFrameBuffer(Rect& r); + + /** + * Transform rectangle from framebuffer to display coordinates. + * + * @param [in,out] r the rectangle to translate. + */ + static void transformFrameBufferToDisplay(Rect& r); + + /** + * Transform rectangle r from coordinates relative to the in rect to framebuffer + * coordinates. + * + * Transform rectangle r from coordinates relative to the in rect to framebuffer + * coordinates. + * + * @param [in,out] r the rectangle to translate. + * @param in the rectangle defining the coordinate space. + */ + static void transformDisplayToFrameBuffer(Rect& r, const Rect& in); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_DISPLAYTRANSFORMATION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transforms/TouchCalibration.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transforms/TouchCalibration.hpp new file mode 100644 index 0000000..6137a2f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transforms/TouchCalibration.hpp @@ -0,0 +1,76 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transforms/TouchCalibration.hpp + * + * Declares the touchgfx::TouchCalibration class. + */ +#ifndef TOUCHGFX_TOUCHCALIBRATION_HPP +#define TOUCHGFX_TOUCHCALIBRATION_HPP + +#include + +namespace touchgfx +{ +/** + * Calibrates a touch coordinate. + * + * Class TouchCalibraiton is responsible for translating coordinates (Point) based on + * matrix of calibration values. + */ +class TouchCalibration +{ +public: + TouchCalibration() + { + matrix.Divider = 0; + } + + /** + * Initializes the calibration matrix based on reference and measured values. + * + * @param ref Pointer to array of three reference points. + * @param scr Pointer to array of three measured points. + */ + static void setCalibrationMatrix(const Point* ref, const Point* scr); + + /** + * Translates the specified point using the matrix. If matrix has not been initialized, + * p is not modified. + * + * @param [in,out] p The point to translate. + */ + static void translatePoint(Point& p); + +private: + static int32_t muldiv(int32_t factor1, int32_t clzu1, int32_t factor2, int32_t divisor, int32_t& remainder); + static uint32_t muldivu(const uint32_t factor1, const uint32_t clzu1, const uint32_t factor2, const uint32_t clzu2, const uint32_t divisor, uint32_t& remainder); + + static int32_t clzu(uint32_t x); + + /** + * A matrix. See http://www.embedded.com/design/system-integration/4023968/How-To-Calibrate-Touch-Screens + * for calibration technique by Carlos E. Vidales. + */ + struct Matrix + { + int32_t An, Bn, Cn, Dn, En, Fn, Divider; + int32_t clzuAn, clzuBn, clzuDn, clzuEn; + }; + + static Matrix matrix; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TOUCHCALIBRATION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/BlockTransition.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/BlockTransition.hpp new file mode 100644 index 0000000..10b737d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/BlockTransition.hpp @@ -0,0 +1,128 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transitions/BlockTransition.hpp + * + * Declares the touchgfx::BlockTransition class. + */ +#ifndef TOUCHGFX_BLOCKTRANSITION_HPP +#define TOUCHGFX_BLOCKTRANSITION_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A Transition that draws two small blocks in every frame. It is + * therefore very useful on MCUs with limited performance. + */ +class BlockTransition : public Transition +{ +public: + /** + * Initializes a new instance of the BlockTransition class. + * + * @param transitionSteps (Optional) Number of steps in the transition animation. + */ + BlockTransition() + : Transition(), + animationCounter(0) + { + // 8x6 blocks, with 8 blocks on the longest edge + if (HAL::DISPLAY_WIDTH > HAL::DISPLAY_HEIGHT) + { + blockWidth = (HAL::DISPLAY_WIDTH + 7) / 8; + blockHeight = (HAL::DISPLAY_HEIGHT + 5) / 6; + blocksHorizontal = 8; + } + else + { + blockWidth = (HAL::DISPLAY_WIDTH + 5) / 6; + blockHeight = (HAL::DISPLAY_HEIGHT + 7) / 8; + blocksHorizontal = 6; + } + } + + /** + * Handles the tick event when transitioning. It uncovers and + * invalidates two blocks in every frame, for a total of 24 + * frames. + */ + virtual void handleTickEvent() + { + const int blocks = 48; + // "Random" sequence of blocks to invalidate + const int indeces[blocks] = { 20, 11, 47, 14, 10, 0, 18, 28, 13, 6, 2, 41, + 44, 5, 3, 17, 36, 46, 26, 15, 29, 39, 25, 12, + 19, 24, 7, 38, 37, 30, 9, 43, 4, 31, 22, 23, + 35, 16, 32, 42, 8, 1, 40, 33, 21, 27, 34, 45 }; + + Transition::handleTickEvent(); + + if (animationCounter == 0 && HAL::USE_DOUBLE_BUFFERING) + { + Application::getInstance()->copyInvalidatedAreasFromTFTToClientBuffer(); + } + + if (animationCounter < blocks) + { + int blocks_per_tick = 2; + while (blocks_per_tick-- > 0 && animationCounter < blocks) + { + // Invalidate next block in sequence + const int index = indeces[animationCounter]; + + const int16_t x = (index % blocksHorizontal) * blockWidth; + const int16_t y = (index / blocksHorizontal) * blockHeight; + + Rect invRect(x, y, blockWidth, blockHeight); + screenContainer->invalidateRect(invRect); + animationCounter++; + } + } + else + { + done = true; + } + } + + virtual void tearDown() + { + } + + virtual void init() + { + Transition::init(); + } + + /** + * Block transition does not require an invalidation. Invalidation + * is handled by the class. Do no invalidation initially. + */ + virtual void invalidate() + { + } + +private: + uint16_t blockWidth; + uint16_t blockHeight; + uint16_t blocksHorizontal; + uint8_t animationCounter; ///< Current step in the transition animation. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BLOCKTRANSITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/CoverTransition.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/CoverTransition.hpp new file mode 100644 index 0000000..a5cc157 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/CoverTransition.hpp @@ -0,0 +1,261 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transitions/CoverTransition.hpp + * + * Declares the touchgfx::CoverTransition class. + */ +#ifndef TOUCHGFX_COVERTRANSITION_HPP +#define TOUCHGFX_COVERTRANSITION_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A Transition that slides the new screen over the previous \e from the given direction. + */ +template +class CoverTransition : public Transition +{ +public: + /** + * Initializes a new instance of the CoverTransition class. + * + * @param transitionSteps (Optional) Number of steps in the transition animation. + */ + CoverTransition(const uint8_t transitionSteps = 20) + : Transition(), + handleTickCallback(this, &CoverTransition::tickMoveDrawable), + animationSteps(transitionSteps), + animationCounter(0), + calculatedValue(0), + movedToPos(0), + solid() + { + switch (templateDirection) + { + case EAST: + targetValue = -HAL::DISPLAY_WIDTH; + break; + case WEST: + targetValue = HAL::DISPLAY_WIDTH; + break; + case NORTH: + targetValue = HAL::DISPLAY_HEIGHT; + break; + case SOUTH: + targetValue = -HAL::DISPLAY_HEIGHT; + break; + default: + done = true; + // Nothing to do here + break; + } + + // Ensure that the solid area covers the entire screen + solid.setPosition(0, 0, HAL::DISPLAY_WIDTH, HAL::DISPLAY_HEIGHT); + } + + /** + * Handles the tick event when transitioning. It moves the contents of the Screen's + * container. The direction of the transition determines the direction the contents of + * the container moves. + */ + virtual void handleTickEvent() + { + Transition::handleTickEvent(); + + // Calculate new position or stop animation + animationCounter++; + if (animationCounter <= animationSteps) + { + // Calculate value in [0;targetValue] + calculatedValue = EasingEquations::cubicEaseOut(animationCounter, 0, targetValue, animationSteps); + + // Note: Result of "calculatedValue & 1" is compiler dependent for negative values of calculatedValue + if (calculatedValue % 2) + { + // Optimization: calculatedValue is odd, add 1/-1 to move drawables modulo 32 bits in framebuffer + calculatedValue += (calculatedValue > 0 ? 1 : -1); + } + } + else + { + // Final step: stop the animation + done = true; + animationCounter = 0; + return; + } + + // Convert the calculated value to delta value relative to current moved-to position + calculatedValue -= movedToPos; + movedToPos += calculatedValue; + + // The Cover Transition only draws to parts of the non-TFT framebuffer. To avoid glitches + // In Double buffering mode both framebuffers must be identical. + // + // The first tick of a Cover Transition will cover "calculatedValue" pixels vertically or horizontally + // depending on the speed of the transition, so there's no need to transfer that. + if (animationCounter == 1 && HAL::USE_DOUBLE_BUFFERING) + { + Rect rect; + switch (templateDirection) + { + case EAST: + rect.x = 0; + rect.y = 0; + rect.width = HAL::DISPLAY_WIDTH + calculatedValue; + rect.height = HAL::DISPLAY_HEIGHT; + break; + case WEST: + rect.x = calculatedValue; + rect.y = 0; + rect.width = HAL::DISPLAY_WIDTH - calculatedValue; + rect.height = HAL::DISPLAY_HEIGHT; + break; + case NORTH: + rect.x = 0; + rect.y = calculatedValue; + rect.width = HAL::DISPLAY_WIDTH; + rect.height = HAL::DISPLAY_HEIGHT - calculatedValue; + break; + case SOUTH: + rect.x = 0; + rect.y = 0; + rect.width = HAL::DISPLAY_WIDTH; + rect.height = HAL::DISPLAY_HEIGHT + calculatedValue; + break; + default: + // Nothing to do here + break; + } + + // Get the currently displayed framebuffer + uint16_t* tftFb = HAL::getInstance()->getTFTFrameBuffer(); + + Rect source; + source.x = 0; + source.y = 0; + source.width = HAL::DISPLAY_WIDTH; + source.height = HAL::DISPLAY_HEIGHT; + + // Copy rect from tft to client framebuffer + HAL::getInstance()->lcd().blitCopy((const uint16_t*)tftFb, source, rect, 255, false); + } + + // Move children with delta value for X or Y + screenContainer->forEachChild(&handleTickCallback); + } + + virtual void tearDown() + { + screenContainer->remove(solid); + } + + virtual void init() + { + Transition::init(); + Callback initCallback(this, &CoverTransition::initMoveDrawable); + screenContainer->forEachChild(&initCallback); + screenContainer->add(solid); + } + +protected: + /** + * Moves the Drawable to its initial position just outside of the visible area of the + * display. + * + * @param [in] d The Drawable to move. + */ + virtual void initMoveDrawable(Drawable& d) + { + switch (templateDirection) + { + case EAST: + d.moveRelative(HAL::DISPLAY_WIDTH, 0); + break; + case WEST: + d.moveRelative(-HAL::DISPLAY_WIDTH, 0); + break; + case NORTH: + d.moveRelative(0, -HAL::DISPLAY_HEIGHT); + break; + case SOUTH: + d.moveRelative(0, HAL::DISPLAY_HEIGHT); + break; + default: + // Nothing to do here + break; + } + } + + /** + * Moves the Drawable to the new position as calculated in handleTickEvent(). + * + * @param [in] d The Drawable to move. + */ + virtual void tickMoveDrawable(Drawable& d) + { + switch (templateDirection) + { + case EAST: + case WEST: + d.moveRelative(calculatedValue, 0); + break; + case NORTH: + case SOUTH: + d.moveRelative(0, calculatedValue); + break; + default: + // Special case, do not move. Class NoTransition can be used instead. + done = true; + break; + } + } + +private: + class FullSolidRect : public Widget + { + public: + virtual Rect getSolidRect() const + { + return Rect(0, 0, getWidth(), getHeight()); + } + + virtual void draw(const Rect& area) const + { + } + }; + + Callback handleTickCallback; ///< Callback used for tickMoveDrawable(). + + const uint8_t animationSteps; ///< Number of steps the transition should move per complete animation. + uint8_t animationCounter; ///< Current step in the transition animation. + int16_t targetValue; ///< The target value for the transition animation. + int16_t calculatedValue; ///< The calculated X or Y value to move the snapshot and the children. + int16_t movedToPos; + FullSolidRect solid; ///< A solid rect that covers the entire screen to avoid copying elements outside +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_COVERTRANSITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp new file mode 100644 index 0000000..add4ab5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/NoTransition.hpp @@ -0,0 +1,43 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transitions/NoTransition.hpp + * + * Declares the touchgfx::NoTransition class. + */ +#ifndef TOUCHGFX_NOTRANSITION_HPP +#define TOUCHGFX_NOTRANSITION_HPP + +#include + +namespace touchgfx +{ +/** + * The most simple Transition without any visual effects. THe screen transition is done by + * immediately replace the current Screen with a new Screen. + * + * @see Transition + */ +class NoTransition : public Transition +{ +public: + /** Indicates that the transition is done after the first tick. */ + virtual void handleTickEvent() + { + done = true; + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_NOTRANSITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/SlideTransition.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/SlideTransition.hpp new file mode 100644 index 0000000..d52cc53 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/SlideTransition.hpp @@ -0,0 +1,238 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transitions/SlideTransition.hpp + * + * Declares the touchgfx::SlideTransition class. + */ +#ifndef TOUCHGFX_SLIDETRANSITION_HPP +#define TOUCHGFX_SLIDETRANSITION_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A Transition that slides from one screen to the next. It does so by moving a SnapShotWidget + * with a snapshot of the Screen transitioning away from, and by moving the contents of + * Screen transitioning to. + * + * @see Transition + */ +template +class SlideTransition : public Transition +{ +public: + /** + * Initializes a new instance of the SlideTransition class. + * + * @param transitionSteps (Optional) Number of steps (ticks) in the transition animation, default is 20. + */ + SlideTransition(const uint8_t transitionSteps = 20) + : Transition(), + snapshot(), + snapshotPtr(&snapshot), + handleTickCallback(this, &SlideTransition::tickMoveDrawable), + animationSteps(transitionSteps), + animationCounter(0), + calculatedValue(0) + { + if (HAL::USE_ANIMATION_STORAGE) + { + snapshot.setPosition(0, 0, HAL::DISPLAY_WIDTH, HAL::DISPLAY_HEIGHT); + snapshot.makeSnapshot(); + + switch (templateDirection) + { + case EAST: + targetValue = -HAL::DISPLAY_WIDTH; + break; + case WEST: + targetValue = HAL::DISPLAY_WIDTH; + break; + case NORTH: + targetValue = HAL::DISPLAY_HEIGHT; + break; + case SOUTH: + targetValue = -HAL::DISPLAY_HEIGHT; + break; + default: + done = true; + // Nothing to do here + break; + } + } + } + + /** + * Handles the tick event when transitioning. It moves the contents of the Screen's + * container and a SnapshotWidget with a snapshot of the previous Screen. The direction + * of the transition determines the direction the contents of the container and the + * SnapshotWidget moves. + */ + virtual void handleTickEvent() + { + if (!HAL::USE_ANIMATION_STORAGE) + { + done = true; + return; + } + + Transition::handleTickEvent(); + + // Calculate new position or stop animation + animationCounter++; + if (animationCounter <= animationSteps) + { + // Calculate value in [0;targetValue] + calculatedValue = EasingEquations::cubicEaseOut(animationCounter, 0, targetValue, animationSteps); + + // Note: Result of "calculatedValue & 1" is compiler dependent for negative values of calculatedValue + if (calculatedValue % 2) + { + // Optimization: calculatedValue is odd, add 1/-1 to move drawables modulo 32 bits in framebuffer + calculatedValue += (calculatedValue > 0 ? 1 : -1); + } + } + else + { + // Final step: stop the animation + done = true; + animationCounter = 0; + return; + } + + // Move snapshot + switch (templateDirection) + { + case EAST: + case WEST: + // Convert to delta value relative to current X + calculatedValue -= snapshot.getX(); + snapshot.moveRelative(calculatedValue, 0); + break; + case NORTH: + case SOUTH: + // Convert to delta value relative to current Y + calculatedValue -= snapshot.getY(); + snapshot.moveRelative(0, calculatedValue); + break; + default: + done = true; + // Nothing to do here + break; + } + + // Move children with delta value for X or Y + screenContainer->forEachChild(&handleTickCallback); + } + + virtual void tearDown() + { + if (HAL::USE_ANIMATION_STORAGE && screenContainer) + { + screenContainer->remove(snapshot); + } + } + + virtual void init() + { + if (HAL::USE_ANIMATION_STORAGE) + { + Transition::init(); + + Callback initCallback(this, &SlideTransition::initMoveDrawable); + screenContainer->forEachChild(&initCallback); + + screenContainer->add(snapshot); + } + } + +protected: + /** + * Moves the Drawable to its initial position, just outside the actual display. + * + * @param [in] d The Drawable to move. + */ + virtual void initMoveDrawable(Drawable& d) + { + switch (templateDirection) + { + case EAST: + d.moveRelative(HAL::DISPLAY_WIDTH, 0); + break; + case WEST: + d.moveRelative(-HAL::DISPLAY_WIDTH, 0); + break; + case NORTH: + d.moveRelative(0, -HAL::DISPLAY_HEIGHT); + break; + case SOUTH: + d.moveRelative(0, HAL::DISPLAY_HEIGHT); + break; + default: + // Nothing to do here + break; + } + } + + /** + * Moves the Drawable. + * + * @param [in] d The Drawable to move. + */ + virtual void tickMoveDrawable(Drawable& d) + { + if (&d == snapshotPtr) + { + return; + } + + switch (templateDirection) + { + case EAST: + case WEST: + d.moveRelative(calculatedValue, 0); + break; + case NORTH: + case SOUTH: + d.moveRelative(0, calculatedValue); + break; + default: + // Special case, do not move. Class NoTransition can be used instead. + done = true; + break; + } + } + + SnapshotWidget snapshot; ///< The SnapshotWidget that is moved when transitioning. + SnapshotWidget* snapshotPtr; ///< Pointer pointing to the snapshot used in this transition.The snapshot pointer + +private: + Callback handleTickCallback; ///< Callback used for tickMoveDrawable(). + + const uint8_t animationSteps; ///< Number of steps the transition should move per complete animation. + uint8_t animationCounter; ///< Current step in the transition animation. + int16_t targetValue; ///< The target value for the transition animation. + int16_t calculatedValue; ///< The calculated X or Y value for the snapshot and the children. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SLIDETRANSITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp new file mode 100644 index 0000000..b37e8e7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/Transition.hpp @@ -0,0 +1,111 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transitions/Transition.hpp + * + * Declares the touchgfx::Transition class. + */ +#ifndef TOUCHGFX_TRANSITION_HPP +#define TOUCHGFX_TRANSITION_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The Transition class is the base class for Transitions. Implementations of Transition defines + * what happens when transitioning between Screens, which typically involves visual + * effects. An example of a transition implementation can be seen in example + * custom_transition_example. The most basic transition is the NoTransition class that + * does a transition without any visual effects. + * + * @see NoTransition, SlideTransition + */ +class Transition +{ +public: + /** Initializes a new instance of the Transition class. */ + Transition() + : screenContainer(0), done(false) + { + } + + /** Finalizes an instance of the Transition class. */ + virtual ~Transition() + { + } + + /** Called for every tick when transitioning. */ + virtual void handleTickEvent() + { + } + + /** + * Query if the transition is done transitioning. It is the responsibility of the + * inheriting class to set the underlying done flag once the transition has been + * completed. + * + * @return True if the transition is done, false otherwise. + */ + bool isDone() const + { + return done; + } + + /** + * Tears down the Animation. Called before the destructor is called, when the + * application changes the transition. + */ + virtual void tearDown() + { + } + + /** + * Initializes the transition. Called after the constructor is called, when the + * application changes the transition. + */ + virtual void init() + { + } + + /** + * Invalidates the screen when starting the Transition. Default is + * to invalidate the whole screen. Subclasses can do partial + * invalidation. + */ + virtual void invalidate() + { + Application::getInstance()->invalidate(); + } + + /** + * Sets the Screen Container. Is used by Screen to enable the transition to access the + * Container. + * + * @param [in] cont The Container the transition should have access to. + */ + virtual void setScreenContainer(Container& cont) + { + screenContainer = &cont; + } + +protected: + Container* screenContainer; ///< The screen Container of the Screen transitioning to. + bool done; ///< Flag that indicates when the transition is done. This should be set by implementing classes. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TRANSITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/WipeTransition.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/WipeTransition.hpp new file mode 100644 index 0000000..557027d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/transitions/WipeTransition.hpp @@ -0,0 +1,235 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/transitions/WipeTransition.hpp + * + * Declares the touchgfx::WipeTransition class. + */ +#ifndef TOUCHGFX_WIPETRANSITION_HPP +#define TOUCHGFX_WIPETRANSITION_HPP + +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A Transition that expands the new screen over the previous from + * the given direction. This transition only draws the pixels in the + * framebuffer once, and never moves any pixels. It is therefore very + * useful on MCUs with limited performance. + */ +template +class WipeTransition : public Transition +{ +public: + /** + * A Widget that reports solid and but does not draw anything. + */ + class FullSolidRect : public Widget + { + public: + virtual Rect getSolidRect() const + { + return Rect(0U, 0U, rect.width, rect.height); + } + + virtual void draw(const Rect& area) const + { + } + }; + + /** + * Initializes a new instance of the WipeTransition class. + * + * @param transitionSteps (Optional) Number of steps in the transition animation. + */ + WipeTransition(const uint8_t transitionSteps = 20) + : Transition(), + animationSteps(transitionSteps), + animationCounter(0), + calculatedValue(0), + solid() + { + switch (templateDirection) + { + case EAST: + case WEST: + targetValue = HAL::DISPLAY_WIDTH; + break; + case NORTH: + case SOUTH: + targetValue = HAL::DISPLAY_HEIGHT; + break; + default: + done = true; + // Nothing to do here + break; + } + + // Ensure that the solid area covers the entire screen + solid.setPosition(0, 0, HAL::DISPLAY_WIDTH, HAL::DISPLAY_HEIGHT); + } + + /** + * Handles the tick event when transitioning. It uncovers and + * invalidates increasing parts of the new screen elements. + */ + virtual void handleTickEvent() + { + Transition::handleTickEvent(); + animationCounter++; + + // Calculate new position or stop animation + if (animationCounter <= (animationSteps)) + { + // Calculate value in [0;targetValue] + calculatedValue = EasingEquations::cubicEaseOut(animationCounter, 0, targetValue, animationSteps); + + // Note: Result of "calculatedValue & 1" is compiler dependent for negative values of calculatedValue + if (calculatedValue % 2) + { + // Optimization: calculatedValue is odd, add 1/-1 to move drawables modulo 32 bits in framebuffer + calculatedValue += (calculatedValue > 0 ? 1 : -1); + } + } + else + { + // Final step: stop the animation + done = true; + animationCounter = 0; + return; + } + + // calculatedValue is the width/height of the visible area + + switch (templateDirection) + { + case EAST: + { + // Cover must have width of remaining part + const uint16_t prevSolidWidth = solid.getWidth(); + solid.setWidth(HAL::DISPLAY_WIDTH - calculatedValue); + + // Invalidate the uncovered part + const uint16_t delta = prevSolidWidth - solid.getWidth(); + Rect r(solid.getWidth(), 0, delta, HAL::DISPLAY_HEIGHT); + screenContainer->invalidateRect(r); + break; + } + case WEST: + { + // Cover must have width of remaining part and start after uncovered + const uint16_t prevSolidPos = solid.getX(); + solid.setWidth(HAL::DISPLAY_WIDTH - calculatedValue); + solid.setX(calculatedValue); + + // Invalidate the uncovered part + const uint16_t delta = calculatedValue - prevSolidPos; + Rect r(prevSolidPos, 0, delta, HAL::DISPLAY_HEIGHT); + screenContainer->invalidateRect(r); + break; + } + case NORTH: + { + // Cover must have height of remaining part and start after uncovered + const uint16_t prevSolidPos = solid.getY(); + solid.setHeight(HAL::DISPLAY_HEIGHT - calculatedValue); + solid.setY(calculatedValue); + + // Invalidate the uncovered part + const uint16_t delta = calculatedValue - prevSolidPos; + Rect r(0, prevSolidPos, HAL::DISPLAY_WIDTH, delta); + screenContainer->invalidateRect(r); + break; + } + case SOUTH: + { + // Cover must have height of remaining part + const uint16_t prevSolidHeight = solid.getHeight(); + solid.setHeight(HAL::DISPLAY_HEIGHT - calculatedValue); + + // Invalidate the uncovered part + const uint16_t delta = prevSolidHeight - solid.getHeight(); + Rect r(0, solid.getHeight(), HAL::DISPLAY_WIDTH, delta); + screenContainer->invalidateRect(r); + break; + } + default: + // Special case, do not move. Class NoTransition can be used instead. + done = true; + break; + } + + // The WipeTransition only draws to parts of the non-TFT + // framebuffer. To avoid glitches in Double buffering mode + // both framebuffers must be made identical. + // + // In the first tick WipeTransition cover "calculatedValue" + // pixels vertically or horizontally depending on the speed of + // the transition, so there's no need to transfer that. The + // solid Widget covers the rest, so we copy those pixels. + if (animationCounter == 1 && HAL::USE_DOUBLE_BUFFERING) + { + Rect rect = solid.getRect(); // Part to copy between buffers + + // Get the currently displayed framebuffer + uint16_t* tftFb = HAL::getInstance()->getTFTFrameBuffer(); + + Rect source; + source.x = 0; + source.y = 0; + source.width = HAL::DISPLAY_WIDTH; + source.height = HAL::DISPLAY_HEIGHT; + + // Copy rect from tft to client framebuffer + HAL::getInstance()->lcd().blitCopy((const uint16_t*)tftFb, source, rect, 255, false); + } + } + + virtual void tearDown() + { + screenContainer->remove(solid); + } + + virtual void init() + { + Transition::init(); + // Add the solid (and not-drawing-anything) widget on top to cover the other widgets + screenContainer->add(solid); + } + + /** + * Wipe transition does not require an invalidation. Invalidation + * is handled by the class. Do no invalidation initially. + */ + virtual void invalidate() + { + } + +private: + const uint8_t animationSteps; ///< Number of steps the transition should move per complete animation. + uint8_t animationCounter; ///< Current step in the transition animation. + int16_t targetValue; ///< The target value for the transition animation. + int16_t calculatedValue; ///< The calculated X or Y value to move the snapshot and the children. + FullSolidRect solid; ///< A solid rect that covers the entire screen to avoid copying elements outside +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_WIPETRANSITION_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AbstractButton.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AbstractButton.hpp new file mode 100644 index 0000000..f8c42f3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AbstractButton.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/AbstractButton.hpp + * + * Declares the touchgfx::AbstractButton class + */ +#ifndef TOUCHGFX_ABSTRACTBUTTON_HPP +#define TOUCHGFX_ABSTRACTBUTTON_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * This class defines an abstract interface for button-like elements. A button is a clickable + * element that has two states: pressed and released. A button also has an action that + * is executed when the button goes from state pressed to state released. + */ +class AbstractButton : public Widget +{ +public: + /** Sets this Widget touchable so the user can interact with buttons. */ + AbstractButton() + : Widget(), action(), pressed(false) + { + setTouchable(true); + } + + /** + * Updates the current state of the button. The state can be either pressed or released, + * and if the new state is different from the current state, the button is also + * invalidated to force a redraw. + * + * If the button state is changed from ClickEvent::PRESSED to ClickEvent::RELEASED, the + * associated action (if any) is also executed. + * + * @param event Information about the click. + */ + virtual void handleClickEvent(const ClickEvent& event); + + /** + * Associates an action with the button. The action is performed when the AbstractButton + * is in the pressed state, goes to the released. + * + * @param callback The callback to be executed. The callback will be executed with a + * reference to the AbstractButton. + * + * @see GenericCallback, handleClickEvent, ClickEvent + */ + void setAction(GenericCallback& callback) + { + action = &callback; + } + + /** + * Executes the previously set action. + * + * @see setAction + */ + virtual void executeAction() + { + if (action && action->isValid()) + { + action->execute(*this); + } + } + + /** + * Function to determine if the AbstractButton is currently pressed. + * + * @return true if button is pressed, false otherwise. + */ + virtual bool getPressedState() const + { + return pressed; + } + +protected: + GenericCallback* action; ///< The callback to be executed when this AbstractButton is clicked + + bool pressed; ///< Is the button pressed or released? True if pressed. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTBUTTON_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AnimatedImage.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AnimatedImage.hpp new file mode 100644 index 0000000..b2a0291 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AnimatedImage.hpp @@ -0,0 +1,200 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/AnimatedImage.hpp + * + * Declares the touchgfx::AnimatedImage class. + */ +#ifndef TOUCHGFX_ANIMATEDIMAGE_HPP +#define TOUCHGFX_ANIMATEDIMAGE_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A widget capable of basic animation using a range of bitmaps. The AnimatedImage is capable of + * running the animation from start to end or, in reverse order, end to start. It is + * capable of doing a single animation or looping the animation until stopped or paused. + */ +class AnimatedImage : public Image +{ +public: + /** + * Constructs an AnimatedImage. The start and the end specifies the range of bitmaps to + * be used for animation. The update interval defines how often the animation should be + * updated. The animation will iterate over the bitmaps that lies between the IDs of + * start and end, both included. + * + * @param start Defines the start of the range of images in the animation. + * @param end Defines the end of the range of images in the animation. + * @param updateInterval (Optional) Defines the number of ticks between each animation step. + * Higher value results in a slower animation. Default is to + * update the image on every tick. + */ + AnimatedImage(const BitmapId& start, const BitmapId& end, const uint8_t& updateInterval = 1) + : Image(Bitmap(start)), + animationDoneAction(0), + startId(start), + endId(end), + updateTicksInterval(updateInterval), + ticksSinceUpdate(0), + reverse(false), + loopAnimation(false), + running(false) + { + } + + /** + * Constructs an AnimatedImage without initializing bitmaps. + * + * @param updateInterval (Optional) Defines the number of ticks between each animation step. + * Higher value results in a slower animation. + * + * @note The bitmaps to display must be configured through set setBitmaps function before this + * widget displays anything. + */ + AnimatedImage(const uint8_t& updateInterval = 1) + : animationDoneAction(0), + startId(BITMAP_INVALID), + endId(BITMAP_INVALID), + updateTicksInterval(updateInterval), + ticksSinceUpdate(0), + reverse(false), + loopAnimation(false), + running(false) + { + } + + /** + * Starts the animation with the given parameters for animation direction, normal or + * reverse, whether to restart the animation and finally if the animation should loop + * automatically upon completion. + * + * @param rev Defines if the animation should be performed in reverse order. + * @param reset (Optional) Defines if the animation should reset and start from the first (or + * last if reverse order) bitmap. + * @param loop (Optional) Defines if the animation should loop or do a single animation. + */ + virtual void startAnimation(const bool rev, const bool reset = false, const bool loop = false); + + /** + * Stops and resets the animation. If the animation should not reset to the first image + * in the animation sequence, use pauseAnimation(). + * + * @see startAnimation, pauseAnimation + */ + virtual void stopAnimation(); + + /** + * Toggles the running state of an animation. Pauses the animation if the animation is + * running. Continues the animation if previously paused. + * + * @see stopAnimation + */ + virtual void pauseAnimation(); + + virtual void handleTickEvent(); + + /** + * Associates an action to be performed when the animation of the AnimatedImage is done. + * If the animation is set to loop at the end, the action is also triggered when the + * animation starts over. + * + * @param callback The callback is executed when done. The callback is given the + * animated image. + */ + void setDoneAction(GenericCallback& callback) + { + animationDoneAction = &callback; + } + + /** + * Gets the running state of the AnimatedImage. + * + * @return true if the animation is currently running, false otherwise. + */ + bool isAnimatedImageRunning() const + { + return running; + } + + /** + * Query if this object is running in reverse. + * + * @return true if the animation is performed in reverse order. + */ + bool isReverse() + { + return reverse; + } + + /** + * @copydoc Image::setBitmap(const Bitmap&) + * + * @see setBitmaps, setBitmapEnd + * + * @note This only sets the start image. + */ + virtual void setBitmap(const Bitmap& bmp); + + /** + * Sets the end bitmap for this AnimatedImage sequence. + * + * @param bmp The bitmap. + * + * @see setBitmaps, setBitmap + */ + virtual void setBitmapEnd(const Bitmap& bmp); + + /** + * Sets the bitmaps that are used by the animation. + * + * The animation will iterate over the bitmaps that lies between the IDs of start and + * end, both inclusive. + * + * @param start Defines the start of the range of images in the animation. + * @param end Defines the end of the range of images in the animation. + * + * @see setBitmap, setBitmapEnd + */ + void setBitmaps(BitmapId start, BitmapId end); + + /** + * Sets the update interval. The value specifies the number of ticks between each step + * of the animation. The default update interval for animated images is 1, which means + * results in the fastest possible animation. + * + * @param updateInterval Defines the number of ticks between each animation step. Higher value + * results in a slower animation. + */ + void setUpdateTicksInterval(uint8_t updateInterval); + +protected: + GenericCallback* animationDoneAction; ///< Pointer to the callback to be executed when animation is done. + + BitmapId startId; ///< Id of first bitmap in animation. + BitmapId endId; ///< Id of last bitmap in animation. + uint8_t updateTicksInterval; ///< Number of ticks between each animation update (image change). + uint8_t ticksSinceUpdate; ///< Number of ticks since last animation update. + bool reverse; ///< If true, run in reverse direction (last to first). + bool loopAnimation; ///< If true, continuously loop animation. + bool running; ///< If true, animation is running. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ANIMATEDIMAGE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AnimationTextureMapper.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AnimationTextureMapper.hpp new file mode 100644 index 0000000..f10c5f9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/AnimationTextureMapper.hpp @@ -0,0 +1,140 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/AnimationTextureMapper.hpp + * + * Declares the touchgfx::AnimationTextureMapper class. + */ +#ifndef TOUCHGFX_ANIMATIONTEXTUREMAPPER_HPP +#define TOUCHGFX_ANIMATIONTEXTUREMAPPER_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A TextureMapper with animation capabilities. Note that the angles of the TextureMapper is + * normalized to lie in the range [0; 2PI[ at the beginning at the animation. The end + * angles should be relative to this and are limited to values in the range [-32.7; + * 32.7]. + */ +class AnimationTextureMapper : public TextureMapper +{ +public: + /** Values that represent different animation parameter. */ + enum AnimationParameter + { + X_ROTATION, ///< Rotation around the X axis + Y_ROTATION, ///< Rotation around the Y axis + Z_ROTATION, ///< Rotation around the Z axis + SCALE ///< Scaling of the image + }; + + static const int NUMBER_OF_ANIMATION_PARAMETERS = SCALE + 1; ///< Number of animation parameters + + AnimationTextureMapper(); + + /** + * Associates an action to be performed for every step in the animation. Will not be called + * during the delay period. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the AnimationTextureMapper. + * + * @see GenericCallback + */ + void setTextureMapperAnimationStepAction(GenericCallback& callback); + + /** + * Associates an action to be performed when the animation ends. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the AnimationTextureMapper. + * + * @see GenericCallback + */ + void setTextureMapperAnimationEndedAction(GenericCallback& callback); + + /** + * Gets whether or not the animation is running. + * + * @return true if the animation is running. + */ + virtual bool isTextureMapperAnimationRunning() const; + + /** + * Sets up the animation for a specific parameter (angle/scale) for the next animation. + * The specific parameter is chosen using the AnimationType enum. AnimationTypes that + * are not setup using this method will keep their value during the animation. + * + * @param parameter The parameter of the TextureMapper that should be animated. + * @param endValue The end value for the parameter. + * @param duration The duration for the animation of the parameter. Specified in + * ticks. + * @param delay The delay before the animation of the parameter starts. + * Specified in ticks. + * @param progressionEquation (Optional) the progression equation for the animation of this + * parameter. Default is EasingEquations::linearEaseNone. + */ + virtual void setupAnimation(AnimationParameter parameter, float endValue, uint16_t duration, uint16_t delay, EasingEquation progressionEquation = &EasingEquations::linearEaseNone); + + /** + * Starts the animation from the current position to the specified end angles/scale, as + * specified by one or more calls to setupAnimation(). + */ + virtual void startAnimation(); + + /** + * Cancel move animation. Stops any running animation at the current position regardless + * of the progress made so far. Disables all animation parameters set using + * setupAnimation and mark the animation as stopped. + */ + virtual void cancelAnimationTextureMapperAnimation(); + + /** + * Gets the current animation step measured in ticks since the call to startAnimation(). + * The steps during the initial delay are also counted. + * + * @return The current animation step. + */ + virtual uint16_t getAnimationStep(); + + virtual void handleTickEvent(); + +protected: + /** Information about how a specific animation parameter should be animated. */ + struct AnimationSetting + { + bool animationActive; ///< Should this animation be performed? + float animationStart; ///< The animation start value + float animationEnd; ///< The animation end value + uint16_t animationDelay; ///< A delay before the actual animation start. Expressed in ticks. + uint16_t animationDuration; ///< The complete duration of the animation. Expressed in ticks. + EasingEquation animationProgressionEquation; ///< EasingEquation expressing the development of the value during the animation. + }; + + AnimationSetting animations[NUMBER_OF_ANIMATION_PARAMETERS]; ///< Descriptions of the animation of specific animation parameters + + GenericCallback* textureMapperAnimationStepCallback; ///< Callback that is executed after every step of the animation. + GenericCallback* textureMapperAnimationEndedCallback; ///< Callback that is executed after the animation ends. + + uint16_t animationCounter; ///< Counter that is equal to the current step in the animation + bool animationRunning; ///< Boolean that is true if the animation is running +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ANIMATIONTEXTUREMAPPER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp new file mode 100644 index 0000000..fda064f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Box.hpp @@ -0,0 +1,113 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/Box.hpp + * + * Declares the touchgfx::Box class. + */ +#ifndef TOUCHGFX_BOX_HPP +#define TOUCHGFX_BOX_HPP + +#include +#include + +namespace touchgfx +{ +/** + * Simple widget capable of showing a rectangle of a specific color and an optional alpha. + */ +class Box : public Widget +{ +public: + /** Construct a new Box with a default alpha value of 255 (solid) */ + Box() + : Widget(), alpha(255), color(0) + { + } + + /** + * Construct a Box with the given size and color (and optionally alpha). + * + * @param width The width of the box. + * @param height The height of the box. + * @param color The color of the box. + * @param alpha (Optional) The alpha of the box. Default is 255 (solid). + */ + Box(uint16_t width, uint16_t height, colortype color, uint8_t alpha = 255) + : Widget(), + alpha(alpha), color(color) + { + rect.width = width; + rect.height = height; + } + + virtual Rect getSolidRect() const; + + /** + * Sets the color of the Box. + * + * @param color The color of the box. + * + * @see getColor, Color::getColorFrom24BitRGB + */ + void setColor(colortype color) + { + this->color = color; + } + + /** + * Gets the current color of the Box. + * + * @return The current color of the box. + * + * @see setColor, Color::getRed, Color::getGreen, Color::getRed + */ + FORCE_INLINE_FUNCTION colortype getColor() const + { + return color; + } + + /** + * @copydoc Image::setAlpha + */ + void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** + * @copydoc Image::getAlpha + */ + FORCE_INLINE_FUNCTION uint8_t getAlpha() const + { + return alpha; + } + + virtual void draw(const Rect& area) const; + + virtual void invalidateContent() const + { + if (alpha > 0) + { + Widget::invalidateContent(); + } + } + +protected: + uint8_t alpha; ///< The alpha value used for this Box. + colortype color; ///< The fill color for this Box +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BOX_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/BoxWithBorder.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/BoxWithBorder.hpp new file mode 100644 index 0000000..09cda09 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/BoxWithBorder.hpp @@ -0,0 +1,112 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/BoxWithBorder.hpp + * + * Declares the touchgfx::BoxWithBorder class. + */ +#ifndef TOUCHGFX_BOXWITHBORDER_HPP +#define TOUCHGFX_BOXWITHBORDER_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The BoxWithBorder class is used to create objects that can draw a box with a border on the + * display. The width of the border can be specified. If the border width is 0 the + * BoxWithBorder will function just like a Box. + */ +class BoxWithBorder : public Box +{ +public: + BoxWithBorder() + : Box(), borderColor(0), borderSize(0) + { + } + + /** + * Constructor that allows specification of dimensions and colors of the BoxWithBorder. + * + * @param width The width. + * @param height The height. + * @param color The color. + * @param borderColor The border color. + * @param borderSize Size of the border. + * @param alpha (Optional) The alpha. + */ + BoxWithBorder(uint16_t width, uint16_t height, colortype color, colortype borderColor, uint16_t borderSize, uint8_t alpha = 255) + : Box(width, height, color, alpha), borderColor(borderColor), borderSize(borderSize) + { + rect.width = width; + rect.height = height; + } + + /** + * Sets the color of the border drawn along the edge of the BoxWithBorder. + * + * @param color The color of the border. + * @see setColor, getBorderColor, Color::getColorFrom24BitRGB + */ + void setBorderColor(colortype color) + { + borderColor = color; + } + + /** + * Gets the color of the border drawn along the edge of the BoxWithBorder. + * + * @return The color of the border. + * @see setBorderColor, getColor, Color::getRed, Color::getGreen, Color::getRed + */ + FORCE_INLINE_FUNCTION colortype getBorderColor() const + { + return borderColor; + } + + /** + * Sets the width of the border. If the width is set to 0, the BoxWithBorder will look + * exactly like a Box. + * + * @param size The width of the border. + * + * @see getBorderSize + */ + void setBorderSize(uint16_t size) + { + borderSize = size; + } + + /** + * Gets the width of the border. + * + * @return The width of the border. + * + * @see setBorderSize + */ + FORCE_INLINE_FUNCTION uint16_t getBorderSize() const + { + return borderSize; + } + + virtual void draw(const Rect& area) const; + +protected: + colortype borderColor; ///< The color of the border along the edge + uint16_t borderSize; ///< Width of the border along the edge +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BOXWITHBORDER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Button.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Button.hpp new file mode 100644 index 0000000..d0d4dbe --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Button.hpp @@ -0,0 +1,100 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/Button.hpp + * + * Declares the touchgfx::Button class. + */ +#ifndef TOUCHGFX_BUTTON_HPP +#define TOUCHGFX_BUTTON_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A button with two images. One image showing the unpressed button and one image showing the + * pressed state. + */ +class Button : public AbstractButton +{ +public: + Button() + : AbstractButton(), up(), down(), alpha(255) + { + } + + virtual void draw(const Rect& invalidatedArea) const; + + /** + * Sets the two bitmaps used by this button. One bitmap for the released (normal) state + * and one bitmap for the pressed state. The images are expected to be of the same + * dimensions, and the Button is resized to the dimensions of the pressed Bitmap. + * + * @param bitmapReleased Bitmap to use when button is released. + * @param bitmapPressed Bitmap to use when button is pressed. + * + * @note It is assumed that the dimensions of the bitmaps are the same. Unexpected (visual) + * behavior may be observed if the bitmaps are of different sizes. + * @note The user code must call invalidate() in order to update the button on the display. + */ + virtual void setBitmaps(const Bitmap& bitmapReleased, const Bitmap& bitmapPressed); + + virtual Rect getSolidRect() const; + + /** + * @copydoc Image::setAlpha + */ + void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** + * @copydoc Image::getAlpha + */ + uint8_t getAlpha() const + { + return alpha; + } + + /** + * Gets currently displayed bitmap. This depends on the current state of the button, + * released (normal) or pressed. + * + * @return The bitmap currently displayed. + */ + Bitmap getCurrentlyDisplayedBitmap() const + { + return (pressed ? down : up); + } + + virtual void invalidateContent() const + { + if (alpha > 0) + { + Widget::invalidateContent(); + } + } + +protected: + Bitmap up; ///< The image to display when button is released (normal state). + Bitmap down; ///< The image to display when button is pressed. + uint8_t alpha; ///< The current alpha value. 255=solid, 0=invisible. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BUTTON_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ButtonWithIcon.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ButtonWithIcon.hpp new file mode 100644 index 0000000..1fb661f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ButtonWithIcon.hpp @@ -0,0 +1,160 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/ButtonWithIcon.hpp + * + * Declares the touchgfx::ButtonWithIcon class. + */ +#ifndef TOUCHGFX_BUTTONWITHICON_HPP +#define TOUCHGFX_BUTTONWITHICON_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A Button that has a bitmap with an icon on top of it. It is possible to have two different + * icons depending on the current state of the button (released or pressed). + * + * Typical use case could be a blue button with a released and a pressed image. Those + * images can be reused across several buttons. The ButtonWithIcon will then allow an + * image to superimposed on top of the blue button. + */ +class ButtonWithIcon : public Button +{ +public: + ButtonWithIcon(); + +#ifdef __IAR_SYSTEMS_ICC__ // Only include in IAR compilation +#pragma diag_suppress = Pe997 // Suppress warning for intentional virtual function override +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 6000000) +#pragma diag_suppress 997 +#endif + + /** + * Sets the four bitmaps used by this button. The last two bitmaps are drawn on top of + * the first two, again depending on the current state of the Button. This means that + * when the button state is released (normal), the newIconReleased is drawn on top of + * the newBackgroundReleased, and when the button state is pressed, the newIconPressed + * is drawn on top of the newBackgroundPressed. + * + * The default position if the icons is set to the center of the bitmaps. The two icons + * are assumed to have the same dimensions. The size of the released icon is used to + * position the icons centered on the Button. + * + * @param newBackgroundReleased Bitmap to use when button is released. + * @param newBackgroundPressed Bitmap to use when button is pressed. + * @param newIconReleased The bitmap for the icon in the released (normal) button state. + * @param newIconPressed The bitmap for the icon in the pressed button state. + * + * @note The user code must call invalidate() in order to update the button on the display. + */ + virtual void setBitmaps(const Bitmap& newBackgroundReleased, const Bitmap& newBackgroundPressed, + const Bitmap& newIconReleased, const Bitmap& newIconPressed); +#ifdef __IAR_SYSTEMS_ICC__ // Only include in IAR compilation +#pragma diag_default = Pe997 +#endif + + /** + * Sets the x coordinate of the icon bitmaps. The same x coordinate is used for both + * icons (released and pressed). + * + * @param x The new x value, relative to the background bitmap. A negative value is + * allowed. + * + * @note The user code must call invalidate() in order to update the button on the display. + * @note The value set is overwritten on a subsequent call to setBitmaps. + */ + void setIconX(int16_t x) + { + iconX = x; + } + + /** + * Sets the y coordinate of the icon bitmaps. The same y coordinate is used for both + * icons (released and pressed). + * + * @param y The new y value, relative to the background bitmap. A negative value is + * allowed. + * + * @note The user code must call invalidate() in order to update the button on the display. + * @note The value set is overwritten on a subsequent call to setBitmaps. + */ + void setIconY(int16_t y) + { + iconY = y; + } + + /** + * Sets the x and y coordinates of the icon bitmap. Same as calling setIconX and + * setIconY. + * + * @param x The new x value, relative to the background bitmap. A negative value is + * allowed. + * @param y The new y value, relative to the background bitmap. A negative value is + * allowed. + * + * @note The user code must call invalidate() in order to update the button on the display. + * @note The values set are overwritten on a subsequent call to setBitmaps. + */ + void setIconXY(int16_t x, int16_t y) + { + setIconX(x); + setIconY(y); + } + + /** + * Gets currently displayed icon. This depends on the current state of the button, + * released (normal) or pressed. + * + * @return The icon currently displayed. + */ + Bitmap getCurrentlyDisplayedIcon() const + { + return (pressed ? iconPressed : iconReleased); + } + + /** + * Gets the x coordinate of the icon bitmap. + * + * @return The x coordinate of the icon bitmap. + */ + int16_t getIconX() const + { + return iconX; + } + + /** + * Gets the y coordinate of the icon bitmap. + * + * @return The y coordinate of the icon bitmap. + */ + int16_t getIconY() const + { + return iconY; + } + + virtual void draw(const Rect& invalidatedArea) const; + +protected: + Bitmap iconReleased; ///< Icon to display when button is not pressed. + Bitmap iconPressed; ///< Icon to display when button is pressed. + int16_t iconX; ///< x coordinate offset for icon. + int16_t iconY; ///< y coordinate offset for icon. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BUTTONWITHICON_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ButtonWithLabel.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ButtonWithLabel.hpp new file mode 100644 index 0000000..dad6176 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ButtonWithLabel.hpp @@ -0,0 +1,158 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/ButtonWithLabel.hpp + * + * Declares the touchgfx::ButtonWithLabel class. + */ +#ifndef TOUCHGFX_BUTTONWITHLABEL_HPP +#define TOUCHGFX_BUTTONWITHLABEL_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A Button that has a bitmap with a text on top of it. It is possible to have two different + * colors for the text depending on the current state of the button (released or + * pressed). + * + * Typical use case could be a red button with a normal and a pressed image. Those + * images can be reused across several buttons. The ButtonWithLabel will then allow a + * text to be superimposed on top of the red button. + * + * @see Button + */ +class ButtonWithLabel : public Button +{ +public: + ButtonWithLabel(); + + /** + * Sets the text to display on the button. Texts with wildcards are not supported. + * + * @param t The text to display. + * + * @note The user code must call invalidate() in order to update the button on the display. + */ + void setLabelText(TypedText t) + { + typedText = t; + updateTextPosition(); + } + + /** + * Gets the text used for the label. + * + * @return The text used for the label. + */ + TypedText getLabelText() const + { + return typedText; + } + + /** + * Sets label color for the text when the button is in the normal, released state. + * + * @param col The color with which the text label should be drawn. + * + * @see setLabelColorPressed + * + * @note If the button is currently in the normal, released state, the button should be forced + * to redraw itself. This is done by calling invalidate() on the ButtonWithLabel. + * @note The user code must call invalidate() in order to update the button on the display. + */ + void setLabelColor(colortype col) + { + color = col; + } + + /** + * Sets label color for the text when the button is in the pressed state. + * + * @param col The color with which the text label should be drawn when the + * button is pressed. + * + * @see setLabelColor + * + * @note If the button is currently in the pressed state, the button should be forced to + * redraw itself. This is done by calling invalidate() on the ButtonWithLabel. + * @note The user code must call invalidate() in order to update the button on the display. + */ + void setLabelColorPressed(colortype col) + { + colorPressed = col; + } + + /** + * Sets the rotation of the text on the label. The text can be rotated in steps of 90 + * degrees. + * + * @param rotation The rotation of the text. Default is TEXT_ROTATE_0. + * + * @see TextArea::setRotation + * + * @note that this will not rotate the bitmap of the label, only the text. + * @note The user code must call invalidate() in order to update the button on the display. + */ + void setLabelRotation(TextRotation rotation) + { + this->rotation = rotation; + } + + /** + * Gets the current rotation of the text on the label. + * + * @return The current rotation of the text. + */ + TextRotation getLabelRotation() + { + return rotation; + } + + /** + * Positions the label text horizontally centered. If the text changes due to a language + * change you may need to reposition the label text by calling this function to keep the + * text horizontally centered. + * + * @note The user code must call invalidate() in order to update the button on the display. + */ + void updateTextPosition() + { + if (typedText.hasValidId()) + { + const Font* f = typedText.getFont(); + const Unicode::UnicodeChar* s = typedText.getText(); + textHeightIncludingSpacing = f->getMaxTextHeight(s) * f->getNumberOfLines(s) + f->getSpacingAbove(s); + } + else + { + textHeightIncludingSpacing = 0; + } + } + + virtual void draw(const Rect& area) const; + +protected: + TypedText typedText; ///< The TypedText used for the button label. + colortype color; ///< The color used for the label when the button is in the released, normal state. + colortype colorPressed; ///< The color used for the label when the button is in the pressed state. + TextRotation rotation; ///< The rotation used for the label. + uint8_t textHeightIncludingSpacing; ///< Total height of the label (text height + spacing). +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_BUTTONWITHLABEL_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Gauge.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Gauge.hpp new file mode 100644 index 0000000..4549519 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Gauge.hpp @@ -0,0 +1,225 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/Gauge.hpp + * + * Declares the gauge class. + */ +#ifndef TOUCHGFX_GAUGE_HPP +#define TOUCHGFX_GAUGE_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * A gauge is a graphical element that shows a needle on a dial, often a speedometer or similar. + * Much like a progress indicator, the minimum and maximum value of the Gauge, as well as steps + * can be set. For more information on this, consult the documentation on ProgressIndicators. + * + * A Gauge has a needle and optionally an arc that follows the needle. + */ +class Gauge : public AbstractProgressIndicator +{ +public: + /** Initializes a new instance of the Gauge class. */ + Gauge(); + + virtual void setWidth(int16_t width); + + virtual void setHeight(int16_t height); + + /** + * Sets background offset inside the Gauge. If the dial is smaller than the size needed for + * the Gauge to show the needle, the background image can be moved inside the Gauge. + * + * @param offsetX The offset x coordinate. + * @param offsetY The offset y coordinate. + * + * @see setBackground + */ + void setBackgroundOffset(int16_t offsetX, int16_t offsetY); + + /** + * Sets the center of the texture mapper and the arc inside the Gauge. + * + * @param x The x coordinate of the center of the texture mapper. + * @param y The y coordinate of the center of the texture mapper. + * + * @see getCenter + */ + virtual void setCenter(int x, int y); + + /** + * Gets the texture mapper center coordinates. + * + * @param [out] x The x coordinate of the center of the texture mapper. + * @param [out] y The y coordinate of the center of the texture mapper. + * + * @see setCenter + */ + virtual void getCenter(int& x, int& y) const + { + x = gaugeCenterX; + y = gaugeCenterY; + } + + /** + * Sets arc position inside the Gauge. This is especially useful if the arc is using a + * bitmap painter. If the center has previously been set, the arc center will be updated + * to be at the same offset relative to the top left corner of the Gauge. + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param width The width. + * @param height The height. + * + * @see setCenter, getArc + */ + void setArcPosition(int16_t x, int16_t y, int16_t width, int16_t height); + + /** + * Sets a bitmap for the needle and the rotation point in the needle bitmap. + * + * @param bitmapId Identifier for the bitmap. + * @param rotationCenterX The rotation center x coordinate. + * @param rotationCenterY The rotation center y coordinate. + */ + void setNeedle(const BitmapId bitmapId, int16_t rotationCenterX, int16_t rotationCenterY); + + /** + * Sets rendering algorithm used when the needle is moving during an animation. For better + * performance, this can be set to TextureMapper::NEAREST_NEIGHBOR. For nicer graphics, it + * should be set to TextureMapper::BILINEAR_INTERPOLATION (this is the default behavior). + * + * @param algorithm The algorithm. + * + * @see updateValue, setSteadyNeedleRenderingAlgorithm + */ + void setMovingNeedleRenderingAlgorithm(TextureMapper::RenderingAlgorithm algorithm); + + /** + * Sets rendering algorithm used when the needle is steady (after an animation). For better + * performance, this can be set to TextureMapper::NEAREST_NEIGHBOR. For nicer graphics, it + * should be set to TextureMapper::BILINEAR_INTERPOLATION (this is the default behavior). + * + * @param algorithm The algorithm. + * + * @see updateValue, setMovingNeedleRenderingAlgorithm + */ + void setSteadyNeedleRenderingAlgorithm(TextureMapper::RenderingAlgorithm algorithm); + + /** + * Sets start and end angle in degrees for the needle and arc. By swapping end and start angles, + * these can progress backwards. + * + * @param startAngle The start angle. + * @param endAngle The end angle. + * + * @note Angles are given in degrees, so a full circle is 360. + */ + virtual void setStartEndAngle(int startAngle, int endAngle); + + /** + * Gets start angle in degrees for the needle (and arc). + * + * @return The start angle. + * + * @see setStartEndAngle, getEndAngle + * + * @note Angles are given in degrees, so a full circle is 360. + */ + virtual int getStartAngle() const; + + /** + * Gets end angle in degrees. Beware that the value returned is not related to the current + * progress of the texture mapper but rather the end point of the Gauge when it is at max value. + * + * @return The end angle. + * + * @see setStartEndAngle + * + * @note Angles are given in degrees, so a full circle is 360. + */ + virtual int getEndAngle() const; + + /** + * Allow the arc to be shown or hidden. + * + * @param show (Optional) True to show, false to hide. Default is to show the arc. + */ + void setArcVisible(bool show = true); + + /** + * Shows the arc on top of the needle. By default the needle is drawn on top of the arc. + * + * @param arcOnTop (Optional) True to put the arc on top of the needle (default), false to + * put the needle on top of the arc. + */ + void putArcOnTop(bool arcOnTop = true); + + /** + * Gets a reference to the arc (Circle). This allows for setting radius, line width, painter, + * etc. on the arc (Circle). + * + * @return The arc (Circle). + */ + Circle& getArc(); + + virtual void setValue(int value); + + /** + * @copydoc Image::setAlpha(uint8_t) + */ + virtual void setAlpha(uint8_t newAlpha); + + virtual void invalidateContent() const + { + if (getAlpha() > 0) + { + AbstractProgressIndicator::invalidateContent(); + } + } + +protected: + TextureMapper needle; ///< The textureMapper + TextureMapper::RenderingAlgorithm algorithmMoving; ///< The algorithm used when the needle is moving + TextureMapper::RenderingAlgorithm algorithmSteady; ///< The algorithm used when the needle is steady + int needleStartAngle; ///< The start angle in degrees + int needleEndAngle; ///< The end angle in degrees + int16_t gaugeCenterX; ///< The x coordinate of the rotation point of the hands + int16_t gaugeCenterY; ///< The y coordinate of the rotation point of the hands + int16_t needleCenterX; ///< The x coordinate of the rotation point of the hands + int16_t needleCenterY; ///< The y coordinate of the rotation point of the hands + Circle arc; ///< The arc + + /** Sets up the needle texture mapper. */ + void setupNeedleTextureMapper(); + + /** + * This function has no effect on a Gauge. + * + * @param x unused + * @param y unused + * @param width unused + * @param height unused + */ + virtual void setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GAUGE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Image.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Image.hpp new file mode 100644 index 0000000..4498a94 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Image.hpp @@ -0,0 +1,133 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/Image.hpp + * + * Declares the touchgfx::Image class. + */ +#ifndef TOUCHGFX_IMAGE_HPP +#define TOUCHGFX_IMAGE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Simple widget capable of showing a bitmap on the display. The bitmap can be alpha-blended + * with the background (or whichever other Drawable might be "underneath" the Image). + * The bitmap can and have areas of varying opacity. + * + * The conversion from image.bmp or image.png to a bitmap that can be used in TouchGFX + * is handled by the Image Converter as part of compiling the project. Each image is + * assigned a unique BITMAP identifier which. + * + * @see Bitmap + */ +class Image : public Widget +{ +public: + /** + * Constructs a new Image with a default alpha value of 255 (solid) and a default Bitmap + * (undefined) if none is specified. If a Bitmap is passed to the constructor, the width and + * height of this widget is set to those of the bitmap. + * + * @param bmp (Optional) The bitmap to display. + * + * @see setBitmap + */ + Image(const Bitmap& bmp = Bitmap()) + : Widget(), bitmap(bmp), alpha(255) + { + Image::setBitmap(bmp); + } + + /** + * Sets the bitmap for this Image and updates the width and height of this widget to match those + * of the Bitmap. + * + * @param bmp The bitmap instance. + * + * @note The user code must call invalidate() in order to update the image on the display. + */ + virtual void setBitmap(const Bitmap& bmp); + + /** + * Sets the opacity (alpha value). This can be used to fade it away by gradually + * decreasing the alpha value from 255 (solid) to 0 (invisible). + * + * @param newAlpha The new alpha value. 255=solid, 0=invisible. + * + * @see getAlpha + * + * @note The user code must call invalidate() in order to update the display. + */ + void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + virtual void draw(const Rect& invalidatedArea) const; + + /** + * Gets the Bitmap currently assigned to the Image widget. + * + * @return The current Bitmap of the widget. + */ + Bitmap getBitmap() const + { + return bitmap; + } + + /** + * Gets the BitmapId currently assigned to the Image widget. + * + * @return The current BitmapId of the widget. + */ + BitmapId getBitmapId() const + { + return bitmap.getId(); + } + + /** + * Gets the current alpha value of the widget. The alpha value is in range 255 + * (solid) to 0 (invisible). + * + * @return The current alpha value. + * + * @see setAlpha + */ + uint8_t getAlpha() const + { + return alpha; + } + + virtual Rect getSolidRect() const; + + virtual void invalidateContent() const + { + if (alpha > 0) + { + Widget::invalidateContent(); + } + } + +protected: + Bitmap bitmap; ///< The Bitmap to display. + uint8_t alpha; ///< The Alpha for this image. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_IMAGE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Keyboard.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Keyboard.hpp new file mode 100644 index 0000000..5306e2c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Keyboard.hpp @@ -0,0 +1,303 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/Keyboard.hpp + * + * Declares the touchgfx::Keyboard class. + */ +#ifndef TOUCHGFX_KEYBOARD_HPP +#define TOUCHGFX_KEYBOARD_HPP + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The keyboard provides text input for touch devices. It is configured using a Layout and a + * KeyMappingList, both of which can be changed at runtime. The class using the keyboard + * must provide a buffer where the entered text is placed. The Layout contains a bitmap + * id for the image to display and two mappings: rectangles to key ids and rectangles to + * callback methods. + * + * The KeyMappingList maps key ids to Unicode characters. When the user presses a key, + * the keyboard looks in its layout for a rectangle containing the coordinates pressed. + * If it finds a mapping to a callback method, it will invoke that method. If it finds a + * mapping to a key it will look up the Unicode character for that key and place it in a + * text buffer. The sequence is: (x,y) -> KeyId -> UnicodeChar. + * + * A keyboard with multiple key mappings e.g. lower case alpha, upper case alpha and + * numeric mappings can be created by implementing callback methods for shift and mode + * areas in the provided bitmap and then changing the KeyMappingList when those areas + * are pressed. + */ +class Keyboard : public Container +{ +public: + /** Mapping from rectangle to key id. */ + struct Key + { + uint8_t keyId; ///< The id of a key + Rect keyArea; ///< The area occupied by the key + BitmapId highlightBitmapId; ///< A bitmap to show when the area is "pressed" + }; + + /** Mapping from rectangle to a callback method to execute. */ + struct CallbackArea + { + Rect keyArea; ///< The area occupied by a key + GenericCallback<>* callback; ///< The callback to execute, when the area is "pressed". The callback should be a Callback member in the class using the keyboard + BitmapId highlightBitmapId; ///< A bitmap to show when the area is "pressed" + }; + + /** + * Definition of the keyboard layout. The keyboard can handle changing layouts, so + * different keyboard modes can be implemented by changing layouts and key mappings. + */ + struct Layout + { + BitmapId bitmap; ///< The bitmap used for the keyboard layout + const Key* keyArray; ///< The keys on the keyboard layout + uint8_t numberOfKeys; ///< The number of keys on this keyboard layout + CallbackArea* callbackAreaArray; ///< The array of areas and corresponding callbacks + uint8_t numberOfCallbackAreas; ///< The number of areas and corresponding callbacks + Rect textAreaPosition; ///< The area where text is written + TypedText textAreaFont; ///< The font used for typing text + colortype textAreaFontColor; ///< The color used for the typing text + FontId keyFont; ///< The font used for the keys + colortype keyFontColor; ///< The color used for the keys + }; + + /** Mapping from key id to Unicode character. */ + struct KeyMapping + { + uint8_t keyId; ///< Id of a key + Unicode::UnicodeChar keyValue; ///< Unicode equivalent of the key id + }; + + /** List of KeyMappings to use. */ + struct KeyMappingList + { + const KeyMapping* keyMappingArray; ///< The array of key mappings used by the keyboard + uint8_t numberOfKeys; ///< The number of keys in the list + }; + + Keyboard(); + + /** + * Sets the buffer to be used by the keyboard. Keys entered are added to the buffer. + * + * @param [in] newBuffer Pointer to a buffer holding the text edited by the keyboard. + * If the buffer is not empty, the edit position for the + * keyboard will be set to the end of the provided text. + * @param newBufferSize Length of the buffer, i.e. number of UnicodeChar's. + * + * @see getBuffer + */ + void setBuffer(Unicode::UnicodeChar* newBuffer, uint16_t newBufferSize); + + /** + * Set/change the Keyboard::Layout to use.The Keyboard will invalidate the space it + * occupies to request a redraw. + * + * @param newLayout The new layout. + * + * @see getLayout + */ + void setLayout(const Layout* newLayout); + + /** + * Sets text indentation by making the area for entered text slightly larger. The result + * is that some characters (often 'j' and '_') will not be cut off. Indentation is added + * to both sides of the text area in case the text is right-to-left. Indentation is + * automatically set so all characters will display properly. + * + * @see TextArea::setIndentation + */ + void setTextIndentation(); + + /** + * Gets the layout. + * + * @return The layout used by the Keyboard. + * + * @see setLayout + */ + const Layout* getLayout() const + { + return layout; + } + + /** + * Set/change the KeyMappingList to use. The Keyboard will invalidate the space it + * occupies to request a redraw. + * + * @param newKeyMappingList The new KeyMappingList. + */ + void setKeymappingList(const KeyMappingList* newKeyMappingList); + + /** + * Gets key mapping list. + * + * @return The KeyMappingList used by the Keyboard. + */ + const KeyMappingList* getKeyMappingList() const + { + return keyMappingList; + } + + /** + * Change the buffer position i.e. the next index to place a character when a key is + * pressed. This can be used to implement backspace functionality if the class using the + * Keyboard implements a callback and maps it to a backspace implementation. Setting the + * position will cause the TextArea displaying the text to be invalidated to request a + * redraw. + * + * @param newPos The buffer position. + * + * @see setTextIndentation + */ + void setBufferPosition(uint16_t newPos); + + /** + * Gets buffer position. + * + * @return the buffer position, i.e. the current index where new characters will be + * placed. + * + * @see setBufferPosition + */ + uint16_t getBufferPosition() + { + return bufferPosition; + } + + /** + * Gets the buffer. + * + * @return The buffer containing entered text currently being displayed. + * + * @see setBuffer + */ + Unicode::UnicodeChar* getBuffer() const + { + return buffer; + } + + /** + * Overrides the draw implementation on the Container. First invokes the container draw + * implementation to draw the keyboard bitmap and text area holding the entered text. If + * additional drawables have been added to the keyboard, they will also be draw. After + * invoking the container draw, the glyphs mapped to keys are drawn and if a key has + * been pressed, it will be highlighted. + * + * @param invalidatedArea The area to draw. + */ + virtual void draw(const Rect& invalidatedArea) const; + + /** + * Overrides the handleClickEvent on the container. The keyboard handles all click + * events internally and click events are _not_ propagated to drawables added to the + * keyboard. + * + * @param event The ClickEvent. + */ + virtual void handleClickEvent(const ClickEvent& event); + + /** + * Overrides the handleDragEvent on the container. The keyboard handles drag events to + * enable the container to, emit a CANCEL, if the user drags outside the currently + * pressed key. + * + * @param event The DragEvent. + */ + virtual void handleDragEvent(const DragEvent& event); + + /** + * Sets the callback for the keyboard. The callback will be executed every time a key is + * clicked. The callback argument contains the key that was just pressed. + * + * @param [in] callback The Callback to invoke. + * + * @note Backspace, shift and mode keys report a 0 as value. + */ + void setKeyListener(GenericCallback& callback) + { + keyListener = &callback; + } + +protected: + GenericCallback* keyListener; ///< Pointer to callback being executed when a key is pressed. + + Unicode::UnicodeChar* buffer; ///< Pointer to null-terminated buffer where the entered text is being displayed. + uint16_t bufferSize; ///< Size of the buffer + uint16_t bufferPosition; ///< Current position in buffer. + Image image; ///< Layout bitmap. + TextAreaWithOneWildcard enteredText; ///< Widget capable of displaying the entered text buffer. + const Layout* layout; ///< Pointer to layout. + const KeyMappingList* keyMappingList; ///< Pointer to key mapping. + Image highlightImage; ///< Image to display when a key is highlighted. + bool cancelIsEmitted; ///< Tells if a cancel is emitted to check when a key is released + + /** + * Gets key for coordinates. + * + * @param x The x coordinate to perform key look up with. + * @param y The y coordinate to perform key look up with. + * + * @return The key for the given coordinates. + */ + Key getKeyForCoordinates(int16_t x, int16_t y) const; + + /** + * Maps a keyId to the UnicodeChar being displayed by that key. + * + * @param keyId The id of the key to perform lookup with. + * + * @return the UnicodeChar used for the specified key. + */ + Unicode::UnicodeChar getCharForKey(uint8_t keyId) const; + + /** + * Gets the callback area defined by the layout for the specified coordinates. + * + * @param x The x coordinate to perform key look up with. + * @param y The y coordinate to perform key look up with. + * + * @return The CallbackArea, which is empty if not found. + */ + CallbackArea getCallbackAreaForCoordinates(int16_t x, int16_t y) const; + + /// @cond + /** + * Add to draw chain. + * + * @param invalidatedArea Include drawables that intersect with this area only. + * @param [in,out] nextPreviousElement Modifiable element in linked list. + * + * @note For TouchGFX internal use only. + */ + virtual void setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement); + /// @endcond +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_KEYBOARD_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/PixelDataWidget.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/PixelDataWidget.hpp new file mode 100644 index 0000000..8c529b7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/PixelDataWidget.hpp @@ -0,0 +1,132 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/PixelDataWidget.hpp + * + * Declares the touchgfx::PixelDataWidget class. + */ +#ifndef TOUCHGFX_PIXELDATAWIDGET_HPP +#define TOUCHGFX_PIXELDATAWIDGET_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A widget for displaying a buffer of pixel data. This can also be though of as a dynamic + * bitmap where the dimensions of the bitmap is the same as the dimensions of the widget + * and the actual bitmap data can be set and updated dynamically. The size of the buffer + * must match the number of bytes required for the widget calculated as WIDTH x HEIGHT x + * BYTES_PER_PIXEL. If the LCD is 16 bit per pixel the buffer must hold 2 bytes for each + * pixel. If the LCD is 24 bit the buffer must hold 3 bytes for each pixel. + */ +class PixelDataWidget : public Widget +{ +public: + PixelDataWidget() + : Widget(), + buffer(0), + format(Bitmap::RGB888), + alpha(255) + { + } + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + + /** + * Set the pixel data to display. The given pointer must contain WIDTH x HEIGHT x + * BYTES_PER_PIXEL bytes of addressable image data. + * + * @param [in] data Image data. + * + * @see getPixelData, setBitmapFormat + */ + void setPixelData(uint8_t* const data) + { + buffer = data; + } + + /** + * Get the pixel data memory pointer, previously set with setPixelData(). + * + * @return The pixel data. + * + * @see setPixelData, setBitmapFormat + */ + uint8_t* getPixelData() const + { + return buffer; + } + + /** + * Set the format of the pixel data. The supported formats depend on the display type. For + * example grayscale displays do not support color images. + * + * @param bitmapFormat Describes the format to use when reading the pixel data. + * + * @see getBitmapFormat + */ + void setBitmapFormat(Bitmap::BitmapFormat bitmapFormat) + { + format = bitmapFormat; + } + + /** + * Get the format of the pixel data previously set using setBitmapFormat(). + * + * @return The bitmap format. + * + * @see setBitmapFormat + */ + Bitmap::BitmapFormat getBitmapFormat() const + { + return format; + } + + /** + * @copydoc Image::setAlpha + */ + void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** + * @copydoc Image::getAlpha + */ + uint8_t getAlpha() const + { + return alpha; + } + + virtual void invalidateContent() const + { + if (alpha > 0) + { + Widget::invalidateContent(); + } + } + +protected: + uint8_t* buffer; ///< The buffer where the pixels are copied from + Bitmap::BitmapFormat format; ///< The pixel format for the data. + uint8_t alpha; ///< The Alpha for this widget. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PIXELDATAWIDGET_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RadioButton.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RadioButton.hpp new file mode 100644 index 0000000..1e35caa --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RadioButton.hpp @@ -0,0 +1,206 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/RadioButton.hpp + * + * Declares the touchgfx::RadioButton class. + */ +#ifndef TOUCHGFX_RADIOBUTTON_HPP +#define TOUCHGFX_RADIOBUTTON_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Radio button with two states. A RadioButton is a button that changes appearance (state) when + * it has been pushed. Pushing the RadioButton again will return the to original state. + * + * To make managing radio buttons much easier, they can be added to a RadioButtonGroup + * which then automates deselecting radio buttons when a new radio button is pressed. + * + * @see RadioButtonGroup + */ +class RadioButton : public AbstractButton +{ +public: + RadioButton() + : AbstractButton(), bitmapUnselected(), bitmapUnselectedPressed(), bitmapSelected(), bitmapSelectedPressed(), alpha(255), selected(false), deselectionEnabled(false), deselectedAction(0) + { + } + + virtual void draw(const Rect& invalidatedArea) const; + + virtual void handleClickEvent(const ClickEvent& event); + + /** + * Sets the four bitmaps used by this button. The first two bitmaps must show the + * unselected Button when it is released and pressed. The last two bitmaps must show the + * selected Button when it is released and pressed. + * + * @param bmpUnselected Bitmap to use when button is unselected and released. + * @param bmpUnselectedPressed Bitmap to use when button is unselected and pressed. + * @param bmpSelected Bitmap to use when button is selected and released. + * @param bmpSelectedPressed Bitmap to use when button is selected and pressed. + * + * @note It is not uncommon to have the same bitmap for released (normal) and pressed state. + */ + virtual void setBitmaps(const Bitmap& bmpUnselected, const Bitmap& bmpUnselectedPressed, const Bitmap& bmpSelected, const Bitmap& bmpSelectedPressed); + + /** + * Associates an action to be performed when the RadioButton is deselected. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the AbstractButton. + * + * @note The action performed when the RadioButton is selected, is set using + * setAction(). + */ + void setDeselectedAction(GenericCallback& callback) + { + deselectedAction = &callback; + } + + virtual Rect getSolidRect() const; + + /** + * Executes the previously set action. + * + * @see setDeselectedAction + */ + void executeDeselectedAction() + { + if (deselectedAction && deselectedAction->isValid()) + { + deselectedAction->execute(*this); + } + } + + /** + * Sets the alpha channel for the RadioButton, i.e. all the images used. The default + * alpha value on a RadioButton is 255. + * + * @param alpha The alpha value ranging from 255=solid to 0=invisible. + * + * @see getAlpha + */ + void setAlpha(uint8_t alpha) + { + this->alpha = alpha; + } + + /** + * Gets the current alpha value, as previously set using setAlpha. The default alpha + * value (if the alpha value has not been changed using setAlpha) is 255=solid. + * + * @return The current alpha value ranging from 255=solid to 0=invisible. + * + * @see setAlpha + */ + uint8_t getAlpha() const + { + return alpha; + } + + /** + * Sets whether or not it is possible to deselect the RadioButton by clicking it. By + * default it is not possible to deselect a RadioButton. The meaning of this is most + * clear when the RadioButton is used in a RadioButtonGroup where exactly one + * RadioButton should always be selected. Pressing the currently selected RadioButton + * should not deselect it, but rather select it again. This makes the button "sticky", + * i.e. a button can only be deselected by selecting another RadioButton in the same + * RadioButtonGroup. + * + * @param state true if it should be possible to deselect by click. Default is false. + * + * @see getDeselectionEnabled + */ + void setDeselectionEnabled(bool state) + { + deselectionEnabled = state; + } + + /** + * Gets the current deselectionEnabled state. + * + * @return The current deselectionEnabled state. + * + * @see setDeselectionEnabled + */ + bool getDeselectionEnabled() const + { + return deselectionEnabled; + } + + /** + * Sets the radio buttons selected state. Note that the associated action is also + * performed. + * + * @param newSelected The new selected state. + * + * @see setAction, setDeselectedAction, RadioButtonGroup + * + * @note If the RadioButton is part of a RadioButtonGroup, setting the selected state of + * individual RadioButtons is not recommended. + */ + void setSelected(bool newSelected); + + /** + * Gets the current selected state. + * + * @return The current selected state. + */ + bool getSelected() const + { + return selected; + } + + /** + * Gets currently displayed bitmap. This depends on whether the RadioButton is currently + * selected or not and whether it is being pressed or not, i.e. it depends on the radio + * button's pressed and selected state. + * + * @return The bitmap currently displayed. + */ + Bitmap getCurrentlyDisplayedBitmap() const + { + return (selected ? (AbstractButton::pressed ? bitmapSelectedPressed : bitmapSelected) : (AbstractButton::pressed ? bitmapUnselectedPressed : bitmapUnselected)); + } + + virtual void invalidateContent() const + { + if (alpha > 0) + { + AbstractButton::invalidateContent(); + } + } + +protected: + Bitmap bitmapUnselected; ///< The image to display when radio button unselected and released. + Bitmap bitmapUnselectedPressed; ///< The image to display when radio button unselected and pressed. + Bitmap bitmapSelected; ///< The image to display when radio button selected and released. + Bitmap bitmapSelectedPressed; ///< The image to display when radio button selected and pressed. + uint8_t alpha; ///< The current alpha value. 255=solid, 0=invisible. + bool selected; ///< The current selected state. + bool deselectionEnabled; ///< Is it possible to deselect by pressing a selected RadioButton. + + GenericCallback* deselectedAction; ///< The callback to be executed when this AbstractButton is deselected. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_RADIOBUTTON_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RadioButtonGroup.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RadioButtonGroup.hpp new file mode 100644 index 0000000..3ab6c4a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RadioButtonGroup.hpp @@ -0,0 +1,238 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/RadioButtonGroup.hpp + * + * Declares the touchgfx::RadioButtonGroup class. + */ +#ifndef TOUCHGFX_RADIOBUTTONGROUP_HPP +#define TOUCHGFX_RADIOBUTTONGROUP_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Class for handling a collection of RadioButton objects. The RadioButtonGroup handles the + * automatic deselection of other radio buttons when a new RadioButton is selected. A + * callback is executed when a new selection occurs reporting the newly selected + * RadioButton. + * + * @tparam CAPACITY The number of RadioButtons to store in the RadioButtonGroup. + * + * @see RadioButton + */ +template +class RadioButtonGroup +{ +public: + /** Initializes a new instance of the RadioButtonGroup class. */ + RadioButtonGroup() + : size(0), + radioButtonClicked(this, &RadioButtonGroup::radioButtonClickedHandler), + radioButtonUnselected(this, &RadioButtonGroup::radioButtonDeselectedHandler), + radioButtonSelectedCallback(0), + radioButtonDeselectedCallback(0) + { + } + + /** Finalizes an instance of the RadioButtonGroup class. */ + virtual ~RadioButtonGroup() + { + } + + /** + * Add the RadioButton to the RadioButtonGroup. Adding more radio buttons than the + * \a CAPACITY of the RadioButtonGroup raises an assert. + * + * @param [in] radioButton The RadioButton to add. + */ + virtual void add(RadioButton& radioButton) + { + assert(size < CAPACITY && "RadioButtonGroup capacity exceeded!"); + radioButton.setAction(radioButtonClicked); + radioButton.setDeselectedAction(radioButtonUnselected); + radioButtons[size++] = &radioButton; + } + + /** + * Gets the RadioButton at the specified index. + * + * @param index the index of the RadioButton to return. + * + * @return the RadioButton at the specified index. Returns 0 if the index is illegal. + */ + virtual RadioButton* getRadioButton(uint16_t index) const + { + return (size > index) ? radioButtons[index] : 0; + } + + /** + * Gets the index of the currently selected RadioButton. + * + * @return the index of the selected RadioButton. Returns -1 if no RadioButton is + * selected. + */ + virtual int32_t getSelectedRadioButtonIndex() const + { + for (uint16_t i = 0; i < size; i++) + { + if (radioButtons[i]->getSelected()) + { + return i; + } + } + return -1; + } + + /** + * Gets the currently selected RadioButton + * + * @return a pointer to the selected RadioButton. Returns 0 if no RadioButton is + * selected. + */ + virtual RadioButton* getSelectedRadioButton() const + { + int32_t index = getSelectedRadioButtonIndex(); + return (index < 0) ? 0 : getRadioButton(index); + } + + /** + * Sets the specified RadioButton to be selected. + * + * Sets the specified RadioButton to be selected and all other radio buttons to be + * deselected. Do not call this function before all RadioButton objects have been added + * to the RadioButtonGroup. Will call the radioButtonSelected callback. + * + * @param [in] radioButton the RadioButton to be selected. + */ + virtual void setSelected(RadioButton& radioButton) + { + radioButton.setSelected(true); + radioButtonClickedHandler(radioButton); + } + + /** + * Sets whether or not it is possible to deselect RadioButtons by clicking them when + * they are selected. If deselection is enabled, it will be possible to select a + * RadioButton (and as a result deselect all other radio buttons) and the push the same + * RadioButton again to deselect it. The result is that no RadioButton is selected. + * + * @param deselectionEnabled true if it should be possible to deselect by click. + * + * @see getDeselectionEnabled + */ + virtual void setDeselectionEnabled(bool deselectionEnabled) + { + for (uint16_t i = 0; i < size; i++) + { + radioButtons[i]->setDeselectionEnabled(deselectionEnabled); + } + } + + /** + * Gets the current deselectionEnabled state. + * + * @return The current deselectionEnabled state. + * + * @see setDeselectionEnabled + */ + virtual bool getDeselectionEnabled() const + { + return (size > 0) ? radioButtons[0]->getDeselectionEnabled() : false; + } + + /** + * Associates an action to be performed when a radio button belonging to this group is + * selected. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the RadioButton that was selected. + * + * @see GenericCallback + */ + void setRadioButtonSelectedHandler(GenericCallback& callback) + { + radioButtonSelectedCallback = &callback; + } + + /** + * Associates an action to be performed when a radio button belonging to this group + * transition from selected to unselected. + * + * @param callback The callback to be executed. The callback will be given a reference + * to the RadioButton that was selected. + * + * @see GenericCallback + */ + void setRadioButtonDeselectedHandler(GenericCallback& callback) + { + radioButtonDeselectedCallback = &callback; + } + +protected: + RadioButton* radioButtons[CAPACITY]; ///< The list of added RadioButtons. + uint16_t size; ///< The current number of added RadioButtons. + + Callback radioButtonClicked; ///< Callback that is attached to the RadioButtons. + Callback radioButtonUnselected; ///< Callback that is attached to the RadioButtons. + + GenericCallback* radioButtonSelectedCallback; ///< The callback to be executed when a radio button belonging to this group is selected. + GenericCallback* radioButtonDeselectedCallback; ///< The callback to be executed when a radio button belonging to this group is deselected. + + /** + * Handles the event that a RadioButton has been selected. deselects all other + * RadioButtons. + * + * @param radioButton the RadioButton that has been selected. + */ + virtual void radioButtonClickedHandler(const AbstractButton& radioButton) + { + // Deselect other radio buttons + for (uint16_t i = 0; i < size; i++) + { + if (radioButtons[i] != &radioButton) + { + if (radioButtons[i]->getSelected()) + { + radioButtons[i]->setSelected(false); + } + } + } + + if (radioButtonSelectedCallback && radioButtonSelectedCallback->isValid()) + { + radioButtonSelectedCallback->execute(radioButton); + } + } + + /** + * Handles the event that a RadioButton has been deselected. + * + * @param radioButton the RadioButton that has been deselected. + */ + virtual void radioButtonDeselectedHandler(const AbstractButton& radioButton) + { + if (radioButtonDeselectedCallback && radioButtonDeselectedCallback->isValid()) + { + radioButtonDeselectedCallback->execute(radioButton); + } + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_RADIOBUTTONGROUP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RepeatButton.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RepeatButton.hpp new file mode 100644 index 0000000..e2ee924 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/RepeatButton.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/RepeatButton.hpp + * + * Declares the touchgfx::RepeatButton class. + */ +#ifndef TOUCHGFX_REPEATBUTTON_HPP +#define TOUCHGFX_REPEATBUTTON_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A RepeatButton is similar to a regular Button, but it will 'repeat' if pressed for a long + * period of time. The RepeatButton differs from a regular Button with regards to + * activation. A Button is activated when the button is released, whereas a RepeatButton + * is activated immediately when pressed and then at regular intervals. A RepeatButton + * does not activate when released. + * + * As for other well-known repeat buttons, the interval from the first activation until + * the second activation as well as the subsequent interval between activations can be + * set for the RepeatButton. + * + * The default values for initial delay is 10 ticks, and the default value for the + * following delays between button activations is 5 ticks. + */ +class RepeatButton : public Button +{ +public: + RepeatButton(); + + /** + * Sets the delay (in number of ticks) from the first button activation until the next + * time it will be automatically activated. + * + * @param delay The delay, measured in ticks, between first activation and second activation. + * + * @see setInterval, getDelay + */ + virtual void setDelay(int delay); + + /** + * Gets the delay in ticks from first button activation until next activation. + * + * @return The delay, measured in ticks, between first activation and second activation. + * + * @see setDelay + */ + virtual int getDelay(); + + /** + * Sets the interval in number of ticks between each each activation of the pressed + * button after the second activation. + * + * @param interval The interval between repeated activations, measured in ticks. + * + * @see setDelay, getInterval + */ + virtual void setInterval(int interval); + + /** + * The interval between repeated activations, measured in ticks. This is the number of + * ticks between the an activation beyond the first and the following activation. + * + * @return The interval between repeated activations, measured in ticks. + * + * @see setInterval + */ + virtual int getInterval(); + + virtual void handleClickEvent(const ClickEvent& event); + + virtual void handleTickEvent(); + +private: + int16_t ticksDelay; + int16_t ticksInterval; + + int16_t ticks; + int16_t ticksBeforeContinuous; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_REPEATBUTTON_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ScalableImage.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ScalableImage.hpp new file mode 100644 index 0000000..add82ba --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ScalableImage.hpp @@ -0,0 +1,116 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/ScalableImage.hpp + * + * Declares the touchgfx::ScalableImage class. + */ +#ifndef TOUCHGFX_SCALABLEIMAGE_HPP +#define TOUCHGFX_SCALABLEIMAGE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Widget for representing a scaled version of a bitmap. Simply change the width/height of the + * widget to resize the image. The quality of the scaled image depends of the rendering + * algorithm used. The rendering algorithm can be changed dynamically. Please note that + * scaling images is done at runtime and may require a lot of calculations. + * + * @note Note that this widget does not support 1 bit per pixel color depth. + */ +class ScalableImage : public Image +{ +public: + /** + * Rendering algorithm to use when scaling the bitmap. Nearest neighbor simply finds the + * closest pixel in the source bitmap. Bi-linear interpolation averages 4 pixels to find + * a much better pixel representation. + */ + enum ScalingAlgorithm + { + NEAREST_NEIGHBOR, ///< Fast but not a very good image quality. Good for fast animations. + BILINEAR_INTERPOLATION ///< Slower but better image quality. Good for static representation of a scaled image. + }; + + /** + * Constructs a new ScalableImage with a default alpha value of 255 (solid) and a default Bitmap + * (undefined) if none is specified. If a Bitmap is passed to the constructor, the width and + * height of this widget is set to those of the bitmap. + * + * @param bmp (Optional) The bitmap to display. + * + * @see setBitmap + */ + ScalableImage(const Bitmap& bmp = Bitmap()); + + /** + * Sets the algorithm to be used. In short, there is currently a value for fast (nearest + * neighbor) and a value for slow (bi-linear interpolation). + * + * @param algorithm The algorithm to use when rendering. + * + * @see ScalingAlgorithm + */ + virtual void setScalingAlgorithm(ScalingAlgorithm algorithm); + + /** + * Gets the algorithm used when rendering. + * + * @return The algorithm used when rendering. + * + * @see ScalingAlgorithm + */ + virtual ScalingAlgorithm getScalingAlgorithm(); + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + +protected: + ScalingAlgorithm currentScalingAlgorithm; ///< The current scaling algorithm. + +private: + /// @cond + /** + * Draw a triangle part of the bitmap. + * + * @param invalidatedArea The invalidated area. + * @param [in] fb If non-null, the fb. + * @param triangleXs The triangle xs. + * @param triangleYs The triangle ys. + * @param triangleZs The triangle zs. + * @param triangleUs The triangle us. + * @param triangleVs The triangle vs. + */ + void drawQuad(const Rect& invalidatedArea, uint16_t* fb, const float* triangleXs, const float* triangleYs, const float* triangleZs, const float* triangleUs, const float* triangleVs) const; + + /** + * Looks up the appropriate render variant based on the bitmap format and scaling + * algorithm. + * + * Looks up the appropriate render variant based on the bitmap format and scaling + * algorithm. + * + * @return A RenderingVariant. + */ + RenderingVariant lookupRenderVariant() const; + /// @endcond +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SCALABLEIMAGE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/SnapshotWidget.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/SnapshotWidget.hpp new file mode 100644 index 0000000..335e096 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/SnapshotWidget.hpp @@ -0,0 +1,92 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/SnapshotWidget.hpp + * + * Declares the touchgfx::SnapshotWidget class. + */ +#ifndef TOUCHGFX_SNAPSHOTWIDGET_HPP +#define TOUCHGFX_SNAPSHOTWIDGET_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * A widget that is able to make a snapshot of the area the SnapshotWidget covers into either a + * Bitmap or into animation storage (if this available). Once the snapshot has been + * taken using SnapshowWidget::makeSnapshot(), the SnapshotWidget will show the captured + * snapshot when it is subsequently drawn. + */ +class SnapshotWidget : public Widget +{ +public: + SnapshotWidget(); + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + + /** + * Makes a snapshot of the area the SnapshotWidget currently covers. This area is + * defined by setting the dimensions and the position of the SnapshotWidget. The + * snapshot is stored in Animation Storage. + * + * @see setPosition + */ + virtual void makeSnapshot(); + + /** + * Makes a snapshot of the area the SnapshotWidget currently covers. This area is + * defined by setting the dimensions and the position of the SnapshotWidget. The + * snapshot is stored in the provided dynamic bitmap. The format of the Bitmap must + * match the format of the display. + * + * @param bmp The target dynamic bitmap. + */ + virtual void makeSnapshot(const BitmapId bmp); + + /** + * @copydoc Image::setAlpha + */ + void setAlpha(const uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** + * @copydoc Image::getAlpha + */ + uint8_t getAlpha() const + { + return alpha; + } + + virtual void invalidateContent() const + { + if (alpha > 0) + { + Widget::invalidateContent(); + } + } + +protected: + BitmapId bitmapId; ///< BitmapId where copy is stored s copied to. + uint8_t alpha; ///< The alpha with which to draw this snapshot. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SNAPSHOTWIDGET_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextArea.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextArea.hpp new file mode 100644 index 0000000..cc39570 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextArea.hpp @@ -0,0 +1,484 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/TextArea.hpp + * + * Declares the touchgfx::TextArea class. + */ +#ifndef TOUCHGFX_TEXTAREA_HPP +#define TOUCHGFX_TEXTAREA_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * This widget is capable of showing a text area on the screen. The text must be a predefined + * TypedText in the text sheet in the assets folder. In order to display a dynamic text, + * use TextAreaWithOneWildcard or TextAreaWithTwoWildcards. + * + * @see TypedText, TextAreaWithOneWildcard, TextAreaWithTwoWildcards + * + * @note A TextArea just holds a pointer to the text displayed. The developer must ensure that + * the pointer remains valid when drawing. + */ +class TextArea : public Widget +{ +public: + TextArea() + : Widget(), typedText(TYPED_TEXT_INVALID), color(0), linespace(0), alpha(255), indentation(0), rotation(TEXT_ROTATE_0), wideTextAction(WIDE_TEXT_NONE), boundingArea() + { + } + + virtual void setWidth(int16_t width) + { + Widget::setWidth(width); + boundingArea = calculateBoundingArea(); + } + + virtual void setHeight(int16_t height) + { + Widget::setHeight(height); + boundingArea = calculateBoundingArea(); + } + + virtual Rect getSolidRect() const + { + return Rect(); + } + + /** + * Sets the color of the text. If no color is set, the default color (black) is used. + * + * @param color The color to use. + */ + FORCE_INLINE_FUNCTION void setColor(colortype color) + { + this->color = color; + } + + /** + * Gets the color of the text. If no color has been set, the default color, black, is + * returned. + * + * @return The color to used for drawing the text. + */ + FORCE_INLINE_FUNCTION colortype getColor() const + { + return color; + } + + /** + * @copydoc Image::setAlpha + */ + virtual void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** + * @copydoc Image::getAlpha + */ + uint8_t getAlpha() const + { + return alpha; + } + + /** + * Adjusts the TextArea y coordinate so the text will have its baseline at the specified + * value. The placements is relative to the specified TypedText so if the TypedText is + * changed, you have to set the baseline again. + * + * @param baselineY The y coordinate of the baseline of the text. + * + * @note setTypedText() must be called prior to setting the baseline. + */ + virtual void setBaselineY(int16_t baselineY) + { + setY(baselineY - getTypedText().getFont()->getFontHeight()); + } + + /** + * Adjusts the TextArea x and y coordinates so the text will have its baseline at the + * specified y value. The placements is relative to the specified TypedText so if the + * TypedText is changed you have to set the baseline again. The specified x coordinate + * will be used as the x coordinate of the TextArea. + * + * @param x The x coordinate of the TextArea. + * @param baselineY The y coordinate of the baseline of the text. + * + * @note setTypedText() must be called prior to setting the baseline. + */ + virtual void setXBaselineY(int16_t x, int16_t baselineY) + { + setX(x); + setBaselineY(baselineY); + } + + /** + * Sets the line spacing of the TextArea. Setting a larger value will increase the space + * between lines. It is possible to set a negative value to have lines (partially) + * overlap. Default line spacing, if not set, is 0. + * + * @param space The line spacing of use in the TextArea. + * + * @see getLinespacing + */ + FORCE_INLINE_FUNCTION void setLinespacing(int16_t space) + { + linespace = space; + boundingArea = calculateBoundingArea(); + } + + /** + * Gets the line spacing of the TextArea. If no line spacing has been set, the line + * spacing is 0. + * + * @return The line spacing. + * + * @see setLinespacing + */ + FORCE_INLINE_FUNCTION int16_t getLinespacing() const + { + return linespace; + } + + /** + * Sets the indentation for the text. This can be very useful when a font is an italic + * font where letters such as "j" and "g" extend a lot to the left under the previous + * character(s). if a line starts with a "j" or "g" this letter would either have to be + * pushed to the right to be able to see all of it, e.g. using spaces (which would ruin + * a multi line text which is left aligned) - or by clipping the first letter (which + * could ruin the nice graphics). The solution is to change + * @code + * textarea.setPosition(50, 50, 100, 100); + * @endcode + * to + * @code + * textarea.setPosition(45, 50, 110, 100); + * textarea.setIndentation(5); + * @endcode + * Characters that do not extend to the left under the previous characters will be drawn + * in the same position in either case, but "j" and "g" will be aligned with other lines. + * + * The function Font::getMaxPixelsLeft() will give you the maximum number of pixels any glyph + * in the font extends to the left. + * + * @param indent The indentation from left (when left aligned text) and right (when right + * aligned text). + * + * @see Font::getMaxPixelsLeft + */ + FORCE_INLINE_FUNCTION void setIndentation(uint8_t indent) + { + indentation = indent; + boundingArea = calculateBoundingArea(); + } + + /** + * Gets the indentation of text inside the TextArea. + * + * @return The indentation. + * + * @see setIndentation + */ + FORCE_INLINE_FUNCTION uint8_t getIndentation() + { + return indentation; + } + + /** + * Gets the alignment of text inside the TextArea. + * + * @return The alignment. + * + */ + virtual Alignment getAlignment() const; + + /** + * Gets the total height needed by the text, taking number of lines and line spacing + * into consideration. + * + * @return the total height needed by the text. + */ + virtual int16_t getTextHeight() const; + + /** + * Gets the width in pixels of the current associated text in the current selected + * language. In case of multi-lined text the width of the widest line is returned. + * + * @return The width in pixels of the current text. + */ + virtual uint16_t getTextWidth() const; + + virtual void draw(const Rect& area) const; + + /** + * Sets the TypedText of the text area. If no prior size has been set, the TextArea will + * be resized to fit the new TypedText. + * + * @param t The TypedText for this widget to display. + * + * @see resizeToCurrentText + */ + void setTypedText(const TypedText& t); + + /** + * Gets the TypedText of the text area. + * + * @return The currently used TypedText. + */ + TypedText getTypedText() const + { + return typedText; + } + + /** + * Sets rotation of the text in the TextArea. The value TEXT_ROTATE_0 is the default for + * normal text. The value TEXT_ROTATE_90 will rotate the text clockwise, thus writing + * from the top of the display and down. Similarly TEXT_ROTATE_180 and TEXT_ROTATE_270 + * will each rotate the text further 90 degrees clockwise. + * + * @param textRotation The rotation of the text. + */ + FORCE_INLINE_FUNCTION void setRotation(const TextRotation textRotation) + { + rotation = textRotation; + boundingArea = calculateBoundingArea(); + } + + /** + * Gets rotation of the text in the TextArea. + * + * @return The rotation of the text. + * + * @see setRotation + */ + TextRotation getRotation() const + { + return rotation; + } + + /** + * Sets the dimensions of the TextArea to match the width and height of the current + * associated text for the current selected language. + * + * If WordWrap is turned on for the TextArea, the height might be set to an unexpected + * value, as only manually insert line breaks in the text will be respected - use + * resizeHeightToCurrentText() to keep the width of the TextArea and therefore retain + * word wrapping. + * + * If the text is centered or right aligned, calling resizeToCurrentText() will actually + * move the text on the screen, as the x and y coordinates of the TextArea widget is not + * changed. To simply minimize the size of the TextArea but keep the TypedText in the + * same position on the screen, use resizeToCurrentTextWithAlignment(). This is also the + * case if the text is rotated, e.g. 180 degrees. + * + * @see setRotation, resizeHeightToCurrentText + * + * @note If the current text rotation is either 90 or 270 degrees, the width of the text area + * will be set to the height of the text and vice versa, as the text is rotated. + */ + void resizeToCurrentText(); + + /** + * Sets the dimensions of the TextArea to match the width and height of the current + * associated text for the current selected language, and for centered and right aligned + * text, the position of the TextArea widget is also updated to keep the text in the + * same position on the display. Text that is rotated is also handled properly. + * + * @see setRotation, resizeHeightToCurrentText + * + * @note If the current text rotation is either 90 or 270 degrees, the width of the text area + * will be set to the height of the text and vice versa, as the text is rotated. + */ + void resizeToCurrentTextWithAlignment(); + + /** + * Sets the height of the TextArea to match the height of the current associated text + * for the current selected language. This is especially useful for texts with WordWrap + * enabled. + * + * @see resizeToCurrentText, setWideTextAction, setRotation, + * resizeHeightToCurrentTextWithRotation + * + * @note If the current text rotation is either 90 or 270 degrees, the width of the text area + * will be set and not the height, as the text is rotated. + * @note If the current text is rotated, the x/y coordinate is not updated, which means that + * the text will be repositioned on the display. + */ + void resizeHeightToCurrentText(); + + /** + * Sets the height of the TextArea to match the height of the current associated text + * for the current selected language. This is especially useful for texts with WordWrap + * enabled. + * + * @see resizeToCurrentText, setWideTextAction, setRotation, resizeHeightToCurrentText + * + * @note If the current text rotation is either 90 or 270 degrees, the width of the text area + * will be set and not the height, as the text is rotated. Also, the x or y + * coordinates will be updated. + */ + void resizeHeightToCurrentTextWithRotation(); + + /** + * Defines what to do if a line of text is wider than the text area. Default action is + * ::WIDE_TEXT_NONE which means that text lines are only broken if there is a manually + * inserted newline in the text. + * + * If wrapping is enabled and the text would occupy more lines than the size of the + * TextArea, the end of the last line will get an ellipsis (often …) to signal + * that some text is missing. The character used for ellipsis is taken from the text + * spreadsheet. + * + * @param action The action to perform for wide lines of text. + * + * @see WideTextAction, getWideTextAction, resizeHeightToCurrentText + */ + FORCE_INLINE_FUNCTION void setWideTextAction(WideTextAction action) + { + wideTextAction = action; + boundingArea = calculateBoundingArea(); + } + + /** + * Gets wide text action previously set using setWideTextAction. + * + * @return current WideTextAction setting. + * + * @see setWideTextAction, WideTextAction + */ + WideTextAction getWideTextAction() const + { + return wideTextAction; + } + + /** + * Gets the total height needed by the text. Determined by number of lines and + * linespace. The number of parameters passed after the format, must match the number of + * wildcards in the TypedText. + * + * @param format The text containing <placeholder> wildcards. + * @param ... Variable arguments providing additional information. + * + * @return the total height needed by the text. + */ + virtual int16_t calculateTextHeight(const Unicode::UnicodeChar* format, ...) const; + + /** + * Gets the first wildcard used in the TypedText. + * + * @return A pointer to the first wildcard, if this text area has a wildcard, otherwise 0. + * + * @see TextAreaWithOneWildcard, TextAreaWithTwoWildcards + */ + virtual const Unicode::UnicodeChar* getWildcard1() const + { + return 0; + } + + /** + * Gets the second wildcard used in the TypedText. + * + * @return A pointer to the second wildcard, if this text area has two wildcards, otherwise 0. + * + * @see TextAreaWithOneWildcard, TextAreaWithTwoWildcards + */ + virtual const Unicode::UnicodeChar* getWildcard2() const + { + return 0; + } + + virtual void invalidateContent() const; + +protected: + /** Structure for the relationship between a bounding rectangle and the contained text. */ + class BoundingArea + { + public: + /** + * Initializes a new instance of the BoundingArea class. + * + * @param boundingRect The bounding rectangle of this text area. + * @param containedText A pointer to the text contained in the bounding rectangle. + */ + BoundingArea(const Rect& boundingRect, const Unicode::UnicodeChar* containedText) + : rect(boundingRect), text(containedText) + { + } + + /** + * Initializes a new instance of the BoundingArea class which is invalid by default. + */ + BoundingArea() + : rect(Rect(0, 0, -1, -1)), // Negative width and height means invalid rectangle + text(0) + { + } + + /** + * Gets bounding rectangle. + * + * @return The bounding rectangle. + */ + Rect getRect() const + { + return rect; + } + + /** + * Query if the bounding area is valid. + * + * @param currentText A pointer to the current text of this text area. + * + * @return True if valid otherwise false. + */ + bool isValid(const Unicode::UnicodeChar* currentText) const + { + return (rect.height >= 0 && rect.width >= 0 && text == currentText); + } + + private: + Rect rect; + const Unicode::UnicodeChar* text; + }; + + /** + * Calculates the minimum bounding rectangle of this text area and correlates it + * with the containing text, to get the bounding area. + * Note: The bounding rectangle is adjusted according to alignment and rotation. + * + * @return The bounding area. + */ + virtual TextArea::BoundingArea calculateBoundingArea() const; + + TypedText typedText; ///< The TypedText to display + colortype color; ///< The color to use for the text. + int16_t linespace; ///< The extra space between lines of text, measured in pixels. + uint8_t alpha; ///< The alpha to use. + uint8_t indentation; ///< The indentation of the text inside the text area. + TextRotation rotation; ///< The text rotation to use in steps of 90 degrees. + WideTextAction wideTextAction; ///< What to do if the lines of text are wider than the text area. + static const uint16_t newLine = 10; ///< NewLine value. + BoundingArea boundingArea; ///< Bounding area of this text area. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTAREA_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextAreaWithWildcard.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextAreaWithWildcard.hpp new file mode 100644 index 0000000..e2c5859 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextAreaWithWildcard.hpp @@ -0,0 +1,174 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/TextAreaWithWildcard.hpp + * + * Declares the touchgfx::TextAreaWithOneWildcard and touchgfx::TextAreaWithTwoWildcards classes. + */ +#ifndef TOUCHGFX_TEXTAREAWITHWILDCARD_HPP +#define TOUCHGFX_TEXTAREAWITHWILDCARD_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Base class for TextArea with one or two wildcards. + * + * @see TextAreaWithOneWildcard, TextAreaWithTwoWildcards + * + */ +class TextAreaWithWildcardBase : public TextArea +{ +public: + TextAreaWithWildcardBase() + : TextArea() + { + } + + virtual void draw(const Rect& area) const; + + virtual void invalidateContent() const; + +protected: + virtual TextArea::BoundingArea calculateBoundingArea() const + { + return TextArea::BoundingArea(); + } +}; + +/** + * TextArea with one wildcard. The format string (i.e. the TypedText set in setTypedText()) is + * expected to contain a wildcard <placeholder> from the text. + * + * @note the text converter tool converts the <...> to ascii value 2 which is then being + * replaced by a wildcard text. + */ +class TextAreaWithOneWildcard : public TextAreaWithWildcardBase +{ +public: + TextAreaWithOneWildcard() + : TextAreaWithWildcardBase(), wc1(0) + { + } + + /** + * Sets the wildcard used in the TypedText where <placeholder> is placed. Wildcard + * string must be a null-terminated UnicodeChar array. + * + * @param value A pointer to the UnicodeChar to set the wildcard to. + * + * @note The pointer passed is saved, and must be accessible whenever TextAreaWithOneWildcard + * may need it. + */ + void setWildcard1(const Unicode::UnicodeChar* value) + { + wc1 = value; + } + + virtual const Unicode::UnicodeChar* getWildcard1() const + { + return wc1; + } + + /** + * Sets the wildcard used in the TypedText where <placeholder> is placed. Wildcard + * string must be a null-terminated UnicodeChar array. + * + * @param value A pointer to the UnicodeChar to set the wildcard to. + * + * @note The pointer passed is saved, and must be accessible whenever TextAreaWithOneWildcard + * may need it. + */ + void setWildcard(const Unicode::UnicodeChar* value) + { + setWildcard1(value); + } + + /** + * Gets the wildcard used in the TypedText as previously set using setWildcard(). + * + * @return The wildcard used in the text. + */ + const Unicode::UnicodeChar* getWildcard() const + { + return getWildcard1(); + } + +protected: + const Unicode::UnicodeChar* wc1; ///< Pointer to the wildcard string. Must be null-terminated. +}; + +/** + * TextArea with two wildcards. The format string (i.e. the TypedText set in setTypedText()) is + * expected to contain two wildcards <placeholders> from the text. + * + * + * @note the text converter tool converts the <...> to ascii value 2 which is what is + * being replaced by a wildcard text. + */ +class TextAreaWithTwoWildcards : public TextAreaWithWildcardBase +{ +public: + TextAreaWithTwoWildcards() + : TextAreaWithWildcardBase(), wc1(0), wc2(0) + { + } + + /** + * Sets the wildcard used in the TypedText where first <placeholder> is placed. + * Wildcard string must be a null-terminated UnicodeChar array. + * + * @param value A pointer to the UnicodeChar to set the wildcard to. + * + * @note The pointer passed is saved, and must be accessible whenever TextAreaWithTwoWildcard + * may need it. + */ + void setWildcard1(const Unicode::UnicodeChar* value) + { + wc1 = value; + } + + virtual const Unicode::UnicodeChar* getWildcard1() const + { + return wc1; + } + + /** + * Sets the wildcard used in the TypedText where second <placeholder> is placed. + * Wildcard string must be a null-terminated UnicodeChar array. + * + * @param value A pointer to the UnicodeChar to set the wildcard to. + * + * @note The pointer passed is saved, and must be accessible whenever TextAreaWithTwoWildcard + * may need it. + */ + void setWildcard2(const Unicode::UnicodeChar* value) + { + wc2 = value; + } + + virtual const Unicode::UnicodeChar* getWildcard2() const + { + return wc2; + } + +protected: + const Unicode::UnicodeChar* wc1; ///< Pointer to the first wildcard string. Must be null-terminated. + const Unicode::UnicodeChar* wc2; ///< Pointer to the second wildcard string. Must be null-terminated. +}; +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTAREAWITHWILDCARD_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextureMapper.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextureMapper.hpp new file mode 100644 index 0000000..f404ece --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TextureMapper.hpp @@ -0,0 +1,697 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/TextureMapper.hpp + * + * Declares the touchgfx::TextureMapper class. + */ +#ifndef TOUCHGFX_TEXTUREMAPPER_HPP +#define TOUCHGFX_TEXTUREMAPPER_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The TextureMapper widget displays a transformed image. It can be used to generate effects + * where an image should be rotated in two or three dimensions. + * + * The image can be freely scaled and rotated in three dimensions. The scaling and + * rotation is done around the adjustable origin. A virtual camera is applied to the + * rendered image yielding a perspective impression. The amount of perspective + * impression can be adjusted. The transformed image is clipped according to the + * dimensions of the TextureMapper widget. In order to make the image fully visible the + * TextureMapper should be large enough to accommodate the transformed image, which may + * be larger than the raw image. + * + * @see Widget + * + * @note The drawing of this widget is not trivial and typically has a significant performance + * penalty. The number of pixels drawn, the presence of global alpha or per pixel alpha + * inflicts the computation and should be considered. + * @note This widget does not support 1 bit per pixel color depth. + */ +class TextureMapper : public Image +{ +public: + /** + * Rendering algorithm to use when scaling the bitmap. Nearest neighbor simply finds the + * closest pixel in the source bitmap. Bilinear interpolation averages 4 pixels to find + * a much better pixel representation, and is therefore slower than the Nearest neighbor + * algorithm. + */ + enum RenderingAlgorithm + { + NEAREST_NEIGHBOR, ///< Fast but not a very good image quality. Good for fast animations. + BILINEAR_INTERPOLATION ///< Slower but better image quality. Good for static representation of a scaled image. + }; + + /** + * Constructs a new TextureMapper with a default alpha value of 255 (solid) and a default Bitmap + * (undefined) if none is specified. If a Bitmap is passed to the constructor, the width and + * height of this widget is set to those of the bitmap. + * + * @param bmp (Optional) The bitmap to display. + * + * @see setBitmap + */ + TextureMapper(const Bitmap& bmp = Bitmap()); + + /** + * Sets the bitmap for this TextureMapper and updates the width and height of this widget to + * match those of the Bitmap. + * + * @param bmp The bitmap instance. + * + * @note The user code must call invalidate() in order to update the image on the display. + */ + virtual void setBitmap(const Bitmap& bmp); + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + + /** + * Sets the render algorithm to be used. Default setting is NEAREST_NEIGHBOR. + * + * @param algorithm The algorithm to use when rendering. + */ + virtual void setRenderingAlgorithm(RenderingAlgorithm algorithm) + { + currentRenderingAlgorithm = algorithm; + } + + /** + * Gets the algorithm used when rendering. + * + * @return The algorithm used when rendering. + */ + virtual RenderingAlgorithm getRenderingAlgorithm() const + { + return currentRenderingAlgorithm; + } + + /** + * Sets the angles in radians of the image. + * + * @param newXAngle The new x Angle. + * @param newYAngle The new y Angle. + * @param newZAngle The new x Angle. + * + * @see updateAngles, getXAngle, getYAngle, getZAngle + * + * @note The area covered by the image before/after changing the angles is NOT invalidated. + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void setAngles(float newXAngle, float newYAngle, float newZAngle); + + /** + * Sets the x angle in radians. + * + * @param newXAngle The new x angle. + * + * @see setAngles, updateXAngle, getXAngle + * + * @note The area covered by the image before/after changing the angle is NOT invalidated. + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void setXAngle(float newXAngle) + { + setAngles(newXAngle, yAngle, zAngle); + } + + /** + * Sets the y angle in radians. + * + * @param newYAngle The new y angle. + * + * @see setAngles, updateYAngle, getYAngle + * + * @note The area covered by the image before/after changing the angle is NOT invalidated. + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void setYAngle(float newYAngle) + { + setAngles(xAngle, newYAngle, zAngle); + } + + /** + * Sets the z angle in radians. + * + * @param newZAngle The new z angle. + * + * @see setAngles, updateZAngle, getZAngle + * + * @note The area covered by the image before/after changing the angle is NOT invalidated. + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void setZAngle(float newZAngle) + { + setAngles(xAngle, yAngle, newZAngle); + } + + /** + * Updates the angles in radians of the image. The area covered by the image before and after + * changing the angles is invalidated, which is the smallest required rectangle. + * + * @param newXAngle The new x Angle. + * @param newYAngle The new y Angle. + * @param newZAngle The new x Angle. + * + * @see setAngles, updateXAngle, updateYAngle, updateZAngle, getXAngle, getYAngle, getZAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void updateAngles(float newXAngle, float newYAngle, float newZAngle); + + /** + * Updates the x angle in radians. + * + * @param newXAngle The new x angle. + * + * @see updateAngles, getXAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void updateXAngle(float newXAngle) + { + updateAngles(newXAngle, yAngle, zAngle); + } + + /** + * Updates the y angle in radians. + * + * @param newYAngle The new y angle. + * + * @see updateAngles, getYAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void updateYAngle(float newYAngle) + { + updateAngles(xAngle, newYAngle, zAngle); + } + + /** + * Updates the z angle in radians. + * + * @param newZAngle The new z angle. + * + * @see updateAngles, getZAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual void updateZAngle(float newZAngle) + { + updateAngles(xAngle, yAngle, newZAngle); + } + + /** + * Get the x angle in radians. + * + * @return The x angle. + * + * @see updateXAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual float getXAngle() const + { + return xAngle; + } + + /** + * Get the y angle in radians. + * + * @return The y angle. + * + * @see updateYAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual float getYAngle() const + { + return yAngle; + } + + /** + * Get the z angle in radians. + * + * @return The z angle. + * + * @see updateZAngle + * + * @note Angles are given in radians, so a full circle is 2*PI. + */ + virtual float getZAngle() const + { + return zAngle; + } + + /** + * Sets the scale of the image. + * + * @param newScale The new scale value. + * + * @see updateScale, getScale + */ + virtual void setScale(float newScale); + + /** + * Updates the scale of the image. This implies invalidating the area covered by the texture + * mapper. + * + * @param newScale The new scale value. + * + * @see setScale, getScale + */ + virtual void updateScale(float newScale); + + /** + * Gets the scale of the image. + * + * @return The scale. + * + * @see setScale + */ + virtual float getScale() const + { + return scale; + } + + /** + * Sets the transformation origo (center). + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param z The z coordinate. + * + * @see getOrigoX, getOrigoY, getOrigoZ + */ + virtual void setOrigo(float x, float y, float z) + { + xOrigo = x; + yOrigo = y; + zOrigo = z; + applyTransformation(); + } + + /** + * Sets the transformation origo (center) in two dimensions. Leaves the z coordinate + * untouched. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @see getOrigoX, getOrigoY + */ + virtual void setOrigo(float x, float y) + { + xOrigo = x; + yOrigo = y; + applyTransformation(); + } + + /** + * Gets transformation origo x coordinate. + * + * @return The transformation origo x coordinate. + * + * @see setOrigo + */ + virtual float getOrigoX() const + { + return xOrigo; + } + + /** + * Gets transformation origo y coordinate. + * + * @return The transformation origo y coordinate. + * + * @see setOrigo + */ + virtual float getOrigoY() const + { + return yOrigo; + } + + /** + * Gets transformation origo z coordinate. + * + * @return The transformation origo z coordinate. + * + * @see setOrigo + */ + virtual float getOrigoZ() const + { + return zOrigo; + } + + /** + * Sets the camera coordinate. + * + * @param x The x coordinate for the camera. + * @param y The y coordinate for the camera. + * + * @see getCameraX, getCameraY + */ + virtual void setCamera(float x, float y) + { + xCamera = x; + yCamera = y; + applyTransformation(); + } + + /** + * Gets camera x coordinate. + * + * @return The camera x coordinate. + * + * @see setCamera + */ + virtual float getCameraX() const + { + return xCamera; + } + + /** + * Gets camera y coordinate. + * + * @return The camera y coordinate. + * + * @see setCamera + */ + virtual float getCameraY() const + { + return yCamera; + } + + /** + * Sets camera distance. If the given value is below + * TextureMapper::MINIMAL_CAMERA_DISTANCE, it will be set to + * TextureMapper::MINIMAL_CAMERA_DISTANCE. + * + * @param d The new camera distance. + * + * @see getCameraDistance + */ + virtual void setCameraDistance(float d) + { + cameraDistance = MAX(d, MINIMAL_CAMERA_DISTANCE); + applyTransformation(); + } + + /** + * Gets camera distance. + * + * @return The camera distance. + * + * @see setCameraDistance + */ + virtual float getCameraDistance() const + { + return cameraDistance; + } + + /** + * Sets the position of the bitmap within the TextureMapper. The bitmap is clipped with + * respect to the dimensions of the TextureMapper widget. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @see getBitmapPositionX, getBitmapPositionY + */ + virtual void setBitmapPosition(float x, float y) + { + xBitmapPosition = x; + yBitmapPosition = y; + applyTransformation(); + } + + /** + * Sets the position of the bitmap within the TextureMapper. The bitmap is clipped with + * respect to the dimensions of the TextureMapper widget. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @see getBitmapPositionX, getBitmapPositionY + */ + virtual void setBitmapPosition(int x, int y) + { + setBitmapPosition((float)x, (float)y); + } + + /** + * Gets bitmap position x coordinate. + * + * @return The bitmap position x coordinate. + * + * @see setBitmapPosition + */ + virtual float getBitmapPositionX() const + { + return xBitmapPosition; + } + + /** + * Gets bitmap position y coordinate. + * + * @return The bitmap position y coordinate. + * + * @see setBitmapPosition + */ + virtual float getBitmapPositionY() const + { + return yBitmapPosition; + } + + /** + * Get the x coordinate of the top left corner of the transformed bitmap. + * + * @return The X0 coordinate. + */ + virtual float getX0() const + { + return imageX0; + } + + /** + * Get the x coordinate of the top right corner of the transformed bitmap. + * + * @return The X1 coordinate. + */ + virtual float getX1() const + { + return imageX1; + } + + /** + * Get the x coordinate of the bottom right of the transformed bitmap. + * + * @return The X2 coordinate. + */ + virtual float getX2() const + { + return imageX2; + } + + /** + * Get the x coordinate of the bottom left corner of the transformed bitmap. + * + * @return The X3 coordinate. + */ + virtual float getX3() const + { + return imageX3; + } + + /** + * Get the y coordinate of the top left corner of the transformed bitmap. + * + * @return The Y0 coordinate. + */ + virtual float getY0() const + { + return imageY0; + } + + /** + * Get the y coordinate of the top right corner of the transformed bitmap. + * + * @return The Y1 coordinate. + */ + virtual float getY1() const + { + return imageY1; + } + + /** + * Get the y coordinate of the bottom right corner of the transformed bitmap. + * + * @return The Y2 coordinate. + */ + virtual float getY2() const + { + return imageY2; + } + + /** + * Get the y coordinate of the bottom left corner of the transformed bitmap. + * + * @return The Y3 coordinate. + */ + virtual float getY3() const + { + return imageY3; + } + + /** + * Get the z coordinate of the top left corner of the transformed bitmap. + * + * @return The Z0 coordinate. + */ + virtual float getZ0() const + { + return imageZ0; + } + + /** + * Get the z coordinate of the top right corner of the transformed bitmap. + * + * @return The Z1 coordinate. + */ + virtual float getZ1() const + { + return imageZ1; + } + + /** + * Get the z coordinate of the bottom right corner of the transformed bitmap. + * + * @return The Z2 coordinate. + */ + virtual float getZ2() const + { + return imageZ2; + } + + /** + * Get the z coordinate of the bottom left corner of the transformed bitmap. + * + * @return The Z3 coordinate. + */ + virtual float getZ3() const + { + return imageZ3; + } + + /** + * Invalidate the bounding rectangle of the transformed bitmap. + * + * @see getBoundingRect + * + * @deprecated Please use invalidateContent() instead. + */ + TOUCHGFX_DEPRECATED("Please use invalidateContent() instead.", void invalidateBoundingRect() const); + + virtual void invalidateContent() const + { + if (alpha > 0) + { + Rect r = getBoundingRect(); + invalidateRect(r); + } + } + +protected: + /** + * Transform the bitmap using the supplied origo, scale, rotation and camera. This + * method is called by all the methods that manipulate origo, scale, rotation and camera. + */ + void applyTransformation(); + + /** + * Gets bounding rectangle of the transformed bitmap. This is the smallest possible + * rectangle which covers the image of the bitmap after applying scale and rotation. + * + * @return The bounding rectangle. + */ + Rect getBoundingRect() const; + + /** + * The TextureMapper will draw the transformed bitmap by drawing one transformed quad. + * The quad is drawn from the points 0,1,2,3 using the x,y,z values from each point along + * with the u,v coordinates in the bitmap associated with each point. + * + * @param invalidatedArea The invalidated area. + * @param [in] fb The framebuffer. + * @param triangleXs The triangle xs. + * @param triangleYs The triangle ys. + * @param triangleZs The triangle zs. + * @param triangleUs The triangle us. + * @param triangleVs The triangle vs. + */ + void drawQuad(const Rect& invalidatedArea, uint16_t* fb, const float* triangleXs, const float* triangleYs, const float* triangleZs, const float* triangleUs, const float* triangleVs) const; + + /** + * Returns the rendering variant based on the bitmap format, alpha value and rendering + * algorithm. + * + * @return The RenderingVariant. + */ + RenderingVariant lookupRenderVariant() const; + + RenderingAlgorithm currentRenderingAlgorithm; ///< The current rendering algorithm. + + static const int MINIMAL_CAMERA_DISTANCE = 1; ///< The minimal camera distance + + float xBitmapPosition; ///< The bitmap position x + float yBitmapPosition; ///< The bitmap position y + + float xAngle; ///< The angle x in radians + float yAngle; ///< The angle y in radians + float zAngle; ///< The angle z in radians + float scale; ///< The scale + + float xOrigo; ///< The origo x coordinate + float yOrigo; ///< The origo y coordinate + float zOrigo; ///< The origo z coordinate + + float xCamera; ///< The camera x coordinate + float yCamera; ///< The camera y coordinate + float cameraDistance; ///< The camera distance + + float imageX0; ///< The coordinate for the image points + float imageY0; ///< The coordinate for the image points + float imageZ0; ///< The coordinate for the image points + float imageX1; ///< The coordinate for the image points + float imageY1; ///< The coordinate for the image points + float imageZ1; ///< The coordinate for the image points + float imageX2; ///< The coordinate for the image points + float imageY2; ///< The coordinate for the image points + float imageZ2; ///< The coordinate for the image points + float imageX3; ///< The coordinate for the image points + float imageY3; ///< The coordinate for the image points + float imageZ3; ///< The coordinate for the image points + + uint16_t subDivisionSize; ///< The size of the affine sub divisions +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TEXTUREMAPPER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TiledImage.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TiledImage.hpp new file mode 100644 index 0000000..bcfb956 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TiledImage.hpp @@ -0,0 +1,126 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/TiledImage.hpp + * + * Declares the touchgfx::TiledImage class. + */ +#ifndef TOUCHGFX_TILEDIMAGE_HPP +#define TOUCHGFX_TILEDIMAGE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Simple widget capable of showing a bitmap tiled indefinitely horizontally and vertically. + * This means that when the TiledImage Widget is larger than the provided Bitmap, the + * Bitmap is repeated over and over horizontally and vertically. The bitmap can be alpha- + * blended with the background and have areas of transparency. + */ +class TiledImage : public Image +{ +public: + /** + * Constructs a new TiledImage with a default alpha value of 255 (solid) and a default + * Bitmap (undefined) if none is specified. If a Bitmap is passed to the constructor, + * the width and height of this widget is set to those of the bitmap. + * + * @param bmp (Optional) The bitmap to display. + * + * @see setBitmap + */ + TiledImage(const Bitmap& bmp = Bitmap()) + : Image(bmp), xOffset(0), yOffset(0) + { + } + + virtual void setBitmap(const Bitmap& bmp); + + /** + * Sets an offset into the bitmap where the tile drawing should start. By default the + * first image is aligned along the top and left, i.e. offset at (0, 0). + * + * @param x The x coordinate offset. + * @param y The y coordinate offset. + * + * @see setXOffset, setYOffset + */ + virtual void setOffset(int16_t x, int16_t y); + + /** + * Sets x offset into the bitmap where the tile drawing should start. Setting the x + * offset to 1 will push all images one pixel to the left. + * + * @param x The x offset. + * + * @see setYOffset, setOffset + */ + virtual void setXOffset(int16_t x); + + /** + * Sets y offset into the bitmap where the tile drawing should start. Setting the y + * offset to 1 will push all images one pixel up. + * + * @param y The y offset. + * + * @see setXOffset, setOffset + */ + virtual void setYOffset(int16_t y); + + /** + * Gets the offset into the bitmap where the tile drawing should start. Please note that + * the offsets set using setOffset have been normalized so that x is in the range 0 to + * bitmap width - 1, and y is in the range 0 to bitmap height - 1. + * + * @param [out] x The x offset. + * @param [out] y The y offset. + * + * @see getXOffset, getYOffset + */ + virtual void getOffset(int16_t& x, int16_t& y); + + /** + * Get x offset. This is the value set using setXOffset() (or setOffset()) normalized to be + * in the range 0 to bitmap width - 1. + * + * @return The x offset. + * + * @see getYOffset, getOffset + */ + virtual int16_t getXOffset(); + + /** + * Get y coordinate offset. This is the value set using setYOffset() (or setOffset()) + * normalized to be in the range 0 to bitmap height - 1. + * + * @return The y offset. + * + * @see getXOffset, getOffset + */ + virtual int16_t getYOffset(); + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + +protected: + int16_t xOffset; ///< The X offset into the bitmap to start drawing in range 0..bitmap.width-1 + int16_t yOffset; ///< The Y offset into the bitmap to start drawing in range 0..bitmap.height-1 +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TILEDIMAGE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ToggleButton.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ToggleButton.hpp new file mode 100644 index 0000000..996e755 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/ToggleButton.hpp @@ -0,0 +1,71 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/ToggleButton.hpp + * + * Declares the touchgfx::ToggleButton class. + */ +#ifndef TOUCHGFX_TOGGLEBUTTON_HPP +#define TOUCHGFX_TOGGLEBUTTON_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A ToggleButton is a Button specialization that swaps the two bitmaps when clicked, such that + * the previous "pressed" bitmap, now becomes the one displayed when button is not + * pressed. This can by used to give the effect of a button that can be pressed in and + * when it is subsequently pressed, it will pop back out. + */ +class ToggleButton : public Button +{ +public: + virtual void setBitmaps(const Bitmap& bitmapReleased, const Bitmap& bitmapPressed) + { + originalPressed = bitmapPressed; + Button::setBitmaps(bitmapReleased, bitmapPressed); + } + + /** + * Allows the ToggleButton to be forced into either the pressed state, or the normal + * state. In the pressed state, the Button will always be shown as pressed down (and + * shown as released when the user presses it). In the normal state, the Button will be + * show as released or pressed depending on its actual state. + * + * @param activeState If true, swap the images for released and pressed. If false display + * the Button normally. + */ + void forceState(bool activeState); + + /** + * Gets the state of the ToggleButton as set with forceState. + * + * @return True if the button has been toggled, i.e. the pressed state is shown when the + * button is not pressed. + */ + bool getState() const + { + return up.getId() == originalPressed.getId(); + } + + virtual void handleClickEvent(const ClickEvent& event); + +protected: + Bitmap originalPressed; ///< Contains the bitmap that was originally being displayed when button is pressed. +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TOGGLEBUTTON_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TouchArea.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TouchArea.hpp new file mode 100644 index 0000000..b37b60b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/TouchArea.hpp @@ -0,0 +1,76 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/TouchArea.hpp + * + * Declares the touchgfx::TouchArea class. + */ +#ifndef TOUCHGFX_TOUCHAREA_HPP +#define TOUCHGFX_TOUCHAREA_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Invisible widget used to capture touch events. The TouchArea consumes drag events without the + * widget it self moving. + */ +class TouchArea : public AbstractButton +{ +public: + TouchArea() + : AbstractButton(), pressedAction(0) + { + } + + virtual void draw(const Rect& invalidatedArea) const + { + } + + virtual void handleDragEvent(const DragEvent& event) + { + } + + virtual void handleClickEvent(const ClickEvent& event); + + virtual Rect getSolidRect() const + { + return Rect(); + } + + /** + * Associates an action to be performed when the TouchArea is pressed. + * + * @param callback The callback is given a reference to this touch area. + */ + void setPressedAction(GenericCallback& callback) + { + pressedAction = &callback; + } + + virtual void invalidateContent() const + { + // A TouchArea is invisible, do nothing + } + +protected: + GenericCallback* pressedAction; ///< The action to perform when the TouchArea is clicked +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_TOUCHAREA_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/VideoWidget.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/VideoWidget.hpp new file mode 100644 index 0000000..4a7bbe9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/VideoWidget.hpp @@ -0,0 +1,205 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/VideoWidget.hpp + * + * Declares the touchgfx::VideoWidget class. + */ +#ifndef TOUCHGFX_VIDEOWIDGET_HPP +#define TOUCHGFX_VIDEOWIDGET_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +class VideoWidget; + +/** + * A Widget for displaying video. + * + * The Widget interacts with a VideoController instance. + * + * @see VideoController + */ +class VideoWidget : public Widget +{ +public: + /** Default constructor. */ + VideoWidget(); + + /** Destructor. Unregisters the Widget from the Controller. */ + ~VideoWidget(); + + /** Play the video. */ + void play() const; + + /** Pause the video. */ + void pause() const; + + /** Stop the video. */ + void stop() const; + + /** + * Check if the video is playing (not paused or stopped). + * + * @return Returns true if the video is playing. + */ + bool isPlaying() const; + + /** + * Set repeat mode. When set the video is restarted when the end is reached. + * + * @param repeat When true, the video is repeated. + */ + void setRepeat(bool repeat) const; + + /** + * Seek to specific frame. Frame number 1 is the first frame. The display is not updated updated + * unless the video is playing. + * + * @param frameNumber The frame number to seek to. + * + * @see showFrame + */ + void seek(uint32_t frameNumber) const; + + /** + * Seek to a specific frame and update the display. Equal to seek if the video is playing. + * + * @param frameNumber The frame number to seek to. + * + * @see seek + */ + void showFrame(uint32_t frameNumber) const; + + /** + * Get the current frame number. + * + * @return Returns the current frame number. + */ + uint32_t getCurrentFrameNumber() const; + + /** + * Associates an action to be performed when the movie has ended. If the video is set to repeat, + * the action is also triggered when the animation starts over. + * + * @param callback The callback is executed when done. The callback is given the VideoWidget. + */ + void setMovieEndedAction(GenericCallback& callback) + { + movieEndedAction = &callback; + } + + /** + * Clears the movie ended action previously set by setMovieEndedAction. + * + * @see setMovieEndedAction + */ + void clearMovieEndedAction() + { + movieEndedAction = 0; + } + + /** + * Sets the frame rate of the video. + * + * To get 20 video frames pr second on a 60 fps display use video_frames = 20 and ui_frames = 60. + * + * @param ui_frames Number of UI frames (divider) + * @param video_frames Number of video_frames (dividend) + */ + void setFrameRate(uint32_t ui_frames, uint32_t video_frames) const; + + /** + * Set the video data for the stream. + * The video is paused and set to start on the first frame. + * + * @param movie Pointer to the video data. + * @param length Length of the vide data. + */ + void setVideoData(const uint8_t* movie, const uint32_t length); + + /** + * Set the video data for the stream. + * The video is paused and set to start on the first frame. + * + * @param [in,out] reader Reference to a VideoDataReader object. + */ + void setVideoData(VideoDataReader& reader); + + /** + * Get Video information. + * + * Get information from the video data. + * + * @param [in,out] data Pointer to VideoInformation where information should be stored. + */ + void getVideoInformation(VideoInformation* data) const; + + /** + * Set video buffer data. + * Only used when video frames are decoded to a buffer and not directly to the framebuffer. + * + * @param [in] videoBuffer Video buffer. + */ + void setVideoBuffer(uint8_t* const videoBuffer) + { + buffer = videoBuffer; + } + + /** + * Set video buffer format. + * Only used when video frames are decoded to a buffer and not directly to the framebuffer. + * + * @param bufferFormat Format of the videoBuffer (RGB565 or RGB888) + * @param width Width of the videoBuffer in pixels + * @param height Height of the videoBuffer in pixels + */ + void setVideoBufferFormat(Bitmap::BitmapFormat bufferFormat, uint16_t width, uint16_t height) + { + format = bufferFormat; + bufferWidth = width; + bufferHeight = height; + } + + virtual void handleTickEvent(); + + virtual void draw(const Rect& invalidatedArea) const; + + virtual Rect getSolidRect() const; + +private: + /** + * Reads information from the video. Sets the video width and height. + * Sets the framerate to speed specified in movie. Assumes 60 ui + * frame pr. second. + */ + void readVideoInformation(); + + VideoController::Handle handle; ///< The handle of this video stream + GenericCallback* movieEndedAction; ///< Pointer to the callback to be executed when the video is done. + uint8_t* buffer; ///< The buffer where the pixels are copied from + Bitmap::BitmapFormat format; ///< The pixel format for the data. + uint16_t bufferWidth; ///< Width (stride) of buffer in pixels (when used) + uint16_t bufferHeight; ///< Height of buffer in pixels (when used) + uint16_t videoWidth; ///< Width of video in pixels + uint16_t videoHeight; ///< Height of video in pixels +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_VIDEOWIDGET_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp new file mode 100644 index 0000000..151726b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/Widget.hpp @@ -0,0 +1,60 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/Widget.hpp + * + * Declares the touchgfx::Widget class. + */ +#ifndef TOUCHGFX_WIDGET_HPP +#define TOUCHGFX_WIDGET_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A Widget is an element which can be displayed (drawn) in the framebuffer. Hence a Widget is a + * subclass of Drawable. It implements getLastChild(), but leaves the implementation of + * draw() and getSolidRect() to subclasses of Widget, so it is still an abstract class. + * + * If a Widget contains more than one logical element, consider implementing several + * subclasses of Widget and create a Container with the Widgets. + * + * @see Drawable + */ +class Widget : public Drawable +{ +public: + /** + * Since a Widget is only one Drawable, Widget::getLastChild simply yields itself as + * result, but only if the Widget isVisible and isTouchable. + * + * @param x Not used since this Widget is the only "child". + * @param y Not used since this Widget is the only "child". + * @param [out] last Result, the address of the actual instance of the Widget. + */ + virtual void getLastChild(int16_t x, int16_t y, Drawable** last) + { + (void)x; + (void)y; + if (isVisible() && isTouchable()) + { + *last = this; + } + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_WIDGET_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp new file mode 100644 index 0000000..da508ed --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainter.hpp @@ -0,0 +1,134 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainter.hpp + * + * Declares the touchgfx::AbstractPainter class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTER_HPP +#define TOUCHGFX_ABSTRACTPAINTER_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * An abstract class for creating painter classes for drawing canvas widgets. All canvas widgets + * need a painter to fill the shape drawn with a CanvasWidgetRenderer. The painter must + * provide the color of a pixel on a given coordinate, which will the be blended into + * the framebuffer depending on the position of the canvas widget and the transparency + * of the given pixel. + * + * The AbstractPainter also implements a function which will blend each pixel in a + * scanline snippet into the framebuffer, but for better performance, the function + * should be reimplemented in each painter. + */ +class AbstractPainter +{ +public: + /** Initializes a new instance of the AbstractPainter class. */ + AbstractPainter() + : areaOffsetX(0), + areaOffsetY(0), + widgetAlpha(255) + { + } + + /** Finalizes an instance of the AbstractPainter class. */ + virtual ~AbstractPainter() + { + } + + /** + * Paint a designated part of the RenderingBuffer with respect to the amount of coverage + * of each pixel given by the parameter covers. The cover is the alpha for each pixel, + * which is what makes it possible to have smooth anti-aliased edges on the shapes drawn + * with CanvasWidgetRenderer. + * + * @param [in] ptr Pointer to the row in the RenderingBuffer. + * @param x The x coordinate. + * @param xAdjust The minor adjustment of x (used when a pixel is smaller than a byte + * to specify that the \a ptr should have been advanced + * "xAdjust" pixels futher into the byte). + * @param y The y coordinate. + * @param count Number of pixels to fill. + * @param covers The coverage in of each pixel. + * + * @note The implementation of render() in the AbstractPainter classes is a generic (i.e. slow) + * implementation that should be completely implemented in subclasses of + * AbstractPainter for better performance. + */ + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) = 0; + +protected: + int16_t areaOffsetX; ///< The offset x coordinate of the area being drawn. + int16_t areaOffsetY; ///< The offset y coordinate of the area being drawn. + uint8_t widgetAlpha; ///< The alpha of the widget using the painter. + + /** + * Sets the offset of the area being drawn. This allows render() to calculate the x, y + * relative to the widget, and not just relative to the invalidated area. + * + * @param offsetX The offset x coordinate of the invalidated area relative to the + * widget. + * @param offsetY The offset y coordinate of the invalidated area relative to the + * widget. + * + * @note Used by CanvasWidgetRenderer - should not be overwritten. + */ + void setAreaOffset(uint16_t offsetX, uint16_t offsetY) + { + areaOffsetX = offsetX; + areaOffsetY = offsetY; + } + + /** + * Sets the widget alpha to allow an entire canvas widget to easily be faded without + * changing the painter of the widget. + * + * @param alpha The alpha. + * + * @note Used internally by CanvasWidgetRenderer. + */ + void setWidgetAlpha(const uint8_t alpha) + { + widgetAlpha = alpha; + } + + /** + * Helper function to check if the provided bitmap format matches the current + * framebuffer format. + * + * @param format A bitmap format. + * + * @return True if the format matches the framebuffer format, false otherwise. + */ + FORCE_INLINE_FUNCTION static bool compatibleFramebuffer(Bitmap::BitmapFormat format) + { + bool compat = HAL::lcd().framebufferFormat() == format; + if (HAL::getInstance()->getAuxiliaryLCD()) + { + compat |= HAL::getInstance()->getAuxiliaryLCD()->framebufferFormat() == format; + } + return compat; + } + + friend class Canvas; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTER_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterABGR2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterABGR2222.hpp new file mode 100644 index 0000000..1171c49 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterABGR2222.hpp @@ -0,0 +1,107 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterABGR2222.hpp + * + * Declares the touchgfx::AbstractPainterABGR2222 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERABGR2222_HPP +#define TOUCHGFX_ABSTRACTPAINTERABGR2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterABGR2222 class is an abstract class for creating a painter to draw on a + * ABGR2222 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterABGR2222 : public AbstractPainter +{ +public: + AbstractPainterABGR2222() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::ABGR2222) && "The chosen painter only works with ABGR2222 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + + /** + * @copydoc AbstractPainterRGB565::mixColors(uint16_t,uint16_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t newpix, uint8_t bufpix, uint8_t alpha) + { + return mixColors(LCD8bpp_ABGR2222::getRedFromNativeColor(newpix), + LCD8bpp_ABGR2222::getGreenFromNativeColor(newpix), + LCD8bpp_ABGR2222::getBlueFromNativeColor(newpix), bufpix, alpha); + } + + /** + * @copybrief AbstractPainterRGB565::mixColors(uint16_t,uint16_t,uint16_t,uint16_t,uint8_t) + * + * @param R The red color. + * @param G The green color. + * @param B The blue color. + * @param bufpix The buffer pixel value. + * @param alpha The alpha of the R,G,B. + * + * @return The result of blending the two colors into a new color. + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t R, uint8_t G, uint8_t B, uint8_t bufpix, uint8_t alpha) + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_red = LCD8bpp_ABGR2222::getRedFromNativeColor(bufpix); + const uint8_t p_green = LCD8bpp_ABGR2222::getGreenFromNativeColor(bufpix); + const uint8_t p_blue = LCD8bpp_ABGR2222::getBlueFromNativeColor(bufpix); + const uint8_t red = LCD::div255(R * alpha + p_red * ialpha); + const uint8_t green = LCD::div255(G * alpha + p_green * ialpha); + const uint8_t blue = LCD::div255(B * alpha + p_blue * ialpha); + return LCD8bpp_ABGR2222::getNativeColorFromRGB(red, green, blue); + } + +protected: + /** + * @copydoc AbstractPainterRGB565::renderInit + */ + virtual bool renderInit() + { + return true; + } + + /** + * @copydoc AbstractPainterRGB565::renderNext + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * @copydoc AbstractPainterRGB565::renderPixel + */ + virtual void renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERABGR2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterARGB2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterARGB2222.hpp new file mode 100644 index 0000000..4fe7c3f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterARGB2222.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterARGB2222.hpp + * + * Declares the touchgfx::AbstractPainterARGB2222 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERARGB2222_HPP +#define TOUCHGFX_ABSTRACTPAINTERARGB2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterARGB2222 class is an abstract class for creating a painter to draw on a + * ARGB2222 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterARGB2222 : public AbstractPainter +{ +public: + AbstractPainterARGB2222() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::ARGB2222) && "The chosen painter only works with ARGB2222 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + + /** + * @copydoc AbstractPainterRGB565::mixColors(uint16_t,uint16_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t newpix, uint8_t bufpix, uint8_t alpha) + { + return mixColors(LCD8bpp_ARGB2222::getRedFromNativeColor(newpix), + LCD8bpp_ARGB2222::getGreenFromNativeColor(newpix), + LCD8bpp_ARGB2222::getBlueFromNativeColor(newpix), bufpix, alpha); + } + + /** + * @copydoc AbstractPainterABGR2222::mixColors(uint8_t,uint8_t,uint8_t,uint8_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t R, uint8_t G, uint8_t B, uint8_t bufpix, uint8_t alpha) + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_red = LCD8bpp_ARGB2222::getRedFromNativeColor(bufpix); + const uint8_t p_green = LCD8bpp_ARGB2222::getGreenFromNativeColor(bufpix); + const uint8_t p_blue = LCD8bpp_ARGB2222::getBlueFromNativeColor(bufpix); + const uint8_t red = LCD::div255(R * alpha + p_red * ialpha); + const uint8_t green = LCD::div255(G * alpha + p_green * ialpha); + const uint8_t blue = LCD::div255(B * alpha + p_blue * ialpha); + return LCD8bpp_ARGB2222::getNativeColorFromRGB(red, green, blue); + } + +protected: + /** + * @copydoc AbstractPainterABGR2222::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * @copydoc AbstractPainterABGR2222::renderNext(uint8_t&,uint8_t&,uint8_t&,uint8_t&) + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * @copydoc AbstractPainterABGR2222::renderPixel(uint8_t*,uint8_t,uint8_t,uint8_t) + */ + virtual void renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERARGB2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterARGB8888.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterARGB8888.hpp new file mode 100644 index 0000000..5d0977c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterARGB8888.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterARGB8888.hpp + * + * Declares the touchgfx::AbstractPainterARGB8888 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERARGB8888_HPP +#define TOUCHGFX_ABSTRACTPAINTERARGB8888_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterARGB8888 class is an abstract class for creating a painter to draw on a + * ARGB8888 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterARGB8888 : public AbstractPainter +{ +public: + AbstractPainterARGB8888() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::ARGB8888) && "The chosen painter only works with ARGB8888 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + /** + * @copydoc AbstractPainterABGR2222::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * @copydoc AbstractPainterABGR2222::renderNext(uint8_t&,uint8_t&,uint8_t&,uint8_t&) + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * @copydoc AbstractPainterABGR2222::renderPixel(uint8_t*,uint8_t,uint8_t,uint8_t) + * + * @note Will set the alpha value to 255 (solid) + */ + virtual void renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue); + + /** + * @copydoc AbstractPainterABGR2222::renderPixel(uint8_t*,uint8_t,uint8_t,uint8_t) + * + * @param alpha The alpha. + * + * @note The \a alpha value is written to the 32bit framebuffer, just like the color is. + */ + virtual void renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue, uint8_t alpha); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERARGB8888_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterBGRA2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterBGRA2222.hpp new file mode 100644 index 0000000..91a831d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterBGRA2222.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterBGRA2222.hpp + * + * Declares the touchgfx::AbstractPainterBGRA2222 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERBGRA2222_HPP +#define TOUCHGFX_ABSTRACTPAINTERBGRA2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterBGRA2222 class is an abstract class for creating a painter to draw on a + * BGRA2222 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterBGRA2222 : public AbstractPainter +{ +public: + AbstractPainterBGRA2222() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::BGRA2222) && "The chosen painter only works with BGRA2222 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + + /** + * @copydoc AbstractPainterRGB565::mixColors(uint16_t,uint16_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t newpix, uint8_t bufpix, uint8_t alpha) + { + return mixColors(LCD8bpp_BGRA2222::getRedFromNativeColor(newpix), + LCD8bpp_BGRA2222::getGreenFromNativeColor(newpix), + LCD8bpp_BGRA2222::getBlueFromNativeColor(newpix), bufpix, alpha); + } + + /** + * @copydoc AbstractPainterABGR2222::mixColors(uint8_t,uint8_t,uint8_t,uint8_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t R, uint8_t G, uint8_t B, uint8_t bufpix, uint8_t alpha) + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_red = LCD8bpp_BGRA2222::getRedFromNativeColor(bufpix); + const uint8_t p_green = LCD8bpp_BGRA2222::getGreenFromNativeColor(bufpix); + const uint8_t p_blue = LCD8bpp_BGRA2222::getBlueFromNativeColor(bufpix); + const uint8_t red = LCD::div255(R * alpha + p_red * ialpha); + const uint8_t green = LCD::div255(G * alpha + p_green * ialpha); + const uint8_t blue = LCD::div255(B * alpha + p_blue * ialpha); + return LCD8bpp_BGRA2222::getNativeColorFromRGB(red, green, blue); + } + +protected: + /** + * @copydoc AbstractPainterABGR2222::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * @copydoc AbstractPainterABGR2222::renderNext(uint8_t&,uint8_t&,uint8_t&,uint8_t&) + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * @copydoc AbstractPainterABGR2222::renderPixel(uint8_t*,uint8_t,uint8_t,uint8_t) + */ + virtual void renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERBGRA2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterBW.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterBW.hpp new file mode 100644 index 0000000..4b20c97 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterBW.hpp @@ -0,0 +1,72 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterBW.hpp + * + * Declares the touchgfx::AbstractPainterBW class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERBW_HPP +#define TOUCHGFX_ABSTRACTPAINTERBW_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterBW class is an abstract class for creating a painter to draw on a BW + * display using CanvasWidgetRenderer. Pixels are either set or removed. + * + * @see AbstractPainter + */ +class AbstractPainterBW : public AbstractPainter +{ +public: + AbstractPainterBW() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::BW) && "The chosen painter only works with BW displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + /** + * @copydoc AbstractPainterABGR2222::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * Get the color of the next pixel in the scan line to blend into the framebuffer. + * + * @param [out] color The color (0 or 1). + * + * @return true if the pixel should be painted, false otherwise. + */ + virtual bool renderNext(uint8_t& color) + { + return false; + } + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERBW_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterGRAY2.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterGRAY2.hpp new file mode 100644 index 0000000..ac2c121 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterGRAY2.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterGRAY2.hpp + * + * Declares the touchgfx::AbstractPainterGRAY2 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERGRAY2_HPP +#define TOUCHGFX_ABSTRACTPAINTERGRAY2_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterGRAY2 class is an abstract class for creating a painter to draw on a + * GRAY2 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterGRAY2 : public AbstractPainter +{ +public: + AbstractPainterGRAY2() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::GRAY2) && "The chosen painter only works with GRAY2 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + /** + * @copydoc AbstractPainterRGB565::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * Get the color of the next pixel in the scan line to blend into the framebuffer. + * + * @param [out] gray The gray color (0-3). + * @param [out] alpha The alpha. + * + * @return true if the pixel should be painted, false otherwise. + */ + virtual bool renderNext(uint8_t& gray, uint8_t& alpha) + { + return false; + } + + /** + * Renders (writes) the specified color into the framebuffer. + * + * @param [in] p pointer into the framebuffer where the given color should be written. + * @param offset The offset to the pixel from the given pointer. + * @param gray The gray color. + */ + virtual void renderPixel(uint8_t* p, uint16_t offset, uint8_t gray); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERGRAY2_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterGRAY4.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterGRAY4.hpp new file mode 100644 index 0000000..e624ca1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterGRAY4.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterGRAY4.hpp + * + * Declares the touchgfx::AbstractPainterGRAY4 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERGRAY4_HPP +#define TOUCHGFX_ABSTRACTPAINTERGRAY4_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterGRAY4 class is an abstract class for creating a painter to draw on a + * GRAY4 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterGRAY4 : public AbstractPainter +{ +public: + AbstractPainterGRAY4() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::GRAY4) && "The chosen painter only works with GRAY4 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + /** + * @copydoc AbstractPainterRGB565::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * Get the color of the next pixel in the scan line to blend into the framebuffer. + * + * @param [out] gray The gray color (0-15). + * @param [out] alpha The alpha. + * + * @return true if the pixel should be painted, false otherwise. + */ + virtual bool renderNext(uint8_t& gray, uint8_t& alpha) + { + return false; + } + + /** + * Renders (writes) the specified color into the framebuffer. + * + * @param [in] p pointer into the framebuffer where the given color should be written. + * @param offset The offset to the pixel from the given pointer. + * @param gray The gray color. + */ + virtual void renderPixel(uint8_t* p, uint16_t offset, uint8_t gray); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERGRAY4_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB565.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB565.hpp new file mode 100644 index 0000000..d47f38b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB565.hpp @@ -0,0 +1,127 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterRGB565.hpp + * + * Declares the touchgfx::AbstractPainterRGB565 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERRGB565_HPP +#define TOUCHGFX_ABSTRACTPAINTERRGB565_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterRGB565 class is an abstract class for creating a painter to draw on a + * RGB565 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterRGB565 : public AbstractPainter +{ +public: + static const uint16_t RMASK = 0xF800; ///< Mask for red (1111100000000000) + static const uint16_t GMASK = 0x07E0; ///< Mask for green (0000011111100000) + static const uint16_t BMASK = 0x001F; ///< Mask for blue (0000000000011111) + + AbstractPainterRGB565() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::RGB565) && "The chosen painter only works with RGB565 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + + /** + * Mix colors from a new pixel and a buffer pixel with the given alpha applied to the + * new pixel, and the inverse alpha applied to the buffer pixel. + * + * @param newpix The new pixel value. + * @param bufpix The buffer pixel value. + * @param alpha The alpha to apply to the new pixel. + * + * @return The result of blending the two colors into a new color. + */ + FORCE_INLINE_FUNCTION uint16_t mixColors(uint16_t newpix, uint16_t bufpix, uint8_t alpha) + { + return mixColors(newpix & RMASK, newpix & GMASK, newpix & BMASK, bufpix, alpha); + } + + /** + * Mix colors from a new pixel and a buffer pixel with the given alpha applied to the + * new pixel, and the inverse alpha applied to the buffer pixel. + * + * @param R The red color (0-31 shifted into #RMASK). + * @param G The green color (0-63 shifted into #GMASK). + * @param B The blue color (0-31 shifted into #BMASK). + * @param bufpix The buffer pixel value. + * @param alpha The alpha of the R,G,B. + * + * @return The result of blending the two colors into a new color. + */ + FORCE_INLINE_FUNCTION uint16_t mixColors(uint16_t R, uint16_t G, uint16_t B, uint16_t bufpix, uint8_t alpha) + { + const uint8_t ialpha = 0xFF - alpha; + return (((R * alpha + (bufpix & RMASK) * ialpha) / 255) & RMASK) | + (((G * alpha + (bufpix & GMASK) * ialpha) / 255) & GMASK) | + (((B * alpha + (bufpix & BMASK) * ialpha) / 255) & BMASK); + } + +protected: + /** + * Initialize rendering of a single scan line of pixels for the render. If renderInit + * returns false, the scanline will not be rendered. + * + * @return true if it succeeds, false if it fails. + */ + virtual bool renderInit() + { + return true; + } + + /** + * Get the color of the next pixel in the scan line to blend into the framebuffer. + * + * @param [out] red The red. + * @param [out] green The green. + * @param [out] blue The blue. + * @param [out] alpha The alpha. + * + * @return true if the pixel should be painted, false otherwise. + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * Renders (writes) the specified color into the framebuffer. + * + * @param [in] p pointer into the framebuffer where the given color should be written. + * @param red The red color. + * @param green The green color. + * @param blue The blue color. + */ + virtual void renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERRGB565_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp new file mode 100644 index 0000000..f9b4744 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGB888.hpp @@ -0,0 +1,73 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterRGB888.hpp + * + * Declares the touchgfx::AbstractPainterRGB888 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERRGB888_HPP +#define TOUCHGFX_ABSTRACTPAINTERRGB888_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterRGB888 class is an abstract class for creating a painter to draw on a + * RGB888 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterRGB888 : public AbstractPainter +{ +public: + AbstractPainterRGB888() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::RGB888) && "The chosen painter only works with RGB888 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + /** + * @copydoc AbstractPainterRGB565::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * @copydoc AbstractPainterRGB565::renderNext(uint8_t&,uint8_t&,uint8_t&,uint8_t&) + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * @copydoc AbstractPainterRGB565::renderPixel(uint16_t*,uint8_t,uint8_t,uint8_t) + */ + virtual void renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERRGB888_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGBA2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGBA2222.hpp new file mode 100644 index 0000000..0817a42 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractPainterRGBA2222.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractPainterRGBA2222.hpp + * + * Declares the touchgfx::AbstractPainterRGBA2222 class. + */ +#ifndef TOUCHGFX_ABSTRACTPAINTERRGBA2222_HPP +#define TOUCHGFX_ABSTRACTPAINTERRGBA2222_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * The AbstractPainterRGBA2222 class is an abstract class for creating a painter to draw on a + * RGBA2222 display using CanvasWidgetRenderer. + * + * @see AbstractPainter + */ +class AbstractPainterRGBA2222 : public AbstractPainter +{ +public: + AbstractPainterRGBA2222() + : AbstractPainter(), currentX(0), currentY(0) + { + assert(compatibleFramebuffer(Bitmap::RGBA2222) && "The chosen painter only works with RGBA2222 displays"); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + + /** + * @copydoc AbstractPainterRGB565::mixColors(uint16_t,uint16_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t newpix, uint8_t bufpix, uint8_t alpha) + { + return mixColors(LCD8bpp_RGBA2222::getRedFromNativeColor(newpix), + LCD8bpp_RGBA2222::getGreenFromNativeColor(newpix), + LCD8bpp_RGBA2222::getBlueFromNativeColor(newpix), bufpix, alpha); + } + + /** + * @copydoc AbstractPainterABGR2222::mixColors(uint8_t,uint8_t,uint8_t,uint8_t,uint8_t) + */ + FORCE_INLINE_FUNCTION uint8_t mixColors(uint8_t R, uint8_t G, uint8_t B, uint8_t bufpix, uint8_t alpha) + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_red = LCD8bpp_RGBA2222::getRedFromNativeColor(bufpix); + const uint8_t p_green = LCD8bpp_RGBA2222::getGreenFromNativeColor(bufpix); + const uint8_t p_blue = LCD8bpp_RGBA2222::getBlueFromNativeColor(bufpix); + const uint8_t red = LCD::div255(R * alpha + p_red * ialpha); + const uint8_t green = LCD::div255(G * alpha + p_green * ialpha); + const uint8_t blue = LCD::div255(B * alpha + p_blue * ialpha); + return LCD8bpp_RGBA2222::getNativeColorFromRGB(red, green, blue); + } + +protected: + /** + * @copydoc AbstractPainterABGR2222::renderInit() + */ + virtual bool renderInit() + { + return true; + } + + /** + * @copydoc AbstractPainterABGR2222::renderNext(uint8_t&,uint8_t&,uint8_t&,uint8_t&) + */ + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) + { + return false; + } + + /** + * @copydoc AbstractPainterABGR2222::renderPixel(uint8_t*,uint8_t,uint8_t,uint8_t) + */ + virtual void renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue); + + int currentX; ///< Current x coordinate relative to the widget + int currentY; ///< Current y coordinate relative to the widget +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTPAINTERRGBA2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp new file mode 100644 index 0000000..55e9316 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/AbstractShape.hpp @@ -0,0 +1,443 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/AbstractShape.hpp + * + * Declares the touchgfx::AbstractShape class. + */ +#ifndef TOUCHGFX_ABSTRACTSHAPE_HPP +#define TOUCHGFX_ABSTRACTSHAPE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Simple widget capable of drawing a abstractShape. The abstractShape can be scaled and rotated + * around 0,0. The shapes points (corners) are calculated with regards to scaling and + * rotation to allow for faster redrawing. Care must be taken to call + * updateAbstractShapeCache() after updating the shape, the scale of the shape or the + * rotation of the shape. + */ +class AbstractShape : public CanvasWidget +{ +public: + /** + * Defines an alias for a single point. Users of the AbstractShape can chose to store + * the coordinates as int or float depending on the needs. This will help setting up the + * abstractShape very easily using setAbstractShape(). + * + * @tparam T Generic type parameter, either int or float. + * + * @see setShape + */ + template + struct ShapePoint + { + T x; ///< The x coordinate of the points. + T y; ///< The y coordinate of the points. + }; + + AbstractShape(); + + /** + * Gets number of points used to make up the shape. + * + * @return The number of points. + */ + virtual int getNumPoints() const = 0; + + /** + * Sets one of the points (a corner) of the shape in CWRUtil::Q5 format. + * + * @param i Zero-based index of the corner. + * @param x The x coordinate in CWRUtil::Q5 format. + * @param y The y coordinate in CWRUtil::Q5 format. + * + * @see updateAbstractShapeCache + * + * @note Remember to call updateAbstractShapeCache() after calling setCorner one or more times, + * to make sure that the cached outline of the shape is correct. + */ + virtual void setCorner(int i, CWRUtil::Q5 x, CWRUtil::Q5 y) = 0; + + /** + * Gets the x coordinate of a corner (a point) of the shape. + * + * @param i Zero-based index of the corner. + * + * @return The corner x coordinate in CWRUtil::Q5 format. + */ + virtual CWRUtil::Q5 getCornerX(int i) const = 0; + + /** + * Gets the y coordinate of a corner (a point) of the shape. + * + * @param i Zero-based index of the corner. + * + * @return The corner y coordinate in CWRUtil::Q5 format. + */ + virtual CWRUtil::Q5 getCornerY(int i) const = 0; + + /** + * Sets a shape the struct Points. The cached outline of the shape is automatically + * updated. + * + * @tparam T Generic type parameter, either int or float. + * @param [in] points The points that make up the shape. The pointer must point to an array + * of getNumPoints() elements of type ShapePoint. + * + * @note The area containing the shape is not invalidated. + */ + template + void setShape(ShapePoint* points) + { + int numPoints = getNumPoints(); + for (int i = 0; i < numPoints; i++) + { + setCorner(i, CWRUtil::toQ5(points[i].x), CWRUtil::toQ5(points[i].y)); + } + updateAbstractShapeCache(); + } + + /** + * Sets a shape the struct Points. The cached outline of the shape is automatically + * updated. + * + * @tparam T Generic type parameter, either int or float. + * @param [in] points The points that make up the shape. The pointer must point to an array + * of getNumPoints() elements of type ShapePoint. + * + * @note The area containing the shape is not invalidated. + */ + template + void setShape(const ShapePoint* points) + { + int numPoints = getNumPoints(); + for (int i = 0; i < numPoints; i++) + { + setCorner(i, CWRUtil::toQ5(points[i].x), CWRUtil::toQ5(points[i].y)); + } + updateAbstractShapeCache(); + } + + /** + * Sets the position of the shape's (0,0) in the widget. This means that all coordinates + * initially used when created the shape are moved relative to these given offsets. + * Subsequent calls to setOrigin() or moveOrigin() will replace the old values for + * origin. The cached outline of the shape is automatically updated. + * + * @tparam T Generic type parameter, either int or float. + * @param x The absolute x coordinate of the shapes position (0,0). + * @param y The absolute y coordinate of the shapes position (0,0). + * + * @see moveOrigin + * + * @note The area containing the AbstractShape is not invalidated. + */ + template + void setOrigin(T x, T y) + { + CWRUtil::Q5 dxNew = CWRUtil::toQ5(x); + CWRUtil::Q5 dyNew = CWRUtil::toQ5(y); + + if (dx == dxNew && dy == dyNew) + { + return; + } + + dx = dxNew; + dy = dyNew; + + updateAbstractShapeCache(); + } + + /** + * Sets the position of the shape's (0,0) in the widget. This means that all coordinates + * initially used when created the shape are moved relative to these given offsets. + * Subsequent calls to moveOrigin() or setOrigin() will replace the old values for + * origin. The cached outline of the shape is automatically updated. + * + * @tparam T Generic type parameter, either int or float. + * @param x The absolute x coordinate of the shapes position (0,0). + * @param y The absolute y coordinate of the shapes position (0,0). + * + * @see setOrigin + * + * @note The area containing the AbstractShape is invalidated before and after the change. + */ + template + void moveOrigin(T x, T y) + { + CWRUtil::Q5 xNew = CWRUtil::toQ5(x); + CWRUtil::Q5 yNew = CWRUtil::toQ5(y); + + if (dx == xNew && dy == yNew) + { + return; + } + + Rect rectBefore = getMinimalRect(); + invalidateRect(rectBefore); + + dx = xNew; + dy = yNew; + + updateAbstractShapeCache(); + + Rect rectAfter = getMinimalRect(); + invalidateRect(rectAfter); + } + + /** + * Gets the position of the shapes (0,0). + * + * @tparam T Generic type parameter, either int or float. + * @param [out] dx The x coordinate rounded down to the precision of T. + * @param [out] dy The y coordinate rounded down to the precision of T. + */ + template + void getOrigin(T& dx, T& dy) const + { + dx = this->dx.to(); + dy = this->dy.to(); + } + + /** + * Sets the absolute angle in degrees to turn the AbstractShape. 0 degrees means no rotation and + * 90 degrees is rotate the shape clockwise. Repeated calls to setAngle(10) will therefore not + * rotate the shape by an additional 10 degrees. The cached outline of the shape is + * automatically updated. + * + * @tparam T Generic type parameter. + * @param angle The absolute angle to turn the abstractShape to relative to 0 (straight up). + * + * @see updateAngle + * + * @note The area containing the AbstractShape is not invalidated. + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void setAngle(T angle) + { + CWRUtil::Q5 angleQ5 = CWRUtil::toQ5(angle); + if (shapeAngle != angleQ5) + { + shapeAngle = angleQ5; + updateAbstractShapeCache(); + } + } + + /** + * Gets the abstractShape's angle in degrees. + * + * @tparam T Generic type parameter. + * @param [out] angle The current AbstractShape rotation angle rounded down to the precision of + * T. + * + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void getAngle(T& angle) + { + angle = this->shapeAngle.to(); + } + + /** + * Sets the absolute angle in degrees to turn the AbstractShape. 0 degrees means no rotation and + * 90 degrees is rotate the shape clockwise. Repeated calls to setAngle(10) will therefore not + * rotate the shape by an additional 10 degrees. The cached outline of the shape is + * automatically updated. + * + * @tparam T Generic type parameter. + * @param angle The angle to turn the abstractShape. + * + * @see setAngle + * + * @note The area containing the AbstractShape is invalidated before and after the change. + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void updateAngle(T angle) + { + CWRUtil::Q5 angleQ5 = CWRUtil::toQ5(angle); + if (shapeAngle != angleQ5) + { + Rect rectBefore = getMinimalRect(); + invalidateRect(rectBefore); + + shapeAngle = angleQ5; + updateAbstractShapeCache(); + + Rect rectAfter = getMinimalRect(); + invalidateRect(rectAfter); + } + } + + /** + * Gets the current angle in degrees of the abstractShape. + * + * @return The angle of the AbstractShaperounded down to the precision of int. + * + * @note Angles are given in degrees, so a full circle is 360. + */ + int getAngle() const + { + return shapeAngle.to(); + } + + /** + * Scale the AbstractShape the given amounts in the x direction and the y direction. The + * new scaling factors do not multiply to previously set scaling factors, so scaling by + * 2 and later scaling by 2 again will not scale by 4, only by 2. The cached outline of + * the shape is automatically updated. + * + * @tparam T Generic type parameter, either int or float. + * @param newXScale The new scale in the x direction. + * @param newYScale The new scale in the y direction. + * + * @see getScale, updateScale + * + * @note The area containing the AbstractShape is not invalidated. + */ + template + void setScale(T newXScale, T newYScale) + { + xScale = CWRUtil::toQ10(newXScale); + yScale = CWRUtil::toQ10(newYScale); + updateAbstractShapeCache(); + } + + /** + * Scale the AbstractShape the given amount in the x direction and the y direction. The + * new scaling factors do not multiply to previously set scaling factors, so scaling by + * 2 and later scaling by 2 again will not scale by 4, only by 2. The cached outline of + * the shape is automatically updated. + * + * @tparam T Generic type parameter, either int or float. + * @param scale The scale in the x direction. + * + * @see getScale + * + * @note The area containing the AbstractShape is not invalidated. + */ + template + void setScale(T scale) + { + setScale(scale, scale); + } + + /** + * Scale the AbstractShape the given amount in the x direction and the y direction. The + * new scaling factors do not multiply to previously set scaling factors, so scaling by + * 2 and later scaling by 2 again will not scale by 4, only by 2. The cached outline of + * the shape is automatically updated. + * + * @tparam T Generic type parameter, either int or float. + * @param newXScale The new scale in the x direction. + * @param newYScale The new scale in the y direction. + * + * @see setScale + * + * @note The area containing the AbstractShape is invalidated before and after the change. + */ + template + void updateScale(T newXScale, T newYScale) + { + CWRUtil::Q10 xScaleQ10 = CWRUtil::toQ10(newXScale); + CWRUtil::Q10 yScaleQ10 = CWRUtil::toQ10(newYScale); + + if (xScale != xScaleQ10 || yScale != yScaleQ10) + { + Rect rectBefore = getMinimalRect(); + invalidateRect(rectBefore); + + xScale = xScaleQ10; + yScale = yScaleQ10; + updateAbstractShapeCache(); + + Rect rectAfter = getMinimalRect(); + invalidateRect(rectAfter); + } + } + + /** + * Gets the x scale and y scale of the shape as previously set using setScale. Default + * is 1 for both x scale and y scale. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] x Scaling of x coordinates rounded down to the precision of T. + * @param [out] y Scaling of y coordinates rounded down to the precision of T. + * + * @see setScale + */ + template + void getScale(T& x, T& y) const + { + x = xScale.to(); + y = yScale.to(); + } + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + /** + * Updates the AbstractShape cache. The cache is used to be able to quickly redraw the + * AbstractShape without calculating the points that make up the abstractShape (with + * regards to scaling and rotation). + */ + void updateAbstractShapeCache(); + +protected: + /** + * Sets the cached coordinates of a given point/corner. The coordinates in the cache are + * the coordinates from the corners after rotation and scaling has been applied to the + * coordinate. + * + * @param i Zero-based index of the corner. + * @param x The x coordinate. + * @param y The y coordinate. + */ + virtual void setCache(int i, CWRUtil::Q5 x, CWRUtil::Q5 y) = 0; + + /** + * Gets cached x coordinate of a point/corner. + * + * @param i Zero-based index of the point/corner. + * + * @return The cached x coordinate, or zero if nothing is cached for the given i. + */ + virtual CWRUtil::Q5 getCacheX(int i) const = 0; + + /** + * Gets cached y coordinate of a point/corner. + * + * @param i Zero-based index of the point/corner. + * + * @return The cached y coordinate, or zero if nothing is cached for the given i. + */ + virtual CWRUtil::Q5 getCacheY(int i) const = 0; + + virtual Rect getMinimalRect() const; + +private: + CWRUtil::Q5 dx, dy; + CWRUtil::Q5 shapeAngle; + CWRUtil::Q10 xScale, yScale; + Rect minimalRect; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTSHAPE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp new file mode 100644 index 0000000..ca7f434 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CWRUtil.hpp @@ -0,0 +1,864 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/CWRUtil.hpp + * + * Declares the touchgfx:: class. + */ +#ifndef TOUCHGFX_CWRUTIL_HPP +#define TOUCHGFX_CWRUTIL_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Helper classes and functions for CanvasWidget. A handful of utility functions can be found + * here. These include helper functions for converting between float, int and Q5/Q10/Q15 + * formats. There are also functions for calculating sin() and cos() in integers with a + * high number of bits (15) reserved for fraction. Having sin() and cos() pre-calculated + * in this way allows very fast drawing of circles without the need for floating point + * arithmetic. + * + * Using Q5, which uses 32 bit value internally, numbers from -67108865 to + * +67108864.96875 with a precision of 1/32 = 0.03125 can be represented, as described + * in http://en.wikipedia.org/wiki/Q_%28number_format%29. + * + * Doing arithmetic operations on Q5, Q10 and Q15 numbers is described in detail on + * http://en.wikipedia.org/wiki/Fixed-point_arithmetic. + */ +struct CWRUtil +{ + class Q10; + class Q15; + + /** + * Defines a "floating point number" with 5 bits reserved for the fractional part of the + * decimal number. Q5 implements some simple arithmetic operations, most yielding a Q5 + * number and some yielding a Q10 number as a result. Other operations also work with + * Q15 numbers. + * + * @see Q10, Q15 + */ + class Q5 + { + public: + /** Initializes a new instance of the Q5 class. */ + Q5() + : v(0) + { + } + + /** + * Constructor from integer. No conversion is done - the integer is assumed to already + * be in Q5 format. + * + * @param i Integer pre-formattet in Q5 format. + */ + explicit Q5(int i) + : v(i) + { + } + + /** + * Constructor from Q10. The Q10 is shifted down to convert it to Q5, thus the value is + * rounded down in the conversion. + * + * @param q10 The Q10 value to convert to a Q5 value. + * + * @see Q10 + */ + Q5(const Q10 q10) + : v(int(q10) / Rasterizer::POLY_BASE_SIZE) + { + } + + /** + * Gets the Q5 as an integer without conversion. + * + * @return The unconverted Q5 value. + */ + operator int() const + { + return v; + } + + /** + * Negation operator. + * + * @return The negative value of this. + */ + Q5 operator-() const + { + return Q5(-v); + } + + /** + * Addition operator. + * + * @param q5 The Q5 to add to this. + * + * @return The result of the operation. + */ + Q5 operator+(const Q5& q5) const + { + return Q5(v + q5.v); + } + + /** + * Subtraction operator. + * + * @param q5 The Q5 to subtract from this. + * + * @return The result of the operation. + */ + Q5 operator-(const Q5& q5) const + { + return Q5(v - q5.v); + } + + /** + * Multiplication operator. The result is a Q10, not a Q5, for increased precision. + * + * @param q5 The Q5 to multiply this with. + * + * @return The result of the operation. + * + * @see Q10 + */ + Q10 operator*(const Q5& q5) const + { + return Q10(v * q5.v); + } + + /** + * Multiplication operator. Often used in relation with sine and cosine calculation + * which are pre-calculated as Q15. As the result is needed as a Q5, this + * operator multiplies with the given Q15 and converts the result to a Q5. + * + * @param q15 The Q15 to multiply this with. + * + * @return The result of the operation. + * + * @see Q15 + */ + Q5 operator*(const Q15& q15) const + { + int32_t remainder; + return Q5(muldiv(v, int(q15), Rasterizer::POLY_BASE_SIZE * Rasterizer::POLY_BASE_SIZE * Rasterizer::POLY_BASE_SIZE, remainder)); + } + + /** + * Multiplication operator. + * + * @param i The integer to multiply this with. + * + * @return The result of the operation. + */ + Q5 operator*(const int i) const + { + return Q5(v * i); + } + + /** + * Division operator. + * + * @param i The integer to divide this by. + * + * @return The result of the operation. + */ + Q5 operator/(const int i) const + { + return Q5(v / i); + } + + /** + * Division operator. Internally this Q5 is converted to Q10 before the division to + * increased precision. + * + * @param q5 The Q5 to divide this by. + * + * @return The result of the operation. + * + * @see Q10 + */ + Q5 operator/(const Q5 q5) const + { + return Q5(v * Rasterizer::POLY_BASE_SIZE / q5.v); + } + + /** + * Convert the Q5 value to an integer by removing the 5 bits used for the fraction, or + * to a floating point value by dividing by 32, depending on the type specified as T. + * + * @tparam T Either int or float. + * + * @return Q5 value as a type T. + * + * @note Using "to()" result in loss of precision. Use "(int16_t)to()" instead. + */ + template + T to() const + { + return (T)((T)v / (T)Rasterizer::POLY_BASE_SIZE); + } + + /** + * Convert the Q5 value to an integer by removing the 5 bits used for the fraction. The number + * is rounded down to the nearest integer. + * + * @return The first integer value higher than (or equal to) the Q5 value. + * + * @see ceil + */ + int floor() const + { + return to(); + } + + /** + * Convert the Q5 value to an integer by removing the 5 bits used for the fraction. The number + * is rounded up to the nearest integer. + * + * @return The first integer value higher than (or equal to) the Q5 value. + * + * @see floor + */ + int ceil() const + { + return v < 0 ? to() : (v + (Rasterizer::POLY_BASE_SIZE - 1)) / Rasterizer::POLY_BASE_SIZE; + } + + /** + * Round the Q5 value to the nearest integer value. + * + * @return The integer closest to the Q5 value. + */ + int round() const + { + return v < 0 ? Q5((v + 1) - toQ5(1).v / 2).to() : Q5(v + toQ5(1).v / 2).to(); + } + + private: + int32_t v; + }; + + /** + * Defines a "floating point number" with 10 bits reserved for the fractional part of + * the decimal number. Q10 implements some simple arithmetic operations, most yielding a + * Q10 number and some yielding a Q5 number or a Q15 number as a result. + * + * Q5*Q5=Q10, Q10/Q5=Q5, ... + * + * @see Q5, Q15 + */ + class Q10 + { + public: + /** Initializes a new instance of the Q10 class. */ + Q10() + : v(0) + { + } + + /** + * Constructor from integer. No conversion is done - the integer is assumed to already + * be in Q10 format. + * + * @param i int pre-formattet in Q10 format. + */ + explicit Q10(int i) + : v(i) + { + } + + /** + * Gets the Q10 as an integer without conversion. + * + * @return The unconverted Q10 value. + */ + operator int() const + { + return v; + } + + /** + * Negation operator. + * + * @return The negative value of this. + */ + Q10 operator-() const + { + return Q10(-v); + } + + /** + * Addition operator. + * + * @param q10 The Q10 to add to this. + * + * @return The result of the operation. + */ + Q10 operator+(const Q10& q10) const + { + return Q10(v + q10.v); + } + + /** + * Multiplication operator. The result is a Q15, not a Q10, for increased precision. + * + * @param q5 The Q5 to multiply this with. + * + * @return The result of the operation. + */ + Q15 operator*(const Q5& q5) const + { + return Q15(v * int(q5)); + } + + /** + * Division operator. + * + * @param q5 The Q5 to divide this by. + * + * @return The result of the operation. + */ + Q5 operator/(const Q5& q5) const + { + return Q5(v / int(q5)); + } + + /** + * Converts the Q10 value to an int or a float. + * + * Convert the Q10 value to an integer by removing the 10 bits used for the + * fraction, or to a floating point value by dividing by 32 * 32, depending on + * the type specified as T. + * + * @tparam T Either int or float. + * + * @return Q10 value as a type T. + */ + template + T to() const + { + return (T)(v / (Rasterizer::POLY_BASE_SIZE * Rasterizer::POLY_BASE_SIZE)); + } + + private: + int32_t v; + }; + + /** + * Defines a "floating point number" with 15 bits reserved for the fractional part of + * the decimal number. Q15 is only used for sine/cosine and for intermediate + * calculations when multiplying. + * + * Q5*Q5=Q10, Q10/Q5=Q5, ... + * + * @see Q5, Q10 + */ + class Q15 + { + public: + /** + * Constructor from integer. No conversion is done - the integer is assumed to already + * be in Q15 format. + * + * @param i int pre-formattet in Q15 format. + */ + explicit Q15(int i) + : v(i) + { + } + + /** + * Gets the Q15 as an integer without conversion. + * + * @return The unconverted Q15 value. + */ + operator int() const + { + return v; + } + + /** + * Negation operator. + * + * @return The negative value of this. + */ + Q15 operator-() const + { + return Q15(-v); + } + + /** + * Addition operator. + * + * @param q15 The Q15 to add to this. + * + * @return The result of the operation. + */ + Q15 operator+(const Q15& q15) const + { + return Q15(v + q15.v); + } + + /** + * Calculate Q15 / Q5 as a Q10. + * + * @param q5 The Q5 to divide this by. + * + * @return The result of the operation. + */ + Q10 operator/(const Q5& q5) const + { + return Q10(v / int(q5)); + } + + private: + int32_t v; + }; + + /** + * Convert a Q5 to itself. Allows toQ5 to be called with a variable that is already Q5. + * + * @param value the Q5. + * + * @return the value passed. + */ + FORCE_INLINE_FUNCTION static Q5 toQ5(Q5 value) + { + return value; + } + + /** + * Convert an integer to a fixed point number. This is done by multiplying + * the floating point value by (1 << 5) + * + * @tparam T Should be either int or float. + * @param value the integer to convert. + * + * @return the converted integer. + */ +#ifdef __ICCARM__ + FORCE_INLINE_FUNCTION + template +#else + template + FORCE_INLINE_FUNCTION +#endif + static Q5 toQ5(T value) + { + return Q5(int(value * Rasterizer::POLY_BASE_SIZE)); + } + + /** + * Convert an integer to a fixed point number. This is done by multiplying + * the floating point value by (1 << 10). + * + * @tparam T Should be either int or float. + * @param value the integer to convert. + * + * @return the converted integer. + */ +#ifdef __ICCARM__ + FORCE_INLINE_FUNCTION + template +#else + template + FORCE_INLINE_FUNCTION +#endif + static Q10 toQ10(T value) + { + return Q10(int(value * Rasterizer::POLY_BASE_SIZE * Rasterizer::POLY_BASE_SIZE)); + } + + /** + * Find the value of sin(i) with 15 bits precision. The returned value can be converted + * to a floating point number and divided by (1<<15) to get the rounded value + * of sin(i). By using this function, a complete circle can be drawn without + * the need for using floating point math. + * + * @param i the angle in degrees. The angle follows the angles of the clock, 0 being + * straight up and 90 being 3 o'clock. + * + * @return the value of sin(i) with 15 bits precision on the fractional part. + */ + static Q15 sine(int i) + { + const static uint16_t sineTable[91] = { + 0x0000, 0x023C, 0x0478, 0x06B3, 0x08EE, 0x0B28, 0x0D61, 0x0F99, 0x11D0, 0x1406, + 0x163A, 0x186C, 0x1A9D, 0x1CCB, 0x1EF7, 0x2121, 0x2348, 0x256C, 0x278E, 0x29AC, + 0x2BC7, 0x2DDF, 0x2FF3, 0x3203, 0x3410, 0x3618, 0x381D, 0x3A1C, 0x3C18, 0x3E0E, + 0x4000, 0x41ED, 0x43D4, 0x45B7, 0x4794, 0x496B, 0x4B3D, 0x4D08, 0x4ECE, 0x508E, + 0x5247, 0x53FA, 0x55A6, 0x574C, 0x58EB, 0x5A82, 0x5C13, 0x5D9D, 0x5F1F, 0x609A, + 0x620E, 0x637A, 0x64DE, 0x663A, 0x678E, 0x68DA, 0x6A1E, 0x6B5A, 0x6C8D, 0x6DB8, + 0x6EDA, 0x6FF4, 0x7104, 0x720D, 0x730C, 0x7402, 0x74EF, 0x75D3, 0x76AE, 0x7780, + 0x7848, 0x7907, 0x79BC, 0x7A68, 0x7B0B, 0x7BA3, 0x7C33, 0x7CB8, 0x7D34, 0x7DA6, + 0x7E0E, 0x7E6D, 0x7EC1, 0x7F0C, 0x7F4C, 0x7F83, 0x7FB0, 0x7FD3, 0x7FEC, 0x7FFB, 0x8000 + }; + i = ((i % 360) + 360) % 360; + if (i <= 90) + { + return Q15(sineTable[i]); + } + if (i <= 180) + { + return Q15(sineTable[180 - i]); + } + if (i <= 270) + { + return Q15(-int32_t(sineTable[i - 180])); + } + return Q15(-int32_t(sineTable[360 - i])); + } + + /** + * Find the value of sin(i) with 15 bits precision. The returned value can be converted + * to a floating point number and divided by (1<<15) to get the rounded value + * of sin(i). By using this function, a complete circle can be drawn without + * the need for using floating point math. + * + * If the given degree is not an integer, the value is approximated by interpolation + * between sin(floor(i)) and sin(ceil(i)). + * + * @param i the angle in degrees. The angle follows the angles of the clock, 0 being + * straight up and 90 being 3 o'clock. + * + * @return the value of sin(i) with 15 bits precision on the fractional part. + */ + static Q15 sine(Q5 i) + { + Q5 _360 = toQ5(360); + i = Q5(((i % _360) + _360) % _360); + int16_t fraction = i % Rasterizer::POLY_BASE_SIZE; + Q15 sineLow = sine(i.to()); + if (fraction == 0) + { + return sineLow; + } + Q15 sineHigh = sine(i.to() + 1); + int32_t remainder; + return Q15(muldiv(int(sineHigh - sineLow), fraction, Rasterizer::POLY_BASE_SIZE, remainder)) + sineLow; + } + + /** + * Find the value of cos(i) with 15 bits precision using the fact that cos(i)=sin(90-i). + * + * @param i the angle in degrees. The angle follows the angles of the clock, 0 being + * straight up and 90 being 3 o'clock. + * + * @return the value of cos(i) with 15 bits precision on the fractional part. + * + * @see sine + */ + static Q15 cosine(int i) + { + return sine(90 - i); + } + + /** + * Find the value of cos(i) with 15 bits precision using the fact that cos(i)=sin(90-i). + * + * @param i the angle in degrees. The angle follows the angles of the clock, 0 being + * straight up and 90 being 3 o'clock. + * + * @return the value of cos(i) with 15 bits precision on the fractional part. + * + * @see sine + */ + static Q15 cosine(Q5 i) + { + return sine(toQ5(90) - i); + } + + /** + * Gets the arcsine of the given fraction (given as Q10). The function is most precise + * for angles 0-45. To limit memory requirements, values above sqrt(1/2) is calculated + * as 90-arcsine(sqrt(1-q10^2)). Internally. + * + * @param q10 The 10. + * + * @return An int8_t. + */ + static int8_t arcsine(Q10 q10) + { + const static uint8_t arcsineTable[91] = { + 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, + 7, 7, 8, 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, + 14, 14, 14, 15, 15, 16, 16, 17, 17, 18, 18, 19, 19, 20, 20, + 21, 21, 22, 22, 23, 23, 23, 24, 24, 25, 25, 26, 26, 27, 27, + 28, 28, 29, 29, 30, 31, 31, 32, 32, 33, 33, 34, 34, 35, 35, + 36, 36, 37, 38, 38, 39, 39, 40, 40, 41, 42, 42, 43, 43, 44, 45 + }; + if (q10 < 0) + { + return -arcsine(-q10); + } + if (q10 > toQ10(1)) + { + return 0; // error + } + // sqrt(1/2) as Q10 is "724" so if q10>724 calculate 90-arcsine(sqrt(1-q10^2)) + if (int(q10) > 724) + { + return 90 - arcsine(Q10(isqrt((1 << (Rasterizer::POLY_BASE_SHIFT * 4)) - int(q10) * int(q10)))); + } + int q7 = (int(q10) + 3) >> 3; // Round Q10 to nearest Q7 + return arcsineTable[q7]; + } + + /** + * Find angle of a coordinate relative to (0,0). + * + * @tparam T Generic type parameter (int or float). + * @param x The x coordinate. + * @param y The y coordinate. + * + * @return The angle of the coordinate. + */ + template + static int angle(T x, T y) + { + Q5 dist; + return angle(toQ5(x), toQ5(y), dist); + } + + /** + * Find angle of a coordinate relative to (0,0). + * + * @tparam T Generic type parameter (int or float). + * @param x The x coordinate. + * @param y The y coordinate. + * @param [out] d The distance from (0,0) to (x,y). + * + * @return The angle of the coordinate. + */ + template + static int angle(T x, T y, T& d) + { + Q5 dist; + int a = angle(toQ5(x), toQ5(y), dist); + d = dist.to(); + return a; + } + + /** + * Find angle of a coordinate relative to (0,0). + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @return The angle of the coordinate. + */ + static int angle(Q5 x, Q5 y) + { + Q5 dist; + return angle(x, y, dist); + } + + /** + * Find the angle of the coordinate (x, y) relative to (0, 0). + * + * @param x The x coordinate. + * @param y The y coordinate. + * @param [out] d The distance from (0,0) to (x,y). + * + * @return The angle. + */ + static int angle(Q5 x, Q5 y, Q5& d) + { + // Map to quadrant 1 + if (x >= 0) + { + if (y >= 0) + { + return 90 + _angle(x, y, d); + } + // y < 0 + return 90 - _angle(x, -y, d); + } + // x < 0 + if (y >= 0) + { + return 270 - _angle(-x, y, d); + } + // y < 0 + return 270 + _angle(-x, -y, d); + } + + /** + * Find the square root of the given value. Consider using length to avoid possible overflow + * when calculating a length. + * + * @param value The value to find the square root of. + * + * @return The square root of the given value. + * + * @see length + */ + static Q5 sqrtQ10(Q10 value) + { + return Q5(isqrt(uint32_t(int(value)))); + } + + /** + * Find the length of a given distance x,y as sqrt(x*x+y*y) while avoiding overflow. The + * function uses sqrtQ10(Q10) as a helper function. + * + * @param x The x distance. + * @param y The y distance. + * + * @return The length of the vector (x,y). + * + * @see sqrtQ10 + */ + static Q5 length(Q5 x, Q5 y) + { + // Check if x*x or y*y is likely to overflow + const int absx = abs((int)x); + const int absy = abs((int)y); + // Find a scaling factor to make the calulation overflow-safe + const int factor = MAX(absx >> 14, absy >> 14); + if (factor > 1) + { + // Recursive call on a smaller number + return length(x / factor, y / factor) * factor; + } + return sqrtQ10(x * x + y * y); + } + + /** + * Multiply two Q5's and divide by a Q5 without overflowing the multiplication (assuming + * that the final result can be stored in a Q5). + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * @param divisor The divisor. + * + * @return factor1 * factor2 / divisor. + */ + static Q5 muldivQ5(Q5 factor1, Q5 factor2, Q5 divisor) + { + return Q5(muldiv(int(factor1), int(factor2), int(divisor))); + } + + /** + * Multiply two integers and divide by an integer without overflowing the multiplication. + * The result is returned in a Q5 thus allowing a more precise calculation to be performed. + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * @param divisor The divisor. + * + * @return factor1 * factor2 / divisor as a Q5 + */ + static Q5 muldiv_toQ5(int32_t factor1, int32_t factor2, int32_t divisor) + { + int32_t remainder; + int32_t result = muldiv(factor1, factor2, divisor, remainder); + if (result >= 0) + { + return toQ5(result) + muldivQ5(Q5(Rasterizer::POLY_BASE_SIZE), Q5(remainder), Q5(divisor)); + } + return toQ5(result) - muldivQ5(Q5(Rasterizer::POLY_BASE_SIZE), Q5(remainder), Q5(divisor)); + } + + /** + * Multiply two Q5's and divide by a Q5 without overflowing the multiplication (assuming + * that the final result can be stored in a Q5). + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * @param divisor The divisor. + * + * @return factor1 * factor2 / divisor. + */ + static Q5 muldivQ10(Q10 factor1, Q10 factor2, Q10 divisor) + { + int32_t remainder; + return Q5(muldiv(int(factor1), int(factor2), int(divisor), remainder) / Rasterizer::POLY_BASE_SIZE); + } + + /** + * Multiply two Q5's returning a new Q5 without overflowing. + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * + * @return factor1 * factor2. + */ + static Q5 mulQ5(Q5 factor1, Q5 factor2) + { + return muldivQ5(factor1, factor2, toQ5(1)); + } + + /** + * Multiply one Q5 by a Q10 returning a new Q5 without overflowing. + * + * @param factor1 The first factor. + * @param factor2 The second factor. + * + * @return factor1 * factor2. + */ + static Q5 mulQ5(Q5 factor1, Q10 factor2) + { + return muldivQ10(Q10(int(factor1) * Rasterizer::POLY_BASE_SIZE), factor2, toQ10(1)); + } + +private: + static int _angle(Q5 x, Q5 y, Q5& d) + { + assert(x >= 0 && y >= 0); + // The sine table from 0-45 is more precise, so swap x/y to get the angle in that range + if (x < y) + { + return 90 - _angle(y, x, d); + } + + Q5 _1 = toQ5(1); // Used to convert Q5->Q10->Q15 + d = length(x, y); + if (d == 0) + { + return 0; // Error + } + int32_t remainder; + Q10 dy = Q10(muldiv(int(y), int(_1 * _1), int(d), remainder)); + return arcsine(dy); + } + + static uint32_t isqrt(uint32_t n) + { + uint32_t root = 0, bit, trial; + bit = (n >= 0x10000) ? 1 << 30 : 1 << 14; + do + { + trial = root + bit; + if (n >= trial) + { + n -= trial; + root = trial + bit; + } + root >>= 1; + bit >>= 2; + } while (bit); + return root; + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CWRUTIL_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Canvas.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Canvas.hpp new file mode 100644 index 0000000..38f8be8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Canvas.hpp @@ -0,0 +1,167 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/Canvas.hpp + * + * Declares the touchgfx::Canvas class. + */ +#ifndef TOUCHGFX_CANVAS_HPP +#define TOUCHGFX_CANVAS_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Class for easy rendering using CanvasWidgetRenderer. + * + * The Canvas class will make implementation of a new CanvasWidget very easy. The few + * simple primitives allows moving a "pen" and drawing the outline of a shape which can + * then be rendered. + * + * The Canvas class has been optimized to eliminate drawing unnecessary lines outside + * the currently invalidated rectangle. + */ +class Canvas +{ +public: + /** + * Canvas Constructor. Locks the framebuffer and prepares for drawing only in the + * allowed area which has been invalidated. The color depth of the LCD is taken into + * account. + * + * @param _widget a pointer to the CanvasWidget using this Canvas. Used for + * getting the canvas dimensions. + * @param invalidatedArea the are which should be updated. + * @note Locks the framebuffer. + */ + Canvas(const CanvasWidget* _widget, const Rect& invalidatedArea); + + /** + * Finalizes an instance of the Canvas class. + * + * @note Unlocks the framebuffer. + */ + virtual ~Canvas(); + + /** + * Move the current pen position to (x, y). If the pen is outside the drawing area, + * nothing is done, but the coordinates are saved in case the next operation is lineTo a + * coordinate which is inside (or on the opposite side of) the drawing area. + * + * @param x The x coordinate for the pen position in CWRUtil::Q5 format. + * @param y The y coordinate for the pen position in CWRUtil::Q5 format. + * + * @see CWRUtil::Q5, lineTo + */ + void moveTo(CWRUtil::Q5 x, CWRUtil::Q5 y); + + /** + * Draw line from the current (x, y) to the new (x, y) as part of the shape being drawn. + * As for moveTo, lineTo commands completely outside the drawing are are discarded. + * + * @param x The x coordinate for the pen position in CWRUtil::Q5 format. + * @param y The y coordinate for the pen position in CWRUtil::Q5 format. + * + * @see CWRUtil::Q5, moveTo + */ + void lineTo(CWRUtil::Q5 x, CWRUtil::Q5 y); + + /** + * Move the current pen position to (x, y). If the pen is outside (above or below) + * the drawing area, nothing is done, but the coordinates are saved in case the next + * operation is lineTo a coordinate which is inside (or on the opposite side of) the + * drawing area. + * + * @tparam T Either int or float. + * @param x The x coordinate for the pen position. + * @param y The y coordinate for the pen position. + */ + template + void moveTo(T x, T y) + { + moveTo(CWRUtil::toQ5(x), CWRUtil::toQ5(y)); + } + + /** + * Draw line from the current (x, y) to the new (x, y) as part of the shape being drawn. + * As for moveTo, lineTo commands completely outside the drawing are are discarded. + * + * @tparam T either int or float. + * @param x The x coordinate for the pen position. + * @param y The y coordinate for the pen position. + */ + template + void lineTo(T x, T y) + { + lineTo(CWRUtil::toQ5(x), CWRUtil::toQ5(y)); + } + + /** + * Render the graphical shape drawn using moveTo() and lineTo() with the given Painter. The + * shape is automatically closed, i.e. a lineTo() is automatically inserted connecting the + * current pen position with the initial pen position given in the first moveTo() command. + * + * @param customAlpha (Optional) Alpha to apply to the entire canvas. Useful if the canvas + * is part of a more complex container setup that needs to be faded. + * Default is solid. + * + * @return true if the widget was rendered, false if insufficient memory was available to + * render the widget. + */ + bool render(uint8_t customAlpha = 255); + +private: + // Pointer to the widget using the Canvas + const CanvasWidget* widget; + + // Invalidate area in Q5 coordinates + CWRUtil::Q5 invalidatedAreaX; + CWRUtil::Q5 invalidatedAreaY; + CWRUtil::Q5 invalidatedAreaWidth; + CWRUtil::Q5 invalidatedAreaHeight; + + // For drawing + RenderingBuffer rbuf; + Rasterizer ras; + + int16_t offsetX, offsetY; + + // Used for optimization of drawing algorithm + bool enoughMemory; + bool penUp, penHasBeenDown; + CWRUtil::Q5 previousX, previousY; + uint8_t previousOutside; + uint8_t penDownOutside; + CWRUtil::Q5 initialX, initialY; + + enum + { + POINT_IS_ABOVE = 1 << 0, + POINT_IS_BELOW = 1 << 1, + POINT_IS_LEFT = 1 << 2, + POINT_IS_RIGHT = 1 << 3 + }; + + uint8_t isOutside(const CWRUtil::Q5& x, const CWRUtil::Q5& y, const CWRUtil::Q5& width, const CWRUtil::Q5& height) const; + + void transformFrameBufferToDisplay(CWRUtil::Q5& x, CWRUtil::Q5& y) const; + + void close(); +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CANVAS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp new file mode 100644 index 0000000..798dfb3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/CanvasWidget.hpp @@ -0,0 +1,160 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/CanvasWidget.hpp + * + * Declares the touchgfx::CanvasWidget class. + */ +#ifndef TOUCHGFX_CANVASWIDGET_HPP +#define TOUCHGFX_CANVASWIDGET_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Class for drawing complex polygons on the display using CanvasWidgetRenderer. The + * CanvasWidget is used by passing it to a Canvas object, drawing the outline of the + * object and then having CanvasWidget render the outline on the display using the + * assigned painter. + */ +class CanvasWidget : public Widget +{ +public: + CanvasWidget(); + + /** + * Sets a painter for the CanvasWidget. + * + * @param [in] painter The painter for the CanvasWidget. + * + * @see getPainter + * + * @note If setPainter() is used to change the painter to a different painter, the area + * containing the CanvasWidget is not automatically invalidated. + */ + virtual void setPainter(AbstractPainter& painter); + + /** + * Gets the current painter for the CanvasWidget. + * + * @return The painter. + * + * @see setPainter + */ + virtual AbstractPainter& getPainter() const; + + /** @copydoc Image::setAlpha */ + virtual void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** @copydoc Image::getAlpha() */ + virtual uint8_t getAlpha() const + { + return alpha; + } + + /** + * Draws the given invalidated area. If the underlying CanvasWidgetRenderer fail to + * render the widget (if the widget is too complex), the invalidated area is cut into + * smaller slices (horizontally) which are then drawn separately. If drawing a single + * raster line fails, that line is considered too complex and skipped (it is left + * blank/transparent) and drawing continues on the next raster line. + * + * If drawing has failed at least once, which means that the number of horizontal lines + * draw has been reduced, the number of successfully drawn horizontal lines is + * remembered for the next invocation of draw(). A future call to draw() would then + * start off with the reduced number of horizontal lines to prevent potentially drawing + * the canvas widget in vain, as happened previously in draw(). + * + * @param invalidatedArea The invalidated area. + * + * @see drawCanvasWidget + * + * @note Subclasses of CanvasWidget should implement drawCanvasWidget(), not draw(). + * @note The term "too complex" means that the size of the buffer (assigned to + * CanvasWidgetRenderer using CanvasWidgetRenderer::setupBuffer()) is too small. + */ + virtual void draw(const Rect& invalidatedArea) const; + + /** + * Invalidates the area covered by this CanvasWidget. Since many widgets are a lot + * smaller than the actual size of the canvas widget, each widget must be able to tell + * the smallest rectangle completely containing the shape drawn by the widget. For + * example a circle arc is typically much smaller than the widget containing the circle. + * + * @see getMinimalRect + */ + virtual void invalidate() const; + + /** + * Gets minimal rectangle containing the shape drawn by this widget. Default + * implementation returns the size of the entire widget, but this function should be + * overwritten in subclasses and return the minimal rectangle containing the shape. See + * classes such as Circle for example implementations. + * + * @return The minimal rectangle containing the shape drawn. + */ + virtual Rect getMinimalRect() const; + + /** + * Gets the largest solid (non-transparent) rectangle. Since canvas widgets typically do + * not have a solid rect, it is recommended to return an empty rectangle. + * + * @return The largest solid (non-transparent) rectangle. + * + * @see draw + * + * @note Function draw() might fail for some horizontal lines due to memory constraints. These + * lines will not be drawn and may cause strange display artifacts. + */ + virtual Rect getSolidRect() const; + + /** + * Resets the maximum render lines. The maximum render lines is decreates if the + * rendering buffer is found to be too small to render a complex outline. This is done + * to speed up subsequent draws by not having to draw the outline in vain (as was done + * previously) to force the outline to be drawn in smaller blocks. The + * resetMaxRenderLines() will try to render the entire outline in one go on the next + * call to draw(). + */ + void resetMaxRenderLines(); + + /** + * Draw canvas widget for the given invalidated area. Similar to draw(), but might be + * invoked several times with increasingly smaller areas to due to memory constraints + * from the underlying CanvasWidgetRenderer. + * + * @param invalidatedArea The invalidated area. + * + * @return true if the widget was drawn properly, false if not. + * + * @see draw + */ + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const = 0; + +protected: + uint8_t alpha; ///< The Alpha for this CanvasWidget. + +private: + AbstractPainter* canvasPainter; + mutable int16_t maxRenderLines; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CANVASWIDGET_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Circle.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Circle.hpp new file mode 100644 index 0000000..df1b750 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Circle.hpp @@ -0,0 +1,506 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/Circle.hpp + * + * Declares the touchgfx::Circle class. + */ +#ifndef TOUCHGFX_CIRCLE_HPP +#define TOUCHGFX_CIRCLE_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * Simple widget capable of drawing a circle, or part of a circle (an arc). The Circle can be + * filled or be drawn as a simple line along the circumference of the circle. Several + * parameters of the circle can be changed: Center, radius, line width, line cap, start + * angle and end angle. + * + * @note Since the underlying CanwasWidgetRenderer only supports straight lines, the circle is + * drawn using many small straight lines segments. The granularity can be adjusted to + * match the requirements - large circles need more line segments, small circles need + * fewer line segments, to look smooth and round. + * @note All circle parameters are internally handled as CWRUtil::Q5 which means that floating + * point values are rounded down to a fixed number of binary digits, for example: + * @code + * Circle circle; + * circle.setCircle(1.1f, 1.1f, 0.9); // Will use (35/32, 35/32, 28/32) = (1.09375f, 1.09375f, 0.875f) + * int x, y, r; + * circle.getCenter(&x, &y); // Will return (1, 1) + * circle.getRadius(&r); // Will return 0 + * @endcode. + */ +class Circle : public CanvasWidget +{ +public: + Circle(); + + /** + * Sets the center and radius of the Circle. + * + * @tparam T Generic type parameter, either int or float. + * @param x The x coordinate of center. + * @param y The y coordinate of center. + * @param r The radius. + * + * @see setCenter, setRadius + * + * @note The area containing the Circle is not invalidated. + */ + template + void setCircle(const T x, const T y, const T r) + { + setCenter(x, y); + setRadius(r); + } + + /** + * Sets the center and radius of the Circle. + * + * @param x The x coordinate of center. + * @param y The y coordinate of center. + * @param r The radius. + * + * @see setCenter, setRadius + * + * @note The area containing the Circle is not invalidated. + */ + void setCircle(const int16_t x, const int16_t y, const int16_t r) + { + setCircle(x, y, r); + } + + /** + * Sets the center of the Circle. + * + * @tparam T Generic type parameter, either int or float. + * @param x The x coordinate of center. + * @param y The y coordinate of center. + * + * @see setRadius, setCircle, getCenter + * + * @note The area containing the Circle is not invalidated. + */ + template + void setCenter(const T x, const T y) + { + this->circleCenterX = CWRUtil::toQ5(x); + this->circleCenterY = CWRUtil::toQ5(y); + } + + /** + * Sets the center of the Circle. + * + * @param x The x coordinate of center. + * @param y The y coordinate of center. + * + * @see setRadius, setCircle, getCenter + * + * @note The area containing the Circle is not invalidated. + */ + void setCenter(const int16_t x, const int16_t y) + { + setCenter(x, y); + } + + /** + * Sets the center of the circle / arc in the middle of a pixel. Normally the coordinate is + * between pixel number x and x+1 horizontally and between pixel y and y+1 vertically. This + * function will set the center in the middle of the pixel by adding 0.5 to both x and y. + * + * @param x The x coordinate of the center of the circle. + * @param y The y coordinate of the center of the circle. + */ + void setPixelCenter(int x, int y) + { + int32_t half = (int32_t)CWRUtil::toQ5(1) / 2; + setCenter(CWRUtil::Q5((int32_t)CWRUtil::toQ5(x) + half), CWRUtil::Q5((int32_t)CWRUtil::toQ5(y) + half)); + } + + /** + * Gets the center coordinates of the Circle. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] x The x coordinate of the center rounded down to the precision of T. + * @param [out] y The y coordinate of the center rounded down to the precision of T. + * + * @see setCenter + */ + template + void getCenter(T& x, T& y) const + { + x = circleCenterX.to(); + y = circleCenterY.to(); + } + + /** + * Sets the radius of the Circle. + * + * @tparam T Generic type parameter, either int or float. + * @param r The radius. + * + * @see setCircle, setCenter, getRadius + * + * @note The area containing the Circle is not invalidated. + */ + template + void setRadius(const T r) + { + this->circleRadius = CWRUtil::toQ5(r); + } + + /** + * Gets the radius of the Circle. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] r The radius rounded down to the precision of T. + */ + template + void getRadius(T& r) const + { + r = circleRadius.to(); + } + + /** + * Sets the start and end angles in degrees of the Circle arc. 0 degrees is straight up (12 + * o'clock) and 90 degrees is to the left (3 o'clock). Any positive or negative degrees can be + * used to specify the part of the Circle to draw. + * + * @tparam T Generic type parameter, either int or float. + * @param startAngle The start degrees. + * @param endAngle The end degrees. + * + * @see getArc, updateArcStart, updateArcEnd, updateArc + * + * @note The area containing the Circle is not invalidated. + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void setArc(const T startAngle, const T endAngle) + { + circleArcAngleStart = CWRUtil::toQ5(startAngle); + circleArcAngleEnd = CWRUtil::toQ5(endAngle); + } + + /** + * Sets the start and end angles in degrees of the Circle arc. 0 degrees is straight up (12 + * o'clock) and 90 degrees is to the left (3 o'clock). Any positive or negative degrees can be + * used to specify the part of the Circle to draw. + * + * @param startAngle The start degrees. + * @param endAngle The end degrees. + * + * @see getArc, updateArcStart, updateArcEnd, updateArc + * + * @note The area containing the Circle is not invalidated. + * @note Angles are given in degrees, so a full circle is 360. + */ + void setArc(const int16_t startAngle, const int16_t endAngle) + { + setArc(startAngle, endAngle); + } + + /** + * Gets the start and end angles in degrees for the circle arc. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] startAngle The start angle rounded down to the precision of T. + * @param [out] endAngle The end angle rounded down to the precision of T. + * + * @see setArc + * + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void getArc(T& startAngle, T& endAngle) const + { + startAngle = circleArcAngleStart.to(); + endAngle = circleArcAngleEnd.to(); + } + + /** + * Gets the start angle in degrees for the arc. + * + * @return The starting angle for the arc rounded down to an integer. + * + * @see getArc, setArc + * + * @note Angles are given in degrees, so a full circle is 360. + */ + int16_t getArcStart() const + { + return circleArcAngleStart.to(); + } + + /** + * Gets the start angle in degrees for the arc. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] angle The starting angle rounded down to the precision of T. + * + * @see getArc, setArc + * + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void getArcStart(T& angle) const + { + angle = circleArcAngleStart.to(); + } + + /** + * Gets the end angle in degrees for the arc. + * + * @return The end angle for the arc rounded down to an integer. + * + * @see getArc, setArc + * + * @note Angles are given in degrees, so a full circle is 360. + */ + int16_t getArcEnd() const + { + return circleArcAngleEnd.to(); + } + + /** + * Gets the end angle in degrees for the arc. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] angle The end angle rounded down to the precision of T. + * + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void getArcEnd(T& angle) const + { + angle = circleArcAngleEnd.to(); + } + + /** + * Updates the start angle in degrees for this Circle arc. + * + * @tparam T Generic type parameter, either int or float. + * @param startAngle The start angle in degrees. + * + * @see setArc, updateArcEnd, updateArc + * + * @note The area containing the updated Circle arc is invalidated. + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void updateArcStart(const T startAngle) + { + CWRUtil::Q5 startAngleQ5 = CWRUtil::toQ5(startAngle); + if (circleArcAngleStart == startAngleQ5) + { + return; + } + + Rect minimalRect = getMinimalRectForUpdatedStartAngle(startAngleQ5); + + circleArcAngleStart = startAngleQ5; + + invalidateRect(minimalRect); + } + + /** + * Updates the end angle in degrees for this Circle arc. + * + * @tparam T Generic type parameter, either int or float. + * @param endAngle The end angle in degrees. + * + * @see setArc, updateArcStart, updateArc + * + * @note The area containing the updated Circle arc is invalidated. + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void updateArcEnd(const T endAngle) + { + CWRUtil::Q5 endAngleQ5 = CWRUtil::toQ5(endAngle); + if (circleArcAngleEnd == endAngleQ5) + { + return; + } + + Rect minimalRect = getMinimalRectForUpdatedEndAngle(endAngleQ5); + + circleArcAngleEnd = endAngleQ5; + + invalidateRect(minimalRect); + } + + /** + * Updates the start and end angle in degrees for this Circle arc. + * + * @tparam T Generic type parameter, either int or float. + * @param startAngle The new start angle in degrees. + * @param endAngle The new end angle in degrees. + * + * @see setArc, getArc, updateArcStart, updateArcEnd + * + * @note The areas containing the updated Circle arcs are invalidated. As little as possible + * will be invalidated for best performance. + * @note Angles are given in degrees, so a full circle is 360. + */ + template + void updateArc(const T startAngle, const T endAngle) + { + updateArc(CWRUtil::toQ5(startAngle), CWRUtil::toQ5(endAngle)); + } + + /** + * Sets the line width for this Circle. If the line width is set to zero, the circle + * will be filled. + * + * @tparam T Generic type parameter, either int or float. + * @param width The width of the line measured in pixels. + * + * @note The area containing the Circle is not invalidated. + * @note if the new line with is smaller than the old width, the circle should be invalidated + * before updating the width to ensure that the old circle is completely erased. + */ + template + void setLineWidth(const T width) + { + this->circleLineWidth = CWRUtil::toQ5(width); + } + + /** + * Gets line width. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] width The line width rounded down to the precision of T. + * + * @see setLineWidth + */ + template + void getLineWidth(T& width) const + { + width = circleLineWidth.to(); + } + + /** + * Sets precision of the Circle drawing function. The number given as precision is the + * number of degrees used as step counter when drawing the line fragments around the + * circumference of the circle, five being a reasonable value. Higher values results in + * less nice circles but faster rendering and possibly sufficient for very small + * circles. Large circles might require a precision smaller than five to make the edge + * of the circle look nice and smooth. + * + * @param precision The precision measured in degrees. + * + * @note The circle is not invalidated. + */ + void setPrecision(const int precision); + + /** + * Gets the precision of the circle drawing function. The precision is the number of + * degrees used as step counter when drawing smaller line fragments around the + * circumference of the circle, the default being 5. + * + * @return The precision. + * + * @see setPrecision + */ + int getPrecision() const; + + /** + * Sets the precision of the ends of the Circle arc. The precision is given in degrees + * where 180 is the default which results in a square ended arc (aka "butt cap"). 90 + * will draw "an arrow head" and smaller values gives a round cap. Larger values of + * precision results in faster rendering of the circle. + * + * @param precision The new cap precision. + * + * @note The circle is not invalidated. + * @note The cap precision is not used if the circle is filled (if line width is zero) or when + * a full circle is drawn. + */ + void setCapPrecision(const int precision); + + /** + * Gets the precision of the ends of the Circle arc. + * + * @return The cap precision in degrees. + * + * @see getCapPrecision + */ + int getCapPrecision() const; + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + virtual Rect getMinimalRect() const; + + /** + * Gets minimal rectangle containing a given circle arc using the set line width. + * + * @param arcStart The arc start. + * @param arcEnd The arc end. + * + * @return The minimal rectangle. + */ + Rect getMinimalRect(int16_t arcStart, int16_t arcEnd) const; + + /** + * Gets minimal rectangle containing a given circle arc using the set line width. + * + * @param arcStart The arc start. + * @param arcEnd The arc end. + * + * @return The minimal rectangle. + */ + Rect getMinimalRect(CWRUtil::Q5 arcStart, CWRUtil::Q5 arcEnd) const; + +protected: + /** + * Updates the start and end angle in degrees for this Circle arc. + * + * @param setStartAngleQ5 The new start angle in degrees. + * @param setEndAngleQ5 The new end angle in degrees. + * + * @see setArc, getArc, updateArcStart, updateArcEnd + * + * @note The areas containing the updated Circle arcs are invalidated. As little as possible + * will be invalidated for best performance. + */ + void updateArc(const CWRUtil::Q5 setStartAngleQ5, const CWRUtil::Q5 setEndAngleQ5); + +private: + CWRUtil::Q5 circleCenterX; + CWRUtil::Q5 circleCenterY; + CWRUtil::Q5 circleRadius; + CWRUtil::Q5 circleArcAngleStart; + CWRUtil::Q5 circleArcAngleEnd; + CWRUtil::Q5 circleLineWidth; + uint8_t circleArcIncrement; + uint8_t circleCapArcIncrement; + + void moveToAR2(Canvas& canvas, const CWRUtil::Q5& angle, const CWRUtil::Q5& r2) const; + void lineToAR2(Canvas& canvas, const CWRUtil::Q5& angle, const CWRUtil::Q5& r2) const; + void lineToXYAR2(Canvas& canvas, const CWRUtil::Q5& x, const CWRUtil::Q5& y, const CWRUtil::Q5& angle, const CWRUtil::Q5& r2) const; + void updateMinMaxAR(const CWRUtil::Q5& a, const CWRUtil::Q5& r2, CWRUtil::Q5& xMin, CWRUtil::Q5& xMax, CWRUtil::Q5& yMin, CWRUtil::Q5& yMax) const; + void updateMinMaxXY(const CWRUtil::Q5& xNew, const CWRUtil::Q5& yNew, CWRUtil::Q5& xMin, CWRUtil::Q5& xMax, CWRUtil::Q5& yMin, CWRUtil::Q5& yMax) const; + void calculateMinimalRect(CWRUtil::Q5 arcStart, CWRUtil::Q5 arcEnd, CWRUtil::Q5& xMin, CWRUtil::Q5& xMax, CWRUtil::Q5& yMin, CWRUtil::Q5& yMax) const; + Rect getMinimalRectForUpdatedStartAngle(const CWRUtil::Q5& startAngleQ5) const; + Rect getMinimalRectForUpdatedEndAngle(const CWRUtil::Q5& endAngleQ5) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_CIRCLE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Line.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Line.hpp new file mode 100644 index 0000000..71cb036 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Line.hpp @@ -0,0 +1,424 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/Line.hpp + * + * Declares the touchgfx::Line class. + */ +#ifndef TOUCHGFX_LINE_HPP +#define TOUCHGFX_LINE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Simple CanvasWidget capable of drawing a line from one point to another point. The end points + * can be moved to new locations and the line width can be set and changed. A 10 pixel + * long line along the top of the screen with a width on 1 pixel has endpoints in (0, + * 0.5) and (10, 0.5) and line width 1. The Line class calculates the corners of the + * shape, which in this case would be (0, 0), (10, 0), (10, 1) and (0, 1) + * and tells CanvasWidgetRenderer to moveTo() the first coordinate and then lineTo() the + * next coordinates in order. Finally it tells CWR to render the inside of the shape + * using the set Painter object. + * + * The Line class caches the four corners of the shape to speed up redrawing. In general, + * drawing lines involve some extra mathematics for calculating the normal vector of the + * line and this computation would slow down re-draws if not cached. + * + * @note All coordinates are internally handled as CWRUtil::Q5 which means that floating point + * values are rounded down to a fixed number of binary digits, for example: + * @code + * Line line; + * line.setStart(1.1f, 1.1f); // Will use (35/32, 35/32) = (1.09375f, 1.09375f) + * int x, y; + * line.getStart(&x, &y); // Will return (1, 1) + * @endcode. + */ +class Line : public CanvasWidget +{ +public: + /** Values that represent line ending styles. */ + enum LINE_ENDING_STYLE + { + BUTT_CAP_ENDING, ///< The line ending is cut 90 degrees at the end of the line + ROUND_CAP_ENDING, ///< The line ending is rounded as a circle with center at the end of the line + SQUARE_CAP_ENDING ///< The line ending is cut 90 degrees, but extends half the width of the line + }; + + Line(); + + /** + * Sets the starting point and ending point of the line. + * + * @tparam T Generic type parameter, either int or float. + * @param startX The x coordinate of the start point. + * @param startY The y coordinate of the start point. + * @param endX The x coordinate of the end point. + * @param endY The y coordinate of the end point. + * + * @see setStart, setEnd + * + * @note The area containing the Line is not invalidated. + */ + template + void setLine(T startX, T startY, T endX, T endY) + { + setStart(startX, startY); + setEnd(endX, endY); + } + + /** + * Sets the starting point of the line. + * + * @tparam T Generic type parameter, either int or float. + * @param x The x coordinate of the start point. + * @param y The y coordinate of the start point. + * + * @see updateStart, getStart, setLine, setEnd + * + * @note The area containing the Line is not invalidated. + */ + template + void setStart(T x, T y) + { + setStart(CWRUtil::toQ5(x), CWRUtil::toQ5(y)); + } + + /** + * Sets the starting point of the line. + * + * @param xQ5 The x coordinate of the start point in Q5 format. + * @param yQ5 The y coordinate of the start point in Q5 format. + * + * @see updateStart, getStart, setLine, setEnd + * + * @note The area containing the Line is not invalidated. + */ + void setStart(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5); + + /** + * Update the start point for this Line. The rectangle that surrounds the line before + * and after will be invalidated. + * + * @tparam T Generic type parameter, either int or float. + * @param x The x coordinate of the start point. + * @param y The y coordinate of the start point. + * + * @see setStart, updateEnd + * + * @note The area containing the Line is invalidated before and after the change. + */ + template + void updateStart(T x, T y) + { + updateStart(CWRUtil::toQ5(x), CWRUtil::toQ5(y)); + } + + /** + * Update the start point for this Line. The rectangle that surrounds the line before + * and after will be invalidated. + * + * @param xQ5 The x coordinate of the start point in CWRUtil::Q5 format. + * @param yQ5 The y coordinate of the start point in CWRUtil::Q5 format. + * + * @see setStart, updateEnd + * + * @note The area containing the Line is invalidated before and after the change. + */ + void updateStart(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5); + + /** + * Gets the starting point of the line as either integers or floats. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] x The x coordinate rounded down to the precision of T. + * @param [out] y The y coordinate rounded down to the precision of T. + * + * @see setStart, setLine + */ + template + void getStart(T& x, T& y) const + { + x = startX.to(); + y = startY.to(); + } + + /** + * Sets the endpoint coordinates of the line. + * + * @tparam T Generic type parameter, either int or float. + * @param x The x coordinate of the end point. + * @param y The y coordinate of the end point. + * + * @see updateEnd, getEnd + * + * @note The area containing the Line is not invalidated. + */ + template + void setEnd(T x, T y) + { + setEnd(CWRUtil::toQ5(x), CWRUtil::toQ5(y)); + } + + /** + * Sets the endpoint coordinates of the line. + * + * @param xQ5 The x coordinate of the end point in Q5 format. + * @param yQ5 The y coordinate of the end point in Q5 format. + * + * @see updateEnd, getEnd + * + * @note The area containing the Line is not invalidated. + */ + void setEnd(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5); + + /** + * Update the endpoint for this Line. The rectangle that surrounds the line before and + * after will be invalidated. + * + * @tparam T Generic type parameter, either int or float. + * @param x The x coordinate of the end point. + * @param y The y coordinate of the end point. + * + * @see setEnd, updateStart + * + * @note The area containing the Line is invalidated before and after the change. + */ + template + void updateEnd(T x, T y) + { + CWRUtil::Q5 xQ5 = CWRUtil::toQ5(x); + CWRUtil::Q5 yQ5 = CWRUtil::toQ5(y); + updateEnd(xQ5, yQ5); + } + + /** + * Update the endpoint for this Line. The rectangle that surrounds the line before and + * after will be invalidated. + * + * @param xQ5 The x coordinate of the end point in Q5 format. + * @param yQ5 The y coordinate of the end point in Q5 format. + * + * @see setEnd, updateStart + * + * @note The area containing the Line is invalidated before and after the change. + */ + void updateEnd(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5); + + /** + * Gets the endpoint coordinates for the line. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] x The x coordinate rounded down to the precision of T. + * @param [out] y The y coordinate rounded down to the precision of T. + * + * @see setEnd, updateEnd + */ + template + void getEnd(T& x, T& y) const + { + x = endX.to(); + y = endY.to(); + } + + /** + * Sets the width for this Line. + * + * @tparam T Generic type parameter, either int or float. + * @param width The width of the line measured in pixels. + * + * @see updateLineWidth + * + * @note The area containing the Line is not invalidated. + */ + template + void setLineWidth(T width) + { + setLineWidth(CWRUtil::toQ5(width)); + } + + /** + * Sets the width for this Line. + * + * @param widthQ5 The width of the line measured in pixels in Q5 format. + * + * @see updateLineWidth + * + * @note The area containing the Line is not invalidated. + */ + void setLineWidth(CWRUtil::Q5 widthQ5) + { + if (lineWidth == widthQ5) + { + return; + } + + lineWidth = widthQ5; + + updateCachedShape(); + } + + /** + * Update the width for this Line and invalidates the minimal rectangle surrounding the + * line on screen. + * + * @tparam T Generic type parameter, either int or float. + * @param width The width of the line measured in pixels. + * + * @see setLineWidth + * + * @note The area containing the Line is invalidated before and after the change. + */ + template + void updateLineWidth(T width) + { + updateLineWidth(CWRUtil::toQ5(width)); + } + + /** + * Update the width for this Line. + * + * Update the width for this Line and invalidates the minimal rectangle surrounding the + * line on screen. + * + * @param widthQ5 The width of the line measured in pixels in Q5 format. + * + * @see setLineWidth + * + * @note The area containing the Line is invalidated before and after the change. + */ + void updateLineWidth(CWRUtil::Q5 widthQ5) + { + if (lineWidth == widthQ5) + { + return; + } + + Rect rectBefore = getMinimalRect(); + invalidateRect(rectBefore); + + lineWidth = widthQ5; + + updateCachedShape(); + + Rect rectAfter = getMinimalRect(); + invalidateRect(rectAfter); + } + + /** + * Gets line width. + * + * @tparam T Generic type parameter, either int or float. + * @param [out] width The line width rounded down to the precision of T. + * + * @see setLineWidth + */ + template + void getLineWidth(T& width) const + { + width = lineWidth.to(); + } + + /** + * Gets line width. + * + * @tparam T Generic type parameter, either int or float. + * + * @return The line width rounded down to the precision of T. + * + * @see setLineWidth + */ + template + T getLineWidth() const + { + return lineWidth.to(); + } + + /** + * Sets line ending style. The same style is applied to both ends of the line. + * + * @param lineEnding The line ending style. + * + * @see LINE_ENDING_STYLE, getLineEndingStyle + * + * @note The area containing the Line is not invalidated. + */ + void setLineEndingStyle(LINE_ENDING_STYLE lineEnding); + + /** + * Gets line ending style. + * + * @return The line ending style. + * + * @see LINE_ENDING_STYLE, setLineEndingStyle + */ + LINE_ENDING_STYLE getLineEndingStyle() const; + + /** + * Sets a precision of the arc at the ends of the Line. This only works for + * ROUND_CAP_ENDING. The precision is given in degrees where 18 is the default which + * results in a nice half circle with 10 line segments. 90 will draw "an arrow head", + * 180 will look exactly like a BUTT_CAP_ENDING. + * + * @param precision The new ROUND_CAP_ENDING precision. + * + * @note The line is not invalidated. + * @note This is only used if line ending is set to ROUND_CAP_ENDING. + */ + void setCapPrecision(int precision); + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + virtual Rect getMinimalRect() const; + + /** + * Update the end point for this Line given the new length and angle in degrees. The rectangle + * that surrounds the line before and after will be invalidated. The starting coordinates will + * be fixed but the ending point will be updated. This is simply a different way to update the + * ending point. + * + * @param length The new length of the line in Q5 format. + * @param angle The new angle of the line in Q5 format. + * + * @see updateEnd + * + * @note The area containing the Line is invalidated before and after the change. + * @note Angles are given in degrees, so a full circle is 360. + */ + void updateLengthAndAngle(CWRUtil::Q5 length, CWRUtil::Q5 angle); + + virtual void invalidateContent() const; + +private: + CWRUtil::Q5 startX; + CWRUtil::Q5 startY; + CWRUtil::Q5 endX; + CWRUtil::Q5 endY; + CWRUtil::Q5 lineWidth; + LINE_ENDING_STYLE lineEnding; + CWRUtil::Q5 xCorner[4]; + CWRUtil::Q5 yCorner[4]; + Rect minimalRect; + int lineCapArcIncrement; + + void updateCachedShape(); + + Rect rectContainingPoints(const Rect& fullRect, CWRUtil::Q5 x0, CWRUtil::Q5 y0, CWRUtil::Q5 x1, CWRUtil::Q5 y1, CWRUtil::Q5 x2, CWRUtil::Q5 y2) const; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_LINE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterABGR2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterABGR2222.hpp new file mode 100644 index 0000000..6dab1fa --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterABGR2222.hpp @@ -0,0 +1,83 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterABGR2222.hpp + * + * Declares the touchgfx::PainterABGR2222 class. + */ +#ifndef TOUCHGFX_PAINTERABGR2222_HPP +#define TOUCHGFX_PAINTERABGR2222_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterABGR2222 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterABGR2222 : public AbstractPainterABGR2222 +{ +public: + /** + * Initializes a new instance of the PainterABGR2222 class. + * + * @param color (Optional) the color, default is black. + */ + PainterABGR2222(colortype color = 0) + : AbstractPainterABGR2222(), painterColor(0), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The color + uint8_t painterRed; ///< The red part of the color, scaled up to [0..255] + uint8_t painterGreen; ///< The green part of the color, scaled up to [0..255] + uint8_t painterBlue; ///< The blue part of the color, scaled up to [0..255] +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERABGR2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterABGR2222Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterABGR2222Bitmap.hpp new file mode 100644 index 0000000..41afca0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterABGR2222Bitmap.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterABGR2222Bitmap.hpp + * + * Declares the touchgfx::PainterABGR2222Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERABGR2222BITMAP_HPP +#define TOUCHGFX_PAINTERABGR2222BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterABGR2222Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterABGR2222Bitmap : public AbstractPainterABGR2222 +{ +public: + /** + * Initializes a new instance of the PainterABGR2222Bitmap class. + * + * @param bmp (Optional) the bitmap, default is #BITMAP_INVALID. + */ + PainterABGR2222Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterABGR2222(), + bitmapABGR2222Pointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapABGR2222Pointer; ///< Pointer to the bitmap (ABGR2222) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERABGR2222BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB2222.hpp new file mode 100644 index 0000000..f78e446 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB2222.hpp @@ -0,0 +1,83 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterARGB2222.hpp + * + * Declares the touchgfx::PainterARGB2222 class. + */ +#ifndef TOUCHGFX_PAINTERARGB2222_HPP +#define TOUCHGFX_PAINTERARGB2222_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterARGB2222 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterARGB2222 : public AbstractPainterARGB2222 +{ +public: + /** + * Initializes a new instance of the PainterARGB2222 class. + * + * @param color (Optional) the color, default is black. + */ + PainterARGB2222(colortype color = 0) + : AbstractPainterARGB2222(), painterColor(0), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color and alpha to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The color + uint8_t painterRed; ///< The red part of the color, scaled up to [0..255] + uint8_t painterGreen; ///< The green part of the color, scaled up to [0..255] + uint8_t painterBlue; ///< The blue part of the color, scaled up to [0..255] +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERARGB2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB2222Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB2222Bitmap.hpp new file mode 100644 index 0000000..b2bac69 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB2222Bitmap.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterARGB2222Bitmap.hpp + * + * Declares the touchgfx::PainterARGB2222Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERARGB2222BITMAP_HPP +#define TOUCHGFX_PAINTERARGB2222BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterARGB2222Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterARGB2222Bitmap : public AbstractPainterARGB2222 +{ +public: + /** + * Initializes a new instance of the PainterARGB2222Bitmap class. + * + * @param bmp (Optional) the bitmap, default is #BITMAP_INVALID. + */ + PainterARGB2222Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterARGB2222(), + bitmapARGB2222Pointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapARGB2222Pointer; ///< Pointer to the bitmap (ARGB2222) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERARGB2222BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888.hpp new file mode 100644 index 0000000..13eafb6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterARGB8888.hpp + * + * Declares the touchgfx::PainterARGB8888 class. + */ +#ifndef TOUCHGFX_PAINTERARGB8888_HPP +#define TOUCHGFX_PAINTERARGB8888_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterARGB8888 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterARGB8888 : public AbstractPainterARGB8888 +{ +public: + /** + * Initializes a new instance of the PainterARGB8888 class. + * + * @param color (Optional) the color, default is black. + */ + PainterARGB8888(colortype color = 0) + : AbstractPainterARGB8888(), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The painter color + uint8_t painterRed; ///< The red part of the color + uint8_t painterGreen; ///< The green part of the color + uint8_t painterBlue; ///< The blue part of the color +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERARGB8888_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888Bitmap.hpp new file mode 100644 index 0000000..6d58b10 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888Bitmap.hpp @@ -0,0 +1,85 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterARGB8888Bitmap.hpp + * + * Declares the touchgfx::PainterARGB8888Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERARGB8888BITMAP_HPP +#define TOUCHGFX_PAINTERARGB8888BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterARGB8888Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterARGB8888Bitmap : public AbstractPainterARGB8888 +{ +public: + /** + * Initializes a new instance of the PainterARGB8888Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterARGB8888Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterARGB8888(), + bitmapARGB8888Pointer(0), bitmapRGB888Pointer(0), bitmapRGB565Pointer(0), bitmapRGB565AlphaPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint32_t* bitmapARGB8888Pointer; ///< Pointer to the bitmap (ARGB8888) + const uint8_t* bitmapRGB888Pointer; ///< Pointer to the bitmap (RGB888) + const uint16_t* bitmapRGB565Pointer; ///< Pointer to the bitmap (RGB565) + const uint8_t* bitmapRGB565AlphaPointer; ///< Pointer to the alpha channel of the bitmap (RGB565) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERARGB8888BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.hpp new file mode 100644 index 0000000..f8b42dd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.hpp + * + * Declares the touchgfx::PainterARGB8888L8Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERARGB8888L8BITMAP_HPP +#define TOUCHGFX_PAINTERARGB8888L8BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterARGB8888L8Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterARGB8888L8Bitmap : public AbstractPainterARGB8888 +{ +public: + /** + * Initializes a new instance of the PainterARGB8888L8Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterARGB8888L8Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterARGB8888(), + bitmapPointer(0), bitmapExtraPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapPointer; ///< Pointer to the bitmap (L8) + const uint8_t* bitmapExtraPointer; ///< Pointer to the CLUT (L8) + Bitmap::ClutFormat l8format; ///< The L8 format + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERARGB8888L8BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBGRA2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBGRA2222.hpp new file mode 100644 index 0000000..00b7506 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBGRA2222.hpp @@ -0,0 +1,83 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterBGRA2222.hpp + * + * Declares the touchgfx::PainterBGRA2222 class. + */ +#ifndef TOUCHGFX_PAINTERBGRA2222_HPP +#define TOUCHGFX_PAINTERBGRA2222_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterBGRA2222 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterBGRA2222 : public AbstractPainterBGRA2222 +{ +public: + /** + * Initializes a new instance of the PainterBGRA2222 class. + * + * @param color (Optional) the color, default is black. + */ + PainterBGRA2222(colortype color = 0) + : AbstractPainterBGRA2222(), painterColor(0), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The color + uint8_t painterRed; ///< The red part of the color, scaled up to [0..255] + uint8_t painterGreen; ///< The green part of the color, scaled up to [0..255] + uint8_t painterBlue; ///< The blue part of the color, scaled up to [0..255] +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERBGRA2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.hpp new file mode 100644 index 0000000..abd5fdb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterBGRA2222Bitmap.hpp + * + * Declares the touchgfx::PainterBGRA2222Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERBGRA2222BITMAP_HPP +#define TOUCHGFX_PAINTERBGRA2222BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterBGRA2222Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterBGRA2222Bitmap : public AbstractPainterBGRA2222 +{ +public: + /** + * Initializes a new instance of the PainterBGRA2222Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterBGRA2222Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterBGRA2222(), + bitmapBGRA2222Pointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapBGRA2222Pointer; ///< Pointer to the bitmap (BGRA2222) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERBGRA2222BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBW.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBW.hpp new file mode 100644 index 0000000..bab4ae1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBW.hpp @@ -0,0 +1,85 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterBW.hpp + * + * Declares the touchgfx::PainterBW class. + */ +#ifndef TOUCHGFX_PAINTERBW_HPP +#define TOUCHGFX_PAINTERBW_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterBW is used for drawing one 1bpp displays. The color is either on or off. No + * transparency is supported. + * + * @see AbstractPainter + */ +class PainterBW : public AbstractPainterBW +{ +public: + /** + * Converts the selected color to either white (1) or black (0) depending on the gray + * representation of the RGB color. + * + * @param red The red color. + * @param green The green color. + * @param blue The blue color. + * + * @return 1 (white) if the brightness of the RGB color is above 50% and 0 (black) + * otherwise. + */ + static unsigned bw(unsigned red, unsigned green, unsigned blue) + { + return (red * 77 + green * 150 + blue * 29) >> 15; + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color + */ + void setColor(colortype color) + { + painterColor = color; + painterBW = LCD1bpp::getNativeColor(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& color); + + colortype painterColor; ///< The painter color + uint8_t painterBW; ///< The color to use when painting +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERBW_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBWBitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBWBitmap.hpp new file mode 100644 index 0000000..16f3868 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterBWBitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterBWBitmap.hpp + * + * Declares the touchgfx::PainterBWBitmap class. + */ +#ifndef TOUCHGFX_PAINTERBWBITMAP_HPP +#define TOUCHGFX_PAINTERBWBITMAP_HPP + +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterBWBitmap will take the color for a given point in the shape from a bitmap. Please be + * aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so any + * rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterBWBitmap : public AbstractPainterBW +{ +public: + /** + * Initializes a new instance of the PainterBWBitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterBWBitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterBW(), + bitmapBWPointer(0), + bw_rle(), bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapBWPointer; ///< Pointer to the bitmap (BW) + LCD1bpp::bwRLEdata bw_rle; ///< Pointer to class for walking through bw_rle image + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERBWBITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY2.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY2.hpp new file mode 100644 index 0000000..bef7f76 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY2.hpp @@ -0,0 +1,80 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterGRAY2.hpp + * + * Declares the touchgfx::PainterGRAY2 class. + */ +#ifndef TOUCHGFX_PAINTERGRAY2_HPP +#define TOUCHGFX_PAINTERGRAY2_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterGRAY2 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterGRAY2 : public AbstractPainterGRAY2 +{ +public: + /** + * Initializes a new instance of the PainterGRAY2 class. + * + * @param color (Optional) the color, default is black. + */ + + PainterGRAY2(colortype color = 0) + : AbstractPainterGRAY2(), painterGray(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterGray = LCD2bpp::getNativeColor(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& gray, uint8_t& alpha); + + colortype painterColor; ///< The painter color + uint8_t painterGray; ///< The gray color +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERGRAY2_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY2Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY2Bitmap.hpp new file mode 100644 index 0000000..cd2fd3e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY2Bitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterGRAY2Bitmap.hpp + * + * Declares the touchgfx::PainterGRAY2Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERGRAY2BITMAP_HPP +#define TOUCHGFX_PAINTERGRAY2BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterGRAY2Bitmap will take the color for a given point in the shape from a bitmap. Please + * be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so any + * rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterGRAY2Bitmap : public AbstractPainterGRAY2 +{ +public: + /** + * Initializes a new instance of the PainterGRAY2Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + + PainterGRAY2Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterGRAY2(), + bitmapGRAY2Pointer(0), bitmapAlphaPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapGRAY2Pointer; ///< Pointer to the bitmap (GRAY2) + const uint8_t* bitmapAlphaPointer; ///< Pointer to the bitmap alpha data for GRAY2 + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERGRAY2BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY4.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY4.hpp new file mode 100644 index 0000000..7a0d46f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY4.hpp @@ -0,0 +1,79 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterGRAY4.hpp + * + * Declares the touchgfx::PainterGRAY4 class. + */ +#ifndef TOUCHGFX_PAINTERGRAY4_HPP +#define TOUCHGFX_PAINTERGRAY4_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterGRAY4 class allows a shape to be filled with a given color and alpha + * value. This allows transparent, anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterGRAY4 : public AbstractPainterGRAY4 +{ +public: + /** + * Initializes a new instance of the PainterGRAY4 class. + * + * @param color (Optional) the color, default is black. + */ + PainterGRAY4(colortype color = 0) + : AbstractPainterGRAY4(), painterColor(0), painterGray(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterGray = LCD4bpp::getNativeColor(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& gray, uint8_t& alpha); + + colortype painterColor; ///< The painter color + uint8_t painterGray; ///< The gray color +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERGRAY4_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY4Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY4Bitmap.hpp new file mode 100644 index 0000000..cf5262e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterGRAY4Bitmap.hpp @@ -0,0 +1,83 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterGRAY4Bitmap.hpp + * + * Declares the touchgfx::PainterGRAY4Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERGRAY4BITMAP_HPP +#define TOUCHGFX_PAINTERGRAY4BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterGRAY4Bitmap will take the color for a given point in the shape from a bitmap. Please + * be aware, the the bitmap is used by the CanvasWidgetRendere (not Shape), so any + * rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterGRAY4Bitmap : public AbstractPainterGRAY4 +{ +public: + /** + * Initializes a new instance of the PainterGRAY4Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterGRAY4Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterGRAY4(), + bitmapGRAY4Pointer(0), bitmapAlphaPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapGRAY4Pointer; ///< Pointer to the bitmap (GRAY4) + const uint8_t* bitmapAlphaPointer; ///< Pointer to the bitmap alpha data for GRAY4 + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERGRAY4BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565.hpp new file mode 100644 index 0000000..48fa375 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565.hpp @@ -0,0 +1,76 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGB565.hpp + * + * Declares the touchgfx::PainterRGB565 class. + */ +#ifndef TOUCHGFX_PAINTERRGB565_HPP +#define TOUCHGFX_PAINTERRGB565_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The PainterRGB565 class allows a shape to be filled with a given color and alpha + * value. This allows transparent, anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterRGB565 : public AbstractPainterRGB565 +{ +public: + /** + * Initializes a new instance of the PainterRGB565 class. + * + * @param color (Optional) the color, default is black. + */ + PainterRGB565(colortype color = 0) + : AbstractPainterRGB565(), painterColor(0) + { + setColor(color); + } + + /** + * Sets color and alpha to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The color +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGB565_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565Bitmap.hpp new file mode 100644 index 0000000..70ba78a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565Bitmap.hpp @@ -0,0 +1,99 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGB565Bitmap.hpp + * + * Declares the touchgfx::PainterRGB565Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERRGB565BITMAP_HPP +#define TOUCHGFX_PAINTERRGB565BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterRGB565Bitmap will take the color for a given point in the shape from a bitmap. Please + * be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so any + * rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterRGB565Bitmap : public AbstractPainterRGB565 +{ +public: + /** + * Initializes a new instance of the PainterRGB565Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterRGB565Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterRGB565(), + bitmapARGB8888Pointer(0), bitmapRGB565Pointer(0), bitmapAlphaPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** + * Instruct the painter to tile the bitmap specified. The bitmap will be tiled both horizontally + * and vertically. + * + * @param tiled True if tiled. + * + * @see setOffset + */ + virtual void setTiled(bool tiled); + + /** + * Sets an offset for the bitmap used. The x and y coordinates specifies how far the bitmap + * should be moved to the right and down. This works for tiled bitmaps and non-tiled bitmaps. + * + * @param x The x coordinate. + * @param y The y coordinate. + * + * @see setTiled + */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint32_t* bitmapARGB8888Pointer; ///< Pointer to the bitmap (ARGB8888) + const uint16_t* bitmapRGB565Pointer; ///< Pointer to the bitmap (RGB565) + const uint8_t* bitmapAlphaPointer; ///< Pointer to the bitmap alpha data for RGB565 + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGB565BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.hpp new file mode 100644 index 0000000..c44da3b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGB565L8Bitmap.hpp + * + * Declares the touchgfx::PainterRGB565L8Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERRGB565L8BITMAP_HPP +#define TOUCHGFX_PAINTERRGB565L8BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterRGB565L8Bitmap will take the color for a given point in the shape from a + * bitmap. Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not + * Shape), so any rotation you might specify for a Canvas Widget (e.g. Shape) is not + * applied to the bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterRGB565L8Bitmap : public AbstractPainterRGB565 +{ +public: + /** + * Initializes a new instance of the PainterRGB565L8Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterRGB565L8Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterRGB565(), + bitmapPointer(0), bitmapExtraPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapPointer; ///< Pointer to the bitmap (L8) + const uint8_t* bitmapExtraPointer; ///< Pointer to the bitmap alpha data for RGB565 / CLUT for L8 + Bitmap::ClutFormat l8format; ///< The L8 format + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGB565L8BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp new file mode 100644 index 0000000..6c8acf4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888.hpp @@ -0,0 +1,81 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGB888.hpp + * + * Declares the touchgfx::PainterRGB888 class. + */ +#ifndef TOUCHGFX_PAINTERRGB888_HPP +#define TOUCHGFX_PAINTERRGB888_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterRGB888 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterRGB888 : public AbstractPainterRGB888 +{ +public: + /** + * Initializes a new instance of the PainterRGB888 class. + * + * @param color (Optional) the color, default is black. + */ + PainterRGB888(colortype color = 0) + : AbstractPainterRGB888(), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return Color::getColorFrom24BitRGB(painterRed, painterGreen, painterBlue); + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + uint8_t painterRed; ///< The red part of the color + uint8_t painterGreen; ///< The green part of the color + uint8_t painterBlue; ///< The blue part of the color +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGB888_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888Bitmap.hpp new file mode 100644 index 0000000..fd0cb0d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888Bitmap.hpp @@ -0,0 +1,83 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGB888Bitmap.hpp + * + * Declares the touchgfx::PainterRGB888Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERRGB888BITMAP_HPP +#define TOUCHGFX_PAINTERRGB888BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterRGB888Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterRGB888Bitmap : public AbstractPainterRGB888 +{ +public: + /** + * Initializes a new instance of the PainterRGB888Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterRGB888Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterRGB888(), + bitmapARGB8888Pointer(0), bitmapRGB888Pointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint32_t* bitmapARGB8888Pointer; ///< Pointer to the bitmap (ARGB8888) + const uint8_t* bitmapRGB888Pointer; ///< Pointer to the bitmap (RGB888) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGB888BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.hpp new file mode 100644 index 0000000..c2a8c41 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGB888L8Bitmap.hpp + * + * Declares the touchgfx::PainterRGB888L8Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERRGB888L8BITMAP_HPP +#define TOUCHGFX_PAINTERRGB888L8BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterRGB888L8Bitmap will take the color for a given point in the shape from a + * bitmap. Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not + * Shape), so any rotation you might specify for a Canvas Widget (e.g. Shape) is not + * applied to the bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterRGB888L8Bitmap : public AbstractPainterRGB888 +{ +public: + /** + * Initializes a new instance of the PainterRGB888L8Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterRGB888L8Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterRGB888(), + bitmapPointer(0), bitmapExtraPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapPointer; ///< Pointer to the bitmap (L8) + const uint8_t* bitmapExtraPointer; ///< Pointer to the CLUT (L8) + Bitmap::ClutFormat l8format; ///< The L8 format + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGB888L8BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGBA2222.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGBA2222.hpp new file mode 100644 index 0000000..a2e971a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGBA2222.hpp @@ -0,0 +1,83 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGBA2222.hpp + * + * Declares the touchgfx::PainterRGBA2222 class. + */ +#ifndef TOUCHGFX_PAINTERRGBA2222_HPP +#define TOUCHGFX_PAINTERRGBA2222_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterRGBA2222 class allows a shape to be filled with a given color value. + * This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterRGBA2222 : public AbstractPainterRGBA2222 +{ +public: + /** + * Initializes a new instance of the PainterRGBA2222 class. + * + * @param color (Optional) the color, default is black. + */ + PainterRGBA2222(colortype color = 0) + : AbstractPainterRGBA2222(), painterColor(0), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The color + uint8_t painterRed; ///< The red part of the color, scaled up to [0..255] + uint8_t painterGreen; ///< The green part of the color, scaled up to [0..255] + uint8_t painterBlue; ///< The blue part of the color, scaled up to [0..255] +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGBA2222_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.hpp new file mode 100644 index 0000000..9121b6b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.hpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterRGBA2222Bitmap.hpp + * + * Declares the touchgfx::PainterRGBA2222Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERRGBA2222BITMAP_HPP +#define TOUCHGFX_PAINTERRGBA2222BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterRGBA2222Bitmap will take the color for a given point in the shape from a + * bitmap. Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not + * Shape), so any rotation you might specify for a Canvas Widget (e.g. Shape) is not + * applied to the bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterRGBA2222Bitmap : public AbstractPainterRGBA2222 +{ +public: + /** + * Initializes a new instance of the PainterRGBA2222Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterRGBA2222Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterRGBA2222(), + bitmapRGBA2222Pointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapRGBA2222Pointer; ///< Pointer to the bitmap (RGBA2222) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERRGBA2222BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888.hpp new file mode 100644 index 0000000..a108e99 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterXRGB8888.hpp + * + * Declares the touchgfx::PainterXRGB8888 class. + */ +#ifndef TOUCHGFX_PAINTERXRGB8888_HPP +#define TOUCHGFX_PAINTERXRGB8888_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * The PainterXRGB8888 class allows a shape to be filled with a given color + * value. This allows anti-aliased elements to be drawn. + * + * @see AbstractPainter + */ +class PainterXRGB8888 : public AbstractPainterARGB8888 +{ +public: + /** + * Initializes a new instance of the PainterXRGB8888 class. + * + * @param color (Optional) the color, default is black. + */ + PainterXRGB8888(colortype color = 0) + : AbstractPainterARGB8888(), painterRed(0), painterGreen(0), painterBlue(0) + { + setColor(color); + } + + /** + * Sets color to use when drawing the CanvasWidget. + * + * @param color The color. + */ + void setColor(colortype color) + { + painterColor = color; + painterRed = Color::getRed(color); + painterGreen = Color::getGreen(color); + painterBlue = Color::getBlue(color); + } + + /** + * Gets the current color. + * + * @return The color. + */ + + colortype getColor() const + { + return painterColor; + } + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha); + + colortype painterColor; ///< The painter color + uint8_t painterRed; ///< The red part of the color + uint8_t painterGreen; ///< The green part of the color + uint8_t painterBlue; ///< The blue part of the color +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERXRGB8888_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.hpp new file mode 100644 index 0000000..474342d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterXRGB8888Bitmap.hpp + * + * Declares the touchgfx::PainterXRGB8888Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERXRGB8888BITMAP_HPP +#define TOUCHGFX_PAINTERXRGB8888BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterXRGB8888Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterXRGB8888Bitmap : public AbstractPainterARGB8888 +{ +public: + /** + * Initializes a new instance of the PainterXRGB8888Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterXRGB8888Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterARGB8888(), + bitmapARGB8888Pointer(0), bitmapRGB888Pointer(0), bitmapRGB565Pointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint32_t* bitmapARGB8888Pointer; ///< Pointer to the bitmap (ARGB8888) + const uint8_t* bitmapRGB888Pointer; ///< Pointer to the bitmap (RGB888) + const uint16_t* bitmapRGB565Pointer; ///< Pointer to the bitmap (RGB565) + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERXRGB8888BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.hpp new file mode 100644 index 0000000..fb1304f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.hpp @@ -0,0 +1,84 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.hpp + * + * Declares the touchgfx::PainterXRGB8888L8Bitmap class. + */ +#ifndef TOUCHGFX_PAINTERXRGB8888L8BITMAP_HPP +#define TOUCHGFX_PAINTERXRGB8888L8BITMAP_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * PainterXRGB8888L8Bitmap will take the color for a given point in the shape from a bitmap. + * Please be aware, the the bitmap is used by the CanvasWidgetRenderer (not Shape), so + * any rotation you might specify for a Canvas Widget (e.g. Shape) is not applied to the + * bitmap as CWR is not aware of this rotation. + * + * @see AbstractPainter + */ +class PainterXRGB8888L8Bitmap : public AbstractPainterARGB8888 +{ +public: + /** + * Initializes a new instance of the PainterXRGB8888L8Bitmap class. + * + * @param bmp (Optional) The bitmap, default is #BITMAP_INVALID. + */ + PainterXRGB8888L8Bitmap(const Bitmap& bmp = Bitmap(BITMAP_INVALID)) + : AbstractPainterARGB8888(), + bitmapPointer(0), bitmapExtraPointer(0), + bitmap(), bitmapRectToFrameBuffer(), + xOffset(0), yOffset(0), isTiled(false) + { + setBitmap(bmp); + } + + /** + * Sets a bitmap to be used when drawing the CanvasWidget. + * + * @param bmp The bitmap. + */ + void setBitmap(const Bitmap& bmp); + + /** @copydoc PainterRGB565Bitmap::setTiled() */ + virtual void setTiled(bool tiled); + + /** @copydoc PainterRGB565Bitmap::setOffset() */ + virtual void setOffset(int16_t x, int16_t y); + + virtual void render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers); + +protected: + virtual bool renderInit(); + + const uint8_t* bitmapPointer; ///< Pointer to the bitmap (L8) + const uint8_t* bitmapExtraPointer; ///< Pointer to the CLUT (L8) + Bitmap::ClutFormat l8format; ///< The L8 format + + Bitmap bitmap; ///< The bitmap to be used when painting + Rect bitmapRectToFrameBuffer; ///< Bitmap rectangle translated to framebuffer coordinates + + int16_t xOffset; ///< The x offset of the bitmap + int16_t yOffset; ///< The y offset of the bitmap + bool isTiled; ///< True if bitmap should be tiled, false if not +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_PAINTERXRGB8888L8BITMAP_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp new file mode 100644 index 0000000..bfccff5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/canvas/Shape.hpp @@ -0,0 +1,105 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/canvas/Shape.hpp + * + * Declares the touchgfx::Shape class. + */ +#ifndef TOUCHGFX_SHAPE_HPP +#define TOUCHGFX_SHAPE_HPP + +#include +#include +#include + +namespace touchgfx +{ +/** + * Simple widget capable of drawing a fully filled shape. The shape can be scaled and rotated. + * The Shape class allows the user to draw any shape and allows the defined shape to be + * scaled, rotated and moved freely. Example uses could be the hands of a clock. + * + * @see AbstractShape + */ +template +class Shape : public AbstractShape +{ +public: + virtual int getNumPoints() const + { + return POINTS; + } + + virtual void setCorner(int i, CWRUtil::Q5 x, CWRUtil::Q5 y) + { + if (i >= 0 && i < POINTS) + { + xCorner[i] = x, yCorner[i] = y; + } + } + + virtual CWRUtil::Q5 getCornerX(int i) const + { + if (i >= 0 && i < POINTS) + { + return xCorner[i]; + } + return CWRUtil::toQ5(0); + } + + virtual CWRUtil::Q5 getCornerY(int i) const + { + if (i >= 0 && i < POINTS) + { + return yCorner[i]; + } + return CWRUtil::toQ5(0); + } + +protected: + virtual void setCache(int i, CWRUtil::Q5 x, CWRUtil::Q5 y) + { + if (i >= 0 && i < POINTS) + { + xCache[i] = x, yCache[i] = y; + } + } + + virtual CWRUtil::Q5 getCacheX(int i) const + { + if (i >= 0 && i < POINTS) + { + return xCache[i]; + } + return CWRUtil::toQ5(0); + } + + virtual CWRUtil::Q5 getCacheY(int i) const + { + if (i >= 0 && i < POINTS) + { + return yCache[i]; + } + return CWRUtil::toQ5(0); + } + +private: + CWRUtil::Q5 xCorner[POINTS]; + CWRUtil::Q5 yCorner[POINTS]; + CWRUtil::Q5 xCache[POINTS]; + CWRUtil::Q5 yCache[POINTS]; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_SHAPE_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/AbstractDataGraph.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/AbstractDataGraph.hpp new file mode 100644 index 0000000..bbd180d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/AbstractDataGraph.hpp @@ -0,0 +1,1890 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/AbstractDataGraph.hpp + * + * Declares classes touchgfx::AbstractDataGraph, touchgfx::AbstractDataGraphWithY and touchgfx::AbstractDataGraphWithXY + */ +#ifndef TOUCHGFX_ABSTRACTDATAGRAPH_HPP +#define TOUCHGFX_ABSTRACTDATAGRAPH_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +class AbstractGraphElement; +class AbstractGraphDecoration; + +/** + * An abstract data graph. This class is the base for other graphs. For specific graphs, please + * refer to those implementation, e.g. GraphScroll, GraphWrapAndClear, GraphWrapAndOverwrite and + * StaticGraph. + */ +class AbstractDataGraph : public Container +{ +public: + /** + * An object of this type is passed with each callback that is sent when the graph is + * clicked. The object contains the data index that was pressed and the details of the click + * event, e.g. PRESSED, RELEASED and screen coordinates. + */ + class GraphClickEvent + { + public: + /** + * Initializes a new instance of the GraphClickEvent class. + * + * @param i The index of the item clicked. + * @param event The ClickEvent that caused the callback to be executed. + * + * @see setClickAction + */ + GraphClickEvent(int16_t i, const ClickEvent& event) + : index(i), clickEvent(event) + { + } + int16_t index; ///< The index of the item clicked. + const ClickEvent& clickEvent; ///< The ClickEvent that caused the callback to be executed. + }; + + /** + * An object of this type is passed with each callback that is sent when the graph is + * dragged. The object contains the data index that was pressed and the details of the drag + * event, e.g. old and new screen coordinates. + */ + class GraphDragEvent + { + public: + /** + * Initializes a new instance of the GraphDragEvent class. + * + * @param i The index of the item where the drag has ended. + * @param event The DragEvent that caused the callback to be executed. + * + * @see setDragAction + */ + GraphDragEvent(int16_t i, const DragEvent& event) + : index(i), dragEvent(event) + { + } + int16_t index; ///< The index of the item where the drag has ended. + const DragEvent& dragEvent; ///< The DragEvent that caused the callback to be executed. + }; + + /** + * Initializes a new instance of the AbstractDataGraph class. + * + * @param capacity The capacity, i.e. the number of points in the graph. + */ + AbstractDataGraph(int16_t capacity); + + /** + * Sets a scaling factor to be multiplied on each X value added. Since the graph only stores + * integer values internally, it is possible to set a scale to e.g. 1000 and make the graph + * work as if there are three digits of precision. The addDataPoint() will multiply the x + * argument with the scaling factor and store this value. Please note the addDataPointScaled, + * which allows adding a value that is assumed to have already been multiplied by the + * scaling factor. Other functions exist in a "scaled" version where the arguments are + * assumed to already be scaled. + * + * By setting the scale to 1 it is possible to simply use integer values for the graph. + * + * @param scale The scaling factor. + * @param updateData (Optional) True to update all existing x value. + * + * @see getScaleX, setScaleY, getScaleY + */ + virtual void setScaleX(int scale, bool updateData = false) + { + assert(scale != 0); + xScale = scale; + } + + /** + * Gets the scaling factor previously set using setScaleX(). + * + * @return The scaling factor. + * + * @see setScaleX, setScaleY, getScaleY + */ + virtual int getScaleX() const + { + return xScale; + } + + /** + * Sets a scaling factor to be multiplied on each Y value added. Since the graph only stores + * integer values internally, it is possible to set a scale to e.g. 1000 and make the graph + * work as if there are three digits of precision. The addDataPoint() will multiply the y + * argument with the scaling factor and store this value. Please note the addDataPointScaled, + * which allows adding a value that is assumed to have already been multiplied by the + * scaling factor. Other functions exist in a "scaled" version where the arguments are + * assumed to already be scaled. + * + * By setting the scale to 1 it is possible to simply use integer values for the graph. + * + * @param scale The scaling factor. + * @param updateData (Optional) True to update all existing y value. + * + * @see getScaleY, setScaleX, getScaleX + */ + virtual void setScaleY(int scale, bool updateData = false) + { + assert(scale != 0); + yScale = scale; + } + + /** + * Gets the scaling factor previously set using setScaleY(). + * + * @return The scaling factor. + * + * @see setScaleY, setScaleX, getScaleX + */ + virtual int getScaleY() const + { + return yScale; + } + + /** + * @copydoc Image::setAlpha() + * + * @note All graph elements have to take this alpha into consideration. + */ + virtual void setAlpha(uint8_t newAlpha) + { + alpha = newAlpha; + } + + /** @copydoc Image::getAlpha() */ + FORCE_INLINE_FUNCTION uint8_t getAlpha() const + { + return alpha; + } + + virtual void setWidth(int16_t width); + + virtual void setHeight(int16_t height); + + /** + * Sets graph position inside the widget by reserving a margin around the graph. These areas + * to the left, the right, above and below are used for drawing optional axis and titles. + * + * @param top The top margin in pixels. + * @param left The left margin in pixels. + * @param right The right margin in pixels. + * @param bottom The bottom margin in pixels. + * + * @see GraphLabelsX, GraphLabelsY, GraphTitle, getGraphAreaMarginTop, getGraphAreaMarginLeft, + * getGraphAreaMarginRight, getGraphAreaMarginBottom, setGraphAreaPadding + * + * @note The graph is automatically invalidated when the graph margins are changed. + */ + void setGraphAreaMargin(int16_t top, int16_t left, int16_t right, int16_t bottom); + + /** + * Gets graph margin top. + * + * @return The graph margin top. + * + * @see setGraphAreaMargin + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaMarginTop() const + { + return topArea.getHeight(); + } + + /** + * Gets graph margin left. + * + * @return The graph margin left. + * + * @see setGraphAreaMargin + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaMarginLeft() const + { + return leftArea.getWidth(); + } + + /** + * Gets graph margin right. + * + * @return The graph margin right. + * + * @see setGraphAreaMargin + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaMarginRight() const + { + return rightArea.getWidth(); + } + + /** + * Gets graph margin bottom. + * + * @return The graph margin bottom. + * + * @see setGraphAreaMargin + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaMarginBottom() const + { + return bottomArea.getHeight(); + } + + /** + * Adds padding around the graph that will not be drawn in (apart from dots, boxes, lines + * etc. that extend around the actual data point). The set padding will also work to make a + * gap between the graph and any labels that might have been added to the graph. To reserve + * an area that the graph will not be drawn in, use setGraphAreaMargin. + * + * @param top The top padding in pixels. + * @param left The left padding in pixels. + * @param right The right padding in pixels. + * @param bottom The bottom padding in pixels. + * + * @see setGraphAreaMargin, getGraphAreaPaddingTop, getGraphAreaPaddingLeft, + * getGraphAreaPaddingRight, getGraphAreaPaddingBottom + * + * @note The graph is automatically invalidated when the margins are set. + */ + void setGraphAreaPadding(int16_t top, int16_t left, int16_t right, int16_t bottom); + + /** + * Gets graph area padding top. + * + * @return The graph area padding top. + * + * @see setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaPaddingTop() const + { + return topPadding; + } + + /** + * Gets graph area padding left. + * + * @return The graph area padding left. + * + * @see setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaPaddingLeft() const + { + return leftPadding; + } + + /** + * Gets graph area padding right. + * + * @return The graph area padding right. + * + * @see setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaPaddingRight() const + { + return rightPadding; + } + + /** + * Gets graph area padding bottom. + * + * @return The graph area padding bottom. + * + * @see setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaPaddingBottom() const + { + return bottomPadding; + } + + /** + * Gets graph area width. This is the width of the actual graph area and is the same as the + * width of the graph widget minus margin and padding. + * + * @return The graph area width. + * + * @see setGraphAreaMargin, setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaWidth() const + { + return graphArea.getWidth() - (leftPadding + rightPadding); + } + + /** + * Gets graph area width including padding (but not margin). This is the width of the actual + * graph area and is the same as the width of the graph widget minus margin. + * + * @return The graph width including graph padding. + * + * @see setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaWidthIncludingPadding() const + { + return graphArea.getWidth(); + } + + /** + * Gets graph area height. This is the height of the actual graph area and is the same as + * the height of the graph widget minus margin and padding. + * + * @return The graph area height. + * + * @see setGraphAreaMargin, setGraphAreaPadding + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaHeight() const + { + return graphArea.getHeight() - (topPadding + bottomPadding); + } + + /** + * Gets graph area height including padding (but not margin). This is the height of the + * actual graph area and is the same as the height of the graph widget minus margin. + * + * @return The graph area height including graph padding. + * + * @see setGraphAreaMargin + */ + FORCE_INLINE_FUNCTION int16_t getGraphAreaHeightIncludingPadding() const + { + return graphArea.getHeight(); + } + + /** + * Sets minimum and maximum x and y coordinate ranges for the graph. This can be used to + * zoom in or out and only show parts of the graph. The range given is scaled. + * + * @param xMin The minimum x value. + * @param xMax The maximum x value. + * @param yMin The minimum y value. + * @param yMax The maximum y value. + * + * @see setScaleX, setScaleY, setGraphRangeX, setGraphRangeY, setGraphRangeXAuto, + * setGraphRangeYAuto, setGraphRangeScaled + */ + FORCE_INLINE_FUNCTION void setGraphRange(int xMin, int xMax, int yMin, int yMax) + { + setGraphRangeX(xMin, xMax); + setGraphRangeY(yMin, yMax); + } + + /** + * @copydoc AbstractDataGraph::setGraphRange(int, int, int, int) + */ + FORCE_INLINE_FUNCTION void setGraphRange(int xMin, int xMax, float yMin, float yMax) + { + setGraphRangeX(xMin, xMax); + setGraphRangeY(yMin, yMax); + } + + /** + * @copydoc AbstractDataGraph::setGraphRange(int, int, int, int) + */ + FORCE_INLINE_FUNCTION void setGraphRange(float xMin, float xMax, int yMin, int yMax) + { + setGraphRangeX(xMin, xMax); + setGraphRangeY(yMin, yMax); + } + + /** + * @copydoc AbstractDataGraph::setGraphRange(int, int, int, int) + */ + FORCE_INLINE_FUNCTION void setGraphRange(float xMin, float xMax, float yMin, float yMax) + { + setGraphRangeX(xMin, xMax); + setGraphRangeY(yMin, yMax); + } + + /** + * Same as setGraphRange(int, int, int, int) except the passed arguments are assumed scaled. + * This means that if the scale is 1000, a value of 1 is interpreted as 0.001 (i.e. 1/1000). + * + * @param xMin The minimum x value. + * @param xMax The maximum x value. + * @param yMin The minimum y value. + * @param yMax The maximum y value. + * + * @see setGraphRange + */ + FORCE_INLINE_FUNCTION void setGraphRangeScaled(int xMin, int xMax, int yMin, int yMax) + { + setGraphRangeXScaled(xMin, xMax); + setGraphRangeYScaled(yMin, yMax); + } + + /** + * Sets minimum and maximum x coordinates for the graph. This can be used to zoom in or out + * and only show parts of the graph. + * + * @param min The minimum x value. + * @param max The maximum x value. + * + * @note The graph as well as the area above and below are automatically redrawn (invalidated). + */ + virtual void setGraphRangeX(int min, int max) + { + setGraphRangeXScaled(int2scaledX(min), int2scaledX(max)); + } + + /** @copydoc AbstractDataGraph::setGraphRangeX(int, int) */ + virtual void setGraphRangeX(float min, float max) + { + setGraphRangeXScaled(float2scaledX(min), float2scaledX(max)); + } + + /** + * @copydoc AbstractDataGraph::setGraphRangeX(int, int) + * + * @see setGraphRangeX + * + * @note The arguments are assumed scaled. This means that if the scale is 1000, a value of 1 + * is interpreted as 0.001 (i.e. 1/1000). + */ + virtual void setGraphRangeXScaled(int min, int max); + + /** + * Automatically adjust min and max x coordinate to show entire graph. It is possible to + * ensure that the y axis (i.e. x=0) is included in the new range. If the graph range is + * changed as a consequence of calling this function, the graph is automatically redrawn + * (invalidated). + * + * @param showYaxis (Optional) True to ensure that the y axis is visible (default is true). + * @param margin (Optional) The margin to add above/below the max/min x value (default is + * no margin). + * + * @see setGraphRangeXAuto, setGraphRangeXAutoScaled, setGraphRangeYAuto, + * setGraphRangeYAutoScaled + * + * @note This takes the currently visible y coordinate range into account. + * @note If data in the graph is changed, added or deleted, the graph range is not + * automatically recalculated. Call this function again to achieve this functionality. + */ + virtual void setGraphRangeXAuto(bool showYaxis = true, int margin = 0) + { + setGraphRangeXAutoScaled(showYaxis, int2scaledX(margin)); + } + + /** @copydoc AbstractDataGraph::setGraphRangeXAuto(bool, int) */ + virtual void setGraphRangeXAuto(bool showYaxis, float margin) + { + setGraphRangeXAutoScaled(showYaxis, float2scaledX(margin)); + } + + /** + * @copydoc AbstractDataGraph::setGraphRangeXAuto(bool, int) + * + * @note The arguments are assumed scaled. This means that if the scale is 1000, a value of 1 + * is interpreted as 0.001 (i.e. 1/1000). + */ + virtual void setGraphRangeXAutoScaled(bool showYaxis, int margin) = 0; + + /** + * Sets minimum and maximum y coordinates for the graph. This can be used to zoom in or out + * and only show parts of the graph. + * + * @param min The minimum y value. + * @param max The maximum y value. + * + * @note The graph as well as the area to the left and to the right of the graph are + * automatically redrawn (invalidated) + */ + virtual void setGraphRangeY(int min, int max) + { + setGraphRangeYScaled(int2scaledY(min), int2scaledY(max)); + } + + /** + * @copydoc AbstractDataGraph::setGraphRangeY(int, int) + */ + virtual void setGraphRangeY(float min, float max) + { + setGraphRangeYScaled(float2scaledY(min), float2scaledY(max)); + } + + /** + * Same as setGraphRangeY(int, int) except the passed arguments are assumed scaled. + * + * @param min The minimum y value. + * @param max The maximum y value. + * + * @see setGraphRangeY + */ + virtual void setGraphRangeYScaled(int min, int max); + + /** + * Automatic adjust min and max y coordinate to show entire graph. It is possible to ensure + * that the x axis (i.e. y=0) is included in the new range. If the graph range is changed, + * the graph is automatically redrawn (invalidated). + * + * @param showXaxis True to ensure that the x axis is visible (default is true). + * @param margin The margin to add above/below the max/min y value (default is no margin). + * + * @note This takes the current visible x coordinate range into account. + */ + virtual void setGraphRangeYAutoScaled(bool showXaxis, int margin) = 0; + + /** @copydoc AbstractDataGraph::setGraphRangeYAutoScaled(bool, int) */ + virtual void setGraphRangeYAuto(bool showXaxis = true, int margin = 0) + { + setGraphRangeYAutoScaled(showXaxis, int2scaledY(margin)); + } + + /** @copydoc AbstractDataGraph::setGraphRangeYAutoScaled(bool, int) */ + virtual void setGraphRangeYAuto(bool showXaxis, float margin) + { + setGraphRangeYAutoScaled(showXaxis, float2scaledY(margin)); + } + + /** + * Gets minimum x value for the graph. + * + * @return The minimum x value. + */ + virtual int getGraphRangeXMinAsInt() const + { + return scaled2intX(graphRangeMinX); + } + + /** + * Gets minimum x value for the graph. + * + * @return The minimum x value. + */ + virtual float getGraphRangeXMinAsFloat() const + { + return scaled2floatX(graphRangeMinX); + } + + /** + * @copydoc AbstractDataGraph::getGraphRangeXMinAsInt() + * + * @return The graph range x coordinate minimum scaled. + * + * @see AbstractDataGraph::getGraphRangeXMinAsInt, AbstractDataGraph::getGraphRangeXMinAsFloat + * + * @note The returned value is left scaled. + */ + virtual int getGraphRangeXMinScaled() const + { + return graphRangeMinX; + } + + /** + * Gets maximum x value for the graph. + * + * @return The maximum x value. + */ + virtual int getGraphRangeXMaxAsInt() const + { + return scaled2intX(graphRangeMaxX); + } + + /** + * Gets maximum x value for the graph. + * + * @return The maximum x value. + */ + virtual float getGraphRangeXMaxAsFloat() const + { + return scaled2floatX(graphRangeMaxX); + } + + /** + * @copydoc AbstractDataGraph::getGraphRangeXMaxAsInt() + * + * @return The graph range x coordinate maximum scaled. + * + * @see AbstractDataGraph::getGraphRangeXMaxAsInt, AbstractDataGraph::getGraphRangeXMaxAsFloat + * + * @note The returned value is left scaled. + */ + virtual int getGraphRangeXMaxScaled() const + { + return graphRangeMaxX; + } + + /** + * Gets minimum y value for the graph. + * + * @return The minimum y value. + */ + virtual int getGraphRangeYMinAsInt() const + { + return scaled2intY(graphRangeMinY); + } + + /** + * Gets minimum y value for the graph. + * + * @return The minimum y value. + */ + virtual float getGraphRangeYMinAsFloat() const + { + return scaled2floatY(graphRangeMinY); + } + + /** + * @copydoc AbstractDataGraph::getGraphRangeYMinAsInt() + * + * @see AbstractDataGraph::getGraphRangeYMinAsInt, AbstractDataGraph::getGraphRangeYMinAsFloat + * + * @note The returned value is left scaled. + */ + virtual int getGraphRangeYMinScaled() const + { + return graphRangeMinY; + } + + /** + * Gets maximum y value for the graph. + * + * @return The maximum y value. + */ + virtual int getGraphRangeYMaxAsInt() const + { + return scaled2intY(graphRangeMaxY); + } + + /** + * Gets maximum y value for the graph. + * + * @return The maximum y value. + */ + virtual float getGraphRangeYMaxAsFloat() const + { + return scaled2floatY(graphRangeMaxY); + } + + /** + * @copydoc AbstractDataGraph::getGraphRangeYMaxAsInt() + * + * @see AbstractDataGraph::getGraphRangeYMaxAsInt, AbstractDataGraph::getGraphRangeYMaxAsFloat + * + * @note The returned value is left scaled. + */ + virtual int getGraphRangeYMaxScaled() const + { + return graphRangeMaxY; + } + + /** + * Clears the graph to its blank/initial state. The graph is invalidated so that the empty + * graph will be drawn after a call to clear. + */ + virtual void clear(); + + /** + * Makes gap before the specified index. This can be used to split a graph in two, but for + * some graph types, e.g. histograms, this has no effect. Only one gap can be specified at a + * time. Specifying a new gap automatically removes the previous gap. + * + * @param index Zero-based index where the gap should be placed. + */ + FORCE_INLINE_FUNCTION void setGapBeforeIndex(int16_t index) + { + gapBeforeIndex = index; + } + + /** + * Gets gap before index as set using setGapBeforeIndex(). + * + * @return The gap before index. + * + * @see setGapBeforeIndex + */ + FORCE_INLINE_FUNCTION int16_t getGapBeforeIndex() const + { + return gapBeforeIndex; + } + + /** + * Adds a graph element which will display the graph. Several graph elements can be added. + * Examples of graph elements are lines, dots, histograms as well as horizontal and vertical + * grid lines. + * + * @param [in] d an AbstractGraphElement to add. + * + * @see GraphElementGridX, GraphElementGridY, GraphElementArea, GraphElementBoxes, + * GraphElementDiamonds, GraphElementDots, GraphElementHistogram, GraphElementLine, + */ + void addGraphElement(AbstractGraphElement& d); + + /** + * Adds an element to be shown in the area above the graph. Labels and titles can be added + * here. + * + * @param [in] d an AbstractGraphElement to add. + * + * @see GraphLabelsX, GraphTitle + */ + void addTopElement(AbstractGraphDecoration& d); + + /** + * Adds an element to be shown in the area to the left of the graph. Labels and titles can + * be added here. + * + * @param [in] d an AbstractGraphElement to add. + * + * @see GraphLabelsY, GraphTitle + */ + void addLeftElement(AbstractGraphDecoration& d); + + /** + * Adds an element to be shown in the area to the right of the graph. Labels and titles can + * be added here. + * + * @param [in] d an AbstractGraphElement to add. + * + * @see GraphLabelsY, GraphTitle + */ + void addRightElement(AbstractGraphDecoration& d); + + /** + * Adds an element to be shown in the area below the graph. Labels and titles can be added + * here. + * + * @param [in] d an AbstractGraphElement to add. + * + * @see GraphLabelsX, GraphTitle + */ + void addBottomElement(AbstractGraphDecoration& d); + + /** + * Gets the number of point used by the graph. + * + * @return The number of point used by the graph. + */ + FORCE_INLINE_FUNCTION int16_t getUsedCapacity() const + { + return usedCapacity; + } + + /** + * Gets the capacity (max number of points) of the graph. + * + * @return The capacity. + */ + FORCE_INLINE_FUNCTION int16_t getMaxCapacity() const + { + return maxCapacity; + } + + /** + * Gets graph index nearest to the given screen position. The distance to each point on the + * graph is measured and the index of the point closest to the given position handed back. + * + * @param x The x value. + * @param y The y value. + * @param [out] index Zero-based index of the point closest to the given position. + * + * @return True if it succeeds, false if it fails. + * + * @see getNearestIndexForScreenX + */ + virtual bool getNearestIndexForScreenXY(int16_t x, int16_t y, int16_t& index); + + /** + * Gets graph index nearest to the given screen x value. The index of the graph point + * closest to the given x coordinate is handed back. + * + * @param x The x value. + * @param [out] index Zero-based index of the. + * + * @return True if it succeeds, false if it fails. + * + * @see getNearestIndexForScreenXY + */ + virtual bool getNearestIndexForScreenX(int16_t x, int16_t& index) const; + + /** + * Get the screen x coordinate for the given graph point index. + * + * @param index Zero-based index of the point. + * + * @return The screen x value. + */ + FORCE_INLINE_FUNCTION int16_t indexToScreenX(int16_t index) const + { + return indexToScreenXQ5(index).round(); + } + + /** + * Get the screen y coordinate for the given graph point index. + * + * @param index Zero-based index of the point. + * + * @return The screen x value. + */ + FORCE_INLINE_FUNCTION int16_t indexToScreenY(int16_t index) const + { + return indexToScreenYQ5(index).round(); + } + + /** + * Gets data point x coordinate as int. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point x coordinate as int. + * + * @see indexToDataPointXAsFloat, indexToDataPointXScaled, indexToDataPointYAsInt, indexToDataPoint + */ + FORCE_INLINE_FUNCTION int indexToDataPointXAsInt(int16_t index) const + { + return scaled2intX(indexToDataPointXScaled(index)); + } + + /** + * Gets data point x coordinate as float. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point x coordinate as float. + * + * @see indexToDataPointXAsInt, indexToDataPointXScaled, indexToDataPointYAsFloat, indexToDataPoint + */ + FORCE_INLINE_FUNCTION float indexToDataPointXAsFloat(int16_t index) const + { + return scaled2floatX(indexToDataPointXScaled(index)); + } + + /** + * Gets data point x coordinate scaled. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point x coordinate scaled. + * + * @see indexToDataPointXAsInt, indexToDataPointXAsFloat, indexToDataPointYScaled, indexToDataPoint, + * indexToDataPointScaled + */ + virtual int indexToDataPointXScaled(int16_t index) const = 0; + + /** + * Gets data point y coordinate as int. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point y coordinate as int. + * + * @see indexToDataPointYAsFloat, indexToDataPointYScaled, indexToDataPointXAsInt, indexToDataPoint + */ + FORCE_INLINE_FUNCTION int indexToDataPointYAsInt(int16_t index) const + { + return scaled2intY(indexToDataPointYScaled(index)); + } + + /** + * Gets data point y coordinate as float. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point y coordinate as float. + * + * @see indexToDataPointYAsInt, indexToDataPointYScaled, indexToDataPointXAsFloat, indexToDataPoint + */ + FORCE_INLINE_FUNCTION float indexToDataPointYAsFloat(int16_t index) const + { + return scaled2floatY(indexToDataPointYScaled(index)); + } + + /** + * Gets data point y coordinate scaled. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point y coordinate scaled. + * + * @see indexToDataPointYAsInt, indexToDataPointYAsFloat, indexToDataPointXScaled, indexToDataPoint, + * indexToDataPointScaled + */ + virtual int indexToDataPointYScaled(int16_t index) const = 0; + + /** + * Gets data point as integer values. + * + * @param index Zero-based index of the values to fetch. + * @param [out] xvalue The x value. + * @param [out] yvalue The y value. + * + * @see indexToDataPointXAsInt, indexToDataPointYAsInt, indexToDataPointScaled + */ + FORCE_INLINE_FUNCTION void indexToDataPoint(int16_t index, int& xvalue, int& yvalue) const + { + xvalue = indexToDataPointXAsInt(index); + yvalue = indexToDataPointYAsInt(index); + } + + /** + * Gets data point as floating point values. + * + * @param index Zero-based index of the values to fetch. + * @param [out] xvalue The x value. + * @param [out] yvalue The y value. + * + * @see indexToDataPointXAsFloat, indexToDataPointYAsFloat, indexToDataPointScaled + */ + FORCE_INLINE_FUNCTION void indexToDataPoint(int16_t index, float& xvalue, float& yvalue) const + { + xvalue = indexToDataPointXAsFloat(index); + yvalue = indexToDataPointYAsFloat(index); + } + + /** + * Gets data point as raw (scaled) values. + * + * @param index Zero-based index of the values to fetch. + * @param [out] xvalue The x value. + * @param [out] yvalue The y value. + */ + FORCE_INLINE_FUNCTION void indexToDataPointScaled(int16_t index, int& xvalue, int& yvalue) const + { + xvalue = indexToDataPointXScaled(index); + yvalue = indexToDataPointYScaled(index); + } + + /** + * Sets an action to be executed when the graph is clicked. + * + * @param callback The callback. + * + * @see GraphClickEvent + */ + FORCE_INLINE_FUNCTION void setClickAction(GenericCallback& callback) + { + clickAction = &callback; + } + + /** + * Sets an action to be executed when the graph is dragged. + * + * @param callback The callback. + * + * @see GraphDragEvent + */ + FORCE_INLINE_FUNCTION void setDragAction(GenericCallback& callback) + { + dragAction = &callback; + } + + virtual void handleClickEvent(const ClickEvent& event); + + virtual void handleDragEvent(const DragEvent& event); + + /** + * Multiply an integer value with a constant. + * + * @param i the value to scale. + * @param scale The scale. + * + * @return The product of the two numbers. + */ + FORCE_INLINE_FUNCTION static int int2scaled(int i, int scale) + { + return i * scale; + } + + /** + * Same as int2scaled(int, int) using the graph's x scale. + * + * @param i The integer value to scale. + * + * @return The scaled integer. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION int int2scaledX(int i) const + { + return int2scaled(i, xScale); + } + + /** + * Same as int2scaled(int, int) using the graph's y scale. + * + * @param i The integer value to scale. + * + * @return The scaled integer. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION int int2scaledY(int i) const + { + return int2scaled(i, yScale); + } + + /** + * Multiply a floating point value with a constant and round the result. + * + * @param f the value to scale. + * @param scale The scale. + * + * @return The product of the two numbers, rounded to nearest integer value. + */ + FORCE_INLINE_FUNCTION static int float2scaled(float f, int scale) + { + const float fs = f * scale; + if (fs >= 0) + { + return int(fs + 0.5f); + } + return (int(fs) - 1) + int(1.5f + (fs - int(fs))); + } + + /** + * Same as float2scaled(float, int) using the graph's x scale. + * + * @param f The floating point value to scale. + * + * @return The scaled value. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION int float2scaledX(float f) const + { + return float2scaled(f, xScale); + } + + /** + * Same as float2scaled(float, int) using the graph's y scale. + * + * @param f The floating point value to scale. + * + * @return The scaled value. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION int float2scaledY(float f) const + { + return float2scaled(f, yScale); + } + + /** + * Divide an integer with a constant and round the result. + * + * @param i The number to divide. + * @param scale The divisor (scale). + * + * @return The number divided by the scale, rounded to nearest integer. + */ + FORCE_INLINE_FUNCTION static int scaled2int(int i, int scale) + { + if (i >= 0) + { + return ((i * 2 + scale) / scale) / 2; + } + return -(((-i * 2 + scale - 1) / scale) / 2); + } + + /** + * Same as scaled2int(int, int) using the graph's x scale. + * + * @param i The scaled value to convert to an integer. + * + * @return The unscaled value. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION int scaled2intX(int i) const + { + return scaled2int(i, xScale); + } + + /** + * Same as scaled2int(int, int) using the graph's y scale. + * + * @param i The scaled value to convert to an integer. + * + * @return The unscaled value. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION int scaled2intY(int i) const + { + return scaled2int(i, yScale); + } + + /** + * Divide a floating point number with a constant. + * + * @param i The number to divide. + * @param scale The divisor (scale). + * + * @return The number divided by the scale. + */ + FORCE_INLINE_FUNCTION static float scaled2float(int i, int scale) + { + return (float)i / (float)scale; + } + + /** + * Same as scaled2float(int, int) using the graph's x scale. + * + * @param i The scaled value to convert to a floating point value. + * + * @return The unscaled value. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION float scaled2floatX(int i) const + { + return scaled2float(i, xScale); + } + + /** + * Same as scaled2float(int, int) using the graph's y scale. + * + * @param i The scaled value to convert to a floating point value. + * + * @return The unscaled value. + * + * @note For internal use. + */ + FORCE_INLINE_FUNCTION float scaled2floatY(int i) const + { + return scaled2float(i, yScale); + } + + /** + * Converts a value from one scale to another scale. This would convert eg. 21 in scale 10 to + * 210 in scale 100 or to 2 in scale 1. + * + * @param value The value to convert to another scale. + * @param oldScale The old (current) scale of the value. + * @param newScale The new scale that the value should be converted to. + * + * @return The given data converted to a new scale. + */ + static int convertToNewScale(int value, int oldScale, int newScale); + + /** Invalidate content. */ + virtual void invalidateContent() const + { + if (alpha > 0) + { + Container::invalidateContent(); + } + } + +protected: + uint8_t alpha; ///< The alpha of the entire graph + int xScale; ///< The data scale for the x values + int yScale; ///< The data scale for the y values + Container graphArea; ///< The graph area (the center area) + Container leftArea; ///< The area to the left of the graph + Container rightArea; ///< The area to the right of the graph + Container topArea; ///< The area above the graph + Container bottomArea; ///< The area below the graph + int16_t topPadding; ///< The graph area top padding + int16_t leftPadding; ///< The graph area left padding + int16_t rightPadding; ///< The graph area right padding + int16_t bottomPadding; ///< The graph area bottom padding + int16_t maxCapacity; ///< Maximum number of points in the graph + int16_t usedCapacity; ///< The number of used points in the graph + int16_t gapBeforeIndex; ///< The graph is disconnected (there is a gap) before this element index. + + GenericCallback* clickAction; ///< The callback to be executed when this Graph is clicked + GenericCallback* dragAction; ///< The callback to be executed when this Graph is dragged + + int graphRangeMinX; ///< The graph range minimum x coordinate + int graphRangeMaxX; ///< The graph range maximum x coordinate + int graphRangeMinY; ///< The graph range minimum y coordinate + int graphRangeMaxY; ///< The graph range maximum y coordinate + + /** + * Invalidate point at a given index. This will call the function invalidateGraphPointAt() + * on every element added to the graphArea which in turn is responsible for invalidating the + * part of the screen occupied by its element. + * + * @param index Zero-based index of the element to invalidate. + */ + void invalidateGraphPointAt(int16_t index); + + /** + * Invalidate entire graph area (the center of the graph). This is often useful when a graph + * is cleared or the X or Y range is changed. + */ + FORCE_INLINE_FUNCTION void invalidateGraphArea() const + { + graphArea.invalidate(); + } + + /** + * Invalidate x axis point at the given index. Since the y axis is often static, the x axis + * can change, and all labels need to be updated without redrawing the entire graph. + * + * @param index The x index to invalidate. + * + * @see invalidateAllXAxisPoints + */ + void invalidateXAxisPointAt(int16_t index); + + /** + * Invalidate all x axis points. Similar to invalidateXAxisPointAt, this function will + * iterate all visible x values and invalidate them in turn. + * + * @see invalidateXAxisPointAt + */ + void invalidateAllXAxisPoints(); + + /** + * Updates the position of all elements in all area after a change in size of the graph area + * and/or label padding. + * + * @note The entire graph area is invalidated. + */ + void updateAreasPosition(); + + /** + * Convert the given valueScaled (index) to x axis value. + * + * @param valueScaled The value scaled. + * @param labelScaled The label scaled. + * + * @return The x axis value. + */ + virtual int indexToXAxis(const int valueScaled, const int labelScaled) const = 0; + + /** + * Gets screen x coordinate for an absolute value. + * + * @param x The x value. + * + * @return The screen x coordinate for the given value. + */ + virtual CWRUtil::Q5 valueToScreenXQ5(int x) const + { + return CWRUtil::muldiv_toQ5(x - graphRangeMinX, getGraphAreaWidth() - 1, graphRangeMaxX - graphRangeMinX) + CWRUtil::toQ5(leftPadding); + } + + /** + * Gets screen y coordinate for an absolute value. + * + * @param y The y value. + * + * @return The screen y coordinate for the given value. + */ + virtual CWRUtil::Q5 valueToScreenYQ5(int y) const + { + const int16_t graphAreaHeight = getGraphAreaHeight(); + return CWRUtil::toQ5(graphAreaHeight + topPadding - 1) - CWRUtil::muldiv_toQ5(y - graphRangeMinY, graphAreaHeight - 1, graphRangeMaxY - graphRangeMinY); + } + + /** + * Gets screen x coordinate for a specific data point added to the graph. + * + * @param index The index of the element to get the x coordinate for. + * + * @return The screen x coordinate for the specific data point. + */ + virtual CWRUtil::Q5 indexToScreenXQ5(int16_t index) const = 0; + + /** + * Gets screen y coordinate for a specific data point added to the graph. + * + * @param index The index of the element to get the y coordinate for. + * + * @return The screen x coordinate for the specific data point. + */ + virtual CWRUtil::Q5 indexToScreenYQ5(int16_t index) const = 0; + + /** + * Gets index range for screen x coordinate range taking the current graph range into + * account. + * + * @param xMin The low screen x coordinate. + * @param xMax The high screen x coordinate. + * @param [out] indexMin The low element index. + * @param [out] indexMax The high element index. + * + * @return True if the range from low index to high index is legal. + * + * @note For internal use. + */ + virtual bool xScreenRangeToIndexRange(int16_t xMin, int16_t xMax, int16_t& indexMin, int16_t& indexMax) const = 0; + + /** An abstract graph element. */ + friend class AbstractGraphElement; +}; + +/** + * Abstract helper class used to implement graphs with the same distance between the x values + * (i.e. x is ignored). + */ +class DynamicDataGraph : public AbstractDataGraph +{ +public: + /** + * Initializes a new instance of the AbstractDataGraphWithY class. + * + * @param capacity The capacity. + * @param [in] values Address where to store the y values of the graph. + */ + DynamicDataGraph(int16_t capacity, int* values) + : AbstractDataGraph(capacity), xAxisFactor(1), xAxisOffset(0), yValues(values), dataCounter(0) + { + DynamicDataGraph::setGraphRangeX(0, capacity - 1); + } + + /** + * Sets a scaling factor to be multiplied on each added element. Since the graph only stores + * integer values internally, it is possible to set a scale to e.g. 1000 and make the graph + * work as if there are three digits of precision. The addDataPoint() will multiply the + * argument with the scaling factor and store this value. + * + * By setting the scale to 1 it is possible to simply use integer values for the graph. + * + * @param scale The scaling factor. + * @param updateData (Optional) True to update all existing y value. + * + * @see getScale + * + * @note The current xAxisFactor, xAxisOffet and xGraphRange values are updated to reflect the + * new scale being set. + */ + virtual void setScale(int scale, bool updateData = false) + { + setScaleX(scale, updateData); + setScaleY(scale, updateData); + } + + /** + * Gets the scaling factor previously set using setScale(). + * + * @return The scaling factor. + * + * @see setScale + */ + virtual int getScale() const + { + return getScaleY(); + } + + /** + * Adds a new data point to the end of the graph. The part of the graph that is changed, is + * automatically redrawn (invalidated). + * + * @param y The new data point. + * + * @return The index of the just added value. + */ + FORCE_INLINE_FUNCTION int16_t addDataPoint(int y) + { + return addDataPointScaled(int2scaledY(y)); + } + + /** @copydoc addDataPoint(int) */ + FORCE_INLINE_FUNCTION int16_t addDataPoint(float y) + { + return addDataPointScaled(float2scaledY(y)); + } + + /** + * @copydoc addDataPoint(int) + * + * @return The index of the added data point. + * + * @note The y value must already be scaled. + */ + int16_t addDataPointScaled(int y); + + /** + * Gets the minimum x coordinate for the graph. + * + * @return The minimum x coordinate . + */ + virtual int getGraphRangeXMin() const + { + return getGraphRangeXMinScaled(); + } + + /** + * Gets the maximum x coordinate for the graph. + * + * @return The maximum x coordinate . + */ + virtual int getGraphRangeXMax() const + { + return getGraphRangeXMaxScaled(); + } + + virtual void setGraphRangeYAutoScaled(bool showXaxis, int margin); + + virtual void setGraphRangeXAutoScaled(bool /*showYaxis*/, int margin) + { + setGraphRangeXScaled(-scaled2intX(margin), (usedCapacity - 1) + scaled2intX(margin)); + } + + /// @cond + TOUCHGFX_DEPRECATED("Please use setXAxisFactor()", virtual void setXAxisScale(int scale)) + { + setXAxisFactor(scale); + } + /// @endcond + + /** + * Set x coordinate axis factor value. This is the real x value increment between two data + * points added to the graph. + * + * @param factor The x axis factor. + */ + virtual void setXAxisFactor(int factor) + { + setXAxisFactorScaled(int2scaledX(factor)); + } + + /// @cond + TOUCHGFX_DEPRECATED("Please use setXAxisFactor()", virtual void setXAxisScale(float scale)) + { + setXAxisFactor(scale); + } + /// @endcond + + /** @copydoc setXAxisFactor(int) */ + virtual void setXAxisFactor(float factor) + { + setXAxisFactorScaled(float2scaledX(factor)); + } + + /** + * Set x coordinate axis factor value using a pre-scaled value. This is the real x value + * increment between two data points added to the graph. + * + * @param factor The x axis factor. + * + * @see setXAxisFactorScaled,setXAxisFactor + */ + virtual void setXAxisFactorScaled(int factor) + { + xAxisFactor = factor; + } + + /// @cond + TOUCHGFX_DEPRECATED("Please use getXAxisFactorAsInt()", virtual int getXAxisScaleAsInt() const) + { + return getXAxisFactorAsInt(); + } + /// @endcond + + /** + * Get x coordinate axis factor value. This is the real x value increment between two data + * points added to the graph. + * + * @return The x axis factor. + */ + virtual int getXAxisFactorAsInt() const + { + return scaled2intX(getXAxisFactorScaled()); + } + + /// @cond + TOUCHGFX_DEPRECATED("Please use getXAxisFactorAsFloat()", virtual float getXAxisScaleAsFloat() const) + { + return getXAxisFactorAsFloat(); + } + /// @endcond + + /** @copydoc getXAxisFactorAsInt() */ + virtual float getXAxisFactorAsFloat() const + { + return scaled2floatX(getXAxisFactorScaled()); + } + + /** + * Get x axis factor as a scaled value. + * + * @return The x axis factor (scaled). + * + * @see getXAxisFactorAsInt, getXAxisFactorAsFloat, setXAxisFactor + */ + virtual int getXAxisFactorScaled() const + { + return xAxisFactor; + } + + /** + * Set x coordinate axis offset value. This is the real x value of the first data point + * added to the graph (i.e. the data point at index 0). + * + * @param offset The x axis offset. + */ + virtual void setXAxisOffset(int offset) + { + setXAxisOffsetScaled(int2scaledX(offset)); + } + + /** @copydoc setXAxisOffset(int) */ + virtual void setXAxisOffset(float offset) + { + setXAxisOffsetScaled(float2scaledX(offset)); + } + + /** + * Set x coordinate axis offset value with a pre-scaled offset value. This is the real x + * value of the first data point added to the graph (i.e. the data point at index 0). + * + * @param offset The x axis offset. + * + * @see setXAxisOffset + * + * @see setXAxisOffset, getXAxisOffsetScaled + */ + virtual void setXAxisOffsetScaled(int offset) + { + xAxisOffset = offset; + } + + /** + * Get x coordinate axis offset value. This is the real x value of the first data point + * added to the graph (i.e. the data point at index 0). + * + * @return The x axis offset. + */ + virtual int getXAxisOffsetAsInt() const + { + return scaled2intX(getXAxisOffsetScaled()); + } + + /** @copydoc getXAxisOffsetAsInt() */ + virtual float getXAxisOffsetAsFloat() const + { + return scaled2floatX(getXAxisOffsetScaled()); + } + + /** + * Get x axis offset as a scaled value. + * + * @return The x axis offset (scaled). + * + * @see getXAxisOffsetAsInt, getXAxisOffsetAsFloat, setXAxisOffsetScaled, setXAxisOffset + */ + virtual int getXAxisOffsetScaled() const + { + return xAxisOffset; + } + + virtual int indexToDataPointXScaled(int16_t index) const + { + assert(index >= 0 && index < usedCapacity); + return (indexToGlobalIndex(index) * xAxisFactor) + xAxisOffset; + } + + virtual int indexToDataPointYScaled(int16_t index) const + { + assert(index >= 0 && index < usedCapacity); + return yValues[dataIndex(index)]; + } + +protected: + int xAxisFactor; ///< The axis scale (real distance between two indices) + int xAxisOffset; ///< The x axis offset (real value of data point at index 0) + int* yValues; ///< The values of the graph + uint32_t dataCounter; ///< The data counter of how many times addDataPoint() has been called + + /** + * This function is called before a new value (data point) is added. This allows for + * invalidation to be calculated based on the global data counter before it is increased as + * a result of adding the new point. + */ + virtual void beforeAddValue() + { + } + + /** + * Adds a value to the internal data array and keeps track of when graph points, graph axis + * and the entire graph needs to be redrawn (invalidated). + * + * @param value The value to add to the array. + * + * @return The index of the newly added value. + */ + virtual int16_t addValue(int value) = 0; + + /** + * Get the data index in the yValues array of the given screen index. Normally this is just + * the 'i' but e.g. GraphScrollData does not, for performance reasons. + * + * @param screenIndex Zero-based screen index. + * + * @return The index in the yValues array. + */ + virtual int16_t dataIndex(int16_t screenIndex) const + { + return screenIndex; + } + + /** + * Convert an index to global index. The index is the index of any data point, The global + * index is a value that keeps growing whenever a new data point is added the the graph. + * + * @param index Zero-based index of the point. + * + * @return The global index. + */ + virtual int32_t indexToGlobalIndex(int16_t index) const + { + return (int32_t)index; + } + + virtual int indexToXAxis(const int valueScaled, const int /*labelScaled*/) const + { + // Value is also index for these types of graphs. + return (indexToGlobalIndex(scaled2intX(valueScaled)) * xAxisFactor) + xAxisOffset; + } + + virtual bool xScreenRangeToIndexRange(int16_t xMin, int16_t xMax, int16_t& indexMin, int16_t& indexMax) const; + + virtual void setScaleX(int scale, bool updateData = false); + + virtual int getScaleX() const + { + return AbstractDataGraph::getScaleX(); + } + + virtual void setScaleY(int scale, bool updateData = false); + + virtual int getScaleY() const + { + return AbstractDataGraph::getScaleY(); + } + + /// @cond + TOUCHGFX_DEPRECATED("Please use setXAxisFactorScaled()", virtual void setXAxisScaleScaled(int scale)) + { + setXAxisFactorScaled(scale); + } + /// @endcond + + /// @cond + TOUCHGFX_DEPRECATED("Please use getXAxisFactorScaled()", virtual int getXAxisScaleScaled() const) + { + return getXAxisFactorScaled(); + } + /// @endcond + + virtual CWRUtil::Q5 indexToScreenXQ5(int16_t index) const + { + return valueToScreenXQ5(int2scaledX(index)); + } + + virtual CWRUtil::Q5 indexToScreenYQ5(int16_t index) const + { + return valueToScreenYQ5(yValues[dataIndex(index)]); + } +}; + +/** + * Abstract helper class used to implement graphs with the same distance between the x values + * (i.e. x is ignored). + */ +class StaticDataGraph : public AbstractDataGraph +{ +public: + /** + * Initializes a new instance of the AbstractDataGraphWithY class. + * + * @param capacity The capacity. + * @param [in] xvalues Address where to store the x values of the graph. + * @param [in] yvalues Address where to store the y values of the graph. + */ + StaticDataGraph(int16_t capacity, int* xvalues, int* yvalues) + : AbstractDataGraph(capacity), xValues(xvalues), yValues(yvalues) + { + StaticDataGraph::setGraphRangeX(0, capacity - 1); + } + + virtual void setScaleX(int scale, bool updateData = false); + + virtual void setScaleY(int scale, bool updateData = false); + + /** + * Adds a new data point to the end of the graph. The part of the graph that is changed, is + * automatically redrawn (invalidated). + * + * @param x The x value. + * @param y The y value. + * + * @return The index of the just added value. + */ + FORCE_INLINE_FUNCTION int16_t addDataPoint(int x, int y) + { + return addValue(int2scaledX(x), int2scaledY(y)); + } + + /** @copydoc addDataPoint(int, int) */ + FORCE_INLINE_FUNCTION int16_t addDataPoint(float x, float y) + { + return addValue(float2scaledX(x), float2scaledY(y)); + } + + /** + * @copydoc addDataPoint(int, int) + * + * @return The index of the added data point. + * + * @note Same as addDataPoint(int, int) except the passed argument is assumed scaled. + */ + FORCE_INLINE_FUNCTION int16_t addDataPointScaled(int x, int y) + { + return addValue(x, y); + } + + /** + * Gets data point x coordinate scaled. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point x coordinate scaled. + * + * @see indexToDataPointXAsInt, indexToDataPointXAsFloat, indexToDataPointYScaled, + * indexToDataPoint, indexToDataPointScaled + */ + virtual int indexToDataPointXScaled(int16_t index) const + { + assert(index >= 0 && index < usedCapacity); + return xValues[index]; + } + + /** + * Gets data point y coordinate scaled. + * + * @param index Zero-based index of the value to fetch. + * + * @return The data point y coordinate scaled. + * + * @see indexToDataPointYAsInt, indexToDataPointYAsFloat, indexToDataPointXScaled, + * indexToDataPoint, indexToDataPointScaled + */ + virtual int indexToDataPointYScaled(int16_t index) const + { + assert(index >= 0 && index < usedCapacity); + return yValues[index]; + } + + /** + * Deletes the data point at the given x value. + * + * @param x The x value. + * + * @return The index of the deleted value, -1 if the x coordinate was not found. + */ + FORCE_INLINE_FUNCTION int deleteDataPoint(int x) + { + return deleteDataPointScaled(int2scaledX(x)); + } + + /** @copydoc deleteDataPoint(int)*/ + FORCE_INLINE_FUNCTION int deleteDataPoint(float x) + { + return deleteDataPointScaled(float2scaledX(x)); + } + + /** + * Same as dalateDataPoint(int) except the passed argument is assumed scaled. Deletes a data + * point scaled. + * + * @param x The x value. + * + * @return The index of the deleted value, -1 if the x coordinate was not found. + */ + FORCE_INLINE_FUNCTION int16_t deleteDataPointScaled(int x) + { + return deleteValue(x); + } + + /** + * Same as deleteDataPoint(int) except the passed argument is the index of the value to + * delete. Deletes a data point. + * + * @param index Zero-based index of the values to delete. + * + * @return The index of the deleted value, -1 if the x coordinate was not found. + */ + FORCE_INLINE_FUNCTION int16_t deleteDataPointIndex(int index) + { + return deleteIndex(index); + } + + /** + * Sets graph range x coordinate automatic scaled. + * + * @param showYaxis True to show, false to hide the y axis. + * @param margin The margin. + */ + virtual void setGraphRangeXAutoScaled(bool showYaxis, int margin); + + /** + * Sets graph range y coordinate automatic scaled. + * + * @param showXaxis (Optional) True to show, false to hide the x axis. + * @param margin (Optional) The margin. + */ + virtual void setGraphRangeYAutoScaled(bool showXaxis = true, int margin = 0); + +protected: + int* xValues; ///< The x values of the graph + int* yValues; ///< The y values of the graph + + /** + * Adds a value to the internal data array and keeps track of when graph points, graph axis + * and the entire graph needs to be redrawn (invalidated). + * + * @param xvalue The x value to add to the array. + * @param yvalue The y value to add to the array. + * + * @return The index of the newly added value, or -1 if the value could not be added. + */ + virtual int16_t addValue(int xvalue, int yvalue) = 0; + + /** + * Removes a value from the internal data array and keeps track of when graph points, graph + * axis and the entire graph needs to be redrawn (invalidated). + * + * @param xvalue The x value to remove from the array. + * + * @return The index of the removed value, or -1 if the value could not be removed. + */ + virtual int16_t deleteValue(int xvalue); + + /** + * Removes a value from the internal data array and keeps track of when graph points, graph + * axis and the entire graph needs to be redrawn (invalidated). + * + * @param index Zero-based index of the data point to delete. + * + * @return The index of the removed value, or -1 if the value could not be removed. + */ + virtual int16_t deleteIndex(int index); + + virtual int indexToXAxis(const int /*valueScaled*/, const int labelScaled) const + { + return labelScaled; + } + + virtual bool xScreenRangeToIndexRange(int16_t xMin, int16_t xMax, int16_t& indexMin, int16_t& indexMax) const; + + virtual CWRUtil::Q5 indexToScreenXQ5(int16_t index) const + { + return valueToScreenXQ5(xValues[index]); + } + + virtual CWRUtil::Q5 indexToScreenYQ5(int16_t index) const + { + return valueToScreenYQ5(yValues[index]); + } +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_ABSTRACTDATAGRAPH_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/Graph.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/Graph.hpp new file mode 100644 index 0000000..70ba473 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/Graph.hpp @@ -0,0 +1,69 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/Graph.hpp + * + * Declares the touchgfx::GraphData and touchgfx::Graph classes. + */ +#ifndef TOUCHGFX_GRAPH_HPP +#define TOUCHGFX_GRAPH_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The GraphData will show a graph of data points, drawn from lower x valut to highest x value. + */ +class GraphData : public StaticDataGraph +{ +public: + /** + * Initializes a new instance of the GraphWrapAndOverwriteData class. + * + * @param capacity The capacity. + * @param [in] xvalues Pointer to memory with room for capacity x values. + * @param [in] yvalues Pointer to memory with room for capacity y values. + */ + GraphData(int16_t capacity, int* xvalues, int* yvalues) + : StaticDataGraph(capacity, xvalues, yvalues) + { + } + +protected: + virtual int16_t addValue(int xvalue, int yvalue); +}; + +/** + * The Graph will show a graph of data points, drawn from lower x valut to highest x value. + * + * @tparam CAPACITY The maximum number of data points on the graph. + */ +template +class Graph : public GraphData +{ +public: + Graph() + : GraphData(CAPACITY, xValues, yValues) + { + } + +private: + int xValues[CAPACITY]; + int yValues[CAPACITY]; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GRAPH_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphElements.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphElements.hpp new file mode 100644 index 0000000..8a793a8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphElements.hpp @@ -0,0 +1,1193 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/GraphElements.hpp + * + * Declares the various graph element classes. Instances of these classes can be added to a graph. + */ +#ifndef TOUCHGFX_GRAPHELEMENTS_HPP +#define TOUCHGFX_GRAPHELEMENTS_HPP + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** + * An abstract graph element. Declares a couple of useful functions to help subclasses which use + * CWR (Canvas Widget Renderer). + */ +class AbstractGraphElement : public CanvasWidget +{ +public: + /** Default constructor. */ + AbstractGraphElement() + : CanvasWidget() + { + } + + /** + * Invalidate the point at the given index. This allows a graph element to only invalidate + * the minimum rectangle required for the given index. The Graph will call this function + * before and after changing a point to ensure that both the old and the new area are + * redrawn (invalidated). + * + * @param index Zero-based index of the point. + */ + virtual void invalidateGraphPointAt(int16_t index) = 0; + +protected: + /** + * Gets a pointer to the the graph containing the GraphElement. + * + * @return A pointer to the graph. + */ + FORCE_INLINE_FUNCTION AbstractDataGraph* getGraph() const + { + return parent ? (AbstractDataGraph*)(parent->getParent()) : (AbstractDataGraph*)0; + } + + /** + * Gets graph screen x for x value. + * + * @param graph The graph. + * @param x The x value. + * + * @return The graph screen x for value. + */ + FORCE_INLINE_FUNCTION CWRUtil::Q5 valueToScreenXQ5(const AbstractDataGraph* graph, int x) const + { + return graph->valueToScreenXQ5(x); + } + + /** + * Gets graph screen y for y value. + * + * @param graph The graph. + * @param y The y value. + * + * @return The graph screen y for value. + */ + FORCE_INLINE_FUNCTION CWRUtil::Q5 valueToScreenYQ5(const AbstractDataGraph* graph, int y) const + { + return graph->valueToScreenYQ5(y); + } + + /** + * Gets screen x coordinate for a specific data point added to the graph. + * + * @param graph The graph. + * @param index The index of the element to get the x coordinate for. + * + * @return The screen x coordinate for the specific data point. + */ + FORCE_INLINE_FUNCTION CWRUtil::Q5 indexToScreenXQ5(const AbstractDataGraph* graph, int16_t index) const + { + return graph->indexToScreenXQ5(index); + } + + /** + * Gets screen y coordinate for a specific data point added to the graph. + * + * @param graph The graph. + * @param index The index of the element to get the y coordinate for. + * + * @return The screen x coordinate for the specific data point. + */ + FORCE_INLINE_FUNCTION CWRUtil::Q5 indexToScreenYQ5(const AbstractDataGraph* graph, int16_t index) const + { + return graph->indexToScreenYQ5(index); + } + + /** + * Gets graph element range for screen x coordinate range. + * + * @param graph The graph. + * @param xMin The low X. + * @param xMax The high X. + * @param [out] indexMin The low index. + * @param [out] indexMax The high index. + * + * @return True if it succeeds, false if it fails. + */ + FORCE_INLINE_FUNCTION bool xScreenRangeToIndexRange(const AbstractDataGraph* graph, int16_t xMin, int16_t xMax, int16_t& indexMin, int16_t& indexMax) const + { + return graph->xScreenRangeToIndexRange(xMin, xMax, indexMin, indexMax); + } + + /** + * Find the screen rectangle containing the Q5 screen rectangle by rounding the coordinates + * up/down. + * + * @param screenXminQ5 The minimum screen x coordinate (in Q5). + * @param screenYminQ5 The maximum screen y coordinate (in Q5). + * @param screenXmaxQ5 The minimum screen x coordinate (in Q5). + * @param screenYmaxQ5 The maximum screen y coordinate (in Q5). + * + * @return A Rect containing the Q5 rectangle. + */ + Rect rectFromQ5Coordinates(CWRUtil::Q5 screenXminQ5, CWRUtil::Q5 screenYminQ5, CWRUtil::Q5 screenXmaxQ5, CWRUtil::Q5 screenYmaxQ5) const; + + /** + * Find the screen rectangle around a given point with the specified diameter. + * + * @param xQ5 The screen x coordinate (in Q5). + * @param yQ5 The screen y coordinate (in Q5). + * @param diameterQ5 The diameter (in Q5). + * + * @return A Rect containing the point (and diameter). + */ + Rect rectAround(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5, CWRUtil::Q5 diameterQ5) const; + + /** + * Round the given CWRUtil::Q5 to the nearest integer and return it as a CWRUtil::Q5 instead + * of an integer. + * + * @param q5 The CWRUtil::Q5 value to round. + * + * @return The nearest integer as a CWRUtil::Q5 value. + */ + FORCE_INLINE_FUNCTION CWRUtil::Q5 roundQ5(CWRUtil::Q5 q5) const + { + return CWRUtil::toQ5(q5.round()); + } + + /** + * Converts the value to the proper X scale of the graph. + * + * @param graph The graph. + * @param value The value. + * @param scale The scale. + * + * @return The given data converted to a graph scale x coordinate. + */ + FORCE_INLINE_FUNCTION int convertToGraphScaleX(const AbstractDataGraph* graph, int value, int scale) const + { + return AbstractDataGraph::convertToNewScale(value, scale, graph->getScaleX()); + } + + /** + * Converts the value to the proper Y scale of the graph. + * + * @param graph The graph. + * @param value The value. + * @param scale The scale. + * + * @return The given data converted to a graph scale y coordinate. + */ + FORCE_INLINE_FUNCTION int convertToGraphScaleY(const AbstractDataGraph* graph, int value, int scale) const + { + return AbstractDataGraph::convertToNewScale(value, scale, graph->getScaleY()); + } + + /** + * @copydoc AbstractDataGraph::indexToXAxis + * + * @param graph The graph. + * + * @return The x axis value. + */ + FORCE_INLINE_FUNCTION int getIndexToXAxis(const AbstractDataGraph* graph, const int valueScaled, const int labelScaled) const + { + return graph->indexToXAxis(valueScaled, labelScaled); + } + + /** + * Query if the center of a given data point index is visible inside the graph area. + * + * @param graph The graph. + * @param index The data point index. + * + * @return True if center invisible, false if not. + */ + bool isCenterInvisible(const AbstractDataGraph* graph, int16_t index) const; +}; + +/** + * An abstract graph element. Declares a couple of useful functions to help subclasses which do + * not use CWR (Canvas Widget Renderer). + */ +class AbstractGraphElementNoCWR : public AbstractGraphElement +{ +public: + AbstractGraphElementNoCWR() + : color(0) + { + } + + /** + * Sets the color of the graph element. + * + * @param newColor The new color. + * + * @see getColor + */ + virtual void setColor(colortype newColor) + { + color = newColor; + } + + /** + * Gets the color of the graph element. + * + * @return The color. + * + * @see setColor + */ + virtual colortype getColor() const + { + return color; + } + + virtual bool drawCanvasWidget(const Rect&) const + { + return true; + } + +protected: + colortype color; ///< The currently assigned color + + /** + * Normalize rectangle by changing a rectangle with negative width or height to a rectangle + * with positive width or height at the correct position. + * + * @param [in,out] r The rectangle. + */ + void normalizeRect(Rect& r) const; + + /** + * Protected function to prevent users from setting a painter. + * + * @param [in] painter The painter. + */ + virtual void setPainter(AbstractPainter& painter){}; +}; + +/** + * GraphElementGridBase is a helper class used to implement classed to draw grid lines in the + * graph. + */ +class GraphElementGridBase : public AbstractGraphElementNoCWR +{ +public: + /** Default constructor. */ + GraphElementGridBase() + : dataScale(1), gridInterval(10), lineWidth(1), majorGrid(0) + { + } + + virtual void draw(const Rect& invalidatedArea) const; + + /** + * Sets a scaling factor to be multiplied on the grid interval. Any already set grid interval + * will be updated to the new correctly scaled value. To avoid this, use setIntervalScaled() + * after setting scale. + * + * @param scale The scaling factor. + * + * @see getScale + */ + FORCE_INLINE_FUNCTION void setScale(int scale) + { + assert(scale != 0); + gridInterval = AbstractDataGraph::convertToNewScale(gridInterval, dataScale, scale); + dataScale = scale; + } + + /** + * Gets the scaling factor set using setScale. + * + * @return The scaling factor. + * + * @see setScale + */ + FORCE_INLINE_FUNCTION int getScale() const + { + return dataScale; + } + + /** + * Sets the interval between each grid line. + * + * @param interval The interval between each grid line. + * + * @see getIntervalAsInt, getIntervalAsFloat, setMajorGrid + * + * @note If interval is 0 only the axis is shown. + */ + FORCE_INLINE_FUNCTION void setInterval(int interval) + { + setIntervalScaled(abs(interval) * dataScale); + } + + /** @copydoc setInterval(int) */ + FORCE_INLINE_FUNCTION void setInterval(float interval) + { + setIntervalScaled(AbstractDataGraph::float2scaled(abs(interval), dataScale)); + } + + /** + * @copydoc setInterval(int) + * + * @note The interval set here must already be scaled. + */ + FORCE_INLINE_FUNCTION void setIntervalScaled(int interval) + { + gridInterval = abs(interval); + } + + /** + * Gets the interval between each grid line. + * + * @return The interval between each grid line. + * + * @see setInterval + */ + FORCE_INLINE_FUNCTION int getIntervalAsInt() const + { + return AbstractDataGraph::scaled2int(getIntervalScaled(), dataScale); + } + + /** @copydoc getIntervalAsInt() */ + FORCE_INLINE_FUNCTION float getIntervalAsFloat() const + { + return AbstractDataGraph::scaled2float(getIntervalScaled(), dataScale); + } + + /** + * @copydoc getIntervalAsInt() + * + * @note The interval returned here is left unscaled. + */ + FORCE_INLINE_FUNCTION int getIntervalScaled() const + { + return gridInterval; + } + + /** + * Sets "major" grid that will be responsible for drawing major grid lines. If a grid line + * would be drawn at the same position as the major grid line, the grid line will not be + * drawn. + * + * @param major Reference to a major grid line object. + */ + FORCE_INLINE_FUNCTION void setMajorGrid(const GraphElementGridBase& major) + { + majorGrid = &major; + } + + /** + * Sets line width of the grid lines. + * + * @param width The width of the grid lines. + * + * @see getLineWidth + */ + FORCE_INLINE_FUNCTION void setLineWidth(uint8_t width) + { + lineWidth = width; + } + + /** + * Gets line width. + * + * @return The line width. + * + * @see setLineWidth + */ + FORCE_INLINE_FUNCTION uint8_t getLineWidth() const + { + return lineWidth; + } + + virtual void invalidateGraphPointAt(int16_t) + { + } + + /** + * Gets correctly scaled minor interval, as the minor grid may have a scale that differs the + * scale of the graph and this grid line. + * + * @param graph The graph. + * + * @return The correctly scaled minor interval. + */ + virtual int getCorrectlyScaledGridInterval(const AbstractDataGraph* graph) const = 0; + + /** + * Gets correctly scaled major interval, as the major grid may have a scale that differs the + * scale of the graph and this grid line. + * + * @param graph The graph. + * + * @return The correctly scaled major interval. + */ + virtual int getCorrectlyScaledMajorInterval(const AbstractDataGraph* graph) const + { + return majorGrid == 0 ? 0 : majorGrid->getCorrectlyScaledGridInterval(graph); + } + +protected: + int dataScale; ///< The scaling factor + int gridInterval; ///< The grid line interval. + uint8_t lineWidth; ///< Width of the line. + const GraphElementGridBase* majorGrid; ///< A pointer to a major grid, if any + + /** + * Draw vertical line using LCD::fillRect and handles negative dimensions properly. + * + * @param invalidatedArea The invalidated area to intersect the line with. + * @param start The start coordinate (offset from edge). + * @param length The length of the line. + * @param pos The start coordinate (distance in span). + * @param width The width of the line. + * @param a The alpha of the line. + */ + virtual void drawLine(const Rect& invalidatedArea, int16_t start, int16_t length, int16_t pos, int16_t width, uint8_t a) const; + + /** + * Return the enclosing area for the grid lines. Vertical lines are allowed to go a bit to + * the left and right, but not above or below. Vice versa for horizontal gridlines. + * + * @param graph The graph. + * + * @return A Rect which the grid lines should be inside. + */ + virtual Rect enclosingArea(const AbstractDataGraph* graph) const = 0; + + /** + * Return the specific rectangle for line. + * + * @param start The start (distance from the border). + * @param length The length (length of the line). + * @param pos The position (horizonal offset for vertical lines, vertical offset for + * horizontal lines). + * @param width The (line) width. + * + * @return A Rect. + */ + virtual Rect lineRect(int16_t start, int16_t length, int16_t pos, int16_t width) const = 0; + + /** + * Gets graph range minimum x/y scaled. + * + * @param graph The graph. + * + * @return The graph range minimum scaled. + */ + virtual int getGraphRangeMinScaled(const AbstractDataGraph* graph) const = 0; + + /** + * Gets graph range maximum x/y scaled. + * + * @param graph The graph. + * + * @return The graph range maximum scaled. + */ + virtual int getGraphRangeMaxScaled(const AbstractDataGraph* graph) const = 0; + + /** + * Gets graph area start (distance from the border). + * + * @param graph The graph. + * + * @return The graph area start (distance from the border). + */ + virtual int getGraphAreaStart(const AbstractDataGraph* graph) const = 0; + + /** + * Gets graph area length (distance from border to border). + * + * @param graph The graph. + * + * @return The graph area length (distance from border to border. + */ + virtual int getGraphAreaLength(const AbstractDataGraph* graph) const = 0; + + /** + * Gets graph area start position. Horizontal offset of first vertical line or vertical + * offset of first horizontal line. + * + * @param graph The graph. + * + * @return The graph area start position. Horizontal offset of first vertical line or + * vertical offset og first horizontal line. + */ + virtual int getGraphAreaStartPos(const AbstractDataGraph* graph) const = 0; + + /** + * Gets graph area end position. Horizontal offset of last vertical line or vertical offset + * of last horizontal line. + * + * @param graph The graph. + * + * @return The graph area end position. Horizontal offset of last vertical line or vertical + * offset of last horizontal line. + */ + virtual int getGraphAreaEndPos(const AbstractDataGraph* graph) const = 0; + + /** + * The graph value to the correct screen coordinate in Q5. + * + * @param graph The graph. + * @param value The value. + * + * @return The graph value to the correct screen coordinate in Q5. + */ + virtual CWRUtil::Q5 valueToScreenQ5(const AbstractDataGraph* graph, int value) const = 0; +}; + +/** + * GraphElementGridX draws vertical lines at selected intervals along the x axis. By combining + * two GraphElementGridX instances, it is possible to have minor and major grid lines. + * + * @note The grid lines are drawn using LCD::fillRect for higher performance. + */ +class GraphElementGridX : public GraphElementGridBase +{ +public: + virtual int getCorrectlyScaledGridInterval(const AbstractDataGraph* graph) const + { + return convertToGraphScaleX(graph, gridInterval, dataScale); + } + +protected: + virtual Rect enclosingArea(const AbstractDataGraph* graph) const + { + return Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()); + } + + virtual Rect lineRect(int16_t start, int16_t length, int16_t pos, int16_t width) const + { + return Rect(pos, start, width, length); + } + + virtual int getGraphRangeMinScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeXMinScaled(); + } + + virtual int getGraphRangeMaxScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeXMaxScaled(); + } + + virtual int getGraphAreaStart(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaPaddingTop(); + } + + virtual int getGraphAreaLength(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaHeight(); + } + + virtual int getGraphAreaStartPos(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaPaddingLeft(); + } + + virtual int getGraphAreaEndPos(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaWidth(); + } + + virtual CWRUtil::Q5 valueToScreenQ5(const AbstractDataGraph* graph, int value) const + { + return valueToScreenXQ5(graph, value); + } +}; + +/** + * GraphElementGridY draws horizontal lines at selected intervals along the y axis. By combining + * two GraphElementGridY instances, it is possible to have minor and major grid lines. + * + * @note The grid lines are drawn using LCD::fillRect for higher performance. + */ +class GraphElementGridY : public GraphElementGridBase +{ +public: + virtual int getCorrectlyScaledGridInterval(const AbstractDataGraph* graph) const + { + return convertToGraphScaleY(graph, gridInterval, dataScale); + } + +protected: + virtual Rect enclosingArea(const AbstractDataGraph* graph) const + { + return Rect(graph->getGraphAreaPaddingLeft(), 0, graph->getGraphAreaWidth(), graph->getGraphAreaHeightIncludingPadding()); + } + + virtual Rect lineRect(int16_t start, int16_t length, int16_t pos, int16_t width) const + { + return Rect(start, pos, length, width); + } + + virtual int getGraphRangeMinScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeYMinScaled(); + } + + virtual int getGraphRangeMaxScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeYMaxScaled(); + } + + virtual int getGraphAreaStart(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaPaddingLeft(); + } + + virtual int getGraphAreaLength(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaWidth(); + } + + virtual int getGraphAreaStartPos(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaPaddingTop(); + } + + virtual int getGraphAreaEndPos(const AbstractDataGraph* graph) const + { + return graph->getGraphAreaHeight(); + } + + virtual CWRUtil::Q5 valueToScreenQ5(const AbstractDataGraph* graph, int value) const + { + return valueToScreenYQ5(graph, value); + } +}; + +/** + * GraphElementArea will fill the area below the line connecting the data points in the graph. + * + * @note The Area is drawn using Canvas Widget Renderer which is slower but produces much nicer + * graphics. + */ +class GraphElementArea : public AbstractGraphElement +{ +public: + GraphElementArea() + : dataScale(1), yBaseline(0) + { + } + + /** + * Sets a scaling factor to be multiplied on the baseline. Any already set baseline will be + * updated to the new correctly scaled value. To avoid this, use setBaselineScaled() + * after setting scale. + * + * @param scale The scaling factor. + * + * @see getScale + */ + FORCE_INLINE_FUNCTION void setScale(int scale) + { + assert(scale != 0); + yBaseline = AbstractDataGraph::convertToNewScale(yBaseline, dataScale, scale); + dataScale = scale; + } + + /** + * Gets the scaling factor set using setScale. + * + * @return The scaling factor. + * + * @see setScale + */ + FORCE_INLINE_FUNCTION int getScale() const + { + return dataScale; + } + + /** + * Sets the base of the area drawn. Normally, the base is 0 which means that the area is + * drawn below positive y values and above negative y values. Setting the base to a very + * high number will cause the area above the graph to be drawn. Setting the base to a very + * low number will cause the area below the graph to be drawn (even for negative numbers, + * which are higher than the base value). + * + * @param baseline The baseline value. + * + * @see getBaselineAsInt, getBaselineAsFloat + */ + FORCE_INLINE_FUNCTION void setBaseline(int baseline) + { + setBaselineScaled(baseline * dataScale); + } + + /** @copydoc setBaseline(int) */ + FORCE_INLINE_FUNCTION void setBaseline(float baseline) + { + setBaselineScaled(AbstractDataGraph::float2scaled(baseline, dataScale)); + } + + /** + * @copydoc setBaseline(int) + * + * @note The baseline set here must already be scaled. + */ + FORCE_INLINE_FUNCTION void setBaselineScaled(int baseline) + { + yBaseline = baseline; + } + + /** + * Gets the base previously set using setBase. + * + * @return The base value. + * + * @see setBaseline + */ + FORCE_INLINE_FUNCTION int getBaselineAsInt() const + { + return AbstractDataGraph::scaled2int(getBaselineScaled(), dataScale); + } + + /** @copydoc getBaselineAsInt() */ + FORCE_INLINE_FUNCTION float getBaselineAsFloat() const + { + return AbstractDataGraph::scaled2float(getBaselineScaled(), dataScale); + } + + /** + * @copydoc getBaselineAsInt() + * + * @note The baseline returned here is left unscaled. + */ + FORCE_INLINE_FUNCTION int getBaselineScaled() const + { + return yBaseline; + } + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + int dataScale; ///< The scaling factor + int yBaseline; ///< The base value. +}; + +/** + * GraphElementLine will draw a line with a given thickness through the data points in the graph. + * + * @note The Line is drawn using Canvas Widget Renderer which is slower but produces much nicer + * graphics. + */ +class GraphElementLine : public AbstractGraphElement +{ +public: + GraphElementLine() + : lineWidth(2) + { + } + + /** + * Sets line width. + * + * @param width The width. + * + * @see getLineWidth + */ + FORCE_INLINE_FUNCTION void setLineWidth(uint8_t width) + { + lineWidth = width; + } + + /** + * Gets line width. + * + * @return The line width. + * + * @see setLineWidth + */ + FORCE_INLINE_FUNCTION uint8_t getLineWidth() const + { + return lineWidth; + } + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + uint8_t lineWidth; ///< Width of the line + + /** + * Draw a line between all indexes in the given range. This is used where there is a gap in + * the graph and the line has to be drawn as two separate lines. + * + * @param [in] canvas The canvas. + * @param graph The graph. + * @param indexMin The minimum index. + * @param indexMax The maximum index. + */ + void drawIndexRange(Canvas& canvas, const AbstractDataGraph* graph, int16_t indexMin, int16_t indexMax) const; +}; + +/** + * The GraphElementVerticalGapLine is used to draw a vertical line where the gap in the graph + * is. This only makes sense to add to a GraphWrapAndOverwrite (or GraphWrapAndOverwriteData). + * + * @note The vertical line is drawn using LCD::fillRect for higher performance. + */ +class GraphElementVerticalGapLine : public AbstractGraphElementNoCWR +{ +public: + /** + * Sets the width of the gap line in pixels. If the gap line is set to 0 the gap line will + * extend to the next point in the graph. + * + * @param width The width. + * + * @see getGapLineWidth + */ + FORCE_INLINE_FUNCTION void setGapLineWidth(uint16_t width) + { + lineWidth = width; + } + + /** + * Gets the width of the gap line as set using setGapLineWidth(). + * + * @return The gap line width. + */ + FORCE_INLINE_FUNCTION uint16_t getGapLineWidth() const + { + return lineWidth; + } + + virtual void draw(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + uint16_t lineWidth; ///< Width of the line + +private: + void invalidateIndex(const AbstractDataGraph* graph, int16_t index) const; +}; + +/** + * The GraphElementHistogram is used to draw blocks from the x axis to the data point in the + * graph. If more graphs are placed on top of each other, the histogram can be moved slightly to + * the left/right. + * + * @note Historgram boxes are drawn using LCD::fillRect for higher performance. + */ +class GraphElementHistogram : public AbstractGraphElementNoCWR +{ +public: + GraphElementHistogram() + : dataScale(1), yBaseline(0), barWidth(2), barOffset(0) + { + } + + /** + * Sets a scaling factor to be multiplied on the baseline. Any already set baseline will be + * updated to the new correctly scaled value. To avoid this, use setBaselineScaled() + * after setting scale. + * + * @param scale The scaling factor. + * + * @see getScale + */ + FORCE_INLINE_FUNCTION void setScale(int scale) + { + assert(scale != 0); + yBaseline = AbstractDataGraph::convertToNewScale(yBaseline, dataScale, scale); + dataScale = scale; + } + + /** + * Gets the scaling factor set using setScale. + * + * @return The scaling factor. + * + * @see setScale + */ + FORCE_INLINE_FUNCTION int getScale() const + { + return dataScale; + } + + /** + * Sets the base of the area drawn. Normally, the base is 0 which means that the area is + * drawn below positive y values and above negative y values. Setting the base to a very + * high number will cause the area above the graph to be drawn. Setting the base to a very + * low number will cause the area below the graph to be drawn (even for negative numbers, + * which are higher than the base value). + * + * @param baseline The base value. + * + * @see getBaselineAsInt, getBaselineAsFloat + */ + FORCE_INLINE_FUNCTION void setBaseline(int baseline) + { + setBaselineScaled(baseline * dataScale); + } + + /** @copydoc setBaseline(int) */ + FORCE_INLINE_FUNCTION void setBaseline(float baseline) + { + setBaselineScaled(AbstractDataGraph::float2scaled(baseline, dataScale)); + } + + /** + * @copydoc setBaseline(int) + * + * @note The baseline set here must already be scaled. + */ + FORCE_INLINE_FUNCTION void setBaselineScaled(int baseline) + { + yBaseline = baseline; + } + + /** + * Gets the base previously set using setBaseline. + * + * @return The base value. + * + * @see setBaseline + */ + FORCE_INLINE_FUNCTION int getBaselineAsInt() const + { + return AbstractDataGraph::scaled2int(getBaselineScaled(), dataScale); + } + + /** @copydoc getBaselineAsInt() */ + FORCE_INLINE_FUNCTION float getBaselineAsFloat() const + { + return AbstractDataGraph::scaled2float(getBaselineScaled(), dataScale); + } + + /** + * @copydoc getBaselineAsInt() + * + * @note The baseline returned here is left unscaled. + */ + FORCE_INLINE_FUNCTION int getBaselineScaled() const + { + return yBaseline; + } + + /** + * Sets bar width of each histogram column in pixels. + * + * @param width The width. + * + * @see getBarWidth + */ + FORCE_INLINE_FUNCTION void setBarWidth(uint16_t width) + { + barWidth = width; + } + + /** + * Gets bar width of the histogram columns. + * + * @return The bar width. + * + * @see setBarWidth + */ + FORCE_INLINE_FUNCTION uint16_t getBarWidth() const + { + return barWidth; + } + + /** + * Sets bar offset (horizontally) in pixels. This can be used when there are two different histogram + * graphs on top of each other to prevent one histogram from covering the other. + * + * @param offset The offset. + * + * @see getBarOffset + */ + FORCE_INLINE_FUNCTION void setBarOffset(int16_t offset) + { + barOffset = offset; + } + + /** + * Gets bar offset (horizontally). Bar offset can be used when there are two different + * histogram graphs on top of each other to prevent one histogram from covering the other. + * + * @return The bar offset. + * + * @see setBarOffset + */ + FORCE_INLINE_FUNCTION int16_t getBarOffset() const + { + return barOffset; + } + + virtual void draw(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + int dataScale; ///< The scaling factor + int yBaseline; ///< The baseline + uint16_t barWidth; ///< Width of each bar + int16_t barOffset; ///< The horizontal bar offset +}; + +/** + * GraphElementBoxes will draw square box for every data point in graph. + * + * @note The boxes are drawn using LCD::fillRect for higher performance. This also means that + * boxes with an odd width will not align properly if combined with a GraphElementLine or + * any other GraphElement that uses Canvas Widget Renderer. Use an even number for box width + * in these cases. + */ +class GraphElementBoxes : public AbstractGraphElementNoCWR +{ +public: + GraphElementBoxes() + : boxWidth(2) + { + } + + /** + * Sets box width. + * + * @param width The width. + * + * @see getBoxWidth + */ + FORCE_INLINE_FUNCTION void setBoxWidth(uint16_t width) + { + boxWidth = width; + } + + /** + * Gets box width. + * + * @return The box width. + * + * @see setBoxWidth + */ + FORCE_INLINE_FUNCTION uint16_t getBoxWidth() const + { + return boxWidth; + } + + virtual void draw(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + uint16_t boxWidth; ///< Width of the box +}; + +/** + * GraphElementDots will draw a circular dot for every data point in graph. + * + * @note The Dots are drawn using Canvas Widget Renderer which is slower but produces much nicer + * graphics. + */ +class GraphElementDots : public AbstractGraphElement +{ +public: + GraphElementDots() + : dotWidth(2) + { + } + + /** + * Sets dot width. + * + * @param width The width. + * + * @see getDotWidth + */ + FORCE_INLINE_FUNCTION void setDotWidth(uint8_t width) + { + dotWidth = width; + } + + /** + * Gets dot width. + * + * @return The dot width. + * + * @see setDotWidth + */ + FORCE_INLINE_FUNCTION uint8_t getDotWidth() const + { + return dotWidth; + } + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + uint8_t dotWidth; ///< Width of the dot +}; + +/** + * GraphElementDiamonds will draw a diamond (a square with the corners up/down/left/right) for + * every data point in graph. + * + * @note The Diamonds are drawn using Canvas Widget Renderer which is slower but produces much + * nicer graphics. + */ +class GraphElementDiamonds : public AbstractGraphElement +{ +public: + GraphElementDiamonds() + : diamondWidth(2) + { + } + + /** + * Sets diamond width. + * + * @param width The width. + * + * @see getDiamondWidth + */ + FORCE_INLINE_FUNCTION void setDiamondWidth(uint8_t width) + { + diamondWidth = width; + } + + /** + * Gets diamond width. + * + * @return The diamond width. + * + * @see setDiamondWidth + */ + FORCE_INLINE_FUNCTION uint8_t getDiamondWidth() const + { + return diamondWidth; + } + + virtual bool drawCanvasWidget(const Rect& invalidatedArea) const; + + virtual void invalidateGraphPointAt(int16_t index); + +protected: + uint8_t diamondWidth; ///< Width of the diamond +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GRAPHELEMENTS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphLabels.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphLabels.hpp new file mode 100644 index 0000000..db13967 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphLabels.hpp @@ -0,0 +1,475 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/GraphLabels.hpp + * + * Declares classes for adding labels and title to the graph. + */ +#ifndef TOUCHGFX_GRAPHLABELS_HPP +#define TOUCHGFX_GRAPHLABELS_HPP + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +/** Helper class used for adding labels around the graph. Currently empty. */ +class AbstractGraphDecoration : public AbstractGraphElementNoCWR +{ +}; + +/** + * Helper class for adding labels on the side of a graph. + * + * @see GraphLabelsX, GraphLabelsY + */ +class GraphLabelsBase : public AbstractGraphDecoration +{ +public: + GraphLabelsBase() + : AbstractGraphDecoration(), + dataScale(1), labelInterval(0), labelTypedText(TypedText(TYPED_TEXT_INVALID)), labelRotation(TEXT_ROTATE_0), labelDecimals(0), labelDecimalPoint('.'), majorLabel(0) + { + } + + virtual void draw(const Rect& invalidatedArea) const; + + /** + * Sets a scaling factor to be multiplied on the labelInterval. Any already set + * labelInterval will be updated to the new correctly scaled value. To avoid this, use + * setIntervalScaled after setting scale. + * + * @param scale The scaling factor. + * + * @see getScale + */ + FORCE_INLINE_FUNCTION void setScale(int scale) + { + assert(scale != 0); + labelInterval = AbstractDataGraph::convertToNewScale(labelInterval, dataScale, scale); + dataScale = scale; + } + + /** + * Gets the scaling factor set using setScale. + * + * @return The scaling factor. + * + * @see setScale + */ + FORCE_INLINE_FUNCTION int getScale() const + { + return dataScale; + } + + /** + * Sets the interval between each label. + * + * @param interval The interval between each label. + * + * @see getIntervalAsInt, getIntervalAsFloat, setMajorLabel + * + * @note If interval is 0 only the axis is shown. + */ + FORCE_INLINE_FUNCTION void setInterval(int interval) + { + setIntervalScaled(AbstractDataGraph::int2scaled(interval, dataScale)); + } + + /** @copydoc setInterval(int) */ + FORCE_INLINE_FUNCTION void setInterval(float interval) + { + setIntervalScaled(AbstractDataGraph::float2scaled(interval, dataScale)); + } + + /** + * @copydoc setInterval(int) + * + * @note The interval set here must already be scaled. + */ + FORCE_INLINE_FUNCTION void setIntervalScaled(int interval) + { + labelInterval = abs(interval); + } + + /** + * Gets the interval between each label. + * + * @return The interval between each label. + * + * @see setInterval + */ + FORCE_INLINE_FUNCTION int getIntervalAsInt() const + { + return AbstractDataGraph::scaled2int(getIntervalScaled(), dataScale); + } + + /** @copydoc getIntervalAsInt() */ + FORCE_INLINE_FUNCTION float getIntervalAsFloat() const + { + return AbstractDataGraph::scaled2float(getIntervalScaled(), dataScale); + } + + /** + * @copydoc getIntervalAsInt() + * + * @note The interval returned here is left unscaled. + */ + FORCE_INLINE_FUNCTION int getIntervalScaled() const + { + return labelInterval; + } + + /** + * Sets "major" label that will be responsible for drawing major labels. If a label would be + * drawn at the same position as the major label, the label will not be drawn. + * + * @param major Reference to a major label object. + */ + FORCE_INLINE_FUNCTION void setMajorLabel(const GraphLabelsBase& major) + { + majorLabel = &major; + } + + /** + * Sets TypedText to use for the label. The TypedText should contain exactly one wildcard. + * + * @param typedText The typed text. + * + * @see getLabelTypedText + */ + FORCE_INLINE_FUNCTION void setLabelTypedText(const TypedText& typedText) + { + labelTypedText = typedText; + } + + /** + * Gets TypedText label. + * + * @return The label typed text. + * + * @see setLabelTypedText + */ + FORCE_INLINE_FUNCTION TypedText getLabelTypedText() const + { + return labelTypedText; + } + + /** + * Sets label rotation. + * + * @param rotation The rotation or the text. + * + * @see getLabelRotation + */ + FORCE_INLINE_FUNCTION void setLabelRotation(TextRotation rotation) + { + labelRotation = rotation; + } + + /** + * Gets label rotation. + * + * @return The label rotation. + * + * @see setLabelRotation + */ + FORCE_INLINE_FUNCTION TextRotation getLabelRotation() const + { + return labelRotation; + } + + /** + * Sets number of decimals for labels, default is no decimals and no decimal point. + * + * @param decimals The number of label decimals. + * + * @see setLabelDecimalPoint + */ + FORCE_INLINE_FUNCTION void setLabelDecimals(uint16_t decimals) + { + labelDecimals = decimals; + } + + /** + * Gets number of decimals for labels. + * + * @return The number of label decimals. + */ + FORCE_INLINE_FUNCTION uint16_t getLabelDecimals() const + { + return labelDecimals; + } + + /** + * Sets label decimal point. Default is to use '.' but this can be changed using this + * function. + * + * @param decimalPoint The character to use for decimal point. + * + * @see setLabelDecimals + * + * @note The decimal point is only set if the label decimals > 0. + */ + FORCE_INLINE_FUNCTION void setLabelDecimalPoint(Unicode::UnicodeChar decimalPoint) + { + labelDecimalPoint = decimalPoint; + } + + /** + * Gets label decimal point previously set. + * + * @return The label decimal point. + * + * @see setLabelDecimalPoint + */ + FORCE_INLINE_FUNCTION Unicode::UnicodeChar getLabelDecimalPoint() const + { + return labelDecimalPoint; + } + + virtual void invalidateGraphPointAt(int16_t) + { + } + + /** + * Gets correctly scaled minor interval, as the minor label may have a scale that differs + * the scale of the graph and this label. + * + * @param graph The graph. + * + * @return The correctly scaled minor interval. + */ + virtual int getCorrectlyScaledLabelInterval(const AbstractDataGraph* graph) const = 0; + + /** + * Gets correctly scaled major interval, as the major label may have a scale that differs + * the scale of the graph and this label. + * + * @param graph The graph. + * + * @return The correctly scaled major interval. + */ + virtual int getCorrectlyScaledMajorInterval(const AbstractDataGraph* graph) const + { + return majorLabel == 0 ? 0 : majorLabel->getCorrectlyScaledLabelInterval(graph); + } + +protected: + int dataScale; ///< The scaling factor + int labelInterval; ///< The interval between each label. + TypedText labelTypedText; ///< The TypedText to use for the label. + TextRotation labelRotation; ///< The TextRotation to use for the label. + uint16_t labelDecimals; ///< The number of decimals on the label. + Unicode::UnicodeChar labelDecimalPoint; ///< The label decimal point character. + const GraphLabelsBase* majorLabel; ///< A pointer to a major label, if any + + /** + * Draw labels for all indexes in the given range. This is used where there is a gap in the + * graph and the labels have to be drawn using different x scales. + * + * @param [in] invalidatedArea The canvas. + * @param fontToDraw The font to draw. + * @param graph The graph. + * @param rangeMin The minimum index. + * @param rangeMax The maximum index. + * @param minorInterval The minor interval. + * @param majorInterval The major interval. + * @param a The alpha of the strings. + */ + virtual void drawIndexRange(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int rangeMin, const int rangeMax, const int minorInterval, const int majorInterval, const uint8_t a) const; + + /** + * Draw string. + * + * @param invalidatedArea The invalidated area. + * @param fontToDraw The font to draw. + * @param graph The graph. + * @param valueScaled The value scaled. + * @param labelScaled The label scaled. + * @param a The alpha of the string. + */ + virtual void drawString(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int valueScaled, const int labelScaled, const uint8_t a) const = 0; + + /** + * Gets graph range minimum scaled. + * + * @param graph The graph. + * + * @return The graph range minimum scaled. + */ + virtual int getGraphRangeMinScaled(const AbstractDataGraph* graph) const = 0; + + /** + * Gets graph range maximum scaled. + * + * @param graph The graph. + * + * @return The graph range maximum scaled. + */ + virtual int getGraphRangeMaxScaled(const AbstractDataGraph* graph) const = 0; + + /** + * Format label according to the set number of decimals and the decimal point. + * + * @param [in,out] buffer The buffer to fill with the formatted number. + * @param bufferSize Size of the buffer. + * @param label The label value. + * @param decimals The number of decimals. + * @param decimalPoint The decimal point. + * @param scale The scale of the label value. + */ + void formatLabel(Unicode::UnicodeChar* buffer, int16_t bufferSize, int label, int decimals, Unicode::UnicodeChar decimalPoint, int scale) const; +}; + +/** + * GraphLabelsX will draw labels along the X axis at given intervals. By combining two + * GraphLabelsX it is possible to have different appearance for major and minor y offsets. + */ +class GraphLabelsX : public GraphLabelsBase +{ +public: + virtual void invalidateGraphPointAt(int16_t index); + + virtual int getCorrectlyScaledLabelInterval(const AbstractDataGraph* graph) const + { + return convertToGraphScaleX(graph, labelInterval, dataScale); + } + +protected: + void drawIndexRange(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int rangeMin, const int rangeMax, const int minorInterval, const int majorInterval, const uint8_t a) const; + + virtual void drawString(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int valueScaled, const int labelScaled, const uint8_t a) const; + + virtual int getGraphRangeMinScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeXMinScaled(); + } + + virtual int getGraphRangeMaxScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeXMaxScaled(); + } +}; + +/** + * GraphLabelsY will draw labels along the Y axis at given intervals. By combining two + * GraphLabelsY it is possible to have different appearance for major and minor y offsets. + */ +class GraphLabelsY : public GraphLabelsBase +{ +public: + virtual int getCorrectlyScaledLabelInterval(const AbstractDataGraph* graph) const + { + return convertToGraphScaleY(graph, labelInterval, dataScale); + } + +protected: + virtual void drawString(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int valueScaled, const int labelScaled, const uint8_t a) const; + + virtual int getGraphRangeMinScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeYMinScaled(); + } + + virtual int getGraphRangeMaxScaled(const AbstractDataGraph* graph) const + { + return graph->getGraphRangeYMaxScaled(); + } +}; + +/** + * The GraphTitle is just a simple text, but it is automatically moved with the graph. Also, the + * alpha value is combined with the alpha of the graph and so it will be faded if the graph is + * faded. + */ +class GraphTitle : public AbstractGraphDecoration +{ +public: + GraphTitle() + : titleTypedText(TypedText(TYPED_TEXT_INVALID)), titleRotation(TEXT_ROTATE_0) + { + } + + /** + * Sets TypedText to use as a title. It can be any static text which is just added as a + * title. + * + * @param typedText The typed text. + * + * @see getTitleTypedText + */ + FORCE_INLINE_FUNCTION void setTitleTypedText(const TypedText& typedText) + { + titleTypedText = typedText; + } + + /** + * Gets title typed text. + * + * @return The title typed text. + * + * @see setTitleTypedText + */ + FORCE_INLINE_FUNCTION TypedText getTitleTypedText() const + { + return titleTypedText; + } + + /** + * Sets TextRotation of the title. + * + * @param rotation The rotation. + * + * @see setTitleTypedText, getTitleRotation + */ + FORCE_INLINE_FUNCTION void setTitleRotation(TextRotation rotation) + { + titleRotation = rotation; + } + + /** + * Gets title rotation. + * + * @return The title rotation. + * + * @see setTitleRotation + */ + FORCE_INLINE_FUNCTION TextRotation getTitleRotation() const + { + return titleRotation; + } + + virtual void draw(const Rect& invalidatedArea) const; + + virtual bool drawCanvasWidget(const Rect&) const + { + return true; + } + + virtual void invalidateGraphPointAt(int16_t) + { + } + +private: + TypedText titleTypedText; ///< The title typed text + TextRotation titleRotation; ///< The title rotation +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GRAPHLABELS_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphScroll.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphScroll.hpp new file mode 100644 index 0000000..38f1422 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphScroll.hpp @@ -0,0 +1,90 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/GraphScroll.hpp + * + * Declares the touchgfx::GraphScrollData and touchgfx::GraphScroll classes. + */ +#ifndef TOUCHGFX_GRAPHSCROLL_HPP +#define TOUCHGFX_GRAPHSCROLL_HPP + +#include +#include + +namespace touchgfx +{ +/** + * GraphScrollData is used to display a graph that continuously scrolls to the left every time a + * new value is added to the graph. Because the graph is scrolled every time a new value is + * added, the graph has to be re-drawn which can be quite demanding for the hardware depending + * on the graph elements used in the graph. + */ +class GraphScrollData : public DynamicDataGraph +{ +public: + /** + * Initializes a new instance of the GraphScrollData class. + * + * @param capacity The capacity. + * @param [in] values Pointer to memory with room for capacity elements of type T. + */ + GraphScrollData(int16_t capacity, int* values) + : DynamicDataGraph(capacity, values), current(0) + { + } + + virtual void clear(); + + virtual int32_t indexToGlobalIndex(int16_t index) const; + +protected: + int16_t current; ///< The current position used for inserting new elements + + virtual void beforeAddValue(); + + virtual int16_t addValue(int value); + + virtual int16_t dataIndex(int16_t screenIndex) const + { + return usedCapacity < maxCapacity ? screenIndex : (screenIndex + current) % maxCapacity; + } + +private: + virtual CWRUtil::Q5 indexToXQ5(int16_t index) const + { + return CWRUtil::toQ5(index); + } +}; + +/** + * A Widget capable of drawing a graph with various visual styles and different appearances for + * the new values added to the graph. + * + * @tparam CAPACITY The maximum number of data points on the graph. + */ +template +class GraphScroll : public GraphScrollData +{ +public: + GraphScroll() + : GraphScrollData(CAPACITY, yValues) + { + } + +private: + int yValues[CAPACITY]; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GRAPHSCROLL_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphWrapAndClear.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphWrapAndClear.hpp new file mode 100644 index 0000000..c7c1e9c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphWrapAndClear.hpp @@ -0,0 +1,80 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/GraphWrapAndClear.hpp + * + * Declares the touchgfx::GraphWrapAndClearData and touchgfx::GraphWrapAndClear classes. + */ +#ifndef TOUCHGFX_GRAPHWRAPANDCLEAR_HPP +#define TOUCHGFX_GRAPHWRAPANDCLEAR_HPP + +#include +#include + +namespace touchgfx +{ +/** + * The GraphWrapAndClearData will show new points progressing across the graph. Once the graph + * is filled, the next point added will cause the graph to be cleared and a new graph will + * slowly be created as new values are added. + */ +class GraphWrapAndClearData : public DynamicDataGraph +{ +public: + /** + * Initializes a new instance of the GraphWrapAndOverwriteData class. + * + * @param capacity The capacity. + * @param [in] values Pointer to memory with room for capacity elements of type T. + */ + GraphWrapAndClearData(int16_t capacity, int* values) + : DynamicDataGraph(capacity, values) + { + } + + virtual void clear(); + + virtual int32_t indexToGlobalIndex(int16_t index) const + { + return (this->dataCounter - this->usedCapacity) + index; + } + +protected: + virtual void beforeAddValue(); + + virtual int16_t addValue(int value); +}; + +/** + * The GraphWrapAndClear will show new points progressing across the graph. Once the graph is + * filled, the next point added will cause the graph to be cleared and a new graph will slowly + * be created as new values are added. + * + * @tparam CAPACITY The maximum number of data points on the graph. + */ +template +class GraphWrapAndClear : public GraphWrapAndClearData +{ +public: + GraphWrapAndClear() + : GraphWrapAndClearData(CAPACITY, yValues) + { + } + +private: + int yValues[CAPACITY]; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GRAPHWRAPANDCLEAR_HPP diff --git a/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphWrapAndOverwrite.hpp b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphWrapAndOverwrite.hpp new file mode 100644 index 0000000..6d76599 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/include/touchgfx/widgets/graph/GraphWrapAndOverwrite.hpp @@ -0,0 +1,77 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +/** + * @file touchgfx/widgets/graph/GraphWrapAndOverwrite.hpp + * + * Declares the touchgfx::GraphWrapAndOverwriteData and touchgfx::GraphWrapAndOverwrite classes. + */ +#ifndef TOUCHGFX_GRAPHWRAPANDOVERWRITE_HPP +#define TOUCHGFX_GRAPHWRAPANDOVERWRITE_HPP + +#include +#include + +namespace touchgfx +{ +/** + * A continuous data graph which will fill the graph with elements, and overwrite the first + * elements with new values after the graph has filled. There will be a gap between the newly + * inserted element and the element after. This similar behavior to a heart beat monitor. + */ +class GraphWrapAndOverwriteData : public DynamicDataGraph +{ +public: + /** + * Initializes a new instance of the GraphWrapAndOverwriteData class. + * + * @param capacity The capacity. + * @param [in] values Pointer to memory with room for capacity elements of type T. + */ + GraphWrapAndOverwriteData(int16_t capacity, int* values) + : DynamicDataGraph(capacity, values), current(0) + { + } + + virtual void clear(); + + virtual int32_t indexToGlobalIndex(int16_t index) const; + +protected: + int16_t current; ///< The current index (used to keep track of where to insert new data point in value array) + + virtual void beforeAddValue(); + + virtual int16_t addValue(int value); +}; + +/** + * A Continuous graph. A quick way to create a GraphWrapAndOverwriteData. + * + * @tparam CAPACITY The maximum number of data points on the graph. + */ +template +class GraphWrapAndOverwrite : public GraphWrapAndOverwriteData +{ +public: + GraphWrapAndOverwrite() + : GraphWrapAndOverwriteData(CAPACITY, yValues) + { + } + +private: + int yValues[CAPACITY]; +}; + +} // namespace touchgfx + +#endif // TOUCHGFX_GRAPHWRAPANDOVERWRITE_HPP diff --git a/Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.cpp b/Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.cpp new file mode 100644 index 0000000..38a72c3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/platform/driver/touch/SDL2TouchController.cpp @@ -0,0 +1,27 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +void SDL2TouchController::init() +{ +} + +bool SDL2TouchController::sampleTouch(int32_t& x, int32_t& y) +{ + return static_cast(HAL::getInstance())->doSampleTouch(x, y); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.cpp b/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.cpp new file mode 100644 index 0000000..f9029b5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2.cpp @@ -0,0 +1,1515 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#if defined(WIN32) || defined(_WIN32) +#include +#elif defined(__GNUC__) +#include +#include +#endif + +#ifdef __GNUC__ +#define sprintf_s snprintf +#define fopen_s(pFile, filename, mode) (((*(pFile)) = fopen((filename), (mode))) == NULL) +#define freopen_s(pFile, filename, mode, pStream) (((*(pFile)) = freopen((filename), (mode), (pStream))) == NULL) +#define localtime_s(timeinfo, rawtime) memcpy(timeinfo, localtime(rawtime), sizeof(tm)) +#define strncpy_s(dst, dstsize, src, srcsize) strncpy(dst, src, dstsize < srcsize ? dstsize : srcsize) +#define wcstombs_s(result, dst, dstsize, src, srcsize) *result = wcstombs(dst, src, dstsize < srcsize ? dstsize : srcsize) +#define memcpy_s(dst, dstsize, src, srcsize) memcpy(dst, src, dstsize < srcsize ? dstsize : srcsize) +#endif + +namespace touchgfx +{ +static bool isAlive = true; +bool sdl_initialized = false; +static int screenshotcount = 0; +static uint8_t* tft_display24 = NULL; +static bool tft_display24_allocated = false; +static uint8_t* tft_framebuffer24 = NULL; +static bool tft_framebuffer24_allocated = false; +static SDL_Window* simulatorWindow = 0; +static SDL_Renderer* simulatorRenderer = 0; +#ifndef __linux__ +static bool isConsoleAllocated = false; +#endif + +static uint16_t* tft = NULL; +static uint16_t HALSDL2__FRAME_BUFFER_WIDTH = 0; +static uint16_t HALSDL2__FRAME_BUFFER_HEIGHT = 0; +static uint16_t* single_buf = NULL; +static uint16_t* double_buf = NULL; +static uint16_t* anim_store = NULL; + +#if defined(WIN32) || defined(_WIN32) +static DWORD mainThreadHandle; +#endif + +static int transferThreadFunc(void* ptr); +static SDL_sem* sem_transfer_ready = 0; +static SDL_sem* sem_transfer_done = 0; + +bool HALSDL2::flashInvalidatedRect = false; + +void HALSDL2::renderLCD_FrameBufferToMemory(const Rect& _rectToUpdate, uint8_t* frameBuffer) +{ + Rect rectToUpdate = _rectToUpdate; + + if (isSkinActive && currentSkin != 0 && (currentSkin->isOpaque || currentSkin->hasSemiTransparency)) + { + // Opaque skin must be drawn before the framebuffer + SDL_Texture* currentSkinTexture = SDL_CreateTextureFromSurface(simulatorRenderer, currentSkin->surface); + SDL_RenderClear(simulatorRenderer); + SDL_RenderCopy(simulatorRenderer, currentSkinTexture, NULL, NULL); + // The skin will overwrite everything, so expand the rect to the entire framebuffer + rectToUpdate.x = 0; + rectToUpdate.y = 0; + rectToUpdate.width = DISPLAY_WIDTH; + rectToUpdate.height = DISPLAY_HEIGHT; + SDL_DestroyTexture(currentSkinTexture); + } + + if (flashInvalidatedRect) + { + SDL_Delay(1); + } + + // Now draw the requested area + SDL_Surface* framebufferSurface = SDL_CreateRGBSurfaceFrom((void*)frameBuffer, DISPLAY_WIDTH, DISPLAY_HEIGHT, 24, 3 * DISPLAY_WIDTH, 0, 0, 0, 0); + SDL_Texture* framebufferTexture = SDL_CreateTextureFromSurface(simulatorRenderer, framebufferSurface); + + SDL_Rect srcRect; + srcRect.x = rectToUpdate.x; + srcRect.y = rectToUpdate.y; + srcRect.h = rectToUpdate.height; + srcRect.w = rectToUpdate.width; + + SDL_Rect dstRect = srcRect; + dstRect.x = rectToUpdate.x + getCurrentSkinX(); + dstRect.y = rectToUpdate.y + getCurrentSkinY(); + + SDL_RenderCopy(simulatorRenderer, framebufferTexture, &srcRect, &dstRect); + + if (isSkinActive && currentSkin != 0 && !(currentSkin->isOpaque || currentSkin->hasSemiTransparency)) + { + // Non-opaque skin must be drawn last + SDL_Texture* currentSkinTexture = SDL_CreateTextureFromSurface(simulatorRenderer, currentSkin->surface); + SDL_RenderCopy(simulatorRenderer, currentSkinTexture, NULL, NULL); + SDL_DestroyTexture(currentSkinTexture); + } + + SDL_RenderPresent(simulatorRenderer); + SDL_DestroyTexture(framebufferTexture); + SDL_FreeSurface(framebufferSurface); +} + +static void sdlCleanup2() +{ +#if defined(WIN32) || defined(_WIN32) + if (mainThreadHandle == GetCurrentThreadId()) +#endif + { + if (sdl_initialized) + { + if (tft_display24_allocated) + { + delete tft_display24; + tft_display24 = NULL; + tft_display24_allocated = false; + } + if (tft_framebuffer24_allocated) + { + delete[] tft_framebuffer24; + tft_framebuffer24 = NULL; + tft_framebuffer24_allocated = false; + } + if (single_buf) + { + delete[] single_buf; + single_buf = NULL; + } + if (double_buf) + { + delete[] double_buf; + double_buf = NULL; + } + if (anim_store) + { + delete[] anim_store; + anim_store = NULL; + } + if (sem_transfer_ready) + { + SDL_DestroySemaphore(sem_transfer_ready); + sem_transfer_ready = 0; + } + if (sem_transfer_done) + { + SDL_DestroySemaphore(sem_transfer_done); + sem_transfer_done = 0; + } + + sdl_initialized = false; // Make sure we don't get in here again + SDL_DestroyRenderer(simulatorRenderer); + SDL_DestroyWindow(simulatorWindow); + SDL_VideoQuit(); + SDL_Quit(); + } + } +} + +Uint32 myTimerCallback2(Uint32 interval, void* param); + +Uint32 myTimerCallback2(Uint32 interval, void* /*param*/) +{ + SDL_Event event; + SDL_UserEvent userevent; + + /* In this example, our callback pushes an SDL_USEREVENT event + * into the queue, and causes ourself to be called again at the + * same interval: */ + + userevent.type = static_cast(SDL_USEREVENT); + userevent.code = 0; + userevent.data1 = 0; + userevent.data2 = 0; + + event.type = static_cast(SDL_USEREVENT); + event.user = userevent; + + SDL_PushEvent(&event); + + return interval; +} + +void HALSDL2::setFrameBufferSize(uint16_t width, uint16_t height) +{ + HAL::setFrameBufferSize(width, height); + + // Get a copy of the dimension of the complete framebuffer as the dimensions get overwritten when using Partial Framebuffer + HALSDL2__FRAME_BUFFER_WIDTH = FRAME_BUFFER_WIDTH; + HALSDL2__FRAME_BUFFER_HEIGHT = FRAME_BUFFER_HEIGHT; + + if (single_buf) + { + delete[] single_buf; + } + if (double_buf) + { + delete[] double_buf; + } + if (anim_store) + { + delete[] anim_store; + } + // Allocate framebuffers + const uint32_t bufferSizeInWords = (lcd().framebufferStride() * FRAME_BUFFER_HEIGHT + 1) / 2; + single_buf = new uint16_t[bufferSizeInWords]; + double_buf = new uint16_t[bufferSizeInWords]; + anim_store = new uint16_t[bufferSizeInWords]; + const bool use_animation_storage = USE_ANIMATION_STORAGE; + const bool use_double_buffering = USE_DOUBLE_BUFFERING; + setFrameBufferStartAddresses(single_buf, double_buf, anim_store); + USE_ANIMATION_STORAGE = use_animation_storage; + USE_DOUBLE_BUFFERING = use_double_buffering; + tft = single_buf; // Start off using single buffer for tft +} + +bool HALSDL2::sdl_init(int /*argcount*/, char** args) +{ + if (sdl_initialized) + { + touchgfx_printf("SDL already initialized\n"); + return false; + } + +#if defined(SIMULATOR) && !defined(__linux__) + if (getWindowVisible()) + { + // Create window and hide it ASAP to prevent problems with files being closed when stdio is redirected to the new console + touchgfx_enable_stdio(); // This will create a console window + HWND hwnd = GetConsoleWindow(); // Get a handle to the console window + if (hwnd) // If the console exists, quickly hide it + { + ShowWindow(hwnd, SW_HIDE); + } + } +#endif + + strncpy_s(programPath, sizeof(programPath), args[0], strlen(args[0])); + char* filenamePos = strrchr(programPath, '/'); + if (!filenamePos) + { + filenamePos = strrchr(programPath, '\\'); + } + if (filenamePos) + { + filenamePos++; // Skip path separator + } + else + { + filenamePos = programPath; + } + *filenamePos = '\0'; + + if (SDL_Init(SDL_INIT_VIDEO | SDL_INIT_TIMER) < 0) + { + touchgfx_printf("Unable to init SDL: %s\n", SDL_GetError()); + return false; + } + + // setFrameBufferSize will respect these, not set them. These can be overwritten in main() + USE_ANIMATION_STORAGE = true; + USE_DOUBLE_BUFFERING = true; + setFrameBufferSize(FRAME_BUFFER_WIDTH, FRAME_BUFFER_HEIGHT); + + recreateWindow(false); + if (simulatorWindow == NULL) + { + touchgfx_printf("Unable to set video mode: %s\n", SDL_GetError()); + return false; + } + sdl_initialized = true; + atexit(sdlCleanup2); + + SDL_Surface* iconSurface = SDL_CreateRGBSurfaceFrom(icon, 32, 32, 16, 32 * 2, 0xf800, 0x07e0, 0x001f, 0x0000); + SDL_SetWindowIcon(simulatorWindow, iconSurface); + SDL_FreeSurface(iconSurface); + + lockDMAToFrontPorch(false); + + if (getFrameRefreshStrategy() == REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER) + { + assert(getFrameBufferAllocator() && "Framebuffer allocator must be provided when using REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER"); + + sem_transfer_ready = SDL_CreateSemaphore(0); + sem_transfer_done = SDL_CreateSemaphore(0); + SDL_Thread* transfer_thread = SDL_CreateThread(transferThreadFunc, "FB TransferThread", (void*)NULL); + assert(transfer_thread); + } + + return true; +} + +const char* HALSDL2::customTitle = 0; + +void HALSDL2::setWindowTitle(const char* title) +{ + customTitle = title; +} + +const char* HALSDL2::getWindowTitle() +{ + if (customTitle != 0) + { + return customTitle; + } + static char title[100]; + sprintf_s(title, 100, "TouchGFX simulator v%d.%d.%d", TOUCHGFX_VERSION_MAJOR, TOUCHGFX_VERSION_MINOR, TOUCHGFX_VERSION_PATCH); + return title; +} + +void HALSDL2::loadSkin(DisplayOrientation orientation, int x, int y) +{ + char path[320]; + + assert(sdl_initialized && "Please call sdl_init() before loading a skin"); + + SkinInfo* skin; + const char* skinname; + + if (orientation == ORIENTATION_PORTRAIT) + { + skin = &portraitSkin; + skinname = "portrait.png"; + } + else + { + skin = &landscapeSkin; + skinname = "landscape.png"; + } + skin->offsetX = 0; + skin->offsetY = 0; + skin->surface = IMG_Load(localFileName(path, 320, skinname)); + if (skin->surface == 0) + { + touchgfx_printf("Unable to load skin image from %s\n", path); + } + else + { + skin->offsetX = x; + skin->offsetY = y; + alphaChannelCheck(skin->surface, skin->isOpaque, skin->hasSemiTransparency); + } + if (getDisplayOrientation() == orientation) + { + updateCurrentSkin(); + recreateWindow(false); + } +} + +void HALSDL2::performDisplayOrientationChange() +{ + HAL::performDisplayOrientationChange(); + updateCurrentSkin(); + recreateWindow(false); +} + +char* HALSDL2::localFileName(char* buffer, size_t buffer_size, const char* filename) +{ + sprintf_s(buffer, buffer_size, "%s%s", programPath, filename); + return buffer; +} + +void HALSDL2::updateCurrentSkin() +{ + currentSkin = 0; + if (getDisplayOrientation() == ORIENTATION_PORTRAIT) + { + if (portraitSkin.surface != 0) + { + currentSkin = &portraitSkin; + } + } + else + { + if (landscapeSkin.surface != 0) + { + currentSkin = &landscapeSkin; + } + } +} + +int HALSDL2::getCurrentSkinX() const +{ + return (isSkinActive && currentSkin != 0 && currentSkin->surface != 0) ? currentSkin->offsetX : 0; +} + +int HALSDL2::getCurrentSkinY() const +{ + return (isSkinActive && currentSkin != 0 && currentSkin->surface != 0) ? currentSkin->offsetY : 0; +} + +int32_t HALSDL2::_xMouse = 0; +int32_t HALSDL2::_yMouse = 0; +int32_t HALSDL2::_x = 0; +int32_t HALSDL2::_y = 0; +bool HALSDL2::isWindowBeingDragged = false; +int HALSDL2::initialWindowX; +int HALSDL2::initialWindowY; +int HALSDL2::initialMouseX; +int HALSDL2::initialMouseY; +bool HALSDL2::_lastTouch = false; +bool HALSDL2::_touches[5] = { false, false, false, false, false }; +int HALSDL2::_numTouches = 0; + +void HALSDL2::pushTouch(bool down) const +{ + if (_numTouches == 0) + { + // Save touch + _touches[_numTouches++] = down; + } + else if ((_numTouches < 4) && (_touches[_numTouches - 1] ^ down)) + { + // Only save touch if is different from the last one recorded + _touches[_numTouches++] = down; + } +} + +bool HALSDL2::popTouch() const +{ + if (_numTouches < 1) + { + // Keep returning the same state + return _lastTouch; + } + // Get first item in queue + _lastTouch = _touches[0]; + // Move items in queue + for (int i = 0; i < 4; i++) + { + _touches[i] = _touches[i + 1]; + } + _numTouches--; + return _lastTouch; +} + +bool HALSDL2::debugInfoEnabled = false; + +void HALSDL2::updateTitle() +{ + char title[500]; + int length = sprintf_s(title, 500, "%s", getWindowTitle()); + if (debugInfoEnabled) + { + length += sprintf_s(title + length, 500 - length, " @%d,%d", _xMouse, _yMouse); + if (tft_framebuffer24 != 0) + { + // Convert display coordinates to framebuffer coordinates + int16_t fb_x = _xMouse; + int16_t fb_y = _yMouse; + DisplayTransformation::transformDisplayToFrameBuffer(fb_x, fb_y); + const uint8_t* const pixel_ptr = tft_framebuffer24 + 3 * (fb_x + fb_y * FRAME_BUFFER_WIDTH); + length += sprintf_s(title + length, 500 - length, "=%02X.%02X.%02X", pixel_ptr[2], pixel_ptr[1], pixel_ptr[0]); + } + } + if (flashInvalidatedRect) + { + length += sprintf_s(title + length, 500 - length, " (flash)"); + } + if (isSingleStepping()) + { + length += sprintf_s(title + length, 500 - length, " (step)"); + } + SDL_SetWindowTitle(simulatorWindow, title); +} + +void HALSDL2::alphaChannelCheck(SDL_Surface* surface, bool& isOpaque, bool& hasSemiTransparency) +{ + isOpaque = true; + hasSemiTransparency = false; + if (surface->format->BitsPerPixel < 32 || surface->format->BytesPerPixel < 4) + { + return; + } + uint32_t alpha = surface->format->Amask; + uint8_t* data = (uint8_t*)surface->pixels; + for (int y = 0; y < surface->h; y++) + { + for (int x = 0; x < surface->w; x++) + { + uint32_t a = alpha & *(uint32_t*)(data + y * surface->pitch + x * 4); + if (a == 0) + { + isOpaque = false; + if (hasSemiTransparency) + { + return; + } + } + else if (a < alpha) + { + hasSemiTransparency = true; + if (!isOpaque) + { + return; + } + } + } + } + return; +} + +bool HALSDL2::doSampleTouch(int32_t& x, int32_t& y) const +{ + x = _x - getCurrentSkinX(); + y = _y - getCurrentSkinY(); + + if (DISPLAY_ROTATION == rotate90) + { + int32_t tmp = x; + x = y; + y = DISPLAY_WIDTH - tmp; + } + return popTouch(); +} + +uint8_t HALSDL2::keyPressed = 0; + +bool HALSDL2::sampleKey(uint8_t& key) +{ + if (keyPressed) + { + key = keyPressed; + keyPressed = 0; + return true; + } + return false; +} + +bool HALSDL2::singleSteppingEnabled = false; +uint16_t HALSDL2::singleSteppingSteps = 0; + +void HALSDL2::taskEntry() +{ + uint32_t lastTick = SDL_GetTicks(); + while (isAlive) + { + SDL_Event event; + if (SDL_PollEvent(&event) == 1) + { + switch (event.type) + { + case SDL_MOUSEMOTION: + _xMouse = event.motion.x; + _yMouse = event.motion.y; + if (debugInfoEnabled) + { + updateTitle(); + } + if ((event.motion.state & SDL_BUTTON(SDL_BUTTON_LEFT)) != 0) + { + _x = _xMouse; + _y = _yMouse; + pushTouch(true); + } + if (isWindowBeingDragged) + { + int newMouseX; + int newMouseY; + SDL_GetGlobalMouseState(&newMouseX, &newMouseY); + SDL_SetWindowPosition(simulatorWindow, initialWindowX + (newMouseX - initialMouseX), initialWindowY + (newMouseY - initialMouseY)); + } + break; + + case SDL_MOUSEBUTTONDOWN: + SDL_CaptureMouse(SDL_TRUE); + if (event.button.button == SDL_BUTTON_LEFT) + { + _x = event.motion.x; + _y = event.motion.y; + pushTouch(true); + } + isWindowBeingDragged = (event.button.button == SDL_BUTTON_RIGHT); + if (isWindowBeingDragged) + { + SDL_GetWindowPosition(simulatorWindow, &initialWindowX, &initialWindowY); + SDL_GetGlobalMouseState(&initialMouseX, &initialMouseY); + } + break; + + case SDL_MOUSEBUTTONUP: + SDL_CaptureMouse(SDL_FALSE); + if (event.button.button == SDL_BUTTON_LEFT) + { + pushTouch(false); + } + if (isWindowBeingDragged) + { + int newMouseX; + int newMouseY; + SDL_GetGlobalMouseState(&newMouseX, &newMouseY); + SDL_SetWindowPosition(simulatorWindow, initialWindowX + (newMouseX - initialMouseX), initialWindowY + (newMouseY - initialMouseY)); + isWindowBeingDragged = false; + } + break; + + case SDL_TEXTINPUT: + if (strlen(event.text.text) == 1) + { + keyPressed = (uint8_t)(event.text.text[0]); + } + break; + + case SDL_KEYUP: + if (event.key.keysym.sym == SDLK_F1) + { + debugInfoEnabled = !debugInfoEnabled; + updateTitle(); + } + else if (event.key.keysym.sym == SDLK_F2) + { + setFlashInvalidatedAreas(!flashInvalidatedRect); + } + else if (event.key.keysym.sym == SDLK_F3) + { + if (event.key.keysym.mod & KMOD_CTRL) + { + // Repeat + saveNextScreenshots(50); + } + else if (event.key.keysym.mod & KMOD_SHIFT) + { + // clipboard + copyScreenshotToClipboard(); + } + else if (event.key.keysym.mod & KMOD_ALT) + { + // Do nothing + } + else if (event.key.keysym.mod & KMOD_GUI) + { + // Do nothing + } + else + { + // No modifiers + saveScreenshot(); + } + } + else if (event.key.keysym.sym == SDLK_F4) + { + if (currentSkin != 0 && currentSkin->surface) + { + isSkinActive = !isSkinActive; + } + else + { + isWindowBorderless = !isWindowBorderless; + } + recreateWindow(); + } + else if (event.key.keysym.sym == SDLK_ESCAPE) + { + isAlive = false; + } + else if (event.key.keysym.sym == SDLK_F5) + { + Application::getInstance()->changeToStartScreen(); + } + else if (event.key.keysym.sym == SDLK_F9) + { + setSingleStepping(!singleSteppingEnabled); + } + else if (event.key.keysym.sym == SDLK_F10) + { + if (singleSteppingEnabled) + { + singleSteppingSteps++; + } + } + break; + + case SDL_QUIT: + isAlive = false; + break; + + case SDL_WINDOWEVENT: + switch (event.window.event) + { + case SDL_WINDOWEVENT_EXPOSED: + // Window has been exposed and should be redrawn + if (simulatorWindow != NULL) + { + Rect display(0, 0, DISPLAY_WIDTH, DISPLAY_HEIGHT); + renderLCD_FrameBufferToMemory(display, doRotate(scaleTo24bpp(getTFTFrameBuffer(), lcd().framebufferFormat()))); + } + break; + case SDL_WINDOWEVENT_CLOSE: + // The window manager requests that the window be closed + isAlive = false; + break; + } + break; + default: + break; + } + } + else // No SDL event waiting + { + uint32_t thisTick = SDL_GetTicks(); + int msSinceLastTick = thisTick - lastTick; + lastTick = thisTick; + + msPassed += msSinceLastTick; + if (msPassed >= msBetweenTicks) + { + if (singleSteppingEnabled && singleSteppingSteps == 0) + { + // Eat up extra ms when waiting for next step + while (msPassed >= msBetweenTicks) + { + msPassed -= msBetweenTicks; + } + } + else + { + while (msPassed >= msBetweenTicks) + { + msPassed -= msBetweenTicks; + vSync(); + } + backPorchExited(); + frontPorchEntered(); + if (screenshotcount > 0) + { + screenshotcount--; + saveScreenshot(); + } + } + if (singleSteppingEnabled && singleSteppingSteps > 0) + { + singleSteppingSteps--; + } + } + else + { + // Sleep until we have the next tick + uint32_t delay = (uint32_t)(msBetweenTicks - msPassed); + // Due to rounding, delay might be zero. + SDL_Delay(delay == 0 ? 1 : delay); + } + } + } +} + +void HALSDL2::recreateWindow(bool updateContent /*= true*/) +{ +#if defined(WIN32) || defined(_WIN32) + mainThreadHandle = GetCurrentThreadId(); +#endif + + int windowX = SDL_WINDOWPOS_UNDEFINED; + int windowY = SDL_WINDOWPOS_UNDEFINED; + if (simulatorWindow != NULL) + { + // Save previous coordinates + SDL_GetWindowPosition(simulatorWindow, &windowX, &windowY); + SDL_DestroyRenderer(simulatorRenderer); + SDL_DestroyWindow(simulatorWindow); + } + int width = DISPLAY_WIDTH; + int height = DISPLAY_HEIGHT; + if (isSkinActive && currentSkin != 0) + { + width = currentSkin->surface->w; + height = currentSkin->surface->h; + } + if (isSkinActive && currentSkin != 0) + { + simulatorWindow = SDL_CreateShapedWindow(getWindowTitle(), windowX, windowY, width, height, SDL_WINDOW_BORDERLESS | (isWindowVisible ? 0 : SDL_WINDOW_HIDDEN)); + SDL_WindowShapeMode mode; + mode.mode = ShapeModeBinarizeAlpha; + mode.parameters.binarizationCutoff = 255; + SDL_SetWindowShape(simulatorWindow, currentSkin->surface, &mode); + SDL_SetWindowSize(simulatorWindow, width, height); + SDL_SetWindowPosition(simulatorWindow, windowX, windowY); + } + else + { + simulatorWindow = SDL_CreateWindow(getWindowTitle(), windowX, windowY, width, height, (isWindowBorderless ? SDL_WINDOW_BORDERLESS : 0) | (isWindowVisible ? 0 : SDL_WINDOW_HIDDEN)); + } + simulatorRenderer = SDL_CreateRenderer(simulatorWindow, -1, 0); + SDL_SetRenderDrawBlendMode(simulatorRenderer, SDL_BLENDMODE_ADD); + if (updateContent) + { + Rect display(0, 0, DISPLAY_WIDTH, DISPLAY_HEIGHT); + renderLCD_FrameBufferToMemory(display, doRotate(scaleTo24bpp(getTFTFrameBuffer(), lcd().framebufferFormat()))); + } + updateTitle(); + // Re-add window icon in case + SDL_Surface* iconSurface = SDL_CreateRGBSurfaceFrom(icon, 32, 32, 16, 32 * 2, 0xf800, 0x07e0, 0x001f, 0x0000); + SDL_SetWindowIcon(simulatorWindow, iconSurface); + SDL_FreeSurface(iconSurface); +} + +uint16_t* HALSDL2::getTFTFrameBuffer() const +{ + return tft; +} + +static Rect dirty; + +uint8_t* HALSDL2::scaleTo24bpp(uint16_t* src, Bitmap::BitmapFormat format) +{ + if (format == Bitmap::RGB888) + { + if (tft_framebuffer24_allocated) + { + delete tft_framebuffer24; + tft_framebuffer24_allocated = false; + } + tft_framebuffer24 = reinterpret_cast(src); + return tft_framebuffer24; + } + + if (!tft_framebuffer24_allocated) + { + tft_framebuffer24 = new uint8_t[HALSDL2__FRAME_BUFFER_WIDTH * HALSDL2__FRAME_BUFFER_HEIGHT * 3]; + tft_framebuffer24_allocated = true; + } + uint8_t* buffer = reinterpret_cast(src); + uint8_t* dst = tft_framebuffer24; + switch (format) + { + case Bitmap::BW: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcXbyte = 0; srcXbyte < HALSDL2__FRAME_BUFFER_WIDTH / 8; srcXbyte++) + { + uint8_t bufbyte = *buffer++; + for (int srcXpixel = 0; srcXpixel < 8; srcXpixel++) + { + uint8_t pixel = ((bufbyte << srcXpixel) & 0xFF) >> 7; + uint8_t pixelByte = pixel * 0xFF; + *dst++ = pixelByte; + *dst++ = pixelByte; + *dst++ = pixelByte; + } + } + // Check if there is a partial byte left + if (HALSDL2__FRAME_BUFFER_WIDTH % 8 != 0) + { + uint8_t bufbyte = *buffer++; + for (int srcXpixel = 0; srcXpixel < HALSDL2__FRAME_BUFFER_WIDTH % 8; srcXpixel++) + { + uint8_t pixel = ((bufbyte << srcXpixel) & 0xFF) >> 7; + uint8_t pixelByte = pixel * 0xFF; + *dst++ = pixelByte; + *dst++ = pixelByte; + *dst++ = pixelByte; + } + } + } + break; + + case Bitmap::GRAY2: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcXbyte = 0; srcXbyte < (HALSDL2__FRAME_BUFFER_WIDTH * 2) / 8; srcXbyte++) + { + uint8_t bufbyte = *buffer++; + for (int srcXpixel = 0; srcXpixel < 4; srcXpixel++) + { + uint8_t pixel = bufbyte & 3; + bufbyte >>= 2; + uint8_t pixelByte = pixel * 0x55; + *dst++ = pixelByte; + *dst++ = pixelByte; + *dst++ = pixelByte; + } + } + // Check if there is a partial byte left + if ((HALSDL2__FRAME_BUFFER_WIDTH * 2) % 8 != 0) + { + uint8_t bufbyte = *buffer++; + for (int srcXpixel = 0; srcXpixel < ((HALSDL2__FRAME_BUFFER_WIDTH * 2) % 8) / 2; srcXpixel++) + { + uint8_t pixel = bufbyte & 3; + bufbyte >>= 2; + uint8_t pixelByte = pixel * 0x55; + *dst++ = pixelByte; + *dst++ = pixelByte; + *dst++ = pixelByte; + } + } + } + break; + + case Bitmap::GRAY4: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcXbyte = 0; srcXbyte < (HALSDL2__FRAME_BUFFER_WIDTH * 4) / 8; srcXbyte++) + { + uint8_t bufbyte = *buffer++; + for (int srcXpixel = 0; srcXpixel < 2; srcXpixel++) + { + uint8_t pixel = bufbyte & 0xF; + bufbyte >>= 4; + uint8_t pixelByte = pixel * 0x11; + *dst++ = pixelByte; + *dst++ = pixelByte; + *dst++ = pixelByte; + } + } + // Check if there is a partial byte left + if ((HALSDL2__FRAME_BUFFER_WIDTH * 4) % 8 != 0) + { + uint8_t bufbyte = *buffer++; + for (int srcXpixel = 0; srcXpixel < ((HALSDL2__FRAME_BUFFER_WIDTH * 4) % 8) / 4; srcXpixel++) + { + uint8_t pixel = bufbyte & 0xF; + bufbyte >>= 4; + uint8_t pixelByte = pixel * 0x11; + *dst++ = pixelByte; + *dst++ = pixelByte; + *dst++ = pixelByte; + } + } + } + break; + + case Bitmap::ARGB2222: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcX = 0; srcX < HALSDL2__FRAME_BUFFER_WIDTH; srcX++) + { + uint16_t bufword = *buffer++; + uint8_t r = (bufword >> 4) & 0x3; + uint8_t g = (bufword >> 2) & 0x3; + uint8_t b = bufword & 0x3; + *dst++ = b * 0x55; + *dst++ = g * 0x55; + *dst++ = r * 0x55; + } + } + break; + + case Bitmap::ABGR2222: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcX = 0; srcX < HALSDL2__FRAME_BUFFER_WIDTH; srcX++) + { + uint16_t bufword = *buffer++; + uint8_t r = bufword & 0x3; + uint8_t g = (bufword >> 2) & 0x3; + uint8_t b = (bufword >> 4) & 0x3; + *dst++ = b * 0x55; + *dst++ = g * 0x55; + *dst++ = r * 0x55; + } + } + break; + + case Bitmap::RGBA2222: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcX = 0; srcX < HALSDL2__FRAME_BUFFER_WIDTH; srcX++) + { + uint16_t bufword = *buffer++; + uint8_t r = (bufword >> 6) & 0x3; + uint8_t g = (bufword >> 4) & 0x3; + uint8_t b = (bufword >> 2) & 0x3; + *dst++ = b * 0x55; + *dst++ = g * 0x55; + *dst++ = r * 0x55; + } + } + break; + + case Bitmap::BGRA2222: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcX = 0; srcX < HALSDL2__FRAME_BUFFER_WIDTH; srcX++) + { + uint16_t bufword = *buffer++; + uint8_t r = (bufword >> 2) & 0x3; + uint8_t g = (bufword >> 4) & 0x3; + uint8_t b = (bufword >> 6) & 0x3; + *dst++ = b * 0x55; + *dst++ = g * 0x55; + *dst++ = r * 0x55; + } + } + break; + + case Bitmap::RGB565: + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcX = 0; srcX < HALSDL2__FRAME_BUFFER_WIDTH; srcX++) + { + uint16_t bufword = *src++; + *dst++ = Color::getBlueFromRGB565(bufword); + *dst++ = Color::getGreenFromRGB565(bufword); + *dst++ = Color::getRedFromRGB565(bufword); + } + } + break; + + case Bitmap::ARGB8888: + { + uint32_t* src32 = reinterpret_cast(src); + for (int srcY = 0; srcY < HALSDL2__FRAME_BUFFER_HEIGHT; srcY++) + { + for (int srcX = 0; srcX < HALSDL2__FRAME_BUFFER_WIDTH; srcX++) + { + uint32_t pixel = *src32++; + uint8_t b = pixel & 0xFF; + uint8_t g = (pixel >> 8) & 0xFF; + uint8_t r = (pixel >> 16) & 0xFF; + *dst++ = b; + *dst++ = g; + *dst++ = r; + } + } + } + break; + case Bitmap::BW_RLE: + case Bitmap::RGB888: + case Bitmap::L8: + default: + assert(0 && "unsupported screen depth"); + break; + } + + return tft_framebuffer24; +} + +uint8_t* HALSDL2::doRotate(uint8_t* src) +{ + if (DISPLAY_ROTATION == rotate0 && DISPLAY_WIDTH == HALSDL2__FRAME_BUFFER_WIDTH) + { + // Height does not need to be exactly the same + return src; + } + if (!tft_display24_allocated) + { + tft_display24 = new uint8_t[DISPLAY_WIDTH * DISPLAY_HEIGHT * 3]; // 24bpp, hence *3 + tft_display24_allocated = true; + } + switch (DISPLAY_ROTATION) + { + case rotate0: + for (int16_t y = 0; y < DISPLAY_HEIGHT; y++) + { + for (int16_t x = 0; x < DISPLAY_WIDTH; x++) + { + for (int i = 0; i < 3; i++) + { + tft_display24[(x + y * DISPLAY_WIDTH) * 3 + i] = src[(x + y * HALSDL2__FRAME_BUFFER_WIDTH) * 3 + i]; + } + } + } + return tft_display24; + + case rotate90: + for (int16_t dstY = 0; dstY < DISPLAY_HEIGHT; dstY++) + { + const int16_t srcX = dstY; + for (int16_t dstX = 0; dstX < DISPLAY_WIDTH; dstX++) + { + const int16_t srcY = (DISPLAY_WIDTH - 1) - dstX; + for (int i = 0; i < 3; i++) + { + tft_display24[(dstX + dstY * DISPLAY_WIDTH) * 3 + i] = src[(srcX + srcY * HALSDL2__FRAME_BUFFER_WIDTH) * 3 + i]; + } + } + } + return tft_display24; + } + return 0; +} + +bool HALSDL2::printToFile(const char* filename) +{ + if (printFile) + { + fclose(printFile); + printFile = 0; + } + if (filename) + { +#ifdef __GNUC_ + printFile = fopen(filename, "w"); + return printFile != 0; +#else + return fopen_s(&printFile, filename, "w") == 0; +#endif + } + return true; +} + +void HALSDL2::setTFTFrameBuffer(uint16_t* adr) +{ + if (getFrameRefreshStrategy() != REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER) + { + // Save current framebuffer address + tft = adr; + renderLCD_FrameBufferToMemory(dirty, doRotate(scaleTo24bpp(adr, lcd().framebufferFormat()))); + } + else + { + // Wait for transfers to complete + while (frameBufferAllocator->hasBlockReadyForTransfer()) + { + FrameBufferAllocatorWaitOnTransfer(); + } + + // Always use the original tft buffer as screen memory GRAM + renderLCD_FrameBufferToMemory(dirty, doRotate(scaleTo24bpp(tft, lcd().framebufferFormat()))); + } + dirty = Rect(); +} + +void HALSDL2::flushFrameBuffer() +{ + Rect display(0, 0, DISPLAY_WIDTH, DISPLAY_HEIGHT); + flushFrameBuffer(display); +} + +static int transferThreadFunc(void* ptr) +{ + FrameBufferAllocator* fbAllocator = HAL::getInstance()->getFrameBufferAllocator(); + Bitmap::BitmapFormat framebufferFormat = HAL::getInstance()->lcd().framebufferFormat(); + while (1) + { + // Wait for blocks to transfer + SDL_SemWait(sem_transfer_ready); + + while (fbAllocator->hasBlockReadyForTransfer()) + { + Rect transfer_rect; + const uint8_t* src = fbAllocator->getBlockForTransfer(transfer_rect); + // touchgfx_printf("transfer: (%d,%d w%d,h%d)\n", transfer_rect.x, transfer_rect.y, transfer_rect.width, transfer_rect.height); + + switch (framebufferFormat) + { + case Bitmap::RGB565: + { + const uint16_t* src16 = (const uint16_t*)src; + uint16_t* dst16 = tft + transfer_rect.y * HALSDL2__FRAME_BUFFER_WIDTH + transfer_rect.x; + for (int srcY = 0; srcY < transfer_rect.height; srcY++) + { + for (int srcX = 0; srcX < transfer_rect.width; srcX++) + { + *dst16++ = *src16++; + } + dst16 += HALSDL2__FRAME_BUFFER_WIDTH - transfer_rect.width; + } + + break; + } + case Bitmap::RGB888: + { + uint8_t* dst = (uint8_t*)tft + (transfer_rect.y * HALSDL2__FRAME_BUFFER_WIDTH + transfer_rect.x) * 3; + for (int srcY = 0; srcY < transfer_rect.height; srcY++) + { + for (int srcX = 0; srcX < transfer_rect.width; srcX++) + { + *dst++ = *src++; + *dst++ = *src++; + *dst++ = *src++; + } + dst += (HALSDL2__FRAME_BUFFER_WIDTH - transfer_rect.width) * 3; + } + + break; + } + default: + assert(!"HALSDL2::REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER only supports 16bit or 24bit framebuffer"); + break; + } + fbAllocator->freeBlockAfterTransfer(); + } + + // Signal drawing part + if (SDL_SemValue(sem_transfer_done) == 0) + { + SDL_SemPost(sem_transfer_done); + } + } +} + +void FrameBufferAllocatorWaitOnTransfer() +{ + SDL_SemWait(sem_transfer_done); +} + +void FrameBufferAllocatorSignalBlockDrawn() +{ + // Signal transfer part + if (SDL_SemValue(sem_transfer_ready) == 0) + { + SDL_SemPost(sem_transfer_ready); + } +} + +void HALSDL2::flushFrameBuffer(const Rect& rect) +{ + if (flashInvalidatedRect) + { + SDL_Rect flashRect; + flashRect.x = rect.x + getCurrentSkinX(); + flashRect.y = rect.y + getCurrentSkinY(); + flashRect.w = rect.width; + flashRect.h = rect.height; + + SDL_SetRenderDrawBlendMode(simulatorRenderer, SDL_BLENDMODE_BLEND); + SDL_SetRenderDrawColor(simulatorRenderer, 0, 0, 0, 127); + SDL_RenderFillRect(simulatorRenderer, &flashRect); + SDL_RenderPresent(simulatorRenderer); + SDL_SetRenderDrawBlendMode(simulatorRenderer, SDL_BLENDMODE_BLEND); + SDL_SetRenderDrawColor(simulatorRenderer, 255, 255, 255, 127); + SDL_RenderFillRect(simulatorRenderer, &flashRect); + SDL_RenderPresent(simulatorRenderer); + } + + if (getFrameRefreshStrategy() != REFRESH_STRATEGY_PARTIAL_FRAMEBUFFER) + { + dirty.expandToFit(rect); + } + else + { + frameBufferAllocator->markBlockReadyForTransfer(); + // For testing during transfers. + // renderLCD_FrameBufferToMemory(dirty, doRotate(scaleTo24bpp(tft, lcd().framebufferFormat()))); + } + HAL::flushFrameBuffer(rect); +} + +void HALSDL2::setVsyncInterval(float ms) +{ + msBetweenTicks = ms; + msPassed = 0.0f; +} + +void HALSDL2::saveScreenshot(char* folder, char* filename) +{ + const char* dir = "screenshots"; +#if defined(WIN32) || defined(_WIN32) + CreateDirectory(dir, 0); +#elif defined(__GNUC__) + mkdir(dir, S_IRWXU | S_IRWXG | S_IROTH | S_IXOTH); +#endif + + char fullPathAndName[500]; + if (folder) + { + sprintf_s(fullPathAndName, sizeof(fullPathAndName), "%s/%s", dir, folder); +#if defined(WIN32) || defined(_WIN32) + CreateDirectory(fullPathAndName, 0); +#elif defined(__GNUC__) + mkdir(fullPathAndName, S_IRWXU | S_IRWXG | S_IROTH | S_IXOTH); +#endif + sprintf_s(fullPathAndName, sizeof(fullPathAndName), "%s/%s/%s", dir, folder, filename); + } + else + { + sprintf_s(fullPathAndName, sizeof(fullPathAndName), "%s/%s", dir, filename); + } + + int width; + int height; + if (SDL_GetRendererOutputSize(simulatorRenderer, &width, &height) == 0) + { + // Create an empty surface that will be used to create the screenshot bmp file + SDL_Surface* windowSurface = SDL_CreateRGBSurface(0, width, height, 32, 0x00ff0000, 0x0000ff00, 0x000000ff, 0xff000000); + if (windowSurface != 0) + { + // Read the pixels from the current render target and save them onto the surface + SDL_RenderReadPixels(simulatorRenderer, NULL, SDL_GetWindowPixelFormat(simulatorWindow), windowSurface->pixels, windowSurface->pitch); + + // Create the bmp screenshot file + SDL_SaveBMP(windowSurface, fullPathAndName); + + // Destroy the screenshot surface + SDL_FreeSurface(windowSurface); + } + } +} + +void HALSDL2::saveScreenshot() +{ + static char lastBaseName[20] = { 0 }; + static int counter = 0; + + // current date/time based on current system + time_t t = time(0); + tm localt; + localtime_s(&localt, &t); + + char baseName[20]; // "img_YYYYMMDD_HHMMSS" is 19 long + sprintf_s(baseName, 20, "img_%04d%02d%02d_%02d%02d%02d", + 1900 + localt.tm_year, localt.tm_mon + 1, localt.tm_mday, + localt.tm_hour, localt.tm_min, localt.tm_sec); + + char fileName[100]; + if (strncmp(baseName, lastBaseName, sizeof(baseName)) == 0) + { + // Same as previous time stamp. Add counter. + counter++; + sprintf_s(fileName, sizeof(fileName), "%s_%d.bmp", baseName, counter); + } + else + { + // New time stamp. Save it and clear counter. + strncpy_s(lastBaseName, sizeof(lastBaseName), baseName, sizeof(baseName)); + counter = 0; + sprintf_s(fileName, sizeof(fileName), "%s.bmp", baseName); + } + + saveScreenshot(0, fileName); +} + +void HALSDL2::saveNextScreenshots(int n) +{ + screenshotcount += n; +} + +void HALSDL2::copyScreenshotToClipboard() +{ +#ifdef __linux__ + touchgfx_printf("Copying to clipboard has not been implemented for Linux\n"); +#else + if (!OpenClipboard(NULL)) + { + touchgfx_printf("Unable to OpenClipboard\n"); + return; + } + + if (!EmptyClipboard()) + { + touchgfx_printf("Unable to EmptyClipboard\n"); + return; + } + + uint8_t* buffer24 = doRotate(scaleTo24bpp(getTFTFrameBuffer(), lcd().framebufferFormat())); + DWORD size_pixels = DISPLAY_WIDTH * DISPLAY_HEIGHT * 3; + + HGLOBAL hMem = GlobalAlloc(GHND, sizeof(BITMAPV5HEADER) + size_pixels); + if (!hMem) + { + touchgfx_printf("Error allocating memory for bitmap data"); + return; + } + + BITMAPV5HEADER* hdr = (BITMAPV5HEADER*)GlobalLock(hMem); + if (!hdr) + { + touchgfx_printf("Error locking memory for bitmap data"); + GlobalFree(hMem); + return; + } + + memset(hdr, 0, sizeof(BITMAPV5HEADER)); + + hdr->bV5Size = sizeof(BITMAPV5HEADER); + hdr->bV5Width = DISPLAY_WIDTH; + hdr->bV5Height = -DISPLAY_HEIGHT; + hdr->bV5Planes = 1; + hdr->bV5BitCount = 24; + hdr->bV5Compression = BI_RGB; + hdr->bV5SizeImage = size_pixels; + hdr->bV5Intent = LCS_GM_GRAPHICS; + hdr->bV5CSType = 0x57696E20; + + CopyMemory(hdr + 1, buffer24, size_pixels); + GlobalUnlock(hMem); + + if (!SetClipboardData(CF_DIBV5, hMem)) + { + touchgfx_printf("Unable to SetClipboardData\n"); + } + + CloseClipboard(); +#endif +} + +void HALSDL2::setFlashInvalidatedAreas(bool flash /*= true*/) +{ + flashInvalidatedRect = flash; + updateTitle(); +} + +void HALSDL2::setSingleStepping(bool singleStepping /*= true*/) +{ + singleSteppingEnabled = singleStepping; + singleSteppingSteps = 0; + updateTitle(); +} + +bool HALSDL2::isSingleStepping() +{ + return singleSteppingEnabled; +} + +void HALSDL2::singleStep(uint16_t steps /*= 1*/) +{ + if (singleSteppingEnabled) + { + singleSteppingSteps += steps; + } +} + +#ifdef __linux__ +void simulator_enable_stdio() +{ +} + +void simulator_printf(const char* format, va_list pArg) +{ + vprintf(format, pArg); + HALSDL2* hal = static_cast(HAL::getInstance()); + if (hal->getPrintFile()) + { + vfprintf(hal->getPrintFile(), format, pArg); + } +} +#else +char** HALSDL2::getArgv(int* argc) +{ + LPWSTR cmdline = GetCommandLineW(); + LPWSTR* argvw = CommandLineToArgvW(cmdline, argc); + char** argv = new char*[*argc]; + for (int i = 0; i < *argc; i++) + { + char buffer[1000]; + size_t numChars = wcslen(argvw[0]) + 1; + wcstombs_s(&numChars, buffer, sizeof(buffer), argvw[i], numChars); + argv[i] = new char[numChars + 1]; + memcpy_s(argv[i], numChars, buffer, numChars); + argv[i][numChars] = '\0'; + } + return argv; +} + +void simulator_enable_stdio() +{ +#ifdef __GNUC__ +#define freopen_s(pFile, filename, mode, pStream) (((*(pFile)) = freopen((filename), (mode), (pStream))) == NULL) +#endif + HALSDL2* hal = static_cast(HAL::getInstance()); + if (hal->getConsoleVisible()) + { + HWND consoleHwnd = GetConsoleWindow(); // Get handle of console window + if (!consoleHwnd) // No console window yet? + { + HWND activeHwnd = GetActiveWindow(); // Remember which window is active + + AllocConsole(); // Allocate a new console + isConsoleAllocated = true; + consoleHwnd = GetConsoleWindow(); // Get handle of console window + + FILE* dummy; + freopen_s(&dummy, "CONIN$", "r", stdin); // Redirect stdin/stdout/stderr to the new console + freopen_s(&dummy, "CONOUT$", "w", stdout); + freopen_s(&dummy, "CONOUT$", "w", stderr); + + SwitchToThisWindow(activeHwnd, true); // Switch back to the originally active window + } + if (consoleHwnd) + { + ShowWindow(consoleHwnd, SW_SHOW); // Show/hide it! + } + } + else + { + HWND consoleHwnd = GetConsoleWindow(); // Get handle of console window + if (consoleHwnd && isConsoleAllocated) + { + ShowWindow(consoleHwnd, SW_HIDE); + } + } +} + +void simulator_printf(const char* format, va_list pArg) +{ + // Create a console window, if window is visible. + simulator_enable_stdio(); + if (GetConsoleWindow()) + { + vprintf(format, pArg); + } + HALSDL2* hal = static_cast(HAL::getInstance()); + if (hal && hal->getPrintFile()) + { + vfprintf(hal->getPrintFile(), format, pArg); + } +} +#endif + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.cpp b/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.cpp new file mode 100644 index 0000000..6872558 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/HALSDL2_icon.cpp @@ -0,0 +1,53 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +uint16_t HALSDL2::icon[] = { + 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, + 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x3dbd, + 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bc, 0x45bd, 0x3dbd, 0x45bc, + 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x45bd, + 0x3dbd, 0x45bc, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x3d9c, 0x3dbc, 0x3d9c, 0x459c, 0x3dbc, 0x3d9c, 0x459c, 0x3dbc, 0x45bd, 0x3dbd, + 0x3dbd, 0x45bd, 0x45bd, 0x461e, 0x461e, 0x461e, 0x4e1f, 0x461e, 0x461e, 0x4e1e, 0x461f, 0x461e, 0x4e1e, 0x461e, 0x461f, 0x4e1e, 0x461e, 0x461e, 0x4e1f, 0x461e, 0x461e, 0x4e1e, 0x461f, 0x461e, 0x461e, 0x461e, 0x461f, 0x461e, 0x461e, 0x45bd, 0x3dbd, 0x45bd, + 0x3dbd, 0x45bd, 0x3d7c, 0x2c16, 0x2394, 0x23b4, 0x23b5, 0x23b4, 0x23b4, 0x23b5, 0x23b4, 0x2394, 0x23b4, 0x23b4, 0x23b5, 0x23b4, 0x23b4, 0x23b5, 0x23b4, 0x23b4, 0x23b5, 0x23b4, 0x23b4, 0x23b5, 0x23b4, 0x23b4, 0x23b4, 0x2395, 0x3416, 0x3d7c, 0x3dbd, 0x45bc, + 0x3d9c, 0x461e, 0x2b93, 0x18e8, 0x52ae, 0x4a8e, 0x528e, 0x528e, 0x4a8e, 0x528e, 0x528e, 0x52ae, 0x52ae, 0x52ae, 0x4a8e, 0x528e, 0x528e, 0x4a8e, 0x528e, 0x528e, 0x528e, 0x4a8e, 0x528e, 0x528e, 0x528e, 0x528e, 0x4a8e, 0x52ae, 0x18e7, 0x2b93, 0x461e, 0x3d9c, + 0x3d9c, 0x461e, 0x1af1, 0x6b50, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffdf, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6350, 0x1af1, 0x461f, 0x3d9c, + 0x3d9c, 0x463f, 0x1af2, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x5b71, 0x092a, 0x322d, 0xef9e, 0xffff, 0xffff, 0xf7df, 0x5e1d, 0x45bc, 0x765d, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af2, 0x463f, 0x459c, + 0x459c, 0x463f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xb5d8, 0x00c8, 0x0088, 0x7c54, 0xffff, 0xffff, 0x9ebe, 0x2d9c, 0x359d, 0xbf3f, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af1, 0x463f, 0x3d9c, + 0x3d9c, 0x461f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x42cf, 0x0087, 0x326d, 0xffff, 0xefbf, 0x45dd, 0x359d, 0x6e3d, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af1, 0x461f, 0x459c, + 0x3d9c, 0x463f, 0x1af2, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xc65a, 0x0047, 0x9d57, 0xffff, 0x8e9e, 0x359c, 0x3d9d, 0xcf5f, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af2, 0x463f, 0x3d9c, + 0x459c, 0x463f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x8495, 0xffdf, 0xe7bf, 0x45bd, 0x359c, 0x765e, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af1, 0x463f, 0x459c, + 0x3d9c, 0x461f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x7e7d, 0x359d, 0x45bd, 0xdf9f, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af1, 0x461f, 0x3d9c, + 0x3d9c, 0x463f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x5e1d, 0x359d, 0x4ddd, 0xf7ff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af2, 0x463e, 0x459c, + 0x459c, 0x463f, 0x1af2, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xd6dc, 0xffff, 0xc73f, 0x3d9c, 0x359c, 0x96be, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af2, 0x461f, 0x3d9c, + 0x3d9c, 0x461f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xdefc, 0x0109, 0xd69b, 0xffff, 0x6e3d, 0x359d, 0x45bd, 0xe7bf, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af1, 0x463f, 0x459c, + 0x3d9c, 0x4e3f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x5b71, 0x0047, 0x4b10, 0xffff, 0xd77f, 0x3dbd, 0x359d, 0x867e, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af1, 0x463f, 0x3d9c, + 0x3d9c, 0x463f, 0x1af1, 0x6b70, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xc65a, 0x0109, 0x00c8, 0x6391, 0xffff, 0xffff, 0x869e, 0x359c, 0x3dbd, 0xd77f, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x6b70, 0x1af2, 0x461e, 0x459c, + 0x3d9c, 0x461f, 0x1af2, 0x6b70, 0xffff, 0xffdf, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x324d, 0x0047, 0x092a, 0xe73d, 0xffff, 0xffff, 0xe7bf, 0x459c, 0x2d5c, 0x661d, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffdf, 0xffff, 0x6b50, 0x1af2, 0x463f, 0x3d9c, + 0x459c, 0x4e3f, 0x1af1, 0x7391, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xd69b, 0xc65a, 0xe73d, 0xffff, 0xffff, 0xffff, 0xffff, 0xefff, 0xd7df, 0xdfdf, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x7391, 0x1af1, 0x463e, 0x459d, + 0x3d9c, 0x461e, 0x2332, 0x31ab, 0x9d16, 0x9cf6, 0x9cf6, 0x9cf6, 0x9cf6, 0x9cf6, 0x9cf6, 0xa577, 0xad77, 0xa557, 0x94f6, 0x9cf6, 0x9cf6, 0x9cf6, 0xa516, 0xa536, 0xa516, 0x9cf6, 0x9cf6, 0x9cf6, 0x9cf6, 0x9cf6, 0x94f6, 0x9d16, 0x31cb, 0x2332, 0x461e, 0x3d9c, + 0x3d9c, 0x461e, 0x2b73, 0x08c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00a8, 0x00a8, 0x00a8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00a8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x00c8, 0x08c8, 0x00c8, 0x08a7, 0x2b73, 0x461e, 0x3d9d, + 0x3d9d, 0x45fe, 0x2b94, 0x10a7, 0x1909, 0x18e8, 0x1908, 0x10e8, 0x18e8, 0x1908, 0x10e8, 0x18e8, 0x1908, 0x18e8, 0x18e8, 0x1908, 0x1908, 0x10e8, 0x18e8, 0x1908, 0x10e8, 0x18e8, 0x1908, 0x10e8, 0x1908, 0x10e8, 0x1908, 0x1909, 0x10a7, 0x2b94, 0x45fe, 0x3d9c, + 0x45bd, 0x45dd, 0x3d7c, 0x3415, 0x2bf5, 0x3416, 0x2bf5, 0x3416, 0x33f5, 0x2c16, 0x3415, 0x2bf5, 0x2c15, 0x2c15, 0x2bf5, 0x33f5, 0x2c15, 0x33f5, 0x3415, 0x2c15, 0x2bf5, 0x3415, 0x33f5, 0x2c15, 0x33f5, 0x33f5, 0x2c16, 0x2bf5, 0x3416, 0x3d7c, 0x45dd, 0x45bd, + 0x3dbd, 0x3dbd, 0x45dd, 0x45fe, 0x461e, 0x45fe, 0x461e, 0x45fe, 0x461e, 0x45fe, 0x45fe, 0x461e, 0x45fe, 0x461e, 0x461e, 0x45fe, 0x461e, 0x45fe, 0x461e, 0x45ff, 0x461e, 0x45fe, 0x461e, 0x461e, 0x45fe, 0x461e, 0x461e, 0x45fe, 0x45fe, 0x45dd, 0x3dbd, 0x3dbd, + 0x3dbd, 0x45bc, 0x3dbd, 0x3d9c, 0x3dbd, 0x3dbd, 0x3d9d, 0x3dbc, 0x3d9d, 0x3dbd, 0x3dbd, 0x3d9d, 0x459d, 0x3dbd, 0x3d9d, 0x3dbd, 0x3d9d, 0x3dbd, 0x3d9d, 0x3d9d, 0x3dbd, 0x3d9d, 0x3d9d, 0x3dbd, 0x3d9d, 0x3d9d, 0x3dbd, 0x3dbc, 0x3d9c, 0x45bd, 0x3dbd, 0x45bc, + 0x45bd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, + 0x3dbd, 0x3dbd, 0x45bc, 0x3dbd, 0x45bc, 0x45bc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbc, 0x45bd, 0x3dbd, 0x3dbc, 0x45bd, 0x45bc, 0x3dbc, 0x45bd, 0x45bc, 0x3dbc, 0x45bd, 0x45bc, 0x3dbd, 0x45bc, 0x45bd, 0x3dbd, 0x3dbc, 0x45bd, 0x3dbd, 0x3dbc, + 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x3dbc, 0x3dbd, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbc, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbd, 0x3dbd, 0x3dbd, 0x3dbd, 0x3dbd, 0x45bd, 0x3dbc, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, + 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x45bc, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bc, 0x3dbd, 0x3dbd, 0x45bd, 0x45bd, 0x45bc, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbc, 0x45bd, 0x45bd, 0x45bc, 0x45bd, 0x3dbd, 0x45bd, 0x45bd, 0x3dbd, 0x45bd, 0x3dbd, 0x45bd, 0x3dbd +}; + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.cpp b/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.cpp new file mode 100644 index 0000000..e75eebe --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/platform/hal/simulator/sdl2/OSWrappers.cpp @@ -0,0 +1,68 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +static SDL_mutex* s_FrameBufferLock = NULL; +static bool framebufferLocked = false; + +void OSWrappers::initialize() +{ + atexit(deinitialize); + // Setup framebuffer lock + s_FrameBufferLock = SDL_CreateMutex(); + framebufferLocked = false; +} + +void OSWrappers::deinitialize() +{ + if (s_FrameBufferLock) + { + SDL_DestroyMutex(s_FrameBufferLock); + s_FrameBufferLock = NULL; + } +} + +void OSWrappers::takeFrameBufferSemaphore() +{ + assert(!framebufferLocked && "Framebuffers already locked"); + framebufferLocked = true; + SDL_LockMutex(s_FrameBufferLock); +} + +void OSWrappers::giveFrameBufferSemaphore() +{ + assert(framebufferLocked && "Framebuffers not previously locked"); + framebufferLocked = false; + SDL_UnlockMutex(s_FrameBufferLock); +} + +void OSWrappers::waitForVSync() +{ +} + +void OSWrappers::tryTakeFrameBufferSemaphore() +{ +} + +void OSWrappers::giveFrameBufferSemaphoreFromISR() +{ +} + +void OSWrappers::taskYield() +{ +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.cpp new file mode 100644 index 0000000..d904abd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/CacheableContainer.cpp @@ -0,0 +1,110 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +CacheableContainer::CacheableContainer() + : Container(), + cachedBitmapId(BITMAP_INVALID), + cachedImage(), + isCachedMode(false), + childWasInvalidated(false) +{ +} + +void CacheableContainer::setCacheBitmap(BitmapId bitmapId) +{ + Bitmap bitmap(bitmapId); + + cachedBitmapId = BITMAP_INVALID; + + /* Accept only dynamic bitmaps */ + if (!Bitmap::dynamicBitmapGetAddress(bitmapId)) + { + return; + } + + /* Retrieve the auxiliary LCD implementation attached to HA */ + LCD* auxLCD = HAL::getInstance()->getAuxiliaryLCD(); + + /* Dynamic bitmap and framebuffer should be of the same format */ + if (bitmap.getFormat() == HAL::lcd().framebufferFormat() || + (auxLCD && bitmap.getFormat() == auxLCD->framebufferFormat())) + { + cachedBitmapId = bitmapId; + cachedImage.setBitmap(Bitmap(cachedBitmapId)); + } +} + +BitmapId CacheableContainer::getCacheBitmap() const +{ + return cachedBitmapId; +} + +void CacheableContainer::updateCache() +{ + updateCache(Rect()); +} + +void CacheableContainer::updateCache(const Rect& invalidatedArea) +{ + if (isCachedMode && (cachedBitmapId != BITMAP_INVALID)) + { + /* will call Container::draw(invalidatedArea) to render all widgets into the dynamic bitmap */ + HAL::getInstance()->drawDrawableInDynamicBitmap(*this, cachedBitmapId, invalidatedArea); + childWasInvalidated = false; + } +} + +void CacheableContainer::enableCachedMode(bool enable) +{ + isCachedMode = enable; +} + +void CacheableContainer::invalidateRect(Rect& invalidatedArea) const +{ + Container::invalidateRect(invalidatedArea); + + if (isCachedMode && (cachedBitmapId != BITMAP_INVALID)) + { + const_cast(this)->childWasInvalidated = true; + } +} + +bool CacheableContainer::setSolidRect(const Rect& solidRect) const +{ + return Bitmap::dynamicBitmapSetSolidRect(cachedBitmapId, solidRect); +} + +bool CacheableContainer::isChildInvalidated() const +{ + return childWasInvalidated; +} + +void CacheableContainer::setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement) +{ + if (isCachedMode && (cachedBitmapId != BITMAP_INVALID) && isVisible()) + { + Rect r = getAbsoluteRect(); + cachedImage.setPosition(r.x, r.y, r.width, r.height); + cachedImage.setupDrawChain(invalidatedArea, nextPreviousElement); + } + else + { + Container::setupDrawChain(invalidatedArea, nextPreviousElement); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.cpp new file mode 100644 index 0000000..549e7eb --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Container.cpp @@ -0,0 +1,349 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +bool Container::contains(const Drawable& d) +{ + bool found = false; + Drawable* head = firstChild; + while (head && !found) + { + found = (head == &d); + head = head->nextSibling; + } + return found; +} + +void Container::add(Drawable& d) +{ + assert(&d != this && "Cannot add Drawable to self"); + assert(d.parent == 0 && "Cannot add Drawable multiple times"); + + // Initialize d to have this as parent and no sibling. + d.parent = this; + d.nextSibling = 0; + + // Check if d is the first child to be added (container is empty) + if (!firstChild) + { + firstChild = &d; + } + else + { + Drawable* head = firstChild; + // Skip to end of currently added children + while (head->nextSibling) + { + assert(head != &d && "Cannot add Drawable multiple times"); + head = head->nextSibling; + } + assert(head != &d && "Cannot add Drawable multiple times"); + // Make last child now point to d. + head->nextSibling = &d; + } +} + +void Container::remove(Drawable& d) +{ + if (!firstChild) + { + // No children + return; + } + + if (&d == firstChild) + { + // d is first child. + d.parent = 0; + if (!d.nextSibling) + { + // d was only child, so now this container is empty + firstChild = 0; + } + else + { + firstChild = d.nextSibling; + d.nextSibling = 0; + } + return; + } + Drawable* tmp = firstChild; + + while (tmp) + { + if (tmp->nextSibling == &d) + { + tmp->nextSibling = d.nextSibling; + d.parent = 0; + d.nextSibling = 0; + return; + } + else + { + tmp = tmp->nextSibling; + } + } +} + +void Container::removeAll() +{ + while (firstChild) + { + Drawable* d = firstChild; + firstChild = firstChild->nextSibling; + d->parent = 0; + d->nextSibling = 0; + } +} + +void Container::unlink() +{ + firstChild = 0; +} + +void Container::draw(const Rect& invalidatedArea) const +{ + // The draw function of Container is not normally used. Containers do not per default + // appear in the draw chain, since they are normally invisible themselves. However, + // if someone decides to call draw on a container, at least do something useful (draw children). + if (!isVisible() || !firstChild) + { + // Nothing to draw + return; + } + + Rect tmp = invalidatedArea; + Drawable* d = firstChild; + while (d) + { + if (d->isVisible()) + { + Rect drawableRegion = tmp & d->getRect(); + if (!drawableRegion.isEmpty()) + { + // This child has a non-empty intersection with the invalidated area. + // Convert region to the Drawable's coordinate system and draw. + drawableRegion.x -= d->getX(); + drawableRegion.y -= d->getY(); + d->draw(drawableRegion); + } + } + d = d->nextSibling; + } +} + +void Container::getLastChild(int16_t x, int16_t y, Drawable** last) +{ + // This function is used to obtain the drawable that should receive a click/drag/gesture event. + // Find the last child (ie. the last child that was added, ie. the "front-most" drawable) covering + // the specified coords. + if (isTouchable()) + { + // If the container itself is touchable, result so far is "this". Might be overridden by a child. + *last = this; + } + + Drawable* d = firstChild; + while (d) + { + // Iterate over children. + if (d->isVisible() && d->getRect().intersect(x, y)) + { + int16_t xadj = x - d->getX(); + int16_t yadj = y - d->getY(); + d->getLastChild(xadj, yadj, last); + } + d = d->nextSibling; + } +} + +void Container::getLastChildNear(int16_t x, int16_t y, Drawable** last, int16_t* fingerAdjustmentX, int16_t* fingerAdjustmentY) +{ + const int fingerSize = HAL::getInstance()->getFingerSize(); + *fingerAdjustmentX = 0; + *fingerAdjustmentY = 0; + + *last = 0; + Container::getLastChild(x, y, last); + + const int fingerSizeDistance = 3; // Up to this number is not multi-sampled + if (fingerSize > fingerSizeDistance) + { + const Rect meAbsRect = getAbsoluteRect(); + + uint32_t bestDistance = 0xFFFFFFFF; + Drawable* previous = 0; // Speed up calculations if we hit the same drawable on next sample + if (*last) + { + // Touched a drawable, but perhaps there is a better alternative + previous = *last; + Rect absRect = (*last)->getAbsoluteRect(); + int dx = (x + meAbsRect.x) - (absRect.x + (absRect.width / 2)); + int dy = (y + meAbsRect.y) - (absRect.y + (absRect.height / 2)); + bestDistance = dx * dx + dy * dy; + } + + const int samplePoints[2][4][2] = { { { 0, -1 }, { -1, 0 }, { 1, 0 }, { 0, 1 } }, // above, left, right, below + { { -1, -1 }, { 1, -1 }, { -1, 1 }, { 1, 1 } } }; // up-left, up-right, down-left and down-right + const int maxRings = 3; + const int numRings = MIN(maxRings, (fingerSize - 1) / fingerSizeDistance); + for (int ring = 0; ring < numRings; ring++) + { + // For each 'ring' "distance" increases up to "fingerSize": + int distance = fingerSize * (ring + 1) / numRings; + for (int sampleIndex = 0; sampleIndex < 4; sampleIndex++) + { + const int* xy = samplePoints[ring % 2][sampleIndex]; + int16_t deltaX = xy[0] * distance; + int16_t deltaY = xy[1] * distance; + if (rect.intersect(x + deltaX, y + deltaY)) + { + Drawable* drawable = 0; + Container::getLastChild(x + deltaX, y + deltaY, &drawable); + if (drawable && drawable != previous) + { + previous = drawable; + Rect absRect = drawable->getAbsoluteRect(); + // Find distance to center of drawable + int dx = (x + meAbsRect.x) - (absRect.x + (absRect.width / 2)); + int dy = (y + meAbsRect.y) - (absRect.y + (absRect.height / 2)); + uint32_t dist = dx * dx + dy * dy; + // Check if this drawable center is closer than the previous + if (dist < bestDistance) + { + bestDistance = dist; + *last = drawable; + *fingerAdjustmentX = deltaX; + *fingerAdjustmentY = deltaY; + } + } + } + } + } + } +} + +Rect Container::getSolidRect() const +{ + return Rect(); +} + +Rect Container::getContainedArea() const +{ + Drawable* d = firstChild; + Rect contained; + while (d) + { + contained.expandToFit(d->getRect()); + d = d->nextSibling; + } + return contained; +} + +void Container::moveChildrenRelative(int16_t deltaX, int16_t deltaY) +{ + Drawable* d = firstChild; + while (d) + { + d->moveRelative(deltaX, deltaY); + d = d->nextSibling; + } +} + +void Container::forEachChild(GenericCallback* function) +{ + Drawable* d = firstChild; + while (d) + { + function->execute(*d); + d = d->nextSibling; + } +} + +void Container::invalidateContent() const +{ + Drawable* d = firstChild; + while (d) + { + d->invalidateContent(); + d = d->nextSibling; + } +} + +void Container::insert(Drawable* previous, Drawable& d) +{ + if (!firstChild) + { + // Insert as only element + add(d); + return; + } + else if (!previous) + { + // Insert as head element + d.nextSibling = firstChild; + firstChild = &d; + d.parent = this; + } + else + { + Drawable* tmp = firstChild; + while (tmp) + { + if (tmp == previous) + { + d.nextSibling = tmp->nextSibling; + tmp->nextSibling = &d; + d.parent = this; + return; + } + tmp = tmp->nextSibling; + } + } +} + +void Container::setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement) +{ + // This function adds the children of this container to the list of drawables to draw. + if (!isVisible()) + { + // If this container itself is not visible, do not add anyone to draw chain. + return; + } + + if (!firstChild) + { + // If this container is empty, do not add anyone. + return; + } + Drawable* d = firstChild; + while (d) + { + if (d->isVisible()) + { + // Only drawables intersecting with the specified invalidated area will be added. + Rect drawableRegion = invalidatedArea & d->getRect(); + if (!drawableRegion.isEmpty()) + { + drawableRegion.x -= d->getX(); + drawableRegion.y -= d->getY(); + d->setupDrawChain(drawableRegion, nextPreviousElement); + } + } + d = d->nextSibling; + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.cpp new file mode 100644 index 0000000..f8afe67 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ListLayout.cpp @@ -0,0 +1,246 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +class AdjustElements +{ +public: + AdjustElements(Drawable* d = 0, Direction dir = SOUTH) + : insertedCoord(0), + newElementPassed(false), + newElement(d), + direction(dir) + { + } + + void handleInsert(Drawable& d) + { + if (!newElementPassed) + { + if (newElement == &d) + { + newElementPassed = true; + } + else + { + if (direction == SOUTH) + { + insertedCoord = d.getY() + d.getHeight(); + } + else if (direction == EAST) + { + insertedCoord = d.getX() + d.getWidth(); + } + } + } + else + { + if (direction == SOUTH) + { + d.setY(d.getY() + newElement->getHeight()); + } + else if (direction == EAST) + { + d.setX(d.getX() + newElement->getWidth()); + } + } + } + + void handleRemove(Drawable& d) + { + if (!newElementPassed) + { + if (newElement == &d) + { + newElementPassed = true; + } + } + else + { + if (direction == SOUTH) + { + d.setY(d.getY() - newElement->getHeight()); + } + else if (direction == EAST) + { + d.setX(d.getX() - newElement->getWidth()); + } + } + if (newElement != &d) + { + if (direction == SOUTH) + { + if (d.getWidth() > insertedCoord) + { + insertedCoord = d.getWidth(); + } + } + else if (direction == EAST) + { + if (d.getHeight() > insertedCoord) + { + insertedCoord = d.getHeight(); + } + } + } + } + + int16_t insertedCoord; + bool newElementPassed; + +private: + Drawable* newElement; + Direction direction; +}; + +void ListLayout::internalAddElementAt(Drawable& d, int16_t coord) +{ + switch (direction) + { + case SOUTH: + if (rect.width < d.getWidth()) + { + rect.width = d.getWidth(); + } + rect.height += d.getHeight(); + d.setXY(0, coord); + offset += d.getHeight(); + break; + case EAST: + if (rect.height < d.getHeight()) + { + rect.height = d.getHeight(); + } + rect.width += d.getWidth(); + d.setXY(coord, 0); + offset += d.getWidth(); + break; + case NORTH: + case WEST: + default: + break; + } +} + +void ListLayout::internalAddElement(Drawable& d) +{ + internalAddElementAt(d, offset); +} + +void ListLayout::internalRemoveElement(Drawable& d, int16_t coord) +{ + switch (direction) + { + case SOUTH: + if (rect.width > coord) + { + rect.width = coord; + } + rect.height -= d.getHeight(); + d.setX(0); + d.setY(0); + offset -= d.getHeight(); + break; + case EAST: + if (rect.height > coord) + { + rect.height = coord; + } + rect.width -= d.getWidth(); + d.setX(0); + d.setY(0); + offset -= d.getWidth(); + break; + case NORTH: + case WEST: + default: + break; + } +} + +void ListLayout::setDirection(const Direction d) +{ + assert((d == SOUTH || d == EAST) && "Chosen direction not supported"); + if (direction != d) + { + direction = d; + offset = 0; + setWidthHeight(0, 0); + Callback function(this, &ListLayout::internalAddElement); + forEachChild(&function); + if (parent) + { + parent->childGeometryChanged(); + } + } +} + +void ListLayout::add(Drawable& d) +{ + internalAddElement(d); + Container::add(d); + if (parent) + { + parent->childGeometryChanged(); + } +} + +void ListLayout::removeAll() +{ + offset = 0; + setWidthHeight(0, 0); + Container::removeAll(); + if (parent) + { + parent->childGeometryChanged(); + } +} + +void ListLayout::insert(Drawable* previous, Drawable& d) +{ + if (!firstChild) + { + // List is empty, just add the new entry + add(d); + return; + } + Container::insert(previous, d); + AdjustElements tmp(&d, direction); + Callback function(&tmp, &AdjustElements::handleInsert); + forEachChild(&function); + internalAddElementAt(d, tmp.insertedCoord); + if (parent) + { + parent->childGeometryChanged(); + } +} + +void ListLayout::remove(Drawable& d) +{ + AdjustElements tmp(&d, direction); + Callback function(&tmp, &AdjustElements::handleRemove); + forEachChild(&function); + if (tmp.newElementPassed) + { + internalRemoveElement(d, tmp.insertedCoord); + Container::remove(d); + } + if (parent) + { + parent->childGeometryChanged(); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.cpp new file mode 100644 index 0000000..07e9d41 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ModalWindow.cpp @@ -0,0 +1,110 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +ModalWindow::ModalWindow() + : Container(), + backgroundShade(), + windowContainer(), + windowBackground() +{ + ModalWindow::setWidthHeight(HAL::DISPLAY_WIDTH, HAL::DISPLAY_HEIGHT); + + int defaultShadeAlpha = 96; + colortype defaultShadeColor = Color::getColorFrom24BitRGB(0x0, 0x0, 0x0); + + backgroundShade.setPosition(0, 0, getWidth(), getHeight()); + backgroundShade.setColor(defaultShadeColor); + backgroundShade.setTouchable(true); + ModalWindow::setShadeAlpha(defaultShadeAlpha); + Container::add(backgroundShade); + + Container::add(windowContainer); + windowContainer.add(windowBackground); +} + +void ModalWindow::setBackground(const BitmapId& bmpId) +{ + windowBackground.setBitmap(Bitmap(bmpId)); + windowBackground.setXY(0, 0); + + windowContainer.setPosition((getWidth() - windowBackground.getWidth()) / 2, (getHeight() - windowBackground.getHeight()) / 2, windowBackground.getWidth(), windowBackground.getHeight()); + invalidate(); +} + +void ModalWindow::setBackground(const BitmapId& bmpId, int16_t backgroundX, int16_t backgroundY) +{ + setBackground(bmpId); + windowContainer.setXY(backgroundX, backgroundY); +} + +uint16_t ModalWindow::getBackgroundWidth() const +{ + return windowBackground.getWidth(); +} + +uint16_t ModalWindow::getBackgroundHeight() const +{ + return windowBackground.getHeight(); +} + +void ModalWindow::add(Drawable& d) +{ + windowContainer.add(d); +} + +void ModalWindow::remove(Drawable& d) +{ + windowContainer.remove(d); +} + +void ModalWindow::setShadeAlpha(uint8_t alpha) +{ + backgroundShade.setAlpha(alpha); + backgroundShade.invalidate(); +} + +uint8_t ModalWindow::getShadeAlpha() const +{ + return backgroundShade.getAlpha(); +} + +void ModalWindow::setShadeColor(colortype color) +{ + backgroundShade.setColor(color); + backgroundShade.invalidate(); +} + +colortype ModalWindow::getShadeColor() const +{ + return backgroundShade.getColor(); +} + +void ModalWindow::show() +{ + setVisible(true); + invalidate(); +} + +void ModalWindow::hide() +{ + invalidate(); + setVisible(false); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.cpp new file mode 100644 index 0000000..6a54fe2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ScrollableContainer.cpp @@ -0,0 +1,686 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +ScrollableContainer::ScrollableContainer() + : Container(), + scrollbarPadding(0), + scrollbarWidth(2), + scrollbarAlpha(120), + scrollbarColor(Color::getColorFrom24BitRGB(0xFF, 0xFF, 0xFF)), + maxVelocity(SCROLLBAR_MAX_VELOCITY), + accelDirection(GestureEvent::SWIPE_HORIZONTAL), + xSlider(0, 0, scrollbarColor, scrollbarAlpha), + ySlider(0, 0, scrollbarColor, scrollbarAlpha), + pressedDrawable(0), + lastDraggableChild(0), + scrolledXDistance(0), + scrolledYDistance(0), + scrollThreshold(5), + pressedX(0), + pressedY(0), + isPressed(false), + isScrolling(false), + scrollableX(true), + scrollableY(true), + scrollbarsVisible(true), + scrollbarsPermanentlyVisible(false), + scrollDuration(0), + beginningValue(0), + targetValue(0), + animationCounter(0), + animate(false), + fingerAdjustmentX(0), + fingerAdjustmentY(0), + hasIssuedCancelEvent(false), + scrollDurationSpeedup(7), + scrollDurationSlowdown(1) +{ + xSlider.setVisible(false); + ySlider.setVisible(false); + setTouchable(true); +} + +void ScrollableContainer::handleClickEvent(const ClickEvent& event) +{ + if (event.getType() == ClickEvent::PRESSED) + { + isPressed = true; + + if (animate) + { + // Stop scroll animation + animate = false; + animationCounter = 0; + Application::getInstance()->unregisterTimerWidget(this); + } + + getLastChildNear(event.getX(), event.getY(), &pressedDrawable, &fingerAdjustmentX, &fingerAdjustmentY); + + if (pressedDrawable == this) + { + pressedDrawable = 0; + } + + if (pressedDrawable) + { + hasIssuedCancelEvent = false; + pressedX = event.getX(); + pressedY = event.getY(); + Rect r = pressedDrawable->getAbsoluteRect(); + Rect me = getAbsoluteRect(); + ClickEvent relative(event.getType(), event.getX() + fingerAdjustmentX - (r.x - me.x), event.getY() + fingerAdjustmentY - (r.y - me.y)); + pressedDrawable->handleClickEvent(relative); + lastDraggableChild = pressedDrawable; + } + } + else if (event.getType() == ClickEvent::CANCEL) + { + return; + } + else // if (event.getType() == ClickEvent::RELEASED) + { + if (pressedDrawable) + { + Rect r = pressedDrawable->getAbsoluteRect(); + Rect me = getAbsoluteRect(); + ClickEvent relative(event.getType(), event.getX() + fingerAdjustmentX - (r.x - me.x), event.getY() + fingerAdjustmentY - (r.y - me.y)); + pressedDrawable->handleClickEvent(relative); + } + + pressedDrawable = 0; + lastDraggableChild = 0; + isPressed = false; + } + + isScrolling = false; + + // Redraw scrollbars. + xSlider.setVisible((isPressed && scrollbarsVisible) || scrollbarsPermanentlyVisible); + ySlider.setVisible((isPressed && scrollbarsVisible) || scrollbarsPermanentlyVisible); + invalidateScrollbars(); +} + +void ScrollableContainer::handleDragEvent(const DragEvent& event) +{ + DragEvent actualDrag = event; + bool acceptInitialScroll = false; + + bool canScrollX = false; + bool canScrollY = false; + isScrollableXY(canScrollX, canScrollY); + + if ((pressedDrawable != 0) && (pressedDrawable != this)) + { + // Also send this drag event to the appropriate child widget + Rect r = pressedDrawable->getAbsoluteRect(); + Rect me = getAbsoluteRect(); + int16_t oldX = event.getOldX() + fingerAdjustmentX - (r.x - me.x); + int16_t oldY = event.getOldY() + fingerAdjustmentY - (r.y - me.y); + int16_t newX = canScrollX ? oldX : event.getNewX() + fingerAdjustmentX - (r.x - me.x); + int16_t newY = canScrollY ? oldY : event.getNewY() + fingerAdjustmentY - (r.y - me.y); + + // but only in the direction(s) where the scrollable container itself + // cannot scroll. + if ((!canScrollX && newX != oldX) || (!canScrollY && newY != oldY)) + { + DragEvent relative(DragEvent::DRAGGED, oldX, oldY, newX, newY); + pressedDrawable->handleDragEvent(relative); + } + } + + // If we are not currently scrolling, the drag event delta must + // be larger than the threshold value, otherwise the event is ignored. + if (!isScrolling) + { + // Only consider the delta in directions that are actually scrollable. + // Note: Do not use the delta from received event since that only reflects + // change since last drag. What we want to check here is if the total + // delta from the point of click has now exceeded the threshold. + actualDrag = DragEvent(DragEvent::DRAGGED, pressedX + fingerAdjustmentX, pressedY + fingerAdjustmentY, event.getNewX() + fingerAdjustmentX, event.getNewY() + fingerAdjustmentY); + if (canScrollX) + { + // Can scroll in X. + if (abs(actualDrag.getDeltaX()) > scrollThreshold) + { + acceptInitialScroll = true; + } + } + + if (canScrollY) + { + // Can scroll in Y. + if (abs(actualDrag.getDeltaY()) > scrollThreshold) + { + acceptInitialScroll = true; + } + } + + if (acceptInitialScroll) + { + isScrolling = true; + } + else + { + // Discard this drag event. However, if the new coordinates no longer matches the drawable which received the PRESSED click event + // issue a CANCEL event to that drawable. + if (pressedDrawable && !hasIssuedCancelEvent) + { + Drawable* child = 0; + Container::getLastChild(event.getNewX() + fingerAdjustmentX, event.getNewY() + fingerAdjustmentY, &child); + if (pressedDrawable != child) + { + ClickEvent ce(ClickEvent::CANCEL, 0, 0); + pressedDrawable->handleClickEvent(ce); + hasIssuedCancelEvent = true; + } + } + return; + } + } + + // Send cancel events to child in focus + if (pressedDrawable && !hasIssuedCancelEvent) + { + ClickEvent ce(ClickEvent::CANCEL, 0, 0); + pressedDrawable->handleClickEvent(ce); + hasIssuedCancelEvent = true; + } + + int16_t deltaX = 0; + int16_t deltaY = 0; + + if (scrollableX) + { + if (acceptInitialScroll) + { + // Initial drag which is past threshold, only scroll one pixel in initial event. + if (actualDrag.getDeltaX() > 0) + { + deltaX = 1; + } + else if (actualDrag.getDeltaX() < 0) + { + deltaX = -1; + } + } + else + { + // Scroll entire delta + deltaX = actualDrag.getDeltaX(); + } + } + else + { + // Not scrollable + deltaX = 0; + } + + if (scrollableY) + { + if (acceptInitialScroll) + { + // Initial drag which is past threshold, only scroll one pixel in initial event. + if (actualDrag.getDeltaY() > 0) + { + deltaY = 1; + } + else if (actualDrag.getDeltaY() < 0) + { + deltaY = -1; + } + } + else + { + // Scroll entire delta + deltaY = actualDrag.getDeltaY(); + } + } + else + { + // Not scrollable + deltaY = 0; + } + + doScroll(deltaX, deltaY); +} + +void ScrollableContainer::handleGestureEvent(const GestureEvent& event) +{ + bool canScrollX = false; + bool canScrollY = false; + isScrollableXY(canScrollX, canScrollY); + + if ((canScrollX && (event.getType() == GestureEvent::SWIPE_HORIZONTAL)) || + (canScrollY && (event.getType() == GestureEvent::SWIPE_VERTICAL))) + { + int16_t velocityAbsolute = abs(event.getVelocity()); + + // Ignore gestures with velocity lower than threshold + if (velocityAbsolute < scrollThreshold) + { + return; + } + + // Force velocity within limits + velocityAbsolute = MIN(velocityAbsolute, maxVelocity); + velocityAbsolute = MAX(velocityAbsolute, SCROLLBAR_MIN_VELOCITY); + + // Try to set some reasonable values for how long the resulting scroll should be, and how many ticks is should take + scrollDuration = velocityAbsolute * scrollDurationSpeedup / scrollDurationSlowdown; + targetValue = ((event.getVelocity() > 0) ? 1 : -1) * (velocityAbsolute - 4) * 72; + const int16_t distance = abs(targetValue); + scrollDuration = MIN(scrollDuration, distance); + + // Get ready to animate scroll: Initialize values + beginningValue = (event.getType() == GestureEvent::SWIPE_VERTICAL) ? getContainedArea().y : getContainedArea().x; + animate = true; + Application::getInstance()->registerTimerWidget(this); + accelDirection = event.getType(); + + if (pressedDrawable && !hasIssuedCancelEvent) + { + ClickEvent ce(ClickEvent::CANCEL, 0, 0); + pressedDrawable->handleClickEvent(ce); + hasIssuedCancelEvent = true; + } + } +} + +Rect ScrollableContainer::getXScrollbar() const +{ + Rect res; + if (scrollableX) + { + Rect contained = getContainedArea(); + const int scrollSpace = (scrollableY && (contained.height > rect.height)) ? (2 * scrollbarPadding + scrollbarWidth + SCROLLBAR_LINE) : 0; + + if (contained.width > rect.width) + { + int leftPadding = (-1 * contained.x * rect.width) / contained.width; + int rightPadding = ((contained.right() - rect.width) * rect.width) / contained.width; + const int startWidth = rect.width - (2 * scrollbarPadding + 2 * SCROLLBAR_LINE + scrollSpace); + int width = startWidth; + width -= (leftPadding + rightPadding); + if (width < scrollbarWidth * 2) + { + // If the contained area is very large, the scrollbar width may become zero or even negative. + int diff = scrollbarWidth * 2 - width; + width = scrollbarWidth * 2; // Force scrollbar width to a minimum + // Distribute the deviation error based on current scrollbar X position (the amount subtracted from scrollbar xpos increases gradually). + leftPadding -= (diff * leftPadding) / startWidth; + } + res = Rect(leftPadding + scrollbarPadding + SCROLLBAR_LINE, rect.height - (scrollbarWidth + scrollbarPadding + SCROLLBAR_LINE), width, scrollbarWidth); + } + } + return res; +} + +Rect ScrollableContainer::getYScrollbar() const +{ + Rect res; + if (scrollableY) + { + Rect contained = getContainedArea(); + const int scrollSpace = (scrollableX && (contained.width > rect.width)) ? (2 * scrollbarPadding + scrollbarWidth + SCROLLBAR_LINE) : 0; + + if (contained.height > rect.height) + { + int topPadding = (-1 * contained.y * rect.height) / contained.height; + int bottomPadding = ((contained.bottom() - rect.height) * rect.height) / contained.height; + const int startHeight = rect.height - (2 * scrollbarPadding + 2 * SCROLLBAR_LINE + scrollSpace); + int height = startHeight; + height -= (topPadding + bottomPadding); + if (height < scrollbarWidth * 2) + { + // If the contained area is very large, the scrollbar height may become zero or even negative. + int diff = scrollbarWidth * 2 - height; + height = scrollbarWidth * 2; // Force scrollbar height to a minimum + // Distribute the deviation error based on current scrollbar Y position (the amount subtracted from scrollbar ypos increases gradually). + topPadding -= (diff * topPadding) / startHeight; + } + res = Rect(rect.width - (scrollbarWidth + scrollbarPadding + 2 * SCROLLBAR_LINE), topPadding + scrollbarPadding + SCROLLBAR_LINE, scrollbarWidth, height); + } + } + return res; +} + +Rect ScrollableContainer::getXBorder(const Rect& xBar, const Rect& yBar) const +{ + Rect border; + if (!xBar.isEmpty()) + { + const int scrollSpace = (!yBar.isEmpty()) ? (2 * scrollbarPadding + scrollbarWidth + SCROLLBAR_LINE) : 0; + border = Rect(scrollbarPadding, xBar.y - SCROLLBAR_LINE, rect.width - (2 * scrollbarPadding + scrollSpace), scrollbarWidth + 2 * SCROLLBAR_LINE); + } + return border; +} + +Rect ScrollableContainer::getYBorder(const Rect& xBar, const Rect& yBar) const +{ + Rect border; + if (!yBar.isEmpty()) + { + const int scrollSpace = (!xBar.isEmpty()) ? (2 * scrollbarPadding + scrollbarWidth + SCROLLBAR_LINE) : 0; + border = Rect(yBar.x - SCROLLBAR_LINE, scrollbarPadding, scrollbarWidth + 2 * SCROLLBAR_LINE, rect.height - (2 * scrollbarPadding + scrollSpace)); + } + return border; +} + +void ScrollableContainer::invalidateScrollbars() +{ + Rect xBar = getXScrollbar(); + Rect yBar = getYScrollbar(); + + Rect xBorder = getXBorder(xBar, yBar); + Rect yBorder = getYBorder(xBar, yBar); + + // The two if statements ensure that the two sliders are invalidated thereby hides them, before they are set to size zero. + if (xSlider.getY() > xBorder.y) + { + xSlider.invalidate(); + } + if (ySlider.getX() > yBorder.x) + { + ySlider.invalidate(); + } + + xSlider.setPosition(xBar.x, xBar.y, xBar.width, xBar.height); + ySlider.setPosition(yBar.x, yBar.y, yBar.width, yBar.height); + + // x-/yBorder is given the coordinates zero and the witdh of the visiable area for the scrollable container, + // to ensure that the entire area where for the scrollable bars is and have been is invalidated correct. + xBorder.x = 0; + xBorder.width = rect.width; + yBorder.height = rect.height; + yBorder.y = 0; + + if (!xBorder.isEmpty()) + { + invalidateRect(xBorder); + } + + if (!yBorder.isEmpty()) + { + invalidateRect(yBorder); + } +} + +bool ScrollableContainer::doScroll(int16_t deltaX, int16_t deltaY) +{ + if (!deltaX && !deltaY) + { + return false; + } + bool couldScroll = false; + Rect contained = getContainedArea(); + if (contained.width > rect.width) + { + if (deltaX > 0) + { + if (contained.x + deltaX > 0) + { + deltaX = -contained.x; + } + } + else if (deltaX < 0) + { + if (contained.right() + deltaX < rect.width) + { + deltaX = rect.width - contained.right(); + } + } + } + else + { + deltaX = 0; + } + + if (contained.height > rect.height) + { + if (deltaY > 0) + { + if (contained.y + deltaY > 0) + { + deltaY = -contained.y; + } + } + else if (deltaY < 0) + { + if (contained.bottom() + deltaY < rect.height) + { + deltaY = rect.height - contained.bottom(); + } + } + } + else + { + deltaY = 0; + } + + if (deltaX || deltaY) + { + moveChildrenRelative(deltaX, deltaY); + + invalidateScrollbars(); + couldScroll = true; + } + return couldScroll; +} + +void ScrollableContainer::childGeometryChanged() +{ + int deltaX = 0; + int deltaY = 0; + Rect contained = getChildrenContainedArea(); + if (contained.y > 0) + { + // Make sure we haven't scrolled above the top + deltaY = contained.y; + } + else if (contained.bottom() < rect.height) + { + // Make sure we haven't scrolled below the bottom + deltaY = contained.bottom() - rect.height; + if (contained.y > deltaY) + { + deltaY = contained.y; + } + } + + if (contained.x > 0) + { + // Make sure we haven't scrolled too far to the left + deltaX = contained.x; + } + else if (contained.right() < rect.width) + { + // Make sure we haven't scrolled too far to the right + deltaX = contained.right() - rect.width; + if (contained.x > deltaX) + { + deltaX = contained.x; + } + } + + if (deltaX != 0 || deltaY != 0) + { + moveChildrenRelative(-deltaX, -deltaY); + invalidateScrollbars(); + } +} + +void ScrollableContainer::add(Drawable& d) +{ + remove(xSlider); + remove(ySlider); + + Container::add(d); + Container::add(xSlider); + Container::add(ySlider); +} + +Rect ScrollableContainer::getContainedArea() const +{ + Rect contained(0, 0, rect.width, rect.height); + contained.expandToFit(getChildrenContainedArea()); + return contained; +} + +Rect ScrollableContainer::getChildrenContainedArea() const +{ + Rect contained; + for (Drawable* d = firstChild; d; d = d->getNextSibling()) + { + if ((d != &xSlider) && (d != &ySlider) && (d->isVisible())) + { + contained.expandToFit(d->getRect()); + } + } + return contained; +} + +void ScrollableContainer::reset() +{ + moveChildrenRelative(-scrolledXDistance, -scrolledYDistance); + invalidateScrollbars(); +} + +void ScrollableContainer::moveChildrenRelative(int16_t deltaX, int16_t deltaY) +{ + for (Drawable* d = firstChild; d; d = d->getNextSibling()) + { + if ((d != &xSlider) && (d != &ySlider)) + { + d->moveRelative(deltaX, deltaY); + } + } + scrolledXDistance += deltaX; + scrolledYDistance += deltaY; +} + +void ScrollableContainer::handleTickEvent() +{ + if (!animate) + { + return; + } + // Calculate new position or stop animation + animationCounter++; + if (animationCounter <= scrollDuration) + { + // Calculate value in [beginningValue ; (beginningValue+targetValue)] + int16_t calculatedValue = EasingEquations::cubicEaseOut(animationCounter, beginningValue, targetValue, scrollDuration); + + // Note: Result of "calculatedValue & 1" is compiler dependent for negative values of calculatedValue + if (calculatedValue % 2) + { + // Optimization: calculatedValue is odd, add 1/-1 to move drawables modulo 32 bits in framebuffer + calculatedValue += (calculatedValue > 0) ? 1 : -1; + } + + // Convert to delta value relative to current X or Y + int16_t scrollX = (accelDirection == GestureEvent::SWIPE_VERTICAL) ? 0 : (calculatedValue - getContainedArea().x); + int16_t scrollY = (accelDirection == GestureEvent::SWIPE_HORIZONTAL) ? 0 : (calculatedValue - getContainedArea().y); + + // Perform the actual animation step, stop animation if + // scrolling was not possible (doScroll invalidates children) + animate = doScroll(scrollX, scrollY); + } + else + { + animate = false; + } + + if (!animate) + { + Application::getInstance()->unregisterTimerWidget(this); + animationCounter = 0; + } +} + +void ScrollableContainer::setScrollbarsColor(colortype color) +{ + scrollbarColor = color; + xSlider.setColor(scrollbarColor); + ySlider.setColor(scrollbarColor); +} + +void ScrollableContainer::setScrollbarsAlpha(uint8_t alpha) +{ + scrollbarAlpha = alpha; + xSlider.setAlpha(scrollbarAlpha); + ySlider.setAlpha(scrollbarAlpha); +} + +void ScrollableContainer::setScrollbarPadding(uint8_t padding) +{ + scrollbarPadding = padding; +} + +void ScrollableContainer::setScrollbarWidth(uint8_t width) +{ + scrollbarWidth = width; +} + +void ScrollableContainer::setScrollbarsVisible(bool newVisible) +{ + scrollbarsVisible = newVisible; +} + +void ScrollableContainer::setScrollbarsPermanentlyVisible(bool permanentlyVisible /*= true*/) +{ + scrollbarsPermanentlyVisible = permanentlyVisible; + xSlider.setVisible(true); + ySlider.setVisible(true); + invalidateScrollbars(); +} + +int16_t ScrollableContainer::getScrolledX() const +{ + return scrolledXDistance; +} + +int16_t ScrollableContainer::getScrolledY() const +{ + return scrolledYDistance; +} + +void ScrollableContainer::setScrollDurationSpeedup(uint16_t speedup) +{ + scrollDurationSpeedup = MAX(1, speedup); +} + +uint16_t ScrollableContainer::getScrollDurationSpeedup() const +{ + return scrollDurationSpeedup; +} + +void ScrollableContainer::setScrollDurationSlowdown(uint16_t slowdown) +{ + scrollDurationSlowdown = MAX(1, slowdown); +} + +uint16_t ScrollableContainer::getScrollDurationSlowdown() const +{ + return scrollDurationSlowdown; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.cpp new file mode 100644 index 0000000..8d320a0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SlideMenu.cpp @@ -0,0 +1,403 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +SlideMenu::SlideMenu() + : Container(), + menuContainer(), + stateChangeButton(), + background(), + onStateChangeButtonClicked(this, &SlideMenu::stateChangeButtonClickedHandler), + animationEndedCallback(this, &SlideMenu::animationEndedHandler), + stateChangedCallback(0), + stateChangedAnimationEndedCallback(0), + currentState(COLLAPSED), + expandDirection(EAST), + animationEquation(EasingEquations::cubicEaseInOut), + visiblePixelsWhenCollapsed(0), + hiddenPixelsWhenExpanded(0), + expandedStateTimeout(200), + expandedStateTimer(0), + animationDuration(10) +{ + Application::getInstance()->registerTimerWidget(this); + + stateChangeButton.setAction(onStateChangeButtonClicked); + menuContainer.setMoveAnimationEndedAction(animationEndedCallback); + + Container::add(menuContainer); + menuContainer.add(background); + menuContainer.add(stateChangeButton); +} + +SlideMenu::~SlideMenu() +{ + Application::getInstance()->unregisterTimerWidget(this); +} + +void SlideMenu::setup(ExpandDirection newExpandDirection, const Bitmap& backgroundBMP, const Bitmap& stateChangeButtonBMP, const Bitmap& stateChangeButtonPressedBMP) +{ + int16_t backgroundX = 0; + int16_t backgroundY = 0; + int16_t buttonX = 0; + int16_t buttonY = 0; + + switch (newExpandDirection) + { + case SOUTH: + backgroundX = 0; + backgroundY = 0; + buttonX = (backgroundBMP.getWidth() - stateChangeButtonBMP.getWidth()) / 2; + buttonY = backgroundBMP.getHeight(); + + setVisiblePixelsWhenCollapsed(stateChangeButtonBMP.getHeight()); + break; + case NORTH: + backgroundX = 0; + backgroundY = stateChangeButtonBMP.getHeight(); + buttonX = (backgroundBMP.getWidth() - stateChangeButtonBMP.getWidth()) / 2; + buttonY = 0; + + setVisiblePixelsWhenCollapsed(stateChangeButtonBMP.getHeight()); + break; + case EAST: + backgroundX = 0; + backgroundY = 0; + buttonX = backgroundBMP.getWidth(); + buttonY = (backgroundBMP.getHeight() - stateChangeButtonBMP.getHeight()) / 2; + + setVisiblePixelsWhenCollapsed(stateChangeButtonBMP.getWidth()); + break; + case WEST: + backgroundX = stateChangeButtonBMP.getWidth(); + backgroundY = 0; + buttonX = 0; + buttonY = (backgroundBMP.getHeight() - stateChangeButtonBMP.getHeight()) / 2; + + setVisiblePixelsWhenCollapsed(stateChangeButtonBMP.getWidth()); + break; + default: + break; + } + + setup(newExpandDirection, backgroundBMP, stateChangeButtonBMP, stateChangeButtonPressedBMP, backgroundX, backgroundY, buttonX, buttonY); +} + +void SlideMenu::setup(ExpandDirection newExpandDirection, const Bitmap& backgroundBMP, int16_t backgroundX, int16_t backgroundY) +{ + setExpandDirection(newExpandDirection); + + background.setBitmap(backgroundBMP); + background.setXY(backgroundX, backgroundY); + + Rect boundingRect = background.getRect(); + // boundingRect.expandToFit(background.getRect()); + + menuContainer.setWidth(boundingRect.right()); + menuContainer.setHeight(boundingRect.bottom()); + + setWidthHeight(menuContainer); + + setExpandDirection(expandDirection); + setState(currentState); + + invalidate(); +} + +void SlideMenu::setup(ExpandDirection newExpandDirection, const Bitmap& backgroundBMP, const Bitmap& stateChangeButtonBMP, const Bitmap& stateChangeButtonPressedBMP, int16_t backgroundX, int16_t backgroundY, int16_t stateChangeButtonX, int16_t stateChangeButtonY) +{ + setExpandDirection(newExpandDirection); + + background.setBitmap(backgroundBMP); + background.setXY(backgroundX, backgroundY); + + stateChangeButton.setBitmaps(stateChangeButtonBMP, stateChangeButtonPressedBMP); + stateChangeButton.setXY(stateChangeButtonX, stateChangeButtonY); + + Rect boundingRect; + boundingRect.expandToFit(background.getRect()); + boundingRect.expandToFit(stateChangeButton.getRect()); + + menuContainer.setWidth(boundingRect.right()); + menuContainer.setHeight(boundingRect.bottom()); + + setWidthHeight(menuContainer); + + setExpandDirection(expandDirection); + setState(currentState); + + invalidate(); +} + +void SlideMenu::setExpandDirection(ExpandDirection newExpandDirection) +{ + expandDirection = newExpandDirection; + + setState(currentState); +} + +SlideMenu::ExpandDirection SlideMenu::getExpandDirection() const +{ + return expandDirection; +} + +void SlideMenu::setVisiblePixelsWhenCollapsed(int16_t visiblePixels) +{ + visiblePixelsWhenCollapsed = visiblePixels; + + setState(currentState); +} + +int16_t SlideMenu::getVisiblePixelsWhenCollapsed() const +{ + return visiblePixelsWhenCollapsed; +} + +void SlideMenu::setHiddenPixelsWhenExpanded(int16_t hiddenPixels) +{ + hiddenPixelsWhenExpanded = hiddenPixels; + + setState(currentState); +} + +int16_t SlideMenu::getHiddenPixelsWhenExpanded() const +{ + return hiddenPixelsWhenExpanded; +} + +void SlideMenu::setExpandedStateTimeout(uint16_t timeout) +{ + expandedStateTimeout = timeout; +} + +uint16_t SlideMenu::getExpandedStateTimeout() const +{ + return expandedStateTimeout; +} + +void SlideMenu::setAnimationDuration(uint16_t duration) +{ + animationDuration = duration; +} + +uint16_t SlideMenu::getAnimationDuration() const +{ + return animationDuration; +} + +void SlideMenu::setAnimationEasingEquation(EasingEquation animationEasingEquation) +{ + animationEquation = animationEasingEquation; +} + +EasingEquation SlideMenu::getAnimationEasingEquation() const +{ + return animationEquation; +} + +void SlideMenu::setState(State newState) +{ + if (newState == COLLAPSED) + { + menuContainer.moveTo(getCollapsedXCoordinate(), getCollapsedYCoordinate()); + } + else + { + menuContainer.moveTo(getExpandedXCoordinate(), getExpandedYCoordinate()); + } + currentState = newState; +} + +void SlideMenu::animateToState(State newState) +{ + if (animationDuration == 0) + { + setState(newState); + } + else if (newState != currentState) + { + if (currentState == COLLAPSED) + { + menuContainer.startMoveAnimation(getExpandedXCoordinate(), getExpandedYCoordinate(), animationDuration, animationEquation, animationEquation); + currentState = EXPANDED; + } + else + { + menuContainer.startMoveAnimation(getCollapsedXCoordinate(), getCollapsedYCoordinate(), animationDuration, animationEquation, animationEquation); + currentState = COLLAPSED; + } + + // Disable stateChangeButton while animating + stateChangeButton.setTouchable(false); + } +} + +SlideMenu::State SlideMenu::getState() +{ + return currentState; +} + +void SlideMenu::resetExpandedStateTimer() +{ + expandedStateTimer = 0; +} + +uint16_t SlideMenu::getExpandedStateTimer() const +{ + return expandedStateTimer; +} + +int16_t SlideMenu::getBackgroundX() const +{ + return background.getX(); +} + +int16_t SlideMenu::getBackgroundY() const +{ + return background.getY(); +} + +int16_t SlideMenu::getStateChangeButtonX() const +{ + return stateChangeButton.getX(); +} + +int16_t SlideMenu::getStateChangeButtonY() const +{ + return stateChangeButton.getY(); +} + +void SlideMenu::setStateChangedCallback(GenericCallback& callback) +{ + stateChangedCallback = &callback; +} + +void SlideMenu::setStateChangedAnimationEndedCallback(GenericCallback& callback) +{ + stateChangedAnimationEndedCallback = &callback; +} + +void SlideMenu::handleTickEvent() +{ + if ((expandedStateTimeout != 0) && (currentState == EXPANDED) && !menuContainer.isMoveAnimationRunning()) + { + expandedStateTimer++; + + if (expandedStateTimer > expandedStateTimeout) + { + animateToState(COLLAPSED); + } + } +} + +void SlideMenu::add(Drawable& d) +{ + menuContainer.add(d); +} + +void SlideMenu::remove(Drawable& d) +{ + menuContainer.remove(d); +} + +void SlideMenu::stateChangeButtonClickedHandler(const AbstractButton& /*button*/) +{ + if (currentState == COLLAPSED) + { + animateToState(EXPANDED); + } + else + { + animateToState(COLLAPSED); + } + + if ((stateChangedCallback != 0) && stateChangedCallback->isValid()) + { + stateChangedCallback->execute(*this); + } +} + +void SlideMenu::animationEndedHandler(const MoveAnimator& /*container*/) +{ + resetExpandedStateTimer(); + stateChangeButton.setTouchable(true); + + if ((stateChangedAnimationEndedCallback != 0) && stateChangedAnimationEndedCallback->isValid()) + { + stateChangedAnimationEndedCallback->execute(*this); + } +} + +int16_t SlideMenu::getCollapsedXCoordinate() +{ + switch (expandDirection) + { + case EAST: + return -menuContainer.getWidth() + visiblePixelsWhenCollapsed; + case WEST: + return getWidth() - visiblePixelsWhenCollapsed; + case SOUTH: + case NORTH: + default: + return 0; + } +} + +int16_t SlideMenu::getCollapsedYCoordinate() +{ + switch (expandDirection) + { + case SOUTH: + return -menuContainer.getHeight() + visiblePixelsWhenCollapsed; + case NORTH: + return getHeight() - visiblePixelsWhenCollapsed; + case EAST: + case WEST: + default: + return 0; + } +} + +int16_t SlideMenu::getExpandedXCoordinate() +{ + switch (expandDirection) + { + case EAST: + return -hiddenPixelsWhenExpanded; + case WEST: + return hiddenPixelsWhenExpanded; + case SOUTH: + case NORTH: + default: + return 0; + } +} + +int16_t SlideMenu::getExpandedYCoordinate() +{ + switch (expandDirection) + { + case SOUTH: + return -hiddenPixelsWhenExpanded; + case NORTH: + return hiddenPixelsWhenExpanded; + case EAST: + case WEST: + default: + return 0; + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.cpp new file mode 100644 index 0000000..b8fc6d9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/Slider.cpp @@ -0,0 +1,297 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +Slider::Slider() + : Container(), + sliderOrientation(HORIZONTAL), + currentValue(0), + valueRangeMin(0), + valueRangeMax(1), + background(), + backgroundSelected(), + indicator(), + backgroundSelectedViewPort(), + indicatorMinPosition(0), + indicatorMaxPosition(1), + startValueCallback(0), + stopValueCallback(0), + newValueCallback(0) +{ + setTouchable(true); + + // The backgroundSelectedViewPort is a container into which the bitmap for the "filled" background + // is placed. Containers are viewports, so the dimensions of this container controls how + // much of the filled background is visible. + backgroundSelectedViewPort.add(backgroundSelected); + + Container::add(background); + Container::add(backgroundSelectedViewPort); + Container::add(indicator); + + // Default value range + Slider::setValueRange(0, 100); +} + +void Slider::setBitmaps(const Bitmap& sliderBackground, const Bitmap& sliderBackgroundSelected, const Bitmap& indicatorBitmap) +{ + assert(sliderBackground.getWidth() == sliderBackgroundSelected.getWidth() && + sliderBackground.getHeight() == sliderBackgroundSelected.getHeight() && + "Slider::setBitmaps - background and backgroundFilled must have same dimensions"); + + background.setBitmap(sliderBackground); + backgroundSelected.setBitmap(sliderBackgroundSelected); + indicator.setBitmap(indicatorBitmap); + backgroundSelectedViewPort.setWidthHeight(backgroundSelected); +} + +void Slider::setBitmaps(const BitmapId sliderBackground, const BitmapId sliderBackgroundSelected, const BitmapId indicatorBitmap) +{ + setBitmaps(Bitmap(sliderBackground), Bitmap(sliderBackgroundSelected), Bitmap(indicatorBitmap)); +} + +void Slider::setupHorizontalSlider(uint16_t backgroundX, uint16_t backgroundY, uint16_t indicatorY, uint16_t indicatorMinX, uint16_t indicatorMaxX) +{ + assert(indicatorMinX < indicatorMaxX && "Slider::setupHorizontalSlider - indicatorMinX must be smaller than indicatorMaxX"); + + sliderOrientation = HORIZONTAL; + + background.setXY(backgroundX, backgroundY); + backgroundSelectedViewPort.setXY(backgroundX, backgroundY); + backgroundSelected.setXY(0, 0); + indicator.setY(indicatorY); + + uint16_t backgroundWidth = backgroundX + static_cast(background.getWidth()); + uint16_t indicatorWidth = indicatorMaxX + static_cast(indicator.getWidth()); + int16_t newWidth = static_cast(MAX(backgroundWidth, indicatorWidth)); + + uint16_t backgroundHeight = backgroundY + static_cast(background.getHeight()); + uint16_t indicatorHeight = indicatorY + static_cast(indicator.getHeight()); + int16_t newHeight = static_cast(MAX(backgroundHeight, indicatorHeight)); + + indicatorMinPosition = indicatorMinX; + indicatorMaxPosition = indicatorMaxX; + + setWidthHeight(newWidth, newHeight); + + setValue(currentValue); +} + +void Slider::setupVerticalSlider(uint16_t backgroundX, uint16_t backgroundY, uint16_t indicatorX, uint16_t indicatorMinY, uint16_t indicatorMaxY) +{ + assert(indicatorMinY < indicatorMaxY && "Slider::setupVerticalSlider - indicatorMinY must be smaller than indicatorMaxY"); + + sliderOrientation = VERTICAL; + + background.setXY(backgroundX, backgroundY); + backgroundSelectedViewPort.setXY(backgroundX, backgroundY); + indicator.setX(indicatorX); + + uint16_t backgroundWidth = backgroundX + static_cast(background.getWidth()); + uint16_t indicatorWidth = indicatorX + static_cast(indicator.getWidth()); + int16_t newWidth = static_cast(MAX(backgroundWidth, indicatorWidth)); + + uint16_t backgroundHeight = backgroundY + static_cast(background.getHeight()); + uint16_t indicatorHeight = indicatorMaxY + static_cast(indicator.getHeight()); + int16_t newHeight = static_cast(MAX(backgroundHeight, indicatorHeight)); + + indicatorMinPosition = indicatorMinY; + indicatorMaxPosition = indicatorMaxY; + + setWidthHeight(newWidth, newHeight); + + setValue(currentValue); +} + +void Slider::setValue(int value) +{ + updateIndicatorPosition(valueToPosition(value)); +} + +void Slider::handleClickEvent(const ClickEvent& event) +{ + if ((event.getType() == ClickEvent::PRESSED) || (event.getType() == ClickEvent::RELEASED)) + { + // Communicate the start value if a listener is registered + if ((event.getType() == ClickEvent::PRESSED) && (startValueCallback != 0) && startValueCallback->isValid()) + { + startValueCallback->execute(*this, currentValue); + } + + if (sliderOrientation == HORIZONTAL) + { + updateIndicatorPosition(event.getX() - getIndicatorRadius()); + } + else + { + updateIndicatorPosition(event.getY() - getIndicatorRadius()); + } + + // Communicate the stop value if a listener is registered + if ((event.getType() == ClickEvent::RELEASED) && (stopValueCallback != 0) && stopValueCallback->isValid()) + { + stopValueCallback->execute(*this, currentValue); + } + } +} + +void Slider::handleDragEvent(const DragEvent& event) +{ + if (sliderOrientation == HORIZONTAL) + { + updateIndicatorPosition(event.getNewX() - getIndicatorRadius()); + } + else + { + updateIndicatorPosition(event.getNewY() - getIndicatorRadius()); + } +} + +int16_t Slider::valueToPosition(int value) const +{ + value = MIN(valueRangeMax, value); + value = MAX(value, valueRangeMin); + + int coordinateOffset = ((value - valueRangeMin) * (getIndicatorPositionRangeSize() + 1)) / getValueRangeSize(); + + int result = indicatorMinPosition + coordinateOffset; + + if (sliderOrientation == VERTICAL) + { + // Vertical slider grows as the position decreases so invert the coordinate + result = indicatorMinPosition + (indicatorMaxPosition - result); + } + + return result; +} + +int Slider::positionToValue(int16_t position) const +{ + int result; + + if (position == indicatorMinPosition) + { + // Ensure that min coordinate always results in min value + result = valueRangeMin; + } + else if (position == indicatorMaxPosition) + { + // Ensure that max coordinate always results in max value + result = valueRangeMax; + } + else + { + int rounding = getIndicatorPositionRangeSize() / 2; + int valueOffset = (((position - indicatorMinPosition) * getValueRangeSize()) + rounding) / getIndicatorPositionRangeSize(); + + result = valueRangeMin + valueOffset; + } + + if (sliderOrientation == VERTICAL) + { + // Vertical slider grows as the position decreases so invert the value + result = valueRangeMin + (valueRangeMax - result); + } + + return result; +} + +void Slider::updateIndicatorPosition(int16_t position) +{ + // Cut off positions outside the slider area + position = MAX(position, indicatorMinPosition); + position = MIN(position, indicatorMaxPosition); + + if (sliderOrientation == HORIZONTAL) + { + indicator.moveTo(position, indicator.getY()); + + backgroundSelectedViewPort.invalidate(); + backgroundSelectedViewPort.setWidth((position - backgroundSelectedViewPort.getX()) + getIndicatorRadius()); + backgroundSelectedViewPort.invalidate(); + } + else + { + indicator.moveTo(indicator.getX(), position); + + backgroundSelectedViewPort.invalidate(); + int16_t newViewPortHeight = background.getRect().bottom() - (position + getIndicatorRadius()); + backgroundSelectedViewPort.setPosition(backgroundSelectedViewPort.getX(), position + getIndicatorRadius(), backgroundSelectedViewPort.getWidth(), newViewPortHeight); + backgroundSelected.setY(-(backgroundSelected.getHeight() - newViewPortHeight)); + backgroundSelectedViewPort.invalidate(); + } + + currentValue = positionToValue(position); + + // Communicate the new value if a listener is registered + if ((newValueCallback != 0) && newValueCallback->isValid()) + { + newValueCallback->execute(*this, currentValue); + } +} + +uint16_t Slider::getIndicatorRadius() const +{ + uint16_t result; + + if (sliderOrientation == HORIZONTAL) + { + result = indicator.getWidth() / 2; + } + else + { + result = indicator.getHeight() / 2; + } + + return result; +} + +void Slider::setValueRange(int minValue, int maxValue, int newValue) +{ + assert(minValue < maxValue && "Slider::setValueRange - minValue must be smaller than maxValue"); + + valueRangeMin = minValue; + valueRangeMax = maxValue; + + setValue(newValue); +} + +void Slider::setValueRange(int minValue, int maxValue) +{ + int newValue = currentValue; + + if (currentValue < minValue) + { + newValue = minValue; + } + else if (currentValue > maxValue) + { + newValue = maxValue; + } + + setValueRange(minValue, maxValue, newValue); +} + +int Slider::getIndicatorPositionRangeSize() const +{ + return indicatorMaxPosition - indicatorMinPosition; +} + +int Slider::getValueRangeSize() const +{ + return valueRangeMax - valueRangeMin; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.cpp new file mode 100644 index 0000000..a7bf02a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/SwipeContainer.cpp @@ -0,0 +1,420 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +SwipeContainer::SwipeContainer() + : Container(), + currentState(NO_ANIMATION), + animationCounter(0), + swipeCutoff(80), + dragX(0), + animateDistance(0), + startX(0), + endElasticWidth(30), + pages(EAST), + pageIndicator() +{ + Application::getInstance()->registerTimerWidget(this); + + setTouchable(true); + + Container::add(pages); + Container::add(pageIndicator); +} + +SwipeContainer::~SwipeContainer() +{ + Application::getInstance()->unregisterTimerWidget(this); +} + +void SwipeContainer::add(Drawable& page) +{ + pages.add(page); + + pageIndicator.setNumberOfPages(getNumberOfPages() + 1); + setSelectedPage(getSelectedPage()); + + setWidthHeight(page); +} + +void SwipeContainer::remove(Drawable& page) +{ + Drawable* tmp = pages.getFirstChild(); + + if (pageIndicator.getNumberOfPages() == 0) + { + return; + } + + // looks for the child matching page + // to ensure that the page indicator only counts down if a page is removed + while (tmp) + { + if (tmp == &page) + { + pages.remove(page); + pageIndicator.setNumberOfPages(getNumberOfPages() - 1); + + const uint8_t numPages = getNumberOfPages(); + if (numPages == 0) + { + setWidthHeight(0, 0); + } + else + { + pageIndicator.invalidateContent(); + const uint8_t curPage = getSelectedPage(); + setSelectedPage(MIN(curPage, numPages - 1)); + pageIndicator.invalidateContent(); + } + return; + } + else + { + tmp = tmp->getNextSibling(); + } + } +} + +void SwipeContainer::setEndSwipeElasticWidth(uint16_t width) +{ + endElasticWidth = width; +} + +void SwipeContainer::setSwipeCutoff(uint16_t cutoff) +{ + swipeCutoff = cutoff; +} + +void SwipeContainer::setPageIndicatorBitmaps(const Bitmap& normalPage, const Bitmap& highlightedPage) +{ + pageIndicator.setBitmaps(normalPage, highlightedPage); +} + +void SwipeContainer::setPageIndicatorXY(int16_t x, int16_t y) +{ + pageIndicator.setXY(x, y); +} + +void SwipeContainer::setPageIndicatorXYWithCenteredX(int16_t x, int16_t y) +{ + setPageIndicatorCenteredX(x); + pageIndicator.setY(y); +} + +void SwipeContainer::setPageIndicatorCenteredX() +{ + setPageIndicatorCenteredX(getWidth() / 2); +} + +void SwipeContainer::setPageIndicatorCenteredX(int16_t x) +{ + pageIndicator.setX(x - pageIndicator.getWidth() / 2); +} + +void SwipeContainer::setSelectedPage(uint8_t pageIndex) +{ + if (pageIndex < getNumberOfPages()) + { + pageIndicator.setCurrentPage(pageIndex); + adjustPages(); + } +} + +uint8_t SwipeContainer::getSelectedPage() const +{ + return pageIndicator.getCurrentPage(); +} + +void SwipeContainer::handleTickEvent() +{ + if (currentState == ANIMATE_SWIPE_CANCELLED_LEFT) + { + animateSwipeCancelledLeft(); + } + else if (currentState == ANIMATE_SWIPE_CANCELLED_RIGHT) + { + animateSwipeCancelledRight(); + } + else if (currentState == ANIMATE_LEFT) + { + animateLeft(); + } + else if (currentState == ANIMATE_RIGHT) + { + animateRight(); + } +} + +void SwipeContainer::handleClickEvent(const ClickEvent& event) +{ + // If an animation is already in progress do not + // react to clicks + if (currentState != NO_ANIMATION) + { + return; + } + + if (event.getType() == ClickEvent::RELEASED) + { + // Save current position for use during animation + animateDistance = dragX; + startX = pages.getX(); + const uint8_t curPage = getSelectedPage(); + if (dragX < 0) + { + if (curPage == getNumberOfPages() - 1 || dragX > -swipeCutoff) + { + currentState = ANIMATE_SWIPE_CANCELLED_LEFT; + } + else + { + currentState = ANIMATE_LEFT; + } + } + else if (dragX > 0) + { + if (curPage == 0 || dragX < swipeCutoff) + { + currentState = ANIMATE_SWIPE_CANCELLED_RIGHT; + } + else + { + currentState = ANIMATE_RIGHT; + } + } + } +} + +void SwipeContainer::handleDragEvent(const DragEvent& event) +{ + // If an animation is already in progress do not + // react to drags + if (currentState != NO_ANIMATION) + { + return; + } + + dragX += event.getDeltaX(); + + // Do not show too much background next to end pages + const uint8_t curPage = getSelectedPage(); + if (curPage == 0 && dragX > endElasticWidth) + { + dragX = static_cast(endElasticWidth); + } + else if (curPage == getNumberOfPages() - 1 && dragX < -endElasticWidth) + { + dragX = -static_cast(endElasticWidth); + } + + adjustPages(); +} + +void SwipeContainer::handleGestureEvent(const GestureEvent& event) +{ + // Do not accept gestures while animating + if (currentState != NO_ANIMATION) + { + return; + } + + if (event.getType() == GestureEvent::SWIPE_HORIZONTAL) + { + // Save current position for use during animation + animateDistance = dragX; + startX = pages.getX(); + + const uint8_t curPage = getSelectedPage(); + if (event.getVelocity() < 0 && curPage < getNumberOfPages() - 1) + { + currentState = ANIMATE_LEFT; + } + else if (event.getVelocity() > 0 && curPage > 0) + { + currentState = ANIMATE_RIGHT; + } + } +} + +void SwipeContainer::adjustPages() +{ + pages.moveTo(-static_cast(getSelectedPage() * getWidth()) + dragX, 0); +} + +void SwipeContainer::animateSwipeCancelledLeft() +{ + uint8_t duration = 14; + + if (animationCounter <= duration) + { + int16_t delta = EasingEquations::backEaseOut(animationCounter, 0, -animateDistance, duration); + dragX = animateDistance + delta; + + adjustPages(); + } + else + { + // Final step: stop the animation + currentState = NO_ANIMATION; + animationCounter = 0; + dragX = 0; + adjustPages(); + } + animationCounter++; +} + +void SwipeContainer::animateSwipeCancelledRight() +{ + uint8_t duration = 14; + + if (animationCounter <= duration) + { + int16_t delta = EasingEquations::backEaseOut(animationCounter, 0, animateDistance, duration); + dragX = animateDistance - delta; + + adjustPages(); + } + else + { + // Final step: stop the animation + currentState = NO_ANIMATION; + animationCounter = 0; + dragX = 0; + adjustPages(); + } + animationCounter++; +} + +void SwipeContainer::animateLeft() +{ + uint8_t duration = 10; + + if (animationCounter <= duration) + { + int16_t delta = EasingEquations::cubicEaseOut(animationCounter, 0, getWidth() + animateDistance, duration); + dragX = animateDistance - delta; + } + else + { + // Final step: stop the animation + currentState = NO_ANIMATION; + animationCounter = 0; + dragX = 0; + pageIndicator.goRight(); + } + adjustPages(); + animationCounter++; +} + +void SwipeContainer::animateRight() +{ + uint8_t duration = 10; + + if (animationCounter <= duration) + { + int16_t delta = EasingEquations::cubicEaseOut(animationCounter, 0, getWidth() - animateDistance, duration); + dragX = animateDistance + delta; + } + else + { + // Final step: stop the animation + currentState = NO_ANIMATION; + animationCounter = 0; + dragX = 0; + pageIndicator.goLeft(); + } + adjustPages(); + animationCounter++; +} + +SwipeContainer::PageIndicator::PageIndicator() + : Container(), + unselectedPages(), + selectedPage(), + numberOfPages(0), + currentPage(0) +{ + unselectedPages.setXY(0, 0); + selectedPage.setXY(0, 0); + + Container::add(unselectedPages); + Container::add(selectedPage); +} + +void SwipeContainer::PageIndicator::setNumberOfPages(uint8_t size) +{ + numberOfPages = size; + + assert(numberOfPages > 0 && "At least one dot is needed"); + + if (unselectedPages.getBitmapId() != BITMAP_INVALID) + { + int dotWidth = Bitmap(unselectedPages.getBitmap()).getWidth(); + unselectedPages.setWidth(dotWidth * size); + + // adjust size of container according to the actual bitmaps + setWidthHeight(unselectedPages); + setCurrentPage(MIN(size, currentPage)); + + invalidateContent(); + } +} + +void SwipeContainer::PageIndicator::setBitmaps(const Bitmap& normalPage, const Bitmap& highlightedPage) +{ + selectedPage.setBitmap(highlightedPage); + unselectedPages.setBitmap(normalPage); + if (numberOfPages > 0) + { + setNumberOfPages(numberOfPages); + } +} + +void SwipeContainer::PageIndicator::goRight() +{ + setCurrentPage((currentPage + 1) % numberOfPages); +} + +void SwipeContainer::PageIndicator::goLeft() +{ + setCurrentPage((currentPage + numberOfPages - 1) % numberOfPages); +} + +void SwipeContainer::PageIndicator::setCurrentPage(uint8_t page) +{ + if (page < numberOfPages && page != currentPage) + { + currentPage = page; + int dotWidth = Bitmap(unselectedPages.getBitmap()).getWidth(); + selectedPage.moveTo(page * dotWidth, selectedPage.getY()); + } +} + +uint8_t SwipeContainer::PageIndicator::getNumberOfPages() const +{ + return numberOfPages; +} + +uint8_t SwipeContainer::PageIndicator::getCurrentPage() const +{ + return currentPage; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.cpp new file mode 100644 index 0000000..1156a8c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/ZoomAnimationImage.cpp @@ -0,0 +1,280 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +ZoomAnimationImage::ZoomAnimationImage() + : Container(), + currentState(NO_ANIMATION), + animationCounter(0), + zoomAnimationDelay(0), + smallBmp(), + largeBmp(), + image(), + scalableImage(), + currentZoomMode(FIXED_LEFT_AND_TOP), + zoomAnimationStartWidth(0), + zoomAnimationStartHeight(0), + zoomAnimationEndWidth(0), + zoomAnimationEndHeight(0), + zoomAnimationStartX(0), + zoomAnimationStartY(0), + zoomAnimationDeltaX(0), + zoomAnimationDeltaY(0), + moveAnimationEndX(0), + moveAnimationEndY(0), + animationDuration(0), + zoomAnimationWidthEquation(EasingEquations::linearEaseNone), + zoomAnimationHeightEquation(EasingEquations::linearEaseNone), + moveAnimationXEquation(EasingEquations::linearEaseNone), + moveAnimationYEquation(EasingEquations::linearEaseNone), + animationEndedAction(0) +{ + image.setXY(0, 0); + image.setVisible(false); + + scalableImage.setScalingAlgorithm(ScalableImage::NEAREST_NEIGHBOR); + scalableImage.setXY(0, 0); + scalableImage.setVisible(false); + + Container::add(image); + Container::add(scalableImage); +} + +void ZoomAnimationImage::startZoomAnimation(int16_t endWidth, int16_t endHeight, uint16_t duration, ZoomMode zoomMode, EasingEquation widthProgressionEquation, EasingEquation heightProgressionEquation) +{ + setCurrentState(ANIMATE_ZOOM); + + startTimerAndSetParameters(endWidth, endHeight, duration, zoomMode, widthProgressionEquation, heightProgressionEquation); +} + +void ZoomAnimationImage::startZoomAndMoveAnimation(int16_t endX, int16_t endY, int16_t endWidth, int16_t endHeight, uint16_t duration, ZoomMode zoomMode, EasingEquation xProgressionEquation, EasingEquation yProgressionEquation, EasingEquation widthProgressionEquation, EasingEquation heightProgressionEquation) +{ + moveAnimationEndX = endX; + moveAnimationEndY = endY; + + moveAnimationXEquation = xProgressionEquation; + moveAnimationYEquation = yProgressionEquation; + + setCurrentState(ANIMATE_ZOOM_AND_MOVE); + + startTimerAndSetParameters(endWidth, endHeight, duration, zoomMode, widthProgressionEquation, heightProgressionEquation); +} + +void ZoomAnimationImage::cancelZoomAnimation() +{ + Application::getInstance()->unregisterTimerWidget(this); + setCurrentState(NO_ANIMATION); +} + +void ZoomAnimationImage::handleTickEvent() +{ + if ((currentState == ANIMATE_ZOOM) || (currentState == ANIMATE_ZOOM_AND_MOVE)) + { + animationCounter++; + if (animationCounter >= zoomAnimationDelay) + { + // Adjust the used animationCounter for the startup delay + uint32_t actualAnimationCounter = animationCounter - zoomAnimationDelay; + + int16_t deltaWidth = zoomAnimationWidthEquation(actualAnimationCounter, 0, zoomAnimationEndWidth - zoomAnimationStartWidth, animationDuration); + int16_t deltaHeight = zoomAnimationHeightEquation(actualAnimationCounter, 0, zoomAnimationEndHeight - zoomAnimationStartHeight, animationDuration); + + setWidthHeight(zoomAnimationStartWidth + deltaWidth, zoomAnimationStartHeight + deltaHeight); + + int16_t deltaX; + int16_t deltaY; + + if (currentState == ANIMATE_ZOOM_AND_MOVE) + { + deltaX = moveAnimationXEquation(actualAnimationCounter, 0, (moveAnimationEndX - zoomAnimationStartX) + zoomAnimationDeltaX, animationDuration); + deltaY = moveAnimationYEquation(actualAnimationCounter, 0, (moveAnimationEndY - zoomAnimationStartY) + zoomAnimationDeltaY, animationDuration); + } + else + { + deltaX = zoomAnimationWidthEquation(actualAnimationCounter, 0, zoomAnimationDeltaX, animationDuration); + deltaY = zoomAnimationHeightEquation(actualAnimationCounter, 0, zoomAnimationDeltaY, animationDuration); + } + moveTo(zoomAnimationStartX + deltaX, zoomAnimationStartY + deltaY); + + if (animationCounter >= (uint32_t)(zoomAnimationDelay + animationDuration)) + { + cancelZoomAnimation(); + + if (animationEndedAction && animationEndedAction->isValid()) + { + animationEndedAction->execute(*this); + } + } + } + } +} + +void ZoomAnimationImage::setBitmaps(const Bitmap& smallBitmap, const Bitmap& largeBitmap) +{ + smallBmp = smallBitmap; + largeBmp = largeBitmap; + + scalableImage.setBitmap(largeBmp); + + ZoomAnimationImage::setWidthHeight(largeBmp); +} + +void ZoomAnimationImage::setWidth(int16_t width) +{ + invalidate(); + Container::setWidth(width); + updateRenderingMethod(); +} + +void ZoomAnimationImage::setHeight(int16_t height) +{ + invalidate(); + Container::setHeight(height); + updateRenderingMethod(); +} + +void ZoomAnimationImage::setScalingMode(ScalableImage::ScalingAlgorithm mode) +{ + scalableImage.setScalingAlgorithm(mode); +} + +ScalableImage::ScalingAlgorithm ZoomAnimationImage::getScalingMode() +{ + return scalableImage.getScalingAlgorithm(); +} + +void ZoomAnimationImage::setAlpha(const uint8_t newAlpha) +{ + image.setAlpha(newAlpha); + scalableImage.setAlpha(newAlpha); +} + +uint8_t ZoomAnimationImage::getAlpha() const +{ + return image.getAlpha(); +} + +void ZoomAnimationImage::setAnimationDelay(uint16_t delay) +{ + zoomAnimationDelay = delay; +} + +uint16_t ZoomAnimationImage::getAnimationDelay() const +{ + return zoomAnimationDelay; +} + +bool ZoomAnimationImage::isZoomAnimationRunning() const +{ + return currentState != NO_ANIMATION; +} + +void ZoomAnimationImage::updateRenderingMethod() +{ + if ((smallBmp.getWidth() == getWidth()) && (smallBmp.getHeight() == getHeight())) + { + image.setBitmap(smallBmp); // Updates width and height + image.setVisible(true); + scalableImage.setVisible(false); + } + else if ((largeBmp.getWidth() == getWidth()) && (largeBmp.getHeight() == getHeight())) + { + image.setBitmap(largeBmp); // Updates width and height + image.setVisible(true); + scalableImage.setVisible(false); + } + else + { + image.setVisible(false); + scalableImage.setVisible(true); + scalableImage.setWidthHeight(*this); + } + Container::invalidate(); +} + +void ZoomAnimationImage::setCurrentState(States state) +{ + currentState = state; + animationCounter = 0; +} + +void ZoomAnimationImage::startTimerAndSetParameters(int16_t endWidth, int16_t endHeight, uint16_t duration, ZoomMode zoomMode, EasingEquation widthProgressionEquation, EasingEquation heightProgressionEquation) +{ + Application::getInstance()->registerTimerWidget(this); + + currentZoomMode = zoomMode; + + zoomAnimationStartX = getX(); + zoomAnimationStartY = getY(); + zoomAnimationStartWidth = getWidth(); + zoomAnimationStartHeight = getHeight(); + zoomAnimationEndWidth = endWidth; + zoomAnimationEndHeight = endHeight; + animationDuration = duration; + + zoomAnimationWidthEquation = widthProgressionEquation; + zoomAnimationHeightEquation = heightProgressionEquation; + + updateZoomAnimationDeltaXY(); + + if (zoomAnimationDelay == 0 && animationDuration == 0) + { + handleTickEvent(); // Finish the zoom and move operation immediately + } +} + +void ZoomAnimationImage::updateZoomAnimationDeltaXY() +{ + zoomAnimationDeltaX = zoomAnimationStartWidth - zoomAnimationEndWidth; + zoomAnimationDeltaY = zoomAnimationStartHeight - zoomAnimationEndHeight; + + switch (currentZoomMode) + { + case FIXED_CENTER: + zoomAnimationDeltaX /= 2; + zoomAnimationDeltaY /= 2; + break; + case FIXED_LEFT: + zoomAnimationDeltaX = 0; + zoomAnimationDeltaY /= 2; + break; + case FIXED_RIGHT: + zoomAnimationDeltaY /= 2; + break; + case FIXED_TOP: + zoomAnimationDeltaX /= 2; + zoomAnimationDeltaY = 0; + break; + case FIXED_BOTTOM: + zoomAnimationDeltaX /= 2; + break; + case FIXED_LEFT_AND_TOP: + zoomAnimationDeltaX = 0; + zoomAnimationDeltaY = 0; + break; + case FIXED_RIGHT_AND_TOP: + zoomAnimationDeltaY = 0; + break; + case FIXED_LEFT_AND_BOTTOM: + zoomAnimationDeltaX = 0; + break; + case FIXED_RIGHT_AND_BOTTOM: + break; + default: + break; + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.cpp new file mode 100644 index 0000000..c34a860 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AbstractClock.cpp @@ -0,0 +1,68 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +AbstractClock::AbstractClock() + : Container(), + currentHour(0), + currentMinute(0), + currentSecond(0) +{ +} + +void AbstractClock::setTime24Hour(uint8_t hour, uint8_t minute, uint8_t second) +{ + currentHour = hour % 24; + currentMinute = minute % 60; + currentSecond = second % 60; + + updateClock(); +} + +void AbstractClock::setTime12Hour(uint8_t hour, uint8_t minute, uint8_t second, bool am) +{ + setTime24Hour((hour % 12) + (am ? 0 : 12), minute, second); +} + +uint8_t AbstractClock::getCurrentHour() const +{ + return currentHour; +} + +uint8_t AbstractClock::getCurrentHour24() const +{ + return currentHour; +} + +uint8_t AbstractClock::getCurrentHour12() const +{ + return ((currentHour + 11) % 12) + 1; +} + +bool AbstractClock::getCurrentAM() const +{ + return currentHour < 12; +} + +uint8_t AbstractClock::getCurrentMinute() const +{ + return currentMinute; +} + +uint8_t AbstractClock::getCurrentSecond() const +{ + return currentSecond; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.cpp new file mode 100644 index 0000000..d333570 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/AnalogClock.cpp @@ -0,0 +1,244 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +AnalogClock::AnalogClock() + : AbstractClock(), + background(), + hourHand(), + minuteHand(), + secondHand(), + animationEquation(EasingEquations::linearEaseNone), + animationDuration(0), + clockRotationCenterX(0), + clockRotationCenterY(0), + lastHour(0), + lastMinute(0), + lastSecond(0), + hourHandMinuteCorrectionActive(false), + minuteHandSecondCorrectionActive(false) +{ + AnalogClock::add(background); + + hourHand.updateZAngle(0.f); + minuteHand.updateZAngle(0.f); + secondHand.updateZAngle(0.f); + + hourHand.setVisible(false); + minuteHand.setVisible(false); + secondHand.setVisible(false); +} + +void AnalogClock::setBackground(const BitmapId backgroundBitmapId) +{ + setBackground(backgroundBitmapId, Bitmap(backgroundBitmapId).getWidth() / 2, Bitmap(backgroundBitmapId).getHeight() / 2); +} + +void AnalogClock::setBackground(const BitmapId backgroundBitmapId, const int16_t rotationCenterX, const int16_t rotationCenterY) +{ + background.setBitmap(Bitmap(backgroundBitmapId)); + setWidthHeight(background); + + setRotationCenter(rotationCenterX, rotationCenterY); +} + +void AnalogClock::setRotationCenter(int16_t rotationCenterX, int16_t rotationCenterY) +{ + clockRotationCenterX = rotationCenterX; + clockRotationCenterY = rotationCenterY; +} + +void AnalogClock::setupHourHand(const BitmapId hourHandBitmapId, int16_t rotationCenterX, int16_t rotationCenterY) +{ + setupHand(hourHand, hourHandBitmapId, rotationCenterX, rotationCenterY); +} + +void AnalogClock::setupMinuteHand(const BitmapId minuteHandBitmapId, int16_t rotationCenterX, int16_t rotationCenterY) +{ + setupHand(minuteHand, minuteHandBitmapId, rotationCenterX, rotationCenterY); +} + +void AnalogClock::setupSecondHand(const BitmapId secondHandBitmapId, int16_t rotationCenterX, int16_t rotationCenterY) +{ + setupHand(secondHand, secondHandBitmapId, rotationCenterX, rotationCenterY); +} + +void AnalogClock::setupHand(TextureMapper& hand, const BitmapId bitmapId, int16_t rotationCenterX, int16_t rotationCenterY) +{ + remove(hand); + + hand.setBitmap(Bitmap(bitmapId)); + hand.setWidthHeight(*this); + hand.setXY(0, 0); + hand.setBitmapPosition(clockRotationCenterX - rotationCenterX, clockRotationCenterY - rotationCenterY); + hand.setCameraDistance(300.0f); + hand.setOrigo((float)clockRotationCenterX, (float)clockRotationCenterY, hand.getCameraDistance()); + hand.setCamera(hand.getOrigoX(), hand.getOrigoY()); + hand.setRenderingAlgorithm(TextureMapper::BILINEAR_INTERPOLATION); + + add(hand); + hand.setVisible(true); +} + +void AnalogClock::initializeTime24Hour(uint8_t hour, uint8_t minute, uint8_t second) +{ + lastHour = 255; + lastMinute = 255; + lastSecond = 255; + + // Disable animation and set time + uint16_t tempAnimationDuration = animationDuration; + animationDuration = 1; + setTime24Hour(hour, minute, second); + + animationDuration = tempAnimationDuration; +} + +void AnalogClock::initializeTime12Hour(uint8_t hour, uint8_t minute, uint8_t second, bool am) +{ + initializeTime24Hour((hour % 12) + (am ? 0 : 12), minute, second); +} + +void AnalogClock::setAlpha(uint8_t newAlpha) +{ + background.setAlpha(newAlpha); + hourHand.setAlpha(newAlpha); + minuteHand.setAlpha(newAlpha); + secondHand.setAlpha(newAlpha); +} + +uint8_t AnalogClock::getAlpha() const +{ + return background.getAlpha(); +} + +void AnalogClock::updateClock() +{ + // Make sure that animating to 0 will move from left to right + if (lastHour != 0 && currentHour == 0) + { + hourHand.updateZAngle(hourHand.getZAngle() - (2 * PI)); + } + if (lastMinute != 0 && currentMinute == 0) + { + minuteHand.updateZAngle(minuteHand.getZAngle() - (2 * PI)); + } + if (lastSecond != 0 && currentSecond == 0) + { + secondHand.updateZAngle(secondHand.getZAngle() - (2 * PI)); + } + + float newHandAngle; + + // Move hour hand + if (hourHand.isVisible() && ((currentHour != lastHour) || (hourHandMinuteCorrectionActive && (currentMinute != lastMinute)))) + { + newHandAngle = convertHandValueToAngle(12, currentHour, hourHandMinuteCorrectionActive ? currentMinute : 0); + if (animationEnabled() && !hourHand.isTextureMapperAnimationRunning()) + { + hourHand.setupAnimation(AnimationTextureMapper::Z_ROTATION, newHandAngle, animationDuration, 0, animationEquation); + hourHand.startAnimation(); + } + else + { + if (animationEnabled()) + { + hourHand.cancelAnimationTextureMapperAnimation(); + } + hourHand.updateZAngle(newHandAngle); + } + } + + // Move minute hand + if (minuteHand.isVisible() && ((currentMinute != lastMinute) || (minuteHandSecondCorrectionActive && (currentSecond != lastSecond)))) + { + newHandAngle = convertHandValueToAngle(60, currentMinute, minuteHandSecondCorrectionActive ? currentSecond : 0); + if (animationEnabled() && !minuteHand.isTextureMapperAnimationRunning()) + { + minuteHand.setupAnimation(AnimationTextureMapper::Z_ROTATION, newHandAngle, animationDuration, 0, animationEquation); + minuteHand.startAnimation(); + } + else + { + if (animationEnabled()) + { + minuteHand.cancelAnimationTextureMapperAnimation(); + } + minuteHand.updateZAngle(newHandAngle); + } + } + + // Move second hand + if (secondHand.isVisible() && (currentSecond != lastSecond)) + { + newHandAngle = convertHandValueToAngle(60, currentSecond); + if (animationEnabled() && !secondHand.isTextureMapperAnimationRunning()) + { + secondHand.setupAnimation(AnimationTextureMapper::Z_ROTATION, newHandAngle, animationDuration, 0, animationEquation); + secondHand.startAnimation(); + } + else + { + if (animationEnabled()) + { + secondHand.cancelAnimationTextureMapperAnimation(); + } + secondHand.updateZAngle(newHandAngle); + } + } + + lastHour = currentHour; + lastMinute = currentMinute; + lastSecond = currentSecond; +} + +float AnalogClock::convertHandValueToAngle(uint8_t steps, uint8_t handValue, uint8_t secondHandValue /*= 0*/) const +{ + return ((handValue / (float)steps) + (secondHandValue / (steps * 60.f))) * 2 * PI; +} + +void AnalogClock::setHourHandMinuteCorrection(bool active) +{ + hourHandMinuteCorrectionActive = active; + setTime24Hour(getCurrentHour(), getCurrentMinute(), getCurrentSecond()); +} + +bool AnalogClock::getHourHandMinuteCorrection() const +{ + return hourHandMinuteCorrectionActive; +} + +void AnalogClock::setMinuteHandSecondCorrection(bool active) +{ + minuteHandSecondCorrectionActive = active; + setTime24Hour(getCurrentHour(), getCurrentMinute(), getCurrentSecond()); +} + +bool AnalogClock::getMinuteHandSecondCorrection() const +{ + return minuteHandSecondCorrectionActive; +} + +bool AnalogClock::animationEnabled() const +{ + return animationDuration > 1; +} + +void AnalogClock::setAnimation(uint16_t duration, EasingEquation animationProgressionEquation) +{ + animationDuration = duration; + animationEquation = animationProgressionEquation; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.cpp new file mode 100644 index 0000000..cbed233 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/clock/DigitalClock.cpp @@ -0,0 +1,111 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +DigitalClock::DigitalClock() + : AbstractClock(), + displayMode(DISPLAY_24_HOUR), + useLeadingZeroForHourIndicator(false), + text() +{ + buffer[0] = '\0'; + text.setXY(0, 0); + text.setWildcard(buffer); + AbstractClock::add(text); +} + +void DigitalClock::setWidth(int16_t width) +{ + AbstractClock::setWidth(width); + text.setWidth(width); +} + +void DigitalClock::setHeight(int16_t height) +{ + AbstractClock::setHeight(height); + text.setHeight(height); +} + +void DigitalClock::setBaselineY(int16_t baselineY) +{ + if (text.getTypedText().hasValidId()) + { + moveTo(getX(), baselineY - text.getTypedText().getFont()->getFontHeight()); + } +} + +void DigitalClock::displayLeadingZeroForHourIndicator(bool displayLeadingZero) +{ + useLeadingZeroForHourIndicator = displayLeadingZero; +} + +void DigitalClock::setAlpha(uint8_t newAlpha) +{ + text.setAlpha(newAlpha); +} + +uint8_t DigitalClock::getAlpha() const +{ + return text.getAlpha(); +} + +void DigitalClock::setTypedText(TypedText typedText) +{ + // Do invalidateContent before and after in case the size of the text changes + text.invalidateContent(); + text.setTypedText(typedText); + text.invalidateContent(); +} + +void DigitalClock::setColor(colortype color) +{ + // Do invlidateContent only once since the size does not change + text.setColor(color); + text.invalidateContent(); +} + +colortype DigitalClock::getColor() const +{ + return text.getColor(); +} + +void DigitalClock::updateClock() +{ + text.invalidateContent(); + if (displayMode == DISPLAY_12_HOUR_NO_SECONDS) + { + const char* format = useLeadingZeroForHourIndicator ? "%02d:%02d %cM" : "%d:%02d %cM"; + Unicode::snprintf(buffer, BUFFER_SIZE, format, getCurrentHour12(), getCurrentMinute(), getCurrentAM() ? 'A' : 'P'); + } + else if (displayMode == DISPLAY_24_HOUR_NO_SECONDS) + { + const char* format = useLeadingZeroForHourIndicator ? "%02d:%02d" : "%d:%02d"; + Unicode::snprintf(buffer, BUFFER_SIZE, format, getCurrentHour24(), getCurrentMinute()); + } + else if (displayMode == DISPLAY_12_HOUR) + { + const char* format = useLeadingZeroForHourIndicator ? "%02d:%02d:%02d %cM" : "%d:%02d:%02d %cM"; + Unicode::snprintf(buffer, BUFFER_SIZE, format, getCurrentHour12(), getCurrentMinute(), getCurrentSecond(), getCurrentAM() ? 'A' : 'P'); + } + else if (displayMode == DISPLAY_24_HOUR) + { + const char* format = useLeadingZeroForHourIndicator ? "%02d:%02d:%02d" : "%d:%02d:%02d"; + Unicode::snprintf(buffer, BUFFER_SIZE, format, getCurrentHour24(), getCurrentMinute(), getCurrentSecond()); + } + text.invalidateContent(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.cpp new file mode 100644 index 0000000..be59034 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractDirectionProgress.cpp @@ -0,0 +1,37 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +AbstractDirectionProgress::AbstractDirectionProgress() + : AbstractProgressIndicator(), progressDirection(RIGHT) +{ + AbstractDirectionProgress::setDirection(RIGHT); +} + +void AbstractDirectionProgress::setDirection(DirectionType direction) +{ + if (direction != progressDirection) + { + progressDirection = direction; + progressIndicatorContainer.invalidate(); + setValue(getValue()); + } +} + +AbstractDirectionProgress::DirectionType AbstractDirectionProgress::getDirection() const +{ + return progressDirection; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.cpp new file mode 100644 index 0000000..c57d0f1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/AbstractProgressIndicator.cpp @@ -0,0 +1,216 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +AbstractProgressIndicator::AbstractProgressIndicator() + : Container(), background(), progressIndicatorContainer(), rangeMin(0), rangeMax(100), currentValue(0), rangeSteps(100), rangeStepsMin(0), + equation(&EasingEquations::linearEaseNone), animationRunning(false), animationStartValue(0), animationEndValue(0), animationDuration(0), animationStep(0), + valueSetCallback(0), valueUpdatedCallback(0) +{ + background.setXY(0, 0); + AbstractProgressIndicator::add(background); + AbstractProgressIndicator::add(progressIndicatorContainer); +} + +void AbstractProgressIndicator::setBackground(const Bitmap& bitmapBackground) +{ + background.setBitmap(bitmapBackground); + setWidthHeight(background); +} + +void AbstractProgressIndicator::setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + progressIndicatorContainer.setPosition(x, y, width, height); + + if (getWidth() < x + width) + { + AbstractProgressIndicator::setWidth(x + width); + } + + if (getHeight() < y + height) + { + AbstractProgressIndicator::setHeight(y + height); + } +} + +int16_t AbstractProgressIndicator::getProgressIndicatorX() const +{ + return progressIndicatorContainer.getX(); +} + +int16_t AbstractProgressIndicator::getProgressIndicatorY() const +{ + return progressIndicatorContainer.getY(); +} + +int16_t AbstractProgressIndicator::getProgressIndicatorWidth() const +{ + return progressIndicatorContainer.getWidth(); +} + +int16_t AbstractProgressIndicator::getProgressIndicatorHeight() const +{ + return progressIndicatorContainer.getHeight(); +} + +void AbstractProgressIndicator::setRange(int min, int max, uint16_t steps /*= 0*/, uint16_t minStep /*= 0*/) +{ + assert(min < max); + rangeMin = min; + rangeMax = max; + setValue(currentValue); + if (steps == 0) + { + rangeSteps = max - min; + } + else + { + rangeSteps = steps; + } + rangeStepsMin = minStep; + assert(rangeStepsMin < rangeSteps); +} + +void AbstractProgressIndicator::getRange(int& min, int& max, uint16_t& steps, uint16_t& minStep) const +{ + min = rangeMin; + max = rangeMax; + steps = rangeSteps; + minStep = rangeStepsMin; +} + +void AbstractProgressIndicator::getRange(int& min, int& max, uint16_t& steps) const +{ + min = rangeMin; + max = rangeMax; + steps = rangeSteps; +} + +void AbstractProgressIndicator::getRange(int& min, int& max) const +{ + min = rangeMin; + max = rangeMax; +} + +void AbstractProgressIndicator::setValue(int value) +{ + value = MAX(value, rangeMin); + value = MIN(value, rangeMax); + if (value != currentValue) + { + currentValue = value; + if (valueSetCallback && valueSetCallback->isValid()) + { + valueSetCallback->execute(*this); + } + } +} + +void AbstractProgressIndicator::setEasingEquation(EasingEquation easingEquation) +{ + equation = easingEquation; +} + +void AbstractProgressIndicator::updateValue(int value, uint16_t duration) +{ + value = MAX(value, rangeMin); + value = MIN(value, rangeMax); + if (duration == 0) + { + setValue(value); + if (valueUpdatedCallback && valueUpdatedCallback->isValid()) + { + valueUpdatedCallback->execute(*this); + } + return; + } + if (animationDuration > 0) + { + // Old animation is running, stop it first + Application::getInstance()->unregisterTimerWidget(this); + animationRunning = false; + } + animationStartValue = getValue(); + animationEndValue = value; + animationDuration = duration; + animationStep = 0; + Application::getInstance()->registerTimerWidget(this); + animationRunning = true; +} + +int AbstractProgressIndicator::getValue() const +{ + return currentValue; +} + +uint16_t AbstractProgressIndicator::getProgress(uint16_t range /*= 100*/) const +{ + if (range == 0) + { + return 0; + } + int32_t remainder; // Not used here + // Find out at what step the current value is. + int32_t step = rangeStepsMin + muldiv(currentValue - rangeMin, rangeSteps - rangeStepsMin, rangeMax - rangeMin, remainder); + // Scale the step up to [0..range] + int32_t prog = muldiv(step, range, rangeSteps, remainder); + return (uint16_t)prog; +} + +void AbstractProgressIndicator::setValueSetAction(GenericCallback& callback) +{ + valueSetCallback = &callback; +} + +void AbstractProgressIndicator::handleTickEvent() +{ + if (!animationRunning) + { + return; + } + animationStep++; + int16_t delta = (int16_t)equation(animationStep, 0, animationEndValue - animationStartValue, animationDuration); + setValue(animationStartValue + delta); + if (animationStep >= animationDuration) + { + animationDuration = 0; + animationStep = 0; + Application::getInstance()->unregisterTimerWidget(this); + animationRunning = false; + if (valueUpdatedCallback && valueUpdatedCallback->isValid()) + { + valueUpdatedCallback->execute(*this); + } + } +} + +void AbstractProgressIndicator::setValueUpdatedAction(GenericCallback& callback) +{ + valueUpdatedCallback = &callback; +} + +void AbstractProgressIndicator::setAlpha(uint8_t newAlpha) +{ + background.setAlpha(newAlpha); +} + +uint8_t AbstractProgressIndicator::getAlpha() const +{ + return background.getAlpha(); +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.cpp new file mode 100644 index 0000000..020e49e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/BoxProgress.cpp @@ -0,0 +1,102 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +BoxProgress::BoxProgress() + : AbstractDirectionProgress(), box() +{ + progressIndicatorContainer.add(box); +} + +void BoxProgress::setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + box.setPosition(0, 0, width, height); + + AbstractDirectionProgress::setProgressIndicatorPosition(x, y, width, height); +} + +void BoxProgress::setColor(colortype color) +{ + box.setColor(color); +} + +colortype BoxProgress::getColor() const +{ + return box.getColor(); +} + +void BoxProgress::setAlpha(uint8_t newAlpha) +{ + AbstractDirectionProgress::setAlpha(newAlpha); + box.setAlpha(newAlpha); +} + +void BoxProgress::setValue(int value) +{ + AbstractDirectionProgress::setValue(value); + int16_t progress = 0; + switch (progressDirection) + { + case RIGHT: + case LEFT: + progress = AbstractDirectionProgress::getProgress(progressIndicatorContainer.getWidth()); + break; + case DOWN: + case UP: + progress = AbstractDirectionProgress::getProgress(progressIndicatorContainer.getHeight()); + break; + } + switch (progressDirection) + { + case RIGHT: + { + int16_t oldWidth = box.getWidth(); + box.setPosition(0, 0, progress, progressIndicatorContainer.getHeight()); + int16_t newWidth = box.getWidth(); + Rect r(MIN(oldWidth, newWidth), 0, abs(oldWidth - newWidth), box.getHeight()); + progressIndicatorContainer.invalidateRect(r); + break; + } + case LEFT: + { + int16_t oldX = box.getX(); + box.setPosition(getWidth() - progress, 0, progress, progressIndicatorContainer.getHeight()); + int16_t newX = box.getX(); + Rect r(MIN(oldX, newX), 0, abs(oldX - newX), box.getHeight()); + progressIndicatorContainer.invalidateRect(r); + break; + } + case DOWN: + { + int16_t oldHeight = box.getHeight(); + box.setPosition(0, 0, progressIndicatorContainer.getWidth(), progress); + int16_t newHeight = box.getHeight(); + Rect r(0, MIN(oldHeight, newHeight), box.getWidth(), abs(oldHeight - newHeight)); + progressIndicatorContainer.invalidateRect(r); + break; + } + case UP: + { + int16_t oldY = box.getY(); + box.setPosition(0, progressIndicatorContainer.getHeight() - progress, progressIndicatorContainer.getWidth(), progress); + int16_t newY = box.getY(); + Rect r(0, MIN(oldY, newY), box.getWidth(), abs(oldY - newY)); + progressIndicatorContainer.invalidateRect(r); + break; + } + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.cpp new file mode 100644 index 0000000..849ffb1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/CircleProgress.cpp @@ -0,0 +1,118 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +CircleProgress::CircleProgress() + : AbstractProgressIndicator(), circle(), circleEndAngle(360) +{ + progressIndicatorContainer.add(circle); + circle.setPosition(0, 0, getWidth(), getHeight()); + CircleProgress::setStartEndAngle(0, 360); +} + +void CircleProgress::setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + circle.setPosition(0, 0, width, height); + + AbstractProgressIndicator::setProgressIndicatorPosition(x, y, width, height); +} + +void CircleProgress::setPainter(AbstractPainter& painter) +{ + circle.setPainter(painter); +} + +void CircleProgress::setCenter(int x, int y) +{ + circle.setCenter(x, y); +} + +void CircleProgress::getCenter(int& x, int& y) const +{ + circle.getCenter(x, y); +} + +void CircleProgress::setRadius(int r) +{ + circle.setRadius(r); +} + +int CircleProgress::getRadius() const +{ + int radius; + circle.getRadius(radius); + return radius; +} + +void CircleProgress::setLineWidth(int width) +{ + circle.setLineWidth(width); +} + +int CircleProgress::getLineWidth() const +{ + int width; + circle.getLineWidth(width); + return width; +} + +void CircleProgress::setCapPrecision(int precision) +{ + circle.setCapPrecision(precision); +} + +void CircleProgress::setStartEndAngle(int startAngle, int endAngle) +{ + assert(startAngle != endAngle); + circle.setArc(startAngle, endAngle); + circleEndAngle = endAngle; + CircleProgress::setValue(CircleProgress::getValue()); +} + +int CircleProgress::getStartAngle() const +{ + return circle.getArcStart(); +} + +int CircleProgress::getEndAngle() const +{ + return circleEndAngle; +} + +void CircleProgress::setAlpha(uint8_t newAlpha) +{ + AbstractProgressIndicator::setAlpha(newAlpha); + circle.setAlpha(newAlpha); +} + +void CircleProgress::setValue(int value) +{ + AbstractProgressIndicator::setValue(value); + CWRUtil::Q5 startAngle; + CWRUtil::Q5 endAngle = CWRUtil::toQ5(circleEndAngle); + circle.getArcStart(startAngle); + uint16_t rangeAngleSteps = endAngle < startAngle ? (int)(startAngle - endAngle) : (int)(endAngle - startAngle); + CWRUtil::Q5 progress = CWRUtil::Q5(AbstractProgressIndicator::getProgress(rangeAngleSteps)); + if (endAngle < startAngle) + { + circle.updateArcEnd(startAngle - progress); + } + else + { + circle.updateArcEnd(startAngle + progress); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.cpp new file mode 100644 index 0000000..bc84956 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/ImageProgress.cpp @@ -0,0 +1,135 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +ImageProgress::ImageProgress() + : AbstractDirectionProgress(), container(), image(), fixedPosition(true) +{ + container.add(image); + progressIndicatorContainer.add(container); +} + +void ImageProgress::setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + container.setPosition(0, 0, width, height); + + AbstractProgressIndicator::setProgressIndicatorPosition(x, y, width, height); +} + +void ImageProgress::setAnchorAtZero(bool anchorAtZero) +{ + fixedPosition = anchorAtZero; + setValue(getValue()); +} + +bool ImageProgress::getAnchorAtZero() const +{ + return fixedPosition; +} + +void ImageProgress::setBitmap(BitmapId bitmapId) +{ + image.setBitmap(Bitmap(bitmapId)); +} + +BitmapId ImageProgress::getBitmap() const +{ + return image.getBitmapId(); +} + +void ImageProgress::setAlpha(uint8_t newAlpha) +{ + AbstractDirectionProgress::setAlpha(newAlpha); + image.setAlpha(newAlpha); +} + +void ImageProgress::setValue(int value) +{ + AbstractDirectionProgress::setValue(value); + const uint16_t maxProgress = (progressDirection == RIGHT || progressDirection == LEFT) ? progressIndicatorContainer.getWidth() : progressIndicatorContainer.getHeight(); + int16_t progress = AbstractDirectionProgress::getProgress(maxProgress); + if (fixedPosition) + { + switch (progressDirection) + { + case RIGHT: + { + int16_t oldWidth = container.getWidth(); + container.setPosition(0, 0, progress, progressIndicatorContainer.getHeight()); + image.setPosition(0, 0, progress, progressIndicatorContainer.getHeight()); + int16_t newWidth = container.getWidth(); + Rect r(MIN(oldWidth, newWidth), 0, abs(oldWidth - newWidth), container.getHeight()); + progressIndicatorContainer.invalidateRect(r); + break; + } + case LEFT: + { + int16_t oldX = container.getX(); + container.setPosition(getWidth() - progress, 0, progress, progressIndicatorContainer.getHeight()); + image.setPosition(-container.getX(), 0, progressIndicatorContainer.getWidth(), progressIndicatorContainer.getHeight()); + int16_t newX = container.getX(); + Rect r(MIN(oldX, newX), 0, abs(oldX - newX), container.getHeight()); + progressIndicatorContainer.invalidateRect(r); + break; + } + case DOWN: + { + int16_t oldHeight = container.getHeight(); + container.setPosition(0, 0, progressIndicatorContainer.getWidth(), progress); + image.setPosition(0, 0, progressIndicatorContainer.getWidth(), progress); + int16_t newHeight = container.getHeight(); + Rect r(0, MIN(oldHeight, newHeight), container.getWidth(), abs(oldHeight - newHeight)); + progressIndicatorContainer.invalidateRect(r); + break; + } + case UP: + { + int16_t oldY = container.getY(); + container.setPosition(0, progressIndicatorContainer.getHeight() - progress, progressIndicatorContainer.getWidth(), progress); + image.setPosition(0, -container.getY(), progressIndicatorContainer.getWidth(), progressIndicatorContainer.getHeight()); + int16_t newY = container.getY(); + Rect r(0, MIN(oldY, newY), container.getWidth(), abs(oldY - newY)); + progressIndicatorContainer.invalidateRect(r); + break; + } + } + } + else + { + container.invalidate(); + switch (progressDirection) + { + case RIGHT: + container.setPosition(0, 0, progress, getHeight()); + image.setPosition(progress - progressIndicatorContainer.getWidth(), 0, progressIndicatorContainer.getWidth(), getHeight()); + break; + case LEFT: + container.setPosition(progressIndicatorContainer.getWidth() - progress, 0, progress, progressIndicatorContainer.getHeight()); + image.setPosition(0, 0, progress, progressIndicatorContainer.getHeight()); + break; + case DOWN: + container.setPosition(0, 0, progressIndicatorContainer.getWidth(), progress); + image.setPosition(0, progress - progressIndicatorContainer.getHeight(), progressIndicatorContainer.getWidth(), progressIndicatorContainer.getHeight()); + break; + case UP: + container.setPosition(0, progressIndicatorContainer.getHeight() - progress, progressIndicatorContainer.getWidth(), progress); + image.setPosition(0, 0, progressIndicatorContainer.getWidth(), progress); + break; + } + container.invalidate(); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.cpp new file mode 100644 index 0000000..35e5f05 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/LineProgress.cpp @@ -0,0 +1,102 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +LineProgress::LineProgress() + : AbstractProgressIndicator(), line(), startX(0), startY(0), endX(0), endY(0) +{ + progressIndicatorContainer.add(line); + line.setPosition(0, 0, getWidth(), getHeight()); +} + +void LineProgress::setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + line.setPosition(0, 0, width, height); + + AbstractProgressIndicator::setProgressIndicatorPosition(x, y, width, height); +} + +void LineProgress::setPainter(AbstractPainter& painter) +{ + line.setPainter(painter); +} + +void LineProgress::setStart(int x, int y) +{ + startX = CWRUtil::toQ5(x); + startY = CWRUtil::toQ5(y); + line.setStart(x, y); +} + +void LineProgress::getStart(int& x, int& y) const +{ + x = startX.to(); + y = startY.to(); +} + +void LineProgress::setEnd(int x, int y) +{ + endX = CWRUtil::toQ5(x); + endY = CWRUtil::toQ5(y); +} + +void LineProgress::getEnd(int& x, int& y) const +{ + x = endX.to(); + y = endY.to(); +} + +void LineProgress::setLineWidth(int width) +{ + line.setLineWidth(width); +} + +int LineProgress::getLineWidth() const +{ + int width; + line.getLineWidth(width); + return width; +} + +void LineProgress::setLineEndingStyle(Line::LINE_ENDING_STYLE lineEndingStyle) +{ + line.setLineEndingStyle(lineEndingStyle); +} + +Line::LINE_ENDING_STYLE LineProgress::getLineEndingStyle() const +{ + return line.getLineEndingStyle(); +} + +void LineProgress::setAlpha(uint8_t newAlpha) +{ + AbstractProgressIndicator::setAlpha(newAlpha); + line.setAlpha(newAlpha); +} + +void LineProgress::setValue(int value) +{ + if (rangeSteps > 0) + { + AbstractProgressIndicator::setValue(value); + int progress = (int)AbstractProgressIndicator::getProgress(rangeSteps); + CWRUtil::Q5 r(rangeSteps); + CWRUtil::Q5 p(progress); + CWRUtil::Q5 x = startX + ((endX - startX) / r) * p; + CWRUtil::Q5 y = startY + ((endY - startY) / r) * p; + line.updateEnd(x, y); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.cpp new file mode 100644 index 0000000..5d0d840 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/progress_indicators/TextProgress.cpp @@ -0,0 +1,87 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +TextProgress::TextProgress() + : AbstractProgressIndicator(), + textArea(), + decimals(0) +{ + textBuffer[0] = 0; + progressIndicatorContainer.add(textArea); +} + +void TextProgress::setProgressIndicatorPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + textArea.setPosition(0, 0, width, height); + + AbstractProgressIndicator::setProgressIndicatorPosition(x, y, width, height); +} + +void TextProgress::setTypedText(const TypedText& t) +{ + textArea.setTypedText(t); +} + +TypedText TextProgress::getTypedText() const +{ + return textArea.getTypedText(); +} + +void TextProgress::setColor(colortype color) +{ + textArea.setColor(color); +} + +colortype TextProgress::getColor() const +{ + return textArea.getColor(); +} + +void TextProgress::setAlpha(uint8_t newAlpha) +{ + AbstractProgressIndicator::setAlpha(newAlpha); + textArea.setAlpha(newAlpha); +} + +void TextProgress::setValue(int value) +{ + textArea.invalidateContent(); + AbstractProgressIndicator::setValue(value); + int range[3] = { 1, 10, 100 }; + uint16_t progress = AbstractProgressIndicator::getProgress(100 * range[decimals]); + if (decimals > 0) + { + Unicode::snprintf(textBuffer, 8, "%d.%0*d", progress / range[decimals], decimals, progress % range[decimals]); + } + else + { + Unicode::snprintf(textBuffer, 8, "%d", progress); + } + textArea.setWildcard(textBuffer); + textArea.invalidateContent(); +} + +void TextProgress::setNumberOfDecimals(uint16_t numberOfDecimals) +{ + decimals = MIN(2, numberOfDecimals); + setValue(getValue()); +} + +uint16_t TextProgress::getNumberOfDecimals() const +{ + return decimals; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.cpp new file mode 100644 index 0000000..05201c0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/DrawableList.cpp @@ -0,0 +1,381 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +DrawableList::DrawableList() + : Container(), + isHorizontal(false), + isCircular(false), + offset(0), + itemSize(0), + itemMargin(0), + numItems(0), + numDrawables(0), + firstItem(0), + firstDrawable(0), + drawablesInitialized(false), + firstDrawableIndex(0), + drawableItems(0), + updateDrawable(0) +{ +} + +void DrawableList::setWidth(int16_t width) +{ + Container::setWidth(width); + refreshDrawables(); +} + +void DrawableList::setHeight(int16_t height) +{ + Container::setHeight(height); + refreshDrawables(); +} + +void DrawableList::setHorizontal(bool horizontal) +{ + if ((horizontal && !isHorizontal) || (!horizontal && isHorizontal)) + { + isHorizontal = horizontal; + refreshDrawables(); + } +} + +bool DrawableList::getHorizontal() const +{ + return isHorizontal; +} + +void DrawableList::setCircular(bool circular) +{ + if ((circular && !isCircular) || (!circular && isCircular)) + { + isCircular = circular; + refreshDrawables(); + } +} + +bool DrawableList::getCircular() const +{ + return isCircular; +} + +void DrawableList::setDrawableSize(int16_t drawableSize, int16_t drawableMargin) +{ + itemSize = drawableSize + 2 * drawableMargin; + itemMargin = drawableMargin; +} + +void DrawableList::setDrawables(DrawableListItemsInterface& drawableListItems, + int16_t drawableItemIndexOffset, + GenericCallback& updateDrawableCallback) +{ + drawableItems = &drawableListItems; + firstDrawableIndex = drawableItemIndexOffset; + updateDrawable = &updateDrawableCallback; + + refreshDrawables(); +} + +int16_t DrawableList::getNumberOfDrawables() const +{ + return numDrawables; +} + +int16_t DrawableList::getItemSize() const +{ + return itemSize; +} + +int16_t DrawableList::getDrawableSize() const +{ + return itemSize - 2 * itemMargin; +} + +int16_t DrawableList::getDrawableMargin() const +{ + return itemMargin; +} + +void DrawableList::setNumberOfItems(int16_t numberOfItems) +{ + numItems = numberOfItems; + refreshDrawables(); +} + +int16_t DrawableList::getNumberOfItems() const +{ + return numItems; +} + +int16_t DrawableList::getRequiredNumberOfDrawables() const +{ + if (drawableItems == 0 || itemSize <= 0) + { + return 0; + } + + // Calculate number of required drawables. Worst case is one pixel visible of drawable at top and rest stacked tightly + int16_t requiredDrawables = 1 + (((isHorizontal ? getWidth() : getHeight()) - 1) + (itemSize - 1)) / itemSize; + if (!isCircular) + { + // We never require more drawables than the number of elements on non-circular list. + if (requiredDrawables > numItems) + { + requiredDrawables = numItems; + } + } + + int16_t numberOfDrawables = drawableItems->getNumberOfDrawables(); + return MIN((numberOfDrawables - firstDrawableIndex), requiredDrawables); +} + +void DrawableList::setOffset(int32_t ofs) +{ + offset = ofs; + + if (numDrawables == 0 || numItems == 0 || itemSize == 0) + { + return; + } + if (!updateDrawable || !updateDrawable->isValid()) + { + return; + } + + // ofs is the offset of item[0] + // 0 => item[0] is perfectly selected, -itemSize => item[1] is perfectly selected, itemSize => item[N-1] is perfectly selected etc. + int16_t newFirstItem = 0; + if (ofs > 0) + { + int numberOfItems = ofs / itemSize + 1; + newFirstItem -= numberOfItems; + ofs -= numberOfItems * itemSize; + } + if (ofs <= -itemSize) + { + int numberOfItems = ofs / itemSize; + newFirstItem -= numberOfItems; + ofs -= numberOfItems * itemSize; + } + if (isCircular) + { + // Make sure that firstIndex is "in range" + newFirstItem %= numItems; + newFirstItem = (newFirstItem + numItems) % numItems; + } + else + { + if (newFirstItem < 0) + { + ofs -= newFirstItem * itemSize; + newFirstItem = 0; + } + else if (newFirstItem + numDrawables > numItems) + { + int x = numItems - (newFirstItem + numDrawables); + ofs += x * itemSize; + newFirstItem += x; + } + } + + int drawableDelta = 0; + if (drawablesInitialized && firstItem != newFirstItem) + { + drawableDelta = numDrawables; + for (int i = 1; i < numDrawables; i++) + { + int fi = (firstItem + i); + int nfi = (newFirstItem + i); + if (isCircular) + { + fi %= numItems; + nfi %= numItems; + } + if (fi == newFirstItem) + { + drawableDelta = -i; + break; + } + if (nfi == firstItem) + { + drawableDelta = i; + break; + } + } + } + firstDrawable = ((firstDrawable - drawableDelta) + numDrawables) % numDrawables; + firstItem = newFirstItem; + + for (int i = 0; i < numDrawables; i++) + { + int drawableIndex = (firstDrawable + i) % numDrawables; + Drawable* drawable = drawableItems->getDrawable(drawableIndex + firstDrawableIndex); + if (isHorizontal) + { + drawable->moveTo(ofs + i * itemSize + itemMargin, 0); + } + else + { + drawable->moveTo(0, ofs + i * itemSize + itemMargin); + } + + int itemIndex = i + firstItem; + if (isCircular) + { + itemIndex %= numItems; + } + else + { + if (itemIndex < 0 || itemIndex >= numItems) + { + itemIndex = -1; + } + } + if (itemIndex < 0) + { + drawable->setVisible(false); + } + else + { + drawable->setVisible(true); + // Only fill if first time or outside old range + if (!drawablesInitialized || (i < drawableDelta || i >= numDrawables + drawableDelta)) + { + if (updateDrawable->isValid()) + { + updateDrawable->execute(drawableItems, drawableIndex + firstDrawableIndex, itemIndex); + drawable->invalidateContent(); + } + } + } + } + drawablesInitialized = true; +} + +int32_t DrawableList::getOffset() const +{ + return offset; +} + +int16_t DrawableList::getItemIndex(int16_t drawableIndex) const +{ + if (drawableIndex < 0 || drawableIndex >= numDrawables || numDrawables == 0 || numItems == 0) + { + return -1; + } + int16_t itemNumber = ((drawableIndex + numDrawables - firstDrawable) % numDrawables) + firstItem; + if (isCircular) + { + itemNumber %= numItems; + } + if (itemNumber < 0 || itemNumber >= numItems) + { + return -1; + } + return itemNumber; +} + +int16_t DrawableList::getDrawableIndices(int16_t itemIndex, int16_t* drawableIndexArray, int16_t arraySize) const +{ + int16_t numFound = 0; + int16_t drawableIndex = -1; + while ((drawableIndex = getDrawableIndex(itemIndex, drawableIndex)) >= 0) + { + if (numFound < arraySize) + { + drawableIndexArray[numFound] = drawableIndex; + numFound++; + } + } + return numFound; +} + +int16_t DrawableList::getDrawableIndex(int16_t itemIndex, int16_t prevDrawableIndex /*= -1*/) const +{ + if (prevDrawableIndex < -1 || prevDrawableIndex >= numDrawables || numDrawables == 0 || numItems == 0) + { + return -1; + } + if (prevDrawableIndex >= 0) + { + prevDrawableIndex = ((prevDrawableIndex - firstDrawable) + numDrawables) % numDrawables; + } + for (int16_t i = prevDrawableIndex + 1; i < numDrawables; i++) + { + int16_t currentItemIndex = firstItem + i; + if (isCircular) + { + currentItemIndex %= numItems; + } + if (itemIndex == currentItemIndex) + { + int16_t drawableIndex = (firstDrawable + i) % numDrawables; + return drawableIndex; + } + } + return -1; +} + +void DrawableList::refreshDrawables() +{ + if (drawableItems == 0) + { + numDrawables = 0; + return; + } + numDrawables = getRequiredNumberOfDrawables(); + // Remove everything + Container::removeAll(); + // Add the itemDrawables + for (int drawableIndex = 0; drawableIndex < numDrawables; drawableIndex++) + { + Drawable* drawable = drawableItems->getDrawable(drawableIndex + firstDrawableIndex); + // Resize the drawables, X/Y ignored for now. + if (isHorizontal) + { + drawable->setPosition(0, 0, itemSize - 2 * itemMargin, getHeight()); + } + else + { + drawable->setPosition(0, 0, getWidth(), itemSize - 2 * itemMargin); + } + // Add each drawable for later positioning + if (drawable->getParent() != 0) + { + // Remove drawable from the current parent + static_cast(drawable->getParent())->remove(*drawable); + } + Container::add(*drawable); + } + + drawablesInitialized = false; + firstItem = 0; + firstDrawable = 0; + setOffset(offset); +} + +void DrawableList::itemChanged(int16_t itemIndex) +{ + if (updateDrawable && updateDrawable->isValid()) + { + int16_t drawableIndex = -1; + while ((drawableIndex = getDrawableIndex(itemIndex, drawableIndex)) != -1) + { + updateDrawable->execute(drawableItems, drawableIndex + firstDrawableIndex, itemIndex); + } + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.cpp new file mode 100644 index 0000000..c055f05 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollBase.cpp @@ -0,0 +1,339 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +ScrollBase::ScrollBase() + : Container(), + list(), + numberOfDrawables(0), + distanceBeforeAlignedItem(0), + itemSize(0), + swipeAcceleration(10), + dragAcceleration(10), + maxSwipeItems(0), + easingEquation(&EasingEquations::backEaseOut), + defaultAnimationSteps(30), + overshootPercentage(75), + itemSelectedCallback(0), + itemLockedInCallback(0), + animationEndedCallback(0), + itemPressedCallback(0), + currentAnimationState(NO_ANIMATION), + gestureStep(0), + gestureStepsTotal(0), + gestureStart(0), + gestureEnd(0), + xClick(0), + yClick(0), + initialSwipeOffset(0), + draggableX(false), + draggableY(false) +{ + Container::add(list); + list.setXY(0, 0); + list.setHorizontal(false); + list.setCircular(false); + setTouchable(true); +} + +void ScrollBase::setWidth(int16_t width) +{ + Container::setWidth(width); + list.setWidth(width); +} + +void ScrollBase::setHeight(int16_t height) +{ + Container::setHeight(height); + list.setHeight(height); +} + +void ScrollBase::setHorizontal(bool horizontal) +{ + allowVerticalDrag(horizontal); + allowHorizontalDrag(!horizontal); + list.setHorizontal(horizontal); +} + +bool ScrollBase::getHorizontal() const +{ + return list.getHorizontal(); +} + +void ScrollBase::setCircular(bool circular) +{ + list.setCircular(circular); +} + +bool ScrollBase::getCircular() const +{ + return list.getCircular(); +} + +void ScrollBase::setDrawableSize(int16_t drawableSize, int16_t drawableMargin) +{ + itemSize = drawableSize + drawableMargin * 2; + list.setDrawableSize(drawableSize, drawableMargin); +} + +int16_t ScrollBase::getDrawableSize() const +{ + return list.getDrawableSize(); +} + +int16_t ScrollBase::getDrawableMargin() const +{ + return list.getDrawableMargin(); +} + +void ScrollBase::setNumberOfItems(int16_t numberOfItems) +{ + if (numberOfItems != getNumberOfItems()) + { + list.setNumberOfItems(numberOfItems); + if (!getCircular()) + { + animateToPosition(keepOffsetInsideLimits(getOffset(), 0)); + } + } +} + +int16_t ScrollBase::getNumberOfItems() const +{ + return list.getNumberOfItems(); +} + +void ScrollBase::setEasingEquation(EasingEquation equation) +{ + easingEquation = equation; +} + +void ScrollBase::setAnimationSteps(int16_t steps) +{ + defaultAnimationSteps = steps; +} + +uint16_t ScrollBase::getAnimationSteps() const +{ + return defaultAnimationSteps; +} + +void ScrollBase::setSwipeAcceleration(uint16_t acceleration) +{ + swipeAcceleration = acceleration; +} + +uint16_t ScrollBase::getSwipeAcceleration() const +{ + return swipeAcceleration; +} + +void ScrollBase::setMaxSwipeItems(uint16_t maxItems) +{ + maxSwipeItems = maxItems; +} + +uint16_t ScrollBase::getMaxSwipeItems() const +{ + return maxSwipeItems; +} + +void ScrollBase::setDragAcceleration(uint16_t acceleration) +{ + dragAcceleration = acceleration; +} + +uint16_t ScrollBase::getDragAcceleration() const +{ + return dragAcceleration; +} + +void ScrollBase::allowHorizontalDrag(bool enable) +{ + draggableX = enable; +} + +void ScrollBase::allowVerticalDrag(bool enable) +{ + draggableY = enable; +} + +void ScrollBase::animateToItem(int16_t itemIndex, int16_t animationSteps /*= -1*/) +{ + int32_t position = getPositionForItem(itemIndex); + animateToPosition(position, animationSteps); +} + +void ScrollBase::setItemSelectedCallback(GenericCallback& callback) +{ + itemSelectedCallback = &callback; +} + +void ScrollBase::setAnimationEndedCallback(GenericCallback<>& callback) +{ + animationEndedCallback = &callback; +} + +void ScrollBase::setItemPressedCallback(GenericCallback& callback) +{ + itemPressedCallback = &callback; +} + +bool ScrollBase::isAnimating() const +{ + return currentAnimationState != NO_ANIMATION; +} + +void ScrollBase::stopAnimation() +{ + if (currentAnimationState == ANIMATING_GESTURE) + { + Application::getInstance()->unregisterTimerWidget(this); + setOffset(gestureEnd); + } + currentAnimationState = NO_ANIMATION; +} + +void ScrollBase::handleDragEvent(const DragEvent& event) +{ + stopAnimation(); + currentAnimationState = ANIMATING_DRAG; + int32_t newOffset = getOffset() + (getHorizontal() ? event.getDeltaX() : event.getDeltaY()) * dragAcceleration / 10; + newOffset = keepOffsetInsideLimits(newOffset, muldiv(itemSize, overshootPercentage, 100)); + setOffset(newOffset); +} + +void ScrollBase::handleGestureEvent(const GestureEvent& event) +{ + if (event.getType() == (getHorizontal() ? GestureEvent::SWIPE_HORIZONTAL : GestureEvent::SWIPE_VERTICAL)) + { + int16_t velocity = abs(event.getVelocity()); + int16_t direction = event.getVelocity() < 0 ? -1 : 1; + int16_t steps = MAX(1, velocity - 4) * 7; + int32_t newOffset = getOffset() + direction * steps * swipeAcceleration / 10; + if (maxSwipeItems > 0) + { + int32_t maxDistance = maxSwipeItems * itemSize; + newOffset = MIN(newOffset, initialSwipeOffset + maxDistance); + newOffset = MAX(newOffset, initialSwipeOffset - maxDistance); + } + newOffset = keepOffsetInsideLimits(newOffset, 0); + steps = MIN(steps, defaultAnimationSteps); + animateToPosition(newOffset, steps); + } +} + +void ScrollBase::handleTickEvent() +{ + if (currentAnimationState == ANIMATING_GESTURE) + { + gestureStep++; + int newPosition = gestureStart + easingEquation(gestureStep, 0, gestureEnd - gestureStart, gestureStepsTotal); + setOffset(newPosition); + if (gestureStep > gestureStepsTotal) + { + currentAnimationState = NO_ANIMATION; + gestureStep = 0; + Application::getInstance()->unregisterTimerWidget(this); + setOffset(getNormalizedOffset(gestureEnd)); + // Also adjust initialSwipeOffset in case it is being used. + initialSwipeOffset += getOffset() - gestureEnd; + + // Item has settled, call back + if (animationEndedCallback && animationEndedCallback->isValid()) + { + animationEndedCallback->execute(); + } + } + } +} + +void ScrollBase::itemChanged(int itemIndex) +{ + list.itemChanged(itemIndex); +} + +void ScrollBase::setOffset(int32_t offset) +{ + list.setOffset(offset + distanceBeforeAlignedItem); +} + +int32_t ScrollBase::getOffset() const +{ + return list.getOffset() - distanceBeforeAlignedItem; +} + +int ScrollBase::getNormalizedOffset(int offset) const +{ + int16_t numItems = getNumberOfItems(); + if (numItems == 0 || itemSize == 0) + { + return offset; + } + int32_t listSize = numItems * itemSize; + offset %= listSize; + return offset > 0 ? offset - listSize : offset; +} + +int32_t ScrollBase::getNearestAlignedOffset(int32_t offset) const +{ + if (itemSize == 0) + { + return offset; + } + if (getCircular()) + { + if (offset < 0) + { + return (((offset - (itemSize / 2)) / itemSize) * itemSize); + } + return ((offset + (itemSize / 2)) / itemSize) * itemSize; + } + offset = keepOffsetInsideLimits(offset, 0); + return ((offset - (itemSize / 2)) / itemSize) * itemSize; +} + +void ScrollBase::animateToPosition(int32_t position, int16_t steps) +{ + int32_t currentPosition = getOffset(); + position = getNearestAlignedOffset(position); + if (steps < 0) + { + steps = defaultAnimationSteps; + } + const int32_t distance = abs(position - currentPosition); + steps = MIN(steps, distance); + if (steps < 1) + { + setOffset(position); + currentAnimationState = NO_ANIMATION; + } + else + { + gestureStart = currentPosition; + gestureEnd = position; + gestureStep = 0; + gestureStepsTotal = steps; + if (currentAnimationState != ANIMATING_GESTURE) + { + Application::getInstance()->registerTimerWidget(this); + currentAnimationState = ANIMATING_GESTURE; + } + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.cpp new file mode 100644 index 0000000..ee5cfd7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollList.cpp @@ -0,0 +1,257 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +ScrollList::ScrollList() + : ScrollBase(), + paddingAfterLastItem(0), + snapping(false), + windowSize(1) +{ +} + +void ScrollList::setWidth(int16_t width) +{ + ScrollBase::setWidth(width); + if (getHorizontal()) + { + setWindowSize(windowSize); + } +} + +void ScrollList::setHeight(int16_t height) +{ + ScrollBase::setHeight(height); + if (!getHorizontal()) + { + setWindowSize(windowSize); + } +} + +void ScrollList::setDrawableSize(int16_t drawableSize, int16_t drawableMargin) +{ + ScrollBase::setDrawableSize(drawableSize, drawableMargin); + setWindowSize(windowSize); +} + +void ScrollList::setDrawables(DrawableListItemsInterface& drawableListItems, GenericCallback& updateDrawableCallback) +{ + stopAnimation(); + numberOfDrawables = drawableListItems.getNumberOfDrawables(); + list.setDrawables(drawableListItems, 0, updateDrawableCallback); + setOffset(0); +} + +void ScrollList::setWindowSize(int16_t items) +{ + if (itemSize > 0) + { + const int16_t widgetSize = getHorizontal() ? getWidth() : getHeight(); + const int16_t activeWidgetSize = widgetSize - (distanceBeforeAlignedItem + paddingAfterLastItem); + const int16_t numberOfVisibleItems = (activeWidgetSize + itemSize / 2) / itemSize; // Round up + items = MIN(items, numberOfVisibleItems); // No more than numberOfVisibleItems + } + windowSize = MAX(1, items); // No less than 1 + animateToPosition(keepOffsetInsideLimits(getOffset(), 0)); +} + +void ScrollList::setPadding(int16_t paddingBefore, int16_t paddingAfter) +{ + int32_t currentOffset = getOffset(); + distanceBeforeAlignedItem = paddingBefore; + paddingAfterLastItem = paddingAfter; + setOffset(currentOffset); + list.refreshDrawables(); +} + +int16_t ScrollList::getPaddingBefore() const +{ + return distanceBeforeAlignedItem; +} + +int16_t ScrollList::getPaddingAfter() const +{ + return paddingAfterLastItem; +} + +void ScrollList::setSnapping(bool snap) +{ + snapping = snap; + if (snapping) + { + setOffset(getNearestAlignedOffset(getOffset())); + } +} + +bool ScrollList::getSnapping() const +{ + return snapping; +} + +int32_t ScrollList::getPositionForItem(int16_t itemIndex) +{ + int32_t currentOffset = getNormalizedOffset(getOffset()); + if (itemIndex < 0 || itemIndex >= list.getNumberOfItems() || itemSize == 0) + { + return currentOffset; + } + int32_t itemOffset = -itemIndex * itemSize; + // Get the visible size + const int16_t widgetSize = getHorizontal() ? getWidth() : getHeight(); + const int16_t activeWidgetSize = widgetSize - (distanceBeforeAlignedItem + paddingAfterLastItem); + if (list.getCircular()) + { + int32_t offset = currentOffset; + // Important this is a do-while of visibleSize < itemSize in which case we need to check at least one time + do + { + int16_t i = (-getNormalizedOffset(offset)) / itemSize; // Item index of first + if (itemIndex == i) + { + return currentOffset; + } + offset -= itemSize; + } while (offset >= currentOffset - (activeWidgetSize - itemSize)); + int32_t allItemsSize = list.getNumberOfItems() * itemSize; + // Either scroll left from the first item or right from the last item. Find out which is closest + int32_t leftScrollDistance = itemOffset - currentOffset; + int32_t leftScrollDistance2 = (itemOffset + allItemsSize) - currentOffset; + int32_t rightItemOffset = getNormalizedOffset(currentOffset - (activeWidgetSize - itemSize)); + int32_t rightScrollDistance = rightItemOffset - itemOffset; + int32_t rightScrollDistance2 = rightItemOffset - (itemOffset - allItemsSize); + if (abs(leftScrollDistance2) < abs(leftScrollDistance)) + { + leftScrollDistance = leftScrollDistance2; + } + if (abs(rightScrollDistance2) < abs(rightScrollDistance)) + { + rightScrollDistance = rightScrollDistance2; + } + if (abs(rightScrollDistance) < abs(leftScrollDistance)) + { + return currentOffset - rightScrollDistance; + } + return currentOffset + leftScrollDistance; + } + + if (itemOffset > currentOffset) // First item on screen is higher than the itemIndex. Scroll itemIndex to top position + { + return itemOffset; + } + const int16_t numberOfVisibleItems = activeWidgetSize / itemSize; + int32_t itemOffsetAtEnd = itemOffset; + if (numberOfVisibleItems > 0) + { + if (snapping) + { + itemOffsetAtEnd = itemOffset + (numberOfVisibleItems - 1) * itemSize; + } + else + { + itemOffsetAtEnd = itemOffset + activeWidgetSize - itemSize; + } + } + if (itemOffsetAtEnd < currentOffset) + { + return itemOffsetAtEnd; + } + return currentOffset; +} + +void ScrollList::handleClickEvent(const ClickEvent& event) +{ + ScrollBase::handleClickEvent(event); + if (event.getType() == ClickEvent::PRESSED) + { + xClick = event.getX(); + yClick = event.getY(); + initialSwipeOffset = getOffset(); + + setOffset(getNearestAlignedOffset(initialSwipeOffset)); + if (itemPressedCallback && itemPressedCallback->isValid()) + { + int16_t click = (getHorizontal() ? xClick : yClick); + int32_t offset = click - getOffset(); + int32_t listSize = getNumberOfItems() * itemSize; + if (getCircular()) + { + offset += listSize; + offset %= listSize; + } + if (offset >= 0 && offset < listSize) + { + int16_t item = offset / itemSize; + itemPressedCallback->execute(item); + } + } + } + else if (event.getType() == ClickEvent::RELEASED) + { + if (currentAnimationState == NO_ANIMATION) + { + // For a tiny drag, start by re-aligning (no animation(!)) + setOffset(getNearestAlignedOffset(getOffset())); + if (itemSelectedCallback && itemSelectedCallback->isValid()) + { + int16_t click = (getHorizontal() ? xClick : yClick); + int32_t offset = click - getOffset(); + int32_t listSize = getNumberOfItems() * itemSize; + if (getCircular()) + { + offset += listSize; + offset %= listSize; + } + else + { + offset -= distanceBeforeAlignedItem; + } + if (offset >= 0 && offset < listSize) + { + int16_t item = offset / itemSize; + itemSelectedCallback->execute(item); + } + } + } + else if (currentAnimationState == ANIMATING_DRAG) + { + // click + drag + release. Find best Y to scroll to + animateToPosition(getNearestAlignedOffset(getOffset())); + } + } +} + +int32_t ScrollList::getNearestAlignedOffset(int32_t offset) const +{ + if (snapping) + { + // ScrollBase implementation will snap + return ScrollBase::getNearestAlignedOffset(offset); + } + + return keepOffsetInsideLimits(offset, 0); +} + +int32_t ScrollList::keepOffsetInsideLimits(int32_t newOffset, int16_t overShoot) const +{ + if (!getCircular()) + { + newOffset = MIN(newOffset, overShoot); + int maxOffToTheStart = windowSize < getNumberOfItems() ? getNumberOfItems() - windowSize : 0; + newOffset = MAX(newOffset, -(itemSize * maxOffToTheStart) - overShoot); + } + return newOffset; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.cpp new file mode 100644 index 0000000..6c67a34 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheel.cpp @@ -0,0 +1,26 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void ScrollWheel::setDrawables(DrawableListItemsInterface& drawableListItems, GenericCallback& updateDrawableCallback) +{ + stopAnimation(); + numberOfDrawables = drawableListItems.getNumberOfDrawables(); + + list.setDrawables(drawableListItems, 0, updateDrawableCallback); + + setOffset(0); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.cpp new file mode 100644 index 0000000..df2d910 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelBase.cpp @@ -0,0 +1,177 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +ScrollWheelBase::ScrollWheelBase() + : ScrollBase(), + animateToCallback(0) +{ + ScrollWheelBase::setHorizontal(false); + setTouchable(true); +} + +void ScrollWheelBase::setSelectedItemOffset(int16_t offset) +{ + int32_t currentOffset = getOffset(); + distanceBeforeAlignedItem = offset; + setOffset(currentOffset); +} + +int16_t ScrollWheelBase::getSelectedItemOffset() const +{ + return distanceBeforeAlignedItem; +} + +int32_t ScrollWheelBase::getPositionForItem(int16_t itemIndex) +{ + int32_t newOffset = -itemIndex * itemSize; + if (getCircular()) + { + // Check if it is closer to scroll backwards + int32_t otherOffset = newOffset + getNumberOfItems() * itemSize; + int32_t offset = getOffset(); + if (abs(otherOffset - offset) < abs(newOffset - offset)) + { + newOffset = otherOffset; + } + } + return newOffset; +} + +void ScrollWheelBase::animateToPosition(int32_t position, int16_t steps) +{ + if (itemSize == 0) + { + return; + } + if (animateToCallback && animateToCallback->isValid() && itemSize > 0) + { + position = getNearestAlignedOffset(position); + int16_t itemIndex = (-position) / itemSize; + animateToCallback->execute(itemIndex); + } + ScrollBase::animateToPosition(position, steps); +} + +int ScrollWheelBase::getSelectedItem() const +{ + if (itemSize == 0) + { + return 0; + } + if (currentAnimationState == ANIMATING_GESTURE) + { + // Scroll in progress, get the destination value + return (-getNormalizedOffset(gestureEnd)) / itemSize; + } + return (-getNormalizedOffset(getOffset())) / itemSize; +} + +int32_t ScrollWheelBase::keepOffsetInsideLimits(int32_t newOffset, int16_t overShoot) const +{ + if (!getCircular()) + { + newOffset = MIN(newOffset, overShoot); + int16_t numberOfItems = getNumberOfItems(); + newOffset = MAX(newOffset, -(itemSize * (numberOfItems - 1)) - overShoot); + } + return newOffset; +} + +void ScrollWheelBase::handleClickEvent(const ClickEvent& event) +{ + if (itemSize == 0) + { + return; + } + int32_t offset = getOffset(); + if (event.getType() == ClickEvent::PRESSED) + { + xClick = event.getX(); + yClick = event.getY(); + initialSwipeOffset = offset; + + if (itemPressedCallback && itemPressedCallback->isValid()) + { + itemPressedCallback->execute(getSelectedItem()); + } + } + else if (event.getType() == ClickEvent::RELEASED) + { + if (currentAnimationState == NO_ANIMATION) + { + int16_t click = getHorizontal() ? xClick : yClick; + // Click => move to clicked position + if (click < distanceBeforeAlignedItem) + { + animateToPosition(offset + ((distanceBeforeAlignedItem - click) / itemSize + 1) * itemSize); + } + else if (click > distanceBeforeAlignedItem + itemSize) + { + animateToPosition(offset - ((click - distanceBeforeAlignedItem) / itemSize) * itemSize); + } + else + { + animateToPosition(offset); + } + } + else if (currentAnimationState == ANIMATING_DRAG) + { + // click + drag + release. Find best Y to scroll to + animateToPosition(offset); + } + + if (itemSelectedCallback && itemSelectedCallback->isValid()) + { + itemSelectedCallback->execute(getSelectedItem()); + } + } +} + +void ScrollWheelBase::handleDragEvent(const DragEvent& event) +{ + currentAnimationState = ANIMATING_DRAG; + int newOffset = getOffset() + (getHorizontal() ? event.getDeltaX() : event.getDeltaY()) * dragAcceleration / 10; + if (!getCircular()) + { + newOffset = MIN(newOffset, itemSize * 3 / 4); + int16_t numberOfItems = getNumberOfItems(); + newOffset = MAX(newOffset, -(itemSize * (numberOfItems - 1)) - itemSize * 3 / 4); + } + setOffset(newOffset); +} + +void ScrollWheelBase::handleGestureEvent(const GestureEvent& event) +{ + if (event.getType() == (getHorizontal() ? GestureEvent::SWIPE_HORIZONTAL : GestureEvent::SWIPE_VERTICAL)) + { + int32_t newOffset = getOffset() + event.getVelocity() * swipeAcceleration / 10; + if (maxSwipeItems > 0) + { + int32_t maxDistance = maxSwipeItems * itemSize; + newOffset = MIN(newOffset, initialSwipeOffset + maxDistance); + newOffset = MAX(newOffset, initialSwipeOffset - maxDistance); + } + animateToPosition(newOffset); + } +} + +void ScrollWheelBase::setAnimateToCallback(GenericCallback& callback) +{ + animateToCallback = &callback; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.cpp new file mode 100644 index 0000000..45ab4c5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/containers/scrollers/ScrollWheelWithSelectionStyle.cpp @@ -0,0 +1,202 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +ScrollWheelWithSelectionStyle::ScrollWheelWithSelectionStyle() + : ScrollWheelBase(), + drawablesInFirstList(0), + list1(), + list2(), + extraSizeBeforeSelectedItem(0), + extraSizeAfterSelectedItem(0), + marginBeforeSelectedItem(0), + marginAfterSelectedItem(0), + drawables(0), + centerDrawables(0), + originalUpdateDrawableCallback(0), + originalUpdateCenterDrawableCallback(0) +{ + ScrollWheelBase::add(list2); + ScrollWheelBase::add(list1); // Put center list at top of the first/last list. +} + +void ScrollWheelWithSelectionStyle::setWidth(int16_t width) +{ + ScrollWheelBase::setWidth(width); + if (getHorizontal()) + { + refreshDrawableListsLayout(); + } +} + +void ScrollWheelWithSelectionStyle::setHeight(int16_t height) +{ + ScrollWheelBase::setHeight(height); + if (!getHorizontal()) + { + refreshDrawableListsLayout(); + } +} + +void ScrollWheelWithSelectionStyle::setHorizontal(bool horizontal) +{ + ScrollWheelBase::setHorizontal(horizontal); + list1.setHorizontal(horizontal); + list2.setHorizontal(horizontal); + refreshDrawableListsLayout(); +} + +void ScrollWheelWithSelectionStyle::setCircular(bool circular) +{ + ScrollWheelBase::setCircular(circular); + list1.setCircular(circular); + list2.setCircular(circular); +} + +void ScrollWheelWithSelectionStyle::setNumberOfItems(int16_t numberOfItems) +{ + if (numberOfItems != getNumberOfItems()) + { + ScrollWheelBase::setNumberOfItems(numberOfItems); + list1.setNumberOfItems(numberOfItems); + list2.setNumberOfItems(numberOfItems); + } +} + +void ScrollWheelWithSelectionStyle::setSelectedItemOffset(int16_t offset) +{ + ScrollWheelBase::setSelectedItemOffset(offset); + refreshDrawableListsLayout(); +} + +void ScrollWheelWithSelectionStyle::setSelectedItemExtraSize(int16_t extraSizeBefore, int16_t extraSizeAfter) +{ + extraSizeBeforeSelectedItem = extraSizeBefore; + extraSizeAfterSelectedItem = extraSizeAfter; + refreshDrawableListsLayout(); +} + +int16_t ScrollWheelWithSelectionStyle::getSelectedItemExtraSizeBefore() const +{ + return extraSizeBeforeSelectedItem; +} + +int16_t ScrollWheelWithSelectionStyle::getSelectedItemExtraSizeAfter() const +{ + return extraSizeAfterSelectedItem; +} + +void ScrollWheelWithSelectionStyle::setSelectedItemMargin(int16_t marginBefore, int16_t marginAfter) +{ + marginBeforeSelectedItem = marginBefore; + marginAfterSelectedItem = marginAfter; + refreshDrawableListsLayout(); +} + +int16_t ScrollWheelWithSelectionStyle::getSelectedItemMarginBefore() const +{ + return marginBeforeSelectedItem; +} + +int16_t ScrollWheelWithSelectionStyle::getSelectedItemMarginAfter() const +{ + return marginAfterSelectedItem; +} + +void ScrollWheelWithSelectionStyle::setSelectedItemPosition(int16_t offset, int16_t extraSizeBefore, int16_t extraSizeAfter, int16_t marginBefore, int16_t marginAfter) +{ + setSelectedItemOffset(offset); + setSelectedItemExtraSize(extraSizeBefore, extraSizeAfter); + setSelectedItemMargin(marginBefore, marginAfter); +} + +void ScrollWheelWithSelectionStyle::setDrawableSize(int16_t drawableSize, int16_t drawableMargin) +{ + ScrollWheelBase::setDrawableSize(drawableSize, drawableMargin); + list1.setDrawableSize(drawableSize, drawableMargin); + list2.setDrawableSize(drawableSize, drawableMargin); + + // Resize the three lists + setSelectedItemOffset(distanceBeforeAlignedItem); + + // Changing the drawable size alters number of required drawables, so refresh this + refreshDrawableListsLayout(); +} + +void ScrollWheelWithSelectionStyle::setDrawables(DrawableListItemsInterface& drawableListItems, GenericCallback& updateDrawableCallback, + DrawableListItemsInterface& centerDrawableListItems, GenericCallback& updateCenterDrawableCallback) +{ + drawables = &drawableListItems; + centerDrawables = ¢erDrawableListItems; + + currentAnimationState = NO_ANIMATION; + + originalUpdateDrawableCallback = &updateDrawableCallback; + originalUpdateCenterDrawableCallback = &updateCenterDrawableCallback; + + refreshDrawableListsLayout(); + + setOffset(0); +} + +void ScrollWheelWithSelectionStyle::setOffset(int32_t offset) +{ + ScrollWheelBase::setOffset(offset); + list1.setOffset((distanceBeforeAlignedItem - (distanceBeforeAlignedItem - extraSizeBeforeSelectedItem)) + offset); + list2.setOffset((distanceBeforeAlignedItem - (distanceBeforeAlignedItem + itemSize + extraSizeAfterSelectedItem + marginAfterSelectedItem)) + offset); +} + +void ScrollWheelWithSelectionStyle::itemChanged(int itemIndex) +{ + ScrollWheelBase::itemChanged(itemIndex); + list1.itemChanged(itemIndex); + list2.itemChanged(itemIndex); +} + +void ScrollWheelWithSelectionStyle::refreshDrawableListsLayout() +{ + if (drawables != 0 && centerDrawables != 0) + { + int32_t currentOffset = getOffset(); + + int16_t list1Pos = distanceBeforeAlignedItem - extraSizeBeforeSelectedItem; + int16_t list2Pos = distanceBeforeAlignedItem + itemSize + (extraSizeAfterSelectedItem + marginAfterSelectedItem); + int16_t list0Size = list1Pos - marginBeforeSelectedItem; + int16_t list1Size = itemSize + extraSizeBeforeSelectedItem + extraSizeAfterSelectedItem; + + if (getHorizontal()) + { + int16_t list2Size = getWidth() - list2Pos; + list.setPosition(0, 0, list0Size, getHeight()); + list1.setPosition(list1Pos, 0, list1Size, getHeight()); + list2.setPosition(list2Pos, 0, list2Size, getHeight()); + } + else + { + int16_t list2Size = getHeight() - list2Pos; + list.setPosition(0, 0, getWidth(), list0Size); + list1.setPosition(0, list1Pos, getWidth(), list1Size); + list2.setPosition(0, list2Pos, getWidth(), list2Size); + } + + list.setDrawables(*drawables, 0, *originalUpdateDrawableCallback); + drawablesInFirstList = list.getNumberOfDrawables(); + list1.setDrawables(*centerDrawables, 0, *originalUpdateCenterDrawableCallback); + list2.setDrawables(*drawables, drawablesInFirstList, *originalUpdateDrawableCallback); + + setOffset(keepOffsetInsideLimits(currentOffset, 0)); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.cpp new file mode 100644 index 0000000..1dd9267 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AbstractButton.cpp @@ -0,0 +1,32 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractButton::handleClickEvent(const ClickEvent& event) +{ + bool wasPressed = pressed; + pressed = (event.getType() == ClickEvent::PRESSED); + if ((pressed && !wasPressed) || (!pressed && wasPressed)) + { + // Pressed state changed, so invalidate + invalidate(); + } + if (wasPressed && (event.getType() == ClickEvent::RELEASED)) + { + // This is a click. Fire callback. + executeAction(); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.cpp new file mode 100644 index 0000000..55d3ba1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimatedImage.cpp @@ -0,0 +1,149 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void AnimatedImage::handleTickEvent() +{ + if (!running) + { + return; + } + ++ticksSinceUpdate; + if (ticksSinceUpdate != updateTicksInterval) + { + return; + } + + ticksSinceUpdate = 0; + BitmapId currentId = getBitmap(); + + if (((currentId == endId) && !reverse) || ((currentId == startId) && reverse)) + { + if (!loopAnimation) + { + Application::getInstance()->unregisterTimerWidget(this); + running = false; + } + + if (animationDoneAction && animationDoneAction->isValid()) + { + animationDoneAction->execute(*this); + } + + if (running && loopAnimation) + { + if (reverse) + { + Image::setBitmap(Bitmap(endId)); + } + else + { + Image::setBitmap(Bitmap(startId)); + } + invalidate(); + } + } + else + { + if (reverse) + { + --currentId; + } + else + { + ++currentId; + } + Image::setBitmap(Bitmap(currentId)); + invalidate(); + } +} + +void AnimatedImage::startAnimation(const bool rev, const bool reset /*= false*/, const bool loop /*= false*/) +{ + if ((startId != BITMAP_INVALID) && (endId != BITMAP_INVALID)) + { + reverse = rev; + loopAnimation = loop; + if (reverse && reset) + { + Image::setBitmap(Bitmap(endId)); + invalidate(); + } + else if (!reverse && reset) + { + Image::setBitmap(Bitmap(startId)); + invalidate(); + } + Application::getInstance()->registerTimerWidget(this); + running = true; + } +} + +void AnimatedImage::stopAnimation() +{ + if (running) + { + Application::getInstance()->unregisterTimerWidget(this); + running = false; + } + if (reverse) + { + Image::setBitmap(Bitmap(endId)); + } + else + { + Image::setBitmap(Bitmap(startId)); + } + invalidate(); +} + +void AnimatedImage::pauseAnimation() +{ + if (running) + { + Application::getInstance()->unregisterTimerWidget(this); + running = false; + } + else + { + Application::getInstance()->registerTimerWidget(this); + running = true; + } +} + +void AnimatedImage::setBitmap(const Bitmap& bmp) +{ + startId = bmp.getId(); + Image::setBitmap(bmp); +} + +void AnimatedImage::setBitmapEnd(const Bitmap& bmp) +{ + endId = bmp.getId(); +} + +void AnimatedImage::setBitmaps(BitmapId start, BitmapId end) +{ + setBitmap(start); + setBitmapEnd(end); +} + +void AnimatedImage::setUpdateTicksInterval(uint8_t updateInterval) +{ + updateTicksInterval = updateInterval; + ticksSinceUpdate = 0; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.cpp new file mode 100644 index 0000000..0f61034 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/AnimationTextureMapper.cpp @@ -0,0 +1,199 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +AnimationTextureMapper::AnimationTextureMapper() + : TextureMapper(), + textureMapperAnimationStepCallback(0), + textureMapperAnimationEndedCallback(0), + animationCounter(0), + animationRunning(false) +{ + for (int i = 0; i < NUMBER_OF_ANIMATION_PARAMETERS; i++) + { + animations[i].animationActive = false; + } +} + +void AnimationTextureMapper::setTextureMapperAnimationStepAction(GenericCallback& callback) +{ + textureMapperAnimationStepCallback = &callback; +} + +void AnimationTextureMapper::setTextureMapperAnimationEndedAction(GenericCallback& callback) +{ + textureMapperAnimationEndedCallback = &callback; +} + +bool AnimationTextureMapper::isTextureMapperAnimationRunning() const +{ + return animationRunning; +} + +void AnimationTextureMapper::setupAnimation(AnimationParameter parameter, float endValue, uint16_t duration, uint16_t delay, EasingEquation progressionEquation /*= &EasingEquations::linearEaseNone*/) +{ + animations[parameter].animationActive = true; + animations[parameter].animationEnd = endValue; + animations[parameter].animationDuration = duration; + animations[parameter].animationDelay = delay; + animations[parameter].animationProgressionEquation = progressionEquation; +} + +void AnimationTextureMapper::startAnimation() +{ + Application::getInstance()->registerTimerWidget(this); + + animationCounter = 0; + + animations[X_ROTATION].animationStart = xAngle; + animations[Y_ROTATION].animationStart = yAngle; + animations[Z_ROTATION].animationStart = zAngle; + animations[SCALE].animationStart = scale; + + animationRunning = true; + + for (int i = 0; i < NUMBER_OF_ANIMATION_PARAMETERS; i++) + { + if (animations[i].animationActive && animations[i].animationDelay + animations[i].animationDuration > 0) + { + return; // Animation needs to run, return + } + } + // No active animations or all active animations have zero steps, execute now! + handleTickEvent(); +} + +void AnimationTextureMapper::cancelAnimationTextureMapperAnimation() +{ + Application::getInstance()->unregisterTimerWidget(this); + animationRunning = false; + + for (int i = 0; i < NUMBER_OF_ANIMATION_PARAMETERS; i++) + { + animations[i].animationActive = false; + } +} + +uint16_t AnimationTextureMapper::getAnimationStep() +{ + return animationCounter; +} + +void AnimationTextureMapper::handleTickEvent() +{ + if (!animationRunning) + { + return; + } + bool newAngleAssigned = false; + bool newScaleAssigned = false; + bool activeAnimationExists = false; + + animationCounter++; + + float newXAngle = xAngle; + float newYAngle = yAngle; + float newZAngle = zAngle; + float newScale = scale; + + for (int i = 0; i < NUMBER_OF_ANIMATION_PARAMETERS; i++) + { + if (!(animations[i].animationActive)) + { + continue; + } + + if (animationCounter >= animations[i].animationDelay) + { + // Adjust the used animationCounter for the startup delay + uint32_t actualAnimationCounter = animationCounter - animations[i].animationDelay; + + int directionModifier; + int16_t distance; + + if (animations[i].animationEnd > animations[i].animationStart) + { + directionModifier = 1; + distance = (int16_t)((animations[i].animationEnd - animations[i].animationStart) * 1000); + } + else + { + directionModifier = -1; + distance = (int16_t)((animations[i].animationStart - animations[i].animationEnd) * 1000); + } + + float delta = directionModifier * (animations[i].animationProgressionEquation(actualAnimationCounter, 0, distance, animations[i].animationDuration) / 1000.f); + + switch ((AnimationParameter)i) + { + case X_ROTATION: + newXAngle = animations[X_ROTATION].animationStart + delta; + newAngleAssigned = true; + break; + case Y_ROTATION: + newYAngle = animations[Y_ROTATION].animationStart + delta; + newAngleAssigned = true; + break; + case Z_ROTATION: + newZAngle = animations[Z_ROTATION].animationStart + delta; + newAngleAssigned = true; + break; + case SCALE: + newScale = animations[SCALE].animationStart + delta; + newScaleAssigned = true; + break; + default: + break; + } + } + if (animationCounter >= (uint32_t)(animations[i].animationDelay + animations[i].animationDuration)) + { + animations[i].animationActive = false; + } + else + { + activeAnimationExists = true; + } + } + + if (newAngleAssigned || newScaleAssigned) + { + if (newAngleAssigned) + { + updateAngles(newXAngle, newYAngle, newZAngle); + } + if (newScaleAssigned) + { + updateScale(newScale); + } + + if (textureMapperAnimationStepCallback && textureMapperAnimationStepCallback->isValid()) + { + textureMapperAnimationStepCallback->execute(*this); + } + } + if (!activeAnimationExists) + { + // End of animation + cancelAnimationTextureMapperAnimation(); + + if (textureMapperAnimationEndedCallback && textureMapperAnimationEndedCallback->isValid()) + { + textureMapperAnimationEndedCallback->execute(*this); + } + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.cpp new file mode 100644 index 0000000..cf4b9a5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Box.cpp @@ -0,0 +1,36 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +Rect Box::getSolidRect() const +{ + Rect solidRect; + if (alpha == 255) + { + solidRect.width = rect.width; + solidRect.height = rect.height; + } + return solidRect; +} + +void Box::draw(const Rect& area) const +{ + Rect dirty = area; + translateRectToAbsolute(dirty); + HAL::lcd().fillRect(dirty, color, alpha); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.cpp new file mode 100644 index 0000000..b071562 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/BoxWithBorder.cpp @@ -0,0 +1,55 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void BoxWithBorder::draw(const Rect& area) const +{ + const Rect centerRect = Rect(borderSize, borderSize, getWidth() - (2 * borderSize), getHeight() - (2 * borderSize)); + if (centerRect.isEmpty()) + { + Rect dirty = area; + translateRectToAbsolute(dirty); + HAL::lcd().fillRect(dirty, borderColor, alpha); + return; + } + + Rect dirty = area & centerRect; + Box::draw(dirty); + + if (borderSize == 0) + { + return; + } + + Rect borders[4] = { + Rect(0, 0, getWidth(), borderSize), // Upper + Rect(0, getHeight() - borderSize, getWidth(), borderSize), // lower + Rect(0, borderSize, borderSize, getHeight() - (2 * borderSize)), // left + Rect(getWidth() - borderSize, borderSize, borderSize, getHeight() - (2 * borderSize)) // right + }; + for (int i = 0; i < 4; i++) + { + Rect borderDirty = borders[i] & area; + if (!borderDirty.isEmpty()) + { + translateRectToAbsolute(borderDirty); + HAL::lcd().fillRect(borderDirty, borderColor, alpha); + } + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.cpp new file mode 100644 index 0000000..9f5fb50 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Button.cpp @@ -0,0 +1,51 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void Button::draw(const Rect& invalidatedArea) const +{ + Bitmap bmp(pressed ? down : up); + Rect dirty(0, 0, bmp.getWidth(), bmp.getHeight()); + dirty &= invalidatedArea; + if ((bmp.getId() != BITMAP_INVALID) && !dirty.isEmpty()) + { + Rect r; + translateRectToAbsolute(r); + HAL::lcd().drawPartialBitmap(bmp, r.x, r.y, dirty, alpha); + } +} + +void Button::setBitmaps(const Bitmap& bitmapReleased, const Bitmap& bitmapPressed) +{ + up = bitmapReleased; + down = bitmapPressed; + // Adjust width and height of this widget to match bitmap. It is assumed + // that the two bitmaps have same dimensions. + Button::setWidthHeight(down); +} + +Rect Button::getSolidRect() const +{ + if (alpha < 255) + { + return Rect(); + } + + return (pressed ? down.getSolidRect() : up.getSolidRect()); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.cpp new file mode 100644 index 0000000..d0f453a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithIcon.cpp @@ -0,0 +1,57 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +ButtonWithIcon::ButtonWithIcon() + : Button(), + iconReleased(), + iconPressed(), + iconX(0), + iconY(0) +{ +} + +void ButtonWithIcon::setBitmaps(const Bitmap& newBackgroundReleased, const Bitmap& newBackgroundPressed, + const Bitmap& newIconReleased, const Bitmap& newIconPressed) +{ + Button::setBitmaps(newBackgroundReleased, newBackgroundPressed); + + iconReleased = newIconReleased; + iconPressed = newIconPressed; + + iconX = (getWidth() / 2) - (newIconPressed.getWidth() / 2); + iconY = (getHeight() / 2) - (newIconPressed.getHeight() / 2); +} + +void ButtonWithIcon::draw(const Rect& invalidatedArea) const +{ + Button::draw(invalidatedArea); + + Bitmap bmp(pressed ? iconPressed : iconReleased); + Rect iconRect(iconX, iconY, bmp.getWidth(), bmp.getHeight()); + Rect dirty = invalidatedArea & iconRect; + if ((bmp.getId() != BITMAP_INVALID) && !dirty.isEmpty()) + { + Rect r; + translateRectToAbsolute(r); + dirty.x -= iconX; + dirty.y -= iconY; + HAL::lcd().drawPartialBitmap(bmp, r.x + iconX, r.y + iconY, dirty, alpha); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.cpp new file mode 100644 index 0000000..c69bdd0 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ButtonWithLabel.cpp @@ -0,0 +1,62 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +ButtonWithLabel::ButtonWithLabel() + : Button(), typedText(), color(0), colorPressed(0), rotation(TEXT_ROTATE_0), textHeightIncludingSpacing(0) +{ +} + +void ButtonWithLabel::draw(const Rect& area) const +{ + Button::draw(area); + + if (typedText.hasValidId()) + { + const Font* fontToDraw = typedText.getFont(); // Never return 0 + uint8_t height = textHeightIncludingSpacing; + int16_t offset; + Rect labelRect; + switch (rotation) + { + default: + case TEXT_ROTATE_0: + case TEXT_ROTATE_180: + offset = (this->getHeight() - height) / 2; + labelRect = Rect(0, offset, this->getWidth(), height); + break; + case TEXT_ROTATE_90: + case TEXT_ROTATE_270: + offset = (this->getWidth() - height) / 2; + labelRect = Rect(offset, 0, height, this->getHeight()); + break; + } + Rect dirty = labelRect & area; + + if (!dirty.isEmpty()) + { + dirty.x -= labelRect.x; + dirty.y -= labelRect.y; + translateRectToAbsolute(labelRect); + LCD::StringVisuals visuals(fontToDraw, pressed ? colorPressed : color, alpha, typedText.getAlignment(), 0, rotation, typedText.getTextDirection(), 0, WIDE_TEXT_NONE); + HAL::lcd().drawString(labelRect, dirty, visuals, typedText.getText()); + } + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.cpp new file mode 100644 index 0000000..7521715 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Gauge.cpp @@ -0,0 +1,177 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +Gauge::Gauge() + : AbstractProgressIndicator(), + needle(), + algorithmMoving(TextureMapper::BILINEAR_INTERPOLATION), + algorithmSteady(TextureMapper::BILINEAR_INTERPOLATION), + needleStartAngle(0), + needleEndAngle(0), + gaugeCenterX(0), + gaugeCenterY(0), + needleCenterX(0), + needleCenterY(0), + arc() +{ + Gauge::remove(progressIndicatorContainer); + Gauge::add(arc); + Gauge::add(needle); + arc.setVisible(false); +} + +void Gauge::setWidth(int16_t width) +{ + AbstractProgressIndicator::setWidth(width); + needle.setWidth(width); + arc.setWidth(width); +} + +void Gauge::setHeight(int16_t height) +{ + AbstractProgressIndicator::setHeight(height); + needle.setHeight(height); + arc.setHeight(height); +} + +void Gauge::setBackgroundOffset(int16_t offsetX, int16_t offsetY) +{ + background.setXY(offsetX, offsetY); +} + +void Gauge::setCenter(int x, int y) +{ + gaugeCenterX = x; + gaugeCenterY = y; + setupNeedleTextureMapper(); + arc.setPixelCenter(x - arc.getX(), y - arc.getY()); +} + +void Gauge::setArcPosition(int16_t x, int16_t y, int16_t width, int16_t height) +{ + arc.setPosition(x, y, width, height); + arc.setPixelCenter(gaugeCenterX - x, gaugeCenterY - y); +} + +void Gauge::setNeedle(const BitmapId bitmapId, int16_t rotationCenterX, int16_t rotationCenterY) +{ + needle.setBitmap(Bitmap(bitmapId)); + needleCenterX = rotationCenterX; + needleCenterY = rotationCenterY; + setupNeedleTextureMapper(); +} + +void Gauge::setMovingNeedleRenderingAlgorithm(TextureMapper::RenderingAlgorithm algorithm) +{ + algorithmMoving = algorithm; +} + +void Gauge::setSteadyNeedleRenderingAlgorithm(TextureMapper::RenderingAlgorithm algorithm) +{ + algorithmSteady = algorithm; +} + +void Gauge::setStartEndAngle(int startAngle, int endAngle) +{ + assert(startAngle != endAngle); + needleStartAngle = startAngle; + needleEndAngle = endAngle; + arc.setArc(startAngle, endAngle); + Gauge::setValue(Gauge::getValue()); +} + +int Gauge::getStartAngle() const +{ + return needleStartAngle; +} + +int Gauge::getEndAngle() const +{ + return needleEndAngle; +} + +void Gauge::setArcVisible(bool show /*= true*/) +{ + arc.setVisible(show); +} + +void Gauge::putArcOnTop(bool onTop /*= true*/) +{ + if (onTop) + { + remove(arc); + add(arc); + } + else + { + remove(needle); + add(needle); + } +} + +Circle& Gauge::getArc() +{ + return arc; //lint !e1536 +} + +void Gauge::setValue(int value) +{ + AbstractProgressIndicator::setValue(value); + if (animationStep >= animationDuration) + { + needle.setRenderingAlgorithm(algorithmSteady); + } + else + { + needle.setRenderingAlgorithm(algorithmMoving); + } + uint16_t progress = AbstractProgressIndicator::getProgress(abs(needleEndAngle - needleStartAngle)); + if (needleEndAngle < needleStartAngle) + { + needle.updateZAngle(((needleStartAngle - progress) / 180.0f) * PI); + arc.updateArcEnd(needleStartAngle - progress); + } + else + { + needle.updateZAngle(((needleStartAngle + progress) / 180.0f) * PI); + arc.updateArcEnd(needleStartAngle + progress); + } +} + +void Gauge::setAlpha(uint8_t newAlpha) +{ + AbstractProgressIndicator::setAlpha(newAlpha); + needle.setAlpha(newAlpha); + arc.setAlpha(newAlpha); +} + +void Gauge::setupNeedleTextureMapper() +{ + needle.setWidthHeight(*this); + needle.setXY(0, 0); + needle.setBitmapPosition(gaugeCenterX - needleCenterX, gaugeCenterY - needleCenterY); + needle.setCameraDistance(300.0f); + needle.setOrigo((float)gaugeCenterX, (float)gaugeCenterY, needle.getCameraDistance()); + needle.setCamera(needle.getOrigoX(), needle.getOrigoY()); + needle.setRenderingAlgorithm(TextureMapper::BILINEAR_INTERPOLATION); +} + +void Gauge::setProgressIndicatorPosition(int16_t /*x*/, int16_t /*y*/, int16_t /*width*/, int16_t /*height*/) +{ +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.cpp new file mode 100644 index 0000000..44f2808 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Image.cpp @@ -0,0 +1,51 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void Image::setBitmap(const Bitmap& bmp) +{ + this->bitmap = bmp; + // When setting bitmap, adjust size of this widget to match. + setWidthHeight(bmp); +} + +void Image::draw(const Rect& invalidatedArea) const +{ + Rect meAbs; + translateRectToAbsolute(meAbs); // To find our x and y coords in absolute. + + // Calculate intersection between bitmap rect and invalidated area. + Rect dirtyBitmapArea = bitmap.getRect() & invalidatedArea; + + if (!dirtyBitmapArea.isEmpty()) + { + HAL::lcd().drawPartialBitmap(bitmap, meAbs.x, meAbs.y, dirtyBitmapArea, alpha); + } +} + +Rect Image::getSolidRect() const +{ + // If alpha is less than solid, we have an empty solid rect. + if (alpha < 255) + { + return Rect(); + } + // Return solid rect from bitmap (precalculated). + return bitmap.getSolidRect(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.cpp new file mode 100644 index 0000000..502988a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/Keyboard.cpp @@ -0,0 +1,292 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +Keyboard::Keyboard() + : Container(), keyListener(0), buffer(0), bufferSize(0), bufferPosition(0), image(), enteredText(), layout(0), keyMappingList(0), highlightImage(), cancelIsEmitted(false) +{ + setTouchable(true); + + image.setXY(0, 0); + Keyboard::add(image); + + highlightImage.setVisible(false); + Keyboard::add(highlightImage); + + enteredText.setColor(Color::getColorFrom24BitRGB(0, 0, 0)); + Keyboard::add(enteredText); +} + +void Keyboard::setBuffer(Unicode::UnicodeChar* newBuffer, uint16_t newBufferSize) +{ + buffer = newBuffer; + bufferSize = newBufferSize; + + enteredText.setWildcard(buffer); + + // Place cursor at end of string if we already have something + // in the edit buffer. + bufferPosition = Unicode::strlen(buffer); +} + +void Keyboard::setLayout(const Layout* newLayout) +{ + layout = newLayout; + if (newLayout != 0) + { + image.setBitmap(Bitmap(newLayout->bitmap)); + + enteredText.setTypedText(newLayout->textAreaFont); + enteredText.setColor(newLayout->textAreaFontColor); + enteredText.setPosition(newLayout->textAreaPosition.x, newLayout->textAreaPosition.y, + newLayout->textAreaPosition.width, newLayout->textAreaPosition.height); + } + invalidate(); +} + +void Keyboard::setTextIndentation() +{ + if (layout != 0) + { + uint8_t indentation = layout->textAreaFont.getFont()->getMaxPixelsLeft(); + enteredText.setPosition(layout->textAreaPosition.x - indentation, layout->textAreaPosition.y, + layout->textAreaPosition.width + indentation * 2, layout->textAreaPosition.height); + enteredText.setIndentation(indentation); + } +} + +Keyboard::Key Keyboard::getKeyForCoordinates(int16_t x, int16_t y) const +{ + Key key; + key.keyId = 0; // No key + if (layout != 0) + { + for (uint8_t i = 0; i < layout->numberOfKeys; i++) + { + if (layout->keyArray[i].keyArea.intersect(x, y)) + { + key = layout->keyArray[i]; + break; + } + } + } + return key; +} + +Keyboard::CallbackArea Keyboard::getCallbackAreaForCoordinates(int16_t x, int16_t y) const +{ + CallbackArea area; + area.callback = reinterpret_cast*>(0); + if (layout != 0) + { + for (uint8_t i = 0; i < layout->numberOfCallbackAreas; i++) + { + if (layout->callbackAreaArray[i].keyArea.intersect(x, y)) + { + area = layout->callbackAreaArray[i]; + break; + } + } + } + return area; +} + +void Keyboard::draw(const Rect& invalidatedArea) const +{ + assert(layout && "No layout configured for Keyboard"); + if (layout != 0) + { + Font* font = FontManager::getFont(layout->keyFont); + assert(font && "Keyboard::draw: Unable to find font, is font db initialized?"); + if (font != 0) + { + // Setup visuals for h-center of "string" + LCD::StringVisuals visuals; + visuals.font = font; + visuals.alignment = CENTER; + visuals.color = layout->keyFontColor; + // String with room for a single character + Unicode::UnicodeChar character[2] = { 0, 0 }; // The last is important as string terminator. + + uint16_t fontHeight = font->getMinimumTextHeight(); + + for (uint8_t i = 0; i < layout->numberOfKeys; i++) + { + const Key& key = layout->keyArray[i]; + if (key.keyArea.intersect(invalidatedArea)) + { + uint8_t keyId = key.keyId; + Unicode::UnicodeChar c = getCharForKey(keyId); + if (c != 0) + { + // Get a copy of the keyArea and v-center the area for the character + Rect keyArea = key.keyArea; + uint16_t offset = (keyArea.height - fontHeight) / 2; + keyArea.y += offset; + keyArea.height -= offset; + // Calculate the invalidated area relative to the key + Rect invalidatedAreaRelative = key.keyArea & invalidatedArea; + invalidatedAreaRelative.x -= keyArea.x; + invalidatedAreaRelative.y -= keyArea.y; + // Set up string with one character + character[0] = c; + translateRectToAbsolute(keyArea); + HAL::lcd().drawString(keyArea, invalidatedAreaRelative, visuals, character); + } + } + } + } + } +} + +void Keyboard::handleClickEvent(const ClickEvent& event) +{ + ClickEvent::ClickEventType type = event.getType(); + if (type == ClickEvent::RELEASED && cancelIsEmitted) + { + cancelIsEmitted = false; + return; + } + int16_t x = event.getX(); + int16_t y = event.getY(); + Rect toDraw; + + Keyboard::CallbackArea callbackArea = getCallbackAreaForCoordinates(x, y); + if (callbackArea.callback != 0) + { + if (type == ClickEvent::PRESSED) + { + highlightImage.setXY(callbackArea.keyArea.x, callbackArea.keyArea.y); + highlightImage.setBitmap(Bitmap(callbackArea.highlightBitmapId)); + highlightImage.setVisible(true); + toDraw = highlightImage.getRect(); + invalidateRect(toDraw); + } + + if ((type == ClickEvent::RELEASED) && callbackArea.callback->isValid()) + { + callbackArea.callback->execute(); + if (keyListener) + { + keyListener->execute(0); + } + } + } + else + { + Keyboard::Key key = getKeyForCoordinates(x, y); + + if (type == ClickEvent::PRESSED) + { + if (key.keyId != 0) + { + highlightImage.setXY(key.keyArea.x, key.keyArea.y); + highlightImage.setBitmap(Bitmap(key.highlightBitmapId)); + highlightImage.setVisible(true); + toDraw = highlightImage.getRect(); + invalidateRect(toDraw); + } + } + + if (type == ClickEvent::RELEASED) + { + if (key.keyId != 0 && buffer) + { + Unicode::UnicodeChar c = getCharForKey(key.keyId); + if (c != 0 && bufferPosition < (bufferSize - 1)) + { + enteredText.invalidateContent(); + buffer[bufferPosition++] = c; + buffer[bufferPosition] = 0; + enteredText.invalidateContent(); + if (keyListener) + { + keyListener->execute(c); + } + } + } + } + } + + if (type == ClickEvent::RELEASED || type == ClickEvent::CANCEL) + { + toDraw = highlightImage.getRect(); + highlightImage.setVisible(false); + invalidateRect(toDraw); + + if (type == ClickEvent::CANCEL) + { + cancelIsEmitted = true; + } + } +} + +void Keyboard::handleDragEvent(const DragEvent& event) +{ + if (highlightImage.isVisible() && (!highlightImage.getRect().intersect(static_cast(event.getNewX()), static_cast(event.getNewY()))) && (!cancelIsEmitted)) + { + // Send a CANCEL click event, if user has dragged out of currently pressed/highlighted key. + ClickEvent cancelEvent(ClickEvent::CANCEL, static_cast(event.getOldX()), static_cast(event.getOldY())); + handleClickEvent(cancelEvent); + } +} + +Unicode::UnicodeChar Keyboard::getCharForKey(uint8_t keyId) const +{ + Unicode::UnicodeChar ch = 0; + if (keyMappingList != 0) + { + for (uint8_t i = 0; i < keyMappingList->numberOfKeys; i++) + { + if (keyMappingList->keyMappingArray[i].keyId == keyId) + { + ch = keyMappingList->keyMappingArray[i].keyValue; + break; + } + } + } + return ch; +} + +void Keyboard::setupDrawChain(const Rect& invalidatedArea, Drawable** nextPreviousElement) +{ + // Keyboard is a Container, and they do not normally appear in the draw chain (they just draw children). + // But this particular container actually has a draw() function implementation, so we must change default + // behavior. + // First, add children + Container::setupDrawChain(invalidatedArea, nextPreviousElement); + // Then add yourself + Drawable::setupDrawChain(invalidatedArea, nextPreviousElement); +} + +void Keyboard::setBufferPosition(uint16_t newPos) +{ + bufferPosition = newPos; + enteredText.invalidate(); +} + +void Keyboard::setKeymappingList(const KeyMappingList* newKeyMappingList) +{ + keyMappingList = newKeyMappingList; + invalidate(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.cpp new file mode 100644 index 0000000..b3d714d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/PixelDataWidget.cpp @@ -0,0 +1,62 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +void PixelDataWidget::draw(const Rect& invalidatedArea) const +{ + if (!buffer) + { + return; + } + + // Convert to lcd coordinates. + const Rect absolute = getAbsoluteRect(); + // Copy to LCD + HAL::lcd().blitCopy(buffer, format, absolute, invalidatedArea, alpha, false); +} + +Rect PixelDataWidget::getSolidRect() const +{ + if (buffer && alpha == 255) + { + // There are at least some solid pixels + switch (format) + { + case Bitmap::BW: + case Bitmap::BW_RLE: + case Bitmap::GRAY2: + case Bitmap::GRAY4: + case Bitmap::RGB565: + case Bitmap::RGB888: + // All solid pixels + return Rect(0, 0, getWidth(), getHeight()); + case Bitmap::ARGB8888: + case Bitmap::ARGB2222: + case Bitmap::ABGR2222: + case Bitmap::RGBA2222: + case Bitmap::BGRA2222: + case Bitmap::L8: + case Bitmap::A4: + case Bitmap::CUSTOM: + // No knowledge about solid pixels + break; + } + } + // Empty rectangle + return Rect(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.cpp new file mode 100644 index 0000000..5938f13 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RadioButton.cpp @@ -0,0 +1,96 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void RadioButton::draw(const Rect& invalidatedArea) const +{ + Bitmap bitmap = getCurrentlyDisplayedBitmap(); + if (bitmap.getId() != BITMAP_INVALID) + { + Rect meAbs; + translateRectToAbsolute(meAbs); // To find our x and y coords in absolute. + + // Calculate intersection between bitmap rect and invalidated area. + Rect dirtyBitmapArea = bitmap.getRect() & invalidatedArea; + + if (!dirtyBitmapArea.isEmpty()) + { + HAL::lcd().drawPartialBitmap(bitmap, meAbs.x, meAbs.y, dirtyBitmapArea, alpha); + } + } +} + +void RadioButton::handleClickEvent(const ClickEvent& event) +{ + bool wasPressed = pressed; + pressed = (event.getType() == ClickEvent::PRESSED); + if ((pressed && !wasPressed) || (!pressed && wasPressed)) + { + invalidate(); + } + if (wasPressed && (event.getType() == ClickEvent::RELEASED)) + { + if (deselectionEnabled) + { + setSelected(!getSelected()); + } + else if (!getSelected()) + { + setSelected(true); + } + } +} + +void RadioButton::setBitmaps(const Bitmap& bmpUnselected, const Bitmap& bmpUnselectedPressed, const Bitmap& bmpSelected, const Bitmap& bmpSelectedPressed) +{ + bitmapUnselected = bmpUnselected; + bitmapUnselectedPressed = bmpUnselectedPressed; + bitmapSelected = bmpSelected; + bitmapSelectedPressed = bmpSelectedPressed; + + RadioButton::setWidthHeight(bitmapUnselected); +} + +Rect RadioButton::getSolidRect() const +{ + if (alpha < 255) + { + return Rect(); + } + + return getCurrentlyDisplayedBitmap().getSolidRect(); +} + +void RadioButton::setSelected(bool newSelected) +{ + bool wasSelected = selected; + selected = newSelected; + + if (wasSelected && !newSelected) + { + executeDeselectedAction(); + } + + if (!wasSelected && newSelected) + { + executeAction(); + } + + invalidate(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.cpp new file mode 100644 index 0000000..7a49c6d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/RepeatButton.cpp @@ -0,0 +1,82 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +RepeatButton::RepeatButton() + : Button(), ticksDelay(30), ticksInterval(15), ticks(0), ticksBeforeContinuous(0) +{ +} + +void RepeatButton::setDelay(int delay) +{ + ticksDelay = delay; +} + +int RepeatButton::getDelay() +{ + return ticksDelay; +} + +void RepeatButton::setInterval(int interval) +{ + ticksInterval = interval; +} + +int RepeatButton::getInterval() +{ + return ticksInterval; +} + +void RepeatButton::handleClickEvent(const ClickEvent& event) +{ + pressed = false; // To prevent AbstractButton from calling action->execute(). + invalidate(); // Force redraw after forced state change + Button::handleClickEvent(event); + if (event.getType() == ClickEvent::PRESSED) + { + executeAction(); + + ticks = 0; + ticksBeforeContinuous = ticksDelay; + Application::getInstance()->registerTimerWidget(this); + } + else + { + Application::getInstance()->unregisterTimerWidget(this); + } +} + +void RepeatButton::handleTickEvent() +{ + Button::handleTickEvent(); + + if (!pressed) + { + return; + } + if (ticks == ticksBeforeContinuous) + { + executeAction(); + + ticks = 0; + ticksBeforeContinuous = ticksInterval; + } + else + { + ticks++; + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.cpp new file mode 100644 index 0000000..802e510 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ScalableImage.cpp @@ -0,0 +1,188 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +ScalableImage::ScalableImage(const Bitmap& bmp /*= Bitmap() */) + : Image(bmp), + currentScalingAlgorithm(BILINEAR_INTERPOLATION) +{ +} + +void ScalableImage::setScalingAlgorithm(ScalingAlgorithm algorithm) +{ + currentScalingAlgorithm = algorithm; +} + +ScalableImage::ScalingAlgorithm ScalableImage::getScalingAlgorithm() +{ + return currentScalingAlgorithm; +} + +void ScalableImage::drawQuad(const Rect& invalidatedArea, uint16_t* fb, const float* triangleXs, const float* triangleYs, const float* triangleZs, const float* triangleUs, const float* triangleVs) const +{ + // Area to redraw. Relative to the scalableImage. + Rect dirtyArea = Rect(0, 0, getWidth(), getHeight()) & invalidatedArea; + + // Absolute position of the scalableImage. + Rect dirtyAreaAbsolute = dirtyArea; + translateRectToAbsolute(dirtyAreaAbsolute); + + Rect absoluteRect = getAbsoluteRect(); + DisplayTransformation::transformDisplayToFrameBuffer(absoluteRect); + + // Transform rects to match framebuffer coordinates + // This is needed if the display is rotated compared to the framebuffer + DisplayTransformation::transformDisplayToFrameBuffer(dirtyArea, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(dirtyAreaAbsolute); + + // Get a pointer to the bitmap data, return if no bitmap found + const uint16_t* textmap = (const uint16_t*)bitmap.getData(); + if (!textmap) + { + return; + } + + float x0 = triangleXs[0]; + float x1 = triangleXs[1]; + float x2 = triangleXs[2]; + float x3 = triangleXs[3]; + float y0 = triangleYs[0]; + float y1 = triangleYs[1]; + float y2 = triangleYs[2]; + float y3 = triangleYs[3]; + + DisplayTransformation::transformDisplayToFrameBuffer(x0, y0, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(x1, y1, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(x2, y2, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(x3, y3, this->getRect()); + + Point3D vertices[4]; + Point3D point0 = { floatToFixed28_4(x0), floatToFixed28_4(y0), (float)(triangleZs[0]), (float)(triangleUs[0]), (float)(triangleVs[0]) }; + Point3D point1 = { floatToFixed28_4(x1), floatToFixed28_4(y1), (float)(triangleZs[1]), (float)(triangleUs[1]), (float)(triangleVs[1]) }; + Point3D point2 = { floatToFixed28_4(x2), floatToFixed28_4(y2), (float)(triangleZs[2]), (float)(triangleUs[2]), (float)(triangleVs[2]) }; + Point3D point3 = { floatToFixed28_4(x3), floatToFixed28_4(y3), (float)(triangleZs[3]), (float)(triangleUs[3]), (float)(triangleVs[3]) }; + + vertices[0] = point0; + vertices[1] = point1; + vertices[2] = point2; + vertices[3] = point3; + + DrawingSurface dest = { fb, HAL::FRAME_BUFFER_WIDTH }; + TextureSurface src = { textmap, bitmap.getExtraData(), bitmap.getWidth(), bitmap.getHeight(), bitmap.getWidth() }; + + HAL::lcd().drawTextureMapQuad(dest, vertices, src, absoluteRect, dirtyAreaAbsolute, lookupRenderVariant(), alpha, 0xFFFF); +} + +RenderingVariant ScalableImage::lookupRenderVariant() const +{ + RenderingVariant renderVariant; + if (currentScalingAlgorithm == NEAREST_NEIGHBOR) + { + renderVariant = lookupNearestNeighborRenderVariant(bitmap); + } + else + { + renderVariant = lookupBilinearRenderVariant(bitmap); + } + return renderVariant; +} + +void ScalableImage::draw(const Rect& invalidatedArea) const +{ + if (!alpha) + { + return; + } + uint16_t* fb = 0; + + float triangleXs[4]; + float triangleYs[4]; + float triangleZs[4]; + float triangleUs[4]; + float triangleVs[4]; + + float imageX0 = 0; + float imageY0 = 0; + float imageX1 = imageX0 + getWidth(); + float imageY1 = imageY0; + float imageX2 = imageX1; + float imageY2 = imageY0 + getHeight(); + float imageX3 = imageX0; + float imageY3 = imageY2; + + triangleZs[0] = 100.f; + triangleZs[1] = 100.f; + triangleZs[2] = 100.f; + triangleZs[3] = 100.f; + + // Setup texture coordinates + float right = (float)(bitmap.getWidth()); + float bottom = (float)(bitmap.getHeight()); + float textureU0 = 0.0f; + float textureV0 = 0.0f; + float textureU1 = right; + float textureV1 = 0.0f; + float textureU2 = right; + float textureV2 = bottom; + float textureU3 = 0.0f; + float textureV3 = bottom; + if (HAL::DISPLAY_ROTATION == rotate90) + { + textureU0 = 0.0f; + textureV0 = right; + textureU1 = 0.0f; + textureV1 = 0.0f; + textureU2 = bottom; + textureV2 = 0.0f; + textureU3 = bottom; + textureV3 = right; + } + + triangleXs[0] = imageX0; + triangleXs[1] = imageX1; + triangleXs[2] = imageX2; + triangleXs[3] = imageX3; + triangleYs[0] = imageY0; + triangleYs[1] = imageY1; + triangleYs[2] = imageY2; + triangleYs[3] = imageY3; + + triangleUs[0] = textureU0; + triangleUs[1] = textureU1; + triangleUs[2] = textureU2; + triangleUs[3] = textureU3; + triangleVs[0] = textureV0; + triangleVs[1] = textureV1; + triangleVs[2] = textureV2; + triangleVs[3] = textureV3; + + drawQuad(invalidatedArea, fb, triangleXs, triangleYs, triangleZs, triangleUs, triangleVs); +} + +Rect ScalableImage::getSolidRect() const +{ + // If original image is completely solid the scaled image will also be + if (alpha == 255 && bitmap.getSolidRect().width == bitmap.getWidth() && bitmap.getSolidRect().height == bitmap.getHeight()) + { + return bitmap.getSolidRect(); + } + return Rect(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.cpp new file mode 100644 index 0000000..8026861 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/SnapshotWidget.cpp @@ -0,0 +1,58 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +SnapshotWidget::SnapshotWidget() + : Widget(), bitmapId(BITMAP_INVALID), alpha(255) +{ +} + +void SnapshotWidget::draw(const Rect& invalidatedArea) const +{ + if (alpha == 0 || bitmapId == BITMAP_INVALID) + { + return; + } + + Rect absRect(0, 0, Bitmap(bitmapId).getWidth(), rect.height); + translateRectToAbsolute(absRect); + HAL::lcd().blitCopy((const uint16_t*)Bitmap(bitmapId).getData(), absRect, invalidatedArea, alpha, false); +} + +Rect SnapshotWidget::getSolidRect() const +{ + if (alpha < 255 || bitmapId == BITMAP_INVALID) + { + return Rect(); + } + return Rect(0, 0, getWidth(), getHeight()); +} + +void SnapshotWidget::makeSnapshot() +{ + makeSnapshot(BITMAP_ANIMATION_STORAGE); +} + +void SnapshotWidget::makeSnapshot(const BitmapId bmp) +{ + Rect visRect(0, 0, rect.width, rect.height); + getVisibleRect(visRect); + Rect absRect = getAbsoluteRect(); + bitmapId = (HAL::lcd().copyFrameBufferRegionToMemory(visRect, absRect, bmp)) ? bmp : BITMAP_INVALID; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.cpp new file mode 100644 index 0000000..32c10f8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextArea.cpp @@ -0,0 +1,334 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ + +Alignment TextArea::getAlignment() const +{ + if (typedText.hasValidId()) + { + return typedText.getAlignment(); + } + return LEFT; +} + +int16_t TextArea::getTextHeight() const +{ + return typedText.hasValidId() ? calculateTextHeight(typedText.getText(), getWildcard1(), getWildcard2()) : 0; +} + +uint16_t TextArea::getTextWidth() const +{ + return typedText.hasValidId() ? typedText.getFont()->getStringWidth(typedText.getTextDirection(), typedText.getText(), getWildcard1(), getWildcard2()) : 0; +} + +void TextArea::draw(const Rect& area) const +{ + if (typedText.hasValidId()) + { + Rect rectToDraw = area; + if (typedText.hasValidId() && boundingArea.isValid(typedText.getText())) + { + rectToDraw &= boundingArea.getRect(); + } + if (!rectToDraw.isEmpty()) + { + const Font* fontToDraw = typedText.getFont(); + if (fontToDraw != 0) + { + LCD::StringVisuals visuals(fontToDraw, color, alpha, getAlignment(), linespace, rotation, typedText.getTextDirection(), indentation, wideTextAction); + HAL::lcd().drawString(getAbsoluteRect(), rectToDraw, visuals, typedText.getText(), getWildcard1(), getWildcard2()); + } + } + } +} + +void TextArea::setTypedText(const TypedText& t) +{ + typedText = t; + // If this TextArea does not yet have a width and height, + // just assign the smallest possible size to fit current text. + if (getWidth() == 0 && getHeight() == 0) + { + resizeToCurrentText(); + } + boundingArea = calculateBoundingArea(); +} + +void TextArea::resizeToCurrentText() +{ + if (typedText.hasValidId()) + { + uint16_t w = getTextWidth(); + uint16_t h = getTextHeight(); + if (rotation == TEXT_ROTATE_0 || rotation == TEXT_ROTATE_180) + { + setWidthHeight(w, h); + } + else + { + setWidthHeight(h, w); + } + } +} + +void TextArea::resizeToCurrentTextWithAlignment() +{ + if (typedText.hasValidId()) + { + Alignment alignment = getAlignment(); + uint16_t text_width = getTextWidth(); + uint16_t text_height = getTextHeight(); + if (rotation == TEXT_ROTATE_0 || rotation == TEXT_ROTATE_180) + { + // (rotate-0 && left-align) or (rotate-180 && right-align) places text to the left + if (!((rotation == TEXT_ROTATE_0 && alignment == LEFT) || (rotation == TEXT_ROTATE_180 && alignment == RIGHT))) + { + uint16_t old_width = getWidth(); + uint16_t old_x = getX(); + if (alignment == CENTER) + { + setX(old_x + (old_width - text_width) / 2); + } + else + { + setX(old_x + (old_width - text_width)); + } + } + if (rotation == TEXT_ROTATE_180) + { + uint16_t old_height = getHeight(); + uint16_t old_y = getY(); + setY(old_y + (old_height - text_height)); + } + setWidthHeight(text_width, text_height); + } + else + { + // 90+left or 270+right places text at the same y coordinate + if (!((rotation == TEXT_ROTATE_90 && alignment == LEFT) || (rotation == TEXT_ROTATE_270 && alignment == RIGHT))) + { + uint16_t old_height = getHeight(); + uint16_t old_y = getY(); + if (alignment == CENTER) + { + setY(old_y + (old_height - text_width) / 2); + } + else + { + setY(old_y + (old_height - text_width)); + } + } + if (rotation == TEXT_ROTATE_90) + { + uint16_t old_width = getWidth(); + uint16_t old_x = getX(); + setX(old_x + (old_width - text_height)); + } + setWidthHeight(text_height, text_width); + } + } +} + +void TextArea::resizeHeightToCurrentText() +{ + if (typedText.hasValidId()) + { + uint16_t h = getTextHeight(); + if (rotation == TEXT_ROTATE_0 || rotation == TEXT_ROTATE_180) + { + setHeight(h); + } + else + { + setWidth(h); + } + } +} + +void TextArea::resizeHeightToCurrentTextWithRotation() +{ + if (typedText.hasValidId()) + { + uint16_t h = getTextHeight(); + switch (rotation) + { + default: + case TEXT_ROTATE_0: + setHeight(h); + break; + case TEXT_ROTATE_90: + setX(rect.right() - h); + setWidth(h); + break; + case TEXT_ROTATE_180: + setY(rect.bottom() - h); + setHeight(h); + break; + case TEXT_ROTATE_270: + setWidth(h); + break; + } + } +} + +int16_t TextArea::calculateTextHeight(const Unicode::UnicodeChar* format, ...) const +{ + if (!typedText.hasValidId()) + { + return 0; + } + + va_list pArg; + va_start(pArg, format); + + const Font* fontToDraw = typedText.getFont(); + int16_t textHeight = fontToDraw->getMinimumTextHeight(); + + TextProvider textProvider; + textProvider.initialize(format, pArg, fontToDraw->getGSUBTable(), fontToDraw->getContextualFormsTable()); + + int16_t numLines = LCD::getNumLines(textProvider, wideTextAction, typedText.getTextDirection(), typedText.getFont(), getWidth() - indentation); + + va_end(pArg); + return (textHeight + linespace > 0) ? (numLines * textHeight + (numLines - 1) * linespace) : (numLines > 0) ? (textHeight) + : 0; +} + +void TextArea::invalidateContent() const +{ + if (alpha == 0 || !typedText.hasValidId() || rect.isEmpty()) + { + return; + } + if (boundingArea.isValid(typedText.getText())) + { + Rect boundingRect = boundingArea.getRect(); + invalidateRect(boundingRect); + return; + } + invalidate(); +} + +TextArea::BoundingArea TextArea::calculateBoundingArea() const +{ + if (!typedText.hasValidId()) + { + return TextArea::BoundingArea(); // Return Invalid BoundingArea + } + + const Font* fontToDraw = typedText.getFont(); + const Unicode::UnicodeChar* textToDraw = typedText.getText(); + const int16_t lineHeight = fontToDraw->getMinimumTextHeight() + linespace; + int16_t width = 0; + uint16_t numOfLines = 0; + + if (wideTextAction == WIDE_TEXT_NONE) + { + TextProvider textProvider; + textProvider.initialize(textToDraw, fontToDraw->getGSUBTable(), fontToDraw->getContextualFormsTable(), getWildcard1(), getWildcard2()); + + // Iterate through each line, find the longest line width and sum up the total height of the bounding rectangle + do + { + const uint16_t lineWidth = LCD::stringWidth(textProvider, *(fontToDraw), 0x7FFF, typedText.getTextDirection()); + if (width < lineWidth) + { + width = lineWidth; + } + numOfLines++; + } while (!textProvider.endOfString()); + } + else + { + TextProvider wideTextProvider; + wideTextProvider.initialize(textToDraw, fontToDraw->getGSUBTable(), fontToDraw->getContextualFormsTable(), getWildcard1(), getWildcard2()); + + const int16_t widgetRectWidth = (rotation == TEXT_ROTATE_0 || rotation == TEXT_ROTATE_180) ? getWidth() : getHeight(); + int16_t widgetRectHeight = (rotation == TEXT_ROTATE_0 || rotation == TEXT_ROTATE_180) ? getHeight() : getWidth(); + LCD::WideTextInternalStruct wtis(wideTextProvider, widgetRectWidth - indentation, typedText.getTextDirection(), fontToDraw, wideTextAction); + + // Iterate through each line, find the longest line width and sum up the total height of the bounding rectangle + do + { + wtis.getStringLengthForLine(lineHeight * 2 > widgetRectHeight); + + const uint16_t lineWidth = wtis.getLineWidth(); + if (width < lineWidth) + { + width = lineWidth; + } + numOfLines++; + widgetRectHeight -= lineHeight; + } while (wtis.getCurrChar() != 0 && widgetRectHeight > lineHeight); + } + int16_t height = (numOfLines * lineHeight) - linespace; // Linspace from the last line is not covering any text and can be omitted + + // In Arabic the minimum text height of the font is not adjusted according + // to the diacritical marks below a letter. To accommodate this, we extend + // the bounding area with one extra line, to have enough space for these marks. + if (height > 0) + { + height += fontToDraw->getMinimumTextHeight(); + } + + Rect boundingRect(0, 0, width, height); + + // Adjust for alignment + const int16_t areaWidth = (rotation == TEXT_ROTATE_0 || rotation == TEXT_ROTATE_180) ? getWidth() : getHeight(); + switch (getAlignment()) + { + default: + case LEFT: + boundingRect.x = indentation; + break; + case CENTER: + boundingRect.x = ((areaWidth - boundingRect.width) / 2); + break; + case RIGHT: + boundingRect.x = areaWidth - (boundingRect.width + indentation); + break; + } + + // Adjust for left and right pixels offsets + const uint8_t maxPixelsLeft = fontToDraw->getMaxPixelsLeft(); + const uint8_t maxPixelsRight = fontToDraw->getMaxPixelsRight(); + boundingRect.x -= maxPixelsLeft; + boundingRect.width += (maxPixelsLeft + maxPixelsRight); + + // Adjust for rotation + switch (rotation) + { + default: + case TEXT_ROTATE_0: + break; + case TEXT_ROTATE_90: + boundingRect = Rect(getWidth() - boundingRect.bottom(), boundingRect.x, boundingRect.height, boundingRect.width); + break; + case TEXT_ROTATE_180: + boundingRect = Rect(getWidth() - boundingRect.right(), getHeight() - boundingRect.bottom(), boundingRect.width, boundingRect.height); + break; + case TEXT_ROTATE_270: + boundingRect = Rect(boundingRect.y, getHeight() - boundingRect.right(), boundingRect.height, boundingRect.width); + break; + } + + return TextArea::BoundingArea(boundingRect, typedText.getText()); +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.cpp new file mode 100644 index 0000000..6cd5b5b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextAreaWithWildcard.cpp @@ -0,0 +1,71 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void TextAreaWithWildcardBase::draw(const Rect& area) const +{ + if (typedText.hasValidId()) + { + const Font* fontToDraw = typedText.getFont(); + if (fontToDraw != 0) + { + LCD::StringVisuals visuals(fontToDraw, color, alpha, typedText.getAlignment(), linespace, rotation, typedText.getTextDirection(), indentation, wideTextAction); + HAL::lcd().drawString(getAbsoluteRect(), area, visuals, typedText.getText(), getWildcard1(), getWildcard2()); + } + } +} + +void TextAreaWithWildcardBase::invalidateContent() const +{ + if (alpha == 0 || !typedText.hasValidId() || rect.isEmpty()) + { + return; + } + + if (wideTextAction != WIDE_TEXT_NONE) + { + // Possibly more than one line, simply invalidate the entire TextArea + invalidate(); + return; + } + + // Check if it is a single line of text + const Font* fontToDraw = typedText.getFont(); + const Unicode::UnicodeChar* textToDraw = typedText.getText(); + TextProvider textProvider; + textProvider.initialize(textToDraw, fontToDraw->getGSUBTable(), fontToDraw->getContextualFormsTable(), getWildcard1(), getWildcard2()); + + Unicode::UnicodeChar ch = textProvider.getNextChar(); + do + { + if (ch == newLine) + { + // More than one line, simply invalidate the entire TextArea + invalidate(); + return; + } + ch = textProvider.getNextChar(); + } while (ch != 0); + + // Do not call our calculateBoundingArea() [it returns an invalid bounding rect], + // but TextArea::calculateBoundingArea() that actually measures the size. + Rect rectToInvalidate(TextArea::calculateBoundingArea().getRect()); + invalidateRect(rectToInvalidate); +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.cpp new file mode 100644 index 0000000..b6cae4c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TextureMapper.cpp @@ -0,0 +1,360 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +TextureMapper::TextureMapper(const Bitmap& bmp /*= Bitmap()*/) + : Image(bmp), + currentRenderingAlgorithm(NEAREST_NEIGHBOR), + xBitmapPosition(0.0f), + yBitmapPosition(0.0f), + xAngle(0.0f), + yAngle(0.0f), + zAngle(0.0f), + scale(1.0f), + xOrigo(0.0f), + yOrigo(0.0f), + zOrigo(1000.0f), + xCamera(0.0f), + yCamera(0.0f), + cameraDistance(1000.0f), + imageX0(0.0f), + imageY0(0.0f), + imageZ0(1.0f), + imageX1(0.0f), + imageY1(0.0f), + imageZ1(1.0f), + imageX2(0.0f), + imageY2(0.0f), + imageZ2(1.0f), + imageX3(0.0f), + imageY3(0.0f), + imageZ3(1.0f), + subDivisionSize(12) +{ +} + +void TextureMapper::setBitmap(const Bitmap& bmp) +{ + Image::setBitmap(bmp); + applyTransformation(); +} + +void TextureMapper::applyTransformation() +{ + const uint8_t n = 4; + + int imgWidth = Bitmap(bitmap).getWidth() + 1; + int imgHeight = Bitmap(bitmap).getHeight() + 1; + + Point4 vertices[n] = { + Point4(xBitmapPosition - 1, yBitmapPosition - 1, cameraDistance), + Point4((xBitmapPosition - 1) + imgWidth, yBitmapPosition - 1, cameraDistance), + Point4((xBitmapPosition - 1) + imgWidth, (yBitmapPosition - 1) + imgHeight, cameraDistance), + Point4(xBitmapPosition - 1, (yBitmapPosition - 1) + imgHeight, cameraDistance), + }; + Point4 transformed[n]; + + Vector4 tm_center(xOrigo, yOrigo, zOrigo); + + Matrix4x4 translateToCenter; + translateToCenter.concatenateXTranslation(-tm_center.getX()).concatenateYTranslation(-tm_center.getY()).concatenateZTranslation(-tm_center.getZ()); + + Matrix4x4 rotateAroundCenter; + rotateAroundCenter.concatenateXRotation(xAngle).concatenateYRotation(yAngle).concatenateZRotation(zAngle); + + Matrix4x4 scaleAroundCenter; + scaleAroundCenter.concatenateXScale(scale).concatenateYScale(scale).concatenateZScale(scale); + + Matrix4x4 translateFromCenter; + translateFromCenter.concatenateXTranslation(tm_center.getX()).concatenateYTranslation(tm_center.getY()).concatenateZTranslation(tm_center.getZ()); + + Matrix4x4 transform = translateFromCenter * scaleAroundCenter * rotateAroundCenter * translateToCenter; + + Matrix4x4 translateToCamera; + translateToCamera.concatenateXTranslation(-xCamera); + translateToCamera.concatenateYTranslation(-yCamera); + + Matrix4x4 perspectiveProject; + perspectiveProject.setViewDistance(cameraDistance); + + Matrix4x4 translateFromCamera; + translateFromCamera.concatenateXTranslation(xCamera).concatenateYTranslation(yCamera); + + transform = translateFromCamera * perspectiveProject * translateToCamera * transform; + + for (int i = 0; i < n; i++) + { + transformed[i] = transform * vertices[i]; + } + + imageX0 = ((float)transformed[0].getX() * cameraDistance / (float)transformed[0].getZ()); + imageY0 = ((float)transformed[0].getY() * cameraDistance / (float)transformed[0].getZ()); + imageZ0 = ((float)transformed[0].getZ()); + + imageX1 = ((float)transformed[1].getX() * cameraDistance / (float)transformed[1].getZ()); + imageY1 = ((float)transformed[1].getY() * cameraDistance / (float)transformed[1].getZ()); + imageZ1 = ((float)transformed[1].getZ()); + + imageX2 = ((float)transformed[2].getX() * cameraDistance / (float)transformed[2].getZ()); + imageY2 = ((float)transformed[2].getY() * cameraDistance / (float)transformed[2].getZ()); + imageZ2 = ((float)transformed[2].getZ()); + + imageX3 = ((float)transformed[3].getX() * cameraDistance / (float)transformed[3].getZ()); + imageY3 = ((float)transformed[3].getY() * cameraDistance / (float)transformed[3].getZ()); + imageZ3 = ((float)transformed[3].getZ()); +} + +Rect TextureMapper::getBoundingRect() const +{ + // MIN and MAX are macros so do not insert them into each other + float minXf = MIN(imageX0, imageX1); + minXf = MIN(minXf, imageX2); + minXf = floorf(MIN(minXf, imageX3)); + int16_t minX = (int16_t)(MAX(0, minXf)); + + float maxXf = MAX(imageX0, imageX1); + maxXf = MAX(maxXf, imageX2); + maxXf = ceilf(MAX(maxXf, imageX3)); + int16_t maxX = getWidth(); + maxX = (int16_t)(MIN(maxX, maxXf)); + + float minYf = MIN(imageY0, imageY1); + minYf = MIN(minYf, imageY2); + minYf = floorf(MIN(minYf, imageY3)); + int16_t minY = (int16_t)(MAX(0, minYf)); + + float maxYf = MAX(imageY0, imageY1); + maxYf = MAX(maxYf, imageY2); + maxYf = ceilf(MAX(maxYf, imageY3)); + int16_t maxY = getHeight(); + maxY = (int16_t)(MIN(maxY, maxYf)); + + return Rect(minX, minY, maxX - minX, maxY - minY); +} + +void TextureMapper::setAngles(float newXAngle, float newYAngle, float newZAngle) +{ + xAngle = newXAngle; + yAngle = newYAngle; + zAngle = newZAngle; + + applyTransformation(); +} + +void TextureMapper::updateAngles(float newXAngle, float newYAngle, float newZAngle) +{ + invalidateContent(); + setAngles(newXAngle, newYAngle, newZAngle); + invalidateContent(); +} + +void TextureMapper::setScale(float newScale) +{ + this->scale = newScale; + + applyTransformation(); +} + +void TextureMapper::updateScale(float newScale) +{ + invalidateContent(); + setScale(newScale); + invalidateContent(); +} + +void TextureMapper::invalidateBoundingRect() const +{ + Rect r = getBoundingRect(); + invalidateRect(r); +} + +void TextureMapper::draw(const Rect& invalidatedArea) const +{ + if (!alpha) + { + return; + } + uint16_t* fb = 0; + + // Setup texture coordinates + float right = (float)(bitmap.getWidth()); + float bottom = (float)(bitmap.getHeight()); + float textureU0 = -1.0f; + float textureV0 = -1.0f; + float textureU1 = right; + float textureV1 = -1.0f; + float textureU2 = right; + float textureV2 = bottom; + float textureU3 = -1.0f; + float textureV3 = bottom; + if (HAL::DISPLAY_ROTATION == rotate90) + { + textureU0 = -1.0f; + textureV0 = right; + textureU1 = -1.0f; + textureV1 = -1.0f; + textureU2 = bottom; + textureV2 = -1.0f; + textureU3 = bottom; + textureV3 = right; + } + + float triangleXs[4]; + float triangleYs[4]; + float triangleZs[4]; + float triangleUs[4]; + float triangleVs[4]; + + // Determine winding order + Vector4 zeroToOne(imageX1 - imageX0, imageY1 - imageY0, imageZ1 - imageZ0); + Vector4 zeroToTwo(imageX2 - imageX0, imageY2 - imageY0, imageZ2 - imageZ0); + Vector4 normal = zeroToOne.crossProduct(zeroToTwo); + + if (normal.getZ() > 0) + { + triangleXs[0] = imageX0; + triangleXs[1] = imageX1; + triangleXs[2] = imageX2; + triangleXs[3] = imageX3; + triangleYs[0] = imageY0; + triangleYs[1] = imageY1; + triangleYs[2] = imageY2; + triangleYs[3] = imageY3; + triangleZs[0] = imageZ0; + triangleZs[1] = imageZ1; + triangleZs[2] = imageZ2; + triangleZs[3] = imageZ3; + + triangleUs[0] = textureU0; + triangleUs[1] = textureU1; + triangleUs[2] = textureU2; + triangleUs[3] = textureU3; + triangleVs[0] = textureV0; + triangleVs[1] = textureV1; + triangleVs[2] = textureV2; + triangleVs[3] = textureV3; + } + else + { + // invert due to the triangles winding order (showing backface of the triangle) + triangleXs[1] = imageX0; + triangleXs[0] = imageX1; + triangleXs[2] = imageX3; + triangleXs[3] = imageX2; + triangleYs[1] = imageY0; + triangleYs[0] = imageY1; + triangleYs[2] = imageY3; + triangleYs[3] = imageY2; + triangleZs[1] = imageZ0; + triangleZs[0] = imageZ1; + triangleZs[2] = imageZ3; + triangleZs[3] = imageZ2; + + triangleUs[1] = textureU0; + triangleUs[0] = textureU1; + triangleUs[2] = textureU3; + triangleUs[3] = textureU2; + triangleVs[1] = textureV0; + triangleVs[0] = textureV1; + triangleVs[2] = textureV3; + triangleVs[3] = textureV2; + } + + drawQuad(invalidatedArea, fb, triangleXs, triangleYs, triangleZs, triangleUs, triangleVs); +} + +void TextureMapper::drawQuad(const Rect& invalidatedArea, uint16_t* fb, const float* triangleXs, const float* triangleYs, const float* triangleZs, const float* triangleUs, const float* triangleVs) const +{ + // Area to redraw. Relative to the TextureMapper. + Rect dirtyArea = Rect(0, 0, getWidth(), getHeight()) & invalidatedArea; + + // Absolute position of the TextureMapper. + Rect dirtyAreaAbsolute = dirtyArea; + translateRectToAbsolute(dirtyAreaAbsolute); + + Rect absoluteRect = getAbsoluteRect(); + DisplayTransformation::transformDisplayToFrameBuffer(absoluteRect); + + // Transform rects to match framebuffer coordinates + // This is needed if the display is rotated compared to the framebuffer + DisplayTransformation::transformDisplayToFrameBuffer(dirtyArea, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(dirtyAreaAbsolute); + + // Get a pointer to the bitmap data, return if no bitmap found + const uint16_t* textmap = (const uint16_t*)bitmap.getData(); + if (!textmap) + { + return; + } + + float x0 = triangleXs[0]; + float x1 = triangleXs[1]; + float x2 = triangleXs[2]; + float x3 = triangleXs[3]; + float y0 = triangleYs[0]; + float y1 = triangleYs[1]; + float y2 = triangleYs[2]; + float y3 = triangleYs[3]; + + DisplayTransformation::transformDisplayToFrameBuffer(x0, y0, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(x1, y1, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(x2, y2, this->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(x3, y3, this->getRect()); + + const Point3D point0 = { floatToFixed28_4(x0), floatToFixed28_4(y0), triangleZs[0], triangleUs[0], triangleVs[0] }; + const Point3D point1 = { floatToFixed28_4(x1), floatToFixed28_4(y1), triangleZs[1], triangleUs[1], triangleVs[1] }; + const Point3D point2 = { floatToFixed28_4(x2), floatToFixed28_4(y2), triangleZs[2], triangleUs[2], triangleVs[2] }; + const Point3D point3 = { floatToFixed28_4(x3), floatToFixed28_4(y3), triangleZs[3], triangleUs[3], triangleVs[3] }; + + const Point3D vertices[4] = { point0, point1, point2, point3 }; + + DrawingSurface dest = { fb, HAL::FRAME_BUFFER_WIDTH }; + TextureSurface src = { textmap, bitmap.getExtraData(), bitmap.getWidth(), bitmap.getHeight(), bitmap.getWidth() }; + + uint16_t subDivs = subDivisionSize; + if (point0.Z == point1.Z && point1.Z == point2.Z) //lint !e777 + { + subDivs = 0xFFFF; // Max: One sweep + } + HAL::lcd().drawTextureMapQuad(dest, vertices, src, absoluteRect, dirtyAreaAbsolute, lookupRenderVariant(), alpha, subDivs); +} + +RenderingVariant TextureMapper::lookupRenderVariant() const +{ + RenderingVariant renderVariant; + if (currentRenderingAlgorithm == NEAREST_NEIGHBOR) + { + renderVariant = lookupNearestNeighborRenderVariant(bitmap); + } + else + { + renderVariant = lookupBilinearRenderVariant(bitmap); + } + return renderVariant; +} + +Rect TextureMapper::getSolidRect() const +{ + return Rect(); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.cpp new file mode 100644 index 0000000..bbbd963 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TiledImage.cpp @@ -0,0 +1,154 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void TiledImage::setBitmap(const Bitmap& bmp) +{ + Image::setBitmap(bmp); + // Make sure the xOffset and yOffset are correct (in range) + setOffset(xOffset, yOffset); +} + +void TiledImage::setOffset(int16_t x, int16_t y) +{ + setXOffset(x); + setYOffset(y); +} + +void TiledImage::setXOffset(int16_t x) +{ + xOffset = x; + if (bitmap.getWidth() != 0) + { + xOffset = ((xOffset % bitmap.getWidth()) + bitmap.getWidth()) % bitmap.getWidth(); + } +} + +void TiledImage::setYOffset(int16_t y) +{ + yOffset = y; + if (bitmap.getHeight() != 0) + { + yOffset = ((yOffset % bitmap.getHeight()) + bitmap.getHeight()) % bitmap.getHeight(); + } +} + +void TiledImage::getOffset(int16_t& x, int16_t& y) +{ + x = getXOffset(); + y = getYOffset(); +} + +int16_t TiledImage::getXOffset() +{ + return xOffset; +} + +int16_t TiledImage::getYOffset() +{ + return yOffset; +} + +void TiledImage::draw(const Rect& invalidatedArea) const +{ + uint16_t bitmapWidth = bitmap.getWidth(); + uint16_t bitmapHeight = bitmap.getHeight(); + + if (bitmapWidth == 0 || bitmapHeight == 0) + { + return; + } + + Rect meAbs; + translateRectToAbsolute(meAbs); + + const int16_t minX = ((invalidatedArea.x + xOffset) / bitmapWidth) * bitmapWidth - xOffset; + const int16_t maxX = (((invalidatedArea.right() + xOffset) - 1) / bitmapWidth) * bitmapWidth; + const int16_t minY = ((invalidatedArea.y + yOffset) / bitmapHeight) * bitmapHeight - yOffset; + const int16_t maxY = (((invalidatedArea.bottom() + yOffset) - 1) / bitmapHeight) * bitmapHeight; + for (int16_t x = minX; x <= maxX; x += bitmapWidth) + { + for (int16_t y = minY; y <= maxY; y += bitmapHeight) + { + Rect dirty = Rect(x, y, bitmapWidth, bitmapHeight) & invalidatedArea; + dirty.x -= x; + dirty.y -= y; + HAL::lcd().drawPartialBitmap(bitmap, meAbs.x + x, meAbs.y + y, dirty, alpha); + } + } +} + +Rect TiledImage::getSolidRect() const +{ + if (alpha < 255) + { + return Rect(); + } + + Rect solidRect = bitmap.getSolidRect(); + if (solidRect.width == bitmap.getWidth()) + { + solidRect.width = getWidth(); + } + else + { + solidRect.x -= xOffset; + Rect solidRect2 = solidRect; + solidRect2.x += bitmap.getWidth(); + if (solidRect.x < 0) + { + int16_t right = solidRect.right(); + solidRect.width = MAX(right, 0); + solidRect.x = 0; + } + if (solidRect2.right() > getWidth()) + { + solidRect2.width = solidRect2.right() - getWidth(); + } + if (solidRect2.width > solidRect.width) + { + solidRect = solidRect2; + } + } + if (solidRect.height == bitmap.getHeight()) + { + solidRect.height = getHeight(); + } + else + { + solidRect.y -= yOffset; + Rect solidRect2 = solidRect; + solidRect2.y += bitmap.getHeight(); + if (solidRect.y < 0) + { + int16_t bottom = solidRect.bottom(); + solidRect.height = MAX(bottom, 0); + solidRect.y = 0; + } + if (solidRect2.bottom() > getHeight()) + { + solidRect2.height = solidRect2.bottom() - getHeight(); + } + if (solidRect2.height > solidRect.height) + { + solidRect = solidRect2; + } + } + return solidRect; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.cpp new file mode 100644 index 0000000..d1d8058 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/ToggleButton.cpp @@ -0,0 +1,50 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void ToggleButton::forceState(bool activeState) +{ + if (activeState) + { + // up should equal originalPressed + if (up.getId() != originalPressed.getId()) + { + down = up; + up = originalPressed; + } + } + else + { + // down should equal originalPressed + if (down.getId() != originalPressed.getId()) + { + up = down; + down = originalPressed; + } + } +} + +void ToggleButton::handleClickEvent(const ClickEvent& event) +{ + if (pressed && (event.getType() == ClickEvent::RELEASED)) + { + Bitmap tmp = up; + up = down; + down = tmp; + } + Button::handleClickEvent(event); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.cpp new file mode 100644 index 0000000..316e677 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/TouchArea.cpp @@ -0,0 +1,27 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +class ClickEvent; + +void TouchArea::handleClickEvent(const ClickEvent& event) +{ + AbstractButton::handleClickEvent(event); + if (pressedAction && pressedAction->isValid() && pressed) + { + pressedAction->execute(*this); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.cpp new file mode 100644 index 0000000..ed16693 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/VideoWidget.cpp @@ -0,0 +1,171 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +VideoWidget::VideoWidget() + : Widget(), + movieEndedAction(0), buffer(0), format(Bitmap::RGB888), + bufferWidth(0), bufferHeight(0), videoWidth(0), videoHeight(0) +{ + handle = VideoController::getInstance().registerVideoWidget(*this); + Application::getInstance()->registerTimerWidget(this); +} + +VideoWidget::~VideoWidget() +{ + VideoController::getInstance().unregisterVideoWidget(handle); + Application::getInstance()->registerTimerWidget(this); +} + +void VideoWidget::play() const +{ + VideoController::getInstance().setCommand(handle, VideoController::PLAY, 0); +} + +void VideoWidget::pause() const +{ + VideoController::getInstance().setCommand(handle, VideoController::PAUSE, 0); +} + +void VideoWidget::stop() const +{ + VideoController::getInstance().setCommand(handle, VideoController::STOP, 0); +} + +bool VideoWidget::isPlaying() const +{ + return VideoController::getInstance().getIsPlaying(handle); +} + +void VideoWidget::seek(uint32_t frameNumber) const +{ + VideoController::getInstance().setCommand(handle, VideoController::SEEK, frameNumber); +} + +void VideoWidget::showFrame(uint32_t frameNumber) const +{ + if (isPlaying()) + { + seek(frameNumber); + } + else + { + VideoController::getInstance().setCommand(handle, VideoController::SHOW, frameNumber); + } +} + +void VideoWidget::setRepeat(bool repeat) const +{ + VideoController::getInstance().setCommand(handle, VideoController::SET_REPEAT, repeat ? 1 : 0); +} + +void VideoWidget::handleTickEvent() +{ + const bool hasMoreFrames = VideoController::getInstance().updateFrame(handle, *this); + if (!hasMoreFrames) + { + // Now showing last frame + if (movieEndedAction && movieEndedAction->isValid()) + { + movieEndedAction->execute(*this); + } + } +} + +Rect VideoWidget::getSolidRect() const +{ + // For Dedicated or DoubleBuffered video we have a bufferWidth > 0 + // But maybe no buffer yet (only after decoding first frame) + if (bufferWidth > 0) + { + // Solid inside video area if we have a buffer, otherwise transparent + if (buffer != 0) + { + return Rect(0, 0, MIN(videoWidth, bufferWidth), MIN(videoHeight, bufferHeight)); + } + return Rect(); + } + + //Direct to framebuffer, solid inside the video area + return Rect(0, 0, videoWidth, videoHeight); +} + +void VideoWidget::draw(const Rect& invalidatedArea) const +{ + // Only draw the invalidated area inside the video x buffer + Rect invVideoRect(0, 0, videoWidth, videoHeight); + invVideoRect &= invalidatedArea; + + // Inform controller that we are drawing + VideoController::getInstance().draw(handle, invVideoRect, *this); + + // If we have a buffer, draw that + if (buffer != 0) + { + // Limit to buffer size + invVideoRect &= Rect(0, 0, bufferWidth, bufferHeight); + + // Convert to lcd coordinates. Width is buffer stride. + Rect absolute = getAbsoluteRect(); + absolute.width = bufferWidth; + // Copy to LCD, always solid + HAL::lcd().blitCopy(buffer, format, absolute, invVideoRect, 255, false); + } +} + +uint32_t VideoWidget::getCurrentFrameNumber() const +{ + return VideoController::getInstance().getCurrentFrameNumber(handle); +} + +void VideoWidget::setFrameRate(uint32_t ui_frames, uint32_t video_frames) const +{ + VideoController::getInstance().setFrameRate(handle, ui_frames, video_frames); +} + +void VideoWidget::setVideoData(const uint8_t* movie, const uint32_t length) +{ + VideoController::getInstance().setVideoData(handle, movie, length); + + readVideoInformation(); +} + +void VideoWidget::setVideoData(VideoDataReader& reader) +{ + VideoController::getInstance().setVideoData(handle, reader); + + readVideoInformation(); +} + +void VideoWidget::getVideoInformation(VideoInformation* data) const +{ + VideoController::getInstance().getVideoInformation(handle, data); +} + +void VideoWidget::readVideoInformation() +{ + // Set frame rate to movie speed (assuming 60 ui frames in a second) + VideoInformation videoInformation; + VideoController::getInstance().getVideoInformation(handle, &videoInformation); + videoWidth = videoInformation.frame_width; + videoHeight = videoInformation.frame_height; + uint32_t videoFramesIn1000ms = 1000 / videoInformation.ms_between_frames; + setFrameRate(60, videoFramesIn1000ms); +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.cpp new file mode 100644 index 0000000..6f745ae --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterABGR2222.cpp @@ -0,0 +1,66 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterABGR2222::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=255 on "*covers" and max alpha=255 on "widgetAlpha" + { + // Render a solid pixel + renderPixel(p, red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_red = LCD8bpp_ABGR2222::getRedFromNativeColor(*p); + const uint8_t p_green = LCD8bpp_ABGR2222::getGreenFromNativeColor(*p); + const uint8_t p_blue = LCD8bpp_ABGR2222::getBlueFromNativeColor(*p); + renderPixel(p, + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha)); + } + } + covers++; + p++; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterABGR2222::renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + *p = LCD8bpp_ABGR2222::getNativeColorFromRGB(red, green, blue); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.cpp new file mode 100644 index 0000000..36c8244 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB2222.cpp @@ -0,0 +1,66 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterARGB2222::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=255 on "*covers" and max alpha=255 on "widgetAlpha" + { + // Render a solid pixel + renderPixel(p, red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_red = LCD8bpp_ARGB2222::getRedFromNativeColor(*p); + const uint8_t p_green = LCD8bpp_ARGB2222::getGreenFromNativeColor(*p); + const uint8_t p_blue = LCD8bpp_ARGB2222::getBlueFromNativeColor(*p); + renderPixel(p, + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha)); + } + } + covers++; + p++; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterARGB2222::renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + *p = LCD8bpp_ARGB2222::getNativeColorFromRGB(red, green, blue); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.cpp new file mode 100644 index 0000000..560f024 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterARGB8888.cpp @@ -0,0 +1,77 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterARGB8888::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust) * 4; + const uint8_t* const p_lineend = p + 4 * count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + renderPixel(reinterpret_cast(p), red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_blue = p[0]; + const uint8_t p_green = p[1]; + const uint8_t p_red = p[2]; + const uint8_t p_alpha = p[3]; + renderPixel(reinterpret_cast(p), + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha), + p_alpha + combinedAlpha - LCD::div255(p_alpha * combinedAlpha)); + } + } + covers++; + p += 4; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterARGB8888::renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + renderPixel(p, red, green, blue, 0xFF); +} + +void AbstractPainterARGB8888::renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue, uint8_t alpha) +{ + uint8_t* p8 = reinterpret_cast(p); + p8[0] = blue; + p8[1] = green; + p8[2] = red; + p8[3] = alpha; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.cpp new file mode 100644 index 0000000..9f6e417 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBGRA2222.cpp @@ -0,0 +1,66 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterBGRA2222::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=255 on "*covers" and max alpha=255 on "widgetAlpha" + { + // Render a solid pixel + renderPixel(p, red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_red = LCD8bpp_BGRA2222::getRedFromNativeColor(*p); + const uint8_t p_green = LCD8bpp_BGRA2222::getGreenFromNativeColor(*p); + const uint8_t p_blue = LCD8bpp_BGRA2222::getBlueFromNativeColor(*p); + renderPixel(p, + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha)); + } + } + covers++; + p++; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterBGRA2222::renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + *p = LCD8bpp_BGRA2222::getNativeColorFromRGB(red, green, blue); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.cpp new file mode 100644 index 0000000..d60c613 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterBW.cpp @@ -0,0 +1,91 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterBW::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + x += xAdjust; + uint8_t* p = ptr + (x / 8); + + if (!renderInit()) + { + return; + } + + if (widgetAlpha == 0xFF) + { + do + { + uint8_t color; + if (renderNext(color)) + { + if (*covers >= 0x80) + { + unsigned pixel = 1 << (7 - (x % 8)); + if (!color) + { + *p &= ~pixel; + } + else + { + *p |= pixel; + } + } + } + if (((++x) % 8) == 0) + { + p++; + } + covers++; + currentX++; + } while (--count); + } + else + { + do + { + uint8_t color; + if (renderNext(color)) + { + if (widgetAlpha * *covers >= 0xFF * 0x80) + { + unsigned pixel = 1 << (7 - (x % 8)); + if (!color) + { + *p &= ~pixel; + } + else + { + *p |= pixel; + } + } + } + if (((++x) % 8) == 0) + { + p++; + } + covers++; + currentX++; + } while (--count); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.cpp new file mode 100644 index 0000000..d4b9b6c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY2.cpp @@ -0,0 +1,60 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void AbstractPainterGRAY2::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + x += xAdjust; + if (renderInit()) + { + do + { + uint8_t gray, alpha; + if (renderNext(gray, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + renderPixel(ptr, x, gray); + } + else + { + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x) * 0x55; + const uint8_t ialpha = 0xFF - combinedAlpha; + renderPixel(ptr, x, LCD::div255((gray * combinedAlpha + p_gray * ialpha) * 0x55) >> 6); + } + } + covers++; + x++; + currentX++; + } while (--count != 0); + } +} + +void AbstractPainterGRAY2::renderPixel(uint8_t* p, uint16_t offset, uint8_t gray) +{ + LCD2bpp::setPixel(p, offset, gray); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.cpp new file mode 100644 index 0000000..bfdfb98 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterGRAY4.cpp @@ -0,0 +1,60 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void AbstractPainterGRAY4::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + x += xAdjust; + if (renderInit()) + { + do + { + uint8_t gray, alpha; + if (renderNext(gray, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + renderPixel(ptr, x, gray); + } + else + { + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + const uint8_t ialpha = 0xFF - combinedAlpha; + renderPixel(ptr, x, LCD::div255((gray * combinedAlpha + p_gray * ialpha) * 0x11) >> 4); + } + } + covers++; + x++; + currentX++; + } while (--count != 0); + } +} + +void AbstractPainterGRAY4::renderPixel(uint8_t* p, uint16_t offset, uint8_t gray) +{ + LCD4bpp::setPixel(p, offset, gray & 0x0F); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.cpp new file mode 100644 index 0000000..3712585 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB565.cpp @@ -0,0 +1,66 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterRGB565::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint16_t* p = reinterpret_cast(ptr) + (x + xAdjust); + const uint16_t* const p_lineend = p + count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + renderPixel(p, red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_red = (*p >> 8) & 0xF8; + const uint8_t p_green = (*p >> 3) & 0xFC; + const uint8_t p_blue = *p << 3; + renderPixel(p, + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha)); + } + } + covers++; + p++; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterRGB565::renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + *p = ((red << 8) & RMASK) | ((green << 3) & GMASK) | ((blue >> 3) & BMASK); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.cpp new file mode 100644 index 0000000..710ba0e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGB888.cpp @@ -0,0 +1,69 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterRGB888::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust) * 3; + const uint8_t* const p_lineend = p + 3 * count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + renderPixel(reinterpret_cast(p), red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_blue = p[0]; + const uint8_t p_green = p[1]; + const uint8_t p_red = p[2]; + renderPixel(reinterpret_cast(p), + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha)); + } + } + covers++; + p += 3; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterRGB888::renderPixel(uint16_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + uint8_t* p8 = reinterpret_cast(p); + p8[0] = blue; + p8[1] = green; + p8[2] = red; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.cpp new file mode 100644 index 0000000..7ea2bed --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractPainterRGBA2222.cpp @@ -0,0 +1,66 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void AbstractPainterRGBA2222::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + if (renderInit()) + { + do + { + uint8_t red, green, blue, alpha; + if (renderNext(red, green, blue, alpha)) + { + const uint8_t combinedAlpha = LCD::div255((*covers) * LCD::div255(alpha * widgetAlpha)); + + if (combinedAlpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + renderPixel(p, red, green, blue); + } + else + { + const uint8_t ialpha = 0xFF - combinedAlpha; + const uint8_t p_red = LCD8bpp_RGBA2222::getRedFromNativeColor(*p); + const uint8_t p_green = LCD8bpp_RGBA2222::getGreenFromNativeColor(*p); + const uint8_t p_blue = LCD8bpp_RGBA2222::getBlueFromNativeColor(*p); + renderPixel(p, + LCD::div255(red * combinedAlpha + p_red * ialpha), + LCD::div255(green * combinedAlpha + p_green * ialpha), + LCD::div255(blue * combinedAlpha + p_blue * ialpha)); + } + } + covers++; + p++; + currentX++; + } while (p < p_lineend); + } +} + +void AbstractPainterRGBA2222::renderPixel(uint8_t* p, uint8_t red, uint8_t green, uint8_t blue) +{ + *p = LCD8bpp_RGBA2222::getNativeColorFromRGB(red, green, blue); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.cpp new file mode 100644 index 0000000..61639fd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/AbstractShape.cpp @@ -0,0 +1,86 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +AbstractShape::AbstractShape() + : CanvasWidget(), + dx(0), dy(0), shapeAngle(0), + xScale(CWRUtil::toQ10(1)), yScale(CWRUtil::toQ10(1)), + minimalRect() +{ + Drawable::setWidthHeight(0, 0); +} + +bool AbstractShape::drawCanvasWidget(const Rect& invalidatedArea) const +{ + Canvas canvas(this, invalidatedArea); + int numPoints = getNumPoints(); + if (numPoints == 0) + { + return true; + } + + canvas.moveTo(getCacheX(0), getCacheY(0)); + for (int i = 1; i < numPoints; i++) + { + canvas.lineTo(getCacheX(i), getCacheY(i)); + } + return canvas.render(); +} + +void AbstractShape::updateAbstractShapeCache() +{ + int numPoints = getNumPoints(); + + int xMin = 0; + int xMax = 0; + int yMin = 0; + int yMax = 0; + + for (int i = 0; i < numPoints; i++) + { + CWRUtil::Q5 xCorner = getCornerX(i); + CWRUtil::Q5 yCorner = getCornerY(i); + + CWRUtil::Q5 xCache = dx + ((CWRUtil::mulQ5(xCorner, xScale) * CWRUtil::cosine(shapeAngle))) - ((CWRUtil::mulQ5(yCorner, yScale) * CWRUtil::sine(shapeAngle))); + if (i == 0 || xCache.to() > xMax) + { + xMax = xCache.to(); + } + if (i == 0 || xCache.to() < xMin) + { + xMin = xCache.to(); + } + CWRUtil::Q5 yCache = dy + ((CWRUtil::mulQ5(yCorner, yScale) * CWRUtil::cosine(shapeAngle))) + ((CWRUtil::mulQ5(xCorner, xScale) * CWRUtil::sine(shapeAngle))); + if (i == 0 || yCache.to() > yMax) + { + yMax = yCache.to(); + } + if (i == 0 || yCache.to() < yMin) + { + yMin = yCache.to(); + } + setCache(i, xCache, yCache); + } + minimalRect = Rect(xMin, yMin, (xMax - xMin) + 1, (yMax - yMin) + 1); +} + +Rect AbstractShape::getMinimalRect() const +{ + return minimalRect; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.cpp new file mode 100644 index 0000000..d4d96c4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Canvas.cpp @@ -0,0 +1,295 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +Canvas::Canvas(const CanvasWidget* _widget, const Rect& invalidatedArea) + : widget(_widget), + invalidatedAreaX(0), + invalidatedAreaY(0), + invalidatedAreaWidth(0), + invalidatedAreaHeight(0), + rbuf(), + ras(), + offsetX(0), + offsetY(0), + enoughMemory(false), + penUp(true), + penHasBeenDown(false), + previousX(0), + previousY(0), + previousOutside(0), + penDownOutside(0), + initialX(0), + initialY(0) +{ + assert(CanvasWidgetRenderer::hasBuffer() && "No buffer allocated for CanvasWidgetRenderer drawing"); + assert(Rasterizer::POLY_BASE_SHIFT == 5 && "CanvasWidget assumes Q5 but Rasterizer uses a different setting"); + + // Area to redraw (relative coordinates) + Rect dirtyArea = Rect(0, 0, widget->getWidth(), widget->getHeight()) & invalidatedArea; + + // Absolute position of the scalableImage. + Rect dirtyAreaAbsolute = dirtyArea; + widget->translateRectToAbsolute(dirtyAreaAbsolute); + + // Transform rects to match framebuffer coordinates + // This is needed if the display is rotated compared to the framebuffer + DisplayTransformation::transformDisplayToFrameBuffer(dirtyArea, widget->getRect()); + DisplayTransformation::transformDisplayToFrameBuffer(dirtyAreaAbsolute); + + // Re-size buffers for optimum memory buffer layout. + enoughMemory = CanvasWidgetRenderer::setScanlineWidth(dirtyArea.width); + ras.reset(); + + offsetX = dirtyArea.x; + offsetY = dirtyArea.y; + invalidatedAreaX = CWRUtil::toQ5(dirtyArea.x); + invalidatedAreaY = CWRUtil::toQ5(dirtyArea.y); + invalidatedAreaWidth = CWRUtil::toQ5(dirtyArea.width); + invalidatedAreaHeight = CWRUtil::toQ5(dirtyArea.height); + + // Create the rendering buffer + uint8_t* RESTRICT buf = reinterpret_cast(HAL::getInstance()->lockFrameBuffer()); + int stride = HAL::lcd().framebufferStride(); + uint8_t offset = 0; + switch (HAL::lcd().framebufferFormat()) + { + case Bitmap::BW: + buf += (dirtyAreaAbsolute.x / 8) + dirtyAreaAbsolute.y * stride; + offset = dirtyAreaAbsolute.x % 8; + break; + case Bitmap::GRAY2: + buf += (dirtyAreaAbsolute.x / 4) + dirtyAreaAbsolute.y * stride; + offset = dirtyAreaAbsolute.x % 4; + break; + case Bitmap::GRAY4: + buf += (dirtyAreaAbsolute.x / 2) + dirtyAreaAbsolute.y * stride; + offset = dirtyAreaAbsolute.x % 2; + break; + case Bitmap::RGB565: + buf += dirtyAreaAbsolute.x * 2 + dirtyAreaAbsolute.y * stride; + break; + case Bitmap::RGB888: + buf += dirtyAreaAbsolute.x * 3 + dirtyAreaAbsolute.y * stride; + break; + case Bitmap::RGBA2222: + case Bitmap::BGRA2222: + case Bitmap::ARGB2222: + case Bitmap::ABGR2222: + case Bitmap::L8: + buf += dirtyAreaAbsolute.x + dirtyAreaAbsolute.y * stride; + break; + case Bitmap::ARGB8888: + buf += dirtyAreaAbsolute.x * 4 + dirtyAreaAbsolute.y * stride; + break; + case Bitmap::BW_RLE: + case Bitmap::A4: + case Bitmap::CUSTOM: + assert(0 && "Unsupported bit depth"); + break; + } + ras.setMaxRenderY(dirtyAreaAbsolute.height); + rbuf.attach(buf, offset, dirtyAreaAbsolute.width, dirtyAreaAbsolute.height, stride); +} + +Canvas::~Canvas() +{ + HAL::getInstance()->unlockFrameBuffer(); +} + +void Canvas::moveTo(CWRUtil::Q5 x, CWRUtil::Q5 y) +{ + if (!enoughMemory) + { + return; + } + + if (!penUp) + { + close(); + } + + transformFrameBufferToDisplay(x, y); + x = x - invalidatedAreaX; + y = y - invalidatedAreaY; + + uint8_t outside = isOutside(x, y, invalidatedAreaWidth, invalidatedAreaHeight); + + if (outside) + { + penUp = true; + } + else + { + penDownOutside = outside; + ras.moveTo(x, y); + penUp = false; + penHasBeenDown = true; + } + + initialX = x; + initialY = y; + + previousX = x; + previousY = y; + previousOutside = outside; +} + +void Canvas::lineTo(CWRUtil::Q5 x, CWRUtil::Q5 y) +{ + if (!enoughMemory) + { + return; + } + + transformFrameBufferToDisplay(x, y); + x = x - invalidatedAreaX; + y = y - invalidatedAreaY; + + uint8_t outside = isOutside(x, y, invalidatedAreaWidth, invalidatedAreaHeight); + + if (!previousOutside) + { + ras.lineTo(x, y); + } + else + { + if (!outside || !(previousOutside & outside)) + { + // x,y is inside, or on another side compared to previous + if (penUp) + { + penDownOutside = previousOutside; + ras.moveTo(previousX, previousY); + penUp = false; + penHasBeenDown = true; + } + else + { + ras.lineTo(previousX, previousY); + } + ras.lineTo(x, y); + } + else + { + // Restrict "outside" to the same side as previous point. + outside &= previousOutside; + } + } + previousX = x; + previousY = y; + previousOutside = outside; +} + +bool Canvas::render(uint8_t customAlpha) +{ + // If the invalidated rect is too wide compared to the allocated buffer for CWR, + // redrawing will not help. The CanvasWidget needs to know about this situation + // and maybe try to divide the area vertically instead, but this has not been + // implemented. And probably should not. + if (!enoughMemory) + { + return true; // Redrawing a rect with fewer scanlines will not help, fake "ok" to move on + } + + if (ras.wasOutlineTooComplex()) + { + return false; // Try again with fewer scanlines + } + + if (!penHasBeenDown) + { + return true; // Nothing drawn. Done + } + + const uint8_t alpha = LCD::div255(widget->getAlpha() * customAlpha); + if (alpha == 0) + { + return true; // Invisible. Done + } + + close(); + + widget->getPainter().setAreaOffset(offsetX /*+widget->getX()*/, offsetY /*+widget->getY()*/); + widget->getPainter().setWidgetAlpha(alpha); + Renderer renderer(rbuf, widget->getPainter()); + return ras.render(renderer); +} + +uint8_t Canvas::isOutside(const CWRUtil::Q5& x, const CWRUtil::Q5& y, const CWRUtil::Q5& width, const CWRUtil::Q5& height) const +{ + uint8_t outside = 0; + // Find out if (x,y) is above/below of current area + if (y < 0) + { + outside = POINT_IS_ABOVE; + } + else if (y >= height) + { + outside = POINT_IS_BELOW; + } + // Find out if (x,y) is left/right of current area + if (x < 0) + { + outside |= POINT_IS_LEFT; + } + else if (x >= width) + { + outside |= POINT_IS_RIGHT; + } + return outside; +} + +void Canvas::transformFrameBufferToDisplay(CWRUtil::Q5& x, CWRUtil::Q5& y) const +{ + switch (HAL::DISPLAY_ROTATION) + { + case rotate0: + break; + case rotate90: + CWRUtil::Q5 tmpY = y; + y = CWRUtil::toQ5(widget->getWidth()) - x; + x = tmpY; + break; + } +} + +void Canvas::close() +{ + if (!penUp) + { + if (previousOutside & penDownOutside) + { + // We are outside on the same side as we started. No need + // to close the path, CWR will do this for us. + // lineTo(penDownX, penDownY); + } + else + { + if (previousOutside) + { + ras.lineTo(previousX, previousY); + } + ras.lineTo(initialX, initialY); + } + } + penUp = false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.cpp new file mode 100644 index 0000000..12164e9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/CanvasWidget.cpp @@ -0,0 +1,143 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +CanvasWidget::CanvasWidget() + : Widget(), + alpha(255), + canvasPainter(0), + maxRenderLines(0x7FFF) +{ +} + +void CanvasWidget::setPainter(AbstractPainter& painter) +{ + canvasPainter = &painter; +} + +AbstractPainter& CanvasWidget::getPainter() const +{ + assert(canvasPainter != 0 && "No painter set"); + return *canvasPainter; +} //lint !e1763 + +void CanvasWidget::draw(const Rect& invalidatedArea) const +{ + Rect area = invalidatedArea; + + int16_t* offset; + int16_t* lines; + int16_t* width; + int16_t* height; + + int16_t wantedRenderLines; + + switch (HAL::DISPLAY_ROTATION) + { + default: + case rotate0: + offset = &area.y; + lines = &area.height; + width = &area.width; + height = &wantedRenderLines; + break; + case rotate90: + offset = &area.x; + lines = &area.width; + width = &wantedRenderLines; + height = &area.height; + break; + } + + Rect minimalRect = getMinimalRect(); + + bool failedAtLeastOnce = false; + while (*lines) + { + wantedRenderLines = MIN(maxRenderLines, *lines); + + while (wantedRenderLines > 0) + { + Rect smallArea(area.x, area.y, *width, *height); + if (!smallArea.intersect(minimalRect)) + { + break; + } + if (drawCanvasWidget(smallArea)) + { + break; + } +#ifdef SIMULATOR + if (CanvasWidgetRenderer::getWriteMemoryUsageReport()) + { + if (wantedRenderLines > 1) + { + touchgfx_printf("CWR will split draw into multiple draws due to limited memory.\n"); + } + else + { + touchgfx_printf("CWR was unable to complete a draw operation due to limited memory.\n"); + } + } +#endif + wantedRenderLines >>= 1; + failedAtLeastOnce = true; + } + if (wantedRenderLines == 0) + { + // We did not manage to draw anything. Set wantedHeight to + // one to skip a single raster line and try to render the + // rest of the CanvasWidget. + wantedRenderLines = 1; + } + else if (failedAtLeastOnce && maxRenderLines == 0x7FFF) + { + // Only adjust maxRenderLines if it is the first draw for the CanvasWidget + maxRenderLines = wantedRenderLines; + } + *offset += wantedRenderLines; + *lines -= wantedRenderLines; + } + if (maxRenderLines == 0x7FFF) + { + maxRenderLines--; // 0x7FFF means first draw + } +} + +void CanvasWidget::invalidate() const +{ + Rect minimalRect = getMinimalRect(); + minimalRect &= Rect(0, 0, getWidth(), getHeight()); + invalidateRect(minimalRect); +} + +Rect CanvasWidget::getMinimalRect() const +{ + return Rect(0, 0, getWidth(), getHeight()); +} + +Rect CanvasWidget::getSolidRect() const +{ + return Rect(); +} + +void CanvasWidget::resetMaxRenderLines() +{ + maxRenderLines = 0x7FFF; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.cpp new file mode 100644 index 0000000..4e106f4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Circle.cpp @@ -0,0 +1,565 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +Circle::Circle() + : CanvasWidget(), + circleCenterX(0), circleCenterY(0), circleRadius(0), + circleArcAngleStart(CWRUtil::toQ5(0)), circleArcAngleEnd(CWRUtil::toQ5(360)), + circleLineWidth(0), circleArcIncrement(5), + circleCapArcIncrement(180) +{ + Drawable::setWidthHeight(0, 0); +} + +void Circle::setPrecision(int precision) +{ + if (precision < 1) + { + precision = 1; + } + if (precision > 120) + { + precision = 120; + } + circleArcIncrement = precision; +} + +int Circle::getPrecision() const +{ + return circleArcIncrement; +} + +void Circle::setCapPrecision(int precision) +{ + if (precision < 1) + { + precision = 1; + } + if (precision > 180) + { + precision = 180; + } + circleCapArcIncrement = precision; +} + +int Circle::getCapPrecision() const +{ + return circleCapArcIncrement; +} + +bool Circle::drawCanvasWidget(const Rect& invalidatedArea) const +{ + CWRUtil::Q5 arcStart = circleArcAngleStart; + CWRUtil::Q5 arcEnd = circleArcAngleEnd; + + CWRUtil::Q5 _360 = CWRUtil::toQ5(360); + + // Put start before end by swapping + if (arcStart > arcEnd) + { + CWRUtil::Q5 tmp = arcStart; + arcStart = arcEnd; + arcEnd = tmp; + } + + if ((arcEnd - arcStart) >= _360) + { + // The entire circle has to be drawn + arcStart = CWRUtil::toQ5(0); + arcEnd = _360; + } + + const int16_t circleCenterX16 = circleCenterX.to(); + const int16_t circleCenterY16 = circleCenterY.to(); + int32_t routside = 0; + if (circleLineWidth != 0) + { + // Check if invalidated area is completely inside the circle + const int32_t dx1 = abs(int(circleCenterX16) - invalidatedArea.x); // Find distances between each corner and circle center + const int32_t dx2 = abs(int(circleCenterX16) - invalidatedArea.right()); + const int32_t dy1 = abs(int(circleCenterY16) - invalidatedArea.y); + const int32_t dy2 = abs(int(circleCenterY16) - invalidatedArea.bottom()); + const int32_t dx = MAX(dx1, dx2) + 1; // Largest horz/vert distance (round up) + const int32_t dy = MAX(dy1, dy2) + 1; + // From https://www.mathopenref.com/polygonincircle.html + const int32_t rmin = ((circleRadius - (circleLineWidth / 2)) * CWRUtil::cosine((circleArcIncrement + 1) / 2)).to(); + // Check if invalidatedArea is completely inside circle + if ((dx * dx) + (dy * dy) < rmin * rmin) + { + return true; + } + routside = (circleRadius + (circleLineWidth / 2)).to() + 1; + } + else + { + routside = circleRadius.to() + 1; + } + // From https://yal.cc/rectangle-circle-intersection-test/ + const int32_t invalidatedRight = invalidatedArea.right(); + const int32_t minimumX = MIN(circleCenterX16, invalidatedRight); + const int32_t nearestX = circleCenterX16 - MAX(invalidatedArea.x, minimumX); + const int32_t invalidatedBottom = invalidatedArea.bottom(); + const int32_t minimumY = MIN(circleCenterY16, invalidatedBottom); + const int32_t nearestY = circleCenterY16 - MAX(invalidatedArea.y, minimumY); + // Check if invalidatedArea is completely outside circle + if ((nearestX * nearestX) + (nearestY * nearestY) > routside * routside) + { + return true; + } + + Canvas canvas(this, invalidatedArea); + + CWRUtil::Q5 radius = circleRadius; + CWRUtil::Q5 lineWidth = circleLineWidth; + if (circleLineWidth > circleRadius * 2) + { + lineWidth = (circleRadius + circleLineWidth / 2); + radius = lineWidth / 2; + } + + CWRUtil::Q5 arc = arcStart; + CWRUtil::Q5 circleArcIncrementQ5 = CWRUtil::toQ5(circleArcIncrement); + moveToAR2(canvas, arc, (radius * 2) + lineWidth); + CWRUtil::Q5 nextArc = CWRUtil::Q5(ROUNDUP((int)(arc + CWRUtil::toQ5(1)), (int)circleArcIncrementQ5)); + while (nextArc <= arcEnd) + { + arc = nextArc; + lineToAR2(canvas, arc, (radius * 2) + lineWidth); + nextArc = nextArc + circleArcIncrementQ5; + } + if (arc < arcEnd) + { + // "arc" is not updated. It is the last arc in steps of "circleArcIncrement" + lineToAR2(canvas, arcEnd, (radius * 2) + lineWidth); + } + + if (lineWidth == CWRUtil::toQ5(0)) + { + // Draw a filled circle / pie / pacman + if (arcEnd - arcStart < _360) + { + // Not a complete circle, line to center + canvas.lineTo(circleCenterX, circleCenterY); + } + } + else + { + CWRUtil::Q5 circleCapArcIncrementQ5 = CWRUtil::toQ5(circleCapArcIncrement); + CWRUtil::Q5 _180 = CWRUtil::toQ5(180); + if (arcEnd - arcStart < _360) + { + // Draw the circle cap + CWRUtil::Q5 capX = circleCenterX + (radius * CWRUtil::sine(arcEnd)); + CWRUtil::Q5 capY = circleCenterY - (radius * CWRUtil::cosine(arcEnd)); + for (CWRUtil::Q5 capAngle = arcEnd + circleCapArcIncrementQ5; capAngle < arcEnd + _180; capAngle = capAngle + circleCapArcIncrementQ5) + { + lineToXYAR2(canvas, capX, capY, capAngle, lineWidth); + } + } + + // Not a filled circle, draw the path on the inside of the circle + if (arc < arcEnd) + { + lineToAR2(canvas, arcEnd, (radius * 2) - lineWidth); + } + + nextArc = arc; + while (nextArc >= arcStart) + { + arc = nextArc; + lineToAR2(canvas, arc, (radius * 2) - lineWidth); + nextArc = nextArc - circleArcIncrementQ5; + } + + if (arc > arcStart) + { + lineToAR2(canvas, arcStart, (radius * 2) - lineWidth); + } + + if (arcEnd - arcStart < _360) + { + // Draw the circle cap + CWRUtil::Q5 capX = circleCenterX + (radius * CWRUtil::sine(arcStart)); + CWRUtil::Q5 capY = circleCenterY - (radius * CWRUtil::cosine(arcStart)); + for (CWRUtil::Q5 capAngle = (arcStart - _180) + circleCapArcIncrementQ5; capAngle < arcStart; capAngle = capAngle + circleCapArcIncrementQ5) + { + lineToXYAR2(canvas, capX, capY, capAngle, lineWidth); + } + } + } + + return canvas.render(); +} + +Rect Circle::getMinimalRect() const +{ + return getMinimalRect(circleArcAngleStart, circleArcAngleEnd); +} + +Rect Circle::getMinimalRect(int16_t arcStart, int16_t arcEnd) const +{ + return getMinimalRect(CWRUtil::toQ5(arcStart), CWRUtil::toQ5(arcEnd)); +} + +Rect Circle::getMinimalRect(CWRUtil::Q5 arcStart, CWRUtil::Q5 arcEnd) const +{ + CWRUtil::Q5 xMin = CWRUtil::toQ5(getWidth()); + CWRUtil::Q5 xMax = CWRUtil::toQ5(0); + CWRUtil::Q5 yMin = CWRUtil::toQ5(getHeight()); + CWRUtil::Q5 yMax = CWRUtil::toQ5(0); + calculateMinimalRect(arcStart, arcEnd, xMin, xMax, yMin, yMax); + return Rect(xMin.to() - 1, yMin.to() - 1, + (xMax.to() - xMin.to()) + 2, (yMax.to() - yMin.to()) + 2); +} + +void Circle::updateArc(CWRUtil::Q5 setStartAngleQ5, CWRUtil::Q5 setEndAngleQ5) +{ + CWRUtil::Q5 startAngleQ5 = setStartAngleQ5; + CWRUtil::Q5 endAngleQ5 = setEndAngleQ5; + if (circleArcAngleStart == startAngleQ5 && circleArcAngleEnd == endAngleQ5) + { + return; + } + + // Make sure old start < end + if (circleArcAngleStart > circleArcAngleEnd) + { + CWRUtil::Q5 tmp = circleArcAngleStart; + circleArcAngleStart = circleArcAngleEnd; + circleArcAngleEnd = tmp; + } + // Make sure new start < end + if (startAngleQ5 > endAngleQ5) + { + CWRUtil::Q5 tmp = startAngleQ5; + startAngleQ5 = endAngleQ5; + endAngleQ5 = tmp; + } + + // Nice constant + const CWRUtil::Q5 _360 = CWRUtil::toQ5(360); + + // Get old circle range start in [0..360[ + if (circleArcAngleStart >= _360) + { + int x = (circleArcAngleStart / _360).to(); + circleArcAngleStart = circleArcAngleStart - _360 * x; + circleArcAngleEnd = circleArcAngleEnd - _360 * x; + } + else if (circleArcAngleStart < 0) + { + int x = 1 + ((-circleArcAngleStart) / _360).to(); + circleArcAngleStart = circleArcAngleStart + _360 * x; + circleArcAngleEnd = circleArcAngleEnd + _360 * x; + } + // Detect full circle + if ((circleArcAngleEnd - circleArcAngleStart) > _360) + { + circleArcAngleEnd = circleArcAngleStart + _360; + } + + // Get new circle range start in [0..360[ + if (startAngleQ5 >= _360) + { + int x = (startAngleQ5 / _360).to(); + startAngleQ5 = startAngleQ5 - _360 * x; + endAngleQ5 = endAngleQ5 - _360 * x; + } + else if (startAngleQ5 < 0) + { + int x = 1 + (-startAngleQ5 / _360).to(); + startAngleQ5 = startAngleQ5 + _360 * x; + endAngleQ5 = endAngleQ5 + _360 * x; + } + // Detect full circle + if ((endAngleQ5 - startAngleQ5) >= _360) + { + // Align full new circle with old start. + // So old[90..270] -> new[0..360] becomes new[90..450] for smaller invalidated area + startAngleQ5 = circleArcAngleStart; + endAngleQ5 = startAngleQ5 + _360; + } + else if ((circleArcAngleEnd - circleArcAngleStart) >= _360) + { + // New circle is not full, but old is. Align old circle with new. + // So old[0..360] -> new[90..270] becomes old[90..450] for smaller invalidated area + circleArcAngleStart = startAngleQ5; + circleArcAngleEnd = circleArcAngleStart + _360; + } + + // New start is after old end. Could be overlap + // if old[10..30]->new[350..380] becomes new[-10..20] + if (startAngleQ5 > circleArcAngleEnd && endAngleQ5 - _360 >= circleArcAngleStart) + { + startAngleQ5 = startAngleQ5 - _360; + endAngleQ5 = endAngleQ5 - _360; + } + // Same as above but for old instead of new + if (circleArcAngleStart > endAngleQ5 && circleArcAngleEnd - _360 >= startAngleQ5) + { + circleArcAngleStart = circleArcAngleStart - _360; + circleArcAngleEnd = circleArcAngleEnd - _360; + } + + Rect r; + if (startAngleQ5 > circleArcAngleEnd || endAngleQ5 < circleArcAngleStart) + { + // Arcs do not overlap. Invalidate both arcs. + r = getMinimalRect(circleArcAngleStart, circleArcAngleEnd); + invalidateRect(r); + + r = getMinimalRect(startAngleQ5, endAngleQ5); + invalidateRect(r); + } + else + { + // Arcs overlap. Invalidate both ends. + if (circleArcAngleStart != startAngleQ5) + { + r = getMinimalRectForUpdatedStartAngle(startAngleQ5); + invalidateRect(r); + } + if (circleArcAngleEnd != endAngleQ5) + { + r = getMinimalRectForUpdatedEndAngle(endAngleQ5); + invalidateRect(r); + } + } + + circleArcAngleStart = setStartAngleQ5; + circleArcAngleEnd = setEndAngleQ5; +} + +void Circle::moveToAR2(Canvas& canvas, const CWRUtil::Q5& angle, const CWRUtil::Q5& r2) const +{ + canvas.moveTo(circleCenterX + ((r2 * CWRUtil::sine(angle)) / 2), circleCenterY - ((r2 * CWRUtil::cosine(angle)) / 2)); +} + +void Circle::lineToAR2(Canvas& canvas, const CWRUtil::Q5& angle, const CWRUtil::Q5& r2) const +{ + lineToXYAR2(canvas, circleCenterX, circleCenterY, angle, r2); +} + +void Circle::lineToXYAR2(Canvas& canvas, const CWRUtil::Q5& x, const CWRUtil::Q5& y, const CWRUtil::Q5& angle, const CWRUtil::Q5& r2) const +{ + canvas.lineTo(x + ((r2 * CWRUtil::sine(angle)) / 2), y - ((r2 * CWRUtil::cosine(angle)) / 2)); +} + +void Circle::updateMinMaxAR(const CWRUtil::Q5& a, const CWRUtil::Q5& r2, CWRUtil::Q5& xMin, CWRUtil::Q5& xMax, CWRUtil::Q5& yMin, CWRUtil::Q5& yMax) const +{ + CWRUtil::Q5 xNew = circleCenterX + ((r2 * CWRUtil::sine(a)) / 2); + CWRUtil::Q5 yNew = circleCenterY - ((r2 * CWRUtil::cosine(a)) / 2); + updateMinMaxXY(xNew, yNew, xMin, xMax, yMin, yMax); +} + +void Circle::updateMinMaxXY(const CWRUtil::Q5& xNew, const CWRUtil::Q5& yNew, CWRUtil::Q5& xMin, CWRUtil::Q5& xMax, CWRUtil::Q5& yMin, CWRUtil::Q5& yMax) const +{ + if (xNew < xMin) + { + xMin = xNew; + } + if (xNew > xMax) + { + xMax = xNew; + } + if (yNew < yMin) + { + yMin = yNew; + } + if (yNew > yMax) + { + yMax = yNew; + } +} + +void Circle::calculateMinimalRect(CWRUtil::Q5 arcStart, CWRUtil::Q5 arcEnd, CWRUtil::Q5& xMin, CWRUtil::Q5& xMax, CWRUtil::Q5& yMin, CWRUtil::Q5& yMax) const +{ + // Put start before end by swapping + if (arcStart > arcEnd) + { + CWRUtil::Q5 tmp = arcStart; + arcStart = arcEnd; + arcEnd = tmp; + } + + CWRUtil::Q5 _90 = CWRUtil::toQ5(90); + CWRUtil::Q5 _360 = CWRUtil::toQ5(360); + + if ((arcEnd - arcStart) >= _360) + { + // The entire circle has to be drawn + arcStart = CWRUtil::toQ5(0); + arcEnd = _360; + } + + // Check start angle + updateMinMaxAR(arcStart, (circleRadius * 2) + circleLineWidth, xMin, xMax, yMin, yMax); + // Here we have a up to 4 approximation steps on angles divisible by 90 + CWRUtil::Q5 i; + for (i = CWRUtil::Q5(ROUNDUP((int)(arcStart + CWRUtil::toQ5(1)), (int)_90)); i <= arcEnd; i = i + _90) + { + updateMinMaxAR(i, (circleRadius * 2) + circleLineWidth, xMin, xMax, yMin, yMax); + } + // Check end angle + if ((i - _90) < arcEnd) + { + updateMinMaxAR(arcEnd, (circleRadius * 2) + circleLineWidth, xMin, xMax, yMin, yMax); + } + + if (circleLineWidth == CWRUtil::toQ5(0)) + { + // A filled circle / pie / pacman + if ((arcEnd - arcStart) < _360) + { + // Not a complete circle, check center + updateMinMaxAR(CWRUtil::toQ5(0), CWRUtil::toQ5(0), xMin, xMax, yMin, yMax); + } + } + else + { + // Not a filled circle, check the inside of the circle. Only start and/or end can cause new min/max values + updateMinMaxAR(arcStart, (circleRadius * 2) - circleLineWidth, xMin, xMax, yMin, yMax); + updateMinMaxAR(arcEnd, (circleRadius * 2) - circleLineWidth, xMin, xMax, yMin, yMax); + } + + // Check if circle cap extends the min/max further + if ((circleCapArcIncrement < 180) && (arcEnd - arcStart < _360)) + { + // Round caps + CWRUtil::Q5 capX = circleCenterX + (circleRadius * CWRUtil::sine(arcStart)); + CWRUtil::Q5 capY = circleCenterY - (circleRadius * CWRUtil::cosine(arcStart)); + updateMinMaxXY(capX - (circleLineWidth / 2), capY - (circleLineWidth / 2), xMin, xMax, yMin, yMax); + updateMinMaxXY(capX + (circleLineWidth / 2), capY + (circleLineWidth / 2), xMin, xMax, yMin, yMax); + capX = circleCenterX + (circleRadius * CWRUtil::sine(arcEnd)); + capY = circleCenterY - (circleRadius * CWRUtil::cosine(arcEnd)); + updateMinMaxXY(capX - (circleLineWidth / 2), capY - (circleLineWidth / 2), xMin, xMax, yMin, yMax); + updateMinMaxXY(capX + (circleLineWidth / 2), capY + (circleLineWidth / 2), xMin, xMax, yMin, yMax); + } +} + +Rect Circle::getMinimalRectForUpdatedStartAngle(const CWRUtil::Q5& startAngleQ5) const +{ + CWRUtil::Q5 minAngle = CWRUtil::Q5(0); // Unused default value + CWRUtil::Q5 maxAngle = CWRUtil::Q5(0); // Unused default value + int circleArcIncrementQ5int = (int)CWRUtil::toQ5(circleArcIncrement); + if (circleArcAngleStart < circleArcAngleEnd) + { + // start is smaller than end + if (startAngleQ5 < circleArcAngleStart) + { + // start moved even lower + minAngle = startAngleQ5; + maxAngle = CWRUtil::Q5(ROUNDUP((int)circleArcAngleStart, circleArcIncrementQ5int)); + maxAngle = MIN(maxAngle, circleArcAngleEnd); // No need to go higher than end + } + else if (startAngleQ5 < circleArcAngleEnd) + { + // start moved higher, but not higher than end + minAngle = circleArcAngleStart; + maxAngle = CWRUtil::Q5(ROUNDUP((int)startAngleQ5, circleArcIncrementQ5int)); + maxAngle = MIN(maxAngle, circleArcAngleEnd); // No need to go higher than end + } + else + { + // start moved past end + minAngle = circleArcAngleStart; + maxAngle = startAngleQ5; + } + } + else + { + // start is higher than end + if (startAngleQ5 > circleArcAngleStart) + { + // start moved even higher + minAngle = CWRUtil::Q5(ROUNDDOWN((int)circleArcAngleStart, circleArcIncrementQ5int)); + minAngle = MAX(minAngle, circleArcAngleEnd); // No need to go lower then end + maxAngle = startAngleQ5; + } + else if (startAngleQ5 > circleArcAngleEnd) + { + // start moved lower, but not lower than end + minAngle = CWRUtil::Q5(ROUNDDOWN((int)startAngleQ5, circleArcIncrementQ5int)); + minAngle = MAX(minAngle, circleArcAngleEnd); // No need to go lower than end + maxAngle = circleArcAngleStart; + } + else + { + // start moved lower past end + minAngle = startAngleQ5; + maxAngle = circleArcAngleStart; + } + } + return getMinimalRect(minAngle, maxAngle); +} + +Rect Circle::getMinimalRectForUpdatedEndAngle(const CWRUtil::Q5& endAngleQ5) const +{ + CWRUtil::Q5 minAngle = CWRUtil::Q5(0); // Unused default value + CWRUtil::Q5 maxAngle = CWRUtil::Q5(0); // Unused default value + int circleArcIncrementQ5int = (int)CWRUtil::toQ5(circleArcIncrement); + if (circleArcAngleStart < circleArcAngleEnd) + { + // start is smaller than end + if (endAngleQ5 > circleArcAngleEnd) + { + // end moved even higher + minAngle = CWRUtil::Q5(ROUNDDOWN((int)circleArcAngleEnd, circleArcIncrementQ5int)); + minAngle = MAX(minAngle, circleArcAngleStart); + maxAngle = endAngleQ5; + } + else if (endAngleQ5 > circleArcAngleStart) + { + // end moved lower, but not past start + minAngle = CWRUtil::Q5(ROUNDDOWN((int)endAngleQ5, circleArcIncrementQ5int)); + minAngle = MAX(minAngle, circleArcAngleStart); // No need to go lower than start + maxAngle = circleArcAngleEnd; + } + else + { + // end move past start + minAngle = endAngleQ5; + maxAngle = circleArcAngleEnd; + } + } + else + { + // start is higher than end + if (endAngleQ5 < circleArcAngleEnd) + { + // end moved even lower + minAngle = endAngleQ5; + maxAngle = CWRUtil::Q5(ROUNDUP((int)circleArcAngleEnd, circleArcIncrementQ5int)); + maxAngle = MIN(maxAngle, circleArcAngleStart); // No need to go higher than start + } + else if (endAngleQ5 < circleArcAngleStart) + { + // end moved higher, but not higher than start + minAngle = circleArcAngleEnd; + maxAngle = CWRUtil::Q5(ROUNDUP((int)endAngleQ5, circleArcIncrementQ5int)); + maxAngle = MIN(maxAngle, circleArcAngleStart); + } + else + { + // end moved past start + minAngle = circleArcAngleEnd; + maxAngle = endAngleQ5; + } + } + return getMinimalRect(minAngle, maxAngle); +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.cpp new file mode 100644 index 0000000..c238f5c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/Line.cpp @@ -0,0 +1,359 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +Line::Line() + : CanvasWidget(), + startX(0), startY(0), endX(0), endY(0), + lineWidth(CWRUtil::toQ5(1)), + lineEnding(BUTT_CAP_ENDING), + minimalRect(), + lineCapArcIncrement(18) +{ + Drawable::setWidthHeight(0, 0); +} + +void Line::setStart(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5) +{ + if (startX == xQ5 && startY == yQ5) + { + return; + } + + startX = xQ5; + startY = yQ5; + + updateCachedShape(); +} + +void Line::updateStart(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5) +{ + if (startX == xQ5 && startY == yQ5) + { + return; + } + + invalidateContent(); + + startX = xQ5; + startY = yQ5; + + updateCachedShape(); + + invalidateContent(); +} + +void Line::setEnd(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5) +{ + if (endX == xQ5 && endY == yQ5) + { + return; + } + + endX = xQ5; + endY = yQ5; + + updateCachedShape(); +} + +void Line::updateEnd(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5) +{ + if (endX == xQ5 && endY == yQ5) + { + return; + } + + invalidateContent(); + + endX = xQ5; + endY = yQ5; + + updateCachedShape(); + + invalidateContent(); +} + +void Line::setLineEndingStyle(Line::LINE_ENDING_STYLE lineEndingStyle) +{ + lineEnding = lineEndingStyle; + updateCachedShape(); +} + +Line::LINE_ENDING_STYLE Line::getLineEndingStyle() const +{ + return lineEnding; +} + +void Line::setCapPrecision(int precision) +{ + if (precision < 1) + { + precision = 1; + } + if (precision > 180) + { + precision = 180; + } + lineCapArcIncrement = precision; +} + +bool Line::drawCanvasWidget(const Rect& invalidatedArea) const +{ + Canvas canvas(this, invalidatedArea); + + CWRUtil::Q5 radius; + if (lineEnding == ROUND_CAP_ENDING) + { + const int angleInDegrees = CWRUtil::angle(xCorner[0] - startX, yCorner[0] - startY, radius); + canvas.moveTo(xCorner[0], yCorner[0]); + canvas.lineTo(xCorner[1], yCorner[1]); + for (int i = lineCapArcIncrement; i < 180; i += lineCapArcIncrement) + { + canvas.lineTo(endX + radius * CWRUtil::sine(angleInDegrees - i), endY - radius * CWRUtil::cosine(angleInDegrees - i)); + } + canvas.lineTo(xCorner[2], yCorner[2]); + canvas.lineTo(xCorner[3], yCorner[3]); + for (int i = 180 - lineCapArcIncrement; i > 0; i -= lineCapArcIncrement) + { + canvas.lineTo(startX + radius * CWRUtil::sine(angleInDegrees + i), startY - radius * CWRUtil::cosine(angleInDegrees + i)); + } + } + else + { + canvas.moveTo(xCorner[0], yCorner[0]); + canvas.lineTo(xCorner[1], yCorner[1]); + canvas.lineTo(xCorner[2], yCorner[2]); + canvas.lineTo(xCorner[3], yCorner[3]); + } + return canvas.render(); +} + +void Line::updateCachedShape() +{ + CWRUtil::Q5 dx = endX - startX; + CWRUtil::Q5 dy = endY - startY; + CWRUtil::Q5 d = CWRUtil::toQ5(0); + // Look for horizontal, vertical or no-line + if ((int32_t)dx == 0) + { + if ((int32_t)dy == 0) + { + xCorner[0] = xCorner[1] = xCorner[2] = xCorner[3] = startX; + yCorner[0] = yCorner[1] = yCorner[2] = yCorner[3] = startY; + return; + } + d = abs(dy); + } + else if ((int32_t)dy == 0) + { + d = abs(dx); + } + else + { + // We want to hit as close to the limit inside 32bits. + // sqrt(0x7FFFFFFF / 2) = 46340, which is roughly toQ5(1448) + static const int32_t MAXVAL = 46340; + int32_t common_divisor = gcd(abs((int32_t)dx), abs((int32_t)dy)); + // First try to scale down + if (common_divisor != 1) + { + dx = CWRUtil::Q5((int32_t)dx / common_divisor); + dy = CWRUtil::Q5((int32_t)dy / common_divisor); + } + // Neither dx or dy is zero, find the largest multiplier / smallest divisor to stay within limit + if (abs((int32_t)dx) <= MAXVAL || abs((int32_t)dy) <= MAXVAL) + { + // Look for largest multiplier + int32_t mulx = MAXVAL / abs((int32_t)dx); + int32_t muly = MAXVAL / abs((int32_t)dy); + int32_t mult = MIN(mulx, muly); + dx = CWRUtil::Q5(mult * (int32_t)dx); + dy = CWRUtil::Q5(mult * (int32_t)dy); + } + else + { + // Look for smallest divisor + int32_t divx = abs((int32_t)dx) / MAXVAL; + int32_t divy = abs((int32_t)dy) / MAXVAL; + int32_t divi = MAX(divx, divy) + 1; + dx = CWRUtil::Q5((int32_t)dx / divi); + dy = CWRUtil::Q5((int32_t)dy / divi); + } + d = CWRUtil::length(dx, dy); + } + + dy = CWRUtil::muldivQ5(lineWidth, dy, d) / 2; + dx = CWRUtil::muldivQ5(lineWidth, dx, d) / 2; + + switch (lineEnding) + { + case BUTT_CAP_ENDING: + xCorner[0] = startX - dy; + yCorner[0] = startY + dx; + xCorner[1] = endX - dy; + yCorner[1] = endY + dx; + xCorner[2] = endX + dy; + yCorner[2] = endY - dx; + xCorner[3] = startX + dy; + yCorner[3] = startY - dx; + break; + case ROUND_CAP_ENDING: + // Nothing cached, calculated on each draw, but extremes are same as SQUARE_CAP_ENDING, so + // Fall Through (for calculations) + default: + case SQUARE_CAP_ENDING: + xCorner[0] = (startX - dy) - dx; + yCorner[0] = (startY + dx) - dy; + xCorner[1] = (endX - dy) + dx; + yCorner[1] = (endY + dx) + dy; + xCorner[2] = (endX + dy) + dx; + yCorner[2] = (endY - dx) + dy; + xCorner[3] = (startX + dy) - dx; + yCorner[3] = (startY - dx) - dy; + break; + } + + CWRUtil::Q5 xMin = xCorner[0]; + CWRUtil::Q5 xMax = xCorner[0]; + CWRUtil::Q5 yMin = yCorner[0]; + CWRUtil::Q5 yMax = yCorner[0]; + for (int i = 1; i < 4; i++) + { + if (xCorner[i] < xMin) + { + xMin = xCorner[i]; + } + if (xCorner[i] > xMax) + { + xMax = xCorner[i]; + } + if (yCorner[i] < yMin) + { + yMin = yCorner[i]; + } + if (yCorner[i] > yMax) + { + yMax = yCorner[i]; + } + } + int16_t minX = xMin.floor(); + int16_t minY = yMin.floor(); + int16_t maxX = xMax.ceil(); + int16_t maxY = yMax.ceil(); + minimalRect = Rect(minX, minY, maxX - minX, maxY - minY); + + if (lineEnding == ROUND_CAP_ENDING) + { + xCorner[0] = startX - dy; + yCorner[0] = startY + dx; + xCorner[1] = endX - dy; + yCorner[1] = endY + dx; + xCorner[2] = endX + dy; + yCorner[2] = endY - dx; + xCorner[3] = startX + dy; + yCorner[3] = startY - dx; + } +} + +touchgfx::Rect Line::rectContainingPoints(const Rect& fullRect, CWRUtil::Q5 x0, CWRUtil::Q5 y0, CWRUtil::Q5 x1, CWRUtil::Q5 y1, CWRUtil::Q5 x2, CWRUtil::Q5 y2) const +{ + const int16_t minX = MIN(MIN(x0, x1), x2).floor(); + const int16_t minY = MIN(MIN(y0, y1), y2).floor(); + const int16_t maxX = MAX(MAX(x0, x1), x2).ceil(); + const int16_t maxY = MAX(MAX(y0, y1), y2).ceil(); + Rect r(minX, minY, maxX - minX, maxY - minY); + r &= fullRect; + return r; +} + +Rect Line::getMinimalRect() const +{ + return minimalRect; +} + +void Line::updateLengthAndAngle(CWRUtil::Q5 length, CWRUtil::Q5 angle) +{ + updateEnd(startX + length * CWRUtil::sine(angle), startY - length * CWRUtil::cosine(angle)); +} + +void Line::invalidateContent() const +{ + if (alpha == 0) + { + return; + } + Rect smallRect = getMinimalRect(); + if (abs(startX.to() - endX.to()) < lineWidth.to() * 2 || + abs(startY.to() - endY.to()) < lineWidth.to() * 2) + { + invalidateRect(smallRect); + return; + } + + int16_t center_x = ((startX + endX) / 2).to(); + int16_t center_y = ((startY + endY) / 2).to(); + // The following should be "lineWidth/sqrt(2)" but to speed up we take the slightly larger "lineWidth/1.3333"="(lineWidth*3)/4" + int16_t extra_width = ((CWRUtil::Q5)(((int)(lineWidth)*3 + 3) >> 2)).ceil(); +#define same_sign(x, y) (((x) < 0 && (y) < 0) || ((x) > 0 && (y) > 0)) + if (smallRect.width < smallRect.height) + { + const int16_t left_x = center_x - extra_width; + const int16_t right_x = center_x + extra_width; + // "vertical" line + if (same_sign(endX - startX, endY - startY)) + { + // From top-left to bottom-right + Rect topLeftRect(smallRect.x, smallRect.y, right_x - smallRect.x, center_y - smallRect.y); + Rect bottomRightRect(left_x, center_y, smallRect.right() - left_x, smallRect.bottom() - center_y); + invalidateRect(topLeftRect); + invalidateRect(bottomRightRect); + } + else + { + // From top-right to bottom-left + Rect topRightRect(left_x, smallRect.y, smallRect.right() - left_x, center_y - smallRect.y); + Rect bottomLeftRect(smallRect.x, center_y, right_x - smallRect.x, smallRect.bottom() - center_y); + invalidateRect(topRightRect); + invalidateRect(bottomLeftRect); + } + } + else + { + const int16_t top_y = center_y - extra_width; + const int16_t bottom_y = center_y + extra_width; + // "horizontal" line + if (same_sign(endX - startX, endY - startY)) + { + // From top-left to bottom-right + Rect topLeftRect(smallRect.x, smallRect.y, center_x - smallRect.x, bottom_y - smallRect.y); + Rect bottomRightRect(center_x, top_y, smallRect.right() - center_x, smallRect.bottom() - top_y); + invalidateRect(topLeftRect); + invalidateRect(bottomRightRect); + } + else + { + // From top-right to bottom-left + Rect bottomLeftRect(smallRect.x, top_y, center_x - smallRect.x, smallRect.bottom() - top_y); + Rect topRightRect(center_x, smallRect.y, smallRect.right() - center_x, bottom_y - smallRect.y); + invalidateRect(bottomLeftRect); + invalidateRect(topRightRect); + } + } +#undef same_sign +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.cpp new file mode 100644 index 0000000..36c1592 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222.cpp @@ -0,0 +1,58 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterABGR2222::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + if (widgetAlpha == 0xFF) + { + const uint8_t color8 = LCD8bpp_ABGR2222::getNativeColor(painterColor); + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p = color8; + } + else + { + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + } + p++; + } while (p < p_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + p++; + } while (p < p_lineend); + } +} + +bool PainterABGR2222::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.cpp new file mode 100644 index 0000000..d72959a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterABGR2222Bitmap.cpp @@ -0,0 +1,155 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterABGR2222Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::ABGR2222) && "The chosen painter only works with ABGR2222 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterABGR2222Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterABGR2222Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterABGR2222Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + const uint8_t* const argb2222_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapABGR2222Pointer) >> 6) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p = *bitmapABGR2222Pointer; + } + else if (alpha) + { + // Non-Transparent pixel + *p = mixColors(*bitmapABGR2222Pointer, *p, alpha); + } + p++; + bitmapABGR2222Pointer++; + } while (p < p_chunkend); + bitmapABGR2222Pointer = argb2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapABGR2222Pointer) >> 6) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) // This can never get to max=0xFF*0xFF as widgetAlpha<255 + { + // Non-Transparent pixel + *p = mixColors(*bitmapABGR2222Pointer, *p, alpha); + } + p++; + bitmapABGR2222Pointer++; + } while (p < p_chunkend); + bitmapABGR2222Pointer = argb2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } +} + +bool PainterABGR2222Bitmap::renderInit() +{ + bitmapABGR2222Pointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + assert(bitmap.getFormat() == Bitmap::ABGR2222); + bitmapABGR2222Pointer = bitmap.getData(); + if (!bitmapABGR2222Pointer) + { + return false; + } + bitmapABGR2222Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.cpp new file mode 100644 index 0000000..a9b2cea --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222.cpp @@ -0,0 +1,58 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterARGB2222::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + if (widgetAlpha == 0xFF) + { + const uint8_t color8 = LCD8bpp_ARGB2222::getNativeColor(painterColor); + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p = color8; + } + else + { + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + } + p++; + } while (p < p_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + p++; + } while (p < p_lineend); + } +} + +bool PainterARGB2222::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.cpp new file mode 100644 index 0000000..6251e78 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB2222Bitmap.cpp @@ -0,0 +1,155 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterARGB2222Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::ARGB2222) && "The chosen painter only works with ARGB2222 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterARGB2222Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterARGB2222Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterARGB2222Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + const uint8_t* const argb2222_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapARGB2222Pointer) >> 6) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p = *bitmapARGB2222Pointer; + } + else if (alpha) + { + // Non-Transparent pixel + *p = mixColors(*bitmapARGB2222Pointer, *p, alpha); + } + p++; + bitmapARGB2222Pointer++; + } while (p < p_chunkend); + bitmapARGB2222Pointer = argb2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapARGB2222Pointer) >> 6) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) // This can never get to max=0xFF*0xFF as widgetAlpha<255 + { + // Non-Transparent pixel + *p = mixColors(*bitmapARGB2222Pointer, *p, alpha); + } + p++; + bitmapARGB2222Pointer++; + } while (p < p_chunkend); + bitmapARGB2222Pointer = argb2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } +} + +bool PainterARGB2222Bitmap::renderInit() +{ + bitmapARGB2222Pointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + assert(bitmap.getFormat() == Bitmap::ARGB2222); + bitmapARGB2222Pointer = bitmap.getData(); + if (!bitmapARGB2222Pointer) + { + return false; + } + bitmapARGB2222Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.cpp new file mode 100644 index 0000000..357878b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888.cpp @@ -0,0 +1,61 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterARGB8888::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust) * 4; + const uint8_t* const p_lineend = p + 4 * count; + do + { + const uint8_t alphaFg = LCD::div255(*covers++ * widgetAlpha); + const uint8_t alphaBg = p[3]; + if (alphaFg == 255 || alphaBg == 0) + { + *p++ = painterBlue; + *p++ = painterGreen; + *p++ = painterRed; + *p++ = alphaFg; + } + else if (alphaFg > 0) + { + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = *p; + *p++ = (painterBlue * alphaFg + blueBg * alphaBg - blueBg * alphaMult) / alphaOut; + const uint8_t greenBg = *p; + *p++ = (painterGreen * alphaFg + greenBg * alphaBg - greenBg * alphaMult) / alphaOut; + const uint8_t redBg = *p; + *p++ = (painterRed * alphaFg + redBg * alphaBg - redBg * alphaMult) / alphaOut; + *p++ = alphaOut; + } + else + { + p += 4; + } + } while (p < p_lineend); +} + +bool PainterARGB8888::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.cpp new file mode 100644 index 0000000..d2f5bb2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888Bitmap.cpp @@ -0,0 +1,305 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterARGB8888Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::RGB565 || bitmap.getFormat() == Bitmap::RGB888 || bitmap.getFormat() == Bitmap::ARGB8888) && "The chosen painter only works with RGB565, RGB888 and ARGB8888 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterARGB8888Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterARGB8888Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterARGB8888Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint8_t* RESTRICT p = ptr + (x + xAdjust) * 4; + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX * 4; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + count * 4; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (bitmapARGB8888Pointer) + { + const uint32_t* const argb8888_linestart = ((const uint32_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alphaFg = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + const uint8_t alphaBg = p[3]; + if (alphaFg == 255 || alphaBg == 0) + { + const uint8_t blueFg = *bitmapARGB8888Pointer; + *p++ = blueFg; + const uint8_t greenFg = (*bitmapARGB8888Pointer) >> 8; + *p++ = greenFg; + const uint8_t redFg = (*bitmapARGB8888Pointer) >> 16; + *p++ = redFg; + *p++ = alphaFg; + } + else if (alphaFg) + { + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = *p; + const uint8_t blueFg = *bitmapARGB8888Pointer; + *p++ = (blueFg * alphaFg + blueBg * (alphaBg - alphaMult)) / alphaOut; + const uint8_t greenBg = *p; + const uint8_t greenFg = (*bitmapARGB8888Pointer) >> 8; + *p++ = (greenFg * alphaFg + greenBg * (alphaBg - alphaMult)) / alphaOut; + const uint8_t redBg = *p; + const uint8_t redFg = (*bitmapARGB8888Pointer) >> 16; + *p++ = (redFg * alphaFg + redBg * (alphaBg - alphaMult)) / alphaOut; + *p++ = alphaOut; + } + else + { + p += 4; + } + bitmapARGB8888Pointer++; + } while (p < p_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else if (bitmapRGB888Pointer) + { + const uint8_t* const rgb888_linestart = ((const uint8_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width) * 3; + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t alphaFg = LCD::div255((*covers++) * widgetAlpha); + if (alphaFg) + { + const uint8_t alphaBg = p[3]; + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = *p; + const uint8_t blueFg = *bitmapRGB888Pointer++; + *p++ = (blueFg * alphaFg + blueBg * alphaBg - blueBg * alphaMult) / alphaOut; + const uint8_t greenBg = *p; + const uint8_t greenFg = *bitmapRGB888Pointer++; + *p++ = (greenFg * alphaFg + greenBg * alphaBg - greenBg * alphaMult) / alphaOut; + const uint8_t redBg = *p; + const uint8_t redFg = *bitmapRGB888Pointer++; + *p++ = (redFg * alphaFg + redBg * alphaBg - redBg * alphaMult) / alphaOut; + *p++ = alphaOut; + } + else + { + bitmapRGB888Pointer += 3; + p += 4; + } + } while (p < p_chunkend); + bitmapRGB888Pointer = rgb888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else if (bitmapRGB565Pointer) + { + const uint16_t* const rgb565_linestart = ((const uint16_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + if (bitmapRGB565AlphaPointer == 0) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t alphaFg = LCD::div255((*covers++) * widgetAlpha); + if (alphaFg) + { + const uint8_t alphaBg = p[3]; + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = *p; + const uint8_t blueFg = Color::getBlueFromRGB565(*bitmapRGB565Pointer); + *p++ = (blueFg * alphaFg + blueBg * alphaBg - blueBg * alphaMult) / alphaOut; + const uint8_t greenBg = *p; + const uint8_t greenFg = Color::getGreenFromRGB565(*bitmapRGB565Pointer); + *p++ = (greenFg * alphaFg + greenBg * alphaBg - greenBg * alphaMult) / alphaOut; + const uint8_t redBg = *p; + const uint8_t redFg = Color::getRedFromRGB565(*bitmapRGB565Pointer); + *p++ = (redFg * alphaFg + redBg * alphaBg - redBg * alphaMult) / alphaOut; + *p++ = alphaOut; + } + else + { + p += 4; + } + bitmapRGB565Pointer++; + } while (p < p_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + const uint8_t* const alpha_linestart = bitmap.getExtraData() + currentY * bitmapRectToFrameBuffer.width; + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t srcAlpha = *bitmapRGB565AlphaPointer++; + const uint8_t alphaFg = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alphaFg) + { + const uint8_t alphaBg = p[3]; + const uint8_t alphaMult = LCD::div255(alphaFg * alphaBg); + const uint8_t alphaOut = alphaFg + alphaBg - alphaMult; + + const uint8_t blueBg = *p; + const uint8_t blueFg = Color::getBlueFromRGB565(*bitmapRGB565Pointer); + *p++ = (blueFg * alphaFg + blueBg * alphaBg - blueBg * alphaMult) / alphaOut; + const uint8_t greenBg = *p; + const uint8_t greenFg = Color::getGreenFromRGB565(*bitmapRGB565Pointer); + *p++ = (greenFg * alphaFg + greenBg * alphaBg - greenBg * alphaMult) / alphaOut; + const uint8_t redBg = *p; + const uint8_t redFg = Color::getRedFromRGB565(*bitmapRGB565Pointer); + *p++ = (redFg * alphaFg + redBg * alphaBg - redBg * alphaMult) / alphaOut; + *p++ = alphaOut; + } + else + { + p += 4; + } + bitmapRGB565Pointer++; + } while (p < p_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + bitmapRGB565AlphaPointer = alpha_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } +} + +bool PainterARGB8888Bitmap::renderInit() +{ + bitmapARGB8888Pointer = 0; + bitmapRGB888Pointer = 0; + bitmapRGB565Pointer = 0; + bitmapRGB565AlphaPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::ARGB8888) + { + bitmapARGB8888Pointer = (const uint32_t*)bitmap.getData(); + if (!bitmapARGB8888Pointer) + { + return false; + } + bitmapARGB8888Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + if (bitmap.getFormat() == Bitmap::RGB888) + { + bitmapRGB888Pointer = (const uint8_t*)bitmap.getData(); + if (!bitmapRGB888Pointer) + { + return false; + } + bitmapRGB888Pointer += (currentX + currentY * bitmapRectToFrameBuffer.width) * 3; + return true; + } + + if (bitmap.getFormat() == Bitmap::RGB565) + { + bitmapRGB565Pointer = (const uint16_t*)bitmap.getData(); + if (!bitmapRGB565Pointer) + { + return false; + } + bitmapRGB565Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + bitmapRGB565AlphaPointer = bitmap.getExtraData(); + if (bitmapRGB565AlphaPointer) + { + bitmapRGB565AlphaPointer += currentX + currentY * bitmapRectToFrameBuffer.width; + } + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.cpp new file mode 100644 index 0000000..a0063c8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterARGB8888L8Bitmap.cpp @@ -0,0 +1,339 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterARGB8888L8Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::L8) && "The chosen painter only works with L8 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterARGB8888L8Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterARGB8888L8Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterARGB8888L8Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint8_t* RESTRICT p = ptr + (x + xAdjust) * 4; + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX * 4; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + count * 4; + const uint8_t* const l8_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (l8format == Bitmap::CLUT_FORMAT_L8_RGB565) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint16_t srcpix = ((const uint16_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t alpha = *covers++; + const uint8_t red = Color::getRedFromRGB565(srcpix); + const uint8_t green = Color::getGreenFromRGB565(srcpix); + const uint8_t blue = Color::getBlueFromRGB565(srcpix); + if (alpha == 0xFF) + { + // Solid pixel + *p++ = (uint8_t)blue; + *p++ = (uint8_t)green; + *p++ = (uint8_t)red; + *p++ = 0xff; + } + else + { + // Non-Transparent pixel + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(blue * alpha + *p * ialpha); + p++; + *p = LCD::div255(green * alpha + *p * ialpha); + p++; + *p = LCD::div255(red * alpha + *p * ialpha); + p++; + *p = *p + alpha - LCD::div255(*p * alpha); + p++; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + if (alpha) + { + const uint16_t srcpix = ((const uint16_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t red = Color::getRedFromRGB565(srcpix); + const uint8_t green = Color::getGreenFromRGB565(srcpix); + const uint8_t blue = Color::getBlueFromRGB565(srcpix); + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(blue * alpha + *p * ialpha); + p++; + *p = LCD::div255(green * alpha + *p * ialpha); + p++; + *p = LCD::div255(red * alpha + *p * ialpha); + p++; + *p = *p + alpha - LCD::div255(*p * alpha); + p++; + } + else + { + bitmapPointer++; + p += 4; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else if (l8format == Bitmap::CLUT_FORMAT_L8_RGB888) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t* src = bitmapExtraPointer + *bitmapPointer++ * 3; + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + // Solid pixel + *p++ = *src++; + *p++ = *src++; + *p++ = *src; + *p++ = 0xff; + } + else + { + // Non-Transparent pixel + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src * alpha + *p * ialpha); + p++; + *p = *p + alpha - LCD::div255(*p * alpha); + p++; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + if (alpha) + { + const uint8_t* src = bitmapExtraPointer + *bitmapPointer++ * 3; + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src * alpha + *p * ialpha); + p++; + *p = *p + alpha - LCD::div255(*p * alpha); + p++; + } + else + { + bitmapPointer++; + p += 4; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else // if (l8format == Bitmap::CLUT_FORMAT_L8_ARGB8888) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + uint32_t src = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t srcAlpha = src >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p++ = src; // Blue + *p++ = src >> 8; // Green + *p++ = src >> 16; // Red + *p++ = 0xff; // Alpha + } + else + { + // Non-Transparent pixel + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255((src & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 8) & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 16) & 0xFF) * alpha + *p * ialpha); + p++; + *p = *p + alpha - LCD::div255(*p * alpha); + p++; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 4; + count -= length; + do + { + uint32_t src = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t srcAlpha = src >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255((src & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 8) & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 16) & 0xFF) * alpha + *p * ialpha); + p++; + *p = *p + alpha - LCD::div255(*p * alpha); + p++; + } + else + { + p += 4; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } +} + +bool PainterARGB8888L8Bitmap::renderInit() +{ + bitmapPointer = 0; + bitmapExtraPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::L8) + { + bitmapPointer = bitmap.getData(); + if (!bitmapPointer) + { + return false; + } + bitmapPointer += currentX + currentY * bitmapRectToFrameBuffer.width; + bitmapExtraPointer = bitmap.getExtraData(); + assert(bitmapExtraPointer); + l8format = (Bitmap::ClutFormat)(*(const uint16_t*)bitmapExtraPointer); + assert(l8format == Bitmap::CLUT_FORMAT_L8_RGB565 || l8format == Bitmap::CLUT_FORMAT_L8_RGB888 || l8format == Bitmap::CLUT_FORMAT_L8_ARGB8888); + bitmapExtraPointer += 4; // Skip header + return true; + } + + return false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.cpp new file mode 100644 index 0000000..7807b2c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222.cpp @@ -0,0 +1,58 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterBGRA2222::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + if (widgetAlpha == 0xFF) + { + const uint8_t color8 = LCD8bpp_BGRA2222::getNativeColor(painterColor); + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p = color8; + } + else + { + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + } + p++; + } while (p < p_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + p++; + } while (p < p_lineend); + } +} + +bool PainterBGRA2222::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.cpp new file mode 100644 index 0000000..f9526c9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBGRA2222Bitmap.cpp @@ -0,0 +1,164 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterBGRA2222Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::BGRA2222) && "The chosen painter only works with BGRA2222 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterBGRA2222Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterBGRA2222Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterBGRA2222Bitmap::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + const uint8_t* const bgra2222_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapBGRA2222Pointer) & 0x03) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p = *bitmapBGRA2222Pointer; + } + else if (alpha) + { + // Non-Transparent pixel + *p = mixColors(*bitmapBGRA2222Pointer, *p, alpha); + } + p++; + bitmapBGRA2222Pointer++; + } while (p < p_chunkend); + bitmapBGRA2222Pointer = bgra2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapBGRA2222Pointer) & 0x03) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) // This can never get to max=0xFF*0xFF as widgetAlpha<255 + { + // Non-Transparent pixel + *p = mixColors(*bitmapBGRA2222Pointer, *p, alpha); + } + p++; + bitmapBGRA2222Pointer++; + } while (p < p_chunkend); + bitmapBGRA2222Pointer = bgra2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } +} + +bool PainterBGRA2222Bitmap::renderInit() +{ + bitmapBGRA2222Pointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::BGRA2222) + { + bitmapBGRA2222Pointer = bitmap.getData(); + if (!bitmapBGRA2222Pointer) + { + return false; + } + bitmapBGRA2222Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.cpp new file mode 100644 index 0000000..a273017 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBW.cpp @@ -0,0 +1,77 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ +void PainterBW::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + x += xAdjust; + unsigned char* p = ptr + (x / 8); + + if (widgetAlpha == 0xFF) + { + do + { + if (*covers++ >= 0x80) + { + unsigned pixel = 1 << (7 - (x % 8)); + if (painterBW) + { + *p |= pixel; + } + else + { + *p &= ~pixel; + } + } + if (((++x) % 8) == 0) + { + p++; + } + currentX++; + } while (--count); + } + else + { + do + { + if (widgetAlpha * *covers++ >= 0xFF * 0x80) + { + unsigned pixel = 1 << (7 - (x % 8)); + if (painterBW) + { + *p |= pixel; + } + else + { + *p &= ~pixel; + } + } + if (((++x) % 8) == 0) + { + p++; + } + currentX++; + } while (--count); + } +} + +bool PainterBW::renderNext(uint8_t& color) +{ + color = painterBW; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.cpp new file mode 100644 index 0000000..52e406d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterBWBitmap.cpp @@ -0,0 +1,239 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +void PainterBWBitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::BW || bitmap.getFormat() == Bitmap::BW_RLE) && "The chosen painter only works with BW and BW_RLE bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterBWBitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterBWBitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +// Found in LCD1bpp +void fillBits(uint8_t* fb, uint16_t startX, uint16_t startY, uint16_t stride, uint32_t count, uint8_t color); + +void PainterBWBitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* /*covers*/) +{ + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + x += xAdjust; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + //covers -= currentX; + x -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (bitmap.getFormat() == Bitmap::BW_RLE) + { + const uint32_t skip = currentY * bitmapRectToFrameBuffer.width; + do + { + unsigned length = MIN(available, count); + count -= length; + do + { + uint32_t bw_length = bw_rle.getLength(); + uint32_t bitsToDraw = MIN(bw_length, length); + + fillBits(ptr, x, 0, 0 /* not used */, bitsToDraw, bw_rle.getColor()); + x += bitsToDraw; + length -= bitsToDraw; + bw_rle.skipNext(bitsToDraw); + } while (length); + bw_rle.init(bitmapBWPointer); + bw_rle.skipNext(skip); + available = bitmapRectToFrameBuffer.width; + } while (count); + } + else + { + do + { + const unsigned length = MIN(available, count); + + unsigned char* p = ptr + (x / 8); + const uint8_t* src = bitmapBWPointer + currentX / 8; + uint8_t* RESTRICT dst = p; + uint16_t srcBitX = currentX % 8; // & 7 + uint16_t dstBitX = x % 8; // & 7 + + uint16_t remainingBits = length; + + if (dstBitX > 0) + { + // Start by getting (dst-)aligned for faster transfer + uint16_t neededBits = 8 - dstBitX; + if (neededBits > remainingBits) + { + neededBits = remainingBits; // Very narrow src inside same word + } + const uint16_t availableBits = 8 - srcBitX; + uint8_t mask = (1u << neededBits) - 1u; + const uint8_t dstShift = static_cast(8u - (dstBitX + neededBits)); + mask <<= dstShift; + + uint8_t word = *src; + + if (availableBits > neededBits) + { + word >>= availableBits - neededBits; + } + else if (availableBits < neededBits) + { + // Get the last required bits from src[1] + word <<= neededBits - availableBits; + word |= src[1] >> (8u - (neededBits - availableBits)); + } + + word <<= dstShift; + *dst = (*dst & ~mask) | (word & mask); + + srcBitX = (srcBitX + neededBits) % 8; // & 7 + + if (availableBits <= neededBits) + { + src++; + } + dst++; + remainingBits -= neededBits; + } + + // dstX is now word aligned (or we have transferred everything of a narrow image and remainingBits==0) + if (remainingBits >= 8) + { + uint16_t bytesPerLine = remainingBits / 8; + if (srcBitX == 0) + { + HAL::getInstance()->blockCopy(dst, src, bytesPerLine); + src += bytesPerLine; + dst += bytesPerLine; + } + else + { + uint16_t _remainingBits = remainingBits; + + remainingBits = _remainingBits; + while (remainingBits >= 8) + { + uint8_t word = *src++; + word <<= srcBitX; + word |= (*src) >> (8 - srcBitX); + *dst++ = word; + remainingBits -= 8; + } + } + remainingBits %= 8; // &= 7 + } + + // Take the last bits, again we need to mask dst + if (remainingBits > 0) + { + uint8_t word = *src; + if (srcBitX != 0) + { + word <<= srcBitX; + word |= src[1] >> (8u - srcBitX); + } + const uint8_t mask = ((1u << remainingBits) - 1u) << (8u - remainingBits); + *dst = (*dst & ~mask) | (word & mask); + } + + x += length; + count -= length; + currentX = 0; + available = bitmapRectToFrameBuffer.width; + } while (count); + } +} + +bool PainterBWBitmap::renderInit() +{ + bitmapBWPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + // Common for BW and BW_RLE + bitmapBWPointer = (const uint8_t*)bitmap.getData(); + if (!bitmapBWPointer) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::BW_RLE) + { + bw_rle.init(bitmapBWPointer); + uint32_t skip = (int32_t)currentY * (int32_t)bitmapRectToFrameBuffer.width + (int32_t)currentX; + bw_rle.skipNext(skip); + return true; + } + + if (bitmap.getFormat() == Bitmap::BW) + { + bitmapBWPointer += currentY * ((bitmapRectToFrameBuffer.width + 7) / 8); + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.cpp new file mode 100644 index 0000000..de35493 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2.cpp @@ -0,0 +1,70 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterGRAY2::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + x += xAdjust; + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t alpha = *covers++; + + if (alpha == 0xFF) + { + // Render a solid pixel + LCD2bpp::setPixel(ptr, x, painterGray); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x); + LCD2bpp::setPixel(ptr, x, LCD::div255((painterGray * alpha + p_gray * ialpha) * 0x55) >> 6); + } + currentX++; + x++; + } while (--count != 0); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x); + LCD2bpp::setPixel(ptr, x, LCD::div255((painterGray * alpha + p_gray * ialpha) * 0x55) >> 6); + currentX++; + x++; + } while (--count != 0); + } +} + +bool PainterGRAY2::renderNext(uint8_t& gray, uint8_t& alpha) +{ + gray = painterGray; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.cpp new file mode 100644 index 0000000..94ed5e5 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY2Bitmap.cpp @@ -0,0 +1,192 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterGRAY2Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::GRAY2) && "The chosen painter only works with GRAY2 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterGRAY2Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterGRAY2Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterGRAY2Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + x += xAdjust; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + x -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + if (bitmapAlphaPointer) + { + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t gray = LCD2bpp::getPixel(bitmapGRAY2Pointer, currentX); + const uint8_t alpha = LCD::div255((*covers++) * (LCD2bpp::getPixel(bitmapAlphaPointer, currentX) * 0x55)); + + if (alpha == 0xFF) + { + // Render a solid pixel + LCD2bpp::setPixel(ptr, x, gray); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x); + LCD2bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x55) >> 6); + } + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + else + { + do + { + const uint8_t gray = LCD2bpp::getPixel(bitmapGRAY2Pointer, currentX); + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(widgetAlpha * (LCD2bpp::getPixel(bitmapAlphaPointer, currentX) * 0x55))); + const uint8_t ialpha = 0xFF - alpha; + + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x); + LCD2bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x55) >> 6); + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + } + else + { + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t gray = LCD2bpp::getPixel(bitmapGRAY2Pointer, currentX); + const uint8_t alpha = *covers++; + + if (alpha == 255) + { + // Render a solid pixel + LCD2bpp::setPixel(ptr, x, gray); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x); + LCD2bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x55) >> 6); + } + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + else + { + do + { + const uint8_t gray = LCD2bpp::getPixel(bitmapGRAY2Pointer, currentX); + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + + const uint8_t p_gray = LCD2bpp::getPixel(ptr, x); + LCD2bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x55) >> 6); + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + } +} + +bool PainterGRAY2Bitmap::renderInit() +{ + bitmapGRAY2Pointer = 0; + bitmapAlphaPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::GRAY2) + { + bitmapGRAY2Pointer = (const uint8_t*)bitmap.getData(); + if (!bitmapGRAY2Pointer) + { + return false; + } + bitmapGRAY2Pointer += currentY * ((bitmapRectToFrameBuffer.width + 3) / 4); + bitmapAlphaPointer = (const uint8_t*)bitmap.getExtraData(); + if (bitmapAlphaPointer) + { + bitmapAlphaPointer += currentY * ((bitmapRectToFrameBuffer.width + 3) / 4); + } + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.cpp new file mode 100644 index 0000000..89a56f9 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4.cpp @@ -0,0 +1,63 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterGRAY4::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + currentX = x + areaOffsetX; + currentY = y + areaOffsetY; + x += xAdjust; + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) // max alpha=0xFF on "*covers" and max alpha=0xFF on "widgetAlpha" + { + // Render a solid pixel + LCD4bpp::setPixel(ptr, x, painterGray); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + LCD4bpp::setPixel(ptr, x, LCD::div255((painterGray * alpha + p_gray * ialpha) * 0x11) >> 4); + } + currentX++; + x++; + } while (--count != 0); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + LCD4bpp::setPixel(ptr, x, LCD::div255((painterGray * alpha + p_gray * ialpha) * 0x11) >> 4); + currentX++; + x++; + } while (--count != 0); + } +} + +bool PainterGRAY4::renderNext(uint8_t& gray, uint8_t& alpha) +{ + gray = painterGray; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.cpp new file mode 100644 index 0000000..bd13bef --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterGRAY4Bitmap.cpp @@ -0,0 +1,193 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterGRAY4Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::GRAY4) && "The chosen painter only works with GRAY4 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterGRAY4Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterGRAY4Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterGRAY4Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + x += xAdjust; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + x -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + // Get alpha data (GRAY4 format) + if (bitmapAlphaPointer) + { + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t gray = LCD4bpp::getPixel(bitmapGRAY4Pointer, currentX); + const uint8_t alpha = LCD::div255((*covers++) * (LCD4bpp::getPixel(bitmapAlphaPointer, currentX) * 0x11)); + + if (alpha == 0xFF) + { + // Render a solid pixel + LCD4bpp::setPixel(ptr, x, gray); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + LCD4bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x11) >> 4); + } + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + else + { + do + { + const uint8_t gray = LCD4bpp::getPixel(bitmapGRAY4Pointer, currentX); + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(widgetAlpha * (LCD4bpp::getPixel(bitmapAlphaPointer, currentX) * 0x11))); + const uint8_t ialpha = 0xFF - alpha; + + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + LCD4bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x11) >> 4); + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + } + else + { + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t gray = LCD4bpp::getPixel(bitmapGRAY4Pointer, currentX); + const uint8_t alpha = *covers++; + + if (alpha == 0xFF) + { + // Render a solid pixel + LCD4bpp::setPixel(ptr, x, gray); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + LCD4bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x11) >> 4); + } + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + else + { + do + { + const uint8_t gray = LCD4bpp::getPixel(bitmapGRAY4Pointer, currentX); + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + + const uint8_t p_gray = LCD4bpp::getPixel(ptr, x); + LCD4bpp::setPixel(ptr, x, LCD::div255((gray * alpha + p_gray * ialpha) * 0x11) >> 4); + currentX++; + currentX %= bitmapRectToFrameBuffer.width; + x++; + } while (--count != 0); + } + } +} + +bool PainterGRAY4Bitmap::renderInit() +{ + bitmapGRAY4Pointer = 0; + bitmapAlphaPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::GRAY4) + { + bitmapGRAY4Pointer = (const uint8_t*)bitmap.getData(); + if (!bitmapGRAY4Pointer) + { + return false; + } + bitmapGRAY4Pointer += currentY * ((bitmapRectToFrameBuffer.width + 1) / 2); + bitmapAlphaPointer = (const uint8_t*)bitmap.getExtraData(); + if (bitmapAlphaPointer) + { + bitmapAlphaPointer += currentY * ((bitmapRectToFrameBuffer.width + 1) / 2); + } + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.cpp new file mode 100644 index 0000000..3ce612b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565.cpp @@ -0,0 +1,67 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterRGB565::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint16_t* p = reinterpret_cast(ptr) + (x + xAdjust); + const uint16_t* const p_lineend = p + count; + const uint16_t color565 = LCD16bpp::getNativeColor(painterColor); + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p = color565; + } + else + { + *p = mixColors(color565, *p, alpha); + } + p++; + } while (p < p_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + if (alpha == 0xFF) + { + *p = color565; + } + else + { + *p = mixColors(color565, *p, alpha); + } + p++; + } while (p < p_lineend); + } +} + +bool PainterRGB565::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = Color::getRed(painterColor); + green = Color::getGreen(painterColor); + blue = Color::getBlue(painterColor); + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.cpp new file mode 100644 index 0000000..6aac01c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565Bitmap.cpp @@ -0,0 +1,291 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterRGB565Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::RGB565 || bitmap.getFormat() == Bitmap::ARGB8888) && "The chosen painter only works with RGB565 and ARGB8888 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterRGB565Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterRGB565Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterRGB565Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint16_t* p = reinterpret_cast(ptr) + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint16_t* const p_lineend = p + count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (bitmapRGB565Pointer) + { + const uint16_t* const rgb565_linestart = ((const uint16_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + if (bitmapAlphaPointer) + { + const uint8_t* const alpha_linestart = bitmap.getExtraData() + currentY * bitmapRectToFrameBuffer.width; + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * (*bitmapAlphaPointer++)); + if (alpha == 0xFF) + { + // Solid pixel + *p = *bitmapRGB565Pointer; + } + else if (alpha) + { + // Non-Transparent pixel + *p = mixColors(*bitmapRGB565Pointer, *p, alpha); + } + p++; + bitmapRGB565Pointer++; + } while (p < p_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + bitmapAlphaPointer = alpha_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255((*bitmapAlphaPointer++) * widgetAlpha)); + if (alpha) // This can never get to max=0XFF as totalAlpha<0xFF + { + // Non-Transparent pixel + *p = mixColors(*bitmapRGB565Pointer, *p, alpha); + } + p++; + bitmapRGB565Pointer++; + } while (p < p_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + bitmapAlphaPointer = alpha_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + // Use alpha from covers directly + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + // Solid pixel + *p = *bitmapRGB565Pointer; + } + else + { + // Non-Transparent pixel + *p = mixColors(*bitmapRGB565Pointer, *p, alpha); + } + p++; + bitmapRGB565Pointer++; + } while (p < p_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + + *p = mixColors(*bitmapRGB565Pointer, *p, alpha); + + p++; + bitmapRGB565Pointer++; + } while (p < p_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + } + else if (bitmapARGB8888Pointer) + { + const uint32_t* const argb8888_linestart = ((const uint32_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + *p = LCD16bpp::getNativeColor(*bitmapARGB8888Pointer); + } + else if (alpha) + { + const uint32_t newpix = *bitmapARGB8888Pointer; + *p = mixColors((newpix >> 8) & RMASK, (newpix >> 5) & GMASK, (newpix >> 3) & BMASK, *p, alpha); + } + p++; + bitmapARGB8888Pointer++; + } while (p < p_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + const uint32_t newpix = *bitmapARGB8888Pointer; + *p = mixColors((newpix >> 8) & RMASK, (newpix >> 5) & GMASK, (newpix >> 3) & BMASK, *p, alpha); + } + p++; + bitmapARGB8888Pointer++; + } while (p < p_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } +} + +bool PainterRGB565Bitmap::renderInit() +{ + bitmapARGB8888Pointer = 0; + bitmapRGB565Pointer = 0; + bitmapAlphaPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::ARGB8888) + { + bitmapARGB8888Pointer = (const uint32_t*)bitmap.getData(); + if (!bitmapARGB8888Pointer) + { + return false; + } + bitmapARGB8888Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + if (bitmap.getFormat() == Bitmap::RGB565) + { + bitmapRGB565Pointer = (const uint16_t*)bitmap.getData(); + if (!bitmapRGB565Pointer) + { + return false; + } + bitmapRGB565Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + // Get alpha data (RGB565 format) + bitmapAlphaPointer = (const uint8_t*)bitmap.getExtraData(); + if (bitmapAlphaPointer) + { + bitmapAlphaPointer += currentX + currentY * bitmapRectToFrameBuffer.width; + } + return true; + } + + return false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.cpp new file mode 100644 index 0000000..9d27637 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB565L8Bitmap.cpp @@ -0,0 +1,278 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterRGB565L8Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::L8) && "The chosen painter only works with appropriate L8 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterRGB565L8Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterRGB565L8Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterRGB565L8Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint16_t* p = reinterpret_cast(ptr) + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint16_t* const p_lineend = p + count; + const uint8_t* const l8_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (l8format == Bitmap::CLUT_FORMAT_L8_RGB565) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + // Use alpha from covers directly + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + // Solid pixel + *p = ((const uint16_t*)bitmapExtraPointer)[*bitmapPointer]; + } + else + { + // Non-Transparent pixel + *p = mixColors(((const uint16_t*)bitmapExtraPointer)[*bitmapPointer], *p, alpha); + } + p++; + bitmapPointer++; + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + *p = mixColors(((const uint16_t*)bitmapExtraPointer)[*bitmapPointer], *p, alpha); + p++; + bitmapPointer++; + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else if (l8format == Bitmap::CLUT_FORMAT_L8_RGB888) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t* src = &bitmapExtraPointer[*bitmapPointer++ * 3]; + // Use alpha from covers directly + const uint8_t alpha = *covers++; + const uint8_t blue = *src++; + const uint8_t green = *src++; + const uint8_t red = *src; + if (alpha == 0xFF) + { + // Solid pixel + *p++ = ((red << 8) & RMASK) | ((green << 3) & GMASK) | ((blue >> 3) & BMASK); + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint16_t bufpix = *p; + uint8_t fbr = Color::getRedFromRGB565(bufpix); + uint8_t fbg = Color::getGreenFromRGB565(bufpix); + uint8_t fbb = Color::getBlueFromRGB565(bufpix); + *p++ = ((LCD::div255(red * alpha + fbr * ialpha) << 8) & RMASK) | ((LCD::div255(green * alpha + fbg * ialpha) << 3) & GMASK) | ((LCD::div255(blue * alpha + fbb * ialpha) >> 3) & BMASK); + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t* src = &bitmapExtraPointer[*bitmapPointer++ * 3]; + const uint8_t blue = *src++; + const uint8_t green = *src++; + const uint8_t red = *src; + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + const uint16_t bufpix = *p; + const uint8_t fbr = Color::getRedFromRGB565(bufpix); + const uint8_t fbg = Color::getGreenFromRGB565(bufpix); + const uint8_t fbb = Color::getBlueFromRGB565(bufpix); + *p++ = ((LCD::div255(red * alpha + fbr * ialpha) << 8) & RMASK) | ((LCD::div255(green * alpha + fbg * ialpha) << 3) & GMASK) | ((LCD::div255(blue * alpha + fbb * ialpha) >> 3) & BMASK); + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else // Bitmap::CLUT_FORMAT_L8_ARGB8888 + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint32_t newpix = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer]; + const uint8_t srcAlpha = newpix >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + *p = LCD16bpp::getNativeColor(newpix); + } + else if (alpha) + { + *p = mixColors((newpix >> 8) & RMASK, (newpix >> 5) & GMASK, (newpix >> 3) & BMASK, *p, alpha); + } + p++; + bitmapPointer++; + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint16_t* const p_chunkend = p + length; + count -= length; + do + { + const uint32_t newpix = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer]; + const uint8_t srcAlpha = newpix >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + *p = mixColors((newpix >> 8) & RMASK, (newpix >> 5) & GMASK, (newpix >> 3) & BMASK, *p, alpha); + } + p++; + bitmapPointer++; + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } +} + +bool PainterRGB565L8Bitmap::renderInit() +{ + bitmapPointer = 0; + bitmapExtraPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::L8) + { + bitmapPointer = bitmap.getData(); + if (!bitmapPointer) + { + return false; + } + bitmapPointer += currentX + currentY * bitmapRectToFrameBuffer.width; + bitmapExtraPointer = bitmap.getExtraData(); + assert(bitmapExtraPointer); + l8format = (Bitmap::ClutFormat)(*(const uint16_t*)bitmapExtraPointer); + assert(l8format == Bitmap::CLUT_FORMAT_L8_RGB565 || l8format == Bitmap::CLUT_FORMAT_L8_ARGB8888 || l8format == Bitmap::CLUT_FORMAT_L8_RGB888); + bitmapExtraPointer += 4; // Skip header + return true; + } + + return false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.cpp new file mode 100644 index 0000000..e91edc4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888.cpp @@ -0,0 +1,70 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterRGB888::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust) * 3; + const uint8_t* const p_lineend = p + 3 * count; + uint8_t pByte; + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p++ = painterBlue; + *p++ = painterGreen; + *p++ = painterRed; + } + else + { + const uint8_t ialpha = 0xFF - alpha; + pByte = *p; + *p++ = LCD::div255(painterBlue * alpha + pByte * ialpha); + pByte = *p; + *p++ = LCD::div255(painterGreen * alpha + pByte * ialpha); + pByte = *p; + *p++ = LCD::div255(painterRed * alpha + pByte * ialpha); + } + } while (p < p_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255(*covers++ * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + pByte = *p; + *p++ = LCD::div255(painterBlue * alpha + pByte * ialpha); + pByte = *p; + *p++ = LCD::div255(painterGreen * alpha + pByte * ialpha); + pByte = *p; + *p++ = LCD::div255(painterRed * alpha + pByte * ialpha); + } while (p < p_lineend); + } +} + +bool PainterRGB888::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.cpp new file mode 100644 index 0000000..49a9f2b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888Bitmap.cpp @@ -0,0 +1,253 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterRGB888Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::RGB888 || bitmap.getFormat() == Bitmap::ARGB8888) && "The chosen painter only works with RGB888 and ARGB8888 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterRGB888Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterRGB888Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterRGB888Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust) * 3; + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX * 3; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + 3 * count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (bitmapRGB888Pointer) + { + const uint8_t* const rgb888_linestart = ((const uint8_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width) * 3; + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + // Use alpha from covers directly + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + // Solid pixel + *p++ = *bitmapRGB888Pointer++; + *p++ = *bitmapRGB888Pointer++; + *p++ = *bitmapRGB888Pointer++; + } + else + { + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(*bitmapRGB888Pointer++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*bitmapRGB888Pointer++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*bitmapRGB888Pointer++ * alpha + *p * ialpha); + p++; + } + } while (p < p_chunkend); + bitmapRGB888Pointer = rgb888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(*bitmapRGB888Pointer++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*bitmapRGB888Pointer++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*bitmapRGB888Pointer++ * alpha + *p * ialpha); + p++; + } while (p < p_chunkend); + bitmapRGB888Pointer = rgb888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else if (bitmapARGB8888Pointer) + { + const uint32_t* const argb8888_linestart = ((const uint32_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p++ = (*bitmapARGB8888Pointer); // Blue + *p++ = (*bitmapARGB8888Pointer) >> 8; // Green + *p++ = (*bitmapARGB8888Pointer) >> 16; // Red + } + else + { + // Non-Transparent pixel + const uint8_t ialpha = 0xFF - alpha; + uint8_t cByte = (*bitmapARGB8888Pointer); + *p = LCD::div255(cByte * alpha + *p * ialpha); + p++; + cByte = (*bitmapARGB8888Pointer) >> 8; + *p = LCD::div255(cByte * alpha + *p * ialpha); + p++; + cByte = (*bitmapARGB8888Pointer) >> 16; + *p = LCD::div255(cByte * alpha + *p * ialpha); + p++; + } + bitmapARGB8888Pointer++; + } while (p < p_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + const uint8_t ialpha = 0xFF - alpha; + uint8_t cByte = (*bitmapARGB8888Pointer); + *p = LCD::div255(cByte * alpha + *p * ialpha); + p++; + cByte = (*bitmapARGB8888Pointer) >> 8; + *p = LCD::div255(cByte * alpha + *p * ialpha); + p++; + cByte = (*bitmapARGB8888Pointer) >> 16; + *p = LCD::div255(cByte * alpha + *p * ialpha); + p++; + } + else + { + p += 3; + } + bitmapARGB8888Pointer++; + } while (p < p_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } +} + +bool PainterRGB888Bitmap::renderInit() +{ + bitmapARGB8888Pointer = 0; + bitmapRGB888Pointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::ARGB8888) + { + bitmapARGB8888Pointer = (const uint32_t*)bitmap.getData(); + if (!bitmapARGB8888Pointer) + { + return false; + } + bitmapARGB8888Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + if (bitmap.getFormat() == Bitmap::RGB888) + { + bitmapRGB888Pointer = bitmap.getData(); + if (!bitmapRGB888Pointer) + { + return false; + } + bitmapRGB888Pointer += (currentX + currentY * bitmapRectToFrameBuffer.width) * 3; + return true; + } + + return false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.cpp new file mode 100644 index 0000000..d36de58 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGB888L8Bitmap.cpp @@ -0,0 +1,241 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ +void PainterRGB888L8Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::L8) && "The chosen painter only works with appropriate L8 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterRGB888L8Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterRGB888L8Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterRGB888L8Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust) * 3; + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX * 3; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + 3 * count; + const uint8_t* const l8_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (l8format == Bitmap::CLUT_FORMAT_L8_RGB888) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + const uint8_t* src = &bitmapExtraPointer[*bitmapPointer++ * 3]; + // Use alpha from covers directly + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + // Solid pixel + *p++ = *src++; + *p++ = *src++; + *p++ = *src; + } + else + { + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src * alpha + *p * ialpha); + p++; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + const uint8_t* src = &bitmapExtraPointer[*bitmapPointer++ * 3]; + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src++ * alpha + *p * ialpha); + p++; + *p = LCD::div255(*src * alpha + *p * ialpha); + p++; + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } + else // Bitmap::CLUT_FORMAT_L8_ARGB8888 + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + uint32_t src = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t srcAlpha = src >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p++ = src; // Blue + *p++ = src >> 8; // Green + *p++ = src >> 16; // Red + } + else + { + // Non-Transparent pixel + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255((src & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 8) & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 16) & 0xFF) * alpha + *p * ialpha); + p++; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length * 3; + count -= length; + do + { + uint32_t src = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t srcAlpha = src >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + const uint8_t ialpha = 0xFF - alpha; + *p = LCD::div255((src & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 8) & 0xFF) * alpha + *p * ialpha); + p++; + *p = LCD::div255(((src >> 16) & 0xFF) * alpha + *p * ialpha); + p++; + } + else + { + p += 3; + } + } while (p < p_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + } +} + +bool PainterRGB888L8Bitmap::renderInit() +{ + bitmapPointer = 0; + bitmapExtraPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::L8) + { + bitmapPointer = bitmap.getData(); + if (!bitmapPointer) + { + return false; + } + bitmapPointer += currentX + currentY * bitmapRectToFrameBuffer.width; + bitmapExtraPointer = bitmap.getExtraData(); + assert(bitmapExtraPointer); + l8format = (Bitmap::ClutFormat)(*(const uint16_t*)bitmapExtraPointer); + assert(l8format == Bitmap::CLUT_FORMAT_L8_RGB888 || l8format == Bitmap::CLUT_FORMAT_L8_ARGB8888); + bitmapExtraPointer += 4; // Skip header + return true; + } + + return false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.cpp new file mode 100644 index 0000000..2b77703 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222.cpp @@ -0,0 +1,58 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterRGBA2222::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + const uint8_t* const p_lineend = p + count; + if (widgetAlpha == 0xFF) + { + const uint8_t color8 = LCD8bpp_RGBA2222::getNativeColor(painterColor); + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p = color8; + } + else + { + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + } + p++; + } while (p < p_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + *p = mixColors(painterRed, painterGreen, painterBlue, *p, alpha); + p++; + } while (p < p_lineend); + } +} + +bool PainterRGBA2222::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.cpp new file mode 100644 index 0000000..28d518c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterRGBA2222Bitmap.cpp @@ -0,0 +1,164 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterRGBA2222Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::RGBA2222) && "The chosen painter only works with RGBA2222 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterRGBA2222Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterRGBA2222Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterRGBA2222Bitmap::render(uint8_t* ptr, + int x, + int xAdjust, + int y, + unsigned count, + const uint8_t* covers) +{ + uint8_t* p = ptr + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint8_t* const p_lineend = p + count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + const uint8_t* const rgba2222_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapRGBA2222Pointer) & 0x03) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + // Solid pixel + *p = *bitmapRGBA2222Pointer; + } + else if (alpha) + { + // Non-Transparent pixel + *p = mixColors(*bitmapRGBA2222Pointer, *p, alpha); + } + p++; + bitmapRGBA2222Pointer++; + } while (p < p_chunkend); + bitmapRGBA2222Pointer = rgba2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint8_t* const p_chunkend = p + length; + count -= length; + do + { + const uint8_t srcAlpha = ((*bitmapRGBA2222Pointer) & 0x03) * 0x55; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) // This can never get to max=0xFF*0xFF as widgetAlpha<255 + { + // Non-Transparent pixel + *p = mixColors(*bitmapRGBA2222Pointer, *p, alpha); + } + p++; + bitmapRGBA2222Pointer++; + } while (p < p_chunkend); + bitmapRGBA2222Pointer = rgba2222_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p < p_lineend); + } +} + +bool PainterRGBA2222Bitmap::renderInit() +{ + bitmapRGBA2222Pointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::RGBA2222) + { + bitmapRGBA2222Pointer = bitmap.getData(); + if (!bitmapRGBA2222Pointer) + { + return false; + } + bitmapRGBA2222Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.cpp new file mode 100644 index 0000000..e6b726a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888.cpp @@ -0,0 +1,64 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include + +namespace touchgfx +{ +void PainterXRGB8888::render(uint8_t* ptr, int x, int xAdjust, int /*y*/, unsigned count, const uint8_t* covers) +{ + uint32_t* p32 = reinterpret_cast(ptr) + (x + xAdjust); + const uint32_t* const p32_lineend = p32 + count; + if (widgetAlpha == 0xFF) + { + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p32 = painterColor; + } + else + { + const uint8_t ialpha = 0xFF - alpha; + const uint32_t rgbBg = *p32; + *p32 = (LCD::div255(painterBlue * alpha + (rgbBg & 0xFF) * ialpha)) | + (LCD::div255(painterGreen * alpha + ((rgbBg >> 8) & 0xFF) * ialpha) << 8) | + (LCD::div255(painterRed * alpha + ((rgbBg >> 16) & 0xFF) * ialpha) << 16); + } + p32++; + } while (p32 < p32_lineend); + } + else + { + do + { + const uint8_t alpha = LCD::div255(*covers++ * widgetAlpha); + const uint8_t ialpha = 0xFF - alpha; + const uint32_t rgbBg = *p32; + *p32++ = (LCD::div255(painterBlue * alpha + (rgbBg & 0xFF) * ialpha)) | + (LCD::div255(painterGreen * alpha + ((rgbBg >> 8) & 0xFF) * ialpha) << 8) | + (LCD::div255(painterRed * alpha + ((rgbBg >> 16) & 0xFF) * ialpha) << 16); + } while (p32 < p32_lineend); + } +} + +bool PainterXRGB8888::renderNext(uint8_t& red, uint8_t& green, uint8_t& blue, uint8_t& alpha) +{ + red = painterRed; + green = painterGreen; + blue = painterBlue; + alpha = 0xFF; + return true; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.cpp new file mode 100644 index 0000000..01b6f57 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888Bitmap.cpp @@ -0,0 +1,285 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterXRGB8888Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::RGB565 || bitmap.getFormat() == Bitmap::RGB888 || bitmap.getFormat() == Bitmap::ARGB8888) && "The chosen painter only works with RGB565, RGB888 and ARGB8888 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterXRGB8888Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterXRGB8888Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterXRGB8888Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint32_t* RESTRICT p32 = reinterpret_cast(ptr) + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p32 -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint32_t* const p32_lineend = p32 + count; + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (bitmapARGB8888Pointer) + { + const uint32_t* const argb8888_linestart = ((const uint32_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + *p32 = *bitmapARGB8888Pointer; + } + else + { + *p32 = LCD32bpp_XRGB8888::blendRgb888withXrgb8888(reinterpret_cast(bitmapARGB8888Pointer), *p32, alpha, 0xFF - alpha); + } + bitmapARGB8888Pointer++; + p32++; + } while (p32 < p32_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t srcAlpha = (*bitmapARGB8888Pointer) >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + *p32 = LCD32bpp_XRGB8888::blendRgb888withXrgb8888(reinterpret_cast(bitmapARGB8888Pointer), *p32, alpha, 0xFF - alpha); + } + bitmapARGB8888Pointer++; + p32++; + } while (p32 < p32_chunkend); + bitmapARGB8888Pointer = argb8888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + } + else if (bitmapRGB888Pointer) + { + const uint8_t* const rgb888_linestart = ((const uint8_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width) * 3; + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + // Opaque pixel + *p32 = LCD32bpp_XRGB8888::rgb888toXrgb8888(bitmapRGB888Pointer); + } + else + { + // Non-Opaque pixel + *p32 = LCD32bpp_XRGB8888::blendRgb888withXrgb8888(bitmapRGB888Pointer, *p32, alpha, 0xFF - alpha); + } + bitmapRGB888Pointer += 3; + p32++; + } while (p32 < p32_chunkend); + bitmapRGB888Pointer = rgb888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + if (alpha) + { + *p32 = LCD32bpp_XRGB8888::blendRgb888withXrgb8888(bitmapRGB888Pointer, *p32, alpha, 0xFF - alpha); + } + bitmapRGB888Pointer += 3; + p32++; + } while (p32 < p32_chunkend); + bitmapRGB888Pointer = rgb888_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + } + else if (bitmapRGB565Pointer) + { + const uint16_t* const rgb565_linestart = ((const uint16_t*)bitmap.getData()) + (currentY * bitmapRectToFrameBuffer.width); + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t alpha = *covers++; + const uint16_t srcpix = *bitmapRGB565Pointer++; + if (alpha == 0xFF) + { + *p32 = Color::rgb565toXrgb8888(srcpix); + } + else + { + *p32 = LCD32bpp_XRGB8888::blendRgb565withXrgb8888(srcpix, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + uint16_t srcpix = *bitmapRGB565Pointer++; + if (alpha) + { + *p32 = LCD32bpp_XRGB8888::blendRgb565withXrgb8888(srcpix, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapRGB565Pointer = rgb565_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + } +} + +bool PainterXRGB8888Bitmap::renderInit() +{ + bitmapARGB8888Pointer = 0; + bitmapRGB888Pointer = 0; + bitmapRGB565Pointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::ARGB8888) + { + bitmapARGB8888Pointer = (const uint32_t*)bitmap.getData(); + if (!bitmapARGB8888Pointer) + { + return false; + } + bitmapARGB8888Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + if (bitmap.getFormat() == Bitmap::RGB888) + { + bitmapRGB888Pointer = (const uint8_t*)bitmap.getData(); + if (!bitmapRGB888Pointer) + { + return false; + } + bitmapRGB888Pointer += (currentX + currentY * bitmapRectToFrameBuffer.width) * 3; + return true; + } + + if (bitmap.getFormat() == Bitmap::RGB565) + { + bitmapRGB565Pointer = (const uint16_t*)bitmap.getData(); + if (!bitmapRGB565Pointer) + { + return false; + } + bitmapRGB565Pointer += currentX + currentY * bitmapRectToFrameBuffer.width; + return true; + } + + return false; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.cpp new file mode 100644 index 0000000..4a07fb3 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/canvas/PainterXRGB8888L8Bitmap.cpp @@ -0,0 +1,265 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +void PainterXRGB8888L8Bitmap::setBitmap(const Bitmap& bmp) +{ + bitmap = bmp; + assert((bitmap.getId() == BITMAP_INVALID || bitmap.getFormat() == Bitmap::L8) && "The chosen painter only works with L8 bitmaps"); + bitmapRectToFrameBuffer = bitmap.getRect(); + DisplayTransformation::transformDisplayToFrameBuffer(bitmapRectToFrameBuffer); +} + +void PainterXRGB8888L8Bitmap::setOffset(int16_t x, int16_t y) +{ + xOffset = x; + yOffset = y; +} + +void PainterXRGB8888L8Bitmap::setTiled(bool tiled) +{ + isTiled = tiled; +} + +void PainterXRGB8888L8Bitmap::render(uint8_t* ptr, int x, int xAdjust, int y, unsigned count, const uint8_t* covers) +{ + uint32_t* RESTRICT p32 = reinterpret_cast(ptr) + (x + xAdjust); + + currentX = x + areaOffsetX + xOffset; + currentY = y + areaOffsetY + yOffset; + + if (!isTiled && currentX < 0) + { + if (count < (unsigned int)-currentX) + { + return; + } + count += currentX; + covers -= currentX; + p32 -= currentX; + currentX = 0; + } + + if (!renderInit()) + { + return; + } + + if (!isTiled && currentX + (int)count > bitmapRectToFrameBuffer.width) + { + count = bitmapRectToFrameBuffer.width - currentX; + } + + const uint32_t* const p32_lineend = p32 + count; + const uint8_t* const l8_linestart = bitmap.getData() + (currentY * bitmapRectToFrameBuffer.width); + // Max number of pixels before we reach end of bitmap row + unsigned int available = bitmapRectToFrameBuffer.width - currentX; + if (l8format == Bitmap::CLUT_FORMAT_L8_RGB565) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint16_t srcpix = ((const uint16_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p32 = Color::rgb565toXrgb8888(srcpix); + } + else + { + *p32 = LCD32bpp_XRGB8888::blendRgb565withXrgb8888(srcpix, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint16_t srcpix = ((const uint16_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + if (alpha) + { + *p32 = LCD32bpp_XRGB8888::blendRgb565withXrgb8888(srcpix, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + } + else if (l8format == Bitmap::CLUT_FORMAT_L8_RGB888) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t* src = bitmapExtraPointer + *bitmapPointer++ * 3; + const uint8_t alpha = *covers++; + if (alpha == 0xFF) + { + *p32 = LCD32bpp_XRGB8888::rgb888toXrgb8888(src); + } + else + { + *p32 = LCD32bpp_XRGB8888::blendRgb888withXrgb8888(src, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + const uint8_t alpha = LCD::div255((*covers++) * widgetAlpha); + if (alpha) + { + const uint8_t* src = bitmapExtraPointer + *bitmapPointer * 3; + *p32 = LCD32bpp_XRGB8888::blendRgb888withXrgb8888(src, *p32, alpha, 0xFF - alpha); + } + bitmapPointer++; + p32++; + } while (p32 < p32_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + } + else // if (l8format == Bitmap::CLUT_FORMAT_L8_ARGB8888) + { + if (widgetAlpha == 0xFF) + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + uint32_t src = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t srcAlpha = src >> 24; + const uint8_t alpha = LCD::div255((*covers++) * srcAlpha); + if (alpha == 0xFF) + { + *p32 = src; + } + else + { + *p32 = LCD32bpp_XRGB8888::blendXrgb888withXrgb8888(src, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + else + { + do + { + const unsigned length = MIN(available, count); + const uint32_t* const p32_chunkend = p32 + length; + count -= length; + do + { + uint32_t src = ((const uint32_t*)bitmapExtraPointer)[*bitmapPointer++]; + const uint8_t srcAlpha = src >> 24; + const uint8_t alpha = LCD::div255((*covers++) * LCD::div255(srcAlpha * widgetAlpha)); + if (alpha) + { + *p32 = LCD32bpp_XRGB8888::blendXrgb888withXrgb8888(src, *p32, alpha, 0xFF - alpha); + } + p32++; + } while (p32 < p32_chunkend); + bitmapPointer = l8_linestart; + available = bitmapRectToFrameBuffer.width; + } while (p32 < p32_lineend); + } + } +} + +bool PainterXRGB8888L8Bitmap::renderInit() +{ + bitmapPointer = 0; + bitmapExtraPointer = 0; + + if (bitmap.getId() == BITMAP_INVALID) + { + return false; + } + + if (isTiled) + { + // Modulus, also handling negative values + currentX = ((currentX % bitmapRectToFrameBuffer.width) + bitmapRectToFrameBuffer.width) % bitmapRectToFrameBuffer.width; + currentY = ((currentY % bitmapRectToFrameBuffer.height) + bitmapRectToFrameBuffer.height) % bitmapRectToFrameBuffer.height; + } + else if ((currentX >= bitmapRectToFrameBuffer.width) || (currentY < 0) || (currentY >= bitmapRectToFrameBuffer.height)) + { + return false; + } + + if (bitmap.getFormat() == Bitmap::L8) + { + bitmapPointer = bitmap.getData(); + if (!bitmapPointer) + { + return false; + } + bitmapPointer += currentX + currentY * bitmapRectToFrameBuffer.width; + bitmapExtraPointer = bitmap.getExtraData(); + assert(bitmapExtraPointer); + l8format = (Bitmap::ClutFormat)(*(const uint16_t*)bitmapExtraPointer); + assert(l8format == Bitmap::CLUT_FORMAT_L8_RGB565 || l8format == Bitmap::CLUT_FORMAT_L8_RGB888 || l8format == Bitmap::CLUT_FORMAT_L8_ARGB8888); + bitmapExtraPointer += 4; // Skip header + return true; + } + + return false; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.cpp new file mode 100644 index 0000000..75cbeaf --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/AbstractDataGraph.cpp @@ -0,0 +1,599 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include +#include + +namespace touchgfx +{ +AbstractDataGraph::AbstractDataGraph(int16_t capacity) + : Container(), + alpha(255), xScale(1), yScale(1), + graphArea(), leftArea(), rightArea(), topArea(), bottomArea(), + topPadding(0), leftPadding(0), rightPadding(0), bottomPadding(0), + maxCapacity(capacity), usedCapacity(0), gapBeforeIndex(0), clickAction(0), dragAction(0), + graphRangeMinX(0), graphRangeMaxX(0), graphRangeMinY(0), graphRangeMaxY(0) +{ + assert(capacity > 0); + AbstractDataGraph::add(graphArea); + AbstractDataGraph::add(topArea); + AbstractDataGraph::add(leftArea); + AbstractDataGraph::add(rightArea); + AbstractDataGraph::add(bottomArea); + // Place all areas properly: + setGraphAreaMargin(0, 0, 0, 0); + setTouchable(true); +} + +void AbstractDataGraph::setWidth(int16_t width) +{ + topArea.setWidth(width); + bottomArea.setWidth(width); + rightArea.setX(width - rightArea.getWidth()); + graphArea.setWidth(width - (leftArea.getWidth() + rightArea.getWidth())); + Container::setWidth(width); + updateAreasPosition(); +} + +void AbstractDataGraph::setHeight(int16_t height) +{ + leftArea.setHeight(height); + rightArea.setHeight(height); + bottomArea.setY(height - bottomArea.getHeight()); + graphArea.setHeight(height - (topArea.getHeight() + bottomArea.getHeight())); + Container::setHeight(height); + updateAreasPosition(); +} + +void AbstractDataGraph::setGraphAreaMargin(int16_t top, int16_t left, int16_t right, int16_t bottom) +{ + graphArea.setPosition(left, top, getWidth() - (left + right), getHeight() - (top + bottom)); + topArea.setPosition(0, 0, getWidth(), top); + leftArea.setPosition(0, 0, left, getHeight()); + rightArea.setPosition(getWidth() - right, 0, right, getHeight()); + bottomArea.setPosition(0, getHeight() - bottom, getWidth(), bottom); + updateAreasPosition(); +} + +void AbstractDataGraph::setGraphAreaPadding(int16_t top, int16_t left, int16_t right, int16_t bottom) +{ + topPadding = top; + leftPadding = left; + rightPadding = right; + bottomPadding = bottom; +} + +void AbstractDataGraph::clear() +{ + usedCapacity = 0; + invalidateGraphArea(); +} + +void AbstractDataGraph::addGraphElement(AbstractGraphElement& d) +{ + graphArea.add(d); + d.setPosition(0, 0, graphArea.getWidth(), graphArea.getHeight()); +} + +void AbstractDataGraph::addTopElement(AbstractGraphDecoration& d) +{ + topArea.add(d); + d.setPosition(0, 0, topArea.getWidth(), topArea.getHeight()); +} + +void AbstractDataGraph::addLeftElement(AbstractGraphDecoration& d) +{ + leftArea.add(d); + d.setPosition(0, 0, leftArea.getWidth(), leftArea.getHeight()); +} + +void AbstractDataGraph::addRightElement(AbstractGraphDecoration& d) +{ + rightArea.add(d); + d.setPosition(0, 0, rightArea.getWidth(), rightArea.getHeight()); +} + +void AbstractDataGraph::addBottomElement(AbstractGraphDecoration& d) +{ + bottomArea.add(d); + d.setPosition(0, 0, bottomArea.getWidth(), bottomArea.getHeight()); +} + +bool AbstractDataGraph::getNearestIndexForScreenXY(int16_t x, int16_t y, int16_t& index) +{ + if (usedCapacity == 0) + { + return false; + } + uint32_t bestDist = 0xFFFFFFFF; + for (int16_t ix = 0; ix < usedCapacity; ix++) + { + const int16_t xDist = indexToScreenX(ix) - x; + const int16_t yDist = indexToScreenY(ix) - y; + const uint32_t dist = xDist * xDist + yDist * yDist; + if (dist < bestDist) + { + index = ix; + bestDist = dist; + } + } + return true; +} + +bool AbstractDataGraph::getNearestIndexForScreenX(int16_t x, int16_t& index) const +{ + if (usedCapacity == 0) + { + return false; + } + uint32_t bestDist = 0xFFFFFFFF; + for (int16_t ix = 0; ix < usedCapacity; ix++) + { + const uint32_t dist = abs(indexToScreenX(ix) - x); + if (dist < bestDist) + { + index = ix; + bestDist = dist; + } + } + return true; +} + +void AbstractDataGraph::handleClickEvent(const ClickEvent& event) +{ + if (event.getType() == ClickEvent::CANCEL) + { + return; + } + const int16_t x = event.getX() - graphArea.getX(); + int16_t index; + if (getNearestIndexForScreenX(x, index)) + { + if (event.getType() == ClickEvent::PRESSED || event.getType() == ClickEvent::RELEASED) + { + if (clickAction && clickAction->isValid()) + { + GraphClickEvent graphClickEvent(index, event); + clickAction->execute(*this, graphClickEvent); + } + } + } +} + +void AbstractDataGraph::handleDragEvent(const DragEvent& event) +{ + const int16_t x = event.getNewX() - graphArea.getX(); + int16_t index; + if (getNearestIndexForScreenX(x, index)) + { + if (event.getType() == DragEvent::DRAGGED) + { + if (dragAction && dragAction->isValid()) + { + GraphDragEvent graphDragEvent(index, event); + dragAction->execute(*this, graphDragEvent); + } + } + } +} + +void AbstractDataGraph::invalidateGraphPointAt(int16_t index) +{ + if (index < usedCapacity) + { + AbstractGraphElement* d = (AbstractGraphElement*)graphArea.getFirstChild(); + while (d) + { + d->invalidateGraphPointAt(index); + d = (AbstractGraphElement*)d->getNextSibling(); + } + } +} + +void AbstractDataGraph::invalidateXAxisPointAt(int16_t index) +{ + AbstractGraphElement* d = (AbstractGraphElement*)topArea.getFirstChild(); + while (d) + { + d->invalidateGraphPointAt(index); + d = (AbstractGraphElement*)d->getNextSibling(); + } + d = (AbstractGraphElement*)bottomArea.getFirstChild(); + while (d) + { + d->invalidateGraphPointAt(index); + d = (AbstractGraphElement*)d->getNextSibling(); + } +} + +void AbstractDataGraph::invalidateAllXAxisPoints() +{ + for (int index = 0; index <= usedCapacity; index++) + { + invalidateXAxisPointAt(index); + } + topArea.invalidate(); + bottomArea.invalidate(); +} + +void AbstractDataGraph::updateAreasPosition() +{ + Drawable* d = graphArea.getFirstChild(); + while (d) + { + d->setPosition(0, 0, graphArea.getWidth(), graphArea.getHeight()); + d = d->getNextSibling(); + } + + d = topArea.getFirstChild(); + while (d) + { + d->setPosition(0, 0, topArea.getWidth(), topArea.getHeight()); + d = d->getNextSibling(); + } + + d = leftArea.getFirstChild(); + while (d) + { + d->setPosition(0, 0, leftArea.getWidth(), leftArea.getHeight()); + d = d->getNextSibling(); + } + + d = rightArea.getFirstChild(); + while (d) + { + d->setPosition(0, 0, rightArea.getWidth(), rightArea.getHeight()); + d = d->getNextSibling(); + } + + d = bottomArea.getFirstChild(); + while (d) + { + d->setPosition(0, 0, bottomArea.getWidth(), bottomArea.getHeight()); + d = d->getNextSibling(); + } + + invalidate(); +} + +void AbstractDataGraph::setGraphRangeXScaled(int min, int max) +{ + assert(min != max); + if (max < min) + { + const int tmp = min; + min = max; + max = tmp; + } + if (min != graphRangeMinX || max != graphRangeMaxX) + { + graphRangeMinX = min; + graphRangeMaxX = max; + topArea.invalidate(); + graphArea.invalidate(); + bottomArea.invalidate(); + } +} + +void AbstractDataGraph::setGraphRangeYScaled(int min, int max) +{ + assert(min != max); + if (max < min) + { + const int tmp = min; + min = max; + max = tmp; + } + if (min != graphRangeMinY || max != graphRangeMaxY) + { + graphRangeMinY = min; + graphRangeMaxY = max; + leftArea.invalidate(); + graphArea.invalidate(); + rightArea.invalidate(); + } +} + +int AbstractDataGraph::convertToNewScale(int value, int oldScale, int newScale) +{ + if (oldScale == newScale) + { + return value; + } + return muldiv(value, newScale, oldScale); +} + +int16_t DynamicDataGraph::addDataPointScaled(int y) +{ + beforeAddValue(); + dataCounter++; + return addValue(y); +} + +void DynamicDataGraph::setGraphRangeYAutoScaled(bool showXaxis, int margin) +{ + if (usedCapacity == 0) + { + return; + } + int indexMin = getGraphRangeXMin(); + int indexMax = getGraphRangeXMax(); + if (indexMin > indexMax) + { + const int16_t tmp = indexMin; + indexMin = indexMax; + indexMax = tmp; + } + indexMin = MAX(indexMin, 0); + indexMax = MIN(indexMax, usedCapacity); + if (indexMin < usedCapacity && indexMax >= 0) + { + int yMin = showXaxis ? margin : yValues[indexMin]; + int yMax = showXaxis ? -margin : yValues[indexMin]; + for (int16_t i = indexMin; i < indexMax; i++) + { + int y = yValues[i]; + if (yMin > y) + { + yMin = y; + } + if (yMax < y) + { + yMax = y; + } + } + yMin -= margin; + yMax += margin; + if (yMin != yMax) + { + setGraphRangeYScaled(yMin, yMax); + } + } +} + +bool DynamicDataGraph::xScreenRangeToIndexRange(int16_t xMin, int16_t xMax, int16_t& indexMin, int16_t& indexMax) const +{ + if (usedCapacity == 0) + { + indexMin = indexMax = -1; + return false; + } + if (getGraphAreaWidth() <= 1) + { + indexMin = 0; + indexMax = usedCapacity - 1; + return true; + } + CWRUtil::Q5 xQ5Min = CWRUtil::muldivQ5(CWRUtil::toQ5(xMin - leftPadding), CWRUtil::Q5(scaled2intX(graphRangeMaxX - graphRangeMinX)), CWRUtil::Q5(getGraphAreaWidth() - 1)) + CWRUtil::toQ5(scaled2intX(graphRangeMinX)); + CWRUtil::Q5 xQ5Max = CWRUtil::muldivQ5(CWRUtil::toQ5(xMax - leftPadding), CWRUtil::Q5(scaled2intX(graphRangeMaxX - graphRangeMinX)), CWRUtil::Q5(getGraphAreaWidth() - 1)) + CWRUtil::toQ5(scaled2intX(graphRangeMinX)); + if (xQ5Min > xQ5Max) + { + const CWRUtil::Q5 tmp = xQ5Min; + xQ5Min = xQ5Max; + xQ5Max = tmp; + } + indexMin = xQ5Min.to(); // X is also index in AbstractDataGraphWithY + indexMax = xQ5Max.ceil(); + if (indexMax < 0) + { + indexMin = indexMax = 0; + return false; + } + if (indexMin > usedCapacity - 1) + { + indexMin = indexMax = usedCapacity - 1; + return false; + } + indexMin = MAX(0, indexMin); + indexMax = MIN(usedCapacity - 1, indexMax); + return true; +} + +void DynamicDataGraph::setScaleX(int scale, bool updateData /*= false*/) +{ + const int oldScale = getScaleX(); + if (scale != oldScale) + { + setGraphRangeXScaled(convertToNewScale(graphRangeMinX, oldScale, scale), convertToNewScale(graphRangeMaxX, oldScale, scale)); + xAxisFactor = convertToNewScale(xAxisFactor, oldScale, scale); + xAxisOffset = convertToNewScale(xAxisOffset, oldScale, scale); + AbstractDataGraph::setScaleX(scale, updateData); + } +} + +void DynamicDataGraph::setScaleY(int scale, bool updateData /*= false*/) +{ + if (updateData) + { + const int oldScale = getScaleY(); + for (int16_t index = 0; index < usedCapacity; index++) + { + yValues[index] = convertToNewScale(yValues[index], oldScale, scale); + } + } + AbstractDataGraph::setScaleY(scale); +} + +void StaticDataGraph::setScaleX(int scale, bool updateData /*= false*/) +{ + if (updateData) + { + const int oldScale = getScaleX(); + for (int16_t index = 0; index < usedCapacity; index++) + { + xValues[index] = convertToNewScale(xValues[index], oldScale, scale); + } + } + AbstractDataGraph::setScaleX(scale); +} + +void StaticDataGraph::setScaleY(int scale, bool updateData /*= false*/) +{ + if (updateData) + { + const int oldScale = getScaleY(); + for (int16_t index = 0; index < usedCapacity; index++) + { + yValues[index] = convertToNewScale(yValues[index], oldScale, scale); + } + } + AbstractDataGraph::setScaleY(scale); +} + +void StaticDataGraph::setGraphRangeXAutoScaled(bool showYaxis, int margin) +{ + if (usedCapacity == 0) + { + return; + } + int xMin = xValues[0]; // First x value is the lowest + int xMax = xValues[usedCapacity - 1]; // Last x value is the highest + if (showYaxis) + { + // The y axis (x=0) must be shown, so make sure 0 is included after subtracting/adding the margin + xMin = MIN(xMin, margin); + xMax = MAX(xMax, -margin); + } + xMin -= margin; + xMax += margin; + if (xMin != xMax) + { + setGraphRangeXScaled(xMin, xMax); + } +} + +void StaticDataGraph::setGraphRangeYAutoScaled(bool showXaxis /*= true*/, int margin /*= 0*/) +{ + if (usedCapacity == 0) + { + return; + } + int xValueMin = getGraphRangeXMinScaled(); // Get shown x range + int xValueMax = getGraphRangeXMaxScaled(); + if (xValueMin > xValueMax) + { + // Swap so min<=max. + const int16_t tmp = xValueMin; + xValueMin = xValueMax; + xValueMax = tmp; + } + int index = 0; + while (xValues[index] < xValueMin && index < usedCapacity) + { + // Skip all indices that have x outside visible area + index++; + } + if (xValues[index] > xValueMax) + { + // No x values are in the visible area + return; + } + int yMin = yValues[index++]; // The index'th value must be visible + int yMax = yMin; + // Go through all points where x is in the visible range + while (xValues[index] < xValueMax && index < usedCapacity) + { + int y = yValues[index++]; + yMin = MIN(yMin, y); + yMax = MAX(yMax, y); + } + if (showXaxis) + { + // The x axis (y=0) must be shown, so make sure 0 is included after subtracting/adding the margin + yMin = MIN(yMin, margin); + yMax = MAX(yMax, -margin); + } + yMin -= margin; + yMax += margin; + if (yMin != yMax) + { + setGraphRangeYScaled(yMin, yMax); + } +} + +int16_t StaticDataGraph::deleteValue(int xvalue) +{ + for (int index = 0; index < usedCapacity; index++) + { + if (xValues[index] == xvalue) + { + return deleteIndex(index); + } + } + return -1; +} + +int16_t StaticDataGraph::deleteIndex(int index) +{ + assert(index >= 0 && index < usedCapacity); + invalidateGraphPointAt(index); + usedCapacity--; + for (int i = index; i < usedCapacity; i++) + { + xValues[i] = xValues[i + 1]; + yValues[i] = yValues[i + 1]; + } + return index; +} + +bool StaticDataGraph::xScreenRangeToIndexRange(int16_t xMin, int16_t xMax, int16_t& indexMin, int16_t& indexMax) const +{ + if (usedCapacity == 0) + { + indexMin = indexMax = -1; + return false; + } + if (getGraphAreaWidth() <= 1) + { + indexMin = 0; + indexMax = usedCapacity - 1; + return true; + } + CWRUtil::Q5 xQ5Min = CWRUtil::muldivQ5(CWRUtil::toQ5(xMin - leftPadding), CWRUtil::Q5(graphRangeMaxX - graphRangeMinX), CWRUtil::Q5(getGraphAreaWidth() - 1)) + CWRUtil::toQ5(graphRangeMinX); + CWRUtil::Q5 xQ5Max = CWRUtil::muldivQ5(CWRUtil::toQ5(xMax - leftPadding), CWRUtil::Q5(graphRangeMaxX - graphRangeMinX), CWRUtil::Q5(getGraphAreaWidth() - 1)) + CWRUtil::toQ5(graphRangeMinX); + if (xQ5Min > xQ5Max) + { + const CWRUtil::Q5 tmp = xQ5Min; + xQ5Min = xQ5Max; + xQ5Max = tmp; + } + const int xValueMin = xQ5Min.to(); // These are REAL x values + const int xValueMax = xQ5Max.ceil(); + indexMin = -1; + while (indexMin < usedCapacity - 1 && xValues[indexMin + 1] <= xValueMin) + { + indexMin++; + } + indexMax = usedCapacity; + while (indexMax > 0 && xValues[indexMax - 1] >= xValueMax) + { + indexMax--; + } + if (indexMax <= 0) + { + indexMin = indexMax = 0; + return false; + } + if (indexMin >= usedCapacity - 1) + { + indexMin = indexMax = usedCapacity - 1; + return false; + } + indexMin = MAX(0, indexMin); + indexMax = MIN(usedCapacity - 1, indexMax); + return true; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.cpp new file mode 100644 index 0000000..987e014 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/Graph.cpp @@ -0,0 +1,58 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ + +int16_t GraphData::addValue(int xvalue, int yvalue) +{ + int16_t index = 0; + if (usedCapacity == 0 || xValues[usedCapacity - 1] < xvalue) + { + index = usedCapacity; + } + else + { + while (index < usedCapacity && xValues[index] < xvalue) + { + index++; + } + if (index < usedCapacity && xValues[index] == xvalue) // Pointing to an element to replace + { + // Replace point + invalidateGraphPointAt(index); + yValues[index] = yvalue; + invalidateGraphPointAt(index); + return index; + } + } + if ((index == usedCapacity || xValues[index] > xvalue) && usedCapacity == maxCapacity) + { + // Should add at end OR insert in the middle, but no room for more data + return -1; + } + // Insert at 'index', move following points up the array + for (int16_t i = usedCapacity; i > index; i--) + { + xValues[i] = xValues[i - 1]; + yValues[i] = yValues[i - 1]; + } + usedCapacity++; + xValues[index] = xvalue; + yValues[index] = yvalue; + invalidateGraphPointAt(index); + return index; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.cpp new file mode 100644 index 0000000..78fb1b2 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphElements.cpp @@ -0,0 +1,649 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include + +namespace touchgfx +{ + +Rect AbstractGraphElement::rectFromQ5Coordinates(CWRUtil::Q5 screenXminQ5, CWRUtil::Q5 screenYminQ5, CWRUtil::Q5 screenXmaxQ5, CWRUtil::Q5 screenYmaxQ5) const +{ + if (screenXminQ5 > screenXmaxQ5) + { + const CWRUtil::Q5 tmp = screenXminQ5; + screenXminQ5 = screenXmaxQ5; + screenXmaxQ5 = tmp; + } + if (screenYminQ5 > screenYmaxQ5) + { + const CWRUtil::Q5 tmp = screenYminQ5; + screenYminQ5 = screenYmaxQ5; + screenYmaxQ5 = tmp; + } + const int16_t xMin = screenXminQ5.to(); + const int16_t yMin = screenYminQ5.to(); + const int16_t xMax = screenXmaxQ5.ceil(); + const int16_t yMax = screenYmaxQ5.ceil(); + return Rect(xMin, yMin, xMax - xMin, yMax - yMin); +} + +Rect AbstractGraphElement::rectAround(CWRUtil::Q5 xQ5, CWRUtil::Q5 yQ5, CWRUtil::Q5 diameterQ5) const +{ + const CWRUtil::Q5 d2Q5 = CWRUtil::Q5((int32_t)diameterQ5 + 1) / 2; + return rectFromQ5Coordinates(xQ5 - d2Q5, yQ5 - d2Q5, xQ5 + d2Q5, yQ5 + d2Q5); +} + +bool AbstractGraphElement::isCenterInvisible(const AbstractDataGraph* graph, int16_t index) const +{ + const int16_t screenXCenter = indexToScreenXQ5(graph, index).round(); + const int16_t screenYCenter = indexToScreenYQ5(graph, index).round(); + return screenXCenter < graph->getGraphAreaPaddingLeft() || + screenXCenter >= graph->getGraphAreaPaddingLeft() + graph->getGraphAreaWidth() || + screenYCenter < graph->getGraphAreaPaddingTop() || + screenYCenter >= graph->getGraphAreaPaddingTop() + graph->getGraphAreaHeight(); +} + +void AbstractGraphElementNoCWR::normalizeRect(Rect& r) const +{ + if (r.width < 0) + { + r.x += r.width; + r.width = -r.width; + } + if (r.height < 0) + { + r.y += r.height; + r.height = -r.height; + } +} + +void GraphElementGridBase::draw(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + const uint8_t a = LCD::div255(getAlpha() * graph->getAlpha()); + if (lineWidth == 0 || a == 0) + { + return; + } + + const Rect invalidRect = enclosingArea(graph) & invalidatedArea; + + const int minorInterval = getCorrectlyScaledGridInterval(graph); + const int majorInterval = getCorrectlyScaledMajorInterval(graph); + + const CWRUtil::Q5 lw2Q5minor = CWRUtil::toQ5(lineWidth) / 2; + const int16_t start = getGraphAreaStart(graph); + const int16_t length = getGraphAreaLength(graph); + if (minorInterval == 0 && majorInterval == 0) + { + const int16_t pos = (valueToScreenQ5(graph, 0) - lw2Q5minor).round(); + const int16_t graphPos = pos - getGraphAreaStartPos(graph); + if (graphPos + lineWidth >= 0 && graphPos < getGraphAreaEndPos(graph)) + { + drawLine(invalidRect, start, length, pos, lineWidth, a); + } + } + else if (minorInterval > 0) + { + int rangeMin = getGraphRangeMinScaled(graph); + int rangeMax = getGraphRangeMaxScaled(graph); + if (abs(rangeMax - rangeMin) / minorInterval > 500) + { + return; // Too many grid lines + } + + if (valueToScreenQ5(graph, rangeMin) > valueToScreenQ5(graph, rangeMax)) + { + const int tmp = rangeMin; + rangeMin = rangeMax; + rangeMax = tmp; + } + // Now rangeMax has a higher screen coordinate than rangeMin + + const int margin = rangeMin < rangeMax ? +1 : -1; + const int minorLo = (rangeMin / minorInterval) - margin; + const int minorHi = (rangeMax / minorInterval) + margin; + const int minorStep = minorLo < minorHi ? +1 : -1; + if (majorInterval == 0) + { + // No major lines, simply draw all lines + for (int minorIndex = minorLo; minorIndex != minorHi + minorStep; minorIndex += minorStep) + { + const int16_t pos = (valueToScreenQ5(graph, minorInterval * minorIndex) - lw2Q5minor).round(); + const int16_t graphPos = pos - getGraphAreaStartPos(graph); + if (graphPos + lineWidth >= 0 && graphPos < getGraphAreaEndPos(graph)) + { + drawLine(invalidRect, start, length, pos, lineWidth, a); + } + } + } + else + { + const int majorLo = (rangeMin / majorInterval) - margin; + const int majorHi = (rangeMax / majorInterval) + margin; + const int majorStep = majorLo < majorHi ? +1 : -1; + int majorIndex = majorLo; + int16_t majorCoord = valueToScreenQ5(graph, majorInterval * majorIndex).round(); + int minorIndex = minorLo; + int16_t minorCoord = valueToScreenQ5(graph, minorInterval * minorIndex).round(); + for (;;) + { + // Draw minor lines up to the major line + while (minorCoord < majorCoord) + { + const int16_t pos = (valueToScreenQ5(graph, minorInterval * minorIndex) - lw2Q5minor).round(); + const int16_t graphPos = pos - getGraphAreaStartPos(graph); + if (graphPos + lineWidth >= 0 && graphPos < getGraphAreaEndPos(graph)) + { + drawLine(invalidRect, start, length, pos, lineWidth, a); + } + minorIndex += minorStep; + minorCoord = valueToScreenQ5(graph, minorInterval * minorIndex).round(); + } + // Advance minor past the major line we are about to draw + while (minorCoord <= majorCoord) + { + minorIndex += minorStep; + minorCoord = valueToScreenQ5(graph, minorInterval * minorIndex).round(); + } + if (majorCoord <= minorCoord) + { + majorIndex += majorStep; + if (majorIndex == majorHi + majorStep) + { + break; + } + majorCoord = valueToScreenQ5(graph, majorInterval * majorIndex).round(); + } + } + } + } +} + +void GraphElementGridBase::drawLine(const Rect& invalidatedArea, int16_t start, int16_t length, int16_t pos, int16_t width, uint8_t a) const +{ + Rect r = lineRect(start, length, pos, width); + normalizeRect(r); + r &= invalidatedArea; + if (!r.isEmpty()) + { + translateRectToAbsolute(r); + HAL::lcd().fillRect(r, color, a); + } +} + +bool GraphElementArea::drawCanvasWidget(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + if (graph->getUsedCapacity() <= 1) + { + return true; // Nothing to draw, everything is fine! + } + + int16_t indexMin; + int16_t indexMax; + if (!xScreenRangeToIndexRange(graph, invalidatedArea.x, invalidatedArea.right(), indexMin, indexMax)) + { + return true; // Nothing to draw, everything is fine! + } + + const int16_t gapIndex = graph->getGapBeforeIndex(); + const int baseline = convertToGraphScaleY(graph, yBaseline, dataScale); + const CWRUtil::Q5 screenYbaseQ5 = roundQ5(valueToScreenYQ5(graph, baseline)); + CWRUtil::Q5 screenXQ5; + if (indexMin + 1 == gapIndex) + { + if (indexMin > 0) + { + indexMin--; // Draw the last line segment before the gap + } + else + { + indexMin++; // Do not draw a 1 segment line (a "dot") + } + } + + Rect invalidRect = Rect(graph->getGraphAreaPaddingLeft(), graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidth(), graph->getGraphAreaHeight()) & invalidatedArea; + Canvas canvas(this, invalidRect); + canvas.moveTo(roundQ5(indexToScreenXQ5(graph, indexMin)), screenYbaseQ5); + for (int16_t index = indexMin; index <= indexMax; index++) + { + if (index == gapIndex) + { + canvas.lineTo(screenXQ5, screenYbaseQ5); + screenXQ5 = roundQ5(indexToScreenXQ5(graph, index)); + canvas.lineTo(screenXQ5, screenYbaseQ5); + } + else + { + screenXQ5 = roundQ5(indexToScreenXQ5(graph, index)); + } + canvas.lineTo(screenXQ5, roundQ5(indexToScreenYQ5(graph, index))); + } + canvas.lineTo(screenXQ5, screenYbaseQ5); + return canvas.render(graph->getAlpha()); +} + +void GraphElementArea::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + const int baseline = convertToGraphScaleY(graph, yBaseline, dataScale); + const CWRUtil::Q5 screenYbaseQ5 = roundQ5(valueToScreenYQ5(graph, baseline)); + CWRUtil::Q5 screenXminQ5 = indexToScreenXQ5(graph, index); + CWRUtil::Q5 screenXmaxQ5 = screenXminQ5; + CWRUtil::Q5 screenYminQ5 = indexToScreenYQ5(graph, index); + CWRUtil::Q5 screenYmaxQ5 = screenYminQ5; + + if (index > 0) + { + screenXminQ5 = indexToScreenXQ5(graph, index - 1); + const CWRUtil::Q5 screenYnewQ5 = indexToScreenYQ5(graph, index - 1); + screenYminQ5 = MIN(screenYminQ5, screenYnewQ5); + screenYmaxQ5 = MAX(screenYmaxQ5, screenYnewQ5); + } + if (index < graph->getUsedCapacity() - 1) + { + screenXmaxQ5 = indexToScreenXQ5(graph, index + 1); + const CWRUtil::Q5 screenYnewQ5 = indexToScreenYQ5(graph, index + 1); + screenYminQ5 = MIN(screenYminQ5, screenYnewQ5); + screenYmaxQ5 = MAX(screenYmaxQ5, screenYnewQ5); + } + screenYminQ5 = MIN(screenYminQ5, screenYbaseQ5); + screenYmaxQ5 = MAX(screenYmaxQ5, screenYbaseQ5); + Rect dirty(rectFromQ5Coordinates(screenXminQ5, screenYminQ5, screenXmaxQ5, screenYmaxQ5)); + dirty = dirty & Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()); + invalidateRect(dirty); +} + +bool GraphElementLine::drawCanvasWidget(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + if (graph->getUsedCapacity() <= 1) + { + return true; // Nothing to draw, everything is fine! + } + + const CWRUtil::Q5 lineWidthQ5 = CWRUtil::toQ5(lineWidth); + const uint16_t lineWidthHalf = CWRUtil::Q5(((int)lineWidthQ5 + 1) / 2).ceil(); + int16_t indexMin; + int16_t indexMax; + if (!xScreenRangeToIndexRange(graph, invalidatedArea.x - lineWidthHalf, invalidatedArea.right() + lineWidthHalf, indexMin, indexMax)) + { + return true; // Nothing to draw, everything is fine! + } + + Rect invalidRect = Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()) & invalidatedArea; + Canvas canvas(this, invalidRect); + const int16_t gapIndex = graph->getGapBeforeIndex(); + if (gapIndex <= 0 || gapIndex <= indexMin || gapIndex > indexMax) + { + drawIndexRange(canvas, graph, indexMin, indexMax); + } + else + { + drawIndexRange(canvas, graph, indexMin, gapIndex - 1); + drawIndexRange(canvas, graph, gapIndex, indexMax); + } + return canvas.render(graph->getAlpha()); +} + +void GraphElementLine::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + CWRUtil::Q5 lineWidthQ5 = CWRUtil::toQ5(lineWidth); + Rect dirty(rectAround(indexToScreenXQ5(graph, index), indexToScreenYQ5(graph, index), lineWidthQ5)); + if (index > 0) + { + Rect other(rectAround(indexToScreenXQ5(graph, index - 1), indexToScreenYQ5(graph, index - 1), lineWidthQ5)); + dirty.expandToFit(other); + } + if (index < graph->getUsedCapacity() - 1) + { + Rect other(rectAround(indexToScreenXQ5(graph, index + 1), indexToScreenYQ5(graph, index + 1), lineWidthQ5)); + dirty.expandToFit(other); + } + dirty = dirty & Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()); + invalidateRect(dirty); +} + +void GraphElementLine::drawIndexRange(Canvas& canvas, const AbstractDataGraph* graph, int16_t indexMin, int16_t indexMax) const +{ + if (indexMin == indexMax) + { + return; + } + + const CWRUtil::Q5 lineWidthQ5 = CWRUtil::toQ5(lineWidth); + + CWRUtil::Q5 screenXstartQ5 = roundQ5(indexToScreenXQ5(graph, indexMin)); + CWRUtil::Q5 screenYstartQ5 = roundQ5(indexToScreenYQ5(graph, indexMin)); + canvas.moveTo(screenXstartQ5, screenYstartQ5); + int16_t index = indexMin; + int16_t advance = 1; + do + { + if (index == indexMax) + { + advance = -1; + } + index += advance; + const CWRUtil::Q5 screenXendQ5 = roundQ5(indexToScreenXQ5(graph, index)); + const CWRUtil::Q5 screenYendQ5 = roundQ5(indexToScreenYQ5(graph, index)); + CWRUtil::Q5 dxQ5 = screenXendQ5 - screenXstartQ5; + CWRUtil::Q5 dyQ5 = screenYendQ5 - screenYstartQ5; + const CWRUtil::Q5 dQ5 = CWRUtil::length(dxQ5, dyQ5); + if (dQ5) + { + dyQ5 = CWRUtil::muldivQ5(lineWidthQ5, dyQ5, dQ5) / 2; + dxQ5 = CWRUtil::muldivQ5(lineWidthQ5, dxQ5, dQ5) / 2; + canvas.lineTo(screenXstartQ5 - dyQ5, screenYstartQ5 + dxQ5); + canvas.lineTo(screenXendQ5 - dyQ5, screenYendQ5 + dxQ5); + screenXstartQ5 = screenXendQ5; + screenYstartQ5 = screenYendQ5; + } + } while (index > indexMin); +} + +void GraphElementVerticalGapLine::draw(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + const int16_t gapIndex = graph->getGapBeforeIndex(); + const uint8_t a = LCD::div255(getAlpha() * graph->getAlpha()); + if (gapIndex == 0 || a == 0) + { + return; + } + + const int16_t screenXmin = indexToScreenXQ5(graph, gapIndex - 1).round(); + int16_t screenXmax = screenXmin + lineWidth; + if (lineWidth == 0) + { + screenXmax = indexToScreenXQ5(graph, gapIndex).round(); + } + Rect r(screenXmin, graph->getGraphAreaPaddingTop(), screenXmax - screenXmin, graph->getGraphAreaHeight()); + normalizeRect(r); + r &= invalidatedArea; + if (!r.isEmpty()) + { + translateRectToAbsolute(r); + HAL::lcd().fillRect(r, color, a); + } +} + +void GraphElementVerticalGapLine::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + invalidateIndex(graph, graph->getGapBeforeIndex()); + invalidateIndex(graph, index); +} + +void GraphElementVerticalGapLine::invalidateIndex(const AbstractDataGraph* graph, int16_t index) const +{ + if (index > 0) + { + const int16_t screenXmin = indexToScreenXQ5(graph, index - 1).round(); + int16_t screenXmax = screenXmin + lineWidth; + if (lineWidth == 0) + { + screenXmax = indexToScreenXQ5(graph, index).round(); + } + Rect dirty(screenXmin, graph->getGraphAreaPaddingTop(), screenXmax - screenXmin, graph->getGraphAreaHeight()); + normalizeRect(dirty); + invalidateRect(dirty); + } +} + +void GraphElementHistogram::draw(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + const uint8_t a = LCD::div255(getAlpha() * graph->getAlpha()); + if (graph->getUsedCapacity() == 0 || barWidth == 0 || a == 0) + { + return; // Nothing to draw, everything is fine! + } + + const int baseline = convertToGraphScaleY(graph, yBaseline, dataScale); + const CWRUtil::Q5 barOffsetQ5 = CWRUtil::toQ5(barOffset); + const CWRUtil::Q5 barWidthQ5 = CWRUtil::toQ5(barWidth); + const CWRUtil::Q5 barWidthHalfQ5 = CWRUtil::Q5(((int)barWidthQ5 + 1) / 2); + const int16_t barWidthHalf = barWidthHalfQ5.ceil(); + const int16_t screenYzero = valueToScreenYQ5(graph, baseline).round(); + int16_t indexMin; + int16_t indexMax; + if (!xScreenRangeToIndexRange(graph, invalidatedArea.x + barOffset - barWidthHalf, invalidatedArea.right() + barOffset + barWidthHalf, indexMin, indexMax)) + { + return; // Nothing to draw, everything is fine! + } + + Rect invalidRect = Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()) & invalidatedArea; + for (int16_t index = indexMin; index <= indexMax; index++) + { + const int16_t screenX = (indexToScreenXQ5(graph, index) + barOffsetQ5 - barWidthHalfQ5).round(); + const int16_t screenY = indexToScreenYQ5(graph, index).round(); + Rect r(screenX, screenY, barWidth, screenYzero - screenY); + normalizeRect(r); + r &= invalidRect; + if (!r.isEmpty()) + { + translateRectToAbsolute(r); + HAL::lcd().fillRect(r, color, a); + } + } +} + +void GraphElementHistogram::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + const CWRUtil::Q5 screenXQ5 = indexToScreenXQ5(graph, index); + const CWRUtil::Q5 barWidthHalfQ5 = CWRUtil::Q5((int)CWRUtil::toQ5(barWidth) + 1) / 2; + const CWRUtil::Q5 barOffsetQ5 = CWRUtil::toQ5(barOffset); + const int baseline = convertToGraphScaleY(graph, yBaseline, dataScale); + Rect dirty(rectFromQ5Coordinates(screenXQ5 + barOffsetQ5 - barWidthHalfQ5, indexToScreenYQ5(graph, index), screenXQ5 + barOffsetQ5 + barWidthHalfQ5, valueToScreenYQ5(graph, baseline))); + dirty = dirty & Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()); + invalidateRect(dirty); +} + +void GraphElementBoxes::draw(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + const uint8_t a = LCD::div255(getAlpha() * graph->getAlpha()); + if (graph->getUsedCapacity() == 0 || boxWidth == 0 || a == 0) + { + return; // Nothing to draw, everything is fine! + } + + const CWRUtil::Q5 boxWidthQ5 = CWRUtil::toQ5(boxWidth); + const CWRUtil::Q5 boxWidthHalfQ5 = boxWidthQ5 / 2; + const uint16_t boxWidthHalf = CWRUtil::Q5(((int)boxWidthQ5 + 1) / 2).ceil(); + int16_t indexMin; + int16_t indexMax; + if (!xScreenRangeToIndexRange(graph, invalidatedArea.x - boxWidthHalf, invalidatedArea.right() + boxWidthHalf, indexMin, indexMax)) + { + return; // Nothing to draw, everything is fine! + } + + for (int16_t index = indexMin; index <= indexMax; index++) + { + if (isCenterInvisible(graph, index)) + { + continue; + } + const CWRUtil::Q5 screenXQ5 = indexToScreenXQ5(graph, index); + const CWRUtil::Q5 screenYQ5 = indexToScreenYQ5(graph, index); + Rect r((screenXQ5 - boxWidthHalfQ5).round(), (screenYQ5 - boxWidthHalfQ5).round(), boxWidth, boxWidth); + r &= invalidatedArea; + if (!r.isEmpty()) + { + translateRectToAbsolute(r); + HAL::lcd().fillRect(r, color, a); + } + } +} + +void GraphElementBoxes::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + if (isCenterInvisible(graph, index)) + { + return; + } + const CWRUtil::Q5 boxWidthQ5 = CWRUtil::toQ5(boxWidth); + const CWRUtil::Q5 boxWidthHalfQ5 = boxWidthQ5 / 2; + const CWRUtil::Q5 screenXQ5 = indexToScreenXQ5(graph, index); + const CWRUtil::Q5 screenYQ5 = indexToScreenYQ5(graph, index); + Rect dirty((screenXQ5 - boxWidthHalfQ5).round(), (screenYQ5 - boxWidthHalfQ5).round(), boxWidth, boxWidth); + invalidateRect(dirty); +} + +bool GraphElementDots::drawCanvasWidget(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + if (graph->getUsedCapacity() == 0) + { + return true; // Nothing to draw, everything is fine! + } + + const CWRUtil::Q5 dotWidthQ5 = CWRUtil::toQ5(dotWidth); + const CWRUtil::Q5 dotWidth3Q5 = CWRUtil::muldivQ5(dotWidthQ5, CWRUtil::toQ5(3), CWRUtil::toQ5(10)); + const CWRUtil::Q5 dotWidth4Q5 = CWRUtil::muldivQ5(dotWidthQ5, CWRUtil::toQ5(4), CWRUtil::toQ5(10)); + const CWRUtil::Q5 dotWidth5Q5 = CWRUtil::muldivQ5(dotWidthQ5, CWRUtil::toQ5(5), CWRUtil::toQ5(26)); + const CWRUtil::Q5 dotWidth12Q5 = CWRUtil::muldivQ5(dotWidthQ5, CWRUtil::toQ5(12), CWRUtil::toQ5(26)); + const CWRUtil::Q5 dotWidth2Q5 = CWRUtil::muldivQ5(dotWidthQ5, CWRUtil::toQ5(1), CWRUtil::toQ5(2)); + const uint16_t dotWidthHalf = CWRUtil::Q5(((int)dotWidthQ5 + 1) / 2).ceil(); // Round up + int16_t indexMin; + int16_t indexMax; + if (!xScreenRangeToIndexRange(graph, invalidatedArea.x - dotWidthHalf, invalidatedArea.right() + dotWidthHalf, indexMin, indexMax)) + { + return true; + } + + const bool bigDots = (dotWidth > 6); + Canvas canvas(this, invalidatedArea); + for (int16_t index = indexMin; index <= indexMax; index++) + { + if (isCenterInvisible(graph, index)) + { + continue; + } + const CWRUtil::Q5 screenXcenterQ5 = roundQ5(indexToScreenXQ5(graph, index)); + const CWRUtil::Q5 screenYcenterQ5 = roundQ5(indexToScreenYQ5(graph, index)); + Rect dirty(rectAround(screenXcenterQ5, screenYcenterQ5, dotWidthQ5) & invalidatedArea); + if (!dirty.isEmpty()) + { + if (bigDots) + { + canvas.moveTo(screenXcenterQ5 - dotWidth2Q5, screenYcenterQ5); + canvas.lineTo(screenXcenterQ5 - dotWidth12Q5, screenYcenterQ5 - dotWidth5Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth4Q5, screenYcenterQ5 - dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth3Q5, screenYcenterQ5 - dotWidth4Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth5Q5, screenYcenterQ5 - dotWidth12Q5); + canvas.lineTo(screenXcenterQ5, screenYcenterQ5 - dotWidth2Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth5Q5, screenYcenterQ5 - dotWidth12Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth3Q5, screenYcenterQ5 - dotWidth4Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth4Q5, screenYcenterQ5 - dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth12Q5, screenYcenterQ5 - dotWidth5Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth2Q5, screenYcenterQ5); + canvas.lineTo(screenXcenterQ5 + dotWidth12Q5, screenYcenterQ5 + dotWidth5Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth4Q5, screenYcenterQ5 + dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth3Q5, screenYcenterQ5 + dotWidth4Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth5Q5, screenYcenterQ5 + dotWidth12Q5); + canvas.lineTo(screenXcenterQ5, screenYcenterQ5 + dotWidth2Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth5Q5, screenYcenterQ5 + dotWidth12Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth3Q5, screenYcenterQ5 + dotWidth4Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth4Q5, screenYcenterQ5 + dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth12Q5, screenYcenterQ5 + dotWidth5Q5); + } + else + { + canvas.moveTo(screenXcenterQ5 - dotWidth2Q5, screenYcenterQ5); + canvas.lineTo(screenXcenterQ5 - dotWidth4Q5, screenYcenterQ5 - dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth3Q5, screenYcenterQ5 - dotWidth4Q5); + canvas.lineTo(screenXcenterQ5, screenYcenterQ5 - dotWidth2Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth3Q5, screenYcenterQ5 - dotWidth4Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth4Q5, screenYcenterQ5 - dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth2Q5, screenYcenterQ5); + canvas.lineTo(screenXcenterQ5 + dotWidth4Q5, screenYcenterQ5 + dotWidth3Q5); + canvas.lineTo(screenXcenterQ5 + dotWidth3Q5, screenYcenterQ5 + dotWidth4Q5); + canvas.lineTo(screenXcenterQ5, screenYcenterQ5 + dotWidth2Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth3Q5, screenYcenterQ5 + dotWidth4Q5); + canvas.lineTo(screenXcenterQ5 - dotWidth4Q5, screenYcenterQ5 + dotWidth3Q5); + } + } + } + return canvas.render(graph->getAlpha()); +} + +void GraphElementDots::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + if (isCenterInvisible(graph, index)) + { + return; + } + Rect dirty(rectAround(indexToScreenXQ5(graph, index), indexToScreenYQ5(graph, index), CWRUtil::toQ5(dotWidth))); + dirty = dirty & Rect(0, graph->getGraphAreaPaddingTop(), graph->getGraphAreaWidthIncludingPadding(), graph->getGraphAreaHeight()); + invalidateRect(dirty); +} + +bool GraphElementDiamonds::drawCanvasWidget(const Rect& invalidatedArea) const +{ + const AbstractDataGraph* graph = getGraph(); + if (graph->getUsedCapacity() == 0) + { + return true; // Nothing to draw, everything is fine! + } + + const CWRUtil::Q5 diamondWidthQ5 = CWRUtil::toQ5(diamondWidth); + const CWRUtil::Q5 dotWidthHalfQ5 = diamondWidthQ5 / 2; + const uint16_t dotWidthHalf = CWRUtil::Q5(((int)diamondWidthQ5 + 1) / 2).ceil(); // Round up + int16_t indexMin; + int16_t indexMax; + if (!xScreenRangeToIndexRange(graph, invalidatedArea.x - dotWidthHalf, invalidatedArea.right() + dotWidthHalf, indexMin, indexMax)) + { + return true; + } + + Canvas canvas(this, invalidatedArea); + for (int16_t index = indexMin; index <= indexMax; index++) + { + if (isCenterInvisible(graph, index)) + { + continue; + } + const CWRUtil::Q5 screenXcenterQ5 = roundQ5(indexToScreenXQ5(graph, index)); + const CWRUtil::Q5 screenYcenterQ5 = roundQ5(indexToScreenYQ5(graph, index)); + const Rect dirty(rectAround(screenXcenterQ5, screenYcenterQ5, diamondWidthQ5) & invalidatedArea); + if (!dirty.isEmpty()) + { + canvas.moveTo(screenXcenterQ5 - dotWidthHalfQ5, screenYcenterQ5); + canvas.lineTo(screenXcenterQ5, screenYcenterQ5 - dotWidthHalfQ5); + canvas.lineTo(screenXcenterQ5 + dotWidthHalfQ5, screenYcenterQ5); + canvas.lineTo(screenXcenterQ5, screenYcenterQ5 + dotWidthHalfQ5); + } + } + return canvas.render(graph->getAlpha()); +} + +void GraphElementDiamonds::invalidateGraphPointAt(int16_t index) +{ + const AbstractDataGraph* graph = getGraph(); + if (isCenterInvisible(graph, index)) + { + return; + } + Rect dirty(rectAround(indexToScreenXQ5(graph, index), indexToScreenYQ5(graph, index), CWRUtil::toQ5(diamondWidth))); + invalidateRect(dirty); +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.cpp new file mode 100644 index 0000000..50f83ec --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphLabels.cpp @@ -0,0 +1,334 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include +#include +#include +#include + +namespace touchgfx +{ + +void GraphLabelsBase::draw(const Rect& invalidatedArea) const +{ + if (!labelTypedText.hasValidId()) + { + return; + } + const Font* fontToDraw = labelTypedText.getFont(); + if (!fontToDraw) + { + return; + } + + const AbstractDataGraph* graph = getGraph(); + const uint8_t a = LCD::div255(getAlpha() * graph->getAlpha()); + if (a == 0) + { + return; + } + + const int minorInterval = getCorrectlyScaledLabelInterval(graph); + const int majorInterval = getCorrectlyScaledMajorInterval(graph); + + if (majorInterval == 0 && minorInterval == 0) + { + drawString(invalidatedArea, fontToDraw, graph, 0, 0, a); + } + else if (minorInterval > 0) + { + int rangeMin = getGraphRangeMinScaled(graph); + int rangeMax = getGraphRangeMaxScaled(graph); + if (rangeMin > rangeMax) + { + const int tmp = rangeMin; + rangeMin = rangeMax; + rangeMax = tmp; + } + if ((rangeMax - rangeMin) / minorInterval > 100) + { + return; // Too many labels + } + drawIndexRange(invalidatedArea, fontToDraw, graph, rangeMin, rangeMax, minorInterval, majorInterval, a); + } +} + +void GraphLabelsBase::drawIndexRange(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int rangeMin, const int rangeMax, const int minorInterval, const int majorInterval, const uint8_t a) const +{ + if (minorInterval == 0) + { + if ((0 >= rangeMin && 0 <= rangeMax) || (0 >= rangeMax && 0 <= rangeMin)) + { + drawString(invalidatedArea, fontToDraw, graph, 0, 0, a); + } + return; + } + + const int minorLo = (int)(rangeMin / minorInterval) - 1; + const int minorHi = (int)(rangeMax / minorInterval) + 1; + if (majorInterval == 0) + { + for (int minorIndex = minorLo; minorIndex != minorHi + 1; minorIndex++) + { + const int minorValue = (int)(minorInterval * minorIndex); + if ((minorValue >= rangeMin && minorValue <= rangeMax) || (minorValue >= rangeMax && minorValue <= rangeMin)) + { + drawString(invalidatedArea, fontToDraw, graph, minorValue, labelInterval * minorIndex, a); + } + } + } + else + { + const int majorLo = (int)(rangeMin / majorInterval) - 1; + const int majorHi = (int)(rangeMax / majorInterval) + 1; + int majorIndex = majorLo; + int majorValue = majorInterval * majorIndex; + int minorIndex = minorLo; + int minorValue = minorInterval * minorIndex; + for (;;) + { + // Draw strings up to the major + while (minorValue < majorValue) + { + if ((minorValue >= rangeMin && minorValue <= rangeMax) || (minorValue >= rangeMax && minorValue <= rangeMin)) + { + drawString(invalidatedArea, fontToDraw, graph, minorValue, labelInterval * minorIndex, a); + } + minorIndex++; + minorValue += minorInterval; + } + // Advance minor past the major we are about to draw + while (minorValue <= majorValue) + { + minorIndex++; + minorValue += minorInterval; + } + if (majorValue < minorValue) + { + majorIndex++; + if (majorIndex == majorHi + 1) + { + break; + } + majorValue += majorInterval; + } + } + } +} + +void GraphLabelsBase::formatLabel(Unicode::UnicodeChar* buffer, int16_t bufferSize, int label, int decimals, Unicode::UnicodeChar decimalPoint, int scale) const +{ + int length = 0; + if (label < 0 && length < bufferSize - 1) + { + buffer[length++] = '-'; + label = -label; + } + if (decimals == 0) + { + Unicode::snprintf(buffer + length, bufferSize - length, "%d", (label + scale / 2) / scale); + } + else if (decimals > 0) + { + Unicode::snprintf(buffer + length, bufferSize - length, "%d", label / scale); + length = Unicode::strlen(buffer); + if (length < bufferSize - 1) + { + buffer[length++] = decimalPoint; + int remainder = label % scale; + for (int i = 0; i < decimals && length < bufferSize - 1; i++) + { + remainder *= 10; + if (i == decimals - 1 || length == bufferSize - 1) + { + remainder += scale / 2; // Rounding on the last (visible) digit + } + const int digit = (remainder / scale); + buffer[length++] = (Unicode::UnicodeChar)('0' + digit); + remainder %= scale; + } + buffer[length] = (Unicode::UnicodeChar)0; + } + } +} + +void GraphLabelsX::invalidateGraphPointAt(int16_t index) +{ + if (!labelTypedText.hasValidId()) + { + return; + } + const Font* fontToDraw = labelTypedText.getFont(); + if (!fontToDraw) + { + return; + } + + const AbstractDataGraph* graph = getGraph(); + const uint8_t a = LCD::div255(getAlpha() * graph->getAlpha()); + if (a == 0) + { + return; + } + + const int scaledIndex = graph->int2scaledX(index); + const int minorInterval = getCorrectlyScaledLabelInterval(graph); + const int majorInterval = getCorrectlyScaledMajorInterval(graph); + + const bool isOnMinor = (minorInterval > 0 && scaledIndex == minorInterval * (int)(scaledIndex / minorInterval)); + const bool isOnMajor = (majorInterval > 0 && scaledIndex == majorInterval * (int)(scaledIndex / majorInterval)); + if ((majorInterval == 0 && minorInterval == 0 && scaledIndex == 0) || (isOnMinor && !isOnMajor)) + { + Unicode::UnicodeChar wildcard[20]; + const int labelScaled = (minorInterval == 0) ? 0 : (scaledIndex / minorInterval) * labelInterval; + formatLabel(wildcard, 20, getIndexToXAxis(graph, scaledIndex, labelScaled), labelDecimals, labelDecimalPoint, dataScale); + // Adjust to make label centered + uint16_t labelWidth; + if (labelRotation == TEXT_ROTATE_0 || labelRotation == TEXT_ROTATE_180) + { + labelWidth = fontToDraw->getStringWidth(labelTypedText.getText(), wildcard); + } + else + { + labelWidth = fontToDraw->getMaxTextHeight(labelTypedText.getText(), wildcard) * fontToDraw->getNumberOfLines(labelTypedText.getText(), wildcard) + fontToDraw->getSpacingAbove(labelTypedText.getText(), wildcard); + } + Rect dirty((graph->getGraphAreaMarginLeft() + valueToScreenXQ5(graph, scaledIndex).round()) - labelWidth / 2, 0, labelWidth, getHeight()); + invalidateRect(dirty); + } +} + +void GraphLabelsX::drawIndexRange(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int rangeMin, const int rangeMax, const int minorInterval, const int majorInterval, const uint8_t a) const +{ + const int16_t gapIndex = graph->getGapBeforeIndex(); + if (gapIndex <= 0 || gapIndex <= rangeMin || gapIndex > rangeMax) + { + GraphLabelsBase::drawIndexRange(invalidatedArea, fontToDraw, graph, rangeMin, rangeMax, minorInterval, majorInterval, a); + } + else + { + GraphLabelsBase::drawIndexRange(invalidatedArea, fontToDraw, graph, rangeMin, (int)gapIndex - 1, minorInterval, majorInterval, a); + GraphLabelsBase::drawIndexRange(invalidatedArea, fontToDraw, graph, (int)gapIndex, rangeMax, minorInterval, majorInterval, a); + } +} + +void GraphLabelsX::drawString(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int valueScaled, const int labelScaled, const uint8_t a) const +{ + const int16_t labelX = valueToScreenXQ5(graph, valueScaled).round() - graph->getGraphAreaPaddingLeft(); + if (labelX < 0 || labelX >= graph->getGraphAreaWidth()) + { + return; + } + + Unicode::UnicodeChar wildcard[20]; + formatLabel(wildcard, 20, getIndexToXAxis(graph, valueScaled, labelScaled), labelDecimals, labelDecimalPoint, graph->getScaleX()); + // Adjust to make label centered + uint16_t labelWidth; + if (labelRotation == TEXT_ROTATE_0 || labelRotation == TEXT_ROTATE_180) + { + labelWidth = fontToDraw->getStringWidth(labelTypedText.getText(), wildcard); + } + else + { + labelWidth = fontToDraw->getMaxTextHeight(labelTypedText.getText(), wildcard) * fontToDraw->getNumberOfLines(labelTypedText.getText(), wildcard) + fontToDraw->getSpacingAbove(labelTypedText.getText(), wildcard); + } + Rect labelRect((graph->getGraphAreaMarginLeft() + valueToScreenXQ5(graph, valueScaled).round()) - labelWidth / 2, 0, labelWidth, getHeight()); + + Rect dirty = labelRect & invalidatedArea; + if (!dirty.isEmpty()) + { + dirty.x -= labelRect.x; + dirty.y -= labelRect.y; + translateRectToAbsolute(labelRect); + LCD::StringVisuals visuals(fontToDraw, color, a, labelTypedText.getAlignment(), 0, labelRotation, labelTypedText.getTextDirection(), 0, WIDE_TEXT_NONE); + HAL::lcd().drawString(labelRect, dirty, visuals, labelTypedText.getText(), wildcard, 0); + } +} + +void GraphLabelsY::drawString(const Rect& invalidatedArea, const Font* fontToDraw, const AbstractDataGraph* graph, const int valueScaled, const int labelScaled, const uint8_t a) const +{ + const int16_t labelCoord = valueToScreenYQ5(graph, valueScaled).round() - graph->getGraphAreaPaddingTop(); + if (labelCoord < 0 || labelCoord >= graph->getGraphAreaHeight()) + { + return; + } + + Unicode::UnicodeChar wildcard[20]; + formatLabel(wildcard, 20, labelScaled, labelDecimals, labelDecimalPoint, dataScale); + + // Adjust to make label centered + uint16_t labelHeight; + if (labelRotation == TEXT_ROTATE_0 || labelRotation == TEXT_ROTATE_180) + { + labelHeight = fontToDraw->getMaxTextHeight(labelTypedText.getText(), wildcard) * fontToDraw->getNumberOfLines(labelTypedText.getText(), wildcard) + fontToDraw->getSpacingAbove(labelTypedText.getText(), wildcard); + } + else + { + labelHeight = fontToDraw->getStringWidth(labelTypedText.getText(), wildcard); + } + Rect labelRect(0, (graph->getGraphAreaMarginTop() + valueToScreenYQ5(graph, valueScaled).round()) - labelHeight / 2, getWidth(), labelHeight); + + Rect dirty = labelRect & invalidatedArea; + if (!dirty.isEmpty()) + { + dirty.x -= labelRect.x; + dirty.y -= labelRect.y; + translateRectToAbsolute(labelRect); + LCD::StringVisuals visuals(fontToDraw, color, a, labelTypedText.getAlignment(), 0, labelRotation, labelTypedText.getTextDirection(), 0, WIDE_TEXT_NONE); + HAL::lcd().drawString(labelRect, dirty, visuals, labelTypedText.getText(), wildcard, 0); + } +} + +void GraphTitle::draw(const Rect& invalidatedArea) const +{ + if (!titleTypedText.hasValidId()) + { + return; + } + const Font* fontToDraw = titleTypedText.getFont(); + if (!fontToDraw) + { + return; + } + + const uint8_t a = LCD::div255(getAlpha() * getGraph()->getAlpha()); + if (a == 0) + { + return; + } + + const uint16_t lineHeight = fontToDraw->getMaxTextHeight(titleTypedText.getText()) * fontToDraw->getNumberOfLines(titleTypedText.getText()) + fontToDraw->getSpacingAbove(titleTypedText.getText()); + + Rect labelRect(rect); + // Adjust to make label centered + if (titleRotation == TEXT_ROTATE_0 || titleRotation == TEXT_ROTATE_180) + { + labelRect.y += (labelRect.height - lineHeight) / 2; + labelRect.height = lineHeight; + } + else + { + labelRect.x += (labelRect.width - lineHeight) / 2; + labelRect.width = lineHeight; + } + + Rect dirty = labelRect & invalidatedArea; + if (!dirty.isEmpty()) + { + dirty.x -= labelRect.x; + dirty.y -= labelRect.y; + translateRectToAbsolute(labelRect); + LCD::StringVisuals visuals(fontToDraw, getColor(), a, titleTypedText.getAlignment(), 0, titleRotation, titleTypedText.getTextDirection(), 0, WIDE_TEXT_NONE); + HAL::lcd().drawString(labelRect, dirty, visuals, titleTypedText.getText(), 0, 0); + } +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.cpp new file mode 100644 index 0000000..571081b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphScroll.cpp @@ -0,0 +1,63 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ + +void GraphScrollData::clear() +{ + DynamicDataGraph::clear(); + current = 0; +} + +int32_t GraphScrollData::indexToGlobalIndex(int16_t index) const +{ + if (usedCapacity < maxCapacity) + { + return dataIndex(index); + } + return (dataCounter - maxCapacity) + index; +} + +void GraphScrollData::beforeAddValue() +{ + if (usedCapacity == maxCapacity) + { + invalidateAllXAxisPoints(); + } +} + +int16_t GraphScrollData::addValue(int value) +{ + const bool graphFull = usedCapacity == maxCapacity; + const int16_t index = current++; + current %= maxCapacity; + if (index == usedCapacity) + { + usedCapacity++; + } + yValues[index] = value; + if (graphFull) + { + invalidateGraphArea(); + invalidateAllXAxisPoints(); + } + else + { + invalidateGraphPointAt(index); + } + return index; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.cpp new file mode 100644 index 0000000..6ea1811 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndClear.cpp @@ -0,0 +1,47 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ + +void GraphWrapAndClearData::clear() +{ + invalidateAllXAxisPoints(); + DynamicDataGraph::clear(); +} + +void GraphWrapAndClearData::beforeAddValue() +{ + if (usedCapacity >= maxCapacity) + { + clear(); + } +} + +int16_t GraphWrapAndClearData::addValue(int value) +{ + const bool clearGraph = (usedCapacity == 0); + const int16_t index = usedCapacity; + usedCapacity++; + yValues[dataIndex(index)] = value; + if (clearGraph) + { + // Label sizes might have grown, also invalidate new sizes + invalidateAllXAxisPoints(); + } + invalidateGraphPointAt(index); + return index; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.cpp b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.cpp new file mode 100644 index 0000000..282f1a7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/source/touchgfx/widgets/graph/GraphWrapAndOverwrite.cpp @@ -0,0 +1,91 @@ +/****************************************************************************** +* Copyright (c) 2018(-2022) STMicroelectronics. +* All rights reserved. +* +* This file is part of the TouchGFX 4.19.0 distribution. +* +* This software is licensed under terms that can be found in the LICENSE file in +* the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +*******************************************************************************/ + +#include + +namespace touchgfx +{ + +void GraphWrapAndOverwriteData::clear() +{ + DynamicDataGraph::clear(); + current = 0; +} + +int32_t GraphWrapAndOverwriteData::indexToGlobalIndex(int16_t index) const +{ + if (this->usedCapacity < this->maxCapacity) + { + return index; + } + const int16_t gapIndex = this->getGapBeforeIndex(); + if (index < gapIndex) + { + return (this->dataCounter - gapIndex) + index; + } + return ((this->dataCounter - gapIndex) - this->maxCapacity) + index; +} + +void GraphWrapAndOverwriteData::beforeAddValue() +{ + if (current == 0 && usedCapacity >= maxCapacity) + { + int xMin = getGraphRangeXMin(); + int xMax = getGraphRangeXMax(); + for (int i = xMin; i < 0; i++) + { + invalidateXAxisPointAt(i); + } + for (int i = maxCapacity; i <= xMax; i++) + { + invalidateXAxisPointAt(i); + } + } + if (usedCapacity >= maxCapacity) + { + invalidateGraphPointAt(current); + invalidateXAxisPointAt(current); + } +} + +int16_t GraphWrapAndOverwriteData::addValue(int value) +{ + const int16_t index = current++; + current %= maxCapacity; + if (index == usedCapacity) + { + usedCapacity++; + } + yValues[dataIndex(index)] = value; + setGapBeforeIndex(index + 1); + invalidateGraphPointAt(index); + if (usedCapacity >= maxCapacity) + { + invalidateXAxisPointAt(index); + } + if (index == 0 && usedCapacity >= maxCapacity) + { + int xMin = getGraphRangeXMin(); + int xMax = getGraphRangeXMax(); + for (int i = xMin; i < 0; i++) + { + invalidateXAxisPointAt(i); + } + for (int i = maxCapacity; i <= xMax; i++) + { + invalidateXAxisPointAt(i); + } + } + return index; +} + +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/tools/fontconvert/build/linux/fontconvert.out b/Middlewares/ST/touchgfx/framework/tools/fontconvert/build/linux/fontconvert.out new file mode 100644 index 0000000..d372607 Binary files /dev/null and b/Middlewares/ST/touchgfx/framework/tools/fontconvert/build/linux/fontconvert.out differ diff --git a/Middlewares/ST/touchgfx/framework/tools/fontconvert/build/win/fontconvert.out b/Middlewares/ST/touchgfx/framework/tools/fontconvert/build/win/fontconvert.out new file mode 100644 index 0000000..0c5fca7 Binary files /dev/null and b/Middlewares/ST/touchgfx/framework/tools/fontconvert/build/win/fontconvert.out differ diff --git a/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/linux/imageconvert.out b/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/linux/imageconvert.out new file mode 100644 index 0000000..628c678 Binary files /dev/null and b/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/linux/imageconvert.out differ diff --git a/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/msvs/ImageConvert.exe b/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/msvs/ImageConvert.exe new file mode 100644 index 0000000..2b3adbc Binary files /dev/null and b/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/msvs/ImageConvert.exe differ diff --git a/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/win/imageconvert.out b/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/win/imageconvert.out new file mode 100644 index 0000000..2b3adbc Binary files /dev/null and b/Middlewares/ST/touchgfx/framework/tools/imageconvert/build/win/imageconvert.out differ diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/ApplicationFontProvider.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/ApplicationFontProvider.cpp.temp new file mode 100644 index 0000000..bb92afc --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/ApplicationFontProvider.cpp.temp @@ -0,0 +1,28 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include +<% if save_flashreader %> + +touchgfx::FlashDataReader* ApplicationFontProvider::fontFlashReader = 0; +<% end %> + +touchgfx::Font* ApplicationFontProvider::getFont(touchgfx::FontId typography) +{ +<% if typographies.empty? %> + return 0; +<% else %> + switch (typography) + { +<% typographies.each_with_index do |typography, index| %> + case Typography::<%= typography.name.upcase %>: + // <%= typography.cpp_name %>_<%= typography.font_size %>_<%= typography.bpp %>bpp + return const_cast(TypedTextDatabase::getFonts()[<%= font_index(index) %>]); +<% end %> + default: + return 0; + } +<% end %> +} diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/ApplicationFontProvider.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/ApplicationFontProvider.hpp.temp new file mode 100644 index 0000000..b6c5047 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/ApplicationFontProvider.hpp.temp @@ -0,0 +1,56 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_APPLICATIONFONTPROVIDER_HPP +#define TOUCHGFX_APPLICATIONFONTPROVIDER_HPP + +#include + +namespace touchgfx +{ +class FlashDataReader; +} + +struct Typography +{ +<% typographies.each_with_index do |typography, index| %> + static const touchgfx::FontId <%= typography.name.upcase %> = <%= index %>; +<% end %> +}; + +struct TypographyFontIndex +{ +<% typographies.each_with_index do |typography, index| %> + static const touchgfx::FontId <%= typography.name.upcase %> = <%= font_index(index) %>; <%= font_comment(index) %> +<% end %> + static const uint16_t NUMBER_OF_FONTS = <%= max_font_index %>; +}; + +class ApplicationFontProvider : public touchgfx::FontProvider +{ +public: + virtual touchgfx::Font* getFont(touchgfx::FontId typography); + +<% if save_flashreader %> + static void setFlashReader(touchgfx::FlashDataReader* flashReader) + { + fontFlashReader = flashReader; + } + static touchgfx::FlashDataReader* getFlashReader() + { + return fontFlashReader; + } +private: + static touchgfx::FlashDataReader* fontFlashReader; +<% else %> + static void setFlashReader(touchgfx::FlashDataReader* /* flashReader */) + { + } + static touchgfx::FlashDataReader* getFlashReader() + { + return 0; + } +<% end %> +}; + +#endif // TOUCHGFX_APPLICATIONFONTPROVIDER_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/CachedFont.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/CachedFont.cpp.temp new file mode 100644 index 0000000..e1c5760 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/CachedFont.cpp.temp @@ -0,0 +1,55 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include + +namespace touchgfx +{ +const uint8_t* CachedFont::getPixelData(const GlyphNode* glyph) const +{ + // If glyph is cached, then data is present just after the GlyphNode + if (FontCache::isCached(glyph)) + { + const uint8_t* data = FontCache::getPixelData(glyph); + return data; + } + return flashFont->getPixelData(glyph); +} + +const GlyphNode* CachedFont::getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const +{ + // Look first in internal flash font + const GlyphNode* n = flashFont->find(unicode); + + if ((n == 0) && (cache != 0)) + { + // Now look in FontCache table + n = cache->getGlyph(unicode, fontId); + } + + // Revert to normal behaviour if still not found + if (n == 0 && unicode != 0 && unicode != '\n') + { + Unicode::UnicodeChar fallbackChar = flashFont->getFallbackChar(); + n = flashFont->find(fallbackChar); + if (n == 0) + { + n = cache->getGlyph(fallbackChar, fontId); + } + } + + if (n != 0) + { + pixelData = getPixelData(n); + bitsPerPixel = getBitsPerPixel(); + return n; + } + return (const GlyphNode*)0; +} + +int8_t CachedFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + // Kerning is not supported by Font Caching + return 0; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/CachedFont.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/CachedFont.hpp.temp new file mode 100644 index 0000000..970277a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/CachedFont.hpp.temp @@ -0,0 +1,90 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_CACHEDFONT_HPP +#define TOUCHGFX_CACHEDFONT_HPP + +#include +#include + +namespace touchgfx +{ +class CachedFont : public GeneratedFont +{ +public: + CachedFont(const struct touchgfx::BinaryFontData* data, FontId id, FontCache* _cache, const GeneratedFont* _flashFont) + : GeneratedFont(0, // GlyphNode* + data->numberOfGlyphs, + data->height, + data->pixBelowBase, + data->bitsPerPixel, + data->byteAlignRow, + data->maxLeft, + data->maxRight, + 0, // glyphDataPointer + 0, // Kerning table not used for cached font + data->fallbackChar, + data->ellipsisChar, + 0, // lsubTablePointer + 0), // contextualFormsPointer + fontId(id), + cache(_cache), + flashFont(_flashFont) + { + } + + CachedFont() + : GeneratedFont() + { + } + + using GeneratedFont::getGlyph; + + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const; + + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + + void setFontCache(FontCache& cache); + FontId getFontId() const + { + return fontId; + } + + virtual const uint16_t* getGSUBTable() const + { + if (gsubTable != 0) + { + return gsubTable; + } + return flashFont->getGSUBTable(); + } + + virtual void setGSUBTable(const uint16_t* table) + { + gsubTable = table; + } + + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + if (arabicTable != 0) + { + return arabicTable; + } + return flashFont->getContextualFormsTable(); + } + + virtual void setContextualFormsTable(const FontContextualFormsTable* table) + { + arabicTable = table; + } + +private: + FontId fontId; + FontCache* cache; + const GeneratedFont* flashFont; +}; +} // namespace touchgfx + +#endif // TOUCHGFX_CACHEDFONT_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/FontCache.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/FontCache.cpp.temp new file mode 100644 index 0000000..88da8ea --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/FontCache.cpp.temp @@ -0,0 +1,425 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +FontCache::FontCache() + : memorySize(0), memory(0), top(0), gsubStart(0), reader(0) +{ +} + +void FontCache::clear(bool keepGsubOrContextTable /* = false */) +{ + memset(fontTable, 0, sizeof(fontTable)); + + // Top is beginning of memory, no glyphs are cached yet + top = memory; + + if (!keepGsubOrContextTable) + { + // gsubStart points to end of memory (nothing loaded yet) + gsubStart = memory + memorySize; + + // Round down to 32bit address + gsubStart = (uint8_t*)((uintptr_t)gsubStart & ~(uintptr_t)0x3); + } +} + +void FontCache::setMemory(uint8_t* _memory, uint32_t size) +{ + memory = _memory; + memorySize = size; + + clear(); +} + +void FontCache::setReader(FontDataReader* _reader) +{ + reader = _reader; +} + +const GlyphNode* FontCache::getGlyph(Unicode::UnicodeChar unicode, FontId font) const +{ + GlyphNode* g = (GlyphNode*)fontTable[font].first; + while (g) + { + if (g->unicode == unicode) + { + return g; + } + GlyphNode** next = (GlyphNode**)((uint8_t*)g + SizeGlyphNode); + g = *next; + } + return 0; +} + +void FontCache::open() +{ + if (reader) + { + reader->open(); + } +} + +void FontCache::close() +{ + if (reader) + { + reader->close(); + } +} + +void FontCache::initializeCachedFont(TypedText t, CachedFont* font, bool loadGsubOrContextTable /*= false*/) +{ + // Get font index from typed text + FontId fontId = t.getFontId(); + // Reset to start of file + open(); + setPosition(0); + + assert(sizeof(touchgfx::BinaryFontData) < MAX_BUFFER_SIZE); + readData(buffer, sizeof(touchgfx::BinaryFontData)); + const struct touchgfx::BinaryFontData* binaryFontData = reinterpret_cast(buffer); + + const Font** flashFonts = TypedTextDatabase::getFonts(); + const GeneratedFont* flashFont = static_cast(flashFonts[fontId]); + *font = CachedFont(reinterpret_cast(buffer), fontId, this, flashFont); + + if (loadGsubOrContextTable && (binaryFontData->offsetToGSUB != 0)) + { + setPosition(binaryFontData->offsetToGSUB); + + const uint32_t sizeOfGSUB = (binaryFontData->offsetToArabicTable != 0 ? binaryFontData->offsetToArabicTable : binaryFontData->sizeOfFontData) - binaryFontData->offsetToGSUB; + + if (top + sizeOfGSUB < gsubStart) // Room for this GSUB table + { + uint8_t* const gsubPosition = gsubStart - sizeOfGSUB; + readData(gsubPosition, sizeOfGSUB); + font->setGSUBTable(reinterpret_cast(gsubPosition)); + gsubStart -= sizeOfGSUB; + + // Round down to 32bit address + gsubStart = (uint8_t*)((uintptr_t)gsubStart & ~(uintptr_t)0x3); + } + else + { + font->setGSUBTable(0); + } + } + + if (loadGsubOrContextTable && (binaryFontData->offsetToArabicTable != 0)) + { + setPosition(binaryFontData->offsetToArabicTable); + + const uint32_t sizeTableData = binaryFontData->sizeOfFontData - binaryFontData->offsetToArabicTable; + + if (top + sizeTableData + sizeof(FontContextualFormsTable) < gsubStart) // Room for the ContextualFormsTables + { + // Allocate FontContextualFormsTable first + gsubStart -= sizeof(FontContextualFormsTable); + // Round down to 32bit address + gsubStart = (uint8_t*)((uintptr_t)gsubStart & ~(uintptr_t)0x3); + + FontContextualFormsTable* table = (FontContextualFormsTable*)gsubStart; + font->setContextualFormsTable(table); + gsubStart -= sizeTableData; + readData(gsubStart, sizeTableData); + + // Set pointers in table + const uint16_t* const base = (const uint16_t*)gsubStart; + // First elements in binary font are offsets to arrays in 16bit words + table->contextualForms4Long = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[0]); + table->contextualForms3Long = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[1]); + table->contextualForms2Long = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[2]); + table->contextualForms0621_063a = (FontContextualFormsTable::arrayOf4UnicodesPtr)(base + base[3]); + table->contextualForms0641_064a = (FontContextualFormsTable::arrayOf4UnicodesPtr)(base + base[4]); + table->contextualForms06XX = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[5]); + table->contextualForms4LongSize = base[6]; + table->contextualForms3LongSize = base[7]; + table->contextualForms2LongSize = base[8]; + table->contextualForms06XXSize = base[9]; + } + else + { + font->setContextualFormsTable(0); + } + } + + close(); +} + +bool FontCache::cacheString(TypedText t, const Unicode::UnicodeChar* string) +{ + open(); + if (!createSortedString(string)) + { + close(); + return false; + } + const bool result = cacheSortedString(t); + close(); + return result; +} + +bool FontCache::cacheLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string) +{ + open(); + if (!createSortedLigatures(font, t, string, 0, 0)) + { + close(); + return false; + } + const bool result = cacheSortedString(t); + close(); + return result; +} + +bool FontCache::cacheSortedString(TypedText t) +{ + setPosition(8); // Skip font index and size + uint32_t glyphNodeOffset; + uint32_t dummy; + readData(&glyphNodeOffset, sizeof(uint32_t)); // offsetToTable + readData(&dummy, sizeof(uint32_t)); // offsetToKerning + readData(&glyphDataOffset, sizeof(uint32_t)); // offsetToGlyphs + readData(&dummy, sizeof(uint32_t)); // offsetToGlyphs + readData(&dummy, sizeof(uint32_t)); // offsetToArabicTable + readData(&numGlyphs, sizeof(uint16_t)); // numberOfGlyphs + + FontId fontId = t.getFontId(); // Get font index from typed text + uint32_t bpp = t.getFont()->getBitsPerPixel(); // Get BPP from standard font + + setPosition(glyphNodeOffset); // Go to glyph nodes for font + currentFileGlyphNumber = 0; + currentFileGlyphNode.unicode = 0; // Force reading of first glyph + + const Unicode::UnicodeChar* string = sortedString; + Unicode::UnicodeChar last = 0; + GlyphNode* firstNewGlyph = 0; + bool outOfMemory = false; + while (*string) + { + Unicode::UnicodeChar ch = *string; + if (ch != last) + { + if (!contains(ch, fontId)) + { + insert(ch, fontId, bpp, outOfMemory); + if (outOfMemory) + { + break; + } + if (firstNewGlyph == 0) + { + firstNewGlyph = (GlyphNode*)fontTable[fontId].last; + } + } + } + last = ch; + string++; + } + + cacheData(bpp, firstNewGlyph); + return !outOfMemory; +} + +bool FontCache::contains(Unicode::UnicodeChar unicode, FontId font) const +{ + GlyphNode* g = (GlyphNode*)fontTable[font].first; + while (g) + { + if (g->unicode == unicode) + { + return true; + } + GlyphNode** next = (GlyphNode**)((uint8_t*)g + SizeGlyphNode); + g = *next; + } + return false; +} + +void FontCache::insert(Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory) +{ + // Insert new glyphnode and glyph after last for font. + uint8_t* oldTop = top; + top = copyGlyph(top, unicode, font, bpp, outOfMemory); + + if (top == oldTop) + { + return; + } + + if (fontTable[font].last == 0) + { + // First glyph + fontTable[font].first = oldTop; + fontTable[font].last = oldTop; + } + else + { + // Set next pointer of old last glyph + uint8_t** old_next = (uint8_t**)(fontTable[font].last + SizeGlyphNode); + *old_next = oldTop; + + // Save new glyph as last glyph + fontTable[font].last = oldTop; + } +} + +uint8_t* FontCache::copyGlyph(uint8_t* top, Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory) +{ + while (currentFileGlyphNumber < numGlyphs && currentFileGlyphNode.unicode < unicode) + { + readData(¤tFileGlyphNode, sizeof(GlyphNode)); + currentFileGlyphNumber++; + } + if (currentFileGlyphNode.unicode != unicode) + { + // GlyphNode not found + return top; + } + + // GlyphNode found + uint32_t glyphSize = ((currentFileGlyphNode.width() + 1) & ~1) * currentFileGlyphNode.height() * bpp / 8; + glyphSize = (glyphSize + 3) & ~0x03; + uint32_t requiredMem = SizeGlyphNode + 4 + glyphSize; // GlyphNode + next ptr + glyph + + // Is space available before sortedString + if (top + requiredMem > (uint8_t*)sortedString) + { + outOfMemory = true; + return top; + } + + *(GlyphNode*)top = currentFileGlyphNode; + + // Clear next pointer + uint8_t** next = (uint8_t**)(top + SizeGlyphNode); + *next = 0; + top += requiredMem; + return top; +} + +void FontCache::cacheData(uint32_t bpp, GlyphNode* first) +{ + GlyphNode* gn = first; + while (gn) + { + uint8_t* p = (uint8_t*)gn; + if (gn->dataOffset != 0xFFFFFFFF) + { + p += SizeGlyphNode; + // Next pointer + p += 4; + + // Seek and copy + setPosition(glyphDataOffset + gn->dataOffset); + uint32_t glyphSize = ((gn->width() + 1) & ~1) * gn->height() * bpp / 8; + readData(p, glyphSize); + + // Mark glyphNode as cached + gn->dataOffset = 0xFFFFFFFF; + } + + GlyphNode** next = (GlyphNode**)((uint8_t*)gn + SizeGlyphNode); + gn = *next; + } +} + +bool FontCache::createSortedString(const Unicode::UnicodeChar* string) +{ + int length = Unicode::strlen(string); + // Sorted string is allocated at end of buffer + sortedString = (Unicode::UnicodeChar*)(gsubStart - (length + 1) * 2); + if ((uint8_t*)sortedString < top) + { + // Unable to allocate string buffer in end of memory + return false; + } + int n = 0; + Unicode::UnicodeChar* uc = sortedString; + while (*string) + { + *uc++ = *string++; + n++; + } + *uc = 0; + return sortSortedString(n); +} + +bool FontCache::createSortedLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string, ...) +{ + va_list pArg; + va_start(pArg, string); + TextProvider tp; + tp.initialize(string, pArg, font->getGSUBTable(), font->getContextualFormsTable()); + va_end(pArg); + Unicode::UnicodeChar ligature; + sortedString = (Unicode::UnicodeChar*)(gsubStart); + if ((uint8_t*)(sortedString - 1) < top) + { + return false; + } + *--sortedString = 0; + int n = 0; + while ((ligature = tp.getNextLigature(t.getTextDirection())) != 0) + { + if ((uint8_t*)(sortedString - 1) < top) + { + return false; + } + *--sortedString = ligature; + n++; + } + return sortSortedString(n); +} + +bool FontCache::sortSortedString(int n) +{ + Unicode::UnicodeChar* uc = sortedString; + for (int i = 0; i < n - 1; i++) + { + bool swapped = false; + for (int j = 0; j < n - i - 1; j++) + { + if (uc[j] > uc[j + 1]) + { + Unicode::UnicodeChar temp = uc[j]; + uc[j] = uc[j + 1]; + uc[j + 1] = temp; + swapped = true; + } + } + + // If no two elements were swapped by inner loop, then break + if (!swapped) + { + break; + } + } + return true; +} + +void FontCache::setPosition(uint32_t position) +{ + if (reader) + { + reader->setPosition(position); + } +} + +void FontCache::readData(void* out, uint32_t numberOfBytes) +{ + if (reader) + { + reader->readData(out, numberOfBytes); + } +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/FontCache.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/FontCache.hpp.temp new file mode 100644 index 0000000..a9ad16c --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/FontCache.hpp.temp @@ -0,0 +1,96 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_FONTCACHE_HPP +#define TOUCHGFX_FONTCACHE_HPP + +#include +#include +#include + +namespace touchgfx +{ +class CachedFont; + +class FontDataReader +{ +public: + virtual ~FontDataReader() + { + } + virtual void open() = 0; + virtual void close() = 0; + virtual void setPosition(uint32_t position) = 0; + virtual void readData(void* out, uint32_t numberOfBytes) = 0; +}; + +class FontCache +{ +public: + FontCache(); + void setReader(FontDataReader* reader); + void clear(bool keepGsubOrContextTable = false); + void setMemory(uint8_t* memory, uint32_t size); + void initializeCachedFont(TypedText t, CachedFont* font, bool loadGsubOrContextTable = false); + bool cacheString(TypedText t, const Unicode::UnicodeChar* string); + bool cacheLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string); + + const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, FontId font) const; + uint32_t getMemoryUsage() + { + return memorySize - (gsubStart - top); + } + + void open(); + void close(); + + static inline const uint8_t* getPixelData(const GlyphNode* glyph) + { + return ((const uint8_t*)glyph) + SizeGlyphNode + 4; + } + static inline bool isCached(const GlyphNode* g) + { + return g->dataOffset == 0xFFFFFFFF; + } + +private: + static const uint32_t SizeGlyphNode = 16; + + bool contains(Unicode::UnicodeChar unicode, FontId font) const; + void insert(Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory); + uint8_t* copyGlyph(uint8_t* top, Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory); + + void cacheData(uint32_t bpp, GlyphNode* first); + bool cacheSortedString(TypedText t); + bool createSortedString(const Unicode::UnicodeChar* string); + bool createSortedLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string, ...); + bool sortSortedString(int n); + + void setPosition(uint32_t position); + void readData(void* out, uint32_t numberOfBytes); + + struct + { + uint8_t* first; // First GlyphNode, glyph in cache; + uint8_t* last; // Last GlyphNode, glyph in cache; + } fontTable[MAX(TypographyFontIndex::NUMBER_OF_FONTS, 1)]; + + uint32_t memorySize; + uint8_t* memory; // Start of memory + uint8_t* top; // First unused byte + uint8_t* gsubStart; // First address of GSUB tables, allocated in the end of the cache + + FontDataReader* reader; + + Unicode::UnicodeChar* sortedString; + // Must be bigger than BinaryFontData + static const uint32_t MAX_BUFFER_SIZE = 64; + char buffer[MAX_BUFFER_SIZE]; + uint32_t glyphDataOffset; + uint16_t numGlyphs; + uint16_t currentFileGlyphNumber; + GlyphNode currentFileGlyphNode; +}; +} // namespace touchgfx + +#endif // TOUCHGFX_FONTCACHE_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/GeneratedFont.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/GeneratedFont.cpp.temp new file mode 100644 index 0000000..dd8653e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/GeneratedFont.cpp.temp @@ -0,0 +1,44 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include + +namespace touchgfx +{ +GeneratedFont::GeneratedFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataInternalFlash, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable) + : ConstFont(list, size, height, pixBelowBase, bitsPerPixel, byteAlignRow, maxLeft, maxRight, fallbackChar, ellipsisChar), + glyphData(glyphDataInternalFlash), + kerningData(kerningList), + gsubTable(gsubData), + arabicTable(formsTable) +{ +} + +const uint8_t* GeneratedFont::getPixelData(const GlyphNode* glyph) const +{ + const uint8_t* const* table = (const uint8_t* const*)glyphData; + return &(table[glyph->unicode / 2048][glyph->dataOffset]); +} + +int8_t GeneratedFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + if (!glyph || glyph->kerningTableSize == 0) + { + return 0; + } + + const KerningNode* kerndata = kerningData + glyph->kerningTablePos(); + for (uint16_t i = glyph->kerningTableSize; i > 0; i--, kerndata++) + { + if (prevChar == kerndata->unicodePrevChar) + { + return kerndata->distance; + } + if (prevChar < kerndata->unicodePrevChar) + { + break; + } + } + return 0; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/GeneratedFont.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/GeneratedFont.hpp.temp new file mode 100644 index 0000000..3b5ae56 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/GeneratedFont.hpp.temp @@ -0,0 +1,181 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_GENERATEDFONT_HPP +#define TOUCHGFX_GENERATEDFONT_HPP + +#include + +namespace touchgfx +{ +/** + * An GeneratedFont has both glyph table and glyph data placed in a flash which + * supports random access read (i.e. not a NAND flash) + * + * @see ConstFont + */ +class GeneratedFont : public ConstFont +{ +public: + /** + * Construct the GeneratedFont. + * + * @param list The array of glyphs known to this font. + * @param size The number of glyphs in list. + * @param height The height in pixels of the highest character in this font. + * @param pixBelowBase The maximum number of pixels that can be drawn below the + * baseline in this font. + * @param bitsPerPixel The number of bits per pixel in this font. + * @param byteAlignRow Are glyphs encoded using A4 format + * @param maxLeft The maximum a character extends to the left. + * @param maxRight The maximum a character extends to the right. + * @param glyphDataInternalFlash Pointer to the glyph data for the font, placed in internal + * flash. + * @param kerningList pointer to the kerning data for the font, placed in internal + * flash. + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + * @param gsubTable Pointer to GSUB table. + * @param formsTable Pointer to contextual forms table. + */ + GeneratedFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataInternalFlash, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable); + + using ConstFont::getGlyph; + + /** + * Obtains a RAM-based pointer to the pixel data for the specified glyph. + * + * @param glyph The glyph to get the pixels data of. + * + * @return The pixel data of the glyph. + */ + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + /** + * Gets the kerning distance between two characters. + * + * @param prevChar The unicode value of the previous character. + * @param glyph the glyph object for the current character. + * + * @return The kerning distance between prevChar and glyph char. + */ + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + + /** + * Gets GSUB table. + * + * @return The GSUB table or null if font has GSUB no table + */ + virtual const uint16_t* getGSUBTable() const + { + return gsubTable; + } + + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + return arabicTable; + } + +protected: + GeneratedFont() + : ConstFont(0, 0, 0, 0, 0, 0, 0, 0, 0, 0), glyphData(0), kerningData(0), gsubTable(0), arabicTable(0) + { + } + + const void* glyphData; ///< The glyphs + const KerningNode* kerningData; ///< The kerning + const uint16_t* gsubTable; ///< The GSUB tables + + const FontContextualFormsTable* arabicTable; ///< Contextual forms +}; + +struct BinaryFontData +{ + uint32_t fontIndex; // The font index (as used by TypedTextDatabase) + uint32_t sizeOfFontData; // Size of the complete BinaryFont + uint32_t offsetToTable; // GlyphNode[] + uint32_t offsetToKerning; // KerningNode[] + uint32_t offsetToGlyphs; // uint8_t[] + uint32_t offsetToGSUB; // uint16_t[] + uint32_t offsetToArabicTable; // FontContextualFormsTable + uint16_t numberOfGlyphs; // Number of glyphs in Table and Glyphs + uint16_t height; // Font height from base + uint8_t pixBelowBase; // Max pixels below base + uint8_t bitsPerPixel : 7; // Bpp + uint8_t byteAlignRow : 1; // A4/A2/A1 + uint8_t maxLeft; // The maximum a glyph extends to the left + uint8_t maxRight; // The maximum a glyph extends to the right + Unicode::UnicodeChar fallbackChar; // Fallback Character for the font + Unicode::UnicodeChar ellipsisChar; // Ellipsis Character for the font +}; + +class BinaryFont : public GeneratedFont +{ +public: + BinaryFont(const struct touchgfx::BinaryFontData* data) + : GeneratedFont((const GlyphNode*)((const uint8_t*)data + data->offsetToTable), + data->numberOfGlyphs, + data->height, + data->pixBelowBase, + data->bitsPerPixel, + data->byteAlignRow, + data->maxLeft, + data->maxRight, + 0, + (const KerningNode*)((const uint8_t*)data + data->offsetToKerning), + data->fallbackChar, + data->ellipsisChar, + (data->offsetToGSUB == 0) ? 0 : (const uint16_t*)((const uint8_t*)data + data->offsetToGSUB), + 0), + glyphData((const uint8_t*)data + data->offsetToGlyphs) + { + if (data->offsetToArabicTable > 0) + { + setupContextualTable(data); + } + } + + BinaryFont() + : GeneratedFont() + { + } + + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const + { + const uint8_t* data = (const uint8_t*)glyphData; + return &(data[glyph->dataOffset]); + } + +protected: + const uint8_t* glyphData; + FontContextualFormsTable contextualForms; + +private: + typedef const Unicode::UnicodeChar (*array5ptr)[5]; + typedef const Unicode::UnicodeChar (*array4ptr)[4]; + void setupContextualTable(const struct touchgfx::BinaryFontData* data) + { + const uint16_t* const base = (const uint16_t*)(((const uint8_t*)data) + data->offsetToArabicTable); + // First elements in binary font are offsets to arrays in 16bit words + contextualForms.contextualForms4Long = (array5ptr)(base + base[0]); + contextualForms.contextualForms3Long = (array5ptr)(base + base[1]); + contextualForms.contextualForms2Long = (array5ptr)(base + base[2]); + contextualForms.contextualForms0621_063a = (array4ptr)(base + base[3]); + contextualForms.contextualForms0641_064a = (array4ptr)(base + base[4]); + contextualForms.contextualForms06XX = (array5ptr)(base + base[5]); + contextualForms.contextualForms4LongSize = base[6]; + contextualForms.contextualForms3LongSize = base[7]; + contextualForms.contextualForms2LongSize = base[8]; + contextualForms.contextualForms06XXSize = base[9]; + arabicTable = &contextualForms; + } +}; +} // namespace touchgfx + +#endif // TOUCHGFX_GENERATEDFONT_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/LanguageXX.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/LanguageXX.cpp.temp new file mode 100644 index 0000000..8175c43 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/LanguageXX.cpp.temp @@ -0,0 +1,39 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +<% if generate_binary_files? %> +// Empty Language file +<% else %> +#include +#include + +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const uint32_t indices<%= language.capitalize %>[] TEXT_LOCATION_FLASH_ATTRIBUTE; +<% if not remap_strings? %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::Unicode::UnicodeChar texts<%= language.capitalize %>[] TEXT_LOCATION_FLASH_ATTRIBUTE; +<% end %> + +<% if remap_strings? %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const uint32_t indices<%= language.capitalize %>[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% entries.each_with_index do |entry, index| %> + <%= string_index(entry) << ((index==entries.length-1) ? '': ',') %> // <%= entry.text_id %> +<% end %> +}; +<% else %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::Unicode::UnicodeChar texts<%= language.capitalize %>[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% entries.each_with_index do |entry, index| %> + <%= (entry.int_array*',').to_s << ((index==entries.length-1) ? ' ': ',') %> // <%= entry.text_id %> +<% end %> +}; + +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const uint32_t indices<%= language.capitalize %>[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% index_acc = 0 %><% entries.each_with_index do |entry, index| %> + <%= index_acc.to_s << ((index==entries.length-1) ? ' ': ',') %> // <%= entry.text_id %><% index_acc += entry.int_array.length %> +<% end %> +}; +<% end %> +<% end %> diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TextKeysAndLanguages.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TextKeysAndLanguages.hpp.temp new file mode 100644 index 0000000..4f8778b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TextKeysAndLanguages.hpp.temp @@ -0,0 +1,27 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_TEXTKEYSANDLANGUAGES_HPP +#define TOUCHGFX_TEXTKEYSANDLANGUAGES_HPP +<% +#ENUM OF LANGUAGES +%> +enum LANGUAGES +{ +<% if !(countries.empty?) %> + <%= countries %>, +<% end %> + NUMBER_OF_LANGUAGES +}; +<% +#ENUM DEF OF TEXT_TYPES +%> +enum TEXTS +{ +<% texts.each do |text| %> + <%= text.upcase %>, +<% end %> + NUMBER_OF_TEXT_KEYS +}; + +#endif // TOUCHGFX_TEXTKEYSANDLANGUAGES_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/Texts.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/Texts.cpp.temp new file mode 100644 index 0000000..3a89f5d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/Texts.cpp.temp @@ -0,0 +1,179 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include +#include +#include +#include +#include +#include + +uint16_t touchgfx::Font::getStringWidth(const touchgfx::Unicode::UnicodeChar* text, ...) const +{ + va_list pArg; + va_start(pArg, text); + uint16_t width = getStringWidth<%= is_rtl ? 'RTL' : 'LTR' %>(TEXT_DIRECTION_LTR, text, pArg); + va_end(pArg); + return width; +} + +uint16_t touchgfx::Font::getStringWidth(touchgfx::TextDirection textDirection, const touchgfx::Unicode::UnicodeChar* text, ...) const +{ + va_list pArg; + va_start(pArg, text); + uint16_t width = getStringWidth<%= is_rtl ? 'RTL' : 'LTR' %>(textDirection, text, pArg); + va_end(pArg); + return width; +} + +touchgfx::Unicode::UnicodeChar touchgfx::TextProvider::getNextLigature(TextDirection direction) +{<% if is_rtl %> + nextCharacters.replaceAt0(unicodeConverter(direction));<% end %> + if (fontGsubTable && nextCharacters.peekChar()) + { + substituteGlyphs(); + if (nextCharacters.peekChar(1) == 0x093F) // Hindi I-matra + { + nextCharacters.replaceAt1(nextCharacters.peekChar()); + nextCharacters.replaceAt0(0x093F); + } + } + return getNextChar(); +} + +void touchgfx::TextProvider::initializeInternal() +{ + fillInputBuffer();<% if is_rtl %> + unicodeConverterInit();<% end %> +} + +void touchgfx::LCD::drawString(touchgfx::Rect widgetArea, const touchgfx::Rect& invalidatedArea, const touchgfx::LCD::StringVisuals& stringVisuals, const touchgfx::Unicode::UnicodeChar* format, ...) +{ + va_list pArg; + va_start(pArg, format); + drawString<%= is_rtl ? 'RTL' : 'LTR' %>(widgetArea, invalidatedArea, stringVisuals, format, pArg); + va_end(pArg); +} + +//Default typed text database +extern const touchgfx::TypedText::TypedTextData* const typedTextDatabaseArray[]; + +<% if generate_binary_files? %> +extern const touchgfx::Unicode::UnicodeChar EmptyLanguageTexts[]; +extern uint32_t const EmptyLanguageIndices[]; +<% else %> +<% if remap_strings? %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::Unicode::UnicodeChar texts_all_languages[] TEXT_LOCATION_FLASH_ATTRIBUTE = { + <%= all_unicodes %> +}; +<% end %> +<% countries.each do |lang| %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern uint32_t const indices<%= lang %>[] TEXT_LOCATION_FLASH_ATTRIBUTE; +<% if not remap_strings? %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::Unicode::UnicodeChar texts<%= lang %>[] TEXT_LOCATION_FLASH_ATTRIBUTE; +<% end %> +<% end %> +<% end %> + +//array holding dynamically installed languages +struct TranslationHeader +{ + uint32_t offset_to_texts; + uint32_t offset_to_indices; + uint32_t offset_to_typedtext; +}; +static const TranslationHeader* languagesArray[<%= countries.length > 0 ? countries.length : 1 %>] = { 0 }; + +//Compiled and linked in languages +static const uint32_t* const staticLanguageIndices[] = { +<% if generate_binary_files? %> + EmptyLanguageIndices +<% else %> +<% if countries.empty? %> + 0 +<% end %> +<% countries.each_with_index do |lang, index| %> + indices<%= lang %><%= (index==countries.length-1) ? '': ',' %> +<% end %> +<% end %> +}; +<% if generate_binary_files? %> +static const touchgfx::Unicode::UnicodeChar* const staticLanguageTexts[] = { + EmptyLanguageTexts +}; +<% else %> +<% if not remap_strings? %> +static const touchgfx::Unicode::UnicodeChar* const staticLanguageTexts[] = { +<% if countries.empty? %> + 0 +<% end %> +<% countries.each_with_index do |lang, index| %> + texts<%= lang %><%= (index==countries.length-1) ? '': ',' %> +<% end %> +}; +<% end %> +<% end %> + +touchgfx::LanguageId touchgfx::Texts::currentLanguage = static_cast(0); +static const touchgfx::Unicode::UnicodeChar* currentLanguagePtr = 0; +static const uint32_t* currentLanguageIndices = 0; + +void touchgfx::Texts::setLanguage(touchgfx::LanguageId id) +{ + const touchgfx::TypedText::TypedTextData* currentLanguageTypedText = 0; + if (id < <%= countries.length > 0 ? countries.length : 1 %>) + { + if (languagesArray[id] != 0) + { + // Dynamic translation is added + const TranslationHeader* translation = languagesArray[id]; + currentLanguagePtr = (const touchgfx::Unicode::UnicodeChar*)(((const uint8_t*)translation) + translation->offset_to_texts); + currentLanguageIndices = (const uint32_t*)(((const uint8_t*)translation) + translation->offset_to_indices); + currentLanguageTypedText = (const touchgfx::TypedText::TypedTextData*)(((const uint8_t*)translation) + translation->offset_to_typedtext); + } +<% if generate_binary_files? %> + else + { + // Compiled and linked empty texts and indices in typedTextData + currentLanguagePtr = staticLanguageTexts[0]; + currentLanguageIndices = staticLanguageIndices[0]; + currentLanguageTypedText = typedTextDatabaseArray[0]; + } +<% else %> + else + { + // Compiled and linked in languages +<% if remap_strings? %> + currentLanguagePtr = texts_all_languages; + currentLanguageIndices = staticLanguageIndices[id]; +<% else %> + currentLanguagePtr = staticLanguageTexts[id]; + currentLanguageIndices = staticLanguageIndices[id]; +<% end %> + currentLanguageTypedText = typedTextDatabaseArray[id]; + } +<% end %> + } + + if (currentLanguageTypedText) + { + currentLanguage = id; + touchgfx::TypedText::registerTypedTextDatabase(currentLanguageTypedText, + TypedTextDatabase::getFonts(), TypedTextDatabase::getInstanceSize()); + } +} + +void touchgfx::Texts::setTranslation(touchgfx::LanguageId id, const void* translation) +{ + languagesArray[id] = (const TranslationHeader*)translation; +} + +const touchgfx::Unicode::UnicodeChar* touchgfx::Texts::getText(TypedTextId id) const +{ + return ¤tLanguagePtr[currentLanguageIndices[id]]; +} diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TypedTextDatabase.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TypedTextDatabase.cpp.temp new file mode 100644 index 0000000..93a95f8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TypedTextDatabase.cpp.temp @@ -0,0 +1,139 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include .hpp> +#include + +<% fonts.each do |font| %> +extern touchgfx::<%= font_class_name%>& <%= font%>(); +<% end %> + +const touchgfx::Font* touchgfx_fonts[] = { +<% if fonts.empty? %> + 0 +<% end %> +<%= fonts.map { |font| " &(#{font}())" } * ",\n" +%> +}; + +<% if generate_binary_files? %> +extern const touchgfx::TypedText::TypedTextData typedText_database_EMPTY[]; +<% else %> +extern const touchgfx::TypedText::TypedTextData typedText_database_DEFAULT[]; +<% end %> +extern const touchgfx::TypedText::TypedTextData* const typedTextDatabaseArray[]; + +<% if generate_binary_files? %> +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::Unicode::UnicodeChar EmptyLanguageTexts[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% layouts.each do |layout| %> +<% typed_texts(layout).each_with_index do |entry, index| %> + <%= '0' << ((index==typed_texts(layout).length-1) ? ' ': ',') %> +<% end %> +<% break %> +<% end %> +}; + +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const uint32_t EmptyLanguageIndices[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% layouts.each do |layout| %> +<% index_acc = 0 %><% typed_texts(layout).each_with_index do |entry, index| %> + <%= index_acc.to_s << ((index==typed_texts(layout).length-1) ? ' ': ',') %><% index_acc += 1 %> +<% end %> +<% break %> +<% end %> +}; + +TEXT_LOCATION_FLASH_PRAGMA +const touchgfx::TypedText::TypedTextData typedText_database_EMPTY[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% layouts.each do |layout| %> +<% typed_texts(layout).each_with_index do |entry, index| %> + <%= ('{ 0, touchgfx::LEFT, touchgfx::TEXT_DIRECTION_LTR }').to_s << ((index==typed_texts(layout).length-1) ? ' ': ',') %> +<% end %> +<% break %> +<% end %> +}; +<% else %> +<% layouts.each do |layout| %> +TEXT_LOCATION_FLASH_PRAGMA +const touchgfx::TypedText::TypedTextData typedText_database_<%= layout %>[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% if typed_texts(layout).empty?%> + { 0, touchgfx::LEFT, touchgfx::TEXT_DIRECTION_LTR } +<% end %> +<%= typed_texts(layout).map { |typed_text| + fontIdx = fontmap["getFont_#{typed_text.typography.cpp_name}_#{typed_text.typography.font_size}_#{typed_text.typography.bpp}bpp"] + alignment = "touchgfx::#{typed_text.alignment.upcase}" + direction = "touchgfx::TEXT_DIRECTION_#{typed_text.direction.upcase}" + " { #{fontIdx}, #{alignment}, #{direction} }" + } * ",\n" +%> +}; +<% end %> +<% end %> + +TEXT_LOCATION_FLASH_PRAGMA +const touchgfx::TypedText::TypedTextData* const typedTextDatabaseArray[] TEXT_LOCATION_FLASH_ATTRIBUTE = { +<% if generate_binary_files? %> +<% text_entries.languages.each_with_index do |entry,index| %> +<% if index==text_entries.languages.length-1 %> + typedText_database_EMPTY +<% else %> + typedText_database_EMPTY, +<% end %> +<% end %> +<% else %> +<% if text_entries.languages.empty? %> + typedText_database_DEFAULT +<% end %> +<%= text_entries.languages.map { |language| + " typedText_database_#{layouts.find { |l| l == language } || 'DEFAULT'}" + } * ",\n" +%> +<% end %> +}; + +namespace TypedTextDatabase +{ +const touchgfx::TypedText::TypedTextData* getInstance(touchgfx::LanguageId id) +{ + return typedTextDatabaseArray[id]; +} + +uint16_t getInstanceSize() +{ +<% if generate_binary_files? %> + return sizeof(typedText_database_EMPTY) / sizeof(touchgfx::TypedText::TypedTextData); +<% else %> + return sizeof(typedText_database_DEFAULT) / sizeof(touchgfx::TypedText::TypedTextData); +<% end %> +} + +const touchgfx::Font** getFonts() +{ + return touchgfx_fonts; +} + +const touchgfx::Font* setFont(touchgfx::FontId fontId, const touchgfx::Font* font) +{ + const touchgfx::Font* old = touchgfx_fonts[fontId]; + touchgfx_fonts[fontId] = font; + return old; +} + +void resetFont(touchgfx::FontId fontId) +{ +<% if fonts.empty? %> + return; +<% else %> + switch (fontId) + { +<% fonts.each_with_index do |font, index| %> + case <%= index %>: + touchgfx_fonts[<%= index %>] = &(<%= font %>()); + break; +<% end %> + } +<% end %> +} +} // namespace TypedTextDatabase diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TypedTextDatabase.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TypedTextDatabase.hpp.temp new file mode 100644 index 0000000..dafd4d7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/TypedTextDatabase.hpp.temp @@ -0,0 +1,21 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_TYPEDTEXTDATABASE_HPP +#define TOUCHGFX_TYPEDTEXTDATABASE_HPP + +#include +#include + +namespace TypedTextDatabase +{ +class TypedTextData; +const touchgfx::TypedText::TypedTextData* getInstance(touchgfx::LanguageId id); +const touchgfx::TypedText::TypedTextData* getInstance(); +const touchgfx::Font** getFonts(); +const touchgfx::Font* setFont(touchgfx::FontId fontId, const touchgfx::Font*); +void resetFont(touchgfx::FontId fontId); +uint16_t getInstanceSize(); +} // namespace TypedTextDatabase + +#endif // TOUCHGFX_TYPEDTEXTDATABASE_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/UnmappedDataFont.cpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/UnmappedDataFont.cpp.temp new file mode 100644 index 0000000..f4edd3e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/UnmappedDataFont.cpp.temp @@ -0,0 +1,149 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include + +namespace touchgfx +{ +GlyphNode UnmappedDataFont::glyphNodeBuffer; + +UnmappedDataFont::UnmappedDataFont(const GlyphNode* list, const uint16_t* unicodeList, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataList, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable) + : Font(height, pixBelowBase, bitsPerPixel, byteAlignRow, maxLeft, maxRight, fallbackChar, ellipsisChar), + glyphList(list), + listSize(size), + unicodes(unicodeList), + glyphDataList(glyphDataList), + kerningData(kerningList), + gsubTable(gsubData), + arabicTable(formsTable) +{ +} + +const GlyphNode* UnmappedDataFont::getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const +{ + int index = lookupUnicode(unicode); + + if (index != -1) + { + // Read glyphNode from unmapped flash + touchgfx::FlashDataReader* const flashReader = ApplicationFontProvider::getFlashReader(); + flashReader->copyData(glyphList + index, &glyphNodeBuffer, sizeof(GlyphNode)); + + pixelData = getPixelData(const_cast(&glyphNodeBuffer)); + bitsPerPixel = getBitsPerPixel(); + return &glyphNodeBuffer; + } + return 0; +} + +const uint8_t* UnmappedDataFont::getPixelData(const GlyphNode* glyph) const +{ + const uint8_t* const* table = (const uint8_t* const*)glyphDataList; + return &(table[glyph->unicode / 2048][glyph->dataOffset]); +} + +int8_t UnmappedDataFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + if (!glyph || glyph->kerningTableSize == 0) + { + return 0; + } + + const KerningNode* kerndata = kerningData + glyph->kerningTablePos(); + for (uint16_t i = glyph->kerningTableSize; i > 0; i--, kerndata++) + { + if (prevChar == kerndata->unicodePrevChar) + { + return kerndata->distance; + } + if (prevChar < kerndata->unicodePrevChar) + { + break; + } + } + return 0; +} + +int UnmappedDataFont::lookupUnicode(uint16_t unicode) const +{ + int32_t min = 0; + int32_t max = listSize - 1; + + int32_t mid = min + (unicode - unicodes[min]); // Linear up from [min].unicode + if (mid < min) + { + // Unicode < unicodes[min] => not found + return -1; + } + if (mid > max) + { + // Linear up ends too high + mid = max - (unicodes[max] - unicode); // Linear down from [max].unicode + if (mid > max) + { + // Unicode > unicodes[max] => not found + return -1; + } + if (mid < min) + { + // Linear down ends too low, take the middle element + mid = (min + max) / 2; + } + } + while (min <= max) + { + if (unicode == unicodes[mid]) + { + // Found at [mid] + return mid; + } + if (unicode < unicodes[mid]) + { + // Unicode is in lower half + max = mid - 1; + if (max < min) + { + // Range is empty => not found + break; + } + // We adjusted max, try linear down from [max].unicode + mid = max - (unicodes[max] - unicode); + if (mid > max) + { + // Unicode > [max].unicode => not found + break; + } + if (mid < min) + { + // Linear down ends too low, take the middle element + mid = (min + max) / 2; + } + } + else + { + // Unicode is in upper half + min = mid + 1; + if (min > max) + { + // Range is empty => not found + break; + } + // We adjusted min, try linear up from [min].unicode + mid = min + (unicode - unicodes[min]); + if (mid < min) + { + // Unicode < [min].unicode => not found + break; + } + if (mid > max) + { + // Linear up ends too high, take the middle element + mid = (min + max) / 2; + } + } + } + return -1; +} +} // namespace touchgfx diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/UnmappedDataFont.hpp.temp b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/UnmappedDataFont.hpp.temp new file mode 100644 index 0000000..970bbbf --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/Templates/UnmappedDataFont.hpp.temp @@ -0,0 +1,124 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_UNMAPPEDDATAFONT_HPP +#define TOUCHGFX_UNMAPPEDDATAFONT_HPP + +#include + +namespace touchgfx +{ +/** + * An UnmappedDataFont has both glyph table and glyph data placed in a + * flash which does not support random access read (indirect + * access). A unicode table is located in a flash with random read + * access (direct access). + * + * @see Font, ConstFont + */ +class UnmappedDataFont : public Font +{ +public: + /** + * Construct the UnmappedDataFont. + * + * @param list The array of glyphs known to this font (indirect). + * @param unicodes The array of unicodes known to this font (direct). + * @param size The number of glyphs in list. + * @param height The height in pixels of the highest character in this font. + * @param pixBelowBase The maximum number of pixels that can be drawn below the + * baseline in this font. + * @param bitsPerPixel The number of bits per pixel in this font. + * @param byteAlignRow Are glyphs encoded using A4 format + * @param maxLeft The maximum a character extends to the left. + * @param maxRight The maximum a character extends to the right. + * @param glyphDataList Pointer to pointers the glyph data for the font (indirect). + * @param kerningList pointer to the kerning data for the font (direct). + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + * @param gsubTable Pointer to GSUB table (direct). + */ + UnmappedDataFont(const GlyphNode* list, const uint16_t* unicodes, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataList, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable); + + using Font::getGlyph; + + /** + * Gets the glyph data associated with the specified Unicode. The + GlyphNode is allocated in the buffer passed to the constructor. + * + * Please note that in case of Thai letters and Arabic letters + * where diacritics can be placed relative to the previous + * character(s), please use TextProvider::getNextLigature() + * instead as it will create a temporary GlyphNode that will be + * adjusted with respect to X/Y position. + * + * @param unicode The character to look up. + * @param pixelData Pointer to the pixel data for the glyph if the glyph is + * found. This is set by this method. + * @param [out] bitsPerPixel Reference where to place the number of bits per pixel. + * + * @return A pointer to the glyph node or null if the glyph was not found. + */ + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const; + + /** + * Obtains the address to the pixel data for the specified glyph. + * + * @param glyph The glyph to get the pixels data of. + * + * @return The address of the pixel data of the glyph. + */ + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + /** + * Gets the kerning distance between two characters. + * + * @param prevChar The unicode value of the previous character. + * @param glyph the glyph object for the current character. + * + * @return The kerning distance between prevChar and glyph char. + */ + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + + /** + * Gets GSUB table. + * + * @return The GSUB table or null if font has GSUB no table + */ + virtual const uint16_t* getGSUBTable() const + { + return gsubTable; + } + + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + return arabicTable; + } + +protected: + UnmappedDataFont() + : Font(0, 0, 0, 0, 0, 0, 0, 0), glyphList(0), unicodes(0), glyphDataList(0), kerningData(0), gsubTable(0) + { + } + int lookupUnicode(uint16_t unicode) const; + + const GlyphNode* glyphList; ///< The list of glyphs + uint16_t listSize; ///< The size of the list of glyphs + const uint16_t* unicodes; ///< LookupTable with all unicodes in this font + const void* glyphDataList; ///< The glyphs (list of pointers) + const KerningNode* kerningData; ///< The kerning + const uint16_t* gsubTable; ///< The GSUB tables + + const FontContextualFormsTable* arabicTable; ///< Contextual forms + + static GlyphNode glyphNodeBuffer; ///< Buffer for GlyphNodes read from unmapped flash +}; +} // namespace touchgfx + +#endif // TOUCHGFX_UNMAPPEDDATAFONT_HPP diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/application_font_provider_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/application_font_provider_cpp.rb new file mode 100644 index 0000000..d70f4cf --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/application_font_provider_cpp.rb @@ -0,0 +1,73 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'json' + +class ApplicationFontProviderCpp < Template + def initialize(text_entries, typographies, output_directory, generate_font_format) + super(text_entries, typographies, output_directory) + @generate_font_format = generate_font_format + @cache = {} + end + def input_path + File.join(root_dir,'Templates','ApplicationFontProvider.cpp.temp') + end + def output_path + 'src/ApplicationFontProvider.cpp' + end + def cache_file + File.join(@output_directory, 'cache/ApplicationFontProvider.cache') + end + def output_filename + File.join(@output_directory, output_path) + end + def run + @cache["typographies"] = typographies.collect{|t| [t.name, t.font_file, t.font_size, t.bpp] } + @cache["generate_font_format"] = @generate_font_format + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file + #generate ApplicationFontProvider.cpp + super + end + end + def font_index(index) + #map typographies to index of first using same font = font index + @font_index ||= + begin + list = {} + typographies.each_with_index do |typography, index| + name = "#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp" + if not list[name] + list[name] = list.size + end + end + list + end + typography = typographies[index] + name = "#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp" + @font_index[name] + end + def save_flashreader + @generate_font_format == "1" + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/application_font_provider_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/application_font_provider_hpp.rb new file mode 100644 index 0000000..b6003ab --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/application_font_provider_hpp.rb @@ -0,0 +1,90 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class ApplicationFontProviderHpp < Template + def initialize(text_entries, typographies, output_directory, generate_font_format) + super(text_entries, typographies, output_directory) + @generate_font_format = generate_font_format + @cache = {} + end + def input_path + File.join(root_dir,'Templates','ApplicationFontProvider.hpp.temp') + end + def output_path + '/include/fonts/ApplicationFontProvider.hpp' + end + def cache_file + File.join(@output_directory, 'cache/ApplicationFontProviderHpp.cache') + end + def output_filename + File.join(@output_directory, output_path) + end + def run + @cache["typographies"] = typographies.collect{|t| [t.name, t.font_file, t.font_size, t.bpp] } + @cache["generate_font_format"] = @generate_font_format + @max_length = 0 + typographies.each do |t| + if t.name.length > @max_length + @max_length = t.name.length + end + end + + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file + #generate ApplicationFontProvider.hpp + super + end + end + def font_index(index) + #map typographies to index of first using same font = font index + @font_index ||= + begin + list = {} + typographies.each_with_index do |typography, index| + name = "#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp" + if not list[name] + list[name] = list.size + end + end + list + end + typography = typographies[index] + name = "#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp" + @font_index[name] + end + def max_font_index + if @font_index + @font_index.size + else + 0 + end + end + def font_comment(index) + typography = typographies[index] + spaces = @max_length - typography.name.length + "#{' '*spaces}// #{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp" + end + def save_flashreader + @generate_font_format == "1" + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/cached_font_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/cached_font_cpp.rb new file mode 100644 index 0000000..6514946 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/cached_font_cpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class CachedFontCpp < Template + def input_path + File.join(root_dir,'Templates','CachedFont.cpp.temp') + end + def output_path + '/src/CachedFont.cpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate CachedFont.cpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/cached_font_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/cached_font_hpp.rb new file mode 100644 index 0000000..5336460 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/cached_font_hpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class CachedFontHpp < Template + def input_path + File.join(root_dir,'Templates','CachedFont.hpp.temp') + end + def output_path + '/include/fonts/CachedFont.hpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate CachedFont.hpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/font_cache_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/font_cache_cpp.rb new file mode 100644 index 0000000..63305f6 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/font_cache_cpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class FontCacheCpp < Template + def input_path + File.join(root_dir,'Templates','FontCache.cpp.temp') + end + def output_path + '/src/FontCache.cpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate FontCache.cpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/font_cache_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/font_cache_hpp.rb new file mode 100644 index 0000000..348c2f1 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/font_cache_hpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class FontCacheHpp < Template + def input_path + File.join(root_dir,'Templates','FontCache.hpp.temp') + end + def output_path + '/include/fonts/FontCache.hpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate FontCache.hpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/fonts_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/fonts_cpp.rb new file mode 100644 index 0000000..84b623b --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/fonts_cpp.rb @@ -0,0 +1,128 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class FontsCpp + def self.font_convert=(font_convert) + @@font_convert = font_convert + end + + def initialize(text_entries, typographies, output_directory, font_asset_path, autohint_setting, data_format, generate_binary_fonts, generate_font_format) + @typographies = typographies + @output_directory = output_directory + @font_asset_path = font_asset_path + @autohint_setting = autohint_setting + @data_format = data_format + @generate_binary_fonts = generate_binary_fonts + @generate_font_format = generate_font_format + end + def run + unique_typographies = @typographies.map{ |t| Typography.new("", t.font_file, t.font_size, t.bpp, t.fallback_character, t.ellipsis_character) }.uniq + + #remove old Table, Kerning, Font files + #1. Create a list of font names + font_names = unique_typographies.collect do |typography| + "#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp" + end + local_path = "#{@output_directory}/src".gsub('\\','/') + + #2, scan for Kerning files, delete files not using a font in font_names + Dir["#{local_path}/Kerning_*.cpp"].each do |kerning_file| + if font_names.none? {|font_name| kerning_file == "#{local_path}/Kerning_#{font_name}.cpp" } + FileUtils.rm(kerning_file) + end + end + + #3, scan for Table files + Dir["#{local_path}/Table_*.cpp"].each do |table_file| + if font_names.none? {|font_name| table_file == "#{local_path}/Table_#{font_name}.cpp" } + FileUtils.rm(table_file) + end + end + + #4, scan for Font files, remove unused + Dir["#{local_path}/Font_*.cpp"].each do |font_file| + if font_names.none? {|font_name| font_file.match /#{local_path}\/Font_#{font_name}_\d+.cpp/ } + FileUtils.rm(font_file) + end + end + + #5, scan for cache files + local_path = "#{@output_directory}/cache".gsub('\\','/') + Dir["#{local_path}/Font_*Cpp.cache"].each do |cache_file| + if font_names.none? {|font_name| cache_file == "#{local_path}/Font_#{font_name}Cpp.cache" } + FileUtils.rm(cache_file) + end + end + + context_tables_is_generated = {} + generate_contextual_table = false + unique_typographies.sort_by { |t| sprintf("%s %04d %d",t.font_file,t.font_size,t.bpp) }.each do |typography| + fonts_directory = @output_directory + font_file = "#{@font_asset_path}/#{typography.font_file}" + font_index = fontmap["getFont_#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}bpp"] + fallback_char = typography[:fallback_character] + fallback_char ||= 0 + ellipsis_char = typography[:ellipsis_character] + ellipsis_char ||= 0 + autohint = @autohint_setting == "no" ? "-nah" : @autohint_setting == "force" ? "-fah" : "" + byte_align = @data_format.match("A#{typography.bpp}") ? "-ba" : "" + #generate contextual forms table for font if not already done + generate_contextual_table = context_tables_is_generated[typography.cpp_name] ? "no" : "yes" + context_tables_is_generated[typography.cpp_name] = true #set done for next font with this name + cmd = "\"#{@@font_convert}\" \ +-f \"#{font_file}\" \ +-i #{font_index} \ +-w #{typography.font_size} \ +-r #{typography.font_size} \ +-o \"#{fonts_directory}\" \ +-c \"#{@output_directory}/UnicodeList#{typography.cpp_name}_#{typography.font_size}_#{typography.bpp}.txt\" \ +-n \"#{typography.cpp_name}\" \ +-b #{typography.bpp} \ +-d #{fallback_char} \ +-e #{ellipsis_char} \ +-ct #{generate_contextual_table} \ +-bf #{@generate_binary_fonts} \ +-ff #{@generate_font_format} \ +#{autohint} \ +#{byte_align}" + #puts "Command: #{cmd}" + output = `#{cmd}`.force_encoding('iso-8859-1') + #puts "FontConverter: #{output}\n" + if !$?.success? + puts cmd + puts output + fail "ERROR: While generating font from #{font_file}" + elsif output.match(/WARNING/i) + puts output + end + end + end + + def fonts + @fonts ||= + begin + @typographies.map{ |t| Typography.new("", t.font_file, t.font_size, t.bpp) }.uniq.collect do |f| + "getFont_#{f.cpp_name}_#{f.font_size}_#{f.bpp}bpp" + end + end + end + + def fontmap + @fontmap ||= + begin + @fontmap = Hash.new + fonts.each_with_index do |f, i| + fontmap[f] = i + end + fontmap + end + end + +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/generated_font_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/generated_font_cpp.rb new file mode 100644 index 0000000..40a5fc7 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/generated_font_cpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class GeneratedFontCpp < Template + def input_path + File.join(root_dir,'Templates','GeneratedFont.cpp.temp') + end + def output_path + '/src/GeneratedFont.cpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate GeneratedFont.cpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/generated_font_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/generated_font_hpp.rb new file mode 100644 index 0000000..19f29ab --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/generated_font_hpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class GeneratedFontHpp < Template + def input_path + File.join(root_dir,'Templates','GeneratedFont.hpp.temp') + end + def output_path + '/include/fonts/GeneratedFont.hpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate GeneratedFont.hpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/languages_bin.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/languages_bin.rb new file mode 100644 index 0000000..659e4cc --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/languages_bin.rb @@ -0,0 +1,279 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'json' + +class LanguagesBin + def initialize(text_entries, typographies, output_directory) + @text_entries = text_entries + @typographies = typographies + @output_directory = output_directory + end + def run + #remove_old_binary_files + + @text_entries.languages.each do |language| + LanguageXxBin.new(@text_entries, @typographies, @output_directory, language).run + end + end + + private + + def remove_old_binary_files + # Remove any old bin file + local_path = @output_directory.gsub('\\','/') + Dir["#{local_path}/binary/Language*.bin"].each do |language_bin_file| + puts "Deleting #{language_bin_file}" + FileUtils.rm(language_bin_file) + end + end +end + +class LanguageXxBin < Template + Presenter = Struct.new(:text_id, :unicodes) + LanguageHeader = Struct.new(:offset_to_texts, :offset_to_indices, :offset_to_typedtext) + TypedTextPresenter = Struct.new(:alignment, :direction, :typography) + + ALIGNMENT = { "LEFT" => 0, "CENTER" => 1, "RIGHT" => 2 } + TEXT_DIRECTION = { "LTR" => 0, "RTL" => 1 } + + def initialize(text_entries, typographies, output_directory, language) + @language = language + @typographies = typographies + @text_entries = text_entries + @output_directory = output_directory + @cache = {} + end + + def cache_file + File.join(@output_directory, "cache/LanguageBin_#{@language.capitalize}.cache") + end + + def alignment_to_value(alignment) + ALIGNMENT[alignment.to_s] + end + + def text_direction_to_value(direction) + TEXT_DIRECTION[direction.to_s] + end + + def language + @language + end + + def entries + #only generate entries once + @cached_entries ||= + begin + entries = text_entries + entries = handle_no_entries(entries, "DO_NOT_USE") + present(entries) + end + end + + def entries_texts_const_initialization + entries.map { |entry| " #{entry.text_id}_#{language.capitalize}" }.join(",\n") + end + + def input_path + File.join(@output_directory, output_path) + end + + def output_path + "binary/Language#{language.capitalize}.bin" + end + + def typed_texts(language) + text_entries.collect do |entry| + typography_name = entry.typographies[language] || entry.typography + typography = typographies.find { |t| t.name == typography_name } + alignment = entry.alignments[language] || entry.alignment + direction = entry.directions[language] || entry.direction + TypedTextPresenter.new(alignment, direction, typography); + end + end + + def typed_texts_(language) + typed_text_str = typed_texts(language) + puts "typed_text_str = #{typed_text_str}" + end + + def fonts + typographies.map{ |t| Typography.new("", t.font_file, t.font_size, t.bpp) }.uniq.collect do |f| + "getFont_#{f.cpp_name}_#{f.font_size}_#{f.bpp}bpp" + end + end + + def fontmap + fontmap = Hash.new + fonts.each_with_index do |f, i| + fontmap[f] = i + end + fontmap + end + + def header(entries) + nb_entries = 0 + header_struct_size = 12 + header_unicodes_size = 0; + offset_to_texts = 0 + offset_to_indices = 0 + offset_to_typedtext = 0 + entries.each do |entry| + nb_entries += 1 + entry.unicodes.split(', ').each { |c| + header_unicodes_size += 2 + } + end + offset_to_texts = header_struct_size + offset_to_indices = ((offset_to_texts + header_unicodes_size + 3) &~ 0x3) + offset_to_typedtext = ((offset_to_indices + (4 * nb_entries) + 3) &~ 0x3) + #puts "Number of Entries = #{nb_entries}" + #puts "Header size = #{header_struct_size}" + #puts "Unicodes size = #{header_unicodes_size}" + #puts "Text Offset = #{offset_to_texts}" + #puts "Indices Offset = #{offset_to_indices}" + #puts "TypedText Offset = #{offset_to_typedtext}" + LanguageHeader.new('0x' + offset_to_texts.to_s(16), '0x' + offset_to_indices.to_s(16), '0x' + offset_to_typedtext.to_s(16)) + end + + def output_filename + File.join(@output_directory, output_path) + end + + def run + #build cache dictionary + @cache["typographies"] = typographies.collect{|t| [t.name, t.font_file, t.font_size, t.bpp] } + @cache["language"] = @language + @cache["language_index"] = @text_entries.languages.index(@language) + list = [] #list of index,textid + entries.each_with_index do |entry, index| + list[index] = [entry.unicodes, entry.text_id] + end + @cache["indices"] = list + + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file + #generate LanguageXX.bin + FileUtils.mkdir_p(File.dirname(input_path)) + callingPath = Pathname.new($calling_path) + filePath = Pathname.new(input_path) + puts "Generating #{filePath.relative_path_from(callingPath)}" + File.open(input_path,'wb') do |f| + # create indices array + indices_arr = [] + + # Writing Language Header + lang_header = header(entries) + lang_header.each { |c| + f.write [c.to_i(16)].pack("L") + } + + # Writing Texts data + indices_arr.clear + indices_arr << 0 # first element is @ offset zero + nb_data_in_entry = 0 + entries.each do |entry| + #puts "All Unicodes #{entry.unicodes}" + entry.unicodes.split(', ').each { |c| + f.write [c.to_i(16)].pack("S") + nb_data_in_entry += 1 + } + indices_arr << nb_data_in_entry #populate the indices array + end + + # Add padding to align on word size for next indeces data writing + loop do + if Integer(f.pos) == Integer(lang_header.offset_to_indices) + break + end + f.write ["0x00".to_i(16)].pack("S") + end + + # Remove last indice + indices_arr.pop + + # Writing Indices + indices_arr.each { |idx| f.write [idx].pack("L") } + + # Add padding to align on word size for next typed_text data writing + loop do + if Integer(f.pos) == Integer(lang_header.offset_to_typedtext) + break + end + f.write ["0x00".to_i(16)].pack("S") + end + + # Create and Fill TypedTextsData Array + typed_text_arr = [] + if typed_texts(language).empty? + #puts " { #{0}, #{alignment_to_value("LEFT")}, #{text_direction_to_value("LTR")} }" + typed_text_arr << 0 << alignment_to_value("LEFT") << text_direction_to_value("LTR") + else + typed_texts(language).map do |typed_text| + fontIdx = fontmap["getFont_#{typed_text.typography.cpp_name}_#{typed_text.typography.font_size}_#{typed_text.typography.bpp}bpp"] + alignment = alignment_to_value(typed_text.alignment.upcase) + direction = text_direction_to_value(typed_text.direction.upcase) + #puts "Font Index --> #{fontIdx}" + #puts "Alignment --> #{typed_text.alignment.upcase}" + #puts "Text Direction --> #{typed_text.direction.upcase}" + #puts " { #{fontIdx}, #{alignment_to_value(typed_text.alignment.upcase)}, #{text_direction_to_value(typed_text.direction.upcase)} }" + combined = direction.to_s(2).to_i(2) * 4 + alignment.to_s(2).to_i(2) + typed_text_arr << fontIdx << combined + end + end + + # Writing TypedTextsData + typed_text_arr.each do |idx| + f.write [idx].pack("C") + end + + # # Add padding to align the binary file size on word size + loop do + if (f.pos & 0x3) == 0 + break + end + f.write ["0x00".to_i(16)].pack("C") + end + end + end + end + + private + + def handle_no_entries(entries, text) + if entries.empty? + empty_entry = TextEntry.new(text, "typography") + empty_entry.add_translation(language, "") + [empty_entry] + else + entries + end + end + + def present(entries) + entries.map do |entry| + Presenter.new(entry.cpp_text_id, ( entry.translation_in(language).unicodes.map { |u| '0x' + u.to_s(16) } ).join(', ') ) + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/languages_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/languages_cpp.rb new file mode 100644 index 0000000..bb0bf71 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/languages_cpp.rb @@ -0,0 +1,158 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'json' + +class LanguagesCpp + def initialize(string_indices, text_entries, output_directory, remap_identical_texts, generate_binary_translations) + @string_indices = string_indices #dictionary of all string indices into the characters array + @text_entries = text_entries + @output_directory = output_directory + @remap_identical_texts = remap_identical_texts + @generate_binary_translations = generate_binary_translations + end + def run + # First remove any unused LanguageXX.cpp files (ie. remove + # LanguageGB.cpp before creating LanguageGb.cpp on windows which + # ignores case on filenames) + Dir.glob("#{@output_directory}/src/Language*.cpp").each do |file| + m = /Language(.*).cpp/.match(file) + xx = m[1] + if !@text_entries.languages.any? { |l| l.capitalize == xx } + File.delete(file) if File.exist?(file) + end + end + + @text_entries.languages.each do |language| + LanguageXxCpp.new(@string_indices, @text_entries, @output_directory, @remap_identical_texts, @generate_binary_translations, language).run + end + end +end + +class LanguageXxCpp < Template + Presenter = Struct.new(:text_id, :int_array) + + def initialize(string_indices, text_entries, output_directory, remap_identical_texts, generate_binary_translations, language) + @string_indices = string_indices #dictionary of all string indices into the characters array + @remap_identical_texts = remap_identical_texts + @generate_binary_translations = generate_binary_translations + @language = language + super(text_entries, [], output_directory) + @cache = {} + end + + def cache_file + File.join(@output_directory, "cache/LanguageCpp_#{@language.capitalize}.cache") + end + def output_filename + File.join(@output_directory, output_path) + end + def texts + @text_entries.entries.map(&:cpp_text_id) + end + def run + #build cache dictionary + @cache["remap"] = @remap_identical_texts + @cache["language"] = @language + @cache["language_index"] = @text_entries.languages.index(@language) + if remap_strings? + #save text ids and index + list = [] #list of index,textid + entries.each_with_index do |entry, index| + list[index] = [string_index(entry), entry.text_id] + end + @cache["indices"] = list + else + #save texts + texts = [] + entries.each_with_index do |entry, index| + texts << [entry.text_id, entry.int_array] + end + @cache["texts"] = texts + end + + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file + #generate LanguageXX.cpp + super + end + end + + def remap_strings? + @remap_identical_texts=="yes" + end + + def generate_binary_files? + @generate_binary_translations=="yes" + end + + def language + @language + end + + def entries + #only generate entries once + @cached_entries ||= + begin + entries = text_entries + entries = handle_no_entries(entries, "DO_NOT_USE") + present(entries) + end + end + + def entries_texts_const_initialization + entries.map { |entry| " #{entry.text_id}_#{language.capitalize}" }.join(",\n") + end + + def string_index(entry) + index = @string_indices[entry.int_array] + index.to_s + end + + def input_path + File.join(root_dir,'Templates','LanguageXX.cpp.temp') + end + + def output_path + "src/Language#{language.capitalize}.cpp" + end + + private + + def handle_no_entries(entries, text) + if entries.empty? + empty_entry = TextEntry.new(text, "typography") + empty_entry.add_translation(language, "") + [empty_entry] + else + entries + end + end + + def present(entries) + entries.map do |entry| + Presenter.new(entry.cpp_text_id, entry.translation_in(language).unicodes) + end + end + +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/template.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/template.rb new file mode 100644 index 0000000..d0886cd --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/template.rb @@ -0,0 +1,31 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'erb' +require 'lib/file_io' + +class Template + attr_accessor :text_entries + attr_accessor :typographies + + def initialize(text_entries, typographies, output_directory) + @text_entries = text_entries + @typographies = typographies + @output_directory = output_directory + end + def run + result = ERB.new(File.read(input_path).gsub(WINDOWS_LINE_ENDINGS, UNIX_LINE_ENDINGS),0,"<>"). + result(binding). + gsub(WINDOWS_LINE_ENDINGS, UNIX_LINE_ENDINGS). + gsub(UNIX_LINE_ENDINGS, LINE_ENDINGS) + FileIO.write_file(File.join(@output_directory, output_path), result) + end +end + diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/text_keys_and_languages_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/text_keys_and_languages_hpp.rb new file mode 100644 index 0000000..5de0c9e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/text_keys_and_languages_hpp.rb @@ -0,0 +1,59 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'json' + +class TextKeysAndLanguages < Template + def initialize(text_entries, typographies, output_directory) + super + @cache = {} + end + def countries + text_entries.languages.map { |language| language.upcase }.join(",\n ") + end + def texts + text_entries.entries.map(&:cpp_text_id) + end + def input_path + File.join(root_dir,'Templates','TextKeysAndLanguages.hpp.temp') + end + def output_path + 'include/texts/TextKeysAndLanguages.hpp' + end + def cache_file + File.join(@output_directory, 'cache/TextKeysAndLanguages.cache') + end + def output_filename + File.join(@output_directory, output_path) + end + def run + @cache["languages"] = text_entries.languages + @cache["textids"] = texts; + + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file || $Force_Generate_TextKeysAndLanguages + #generate TextKeysAndLanguages.hpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/texts_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/texts_cpp.rb new file mode 100644 index 0000000..379b2c8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/texts_cpp.rb @@ -0,0 +1,110 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class TextsCpp < Template + def initialize(characters, text_entries, typographies, output_directory, remap_identical_texts, generate_binary_translations) + @characters = characters #one array of the needed strings in optimal order + @remap_identical_texts = remap_identical_texts + @generate_binary_translations = generate_binary_translations + super(text_entries, typographies, output_directory) + @cache = {} + end + + def run + #build @cache and compare with file if exists + @cache["remap"] = @remap_identical_texts + + if remap_strings? + #record language list and strings + @cache["languages"] = countries + @cache["characters"] = @characters + else + #record list of languages only + @cache["languages"] = countries + end + + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file + #generate TypedTextDatabase.cpp + super + end + end + + def remap_strings? + @remap_identical_texts=="yes" + end + def generate_binary_files? + @generate_binary_translations=="yes" + end + def countries + text_entries.languages.map { |language| language.capitalize } + end + def countries_texts + if countries.empty? + "0" + else + countries.map{ |country| "texts#{country}" }.join(",\n ") + end + end + def is_rtl + text_entries.is_rtl + end + def input_path + File.join(root_dir,'Templates','Texts.cpp.temp') + end + def output_path + 'src/Texts.cpp' + end + def cache_file + File.join(@output_directory, 'cache/TextsCpp.cache') + end + def output_filename + File.join(@output_directory, output_path) + end + def all_unicodes + if @characters.length==0 + return "0 // No characters in application" + end + comment = "" + offset = 0 + initial_offset = 0 + @characters.inject("") do |txt, i| + last = (offset == @characters.length-1) + txt << "0x#{i.to_s(16)}#{last ? '' : ','} " + offset += 1 + if i==0 #end of current word, change line + txt << "// @#{initial_offset} \"#{comment}\"" + txt << "\n " unless last + comment = "" + initial_offset = offset + elsif i==2 + comment << "<>" + elsif i>=32 && i <127 + comment << i.chr + else + comment << '?' + end + txt + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/typed_text_database_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/typed_text_database_cpp.rb new file mode 100644 index 0000000..a93ef62 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/typed_text_database_cpp.rb @@ -0,0 +1,136 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class TypedTextDatabaseCpp < Template + TypedTextPresenter = Struct.new(:alignment, :direction, :typography) + + def initialize(text_entries, typographies, output_directory, generate_binary_translations, generate_font_format) + super(text_entries, typographies, output_directory) + @generate_binary_translations = generate_binary_translations + @generate_font_format = generate_font_format + @cache = {} + end + + def run + #compute the typed text table once + compute_typed_texts + + #calculate the cache map + #first the layout databases + databases = {} + layouts.each do |l| + tts = typed_texts(l) + tt_db = [] + tts.inject(tt_db) do |a, tt| + #each text has a font index, alignment and direction + fontIdx = fontmap["getFont_#{tt.typography.cpp_name}_#{tt.typography.font_size}_#{tt.typography.bpp}bpp"] + a << [fontIdx, tt.alignment.upcase, tt.direction.upcase] + end + databases[l] = tt_db + end + #now the list of typed text databases + language_db_list = [] + text_entries.languages.inject(language_db_list) do |list, lang| + list << (layouts.find{|l|l==lang}||'DEFAULT');list + end + @cache["databases"] = databases + @cache["database_list"]=language_db_list + @cache["fonts"] = fontmap + @cache["generate_font_format"] = @generate_font_format + + new_cache_file = false + if not File::exists?(cache_file) + new_cache_file = true + else + #cache file exists, compare data with cache file + old_cache = JSON.parse(File.read(cache_file)) + new_cache_file = (old_cache != @cache) + end + + if new_cache_file + #write new cache file + FileIO.write_file_silent(cache_file, @cache.to_json) + end + + if !File::exists?(output_filename) || new_cache_file + #generate TypedTextDatabase.cpp + super + end + end + + def typed_texts(layout) + @typed_texts[layout] + end + + def compute_typed_texts + @typed_texts = {} + layouts.each do |layout| + @typed_texts[layout] = text_entries.collect do |entry| + typography_name = entry.typographies[layout] || entry.typography + typography = typographies.find { |t| t.name == typography_name } + alignment = entry.alignments[layout] || entry.alignment + direction = entry.directions[layout] || entry.direction + TypedTextPresenter.new(alignment, direction, typography); + end + end + end + + def generate_binary_files? + @generate_binary_translations=="yes" + end + + def layouts + @layouts ||= + begin + if text_entries.empty? + ["DEFAULT"] + else + (text_entries.languages_with_specific_settings << "DEFAULT").uniq + end + end + end + + def fonts + @fonts ||= + begin + typographies.map{ |t| Typography.new("", t.font_file, t.font_size, t.bpp) }.uniq.collect do |f| + "getFont_#{f.cpp_name}_#{f.font_size}_#{f.bpp}bpp" + end + end + end + + def fontmap + @fontmap ||= + begin + @fontmap = Hash.new + fonts.each_with_index do |f, i| + fontmap[f] = i + end + fontmap + end + end + + def font_class_name + @generate_font_format == "1" ? "UnmappedDataFont" : "GeneratedFont" + end + + def input_path + File.join(root_dir,'Templates','TypedTextDatabase.cpp.temp') + end + def output_path + 'src/TypedTextDatabase.cpp' + end + def cache_file + File.join(@output_directory, 'cache/TypedTextDatabaseCpp.cache') + end + def output_filename + File.join(@output_directory, output_path) + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/typed_text_database_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/typed_text_database_hpp.rb new file mode 100644 index 0000000..cf4cf18 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/typed_text_database_hpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class TypedTextDatabaseHpp < Template + def input_path + File.join(root_dir,'Templates','TypedTextDatabase.hpp.temp') + end + def output_path + 'include/texts/TypedTextDatabase.hpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate TypedTextDatabase.hpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unicodes_txt.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unicodes_txt.rb new file mode 100644 index 0000000..2f9c647 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unicodes_txt.rb @@ -0,0 +1,543 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class UnicodesTxt + def initialize(text_entries, typographies, output_directory) + @text_entries = text_entries + @typographies = typographies + @output_directory = output_directory + end + def run + unique_typographies = @typographies.map{ |t| Typography.new("", t.font_file, t.font_size, t.bpp) }.uniq.sort_by { |t| sprintf("%s %04d %d",t.font_file,t.font_size,t.bpp) } + unique_typographies.each do |unique_typography| + UnicodeForTypographyTxt.new(@text_entries, @output_directory, @typographies, unique_typography).run + end + end +end + +class UnicodeForTypographyTxt + def initialize(text_entries, output_directory, typographies, unique_typography) + @text_entries = text_entries + @output_directory = output_directory + @typographies = typographies + @unique_typography = unique_typography + end + + def convert_to_contextual_forms(unicodes) + unicodes.sort! + [ + [[0x0621],[0xFE80]], # ARABIC LETTER HAMZA + [[0x0622],[0xFE81,0xFE82]], # ARABIC LETTER ALEF WITH MADDA ABOVE + [[0x0622,0x0644],[0xFEF5,0xFEF6]], # ARABIC LIGATURE LAM WITH ALEF WITH MADDA ABOVE + [[0x0623],[0xFE83,0xFE84]], # ARABIC LETTER ALEF WITH HAMZA ABOVE + [[0x0623,0x0644],[0xFEF7,0xFEF8]], # ARABIC LIGATURE LAM WITH ALEF WITH HAMZA ABOVE + [[0x0624],[0xFE85,0xFE86]], # ARABIC LETTER WAW WITH HAMZA ABOVE + [[0x0625],[0xFE87,0xFE88]], # ARABIC LETTER ALEF WITH HAMZA BELOW + [[0x0625,0x0644],[0xFEF9,0xFEFA]], # ARABIC LIGATURE LAM WITH ALEF WITH HAMZA BELOW + [[0x0626],[0xFE89,0xFE8A,0xFE8B,0xFE8C]], # ARABIC LETTER YEH WITH HAMZA ABOVE + [[0x0626,0x0627],[0xFBEA,0xFBEB]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH ALEF + [[0x0626,0x062C],[0xFC00,0xFC97]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH JEEM + [[0x0626,0x062D],[0xFC01,0xFC98]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH HAH + [[0x0626,0x062E],[0xFC99]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH KHAH + [[0x0626,0x0631],[0xFC64]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH REH + [[0x0626,0x0632],[0xFC65]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH ZAIN + [[0x0626,0x0645],[0xFC02,0xFC66,0xFC9A,0xFCDF]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH MEEM + [[0x0626,0x0646],[0xFC67]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH NOON + [[0x0626,0x0647],[0xFC9B,0xFCE0]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH HEH + [[0x0626,0x0648],[0xFBEE,0xFBEF]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH WAW + [[0x0626,0x0649],[0xFBF9,0xFBFA,0xFBFB,0xFC03,0xFC68]], # ARABIC LIGATURE UIGHUR KIRGHIZ YEH WITH HAMZA ABOVE WITH ALEF MAKSURA / ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH ALEF MAKSURA + [[0x0626,0x064A],[0xFC04,0xFC69]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH YEH + [[0x0626,0x06C6],[0xFBF2,0xFBF3]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH OE + [[0x0626,0x06C7],[0xFBF0,0xFBF1]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH U + [[0x0626,0x06C8],[0xFBF4,0xFBF5]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH YU + [[0x0626,0x06D0],[0xFBF6,0xFBF7,0xFBF8]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH E + [[0x0626,0x06D5],[0xFBEC,0xFBED]], # ARABIC LIGATURE YEH WITH HAMZA ABOVE WITH AE + [[0x0627],[0xFE8D,0xFE8E]], # ARABIC LETTER ALEF + [[0x0627,0x0628,0x0631,0x0643],[0xFDF3]], # ARABIC LIGATURE AKBAR + [[0x0627,0x0631,0x0644,0x06CC],[0xFDFC]], # RIAL SIGN + [[0x0627,0x0643],[0xFC37,0xFC80]], # ARABIC LIGATURE KAF WITH ALEF + [[0x0627,0x0644],[0xFEFB,0xFEFC]], # ARABIC LIGATURE LAM WITH ALEF + [[0x0627,0x0644,0x0647],[0xFDF2]], # ARABIC LIGATURE ALLAH + [[0x0627,0x0645],[0xFC88]], # ARABIC LIGATURE MEEM WITH ALEF + [[0x0627,0x064B],[0xFD3C,0xFD3D]], # ARABIC LIGATURE ALEF WITH FATHATAN + [[0x0628],[0xFE8F,0xFE90,0xFE91,0xFE92]], # ARABIC LETTER BEH + [[0x0628,0x062C],[0xFC05,0xFC9C]], # ARABIC LIGATURE BEH WITH JEEM + [[0x0628,0x062D],[0xFC06,0xFC9D]], # ARABIC LIGATURE BEH WITH HAH + [[0x0628,0x062D,0x064A],[0xFDC2]], # ARABIC LIGATURE BEH WITH HAH WITH YEH + [[0x0628,0x062E],[0xFC07,0xFC9E]], # ARABIC LIGATURE BEH WITH KHAH + [[0x0628,0x062E,0x064A],[0xFD9E]], # ARABIC LIGATURE BEH WITH KHAH WITH YEH + [[0x0628,0x0631],[0xFC6A]], # ARABIC LIGATURE BEH WITH REH + [[0x0628,0x0632],[0xFC6B]], # ARABIC LIGATURE BEH WITH ZAIN + [[0x0628,0x0645],[0xFC08,0xFC6C,0xFC9F,0xFCE1]], # ARABIC LIGATURE BEH WITH MEEM + [[0x0628,0x0646],[0xFC6D]], # ARABIC LIGATURE BEH WITH NOON + [[0x0628,0x0647],[0xFCA0,0xFCE2]], # ARABIC LIGATURE BEH WITH HEH + [[0x0628,0x0649],[0xFC09,0xFC6E]], # ARABIC LIGATURE BEH WITH ALEF MAKSURA + [[0x0628,0x064A],[0xFC0A,0xFC6F]], # ARABIC LIGATURE BEH WITH YEH + [[0x0629],[0xFE93,0xFE94]], # ARABIC LETTER TEH MARBUTA + [[0x062A],[0xFE95,0xFE96,0xFE97,0xFE98]], # ARABIC LETTER TEH + [[0x062A,0x062C],[0xFC0B,0xFCA1]], # ARABIC LIGATURE TEH WITH JEEM + [[0x062A,0x062C,0x062D],[0xFD51,0xFD52]], # ARABIC LIGATURE TEH WITH HAH WITH JEEM + [[0x062A,0x062C,0x0645],[0xFD50,0xFD55]], # ARABIC LIGATURE TEH WITH JEEM WITH MEEM / ARABIC LIGATURE TEH WITH MEEM WITH JEEM + [[0x062A,0x062C,0x0649],[0xFDA0]], # ARABIC LIGATURE TEH WITH JEEM WITH ALEF MAKSURA + [[0x062A,0x062C,0x064A],[0xFD9F]], # ARABIC LIGATURE TEH WITH JEEM WITH YEH + [[0x062A,0x062D],[0xFC0C,0xFCA2]], # ARABIC LIGATURE TEH WITH HAH + [[0x062A,0x062D,0x0645],[0xFD53,0xFD56]], # ARABIC LIGATURE TEH WITH HAH WITH MEEM / ARABIC LIGATURE TEH WITH MEEM WITH HAH + [[0x062A,0x062E],[0xFC0D,0xFCA3]], # ARABIC LIGATURE TEH WITH KHAH + [[0x062A,0x062E,0x0645],[0xFD54,0xFD57]], # ARABIC LIGATURE TEH WITH KHAH WITH MEEM / ARABIC LIGATURE TEH WITH MEEM WITH KHAH + [[0x062A,0x062E,0x0649],[0xFDA2]], # ARABIC LIGATURE TEH WITH KHAH WITH ALEF MAKSURA + [[0x062A,0x062E,0x064A],[0xFDA1]], # ARABIC LIGATURE TEH WITH KHAH WITH YEH + [[0x062A,0x0631],[0xFC70]], # ARABIC LIGATURE TEH WITH REH + [[0x062A,0x0632],[0xFC71]], # ARABIC LIGATURE TEH WITH ZAIN + [[0x062A,0x0645],[0xFC0E,0xFC72,0xFCA4,0xFCE3]], # ARABIC LIGATURE TEH WITH MEEM + [[0x062A,0x0645,0x0649],[0xFDA4]], # ARABIC LIGATURE TEH WITH MEEM WITH ALEF MAKSURA + [[0x062A,0x0645,0x064A],[0xFDA3]], # ARABIC LIGATURE TEH WITH MEEM WITH YEH + [[0x062A,0x0646],[0xFC73]], # ARABIC LIGATURE TEH WITH NOON + [[0x062A,0x0647],[0xFCA5,0xFCE4]], # ARABIC LIGATURE TEH WITH HEH + [[0x062A,0x0649],[0xFC0F,0xFC74]], # ARABIC LIGATURE TEH WITH ALEF MAKSURA + [[0x062A,0x064A],[0xFC10,0xFC75]], # ARABIC LIGATURE TEH WITH YEH + [[0x062B],[0xFE99,0xFE9A,0xFE9B,0xFE9C]], # ARABIC LETTER THEH + [[0x062B,0x062C],[0xFC11]], # ARABIC LIGATURE THEH WITH JEEM + [[0x062B,0x0631],[0xFC76]], # ARABIC LIGATURE THEH WITH REH + [[0x062B,0x0632],[0xFC77]], # ARABIC LIGATURE THEH WITH ZAIN + [[0x062B,0x0645],[0xFC12,0xFC78,0xFCA6,0xFCE5]], # ARABIC LIGATURE THEH WITH MEEM + [[0x062B,0x0646],[0xFC79]], # ARABIC LIGATURE THEH WITH NOON + [[0x062B,0x0647],[0xFCE6]], # ARABIC LIGATURE THEH WITH HEH + [[0x062B,0x0649],[0xFC13,0xFC7A]], # ARABIC LIGATURE THEH WITH ALEF MAKSURA + [[0x062B,0x064A],[0xFC14,0xFC7B]], # ARABIC LIGATURE THEH WITH YEH + [[0x062C],[0xFE9D,0xFE9E,0xFE9F,0xFEA0]], # ARABIC LETTER JEEM + [[0x062C,0x062D],[0xFC15,0xFC17,0xFCA7,0xFCA9]], # ARABIC LIGATURE JEEM WITH HAH / ARABIC LIGATURE HAH WITH JEEM + [[0x062C,0x062D,0x0633],[0xFD5C,0xFD5D]], # ARABIC LIGATURE SEEN WITH HAH WITH JEEM / ARABIC LIGATURE SEEN WITH JEEM WITH HAH + [[0x062C,0x062D,0x0645],[0xFD58,0xFD59,0xFD89,0xFD8C]], # ARABIC LIGATURE JEEM WITH MEEM WITH HAH / ARABIC LIGATURE MEEM WITH HAH WITH JEEM / ARABIC LIGATURE MEEM WITH JEEM WITH HAH + [[0x062C,0x062D,0x0646],[0xFDB8,0xFDBD]], # ARABIC LIGATURE NOON WITH JEEM WITH HAH + [[0x062C,0x062D,0x0649],[0xFDA6]], # ARABIC LIGATURE JEEM WITH HAH WITH ALEF MAKSURA + [[0x062C,0x062D,0x064A],[0xFDBE,0xFDBF]], # ARABIC LIGATURE JEEM WITH HAH WITH YEH / ARABIC LIGATURE HAH WITH JEEM WITH YEH + [[0x062C,0x062E],[0xFC19,0xFCAB]], # ARABIC LIGATURE KHAH WITH JEEM + [[0x062C,0x062E,0x0645],[0xFD8E,0xFD92]], # ARABIC LIGATURE MEEM WITH KHAH WITH JEEM / ARABIC LIGATURE MEEM WITH JEEM WITH KHAH + [[0x062C,0x0633],[0xFC1C,0xFCAD,0xFD34]], # ARABIC LIGATURE SEEN WITH JEEM + [[0x062C,0x0633,0x0645],[0xFD61]], # ARABIC LIGATURE SEEN WITH MEEM WITH JEEM + [[0x062C,0x0633,0x0649],[0xFD5E]], # ARABIC LIGATURE SEEN WITH JEEM WITH ALEF MAKSURA + [[0x062C,0x0634],[0xFD09,0xFD25,0xFD2D,0xFD37]], # ARABIC LIGATURE SHEEN WITH JEEM + [[0x062C,0x0634,0x064A],[0xFD69]], # ARABIC LIGATURE SHEEN WITH JEEM WITH YEH + [[0x062C,0x0636],[0xFC22,0xFCB4]], # ARABIC LIGATURE DAD WITH JEEM + [[0x062C,0x0639],[0xFC29,0xFCBA]], # ARABIC LIGATURE AIN WITH JEEM + [[0x062C,0x0639,0x0645],[0xFD75,0xFDC4]], # ARABIC LIGATURE AIN WITH JEEM WITH MEEM + [[0x062C,0x063A],[0xFC2B,0xFCBC]], # ARABIC LIGATURE GHAIN WITH JEEM + [[0x062C,0x0641],[0xFC2D,0xFCBE]], # ARABIC LIGATURE FEH WITH JEEM + [[0x062C,0x0643],[0xFC38,0xFCC4]], # ARABIC LIGATURE KAF WITH JEEM + [[0x062C,0x0644],[0xFC3F,0xFCC9,0xFD83,0xFD84]], # ARABIC LIGATURE LAM WITH JEEM / ARABIC LIGATURE LAM WITH JEEM WITH JEEM + [[0x062C,0x0644,0x0645],[0xFDBA,0xFDBC]], # ARABIC LIGATURE LAM WITH JEEM WITH MEEM + [[0x062C,0x0644,0x064A],[0xFDAC]], # ARABIC LIGATURE LAM WITH JEEM WITH YEH + [[0x062C,0x0645],[0xFC16,0xFC45,0xFCA8,0xFCCE,0xFD8D]], # ARABIC LIGATURE JEEM WITH MEEM / ARABIC LIGATURE MEEM WITH JEEM / ARABIC LIGATURE MEEM WITH JEEM WITH MEEM + [[0x062C,0x0645,0x0646],[0xFD97,0xFD98]], # ARABIC LIGATURE NOON WITH JEEM WITH MEEM + [[0x062C,0x0645,0x0647],[0xFD93]], # ARABIC LIGATURE HEH WITH MEEM WITH JEEM + [[0x062C,0x0645,0x0649],[0xFDA7]], # ARABIC LIGATURE JEEM WITH MEEM WITH ALEF MAKSURA + [[0x062C,0x0645,0x064A],[0xFDA5,0xFDC0]], # ARABIC LIGATURE JEEM WITH MEEM WITH YEH / ARABIC LIGATURE MEEM WITH JEEM WITH YEH + [[0x062C,0x0646],[0xFC4B,0xFCD2]], # ARABIC LIGATURE NOON WITH JEEM + [[0x062C,0x0646,0x0649],[0xFD99]], # ARABIC LIGATURE NOON WITH JEEM WITH ALEF MAKSURA + [[0x062C,0x0646,0x064A],[0xFDC7]], # ARABIC LIGATURE NOON WITH JEEM WITH YEH + [[0x062C,0x0647],[0xFC51,0xFCD7]], # ARABIC LIGATURE HEH WITH JEEM + [[0x062C,0x0649],[0xFD01,0xFD1D]], # ARABIC LIGATURE JEEM WITH ALEF MAKSURA + [[0x062C,0x064A],[0xFC55,0xFCDA,0xFD02,0xFD1E,0xFDAF]], # ARABIC LIGATURE YEH WITH JEEM / ARABIC LIGATURE JEEM WITH YEH / ARABIC LIGATURE YEH WITH JEEM WITH YEH + [[0x062D],[0xFEA1,0xFEA2,0xFEA3,0xFEA4]], # ARABIC LETTER HAH + [[0x062D,0x062E],[0xFC1A]], # ARABIC LIGATURE KHAH WITH HAH + [[0x062D,0x062F,0x0645],[0xFDF4]], # ARABIC LIGATURE MOHAMMAD + [[0x062D,0x0633],[0xFC1D,0xFCAE,0xFD35]], # ARABIC LIGATURE SEEN WITH HAH + [[0x062D,0x0633,0x0645],[0xFD5F,0xFD60]], # ARABIC LIGATURE SEEN WITH MEEM WITH HAH + [[0x062D,0x0634],[0xFD0A,0xFD26,0xFD2E,0xFD38]], # ARABIC LIGATURE SHEEN WITH HAH + [[0x062D,0x0634,0x0645],[0xFD67,0xFD68]], # ARABIC LIGATURE SHEEN WITH HAH WITH MEEM + [[0x062D,0x0634,0x064A],[0xFDAA]], # ARABIC LIGATURE SHEEN WITH HAH WITH YEH + [[0x062D,0x0635],[0xFC20,0xFCB1,0xFD64,0xFD65]], # ARABIC LIGATURE SAD WITH HAH / ARABIC LIGATURE SAD WITH HAH WITH HAH + [[0x062D,0x0635,0x064A],[0xFDA9]], # ARABIC LIGATURE SAD WITH HAH WITH YEH + [[0x062D,0x0636],[0xFC23,0xFCB5]], # ARABIC LIGATURE DAD WITH HAH + [[0x062D,0x0636,0x0649],[0xFD6E]], # ARABIC LIGATURE DAD WITH HAH WITH ALEF MAKSURA + [[0x062D,0x0636,0x064A],[0xFDAB]], # ARABIC LIGATURE DAD WITH HAH WITH YEH + [[0x062D,0x0637],[0xFC26,0xFCB8]], # ARABIC LIGATURE TAH WITH HAH + [[0x062D,0x0637,0x0645],[0xFD71,0xFD72]], # ARABIC LIGATURE TAH WITH MEEM WITH HAH + [[0x062D,0x0641],[0xFC2E,0xFCBF]], # ARABIC LIGATURE FEH WITH HAH + [[0x062D,0x0642],[0xFC33,0xFCC2]], # ARABIC LIGATURE QAF WITH HAH + [[0x062D,0x0642,0x0645],[0xFD7E,0xFDB4]], # ARABIC LIGATURE QAF WITH MEEM WITH HAH + [[0x062D,0x0643],[0xFC39,0xFCC5]], # ARABIC LIGATURE KAF WITH HAH + [[0x062D,0x0644],[0xFC40,0xFCCA]], # ARABIC LIGATURE LAM WITH HAH + [[0x062D,0x0644,0x0645],[0xFD80,0xFD87,0xFD88,0xFDB5]], # ARABIC LIGATURE LAM WITH HAH WITH MEEM / ARABIC LIGATURE LAM WITH MEEM WITH HAH + [[0x062D,0x0644,0x0649],[0xFD82]], # ARABIC LIGATURE LAM WITH HAH WITH ALEF MAKSURA + [[0x062D,0x0644,0x064A],[0xFD81]], # ARABIC LIGATURE LAM WITH HAH WITH YEH + [[0x062D,0x0645],[0xFC18,0xFC46,0xFCAA,0xFCCF,0xFD8A]], # ARABIC LIGATURE HAH WITH MEEM / ARABIC LIGATURE MEEM WITH HAH / ARABIC LIGATURE MEEM WITH HAH WITH MEEM + [[0x062D,0x0645,0x0646],[0xFD95]], # ARABIC LIGATURE NOON WITH HAH WITH MEEM + [[0x062D,0x0645,0x0649],[0xFD5B]], # ARABIC LIGATURE HAH WITH MEEM WITH ALEF MAKSURA + [[0x062D,0x0645,0x064A],[0xFD5A,0xFD8B]], # ARABIC LIGATURE HAH WITH MEEM WITH YEH / ARABIC LIGATURE MEEM WITH HAH WITH YEH + [[0x062D,0x0646],[0xFC4C,0xFCD3]], # ARABIC LIGATURE NOON WITH HAH + [[0x062D,0x0646,0x0649],[0xFD96]], # ARABIC LIGATURE NOON WITH HAH WITH ALEF MAKSURA + [[0x062D,0x0646,0x064A],[0xFDB3]], # ARABIC LIGATURE NOON WITH HAH WITH YEH + [[0x062D,0x0649],[0xFCFF,0xFD1B]], # ARABIC LIGATURE HAH WITH ALEF MAKSURA + [[0x062D,0x064A],[0xFC56,0xFCDB,0xFD00,0xFD1C,0xFDAE]], # ARABIC LIGATURE YEH WITH HAH / ARABIC LIGATURE HAH WITH YEH / ARABIC LIGATURE YEH WITH HAH WITH YEH + [[0x062E],[0xFEA5,0xFEA6,0xFEA7,0xFEA8]], # ARABIC LETTER KHAH + [[0x062E,0x0633],[0xFC1E,0xFCAF,0xFD36]], # ARABIC LIGATURE SEEN WITH KHAH + [[0x062E,0x0633,0x0649],[0xFDA8]], # ARABIC LIGATURE SEEN WITH KHAH WITH ALEF MAKSURA + [[0x062E,0x0633,0x064A],[0xFDC6]], # ARABIC LIGATURE SEEN WITH KHAH WITH YEH + [[0x062E,0x0634],[0xFD0B,0xFD27,0xFD2F,0xFD39]], # ARABIC LIGATURE SHEEN WITH KHAH + [[0x062E,0x0634,0x0645],[0xFD6A,0xFD6B]], # ARABIC LIGATURE SHEEN WITH MEEM WITH KHAH + [[0x062E,0x0635],[0xFCB2]], # ARABIC LIGATURE SAD WITH KHAH + [[0x062E,0x0636],[0xFC24,0xFCB6]], # ARABIC LIGATURE DAD WITH KHAH + [[0x062E,0x0636,0x0645],[0xFD6F,0xFD70]], # ARABIC LIGATURE DAD WITH KHAH WITH MEEM + [[0x062E,0x0641],[0xFC2F,0xFCC0]], # ARABIC LIGATURE FEH WITH KHAH + [[0x062E,0x0641,0x0645],[0xFD7C,0xFD7D]], # ARABIC LIGATURE FEH WITH KHAH WITH MEEM + [[0x062E,0x0643],[0xFC3A,0xFCC6]], # ARABIC LIGATURE KAF WITH KHAH + [[0x062E,0x0644],[0xFC41,0xFCCB]], # ARABIC LIGATURE LAM WITH KHAH + [[0x062E,0x0644,0x0645],[0xFD85,0xFD86]], # ARABIC LIGATURE LAM WITH KHAH WITH MEEM + [[0x062E,0x0645],[0xFC1B,0xFC47,0xFCAC,0xFCD0,0xFD8F]], # ARABIC LIGATURE KHAH WITH MEEM / ARABIC LIGATURE MEEM WITH KHAH / ARABIC LIGATURE MEEM WITH KHAH WITH MEEM + [[0x062E,0x0645,0x064A],[0xFDB9]], # ARABIC LIGATURE MEEM WITH KHAH WITH YEH + [[0x062E,0x0646],[0xFC4D,0xFCD4]], # ARABIC LIGATURE NOON WITH KHAH + [[0x062E,0x0649],[0xFD03,0xFD1F]], # ARABIC LIGATURE KHAH WITH ALEF MAKSURA + [[0x062E,0x064A],[0xFC57,0xFCDC,0xFD04,0xFD20]], # ARABIC LIGATURE YEH WITH KHAH / ARABIC LIGATURE KHAH WITH YEH + [[0x062F],[0xFEA9,0xFEAA]], # ARABIC LETTER DAL + [[0x0630],[0xFEAB,0xFEAC]], # ARABIC LETTER THAL + [[0x0630,0x0670],[0xFC5B]], # ARABIC LIGATURE THAL WITH SUPERSCRIPT ALEF + [[0x0631],[0xFEAD,0xFEAE]], # ARABIC LETTER REH + [[0x0631,0x0633],[0xFD0E,0xFD2A]], # ARABIC LIGATURE SEEN WITH REH + [[0x0631,0x0633,0x0644,0x0648],[0xFDF6]], # ARABIC LIGATURE RASOUL + [[0x0631,0x0634],[0xFD0D,0xFD29]], # ARABIC LIGATURE SHEEN WITH REH + [[0x0631,0x0635],[0xFD0F,0xFD2B]], # ARABIC LIGATURE SAD WITH REH + [[0x0631,0x0636],[0xFD10,0xFD2C]], # ARABIC LIGATURE DAD WITH REH + [[0x0631,0x0646],[0xFC8A]], # ARABIC LIGATURE NOON WITH REH + [[0x0631,0x064A],[0xFC91]], # ARABIC LIGATURE YEH WITH REH + [[0x0631,0x0670],[0xFC5C]], # ARABIC LIGATURE REH WITH SUPERSCRIPT ALEF + [[0x0632],[0xFEAF,0xFEB0]], # ARABIC LETTER ZAIN + [[0x0632,0x0646],[0xFC8B]], # ARABIC LIGATURE NOON WITH ZAIN + [[0x0632,0x064A],[0xFC92]], # ARABIC LIGATURE YEH WITH ZAIN + [[0x0633],[0xFEB1,0xFEB2,0xFEB3,0xFEB4]], # ARABIC LETTER SEEN + [[0x0633,0x0644,0x0645,0x0648],[0xFDF8]], # ARABIC LIGATURE WASALLAM + [[0x0633,0x0645],[0xFC1F,0xFCB0,0xFCE7,0xFD62,0xFD63]], # ARABIC LIGATURE SEEN WITH MEEM / ARABIC LIGATURE SEEN WITH MEEM WITH MEEM + [[0x0633,0x0647],[0xFCE8,0xFD31]], # ARABIC LIGATURE SEEN WITH HEH + [[0x0633,0x0649],[0xFCFB,0xFD17]], # ARABIC LIGATURE SEEN WITH ALEF MAKSURA + [[0x0633,0x064A],[0xFCFC,0xFD18]], # ARABIC LIGATURE SEEN WITH YEH + [[0x0634],[0xFEB5,0xFEB6,0xFEB7,0xFEB8]], # ARABIC LETTER SHEEN + [[0x0634,0x0645],[0xFCE9,0xFD0C,0xFD28,0xFD30,0xFD6C,0xFD6D]], # ARABIC LIGATURE SHEEN WITH MEEM / ARABIC LIGATURE SHEEN WITH MEEM WITH MEEM + [[0x0634,0x0647],[0xFCEA,0xFD32]], # ARABIC LIGATURE SHEEN WITH HEH + [[0x0634,0x0649],[0xFCFD,0xFD19]], # ARABIC LIGATURE SHEEN WITH ALEF MAKSURA + [[0x0634,0x064A],[0xFCFE,0xFD1A]], # ARABIC LIGATURE SHEEN WITH YEH + [[0x0635],[0xFEB9,0xFEBA,0xFEBB,0xFEBC]], # ARABIC LETTER SAD + [[0x0635,0x0639,0x0644,0x0645],[0xFDF5]], # ARABIC LIGATURE SALAM + [[0x0635,0x0644,0x0649],[0xFDF9]], # ARABIC LIGATURE SALLA + [[0x0635,0x0644,0x06D2],[0xFDF0]], # ARABIC LIGATURE SALLA USED AS KORANIC STOP SIGN + [[0x0635,0x0645],[0xFC21,0xFCB3,0xFD66,0xFDC5]], # ARABIC LIGATURE SAD WITH MEEM / ARABIC LIGATURE SAD WITH MEEM WITH MEEM + [[0x0635,0x0649],[0xFD05,0xFD21]], # ARABIC LIGATURE SAD WITH ALEF MAKSURA + [[0x0635,0x064A],[0xFD06,0xFD22]], # ARABIC LIGATURE SAD WITH YEH + [[0x0636],[0xFEBD,0xFEBE,0xFEBF,0xFEC0]], # ARABIC LETTER DAD + [[0x0636,0x0645],[0xFC25,0xFCB7]], # ARABIC LIGATURE DAD WITH MEEM + [[0x0636,0x0649],[0xFD07,0xFD23]], # ARABIC LIGATURE DAD WITH ALEF MAKSURA + [[0x0636,0x064A],[0xFD08,0xFD24]], # ARABIC LIGATURE DAD WITH YEH + [[0x0637],[0xFEC1,0xFEC2,0xFEC3,0xFEC4]], # ARABIC LETTER TAH + [[0x0637,0x0645],[0xFC27,0xFD33,0xFD3A,0xFD73]], # ARABIC LIGATURE TAH WITH MEEM / ARABIC LIGATURE TAH WITH MEEM WITH MEEM + [[0x0637,0x0645,0x064A],[0xFD74]], # ARABIC LIGATURE TAH WITH MEEM WITH YEH + [[0x0637,0x0649],[0xFCF5,0xFD11]], # ARABIC LIGATURE TAH WITH ALEF MAKSURA + [[0x0637,0x064A],[0xFCF6,0xFD12]], # ARABIC LIGATURE TAH WITH YEH + [[0x0638],[0xFEC5,0xFEC6,0xFEC7,0xFEC8]], # ARABIC LETTER ZAH + [[0x0638,0x0645],[0xFC28,0xFCB9,0xFD3B]], # ARABIC LIGATURE ZAH WITH MEEM + [[0x0639],[0xFEC9,0xFECA,0xFECB,0xFECC]], # ARABIC LETTER AIN + [[0x0639,0x0644,0x0647,0x064A],[0xFDF7]], # ARABIC LIGATURE ALAYHE + [[0x0639,0x0645],[0xFC2A,0xFCBB,0xFD76,0xFD77]], # ARABIC LIGATURE AIN WITH MEEM / ARABIC LIGATURE AIN WITH MEEM WITH MEEM + [[0x0639,0x0645,0x0649],[0xFD78]], # ARABIC LIGATURE AIN WITH MEEM WITH ALEF MAKSURA + [[0x0639,0x0645,0x064A],[0xFDB6]], # ARABIC LIGATURE AIN WITH MEEM WITH YEH + [[0x0639,0x0649],[0xFCF7,0xFD13]], # ARABIC LIGATURE AIN WITH ALEF MAKSURA + [[0x0639,0x064A],[0xFCF8,0xFD14]], # ARABIC LIGATURE AIN WITH YEH + [[0x063A],[0xFECD,0xFECE,0xFECF,0xFED0]], # ARABIC LETTER GHAIN + [[0x063A,0x0645],[0xFC2C,0xFCBD,0xFD79]], # ARABIC LIGATURE GHAIN WITH MEEM / ARABIC LIGATURE GHAIN WITH MEEM WITH MEEM + [[0x063A,0x0645,0x0649],[0xFD7B]], # ARABIC LIGATURE GHAIN WITH MEEM WITH ALEF MAKSURA + [[0x063A,0x0645,0x064A],[0xFD7A]], # ARABIC LIGATURE GHAIN WITH MEEM WITH YEH + [[0x063A,0x0649],[0xFCF9,0xFD15]], # ARABIC LIGATURE GHAIN WITH ALEF MAKSURA + [[0x063A,0x064A],[0xFCFA,0xFD16]], # ARABIC LIGATURE GHAIN WITH YEH + [[0x0640,0x064B],[0xFE71]], # ARABIC TATWEEL WITH FATHATAN ABOVE + [[0x0640,0x064E],[0xFE77]], # ARABIC FATHA + [[0x0640,0x064E,0x0651],[0xFCF2]], # ARABIC LIGATURE SHADDA WITH FATHA + [[0x0640,0x064F],[0xFE79]], # ARABIC DAMMA + [[0x0640,0x064F,0x0651],[0xFCF3]], # ARABIC LIGATURE SHADDA WITH DAMMA + [[0x0640,0x0650],[0xFE7B]], # ARABIC KASRA + [[0x0640,0x0650,0x0651],[0xFCF4]], # ARABIC LIGATURE SHADDA WITH KASRA + [[0x0640,0x0651],[0xFE7D]], # ARABIC SHADDA + [[0x0640,0x0652],[0xFE7F]], # ARABIC SUKUN + [[0x0641],[0xFED1,0xFED2,0xFED3,0xFED4]], # ARABIC LETTER FEH + [[0x0641,0x0645],[0xFC30,0xFCC1]], # ARABIC LIGATURE FEH WITH MEEM + [[0x0641,0x0645,0x064A],[0xFDC1]], # ARABIC LIGATURE FEH WITH MEEM WITH YEH + [[0x0641,0x0649],[0xFC31,0xFC7C]], # ARABIC LIGATURE FEH WITH ALEF MAKSURA + [[0x0641,0x064A],[0xFC32,0xFC7D]], # ARABIC LIGATURE FEH WITH YEH + [[0x0642],[0xFED5,0xFED6,0xFED7,0xFED8]], # ARABIC LETTER QAF + [[0x0642,0x0644,0x06D2],[0xFDF1]], # ARABIC LIGATURE QALA USED AS KORANIC STOP SIGN + [[0x0642,0x0645],[0xFC34,0xFCC3,0xFD7F]], # ARABIC LIGATURE QAF WITH MEEM / ARABIC LIGATURE QAF WITH MEEM WITH MEEM + [[0x0642,0x0645,0x064A],[0xFDB2]], # ARABIC LIGATURE QAF WITH MEEM WITH YEH + [[0x0642,0x0649],[0xFC35,0xFC7E]], # ARABIC LIGATURE QAF WITH ALEF MAKSURA + [[0x0642,0x064A],[0xFC36,0xFC7F]], # ARABIC LIGATURE QAF WITH YEH + [[0x0643],[0xFED9,0xFEDA,0xFEDB,0xFEDC]], # ARABIC LETTER KAF + [[0x0643,0x0644],[0xFC3B,0xFC81,0xFCC7,0xFCEB]], # ARABIC LIGATURE KAF WITH LAM + [[0x0643,0x0645],[0xFC3C,0xFC82,0xFCC8,0xFCEC,0xFDBB,0xFDC3]], # ARABIC LIGATURE KAF WITH MEEM / ARABIC LIGATURE KAF WITH MEEM WITH MEEM + [[0x0643,0x0645,0x064A],[0xFDB7]], # ARABIC LIGATURE KAF WITH MEEM WITH YEH + [[0x0643,0x0649],[0xFC3D,0xFC83]], # ARABIC LIGATURE KAF WITH ALEF MAKSURA + [[0x0643,0x064A],[0xFC3E,0xFC84]], # ARABIC LIGATURE KAF WITH YEH + [[0x0644],[0xFEDD,0xFEDE,0xFEDF,0xFEE0]], # ARABIC LETTER LAM + [[0x0644,0x0645],[0xFC42,0xFC85,0xFCCC,0xFCED]], # ARABIC LIGATURE LAM WITH MEEM + [[0x0644,0x0645,0x064A],[0xFDAD]], # ARABIC LIGATURE LAM WITH MEEM WITH YEH + [[0x0644,0x0647],[0xFCCD]], # ARABIC LIGATURE LAM WITH HEH + [[0x0644,0x0649],[0xFC43,0xFC86]], # ARABIC LIGATURE LAM WITH ALEF MAKSURA + [[0x0644,0x064A],[0xFC44,0xFC87]], # ARABIC LIGATURE LAM WITH YEH + [[0x0645],[0xFC48,0xFC89,0xFCD1,0xFEE1,0xFEE2,0xFEE3,0xFEE4]], # ARABIC LIGATURE MEEM WITH MEEM / ARABIC LETTER MEEM + [[0x0645,0x0646],[0xFC4E,0xFC8C,0xFCD5,0xFCEE]], # ARABIC LIGATURE NOON WITH MEEM + [[0x0645,0x0646,0x0649],[0xFD9B]], # ARABIC LIGATURE NOON WITH MEEM WITH ALEF MAKSURA + [[0x0645,0x0646,0x064A],[0xFD9A]], # ARABIC LIGATURE NOON WITH MEEM WITH YEH + [[0x0645,0x0647],[0xFC52,0xFCD8,0xFD94]], # ARABIC LIGATURE HEH WITH MEEM / ARABIC LIGATURE HEH WITH MEEM WITH MEEM + [[0x0645,0x0649],[0xFC49]], # ARABIC LIGATURE MEEM WITH ALEF MAKSURA + [[0x0645,0x064A],[0xFC4A,0xFC58,0xFC93,0xFCDD,0xFCF0,0xFD9C,0xFD9D,0xFDB0,0xFDB1]], # ARABIC LIGATURE MEEM WITH YEH / ARABIC LIGATURE YEH WITH MEEM / ARABIC LIGATURE YEH WITH MEEM WITH MEEM / ARABIC LIGATURE YEH WITH MEEM WITH YEH / ARABIC LIGATURE MEEM WITH MEEM WITH YEH + [[0x0646],[0xFC8D,0xFEE5,0xFEE6,0xFEE7,0xFEE8]], # ARABIC LIGATURE NOON WITH NOON / ARABIC LETTER NOON + [[0x0646,0x0647],[0xFCD6,0xFCEF]], # ARABIC LIGATURE NOON WITH HEH + [[0x0646,0x0649],[0xFC4F,0xFC8E]], # ARABIC LIGATURE NOON WITH ALEF MAKSURA + [[0x0646,0x064A],[0xFC50,0xFC8F,0xFC94]], # ARABIC LIGATURE NOON WITH YEH / ARABIC LIGATURE YEH WITH NOON + [[0x0647],[0xFEE9,0xFEEA,0xFEEB,0xFEEC]], # ARABIC LETTER HEH + [[0x0647,0x0649],[0xFC53]], # ARABIC LIGATURE HEH WITH ALEF MAKSURA + [[0x0647,0x064A],[0xFC54,0xFCDE,0xFCF1]], # ARABIC LIGATURE HEH WITH YEH / ARABIC LIGATURE YEH WITH HEH + [[0x0647,0x0670],[0xFCD9]], # ARABIC LIGATURE HEH WITH SUPERSCRIPT ALEF + [[0x0648],[0xFEED,0xFEEE]], # ARABIC LETTER WAW + [[0x0649],[0xFBE8,0xFBE9,0xFEEF,0xFEF0]], # ARABIC LETTER UIGHUR KAZAKH KIRGHIZ ALEF MAKSURA / ARABIC LETTER ALEF MAKSURA + [[0x0649,0x064A],[0xFC59,0xFC95]], # ARABIC LIGATURE YEH WITH ALEF MAKSURA + [[0x0649,0x0670],[0xFC5D,0xFC90]], # ARABIC LIGATURE ALEF MAKSURA WITH SUPERSCRIPT ALEF + [[0x064A],[0xFC5A,0xFC96,0xFEF1,0xFEF2,0xFEF3,0xFEF4]], # ARABIC LIGATURE YEH WITH YEH / ARABIC LETTER YEH + [[0x064B],[0xFE70]], # ARABIC FATHATAN + [[0x064C],[0xFE72]], # ARABIC DAMMATAN + [[0x064C,0x0651],[0xFC5E]], # ARABIC LIGATURE SHADDA WITH DAMMATAN + [[0x064D],[0xFE74]], # ARABIC KASRATAN + [[0x064D,0x0651],[0xFC5F]], # ARABIC LIGATURE SHADDA WITH KASRATAN + [[0x064E],[0xFE76]], # ARABIC FATHA + [[0x064E,0x0651],[0xFC60]], # ARABIC LIGATURE SHADDA WITH FATHA + [[0x064F],[0xFE78]], # ARABIC DAMMA + [[0x064F,0x0651],[0xFC61]], # ARABIC LIGATURE SHADDA WITH DAMMA + [[0x0650],[0xFE7A]], # ARABIC KASRA + [[0x0650,0x0651],[0xFC62]], # ARABIC LIGATURE SHADDA WITH KASRA + [[0x0651],[0xFE7C]], # ARABIC SHADDA + [[0x0651,0x0670],[0xFC63]], # ARABIC LIGATURE SHADDA WITH SUPERSCRIPT ALEF + [[0x0652],[0xFE7E]], # ARABIC SUKUN + [[0x0671],[0xFB50,0xFB51]], # ARABIC LETTER ALEF WASLA + [[0x0677],[0xFBDD]], # ARABIC LETTER U WITH HAMZA ABOVE + [[0x0679],[0xFB66,0xFB67,0xFB68,0xFB69]], # ARABIC LETTER TTEH + [[0x067A],[0xFB5E,0xFB5F,0xFB60,0xFB61]], # ARABIC LETTER TTEHEH + [[0x067B],[0xFB52,0xFB53,0xFB54,0xFB55]], # ARABIC LETTER BEEH + [[0x067E],[0xFB56,0xFB57,0xFB58,0xFB59]], # ARABIC LETTER PEH + [[0x067F],[0xFB62,0xFB63,0xFB64,0xFB65]], # ARABIC LETTER TEHEH + [[0x0680],[0xFB5A,0xFB5B,0xFB5C,0xFB5D]], # ARABIC LETTER BEHEH + [[0x0683],[0xFB76,0xFB77,0xFB78,0xFB79]], # ARABIC LETTER NYEH + [[0x0684],[0xFB72,0xFB73,0xFB74,0xFB75]], # ARABIC LETTER DYEH + [[0x0686],[0xFB7A,0xFB7B,0xFB7C,0xFB7D]], # ARABIC LETTER TCHEH + [[0x0687],[0xFB7E,0xFB7F,0xFB80,0xFB81]], # ARABIC LETTER TCHEHEH + [[0x0688],[0xFB88,0xFB89]], # ARABIC LETTER DDAL + [[0x068C],[0xFB84,0xFB85]], # ARABIC LETTER DAHAL + [[0x068D],[0xFB82,0xFB83]], # ARABIC LETTER DDAHAL + [[0x068E],[0xFB86,0xFB87]], # ARABIC LETTER DUL + [[0x0691],[0xFB8C,0xFB8D]], # ARABIC LETTER RREH + [[0x0698],[0xFB8A,0xFB8B]], # ARABIC LETTER JEH + [[0x06A4],[0xFB6A,0xFB6B,0xFB6C,0xFB6D]], # ARABIC LETTER VEH + [[0x06A6],[0xFB6E,0xFB6F,0xFB70,0xFB71]], # ARABIC LETTER PEHEH + [[0x06A9],[0xFB8E,0xFB8F,0xFB90,0xFB91]], # ARABIC LETTER KEHEH + [[0x06AD],[0xFBD3,0xFBD4,0xFBD5,0xFBD6]], # ARABIC LETTER NG + [[0x06AF],[0xFB92,0xFB93,0xFB94,0xFB95]], # ARABIC LETTER GAF + [[0x06B1],[0xFB9A,0xFB9B,0xFB9C,0xFB9D]], # ARABIC LETTER NGOEH + [[0x06B3],[0xFB96,0xFB97,0xFB98,0xFB99]], # ARABIC LETTER GUEH + [[0x06BA],[0xFB9E,0xFB9F]], # ARABIC LETTER NOON GHUNNA + [[0x06BB],[0xFBA0,0xFBA1,0xFBA2,0xFBA3]], # ARABIC LETTER RNOON + [[0x06BE],[0xFBAA,0xFBAB,0xFBAC,0xFBAD]], # ARABIC LETTER HEH DOACHASHMEE + [[0x06C0],[0xFBA4,0xFBA5]], # ARABIC LETTER HEH WITH YEH ABOVE + [[0x06C1],[0xFBA6,0xFBA7,0xFBA8,0xFBA9]], # ARABIC LETTER HEH GOAL + [[0x06C5],[0xFBE0,0xFBE1]], # ARABIC LETTER KIRGHIZ OE + [[0x06C6],[0xFBD9,0xFBDA]], # ARABIC LETTER OE + [[0x06C7],[0xFBD7,0xFBD8]], # ARABIC LETTER U + [[0x06C8],[0xFBDB,0xFBDC]], # ARABIC LETTER YU + [[0x06C9],[0xFBE2,0xFBE3]], # ARABIC LETTER KIRGHIZ YU + [[0x06CB],[0xFBDE,0xFBDF]], # ARABIC LETTER VE + [[0x06CC],[0xFBFC,0xFBFD,0xFBFE,0xFBFF]], # ARABIC LETTER FARSI YEH + [[0x06D0],[0xFBE4,0xFBE5,0xFBE6,0xFBE7]], # ARABIC LETTER E + [[0x06D2],[0xFBAE,0xFBAF]], # ARABIC LETTER YEH BARREE + [[0x06D3],[0xFBB0,0xFBB1]], # ARABIC LETTER YEH BARREE WITH HAMZA ABOVE + [[0],[0]] + ].each do |u,l| + if (unicodes & u) == u + unicodes += l + end + end + unicodes.uniq + end + + def mirror_brackes(unicodes) + [['<','>'],['(',')'],['[',']'],['{','}']].each do |l,r| + has_l = unicodes.include?(l.ord) + has_r = unicodes.include?(r.ord) + unicodes.push(r.ord) if has_l && !has_r + unicodes.push(l.ord) if has_r && !has_l + end + unicodes + end + + def add_thai(unicodes) + # Add Thai unicodes which are used to calculate diacritic positions when the Thai characters have special shapes. + [[0x0E09, 0x0E08],[0x0E13,0x0E0C],[0x0E19,0x0E18],[0x0E1B, 0x0E1A],[0x0E1D,0x0E1C],[0x0E1F,0x0E1E],[0x0E33,0x0E32],[0x0E33,0x0E4D]].each do |has,need| + has_unicode = unicodes.include?(has) + has_needed = unicodes.include?(need) + unicodes.push(need) if has_unicode && !has_needed + end + unicodes + end + + def check_for_rtl(unicodes) + return if @text_entries.is_rtl # No need to look for unicode if RTL already detected + # Look for hebrew (0x0590-0x05ff) or arabic (0x0600-0x06ff) + arabic ligatures (0xFE70-0xFEFF) + @text_entries.unicode_uses_rtl if unicodes.any?{|u| u.between?(0x0590, 0x05FF) || u.between?(0x0600, 0x06FF) || u.between?(0xFE70, 0xFEFE) } + end + + def decode_ranges(str) + result = [] + while str.length > 0 + char_range = str.match(/^(.)-(.)(.*)$/) + if char_range + first_char = char_range[1] + last_char = char_range[2] + result += (first_char.ord .. last_char.ord).to_a + str = char_range[3] + else + num_range = str.match(/^(0[xX][0-9a-fA-F]+|\d+)(?:\.0+)?-(0[xX][0-9a-fA-F]+|\d+)(?:\.0+)?(.*)$/) + if num_range + first_num = Integer(num_range[1]) + last_num = Integer(num_range[2]) + result += (first_num..last_num).to_a + str = num_range[3] + else + num = str.match(/^(0[xX][0-9a-fA-F]+|\d+)(?:\.0+)?(.*)/) + if num + # Check for typo such as 0,2-9 + if num[1].length == 1 + result += [ num[1].ord ] + else + result += [ Integer(num[1]) ] + end + str = num[2] + else + abort "Unexpected character at #{str}" + end + end + end + if str.length > 0 + if str[0] == ',' + str = str[1..-1] + else + abort "Please separate wildcard ranges with ','" + end + end + end + result + end + + def run + typographies_identical = @typographies.select{ |t| t.font_file == @unique_typography.font_file && + t.font_size == @unique_typography.font_size && + t.bpp == @unique_typography.bpp } + typography_names = typographies_identical.map{ |t| t.name }.uniq + + # Find a typography with a fallback character + typography_with_fallback_character = typographies_identical.find { |t| t.fallback_character } + if typography_with_fallback_character + # Now get the actual fallback character (or 'skip') + typography_fallback_character = typography_with_fallback_character.fallback_character + # Check to see if one of the other typographes has a different fallback character + index = typographies_identical.find_index{ |t| t.fallback_character && t.fallback_character != typography_fallback_character } + if index + abort "The fallback character differs for typography \"#{typography_with_fallback_character.name}\" and typography \"#{typographies_identical[index].name}\"" + end + # set all fallback characters to the same character + typographies_identical.each { |t| t.fallback_character = typography_fallback_character } + end + + # Find a typography with a ellipsis character + typography_with_ellipsis_character = typographies_identical.find { |t| t.ellipsis_character } + if typography_with_ellipsis_character + # Now get the actual ellipsis character (or 'skip') + typography_ellipsis_character = typography_with_ellipsis_character.ellipsis_character + # Check to see if one of the other typographes has a different ellipsis character + index = typographies_identical.find_index{ |t| t.ellipsis_character && t.ellipsis_character != typography_ellipsis_character } + if index + abort "The ellipsis character differs for typography \"#{typography_with_ellipsis_character.name}\" and typography \"#{typographies_identical[index].name}\"" + end + # set all ellipsis characters to the same character + typographies_identical.each { |t| t.ellipsis_character = typography_ellipsis_character } + end + + all_translations = typography_names.map{ |typography_name| @text_entries.collect{ |entry| entry.translations_with_typography(typography_name) }.flatten }.flatten + + unicodes = all_translations.map(&:unicodes).flatten.uniq.sort + + typographies_identical.each do |t| + fbc = t.fallback_character + fbcUnicode = 0 + if fbc + if fbc.downcase == 'skip' + fbcUnicode = 0xFEFF + elsif fbc.length == 1 + fbcUnicode = fbc[0].ord + else + begin + fbcUnicode = Integer(fbc.gsub(/\.0*$/,'')) + rescue + fail "ERROR: Please only specify one character or ('skip') as Fallback Character, typography \"#{typography_with_fallback_character.name}\" has Fallback Character \"#{typography_with_fallback_character.fallback_character}\"" + end + end + unicodes += [ fbcUnicode ] + end + t.fallback_character = fbcUnicode + + tec = t.ellipsis_character + tecUnicode = 0 + if tec + if tec.length == 1 + tecUnicode = tec[0].ord + else + begin + tecUnicode = Integer(tec.gsub(/\.0*$/,'')) + rescue + fail "ERROR: Please only specify one character as Ellipsis Character for typography \"#{typography_with_fallback_character.name}\"" + end + end + unicodes += [ tecUnicode ] + end + t.ellipsis_character = tecUnicode + end + typographies_identical.each{ |t| + if t.wildcard_characters + t.wildcard_characters.to_s.split('').each { |c| + unicodes += [ c[0].ord ] + } + end + if t.widget_wildcard_characters + t.widget_wildcard_characters.to_s.split('').each { |c| + unicodes += [ c[0].ord ] + } + end + if t.wildcard_ranges + unicodes += decode_ranges(t.wildcard_ranges) + end + } + + unicodes = convert_to_contextual_forms(unicodes) + unicodes = mirror_brackes(unicodes) + unicodes = add_thai(unicodes) + + unicodes.delete(0x0000) # Zero termination of strings + unicodes.delete(0x0002) # TouchGFX wildcard character + unicodes.delete(0x200B) # ZERO WIDTH SPACE + unicodes.delete(0xFEFF) # ZERO WIDTH NO-BREAK SPACE + + unicodes = unicodes.uniq.sort + + check_for_rtl(unicodes) + + FileIO.write_file_silent(File.join(@output_directory, "UnicodeList#{@unique_typography.cpp_name}_#{@unique_typography.font_size}_#{@unique_typography.bpp}.txt"), unicodes.join(LINE_ENDINGS) ) + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unmapped_data_font_cpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unmapped_data_font_cpp.rb new file mode 100644 index 0000000..ada40ee --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unmapped_data_font_cpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class UnmappedDataFontCpp < Template + def input_path + File.join(root_dir,'Templates','UnmappedDataFont.cpp.temp') + end + def output_path + '/src/UnmappedDataFont.cpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate UnmappedDataFont.cpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unmapped_data_font_hpp.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unmapped_data_font_hpp.rb new file mode 100644 index 0000000..693da38 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/emitters/unmapped_data_font_hpp.rb @@ -0,0 +1,27 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class UnmappedDataFontHpp < Template + def input_path + File.join(root_dir,'Templates','UnmappedDataFont.hpp.temp') + end + def output_path + '/include/fonts/UnmappedDataFont.hpp' + end + def output_filename + File.join(@output_directory, output_path) + end + def run + if !File::exists?(output_filename) + #generate GeneratedFont.hpp + super + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/excel_reader.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/excel_reader.rb new file mode 100644 index 0000000..070a324 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/excel_reader.rb @@ -0,0 +1,93 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'roo' +require 'lib/text_entries' + +class ExcelRow + + def initialize(excel_file, header, row_number, first_column) + @excel_file = excel_file + @header = header + @row_number = row_number + @first_column = first_column + end + + def [](column_header) + value_at(@row_number, column_number(column_header.to_s)) + end + + def exists?(name) + !@header[name.to_s.downcase].nil? + end + + private + + def column_number(name) + column_index = @header[name.downcase] + fail "ERROR: #{name} column not found in excel file" if column_index.nil? + column_index + @first_column + end + + def value_at(row, col) + value = @excel_file.cell(row,col).to_s + if value.empty? + nil + else + check_encoding(value) + value + end + end + + def check_encoding(value) + puts value if value.force_encoding("UTF-8").valid_encoding? == false + end + +end + +class ExcelReader + + def initialize(file_name, sheet, header_row, first_column) + @excel_file = Roo::Excelx.new file_name + @sheet = sheet + @excel_file.default_sheet = sheet + @header_row = header_row + @first_column = first_column + @header = {} + header.each_with_index do |cell, ix| + @header[cell.downcase] = ix + end + end + + def read_header + yield header + end + + def read_rows + (@header_row + 1).upto(last_row_number) do |row_number| + yield row(row_number) + end + end + + private + + def last_row_number + @excel_file.last_row + end + + def header + @excel_file.row(@header_row).compact.map(&:strip) + end + + def row(row_number) + ExcelRow.new(@excel_file, @header, row_number, @first_column) + end + +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/file_io.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/file_io.rb new file mode 100644 index 0000000..b501642 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/file_io.rb @@ -0,0 +1,29 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'rubygems' +require 'erb' +require 'fileutils' +require 'pathname' + +class FileIO + def self.write_file(file_name, contents) + callingPath = Pathname.new($calling_path) + filePath = Pathname.new(file_name) + puts "Generating #{filePath.relative_path_from(callingPath)}" + write_file_silent(file_name, contents) + end + def self.write_file_silent(file_name, contents) + FileUtils.mkdir_p(File.dirname(file_name)) + unless File.exist?(file_name) && contents == File.open(file_name, 'r') { |f| f.read() } + File.open(file_name, 'w') { |f| f.write(contents) } + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/generator.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/generator.rb new file mode 100644 index 0000000..8d1d79f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/generator.rb @@ -0,0 +1,29 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'lib/outputter' +require 'lib/sanitizer' +require 'lib/string_collector' +require 'lib/text_database_parser' +require 'lib/xml_reader' +require 'lib/xml_validator' + +class Generator + def run(xml_file_name, output_path, text_output_path, font_asset_path, data_format, remap_identical_texts, autohint_setting, generate_binary_translations, generate_binary_fonts, framebuffer_bpp, generate_font_format) + xml_doc = XMLReader.new.read(xml_file_name) + XMLValidator.new.validate(xml_file_name) + languages, typographies, text_entries = TextDatabaseParser.new(xml_doc).run + Sanitizer.new(text_entries, typographies, framebuffer_bpp).run + if remap_identical_texts=='yes' + string_indices, characters = StringCollector.new(text_entries, typographies).run + end + Outputter.new(string_indices, characters, text_entries, typographies, text_output_path, output_path, font_asset_path, data_format, remap_identical_texts, autohint_setting, generate_binary_translations, generate_binary_fonts, generate_font_format).run + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/outputter.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/outputter.rb new file mode 100644 index 0000000..2cdd54e --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/outputter.rb @@ -0,0 +1,80 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'lib/file_io' +require 'lib/emitters/template' +require 'lib/emitters/text_keys_and_languages_hpp' +require 'lib/emitters/texts_cpp' +require 'lib/emitters/languages_cpp' +require 'lib/emitters/languages_bin' +require 'lib/emitters/unicodes_txt' +require 'lib/emitters/fonts_cpp' +require 'lib/emitters/generated_font_cpp' +require 'lib/emitters/generated_font_hpp' +require 'lib/emitters/unmapped_data_font_cpp' +require 'lib/emitters/unmapped_data_font_hpp' +require 'lib/emitters/cached_font_cpp' +require 'lib/emitters/cached_font_hpp' +require 'lib/emitters/font_cache_cpp' +require 'lib/emitters/font_cache_hpp' +require 'lib/emitters/application_font_provider_hpp' +require 'lib/emitters/application_font_provider_cpp' +require 'lib/emitters/typed_text_database_hpp' +require 'lib/emitters/typed_text_database_cpp' + +class Outputter + def initialize(string_indices, characters, text_entries, typographies, localization_output_directory, fonts_output_directory, font_asset_path, data_format, remap_identical_texts, autohint_setting, generate_binary_translations, generate_binary_fonts, generate_font_format) + @string_indices = string_indices #dictionary of all string indices into the characters array + @characters = characters #one array of the needed strings in optimal order + @text_entries = text_entries + @typographies = typographies + @localization_output_directory = localization_output_directory + @fonts_output_directory = fonts_output_directory + @font_asset_path = font_asset_path + @data_format = data_format + @remap_identical_texts = remap_identical_texts + @autohint_setting = autohint_setting + @generate_binary_translations = generate_binary_translations + @generate_binary_fonts = generate_binary_fonts + @generate_font_format = generate_font_format + end + + def run + + [ GeneratedFontHpp, + GeneratedFontCpp, + UnmappedDataFontHpp, + UnmappedDataFontCpp, + CachedFontHpp, + CachedFontCpp, + FontCacheHpp, + FontCacheCpp, + UnicodesTxt ].each { |template| template.new(@text_entries, @typographies, @fonts_output_directory).run } + + [ ApplicationFontProviderCpp, + ApplicationFontProviderHpp ].each { |template| template.new(@text_entries, @typographies, @fonts_output_directory, @generate_font_format).run } + + [ TextKeysAndLanguages, + TypedTextDatabaseHpp].each { |template| template.new(@text_entries, @typographies, @localization_output_directory).run } + + TypedTextDatabaseCpp.new(@text_entries, @typographies, @localization_output_directory, @generate_binary_translations, @generate_font_format).run + + TextsCpp.new(@characters, @text_entries, @typographies, @localization_output_directory, @remap_identical_texts, @generate_binary_translations).run + + LanguagesCpp.new(@string_indices, @text_entries, @localization_output_directory, @remap_identical_texts, @generate_binary_translations).run + + FontsCpp.new(@text_entries, @typographies, @fonts_output_directory, @font_asset_path, @autohint_setting, @data_format, @generate_binary_fonts, @generate_font_format).run + + if @generate_binary_translations.downcase == 'yes' + [ LanguagesBin ].each { |template| template.new(@text_entries, @typographies, @localization_output_directory).run } + end + end +end + diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/sanitizer.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/sanitizer.rb new file mode 100644 index 0000000..2a63229 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/sanitizer.rb @@ -0,0 +1,176 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +TextEntrySanitizer = Struct.new(:text_entries, :typographies, :framebuffer_bpp) + +class Sanitizer < TextEntrySanitizer + + def run + [ RemoveDuplicateKeys, + # RemoveIncompleteLanguages, + RemoveKeysWithMoreThanTwoSubstitutions, + RemoveKeysWithDifferentNumberOfSubstitutions, + RemoveTextEntriesWithInvalidTypography, + RemoveTextEntriesWithInvalidAlignment, + RemoveTextEntriesWithInvalidDirection, + CheckSizeAndBpp, + DowngradeFontsBitDepth + ].each do |sanitizer| + sanitizer.new(text_entries, typographies, framebuffer_bpp).run + end + end +end + +class RemoveDuplicateKeys < TextEntrySanitizer + def run + counts = Hash.new(0) + counts = text_entries.inject(Hash.new(0)) do |h, entry| + h[entry.cpp_text_id.upcase] = h[entry.cpp_text_id.upcase] + 1 + h + end + + text_entries.each do |text_entry| + if counts[text_entry.cpp_text_id.upcase] > 1 + fail "ERROR: Duplicate key removed: #{text_entry.text_id}, yields cpp identifier #{text_entry.cpp_text_id.upcase}" + text_entries.remove(text_entry) + end + end + end +end + +class RemoveIncompleteLanguages < TextEntrySanitizer + def run + languages = text_entries.languages + languages.each do |language| + text_entries_with_missing_translations = text_entries.select do |text_entry| + text_entry.translation_in(language).empty? + end + text_entries_with_missing_translations.each do |text_entry| + fail "ERROR: Language #{language} is missing translation for #{text_entry.text_id}" + end + if text_entries_with_missing_translations.any? + text_entries.remove_language(language) + end + end + end +end + +class RemoveKeysWithMoreThanTwoSubstitutions < TextEntrySanitizer + def run + text_entries.languages.each do |language| + text_entries_with_more_than_two_substitutions = text_entries.select do |text_entry| + text_entry.number_of_substitutions_in(language) > 2 + end + text_entries_with_more_than_two_substitutions.each do |text_entry| + fail "ERROR: Text Id #{text_entry.text_id} has #{text_entry.number_of_substitutions_in(language)} substitutions" + #text_entries.remove(text_entry) + end + end + end +end + +class RemoveKeysWithDifferentNumberOfSubstitutions < TextEntrySanitizer + def run + text_entries.each do |text_entry| + translations = text_entry.translations + number_of_substitutions_per_translation = translations.collect { |translation| translation.number_of_substitutions } + if number_of_substitutions_per_translation.uniq.count > 1 + fail "ERROR: Text Id #{text_entry.text_id} has different number of substitutions for some languages" + #text_entries.remove(text_entry) + end + end + end +end + +class RemoveTextEntriesWithInvalidTypography < TextEntrySanitizer + def run + text_entries.each do |text_entry| + non_existing_typographies = (text_entry.get_all_typographies - typographies.map( &:name )).compact; + + if non_existing_typographies.any? + fail "ERROR: Text Id #{text_entry.text_id} uses unknown typographies #{non_existing_typographies}" + #text_entries.remove(text_entry) + end + end + end +end + +class RemoveTextEntriesWithInvalidAlignment < TextEntrySanitizer + def run + text_entries.each do |text_entry| + alignments = text_entry.get_all_alignments_as_string + illegal_alignments = alignments.select { |a| !['LEFT', 'RIGHT', 'CENTER'].include?(a) } + if illegal_alignments.any? + fail "ERROR: Text Id #{text_entry.text_id} uses unknown alignments #{illegal_alignments}" + #text_entries.remove(text_entry) + end + end + end +end + +class RemoveTextEntriesWithInvalidDirection < TextEntrySanitizer + def run + text_entries.each do |text_entry| + directions = text_entry.get_all_directions_as_string + illegal_directions = directions.select { |d| !['LTR', 'RTL'].include?(d) } + if illegal_directions.any? + fail "ERROR: Text Id #{text_entry.text_id} uses unknown directions #{illegal_directions}" + #text_entries.remove(text_entry) + end + end + end +end + +class CheckSizeAndBpp < TextEntrySanitizer + def run + typographies.each do |typography| + if ![1, 2, 4, 8].include?(typography.bpp) + fail "ERROR: Typography named '#{typography.name}' has bpp value '#{typography.bpp}', which is not a valid value" + end + + if !typography.font_size.integer? || typography.font_size < 1 + fail "ERROR: Typography named '#{typography.name}' has font size value '#{typography.font_size}', which is not a valid value" + end + end + end +end + +class DowngradeFontsBitDepth < TextEntrySanitizer + def run + if !framebuffer_bpp.nil? + m = framebuffer_bpp.match(/BPP(\d+)/) + bpp = m.nil? ? 24 : m[1].to_i + typographies.each do |typography| + case bpp + when 8 + if typography.bpp > 2 + puts "Downgrading typography #{typography.name} from #{typography.bpp.to_s}bpp to 2bpp" + typography.bpp = 2 + end + when 4 + if typography.bpp > 4 + puts "Downgrading typography #{typography.name} from #{typography.bpp.to_s}bpp to 4bpp" + typography.bpp = 4 + end + when 2 + if typography.bpp > 2 + puts "Downgrading typography #{typography.name} from #{typography.bpp.to_s}bpp to 2bpp" + typography.bpp = 2 + end + when 1 + if typography.bpp > 1 + puts "Downgrading typography #{typography.name} from #{typography.bpp.to_s}bpp to 1bpp" + typography.bpp = 1 + end + end + end + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/string_collector.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/string_collector.rb new file mode 100644 index 0000000..e613e56 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/string_collector.rb @@ -0,0 +1,55 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +CollectorStruct = Struct.new(:text_entries, :typographies) + +class StringCollector < CollectorStruct + def run + string_indices = {} + characters = Array.new + + #collect all strings for sorting + all_strings = Array.new + text_entries.each do |text_entry| + text_entry.translations.each do |translation| + all_strings.push(translation) + end + end + # sort by: Same length => sort by text, otherwise reverse sort on length + # [ 'Slide','Yes','Cover','None' ] => [ 'Cover', 'Slide', 'None', 'Yes' ] + all_strings.sort!{|x,y| x.length == y.length ? x.text <=> y.text : y.length <=> x.length } + + #collect all string indeces, and add to characters array + all_strings.each do |translation| + #lookup translation in hash + #if not found, add to characters and insert index in hash for translation and all suffices + #if found, do nothing + unicodes = translation.unicodes # This includes a terminating zero character + index = string_indices[unicodes] + if !index + new_index = characters.length + #puts "new string: #{translation.to_cpp} index: #{new_index}" + characters.concat(unicodes) + for start in 0 .. unicodes.length-1 + sub_string = unicodes[start..-1] + # if the substring is present, all shorter substrings are also present, so do not add again + break if string_indices[sub_string] + string_indices[sub_string] = (new_index + start) + end + else + #puts "existing string: #{translation.to_cpp} index: #{index}" + end + end + #puts characters.inject("") {|t,i| "#{t}#{i==0?'|' : i.chr}"} + #puts "Total: #{characters.length} chars" + #puts string_indices + [string_indices, characters] + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser.rb new file mode 100644 index 0000000..f36c5aa --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser.rb @@ -0,0 +1,173 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'nokogiri' +require 'lib/text_entries' +require 'lib/typographies' + +class ParserBase + def initialize(xml_doc) + @xml_doc = xml_doc + end + +protected + def empty_to_nil(str) + str ? str.strip.empty? ? nil : str.strip : nil + end +end + +class TextDatabaseParser < ParserBase + def run + languages = LanguageParser.new(@xml_doc).run + typographies = TypographyParser.new(@xml_doc, languages).run + text_entries = TextParser.new(@xml_doc, languages, typographies).run + + return languages, typographies.get_typographies(), text_entries + end +end + +class LanguageParser < ParserBase + def run + languages = [] + @xml_doc.xpath("/TextDatabase/Languages/Language").each do |lang_node| + language = empty_to_nil(lang_node["Id"]) + fail "ERROR: Attribute 'Id' not specified in line #{lang_node.line} in #{lang_node.to_s}" if language.nil? + if !language.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{lang_node.line} for " + end + languages.push(language) + end + + return languages + end +end + +class TypographyParser < ParserBase + def initialize(xml_doc, languages) + super(xml_doc) + @languages = languages + @typographies = Typographies.new + end + + def run + @xml_doc.xpath("/TextDatabase/Typographies/Typography").each do |typo_node| + typo_id = empty_to_nil(typo_node["Id"]) + font = empty_to_nil(typo_node["Font"]) + size = empty_to_nil(typo_node["Size"]) + bpp = empty_to_nil(typo_node["Bpp"]) + direction = empty_to_nil(typo_node["Direction"]) + fallback_character = empty_to_nil(typo_node["FallbackCharacter"]) + wildcard_characters = empty_to_nil(typo_node["WildcardCharacters"]) + wildcard_widget_characters = empty_to_nil(typo_node["WidgetWildcardCharacters"]) + wildcard_character_ranges = empty_to_nil(typo_node["WildcardCharacterRanges"]) + ellipsis_character = empty_to_nil(typo_node["EllipsisCharacter"]) + + fail "ERROR: Attribute 'Id' not specified in line #{typo_node.line} in #{typo_node.to_s}" if typo_id.nil? + fail "ERROR: Attribute 'Font' not specified in line #{typo_node.line} for " if font.nil? + fail "ERROR: Attribute 'Size' not specified in line #{typo_node.line} for " if size.nil? + fail "ERROR: Attribute 'Bpp' not specified in line #{typo_node.line} for " if bpp.nil? + fail "ERROR: Attribute 'Direction' not specified in line #{typo_node.line} for " if direction.nil? + if !typo_id.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{typo_node.line} for " + end + + # Default typography + @typographies.add(typo_id, "", font, size, bpp, fallback_character, ellipsis_character, wildcard_characters, wildcard_widget_characters, wildcard_character_ranges, direction) + + typo_node.xpath('./LanguageSetting').each do |language_setting| + language = empty_to_nil(language_setting["Language"]) + font = empty_to_nil(language_setting["Font"]) + size = empty_to_nil(language_setting["Size"]) + bpp = empty_to_nil(language_setting["Bpp"]) + direction = empty_to_nil(language_setting["Direction"]) + fallback_character = empty_to_nil(language_setting["FallbackCharacter"]) + wildcard_characters = empty_to_nil(language_setting["WildcardCharacters"]) + wildcard_widget_characters = empty_to_nil(language_setting["WidgetWildcardCharacters"]) + wildcard_character_ranges = empty_to_nil(language_setting["WildcardCharacterRanges"]) + ellipsis_character = empty_to_nil(language_setting["EllipsisCharacter"]) + + fail "ERROR: Attribute 'Language' not specified in line #{language_setting.line} in #{language_setting.to_s}" if language.nil? + fail "ERROR: Attribute 'Font' not specified in line #{language_setting.line} for " if font.nil? + fail "ERROR: Attribute 'Size' not specified in line #{language_setting.line} for " if size.nil? + fail "ERROR: Attribute 'Bpp' not specified in line #{language_setting.line} for " if bpp.nil? + fail "ERROR: Attribute 'Direction' not specified in line #{language_setting.line} for " if direction.nil? + if !language.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{language_setting.line} for " + end + fail "ERROR: Unknown language '#{language}'" if !@languages.include?(language) + + # Language specific typography + @typographies.add(typo_id, language, font, size, bpp, fallback_character, ellipsis_character, wildcard_characters, wildcard_widget_characters, wildcard_character_ranges, direction) + end + end + return @typographies + end +end + +class TextParser < ParserBase + def initialize(xml_doc, languages, typographies) + super(xml_doc) + @languages = languages + @typographies = typographies + @text_entries = TextEntries.new + end + + def run + @xml_doc.xpath("/TextDatabase/Texts/TextGroup/Text").each do |text_node| + text_id = empty_to_nil(text_node["Id"]) + default_typography_id = empty_to_nil(text_node["TypographyId"]) + default_alignment = empty_to_nil(text_node["Alignment"]) + + fail "ERROR: Attribute 'Id' not specified in line #{text_node.line} in #{text_node.to_s}" if text_id.nil? + fail "ERROR: Attribute 'TypographyId' not specified in line #{text_node.line} for " if default_typography_id.nil? + fail "ERROR: Attribute 'Alignment' not specified in line #{text_node.line} for " if default_alignment.nil? + if !text_id.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{text_node.line} for " + end + + default_typography_name = @typographies.get_typography_name(default_typography_id, "") + default_direction = @typographies.get_direction(default_typography_id, "") + + text_entry = TextEntry.new(text_id, default_typography_name, default_alignment, default_direction); + + fail "ERROR: Translation not specified in line #{text_node.line} for " if !text_node.at("Translation") + + text_node.xpath('./Translation').each do |translation| + language = empty_to_nil(translation["Language"]) + specific_alignment = empty_to_nil(translation["Alignment"]) + + fail "ERROR: Attribute 'Language' not specified in line #{translation.line} for Translation" if language.nil? + if !language.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{translation.line} for " + end + fail "ERROR: Unknown language '#{language}'" if !@languages.include?(language) + + if translation.text.match(/\n\t|\n /) + puts "WARNING: Text in line #{translation.line} for with Language '#{language}' contains tabs or whitespace indentation" + end + + specific_typography_name = @typographies.get_typography_name(default_typography_id, language) + specific_direction = @typographies.get_direction(default_typography_id, language) + + specific_typography_name = nil if specific_typography_name == default_typography_name + specific_direction = nil if specific_direction == default_direction + specific_alignment = nil if specific_alignment == default_alignment + + text_entry.add_translation(language, translation.text) + text_entry.add_typography(language, specific_typography_name) if !specific_typography_name.nil? + text_entry.add_direction(language, specific_direction) if !specific_direction.nil? + text_entry.add_alignment(language, specific_alignment) if !specific_alignment.nil? + end + + @text_entries.add(text_entry) + end + return @text_entries + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser_4_17.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser_4_17.rb new file mode 100644 index 0000000..1a03dbf --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser_4_17.rb @@ -0,0 +1,180 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'lib/excel_reader' +require 'lib/text_entries' +require 'lib/typographies' + +class TextDatabaseParser_4_17 + def initialize(file_name) + @file_name = file_name + end + + def run + typographies = TypographyParser_4_17.new(@file_name).run + text_entries = TextParser_4_17.new(@file_name).run + + return typographies, text_entries + end +end + +class TypographyParser_4_17 + attr_reader :reader + + def initialize(file_name) + header_row_number = 3 + header_column_number = 2 + @reader = ExcelReader.new(file_name, 'Typography', header_row_number, header_column_number) + @typographies = [] + end + + def run + reader.read_rows do |row| + name = row[:'Typography Name'] + font = row[:font] + size = row[:size] + bpp = row[:bpp] + if row.exists?(:'Fallback Character') + fallback_character = row[:'Fallback Character'] + end + if row.exists?(:'Wildcard Characters') + wildcard_characters = row[:'Wildcard Characters'] + end + if row.exists?(:'Widget Wildcard Characters') + widget_wildcard_characters = row[:'Widget Wildcard Characters'] + end + if row.exists?(:'Character Ranges') # New name + wildcard_ranges = row[:'Character Ranges'] + elsif row.exists?(:'Wildcard Ranges') # Old name + wildcard_ranges = row[:'Wildcard Ranges'] + end + if row.exists?(:'Ellipsis Character') + ellipsis_character = row[:'Ellipsis Character'] + end + + if name + name = name.strip + unless name.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in Text ID '#{name}'" + end + end + font = font.strip if font + size = size.strip if size + bpp = bpp.strip if bpp + fallback_character = fallback_character.strip if fallback_character + wildcard_characters = wildcard_characters.strip if wildcard_characters + widget_wildcard_characters = widget_wildcard_characters.strip if widget_wildcard_characters + wildcard_ranges = wildcard_ranges.strip if wildcard_ranges + ellipsis_character = ellipsis_character.strip if ellipsis_character + + if name && font && size && bpp + @typographies.push Typography.new(name, font, size.to_i, bpp.to_i, fallback_character, ellipsis_character, wildcard_characters, widget_wildcard_characters, wildcard_ranges) + end + end + @typographies + end +end + +class TextParser_4_17 + attr_reader :reader + + def initialize(file_name) + header_row_number = 3 + header_column_number = 2 + @reader = ExcelReader.new(file_name, "Translation", header_row_number, header_column_number) + @text_entries = TextEntries.new + end + + def language_capitalization(lang) + lang_upcase = lang.upcase + @languages.find { |l| l.upcase == lang_upcase } + end + + def run + reader.read_header do |header| + @alignments = header.select { |column| column.match(/^.*-ALIGNMENT$/i) } + @directions = header.select { |column| column.match(/^.*-DIRECTION$/i) } + @typographies = header.select { |column| column.match(/^.*-TYPOGRAPHY$/i) } + @languages = header.select { |column| column.match(/^(\w{1,3})$/i ) } + end + + # Check for undefined languages in language specific typographies + @typographies.each do |typography| + language, _ = typography.upcase.split('-') + fail "ERROR: Unknown language in column #{language}-TYPOGRAPHY" if !@languages.any?{ |lang| lang.upcase == language } + end + + # Check for undefined languages in language specific alignments + @alignments.each do |alignment| + language, _ = alignment.upcase.split('-') + fail "ERROR: Unknown language in column #{language}-ALIGNMENT" if not @languages.any?{ |lang| lang.upcase == language } + end + + # Check for undefined languages in language specific directions + @directions.each do |direction| + language, _ = direction.upcase.split('-') + fail "ERROR: Unknown language in column #{language}-DIRECTION" if not @languages.any?{ |lang| lang.upcase == language } + end + + reader.read_rows do |row| + text_id = row[:"Text ID"] + default_typography = row[:"Typography Name"] + default_alignment = row[:Alignment] + if row.exists?(:Direction) + default_direction = row[:Direction] + end + + text_id = text_id.strip if text_id + default_typography = default_typography.strip if default_typography + default_alignment = default_alignment.strip if default_alignment + default_direction = default_direction.strip if default_direction + + if text_id && default_typography + unless text_id.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in Text ID '#{text_id}'" + end + + text_entry = TextEntry.new(text_id, default_typography, default_alignment, default_direction) + + @typographies.each do |typography| + language, _ = typography.split('-') + language = language_capitalization(language) + t = row[typography] + t = t.strip if t + text_entry.add_typography(language, t) + end + + @alignments.each do |alignment| + language, _ = alignment.split('-') + language = language_capitalization(language) + a = row[alignment] + a = a.strip if a + text_entry.add_alignment(language, a) + end + + @directions.each do |direction| + language, _ = direction.split('-') + language = language_capitalization(language) + d = row[direction] + d = d.strip if d + text_entry.add_direction(language, d) + end + + @languages.each do |language| + # Do *not* strip leading/trailing whitespace from translations. + text_entry.add_translation(language, row[language]) + end + + @text_entries.add(text_entry) + end + end + @text_entries + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser_4_18.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser_4_18.rb new file mode 100644 index 0000000..1aa94e4 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_parser_4_18.rb @@ -0,0 +1,162 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'nokogiri' +require 'lib/text_entries' +require 'lib/typographies' + +class TextDatabaseParser_4_18 + def initialize(file_name) + @file_name = file_name + end + + def run + typographies = TypographyParser_4_18.new(@file_name).run + text_entries = TextParser_4_18.new(@file_name).run + + return typographies, text_entries + end +end + +class TypographyParser_4_18 + def empty_to_nil(str) + str ? str.strip.empty? ? nil : str.strip : nil + end + + def initialize(xml_doc) + @xml_doc = xml_doc + @typographies = [] + end + + def run + @xml_doc.xpath("/TextDatabase/Typographies/Typography").each do |typo_node| + typo_id = empty_to_nil(typo_node["Id"]) + font = empty_to_nil(typo_node["Font"]) + size = empty_to_nil(typo_node["Size"]) + bpp = empty_to_nil(typo_node["Bpp"]) + fallback_character = empty_to_nil(typo_node["FallbackCharacter"]) + wildcard_characters = empty_to_nil(typo_node["WildcardCharacters"]) + wildcard_widget_characters = empty_to_nil(typo_node["WidgetWildcardCharacters"]) + wildcard_character_ranges = empty_to_nil(typo_node["WildcardCharacterRanges"]) + ellipsis_character = empty_to_nil(typo_node["EllipsisCharacter"]) + + fail "ERROR: Attribute 'Id' not specified in line #{typo_node.line} in #{typo_node.to_s}" if typo_id.nil? + fail "ERROR: Attribute 'Font' not specified in line #{typo_node.line} for " if font.nil? + fail "ERROR: Attribute 'Size' not specified in line #{typo_node.line} for " if size.nil? + fail "ERROR: Attribute 'Bpp' not specified in line #{typo_node.line} for " if bpp.nil? + + if !typo_id.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{typo_node.line} for " + end + + @typographies.push Typography.new(typo_id, font, size.to_i, bpp.to_i, fallback_character, ellipsis_character, wildcard_characters, wildcard_widget_characters, wildcard_character_ranges) + end + @typographies + end +end + +class TextParser_4_18 + def initialize(xml_doc) + @xml_doc = xml_doc + @text_entries = TextEntries.new + end + + def empty_to_nil(str) + str ? str.strip.empty? ? nil : str.strip : nil + end + + def get_value_or_nil(a) + a.nil? ? nil : (a.value.nil? ? nil : a.value.strip) + end + + def run + texts = @xml_doc.xpath("/TextDatabase/Texts/Text").map do |text| + text_id = empty_to_nil(text["Id"]) + default_typography = empty_to_nil(text["TypographyId"]) + default_alignment = empty_to_nil(text["Alignment"]) + default_direction = empty_to_nil(text["Direction"]) + fail "ERROR: Attribute 'Id' not specified in line #{text.line} in #{text.to_s}" if text_id.nil? + fail "ERROR: Attribute 'TypographyId' not specified in line #{text.line} for " if default_typography.nil? + fail "ERROR: Attribute 'Alignment' not specified in line #{text.line} for " if default_alignment.nil? + fail "ERROR: Attribute 'Direction' not specified in line #{text.line} for " if default_direction.nil? + + if !text_id.match(/^([0-9a-zA-Z_])*$/) + fail "ERROR: Illegal characters found in line #{text.line} for " + end + + fail "ERROR: Translation not specified in line #{text.line} for " if !text.at("Translation") + + { + :id => text_id, :typography => default_typography, :alignment => default_alignment, :direction => default_direction, + :translations => text.xpath('./Translation').inject({}) do |result, translation| + + fail "ERROR: Attribute 'Language' not specified in line #{translation.line} for Translation" if translation.attributes["Language"].nil? + language = translation.attributes["Language"].value + + if translation.text.match(/\n\t|\n /) + puts "WARNING: Text in line #{translation.line} for with Language '#{language}' contains tabs or whitespace indentation" + end + + result[ language.strip ] = { + :value => translation.text, + :typography => get_value_or_nil(translation.attributes["TypographyId"]), + :alignment => get_value_or_nil(translation.attributes["Alignment"]), + :direction => get_value_or_nil(translation.attributes["Direction"]) + }; result + end + } + end + + languages_with_specific_typographies = texts.map do |text| + translations = text[:translations] + translations.keys.select { |language| translations[language][:typography] } + end.flatten.uniq + + languages_with_specific_alignments = texts.map do |text| + translations = text[:translations] + translations.keys.select { |language| translations[language][:alignment] } + end.flatten.uniq + + languages_with_specific_directions = texts.map do |text| + translations = text[:translations] + translations.keys.select { |language| translations[language][:direction] } + end.flatten.uniq + + languages = texts.map { |text| text[:translations].keys }.flatten.uniq + + texts.each do |text| + text_entry = TextEntry.new(text[:id], text[:typography], text[:alignment], text[:direction]) + + languages_with_specific_typographies.each do |language| + typography = text[:translations][language][:typography] + text_entry.add_typography(language, typography) + end + + languages_with_specific_alignments.each do |language| + alignment = text[:translations][language][:alignment] + text_entry.add_alignment(language, alignment) + end + + languages_with_specific_directions.each do |language| + direction = text[:translations][language][:direction] + text_entry.add_direction(language, direction) + end + + languages.each do |language| + translation = text[:translations][language].nil? ? "" : text[:translations][language][:value] + text_entry.add_translation(language, translation) + end + + @text_entries.add(text_entry) + end + + @text_entries + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_upgrader.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_upgrader.rb new file mode 100644 index 0000000..cf55a0a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_upgrader.rb @@ -0,0 +1,439 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'nokogiri' +require 'rubygems/version' +require 'lib/text_database_parser_4_17' +require 'lib/sanitizer' +require 'lib/version' +require 'lib/xml_reader' +require 'lib/xml_writer' + +class TextDatabaseUpgrader + def initialize(file_name, upgrade_version) + @file_name = file_name + @upgrade_version = Gem::Version.new(upgrade_version) + file_ext = File.extname(@file_name) + case file_ext + when '.xlsx' + @xml_doc = Nokogiri::XML::Document.new + @intermediate_version = Gem::Version.new('4.17.0') # or earlier + when '.xml' + @xml_doc = XMLReader.new.read(@file_name) + @intermediate_version = Gem::Version.new(@xml_doc.at('TextDatabase')['Version']) + else + fail "ERROR: Unsupported text database file extension: #{file_ext}" + end + end + + def run + # For each version where an upgrade of the text database is required, + # a code snippet, like the 4 lines below, must be added, including + # implementation of the actual UpgradeTo_X_Y class. + # Note! In case of versions where the text database doesn't change, + # nothing has to be done. The text database will automatically be + # updated with the new @upgrade_version. + version_4_18 = Gem::Version.new('4.18.0') + if @intermediate_version < version_4_18 && @upgrade_version >= version_4_18 + @xml_doc, @intermediate_version = UpgradeTo_4_18.new(@file_name).run + end + # Now @xml_doc contains 4.18.0 xml data + + version_4_19 = Gem::Version.new('4.19.0') + if @intermediate_version < version_4_19 && @upgrade_version >= version_4_19 + @xml_doc, @intermediate_version = UpgradeTo_4_19.new(@xml_doc).run + end + # Now @xml_doc contains 4.19.0 xml data + + if @xml_doc.at('//TextDatabase') + @xml_doc.at('TextDatabase')['Version'] = @upgrade_version.version + xml_file_name = @file_name.gsub(/\.xlsx$/, '.xml') + XMLWriter.new.write(xml_file_name, @xml_doc) + else + fail "ERROR: Unsupported upgrade version: #{@upgrade_version.version}" + end + end +end + +class UpgradeTo_4_19 + def initialize(xml_doc) + @xml_doc = xml_doc + @languages = [] + @typographies = [] + @texts = [] + end + + def run + xml_doc = Nokogiri::XML::Document.new + xml_doc.encoding = 'utf-8' + + create_data_structures + + # Create + textdatabase_node = xml_doc.add_child(Nokogiri::XML::Node.new('TextDatabase', xml_doc)) + textdatabase_node['xmlns:xsi'] = 'http://www.w3.org/2001/XMLSchema-instance' + textdatabase_node['xsi:noNamespaceSchemaLocation'] = 'texts.xsd' + textdatabase_node['Version'] = @intermediate_version.to_s + + # Create inside + languages_node = textdatabase_node.add_child(Nokogiri::XML::Node.new('Languages', xml_doc)) + @languages.each do |language| + # Add with required attributes inside + language_node = languages_node.add_child(Nokogiri::XML::Node.new('Language', xml_doc)) + language_node['Id'] = language + end + + # Create inside + texts_node = textdatabase_node.add_child(Nokogiri::XML::Node.new('Texts', xml_doc)) + + # Create inside + text_group_node = texts_node.add_child(Nokogiri::XML::Node.new('TextGroup', xml_doc)) + text_group_node['Id'] = "Group1" + @texts.each do |text| + # Add with required attributes inside + text_node = text_group_node.add_child(Nokogiri::XML::Node.new('Text', xml_doc)) + text_node['Id'] = text.id + text_node['TypographyId'] = text.typography_id + text_node['Alignment'] = text.alignment + text.translations.each do |translation| + # Add with required attribute + translation_node = text_node.add_child(Nokogiri::XML::Node.new('Translation', xml_doc)) + translation_node['Language'] = translation.language + # Add optional attribute + translation_node['Alignment'] = translation.alignment if translation.alignment + # Add actual text + translation_node.add_child(Nokogiri::XML::Text.new(translation.text, xml_doc)) + end + end + + # Add inside + typographies_node = textdatabase_node.add_child(Nokogiri::XML::Node.new('Typographies', xml_doc)) + @typographies.each do |typography| + # Add with required attributes inside + typography_node = typographies_node.add_child(Nokogiri::XML::Node.new('Typography', xml_doc)) + typography_node['Id'] = typography.id + typography_node['Font'] = typography.font_file + typography_node['Size'] = typography.font_size + typography_node['Bpp'] = typography.bpp + typography_node['Direction'] = typography.direction + # Add optional attributes + typography_node['FallbackCharacter'] = typography.fallback_character if typography.fallback_character + typography_node['WildcardCharacters'] = typography.wildcard_characters if typography.wildcard_characters + typography_node['WidgetWildcardCharacters'] = typography.widget_wildcard_characters if typography.widget_wildcard_characters + typography_node['WildcardCharacterRanges'] = typography.wildcard_ranges if typography.wildcard_ranges + typography_node['EllipsisCharacter'] = typography.ellipsis_character if typography.ellipsis_character + # Add with required attributes inside + typography.language_settings.each do |language_setting| + language_setting_node = typography_node.add_child(Nokogiri::XML::Node.new('LanguageSetting', xml_doc)) + language_setting_node['Language'] = language_setting.language + language_setting_node['Font'] = language_setting.font_file + language_setting_node['Size'] = language_setting.font_size + language_setting_node['Bpp'] = language_setting.bpp + language_setting_node['Direction'] = language_setting.direction + # Add optional attributes + language_setting_node['FallbackCharacter'] = language_setting.fallback_character if language_setting.fallback_character + language_setting_node['WildcardCharacters'] = language_setting.wildcard_characters if language_setting.wildcard_characters + language_setting_node['WidgetWildcardCharacters'] = language_setting.widget_wildcard_characters if language_setting.widget_wildcard_characters + language_setting_node['WildcardCharacterRanges'] = language_setting.wildcard_ranges if language_setting.wildcard_ranges + language_setting_node['EllipsisCharacter'] = language_setting.ellipsis_character if language_setting.ellipsis_character + end + end + + return xml_doc, Gem::Version.new('4.19.0') + end + +private + class Typography + attr_reader :id, :font_file, :font_size, :bpp, :direction, :fallback_character, :wildcard_characters, :widget_wildcard_characters, :wildcard_ranges, :ellipsis_character, :language_settings, :text_ids + attr_writer :id + def initialize(id, font_file, font_size, bpp, direction, fallback_character, wildcard_characters, widget_wildcard_characters, wildcard_ranges, ellipsis_character) + @id = id + @font_file = font_file + @font_size = font_size + @bpp = bpp + @direction = direction + @fallback_character = fallback_character + @wildcard_characters = wildcard_characters + @widget_wildcard_characters = widget_wildcard_characters + @wildcard_ranges = wildcard_ranges + @ellipsis_character = ellipsis_character + @direction = direction + @language_settings = [] + @text_ids = [] + end + + def add_language_setting(setting) + @language_settings.push(setting) + end + + def add_text_id(id) + @text_ids.push(id) + end + + def ==(other) + self.id == other.id && + self.font_file == other.font_file && + self.font_size == other.font_size && + self.bpp == other.bpp && + self.direction == other.direction && + self.fallback_character == other.fallback_character && + self.wildcard_characters == other.wildcard_characters && + self.widget_wildcard_characters == other.widget_wildcard_characters && + self.wildcard_ranges == other.wildcard_ranges && + self.ellipsis_character == other.ellipsis_character && + self.language_settings == other.language_settings + end + + alias eql? == + + class LanguageSetting + attr_reader :language, :font_file, :font_size, :bpp, :direction, :fallback_character, :wildcard_characters, :widget_wildcard_characters, :wildcard_ranges, :ellipsis_character + def initialize(language, font_file, font_size, bpp, direction, fallback_character, wildcard_characters, widget_wildcard_characters, wildcard_ranges, ellipsis_character) + @language = language + @font_file = font_file + @font_size = font_size + @bpp = bpp + @direction = direction + @fallback_character = fallback_character + @wildcard_characters = wildcard_characters + @widget_wildcard_characters = widget_wildcard_characters + @wildcard_ranges = wildcard_ranges + @ellipsis_character = ellipsis_character + end + + def ==(other) + self.language == other.language && + self.font_file == other.font_file && + self.font_size == other.font_size && + self.bpp == other.bpp && + self.direction == other.direction && + self.fallback_character == other.fallback_character && + self.wildcard_characters == other.wildcard_characters && + self.widget_wildcard_characters == other.widget_wildcard_characters && + self.wildcard_ranges == other.wildcard_ranges && + self.ellipsis_character == other.ellipsis_character + end + + alias eql? == + end + end + + class Text + attr_reader :id, :typography_id, :alignment, :translations + attr_writer :typography_id + def initialize(id, typography_id, alignment) + @id = id + @typography_id = typography_id + @alignment = alignment + @translations = [] + end + + def add_translation(translation) + @translations.push(translation) + end + + class Translation + attr_reader :language, :alignment, :text + def initialize(language, alignment, text) + @language = language + @alignment = alignment + @text = text + end + end + end + + # Objective for create_data_structure: + # Create data structures that fits the new xml layout and make it easier + # to identify and resolve any upgrading conflicts. + # How it is done: + # Iterate text nodes and create data structures for @languages, @typographies and @texts. + # Note! Unused typographies will bee added at the end. + def create_data_structures + @xml_doc.xpath('/TextDatabase/Texts/Text').each do |text_node| + text_id = text_node['Id'] + typo_id = text_node['TypographyId'] + alignment = text_node['Alignment'] + typography_node = @xml_doc.xpath("/TextDatabase/Typographies/Typography[@Id=\"#{typo_id}\"]") + font_file = typography_node.attr('Font'); font_file = font_file.value if font_file + font_size = typography_node.attr('Size'); font_size = font_size.value if font_size + bpp = typography_node.attr('Bpp'); bpp = bpp.value if bpp + direction = text_node['Direction'] + fallback_character = typography_node.attr('FallbackCharacter'); fallback_character = fallback_character.value if fallback_character + wildcard_characters = typography_node.attr('WildcardCharacters'); wildcard_characters = wildcard_characters.value if wildcard_characters + widget_wildcard_characters = typography_node.attr('WidgetWildcardCharacters'); widget_wildcard_characters = widget_wildcard_characters.value if widget_wildcard_characters + wildcard_ranges = typography_node.attr('WildcardCharacterRanges'); wildcard_ranges = wildcard_ranges.value if wildcard_ranges + ellipsis_character = typography_node.attr('EllipsisCharacter'); ellipsis_character = ellipsis_character.value if ellipsis_character + + typography = Typography.new(typo_id, font_file, font_size, bpp, direction, fallback_character, wildcard_characters, widget_wildcard_characters, wildcard_ranges, ellipsis_character) + typography.add_text_id(text_id) + text = Text.new(text_id, typo_id, alignment) + + text_node.xpath('./Translation').each do |translation_node| + language = translation_node['Language'] + alignment = translation_node['Alignment'] + typo_id = translation_node['TypographyId'] + typography_node = @xml_doc.xpath("/TextDatabase/Typographies/Typography[@Id=\"#{typo_id}\"]") + font_file = typography_node.attr('Font'); font_file = font_file.value if font_file + font_size = typography_node.attr('Size'); font_size = font_size.value if font_size + bpp = typography_node.attr('Bpp'); bpp = bpp.value if bpp + direction = translation_node['Direction'] + fallback_character = typography_node.attr('FallbackCharacter'); fallback_character = fallback_character.value if fallback_character + wildcard_characters = typography_node.attr('WildcardCharacters'); wildcard_characters = wildcard_characters.value if wildcard_characters + widget_wildcard_characters = typography_node.attr('WidgetWildcardCharacters'); widget_wildcard_characters = widget_wildcard_characters.value if widget_wildcard_characters + wildcard_ranges = typography_node.attr('WildcardCharacterRanges'); wildcard_ranges = wildcard_ranges.value if wildcard_ranges + ellipsis_character = typography_node.attr('EllipsisCharacter'); ellipsis_character = ellipsis_character.value if ellipsis_character + # Only add language setting if translation specific typography or direction is present + # Note! Default values are used if no specific values exists + if typo_id || direction + language_setting = Typography::LanguageSetting.new( + language, + font_file ? font_file : typography.font_file, + font_size ? font_size : typography.font_size, + bpp ? bpp : typography.bpp, + direction ? direction : typography.direction, + fallback_character ? fallback_character : typography.fallback_character, + wildcard_characters ? wildcard_characters : typography.wildcard_characters, + widget_wildcard_characters ? widget_wildcard_characters : typography.widget_wildcard_characters, + wildcard_ranges ? wildcard_ranges : typography.wildcard_ranges, + ellipsis_character ? ellipsis_character : typography.ellipsis_character, + ) + typography.add_language_setting(language_setting) + end + text.add_translation(Text::Translation.new(language, alignment, translation_node.text)) + + # Only add language if not included in @languages + @languages.push(language) if !@languages.include?(language) + end + + # Only add typography if not included in @typographies + if @typographies.include?(typography) + index = @typographies.index(typography) + # Move text_ids from duplicate + # Note! text_ids represents all the texts that uses this specific typography + (@typographies[index].text_ids << typography.text_ids).flatten! + else + @typographies.push(typography) + end + + @texts.push(text) + end + + # Add unused typographies and give them direction "LTR" + @xml_doc.xpath('/TextDatabase/Typographies/Typography').each do |typo_node| + typo_id = typo_node['Id'] + if !@typographies.any? { |typography| typography.id == typo_id} + @typographies.push(Typography.new(typo_id, typo_node['Font'], typo_node['Size'], typo_node['Bpp'], 'LTR', typo_node['FallbackCharacter'], typo_node['WildcardCharacters'], typo_node['WidgetWildcardCharacters'], typo_node['WildcardCharacterRanges'], typo_node['EllipsisCharacter'])) + end + end + + resolve_any_typography_naming_conflict + end + + def resolve_any_typography_naming_conflict + used_typography_ids = @typographies.collect{|typography| typography.id}.uniq + + # Group typographies according to id and resolve naming conflicts + @typographies.group_by {|typography| typography.id}.each do |id, group| + group.sort! do |a,b| + # Most used first, or LTR before RTL, or first id occurrence + a.text_ids.length != b.text_ids.length ? b.text_ids.length <=> a.text_ids.length : a.direction != b.direction ? a.direction <=> b.direction : a.text_ids <=> b.text_ids + end + + # More than one typography with the same id + if group.length > 1 + puts "WARNING: Resolving typography naming conflict for #{id}!" + end + + # Do not rename first element, it is already reserved in used_typography_ids + group[1..].each do |typography| + # Rename typography + new_id = id + if typography.direction != group[0].direction + new_id = "#{new_id}_#{typography.direction}" + end + if used_typography_ids.include?(new_id) + suffix = 'A' + while used_typography_ids.include?("#{new_id}_#{suffix}") + suffix.next! + end + new_id = "#{new_id}_#{suffix}" + end + typography_index = @typographies.index(typography) + @typographies[typography_index].id = new_id + + # Update texts with new typography ids + @typographies[typography_index].text_ids.each do |text_id| + text_index = @texts.index {|text| text.id == text_id} + @texts[text_index].typography_id = @typographies[typography_index].id + end + + used_typography_ids.push(new_id) + end + end + end +end + +class UpgradeTo_4_18 + def initialize(xlsx_file_name) + @typographies, @text_entries = TextDatabaseParser_4_17.new(xlsx_file_name).run + end + + def run + xml_doc = Nokogiri::XML::Document.new + xml_doc.encoding = 'utf-8' + + # Create + textdatabase_node = xml_doc.add_child(Nokogiri::XML::Node.new('TextDatabase', xml_doc)) + textdatabase_node['xmlns:xsi'] = 'http://www.w3.org/2001/XMLSchema-instance' + textdatabase_node['xsi:noNamespaceSchemaLocation'] = 'texts.xsd' + textdatabase_node['Version'] = @intermediate_version.to_s + + # Create inside + texts_node = textdatabase_node.add_child(Nokogiri::XML::Node.new('Texts', xml_doc)) + @text_entries.each do |entry| + # Add with required attributes inside + text_node = texts_node.add_child(Nokogiri::XML::Node.new('Text', xml_doc)) + text_node['Id'] = entry.text_id + text_node['TypographyId'] = entry.typography + text_node['Alignment'] = entry.alignment.capitalize + text_node['Direction'] = entry.direction + @text_entries.languages.each do |lang| + # Add with required attribute + translation_node = text_node.add_child(Nokogiri::XML::Node.new('Translation', xml_doc)) + translation_node['Language'] = lang + # Add optional attributes + translation_node['TypographyId'] = entry.typographies[lang] if entry.typographies[lang] + translation_node['Alignment'] = entry.alignments[lang].capitalize if entry.alignments[lang] + translation_node['Direction'] = entry.directions[lang] if entry.directions[lang] + # Add actual text + translation_node.add_child(Nokogiri::XML::Text.new(entry.translation_in(lang).text, xml_doc)) + end + end + + # Add inside + typographies_node = textdatabase_node.add_child(Nokogiri::XML::Node.new('Typographies', xml_doc)) + @typographies.each do |typo| + # Add with required attributes inside + typography_node = typographies_node.add_child(Nokogiri::XML::Node.new('Typography', xml_doc)) + typography_node['Id'] = typo.name + typography_node['Font'] = typo.font_file + typography_node['Size'] = typo.font_size + typography_node['Bpp'] = typo.bpp + # Add optional attributes + typography_node['FallbackCharacter'] = typo.fallback_character if typo.fallback_character + typography_node['WildcardCharacters'] = typo.wildcard_characters if typo.wildcard_characters + typography_node['WidgetWildcardCharacters'] = typo.widget_wildcard_characters if typo.widget_wildcard_characters + typography_node['WildcardCharacterRanges'] = typo.wildcard_ranges if typo.wildcard_ranges + typography_node['EllipsisCharacter'] = typo.ellipsis_character if typo.ellipsis_character + end + + return xml_doc, Gem::Version.new('4.18.0') + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_validator.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_validator.rb new file mode 100644 index 0000000..8640d79 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_database_validator.rb @@ -0,0 +1,44 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'lib/sanitizer' +require 'lib/text_database_parser' +require 'lib/text_database_parser_4_17' +require 'lib/text_database_parser_4_18' +require 'lib/xml_reader' + +class TextDatabaseValidator + def validate(file_name) + @typographies + @text_entries + file_ext = File.extname(file_name) + if file_ext == '.xlsx' + @typographies, @text_entries = TextDatabaseParser_4_17.new(file_name).run + elsif file_ext == '.xml' + xml_doc = XMLReader.new.read(file_name) + if xml_doc.at("TextDatabase") + version = xml_doc.at("TextDatabase")["Version"] + case version + when '4.18.0', '4.18.1' + @typographies, @text_entries = TextDatabaseParser_4_18.new(xml_doc).run + when '4.19.0' + language, @typographies, @text_entries = TextDatabaseParser.new(xml_doc).run + else + fail "ERROR: Unknown text database version: #{version}" + end + else + fail "ERROR: Invalid text database: #{file_name}" + end + else + fail "ERROR: Unsupported text database file extension: #{file_ext}" + end + Sanitizer.new(@text_entries, @typographies, nil).run + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_entries.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_entries.rb new file mode 100644 index 0000000..29188ce --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/text_entries.rb @@ -0,0 +1,280 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class TextEntries + include Enumerable + + def initialize + @entries = [] + @is_rtl = false + @unicode_is_rtl = false + end + + def each(&block) + @entries.each(&block) + end + + def remove(entry) + @entries.delete(entry) + end + + def add(entry) + @entries.push(entry) + end + + def empty? + @entries.empty? + end + + def different_typographies + [ar,default] + end + + def different_alignments + [ar,default] + end + + def languages + if @entries.empty? + [] + else + @entries.first.languages + end + end + + def languages_with_specific_settings + @entries.collect { |entry| entry.typographies.keys + entry.alignments.keys + entry.directions.keys }.flatten.uniq + end + + def remove_language(language) + @entries.each { |entry| entry.remove_translation_in(language) } + end + + def typographies + @entries.map { |entry| entry.typography }.uniq + end + + def entries + @entries + end + + def with_typography(typography) + @entries.select { |entry| entry.typography == typography } + end + + def text_id(text_id) + @entries.find { |entry| entry.text_id == text_id } + end + + def all_text_ids + @entries.collect { |entry| entry.text_id } + end + + def include?(text_entry) + @entries.find { |entry| entry.text_id == text_entry.text_id || entry.cpp_text_id == text_entry.cpp_text_id } + end + + def unicode_uses_rtl + @unicode_is_rtl = true + end + + def is_rtl + @unicode_is_rtl || @entries.any? { |entry| entry.is_rtl } + end +end + +class TextEntry + attr_reader :text_id + attr_reader :typography + attr_reader :typographies + attr_reader :alignments + attr_reader :directions + + def initialize(text_id, typography, alignment, direction) + @text_id = text_id + @typographies = {} + @alignments = {} + @directions = {} + @translations = {} + + # default typography + @typography = typography + + # default alignment + @alignment = alignment + + # default direction + @direction = get_direction_as_string(direction) + @right_to_left = false + end + + def add_typography(language, typography) + @typographies[language] = typography + end + def add_alignment(language, alignment) + @alignments[language] = alignment + end + def add_direction(language, direction) + @directions[language] = direction + end + + def add_translation(language, text) + translation = Translation.new(text) + @translations[language] = translation + end + + def remove_translation_in(language) + @translations.delete(language) + end + + def translations + @translations.values + end + + def translation_in(language) + @translations[language] + end + + def translations_with_typography(typography) + languages_with_typography = languages.select do |language| + if @typographies[language].nil? + @typography == typography + else + @typographies[language] == typography + end + end + + languages_with_typography.collect{ |language| translation_in(language) } + end + + def languages + @translations.keys + end + + def number_of_substitutions_in(language) + @translations[language].number_of_substitutions + end + + def cpp_text_id + cppify(text_id) + end + + def alignment + get_alignment_as_string(@alignment) + end + + def direction + get_direction_as_string(@direction) + end + + # includes the default typography + def get_all_typographies + @typographies.values.compact.insert(0, @typography) + end + + # includes the default alignment + def get_all_alignments_as_string + @alignments.values.compact.collect{ |a| get_alignment_as_string(a) }.insert(0, alignment) + end + + # includes the default direction + def get_all_directions_as_string + @directions.values.compact.collect{ |a| get_direction_as_string(a) }.insert(0, direction) + end + + def is_rtl + @is_rtl + end + + private + + def get_alignment_as_string(a) + case a.to_s.downcase + when 'right' + 'RIGHT' + when 'center' + 'CENTER' + when 'left', '' + 'LEFT' + else + a.to_s + end + end + + def get_direction_as_string(d) + case d.to_s.downcase + when 'ltr', '' + 'LTR' + when 'rtl' + @is_rtl = true + 'RTL' + else + d.to_s + end + end + + def cppify(text) + t_type = "T_" + text + + # strip the keys for characters, that can not be used in C++ + t_type = t_type.to_ascii + t_type.gsub!(" ", "_") + t_type.gsub!(")", "") + t_type.gsub!("(", "") + t_type.gsub!("-", "") + t_type.gsub!("\"", "") + t_type.gsub!("/", "") + t_type.gsub!(".", "") + t_type + end +end + +class Translation + attr_reader :text + def initialize(text) + @text = text + end + def empty? + @text.nil? || @text.empty? + end + def length + @text.length + end + def number_of_substitutions + to_cpp.count("\2") + end + def unicodes + # Collect all unicodes and add a terminating zero, which is also part of the string + @unicodes ||= + begin + numbers.map { |number| number.to_s.gsub(/\[|\]/,'').to_i } + [0] + end + end + def to_cpp + cpp_text = @text.gsub("\2", '') # Remove all existing placeholders + regex = Regexp.new(/([^\\]|^)<(|.*?[^\\])>/) # Avoid matching \< and \> + while cpp_text.match(regex) + cpp_text.gsub!(regex, '\1'+"\2") + end + cpp_text.gsub('\\<', '<').gsub('\\>', '>') # Remove \ before < and > + end + private + def numbers + to_cpp.unpack('U*') + end +end + +class String + def to_ascii + # modernized version of http://craigjolicoeur.com/blog/ruby-iconv-to-the-rescue + self.encode("ASCII", "UTF-8", :undef => :replace, :invalid => :replace, :replace => ''). + unpack('U*').select { |cp| cp < 127 }.pack('U*') + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/translation_io.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/translation_io.rb new file mode 100644 index 0000000..3aa087f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/translation_io.rb @@ -0,0 +1,282 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +# coding: iso-8859-1 +require 'nokogiri' +require 'rubyxl' +require 'rubyXL/convenience_methods' +require 'lib/text_entries' +require 'lib/xml_reader' +require 'lib/xml_writer' + +# From https://github.com/weshatheleopard/rubyXL/wiki/How-to +class RubyXL::Cell + def unlock + xf = get_cell_xf.dup + xf.protection = xf.protection&.dup || RubyXL::Protection.new + xf.protection.locked = false + xf.apply_protection = true + self.style_index = workbook.register_new_xf(xf) + end +end +class RubyXL::Worksheet + def add_frozen_split(row:, column:) + worksheetview = RubyXL::WorksheetView.new + worksheetview.pane = RubyXL::Pane.new(:top_left_cell => RubyXL::Reference.new(row,column), + :y_split => row, + :x_split => column, + :state => 'frozenSplit', + :activePane => 'bottomRight') + worksheetviews = RubyXL::WorksheetViews.new + worksheetviews << worksheetview + self.sheet_views = worksheetviews + end +end + +class TranslationIO + def initialize(file_name, translation_name) + @xml_doc = XMLReader.new.read(file_name) + @translation_name = translation_name + @file_name = file_name + @xml_file_version = @xml_doc.at("TextDatabase")["Version"] + end + + WHITE = 'FFFFFF' + BLACK = '000000' + + HEADER_BACKGROUND = '4472C4' + HEADER_FOREGROUND = WHITE + FIRST_ROW_BACKGROUND = 'B4C6E7' + FIRST_ROW_FOREGROUND = BLACK + SECOND_ROW_BACKGROUND = 'D9E1F2' + SECOND_ROW_FOREGROUND = BLACK + + SHEET_NAME = 'TouchGFX Translation' + TEXT_ID = 'Text Id' + + def exportExcel(languages) + workbook = RubyXL::Workbook.new + worksheet = workbook[0] + worksheet.sheet_name = SHEET_NAME + + existing_languages = get_languages + if languages.empty? + # Empty string means "put TextID in this column" + languages = [ '' ] + existing_languages + else + # Empty string means "put TextID in this column" + languages = [''] + languages.map do |lang| + lang_upcase = lang.upcase + actual_language = existing_languages.find { |l| l.upcase == lang_upcase } + fail "ERROR: Unknown export language: #{lang}" if !actual_language + actual_language + end + end + languages.uniq! + languages.each_with_index do |lang, column| + cell = worksheet.add_cell(0, column, lang.empty? ? TEXT_ID : lang) + cell.change_font_color(HEADER_FOREGROUND) + cell.change_fill(HEADER_BACKGROUND) + cell.change_font_bold(true) + worksheet.change_column_width(column, lang.empty? ? 20 : 30) + end + + # This line is only needed if the font_size of each cell is to be updated (inside the loop below) + # typography_map = @typographies.inject({}) { |map,typo| map[typo.name] = typo; map } + get_text_entries.each_with_index do |text, row| + languages.each_with_index do |lang, column| + cell = worksheet.add_cell(row+1, column, lang.empty? ? text.text_id : text.translation_in(lang)) + cell.change_vertical_alignment('top') + if (row % 2) == 0 + cell.change_font_color(FIRST_ROW_FOREGROUND) + cell.change_fill(FIRST_ROW_BACKGROUND) + else + cell.change_font_color(SECOND_ROW_FOREGROUND) + cell.change_fill(SECOND_ROW_BACKGROUND) + end + cell.change_font_bold(lang.empty?) + cell.change_border(:bottom, 'thin') + if !lang.empty? + cell.change_border(:right, 'thin') + cell.change_text_wrap(true) + # Lines only needed if the font size of each cell is to be updated + #typography_name = text.typographies[lang] || text.typography + #cell.change_font_size((typography_map[typography_name].font_size / 1.5).to_i) + alignment = text.alignment_in(lang) || text.alignment + cell.change_horizontal_alignment(alignment.downcase) + cell.unlock + end + end + end + + worksheet.add_frozen_split(:row => 1, :column => 1) + worksheet.sheet_protection = RubyXL::WorksheetProtection.new(sheet: true, format_columns: false, format_rows: false) + + workbook.write(@translation_name) + end + + def importExcel(languages) + require 'lib/xml_writer' + + workbook = RubyXL::Parser.parse(@translation_name) + worksheet = workbook.worksheets.find { |sheet| sheet.sheet_name == SHEET_NAME } + fail "ERROR: \"#{@translation_name}\" does not contain a sheet called \"#{SHEET_NAME}\"" if !worksheet + + existing_languages = get_languages + + header = [] # Collect the header with correctly capitalized languages + text_id_column = nil # Which column contains the TEXT_ID + import_columns = [] # Which columns to import + column = 0 + while column < worksheet[0].size + if worksheet[0][column] + lang_cell = worksheet[0][column].value + if !lang_cell.empty? + lang_upcase = lang_cell.upcase + if lang_upcase == TEXT_ID.upcase + text_id_column = column + fail "ERROR: Multiple columns contain \"#{TEXT_ID}\"" if header.include?('') + header << '' + else + # Find the language with the correct capitalization + orig_lang = existing_languages.find { |l| l.upcase == lang_upcase } + # Fail if all languages should be imported AND the language from the spreadsheet is illegal + fail "ERROR: Text Database does not contain language \"#{lang_cell}\", create the language in the TouchGFX Designer" if languages.empty? && !orig_lang + # if no languages specified, import all. Otherwise only import if language is wanted + if languages.empty? || languages.any? { |l| l.upcase == lang_upcase } + import_columns += [ column ] + end + fail "ERROR: Multiple columns contain translations for language \"#{orig_lang}\"" if header.include?(orig_lang) + header << orig_lang + end + end + end + column += 1 + end + + upper_languages = languages.map { |lang| lang.upcase } + upper_existing_languages = existing_languages.map { |lang| lang.upcase } + # Did we ask to import a language (on the command line) which does not exist in the spreadsheet? + fail "ERROR: Unknown language(s) #{(upper_languages - upper_existing_languages)*','}" if !(upper_languages - upper_existing_languages).empty? + fail "ERROR: Missing column \"#{TEXT_ID}\"" if !text_id_column + + text_nodes = get_text_nodes_map + # Row 0 is the header + row = 1 + all_text_ids = [] + while row < worksheet.sheet_data.rows.size + if worksheet[row] && worksheet[row][text_id_column] + text_id = worksheet[row][text_id_column].value + if text_id && !text_id.empty? + fail "ERROR: Extra translations of Text Id \"#{text_id}\" given in line #{row}" if all_text_ids.include?(text_id) + import_columns.each do |column| + text_node = text_nodes[text_id] + fail "ERROR: The Text Id \"#{text_id}\" in line #{row} does not exist in the database" if !text_node + cell = worksheet[row][column] + cell_text = cell ? cell.value.to_s : '' + set_text_node_translation(text_node, header[column], cell_text) + #puts "Setting #{text_id}.#{header[column]} = #{worksheet[row][column].value}" + end + all_text_ids << text_id + end + end + row += 1 + end + + all_predefined_ids = get_text_ids + if !(all_predefined_ids - all_text_ids).empty? + puts "WARNING: \"#{@translation_name}\" does not contain the following Text Id's: #{(all_predefined_ids - all_text_ids)*', '}" + end + + XMLWriter.new.write(@file_name, @xml_doc) + end + +protected + def empty_to_nil(str) + str ? str.strip.empty? ? nil : str.strip : nil + end + + #Get array of all Languages in XML + def get_languages + @xml_doc.xpath("/TextDatabase/Languages/Language").inject([]) do |languages, lang_node| + language = empty_to_nil(lang_node["Id"]) + languages.push(language) + end + end + + #Get array of all text IDs in XML + def get_text_ids + @xml_doc.xpath("/TextDatabase/Texts/TextGroup/Text").map{ |text_node| text_node["Id"] } + end + + #Map of textId to XML node + def get_text_nodes_map + @xml_doc.xpath("/TextDatabase/Texts/TextGroup/Text").inject({}) do |nodes, text_node| + nodes[text_node["Id"]] = text_node + nodes + end + end + + #Update the translation of a text + def set_text_node_translation(text_node, language, new_translation) + text_node.xpath("./Translation").each do |translation_node| + if translation_node["Language"] == language + #Remove old translation + translation_node.child.remove if translation_node.child + + translation_node.add_child(Nokogiri::XML::Text.new(new_translation, @xml_doc)) + end + end + end + + #Class holding single text with ID, default alignment, translations, and alignments + class TextEntry + def initialize(text_id, alignment) + @text_id = text_id + @alignment = alignment + @alignments = {} # Language -> alignment + @translations = {} # Language -> text (translation) + end + def text_id + @text_id + end + def translation_in(language) + @translations[language] + end + def alignment + @alignment + end + def alignment_in(language) + @alignments[language] || alignment + end + def set_alignment(language, alignment) + @alignments[language] = alignment + end + def set_translation(language, text) + @translations[language] = text + end + end + + #Compute array of TextEntry objects + def get_text_entries + texts = [] + @xml_doc.xpath("/TextDatabase/Texts/TextGroup/Text").each do |text_node| + text = TextEntry.new(text_node["Id"], text_node["Alignment"]) + text_node.search("Translation").each do |translation| + language = translation["Language"] + alignment = translation["Alignment"] + text.set_alignment(language, alignment) unless alignment.nil? + text.set_translation(language, translation.text) + end + texts << text + end + texts + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/typographies.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/typographies.rb new file mode 100644 index 0000000..cc581ad --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/typographies.rb @@ -0,0 +1,113 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +class Typographies + def initialize() + @entries = {} + end + + def add(default_typography, language, font_file, font_size, bpp, fallback_character, ellipsis_character, wildcard_characters, widget_wildcard_characters, wildcard_ranges, direction) + name = "#{default_typography}" + name += "_AUTO_GENERATED_FOR_#{language}" if !language.empty? + typography = Typography.new(name, font_file, font_size.to_i, bpp.to_i, fallback_character, ellipsis_character, wildcard_characters, widget_wildcard_characters, wildcard_ranges) + + index = Index.new(default_typography, language) + @entries[index] = {:typography => typography, :direction => direction} + + resolve_any_typography_naming_conflicts + end + + def get_typographies + @entries.values.map { |entry| entry[:typography] } + end + + def get_typography_name(default_typography, language) + index = lookup_index(default_typography, language) + @entries[index][:typography].name + end + + def get_direction(default_typography, language) + index = lookup_index(default_typography, language) + @entries[index][:direction] + end + +private + def lookup_index(default_typography, language) + # First lookup language specific, if not present, then lookup default + index = Index.new(default_typography, language) + if @entries[index].nil? + index = Index.new(default_typography, "") + end + if @entries[index].nil? + language_error_text = " with language setting for '#{language}'" if !language.empty? + fail "ERROR: Unknown typography '#{default_typography}'#{language_error_text}" + end + index + end + + def is_all_typography_names_uniq + original = @entries.values.map { |entry| entry[:typography].name} + original == original.uniq + end + + def rename_typography_at(index) + id = 1 + suffix = @entries[index][:typography].name.match(/_(\d+$)/) + if !suffix.nil? + @entries[index][:typography].name.delete_suffix!(suffix[0]) + id += suffix[1].to_i + end + @entries[index][:typography].name += "_#{id}" + end + + def resolve_any_typography_naming_conflicts + # Objective: + # Do not change default names + # Change language specific typography names if conflicts + default_typographies = @entries.select { |index, entry| index.language.empty? } + while !is_all_typography_names_uniq + language_specific_typographies = @entries.select { |index, entry| !index.language.empty? } + language_specific_typographies.each do |index, lang_spec_entry| + if default_typographies.values.any? { |def_entry| def_entry[:typography].name == lang_spec_entry[:typography].name } + # Rename language specific typography + rename_typography_at(index) + end + end + end + end +end + +class Typography < Struct.new(:name, :font_file, :font_size, :bpp, :fallback_character, :ellipsis_character, :wildcard_characters, :widget_wildcard_characters, :wildcard_ranges) + def cpp_name + font_file.gsub(/\.ttf$/,"").gsub(/[^0-9a-zA-Z]/, "_") + end +end + +# Inspired by class Book example: https://ruby-doc.org/core-3.1.0/Hash.html +class Index + attr_reader :default_typography, :language + + def initialize(default_typography, language) + @default_typography = default_typography + @language = language + end + + def ==(other) + self.class === other && + other.default_typography == @default_typography && + other.language == @language + end + + alias eql? == + + def hash + @default_typography.hash ^ @language.hash # XOR + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/version.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/version.rb new file mode 100644 index 0000000..289bc55 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/version.rb @@ -0,0 +1,13 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +# Current version + +TOUCHGFX_VERSION = "4.19.0" diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_reader.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_reader.rb new file mode 100644 index 0000000..5966d6a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_reader.rb @@ -0,0 +1,22 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'nokogiri' + +class XMLReader + def read(file_name) + xml_doc = Nokogiri::XML::Document.parse(File.new(file_name)) + if !xml_doc.errors.none? + fail (["ERROR: Malformed xml in #{file_name}"] + xml_doc.errors.map { |err| "Line #{err.line}: #{err.message}" }) * "\n" + end + xml_doc + end +end + diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_validator.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_validator.rb new file mode 100644 index 0000000..981e73f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_validator.rb @@ -0,0 +1,28 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'nokogiri' + +class XMLValidator + def validate(xml_file_name) + xml_doc = Nokogiri::XML(File.read(xml_file_name)) + schema_file_name = xml_file_name.gsub(/\.xml$/, '.xsd') + if File.exists?(schema_file_name) + xsd = Nokogiri::XML::Schema(File.read(schema_file_name)) + result = xsd.validate(xml_doc) + if !result.empty? + fail (["ERROR: Invalid \"#{xml_file_name}\""] + result.map { |err| "Line #{err.line}: #{err.message}" }) * "\n" + end + else + fail "ERROR: Schema file \"#{schema_file_name}\" not found." + end + end +end + diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_writer.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_writer.rb new file mode 100644 index 0000000..6891a1d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/lib/xml_writer.rb @@ -0,0 +1,32 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'nokogiri' +require 'fileutils' + +class XMLWriter + def write(file_name, xml_doc) + # Convert newlines to " " + xml_doc.xpath("//Text/Translation").each do |translation_node| + translation_node.native_content = translation_node.encode_special_chars(translation_node.text).gsub("\n", '& ') + end + + # Create a formatter for nice output before writing to file + content = xml_doc.to_xml + content.gsub!('/>', ' />') + + if File.exist?(file_name) + old_content = File.read(file_name) + return if content == old_content + end + + File.write(file_name, content) + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/main.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/main.rb new file mode 100644 index 0000000..71edb4a --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/main.rb @@ -0,0 +1,258 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +$:.unshift File.dirname(__FILE__) + +require 'lib/version' + +WINDOWS_LINE_ENDINGS = "\r\n" +UNIX_LINE_ENDINGS = "\n" +#on windows/mingw file.write will it self translate \n to \r\n, on linux not +LINE_ENDINGS = RUBY_PLATFORM.match(/linux/) ? WINDOWS_LINE_ENDINGS : UNIX_LINE_ENDINGS + +def root_dir + # Get the dirname of this (main.rb) file: + @root_dir ||= File.dirname(__FILE__) +end + +class Main + + def self.banner + <<-BANNER +Create binary and cpp text files from Text Database + +Usage: #{File.basename($0)} file.xml path/to/fontconvert.out path/to/fonts_output_dir path/to/localization_output_dir path/to/font/asset calling_path {remap|yes|no} {A1|A2|A4|A8} {binary_translations} {binary_fonts} {RGB565|RGB888|BW|GRAY2|GRAY4|ARGB2222|ABGR2222|RGBA2222|BGRA2222} + +Where 'remap'/'yes' will map identical texts to the same memory area to save space + 'A1'/'A2'/'A4'/'A8' will generate fonts in the given format + 'binary_translations' will generate binary translations instead of cpp files + 'binary_fonts' will generate binary font files instead of cpp files + last argument is the framebuffer format (used to limit the bit depth of the generated fonts) + Configuration specified in the application.config file take precedence over the command line arguments +BANNER + end + + def self.upgrade + <<-UPGRADE + +--------------------------------------------------------------------------- +Your TouchGFX Environment is using an old Ruby version (#{RUBY_VERSION}). +TouchGFX #{TOUCHGFX_VERSION} uses Ruby version 3. +Please use the new TouchGFX Environment. +--------------------------------------------------------------------------- + +UPGRADE + end + + def self.missing_files + return !File.exists?("#{@fonts_output_path}/include/fonts/ApplicationFontProvider.hpp") || + !File.exists?("#{@localization_output_path}/include/texts/TextKeysAndLanguages.hpp") + end + + if Integer(RUBY_VERSION.match(/\d+/)[0]) < 3 && !RUBY_PLATFORM.match(/linux/) + puts self.upgrade + end + + if __FILE__ == $0 + + if ARGV.count < 6 + abort self.banner + end + + file_name = ARGV.shift + font_convert_path = ARGV.shift + @fonts_output_path = ARGV.shift + @localization_output_path = ARGV.shift + font_asset_path = ARGV.shift + $calling_path = ARGV.shift + + #optional arguments + remap_identical_texts = ARGV.include?("yes") || ARGV.include?("remap") ? "yes" : "no" + autohint_setting = "default" + + data_format_a1 = ARGV.include?("A1") ? "A1" : "" + data_format_a2 = ARGV.include?("A2") ? "A2" : "" + data_format_a4 = ARGV.include?("A4") ? "A4" : "" + data_format_a8 = ARGV.include?("A8") ? "A8" : "" + + generate_binary_translations = ARGV.include?("binary_translations") ? "yes" : "no" + generate_binary_fonts = ARGV.include?("binary_fonts") ? "yes" : "no" + + framebuffer_bpp = "" + ["BPP32", "BPP24", "BPP16", "BPP8", "BPP4", "BPP2", "BPP1"].each do |format| + if ARGV.include?(format) + framebuffer_bpp = format + end + end + + generate_font_format = "0" # 0 = normal font format, 1 = unmapped_flash_font_format + + require 'json' + + application_config = File.join($calling_path, "application.config") + if File.file?(application_config) + text_conf = JSON.parse(File.read(application_config))["text_configuration"] || {} + + remap = text_conf["remap"] + if !remap.nil? + remap_identical_texts = remap == "yes" ? "yes" : "no" + end + + autohint = text_conf["autohint"] + if !autohint.nil? + autohint_setting = (autohint == "no" || autohint == "force") ? autohint : "default" + end + + a1 = text_conf["a1"] + if !a1.nil? + data_format_a1 = a1 == "yes" ? "A1" : "" + end + a2 = text_conf["a2"] + if !a2.nil? + data_format_a2 = a2 == "yes" ? "A2" : "" + end + a4 = text_conf["a4"] + if !a4.nil? + data_format_a4 = a4 == "yes" ? "A4" : "" + end + a8 = text_conf["a8"] + if !a8.nil? + data_format_a8 = a8 == "yes" ? "A8" : "" + end + + binary_translations = text_conf["binary_translations"] + if !binary_translations.nil? + generate_binary_translations = binary_translations == "yes" ? "yes" : "no" + end + + binary_fonts = text_conf["binary_fonts"] + if !binary_fonts.nil? + generate_binary_fonts = binary_fonts== "yes" ? "yes" : "no" + end + + bpp = text_conf["framebuffer_bpp"] + if !bpp.nil? + framebuffer_bpp = "BPP" + bpp + end + + font_format = text_conf["font_format"] + if !font_format.nil? + values = ["0", "1"] + if values.include? font_format + generate_font_format = font_format + else + puts "Font format #{font_format} not correct, using default: \"0\"" + end + end + end + + data_format = "#{data_format_a1}#{data_format_a2}#{data_format_a4}#{data_format_a8}" + if generate_binary_translations == "yes" && remap_identical_texts == "yes" + puts "Disabling remapping of identical texts, because binary language files are generated" + remap_identical_texts = "no" + end + + begin + # 0. check text database file extension. Allow texts.xlsx as parameter, but require a texts.xml to be present + # 1. if text_converter is newer than compile_time.cache, remove all files under generated/texts and generated/fonts + # 1b if generated/fonts/include/fonts/ApplicationFontProvider.hpp is missing, force generation of TextKeysAndLanguages.hpp + # 1c if generated/texts/cache/options.cache contents differ from supplies arguments, force run + # 2. if generated/texts/cache/compile_time.cache is newer than xml file and fonts/ApplicationFontProvider.hpp exists then stop now + # 3. remove UnicodeList*.txt and CharSizes*.csv + # 4. create #{@localization_output_path}/include/texts/ and #{@fonts_output_path}/include/fonts/ + + require 'fileutils' + + # 0: + if file_name.match(/\.xlsx$/) + xml_file_name = file_name.gsub(/\.xlsx$/, '.xml') + if File.exists?(xml_file_name) + if File.exists?(file_name) + puts "WARNING: Using \"#{xml_file_name}\" instead of \"#{file_name}\"" + end + else + fail "ERROR: #{xml_file_name} not found" + end + file_name = xml_file_name + end + + # 1: + text_converter_time = [File.mtime( __FILE__), File.ctime( __FILE__ )].max; + + if ((compile_time_exists = File.exists?("#{@localization_output_path}/cache/compile_time.cache")) && text_converter_time > File.mtime("#{@localization_output_path}/cache/compile_time.cache")) || !compile_time_exists + #remove all files, as text converter is newer (probably upgraded to new TouchGFX) + puts "Cleaning generated files from #{@localization_output_path} and #{@fonts_output_path}." + if @localization_output_path.match /generated\/texts$/ + local_path = @localization_output_path.gsub('\\','/') + FileUtils.rm_rf("#{local_path}") + end + if @fonts_output_path.match /generated\/fonts$/ + local_path = @fonts_output_path.gsub('\\','/') + FileUtils.rm_rf("#{local_path}") + end + end + + # 1b: + $Force_Generate_TextKeysAndLanguages = self.missing_files + + # 1c: + force_run = false + options_file = "#{@localization_output_path}/cache/options.cache" + options = File.exists?(options_file) && File.read(options_file) + + new_options = { :remap => remap_identical_texts, + :autohint => autohint_setting, + :data_format => data_format, + :binary_translations => generate_binary_translations, + :binary_fonts => generate_binary_fonts, + :font_format => generate_font_format, + :framebuffer_bpp => framebuffer_bpp }.to_json + + if (options != new_options) + force_run = true + require 'lib/file_io' + FileIO.write_file_silent(options_file, new_options) + end + + # 2: + if File.exists?("#{@localization_output_path}/cache/compile_time.cache") && !self.missing_files && !force_run + mod_time = [File.mtime(file_name), File.ctime(file_name)].max + if mod_time < File.mtime("#{@localization_output_path}/cache/compile_time.cache") + exit + end + end + + # 3: + Dir["#{@fonts_output_path}/UnicodeList*.txt"].each do |text_file| + FileUtils.rm_f(text_file) + end + Dir["#{@fonts_output_path}/CharSizes*.csv"].each do |text_file| + FileUtils.rm_f(text_file) + end + + # 4: + FileUtils.mkdir_p("#{@localization_output_path}/include/texts/") + FileUtils.mkdir_p("#{@fonts_output_path}/include/fonts") + + require 'lib/emitters/fonts_cpp' + require 'lib/generator' + FontsCpp.font_convert = font_convert_path + Generator.new.run(file_name, @fonts_output_path, @localization_output_path, font_asset_path, data_format, remap_identical_texts, autohint_setting, generate_binary_translations, generate_binary_fonts, framebuffer_bpp, generate_font_format) + #touch the cache compile time that we rely on in the makefile + FileUtils.touch "#{@localization_output_path}/cache/compile_time.cache" + + rescue SystemExit => e + + rescue Exception => e + STDERR.puts e + abort "An error occurred during text convertion" + end + end +end diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/readme.md b/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/readme.md new file mode 100644 index 0000000..edb2dc8 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/readme.md @@ -0,0 +1,8 @@ +# Touchgfx text database +## texts.xml + - An example of a touchgfx text database +## texts.xsd + - The XML schema used for validating the texts.xml + +The texts.xml has a reference to the texts.xsd, so when opening the texts.xml in an XML +editor (e.g. visual studio) your texts.xml will be validated according to the texts.xsd. diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/texts.xml b/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/texts.xml new file mode 100644 index 0000000..5fc9633 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/texts.xml @@ -0,0 +1,24 @@ + + + + + + + + + + main page + الصفحة الرئيسية + + + title + لقب + + + + + + + + + \ No newline at end of file diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/texts.xsd b/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/texts.xsd new file mode 100644 index 0000000..eaab278 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/schema/texts.xsd @@ -0,0 +1,152 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/translations.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/translations.rb new file mode 100644 index 0000000..63feb02 --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/translations.rb @@ -0,0 +1,71 @@ +#!env ruby +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ + +$:.unshift File.dirname(__FILE__) + +require 'lib/text_database_validator' +require 'lib/translation_io' +require 'lib/version' + +WINDOWS_LINE_ENDINGS = "\r\n" +UNIX_LINE_ENDINGS = "\n" +#on windows/mingw file.write will it self translate \n to \r\n, on linux not +LINE_ENDINGS = RUBY_PLATFORM.match(/linux/) ? WINDOWS_LINE_ENDINGS : UNIX_LINE_ENDINGS + +def root_dir + # Get the dirname of this (main.rb) file: + @root_dir ||= File.dirname(__FILE__) +end + +class Main + def self.banner + <<-BANNER +Export and import the text database for translation using e.g. Excel + +Usage: #{File.basename($0)} {export|import} assets/texts/texts.xml translations.xlsx [language]* + +Export: Will create the "translations.xlsx" by extracting the texts for + all languages from the given assets/texts/texts.xml + +Import: Will merge the text translations from "translations.xlsx" into + the given assets/texts/texts.xml. Only the actual texts are + imported, not alignment and text direction. + +If no languages are specified, all languages will be handled, +otherwise only the specified languages are imported/exported. +BANNER + end + + abort self.banner if ARGV.count < 3 + + option = ARGV.shift + abort self.banner if option!='import' && option!='export' + file_name = ARGV.shift # texts.xml + translation_name = ARGV.shift # translations.xlsx + languages = ARGV # Remaining arguments are the languages + + begin + TextDatabaseValidator.new.validate(file_name) + translation_io = TranslationIO.new(file_name, translation_name) + if option == 'export' + translation_io.exportExcel(languages) + else option=='import' + translation_io.importExcel(languages) + end + + rescue SystemExit => e + + rescue Exception => e + STDERR.puts e + abort "An error occurred during translations #{option}!" + end +end \ No newline at end of file diff --git a/Middlewares/ST/touchgfx/framework/tools/textconvert/upgrader.rb b/Middlewares/ST/touchgfx/framework/tools/textconvert/upgrader.rb new file mode 100644 index 0000000..c2a372f --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/textconvert/upgrader.rb @@ -0,0 +1,54 @@ +#!env ruby +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ + +$:.unshift File.dirname(__FILE__) + +require 'rubygems/version' +require 'lib/text_database_upgrader' +require 'lib/text_database_validator' +require 'lib/version' + +def root_dir + # Get the dirname of this (upgrader.rb) file: + @root_dir ||= File.dirname(__FILE__) +end + +class Main + def self.banner + <<-BANNER +Upgrade the text database to a specific version or the latest TouchGFX version #{TOUCHGFX_VERSION} + +Usage: #{File.basename($0)} path/to/text_database [version] + +Note! If no version is specified the text database will be upgraded to TouchGFX version #{TOUCHGFX_VERSION} +BANNER + end + + abort self.banner if ARGV.count < 1 + + file_name = ARGV.shift # texts.xml or texts.xlsx + version = ARGV.shift # Version to upgrade to, if not the latest TouchGFX version + + version = TOUCHGFX_VERSION if version.nil? + fail "ERROR: Version #{version} is greater than latest TouchGFX version #{TOUCHGFX_VERSION}" if Gem::Version.new(version) > Gem::Version.new(TOUCHGFX_VERSION) + + begin + TextDatabaseValidator.new.validate(file_name) + TextDatabaseUpgrader.new(file_name, version).run + + rescue SystemExit => e + + rescue Exception => e + STDERR.puts e + abort "An error occurred during text database upgrading!" + end +end \ No newline at end of file diff --git a/Middlewares/ST/touchgfx/framework/tools/videoconvert/bintoelf.rb b/Middlewares/ST/touchgfx/framework/tools/videoconvert/bintoelf.rb new file mode 100644 index 0000000..53975bf --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/videoconvert/bintoelf.rb @@ -0,0 +1,50 @@ +#!env ruby +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'fileutils' + +###### SETUP ############### +input = ARGV[0] +output = ARGV[1] +bins = Dir[input + "/bin/*.bin"] +FileUtils.mkdir_p("#{output}/obj") #Create obj folder +symbol_file_name = "#{output}/obj/rename_symbols.txt" +############################################### + +############### Process files ######################## +bins.each do |bin| + bin_file_name = File.basename(bin) + + puts "Generating elf32 object from binary file #{input}/bin/#{bin_file_name}..." + `arm-none-eabi-objcopy.exe -B arm --rename-section .data=ExtFlashSection,contents,alloc,load,readonly,data -I binary -O elf32-littlearm #{input}/bin/#{bin_file_name} #{output}/obj/#{bin_file_name}.o` + + #Rename the symbols + output_folder_name_subst = "#{output+'/bin'}".gsub('.', '_').gsub('/', '_') + bin_file_name_subst = File.basename(bin).gsub('.', '_').gsub('/', '_') + str = output_folder_name_subst + "_" + bin_file_name_subst + + content = + "_binary_#{str}_start video_#{bin_file_name_subst}_start\n" + + "_binary_#{str}_end video_#{bin_file_name_subst}_end\n" + + "_binary_#{str}_size video_#{bin_file_name_subst}_size\n" + + puts "Renaming symbols..." + FileUtils.mkdir_p(File.dirname(symbol_file_name)) + unless File.exist?(symbol_file_name) && content == File.open(symbol_file_name, 'r') { |f| f.read() } + File.open(symbol_file_name, 'w') { |f| f.write(content) } + end + + # Bulk rename using objcopy --redefine-syms + `arm-none-eabi-objcopy.exe --redefine-syms #{output}/obj/rename_symbols.txt #{output}/obj/#{bin_file_name}.o` +end + +#Remove temp file +FileUtils.rm(symbol_file_name) \ No newline at end of file diff --git a/Middlewares/ST/touchgfx/framework/tools/videoconvert/videoconvert.rb b/Middlewares/ST/touchgfx/framework/tools/videoconvert/videoconvert.rb new file mode 100644 index 0000000..1a2361d --- /dev/null +++ b/Middlewares/ST/touchgfx/framework/tools/videoconvert/videoconvert.rb @@ -0,0 +1,210 @@ +# Copyright (c) 2018(-2022) STMicroelectronics. +# All rights reserved. +# +# This file is part of the TouchGFX 4.19.0 distribution. +# +# This software is licensed under terms that can be found in the LICENSE file in +# the root directory of this software component. +# If no LICENSE file comes with this software, it is provided AS-IS. +# +###############################################################################/ +require 'fileutils' + +def root_dir + # Get the dirname of this (videoconvert.rb) file: + @root_dir ||= File.dirname(__FILE__) +end + +class Main + def self.banner + <<-BANNER +Convert video files. + +Usage: #{File.basename($0)} {root_folder} asset_folder generated_folder + +Example: #{File.basename($0)} assets/videos generated/videos + will process files in assets/videos and place the result in generated/videos + +Example: #{File.basename($0)} /c/Project assets/videos generated/videos + will process files in /c/Project/assets/videos and place the result in /c/Project/generated/videos +BANNER + end + + def self.write_file(file_name, content) + FileUtils.mkdir_p(File.dirname(file_name)) + unless File.exist?(file_name) && content == File.open(file_name, 'r') { |f| f.read() } + puts "Generating #{file_name}" + File.open(file_name, 'w') { |f| f.write(content) } + end + end + + + def self.bin_to_obj(bin, out_dir) + + symbol_file_name = "#{out_dir}/obj/rename_symbols.txt" + bin_file_name = File.basename(bin) + + puts "Generating elf32 object from binary file #{out_dir}/bin/#{bin_file_name}..." + `arm-none-eabi-objcopy.exe -B arm --rename-section .data=ExtFlashSection,contents,alloc,load,readonly,data -I binary -O elf32-littlearm \"#{out_dir}/bin/#{bin_file_name}\" \"#{out_dir}/obj/#{bin_file_name}.o\"` + + #Rename the symbols + output_folder_name_subst = "#{out_dir+'/bin'}".gsub('.', '_').gsub('/', '_') + bin_file_name_subst = File.basename(bin).gsub('.', '_').gsub('/', '_') + str = output_folder_name_subst + "_" + bin_file_name_subst + + content = + "_binary_#{str}_start video_#{bin_file_name_subst}_start\n" + + "_binary_#{str}_end video_#{bin_file_name_subst}_end\n" + + "_binary_#{str}_size video_#{bin_file_name_subst}_size\n" + + puts "Renaming symbols..." + File.open(symbol_file_name, 'w') { |f| f.write(content) } + + # Bulk rename using objcopy --redefine-syms + `arm-none-eabi-objcopy.exe --redefine-syms #{symbol_file_name} \"#{out_dir}/obj/#{bin_file_name}.o\"` + + #Remove temp file + FileUtils.rm(symbol_file_name) + end + + root_dir = '.' + if ARGV.count == 3 + root_dir = ARGV.shift + end + + if ARGV.count != 2 + abort self.banner + end + + Dir.chdir(root_dir) do + avi_dir = ARGV.shift.gsub('\\', '/') + out_dir = ARGV.shift.gsub('\\', '/') + bin_dir = File.join(out_dir, 'bin') + obj_dir = File.join(out_dir, 'obj') + avis = Dir[File.join(avi_dir, '**', '*.avi')] + + # Create the output folder: + FileUtils.mkdir_p(bin_dir) + + # Create mapping from existing .avi files to the .bin files + avi2bin = {} + avi2obj = {} + obj2avi = {} + bin2avi = {} + + avis.each do |avi| + bin = File.join(bin_dir, File.basename(avi.gsub(/avi$/i,'bin'))) + obj = File.join(obj_dir, File.basename(avi.gsub(/avi$/i,'bin.o'))) + avi2bin[avi] = bin + avi2obj[avi] = obj + + if bin2avi[bin] + abort "Duplication avi files: #{bin2avi[bin]} and #{avi}" + end + + bin2avi[bin] = avi + obj2avi[obj] = avi + end + + # Remove bin files that have no corresponding avi file + Dir[File.join(bin_dir, '*.bin')].each do |bin| + if !bin2avi[bin] + puts "Removing #{bin}" + FileUtils.rm_f(bin) + end + end + + # Remove obj files that have no corresponding avi file + Dir[File.join(obj_dir, '*.bin.o')].each do |obj| + if !obj2avi[obj] + puts "Removing #{obj}" + FileUtils.rm_f(obj) + end + end + + # Now process each avi file + avi2bin.each do |avi,bin| + if !File.exist?(bin) || (File.mtime(avi) > File.mtime(bin)) + puts "Generating #{bin}" + FileUtils.cp(avi, bin) + end + end + + # Convert .bin to .obj + FileUtils.mkdir_p("#{out_dir}/obj") + avi2obj.each do |avi, obj| + bin = avi2bin[avi] + + if !File.exist?(obj) || (File.mtime(bin) > File.mtime(obj)) + puts "Converting #{bin} to #{obj}" + bin_to_obj(bin, out_dir) + end + end + + # Generate header file + hpp_content = "" + keil_export = "" + keil_incbin = "" + + avi2bin.each do |avi,bin| + name = File.basename(bin).gsub('.', '_').gsub('/', '_') + length = File.size(avi); + + symbol = "video_#{name}" + start_symbol = "#{symbol}_start" + length_symbol = "#{symbol}_length" + + hpp_content += "const uint32_t #{length_symbol} = #{length};\n" + hpp_content += "#ifdef SIMULATOR\n" + hpp_content += "extern const uint8_t* #{start_symbol};\n" + hpp_content += "#else\n" + hpp_content += "extern const uint8_t #{start_symbol}[];\n" + hpp_content += "#endif\n\n" + + keil_export += "\tEXPORT\t#{start_symbol}\n" + keil_incbin += "\n#{start_symbol}\n\tINCBIN\t../TouchGFX/#{bin}\n" + end + + hpp_file = File.join(out_dir, 'include', 'videos', 'VideoDatabase.hpp') + write_file(hpp_file, + "// Generated by videoconvert. Please, do not edit!\n\n"+ + "#ifndef TOUCHGFX_VIDEODATABASE_HPP\n"+ + "#define TOUCHGFX_VIDEODATABASE_HPP\n"+ + "\n#include \n\n"+ + hpp_content+ + "#endif // TOUCHGFX_VIDEODATABASE_HPP\n") + + project_file = Dir['../*.ioc'].first + toolchain_is_keil = false # Assume it is not Keil + if project_file + # From cubemx_project_selector.rb in touchgfx-cli: + content = File.read(project_file, :encoding=>'utf-8') + target_toolchain = content.match(/ProjectManager.TargetToolchain=([\w\s\d\.\-]+)/) || abort("Unable to parse #{File.expand_path(@project_file)}") + toolchain = target_toolchain.captures.first + toolchain_is_keil = toolchain.match(/MDK-ARM/) # "ProjectManager.TargetToolchain=MDK-ARM..." is Keil + end + + keil_path = [out_dir, 'src', 'keil', 'Videos.s'] + keil_file = File.join(keil_path) + # Only generate Videos.s if there are video files AND we are using Keil: + if avi2bin.empty? || !toolchain_is_keil + # Try to remove existing Videos.s file and folder structure (if it is empty) + begin + FileUtils.rm(keil_file) if File.exist?(keil_file) + keil_folder = File.join(keil_path[0...-1]) + FileUtils.rmdir(keil_folder) if File.directory?(keil_folder) + src_folder = File.join(keil_path[0...-2]) + FileUtils.rmdir(File.join(keil_path[0...-2])) if File.directory?(src_folder); + rescue + end + else + # There are videos and we are on Keil. Generate Videos.s + write_file(keil_file, + "; Generated by videoconvert. Please, do not edit!\n\n"+ + "\tAREA\tExtFlashSection, DATA, READONLY\n\n"+ + keil_export+ + keil_incbin+ + "\n\tEND\n") + end + end +end diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m0/IAR8.x/touchgfx_core.a b/Middlewares/ST/touchgfx/lib/core/cortex_m0/IAR8.x/touchgfx_core.a new file mode 100644 index 0000000..9400857 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m0/IAR8.x/touchgfx_core.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m0/IAR8.x/touchgfx_core_release.a b/Middlewares/ST/touchgfx/lib/core/cortex_m0/IAR8.x/touchgfx_core_release.a new file mode 100644 index 0000000..65fd400 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m0/IAR8.x/touchgfx_core_release.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil/touchgfx_core.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil/touchgfx_core.lib new file mode 100644 index 0000000..1a4622c Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil/touchgfx_core.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil6.x/touchgfx_core_wchar16.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil6.x/touchgfx_core_wchar16.lib new file mode 100644 index 0000000..1e588f1 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil6.x/touchgfx_core_wchar16.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil6.x/touchgfx_core_wchar32.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil6.x/touchgfx_core_wchar32.lib new file mode 100644 index 0000000..e77a154 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m0/Keil6.x/touchgfx_core_wchar32.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m0/gcc/libtouchgfx.a b/Middlewares/ST/touchgfx/lib/core/cortex_m0/gcc/libtouchgfx.a new file mode 100644 index 0000000..4b9bf11 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m0/gcc/libtouchgfx.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m33/IAR8.x/touchgfx_core.a b/Middlewares/ST/touchgfx/lib/core/cortex_m33/IAR8.x/touchgfx_core.a new file mode 100644 index 0000000..e9a6496 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m33/IAR8.x/touchgfx_core.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m33/IAR8.x/touchgfx_core_release.a b/Middlewares/ST/touchgfx/lib/core/cortex_m33/IAR8.x/touchgfx_core_release.a new file mode 100644 index 0000000..2d67272 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m33/IAR8.x/touchgfx_core_release.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m33/Keil6.x/touchgfx_core_wchar16.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m33/Keil6.x/touchgfx_core_wchar16.lib new file mode 100644 index 0000000..acc5fae Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m33/Keil6.x/touchgfx_core_wchar16.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m33/Keil6.x/touchgfx_core_wchar32.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m33/Keil6.x/touchgfx_core_wchar32.lib new file mode 100644 index 0000000..270e7de Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m33/Keil6.x/touchgfx_core_wchar32.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m33/gcc/libtouchgfx-float-abi-hard.a b/Middlewares/ST/touchgfx/lib/core/cortex_m33/gcc/libtouchgfx-float-abi-hard.a new file mode 100644 index 0000000..67dd604 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m33/gcc/libtouchgfx-float-abi-hard.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m33/gcc/libtouchgfx.a b/Middlewares/ST/touchgfx/lib/core/cortex_m33/gcc/libtouchgfx.a new file mode 100644 index 0000000..8fc26f5 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m33/gcc/libtouchgfx.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/IAR8.x/touchgfx_core.a b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/IAR8.x/touchgfx_core.a new file mode 100644 index 0000000..45ba3fa Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/IAR8.x/touchgfx_core.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/IAR8.x/touchgfx_core_release.a b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/IAR8.x/touchgfx_core_release.a new file mode 100644 index 0000000..6b27cde Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/IAR8.x/touchgfx_core_release.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil/touchgfx_core.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil/touchgfx_core.lib new file mode 100644 index 0000000..388d9b5 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil/touchgfx_core.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil6.x/touchgfx_core_wchar16.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil6.x/touchgfx_core_wchar16.lib new file mode 100644 index 0000000..8f8b7d9 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil6.x/touchgfx_core_wchar16.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil6.x/touchgfx_core_wchar32.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil6.x/touchgfx_core_wchar32.lib new file mode 100644 index 0000000..7a03002 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/Keil6.x/touchgfx_core_wchar32.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/gcc/libtouchgfx-float-abi-hard.a b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/gcc/libtouchgfx-float-abi-hard.a new file mode 100644 index 0000000..e9db9a5 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/gcc/libtouchgfx-float-abi-hard.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m4f/gcc/libtouchgfx.a b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/gcc/libtouchgfx.a new file mode 100644 index 0000000..2aeaa5d Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m4f/gcc/libtouchgfx.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR/touchgfx_core.a b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR/touchgfx_core.a new file mode 100644 index 0000000..1bc01b4 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR/touchgfx_core.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR/touchgfx_core_release.a b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR/touchgfx_core_release.a new file mode 100644 index 0000000..b36370b Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR/touchgfx_core_release.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR8.x/touchgfx_core.a b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR8.x/touchgfx_core.a new file mode 100644 index 0000000..e1218d2 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR8.x/touchgfx_core.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR8.x/touchgfx_core_release.a b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR8.x/touchgfx_core_release.a new file mode 100644 index 0000000..555bb5f Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/IAR8.x/touchgfx_core_release.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil/touchgfx_core.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil/touchgfx_core.lib new file mode 100644 index 0000000..f0272b3 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil/touchgfx_core.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil6.x/touchgfx_core_wchar16.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil6.x/touchgfx_core_wchar16.lib new file mode 100644 index 0000000..661c5e0 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil6.x/touchgfx_core_wchar16.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil6.x/touchgfx_core_wchar32.lib b/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil6.x/touchgfx_core_wchar32.lib new file mode 100644 index 0000000..86e14c3 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/Keil6.x/touchgfx_core_wchar32.lib differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/gcc/libtouchgfx-float-abi-hard.a b/Middlewares/ST/touchgfx/lib/core/cortex_m7/gcc/libtouchgfx-float-abi-hard.a new file mode 100644 index 0000000..52879a6 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/gcc/libtouchgfx-float-abi-hard.a differ diff --git a/Middlewares/ST/touchgfx/lib/core/cortex_m7/gcc/libtouchgfx.a b/Middlewares/ST/touchgfx/lib/core/cortex_m7/gcc/libtouchgfx.a new file mode 100644 index 0000000..03fc1ce Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/core/cortex_m7/gcc/libtouchgfx.a differ diff --git a/Middlewares/ST/touchgfx/lib/linux/libtouchgfx.a b/Middlewares/ST/touchgfx/lib/linux/libtouchgfx.a new file mode 100644 index 0000000..2ac2e8f Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/linux/libtouchgfx.a differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/README-SDL.txt b/Middlewares/ST/touchgfx/lib/sdl2/win32/README-SDL.txt new file mode 100644 index 0000000..fade0b9 --- /dev/null +++ b/Middlewares/ST/touchgfx/lib/sdl2/win32/README-SDL.txt @@ -0,0 +1,13 @@ + +Please distribute this file with the SDL runtime environment: + +The Simple DirectMedia Layer (SDL for short) is a cross-platform library +designed to make it easy to write multi-media software, such as games and +emulators. + +The Simple DirectMedia Layer library source code is available from: +http://www.libsdl.org/ + +This library is distributed under the terms of the zlib license: +http://www.zlib.net/zlib_license.html + diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2.dll b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2.dll new file mode 100644 index 0000000..15ad52e Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2.dll differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2.lib b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2.lib new file mode 100644 index 0000000..19abda2 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2.lib differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2_image.dll b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2_image.dll new file mode 100644 index 0000000..cd35db0 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2_image.dll differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2_image.lib b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2_image.lib new file mode 100644 index 0000000..715c8e3 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/SDL2_image.lib differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/dll2lib.bat b/Middlewares/ST/touchgfx/lib/sdl2/win32/dll2lib.bat new file mode 100644 index 0000000..70e2a4a --- /dev/null +++ b/Middlewares/ST/touchgfx/lib/sdl2/win32/dll2lib.bat @@ -0,0 +1,43 @@ +@echo off +rem The SDL2.DLL was downloaded from http://libsdl.org +rem The SDL2.LIB was created using "dumpbin" and "lib" +rem The libSDL2.a was created using "dumpbin" and "dlltool" + +rem Visual Studio uses SDL2.lib for linking +rem Gcc uses libSDL2.a for linking +rem Both use SDL2.dll at runtime + +set oldpath=%path% +set path="C:\Program Files (x86)\Microsoft Visual Studio 14.0\VC\bin";C:\touchgfx-env\MinGW\msys\1.0\bin;C:\touchgfx-env\MinGW\bin;%path% + +rem create SDL2.lib for Visual Studio +echo EXPORTS > SDL2.def +dumpbin /EXPORTS SDL2.dll | grep SDL_ | cut -c 27- >>SDL2.def +lib /def:SDL2.def /machine:x86 /out:SDL2.lib + +rem create libSDL2.a for mingw32 +echo LIBRARY SDL2.DLL >SDL2.def +echo EXPORTS >> SDL2.def +dumpbin /EXPORTS SDL2.dll | grep SDL_ | cut -c 27- >>SDL2.def +dlltool -d SDL2.def -l libSDL2.a + +del SDL2.def +del SDL2.exp + +rem create SDL2_image.lib for Visual Studio +echo EXPORTS > SDL2_image.def +dumpbin /EXPORTS SDL2_image.dll | grep IMG_ | cut -c 27- >>SDL2_image.def +lib /def:SDL2_image.def /machine:x86 /out:SDL2_image.lib + +rem create libSDL2_image.a for mingw32 +echo LIBRARY SDL2_image.DLL >SDL2_image.def +echo EXPORTS >> SDL2_image.def +dumpbin /EXPORTS SDL2_image.dll | grep IMG_ | cut -c 27- >>SDL2_image.def +dlltool -d SDL2_image.def -l libSDL2_image.a + +del SDL2_image.def +del SDL2_image.exp + + +set path=%oldpath% +set oldpath= diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/libSDL2.a b/Middlewares/ST/touchgfx/lib/sdl2/win32/libSDL2.a new file mode 100644 index 0000000..9dc1911 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/libSDL2.a differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/libSDL2_image.a b/Middlewares/ST/touchgfx/lib/sdl2/win32/libSDL2_image.a new file mode 100644 index 0000000..72c0262 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/libSDL2_image.a differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/libpng16-16.dll b/Middlewares/ST/touchgfx/lib/sdl2/win32/libpng16-16.dll new file mode 100644 index 0000000..30833f0 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/libpng16-16.dll differ diff --git a/Middlewares/ST/touchgfx/lib/sdl2/win32/zlib1.dll b/Middlewares/ST/touchgfx/lib/sdl2/win32/zlib1.dll new file mode 100644 index 0000000..68a8bf7 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/sdl2/win32/zlib1.dll differ diff --git a/Middlewares/ST/touchgfx/lib/win/mingw32/libtouchgfx.a b/Middlewares/ST/touchgfx/lib/win/mingw32/libtouchgfx.a new file mode 100644 index 0000000..f683188 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/mingw32/libtouchgfx.a differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v100.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v100.lib new file mode 100644 index 0000000..4d36512 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v100.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v100_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v100_debug.lib new file mode 100644 index 0000000..a67c49e Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v100_debug.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v110.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v110.lib new file mode 100644 index 0000000..560789e Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v110.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v110_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v110_debug.lib new file mode 100644 index 0000000..909eeac Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v110_debug.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v120.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v120.lib new file mode 100644 index 0000000..cad37a7 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v120.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v120_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v120_debug.lib new file mode 100644 index 0000000..120a660 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v120_debug.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v140.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v140.lib new file mode 100644 index 0000000..42d5149 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v140.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v140_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v140_debug.lib new file mode 100644 index 0000000..2bb811b Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v140_debug.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v141.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v141.lib new file mode 100644 index 0000000..3494d3b Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v141.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v141_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v141_debug.lib new file mode 100644 index 0000000..20b8540 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v141_debug.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v142.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v142.lib new file mode 100644 index 0000000..3494d3b Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v142.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v142_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v142_debug.lib new file mode 100644 index 0000000..20b8540 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v142_debug.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v143.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v143.lib new file mode 100644 index 0000000..3494d3b Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v143.lib differ diff --git a/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v143_debug.lib b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v143_debug.lib new file mode 100644 index 0000000..20b8540 Binary files /dev/null and b/Middlewares/ST/touchgfx/lib/win/msvs/libtouchgfx_v143_debug.lib differ diff --git a/Middlewares/ST/touchgfx/os/OSWrappers.cpp b/Middlewares/ST/touchgfx/os/OSWrappers.cpp new file mode 100644 index 0000000..9b66124 --- /dev/null +++ b/Middlewares/ST/touchgfx/os/OSWrappers.cpp @@ -0,0 +1,108 @@ +#include +#include "FreeRTOS.h" +#include "task.h" +#include "queue.h" +#include "semphr.h" +#include +#include + +using namespace touchgfx; + +static xSemaphoreHandle frame_buffer_sem; +static xQueueHandle vsync_q = 0; + +// Just a dummy value to insert in the VSYNC queue. +static uint8_t dummy = 0x5a; + +void OSWrappers::initialize() +{ + vSemaphoreCreateBinary(frame_buffer_sem); + // Create a queue of length 1 + vsync_q = xQueueGenericCreate(1, 1, 0); +} + +void OSWrappers::takeFrameBufferSemaphore() +{ + xSemaphoreTake(frame_buffer_sem, portMAX_DELAY); +} +void OSWrappers::giveFrameBufferSemaphore() +{ + xSemaphoreGive(frame_buffer_sem); +} + +void OSWrappers::tryTakeFrameBufferSemaphore() +{ + xSemaphoreTake(frame_buffer_sem, 0); +} + +void OSWrappers::giveFrameBufferSemaphoreFromISR() +{ + // Since this is called from an interrupt, FreeRTOS requires special handling to trigger a + // re-scheduling. May be applicable for other OSes as well. + portBASE_TYPE px = pdFALSE; + xSemaphoreGiveFromISR(frame_buffer_sem, &px); + portEND_SWITCHING_ISR(px); +} + +void OSWrappers::signalVSync() +{ + if (vsync_q) + { + // Since this is called from an interrupt, FreeRTOS requires special handling to trigger a + // re-scheduling. May be applicable for other OSes as well. + portBASE_TYPE px = pdFALSE; + xQueueSendFromISR(vsync_q, &dummy, &px); + portEND_SWITCHING_ISR(px); + } +} + +void OSWrappers::waitForVSync() +{ + // First make sure the queue is empty, by trying to remove an element with 0 timeout. + xQueueReceive(vsync_q, &dummy, 0); + + // Then, wait for next VSYNC to occur. + xQueueReceive(vsync_q, &dummy, portMAX_DELAY); +} + +void OSWrappers::taskDelay(uint16_t ms) +{ + vTaskDelay(ms); +} + +static portBASE_TYPE IdleTaskHook(void* p) +{ + if ((int)p) // Idle task sched out + { + touchgfx::HAL::getInstance()->setMCUActive(true); + } + else // Idle task sched in + { + touchgfx::HAL::getInstance()->setMCUActive(false); + } + return pdTRUE; +} + +// FreeRTOS specific handlers +extern "C" +{ + void vApplicationStackOverflowHook(xTaskHandle xTask, + signed portCHAR* pcTaskName) + { + while (1); + } + + void vApplicationMallocFailedHook(xTaskHandle xTask, + signed portCHAR* pcTaskName) + { + while (1); + } + + void vApplicationIdleHook(void) + { + // Set task tag in order to have the "IdleTaskHook" function called when the idle task is + // switched in/out. Used solely for measuring MCU load, and can be removed if MCU load + // readout is not needed. + vTaskSetApplicationTaskTag(NULL, IdleTaskHook); + } +} diff --git a/Middlewares/ST/touchgfx/os/OSWrappers_cmsis.cpp b/Middlewares/ST/touchgfx/os/OSWrappers_cmsis.cpp new file mode 100644 index 0000000..3804ce9 --- /dev/null +++ b/Middlewares/ST/touchgfx/os/OSWrappers_cmsis.cpp @@ -0,0 +1,121 @@ + +#include +#include +#include + +#include +#include + +using namespace touchgfx; + +static osSemaphoreId frame_buffer_sem = 0; +static osMessageQId vsync_queue = 0; + +// Just a dummy value to insert in the VSYNC queue. +static uint32_t dummy = 0x5a; + +void OSWrappers::initialize() +{ + // Create a queue of length 1 + osSemaphoreDef(frame_buffer_sem); + frame_buffer_sem = osSemaphoreCreate(osSemaphore(frame_buffer_sem), 1); // Binary semaphore + osSemaphoreWait(frame_buffer_sem, osWaitForever); // take the lock + + // Create a queue of length 1 + osMessageQDef(vsync_queue, 1, uint32_t); + vsync_queue = osMessageCreate(osMessageQ(vsync_queue),NULL); +} + +void OSWrappers::takeFrameBufferSemaphore() +{ + assert(frame_buffer_sem); + osSemaphoreWait(frame_buffer_sem, osWaitForever); +} + +void OSWrappers::giveFrameBufferSemaphore() +{ + assert(frame_buffer_sem); + osSemaphoreRelease(frame_buffer_sem); +} + +void OSWrappers::tryTakeFrameBufferSemaphore() +{ + assert(frame_buffer_sem); + osSemaphoreWait(frame_buffer_sem, 0); +} + +void OSWrappers::giveFrameBufferSemaphoreFromISR() +{ + assert(frame_buffer_sem); + osSemaphoreRelease(frame_buffer_sem); +} + +void OSWrappers::signalVSync() +{ + if (vsync_queue) + { + osMessagePut(vsync_queue, dummy, 0); + } +} + +void OSWrappers::waitForVSync() +{ + if (vsync_queue) + { + // First make sure the queue is empty, by trying to remove an element with 0 timeout. + osMessageGet(vsync_queue, 0); + + // Then, wait for next VSYNC to occur. + osMessageGet(vsync_queue, osWaitForever); + } +} + +void OSWrappers::taskDelay(uint16_t ms) +{ + osDelay(static_cast(ms)); +} + + +// NOTE: +// The remainder of this file is FreeRTOS-specific. If using a different OS, +// you can just remove all the following code, as it is optional. +// However, if MCU load percentage readout is required, you need to find a way +// to inform TouchGFX of when the idle task is switched in/out and call the +// setMCUActive function accordingly (see below). + +//FreeRTOS hook function being called when idle task is switched in or out. +static portBASE_TYPE IdleTaskHook(void* p) +{ + if ((int)p) // Idle task sched out + { + touchgfx::HAL::getInstance()->setMCUActive(true); + } + else // Idle task sched in + { + touchgfx::HAL::getInstance()->setMCUActive(false); + } + return pdTRUE; +} + +extern "C" +{ + void vApplicationStackOverflowHook(xTaskHandle xTask, + signed portCHAR* pcTaskName) + { + while (1); + } + + void vApplicationMallocFailedHook(xTaskHandle xTask, + signed portCHAR* pcTaskName) + { + while (1); + } + + void vApplicationIdleHook(void) + { + // Set task tag in order to have the "IdleTaskHook" function called when the idle task is + // switched in/out. Used solely for measuring MCU load, and can be removed if MCU load + // readout is not needed. + vTaskSetApplicationTaskTag(NULL, IdleTaskHook); + } +} diff --git a/STM32H7B3LIHXQ_FLASH.ld b/STM32H7B3LIHXQ_FLASH.ld new file mode 100644 index 0000000..bd42f23 --- /dev/null +++ b/STM32H7B3LIHXQ_FLASH.ld @@ -0,0 +1,175 @@ +/* +****************************************************************************** +** +** File : LinkerScript.ld +** +** Author : STM32CubeIDE +** +** Abstract : Linker script for STM32H7 series +** 2048Kbytes FLASH and 1376Kbytes RAM +** +** Set heap size, stack size and stack location according +** to application requirements. +** +** Set memory bank area and size if external memory is used. +** +** Target : STMicroelectronics STM32 +** +** Distribution: The file is distributed as is, without any warranty +** of any kind. +** +***************************************************************************** +** @attention +** +** Copyright (c) 2022 STMicroelectronics. +** All rights reserved. +** +** This software is licensed under terms that can be found in the LICENSE file +** in the root directory of this software component. +** If no LICENSE file comes with this software, it is provided AS-IS. +** +**************************************************************************** +*/ + +/* Entry Point */ +ENTRY(Reset_Handler) + +/* Highest address of the user mode stack */ +_estack = ORIGIN(RAM) + LENGTH(RAM); /* end of RAM */ +/* Generate a link error if heap and stack don't fit into RAM */ +_Min_Heap_Size = 0x200 ; /* required amount of heap */ +_Min_Stack_Size = 0x400 ; /* required amount of stack */ + +/* Specify the memory areas */ +MEMORY +{ + ITCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 64K + FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 2048K + DTCMRAM1 (xrw) : ORIGIN = 0x20000000, LENGTH = 64K + DTCMRAM2 (xrw) : ORIGIN = 0x20010000, LENGTH = 64K + RAM (xrw) : ORIGIN = 0x24000000, LENGTH = 1024K + RAM_CD (xrw) : ORIGIN = 0x30000000, LENGTH = 128K + RAM_SRD (xrw) : ORIGIN = 0x38000000, LENGTH = 32K +} + +/* Define output sections */ +SECTIONS +{ + /* The startup code goes first into FLASH */ + .isr_vector : + { + . = ALIGN(4); + KEEP(*(.isr_vector)) /* Startup code */ + . = ALIGN(4); + } >FLASH + + /* The program code and other data goes into FLASH */ + .text : + { + . = ALIGN(4); + *(.text) /* .text sections (code) */ + *(.text*) /* .text* sections (code) */ + *(.glue_7) /* glue arm to thumb code */ + *(.glue_7t) /* glue thumb to arm code */ + *(.eh_frame) + + KEEP (*(.init)) + KEEP (*(.fini)) + + . = ALIGN(4); + _etext = .; /* define a global symbols at end of code */ + } >FLASH + + /* Constant data goes into FLASH */ + .rodata : + { + . = ALIGN(4); + *(.rodata) /* .rodata sections (constants, strings, etc.) */ + *(.rodata*) /* .rodata* sections (constants, strings, etc.) */ + . = ALIGN(4); + } >FLASH + + .ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH + .ARM : { + __exidx_start = .; + *(.ARM.exidx*) + __exidx_end = .; + } >FLASH + + .preinit_array : + { + PROVIDE_HIDDEN (__preinit_array_start = .); + KEEP (*(.preinit_array*)) + PROVIDE_HIDDEN (__preinit_array_end = .); + } >FLASH + + .init_array : + { + PROVIDE_HIDDEN (__init_array_start = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array*)) + PROVIDE_HIDDEN (__init_array_end = .); + } >FLASH + + .fini_array : + { + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP (*(SORT(.fini_array.*))) + KEEP (*(.fini_array*)) + PROVIDE_HIDDEN (__fini_array_end = .); + } >FLASH + + /* used by the startup to initialize data */ + _sidata = LOADADDR(.data); + + /* Initialized data sections goes into RAM, load LMA copy after code */ + .data : + { + . = ALIGN(4); + _sdata = .; /* create a global symbol at data start */ + *(.data) /* .data sections */ + *(.data*) /* .data* sections */ + *(.RamFunc) /* .RamFunc sections */ + *(.RamFunc*) /* .RamFunc* sections */ + + . = ALIGN(4); + _edata = .; /* define a global symbol at data end */ + } >RAM AT> FLASH + + /* Uninitialized data section */ + . = ALIGN(4); + .bss : + { + /* This is used by the startup in order to initialize the .bss section */ + _sbss = .; /* define a global symbol at bss start */ + __bss_start__ = _sbss; + *(.bss) + *(.bss*) + *(COMMON) + + . = ALIGN(4); + _ebss = .; /* define a global symbol at bss end */ + __bss_end__ = _ebss; + } >RAM + + /* User_heap_stack section, used to check that there is enough RAM left */ + ._user_heap_stack : + { + . = ALIGN(8); + PROVIDE ( end = . ); + PROVIDE ( _end = . ); + . = . + _Min_Heap_Size; + . = . + _Min_Stack_Size; + . = ALIGN(8); + } >RAM + + /* Remove information from the standard libraries */ + /DISCARD/ : + { + libc.a ( * ) + libm.a ( * ) + libgcc.a ( * ) + } + + .ARM.attributes 0 : { *(.ARM.attributes) } +} diff --git a/STM32H7B3LIHXQ_RAM.ld b/STM32H7B3LIHXQ_RAM.ld new file mode 100644 index 0000000..3e7d9b5 --- /dev/null +++ b/STM32H7B3LIHXQ_RAM.ld @@ -0,0 +1,174 @@ +/* +****************************************************************************** +** +** File : LinkerScript.ld (debug in RAM dedicated) +** +** Author : STM32CubeIDE +** +** Abstract : Linker script for STM32H7 series +** 1024Kbytes RAM_EXEC and 352Kbytes RAM +** +** Set heap size, stack size and stack location according +** to application requirements. +** +** Set memory bank area and size if external memory is used. +** +** Target : STMicroelectronics STM32 +** +** Distribution: The file is distributed as is, without any warranty +** of any kind. +** +***************************************************************************** +** @attention +** +** Copyright (c) 2022 STMicroelectronics. +** All rights reserved. +** +** This software is licensed under terms that can be found in the LICENSE file +** in the root directory of this software component. +** If no LICENSE file comes with this software, it is provided AS-IS. +** +**************************************************************************** +*/ + +/* Entry Point */ +ENTRY(Reset_Handler) + +/* Highest address of the user mode stack */ +_estack = ORIGIN(RAM_EXEC) + LENGTH(RAM_EXEC); /* end of RAM */ +/* Generate a link error if heap and stack don't fit into RAM */ +_Min_Heap_Size = 0x200 ; /* required amount of heap */ +_Min_Stack_Size = 0x400 ; /* required amount of stack */ + +/* Specify the memory areas */ +MEMORY +{ + ITCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 64K + RAM_EXEC (xrw) : ORIGIN = 0x24000000, LENGTH = 1024K + DTCMRAM1 (xrw) : ORIGIN = 0x20000000, LENGTH = 64K + DTCMRAM2 (xrw) : ORIGIN = 0x20010000, LENGTH = 64K + RAM_CD (xrw) : ORIGIN = 0x30000000, LENGTH = 128K + RAM_SRD (xrw) : ORIGIN = 0x38000000, LENGTH = 32K +} + +/* Define output sections */ +SECTIONS +{ + /* The startup code goes first into RAM_EXEC */ + .isr_vector : + { + . = ALIGN(4); + KEEP(*(.isr_vector)) /* Startup code */ + . = ALIGN(4); + } >RAM_EXEC + + /* The program code and other data goes into RAM_EXEC */ + .text : + { + . = ALIGN(4); + *(.text) /* .text sections (code) */ + *(.text*) /* .text* sections (code) */ + *(.glue_7) /* glue arm to thumb code */ + *(.glue_7t) /* glue thumb to arm code */ + *(.eh_frame) + *(.RamFunc) /* .RamFunc sections */ + *(.RamFunc*) /* .RamFunc* sections */ + + KEEP (*(.init)) + KEEP (*(.fini)) + + . = ALIGN(4); + _etext = .; /* define a global symbols at end of code */ + } >RAM_EXEC + + /* Constant data goes into RAM_EXEC */ + .rodata : + { + . = ALIGN(4); + *(.rodata) /* .rodata sections (constants, strings, etc.) */ + *(.rodata*) /* .rodata* sections (constants, strings, etc.) */ + . = ALIGN(4); + } >RAM_EXEC + + .ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >RAM_EXEC + .ARM : { + __exidx_start = .; + *(.ARM.exidx*) + __exidx_end = .; + } >RAM_EXEC + + .preinit_array : + { + PROVIDE_HIDDEN (__preinit_array_start = .); + KEEP (*(.preinit_array*)) + PROVIDE_HIDDEN (__preinit_array_end = .); + } >RAM_EXEC + + .init_array : + { + PROVIDE_HIDDEN (__init_array_start = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array*)) + PROVIDE_HIDDEN (__init_array_end = .); + } >RAM_EXEC + + .fini_array : + { + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP (*(SORT(.fini_array.*))) + KEEP (*(.fini_array*)) + PROVIDE_HIDDEN (__fini_array_end = .); + } >RAM_EXEC + + /* used by the startup to initialize data */ + _sidata = LOADADDR(.data); + + /* Initialized data sections goes into RAM, load LMA copy after code */ + .data : + { + . = ALIGN(4); + _sdata = .; /* create a global symbol at data start */ + *(.data) /* .data sections */ + *(.data*) /* .data* sections */ + + . = ALIGN(4); + _edata = .; /* define a global symbol at data end */ + } >RAM_EXEC + + /* Uninitialized data section */ + . = ALIGN(4); + .bss : + { + /* This is used by the startup in order to initialize the .bss section */ + _sbss = .; /* define a global symbol at bss start */ + __bss_start__ = _sbss; + *(.bss) + *(.bss*) + *(COMMON) + + . = ALIGN(4); + _ebss = .; /* define a global symbol at bss end */ + __bss_end__ = _ebss; + } >RAM_EXEC + + /* User_heap_stack section, used to check that there is enough RAM left */ + ._user_heap_stack : + { + . = ALIGN(8); + PROVIDE ( end = . ); + PROVIDE ( _end = . ); + . = . + _Min_Heap_Size; + . = . + _Min_Stack_Size; + . = ALIGN(8); + } >RAM_EXEC + + /* Remove information from the standard libraries */ + /DISCARD/ : + { + libc.a ( * ) + libm.a ( * ) + libgcc.a ( * ) + } + + .ARM.attributes 0 : { *(.ARM.attributes) } +} diff --git a/TouchGFX/App/app_touchgfx.c b/TouchGFX/App/app_touchgfx.c new file mode 100644 index 0000000..6591806 --- /dev/null +++ b/TouchGFX/App/app_touchgfx.c @@ -0,0 +1,111 @@ +/** + ****************************************************************************** + * File Name : app_touchgfx.c + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "tx_api.h" +#include "app_touchgfx.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private define ------------------------------------------------------------*/ +#define TOUCHGFX_STACK_SIZE (4080) + +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +static TX_THREAD TouchGFXThread; + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +void touchgfx_init(void); +void touchgfx_components_init(void); +void touchgfx_taskEntry(void); + +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/** + * PreOS Initialization function + */ +void MX_TouchGFX_PreOSInit(void) +{ + // Calling forward to touchgfx_init in C++ domain + touchgfx_components_init(); + touchgfx_init(); +} + +/** + * Create TouchGFX Thread + */ +UINT MX_TouchGFX_Init(VOID *memory_ptr) +{ + UINT ret = TX_SUCCESS; + CHAR *pointer = 0; + + /* Allocate the stack for TouchGFX Thread. */ + if (tx_byte_allocate((TX_BYTE_POOL*)memory_ptr, (VOID **) &pointer, + TOUCHGFX_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS) + { + ret = TX_POOL_ERROR; + } + + /* Create TouchGFX Thread */ + else if (tx_thread_create(&TouchGFXThread, (CHAR *)"TouchGFX", TouchGFX_Task, 0, + pointer, TOUCHGFX_STACK_SIZE, + 5, 5, + TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS) + { + ret = TX_THREAD_ERROR; + } + + return ret; +} + +/** + * TouchGFX application entry function + */ +void MX_TouchGFX_Process(void) +{ + // Calling forward to touchgfx_taskEntry in C++ domain + touchgfx_taskEntry(); +} + +/** + * TouchGFX application thread + */ +void TouchGFX_Task(unsigned long thread_input) +{ + // Calling forward to touchgfx_taskEntry in C++ domain + touchgfx_taskEntry(); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/App/app_touchgfx.h b/TouchGFX/App/app_touchgfx.h new file mode 100644 index 0000000..d8586fc --- /dev/null +++ b/TouchGFX/App/app_touchgfx.h @@ -0,0 +1,58 @@ +/** + ****************************************************************************** + * File Name : app_touchgfx.h + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_TOUCHGFX_H +#define APP_TOUCHGFX_H +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void MX_TouchGFX_PreOSInit(void); +UINT MX_TouchGFX_Init(VOID *memory_ptr); +void MX_TouchGFX_Process(void); +void TouchGFX_Task(unsigned long thread_input); + +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +#ifdef __cplusplus +} +#endif +#endif /* APP_TOUCHGFX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/ApplicationTemplate.touchgfx.part b/TouchGFX/ApplicationTemplate.touchgfx.part new file mode 100644 index 0000000..31e2c77 --- /dev/null +++ b/TouchGFX/ApplicationTemplate.touchgfx.part @@ -0,0 +1,27 @@ + +{ + "Application": { + "Name": "AZRTOS", + "TouchGfxPath": "../Middlewares/ST/touchgfx", + "AvailableColorDepths": [ 24 ], + "AvailableLCDs": + { + "24": "LCD24bpp" + }, + "AvailableResolutions": [ + { + "Width": 480, + "Height": 272 + } + ], + "PostGenerateTargetCommand": "touchgfx update_project", + "Family": "STM32H7", + "SubFamily": "STM32H7A3/7B3", + "Platform": "m7", + "ProjectFile": "../AZRTOS.ioc", + "OptionalComponentsRoot": "../Middlewares/ST/touchgfx_components", + "OptionalComponents": [ + ] + }, + "Version": "4.19.0" +} diff --git a/TouchGFX/application.config b/TouchGFX/application.config new file mode 100644 index 0000000..648dff3 --- /dev/null +++ b/TouchGFX/application.config @@ -0,0 +1,20 @@ +{ + "image_configuration": { + "dither_algorithm": "2", + "alpha_dither": "yes", + "layout_rotation": "0", + "opaque_image_format": "RGB888", + "nonopaque_image_format": "ARGB8888", + "section": "ExtFlashSection", + "extra_section": "ExtFlashSection", + "images": {} + }, + "text_configuration": { + "remap": "yes", + "a4": "yes", + "binary_translations": "no", + "binary_fonts": "no", + "framebuffer_bpp": "24", + "font_format": "0" + } +} \ No newline at end of file diff --git a/TouchGFX/assets/fonts/verdana.ttf b/TouchGFX/assets/fonts/verdana.ttf new file mode 100644 index 0000000..9a34997 Binary files /dev/null and b/TouchGFX/assets/fonts/verdana.ttf differ diff --git a/TouchGFX/assets/texts/texts.xml b/TouchGFX/assets/texts/texts.xml new file mode 100644 index 0000000..afc7d77 --- /dev/null +++ b/TouchGFX/assets/texts/texts.xml @@ -0,0 +1,14 @@ + + + + + + + + + + + + + + diff --git a/TouchGFX/assets/texts/texts.xsd b/TouchGFX/assets/texts/texts.xsd new file mode 100644 index 0000000..eaab278 --- /dev/null +++ b/TouchGFX/assets/texts/texts.xsd @@ -0,0 +1,152 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/TouchGFX/config/gcc/app.mk b/TouchGFX/config/gcc/app.mk new file mode 100644 index 0000000..ef24172 --- /dev/null +++ b/TouchGFX/config/gcc/app.mk @@ -0,0 +1,8 @@ + +# Relative location of the TouchGFX framework from root of application +touchgfx_path := ../Middlewares/ST/touchgfx + +# Location of the TouchGFX Environment +touchgfx_env := ../../../TouchGFX/4.19.0/env +# Optional additional compiler flags +user_cflags := -DUSE_BPP=24 diff --git a/TouchGFX/config/msvs/Application.props b/TouchGFX/config/msvs/Application.props new file mode 100644 index 0000000..b70fb4d --- /dev/null +++ b/TouchGFX/config/msvs/Application.props @@ -0,0 +1,26 @@ + + + + + 24 + ..\..\..\Middlewares\ST\touchgfx + D:\TouchGFX\4.19.0\env + ..\.. + + + + + + $(UseBPP) + + + $(TouchGFXReleasePath) + + + $(TouchGFXEnvPath) + + + $(ApplicationRoot) + + + diff --git a/TouchGFX/generated/fonts/UnicodeListverdana_10_4.txt b/TouchGFX/generated/fonts/UnicodeListverdana_10_4.txt new file mode 100644 index 0000000..4e9e288 --- /dev/null +++ b/TouchGFX/generated/fonts/UnicodeListverdana_10_4.txt @@ -0,0 +1 @@ +63 \ No newline at end of file diff --git a/TouchGFX/generated/fonts/UnicodeListverdana_20_4.txt b/TouchGFX/generated/fonts/UnicodeListverdana_20_4.txt new file mode 100644 index 0000000..4e9e288 --- /dev/null +++ b/TouchGFX/generated/fonts/UnicodeListverdana_20_4.txt @@ -0,0 +1 @@ +63 \ No newline at end of file diff --git a/TouchGFX/generated/fonts/UnicodeListverdana_40_4.txt b/TouchGFX/generated/fonts/UnicodeListverdana_40_4.txt new file mode 100644 index 0000000..4e9e288 --- /dev/null +++ b/TouchGFX/generated/fonts/UnicodeListverdana_40_4.txt @@ -0,0 +1 @@ +63 \ No newline at end of file diff --git a/TouchGFX/generated/fonts/cache/ApplicationFontProvider.cache b/TouchGFX/generated/fonts/cache/ApplicationFontProvider.cache new file mode 100644 index 0000000..57b40f7 --- /dev/null +++ b/TouchGFX/generated/fonts/cache/ApplicationFontProvider.cache @@ -0,0 +1 @@ +{"typographies":[["Default","verdana.ttf",20,4],["Large","verdana.ttf",40,4],["Small","verdana.ttf",10,4]],"generate_font_format":"0"} \ No newline at end of file diff --git a/TouchGFX/generated/fonts/cache/ApplicationFontProviderHpp.cache b/TouchGFX/generated/fonts/cache/ApplicationFontProviderHpp.cache new file mode 100644 index 0000000..57b40f7 --- /dev/null +++ b/TouchGFX/generated/fonts/cache/ApplicationFontProviderHpp.cache @@ -0,0 +1 @@ +{"typographies":[["Default","verdana.ttf",20,4],["Large","verdana.ttf",40,4],["Small","verdana.ttf",10,4]],"generate_font_format":"0"} \ No newline at end of file diff --git a/TouchGFX/generated/fonts/cache/Font_verdana_10_4bppCpp.cache b/TouchGFX/generated/fonts/cache/Font_verdana_10_4bppCpp.cache new file mode 100644 index 0000000..eb2f6af --- /dev/null +++ b/TouchGFX/generated/fonts/cache/Font_verdana_10_4bppCpp.cache @@ -0,0 +1,2 @@ +AH:0 BA:1 FC:63 FF:0 CF:1 +63 diff --git a/TouchGFX/generated/fonts/cache/Font_verdana_20_4bppCpp.cache b/TouchGFX/generated/fonts/cache/Font_verdana_20_4bppCpp.cache new file mode 100644 index 0000000..350fa3d --- /dev/null +++ b/TouchGFX/generated/fonts/cache/Font_verdana_20_4bppCpp.cache @@ -0,0 +1,2 @@ +AH:0 BA:1 FC:63 FF:0 CF:0 +63 diff --git a/TouchGFX/generated/fonts/cache/Font_verdana_40_4bppCpp.cache b/TouchGFX/generated/fonts/cache/Font_verdana_40_4bppCpp.cache new file mode 100644 index 0000000..350fa3d --- /dev/null +++ b/TouchGFX/generated/fonts/cache/Font_verdana_40_4bppCpp.cache @@ -0,0 +1,2 @@ +AH:0 BA:1 FC:63 FF:0 CF:0 +63 diff --git a/TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp b/TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp new file mode 100644 index 0000000..4c95db9 --- /dev/null +++ b/TouchGFX/generated/fonts/include/fonts/ApplicationFontProvider.hpp @@ -0,0 +1,43 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_APPLICATIONFONTPROVIDER_HPP +#define TOUCHGFX_APPLICATIONFONTPROVIDER_HPP + +#include + +namespace touchgfx +{ +class FlashDataReader; +} + +struct Typography +{ + static const touchgfx::FontId DEFAULT = 0; + static const touchgfx::FontId LARGE = 1; + static const touchgfx::FontId SMALL = 2; +}; + +struct TypographyFontIndex +{ + static const touchgfx::FontId DEFAULT = 0; // verdana_20_4bpp + static const touchgfx::FontId LARGE = 1; // verdana_40_4bpp + static const touchgfx::FontId SMALL = 2; // verdana_10_4bpp + static const uint16_t NUMBER_OF_FONTS = 3; +}; + +class ApplicationFontProvider : public touchgfx::FontProvider +{ +public: + virtual touchgfx::Font* getFont(touchgfx::FontId typography); + + static void setFlashReader(touchgfx::FlashDataReader* /* flashReader */) + { + } + static touchgfx::FlashDataReader* getFlashReader() + { + return 0; + } +}; + +#endif // TOUCHGFX_APPLICATIONFONTPROVIDER_HPP diff --git a/TouchGFX/generated/fonts/include/fonts/CachedFont.hpp b/TouchGFX/generated/fonts/include/fonts/CachedFont.hpp new file mode 100644 index 0000000..970277a --- /dev/null +++ b/TouchGFX/generated/fonts/include/fonts/CachedFont.hpp @@ -0,0 +1,90 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_CACHEDFONT_HPP +#define TOUCHGFX_CACHEDFONT_HPP + +#include +#include + +namespace touchgfx +{ +class CachedFont : public GeneratedFont +{ +public: + CachedFont(const struct touchgfx::BinaryFontData* data, FontId id, FontCache* _cache, const GeneratedFont* _flashFont) + : GeneratedFont(0, // GlyphNode* + data->numberOfGlyphs, + data->height, + data->pixBelowBase, + data->bitsPerPixel, + data->byteAlignRow, + data->maxLeft, + data->maxRight, + 0, // glyphDataPointer + 0, // Kerning table not used for cached font + data->fallbackChar, + data->ellipsisChar, + 0, // lsubTablePointer + 0), // contextualFormsPointer + fontId(id), + cache(_cache), + flashFont(_flashFont) + { + } + + CachedFont() + : GeneratedFont() + { + } + + using GeneratedFont::getGlyph; + + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const; + + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + + void setFontCache(FontCache& cache); + FontId getFontId() const + { + return fontId; + } + + virtual const uint16_t* getGSUBTable() const + { + if (gsubTable != 0) + { + return gsubTable; + } + return flashFont->getGSUBTable(); + } + + virtual void setGSUBTable(const uint16_t* table) + { + gsubTable = table; + } + + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + if (arabicTable != 0) + { + return arabicTable; + } + return flashFont->getContextualFormsTable(); + } + + virtual void setContextualFormsTable(const FontContextualFormsTable* table) + { + arabicTable = table; + } + +private: + FontId fontId; + FontCache* cache; + const GeneratedFont* flashFont; +}; +} // namespace touchgfx + +#endif // TOUCHGFX_CACHEDFONT_HPP diff --git a/TouchGFX/generated/fonts/include/fonts/FontCache.hpp b/TouchGFX/generated/fonts/include/fonts/FontCache.hpp new file mode 100644 index 0000000..a9ad16c --- /dev/null +++ b/TouchGFX/generated/fonts/include/fonts/FontCache.hpp @@ -0,0 +1,96 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_FONTCACHE_HPP +#define TOUCHGFX_FONTCACHE_HPP + +#include +#include +#include + +namespace touchgfx +{ +class CachedFont; + +class FontDataReader +{ +public: + virtual ~FontDataReader() + { + } + virtual void open() = 0; + virtual void close() = 0; + virtual void setPosition(uint32_t position) = 0; + virtual void readData(void* out, uint32_t numberOfBytes) = 0; +}; + +class FontCache +{ +public: + FontCache(); + void setReader(FontDataReader* reader); + void clear(bool keepGsubOrContextTable = false); + void setMemory(uint8_t* memory, uint32_t size); + void initializeCachedFont(TypedText t, CachedFont* font, bool loadGsubOrContextTable = false); + bool cacheString(TypedText t, const Unicode::UnicodeChar* string); + bool cacheLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string); + + const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, FontId font) const; + uint32_t getMemoryUsage() + { + return memorySize - (gsubStart - top); + } + + void open(); + void close(); + + static inline const uint8_t* getPixelData(const GlyphNode* glyph) + { + return ((const uint8_t*)glyph) + SizeGlyphNode + 4; + } + static inline bool isCached(const GlyphNode* g) + { + return g->dataOffset == 0xFFFFFFFF; + } + +private: + static const uint32_t SizeGlyphNode = 16; + + bool contains(Unicode::UnicodeChar unicode, FontId font) const; + void insert(Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory); + uint8_t* copyGlyph(uint8_t* top, Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory); + + void cacheData(uint32_t bpp, GlyphNode* first); + bool cacheSortedString(TypedText t); + bool createSortedString(const Unicode::UnicodeChar* string); + bool createSortedLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string, ...); + bool sortSortedString(int n); + + void setPosition(uint32_t position); + void readData(void* out, uint32_t numberOfBytes); + + struct + { + uint8_t* first; // First GlyphNode, glyph in cache; + uint8_t* last; // Last GlyphNode, glyph in cache; + } fontTable[MAX(TypographyFontIndex::NUMBER_OF_FONTS, 1)]; + + uint32_t memorySize; + uint8_t* memory; // Start of memory + uint8_t* top; // First unused byte + uint8_t* gsubStart; // First address of GSUB tables, allocated in the end of the cache + + FontDataReader* reader; + + Unicode::UnicodeChar* sortedString; + // Must be bigger than BinaryFontData + static const uint32_t MAX_BUFFER_SIZE = 64; + char buffer[MAX_BUFFER_SIZE]; + uint32_t glyphDataOffset; + uint16_t numGlyphs; + uint16_t currentFileGlyphNumber; + GlyphNode currentFileGlyphNode; +}; +} // namespace touchgfx + +#endif // TOUCHGFX_FONTCACHE_HPP diff --git a/TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp b/TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp new file mode 100644 index 0000000..3b5ae56 --- /dev/null +++ b/TouchGFX/generated/fonts/include/fonts/GeneratedFont.hpp @@ -0,0 +1,181 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_GENERATEDFONT_HPP +#define TOUCHGFX_GENERATEDFONT_HPP + +#include + +namespace touchgfx +{ +/** + * An GeneratedFont has both glyph table and glyph data placed in a flash which + * supports random access read (i.e. not a NAND flash) + * + * @see ConstFont + */ +class GeneratedFont : public ConstFont +{ +public: + /** + * Construct the GeneratedFont. + * + * @param list The array of glyphs known to this font. + * @param size The number of glyphs in list. + * @param height The height in pixels of the highest character in this font. + * @param pixBelowBase The maximum number of pixels that can be drawn below the + * baseline in this font. + * @param bitsPerPixel The number of bits per pixel in this font. + * @param byteAlignRow Are glyphs encoded using A4 format + * @param maxLeft The maximum a character extends to the left. + * @param maxRight The maximum a character extends to the right. + * @param glyphDataInternalFlash Pointer to the glyph data for the font, placed in internal + * flash. + * @param kerningList pointer to the kerning data for the font, placed in internal + * flash. + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + * @param gsubTable Pointer to GSUB table. + * @param formsTable Pointer to contextual forms table. + */ + GeneratedFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataInternalFlash, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable); + + using ConstFont::getGlyph; + + /** + * Obtains a RAM-based pointer to the pixel data for the specified glyph. + * + * @param glyph The glyph to get the pixels data of. + * + * @return The pixel data of the glyph. + */ + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + /** + * Gets the kerning distance between two characters. + * + * @param prevChar The unicode value of the previous character. + * @param glyph the glyph object for the current character. + * + * @return The kerning distance between prevChar and glyph char. + */ + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + + /** + * Gets GSUB table. + * + * @return The GSUB table or null if font has GSUB no table + */ + virtual const uint16_t* getGSUBTable() const + { + return gsubTable; + } + + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + return arabicTable; + } + +protected: + GeneratedFont() + : ConstFont(0, 0, 0, 0, 0, 0, 0, 0, 0, 0), glyphData(0), kerningData(0), gsubTable(0), arabicTable(0) + { + } + + const void* glyphData; ///< The glyphs + const KerningNode* kerningData; ///< The kerning + const uint16_t* gsubTable; ///< The GSUB tables + + const FontContextualFormsTable* arabicTable; ///< Contextual forms +}; + +struct BinaryFontData +{ + uint32_t fontIndex; // The font index (as used by TypedTextDatabase) + uint32_t sizeOfFontData; // Size of the complete BinaryFont + uint32_t offsetToTable; // GlyphNode[] + uint32_t offsetToKerning; // KerningNode[] + uint32_t offsetToGlyphs; // uint8_t[] + uint32_t offsetToGSUB; // uint16_t[] + uint32_t offsetToArabicTable; // FontContextualFormsTable + uint16_t numberOfGlyphs; // Number of glyphs in Table and Glyphs + uint16_t height; // Font height from base + uint8_t pixBelowBase; // Max pixels below base + uint8_t bitsPerPixel : 7; // Bpp + uint8_t byteAlignRow : 1; // A4/A2/A1 + uint8_t maxLeft; // The maximum a glyph extends to the left + uint8_t maxRight; // The maximum a glyph extends to the right + Unicode::UnicodeChar fallbackChar; // Fallback Character for the font + Unicode::UnicodeChar ellipsisChar; // Ellipsis Character for the font +}; + +class BinaryFont : public GeneratedFont +{ +public: + BinaryFont(const struct touchgfx::BinaryFontData* data) + : GeneratedFont((const GlyphNode*)((const uint8_t*)data + data->offsetToTable), + data->numberOfGlyphs, + data->height, + data->pixBelowBase, + data->bitsPerPixel, + data->byteAlignRow, + data->maxLeft, + data->maxRight, + 0, + (const KerningNode*)((const uint8_t*)data + data->offsetToKerning), + data->fallbackChar, + data->ellipsisChar, + (data->offsetToGSUB == 0) ? 0 : (const uint16_t*)((const uint8_t*)data + data->offsetToGSUB), + 0), + glyphData((const uint8_t*)data + data->offsetToGlyphs) + { + if (data->offsetToArabicTable > 0) + { + setupContextualTable(data); + } + } + + BinaryFont() + : GeneratedFont() + { + } + + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const + { + const uint8_t* data = (const uint8_t*)glyphData; + return &(data[glyph->dataOffset]); + } + +protected: + const uint8_t* glyphData; + FontContextualFormsTable contextualForms; + +private: + typedef const Unicode::UnicodeChar (*array5ptr)[5]; + typedef const Unicode::UnicodeChar (*array4ptr)[4]; + void setupContextualTable(const struct touchgfx::BinaryFontData* data) + { + const uint16_t* const base = (const uint16_t*)(((const uint8_t*)data) + data->offsetToArabicTable); + // First elements in binary font are offsets to arrays in 16bit words + contextualForms.contextualForms4Long = (array5ptr)(base + base[0]); + contextualForms.contextualForms3Long = (array5ptr)(base + base[1]); + contextualForms.contextualForms2Long = (array5ptr)(base + base[2]); + contextualForms.contextualForms0621_063a = (array4ptr)(base + base[3]); + contextualForms.contextualForms0641_064a = (array4ptr)(base + base[4]); + contextualForms.contextualForms06XX = (array5ptr)(base + base[5]); + contextualForms.contextualForms4LongSize = base[6]; + contextualForms.contextualForms3LongSize = base[7]; + contextualForms.contextualForms2LongSize = base[8]; + contextualForms.contextualForms06XXSize = base[9]; + arabicTable = &contextualForms; + } +}; +} // namespace touchgfx + +#endif // TOUCHGFX_GENERATEDFONT_HPP diff --git a/TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp b/TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp new file mode 100644 index 0000000..970bbbf --- /dev/null +++ b/TouchGFX/generated/fonts/include/fonts/UnmappedDataFont.hpp @@ -0,0 +1,124 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_UNMAPPEDDATAFONT_HPP +#define TOUCHGFX_UNMAPPEDDATAFONT_HPP + +#include + +namespace touchgfx +{ +/** + * An UnmappedDataFont has both glyph table and glyph data placed in a + * flash which does not support random access read (indirect + * access). A unicode table is located in a flash with random read + * access (direct access). + * + * @see Font, ConstFont + */ +class UnmappedDataFont : public Font +{ +public: + /** + * Construct the UnmappedDataFont. + * + * @param list The array of glyphs known to this font (indirect). + * @param unicodes The array of unicodes known to this font (direct). + * @param size The number of glyphs in list. + * @param height The height in pixels of the highest character in this font. + * @param pixBelowBase The maximum number of pixels that can be drawn below the + * baseline in this font. + * @param bitsPerPixel The number of bits per pixel in this font. + * @param byteAlignRow Are glyphs encoded using A4 format + * @param maxLeft The maximum a character extends to the left. + * @param maxRight The maximum a character extends to the right. + * @param glyphDataList Pointer to pointers the glyph data for the font (indirect). + * @param kerningList pointer to the kerning data for the font (direct). + * @param fallbackChar The fallback character for the typography in case no glyph is + * available. + * @param ellipsisChar The ellipsis character used for truncating long texts. + * @param gsubTable Pointer to GSUB table (direct). + */ + UnmappedDataFont(const GlyphNode* list, const uint16_t* unicodes, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataList, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable); + + using Font::getGlyph; + + /** + * Gets the glyph data associated with the specified Unicode. The + GlyphNode is allocated in the buffer passed to the constructor. + * + * Please note that in case of Thai letters and Arabic letters + * where diacritics can be placed relative to the previous + * character(s), please use TextProvider::getNextLigature() + * instead as it will create a temporary GlyphNode that will be + * adjusted with respect to X/Y position. + * + * @param unicode The character to look up. + * @param pixelData Pointer to the pixel data for the glyph if the glyph is + * found. This is set by this method. + * @param [out] bitsPerPixel Reference where to place the number of bits per pixel. + * + * @return A pointer to the glyph node or null if the glyph was not found. + */ + virtual const GlyphNode* getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const; + + /** + * Obtains the address to the pixel data for the specified glyph. + * + * @param glyph The glyph to get the pixels data of. + * + * @return The address of the pixel data of the glyph. + */ + virtual const uint8_t* getPixelData(const GlyphNode* glyph) const; + + /** + * Gets the kerning distance between two characters. + * + * @param prevChar The unicode value of the previous character. + * @param glyph the glyph object for the current character. + * + * @return The kerning distance between prevChar and glyph char. + */ + virtual int8_t getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const; + + /** + * Gets GSUB table. + * + * @return The GSUB table or null if font has GSUB no table + */ + virtual const uint16_t* getGSUBTable() const + { + return gsubTable; + } + + /** + * Gets the contextual forms table used in arabic fonts. + * + * @return The FontContextualFormsTable or null if the font has no table. + */ + virtual const FontContextualFormsTable* getContextualFormsTable() const + { + return arabicTable; + } + +protected: + UnmappedDataFont() + : Font(0, 0, 0, 0, 0, 0, 0, 0), glyphList(0), unicodes(0), glyphDataList(0), kerningData(0), gsubTable(0) + { + } + int lookupUnicode(uint16_t unicode) const; + + const GlyphNode* glyphList; ///< The list of glyphs + uint16_t listSize; ///< The size of the list of glyphs + const uint16_t* unicodes; ///< LookupTable with all unicodes in this font + const void* glyphDataList; ///< The glyphs (list of pointers) + const KerningNode* kerningData; ///< The kerning + const uint16_t* gsubTable; ///< The GSUB tables + + const FontContextualFormsTable* arabicTable; ///< Contextual forms + + static GlyphNode glyphNodeBuffer; ///< Buffer for GlyphNodes read from unmapped flash +}; +} // namespace touchgfx + +#endif // TOUCHGFX_UNMAPPEDDATAFONT_HPP diff --git a/TouchGFX/generated/fonts/src/ApplicationFontProvider.cpp b/TouchGFX/generated/fonts/src/ApplicationFontProvider.cpp new file mode 100644 index 0000000..d2207b3 --- /dev/null +++ b/TouchGFX/generated/fonts/src/ApplicationFontProvider.cpp @@ -0,0 +1,24 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include + +touchgfx::Font* ApplicationFontProvider::getFont(touchgfx::FontId typography) +{ + switch (typography) + { + case Typography::DEFAULT: + // verdana_20_4bpp + return const_cast(TypedTextDatabase::getFonts()[0]); + case Typography::LARGE: + // verdana_40_4bpp + return const_cast(TypedTextDatabase::getFonts()[1]); + case Typography::SMALL: + // verdana_10_4bpp + return const_cast(TypedTextDatabase::getFonts()[2]); + default: + return 0; + } +} diff --git a/TouchGFX/generated/fonts/src/CachedFont.cpp b/TouchGFX/generated/fonts/src/CachedFont.cpp new file mode 100644 index 0000000..e1c5760 --- /dev/null +++ b/TouchGFX/generated/fonts/src/CachedFont.cpp @@ -0,0 +1,55 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include + +namespace touchgfx +{ +const uint8_t* CachedFont::getPixelData(const GlyphNode* glyph) const +{ + // If glyph is cached, then data is present just after the GlyphNode + if (FontCache::isCached(glyph)) + { + const uint8_t* data = FontCache::getPixelData(glyph); + return data; + } + return flashFont->getPixelData(glyph); +} + +const GlyphNode* CachedFont::getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const +{ + // Look first in internal flash font + const GlyphNode* n = flashFont->find(unicode); + + if ((n == 0) && (cache != 0)) + { + // Now look in FontCache table + n = cache->getGlyph(unicode, fontId); + } + + // Revert to normal behaviour if still not found + if (n == 0 && unicode != 0 && unicode != '\n') + { + Unicode::UnicodeChar fallbackChar = flashFont->getFallbackChar(); + n = flashFont->find(fallbackChar); + if (n == 0) + { + n = cache->getGlyph(fallbackChar, fontId); + } + } + + if (n != 0) + { + pixelData = getPixelData(n); + bitsPerPixel = getBitsPerPixel(); + return n; + } + return (const GlyphNode*)0; +} + +int8_t CachedFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + // Kerning is not supported by Font Caching + return 0; +} +} // namespace touchgfx diff --git a/TouchGFX/generated/fonts/src/FontCache.cpp b/TouchGFX/generated/fonts/src/FontCache.cpp new file mode 100644 index 0000000..88da8ea --- /dev/null +++ b/TouchGFX/generated/fonts/src/FontCache.cpp @@ -0,0 +1,425 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include +#include +#include +#include + +namespace touchgfx +{ +FontCache::FontCache() + : memorySize(0), memory(0), top(0), gsubStart(0), reader(0) +{ +} + +void FontCache::clear(bool keepGsubOrContextTable /* = false */) +{ + memset(fontTable, 0, sizeof(fontTable)); + + // Top is beginning of memory, no glyphs are cached yet + top = memory; + + if (!keepGsubOrContextTable) + { + // gsubStart points to end of memory (nothing loaded yet) + gsubStart = memory + memorySize; + + // Round down to 32bit address + gsubStart = (uint8_t*)((uintptr_t)gsubStart & ~(uintptr_t)0x3); + } +} + +void FontCache::setMemory(uint8_t* _memory, uint32_t size) +{ + memory = _memory; + memorySize = size; + + clear(); +} + +void FontCache::setReader(FontDataReader* _reader) +{ + reader = _reader; +} + +const GlyphNode* FontCache::getGlyph(Unicode::UnicodeChar unicode, FontId font) const +{ + GlyphNode* g = (GlyphNode*)fontTable[font].first; + while (g) + { + if (g->unicode == unicode) + { + return g; + } + GlyphNode** next = (GlyphNode**)((uint8_t*)g + SizeGlyphNode); + g = *next; + } + return 0; +} + +void FontCache::open() +{ + if (reader) + { + reader->open(); + } +} + +void FontCache::close() +{ + if (reader) + { + reader->close(); + } +} + +void FontCache::initializeCachedFont(TypedText t, CachedFont* font, bool loadGsubOrContextTable /*= false*/) +{ + // Get font index from typed text + FontId fontId = t.getFontId(); + // Reset to start of file + open(); + setPosition(0); + + assert(sizeof(touchgfx::BinaryFontData) < MAX_BUFFER_SIZE); + readData(buffer, sizeof(touchgfx::BinaryFontData)); + const struct touchgfx::BinaryFontData* binaryFontData = reinterpret_cast(buffer); + + const Font** flashFonts = TypedTextDatabase::getFonts(); + const GeneratedFont* flashFont = static_cast(flashFonts[fontId]); + *font = CachedFont(reinterpret_cast(buffer), fontId, this, flashFont); + + if (loadGsubOrContextTable && (binaryFontData->offsetToGSUB != 0)) + { + setPosition(binaryFontData->offsetToGSUB); + + const uint32_t sizeOfGSUB = (binaryFontData->offsetToArabicTable != 0 ? binaryFontData->offsetToArabicTable : binaryFontData->sizeOfFontData) - binaryFontData->offsetToGSUB; + + if (top + sizeOfGSUB < gsubStart) // Room for this GSUB table + { + uint8_t* const gsubPosition = gsubStart - sizeOfGSUB; + readData(gsubPosition, sizeOfGSUB); + font->setGSUBTable(reinterpret_cast(gsubPosition)); + gsubStart -= sizeOfGSUB; + + // Round down to 32bit address + gsubStart = (uint8_t*)((uintptr_t)gsubStart & ~(uintptr_t)0x3); + } + else + { + font->setGSUBTable(0); + } + } + + if (loadGsubOrContextTable && (binaryFontData->offsetToArabicTable != 0)) + { + setPosition(binaryFontData->offsetToArabicTable); + + const uint32_t sizeTableData = binaryFontData->sizeOfFontData - binaryFontData->offsetToArabicTable; + + if (top + sizeTableData + sizeof(FontContextualFormsTable) < gsubStart) // Room for the ContextualFormsTables + { + // Allocate FontContextualFormsTable first + gsubStart -= sizeof(FontContextualFormsTable); + // Round down to 32bit address + gsubStart = (uint8_t*)((uintptr_t)gsubStart & ~(uintptr_t)0x3); + + FontContextualFormsTable* table = (FontContextualFormsTable*)gsubStart; + font->setContextualFormsTable(table); + gsubStart -= sizeTableData; + readData(gsubStart, sizeTableData); + + // Set pointers in table + const uint16_t* const base = (const uint16_t*)gsubStart; + // First elements in binary font are offsets to arrays in 16bit words + table->contextualForms4Long = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[0]); + table->contextualForms3Long = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[1]); + table->contextualForms2Long = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[2]); + table->contextualForms0621_063a = (FontContextualFormsTable::arrayOf4UnicodesPtr)(base + base[3]); + table->contextualForms0641_064a = (FontContextualFormsTable::arrayOf4UnicodesPtr)(base + base[4]); + table->contextualForms06XX = (FontContextualFormsTable::arrayOf5UnicodesPtr)(base + base[5]); + table->contextualForms4LongSize = base[6]; + table->contextualForms3LongSize = base[7]; + table->contextualForms2LongSize = base[8]; + table->contextualForms06XXSize = base[9]; + } + else + { + font->setContextualFormsTable(0); + } + } + + close(); +} + +bool FontCache::cacheString(TypedText t, const Unicode::UnicodeChar* string) +{ + open(); + if (!createSortedString(string)) + { + close(); + return false; + } + const bool result = cacheSortedString(t); + close(); + return result; +} + +bool FontCache::cacheLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string) +{ + open(); + if (!createSortedLigatures(font, t, string, 0, 0)) + { + close(); + return false; + } + const bool result = cacheSortedString(t); + close(); + return result; +} + +bool FontCache::cacheSortedString(TypedText t) +{ + setPosition(8); // Skip font index and size + uint32_t glyphNodeOffset; + uint32_t dummy; + readData(&glyphNodeOffset, sizeof(uint32_t)); // offsetToTable + readData(&dummy, sizeof(uint32_t)); // offsetToKerning + readData(&glyphDataOffset, sizeof(uint32_t)); // offsetToGlyphs + readData(&dummy, sizeof(uint32_t)); // offsetToGlyphs + readData(&dummy, sizeof(uint32_t)); // offsetToArabicTable + readData(&numGlyphs, sizeof(uint16_t)); // numberOfGlyphs + + FontId fontId = t.getFontId(); // Get font index from typed text + uint32_t bpp = t.getFont()->getBitsPerPixel(); // Get BPP from standard font + + setPosition(glyphNodeOffset); // Go to glyph nodes for font + currentFileGlyphNumber = 0; + currentFileGlyphNode.unicode = 0; // Force reading of first glyph + + const Unicode::UnicodeChar* string = sortedString; + Unicode::UnicodeChar last = 0; + GlyphNode* firstNewGlyph = 0; + bool outOfMemory = false; + while (*string) + { + Unicode::UnicodeChar ch = *string; + if (ch != last) + { + if (!contains(ch, fontId)) + { + insert(ch, fontId, bpp, outOfMemory); + if (outOfMemory) + { + break; + } + if (firstNewGlyph == 0) + { + firstNewGlyph = (GlyphNode*)fontTable[fontId].last; + } + } + } + last = ch; + string++; + } + + cacheData(bpp, firstNewGlyph); + return !outOfMemory; +} + +bool FontCache::contains(Unicode::UnicodeChar unicode, FontId font) const +{ + GlyphNode* g = (GlyphNode*)fontTable[font].first; + while (g) + { + if (g->unicode == unicode) + { + return true; + } + GlyphNode** next = (GlyphNode**)((uint8_t*)g + SizeGlyphNode); + g = *next; + } + return false; +} + +void FontCache::insert(Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory) +{ + // Insert new glyphnode and glyph after last for font. + uint8_t* oldTop = top; + top = copyGlyph(top, unicode, font, bpp, outOfMemory); + + if (top == oldTop) + { + return; + } + + if (fontTable[font].last == 0) + { + // First glyph + fontTable[font].first = oldTop; + fontTable[font].last = oldTop; + } + else + { + // Set next pointer of old last glyph + uint8_t** old_next = (uint8_t**)(fontTable[font].last + SizeGlyphNode); + *old_next = oldTop; + + // Save new glyph as last glyph + fontTable[font].last = oldTop; + } +} + +uint8_t* FontCache::copyGlyph(uint8_t* top, Unicode::UnicodeChar unicode, FontId font, uint32_t bpp, bool& outOfMemory) +{ + while (currentFileGlyphNumber < numGlyphs && currentFileGlyphNode.unicode < unicode) + { + readData(¤tFileGlyphNode, sizeof(GlyphNode)); + currentFileGlyphNumber++; + } + if (currentFileGlyphNode.unicode != unicode) + { + // GlyphNode not found + return top; + } + + // GlyphNode found + uint32_t glyphSize = ((currentFileGlyphNode.width() + 1) & ~1) * currentFileGlyphNode.height() * bpp / 8; + glyphSize = (glyphSize + 3) & ~0x03; + uint32_t requiredMem = SizeGlyphNode + 4 + glyphSize; // GlyphNode + next ptr + glyph + + // Is space available before sortedString + if (top + requiredMem > (uint8_t*)sortedString) + { + outOfMemory = true; + return top; + } + + *(GlyphNode*)top = currentFileGlyphNode; + + // Clear next pointer + uint8_t** next = (uint8_t**)(top + SizeGlyphNode); + *next = 0; + top += requiredMem; + return top; +} + +void FontCache::cacheData(uint32_t bpp, GlyphNode* first) +{ + GlyphNode* gn = first; + while (gn) + { + uint8_t* p = (uint8_t*)gn; + if (gn->dataOffset != 0xFFFFFFFF) + { + p += SizeGlyphNode; + // Next pointer + p += 4; + + // Seek and copy + setPosition(glyphDataOffset + gn->dataOffset); + uint32_t glyphSize = ((gn->width() + 1) & ~1) * gn->height() * bpp / 8; + readData(p, glyphSize); + + // Mark glyphNode as cached + gn->dataOffset = 0xFFFFFFFF; + } + + GlyphNode** next = (GlyphNode**)((uint8_t*)gn + SizeGlyphNode); + gn = *next; + } +} + +bool FontCache::createSortedString(const Unicode::UnicodeChar* string) +{ + int length = Unicode::strlen(string); + // Sorted string is allocated at end of buffer + sortedString = (Unicode::UnicodeChar*)(gsubStart - (length + 1) * 2); + if ((uint8_t*)sortedString < top) + { + // Unable to allocate string buffer in end of memory + return false; + } + int n = 0; + Unicode::UnicodeChar* uc = sortedString; + while (*string) + { + *uc++ = *string++; + n++; + } + *uc = 0; + return sortSortedString(n); +} + +bool FontCache::createSortedLigatures(CachedFont* font, TypedText t, const Unicode::UnicodeChar* string, ...) +{ + va_list pArg; + va_start(pArg, string); + TextProvider tp; + tp.initialize(string, pArg, font->getGSUBTable(), font->getContextualFormsTable()); + va_end(pArg); + Unicode::UnicodeChar ligature; + sortedString = (Unicode::UnicodeChar*)(gsubStart); + if ((uint8_t*)(sortedString - 1) < top) + { + return false; + } + *--sortedString = 0; + int n = 0; + while ((ligature = tp.getNextLigature(t.getTextDirection())) != 0) + { + if ((uint8_t*)(sortedString - 1) < top) + { + return false; + } + *--sortedString = ligature; + n++; + } + return sortSortedString(n); +} + +bool FontCache::sortSortedString(int n) +{ + Unicode::UnicodeChar* uc = sortedString; + for (int i = 0; i < n - 1; i++) + { + bool swapped = false; + for (int j = 0; j < n - i - 1; j++) + { + if (uc[j] > uc[j + 1]) + { + Unicode::UnicodeChar temp = uc[j]; + uc[j] = uc[j + 1]; + uc[j + 1] = temp; + swapped = true; + } + } + + // If no two elements were swapped by inner loop, then break + if (!swapped) + { + break; + } + } + return true; +} + +void FontCache::setPosition(uint32_t position) +{ + if (reader) + { + reader->setPosition(position); + } +} + +void FontCache::readData(void* out, uint32_t numberOfBytes) +{ + if (reader) + { + reader->readData(out, numberOfBytes); + } +} +} // namespace touchgfx diff --git a/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.cpp b/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.cpp new file mode 100644 index 0000000..fd4e8bb --- /dev/null +++ b/TouchGFX/generated/fonts/src/Font_verdana_10_4bpp_0.cpp @@ -0,0 +1,8 @@ +#include + +FONT_GLYPH_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t unicodes_verdana_10_4bpp_0[] FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE = { + // Unicode: [0x003F] + 0xD2, 0xCE, 0x03, 0x21, 0x50, 0x0C, 0x00, 0x30, 0x0C, 0x00, 0xC1, 0x05, 0x00, 0x4D, 0x00, 0x00, + 0x0C, 0x00, 0x00, 0x02, 0x00, 0x00, 0x0F, 0x00 +}; diff --git a/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.cpp b/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.cpp new file mode 100644 index 0000000..f5b46f0 --- /dev/null +++ b/TouchGFX/generated/fonts/src/Font_verdana_20_4bpp_0.cpp @@ -0,0 +1,11 @@ +#include + +FONT_GLYPH_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t unicodes_verdana_20_4bpp_0[] FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE = { + // Unicode: [0x003F] + 0x93, 0xEC, 0xDE, 0x29, 0x00, 0xF7, 0xAD, 0xDA, 0xEF, 0x02, 0x33, 0x00, 0x00, 0xF9, 0x0A, 0x00, + 0x00, 0x00, 0xF3, 0x0C, 0x00, 0x00, 0x00, 0xF5, 0x0A, 0x00, 0x00, 0x10, 0xFD, 0x03, 0x00, 0x00, + 0xD5, 0x6F, 0x00, 0x00, 0xB0, 0xCF, 0x03, 0x00, 0x00, 0xE0, 0x0C, 0x00, 0x00, 0x00, 0xE0, 0x0C, + 0x00, 0x00, 0x00, 0x40, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF0, 0x0E, 0x00, + 0x00, 0x00, 0xF0, 0x0E, 0x00, 0x00 +}; diff --git a/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.cpp b/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.cpp new file mode 100644 index 0000000..aaf591e --- /dev/null +++ b/TouchGFX/generated/fonts/src/Font_verdana_40_4bpp_0.cpp @@ -0,0 +1,24 @@ +#include + +FONT_GLYPH_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t unicodes_verdana_40_4bpp_0[] FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE = { + // Unicode: [0x003F] + 0x00, 0x10, 0x53, 0x77, 0x57, 0x02, 0x00, 0x00, 0x00, 0x83, 0xFC, 0xFF, 0xFF, 0xFF, 0xDF, 0x17, + 0x00, 0x00, 0xFD, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xDF, 0x02, 0x00, 0xFD, 0xFF, 0xFF, 0xEF, 0xFF, + 0xFF, 0xFF, 0x2E, 0x00, 0xFD, 0x9E, 0x15, 0x00, 0x41, 0xFA, 0xFF, 0xBF, 0x00, 0x6B, 0x00, 0x00, + 0x00, 0x00, 0x60, 0xFF, 0xFF, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFB, 0xFF, 0x07, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0xF7, 0xFF, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF6, 0xFF, + 0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF7, 0xFF, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0xFB, 0xFF, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0xFF, 0xEF, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0xC1, 0xFF, 0x7F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0xFC, 0xFF, 0x0C, 0x00, 0x00, 0x00, + 0x00, 0x00, 0xD3, 0xFF, 0xDF, 0x02, 0x00, 0x00, 0x00, 0x00, 0x81, 0xFF, 0xFF, 0x2C, 0x00, 0x00, + 0x00, 0x00, 0x60, 0xFE, 0xFF, 0x9F, 0x00, 0x00, 0x00, 0x00, 0x00, 0xD0, 0xFF, 0xDF, 0x04, 0x00, + 0x00, 0x00, 0x00, 0x00, 0xD0, 0xFF, 0x0B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xD0, 0xFF, 0x09, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xD0, 0xFF, 0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xD0, + 0xFF, 0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xD0, 0xFF, 0x09, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x44, 0x03, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0xF1, 0xFF, 0x0E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF1, 0xFF, + 0x0E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF1, 0xFF, 0x0E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0xF1, 0xFF, 0x0E, 0x00, 0x00, 0x00, 0x00 +}; diff --git a/TouchGFX/generated/fonts/src/GeneratedFont.cpp b/TouchGFX/generated/fonts/src/GeneratedFont.cpp new file mode 100644 index 0000000..dd8653e --- /dev/null +++ b/TouchGFX/generated/fonts/src/GeneratedFont.cpp @@ -0,0 +1,44 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include + +namespace touchgfx +{ +GeneratedFont::GeneratedFont(const GlyphNode* list, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataInternalFlash, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable) + : ConstFont(list, size, height, pixBelowBase, bitsPerPixel, byteAlignRow, maxLeft, maxRight, fallbackChar, ellipsisChar), + glyphData(glyphDataInternalFlash), + kerningData(kerningList), + gsubTable(gsubData), + arabicTable(formsTable) +{ +} + +const uint8_t* GeneratedFont::getPixelData(const GlyphNode* glyph) const +{ + const uint8_t* const* table = (const uint8_t* const*)glyphData; + return &(table[glyph->unicode / 2048][glyph->dataOffset]); +} + +int8_t GeneratedFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + if (!glyph || glyph->kerningTableSize == 0) + { + return 0; + } + + const KerningNode* kerndata = kerningData + glyph->kerningTablePos(); + for (uint16_t i = glyph->kerningTableSize; i > 0; i--, kerndata++) + { + if (prevChar == kerndata->unicodePrevChar) + { + return kerndata->distance; + } + if (prevChar < kerndata->unicodePrevChar) + { + break; + } + } + return 0; +} +} // namespace touchgfx diff --git a/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.cpp b/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.cpp new file mode 100644 index 0000000..3d79aa0 --- /dev/null +++ b/TouchGFX/generated/fonts/src/Kerning_verdana_10_4bpp.cpp @@ -0,0 +1,6 @@ +#include + +FONT_KERNING_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::KerningNode kerning_verdana_10_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE = { + { 0, 0 } +}; diff --git a/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.cpp b/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.cpp new file mode 100644 index 0000000..0556409 --- /dev/null +++ b/TouchGFX/generated/fonts/src/Kerning_verdana_20_4bpp.cpp @@ -0,0 +1,6 @@ +#include + +FONT_KERNING_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::KerningNode kerning_verdana_20_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE = { + { 0, 0 } +}; diff --git a/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.cpp b/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.cpp new file mode 100644 index 0000000..05f7b88 --- /dev/null +++ b/TouchGFX/generated/fonts/src/Kerning_verdana_40_4bpp.cpp @@ -0,0 +1,6 @@ +#include + +FONT_KERNING_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::KerningNode kerning_verdana_40_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE = { + { 0, 0 } +}; diff --git a/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp b/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp new file mode 100644 index 0000000..81fab06 --- /dev/null +++ b/TouchGFX/generated/fonts/src/Table_verdana_10_4bpp.cpp @@ -0,0 +1,27 @@ +// Autogenerated, do not edit + +#include + +FONT_TABLE_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::GlyphNode glyphs_verdana_10_4bpp[] FONT_TABLE_LOCATION_FLASH_ATTRIBUTE = { + { 0, 0x003F, 5, 8, 8, 0, 5, 0, 0, 0x00 } +}; + +// verdana_10_4bpp +FONT_TABLE_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::GlyphNode glyphs_verdana_10_4bpp[] FONT_TABLE_LOCATION_FLASH_ATTRIBUTE; +FONT_GLYPH_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t unicodes_verdana_10_4bpp_0[] FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE; +FONT_SEARCHTABLE_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t* const unicodes_verdana_10_4bpp[] FONT_SEARCHTABLE_LOCATION_FLASH_ATTRIBUTE = { + unicodes_verdana_10_4bpp_0 +}; +FONT_KERNING_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::KerningNode kerning_verdana_10_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE; +touchgfx::GeneratedFont& getFont_verdana_10_4bpp(); + +touchgfx::GeneratedFont& getFont_verdana_10_4bpp() +{ + static touchgfx::GeneratedFont verdana_10_4bpp(glyphs_verdana_10_4bpp, 1, 10, 0, 4, 1, 0, 0, unicodes_verdana_10_4bpp, kerning_verdana_10_4bpp, 63, 0, 0, 0); + return verdana_10_4bpp; +} diff --git a/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp b/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp new file mode 100644 index 0000000..d4c74bf --- /dev/null +++ b/TouchGFX/generated/fonts/src/Table_verdana_20_4bpp.cpp @@ -0,0 +1,27 @@ +// Autogenerated, do not edit + +#include + +FONT_TABLE_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::GlyphNode glyphs_verdana_20_4bpp[] FONT_TABLE_LOCATION_FLASH_ATTRIBUTE = { + { 0, 0x003F, 9, 14, 14, 1, 11, 0, 0, 0x00 } +}; + +// verdana_20_4bpp +FONT_TABLE_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::GlyphNode glyphs_verdana_20_4bpp[] FONT_TABLE_LOCATION_FLASH_ATTRIBUTE; +FONT_GLYPH_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t unicodes_verdana_20_4bpp_0[] FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE; +FONT_SEARCHTABLE_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t* const unicodes_verdana_20_4bpp[] FONT_SEARCHTABLE_LOCATION_FLASH_ATTRIBUTE = { + unicodes_verdana_20_4bpp_0 +}; +FONT_KERNING_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::KerningNode kerning_verdana_20_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE; +touchgfx::GeneratedFont& getFont_verdana_20_4bpp(); + +touchgfx::GeneratedFont& getFont_verdana_20_4bpp() +{ + static touchgfx::GeneratedFont verdana_20_4bpp(glyphs_verdana_20_4bpp, 1, 20, 0, 4, 1, 0, 0, unicodes_verdana_20_4bpp, kerning_verdana_20_4bpp, 63, 0, 0, 0); + return verdana_20_4bpp; +} diff --git a/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp b/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp new file mode 100644 index 0000000..4b1bd6d --- /dev/null +++ b/TouchGFX/generated/fonts/src/Table_verdana_40_4bpp.cpp @@ -0,0 +1,27 @@ +// Autogenerated, do not edit + +#include + +FONT_TABLE_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::GlyphNode glyphs_verdana_40_4bpp[] FONT_TABLE_LOCATION_FLASH_ATTRIBUTE = { + { 0, 0x003F, 17, 31, 31, 3, 22, 0, 0, 0x00 } +}; + +// verdana_40_4bpp +FONT_TABLE_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::GlyphNode glyphs_verdana_40_4bpp[] FONT_TABLE_LOCATION_FLASH_ATTRIBUTE; +FONT_GLYPH_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t unicodes_verdana_40_4bpp_0[] FONT_GLYPH_LOCATION_FLASH_ATTRIBUTE; +FONT_SEARCHTABLE_LOCATION_FLASH_PRAGMA +KEEP extern const uint8_t* const unicodes_verdana_40_4bpp[] FONT_SEARCHTABLE_LOCATION_FLASH_ATTRIBUTE = { + unicodes_verdana_40_4bpp_0 +}; +FONT_KERNING_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::KerningNode kerning_verdana_40_4bpp[] FONT_KERNING_LOCATION_FLASH_ATTRIBUTE; +touchgfx::GeneratedFont& getFont_verdana_40_4bpp(); + +touchgfx::GeneratedFont& getFont_verdana_40_4bpp() +{ + static touchgfx::GeneratedFont verdana_40_4bpp(glyphs_verdana_40_4bpp, 1, 40, 0, 4, 1, 0, 0, unicodes_verdana_40_4bpp, kerning_verdana_40_4bpp, 63, 0, 0, 0); + return verdana_40_4bpp; +} diff --git a/TouchGFX/generated/fonts/src/UnmappedDataFont.cpp b/TouchGFX/generated/fonts/src/UnmappedDataFont.cpp new file mode 100644 index 0000000..f4edd3e --- /dev/null +++ b/TouchGFX/generated/fonts/src/UnmappedDataFont.cpp @@ -0,0 +1,149 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include + +namespace touchgfx +{ +GlyphNode UnmappedDataFont::glyphNodeBuffer; + +UnmappedDataFont::UnmappedDataFont(const GlyphNode* list, const uint16_t* unicodeList, uint16_t size, uint16_t height, uint8_t pixBelowBase, uint8_t bitsPerPixel, uint8_t byteAlignRow, uint8_t maxLeft, uint8_t maxRight, const uint8_t* const* glyphDataList, const KerningNode* kerningList, const Unicode::UnicodeChar fallbackChar, const Unicode::UnicodeChar ellipsisChar, const uint16_t* const gsubData, const FontContextualFormsTable* formsTable) + : Font(height, pixBelowBase, bitsPerPixel, byteAlignRow, maxLeft, maxRight, fallbackChar, ellipsisChar), + glyphList(list), + listSize(size), + unicodes(unicodeList), + glyphDataList(glyphDataList), + kerningData(kerningList), + gsubTable(gsubData), + arabicTable(formsTable) +{ +} + +const GlyphNode* UnmappedDataFont::getGlyph(Unicode::UnicodeChar unicode, const uint8_t*& pixelData, uint8_t& bitsPerPixel) const +{ + int index = lookupUnicode(unicode); + + if (index != -1) + { + // Read glyphNode from unmapped flash + touchgfx::FlashDataReader* const flashReader = ApplicationFontProvider::getFlashReader(); + flashReader->copyData(glyphList + index, &glyphNodeBuffer, sizeof(GlyphNode)); + + pixelData = getPixelData(const_cast(&glyphNodeBuffer)); + bitsPerPixel = getBitsPerPixel(); + return &glyphNodeBuffer; + } + return 0; +} + +const uint8_t* UnmappedDataFont::getPixelData(const GlyphNode* glyph) const +{ + const uint8_t* const* table = (const uint8_t* const*)glyphDataList; + return &(table[glyph->unicode / 2048][glyph->dataOffset]); +} + +int8_t UnmappedDataFont::getKerning(Unicode::UnicodeChar prevChar, const GlyphNode* glyph) const +{ + if (!glyph || glyph->kerningTableSize == 0) + { + return 0; + } + + const KerningNode* kerndata = kerningData + glyph->kerningTablePos(); + for (uint16_t i = glyph->kerningTableSize; i > 0; i--, kerndata++) + { + if (prevChar == kerndata->unicodePrevChar) + { + return kerndata->distance; + } + if (prevChar < kerndata->unicodePrevChar) + { + break; + } + } + return 0; +} + +int UnmappedDataFont::lookupUnicode(uint16_t unicode) const +{ + int32_t min = 0; + int32_t max = listSize - 1; + + int32_t mid = min + (unicode - unicodes[min]); // Linear up from [min].unicode + if (mid < min) + { + // Unicode < unicodes[min] => not found + return -1; + } + if (mid > max) + { + // Linear up ends too high + mid = max - (unicodes[max] - unicode); // Linear down from [max].unicode + if (mid > max) + { + // Unicode > unicodes[max] => not found + return -1; + } + if (mid < min) + { + // Linear down ends too low, take the middle element + mid = (min + max) / 2; + } + } + while (min <= max) + { + if (unicode == unicodes[mid]) + { + // Found at [mid] + return mid; + } + if (unicode < unicodes[mid]) + { + // Unicode is in lower half + max = mid - 1; + if (max < min) + { + // Range is empty => not found + break; + } + // We adjusted max, try linear down from [max].unicode + mid = max - (unicodes[max] - unicode); + if (mid > max) + { + // Unicode > [max].unicode => not found + break; + } + if (mid < min) + { + // Linear down ends too low, take the middle element + mid = (min + max) / 2; + } + } + else + { + // Unicode is in upper half + min = mid + 1; + if (min > max) + { + // Range is empty => not found + break; + } + // We adjusted min, try linear up from [min].unicode + mid = min + (unicode - unicodes[min]); + if (mid < min) + { + // Unicode < [min].unicode => not found + break; + } + if (mid > max) + { + // Linear up ends too high, take the middle element + mid = (min + max) / 2; + } + } + } + return -1; +} +} // namespace touchgfx diff --git a/TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp b/TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp new file mode 100644 index 0000000..bd8bfc2 --- /dev/null +++ b/TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendApplicationBase.hpp @@ -0,0 +1,35 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef FRONTENDAPPLICATIONBASE_HPP +#define FRONTENDAPPLICATIONBASE_HPP + +#include +#include + +class FrontendHeap; + +class FrontendApplicationBase : public touchgfx::MVPApplication +{ +public: + FrontendApplicationBase(Model& m, FrontendHeap& heap); + virtual ~FrontendApplicationBase() { } + + virtual void changeToStartScreen() + { + gotoScreen1ScreenNoTransition(); + } + + // Screen1 + void gotoScreen1ScreenNoTransition(); + +protected: + touchgfx::Callback transitionCallback; + FrontendHeap& frontendHeap; + Model& model; + + // Screen1 + void gotoScreen1ScreenNoTransitionImpl(); +}; + +#endif // FRONTENDAPPLICATIONBASE_HPP diff --git a/TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp b/TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp new file mode 100644 index 0000000..5c953c9 --- /dev/null +++ b/TouchGFX/generated/gui_generated/include/gui_generated/common/FrontendHeapBase.hpp @@ -0,0 +1,87 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef FRONTENDHEAPBASE_HPP +#define FRONTENDHEAPBASE_HPP + +#include +#include +#include + +#include +#include +#include + +#include +#include + + +/** + * This class provides the memory that shall be used for memory allocations + * in the frontend. A single instance of the FrontendHeap is allocated once (in heap + * memory), and all other frontend objects such as views, presenters and data model are + * allocated within the scope of this FrontendHeap. As such, the RAM usage of the entire + * user interface is sizeof(FrontendHeap). + * + * @note The FrontendHeap reserves memory for the most memory-consuming presenter and + * view only. The largest of these classes are determined at compile-time using template + * magic. As such, it is important to add all presenters, views and transitions to the + * type lists in this class. + * + */ +class FrontendHeapBase : public touchgfx::MVPHeap +{ +public: + /** + * A list of all view types. Must end with meta::Nil. + * @note All view types used in the application MUST be added to this list! + */ + typedef touchgfx::meta::TypeList< Screen1View, + touchgfx::meta::Nil + > GeneratedViewTypes; + + /** + * Determine (compile time) the View type of largest size. + */ + typedef touchgfx::meta::select_type_maxsize< GeneratedViewTypes >::type MaxGeneratedViewType; + + /** + * A list of all presenter types. Must end with meta::Nil. + * @note All presenter types used in the application MUST be added to this list! + */ + typedef touchgfx::meta::TypeList< Screen1Presenter, + touchgfx::meta::Nil + > GeneratedPresenterTypes; + + /** + * Determine (compile time) the Presenter type of largest size. + */ + typedef touchgfx::meta::select_type_maxsize< GeneratedPresenterTypes >::type MaxGeneratedPresenterType; + + /** + * A list of all transition types. Must end with meta::Nil. + * @note All transition types used in the application MUST be added to this list! + */ + typedef touchgfx::meta::TypeList< touchgfx::NoTransition, + touchgfx::meta::Nil + > GeneratedTransitionTypes; + + /** + * Determine (compile time) the Transition type of largest size. + */ + typedef touchgfx::meta::select_type_maxsize< GeneratedTransitionTypes >::type MaxGeneratedTransitionType; + + virtual void gotoStartScreen(FrontendApplication& app) + { + app.gotoScreen1ScreenNoTransition(); + } +protected: + FrontendHeapBase(touchgfx::AbstractPartition& presenters, touchgfx::AbstractPartition& views, touchgfx::AbstractPartition& transitions, FrontendApplication& app) + : MVPHeap(presenters, views, transitions, app) + { + + } + +}; + +#endif // FRONTENDHEAPBASE_HPP diff --git a/TouchGFX/generated/gui_generated/include/gui_generated/common/SimConstants.hpp b/TouchGFX/generated/gui_generated/include/gui_generated/common/SimConstants.hpp new file mode 100644 index 0000000..d3ca0ef --- /dev/null +++ b/TouchGFX/generated/gui_generated/include/gui_generated/common/SimConstants.hpp @@ -0,0 +1,11 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef SIMCONSTANTS_HPP +#define SIMCONSTANTS_HPP + +static unsigned short SIM_WIDTH = 480; +static unsigned short SIM_HEIGHT = 272; +#define SIM_TITLE "MyApplication" + +#endif // SIMCONSTANTS_HPP diff --git a/TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp b/TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp new file mode 100644 index 0000000..6b44da2 --- /dev/null +++ b/TouchGFX/generated/gui_generated/include/gui_generated/screen1_screen/Screen1ViewBase.hpp @@ -0,0 +1,42 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef SCREEN1VIEWBASE_HPP +#define SCREEN1VIEWBASE_HPP + +#include +#include +#include +#include +#include +#include + +class Screen1ViewBase : public touchgfx::View +{ +public: + Screen1ViewBase(); + virtual ~Screen1ViewBase() {} + virtual void setupScreen(); + +protected: + FrontendApplication& application() { + return *static_cast(touchgfx::Application::getInstance()); + } + + /* + * Member Declarations + */ + touchgfx::Box __background; + touchgfx::Shape<4> shape1; + touchgfx::PainterRGB888 shape1Painter; + +private: + + /* + * Canvas Buffer Size + */ + static const uint16_t CANVAS_BUFFER_SIZE = 7200; + uint8_t canvasBuffer[CANVAS_BUFFER_SIZE]; +}; + +#endif // SCREEN1VIEWBASE_HPP diff --git a/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp b/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp new file mode 100644 index 0000000..9ed5415 --- /dev/null +++ b/TouchGFX/generated/gui_generated/src/common/FrontendApplicationBase.cpp @@ -0,0 +1,42 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +using namespace touchgfx; + +FrontendApplicationBase::FrontendApplicationBase(Model& m, FrontendHeap& heap) + : touchgfx::MVPApplication(), + transitionCallback(), + frontendHeap(heap), + model(m) +{ + touchgfx::HAL::getInstance()->setDisplayOrientation(touchgfx::ORIENTATION_LANDSCAPE); + reinterpret_cast(touchgfx::HAL::lcd()).enableTextureMapperAll(); +} + +/* + * Screen Transition Declarations + */ + +// Screen1 + +void FrontendApplicationBase::gotoScreen1ScreenNoTransition() +{ + transitionCallback = touchgfx::Callback(this, &FrontendApplication::gotoScreen1ScreenNoTransitionImpl); + pendingScreenTransitionCallback = &transitionCallback; +} + +void FrontendApplicationBase::gotoScreen1ScreenNoTransitionImpl() +{ + touchgfx::makeTransition(¤tScreen, ¤tPresenter, frontendHeap, ¤tTransition, &model); +} diff --git a/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp b/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp new file mode 100644 index 0000000..0fcb838 --- /dev/null +++ b/TouchGFX/generated/gui_generated/src/screen1_screen/Screen1ViewBase.cpp @@ -0,0 +1,33 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#include +#include +#include + + +Screen1ViewBase::Screen1ViewBase() +{ + + touchgfx::CanvasWidgetRenderer::setupBuffer(canvasBuffer, CANVAS_BUFFER_SIZE); + + __background.setPosition(0, 0, 480, 272); + __background.setColor(touchgfx::Color::getColorFromRGB(0, 0, 0)); + + shape1.setPosition(0, 0, 80, 80); + shape1.setOrigin(0.000f, 0.000f); + shape1.setScale(1.000f, 1.000f); + shape1.setAngle(0.000f); + shape1Painter.setColor(touchgfx::Color::getColorFromRGB(255, 255, 255)); + shape1.setPainter(shape1Painter); + const touchgfx::AbstractShape::ShapePoint shape1Points[4] = { { 40.000f, 0.000f }, { 80.000f, 40.000f }, { 40.000f, 80.000f }, { 0.000f, 40.000f } }; + shape1.setShape(shape1Points); + + add(__background); + add(shape1); +} + +void Screen1ViewBase::setupScreen() +{ + +} diff --git a/TouchGFX/generated/images/include/BitmapDatabase.hpp b/TouchGFX/generated/images/include/BitmapDatabase.hpp new file mode 100644 index 0000000..f97dd72 --- /dev/null +++ b/TouchGFX/generated/images/include/BitmapDatabase.hpp @@ -0,0 +1,16 @@ +// Generated by imageconverter. Please, do not edit! + +#ifndef TOUCHGFX_BITMAPDATABASE_HPP +#define TOUCHGFX_BITMAPDATABASE_HPP + +#include +#include + + +namespace BitmapDatabase +{ +const touchgfx::Bitmap::BitmapData* getInstance(); +uint16_t getInstanceSize(); +} // namespace BitmapDatabase + +#endif // TOUCHGFX_BITMAPDATABASE_HPP diff --git a/TouchGFX/generated/images/src/BitmapDatabase.cpp b/TouchGFX/generated/images/src/BitmapDatabase.cpp new file mode 100644 index 0000000..0cfb87f --- /dev/null +++ b/TouchGFX/generated/images/src/BitmapDatabase.cpp @@ -0,0 +1,23 @@ +// 4.19.0 0x00000000 +// Generated by imageconverter. Please, do not edit! + +#include +#include + + +const touchgfx::Bitmap::BitmapData bitmap_database[] = { + { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } +}; + +namespace BitmapDatabase +{ +const touchgfx::Bitmap::BitmapData* getInstance() +{ + return bitmap_database; +} + +uint16_t getInstanceSize() +{ + return (uint16_t)(sizeof(bitmap_database) / sizeof(touchgfx::Bitmap::BitmapData)); +} +} // namespace BitmapDatabase diff --git a/TouchGFX/generated/simulator/gcc/Makefile b/TouchGFX/generated/simulator/gcc/Makefile new file mode 100644 index 0000000..4ab086f --- /dev/null +++ b/TouchGFX/generated/simulator/gcc/Makefile @@ -0,0 +1,242 @@ +# Get identification of this system +ifeq ($(OS),Windows_NT) +UNAME := MINGW32_NT-6.2 +else +UNAME := $(shell uname -s) +endif + +board_name := $(UNAME) + +.PHONY: all clean assets + +# Directories containing application-specific source and header files. +# Additional components can be added to this list. make will look for +# source files recursively in comp_name/src and setup an include directive +# for comp_name/include. +components := gui simulator generated/gui_generated generated/simulator + +# Location of folder containing bmp/png files. +asset_images_input := assets/images + +# Location of folder to search for ttf font files +asset_fonts_input := assets/fonts + +# Location of folder where the texts.xml is placed +asset_texts_input := assets/texts + +# Location of folder where video files are places +asset_videos_input := assets/videos + +build_root_path := build +object_output_path := $(build_root_path)/$(board_name) +binary_output_path := $(build_root_path)/bin + +# Location of output folders where autogenerated code from assets is placed +asset_root_path := generated +asset_images_output := $(asset_root_path)/images +asset_fonts_output := $(asset_root_path)/fonts +asset_texts_output := $(asset_root_path)/texts +asset_videos_output := $(asset_root_path)/videos + +#include application specific configuration +include config/gcc/app.mk + +### END OF USER SECTION. THE FOLLOWING SHOULD NOT BE MODIFIED ### + +ifeq ($(UNAME), Linux) +library_path := $(touchgfx_path)/3rdparty/libjpeg/lib/linux $(touchgfx_path)/lib/linux $(ADDITIONAL_LIBRARY_PATHS) +libraries := touchgfx SDL2 SDL2_image jpeg rt m pthread dl $(ADDITIONAL_LIBRARIES) +libstart := -Wl,--start-group +libend := -Wl,--end-group +libextra := +library_includes += $(touchgfx_path)/3rdparty/libjpeg/include +linker_options_local := -Xlinker -rpath -Xlinker $(touchgfx_path)/3rdparty/libjpeg/lib/linux +resource_file := +imageconvert_executable := $(touchgfx_path)/framework/tools/imageconvert/build/linux/imageconvert.out +fontconvert_executable := $(touchgfx_path)/framework/tools/fontconvert/build/linux/fontconvert.out +simulator_executable := simulator.out +linker_options += -static-libgcc -Xlinker --no-as-needed +else +sdl_library_path := $(touchgfx_path)/lib/sdl2/win32 +jpeg_library_path := $(touchgfx_path)/3rdparty/libjpeg/lib/win32 +library_path := $(sdl_library_path) $(jpeg_library_path) $(touchgfx_path)/lib/win/mingw32 $(ADDITIONAL_LIBRARY_PATHS) +libraries := touchgfx SDL2 SDL2_image jpeg-8 m pthread mingw32 $(ADDITIONAL_LIBRARIES) +libstart := -Wl,--start-group +libend := -Wl,--end-group +libextra := -Wl,--subsystem,windows +library_includes += $(touchgfx_path)/framework/include/platform/hal/simulator/sdl2/vendor $(touchgfx_path)/3rdparty/libjpeg/include +resource_file := generated/simulator/touchgfx.res +imageconvert_executable := $(touchgfx_path)/framework/tools/imageconvert/build/win/imageconvert.out +fontconvert_executable := $(touchgfx_path)/framework/tools/fontconvert/build/win/fontconvert.out +simulator_executable := simulator.exe +$(resource_file): $(resource_file:%.res=%.rc) $(resource_file:%.res=%.ico) + @echo Creating Windows resource file with program icon + @windres $(resource_file:%.res=%.rc) -O coff -o $@ +linker_options += -static-libgcc -static-libstdc++ +endif + +c_compiler := g++ +c_compiler_options += -DSIMULATOR='' -g +cpp_compiler := g++ +cpp_compiler_options += -g -DSIMULATOR='' -DENABLE_LOG +linker := g++ + +WARN = error all extra write-strings init-self cast-qual \ + pointer-arith strict-aliasing format=2 uninitialized \ + missing-declarations no-long-long no-unused-parameter \ + no-variadic-macros no-format-extra-args \ + no-conversion no-overloaded-virtual +CXXWARN = non-virtual-dtor ctor-dtor-privacy + +c_compiler_options_local += -pedantic $(addprefix -W,$(WARN)) +cpp_compiler_options_local += -pedantic $(addprefix -W,$(WARN) $(CXXWARN)) + +#include everything + specific vendor folders +framework_includes := $(touchgfx_path)/framework/include + +#only take in the source we want to build for this sim +framework_files := $(touchgfx_path)/framework/source/platform/driver/touch/SDL2TouchController.cpp +framework_source := $(touchgfx_path)/framework/source/platform/hal/simulator/sdl2 + +#this needs to change when assset include folder changes. +all_components := $(components) \ + $(asset_fonts_output) \ + $(asset_images_output) \ + $(asset_texts_output) \ + $(asset_videos_output) + +#keep framework include and source out of this +include_paths := $(library_includes) $(foreach comp, $(all_components), $(comp)/include) $(framework_includes) $(ADDITIONAL_INCLUDE_PATHS) +source_paths = $(foreach comp, $(all_components), $(comp)/src) $(framework_source) simulator + +# Finds files that matches the specified pattern. The directory list +# is searched recursively. It is safe to invoke this function with an +# empty list of directories. +# +# Param $(1): List of directories to search +# Param $(2): The file pattern to search for +define find + $(foreach dir,$(1),$(foreach d,$(wildcard $(dir)/*),\ + $(call find,$(d),$(2))) $(wildcard $(dir)/$(strip $(2)))) +endef +unexport find + +fontconvert_ttf_lower_files := $(call find, $(asset_fonts_input), *.ttf) +fontconvert_ttf_upper_files := $(call find, $(asset_fonts_input), *.TTF) +fontconvert_otf_lower_files := $(call find, $(asset_fonts_input), *.otf) +fontconvert_otf_upper_files := $(call find, $(asset_fonts_input), *.OTF) +fontconvert_bdf_lower_files := $(call find, $(asset_fonts_input), *.bdf) +fontconvert_bdf_upper_files := $(call find, $(asset_fonts_input), *.BDF) +fontconvert_font_files := $(fontconvert_ttf_lower_files) \ + $(fontconvert_ttf_upper_files) \ + $(fontconvert_otf_lower_files) \ + $(fontconvert_otf_upper_files) \ + $(fontconvert_bdf_lower_files) \ + $(fontconvert_bdf_upper_files) + +source_files := $(call find, $(source_paths),*.cpp) $(framework_files) $(ADDITIONAL_SOURCES) +c_source_files := $(call find, $(source_paths),*.c) + +object_files := $(source_files:$(touchgfx_path)/%.cpp=$(object_output_path)/touchgfx/%.o) $(c_source_files:$(touchgfx_path)/%.c=$(object_output_path)/touchgfx/%.o) +object_files := $(object_files:%.cpp=$(object_output_path)/%.o) +object_files := $(object_files:%.c=$(object_output_path)/%.o) +dependency_files := $(object_files:%.o=%.d) + +textconvert_script_path := $(touchgfx_path)/framework/tools/textconvert +videoconvert_script_path := $(touchgfx_path)/framework/tools/videoconvert + +text_database := $(asset_texts_input)/texts.xml + +.PHONY: all clean assets generate_assets build_executable + +all: generate_assets + +generate_assets: assets + @$(MAKE) -f generated/simulator/gcc/Makefile -r -s $(MFLAGS) build_executable + +build_executable: $(binary_output_path)/$(simulator_executable) post_build + +$(binary_output_path)/$(simulator_executable): $(object_files) $(resource_file) + @echo Linking $(@) + @mkdir -p $(@D) + @mkdir -p $(object_output_path) + @$(file >$(build_root_path)/objects.tmp) $(foreach F,$(object_files),$(file >>$(build_root_path)/objects.tmp,$F)) + @$(linker) \ + $(linker_options) $(linker_options_local) \ + $(patsubst %,-L%,$(library_path)) \ + @$(build_root_path)/objects.tmp -o $@ $(resource_file) \ + $(libstart) $(patsubst %,-l%,$(libraries)) $(libend) $(libextra) + @rm -f $(build_root_path)/objects.tmp + # Remove old images + @rm -f $(binary_output_path)/*.bin + @if ls $(asset_videos_output)/bin/*.bin >/dev/null 2>&1; then cp $(asset_videos_output)/bin/*.bin $(binary_output_path); fi +ifneq ($(UNAME), Linux) + @if [ ! -f $(binary_output_path)/SDL2.dll ]; then cp $(sdl_library_path)/SDL2.dll $(binary_output_path); fi + @if [ ! -f $(binary_output_path)/SDL2_image.dll ]; then cp $(sdl_library_path)/SDL2_image.dll $(binary_output_path); fi + @if [ ! -f $(binary_output_path)/libpng16-16.dll ]; then cp $(sdl_library_path)/libpng16-16.dll $(binary_output_path); fi + @if [ ! -f $(binary_output_path)/zlib1.dll ]; then cp $(sdl_library_path)/zlib1.dll $(binary_output_path); fi + @if [ ! -f $(binary_output_path)/libjpeg-8.dll ]; then cp $(jpeg_library_path)/libjpeg-8.dll $(binary_output_path); fi +endif + +.PHONY: post_build +post_build: + @mkdir -p $(binary_output_path) + @if [ -f simulator/landscape.png ]; then cp simulator/landscape.png $(binary_output_path); else rm -f $(binary_output_path)/landscape.png; fi + @if [ -f simulator/portrait.png ]; then cp simulator/portrait.png $(binary_output_path); else rm -f $(binary_output_path)/portrait.png; fi + +$(object_output_path)/touchgfx/%.o: $(touchgfx_path)/%.cpp config/gcc/app.mk + @echo Compiling $< + @mkdir -p $(@D) + @$(cpp_compiler) \ + -MMD -MP $(cpp_compiler_options) $(cpp_compiler_options_local) $(user_cflags) \ + $(patsubst %,-I%,$(include_paths)) \ + -c $< -o $@ + +$(object_output_path)/%.o: %.cpp config/gcc/app.mk + @echo Compiling $< + @mkdir -p $(@D) + @$(cpp_compiler) \ + -MMD -MP $(cpp_compiler_options) $(cpp_compiler_options_local) $(user_cflags) \ + $(patsubst %,-I%,$(include_paths)) \ + -c $< -o $@ + +$(object_output_path)/%.o: %.c config/gcc/app.mk + @echo Compiling $< + @mkdir -p $(@D) + @$(c_compiler) \ + -MMD -MP $(c_compiler_options) $(c_compiler_options_local) $(user_cflags) \ + $(patsubst %,-I%,$(include_paths)) \ + -c $< -o $@ + +ifeq ($(MAKECMDGOALS),build_executable) +$(firstword $(dependency_files)): config/gcc/app.mk + @rm -rf $(object_output_path) +-include $(dependency_files) +endif + +assets: images texts videos + +.PHONY: images +images: + @$(imageconvert_executable) -r $(asset_images_input) -w $(asset_images_output) + +.PHONY: texts +texts: + @ruby $(textconvert_script_path)/main.rb $(text_database) $(fontconvert_executable) $(asset_fonts_output) $(asset_texts_output) $(asset_fonts_input) . + +.PHONY: videos +videos: + @ruby $(videoconvert_script_path)/videoconvert.rb $(asset_videos_input) $(asset_videos_output) + +clean: + @echo Cleaning + @rm -rf $(build_root_path) + # Do not remove gui_generated + @rm -rf $(asset_images_output) + @rm -rf $(asset_fonts_output) + @rm -rf $(asset_texts_output) + @rm -rf $(asset_videos_output) + # Create directory to avoid error if it does not exist + @mkdir -p $(asset_root_path) + # Remove assets folder if it is empty (i.e. no gui_generated folder) + @rmdir --ignore-fail-on-non-empty $(asset_root_path) diff --git a/TouchGFX/generated/simulator/include/simulator/mainBase.hpp b/TouchGFX/generated/simulator/include/simulator/mainBase.hpp new file mode 100644 index 0000000..bf27e23 --- /dev/null +++ b/TouchGFX/generated/simulator/include/simulator/mainBase.hpp @@ -0,0 +1,9 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#include +#include + +void setupSimulator(int argc, char** argv, touchgfx::HAL& hal); + +touchgfx::LCD& setupLCD(); diff --git a/TouchGFX/generated/simulator/include/simulator/video/DirectFrameBufferVideoController.hpp b/TouchGFX/generated/simulator/include/simulator/video/DirectFrameBufferVideoController.hpp new file mode 100644 index 0000000..13079b2 --- /dev/null +++ b/TouchGFX/generated/simulator/include/simulator/video/DirectFrameBufferVideoController.hpp @@ -0,0 +1,340 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef TOUCHGFX_DIRECTFRAMEBUFFERVIDEOCONTROLLER_HPP +#define TOUCHGFX_DIRECTFRAMEBUFFERVIDEOCONTROLLER_HPP + +#include +#include +#include + +/** + * Strategy: + * Decode directly into the framebuffer in draw. + * Tick will decide if we are going to a new frame. + */ +template +class DirectFrameBufferVideoController : public touchgfx::VideoController +{ +public: + DirectFrameBufferVideoController() + : VideoController(), allowSkipFrames(true) + { + assert((no_streams > 0) && "Video: Number of streams zero!"); + + // Clear arrays + memset(mjpegDecoders, 0, sizeof(mjpegDecoders)); + } + + Handle registerVideoWidget(touchgfx::VideoWidget& widget) + { + // Find stream handle for Widget + Handle handle = getFreeHandle(); + + streams[handle].isActive = true; + + //Set Widget buffer format and address + widget.setVideoBufferFormat(output_format, 0, 0); + widget.setVideoBuffer((uint8_t*)0); + + return handle; + } + + void unregisterVideoWidget(const Handle handle) + { + streams[handle].isActive = false; + } + + void setFrameRate(const Handle handle, uint32_t ui_frames, uint32_t video_frames) + { + assert(handle < no_streams); + Stream& stream = streams[handle]; + + // Reset counters + stream.frameCount = 0; + stream.tickCount = 0; + + // Save requested frame rate ratio + stream.frame_rate_ticks = ui_frames; + stream.frame_rate_video = video_frames; + } + + void setVideoData(const Handle handle, const uint8_t* movie, const uint32_t length) + { + assert(handle < no_streams); + + // Reset decoder to first frame + mjpegDecoders[handle]->setVideoData(movie, length); + + // Lower flag to show the first frame + Stream& stream = streams[handle]; + stream.frameNumber = mjpegDecoders[handle]->getCurrentFrameNumber(); + stream.doDecodeNextFrame = false; + + // Stop playing + setCommand(handle, PAUSE, 0); + } + + void setVideoData(const Handle handle, touchgfx::VideoDataReader& reader) + { + assert(handle < no_streams); + + // Reset decoder to first frame + mjpegDecoders[handle]->setVideoData(reader); + + // Lower flag to show the first frame + Stream& stream = streams[handle]; + stream.frameNumber = mjpegDecoders[handle]->getCurrentFrameNumber(); + stream.doDecodeNextFrame = false; + + // Stop playing + setCommand(handle, PAUSE, 0); + } + + void setCommand(const Handle handle, Command cmd, uint32_t param) + { + assert(handle < no_streams); + Stream& stream = streams[handle]; + + switch (cmd) + { + case PLAY: + // Cannot Play without movie + if (mjpegDecoders[handle]->hasVideo()) + { + stream.isPlaying = true; + stream.isShowingOneFrame = false; + // Reset counters + stream.frameCount = 0; + stream.tickCount = 0; + // If non-repeating video stopped at the end, kick to next frame + if (!stream.repeat) + { + MJPEGDecoder* const decoder = mjpegDecoders[handle]; + if (decoder->getCurrentFrameNumber() == decoder->getNumberOfFrames()) + { + decoder->gotoNextFrame(); + } + } + } + break; + case PAUSE: + stream.isPlaying = false; + stream.isShowingOneFrame = false; + break; + case SEEK: + stream.seek_to_frame = param; + // Reset counters + stream.frameCount = 0; + stream.tickCount = 0; + break; + case SHOW: + stream.seek_to_frame = param; + stream.isShowingOneFrame = true; + stream.doDecodeNextFrame = true; + // Reset counters + stream.frameCount = 0; + stream.tickCount = 0; + break; + case STOP: + stream.isPlaying = false; + stream.isShowingOneFrame = false; + stream.seek_to_frame = 1; + // Reset counters + stream.frameCount = 0; + stream.tickCount = 0; + break; + case SET_REPEAT: + stream.repeat = (param > 0); + break; + } + } + + bool updateFrame(const Handle handle, touchgfx::VideoWidget& widget) + { + assert(handle < no_streams); + Stream& stream = streams[handle]; + + bool hasMoreFrames = true; + + if (stream.isPlaying || stream.isShowingOneFrame) + { + // Increase tickCount + stream.tickCount+=HAL::getInstance()->getLCDRefreshCount(); + + // Lower flag + stream.isShowingOneFrame = false; + + if (stream.doDecodeNextFrame) + { + MJPEGDecoder* const decoder = mjpegDecoders[handle]; + // Invalidate to get widget redrawn + widget.invalidate(); + // Seek or increment video frame + if (stream.seek_to_frame > 0) + { + decoder->gotoFrame(stream.seek_to_frame); + hasMoreFrames = (stream.seek_to_frame < decoder->getNumberOfFrames()); + stream.seek_to_frame = 0; + } + else + { + if (stream.skip_frames > 0) + { + decoder->gotoFrame(decoder->getCurrentFrameNumber() + stream.skip_frames); + stream.frameCount += stream.skip_frames; + stream.skip_frames = 0; + } + if (stream.repeat) + { + hasMoreFrames = decoder->gotoNextFrame(); + } + else + { + if (decoder->getCurrentFrameNumber() < decoder->getNumberOfFrames()) + { + hasMoreFrames = decoder->gotoNextFrame(); + } + else + { + stream.isPlaying = false; + hasMoreFrames = false; + } + } + } + + stream.frameNumber = decoder->getCurrentFrameNumber(); + stream.frameCount++; + } + + // Save decode status for next frame + stream.doDecodeNextFrame = decodeForNextTick(stream); + } + + return hasMoreFrames; + } + + void draw(const Handle handle, const touchgfx::Rect& invalidatedArea, const touchgfx::VideoWidget& widget) + { + assert(handle < no_streams); + + if (output_format != Bitmap::RGB565 && output_format != Bitmap::RGB888) + { + return; + } + + if (mjpegDecoders[handle]->hasVideo()) + { + uint8_t* wbuf = (uint8_t*)touchgfx::HAL::getInstance()->lockFrameBuffer(); + const touchgfx::Rect& absolute = widget.getAbsoluteRect(); + + // Get frame buffer pointer to upper left of widget in framebuffer coordinates + wbuf += (absolute.x + absolute.y * touchgfx::HAL::FRAME_BUFFER_WIDTH) * ((output_format == Bitmap::RGB565) ? 2 : 3); + // Decode relevant part of the frame to the framebuffer + mjpegDecoders[handle]->decodeFrame(invalidatedArea, wbuf, touchgfx::HAL::FRAME_BUFFER_WIDTH); + // Release frame buffer + touchgfx::HAL::getInstance()->unlockFrameBuffer(); + } + } + + void addDecoder(MJPEGDecoder& decoder, uint32_t index) + { + assert(index < no_streams); + mjpegDecoders[index] = &decoder; + } + + uint32_t getCurrentFrameNumber(const Handle handle) + { + assert(handle < no_streams); + Stream& stream = streams[handle]; + + return stream.frameNumber; + } + + void getVideoInformation(const Handle handle, touchgfx::VideoInformation* data) + { + assert(handle < no_streams); + mjpegDecoders[handle]->getVideoInfo(data); + } + + bool getIsPlaying(const Handle handle) + { + assert(handle < no_streams); + Stream& stream = streams[handle]; + return stream.isPlaying; + } + + void setFrameRateCompensation(const bool allow) + { + allowSkipFrames = allow; + } + +private: + class Stream + { + public: + Stream() + : frameCount(0), frameNumber(0), tickCount(0), + frame_rate_video(0), frame_rate_ticks(0), + seek_to_frame(0), + isActive(false), isPlaying(false), isShowingOneFrame(false), repeat(true), + doDecodeNextFrame(false) + { + } + uint32_t frameCount; // Video frames decoded since play + uint32_t frameNumber; // Video frame showed number + uint32_t tickCount; // UI frames since play + uint32_t frame_rate_video; // Ratio of frames wanted counter + uint32_t frame_rate_ticks; // Ratio of frames wanted divider + uint32_t seek_to_frame; // Requested next frame number + uint32_t skip_frames; // Number of frames to skip to keep frame rate + bool isActive; + bool isPlaying; + bool isShowingOneFrame; + bool repeat; + bool doDecodeNextFrame; // High if we should go to next frame in next tick + }; + + MJPEGDecoder* mjpegDecoders[no_streams]; + Stream streams[no_streams]; + bool allowSkipFrames; + + /** + * Return true, if new video frame should be decoded for the next tick (keep video decode framerate low) + */ + bool decodeForNextTick(Stream& stream) + { + // Running in UI thread + + // Compare tickCount/frameNumber to frame_rate_ticks/frame_rate_video + if ((stream.tickCount * stream.frame_rate_video) > (stream.frame_rate_ticks * stream.frameCount)) + { + if (allowSkipFrames) + { + stream.skip_frames = (stream.tickCount * stream.frame_rate_video - stream.frame_rate_ticks * stream.frameCount) / stream.frame_rate_ticks; + if (stream.skip_frames > 0) + { + stream.skip_frames--; + } + } + return true; + } + return false; + } + + Handle getFreeHandle() + { + for (uint32_t i = 0; i < no_streams; i++) + { + if (streams[i].isActive == false) + { + return static_cast(i); + } + } + + assert(0 && "Unable to find free video stream handle!"); + return static_cast(0); + } +}; + +#endif // TOUCHGFX_DIRECTFRAMEBUFFERVIDEOCONTROLLER_HPP \ No newline at end of file diff --git a/TouchGFX/generated/simulator/include/simulator/video/MJPEGDecoder.hpp b/TouchGFX/generated/simulator/include/simulator/video/MJPEGDecoder.hpp new file mode 100644 index 0000000..e367f7d --- /dev/null +++ b/TouchGFX/generated/simulator/include/simulator/video/MJPEGDecoder.hpp @@ -0,0 +1,75 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef TOUCHGFX_MJPEGDECODER_HPP +#define TOUCHGFX_MJPEGDECODER_HPP + +#include +#include + +class MJPEGDecoder +{ +public: + virtual ~MJPEGDecoder() + { + } + + //Set video data for the decoder + virtual void setVideoData(const uint8_t* movie, const uint32_t length) = 0; + + //Set video data for the decoder + virtual void setVideoData(touchgfx::VideoDataReader& reader) = 0; + + /** + * Check if MJPEGDecoder has a video. + * + * @return Returns true if the MJPEGDecoder has a video. + */ + virtual bool hasVideo() = 0; + + //Increment position to next frame and decode and convert to RGB + virtual bool decodeNextFrame(uint8_t* buffer, uint16_t width, uint16_t height, uint32_t stride) = 0; + + //Increment position to next frame and decode. Used with decodeFrame. + virtual bool gotoNextFrame() = 0; + + //Decode part of the current frame, framebuffer is locked, area is drawn relative to frameBuffer + virtual bool decodeFrame(const touchgfx::Rect& area, uint8_t* frameBuffer, uint32_t framebufferStride) = 0; + + //Decode thumbnail, assumes buffer stride is width + virtual bool decodeThumbnail(uint32_t frameno, uint8_t* buffer, uint16_t width, uint16_t height) = 0; + + //Set current frame number + virtual void gotoFrame(uint32_t frameno) = 0; + + //Get current frame number + virtual uint32_t getCurrentFrameNumber() const = 0; + + //Get number of frames in video + virtual uint32_t getNumberOfFrames() = 0; + + //Read video information + virtual void getVideoInfo(touchgfx::VideoInformation* data) = 0; + + enum AVIErrors + { + AVI_NO_ERROR, + AVI_NO_BUFFERS, + AVI_NO_FILE, + AVI_ERROR_NOT_RIFF, + AVI_ERROR_AVI_HEADER_NOT_FOUND, + AVI_ERROR_AVI_LIST_NOT_FOUND, + AVI_ERROR_AVI_HDRL_NOT_FOUND, + AVI_ERROR_AVI_AVIH_NOT_FOUND, + AVI_ERROR_AVI_HEADER_TO_SHORT, //not full header provided + AVI_ERROR_FILE_BUFFER_TO_SMALL, + AVI_ERROR_MOVI_NOT_FOUND, + AVI_ERROR_IDX1_NOT_FOUND, + AVI_ERROR_FRAMENO_TO_HIGH, + AVI_ERROR_EOF_REACHED + }; + + AVIErrors virtual getLastError() = 0; +}; + +#endif // TOUCHGFX_MJPEGDECODER_HPP diff --git a/TouchGFX/generated/simulator/include/simulator/video/SoftwareMJPEGDecoder.hpp b/TouchGFX/generated/simulator/include/simulator/video/SoftwareMJPEGDecoder.hpp new file mode 100644 index 0000000..d18831d --- /dev/null +++ b/TouchGFX/generated/simulator/include/simulator/video/SoftwareMJPEGDecoder.hpp @@ -0,0 +1,73 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#ifndef TOUCHGFX_SOFTWAREMJPEGDECODER_HPP +#define TOUCHGFX_SOFTWAREMJPEGDECODER_HPP + +#include + +class SoftwareMJPEGDecoder : public MJPEGDecoder +{ +public: + SoftwareMJPEGDecoder(uint8_t* linebuffer); + + virtual void setVideoData(const uint8_t* movie, const uint32_t length); + + virtual void setVideoData(touchgfx::VideoDataReader& reader); + + virtual bool hasVideo(); + + virtual bool decodeNextFrame(uint8_t* frameBuffer, uint16_t width, uint16_t height, uint32_t framebuffer_width); + + virtual bool gotoNextFrame(); + + virtual bool decodeFrame(const touchgfx::Rect& area, uint8_t* frameBuffer, uint32_t framebuffer_width); + + virtual bool decodeThumbnail(uint32_t frameno, uint8_t* buffer, uint16_t width, uint16_t height); + + virtual void gotoFrame(uint32_t frameno); + + virtual uint32_t getCurrentFrameNumber() const + { + return frameNumber; + } + + virtual uint32_t getNumberOfFrames(); + + virtual void getVideoInfo(touchgfx::VideoInformation* data); + + void setAVIFileBuffer(uint8_t* buffer, uint32_t size) + { + aviBuffer = buffer, aviBufferLength = size; + } + + AVIErrors getLastError() + { + return lastError; + } + +private: + void readVideoHeader(); + void decodeMJPEGFrame(const uint8_t* const mjpgdata, const uint32_t length, uint8_t* buffer, uint16_t width, uint16_t height, uint32_t stride); + int compare(const uint32_t offset, const char* str, uint32_t num); + uint32_t getU32(const uint32_t offset); + uint32_t getU16(const uint32_t offset); + const uint8_t* readData(uint32_t offset, uint32_t length); + + touchgfx::VideoInformation videoInfo; + uint32_t frameNumber; + uint32_t currentMovieOffset; + uint32_t indexOffset; + uint32_t firstFrameOffset; + uint32_t lastFrameEnd; + uint32_t movieLength; + const uint8_t* movieData; + touchgfx::VideoDataReader* reader; + uint8_t* lineBuffer; + uint8_t* aviBuffer; + uint32_t aviBufferLength; + uint32_t aviBufferStartOffset; + AVIErrors lastError; +}; + +#endif // TOUCHGFX_SOFTWAREMJPEGDECODER_HPP diff --git a/TouchGFX/generated/simulator/msvs/touchgfx.props b/TouchGFX/generated/simulator/msvs/touchgfx.props new file mode 100644 index 0000000..a90a853 --- /dev/null +++ b/TouchGFX/generated/simulator/msvs/touchgfx.props @@ -0,0 +1,31 @@ + + + + + + true + + + PATH=$(TouchGFXReleasePath)\lib\sdl\win32 + + + + $(ApplicationRoot)\gui\include;$(ApplicationRoot)\generated\images\include;$(ApplicationRoot)\generated\bitmaps\include;$(ApplicationRoot)\generated\fonts\include;$(ApplicationRoot)\generated\texts\include;$(ApplicationRoot)\generated\videos\include;$(ApplicationRoot)\generated\gui_generated\include;$(ApplicationRoot)\generated\simulator\include;$(TouchGFXReleasePath)\framework\common\include;$(TouchGFXReleasePath)\framework\mvp\include;$(TouchGFXReleasePath)\framework\include\platform\hal\simulator\sdl\vendor\win32;$(TouchGFXReleasePath)\framework\platform\hal\simulator\sdl\3rdparty\sdl\include\win32;$(TouchGFXReleasePath)\3rdparty\libjpeg\include;$(TouchGFXReleasePath)\framework\include + $(UseBPPOption) + SIMULATOR;_ITERATOR_DEBUG_LEVEL=0 + 4355 + + + + + $(TouchGFXReleasePath)\lib\sdl\win32\SDL.lib;$(TouchGFXReleasePath)\lib\sdl\win32\SDLmain.lib;$(TouchGFXReleasePath)\lib\sdl\win32\SDL_image.lib;$(TouchGFXReleasePath)\3rdparty\libjpeg\lib\win32\libjpeg-8.lib;$(TouchGFXReleasePath)\lib\win\msvs\libtouchgfx_$(PlatformToolset)_debug.lib;user32.lib;shell32.lib + /NODEFAULTLIB:msvcrt.lib + + + + + $(TouchGFXReleasePath)\lib\sdl\win32\SDL.lib;$(TouchGFXReleasePath)\lib\sdl\win32\SDLmain.lib;$(TouchGFXReleasePath)\lib\sdl\win32\SDL_image.lib;$(TouchGFXReleasePath)\lib\win\msvs\libtouchgfx_$(PlatformToolset).lib;user32.lib;shell32.lib + + + + diff --git a/TouchGFX/generated/simulator/msvs/touchgfx_prebuild.targets b/TouchGFX/generated/simulator/msvs/touchgfx_prebuild.targets new file mode 100644 index 0000000..9b8b27c --- /dev/null +++ b/TouchGFX/generated/simulator/msvs/touchgfx_prebuild.targets @@ -0,0 +1,86 @@ + + + + + + + + + + + + /DUSE_BPP=$(UseBPP) + + + + /D$(LCD) + + + + + + + $(TouchGFXReleasePath)\..\env + $(TouchGFXEnvPath) + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/TouchGFX/generated/simulator/msvs/touchgfx_sdl2.props b/TouchGFX/generated/simulator/msvs/touchgfx_sdl2.props new file mode 100644 index 0000000..0815193 --- /dev/null +++ b/TouchGFX/generated/simulator/msvs/touchgfx_sdl2.props @@ -0,0 +1,29 @@ + + + + + + true + + + PATH=$(TouchGFXReleasePath)\lib\sdl2\win32 + + + + $(ApplicationRoot)\gui\include;$(ApplicationRoot)\generated\images\include;$(ApplicationRoot)\generated\bitmaps\include;$(ApplicationRoot)\generated\fonts\include;$(ApplicationRoot)\generated\texts\include;$(ApplicationRoot)\generated\videos\include;$(ApplicationRoot)\generated\gui_generated\include;$(ApplicationRoot)\generated\simulator\include;$(TouchGFXReleasePath)\framework\common\include;$(TouchGFXReleasePath)\framework\mvp\include;$(TouchGFXReleasePath)\framework\include\platform\hal\simulator\sdl2\vendor;$(TouchGFXReleasePath)\3rdparty\libjpeg\include;$(TouchGFXReleasePath)\framework\include + $(UseBPPOption) + SIMULATOR;_ITERATOR_DEBUG_LEVEL=0 + 4355 + + + + + $(TouchGFXReleasePath)\lib\sdl2\win32\SDL2.lib;$(TouchGFXReleasePath)\lib\sdl2\win32\SDL2_image.lib;$(TouchGFXReleasePath)\3rdparty\libjpeg\lib\win32\libjpeg-8.lib;$(TouchGFXReleasePath)\lib\win\msvs\libtouchgfx_$(PlatformToolset)_debug.lib;user32.lib;shell32.lib /NODEFAULTLIB:msvcrt.lib + + + + + $(TouchGFXReleasePath)\lib\sdl2\win32\SDL2.lib;$(TouchGFXReleasePath)\lib\sdl2\win32\SDL2_image.lib;$(TouchGFXReleasePath)\3rdparty\libjpeg\lib\win32\libjpeg-8.lib;$(TouchGFXReleasePath)\lib\win\msvs\libtouchgfx_$(PlatformToolset).lib;user32.lib;shell32.lib + + + diff --git a/TouchGFX/generated/simulator/src/mainBase.cpp b/TouchGFX/generated/simulator/src/mainBase.cpp new file mode 100644 index 0000000..87b064b --- /dev/null +++ b/TouchGFX/generated/simulator/src/mainBase.cpp @@ -0,0 +1,29 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#include +#include +#include +#include +#include + +#ifdef __GNUC__ +#define fopen_s(pFile, filename, mode) (((*(pFile)) = fopen((filename), (mode))) == NULL) +#endif +touchgfx::LCD24bpp lcd; + +void setupSimulator(int argc, char** argv, touchgfx::HAL& hal) +{ + // Simulate hardware running at 60Hz generating a vsync every 16.6667 ms + static_cast(hal).setVsyncInterval(16.6667f); + static_cast(hal).setWindowTitle("MyApplication"); + + // Initialize SDL + bool sdl_init_result = static_cast(hal).sdl_init(argc, argv); + assert(sdl_init_result && "Error during SDL initialization"); +} + +touchgfx::LCD& setupLCD() +{ + return lcd; +} diff --git a/TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.cpp b/TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.cpp new file mode 100644 index 0000000..f2f74be --- /dev/null +++ b/TouchGFX/generated/simulator/src/video/SoftwareMJPEGDecoder.cpp @@ -0,0 +1,527 @@ +/*********************************************************************************/ +/********** THIS FILE IS GENERATED BY TOUCHGFX DESIGNER, DO NOT MODIFY ***********/ +/*********************************************************************************/ +#include +#include +#include +#include + +#define VIDEO_DECODE_FORMAT 24 + +namespace +{ +struct JPEG_RGB +{ + uint8_t B; + uint8_t G; + uint8_t R; +}; +} // namespace + +SoftwareMJPEGDecoder::SoftwareMJPEGDecoder(uint8_t* buffer) + : frameNumber(0), currentMovieOffset(0), indexOffset(0), firstFrameOffset(0), lastFrameEnd(0), movieLength(0), movieData(0), + reader(0), lineBuffer(buffer), aviBuffer(0), aviBufferLength(0), aviBufferStartOffset(0), lastError(AVI_NO_ERROR) +{ + //clear video info + videoInfo.ms_between_frames = 0; + videoInfo.number_of_frames = 0; + videoInfo.frame_width = 0; + videoInfo.frame_height = 0; +} + +int SoftwareMJPEGDecoder::compare(const uint32_t offset, const char* str, uint32_t num) +{ + const char* src; + if (reader != 0) + { + // Assuming data is in buffer! + src = reinterpret_cast(aviBuffer + (offset - aviBufferStartOffset)); + } + else + { + src = (const char*)movieData + offset; + } + return strncmp(src, str, num); +} + +inline uint32_t SoftwareMJPEGDecoder::getU32(const uint32_t offset) +{ + if (reader != 0) + { + // Assuming data is in buffer! + const uint32_t index = offset - aviBufferStartOffset; + return aviBuffer[index + 0] | (aviBuffer[index + 1] << 8) | (aviBuffer[index + 2] << 16) | (aviBuffer[index + 3] << 24); + } + else + { + const uint8_t* const d = movieData + offset; + return d[0] | (d[1] << 8) | (d[2] << 16) | (d[3] << 24); + } +} + +inline uint32_t SoftwareMJPEGDecoder::getU16(const uint32_t offset) +{ + if (reader != 0) + { + // Assuming data is in buffer! + const uint32_t index = offset - aviBufferStartOffset; + return aviBuffer[index + 0] | (aviBuffer[index + 1] << 8); + } + else + { + const uint8_t* const d = movieData + offset; + return d[0] | (d[1] << 8); + } +} + +const uint8_t* SoftwareMJPEGDecoder::readData(uint32_t offset, uint32_t length) +{ + if (reader != 0) + { + if (length > aviBufferLength) + { + lastError = AVI_ERROR_FILE_BUFFER_TO_SMALL; + assert(!"Buffer to small"); + } + + reader->seek(offset); + if (!reader->readData(aviBuffer, length)) + { + lastError = AVI_ERROR_EOF_REACHED; + } + + aviBufferStartOffset = offset; + return aviBuffer; + } + + return movieData + offset; +} + +bool SoftwareMJPEGDecoder::decodeNextFrame(uint8_t* buffer, uint16_t buffer_width, uint16_t buffer_height, uint32_t buffer_stride) +{ + assert((frameNumber > 0) && "SoftwareMJPEGDecoder decoding without frame data!"); + + //find next frame and decode it + readData(currentMovieOffset, 8); + uint32_t streamNo = getU16(currentMovieOffset); + uint32_t chunkType = getU16(currentMovieOffset + 2); + uint32_t chunkSize = getU32(currentMovieOffset + 4); + const uint16_t STREAM0 = 0x3030; + const uint16_t TYPEDC = 0x6364; + + bool isCurrentFrameLast; + //play frame if we have it all + if (currentMovieOffset + 8 + chunkSize < movieLength) + { + if (streamNo == STREAM0 && chunkType == TYPEDC && chunkSize > 0) + { + currentMovieOffset += 8; + //decode frame + const uint8_t* chunk = readData(currentMovieOffset, chunkSize); + decodeMJPEGFrame(chunk, chunkSize, buffer, buffer_width, buffer_height, buffer_stride); + frameNumber++; + } + + isCurrentFrameLast = false; + + // Advance to next frame + currentMovieOffset += chunkSize; + if (chunkSize == 0) // Skip empty frame + { + currentMovieOffset += 8; + } + currentMovieOffset = (currentMovieOffset + 1) & 0xFFFFFFFE; //pad to next word + + if (currentMovieOffset == lastFrameEnd) + { + frameNumber = 1; + currentMovieOffset = firstFrameOffset; //start over + isCurrentFrameLast = true; + } + } + else + { + frameNumber = 1; + currentMovieOffset = firstFrameOffset; //start over + isCurrentFrameLast = true; + } + return !isCurrentFrameLast; +} + +bool SoftwareMJPEGDecoder::gotoNextFrame() +{ + assert((frameNumber > 0) && "SoftwareMJPEGDecoder decoding without frame data!"); + + readData(currentMovieOffset, 8); + uint32_t chunkSize = getU32(currentMovieOffset + 4); + + //increment until next video frame + while (currentMovieOffset + 8 + chunkSize < movieLength) + { + //increment one frame + currentMovieOffset += chunkSize + 8; + currentMovieOffset = (currentMovieOffset + 1) & 0xFFFFFFFE; //pad to next word + frameNumber++; + + //next chunk + readData(currentMovieOffset, 8); + //check it is a video frame + uint32_t streamNo = getU16(currentMovieOffset); + uint32_t chunkType = getU16(currentMovieOffset + 2); + chunkSize = getU32(currentMovieOffset + 4); + const uint16_t STREAM0 = 0x3030; + const uint16_t TYPEDC = 0x6364; + + if (streamNo == STREAM0 && chunkType == TYPEDC && chunkSize > 0) + { + // Found next frame + return true; + } + } + + //skip back to first frame + frameNumber = 1; + currentMovieOffset = firstFrameOffset; //start over + return false; +} + +void SoftwareMJPEGDecoder::setVideoData(const uint8_t* movie, const uint32_t length) +{ + movieData = movie; + movieLength = length; + reader = 0; //not using reader + + readVideoHeader(); +} + +void SoftwareMJPEGDecoder::setVideoData(touchgfx::VideoDataReader& reader) +{ + this->reader = &reader; + movieData = 0; + movieLength = reader.getDataLength(); + + readVideoHeader(); +} + +bool SoftwareMJPEGDecoder::hasVideo() +{ + return (reader != 0) || (movieData != 0); +} + +void SoftwareMJPEGDecoder::readVideoHeader() +{ + // Start from the start + currentMovieOffset = 0; + lastError = AVI_NO_ERROR; + + // Make header available in buffer + readData(0, 72); + + // Decode the movie header to find first frame + // Must be RIFF file + if (compare(currentMovieOffset, "RIFF", 4)) + { + lastError = AVI_ERROR_NOT_RIFF; + assert(!"RIFF header not found"); + } + + //skip fourcc and length + currentMovieOffset += 8; + if (compare(currentMovieOffset, "AVI ", 4)) + { + lastError = AVI_ERROR_AVI_HEADER_NOT_FOUND; + assert(!"AVI header not found"); + } + + currentMovieOffset += 4; + if (compare(currentMovieOffset, "LIST", 4)) + { + lastError = AVI_ERROR_AVI_LIST_NOT_FOUND; + assert(!"AVI LIST not found"); + } + + //save AVI List info + const uint32_t aviListSize = getU32(currentMovieOffset + 4); + const uint32_t aviListOffset = currentMovieOffset; + assert(aviListSize); + + //look into header to find frame rate + bool foundFrame = true; + uint32_t offset = currentMovieOffset + 8; + if (compare(offset, "hdrl", 4)) + { + lastError = AVI_ERROR_AVI_HDRL_NOT_FOUND; + foundFrame = false; + } + + offset += 4; + if (compare(offset, "avih", 4)) + { + lastError = AVI_ERROR_AVI_AVIH_NOT_FOUND; + foundFrame = false; + } + + if (foundFrame) + { + offset += 8; //skip fourcc and cb in AVIMAINHEADER + videoInfo.ms_between_frames = getU32(offset) / 1000; + videoInfo.number_of_frames = getU32(offset + 16); + videoInfo.frame_width = getU32(offset + 32); + videoInfo.frame_height = getU32(offset + 36); + } + //skip rest of AVI header, start from end of AVI List + + //look for list with 'movi' header + uint32_t listOffset = aviListOffset + aviListSize + 8; + readData(listOffset, 12); + while (compare(listOffset + 8, "movi", 4) && (lastError == AVI_NO_ERROR) && listOffset < movieLength) + { + const uint32_t listSize = getU32(listOffset + 4) + 8; + listOffset += listSize; + readData(listOffset, 12); + } + + if (lastError != AVI_NO_ERROR) + { + lastError = AVI_ERROR_MOVI_NOT_FOUND; + return; + } + + //save first frame and end of last frame + currentMovieOffset = listOffset + 8 + 4; //skip LIST and 'movi' + lastFrameEnd = listOffset + 8 + getU32(listOffset + 4); + + //find idx + const uint32_t listSize = getU32(listOffset + 4) + 8; + listOffset += listSize; + readData(listOffset, 4); + if (!compare(listOffset, "idx1", 4)) + { + indexOffset = listOffset; + } + else + { + lastError = AVI_ERROR_IDX1_NOT_FOUND; + return; + } + + //start on first frame + frameNumber = 1; //next frame number is 1 + firstFrameOffset = currentMovieOffset; +} + +#if VIDEO_DECODE_FORMAT == 16 || VIDEO_DECODE_FORMAT == 24 +void SoftwareMJPEGDecoder::decodeMJPEGFrame(const uint8_t* const mjpgdata, const uint32_t length, uint8_t* outputBuffer, uint16_t bufferWidth, uint16_t bufferHeight, uint32_t bufferStride) +{ + if (length == 0) + { + return; + } + + if (outputBuffer && lineBuffer) //only decode if buffers are assigned. + { + /* This struct contains the JPEG decompression parameters */ + struct jpeg_decompress_struct cinfo; + /* This struct represents a JPEG error handler */ + struct jpeg_error_mgr jerr; + + JSAMPROW lines[2] = { lineBuffer, 0 }; /* Output row buffer */ + + /* Step 1: allocate and initialize JPEG decompression object */ + cinfo.err = jpeg_std_error(&jerr); + + /* Initialize the JPEG decompression object */ + jpeg_create_decompress(&cinfo); + + //jpeg_stdio_src (&cinfo, file); + jpeg_mem_src(&cinfo, const_cast(mjpgdata), length); + + /* Step 3: read image parameters with jpeg_read_header() */ + jpeg_read_header(&cinfo, TRUE); + + /* Step 4: set parameters for decompression */ + cinfo.dct_method = JDCT_FLOAT; + + /* Step 5: start decompressor */ + jpeg_start_decompress(&cinfo); + + //restrict to minimum of movie and output buffer size + const uint32_t width = MIN(bufferWidth, cinfo.image_width); + const uint32_t height = MIN(bufferHeight, cinfo.output_height); + +#if VIDEO_DECODE_FORMAT == 16 + uint16_t* lineptr = (uint16_t*)outputBuffer; +#else + uint8_t* lineptr = outputBuffer; +#endif + while (cinfo.output_scanline < height) + { + (void)jpeg_read_scanlines(&cinfo, lines, 1); +#if VIDEO_DECODE_FORMAT == 16 + JPEG_RGB* RGB_matrix = (JPEG_RGB*)lineBuffer; + JPEG_RGB* const RGB_end = RGB_matrix + width; + while (RGB_matrix < RGB_end) + { + const uint16_t pix = ((RGB_matrix->R & 0xF8) << 8) | ((RGB_matrix->G & 0xFC) << 3) | ((RGB_matrix->B & 0xF8) >> 3); + *lineptr++ = pix; + RGB_matrix++; + } + lineptr = (uint16_t*)((uint8_t*)lineptr + bufferStride - width * 2); //move to next line +#else + memcpy(lineptr, lineBuffer, width * 3); + lineptr += bufferStride; //move to next line +#endif + } + +#ifdef SIMULATOR + cinfo.output_scanline = cinfo.output_height; +#endif + /* Step 6: Finish decompression */ + jpeg_finish_decompress(&cinfo); + + /* Step 7: Release JPEG decompression object */ + jpeg_destroy_decompress(&cinfo); + } +} + +bool SoftwareMJPEGDecoder::decodeFrame(const touchgfx::Rect& area, uint8_t* frameBuffer, uint32_t framebuffer_width) +{ + // Assuming that chunk is available and streamNo and chunkType is correct. + // Check by gotoNextFrame + + readData(currentMovieOffset, 8); + const uint32_t length = getU32(currentMovieOffset + 4); + + // Ensure whole frame is read + const uint8_t* mjpgdata = readData(currentMovieOffset + 8, length); + + assert(lineBuffer && "LineBuffer must be assigned prior to decoding directly to framebuffer"); + + /* This struct contains the JPEG decompression parameters */ + struct jpeg_decompress_struct cinfo; + /* This struct represents a JPEG error handler */ + struct jpeg_error_mgr jerr; + + JSAMPROW lines[2] = { lineBuffer, 0 }; /* Output row buffer */ + + /* Step 1: allocate and initialize JPEG decompression object */ + cinfo.err = jpeg_std_error(&jerr); + + /* Initialize the JPEG decompression object */ + jpeg_create_decompress(&cinfo); + + //jpeg_stdio_src (&cinfo, file); + jpeg_mem_src(&cinfo, const_cast(mjpgdata), length); + + /* Step 3: read image parameters with jpeg_read_header() */ + jpeg_read_header(&cinfo, TRUE); + + /* Step 4: set parameters for decompression */ + cinfo.dct_method = JDCT_FLOAT; + + /* Step 5: start decompressor */ + jpeg_start_decompress(&cinfo); + + //restrict to minimum of movie and output buffer size + const uint32_t startY = area.y; + + //scan down to startY + while (cinfo.output_scanline < startY) + { + (void)jpeg_read_scanlines(&cinfo, lines, 1); + } + + const uint32_t startX = area.x; + const uint32_t endX = MIN((uint32_t)area.right(), cinfo.image_width); + +#if VIDEO_DECODE_FORMAT == 16 + uint16_t* lineptr = (uint16_t*)frameBuffer; + lineptr += framebuffer_width * startY; +#else + uint8_t* lineptr = frameBuffer; + lineptr += framebuffer_width * 3 * startY; +#endif + const uint32_t endY = MIN((uint32_t)area.bottom(), cinfo.output_height); + + //scan relevant part + while (cinfo.output_scanline < endY) + { + (void)jpeg_read_scanlines(&cinfo, lines, 1); +#if VIDEO_DECODE_FORMAT == 16 + JPEG_RGB* RGB_matrix = (JPEG_RGB*)lineBuffer; + //loop row RGB888->RGB565 for required line part + for (uint32_t counter = startX; counter < endX; counter++) + { + const uint16_t pix = ((RGB_matrix[counter].R & 0xF8) << 8) | ((RGB_matrix[counter].G & 0xFC) << 3) | ((RGB_matrix[counter].B & 0xF8) >> 3); + *(lineptr + counter) = pix; + } + lineptr += framebuffer_width; //move to next line +#else + memcpy(lineptr + startX * 3, lineBuffer + startX * 3, (endX - startX) * 3); + lineptr += framebuffer_width * 3; //move to next line +#endif + } + +#ifdef SIMULATOR + cinfo.output_scanline = cinfo.output_height; +#endif + + /* Step 6: Finish decompression */ + jpeg_finish_decompress(&cinfo); + + /* Step 7: Release JPEG decompression object */ + jpeg_destroy_decompress(&cinfo); + + return true; +} +#else +void SoftwareMJPEGDecoder::decodeMJPEGFrame(const uint8_t* const, const uint32_t, uint8_t*, uint16_t, uint16_t, uint32_t) +{ +} +bool SoftwareMJPEGDecoder::decodeFrame(const touchgfx::Rect&, uint8_t*, uint32_t) +{ + return true; +} +#endif // VIDEO_DECODE_FORMAT == 16 || VIDEO_DECODE_FORMAT == 24 + +bool SoftwareMJPEGDecoder::decodeThumbnail(uint32_t frameno, uint8_t* buffer, uint16_t width, uint16_t height) +{ + assert(0); + return false; +} + +void SoftwareMJPEGDecoder::gotoFrame(uint32_t frameNumber) +{ + if (frameNumber == 0) + { + frameNumber = 1; + } + + if (frameNumber > getNumberOfFrames()) + { + frameNumber = getNumberOfFrames(); + } + + uint32_t offset = indexOffset + 8 + (frameNumber - 1) * 16; + + readData(offset, 16); + + currentMovieOffset = getU32(offset + 8) + firstFrameOffset - 4; + this->frameNumber = frameNumber; +} + +uint32_t SoftwareMJPEGDecoder::getNumberOfFrames() +{ + return videoInfo.number_of_frames; +} + +void SoftwareMJPEGDecoder::getVideoInfo(touchgfx::VideoInformation* data) +{ + *data = videoInfo; + // For unsupported decode formats, set video dimension to 0x0, to avoid drawing anything +#if VIDEO_DECODE_FORMAT == 16 || VIDEO_DECODE_FORMAT == 24 +#else + data->frame_width = 0; + data->frame_height = 0; +#endif +} diff --git a/TouchGFX/generated/simulator/touchgfx.ico b/TouchGFX/generated/simulator/touchgfx.ico new file mode 100644 index 0000000..89a1888 Binary files /dev/null and b/TouchGFX/generated/simulator/touchgfx.ico differ diff --git a/TouchGFX/generated/simulator/touchgfx.rc b/TouchGFX/generated/simulator/touchgfx.rc new file mode 100644 index 0000000..20c2cf0 --- /dev/null +++ b/TouchGFX/generated/simulator/touchgfx.rc @@ -0,0 +1 @@ +id ICON touchgfx.ico diff --git a/TouchGFX/generated/simulator/touchgfx.res b/TouchGFX/generated/simulator/touchgfx.res new file mode 100644 index 0000000..796ef19 Binary files /dev/null and b/TouchGFX/generated/simulator/touchgfx.res differ diff --git a/TouchGFX/generated/texts/cache/TextKeysAndLanguages.cache b/TouchGFX/generated/texts/cache/TextKeysAndLanguages.cache new file mode 100644 index 0000000..39a841e --- /dev/null +++ b/TouchGFX/generated/texts/cache/TextKeysAndLanguages.cache @@ -0,0 +1 @@ +{"languages":[],"textids":[]} \ No newline at end of file diff --git a/TouchGFX/generated/texts/cache/TextsCpp.cache b/TouchGFX/generated/texts/cache/TextsCpp.cache new file mode 100644 index 0000000..8ed165c --- /dev/null +++ b/TouchGFX/generated/texts/cache/TextsCpp.cache @@ -0,0 +1 @@ +{"remap":"yes","languages":[],"characters":[]} \ No newline at end of file diff --git a/TouchGFX/generated/texts/cache/TypedTextDatabaseCpp.cache b/TouchGFX/generated/texts/cache/TypedTextDatabaseCpp.cache new file mode 100644 index 0000000..f7ea207 --- /dev/null +++ b/TouchGFX/generated/texts/cache/TypedTextDatabaseCpp.cache @@ -0,0 +1 @@ +{"databases":{"DEFAULT":[]},"database_list":[],"fonts":{"getFont_verdana_20_4bpp":0,"getFont_verdana_40_4bpp":1,"getFont_verdana_10_4bpp":2},"generate_font_format":"0"} \ No newline at end of file diff --git a/TouchGFX/generated/texts/cache/compile_time.cache b/TouchGFX/generated/texts/cache/compile_time.cache new file mode 100644 index 0000000..e69de29 diff --git a/TouchGFX/generated/texts/cache/options.cache b/TouchGFX/generated/texts/cache/options.cache new file mode 100644 index 0000000..d99fb05 --- /dev/null +++ b/TouchGFX/generated/texts/cache/options.cache @@ -0,0 +1 @@ +{"remap":"yes","autohint":"default","data_format":"A4","binary_translations":"no","binary_fonts":"no","font_format":"0","framebuffer_bpp":"BPP24"} \ No newline at end of file diff --git a/TouchGFX/generated/texts/include/texts/TextKeysAndLanguages.hpp b/TouchGFX/generated/texts/include/texts/TextKeysAndLanguages.hpp new file mode 100644 index 0000000..87486a4 --- /dev/null +++ b/TouchGFX/generated/texts/include/texts/TextKeysAndLanguages.hpp @@ -0,0 +1,17 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_TEXTKEYSANDLANGUAGES_HPP +#define TOUCHGFX_TEXTKEYSANDLANGUAGES_HPP + +enum LANGUAGES +{ + NUMBER_OF_LANGUAGES +}; + +enum TEXTS +{ + NUMBER_OF_TEXT_KEYS +}; + +#endif // TOUCHGFX_TEXTKEYSANDLANGUAGES_HPP diff --git a/TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp b/TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp new file mode 100644 index 0000000..dafd4d7 --- /dev/null +++ b/TouchGFX/generated/texts/include/texts/TypedTextDatabase.hpp @@ -0,0 +1,21 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#ifndef TOUCHGFX_TYPEDTEXTDATABASE_HPP +#define TOUCHGFX_TYPEDTEXTDATABASE_HPP + +#include +#include + +namespace TypedTextDatabase +{ +class TypedTextData; +const touchgfx::TypedText::TypedTextData* getInstance(touchgfx::LanguageId id); +const touchgfx::TypedText::TypedTextData* getInstance(); +const touchgfx::Font** getFonts(); +const touchgfx::Font* setFont(touchgfx::FontId fontId, const touchgfx::Font*); +void resetFont(touchgfx::FontId fontId); +uint16_t getInstanceSize(); +} // namespace TypedTextDatabase + +#endif // TOUCHGFX_TYPEDTEXTDATABASE_HPP diff --git a/TouchGFX/generated/texts/src/Texts.cpp b/TouchGFX/generated/texts/src/Texts.cpp new file mode 100644 index 0000000..cd87e91 --- /dev/null +++ b/TouchGFX/generated/texts/src/Texts.cpp @@ -0,0 +1,122 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include +#include +#include +#include +#include +#include + +uint16_t touchgfx::Font::getStringWidth(const touchgfx::Unicode::UnicodeChar* text, ...) const +{ + va_list pArg; + va_start(pArg, text); + uint16_t width = getStringWidthLTR(TEXT_DIRECTION_LTR, text, pArg); + va_end(pArg); + return width; +} + +uint16_t touchgfx::Font::getStringWidth(touchgfx::TextDirection textDirection, const touchgfx::Unicode::UnicodeChar* text, ...) const +{ + va_list pArg; + va_start(pArg, text); + uint16_t width = getStringWidthLTR(textDirection, text, pArg); + va_end(pArg); + return width; +} + +touchgfx::Unicode::UnicodeChar touchgfx::TextProvider::getNextLigature(TextDirection direction) +{ + if (fontGsubTable && nextCharacters.peekChar()) + { + substituteGlyphs(); + if (nextCharacters.peekChar(1) == 0x093F) // Hindi I-matra + { + nextCharacters.replaceAt1(nextCharacters.peekChar()); + nextCharacters.replaceAt0(0x093F); + } + } + return getNextChar(); +} + +void touchgfx::TextProvider::initializeInternal() +{ + fillInputBuffer(); +} + +void touchgfx::LCD::drawString(touchgfx::Rect widgetArea, const touchgfx::Rect& invalidatedArea, const touchgfx::LCD::StringVisuals& stringVisuals, const touchgfx::Unicode::UnicodeChar* format, ...) +{ + va_list pArg; + va_start(pArg, format); + drawStringLTR(widgetArea, invalidatedArea, stringVisuals, format, pArg); + va_end(pArg); +} + +//Default typed text database +extern const touchgfx::TypedText::TypedTextData* const typedTextDatabaseArray[]; + +TEXT_LOCATION_FLASH_PRAGMA +KEEP extern const touchgfx::Unicode::UnicodeChar texts_all_languages[] TEXT_LOCATION_FLASH_ATTRIBUTE = { + 0 // No characters in application +}; + +//array holding dynamically installed languages +struct TranslationHeader +{ + uint32_t offset_to_texts; + uint32_t offset_to_indices; + uint32_t offset_to_typedtext; +}; +static const TranslationHeader* languagesArray[1] = { 0 }; + +//Compiled and linked in languages +static const uint32_t* const staticLanguageIndices[] = { + 0 +}; + +touchgfx::LanguageId touchgfx::Texts::currentLanguage = static_cast(0); +static const touchgfx::Unicode::UnicodeChar* currentLanguagePtr = 0; +static const uint32_t* currentLanguageIndices = 0; + +void touchgfx::Texts::setLanguage(touchgfx::LanguageId id) +{ + const touchgfx::TypedText::TypedTextData* currentLanguageTypedText = 0; + if (id < 1) + { + if (languagesArray[id] != 0) + { + // Dynamic translation is added + const TranslationHeader* translation = languagesArray[id]; + currentLanguagePtr = (const touchgfx::Unicode::UnicodeChar*)(((const uint8_t*)translation) + translation->offset_to_texts); + currentLanguageIndices = (const uint32_t*)(((const uint8_t*)translation) + translation->offset_to_indices); + currentLanguageTypedText = (const touchgfx::TypedText::TypedTextData*)(((const uint8_t*)translation) + translation->offset_to_typedtext); + } + else + { + // Compiled and linked in languages + currentLanguagePtr = texts_all_languages; + currentLanguageIndices = staticLanguageIndices[id]; + currentLanguageTypedText = typedTextDatabaseArray[id]; + } + } + + if (currentLanguageTypedText) + { + currentLanguage = id; + touchgfx::TypedText::registerTypedTextDatabase(currentLanguageTypedText, + TypedTextDatabase::getFonts(), TypedTextDatabase::getInstanceSize()); + } +} + +void touchgfx::Texts::setTranslation(touchgfx::LanguageId id, const void* translation) +{ + languagesArray[id] = (const TranslationHeader*)translation; +} + +const touchgfx::Unicode::UnicodeChar* touchgfx::Texts::getText(TypedTextId id) const +{ + return ¤tLanguagePtr[currentLanguageIndices[id]]; +} diff --git a/TouchGFX/generated/texts/src/TypedTextDatabase.cpp b/TouchGFX/generated/texts/src/TypedTextDatabase.cpp new file mode 100644 index 0000000..e80ce83 --- /dev/null +++ b/TouchGFX/generated/texts/src/TypedTextDatabase.cpp @@ -0,0 +1,72 @@ +/* DO NOT EDIT THIS FILE */ +/* This file is autogenerated by the text-database code generator */ + +#include +#include +#include + +extern touchgfx::GeneratedFont& getFont_verdana_20_4bpp(); +extern touchgfx::GeneratedFont& getFont_verdana_40_4bpp(); +extern touchgfx::GeneratedFont& getFont_verdana_10_4bpp(); + +const touchgfx::Font* touchgfx_fonts[] = { + &(getFont_verdana_20_4bpp()), + &(getFont_verdana_40_4bpp()), + &(getFont_verdana_10_4bpp()) +}; + +extern const touchgfx::TypedText::TypedTextData typedText_database_DEFAULT[]; +extern const touchgfx::TypedText::TypedTextData* const typedTextDatabaseArray[]; + +TEXT_LOCATION_FLASH_PRAGMA +const touchgfx::TypedText::TypedTextData typedText_database_DEFAULT[] TEXT_LOCATION_FLASH_ATTRIBUTE = { + { 0, touchgfx::LEFT, touchgfx::TEXT_DIRECTION_LTR } + +}; + +TEXT_LOCATION_FLASH_PRAGMA +const touchgfx::TypedText::TypedTextData* const typedTextDatabaseArray[] TEXT_LOCATION_FLASH_ATTRIBUTE = { + typedText_database_DEFAULT + +}; + +namespace TypedTextDatabase +{ +const touchgfx::TypedText::TypedTextData* getInstance(touchgfx::LanguageId id) +{ + return typedTextDatabaseArray[id]; +} + +uint16_t getInstanceSize() +{ + return sizeof(typedText_database_DEFAULT) / sizeof(touchgfx::TypedText::TypedTextData); +} + +const touchgfx::Font** getFonts() +{ + return touchgfx_fonts; +} + +const touchgfx::Font* setFont(touchgfx::FontId fontId, const touchgfx::Font* font) +{ + const touchgfx::Font* old = touchgfx_fonts[fontId]; + touchgfx_fonts[fontId] = font; + return old; +} + +void resetFont(touchgfx::FontId fontId) +{ + switch (fontId) + { + case 0: + touchgfx_fonts[0] = &(getFont_verdana_20_4bpp()); + break; + case 1: + touchgfx_fonts[1] = &(getFont_verdana_40_4bpp()); + break; + case 2: + touchgfx_fonts[2] = &(getFont_verdana_10_4bpp()); + break; + } +} +} // namespace TypedTextDatabase diff --git a/TouchGFX/generated/user.config b/TouchGFX/generated/user.config new file mode 100644 index 0000000..b1b14fd --- /dev/null +++ b/TouchGFX/generated/user.config @@ -0,0 +1,3 @@ +{ + "touchgfx_installation_path" : "D:/TouchGFX/4.19.0" +} \ No newline at end of file diff --git a/TouchGFX/generated/videos/include/videos/VideoDatabase.hpp b/TouchGFX/generated/videos/include/videos/VideoDatabase.hpp new file mode 100644 index 0000000..af678e5 --- /dev/null +++ b/TouchGFX/generated/videos/include/videos/VideoDatabase.hpp @@ -0,0 +1,8 @@ +// Generated by videoconvert. Please, do not edit! + +#ifndef TOUCHGFX_VIDEODATABASE_HPP +#define TOUCHGFX_VIDEODATABASE_HPP + +#include + +#endif // TOUCHGFX_VIDEODATABASE_HPP diff --git a/TouchGFX/gui/include/gui/common/FrontendApplication.hpp b/TouchGFX/gui/include/gui/common/FrontendApplication.hpp new file mode 100644 index 0000000..a7b711a --- /dev/null +++ b/TouchGFX/gui/include/gui/common/FrontendApplication.hpp @@ -0,0 +1,24 @@ +#ifndef FRONTENDAPPLICATION_HPP +#define FRONTENDAPPLICATION_HPP + +#include + +class FrontendHeap; + +using namespace touchgfx; + +class FrontendApplication : public FrontendApplicationBase +{ +public: + FrontendApplication(Model& m, FrontendHeap& heap); + virtual ~FrontendApplication() { } + + virtual void handleTickEvent() + { + model.tick(); + FrontendApplicationBase::handleTickEvent(); + } +private: +}; + +#endif // FRONTENDAPPLICATION_HPP diff --git a/TouchGFX/gui/include/gui/common/FrontendHeap.hpp b/TouchGFX/gui/include/gui/common/FrontendHeap.hpp new file mode 100644 index 0000000..c054ff5 --- /dev/null +++ b/TouchGFX/gui/include/gui/common/FrontendHeap.hpp @@ -0,0 +1,74 @@ +#ifndef FRONTENDHEAP_HPP +#define FRONTENDHEAP_HPP + +#include + +class FrontendHeap : public FrontendHeapBase +{ +public: + /* List any user-defined view types here*/ + typedef touchgfx::meta::TypeList< touchgfx::meta::Nil, //Replace this with first user-defined type + touchgfx::meta::Nil //List must always end with meta::Nil ! + > UserDefinedViewTypes; + + /* List any user-defined presenter types here*/ + typedef touchgfx::meta::TypeList< touchgfx::meta::Nil, //Replace this with first user-defined type + touchgfx::meta::Nil //List must always end with meta::Nil ! + > UserDefinedPresenterTypes; + + /* List any user-defined transition types here*/ + typedef touchgfx::meta::TypeList< touchgfx::meta::Nil, //Replace this with first user-defined type + touchgfx::meta::Nil //List must always end with meta::Nil ! + > UserDefinedTransitionTypes; + + + + /* Calculate largest view, both from generated and user-defined typelists */ + typedef touchgfx::meta::select_type_maxsize< UserDefinedViewTypes >::type MaxUserViewType; + + typedef touchgfx::meta::TypeList< MaxGeneratedViewType, + touchgfx::meta::TypeList< MaxUserViewType, + touchgfx::meta::Nil + > > CombinedViewTypes; + + typedef touchgfx::meta::select_type_maxsize< CombinedViewTypes >::type MaxViewType; + + /* Calculate largest presenter, both from generated and user-defined typelists */ + typedef touchgfx::meta::select_type_maxsize< UserDefinedPresenterTypes >::type MaxUserPresenterType; + + typedef touchgfx::meta::TypeList< MaxGeneratedPresenterType, + touchgfx::meta::TypeList< MaxUserPresenterType, + touchgfx::meta::Nil + > > CombinedPresenterTypes; + typedef touchgfx::meta::select_type_maxsize< CombinedPresenterTypes >::type MaxPresenterType; + + /* Calculate largest transition, both from generated and user-defined typelists */ + typedef touchgfx::meta::select_type_maxsize< UserDefinedTransitionTypes >::type MaxUserTransitionType; + + typedef touchgfx::meta::TypeList< MaxGeneratedTransitionType, + touchgfx::meta::TypeList< MaxUserTransitionType, + touchgfx::meta::Nil + > > CombinedTransitionTypes; + typedef touchgfx::meta::select_type_maxsize< CombinedTransitionTypes >::type MaxTransitionType; + + static FrontendHeap& getInstance() + { + static FrontendHeap instance; + return instance; + } + + touchgfx::Partition< CombinedPresenterTypes, 1 > presenters; + touchgfx::Partition< CombinedViewTypes, 1 > views; + touchgfx::Partition< CombinedTransitionTypes, 1 > transitions; + Model model; + FrontendApplication app; + +private: + FrontendHeap() : FrontendHeapBase(presenters, views, transitions, app), + app(model, *this) + { + gotoStartScreen(app); + } +}; + +#endif // FRONTENDHEAP_HPP diff --git a/TouchGFX/gui/include/gui/model/Model.hpp b/TouchGFX/gui/include/gui/model/Model.hpp new file mode 100644 index 0000000..53d8427 --- /dev/null +++ b/TouchGFX/gui/include/gui/model/Model.hpp @@ -0,0 +1,21 @@ +#ifndef MODEL_HPP +#define MODEL_HPP + +class ModelListener; + +class Model +{ +public: + Model(); + + void bind(ModelListener* listener) + { + modelListener = listener; + } + + void tick(); +protected: + ModelListener* modelListener; +}; + +#endif // MODEL_HPP diff --git a/TouchGFX/gui/include/gui/model/ModelListener.hpp b/TouchGFX/gui/include/gui/model/ModelListener.hpp new file mode 100644 index 0000000..aaa8d30 --- /dev/null +++ b/TouchGFX/gui/include/gui/model/ModelListener.hpp @@ -0,0 +1,21 @@ +#ifndef MODELLISTENER_HPP +#define MODELLISTENER_HPP + +#include + +class ModelListener +{ +public: + ModelListener() : model(0) {} + + virtual ~ModelListener() {} + + void bind(Model* m) + { + model = m; + } +protected: + Model* model; +}; + +#endif // MODELLISTENER_HPP diff --git a/TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp b/TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp new file mode 100644 index 0000000..be478f0 --- /dev/null +++ b/TouchGFX/gui/include/gui/screen1_screen/Screen1Presenter.hpp @@ -0,0 +1,36 @@ +#ifndef SCREEN1PRESENTER_HPP +#define SCREEN1PRESENTER_HPP + +#include +#include + +using namespace touchgfx; + +class Screen1View; + +class Screen1Presenter : public touchgfx::Presenter, public ModelListener +{ +public: + Screen1Presenter(Screen1View& v); + + /** + * The activate function is called automatically when this screen is "switched in" + * (ie. made active). Initialization logic can be placed here. + */ + virtual void activate(); + + /** + * The deactivate function is called automatically when this screen is "switched out" + * (ie. made inactive). Teardown functionality can be placed here. + */ + virtual void deactivate(); + + virtual ~Screen1Presenter() {}; + +private: + Screen1Presenter(); + + Screen1View& view; +}; + +#endif // SCREEN1PRESENTER_HPP diff --git a/TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp b/TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp new file mode 100644 index 0000000..d213e44 --- /dev/null +++ b/TouchGFX/gui/include/gui/screen1_screen/Screen1View.hpp @@ -0,0 +1,17 @@ +#ifndef SCREEN1VIEW_HPP +#define SCREEN1VIEW_HPP + +#include +#include + +class Screen1View : public Screen1ViewBase +{ +public: + Screen1View(); + virtual ~Screen1View() {} + virtual void setupScreen(); + virtual void tearDownScreen(); +protected: +}; + +#endif // SCREEN1VIEW_HPP diff --git a/TouchGFX/gui/src/common/FrontendApplication.cpp b/TouchGFX/gui/src/common/FrontendApplication.cpp new file mode 100644 index 0000000..5875945 --- /dev/null +++ b/TouchGFX/gui/src/common/FrontendApplication.cpp @@ -0,0 +1,7 @@ +#include + +FrontendApplication::FrontendApplication(Model& m, FrontendHeap& heap) + : FrontendApplicationBase(m, heap) +{ + +} diff --git a/TouchGFX/gui/src/model/Model.cpp b/TouchGFX/gui/src/model/Model.cpp new file mode 100644 index 0000000..6a9722f --- /dev/null +++ b/TouchGFX/gui/src/model/Model.cpp @@ -0,0 +1,12 @@ +#include +#include + +Model::Model() : modelListener(0) +{ + +} + +void Model::tick() +{ + +} diff --git a/TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp b/TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp new file mode 100644 index 0000000..1caf72b --- /dev/null +++ b/TouchGFX/gui/src/screen1_screen/Screen1Presenter.cpp @@ -0,0 +1,18 @@ +#include +#include + +Screen1Presenter::Screen1Presenter(Screen1View& v) + : view(v) +{ + +} + +void Screen1Presenter::activate() +{ + +} + +void Screen1Presenter::deactivate() +{ + +} diff --git a/TouchGFX/gui/src/screen1_screen/Screen1View.cpp b/TouchGFX/gui/src/screen1_screen/Screen1View.cpp new file mode 100644 index 0000000..64d5962 --- /dev/null +++ b/TouchGFX/gui/src/screen1_screen/Screen1View.cpp @@ -0,0 +1,16 @@ +#include + +Screen1View::Screen1View() +{ + +} + +void Screen1View::setupScreen() +{ + Screen1ViewBase::setupScreen(); +} + +void Screen1View::tearDownScreen() +{ + Screen1ViewBase::tearDownScreen(); +} diff --git a/TouchGFX/simulator/gcc/Makefile b/TouchGFX/simulator/gcc/Makefile new file mode 100644 index 0000000..2ca314e --- /dev/null +++ b/TouchGFX/simulator/gcc/Makefile @@ -0,0 +1,34 @@ +# Helper macros to convert spaces into question marks and back again +e := +sp := $(e) $(e) +qs = $(subst ?,$(sp),$1) +sq = $(subst $(sp),?,$1) + +# Get name of this Makefile (avoid getting word 0 and a starting space) +makefile_name := $(wordlist 1,1000,$(MAKEFILE_LIST)) + +# Get path of this Makefile +makefile_path := $(call qs,$(dir $(call sq,$(abspath $(call sq,$(makefile_name)))))) + +# Get path where the Application is +application_path := $(call qs,$(abspath $(call sq,$(makefile_path)../..))) + +.PHONY: clean assets all + +ifneq ($(words $(makefile_path))$(words $(MAKEFILE_LIST)),11) +all clean assets: +$(error Spaces not allowed in path) +else + +ADDITIONAL_SOURCES := +ADDITIONAL_INCLUDE_PATHS := +ADDITIONAL_LIBRARY_PATHS := +ADDITIONAL_LIBRARIES := +export ADDITIONAL_SOURCES ADDITIONAL_INCLUDE_PATHS ADDITIONAL_LIBRARY_PATHS ADDITIONAL_LIBRARIES + +all: $(filter assets,$(MAKECMDGOALS)) +all assets: $(filter clean,$(MAKECMDGOALS)) +all clean assets: + @$(MAKE) -r -f generated/simulator/gcc/Makefile -s $(MFLAGS) $@ -C "$(application_path)" +endif + diff --git a/TouchGFX/simulator/main.cpp b/TouchGFX/simulator/main.cpp new file mode 100644 index 0000000..5290256 --- /dev/null +++ b/TouchGFX/simulator/main.cpp @@ -0,0 +1,54 @@ +#include +#include +#include +#include +#include +#include +#include +#include + +//#include +//#define CANVAS_BUFFER_SIZE (3600) + +using namespace touchgfx; + +#ifdef __linux__ +int main(int argc, char** argv) +{ +#else +#include +#ifdef _UNICODE +#error Cannot run in unicode mode +#endif +int CALLBACK WinMain(HINSTANCE hInstance, HINSTANCE hPrevInstance, LPSTR lpCmdLine, int nCmdShow) +{ + int argc; + char** argv = touchgfx::HALSDL2::getArgv(&argc); +#endif + + touchgfx::NoDMA dma; //For windows/linux, DMA transfers are simulated + LCD& lcd = setupLCD(); + touchgfx::SDL2TouchController tc; + + touchgfx::HAL& hal = touchgfx::touchgfx_generic_init(dma, lcd, tc, SIM_WIDTH, SIM_HEIGHT, 0, 0); + + setupSimulator(argc, argv, hal); + + // Ensure there is a console window to print to using printf() or + // std::cout, and read from using e.g. fgets or std::cin. + // Alternatively, instead of using printf(), always use + // touchgfx_printf() which will ensure there is a console to write + // to. + //touchgfx_enable_stdio(); + + // Setup the CanvasWidgetRenderer. ONLY needed if you use CanvasWidgets + // in your application. The CANVAS_BUFFER_SIZE can be adjusted to match + // your needs in performance vs. RAM usage. Read more on this in the + // TouchGFX Manual. + //static uint8_t canvasBuffer[CANVAS_BUFFER_SIZE]; + //touchgfx::CanvasWidgetRenderer::setupBuffer(canvasBuffer, CANVAS_BUFFER_SIZE); + + touchgfx::HAL::getInstance()->taskEntry(); //Never returns + + return EXIT_SUCCESS; +} diff --git a/TouchGFX/simulator/msvs/Application.sln b/TouchGFX/simulator/msvs/Application.sln new file mode 100644 index 0000000..3f545c7 --- /dev/null +++ b/TouchGFX/simulator/msvs/Application.sln @@ -0,0 +1,20 @@ + +Microsoft Visual Studio Solution File, Format Version 12.00 +# Visual Studio 2012 +Project("{8BC9CEB8-8B4A-11D0-8D11-00A0C91BC942}") = "Application", "Application.vcxproj", "{3C47683C-0505-487F-A1FD-75B8490BF72C}" +EndProject +Global + GlobalSection(SolutionConfigurationPlatforms) = preSolution + Debug|Win32 = Debug|Win32 + Release|Win32 = Release|Win32 + EndGlobalSection + GlobalSection(ProjectConfigurationPlatforms) = postSolution + {3C47683C-0505-487F-A1FD-75B8490BF72C}.Debug|Win32.ActiveCfg = Debug|Win32 + {3C47683C-0505-487F-A1FD-75B8490BF72C}.Debug|Win32.Build.0 = Debug|Win32 + {3C47683C-0505-487F-A1FD-75B8490BF72C}.Release|Win32.ActiveCfg = Release|Win32 + {3C47683C-0505-487F-A1FD-75B8490BF72C}.Release|Win32.Build.0 = Release|Win32 + EndGlobalSection + GlobalSection(SolutionProperties) = preSolution + HideSolutionNode = FALSE + EndGlobalSection +EndGlobal \ No newline at end of file diff --git a/TouchGFX/simulator/msvs/Application.vcxproj b/TouchGFX/simulator/msvs/Application.vcxproj new file mode 100644 index 0000000..858c5dd --- /dev/null +++ b/TouchGFX/simulator/msvs/Application.vcxproj @@ -0,0 +1,269 @@ + + + + + Debug + Win32 + + + Release + Win32 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + {3C47683C-0505-487F-A1FD-75B8490BF72C} + Win32Proj + Application + 8.1 + + + + Application + true + Unicode + + + Application + false + true + Unicode + + + + + + + + + + + + + + + + + true + $(ApplicationRoot)\build\$(Configuration)\bin\ + $(ApplicationRoot)\build\$(Configuration)\obj\ + + + false + $(ApplicationRoot)\build\$(Configuration)\bin\ + $(ApplicationRoot)\build\$(Configuration)\obj\ + + + + + + Level3 + Disabled + WIN32;_DEBUG;_CONSOLE;%(PreprocessorDefinitions) + true + 4355 + true + false + + + Windows + true + true + + %(AdditionalOptions) + + + + + Level3 + + + MaxSpeed + true + true + WIN32;NDEBUG;_CONSOLE;%(PreprocessorDefinitions) + true + true + + + Windows + true + true + true + + + + + + + diff --git a/TouchGFX/simulator/msvs/Application.vcxproj.filters b/TouchGFX/simulator/msvs/Application.vcxproj.filters new file mode 100644 index 0000000..dd9a952 --- /dev/null +++ b/TouchGFX/simulator/msvs/Application.vcxproj.filters @@ -0,0 +1,685 @@ + + + + + {4D1BFFCC-9CEB-4ABF-A951-582870FE71FD} + h;hpp;hxx;hm;inl;inc;xsd + + + {29C60541-803D-4F43-8683-028D9DA5E0CB} + + + {AF2BF67C-89EC-4545-B0D2-5BD6803628D4} + + + {A8F51E02-A400-49F1-AC86-371872A7E5E6} + + + {493CF637-721C-4516-8638-3EE4790FB455} + + + {7187028B-6482-4EB3-8556-EECD38E0636B} + + + {D2E6B448-6B79-434F-A8EB-C8F8415957E9} + + + {07737357-9365-4A8F-B2F6-908B5FC4E808} + + + {085B248B-6BE1-4BF8-9913-35526BAEE4C7} + + + {E08C6B18-2F0E-4861-87D5-80FB0411017E} + + + {29D72404-E5CB-472C-B00F-3784DF3CCD1E} + + + {09561B72-532B-45EB-8E32-CAA31C349F83} + + + {A89B6308-CBC1-48EC-BF14-B3C6106FACCE} + + + {DB82A963-BE52-4494-BD5E-358C5E79C081} + + + {509E01BB-FBF4-4198-B748-936C1B67839A} + + + {3F023E56-225A-4D4C-9D20-74447A23BAD9} + + + {0E9A8FD3-B71B-46B9-B1F6-3A18292FFAC4} + + + {9B32A742-EBA9-4EBA-832E-0421D7E68BC5} + + + {8C31441B-2191-4B32-869D-7B253AECB28F} + + + {464CC9FB-AFF6-4FFA-B4D8-BCAC4B2B8898} + + + {B7237C13-DD69-4F78-8446-9A554431E3F8} + + + {5E0E884F-0059-4306-94BA-3197219750E3} + + + {DBFF640A-BD63-40BC-A0A5-2468BC461037} + + + {EA3962C0-553C-4CFD-A89B-A116A9493818} + + + {29C60541-803D-4F44-8783-028D9DA5E0CC} + + + {29C60541-803D-4F43-8683-028D9DA5E0CC} + + + {92BBFF14-FBDB-4755-BA47-A830D863D92B} + rc;ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe;resx;tiff;tif;ttf;otf;bdf;png;wav;xml;props;mfcribbon-ms + + + {AF899B0F-78BE-47F9-A912-E92CB9156E40} + + + {29E8A9F8-6504-4625-AB47-671A3F665E51} + + + {382278FD-2B19-4E89-AE4F-24AF77E7A270} + + + {C24EAEDB-9A3F-43DC-87FB-C7AC2729A078} + + + {2F3FC0AA-97C4-4366-9939-94A0FF4E028C} + cpp;c;cc;cxx;def;odl;idl;hpj;bat;asm;asmx + + + {C07B02A9-A55E-47AA-AD61-59A6AAD754E6} + + + {33EDC2DB-AF72-480C-92E5-2A2833BCAB6F} + + + {1D8EFD90-430A-4539-9080-16A38861D20A} + + + {E8DECBF2-0C8E-4397-8603-3101D6F922D6} + + + {40F0D55D-79D9-488A-AF83-ADC96179EADF} + + + {3FB50DD5-31DA-4042-B7FD-2151C58CDA80} + + + {B48CB42B-0F9E-4815-BFE1-1ACC1150ED8A} + + + {C07B03A9-A55E-47AA-AD61-59A6AAD754E6} + + + {C07B02B9-A55E-47AB-AD61-59A6AAD754E6} + + + {C07B02B9-A55E-47AA-AD61-59A6AAD754E6} + + + BDC03744-9B5E-4556-80CD-A7BE5CB58561 + + + 14C3223F-84D4-B91F-5C61-5003788B115A + + + 7AD8060C-B5C8-16B4-7F7D-395C5383ACEB + + + FD010FE4-76A6-5970-EF26-B93270931B45 + + + 319438CB-A94D-BCE4-AACD-55DCAA1CA7C2 + + + 276216A9-8AC9-B2B7-03C1-683AB274893C + + + 0793DFDE-FBFE-C552-C778-9A56A81BD112 + + + 9E6C0E04-483F-1F6E-12A6-93C47759406A + + + 61D74C8A-2DCF-D366-D9A3-41F09FF284E4 + + + 0C48F6B4-A46F-7501-AB63-9B2DACEB97BD + + + EC0934D2-AB57-ECEF-BC2B-76874F131A57 + + + 91FF1287-A4E7-578B-1074-54649070EBD7 + + + 45B932A0-6851-DBA0-496D-C176840E8626 + + + 6903B214-7484-9A90-50F5-B8C065F6B482 + + + 98D84AF7-F14F-801C-902F-5E8CF93F50D4 + + + 38FE8317-F160-3199-6C8E-3491329DDA42 + + + 29FA96C3-4EF1-CB08-63C4-44AA4E367C29 + + + 9DEF8F24-18FE-8AA7-18C6-A380C63CAFE7 + + + + + Source Files\TouchGFX\platform\driver\touch + + + Source Files\TouchGFX\platform\hal\simulator\sdl2 + + + Source Files\TouchGFX\platform\hal\simulator\sdl2 + + + Source Files\TouchGFX\platform\hal\simulator\sdl2 + + + Source Files\simulator + + + Source Files\generated\simulator + + + Source Files\gui\common + + + Source Files\generated\gui_generated\common + + + Source Files\gui\model + + + Source Files\gui\screen1_screen + + + Source Files\gui\screen1_screen + + + Source Files\generated\gui_generated\screen1_screen + + + Source Files\generated\simulator\video + + + + + Resource Files\assets\texts + + + Resource Files\config\msvs + + + + + Header Files\TouchGFX\common + + + Header Files\TouchGFX\common + + + Header Files\TouchGFX\common + + + Header Files\TouchGFX\common + + + Header Files\TouchGFX\mvp + + + Header Files\TouchGFX\mvp + + + Header Files\TouchGFX\mvp + + + Header Files\TouchGFX\mvp + + + Header Files\TouchGFX\platform\driver\lcd + + + Header Files\TouchGFX\platform\driver\lcd + + + Header Files\TouchGFX\platform\driver\lcd + + + Header Files\TouchGFX\platform\driver\lcd + + + Header Files\TouchGFX\platform\driver\lcd + + + Header Files\TouchGFX\platform\driver\touch + + + Header Files\TouchGFX\platform\hal\simulator\sdl2 + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx\canvas_widget_renderer + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\containers\clock + + + Header Files\TouchGFX\touchgfx\containers\clock + + + Header Files\TouchGFX\touchgfx\containers\clock + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers\progress_indicators + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx\containers + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\events + + + Header Files\TouchGFX\touchgfx\events + + + Header Files\TouchGFX\touchgfx\events + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx\hal + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\lcd + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\mixins + + + Header Files\TouchGFX\touchgfx\mixins + + + Header Files\TouchGFX\touchgfx\mixins + + + Header Files\TouchGFX\touchgfx\mixins + + + Header Files\TouchGFX\touchgfx\mixins + + + Header Files\TouchGFX\touchgfx\mixins + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\transforms + + + Header Files\TouchGFX\touchgfx\transforms + + + Header Files\TouchGFX\touchgfx\transitions + + + Header Files\TouchGFX\touchgfx\transitions + + + Header Files\TouchGFX\touchgfx\transitions + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets\canvas + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\TouchGFX\touchgfx\widgets + + + Header Files\generated\simulator + + + Header Files\generated\simulator\include\simulator\video + + + Header Files\gui\common + + + Header Files\generated\gui_generated\common + + + Header Files\gui\common + + + Header Files\generated\gui_generated\common + + + Header Files\generated\simulator\include\simulator\video + + + Header Files\gui\model + + + Header Files\gui\model + + + Header Files\gui\screen1_screen + + + Header Files\gui\screen1_screen + + + Header Files\generated\gui_generated\screen1_screen + + + Header Files\generated\gui_generated\common + + + Header Files\generated\simulator\include\simulator\video + + + + + Resource Files + + + diff --git a/TouchGFX/target.config b/TouchGFX/target.config new file mode 100644 index 0000000..79c0805 --- /dev/null +++ b/TouchGFX/target.config @@ -0,0 +1,9 @@ +{ + "target_configuration": { + "touchgfx_path": "../Middlewares/ST/touchgfx", + "platform": "m7", + "project_file": "../AZRTOS.ioc", + "optional_components_root": "../Middlewares/ST/touchgfx_components", + "optional_components": [] + } +} \ No newline at end of file diff --git a/TouchGFX/target/STM32TouchController.cpp b/TouchGFX/target/STM32TouchController.cpp new file mode 100644 index 0000000..2ab92a7 --- /dev/null +++ b/TouchGFX/target/STM32TouchController.cpp @@ -0,0 +1,50 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : STM32TouchController.cpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* USER CODE BEGIN STM32TouchController */ + +#include + +void STM32TouchController::init() +{ + /** + * Initialize touch controller and driver + * + */ +} + +bool STM32TouchController::sampleTouch(int32_t& x, int32_t& y) +{ + /** + * By default sampleTouch returns false, + * return true if a touch has been detected, otherwise false. + * + * Coordinates are passed to the caller by reference by x and y. + * + * This function is called by the TouchGFX framework. + * By default sampleTouch is called every tick, this can be adjusted by HAL::setTouchSampleRate(int8_t); + * + */ + return false; +} + +/* USER CODE END STM32TouchController */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/STM32TouchController.hpp b/TouchGFX/target/STM32TouchController.hpp new file mode 100644 index 0000000..83a271d --- /dev/null +++ b/TouchGFX/target/STM32TouchController.hpp @@ -0,0 +1,70 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : STM32TouchController.hpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* USER CODE BEGIN STM32TouchController */ + +#ifndef STM32TOUCHCONTROLLER_HPP +#define STM32TOUCHCONTROLLER_HPP + +#include + +/** + * @class STM32TouchController + * + * @brief This class specializes TouchController Interface. + * + * @sa touchgfx::TouchController + */ + +class STM32TouchController : public touchgfx::TouchController +{ +public: + + STM32TouchController() {} + + /** + * @fn virtual void STM32TouchController::init() = 0; + * + * @brief Initializes touch controller. + * + * Initializes touch controller. + */ + virtual void init(); + + /** + * @fn virtual bool STM32TouchController::sampleTouch(int32_t& x, int32_t& y) = 0; + * + * @brief Checks whether the touch screen is being touched, and if so, what coordinates. + * + * Checks whether the touch screen is being touched, and if so, what coordinates. + * + * @param [out] x The x position of the touch + * @param [out] y The y position of the touch + * + * @return True if a touch has been detected, otherwise false. + */ + virtual bool sampleTouch(int32_t& x, int32_t& y); +}; + +#endif // STM32TOUCHCONTROLLER_HPP + +/* USER CODE END STM32TouchController */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/TouchGFXGPIO.cpp b/TouchGFX/target/TouchGFXGPIO.cpp new file mode 100644 index 0000000..47daeb5 --- /dev/null +++ b/TouchGFX/target/TouchGFXGPIO.cpp @@ -0,0 +1,79 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : TouchGFXGPIO.cpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +#include + +/** + * GPIO_ID Enum, these are used bt TouchGFX framework to signal events. + * + * VSYNC_FREQ, /// Pin is toggled at each VSYNC + * RENDER_TIME, /// Pin is high when frame rendering begins, low when finished + * FRAME_RATE, /// Pin is toggled when the frame buffers are swapped. + * MCU_ACTIVE /// Pin is high when framework is utilizing the MCU. + * + */ + +/* USER CODE BEGIN TouchGFXGPIO.cpp */ + +using namespace touchgfx; + +/* + * Perform configuration of IO pins. + */ +void GPIO::init() +{ + +} + +/* + * Sets a pin high. + */ +void GPIO::set(GPIO_ID id) +{ + +} + +/* + * Sets a pin low. + */ +void GPIO::clear(GPIO_ID id) +{ + +} + +/* + * Toggles a pin. + */ +void GPIO::toggle(GPIO_ID id) +{ + +} + +/* + * Gets the state of a pin. + */ +bool GPIO::get(GPIO_ID id) +{ + return false; +} + +/* USER CODE END TouchGFXGPIO.cpp */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/TouchGFXHAL.cpp b/TouchGFX/target/TouchGFXHAL.cpp new file mode 100644 index 0000000..86e1405 --- /dev/null +++ b/TouchGFX/target/TouchGFXHAL.cpp @@ -0,0 +1,185 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : TouchGFXHAL.cpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +#include + +/* USER CODE BEGIN TouchGFXHAL.cpp */ + +#include +#include "stm32h7xx.h" + +using namespace touchgfx; + +void TouchGFXHAL::initialize() +{ + // Calling parent implementation of initialize(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + // Please note, HAL::initialize() must be called to initialize the framework. + + TouchGFXGeneratedHAL::initialize(); +} +void TouchGFXHAL::taskEntry() +{ + enableLCDControllerInterrupt(); + enableInterrupts(); + + OSWrappers::waitForVSync(); + backPorchExited(); + + // Turning on display after first frame is rendered + HAL_GPIO_WritePin(GPIOK, GPIO_PIN_7, GPIO_PIN_RESET); + /* Assert display enable LCD_DISP_CTRL pin */ + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); + /* Assert back light LCD_BL_CTRL pin */ + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); + + for (;;) + { + OSWrappers::waitForVSync(); + backPorchExited(); + } +} + +/** + * Gets the frame buffer address used by the TFT controller. + * + * @return The address of the frame buffer currently being displayed on the TFT. + */ +uint16_t* TouchGFXHAL::getTFTFrameBuffer() const +{ + // Calling parent implementation of getTFTFrameBuffer(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + return TouchGFXGeneratedHAL::getTFTFrameBuffer(); +} + +/** + * Sets the frame buffer address used by the TFT controller. + * + * @param [in] address New frame buffer address. + */ +void TouchGFXHAL::setTFTFrameBuffer(uint16_t* address) +{ + // Calling parent implementation of setTFTFrameBuffer(uint16_t* address). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::setTFTFrameBuffer(address); +} + +/** + * This function is called whenever the framework has performed a partial draw. + * + * @param rect The area of the screen that has been drawn, expressed in absolute coordinates. + * + * @see flushFrameBuffer(). + */ +void TouchGFXHAL::flushFrameBuffer(const touchgfx::Rect& rect) +{ + // Calling parent implementation of flushFrameBuffer(const touchgfx::Rect& rect). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + // Please note, HAL::flushFrameBuffer(const touchgfx::Rect& rect) must + // be called to notify the touchgfx framework that flush has been performed. + // To calculate he start adress of rect, + // use advanceFrameBufferToRect(uint8_t* fbPtr, const touchgfx::Rect& rect) + // defined in TouchGFXGeneratedHAL.cpp + + TouchGFXGeneratedHAL::flushFrameBuffer(rect); +} + +bool TouchGFXHAL::blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes) +{ + return TouchGFXGeneratedHAL::blockCopy(dest, src, numBytes); +} + +/** + * Configures the interrupts relevant for TouchGFX. This primarily entails setting + * the interrupt priorities for the DMA and LCD interrupts. + */ +void TouchGFXHAL::configureInterrupts() +{ + // Calling parent implementation of configureInterrupts(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::configureInterrupts(); +} + +/** + * Used for enabling interrupts set in configureInterrupts() + */ +void TouchGFXHAL::enableInterrupts() +{ + // Calling parent implementation of enableInterrupts(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::enableInterrupts(); +} + +/** + * Used for disabling interrupts set in configureInterrupts() + */ +void TouchGFXHAL::disableInterrupts() +{ + // Calling parent implementation of disableInterrupts(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::disableInterrupts(); +} + +/** + * Configure the LCD controller to fire interrupts at VSYNC. Called automatically + * once TouchGFX initialization has completed. + */ +void TouchGFXHAL::enableLCDControllerInterrupt() +{ + // Calling parent implementation of enableLCDControllerInterrupt(). + // + // To overwrite the generated implementation, omit call to parent function + // and implemented needed functionality here. + + TouchGFXGeneratedHAL::enableLCDControllerInterrupt(); +} + +bool TouchGFXHAL::beginFrame() +{ + return TouchGFXGeneratedHAL::beginFrame(); +} + +void TouchGFXHAL::endFrame() +{ + TouchGFXGeneratedHAL::endFrame(); +} + +/* USER CODE END TouchGFXHAL.cpp */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/TouchGFXHAL.hpp b/TouchGFX/target/TouchGFXHAL.hpp new file mode 100644 index 0000000..b4db31b --- /dev/null +++ b/TouchGFX/target/TouchGFXHAL.hpp @@ -0,0 +1,172 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : TouchGFXHAL.hpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +/* USER CODE END Header */ +#ifndef TouchGFXHAL_HPP +#define TouchGFXHAL_HPP + +/* USER CODE BEGIN TouchGFXHAL.hpp */ + +#include + +/** + * @class TouchGFXHAL + * + * @brief HAL implementation for TouchGFX. + * + * @sa HAL + */ +class TouchGFXHAL : public TouchGFXGeneratedHAL +{ +public: + /** + * @fn TouchGFXHAL::TouchGFXHAL(touchgfx::DMA_Interface& dma, touchgfx::LCD& display, touchgfx::TouchController& tc, uint16_t width, uint16_t height) : TouchGFXGeneratedHAL(dma, display, tc, width, height) + * + * @brief Constructor. + * + * Constructor. Initializes members. + * + * @param [in,out] dma Reference to DMA interface. + * @param [in,out] display Reference to LCD interface. + * @param [in,out] tc Reference to Touch Controller driver. + * @param width Width of the display. + * @param height Height of the display. + */ + TouchGFXHAL(touchgfx::DMA_Interface& dma, touchgfx::LCD& display, touchgfx::TouchController& tc, uint16_t width, uint16_t height) : TouchGFXGeneratedHAL(dma, display, tc, width, height) + { + } + + void initialize(); + + /* Overwriting default implementation of taskEntry */ + virtual void taskEntry(); + + /** + * @fn virtual void TouchGFXHAL::disableInterrupts(); + * + * @brief Disables the DMA and LCD interrupts. + * + * Disables the DMA and LCD interrupts. + */ + virtual void disableInterrupts(); + + /** + * @fn virtual void TouchGFXHAL::enableInterrupts(); + * + * @brief Enables the DMA and LCD interrupts. + * + * Enables the DMA and LCD interrupts. + */ + virtual void enableInterrupts(); + + /** + * @fn virtual void TouchGFXHAL::configureInterrupts(); + * + * @brief Sets the DMA and LCD interrupt priorities. + * + * Sets the DMA and LCD interrupt priorities. + */ + virtual void configureInterrupts(); + + /** + * @fn virtual void TouchGFXHAL::enableLCDControllerInterrupt(); + * + * @brief Configure the LCD controller to fire interrupts at VSYNC. + * + * Configure the LCD controller to fire interrupts at VSYNC. Called automatically + * once TouchGFX initialization has completed. + */ + virtual void enableLCDControllerInterrupt(); + + virtual bool beginFrame(); + + virtual void endFrame(); + + /** + * @fn virtual void TouchGFXHAL::flushFrameBuffer(); + * + * @brief This function is called whenever the framework has performed a complete draw. + * + * This specialization is only in place to keep compilers happy. Base impl. will call the + * Rect version. + * @see HAL::flushFrameBuffer + */ + virtual void flushFrameBuffer() + { + TouchGFXGeneratedHAL::flushFrameBuffer(); + } + + /** + * @fn virtual void TouchGFXHAL::flushFrameBuffer(const Rect& rect); + * + * @brief This function is called whenever the framework has performed a partial draw. + * + * This function is called whenever the framework has performed a partial draw. + * On the STM32F7, make sure to clean and invalidate the data cache. This is to + * ensure that LTDC sees correct data when transferring to the display. + * + * @param rect The area of the screen that has been drawn, expressed in absolute coordinates. + * + * @see flushFrameBuffer(). + */ + virtual void flushFrameBuffer(const touchgfx::Rect& rect); + + /** + * @fn virtual bool TouchGFXHAL::blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes); + * + * @brief This function performs a platform-specific memcpy. + * + * This function performs a platform-specific memcpy, if supported by the hardware. + * + * @param [out] dest Pointer to destination memory. + * @param [in] src Pointer to source memory. + * @param numBytes Number of bytes to copy. + * + * @return true if the copy succeeded, false if copy was not performed. + */ + virtual bool blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes); + +protected: + /** + * @fn virtual uint16_t* TouchGFXHAL::getTFTFrameBuffer() const; + * + * @brief Gets the frame buffer address used by the TFT controller. + * + * Gets the frame buffer address used by the TFT controller. + * + * @return The address of the frame buffer currently being displayed on the TFT. + */ + virtual uint16_t* getTFTFrameBuffer() const; + + /** + * @fn virtual void TouchGFXHAL::setTFTFrameBuffer(uint16_t* adr); + * + * @brief Sets the frame buffer address used by the TFT controller. + * + * Sets the frame buffer address used by the TFT controller. + * + * @param [in,out] adr New frame buffer address. + */ + virtual void setTFTFrameBuffer(uint16_t* adr); +}; + +/* USER CODE END TouchGFXHAL.hpp */ + +#endif // TouchGFXHAL_HPP + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/generated/OSWrappers.cpp b/TouchGFX/target/generated/OSWrappers.cpp new file mode 100644 index 0000000..e21a3ee --- /dev/null +++ b/TouchGFX/target/generated/OSWrappers.cpp @@ -0,0 +1,245 @@ +/** + ****************************************************************************** + * File Name : OSWrappers.cpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. Please, do not edit! + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +#include +#include +#include + +#include "stm32h7xx.h" + +#include "tx_api.h" +#include "tx_byte_pool.h" + +// tx_thread.h is not C++ compatible, declare used symbols here as externals +extern "C" volatile UINT _tx_thread_preempt_disable; +extern "C" VOID _tx_thread_system_preempt_check(VOID); + +#define OSWRAPPER_BYTE_POOL_SIZE TX_BYTE_POOL_MIN +#define OSWRAPPER_QUEUE_SIZE sizeof(ULONG) + +static uint8_t oswrapper_pool_mem[OSWRAPPER_BYTE_POOL_SIZE]; +static TX_BYTE_POOL oswrapper_byte_pool; +static TX_SEMAPHORE frame_buffer_sem = { 0 }; +static TX_QUEUE vsync_q = { 0 }; + +// Just a dummy message to insert in the VSYNC queue. +static ULONG dummy_msg = 0x5A5A5A5A; + +using namespace touchgfx; + +/* + * Initialize frame buffer semaphore and queue/mutex for VSYNC signal. + */ +void OSWrappers::initialize() +{ + CHAR* pointer; + + /* Create a byte memory pool from which to allocate the thread stacks. */ + if (tx_byte_pool_create(&oswrapper_byte_pool, (CHAR*) "OSWrapper Byte Pool", oswrapper_pool_mem, + OSWRAPPER_BYTE_POOL_SIZE) != TX_SUCCESS) + { + assert(0 && "Failed to create OSWrapper Pool memory!"); + } + + /* Allocate the vsync_q. */ + if (tx_byte_allocate(&oswrapper_byte_pool, (VOID**) &pointer, + OSWRAPPER_QUEUE_SIZE, TX_NO_WAIT) != TX_SUCCESS) + { + assert(0 && "Failed to allocate memory for the Vsync Message Queue!"); + } + + // Create a queue of length 1 + if (tx_queue_create(&vsync_q, (CHAR*) "Vsync Message Queue", TX_1_ULONG, + pointer, OSWRAPPER_QUEUE_SIZE) != TX_SUCCESS) + { + assert(0 && "Failed to create Vsync Message Queue!"); + } + + // Create the Framebuffer Semaphore (Binary) + if (tx_semaphore_create(&frame_buffer_sem, (CHAR*) "FrameBuffer Semaphore", 1) != TX_SUCCESS) + { + assert(0 && "Failed to create FrameBuffer Semaphore!"); + } +} + +/* + * Take the frame buffer semaphore. Blocks until semaphore is available. + */ +void OSWrappers::takeFrameBufferSemaphore() +{ + if (tx_semaphore_get(&frame_buffer_sem, TX_WAIT_FOREVER) != TX_SUCCESS) + { + assert(0 && "Failed to get FrameBuffer Semaphore!"); + } +} + +/* + * Release the frame buffer semaphore. + */ +void OSWrappers::giveFrameBufferSemaphore() +{ + if (!frame_buffer_sem.tx_semaphore_count) + { + if (tx_semaphore_put(&frame_buffer_sem) != TX_SUCCESS) + { + assert(0 && "Failed to put FrameBuffer Semaphore!"); + } + } +} + +/* + * Attempt to obtain the frame buffer semaphore. If semaphore is not available, do + * nothing. + * + * Note must return immediately! This function does not care who has the taken the semaphore, + * it only serves to make sure that the semaphore is taken by someone. + */ +void OSWrappers::tryTakeFrameBufferSemaphore() +{ + if (tx_semaphore_get(&frame_buffer_sem, TX_NO_WAIT) != TX_SUCCESS) + { + // Typically we should inform the requester about failing to get this semaphore + // Maybe we should update the prototype of this method to return the result of the try + // assert(0 && "Failed to get FrameBuffer Semaphore!"); + } +} + +/* + * Release the frame buffer semaphore in a way that is safe in interrupt context. Called + * from ISR. + * + * Release the frame buffer semaphore in a way that is safe in interrupt context. + * Called from ISR. + */ +void OSWrappers::giveFrameBufferSemaphoreFromISR() +{ + TX_INTERRUPT_SAVE_AREA + TX_DISABLE; + _tx_thread_preempt_disable++; + if (!frame_buffer_sem.tx_semaphore_count) + { + if (tx_semaphore_put(&frame_buffer_sem) != TX_SUCCESS) + { + assert(0 && "Failed to put FrameBuffer Semaphore!"); + } + } + _tx_thread_preempt_disable--; + TX_RESTORE; + _tx_thread_system_preempt_check(); +} + +/* + * Signal that a VSYNC has occurred. Should make the vsync queue/mutex available. + * + * Note This function is called from an ISR, and should (depending on OS) trigger a + * scheduling. + */ +void OSWrappers::signalVSync() +{ + UINT ret; + + // Send the message only if the queue is empty. + // This call is from ISR, so no need to re-send + // the message if not yet consumed by threads + if (vsync_q.tx_queue_enqueued == 0) + { + // This is supposed to be called from Vsync Interrupt Handler + // So wait_option should be equal to TX_NO_WAIT + ret = tx_queue_send(&vsync_q, &dummy_msg, TX_NO_WAIT); + if (ret != TX_SUCCESS) + { + assert(0 && "Failed to Signal Vsync!"); + } + } +} + +/* + * Signal that the rendering of the frame has completed. Used by + * some systems to avoid using any previous vsync. + */ +void OSWrappers::signalRenderingDone() +{ + +} + +/* + * This function blocks until a VSYNC occurs. + * + * Note This function must first clear the mutex/queue and then wait for the next one to + * occur. + */ +void OSWrappers::waitForVSync() +{ + UINT ret; + + // First make sure the queue is empty, by trying to remove an element with 0 timeout. + ret = tx_queue_receive(&vsync_q, &dummy_msg, TX_NO_WAIT); + + if ((ret == TX_SUCCESS) || (ret == TX_QUEUE_EMPTY)) + { + // Then, wait for next VSYNC to occur. + ret = tx_queue_receive(&vsync_q, &dummy_msg, TX_WAIT_FOREVER); + } + + if (ret != TX_SUCCESS) + { + assert(0 && "Failed to Wait for Vsync!"); + } +} + +/* + * A function that causes executing task to sleep for a number of milliseconds. + * + * A function that causes executing task to sleep for a number of milliseconds. + * This function is OPTIONAL. It is only used by the TouchGFX in the case of + * a specific frame refresh strategy (REFRESH_STRATEGY_OPTIM_SINGLE_BUFFER_TFT_CTRL). + * Due to backwards compatibility, in order for this function to be useable by the HAL + * the function must be explicitly registered: + * hal.registerTaskDelayFunction(&OSWrappers::taskDelay) + * + * see HAL::setFrameRefreshStrategy(FrameRefreshStrategy s) + * see HAL::registerTaskDelayFunction(void (*delayF)(uint16_t)) + */ +void OSWrappers::taskDelay(uint16_t ms) +{ + tx_thread_sleep(ms); +} + +/** + * A function that causes the executing task to yield control to + * another thread. This function is used by the framework when it + * is necessary to wait a little before continuing (e.g. drawing). + * + * The implementation should typically request the operating + * system to change to another task of similar priority. When + * running without an operating system, the implementation can run + * a very short task and return. + */ +void OSWrappers::taskYield() +{ + /* Check if this API is called from Interrupt Service Routines */ + if (__get_IPSR() == 0U) + { + /* Call the tx_thread_relinquish to relinquishes processor control to + other ready-to-run threads at the same or higher priority. */ + tx_thread_relinquish(); + } +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/TouchGFX/target/generated/STM32DMA.cpp b/TouchGFX/target/generated/STM32DMA.cpp new file mode 100644 index 0000000..68267f1 --- /dev/null +++ b/TouchGFX/target/generated/STM32DMA.cpp @@ -0,0 +1,389 @@ + +/** + ****************************************************************************** + * File Name : STM32DMA.cpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. Please, do not edit! + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +#include "stm32h7xx_hal.h" +#include "stm32h7xx_hal_dma2d.h" +#include +#include +#include +#include +#include +#include + +/* Makes touchgfx specific types and variables visible to this file */ +using namespace touchgfx; + +typedef struct +{ + const uint16_t format; + const uint16_t size; + const uint32_t* const data; +} clutData_t; + +extern "C" DMA2D_HandleTypeDef hdma2d; + +extern "C" { + static void DMA2D_XferCpltCallback(DMA2D_HandleTypeDef* handle) + { + (void)handle; // Unused argument + HAL::getInstance()->signalDMAInterrupt(); + } +} + +STM32DMA::STM32DMA() + : DMA_Interface(dma_queue), dma_queue(queue_storage, sizeof(queue_storage) / sizeof(queue_storage[0])) +{ +} + +STM32DMA::~STM32DMA() +{ + /* Disable DMA2D global Interrupt */ + NVIC_DisableIRQ(DMA2D_IRQn); +} + +void STM32DMA::initialize() +{ + /* Ensure DMA2D Clock is enabled */ + __HAL_RCC_DMA2D_CLK_ENABLE(); + __HAL_RCC_DMA2D_FORCE_RESET(); + __HAL_RCC_DMA2D_RELEASE_RESET(); + + /* Add transfer complete callback function */ + hdma2d.XferCpltCallback = DMA2D_XferCpltCallback; + + /* Enable DMA2D global Interrupt */ + NVIC_EnableIRQ(DMA2D_IRQn); +} + +inline uint32_t STM32DMA::getChromARTInputFormat(Bitmap::BitmapFormat format) +{ + // Default color mode set to ARGB8888 + uint32_t dma2dColorMode = DMA2D_INPUT_ARGB8888; + + switch (format) + { + case Bitmap::ARGB8888: /* DMA2D input mode set to 32bit ARGB */ + dma2dColorMode = DMA2D_INPUT_ARGB8888; + break; + case Bitmap::RGB888: /* DMA2D input mode set to 24bit RGB */ + dma2dColorMode = DMA2D_INPUT_RGB888; + break; + case Bitmap::RGB565: /* DMA2D input mode set to 16bit RGB */ + dma2dColorMode = DMA2D_INPUT_RGB565; + break; + case Bitmap::ARGB2222: /* Fall through */ + case Bitmap::ABGR2222: /* Fall through */ + case Bitmap::RGBA2222: /* Fall through */ + case Bitmap::BGRA2222: /* Fall through */ + case Bitmap::L8: /* DMA2D input mode set to 8bit Color Look up table*/ + dma2dColorMode = DMA2D_INPUT_L8; + break; + case Bitmap::BW: /* Fall through */ + case Bitmap::BW_RLE: /* Fall through */ + case Bitmap::GRAY4: /* Fall through */ + case Bitmap::GRAY2: /* Fall through */ + default: /* Unsupported input format for DMA2D */ + assert(0 && "Unsupported Format!"); + break; + } + + return dma2dColorMode; +} + +inline uint32_t STM32DMA::getChromARTOutputFormat(Bitmap::BitmapFormat format) +{ + // Default color mode set to ARGB8888 + uint32_t dma2dColorMode = DMA2D_OUTPUT_ARGB8888; + + switch (format) + { + case Bitmap::ARGB8888: /* DMA2D output mode set to 32bit ARGB */ + dma2dColorMode = DMA2D_OUTPUT_ARGB8888; + break; + case Bitmap::RGB888: /* Fall through */ + case Bitmap::ARGB2222: /* Fall through */ + case Bitmap::ABGR2222: /* Fall through */ + case Bitmap::RGBA2222: /* Fall through */ + case Bitmap::BGRA2222: /* DMA2D output mode set to 24bit RGB */ + dma2dColorMode = DMA2D_OUTPUT_RGB888; + break; + case Bitmap::RGB565: /* DMA2D output mode set to 16bit RGB */ + dma2dColorMode = DMA2D_OUTPUT_RGB565; + break; + case Bitmap::L8: /* Fall through */ + case Bitmap::BW: /* Fall through */ + case Bitmap::BW_RLE: /* Fall through */ + case Bitmap::GRAY4: /* Fall through */ + case Bitmap::GRAY2: /* Fall through */ + default: /* Unsupported output format for DMA2D */ + assert(0 && "Unsupported Format!"); + break; + } + + return dma2dColorMode; +} + +BlitOperations STM32DMA::getBlitCaps() +{ + return static_cast(BLIT_OP_FILL + | BLIT_OP_FILL_WITH_ALPHA + | BLIT_OP_COPY + | BLIT_OP_COPY_L8 + | BLIT_OP_COPY_WITH_ALPHA + | BLIT_OP_COPY_ARGB8888 + | BLIT_OP_COPY_ARGB8888_WITH_ALPHA + | BLIT_OP_COPY_A4 + | BLIT_OP_COPY_A8); +} + +/* + * void STM32DMA::setupDataCopy(const BlitOp& blitOp) handles blit operation of + * BLIT_OP_COPY + * BLIT_OP_COPY_L8 + * BLIT_OP_COPY_WITH_ALPHA + * BLIT_OP_COPY_ARGB8888 + * BLIT_OP_COPY_ARGB8888_WITH_ALPHA + * BLIT_OP_COPY_A4 + * BLIT_OP_COPY_A8 + */ +void STM32DMA::setupDataCopy(const BlitOp& blitOp) +{ + uint32_t dma2dForegroundColorMode = getChromARTInputFormat(static_cast(blitOp.srcFormat)); + uint32_t dma2dBackgroundColorMode = getChromARTInputFormat(static_cast(blitOp.dstFormat)); + uint32_t dma2dOutputColorMode = getChromARTOutputFormat(static_cast(blitOp.dstFormat)); + + /* DMA2D OOR register configuration ------------------------------------------*/ + WRITE_REG(DMA2D->OOR, blitOp.dstLoopStride - blitOp.nSteps); + + /* DMA2D BGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->BGOR, blitOp.dstLoopStride - blitOp.nSteps); + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGOR, blitOp.srcLoopStride - blitOp.nSteps); + + /* DMA2D OPFCCR register configuration ---------------------------------------*/ + WRITE_REG(DMA2D->OPFCCR, dma2dOutputColorMode); + + /* Configure DMA2D data size */ + WRITE_REG(DMA2D->NLR, (blitOp.nLoops | (blitOp.nSteps << DMA2D_NLR_PL_Pos))); + + /* Configure DMA2D destination address */ + WRITE_REG(DMA2D->OMAR, reinterpret_cast(blitOp.pDst)); + + /* Configure DMA2D source address */ + WRITE_REG(DMA2D->FGMAR, reinterpret_cast(blitOp.pSrc)); + + switch (blitOp.operation) + { + case BLIT_OP_COPY_A4: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, DMA2D_INPUT_A4 | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + + /* set DMA2D foreground color */ + WRITE_REG(DMA2D->FGCOLR, blitOp.color); + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + break; + case BLIT_OP_COPY_A8: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, DMA2D_INPUT_A8 | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + + /* set DMA2D foreground color */ + WRITE_REG(DMA2D->FGCOLR, blitOp.color); + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + break; + case BLIT_OP_COPY_L8: + { + const clutData_t* const palette = reinterpret_cast(blitOp.pClut); + bool blend = true; + + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + + /* Write foreground CLUT memory address */ + WRITE_REG(DMA2D->FGCMAR, reinterpret_cast(&palette->data)); + + switch ((Bitmap::ClutFormat)palette->format) + { + case Bitmap::CLUT_FORMAT_L8_ARGB8888: + /* Write foreground CLUT size and CLUT color mode */ + MODIFY_REG(DMA2D->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), (((palette->size - 1) << DMA2D_FGPFCCR_CS_Pos) | (DMA2D_CCM_ARGB8888 << DMA2D_FGPFCCR_CCM_Pos))); + break; + case Bitmap::CLUT_FORMAT_L8_RGB888: + if(blitOp.alpha == 255) + { + blend = false; + } + MODIFY_REG(DMA2D->FGPFCCR, (DMA2D_FGPFCCR_CS | DMA2D_FGPFCCR_CCM), (((palette->size - 1) << DMA2D_FGPFCCR_CS_Pos) | (DMA2D_CCM_RGB888 << DMA2D_FGPFCCR_CCM_Pos))); + break; + case Bitmap::CLUT_FORMAT_L8_RGB565: + default: + assert(0 && "Unsupported format"); + break; + } + + /* Enable the CLUT loading for the foreground */ + SET_BIT(DMA2D->FGPFCCR, DMA2D_FGPFCCR_START); + + while ((READ_REG(DMA2D->FGPFCCR) & DMA2D_FGPFCCR_START) != 0U) + { + } + DMA2D->IFCR = (DMA2D_FLAG_CTC); + + /* Set DMA2D mode */ + if(blend) + { + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + } + else + { + WRITE_REG(DMA2D->CR, DMA2D_M2M_PFC | DMA2D_IT_TC | DMA2D_CR_START); + } + } + break; + case BLIT_OP_COPY_WITH_ALPHA: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + break; + case BLIT_OP_COPY_ARGB8888: + case BLIT_OP_COPY_ARGB8888_WITH_ALPHA: + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dBackgroundColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + + /* Set DMA2D mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_BLEND | DMA2D_IT_TC | DMA2D_CR_START); + break; + default: /* BLIT_OP_COPY */ + /* Set DMA2D color mode and alpha mode */ + WRITE_REG(DMA2D->FGPFCCR, dma2dForegroundColorMode | (DMA2D_COMBINE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | (blitOp.alpha << 24)); + + /* Perform pixel-format-conversion (PFC) If Bitmap format is not same format as framebuffer format */ + if (blitOp.srcFormat != blitOp.dstFormat) + { + /* Start DMA2D : PFC Mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M_PFC | DMA2D_IT_TC | DMA2D_CR_START); + } + else + { + /* Start DMA2D : M2M Mode */ + WRITE_REG(DMA2D->CR, DMA2D_M2M | DMA2D_IT_TC | DMA2D_CR_START); + } + + break; + } +} + +/* + * void STM32DMA::setupDataFill(const BlitOp& blitOp) handles blit operation of + * BLIT_OP_FILL + * BLIT_OP_FILL_WITH_ALPHA + */ +void STM32DMA::setupDataFill(const BlitOp& blitOp) +{ + uint32_t dma2dOutputColorMode = getChromARTOutputFormat(static_cast(blitOp.dstFormat)); + + /* DMA2D OPFCCR register configuration ---------------------------------------*/ + WRITE_REG(DMA2D->OPFCCR, dma2dOutputColorMode); + + /* Configure DMA2D data size */ + WRITE_REG(DMA2D->NLR, (blitOp.nLoops | (blitOp.nSteps << DMA2D_NLR_PL_Pos))); + + /* Configure DMA2D destination address */ + WRITE_REG(DMA2D->OMAR, reinterpret_cast(blitOp.pDst)); + + /* DMA2D OOR register configuration ------------------------------------------*/ + WRITE_REG(DMA2D->OOR, blitOp.dstLoopStride - blitOp.nSteps); + + if (blitOp.operation == BLIT_OP_FILL_WITH_ALPHA) + { + /* DMA2D BGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->BGOR, blitOp.dstLoopStride - blitOp.nSteps); + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGOR, blitOp.dstLoopStride - blitOp.nSteps); + + /* Write DMA2D BGPFCCR register */ + WRITE_REG(DMA2D->BGPFCCR, dma2dOutputColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* Write DMA2D FGPFCCR register */ + WRITE_REG(DMA2D->FGPFCCR, DMA2D_INPUT_A8 | (DMA2D_REPLACE_ALPHA << DMA2D_BGPFCCR_AM_Pos) | ((blitOp.alpha << 24) & DMA2D_BGPFCCR_ALPHA)); + + /* DMA2D FGCOLR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGCOLR, blitOp.color); + + /* Configure DMA2D Stream source2 address */ + WRITE_REG(DMA2D->BGMAR, reinterpret_cast(blitOp.pDst)); + + /* Configure DMA2D source address */ + WRITE_REG(DMA2D->FGMAR, reinterpret_cast(blitOp.pDst)); + + /* Enable the Peripheral and Enable the transfer complete interrupt */ + WRITE_REG(DMA2D->CR, (DMA2D_IT_TC | DMA2D_CR_START | DMA2D_M2M_BLEND)); + } + else + { + /* Write DMA2D FGPFCCR register */ + WRITE_REG(DMA2D->FGPFCCR, dma2dOutputColorMode | (DMA2D_NO_MODIF_ALPHA << DMA2D_BGPFCCR_AM_Pos)); + + /* DMA2D FGOR register configuration -------------------------------------*/ + WRITE_REG(DMA2D->FGOR, 0); + + // set color + WRITE_REG(DMA2D->OCOLR, blitOp.color); + + /* Enable the Peripheral and Enable the transfer complete interrupt */ + WRITE_REG(DMA2D->CR, (DMA2D_IT_TC | DMA2D_CR_START | DMA2D_R2M)); + } +} +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/generated/STM32DMA.hpp b/TouchGFX/target/generated/STM32DMA.hpp new file mode 100644 index 0000000..2340a56 --- /dev/null +++ b/TouchGFX/target/generated/STM32DMA.hpp @@ -0,0 +1,165 @@ +/** + ****************************************************************************** + * File Name : STM32DMA.hpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. Please, do not edit! + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +#ifndef STM32DMA_HPP +#define STM32DMA_HPP + +#include +#include + +/** + * @class STM32DMA + * + * @brief This class specializes DMA_Interface for the STM32 processors. + * + * @sa touchgfx::DMA_Interface + */ +class STM32DMA : public touchgfx::DMA_Interface +{ + /** + * @typedef touchgfx::DMA_Interface Base + * + * @brief Defines an alias representing the base. + * + Defines an alias representing the base. + */ + typedef touchgfx::DMA_Interface Base; + +public: + /** + * @fn STM32DMA::STM32DMA(); + * + * @brief Default constructor. + * + * Default constructor. + */ + STM32DMA(); + + /** + * @fn STM32DMA::~STM32DMA(); + * + * @brief Destructor. + * + * Destructor. + */ + virtual ~STM32DMA(); + + /** + * @fn DMAType touchgfx::STM32DMA::getDMAType() + * + * @brief Function for obtaining the DMA type of the concrete DMA_Interface implementation. + * + * Function for obtaining the DMA type of the concrete DMA_Interface implementation. + * As default, will return DMA_TYPE_CHROMART type value. + * + * @return a DMAType value of the concrete DMA_Interface implementation. + */ + virtual touchgfx::DMAType getDMAType(void) + { + return touchgfx::DMA_TYPE_CHROMART; + } + + /** + * @fn touchgfx::BlitOperations STM32DMA::getBlitCaps(); + * + * @brief Gets the blit capabilities. + * + * Gets the blit capabilities. + * + * This DMA supports a range of blit caps: BLIT_OP_COPY, BLIT_OP_COPY_ARGB8888, + * BLIT_OP_COPY_ARGB8888_WITH_ALPHA, BLIT_OP_COPY_A4, BLIT_OP_COPY_A8. + * + * + * @return Currently supported blitcaps. + */ + virtual touchgfx::BlitOperations getBlitCaps(); + + /** + * @fn void STM32DMA::initialize(); + * + * @brief Perform hardware specific initialization. + * + * Perform hardware specific initialization. + */ + virtual void initialize(); + + /** + * @fn void STM32DMA::signalDMAInterrupt() + * + * @brief Raises a DMA interrupt signal. + * + * Raises a DMA interrupt signal. + */ + virtual void signalDMAInterrupt() + { + executeCompleted(); + } + +protected: + /** + * @fn virtual void STM32DMA::setupDataCopy(const touchgfx::BlitOp& blitOp); + * + * @brief Configures the DMA for copying data to the frame buffer. + * + * Configures the DMA for copying data to the frame buffer. + * + * @param blitOp Details on the copy to perform. + */ + virtual void setupDataCopy(const touchgfx::BlitOp& blitOp); + + /** + * @fn virtual void STM32DMA::setupDataFill(const touchgfx::BlitOp& blitOp); + * + * @brief Configures the DMA for "filling" the frame-buffer with a single color. + * + * Configures the DMA for "filling" the frame-buffer with a single color. + * + * @param blitOp Details on the "fill" to perform. + */ + virtual void setupDataFill(const touchgfx::BlitOp& blitOp); + +private: + touchgfx::LockFreeDMA_Queue dma_queue; + touchgfx::BlitOp queue_storage[96]; + + /** + * @fn void STM32DMA::getChromARTInputFormat() + * + * @brief Convert Bitmap format to ChromART Input format. + * + * @param format Bitmap format. + * + * @return ChromART Input format. + */ + + inline uint32_t getChromARTInputFormat(touchgfx::Bitmap::BitmapFormat format); + + /** + * @fn void STM32DMA::getChromARTOutputFormat() + * + * @brief Convert Bitmap format to ChromART Output format. + * + * @param format Bitmap format. + * + * @return ChromART Output format. + */ + inline uint32_t getChromARTOutputFormat(touchgfx::Bitmap::BitmapFormat format); +}; + +#endif // STM32DMA_HPP +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/generated/TouchGFXConfiguration.cpp b/TouchGFX/target/generated/TouchGFXConfiguration.cpp new file mode 100644 index 0000000..bc60d49 --- /dev/null +++ b/TouchGFX/target/generated/TouchGFXConfiguration.cpp @@ -0,0 +1,76 @@ +/* USER CODE BEGIN Header */ +/** +****************************************************************************** +* File Name : TouchGFXConfiguration.cpp +****************************************************************************** +* This file is generated by TouchGFX Generator 4.19.0. +****************************************************************************** +* @attention +* +* Copyright (c) 2022 STMicroelectronics. +* All rights reserved. +* +* This software is licensed under terms that can be found in the LICENSE file +* in the root directory of this software component. +* If no LICENSE file comes with this software, it is provided AS-IS. +* +****************************************************************************** +*/ +/* USER CODE END Header */ +#include +#include +#include +#include +#include +#include +#include +#include +#include + +extern "C" void touchgfx_init(); +extern "C" void touchgfx_taskEntry(); +extern "C" void touchgfx_components_init(); + +static STM32TouchController tc; +static STM32DMA dma; +static LCD24bpp display; +static ApplicationFontProvider fontProvider; +static Texts texts; +static TouchGFXHAL hal(dma, display, tc, 480, 272); + +void touchgfx_init() +{ + Bitmap::registerBitmapDatabase(BitmapDatabase::getInstance(), BitmapDatabase::getInstanceSize()); + TypedText::registerTexts(&texts); + Texts::setLanguage(0); + + FontManager::setFontProvider(&fontProvider); + + FrontendHeap& heap = FrontendHeap::getInstance(); + /* + * we need to obtain the reference above to initialize the frontend heap. + */ + (void)heap; + + /* + * Initialize TouchGFX + */ + hal.initialize(); +} + +void touchgfx_components_init() +{ +} + +void touchgfx_taskEntry() +{ + /* + * Main event loop. Will wait for VSYNC signal, and then process next frame. Call + * this function from your GUI task. + * + * Note This function never returns + */ + hal.taskEntry(); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp b/TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp new file mode 100644 index 0000000..dd61b52 --- /dev/null +++ b/TouchGFX/target/generated/TouchGFXGeneratedHAL.cpp @@ -0,0 +1,177 @@ +/** + ****************************************************************************** + * File Name : TouchGFXGeneratedHAL.cpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. Please, do not edit! + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +#include +#include +#include +#include + +#include "stm32h7xx.h" +#include "stm32h7xx_hal_ltdc.h" + +using namespace touchgfx; + +namespace +{ + // Use the section "TouchGFX_Framebuffer" in the linker script to specify the placement of the buffer + LOCATION_PRAGMA("TouchGFX_Framebuffer") + uint32_t frameBuf[(480 * 272 * 3 + 3) / 4 * 2] LOCATION_ATTRIBUTE("TouchGFX_Framebuffer"); + static volatile bool refreshRequested = false; + static uint16_t lcd_int_active_line; + static uint16_t lcd_int_porch_line; +} + +void TouchGFXGeneratedHAL::initialize() +{ + HAL::initialize(); + registerEventListener(*(Application::getInstance())); + setFrameBufferStartAddresses((void*)frameBuf, (void*)(frameBuf + sizeof(frameBuf) / (sizeof(uint32_t) * 2)), (void*)0); +} + +void TouchGFXGeneratedHAL::configureInterrupts() +{ + NVIC_SetPriority(DMA2D_IRQn, 9); + NVIC_SetPriority(LTDC_IRQn, 9); +} + +void TouchGFXGeneratedHAL::enableInterrupts() +{ + NVIC_EnableIRQ(DMA2D_IRQn); + NVIC_EnableIRQ(LTDC_IRQn); +} + +void TouchGFXGeneratedHAL::disableInterrupts() +{ + NVIC_DisableIRQ(DMA2D_IRQn); + NVIC_DisableIRQ(LTDC_IRQn); +} + +void TouchGFXGeneratedHAL::enableLCDControllerInterrupt() +{ + lcd_int_active_line = (LTDC->BPCR & 0x7FF) - 1; + lcd_int_porch_line = (LTDC->AWCR & 0x7FF) - 1; + + /* Sets the Line Interrupt position */ + LTDC->LIPCR = lcd_int_active_line; + /* Line Interrupt Enable */ + LTDC->IER |= LTDC_IER_LIE; +} + +bool TouchGFXGeneratedHAL::beginFrame() +{ + return HAL::beginFrame(); +} + +void TouchGFXGeneratedHAL::endFrame() +{ + if (frameBufferUpdatedThisFrame) + { + refreshRequested = true; + } + HAL::endFrame(); +} + +uint16_t* TouchGFXGeneratedHAL::getTFTFrameBuffer() const +{ + return (uint16_t*)LTDC_Layer1->CFBAR; +} + +void TouchGFXGeneratedHAL::setTFTFrameBuffer(uint16_t* adr) +{ + LTDC_Layer1->CFBAR = (uint32_t)adr; + + /* Reload immediate */ + LTDC->SRCR = (uint32_t)LTDC_SRCR_IMR; +} + +void TouchGFXGeneratedHAL::flushFrameBuffer(const touchgfx::Rect& rect) +{ + HAL::flushFrameBuffer(rect); + // If the framebuffer is placed in Write Through cached memory (e.g. SRAM) then + // the DCache must be flushed prior to DMA2D accessing it. That's done + // using the function SCB_CleanInvalidateDCache(). Remember to enable "CPU Cache" in the + // "System Core" settings for "Cortex M7" in CubeMX in order for this function call to work. + if (SCB->CCR & SCB_CCR_DC_Msk) + { + SCB_CleanInvalidateDCache(); + } +} + +bool TouchGFXGeneratedHAL::blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes) +{ + return HAL::blockCopy(dest, src, numBytes); +} + +void TouchGFXGeneratedHAL::InvalidateCache() +{ + // If the framebuffer is placed in Write Through cached memory (e.g. SRAM) then + // the DCache must be flushed prior to DMA2D accessing it. That's done + // using the function SCB_CleanInvalidateDCache(). Remember to enable "CPU Cache" in the + // "System Core" settings for "Cortex M7" in CubeMX in order for this function call to work. + if (SCB->CCR & SCB_CCR_DC_Msk) + { + SCB_CleanInvalidateDCache(); + } +} + +void TouchGFXGeneratedHAL::FlushCache() +{ + // If the framebuffer is placed in Write Through cached memory (e.g. SRAM) then + // the DCache must be flushed prior to DMA2D accessing it. That's done + // using the function SCB_CleanInvalidateDCache(). Remember to enable "CPU Cache" in the + // "System Core" settings for "Cortex M7" in CubeMX in order for this function call to work. + if (SCB->CCR & SCB_CCR_DC_Msk) + { + SCB_CleanInvalidateDCache(); + } +} + +extern "C" +{ + void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef* hltdc) + { + if (!HAL::getInstance()) + { + return; + } + + if (LTDC->LIPCR == lcd_int_active_line) + { + //entering active area + HAL_LTDC_ProgramLineEvent(hltdc, lcd_int_porch_line); + HAL::getInstance()->vSync(); + OSWrappers::signalVSync(); + + // Swap frame buffers immediately instead of waiting for the task to be scheduled in. + // Note: task will also swap when it wakes up, but that operation is guarded and will not have + // any effect if already swapped. + HAL::getInstance()->swapFrameBuffers(); + GPIO::set(GPIO::VSYNC_FREQ); + } + else + { + //exiting active area + HAL_LTDC_ProgramLineEvent(hltdc, lcd_int_active_line); + + // Signal to the framework that display update has finished. + HAL::getInstance()->frontPorchEntered(); + GPIO::clear(GPIO::VSYNC_FREQ); + } + } +} +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp b/TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp new file mode 100644 index 0000000..d881cf2 --- /dev/null +++ b/TouchGFX/target/generated/TouchGFXGeneratedHAL.hpp @@ -0,0 +1,190 @@ +/** + ****************************************************************************** + * File Name : TouchGFXGeneratedHAL.hpp + ****************************************************************************** + * This file is generated by TouchGFX Generator 4.19.0. Please, do not edit! + ****************************************************************************** + * @attention + * + * Copyright (c) 2022 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ +#ifndef TouchGFXGeneratedHAL_HPP +#define TouchGFXGeneratedHAL_HPP + +#include + +/** + * @class TouchGFXGeneratedHAL + * + * @brief HAL implementation for TouchGFXGenerated. + * + * @sa HAL + */ +class TouchGFXGeneratedHAL : public touchgfx::HAL +{ +public: + /** + * @fn TouchGFXGeneratedHAL::TouchGFXGeneratedHAL(touchgfx::DMA_Interface& dma, touchgfx::LCD& display, touchgfx::TouchController& tc, uint16_t width, uint16_t height) : touchgfx::HAL(dma, display, tc, width, height) + * + * @brief Constructor. + * + * Constructor. Initializes members. + * + * @param [in,out] dma Reference to DMA interface. + * @param [in,out] display Reference to LCD interface. + * @param [in,out] tc Reference to Touch Controller driver. + * @param width Width of the display. + * @param height Height of the display. + */ + TouchGFXGeneratedHAL(touchgfx::DMA_Interface& dma, touchgfx::LCD& display, touchgfx::TouchController& tc, uint16_t width, uint16_t height) : + touchgfx::HAL(dma, display, tc, width, height) + { + } + + /** + * @fn void TouchGFXGeneratedHAL::initialize(); + * + * @brief This function is responsible for initializing the entire framework. + * + * This function is responsible for initializing the entire framework. + */ + void initialize(); + + /** + * @fn virtual void TouchGFXGeneratedHAL::configureInterrupts(); + * + * @brief Sets the DMA and LCD interrupt priorities. + * + * Sets the DMA and LCD interrupt priorities. + */ + virtual void configureInterrupts(); + + /** + * @fn virtual void TouchGFXGeneratedHAL::enableInterrupts(); + * + * @brief Enables the DMA and LCD interrupts. + * + * Enables the DMA and LCD interrupts. + */ + virtual void enableInterrupts(); + + /** + * @fn virtual void TouchGFXGeneratedHAL::disableInterrupts(); + * + * @brief Disables the DMA and LCD interrupts. + * + * Disables the DMA and LCD interrupts. + */ + virtual void disableInterrupts(); + + /** + * @fn virtual void TouchGFXGeneratedHAL::enableLCDControllerInterrupt(); + * + * @brief Configure the LCD controller to fire interrupts at VSYNC. + * + * Configure the LCD controller to fire interrupts at VSYNC. Called automatically + * once TouchGFX initialization has completed. + */ + virtual void enableLCDControllerInterrupt(); + + /** + * @fn virtual void TouchGFXGeneratedHAL::flushFrameBuffer(); + * + * @brief This function is called whenever the framework has performed a complete draw. + * + * This specialization is only in place to keep compilers happy. Base impl. will call the + * Rect version. + * @see HAL::flushFrameBuffer + */ + virtual void flushFrameBuffer() + { + HAL::flushFrameBuffer(); + } + + /** + * @fn virtual void TouchGFXGeneratedHAL::flushFrameBuffer(const touchgfx::Rect& rect); + * + * @brief This function is called whenever the framework has performed a partial draw. + * + * This function is called whenever the framework has performed a partial draw. + * On the STM32F7, make sure to clean and invalidate the data cache. This is to + * ensure that LTDC sees correct data when transferring to the display. + * + * @param rect The area of the screen that has been drawn, expressed in absolute coordinates. + * + * @see flushFrameBuffer(). + */ + virtual void flushFrameBuffer(const touchgfx::Rect& rect); + + /** + * + * @fn virtual void TouchGFXGeneratedHAL::blockCopy(); + * + * This function performs a platform-specific memcpy, if supported by the hardware. + * + * @param [out] dest Pointer to destination memory. + * @param [in] src Pointer to source memory. + * @param numBytes Number of bytes to copy. + * + * @return true if the copy succeeded, false if copy was not performed. + */ + virtual bool blockCopy(void* RESTRICT dest, const void* RESTRICT src, uint32_t numBytes); + + /** + * @fn virtual void TouchGFXGeneratedHAL::beginFrame(); + * + * @brief Called when beginning to rendering a frame. + * + * Called when beginning to rendering a frame. + * + * @return true if rendering can begin, false otherwise. + */ + virtual bool beginFrame(); + + /** + * @fn virtual void TouchGFXGeneratedHAL::endFrame(); + * + * @brief Called when a rendering pass is completed. + * + * Called when a rendering pass is completed. + */ + virtual void endFrame(); + +protected: + /** + * @fn virtual uint16_t* TouchGFXGeneratedHAL::getTFTFrameBuffer() const; + * + * @brief Gets the frame buffer address used by the TFT controller. + * + * Gets the frame buffer address used by the TFT controller. + * + * @return The address of the frame buffer currently being displayed on the TFT. + */ + virtual uint16_t* getTFTFrameBuffer() const; + + /** + * @fn virtual void TouchGFXGeneratedHAL::setTFTFrameBuffer(uint16_t* adr); + * + * @brief Sets the frame buffer address used by the TFT controller. + * + * Sets the frame buffer address used by the TFT controller. + * + * @param [in,out] adr New frame buffer address. + */ + virtual void setTFTFrameBuffer(uint16_t* adr); + + virtual void InvalidateCache(); + + virtual void FlushCache(); + +}; +#endif // TouchGFXGeneratedHAL_HPP + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/